TimeQuest Timing Analyzer report for radioberry
Sat Aug 26 19:41:56 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 15. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 16. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 17. Slow 1200mV 85C Model Setup: 'spi_ce0'
 18. Slow 1200mV 85C Model Hold: 'spi_sck'
 19. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 20. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 21. Slow 1200mV 85C Model Hold: 'spi_ce0'
 22. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. MTBF Summary
 36. Synchronizer Summary
 37. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 57. Slow 1200mV 0C Model Fmax Summary
 58. Slow 1200mV 0C Model Setup Summary
 59. Slow 1200mV 0C Model Hold Summary
 60. Slow 1200mV 0C Model Recovery Summary
 61. Slow 1200mV 0C Model Removal Summary
 62. Slow 1200mV 0C Model Minimum Pulse Width Summary
 63. Slow 1200mV 0C Model Setup: 'spi_sck'
 64. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 65. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 66. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 67. Slow 1200mV 0C Model Setup: 'spi_ce0'
 68. Slow 1200mV 0C Model Hold: 'spi_sck'
 69. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 70. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 71. Slow 1200mV 0C Model Hold: 'spi_ce0'
 72. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. MTBF Summary
 86. Synchronizer Summary
 87. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
107. Fast 1200mV 0C Model Setup Summary
108. Fast 1200mV 0C Model Hold Summary
109. Fast 1200mV 0C Model Recovery Summary
110. Fast 1200mV 0C Model Removal Summary
111. Fast 1200mV 0C Model Minimum Pulse Width Summary
112. Fast 1200mV 0C Model Setup: 'spi_sck'
113. Fast 1200mV 0C Model Setup: 'ad9866_clk'
114. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
115. Fast 1200mV 0C Model Setup: 'clk_10mhz'
116. Fast 1200mV 0C Model Setup: 'spi_ce0'
117. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
118. Fast 1200mV 0C Model Hold: 'spi_sck'
119. Fast 1200mV 0C Model Hold: 'ad9866_clk'
120. Fast 1200mV 0C Model Hold: 'clk_10mhz'
121. Fast 1200mV 0C Model Hold: 'spi_ce0'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
130. Setup Times
131. Hold Times
132. Clock to Output Times
133. Minimum Clock to Output Times
134. MTBF Summary
135. Synchronizer Summary
136. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
156. Multicorner Timing Analysis Summary
157. Setup Times
158. Hold Times
159. Clock to Output Times
160. Minimum Clock to Output Times
161. Board Trace Model Assignments
162. Input Transition Times
163. Slow Corner Signal Integrity Metrics
164. Fast Corner Signal Integrity Metrics
165. Setup Transfers
166. Hold Transfers
167. Recovery Transfers
168. Removal Transfers
169. Report TCCS
170. Report RSKM
171. Unconstrained Paths
172. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; radioberry                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25E144C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; radioberry.sdc ; OK     ; Sat Aug 26 19:41:42 2017 ;
+----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                    ;
+----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type    ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; ad9866_clk                       ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_clk }                       ;
; ad9866_rxclk                     ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_rxclk }                     ;
; ad9866_txclk                     ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_txclk }                     ;
; clk_10mhz                        ; Base    ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_10mhz }                        ;
; spi_ce0                          ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[0] }                        ;
; spi_ce1                          ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[1] }                        ;
; spi_sck                          ; Base    ; 64.000   ; 15.63 MHz ; 0.000 ; 32.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_sck }                          ;
; spi_slave:spi_slave_rx_inst|done ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx_inst|done } ;
; virt_ad9866_clk                  ; Virtual ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                                  ;
; virt_ad9866_rxclk                ; Virtual ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                                  ;
+----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                              ;
+------------+-----------------+------------+---------------------------------------------------+
; 90.68 MHz  ; 63.75 MHz       ; ad9866_clk ; limit due to minimum port rate restriction (tmin) ;
; 99.03 MHz  ; 99.03 MHz       ; spi_sck    ;                                                   ;
; 178.79 MHz ; 178.79 MHz      ; clk_10mhz  ;                                                   ;
; 200.76 MHz ; 200.76 MHz      ; spi_ce0    ;                                                   ;
+------------+-----------------+------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                         ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; spi_sck                          ; -0.725   ; -13.733       ;
; spi_slave:spi_slave_rx_inst|done ; 0.290    ; 0.000         ;
; ad9866_clk                       ; 1.217    ; 0.000         ;
; clk_10mhz                        ; 94.407   ; 0.000         ;
; spi_ce0                          ; 2495.019 ; 0.000         ;
+----------------------------------+----------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; spi_sck                          ; 0.294 ; 0.000         ;
; clk_10mhz                        ; 0.454 ; 0.000         ;
; ad9866_clk                       ; 0.474 ; 0.000         ;
; spi_ce0                          ; 0.485 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 0.656 ; 0.000         ;
+----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary           ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; ad9866_clk                       ; -2.123   ; -4.246        ;
; ad9866_rxclk                     ; -2.123   ; -2.123        ;
; ad9866_txclk                     ; -2.123   ; -2.123        ;
; spi_sck                          ; 31.619   ; 0.000         ;
; clk_10mhz                        ; 49.759   ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 1249.530 ; 0.000         ;
; spi_ce0                          ; 1249.729 ; 0.000         ;
; spi_ce1                          ; 2496.000 ; 0.000         ;
+----------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                              ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.725 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]  ; spi_slave:spi_slave_rx_inst|treg[5]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.363     ; 2.353      ;
; -0.722 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.363     ; 2.350      ;
; -0.698 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.363     ; 2.326      ;
; -0.693 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.388     ; 2.296      ;
; -0.667 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]  ; spi_slave:spi_slave_rx_inst|treg[1]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.363     ; 2.295      ;
; -0.654 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.362     ; 2.283      ;
; -0.608 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12] ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 2.269      ;
; -0.606 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.038     ; 2.559      ;
; -0.586 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26] ; spi_slave:spi_slave_rx_inst|treg[26] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 2.202      ;
; -0.574 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.355     ; 2.210      ;
; -0.541 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.241     ; 2.291      ;
; -0.501 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.355     ; 2.137      ;
; -0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.371     ; 2.110      ;
; -0.480 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx_inst|treg[35] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.241     ; 2.230      ;
; -0.473 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx_inst|treg[7]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.336     ; 2.128      ;
; -0.468 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.388     ; 2.071      ;
; -0.459 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]  ; spi_slave:spi_slave_rx_inst|treg[1]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.388     ; 2.062      ;
; -0.437 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]  ; spi_slave:spi_slave_rx_inst|treg[5]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.388     ; 2.040      ;
; -0.420 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx_inst|treg[7]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.361     ; 2.050      ;
; -0.419 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.358     ; 2.052      ;
; -0.415 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.241     ; 2.165      ;
; -0.357 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.333     ; 2.015      ;
; -0.329 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.945      ;
; -0.328 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.944      ;
; -0.327 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.241     ; 2.077      ;
; -0.309 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.363     ; 1.937      ;
; -0.299 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.400     ; 1.890      ;
; -0.295 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.358     ; 1.928      ;
; -0.289 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.905      ;
; -0.283 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.899      ;
; -0.283 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.407     ; 1.867      ;
; -0.279 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.895      ;
; -0.268 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.400     ; 1.859      ;
; -0.238 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.355     ; 1.874      ;
; -0.222 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16] ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.362     ; 1.851      ;
; -0.219 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.320     ; 1.890      ;
; -0.216 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.317     ; 1.890      ;
; -0.212 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16] ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.317     ; 1.886      ;
; -0.208 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.396     ; 1.803      ;
; -0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.866      ;
; -0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.396     ; 1.796      ;
; -0.200 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.987      ;
; -0.192 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.853      ;
; -0.170 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.957      ;
; -0.158 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.819      ;
; -0.148 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.809      ;
; -0.148 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.809      ;
; -0.147 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.320     ; 1.818      ;
; -0.130 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.917      ;
; -0.123 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.910      ;
; -0.118 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.779      ;
; -0.103 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13] ; spi_slave:spi_slave_rx_inst|treg[13] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.764      ;
; -0.101 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.888      ;
; -0.092 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.241     ; 1.842      ;
; -0.072 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.859      ;
; -0.072 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.733      ;
; -0.042 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.388     ; 1.645      ;
; -0.005 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.407     ; 1.589      ;
; -0.004 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.407     ; 1.588      ;
; -0.003 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.400     ; 1.594      ;
; -0.001 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx_inst|treg[35] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.407     ; 1.585      ;
; 0.009  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.778      ;
; 0.013  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.603      ;
; 0.015  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.396     ; 1.580      ;
; 0.021  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14] ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.595      ;
; 0.030  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.586      ;
; 0.053  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.365     ; 1.573      ;
; 0.062  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.038     ; 1.891      ;
; 0.064  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.407     ; 1.520      ;
; 0.067  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31] ; spi_slave:spi_slave_rx_inst|treg[31] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.407     ; 1.517      ;
; 0.067  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.396     ; 1.528      ;
; 0.072  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.407     ; 1.512      ;
; 0.091  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.038     ; 1.862      ;
; 0.099  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12] ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.517      ;
; 0.102  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.371     ; 1.518      ;
; 0.103  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.371     ; 1.517      ;
; 0.106  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13] ; spi_slave:spi_slave_rx_inst|treg[13] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.375     ; 1.510      ;
; 0.114  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.333     ; 1.544      ;
; 0.119  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.365     ; 1.507      ;
; 0.135  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.038     ; 1.818      ;
; 0.135  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.371     ; 1.485      ;
; 0.140  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14] ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.521      ;
; 0.141  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42] ; spi_slave:spi_slave_rx_inst|treg[42] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.038     ; 1.812      ;
; 0.163  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26] ; spi_slave:spi_slave_rx_inst|treg[26] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.330     ; 1.498      ;
; 0.175  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.612      ;
; 0.179  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.608      ;
; 0.186  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.038     ; 1.767      ;
; 0.200  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.038     ; 1.753      ;
; 0.205  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42] ; spi_slave:spi_slave_rx_inst|treg[42] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.582      ;
; 0.221  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.204     ; 1.566      ;
; 0.231  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.241     ; 1.519      ;
; 0.231  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.038     ; 1.722      ;
; 0.244  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.038     ; 1.709      ;
; 0.278  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31] ; spi_slave:spi_slave_rx_inst|treg[31] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.241     ; 1.472      ;
; 0.385  ; nnrx[0]                                                                                                       ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 4.000        ; 0.406      ; 4.012      ;
; 0.391  ; nnrx[0]                                                                                                       ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 4.000        ; 0.406      ; 4.006      ;
; 0.421  ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0                          ; spi_sck     ; 3.000        ; 3.263      ; 5.833      ;
; 0.421  ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_ce0                          ; spi_sck     ; 3.000        ; 3.263      ; 5.833      ;
; 0.421  ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0                          ; spi_sck     ; 3.000        ; 3.263      ; 5.833      ;
; 0.421  ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0                          ; spi_sck     ; 3.000        ; 3.263      ; 5.833      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.928      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.927      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.889      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.660      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.659      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 2.651      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.198     ; 2.903      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.577      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 2.577      ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.217 ; ad9866_adio[0]                                                 ; adcpipe[0][0]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.696      ; 6.480      ;
; 1.268 ; ad9866_clk                                                     ; ad9866_rxclk                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.514      ;
; 1.268 ; ad9866_clk                                                     ; ad9866_txclk                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.514      ;
; 1.386 ; ad9866_adio[8]                                                 ; adcpipe[1][8]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.696      ; 6.311      ;
; 1.555 ; ad9866_adio[8]                                                 ; adcpipe[0][8]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.823      ; 6.269      ;
; 1.624 ; ad9866_adio[0]                                                 ; adcpipe[1][0]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 4.022      ; 6.399      ;
; 1.648 ; ad9866_adio[4]                                                 ; adcpipe[1][4]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.855      ; 5.208      ;
; 1.661 ; ad9866_adio[7]                                                 ; adcpipe[1][7]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.552      ; 5.892      ;
; 1.687 ; ad9866_adio[10]                                                ; adcpipe[0][10]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.823      ; 6.137      ;
; 1.696 ; ad9866_adio[1]                                                 ; adcpipe[1][1]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.778      ; 6.083      ;
; 1.707 ; ad9866_adio[11]                                                ; adcpipe[0][11]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.785      ; 6.079      ;
; 1.770 ; ad9866_adio[4]                                                 ; adcpipe[0][4]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.246      ; 5.477      ;
; 1.852 ; ad9866_adio[7]                                                 ; adcpipe[0][7]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.785      ; 5.934      ;
; 1.878 ; ad9866_adio[2]                                                 ; adcpipe[0][2]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.532      ; 5.655      ;
; 1.882 ; ad9866_adio[2]                                                 ; adcpipe[1][2]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.532      ; 5.651      ;
; 1.950 ; ad9866_adio[1]                                                 ; adcpipe[0][1]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.575      ; 5.626      ;
; 1.977 ; ad9866_adio[3]                                                 ; adcpipe[1][3]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.696      ; 5.720      ;
; 1.987 ; ad9866_adio[3]                                                 ; adcpipe[0][3]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.785      ; 5.799      ;
; 2.012 ; ad9866_adio[11]                                                ; adcpipe[1][11]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.764      ; 5.753      ;
; 2.053 ; ad9866_adio[6]                                                 ; adcpipe[0][6]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.325      ; 5.273      ;
; 2.073 ; ad9866_adio[10]                                                ; adcpipe[1][10]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 4.089      ; 6.017      ;
; 2.218 ; ad9866_adio[6]                                                 ; adcpipe[1][6]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.326      ; 5.109      ;
; 2.420 ; ad9866_adio[9]                                                 ; adcpipe[1][9]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.838      ; 5.419      ;
; 2.422 ; ad9866_adio[9]                                                 ; adcpipe[0][9]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.838      ; 5.417      ;
; 2.425 ; ad9866_adio[5]                                                 ; adcpipe[1][5]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.583      ; 5.159      ;
; 2.425 ; ad9866_adio[5]                                                 ; adcpipe[0][5]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.583      ; 5.159      ;
; 3.420 ; spi_slave:spi_slave_rx_inst|treg[47]                           ; spi_miso                                                       ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.556     ; 6.994      ;
; 3.944 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 9.072      ;
; 4.021 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|Raccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.886     ; 8.677      ;
; 4.048 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.968      ;
; 4.090 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.926      ;
; 4.120 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.896      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[11] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Rmult[24]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[13] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.130 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.784     ; 8.670      ;
; 4.143 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|Raccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.882     ; 8.559      ;
; 4.166 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.610     ; 8.808      ;
; 4.175 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.610     ; 8.799      ;
; 4.194 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.822      ;
; 4.224 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.792      ;
; 4.236 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[19]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.780      ;
; 4.245 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.588     ; 8.751      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[11] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Rmult[24]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[13] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.252 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.552      ;
; 4.266 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[20]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.750      ;
; 4.277 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.610     ; 8.697      ;
; 4.303 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|Raccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.882     ; 8.399      ;
; 4.312 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.610     ; 8.662      ;
; 4.321 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.610     ; 8.653      ;
; 4.340 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[19]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.676      ;
; 4.342 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.610     ; 8.632      ;
; 4.370 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[20]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.646      ;
; 4.375 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|Iaccum[9]  ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.290     ; 8.919      ;
; 4.382 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[17]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.634      ;
; 4.391 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.588     ; 8.605      ;
; 4.394 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.390     ; 8.800      ;
; 4.394 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|Iaccum[1]  ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.460     ; 8.730      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[18]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.568     ; 8.604      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[11] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Rmult[24]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[13] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.412 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.780     ; 8.392      ;
; 4.421 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.588     ; 8.575      ;
; 4.423 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[20]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.610     ; 8.551      ;
; 4.427 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.218     ; 8.939      ;
; 4.458 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[19]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.610     ; 8.516      ;
; 4.467 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[19]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.610     ; 8.507      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.407 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.512      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.409 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.510      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.487 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.434      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.566 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.355      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.595 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.324      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.743 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.176      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.792 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.129      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.127      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.126      ;
; 94.859 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.062      ;
; 94.859 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.062      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                           ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.019 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.026      ; 5.028      ;
; 2495.202 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.038     ; 4.781      ;
; 2495.237 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.038     ; 4.746      ;
; 2495.558 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.133     ; 4.330      ;
; 2495.560 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.301     ; 4.160      ;
; 2495.563 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.301     ; 4.157      ;
; 2495.593 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.133     ; 4.295      ;
; 2495.623 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.340      ;
; 2495.626 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.337      ;
; 2495.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.032     ; 4.295      ;
; 2495.766 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.197      ;
; 2495.801 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.162      ;
; 2495.941 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.301     ; 3.779      ;
; 2495.944 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.301     ; 3.776      ;
; 2496.003 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.301     ; 3.717      ;
; 2496.011 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.106     ; 3.904      ;
; 2496.032 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.623      ; 4.659      ;
; 2496.050 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.618      ; 4.636      ;
; 2496.066 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.897      ;
; 2496.122 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.585     ; 3.314      ;
; 2496.125 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.585     ; 3.311      ;
; 2496.165 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 3.770      ;
; 2496.248 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.038     ; 3.735      ;
; 2496.269 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.195      ; 3.947      ;
; 2496.341 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.623      ; 4.350      ;
; 2496.352 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.611      ;
; 2496.384 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.301     ; 3.336      ;
; 2496.387 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.576      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                      ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.294 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_sck      ; spi_sck     ; 0.000        ; 0.538      ; 1.044      ;
; 0.303 ; spi_slave:spi_slave_rx_inst|rreg[33] ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.478      ; 0.993      ;
; 0.306 ; spi_slave:spi_slave_rx_inst|rreg[39] ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.478      ; 0.996      ;
; 0.424 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[3]     ; spi_ce0      ; spi_sck     ; 0.000        ; 3.288      ; 3.954      ;
; 0.424 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[2]     ; spi_ce0      ; spi_sck     ; 0.000        ; 3.288      ; 3.954      ;
; 0.424 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[5]     ; spi_ce0      ; spi_sck     ; 0.000        ; 3.288      ; 3.954      ;
; 0.424 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[4]     ; spi_ce0      ; spi_sck     ; 0.000        ; 3.288      ; 3.954      ;
; 0.455 ; spi_slave:spi_slave_rx_inst|rreg[22] ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_sck      ; spi_sck     ; 0.000        ; 0.390      ; 1.057      ;
; 0.458 ; spi_slave:spi_slave_rx_inst|rreg[19] ; spi_slave:spi_slave_rx_inst|rdata[20] ; spi_sck      ; spi_sck     ; 0.000        ; 0.390      ; 1.060      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rreg[26] ; spi_slave:spi_slave_rx_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.515      ; 1.210      ;
; 0.487 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.972      ; 3.701      ;
; 0.487 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[20] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.972      ; 3.701      ;
; 0.487 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[18] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.972      ; 3.701      ;
; 0.523 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.022      ; 3.787      ;
; 0.523 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[27] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.022      ; 3.787      ;
; 0.523 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[26] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.022      ; 3.787      ;
; 0.523 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.022      ; 3.787      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rreg[38] ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rreg[37] ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.795      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.541 ; spi_slave:spi_slave_rx_inst|rreg[28] ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_sck      ; spi_sck     ; 0.000        ; 0.512      ; 1.265      ;
; 0.549 ; spi_slave:spi_slave_rx_inst|rreg[27] ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.818      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rreg[16] ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.818      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rreg[10] ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.818      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rreg[3]  ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.818      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[13] ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[12] ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[8]  ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[36] ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.819      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[28] ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.821      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[14] ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[9]  ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[5]  ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[42] ; spi_slave:spi_slave_rx_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[40] ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[31] ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.821      ;
; 0.589 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[8]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.832      ; 3.663      ;
; 0.589 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[28] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.832      ; 3.663      ;
; 0.593 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.667      ; 3.502      ;
; 0.593 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.667      ; 3.502      ;
; 0.593 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.667      ; 3.502      ;
; 0.593 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.667      ; 3.502      ;
; 0.593 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.667      ; 3.502      ;
; 0.593 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.667      ; 3.502      ;
; 0.634 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.075      ; 3.951      ;
; 0.634 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.075      ; 3.951      ;
; 0.636 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[1]     ; spi_ce0      ; spi_sck     ; 0.000        ; 2.588      ; 3.466      ;
; 0.636 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[0]     ; spi_ce0      ; spi_sck     ; 0.000        ; 2.588      ; 3.466      ;
; 0.636 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.588      ; 3.466      ;
; 0.649 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.576      ; 3.467      ;
; 0.649 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.576      ; 3.467      ;
; 0.649 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.576      ; 3.467      ;
; 0.654 ; spi_slave:spi_slave_rx_inst|rreg[6]  ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.138      ; 1.004      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.935      ;
; 0.675 ; spi_slave:spi_slave_rx_inst|rreg[1]  ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.138      ; 1.025      ;
; 0.687 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[43] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.232      ; 4.161      ;
; 0.687 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[42] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.232      ; 4.161      ;
; 0.687 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[44] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.232      ; 4.161      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[10] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[9]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[7]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[6]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[4]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[3]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[2]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[0]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[22] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[19] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[36] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.688 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.663      ; 3.593      ;
; 0.696 ; spi_slave:spi_slave_rx_inst|rreg[21] ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 1.015      ;
; 0.721 ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.990      ;
; 0.722 ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.990      ;
; 0.723 ; spi_slave:spi_slave_rx_inst|treg[35] ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.991      ;
; 0.723 ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.992      ;
; 0.724 ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.992      ;
; 0.724 ; spi_slave:spi_slave_rx_inst|treg[42] ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.992      ;
; 0.724 ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.992      ;
; 0.724 ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.992      ;
; 0.724 ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.993      ;
; 0.724 ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.993      ;
; 0.724 ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.992      ;
; 0.724 ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.992      ;
; 0.724 ; spi_slave:spi_slave_rx_inst|treg[13] ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.992      ;
; 0.725 ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.993      ;
; 0.725 ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.993      ;
; 0.725 ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.993      ;
; 0.725 ; spi_slave:spi_slave_rx_inst|treg[31] ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.993      ;
; 0.725 ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.993      ;
; 0.725 ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.991      ;
; 0.726 ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.994      ;
; 0.726 ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.994      ;
; 0.732 ; spi_slave:spi_slave_rx_inst|rreg[30] ; spi_slave:spi_slave_rx_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.995      ;
; 0.733 ; spi_slave:spi_slave_rx_inst|rreg[0]  ; spi_slave:spi_slave_rx_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.986      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[41] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.595      ; 3.578      ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.758      ;
; 0.501 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.793      ;
; 0.506 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.797      ;
; 0.506 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.797      ;
; 0.512 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.803      ;
; 0.558 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.850      ;
; 0.692 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.983      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.991      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.736 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.027      ;
; 0.737 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.764 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.789 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.080      ;
; 0.791 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.082      ;
; 0.807 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.099      ;
; 0.807 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.099      ;
; 0.808 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.100      ;
; 0.812 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.104      ;
; 0.814 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.106      ;
; 0.818 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.109      ;
; 0.834 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.125      ;
; 0.835 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.126      ;
; 0.912 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.203      ;
; 0.938 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.230      ;
; 0.951 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.243      ;
; 0.980 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.271      ;
; 1.007 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.298      ;
; 1.008 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.299      ;
; 1.008 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.299      ;
; 1.013 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.304      ;
; 1.020 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.311      ;
; 1.070 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.362      ;
; 1.090 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 1.383      ;
; 1.092 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.386      ;
; 1.094 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.386      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.474 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.803      ;
; 0.485 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.820      ;
; 0.509 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                   ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.496      ; 1.217      ;
; 0.510 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.106      ; 0.828      ;
; 0.510 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[12][0]                                                                               ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[13][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.777      ;
; 0.512 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[12][2]                                                                               ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[13][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.778      ;
; 0.520 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[38]                       ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.264      ; 0.996      ;
; 0.520 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[9][5]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[10][5]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.786      ;
; 0.523 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.100      ; 0.837      ;
; 0.525 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[4][1]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[5][1]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[5][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[0][2]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[1][2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.527 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.100      ; 0.839      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.533 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.803      ;
; 0.540 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.809      ;
; 0.541 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.810      ;
; 0.569 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 0.819      ;
; 0.579 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 0.829      ;
; 0.653 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.920      ;
; 0.700 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.301      ; 1.213      ;
; 0.701 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 1.019      ;
; 0.758 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.301      ; 1.271      ;
; 0.765 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.301      ; 1.278      ;
; 0.765 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.032      ;
; 0.777 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 1.027      ;
; 0.796 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.065      ;
; 0.812 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.201      ; 1.225      ;
; 0.816 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.086      ;
; 0.820 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.253      ; 1.285      ;
; 0.930 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.113      ; 1.255      ;
; 0.932 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.301      ; 1.445      ;
; 0.970 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.192     ; 0.990      ;
; 0.976 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.246      ;
; 0.989 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.201      ; 1.402      ;
; 1.006 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.035      ; 1.253      ;
; 1.015 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.285      ;
; 1.025 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.301      ; 1.538      ;
; 1.094 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.201      ; 1.507      ;
; 1.132 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.201      ; 1.545      ;
; 1.163 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.857      ; 2.274      ;
; 1.165 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.152      ; 1.529      ;
; 1.195 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 1.445      ;
; 1.202 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.133      ; 1.547      ;
; 1.209 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.857      ; 2.320      ;
; 1.213 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.172     ; 1.253      ;
; 1.216 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.737      ; 2.207      ;
; 1.216 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.312      ; 1.740      ;
; 1.241 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.092      ; 1.545      ;
; 1.249 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.737      ; 2.240      ;
; 1.252 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.152      ; 1.616      ;
; 1.274 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.793      ; 2.321      ;
; 1.284 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.026     ; 1.470      ;
; 1.297 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.737      ; 2.288      ;
; 1.298 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.035     ; 1.475      ;
; 1.312 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.789      ; 2.355      ;
; 1.349 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.181      ; 1.742      ;
; 1.358 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.494      ; 2.064      ;
; 1.363 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.181      ; 1.756      ;
; 1.366 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.022      ; 1.600      ;
; 1.368 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.828      ; 2.450      ;
; 1.376 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.828      ; 2.458      ;
; 1.377 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.120     ; 1.469      ;
; 1.386 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.152      ; 1.750      ;
; 1.410 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.120     ; 1.502      ;
; 1.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.408     ; 1.234      ;
; 1.452 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.812      ; 2.518      ;
; 1.452 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.022      ; 1.686      ;
; 1.462 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.854      ; 2.570      ;
; 1.467 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 1.717      ;
; 1.479 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.215      ; 1.948      ;
; 1.488 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.793      ; 2.535      ;
; 1.511 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 1.751      ;
; 1.533 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.803      ;
; 1.535 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.815      ; 2.604      ;
; 1.536 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.152      ; 1.900      ;
; 1.542 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.494      ; 2.248      ;
; 1.559 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.737      ; 2.550      ;
; 1.561 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.815      ; 2.630      ;
; 1.564 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.789      ; 2.607      ;
; 1.588 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.811      ; 2.653      ;
; 1.593 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.800      ;
; 1.596 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.793      ; 2.643      ;
; 1.599 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.806      ;
; 1.601 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.793      ; 2.648      ;
; 1.611 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.793      ; 2.658      ;
; 1.626 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 2.216      ;
; 1.633 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.903      ;
; 1.633 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.903      ;
; 1.651 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.352      ; 2.257      ;
; 1.654 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.812      ; 2.720      ;
; 1.681 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.600      ; 2.535      ;
; 1.682 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.857      ; 2.793      ;
; 1.685 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.892      ;
; 1.685 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.152      ; 2.049      ;
; 1.687 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.894      ;
; 1.688 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.086      ; 1.986      ;
; 1.705 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.113      ; 2.030      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                         ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.656 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.530      ; 1.428      ;
; 0.689 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.530      ; 1.461      ;
; 0.783 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.465      ; 1.490      ;
; 0.784 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.465      ; 1.491      ;
; 0.786 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.465      ; 1.493      ;
; 0.861 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.120      ; 1.223      ;
; 1.153 ; spi_slave:spi_slave_rx_inst|rdata[43] ; nnrx[1]                     ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.087     ; 1.308      ;
; 1.262 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.399      ; 1.470      ;
; 1.297 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.334      ; 1.440      ;
; 1.312 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.334      ; 1.455      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 1.484      ;
; 1.370 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.334      ; 1.513      ;
; 1.397 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.334      ; 1.540      ;
; 1.441 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[0][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 1.988      ;
; 1.451 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.398      ; 1.658      ;
; 1.473 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.172      ; 1.454      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[0][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.070      ;
; 1.524 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[1][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.743      ;
; 1.535 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.737      ;
; 1.559 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[0][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.735      ; 2.103      ;
; 1.562 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.764      ;
; 1.564 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[1][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.783      ;
; 1.565 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.767      ;
; 1.567 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[1][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.114      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[1][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.792      ;
; 1.578 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.780      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[0][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.786      ;
; 1.585 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[0][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.067      ;
; 1.588 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[1][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.807      ;
; 1.589 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[0][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.377      ; 1.775      ;
; 1.590 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.735      ; 2.134      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.735      ; 2.135      ;
; 1.593 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[1][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.812      ;
; 1.594 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.735      ; 2.138      ;
; 1.596 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[1][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.750      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[0][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.079      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 1.739      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[1][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.816      ;
; 1.598 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[1][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.145      ;
; 1.601 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[1][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.148      ;
; 1.603 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[0][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.670      ; 2.082      ;
; 1.603 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[1][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.822      ;
; 1.605 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.807      ;
; 1.607 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[1][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.154      ;
; 1.609 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[0][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.377      ; 1.795      ;
; 1.612 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.037      ; 1.458      ;
; 1.613 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.396      ; 1.818      ;
; 1.613 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.735      ; 2.157      ;
; 1.617 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.735      ; 2.161      ;
; 1.619 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[0][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.670      ; 2.098      ;
; 1.621 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[1][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.775      ;
; 1.622 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.398      ; 1.829      ;
; 1.626 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[0][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.670      ; 2.105      ;
; 1.628 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[1][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.782      ;
; 1.629 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.037      ; 1.475      ;
; 1.629 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[1][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.111      ;
; 1.640 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 1.782      ;
; 1.642 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx_freq[1][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.189      ;
; 1.644 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[1][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.798      ;
; 1.652 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[1][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.199      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 1.790      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[0][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.377      ; 1.841      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[1][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.202      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[1][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.137      ;
; 1.656 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 1.798      ;
; 1.656 ; spi_slave:spi_slave_rx_inst|rdata[44] ; nnrx[2]                     ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.076     ; 1.822      ;
; 1.656 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[1][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.810      ;
; 1.658 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.860      ;
; 1.661 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[0][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.143      ;
; 1.663 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx_freq[0][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.277      ; 1.749      ;
; 1.663 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.670      ; 2.142      ;
; 1.667 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.149      ;
; 1.667 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[1][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.149      ;
; 1.669 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.735      ; 2.213      ;
; 1.674 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[0][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.156      ;
; 1.675 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[1][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.157      ;
; 1.675 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[1][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.829      ;
; 1.676 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[1][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.158      ;
; 1.682 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[0][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 1.819      ;
; 1.685 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[0][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 1.822      ;
; 1.688 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.037      ; 1.534      ;
; 1.689 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.331      ; 1.829      ;
; 1.692 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[1][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.846      ;
; 1.695 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.670      ; 2.174      ;
; 1.700 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.331      ; 1.840      ;
; 1.700 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[1][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.182      ;
; 1.703 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[1][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.185      ;
; 1.705 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[0][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.670      ; 2.184      ;
; 1.705 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[1][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.673      ; 2.187      ;
; 1.707 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.063     ; 1.453      ;
; 1.709 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[0][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 1.846      ;
; 1.710 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.331      ; 1.850      ;
; 1.724 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[0][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.670      ; 2.203      ;
; 1.740 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.396      ; 1.945      ;
; 1.742 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 1.879      ;
; 1.742 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[1][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.896      ;
; 1.744 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[1][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.291      ;
; 1.749 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[0][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.277      ; 1.835      ;
; 1.750 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[0][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 1.887      ;
; 1.759 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.063     ; 1.505      ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                  ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                                  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1  ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ;
; 6.190  ; 6.591        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[0]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[10]              ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[11]              ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[12]              ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[13]              ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[14]              ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[15]              ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[16]              ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[17]              ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[7]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[8]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[9]               ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[18]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[19]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[20]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[21]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[22]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[23]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[24]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[25]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[26]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[27]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[28]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[29]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[30]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[31]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[32]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[33]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[34]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_q[35]                 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1  ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|reg_q[18]                 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|reg_q[19]                 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|reg_q[20]                 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|reg_q[21]                 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|reg_q[22]                 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|reg_q[23]                 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|reg_q[24]                 ;
; 6.193  ; 6.594        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|reg_q[25]                 ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.619 ; 31.807       ; 0.188          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.653 ; 31.873       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[2]     ;
; 31.653 ; 31.873       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[3]     ;
; 31.653 ; 31.873       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[4]     ;
; 31.653 ; 31.873       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[5]     ;
; 31.667 ; 31.887       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24] ;
; 31.667 ; 31.887       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[29] ;
; 31.724 ; 31.944       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[28] ;
; 31.724 ; 31.944       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]  ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]  ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]  ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]  ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]  ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]  ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]   ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]   ;
; 31.756 ; 31.976       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.756 ; 31.976       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.756 ; 31.976       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[42] ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[43] ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[44] ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]   ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]   ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]  ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]   ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]   ;
; 31.757 ; 31.977       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]   ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|done      ;
; 31.759 ; 31.979       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.759 ; 31.979       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.759 ; 31.979       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.759 ; 31.979       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.759 ; 31.979       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.759 ; 31.979       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.759 ; 31.979       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.760 ; 31.980       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[0]     ;
; 31.760 ; 31.980       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[1]     ;
; 31.760 ; 31.980       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[26]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.767 ; 31.987       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[18]  ;
; 31.767 ; 31.987       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[19]  ;
; 31.767 ; 31.987       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[22]  ;
; 31.767 ; 31.987       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[27]  ;
; 31.767 ; 31.987       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[28]  ;
; 31.767 ; 31.987       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[29]  ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[0]  ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10] ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[19] ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22] ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[25] ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[2]  ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[30] ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[32] ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[36] ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[37] ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[3]  ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[4]  ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[5]  ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]  ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]  ;
; 31.768 ; 31.988       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]  ;
; 31.770 ; 31.990       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[1]   ;
; 31.770 ; 31.990       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[5]   ;
; 31.770 ; 31.990       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[6]   ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[6]     ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[30]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[31]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[32]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[33]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[34]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[35]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[36]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[37]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[38]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[39]  ;
; 31.773 ; 31.993       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[40]  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                            ;
+----------+--------------+----------------+-----------------+----------------------------------+------------+-----------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                            ; Clock Edge ; Target                      ;
+----------+--------------+----------------+-----------------+----------------------------------+------------+-----------------------------+
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][0]               ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][10]              ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][11]              ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][12]              ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][13]              ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][14]              ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][15]              ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][16]              ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][17]              ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][1]               ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][2]               ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][3]               ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][4]               ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][5]               ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][6]               ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][7]               ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][8]               ;
; 1249.530 ; 1249.931     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][9]               ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]~_Duplicate_1  ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][10]~_Duplicate_1 ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][11]~_Duplicate_1 ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12]~_Duplicate_1 ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][13]~_Duplicate_1 ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14]~_Duplicate_1 ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15]~_Duplicate_1 ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][16]~_Duplicate_1 ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][17]~_Duplicate_1 ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][1]~_Duplicate_1  ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][2]~_Duplicate_1  ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][3]~_Duplicate_1  ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][4]~_Duplicate_1  ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][5]~_Duplicate_1  ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][6]~_Duplicate_1  ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][7]~_Duplicate_1  ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][8]~_Duplicate_1  ;
; 1249.533 ; 1249.934     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][9]~_Duplicate_1  ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][18]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][19]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][20]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][21]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][22]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][23]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][24]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][25]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][26]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][27]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][28]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][29]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][30]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][31]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][18]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][18]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][19]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][19]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][20]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][20]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][21]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][21]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][22]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][22]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][23]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][23]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][24]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][24]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][25]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][25]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][26]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][26]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][27]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][27]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][28]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][28]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][29]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][29]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][30]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][30]~_Duplicate_1 ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][31]              ;
; 1249.534 ; 1249.935     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][31]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][10]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][11]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][13]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][16]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][17]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][1]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][2]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][3]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][4]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][5]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][6]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][7]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][8]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][9]               ;
; 1249.588 ; 1249.989     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][18]~_Duplicate_1 ;
; 1249.588 ; 1249.989     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][19]~_Duplicate_1 ;
; 1249.588 ; 1249.989     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][20]~_Duplicate_1 ;
; 1249.588 ; 1249.989     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][21]~_Duplicate_1 ;
+----------+--------------+----------------+-----------------+----------------------------------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                        ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 1249.729 ; 1249.964     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.734 ; 1249.969     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.737 ; 1249.925     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.741 ; 1249.976     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.742 ; 1249.930     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.742 ; 1249.930     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.746 ; 1249.981     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.747 ; 1249.982     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.751 ; 1249.986     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.753 ; 1249.973     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.755 ; 1249.990     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.758 ; 1249.978     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.760 ; 1249.995     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'                                    ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; Slack    ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target    ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; 2496.000 ; 2500.000     ; 4.000          ; Port Rate ; spi_ce1 ; Rise       ; spi_ce[1] ;
+----------+--------------+----------------+-----------+---------+------------+-----------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.407 ; 2.763 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.407 ; 2.763 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.955 ; 2.284 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.801 ; 2.102 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.729 ; 2.003 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 2.090 ; 2.332 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.287 ; 1.555 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.631 ; 1.927 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.986 ; 2.319 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.405 ; 2.594 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.245 ; 1.560 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 2.008 ; 2.293 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 2.004 ; 2.273 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.189 ; 1.286 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.189 ; 1.286 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.956 ; 4.019 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.549 ; 2.518 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.549 ; 2.518 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.704 ; -0.995 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.443 ; -1.775 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -1.204 ; -1.469 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -1.264 ; -1.538 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -1.155 ; -1.433 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.500 ; -1.667 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.767 ; -1.012 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.996 ; -1.233 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.238 ; -1.546 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -1.709 ; -1.857 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.704 ; -0.995 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -1.015 ; -1.310 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -1.106 ; -1.395 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.454 ; -0.409 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.454 ; -0.409 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -3.253 ; -3.294 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -1.806 ; -1.842 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -1.806 ; -1.842 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.512  ; 4.514  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.512  ; 4.514  ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 14.694 ; 14.248 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.512  ; 4.514  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.512  ; 4.514  ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 10.550 ; 10.544 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 11.715 ; 11.483 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.451  ; 4.456  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.451  ; 4.456  ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 11.450 ; 11.112 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.451  ; 4.456  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.451  ; 4.456  ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 10.350 ; 10.352 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 10.470 ; 10.260 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 9 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 98.681 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                             ; Synchronization Node                                                                                                                   ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 98.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.282       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.278       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.278       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.278       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.249       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 98.685                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.282       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.278       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.278       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.282       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.249       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.198                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.057       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.458       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.489                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.178       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.434       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.525                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.404       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.558                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.418       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.756                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.792                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.815                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.972                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.997                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.154                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.163                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.169                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.172                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.173                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.176                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.177                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.179                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.187                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                              ;
+------------+-----------------+------------+---------------------------------------------------+
; 93.02 MHz  ; 63.75 MHz       ; ad9866_clk ; limit due to minimum port rate restriction (tmin) ;
; 101.83 MHz ; 101.83 MHz      ; spi_sck    ;                                                   ;
; 187.62 MHz ; 187.62 MHz      ; clk_10mhz  ;                                                   ;
; 215.52 MHz ; 215.52 MHz      ; spi_ce0    ;                                                   ;
+------------+-----------------+------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                          ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; spi_sck                          ; -0.557   ; -8.648        ;
; spi_slave:spi_slave_rx_inst|done ; 0.377    ; 0.000         ;
; ad9866_clk                       ; 1.407    ; 0.000         ;
; clk_10mhz                        ; 94.670   ; 0.000         ;
; spi_ce0                          ; 2495.360 ; 0.000         ;
+----------------------------------+----------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; spi_sck                          ; 0.240 ; 0.000         ;
; clk_10mhz                        ; 0.402 ; 0.000         ;
; ad9866_clk                       ; 0.422 ; 0.000         ;
; spi_ce0                          ; 0.432 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 0.708 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary            ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; ad9866_clk                       ; -2.123   ; -4.246        ;
; ad9866_rxclk                     ; -2.123   ; -2.123        ;
; ad9866_txclk                     ; -2.123   ; -2.123        ;
; spi_sck                          ; 31.465   ; 0.000         ;
; clk_10mhz                        ; 49.753   ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 1249.573 ; 0.000         ;
; spi_ce0                          ; 1249.623 ; 0.000         ;
; spi_ce1                          ; 2496.000 ; 0.000         ;
+----------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                              ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.557 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]  ; spi_slave:spi_slave_rx_inst|treg[5]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.326     ; 2.223      ;
; -0.542 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.326     ; 2.208      ;
; -0.537 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.326     ; 2.203      ;
; -0.517 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.358     ; 2.151      ;
; -0.504 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.041     ; 2.455      ;
; -0.503 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.334     ; 2.161      ;
; -0.502 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]  ; spi_slave:spi_slave_rx_inst|treg[1]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.326     ; 2.168      ;
; -0.448 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12] ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 2.143      ;
; -0.436 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26] ; spi_slave:spi_slave_rx_inst|treg[26] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 2.076      ;
; -0.406 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.319     ; 2.079      ;
; -0.387 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.218     ; 2.161      ;
; -0.354 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.319     ; 2.027      ;
; -0.348 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.337     ; 2.003      ;
; -0.328 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx_inst|treg[35] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.218     ; 2.102      ;
; -0.320 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx_inst|treg[7]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.309     ; 2.003      ;
; -0.302 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.358     ; 1.936      ;
; -0.293 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]  ; spi_slave:spi_slave_rx_inst|treg[1]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.358     ; 1.927      ;
; -0.285 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]  ; spi_slave:spi_slave_rx_inst|treg[5]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.358     ; 1.919      ;
; -0.265 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx_inst|treg[7]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.341     ; 1.916      ;
; -0.264 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.329     ; 1.927      ;
; -0.263 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.218     ; 2.037      ;
; -0.218 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.218     ; 1.992      ;
; -0.207 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.902      ;
; -0.200 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.840      ;
; -0.195 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.835      ;
; -0.170 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.374     ; 1.788      ;
; -0.156 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.796      ;
; -0.156 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.329     ; 1.819      ;
; -0.154 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.794      ;
; -0.153 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.326     ; 1.819      ;
; -0.146 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.786      ;
; -0.140 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.379     ; 1.753      ;
; -0.133 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.374     ; 1.751      ;
; -0.102 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16] ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.334     ; 1.760      ;
; -0.093 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.369     ; 1.716      ;
; -0.088 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.369     ; 1.711      ;
; -0.088 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.319     ; 1.761      ;
; -0.086 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.876      ;
; -0.077 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.291     ; 1.778      ;
; -0.076 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.279     ; 1.789      ;
; -0.065 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.760      ;
; -0.059 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16] ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.279     ; 1.772      ;
; -0.057 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.752      ;
; -0.056 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.846      ;
; -0.014 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.804      ;
; -0.013 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.708      ;
; -0.012 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.802      ;
; -0.010 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.705      ;
; -0.008 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.703      ;
; -0.004 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.794      ;
; -0.004 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.291     ; 1.705      ;
; 0.016  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.774      ;
; 0.018  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.677      ;
; 0.030  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13] ; spi_slave:spi_slave_rx_inst|treg[13] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.665      ;
; 0.033  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.218     ; 1.741      ;
; 0.065  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.630      ;
; 0.097  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.693      ;
; 0.104  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.358     ; 1.530      ;
; 0.112  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.374     ; 1.506      ;
; 0.116  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.379     ; 1.497      ;
; 0.117  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.379     ; 1.496      ;
; 0.119  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx_inst|treg[35] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.379     ; 1.494      ;
; 0.124  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.369     ; 1.499      ;
; 0.132  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.508      ;
; 0.139  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14] ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.501      ;
; 0.146  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.494      ;
; 0.159  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.346     ; 1.487      ;
; 0.170  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.041     ; 1.781      ;
; 0.178  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.369     ; 1.445      ;
; 0.180  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.379     ; 1.433      ;
; 0.182  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31] ; spi_slave:spi_slave_rx_inst|treg[31] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.379     ; 1.431      ;
; 0.187  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.379     ; 1.426      ;
; 0.206  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.041     ; 1.745      ;
; 0.209  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12] ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.431      ;
; 0.215  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13] ; spi_slave:spi_slave_rx_inst|treg[13] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.352     ; 1.425      ;
; 0.220  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.346     ; 1.426      ;
; 0.234  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.337     ; 1.421      ;
; 0.235  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.337     ; 1.420      ;
; 0.236  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42] ; spi_slave:spi_slave_rx_inst|treg[42] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.041     ; 1.715      ;
; 0.248  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.447      ;
; 0.259  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.041     ; 1.692      ;
; 0.268  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.522      ;
; 0.272  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.518      ;
; 0.273  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14] ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.422      ;
; 0.276  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.041     ; 1.675      ;
; 0.279  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26] ; spi_slave:spi_slave_rx_inst|treg[26] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.297     ; 1.416      ;
; 0.294  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.337     ; 1.361      ;
; 0.296  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.041     ; 1.655      ;
; 0.300  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42] ; spi_slave:spi_slave_rx_inst|treg[42] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.490      ;
; 0.313  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.202     ; 1.477      ;
; 0.326  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.041     ; 1.625      ;
; 0.336  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.041     ; 1.615      ;
; 0.351  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.218     ; 1.423      ;
; 0.402  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31] ; spi_slave:spi_slave_rx_inst|treg[31] ; spi_ce0                          ; spi_sck     ; 2.000        ; -0.218     ; 1.372      ;
; 0.494  ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0                          ; spi_sck     ; 3.000        ; 3.017      ; 5.515      ;
; 0.494  ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_ce0                          ; spi_sck     ; 3.000        ; 3.017      ; 5.515      ;
; 0.494  ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0                          ; spi_sck     ; 3.000        ; 3.017      ; 5.515      ;
; 0.494  ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0                          ; spi_sck     ; 3.000        ; 3.017      ; 5.515      ;
; 0.554  ; nnrx[0]                                                                                                       ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 4.000        ; 0.406      ; 3.844      ;
; 0.556  ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0                          ; spi_sck     ; 3.000        ; 3.005      ; 5.441      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                         ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.726      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.725      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.679      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.509      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.508      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.659     ; 2.476      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.413      ;
; 0.691 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.412      ;
; 0.691 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.412      ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.407 ; ad9866_clk                                                     ; ad9866_rxclk                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.375      ;
; 1.407 ; ad9866_clk                                                     ; ad9866_txclk                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.375      ;
; 1.734 ; ad9866_adio[0]                                                 ; adcpipe[0][0]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.513      ; 5.781      ;
; 1.867 ; ad9866_adio[8]                                                 ; adcpipe[1][8]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.513      ; 5.648      ;
; 2.035 ; ad9866_adio[8]                                                 ; adcpipe[0][8]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.664      ; 5.631      ;
; 2.093 ; ad9866_adio[4]                                                 ; adcpipe[1][4]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.737      ; 4.646      ;
; 2.127 ; ad9866_adio[0]                                                 ; adcpipe[1][0]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.843      ; 5.718      ;
; 2.155 ; ad9866_adio[7]                                                 ; adcpipe[1][7]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.394      ; 5.241      ;
; 2.181 ; ad9866_adio[10]                                                ; adcpipe[0][10]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.664      ; 5.485      ;
; 2.211 ; ad9866_adio[1]                                                 ; adcpipe[1][1]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.628      ; 5.419      ;
; 2.231 ; ad9866_adio[11]                                                ; adcpipe[0][11]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.632      ; 5.403      ;
; 2.242 ; ad9866_adio[4]                                                 ; adcpipe[0][4]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.123      ; 4.883      ;
; 2.335 ; ad9866_adio[7]                                                 ; adcpipe[0][7]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.632      ; 5.299      ;
; 2.341 ; ad9866_adio[2]                                                 ; adcpipe[0][2]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.367      ; 5.028      ;
; 2.344 ; ad9866_adio[2]                                                 ; adcpipe[1][2]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.367      ; 5.025      ;
; 2.422 ; ad9866_adio[1]                                                 ; adcpipe[0][1]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.410      ; 4.990      ;
; 2.442 ; ad9866_adio[3]                                                 ; adcpipe[0][3]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.632      ; 5.192      ;
; 2.484 ; ad9866_adio[3]                                                 ; adcpipe[1][3]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.556      ; 5.074      ;
; 2.489 ; ad9866_adio[11]                                                ; adcpipe[1][11]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.606      ; 5.119      ;
; 2.498 ; ad9866_adio[6]                                                 ; adcpipe[0][6]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.193      ; 4.697      ;
; 2.592 ; ad9866_adio[10]                                                ; adcpipe[1][10]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.935      ; 5.345      ;
; 2.654 ; ad9866_adio[6]                                                 ; adcpipe[1][6]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.196      ; 4.544      ;
; 2.852 ; ad9866_adio[9]                                                 ; adcpipe[1][9]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.680      ; 4.830      ;
; 2.855 ; ad9866_adio[9]                                                 ; adcpipe[0][9]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.680      ; 4.827      ;
; 2.864 ; ad9866_adio[5]                                                 ; adcpipe[1][5]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.455      ; 4.593      ;
; 2.864 ; ad9866_adio[5]                                                 ; adcpipe[0][5]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.455      ; 4.593      ;
; 3.757 ; spi_slave:spi_slave_rx_inst|treg[47]                           ; spi_miso                                                       ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.264     ; 6.949      ;
; 4.428 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|Raccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.860     ; 8.297      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[11] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Rmult[24]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[13] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.523 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.763     ; 8.299      ;
; 4.617 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|Raccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.845     ; 8.123      ;
; 4.685 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.626     ; 8.274      ;
; 4.697 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.543     ; 8.345      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[11] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Rmult[24]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[13] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.125      ;
; 4.717 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|Raccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.845     ; 8.023      ;
; 4.777 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.626     ; 8.182      ;
; 4.781 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.543     ; 8.261      ;
; 4.811 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.626     ; 8.148      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[11] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Rmult[24]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[13] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.812 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.748     ; 8.025      ;
; 4.823 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.543     ; 8.219      ;
; 4.825 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|Iaccum[9]  ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.317     ; 8.443      ;
; 4.839 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.566     ; 8.180      ;
; 4.850 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.626     ; 8.109      ;
; 4.862 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.543     ; 8.180      ;
; 4.882 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[0]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.420     ; 8.283      ;
; 4.882 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.420     ; 8.283      ;
; 4.882 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Imult[16]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.420     ; 8.283      ;
; 4.882 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[5]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.420     ; 8.283      ;
; 4.882 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[7]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.420     ; 8.283      ;
; 4.882 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[9]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.420     ; 8.283      ;
; 4.882 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[10] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.420     ; 8.283      ;
; 4.903 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.626     ; 8.056      ;
; 4.907 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.543     ; 8.135      ;
; 4.922 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|Iaccum[1]  ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.479     ; 8.184      ;
; 4.937 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[19]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.626     ; 8.022      ;
; 4.942 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.626     ; 8.017      ;
; 4.946 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.543     ; 8.096      ;
; 4.949 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[19]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.543     ; 8.093      ;
; 4.951 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|Iaccum[9]  ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Iacc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.317     ; 8.317      ;
; 4.965 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.566     ; 8.054      ;
; 4.976 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[20]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.626     ; 7.983      ;
; 4.987 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[1]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.528     ; 8.070      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.670 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.259      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.671 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.258      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.807 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.122      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.831 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.100      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.847 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.082      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 94.982 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 4.947      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.875      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.874      ;
; 95.163 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.767      ;
; 95.163 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.767      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.360 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.018      ; 4.680      ;
; 2495.494 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.042     ; 4.486      ;
; 2495.530 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.042     ; 4.450      ;
; 2495.787 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.272     ; 3.963      ;
; 2495.790 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.272     ; 3.960      ;
; 2495.799 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.124     ; 4.099      ;
; 2495.835 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.124     ; 4.063      ;
; 2495.844 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 4.130      ;
; 2495.847 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 4.127      ;
; 2496.015 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 3.980      ;
; 2496.047 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.927      ;
; 2496.083 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.891      ;
; 2496.104 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.272     ; 3.646      ;
; 2496.107 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.272     ; 3.643      ;
; 2496.203 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.589      ; 4.445      ;
; 2496.226 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.272     ; 3.524      ;
; 2496.233 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.090     ; 3.699      ;
; 2496.248 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.593      ; 4.404      ;
; 2496.283 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.691      ;
; 2496.357 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.559     ; 3.106      ;
; 2496.360 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.559     ; 3.103      ;
; 2496.441 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.173      ; 3.754      ;
; 2496.448 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.065     ; 3.509      ;
; 2496.495 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.042     ; 3.485      ;
; 2496.520 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.593      ; 4.132      ;
; 2496.542 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.432      ;
; 2496.543 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.272     ; 3.207      ;
; 2496.578 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.396      ;
; 2496.607 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.589      ; 4.041      ;
; 2496.693 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.345      ; 3.711      ;
; 2496.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.124     ; 3.204      ;
; 2496.704 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.559     ; 2.759      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                       ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.240 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_sck      ; spi_sck     ; 0.000        ; 0.529      ; 0.964      ;
; 0.249 ; spi_slave:spi_slave_rx_inst|rreg[33] ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.446      ; 0.890      ;
; 0.250 ; spi_slave:spi_slave_rx_inst|rreg[39] ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.446      ; 0.891      ;
; 0.405 ; spi_slave:spi_slave_rx_inst|rreg[22] ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_sck      ; spi_sck     ; 0.000        ; 0.377      ; 0.977      ;
; 0.406 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.848      ; 3.479      ;
; 0.406 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[20] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.848      ; 3.479      ;
; 0.406 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[18] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.848      ; 3.479      ;
; 0.409 ; spi_slave:spi_slave_rx_inst|rreg[19] ; spi_slave:spi_slave_rx_inst|rdata[20] ; spi_sck      ; spi_sck     ; 0.000        ; 0.377      ; 0.981      ;
; 0.430 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[3]     ; spi_ce0      ; spi_sck     ; 0.000        ; 3.170      ; 3.825      ;
; 0.430 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[2]     ; spi_ce0      ; spi_sck     ; 0.000        ; 3.170      ; 3.825      ;
; 0.430 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[5]     ; spi_ce0      ; spi_sck     ; 0.000        ; 3.170      ; 3.825      ;
; 0.430 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[4]     ; spi_ce0      ; spi_sck     ; 0.000        ; 3.170      ; 3.825      ;
; 0.446 ; spi_slave:spi_slave_rx_inst|rreg[26] ; spi_slave:spi_slave_rx_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.487      ; 1.128      ;
; 0.449 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.886      ; 3.560      ;
; 0.449 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[27] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.886      ; 3.560      ;
; 0.449 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[26] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.886      ; 3.560      ;
; 0.449 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.886      ; 3.560      ;
; 0.451 ; spi_slave:spi_slave_rx_inst|rreg[28] ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_sck      ; spi_sck     ; 0.000        ; 0.504      ; 1.150      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|rreg[38] ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|rreg[37] ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.510 ; spi_slave:spi_slave_rx_inst|rreg[16] ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.757      ;
; 0.510 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[8]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.713      ; 3.448      ;
; 0.510 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[28] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.713      ; 3.448      ;
; 0.511 ; spi_slave:spi_slave_rx_inst|rreg[3]  ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.758      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[27] ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.758      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[14] ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.759      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[12] ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.759      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[10] ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.759      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[8]  ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[13] ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.760      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[9]  ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[42] ; spi_slave:spi_slave_rx_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[31] ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[40] ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[36] ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[28] ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.761      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[5]  ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.525 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.958      ; 3.708      ;
; 0.525 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.958      ; 3.708      ;
; 0.574 ; spi_slave:spi_slave_rx_inst|rreg[6]  ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.134      ; 0.903      ;
; 0.577 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[43] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.107      ; 3.909      ;
; 0.577 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[42] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.107      ; 3.909      ;
; 0.577 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[44] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.107      ; 3.909      ;
; 0.580 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.549      ; 3.354      ;
; 0.580 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.549      ; 3.354      ;
; 0.580 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.549      ; 3.354      ;
; 0.580 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.549      ; 3.354      ;
; 0.580 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.549      ; 3.354      ;
; 0.580 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.549      ; 3.354      ;
; 0.590 ; spi_slave:spi_slave_rx_inst|rreg[1]  ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.134      ; 0.919      ;
; 0.611 ; spi_slave:spi_slave_rx_inst|rreg[21] ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 0.905      ;
; 0.613 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[1]     ; spi_ce0      ; spi_sck     ; 0.000        ; 2.474      ; 3.312      ;
; 0.613 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[0]     ; spi_ce0      ; spi_sck     ; 0.000        ; 2.474      ; 3.312      ;
; 0.613 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.474      ; 3.312      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[10] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[9]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[7]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[6]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[4]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[3]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[2]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[0]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[22] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[19] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[36] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.618 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.546      ; 3.389      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.866      ;
; 0.625 ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.868      ;
; 0.644 ; spi_slave:spi_slave_rx_inst|rreg[7]  ; spi_slave:spi_slave_rx_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.273      ; 1.112      ;
; 0.649 ; spi_slave:spi_slave_rx_inst|rreg[0]  ; spi_slave:spi_slave_rx_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.038      ; 0.882      ;
; 0.654 ; spi_slave:spi_slave_rx_inst|rreg[30] ; spi_slave:spi_slave_rx_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.891      ;
; 0.654 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.457      ; 3.336      ;
; 0.654 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.457      ; 3.336      ;
; 0.654 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.457      ; 3.336      ;
; 0.662 ; spi_slave:spi_slave_rx_inst|rreg[11] ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_sck      ; spi_sck     ; 0.000        ; 0.038      ; 0.895      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|rreg[15] ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_sck      ; spi_sck     ; 0.000        ; 0.038      ; 0.897      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[41] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[14] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[11] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[1]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[31] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[21] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[33] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.666 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[35] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.482      ; 3.373      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[35] ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.912      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|rreg[0]  ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.017      ; 0.881      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.911      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.913      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.913      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.912      ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.684      ;
; 0.466 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.733      ;
; 0.470 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.736      ;
; 0.472 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.743      ;
; 0.516 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.783      ;
; 0.643 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.910      ;
; 0.645 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.670 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.937      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.968      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.981      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.986      ;
; 0.731 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.998      ;
; 0.733 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.000      ;
; 0.749 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.016      ;
; 0.752 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.019      ;
; 0.753 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.020      ;
; 0.759 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.026      ;
; 0.759 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.026      ;
; 0.761 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.028      ;
; 0.779 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.046      ;
; 0.784 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.051      ;
; 0.839 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.106      ;
; 0.862 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.129      ;
; 0.869 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.135      ;
; 0.878 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.145      ;
; 0.895 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.162      ;
; 0.925 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.191      ;
; 0.926 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.192      ;
; 0.929 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.196      ;
; 0.952 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.218      ;
; 1.004 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.271      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.422 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                   ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.472      ; 1.089      ;
; 0.430 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.431 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.110      ; 0.736      ;
; 0.434 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                    ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.472      ; 1.101      ;
; 0.443 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                    ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.472      ; 1.110      ;
; 0.446 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[38]                       ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.252      ; 0.893      ;
; 0.454 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                   ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[38]                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.431      ; 1.080      ;
; 0.455 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.110      ; 0.760      ;
; 0.455 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                   ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.451      ; 1.101      ;
; 0.456 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[5][0]                                                                                ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[6][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.239      ; 0.890      ;
; 0.470 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[12][2]                                                                               ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[13][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.715      ;
; 0.470 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[12][0]                                                                               ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[13][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.715      ;
; 0.475 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.774      ;
; 0.478 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.099      ; 0.772      ;
; 0.480 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[9][5]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[10][5]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.724      ;
; 0.482 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.099      ; 0.776      ;
; 0.483 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                                    ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.227      ; 0.905      ;
; 0.487 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.736      ;
; 0.488 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.735      ;
; 0.488 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[5][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.737      ;
; 0.488 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.736      ;
; 0.489 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.735      ;
; 0.489 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[4][1]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[5][1]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.735      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[0][2]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[1][2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.491 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|counter[8]                                                                          ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|counter[8]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.736      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.736      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.736      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[0][0]                                                                                ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.492 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.492 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.737      ;
; 0.501 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.743      ;
; 0.502 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.523 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.760      ;
; 0.531 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.768      ;
; 0.605 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.847      ;
; 0.617 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.084      ;
; 0.650 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.090      ; 0.935      ;
; 0.664 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.131      ;
; 0.673 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.140      ;
; 0.709 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.946      ;
; 0.712 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.954      ;
; 0.721 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.175      ; 1.091      ;
; 0.741 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.220      ; 1.156      ;
; 0.744 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.986      ;
; 0.764 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.009      ;
; 0.835 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.095      ; 1.125      ;
; 0.844 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.311      ;
; 0.864 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.164     ; 0.895      ;
; 0.890 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.135      ;
; 0.892 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.175      ; 1.262      ;
; 0.904 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.371      ;
; 0.917 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.039      ; 1.151      ;
; 0.960 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.205      ;
; 0.990 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.175      ; 1.360      ;
; 1.006 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.175      ; 1.376      ;
; 1.035 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 1.367      ;
; 1.038 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.790      ; 2.058      ;
; 1.058 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.124      ; 1.377      ;
; 1.077 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.791      ; 2.098      ;
; 1.080 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.274      ; 1.549      ;
; 1.090 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.089      ; 1.374      ;
; 1.094 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 1.331      ;
; 1.109 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.188     ; 1.116      ;
; 1.114 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.665      ; 2.009      ;
; 1.116 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 1.448      ;
; 1.118 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.665      ; 2.013      ;
; 1.144 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.731      ; 2.105      ;
; 1.155 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.018     ; 1.332      ;
; 1.162 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.665      ; 2.057      ;
; 1.167 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.033     ; 1.329      ;
; 1.168 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.470      ; 1.833      ;
; 1.177 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.726      ; 2.133      ;
; 1.188 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.167      ; 1.550      ;
; 1.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.167      ; 1.561      ;
; 1.217 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 1.426      ;
; 1.226 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 1.558      ;
; 1.229 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.754      ; 2.213      ;
; 1.232 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.116     ; 1.311      ;
; 1.255 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.754      ; 2.239      ;
; 1.261 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.116     ; 1.340      ;
; 1.296 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 1.505      ;
; 1.297 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.736      ; 2.263      ;
; 1.304 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.396     ; 1.103      ;
; 1.308 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.779      ; 2.317      ;
; 1.329 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.730      ; 2.289      ;
; 1.337 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.470      ; 2.002      ;
; 1.339 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 1.563      ;
; 1.356 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 1.593      ;
; 1.357 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.166      ; 1.753      ;
; 1.387 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.746      ; 2.363      ;
; 1.396 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 1.728      ;
; 1.399 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.726      ; 2.355      ;
; 1.412 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.665      ; 2.307      ;
; 1.412 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.745      ; 2.387      ;
; 1.420 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.665      ;
; 1.423 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.731      ; 2.384      ;
; 1.426 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.015     ; 1.606      ;
; 1.431 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.015     ; 1.611      ;
; 1.435 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.730      ; 2.395      ;
; 1.436 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.741      ; 2.407      ;
; 1.455 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.731      ; 2.416      ;
; 1.493 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.273      ; 1.996      ;
; 1.497 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.791      ; 2.518      ;
; 1.505 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.736      ; 2.471      ;
; 1.517 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.762      ;
; 1.517 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.762      ;
; 1.517 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 1.849      ;
; 1.522 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.291      ; 2.043      ;
; 1.531 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.540      ; 2.301      ;
; 1.539 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.031     ; 1.703      ;
; 1.547 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.015     ; 1.727      ;
; 1.548 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.015     ; 1.728      ;
; 1.550 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.065      ; 1.810      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                          ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.708 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.365      ; 1.298      ;
; 0.715 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.365      ; 1.305      ;
; 0.800 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.303      ; 1.328      ;
; 0.803 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.303      ; 1.331      ;
; 0.805 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.303      ; 1.333      ;
; 0.892 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.025     ; 1.092      ;
; 1.184 ; spi_slave:spi_slave_rx_inst|rdata[43] ; nnrx[1]                     ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.240     ; 1.169      ;
; 1.265 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 1.323      ;
; 1.298 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.167      ; 1.294      ;
; 1.310 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.167      ; 1.306      ;
; 1.338 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.166      ; 1.333      ;
; 1.359 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.167      ; 1.355      ;
; 1.382 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.167      ; 1.378      ;
; 1.431 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[0][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.537      ; 1.797      ;
; 1.433 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.228      ; 1.490      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.006      ; 1.305      ;
; 1.507 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[0][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.537      ; 1.873      ;
; 1.508 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[1][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.573      ;
; 1.509 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.224      ; 1.562      ;
; 1.536 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[1][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.536      ; 1.901      ;
; 1.539 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.224      ; 1.592      ;
; 1.541 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[0][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.534      ; 1.904      ;
; 1.545 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.224      ; 1.598      ;
; 1.546 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[1][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.611      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[1][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.615      ;
; 1.557 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[0][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.475      ; 1.861      ;
; 1.557 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.534      ; 1.920      ;
; 1.562 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[0][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.224      ; 1.615      ;
; 1.563 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.166      ; 1.558      ;
; 1.565 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[1][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.630      ;
; 1.566 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[1][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.631      ;
; 1.568 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[0][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.475      ; 1.872      ;
; 1.571 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[1][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.636      ;
; 1.572 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.534      ; 1.935      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.224      ; 1.626      ;
; 1.574 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[1][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.577      ;
; 1.575 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.534      ; 1.938      ;
; 1.576 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.228      ; 1.633      ;
; 1.580 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[1][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.645      ;
; 1.582 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.224      ; 1.635      ;
; 1.582 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[1][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.536      ; 1.947      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[1][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.536      ; 1.949      ;
; 1.586 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[0][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 1.887      ;
; 1.588 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.534      ; 1.951      ;
; 1.590 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.645      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[0][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.185      ; 1.605      ;
; 1.592 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[1][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.536      ; 1.957      ;
; 1.592 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[1][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.595      ;
; 1.594 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.534      ; 1.957      ;
; 1.596 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[0][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 1.897      ;
; 1.600 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.166      ; 1.595      ;
; 1.601 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.124     ; 1.306      ;
; 1.602 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[1][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.605      ;
; 1.605 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.166      ; 1.600      ;
; 1.606 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[0][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 1.907      ;
; 1.617 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.124     ; 1.322      ;
; 1.620 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[0][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.185      ; 1.634      ;
; 1.620 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[1][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.474      ; 1.923      ;
; 1.620 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[1][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.623      ;
; 1.625 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.162      ; 1.616      ;
; 1.626 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx_freq[1][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.536      ; 1.991      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[1][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.536      ; 1.992      ;
; 1.628 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[1][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.536      ; 1.993      ;
; 1.629 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.224      ; 1.682      ;
; 1.630 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[1][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.633      ;
; 1.633 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[0][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.475      ; 1.937      ;
; 1.636 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[1][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.474      ; 1.939      ;
; 1.637 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[0][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.475      ; 1.941      ;
; 1.637 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.534      ; 2.000      ;
; 1.641 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 1.942      ;
; 1.642 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[1][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.474      ; 1.945      ;
; 1.645 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.474      ; 1.948      ;
; 1.650 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[0][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.162      ; 1.641      ;
; 1.650 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[1][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.653      ;
; 1.650 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[1][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.653      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[0][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.185      ; 1.667      ;
; 1.657 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.164      ; 1.650      ;
; 1.658 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[1][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.474      ; 1.961      ;
; 1.659 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[0][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.162      ; 1.650      ;
; 1.661 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[1][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.474      ; 1.964      ;
; 1.666 ; spi_slave:spi_slave_rx_inst|rdata[44] ; nnrx[2]                     ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.234     ; 1.657      ;
; 1.669 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.164      ; 1.662      ;
; 1.672 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx_freq[0][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.581      ;
; 1.673 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.124     ; 1.378      ;
; 1.674 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 1.975      ;
; 1.677 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.164      ; 1.670      ;
; 1.678 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[1][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.474      ; 1.981      ;
; 1.684 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[0][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.162      ; 1.675      ;
; 1.685 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[1][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.474      ; 1.988      ;
; 1.686 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[1][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.474      ; 1.989      ;
; 1.687 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[0][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 1.988      ;
; 1.698 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.753      ;
; 1.699 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[0][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 2.000      ;
; 1.702 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[1][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.705      ;
; 1.703 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.229     ; 1.303      ;
; 1.703 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.162      ; 1.694      ;
; 1.715 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[0][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.162      ; 1.706      ;
; 1.721 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[1][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.536      ; 2.086      ;
; 1.748 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[1][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.013      ; 1.590      ;
; 1.753 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.229     ; 1.353      ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                  ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                                  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1  ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ;
; 6.064  ; 6.446        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ;
; 6.100  ; 6.316        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|caddr[0]                  ;
; 6.100  ; 6.316        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|caddr[1]                  ;
; 6.100  ; 6.316        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|caddr[2]                  ;
; 6.100  ; 6.316        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|caddr[3]                  ;
; 6.100  ; 6.316        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|caddr[4]                  ;
; 6.100  ; 6.316        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|caddr[5]                  ;
; 6.100  ; 6.316        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|caddr[6]                  ;
; 6.100  ; 6.316        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|caddr[7]                  ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cic:cic_inst_I2|out_strobe                      ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cic:cic_inst_I2|sample_no[0]                    ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cic:cic_inst_I2|sample_no[3]                    ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[0][1]                      ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[11]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[13]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[19]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[20]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[23]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[24]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[25]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[26]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[27]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[29]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[31]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[32]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[33]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[34]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Imult[35]                 ;
; 6.121  ; 6.337        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Rmult[33]                 ;
; 6.122  ; 6.338        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|Raccum[9]                 ;
; 6.122  ; 6.338        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|Rmult[26]                 ;
; 6.122  ; 6.338        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:H|Rmult[16]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]               ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[18]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[19]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[20]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[21]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[22]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[23]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[24]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[25]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[26]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[27]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[28]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[29]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_q[30]                 ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.465 ; 31.649       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.527 ; 31.743       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[2]     ;
; 31.527 ; 31.743       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[3]     ;
; 31.527 ; 31.743       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[4]     ;
; 31.527 ; 31.743       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[5]     ;
; 31.567 ; 31.783       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24] ;
; 31.567 ; 31.783       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[29] ;
; 31.646 ; 31.862       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[42] ;
; 31.646 ; 31.862       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[43] ;
; 31.646 ; 31.862       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[44] ;
; 31.650 ; 31.866       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|done      ;
; 31.651 ; 31.867       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[28] ;
; 31.651 ; 31.867       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]  ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[37]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[38]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[39]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[40]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[41]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[42]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[43]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[44]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[45]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[46]|clk        ;
; 31.689 ; 31.689       ; 0.000          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave_rx_inst|treg[47]|clk        ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.690 ; 31.874       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.695 ; 31.879       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.695 ; 31.879       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]  ;
; 31.695 ; 31.879       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.695 ; 31.879       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.697 ; 31.881       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.697 ; 31.881       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.697 ; 31.881       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[0]     ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[1]     ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[26]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[0]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[19] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[25] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[2]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[30] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[32] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[36] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[37] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[3]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[4]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[5]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[6]     ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[30]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[31]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[32]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[33]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[34]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[35]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[36]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[37]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[38]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[39]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[40]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[41]  ;
; 31.709 ; 31.925       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[18] ;
; 31.709 ; 31.925       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[20] ;
; 31.709 ; 31.925       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[23] ;
; 31.709 ; 31.893       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.709 ; 31.893       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.709 ; 31.893       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.709 ; 31.893       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.709 ; 31.893       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.709 ; 31.893       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.709 ; 31.893       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.710 ; 31.926       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[18]  ;
; 31.710 ; 31.926       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[19]  ;
; 31.710 ; 31.926       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[22]  ;
; 31.710 ; 31.926       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[27]  ;
; 31.710 ; 31.926       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[28]  ;
; 31.710 ; 31.926       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[29]  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                              ;
+----------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                      ;
+----------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------+
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][0]               ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][10]              ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][11]              ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][12]              ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][13]              ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][14]              ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][15]              ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][16]              ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][17]              ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][1]               ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][2]               ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][3]               ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][4]               ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][5]               ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][6]               ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][7]               ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][8]               ;
; 1249.573 ; 1249.955     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][9]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][18]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][19]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][20]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][21]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][22]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][23]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][24]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][25]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][26]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][27]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][28]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][29]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][30]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][31]~_Duplicate_1 ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][18]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][19]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][20]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][21]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][22]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][23]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][24]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][25]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][26]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][27]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][28]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][29]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][30]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][31]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][18]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][19]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][20]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][21]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][22]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][23]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][24]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][25]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][26]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][27]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][28]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][29]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][30]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][31]              ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]~_Duplicate_1  ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][10]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][11]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][13]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][16]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][17]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][1]~_Duplicate_1  ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][2]~_Duplicate_1  ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][3]~_Duplicate_1  ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][4]~_Duplicate_1  ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][5]~_Duplicate_1  ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][6]~_Duplicate_1  ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][7]~_Duplicate_1  ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][8]~_Duplicate_1  ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][9]~_Duplicate_1  ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]               ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][10]              ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][11]              ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12]              ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][13]              ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14]              ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15]              ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][16]              ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][17]              ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][18]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][19]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][1]               ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][20]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][21]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][22]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][23]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][24]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][25]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][26]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][27]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][28]~_Duplicate_1 ;
; 1249.589 ; 1249.971     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][29]~_Duplicate_1 ;
+----------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                        ;
+----------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                 ;
+----------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 1249.623 ; 1249.807     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.623 ; 1249.807     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.627 ; 1249.811     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.673 ; 1249.857     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.673 ; 1249.857     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.673 ; 1249.857     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.673 ; 1249.857     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.673 ; 1249.857     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.673 ; 1249.903     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.677 ; 1249.907     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.679 ; 1249.909     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.688 ; 1249.872     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.688 ; 1249.872     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.688 ; 1249.872     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.690 ; 1249.920     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.691 ; 1249.875     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.691 ; 1249.875     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.691 ; 1249.875     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.692 ; 1249.922     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.702 ; 1249.932     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.702 ; 1249.932     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.702 ; 1249.932     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.702 ; 1249.932     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
+----------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                     ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; Slack    ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target    ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; 2496.000 ; 2500.000     ; 4.000          ; Port Rate ; spi_ce1 ; Rise       ; spi_ce[1] ;
+----------+--------------+----------------+-----------+---------+------------+-----------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.113 ; 2.246 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.071 ; 2.246 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.616 ; 1.769 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.510 ; 1.639 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.405 ; 1.538 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.809 ; 1.887 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 0.975 ; 1.116 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.316 ; 1.482 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.682 ; 1.825 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.113 ; 2.103 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 0.946 ; 1.128 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 1.680 ; 1.799 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 1.699 ; 1.749 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.165 ; 1.167 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.165 ; 1.167 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.585 ; 3.417 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.476 ; 2.219 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.476 ; 2.219 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.451 ; -0.618 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.172 ; -1.330 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.956 ; -1.056 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -1.019 ; -1.134 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.877 ; -0.985 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.261 ; -1.245 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.500 ; -0.628 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.730 ; -0.851 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.955 ; -1.120 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -1.432 ; -1.401 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.451 ; -0.618 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.765 ; -0.851 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.851 ; -0.976 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.436 ; -0.234 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.436 ; -0.234 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -2.953 ; -2.758 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -1.790 ; -1.630 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -1.790 ; -1.630 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.445  ; 4.375  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.445  ; 4.375  ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 14.267 ; 13.431 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.445  ; 4.375  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.445  ; 4.375  ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 10.213 ; 10.073 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 11.082 ; 10.718 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.387  ; 4.325  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.387  ; 4.325  ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 11.053 ; 10.430 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.387  ; 4.325  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.387  ; 4.325  ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 10.034 ; 9.907  ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 9.916  ; 9.585  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 9 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 99.436 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                             ; Synchronization Node                                                                                                                   ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 99.436                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.377       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.384       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.371       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.371       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.335       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 99.438                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.377       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.384       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.371       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.373       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.335       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.011                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.182       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.203                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.246       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.528       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.248                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.465       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.259                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.472       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.526                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.558                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.565       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.572                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.715                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.725                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.565       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.894                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.900                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.904                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.908                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.908                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.909                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.917                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.917                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.923                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                          ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; spi_sck                          ; 0.780    ; 0.000         ;
; ad9866_clk                       ; 1.960    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 2.569    ; 0.000         ;
; clk_10mhz                        ; 97.562   ; 0.000         ;
; spi_ce0                          ; 2497.821 ; 0.000         ;
+----------------------------------+----------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; spi_slave:spi_slave_rx_inst|done ; 0.049 ; 0.000         ;
; spi_sck                          ; 0.080 ; 0.000         ;
; ad9866_clk                       ; 0.180 ; 0.000         ;
; clk_10mhz                        ; 0.187 ; 0.000         ;
; spi_ce0                          ; 0.199 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary            ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; ad9866_clk                       ; 3.106    ; 0.000         ;
; ad9866_rxclk                     ; 3.106    ; 0.000         ;
; ad9866_txclk                     ; 3.106    ; 0.000         ;
; spi_sck                          ; 31.103   ; 0.000         ;
; clk_10mhz                        ; 49.270   ; 0.000         ;
; spi_ce0                          ; 1249.116 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 1249.741 ; 0.000         ;
; spi_ce1                          ; 2496.000 ; 0.000         ;
+----------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.780 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.157     ; 1.040      ;
; 0.791 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.167     ; 1.019      ;
; 0.793 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12] ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.145     ; 1.039      ;
; 0.797 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]  ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.157     ; 1.023      ;
; 0.803 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.157     ; 1.017      ;
; 0.806 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.170     ; 1.001      ;
; 0.810 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.163     ; 1.004      ;
; 0.815 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]  ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.157     ; 1.005      ;
; 0.817 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26] ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.172     ; 0.988      ;
; 0.829 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|done      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.269      ; 2.417      ;
; 0.841 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.012      ; 1.148      ;
; 0.861 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.163     ; 0.953      ;
; 0.863 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.077     ; 1.037      ;
; 0.881 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.172     ; 0.924      ;
; 0.884 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[43] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.231      ; 2.324      ;
; 0.884 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[42] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.231      ; 2.324      ;
; 0.884 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[44] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.231      ; 2.324      ;
; 0.890 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.077     ; 1.010      ;
; 0.894 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.170     ; 0.913      ;
; 0.899 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.077     ; 1.001      ;
; 0.905 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|nb[1]     ; spi_ce0      ; spi_sck     ; 2.000        ; 0.978      ; 2.050      ;
; 0.905 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|nb[0]     ; spi_ce0      ; spi_sck     ; 2.000        ; 0.978      ; 2.050      ;
; 0.905 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.978      ; 2.050      ;
; 0.906 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]  ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.170     ; 0.901      ;
; 0.910 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]  ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.170     ; 0.897      ;
; 0.924 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.162     ; 0.891      ;
; 0.924 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.144     ; 0.909      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.925 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.051      ;
; 0.926 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.010      ; 2.061      ;
; 0.926 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.010      ; 2.061      ;
; 0.926 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.010      ; 2.061      ;
; 0.926 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.010      ; 2.061      ;
; 0.926 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.010      ; 2.061      ;
; 0.926 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.010      ; 2.061      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[41] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[14] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[11] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[1]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[31] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[21] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[33] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[35] ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.034      ;
; 0.929 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.190     ; 0.858      ;
; 0.933 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.157     ; 0.887      ;
; 0.934 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.172     ; 0.871      ;
; 0.935 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.164      ; 2.206      ;
; 0.935 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.164      ; 2.206      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.937 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.987      ; 2.027      ;
; 0.939 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.172     ; 0.866      ;
; 0.942 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.980      ; 2.015      ;
; 0.942 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.980      ; 2.015      ;
; 0.942 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.980      ; 2.015      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[10] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[7]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[6]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[4]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[2]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[0]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[22] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[19] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[36] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
; 0.946 ; spi_ce[0]                                                                                                     ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.004      ; 2.035      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.960 ; ad9866_adio[0]                                                 ; adcpipe[0][0]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.575      ; 3.602      ;
; 2.053 ; ad9866_adio[8]                                                 ; adcpipe[1][8]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.575      ; 3.509      ;
; 2.128 ; ad9866_adio[8]                                                 ; adcpipe[0][8]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.579      ; 3.438      ;
; 2.143 ; ad9866_adio[11]                                                ; adcpipe[0][11]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.558      ; 3.402      ;
; 2.147 ; ad9866_adio[10]                                                ; adcpipe[0][10]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.579      ; 3.419      ;
; 2.170 ; ad9866_adio[0]                                                 ; adcpipe[1][0]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.698      ; 3.515      ;
; 2.180 ; ad9866_adio[1]                                                 ; adcpipe[1][1]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.556      ; 3.363      ;
; 2.183 ; ad9866_adio[4]                                                 ; adcpipe[1][4]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.140      ; 2.944      ;
; 2.193 ; ad9866_adio[7]                                                 ; adcpipe[1][7]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.477      ; 3.271      ;
; 2.218 ; ad9866_adio[4]                                                 ; adcpipe[0][4]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.296      ; 3.065      ;
; 2.248 ; ad9866_adio[7]                                                 ; adcpipe[0][7]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.558      ; 3.297      ;
; 2.288 ; ad9866_adio[2]                                                 ; adcpipe[0][2]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.477      ; 3.176      ;
; 2.293 ; ad9866_adio[2]                                                 ; adcpipe[1][2]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.477      ; 3.171      ;
; 2.295 ; ad9866_adio[11]                                                ; adcpipe[1][11]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.552      ; 3.244      ;
; 2.296 ; ad9866_adio[3]                                                 ; adcpipe[1][3]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.512      ; 3.203      ;
; 2.311 ; ad9866_adio[10]                                                ; adcpipe[1][10]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.680      ; 3.356      ;
; 2.326 ; ad9866_adio[1]                                                 ; adcpipe[0][1]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.498      ; 3.159      ;
; 2.335 ; ad9866_adio[3]                                                 ; adcpipe[0][3]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.558      ; 3.210      ;
; 2.388 ; ad9866_adio[6]                                                 ; adcpipe[0][6]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.356      ; 2.955      ;
; 2.435 ; ad9866_adio[6]                                                 ; adcpipe[1][6]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.335      ; 2.887      ;
; 2.496 ; ad9866_adio[5]                                                 ; adcpipe[1][5]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.425      ; 2.916      ;
; 2.497 ; ad9866_adio[5]                                                 ; adcpipe[0][5]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.425      ; 2.915      ;
; 2.531 ; ad9866_adio[9]                                                 ; adcpipe[1][9]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.600      ; 3.056      ;
; 2.533 ; ad9866_adio[9]                                                 ; adcpipe[0][9]                                                  ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.600      ; 3.054      ;
; 2.986 ; ad9866_clk                                                     ; ad9866_rxclk                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.796      ;
; 2.986 ; ad9866_clk                                                     ; ad9866_txclk                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.796      ;
; 7.662 ; spi_slave:spi_slave_rx_inst|treg[47]                           ; spi_miso                                                       ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.111     ; 4.197      ;
; 9.161 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.175      ;
; 9.165 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.171      ;
; 9.229 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.107      ;
; 9.233 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[20]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.103      ;
; 9.245 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|Raccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.386     ; 3.939      ;
; 9.262 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.074      ;
; 9.266 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.070      ;
; 9.297 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[19]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.039      ;
; 9.301 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[18]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.035      ;
; 9.330 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.006      ;
; 9.334 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[20]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 4.002      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[11] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Rmult[24]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[13] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.337 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.309     ; 3.924      ;
; 9.340 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|Raccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.392     ; 3.838      ;
; 9.365 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[17]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 3.971      ;
; 9.369 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[16]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 3.967      ;
; 9.376 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:B|Raccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.392     ; 3.802      ;
; 9.390 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.231     ; 3.949      ;
; 9.394 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.231     ; 3.945      ;
; 9.397 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Iaccum[9]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.247     ; 3.926      ;
; 9.398 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[19]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 3.938      ;
; 9.401 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Iaccum[9]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.247     ; 3.922      ;
; 9.402 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[18]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 3.934      ;
; 9.413 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[0]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.168     ; 3.989      ;
; 9.413 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[4]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.168     ; 3.989      ;
; 9.413 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Imult[16]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.168     ; 3.989      ;
; 9.413 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[5]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.168     ; 3.989      ;
; 9.413 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[7]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.168     ; 3.989      ;
; 9.413 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[9]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.168     ; 3.989      ;
; 9.413 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|out_strobe ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|Iaccum[10] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.168     ; 3.989      ;
; 9.416 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.043     ; 4.111      ;
; 9.419 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.231     ; 3.920      ;
; 9.420 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.043     ; 4.107      ;
; 9.423 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.231     ; 3.916      ;
; 9.427 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[23]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.250     ; 3.893      ;
; 9.431 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[22]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.250     ; 3.889      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[11] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Rmult[24]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[13] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.432 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.823      ;
; 9.433 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[15]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 3.903      ;
; 9.437 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[0]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[14]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 3.899      ;
; 9.458 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.231     ; 3.881      ;
; 9.462 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Racc[20]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.231     ; 3.877      ;
; 9.465 ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Iaccum[9]  ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[21]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.247     ; 3.858      ;
; 9.466 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[2]           ; receiver:NRX[1].receiver_inst|firX8R8:fir2|Iacc[17]            ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.234     ; 3.870      ;
; 9.468 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[11] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.787      ;
; 9.468 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.787      ;
; 9.468 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Rmult[24]  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.787      ;
; 9.468 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[13] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.787      ;
; 9.468 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[4]           ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|Raccum[14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.315     ; 3.787      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                         ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.254      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.589 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.232      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 1.187      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 1.186      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.710 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.111      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[44] ; rx_freq[1][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.034     ; 1.114      ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.562 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.387      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.565 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.384      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.641 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.310      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.647 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.302      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.718 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.233      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.230      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.727 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.224      ;
; 97.803 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.148      ;
; 97.803 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.148      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.821 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 2.210      ;
; 2497.962 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 2.036      ;
; 2497.978 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 2.020      ;
; 2498.068 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.863      ;
; 2498.083 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.848      ;
; 2498.138 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 1.872      ;
; 2498.165 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.300      ; 2.164      ;
; 2498.175 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 1.690      ;
; 2498.178 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 1.687      ;
; 2498.192 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.788      ;
; 2498.195 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.785      ;
; 2498.225 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.053     ; 1.729      ;
; 2498.231 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.749      ;
; 2498.247 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.733      ;
; 2498.263 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.295      ; 2.061      ;
; 2498.264 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 1.601      ;
; 2498.267 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 1.598      ;
; 2498.302 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.098      ; 1.803      ;
; 2498.320 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.326     ; 1.361      ;
; 2498.322 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.326     ; 1.359      ;
; 2498.337 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.300      ; 1.992      ;
; 2498.340 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 1.525      ;
; 2498.357 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.623      ;
; 2498.358 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.295      ; 1.966      ;
; 2498.372 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 1.626      ;
; 2498.377 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.034     ; 1.596      ;
; 2498.429 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 1.436      ;
; 2498.439 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.326     ; 1.242      ;
; 2498.480 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.451      ;
; 2498.495 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.485      ;
; 2498.498 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 1.500      ;
; 2498.507 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.156      ; 1.678      ;
; 2498.511 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.469      ;
; 2498.530 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.295      ; 1.794      ;
; 2498.542 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 1.489      ;
; 2498.545 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.386      ;
; 2498.561 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.370      ;
; 2498.561 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.300      ; 1.768      ;
; 2498.570 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.300      ; 1.759      ;
; 2498.571 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.036      ; 1.472      ;
; 2498.589 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.156      ; 1.596      ;
; 2498.598 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.261      ; 1.692      ;
; 2498.617 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.005      ; 1.395      ;
; 2498.618 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.005      ; 1.394      ;
; 2498.620 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.090     ; 1.297      ;
; 2498.621 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 1.310      ;
; 2498.621 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.090     ; 1.296      ;
; 2498.624 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.266      ; 1.671      ;
; 2498.629 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.289      ; 1.689      ;
; 2498.632 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.295      ; 1.692      ;
; 2498.641 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.339      ;
; 2498.642 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.091     ; 1.274      ;
; 2498.644 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.091     ; 1.272      ;
; 2498.651 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 1.347      ;
; 2498.652 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.034     ; 1.321      ;
; 2498.653 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.224      ; 1.600      ;
; 2498.662 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 1.302      ;
; 2498.678 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.090     ; 1.239      ;
; 2498.680 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.205      ; 1.554      ;
; 2498.681 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.299      ;
; 2498.686 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.205      ; 1.548      ;
; 2498.686 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.077     ; 1.244      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                          ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.049 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.390      ; 0.553      ;
; 0.078 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.390      ; 0.582      ;
; 0.105 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.372      ; 0.591      ;
; 0.108 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.372      ; 0.594      ;
; 0.109 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.372      ; 0.595      ;
; 0.167 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.489      ;
; 0.281 ; spi_slave:spi_slave_rx_inst|rdata[43] ; nnrx[1]                     ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.139      ; 0.534      ;
; 0.362 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[1][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 0.615      ;
; 0.364 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[1][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 0.599      ;
; 0.365 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[1][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 0.600      ;
; 0.382 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 0.617      ;
; 0.389 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[1][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 0.624      ;
; 0.401 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[1][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 0.636      ;
; 0.436 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx_freq[1][28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.260      ; 0.603      ;
; 0.439 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 0.692      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[0][21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 0.849      ;
; 0.479 ; spi_slave:spi_slave_rx_inst|rdata[44] ; nnrx[2]                     ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.145      ; 0.738      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[0][22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.862      ;
; 0.489 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[1][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.747      ;
; 0.497 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[1][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.755      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.746      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.751      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[1][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.761      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[1][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.762      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 0.740      ;
; 0.507 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[0][31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 0.903      ;
; 0.507 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.755      ;
; 0.507 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[1][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 0.747      ;
; 0.509 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[1][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 0.749      ;
; 0.510 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[1][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.768      ;
; 0.511 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.759      ;
; 0.511 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[1][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 0.751      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[1][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.771      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[0][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.764      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 0.752      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[1][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.775      ;
; 0.521 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[0][19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.899      ;
; 0.521 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.328      ; 0.756      ;
; 0.521 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[1][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 0.761      ;
; 0.522 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.179      ; 0.608      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 0.777      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.772      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[0][23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.322      ; 0.754      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx_freq[0][24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.311      ; 0.743      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.168      ; 0.600      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[1][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 0.921      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.179      ; 0.614      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[1][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 0.768      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.486      ; 0.922      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[1][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 0.926      ;
; 0.531 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 0.781      ;
; 0.531 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[1][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 0.771      ;
; 0.531 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[1][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 0.771      ;
; 0.532 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[0][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.486      ; 0.925      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.486      ; 0.927      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.486      ; 0.928      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[0][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 0.911      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.785      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[1][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 0.933      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[1][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.916      ;
; 0.541 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.325      ; 0.773      ;
; 0.541 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[0][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 0.916      ;
; 0.542 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[1][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 0.938      ;
; 0.543 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.486      ; 0.936      ;
; 0.543 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.773      ;
; 0.544 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.179      ; 0.630      ;
; 0.544 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[0][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 0.919      ;
; 0.545 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[0][18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.322      ; 0.774      ;
; 0.546 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.486      ; 0.939      ;
; 0.546 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[0][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.776      ;
; 0.548 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[0][25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.926      ;
; 0.548 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.325      ; 0.780      ;
; 0.549 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[0][30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.927      ;
; 0.549 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[1][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.927      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[0][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.780      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[1][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 0.948      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx_freq[1][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 0.949      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[1][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 0.794      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[0][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.785      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[1][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 0.951      ;
; 0.556 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[1][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.934      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[0][20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.322      ; 0.787      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[1][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.936      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.325      ; 0.791      ;
; 0.560 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.168      ; 0.635      ;
; 0.561 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.939      ;
; 0.561 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[1][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.939      ;
; 0.562 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.486      ; 0.955      ;
; 0.566 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 0.941      ;
; 0.568 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[0][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.798      ;
; 0.569 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.799      ;
; 0.569 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[1][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.947      ;
; 0.570 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 0.945      ;
; 0.571 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[1][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.949      ;
; 0.574 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[1][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.952      ;
; 0.575 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[0][29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.311      ; 0.793      ;
; 0.577 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[0][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 0.952      ;
; 0.579 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[0][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 0.954      ;
; 0.584 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[1][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.756      ;
; 0.587 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 0.837      ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                                           ;
+-------+--------------------------------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.080 ; spi_slave:spi_slave_rx_inst|rreg[39] ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.223      ; 0.387      ;
; 0.081 ; spi_slave:spi_slave_rx_inst|rreg[33] ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.223      ; 0.388      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.120 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.022      ; 2.256      ;
; 0.124 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.213      ; 0.421      ;
; 0.130 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.004      ; 2.248      ;
; 0.130 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.004      ; 2.248      ;
; 0.130 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.004      ; 2.248      ;
; 0.130 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.004      ; 2.248      ;
; 0.130 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.004      ; 2.248      ;
; 0.130 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.004      ; 2.248      ;
; 0.130 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.004      ; 2.248      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.143 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.111      ; 2.368      ;
; 0.146 ; spi_slave:spi_slave_rx_inst|rreg[26] ; spi_slave:spi_slave_rx_inst|rdata[27] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.232      ; 0.462      ;
; 0.157 ; spi_slave:spi_slave_rx_inst|rreg[22] ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.185      ; 0.426      ;
; 0.160 ; spi_slave:spi_slave_rx_inst|rreg[19] ; spi_slave:spi_slave_rx_inst|rdata[20] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.185      ; 0.429      ;
; 0.171 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.019      ; 2.304      ;
; 0.171 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.019      ; 2.304      ;
; 0.171 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.019      ; 2.304      ;
; 0.171 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.019      ; 2.304      ;
; 0.171 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.019      ; 2.304      ;
; 0.180 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[3]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.271      ; 1.565      ;
; 0.180 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[2]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.271      ; 1.565      ;
; 0.180 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[5]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.271      ; 1.565      ;
; 0.180 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[4]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.271      ; 1.565      ;
; 0.193 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.807      ; 1.114      ;
; 0.198 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.807      ; 1.119      ;
; 0.198 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.807      ; 1.119      ;
; 0.200 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.807      ; 1.121      ;
; 0.200 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.807      ; 1.121      ;
; 0.202 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.807      ; 1.123      ;
; 0.203 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.033      ; 2.350      ;
; 0.203 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.033      ; 2.350      ;
; 0.203 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.033      ; 2.350      ;
; 0.203 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.807      ; 1.124      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|rreg[28] ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.206      ; 0.494      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|rreg[38] ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|rreg[37] ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.314      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.212 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.204      ; 1.530      ;
; 0.212 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[20] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.204      ; 1.530      ;
; 0.212 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[18] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.204      ; 1.530      ;
; 0.216 ; spi_slave:spi_slave_rx_inst|rreg[16] ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.324      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.024      ; 1.354      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.024      ; 1.354      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.024      ; 1.354      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.018      ; 2.348      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.018      ; 2.348      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.018      ; 2.348      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.018      ; 2.348      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.018      ; 2.348      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.018      ; 2.348      ;
; 0.216 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.018      ; 2.348      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[27] ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[14] ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[12] ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[10] ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[8]  ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[3]  ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[13] ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[5]  ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.325      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[36] ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.326      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[28] ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[9]  ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.220 ; spi_slave:spi_slave_rx_inst|rreg[42] ; spi_slave:spi_slave_rx_inst|rreg[43]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.327      ;
; 0.220 ; spi_slave:spi_slave_rx_inst|rreg[40] ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.327      ;
; 0.221 ; spi_slave:spi_slave_rx_inst|rreg[31] ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.328      ;
; 0.223 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.715      ; 1.052      ;
; 0.229 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.219      ; 1.562      ;
; 0.229 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[27] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.219      ; 1.562      ;
; 0.229 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[26] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.219      ; 1.562      ;
; 0.229 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.219      ; 1.562      ;
; 0.242 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.056      ; 1.412      ;
; 0.242 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.056      ; 1.412      ;
; 0.242 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.056      ; 1.412      ;
; 0.242 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.056      ; 1.412      ;
; 0.242 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.056      ; 1.412      ;
; 0.242 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.056      ; 1.412      ;
; 0.246 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.729      ; 1.089      ;
; 0.250 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.729      ; 1.093      ;
; 0.251 ; spi_slave:spi_slave_rx_inst|rreg[6]  ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.055      ; 0.390      ;
+-------+--------------------------------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|Raccum[21]                                                                          ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Racc[21]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.228      ; 0.492      ;
; 0.188 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.137      ; 0.409      ;
; 0.189 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.137      ; 0.410      ;
; 0.192 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|Raccum[18]                                                                          ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Racc[18]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.228      ; 0.504      ;
; 0.193 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|Raccum[17]                                                                          ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Racc[17]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.228      ; 0.505      ;
; 0.194 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|Raccum[15]                                                                          ; receiver:NRX[0].receiver_inst|firX8R8:fir2|Racc[15]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.228      ; 0.506      ;
; 0.198 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.325      ;
; 0.201 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[38]                       ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.103      ; 0.389      ;
; 0.202 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                                    ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.393      ;
; 0.202 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                   ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[38]                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.202      ; 0.488      ;
; 0.203 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.312      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[5][0]                                                                                ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[6][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.094      ; 0.382      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.332      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[4][1]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[5][1]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[0][2]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[1][2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.313      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.316      ;
; 0.205 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.325      ;
; 0.210 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.330      ;
; 0.228 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.349      ;
; 0.266 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.284 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.407      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.315 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.437      ;
; 0.325 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.446      ;
; 0.325 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.446      ;
; 0.328 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.449      ;
; 0.330 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.451      ;
; 0.330 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.450      ;
; 0.331 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.452      ;
; 0.337 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.457      ;
; 0.340 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.460      ;
; 0.343 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.463      ;
; 0.345 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.466      ;
; 0.366 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.486      ;
; 0.380 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.500      ;
; 0.391 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.511      ;
; 0.395 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.515      ;
; 0.395 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.515      ;
; 0.396 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.516      ;
; 0.398 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.518      ;
; 0.420 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.540      ;
; 0.439 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 0.561      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.213 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.325      ;
; 0.222 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.332      ;
; 0.222 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.334      ;
; 0.232 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.325      ;
; 0.239 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.332      ;
; 0.255 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.142      ; 0.481      ;
; 0.264 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.401      ;
; 0.265 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.374      ;
; 0.279 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.142      ; 0.505      ;
; 0.286 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.142      ; 0.512      ;
; 0.305 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.414      ;
; 0.313 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.406      ;
; 0.319 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.090      ; 0.493      ;
; 0.320 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.116      ; 0.520      ;
; 0.321 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.431      ;
; 0.328 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.440      ;
; 0.336 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.142      ; 0.562      ;
; 0.374 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.506      ;
; 0.376 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.021      ; 0.481      ;
; 0.387 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.090      ; 0.561      ;
; 0.389 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.142      ; 0.615      ;
; 0.398 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.509      ;
; 0.400 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.098     ; 0.386      ;
; 0.407 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.090      ; 0.581      ;
; 0.414 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.525      ;
; 0.441 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.090      ; 0.615      ;
; 0.446 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 0.606      ;
; 0.453 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.423      ; 0.980      ;
; 0.468 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.422      ; 0.994      ;
; 0.472 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.147      ; 0.703      ;
; 0.475 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.568      ;
; 0.478 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.279      ; 0.841      ;
; 0.482 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 0.642      ;
; 0.482 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 0.642      ;
; 0.502 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.389      ; 0.995      ;
; 0.503 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.642      ;
; 0.507 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.020     ; 0.571      ;
; 0.508 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.024     ; 0.568      ;
; 0.511 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.357      ; 0.972      ;
; 0.513 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.384      ; 1.001      ;
; 0.514 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.357      ; 0.975      ;
; 0.514 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.357      ; 0.975      ;
; 0.528 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.621      ;
; 0.530 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.091      ; 0.705      ;
; 0.531 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.091      ; 0.706      ;
; 0.540 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.279      ; 0.903      ;
; 0.542 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.127     ; 0.499      ;
; 0.553 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.404      ; 1.061      ;
; 0.557 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 0.717      ;
; 0.569 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.054     ; 0.599      ;
; 0.574 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.404      ; 1.082      ;
; 0.577 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.054     ; 0.607      ;
; 0.583 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.390      ; 1.077      ;
; 0.584 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.677      ;
; 0.586 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.412      ; 1.102      ;
; 0.590 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.022      ; 0.696      ;
; 0.598 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.691      ;
; 0.605 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.395      ; 1.104      ;
; 0.613 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.384      ; 1.101      ;
; 0.625 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 0.785      ;
; 0.631 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.742      ;
; 0.632 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.389      ; 1.125      ;
; 0.642 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 0.721      ;
; 0.646 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 0.725      ;
; 0.648 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.237     ; 0.495      ;
; 0.655 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.390      ; 1.149      ;
; 0.667 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.389      ; 1.160      ;
; 0.669 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.781      ;
; 0.670 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.357      ; 1.131      ;
; 0.670 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.782      ;
; 0.679 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.811      ;
; 0.684 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.395      ; 1.183      ;
; 0.684 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.392      ; 1.180      ;
; 0.687 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.010     ; 0.761      ;
; 0.688 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 0.848      ;
; 0.689 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.091      ; 0.864      ;
; 0.690 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.034      ; 0.808      ;
; 0.695 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.052      ; 0.851      ;
; 0.700 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.393      ; 1.197      ;
; 0.700 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.034      ; 0.818      ;
; 0.701 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.422      ; 1.227      ;
; 0.702 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.387      ; 1.193      ;
; 0.710 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.422      ; 1.236      ;
; 0.717 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.142      ; 0.943      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                                                                                                     ;
; 3.106 ; 13.563       ; 10.457         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_txclk                                                                                                                                                     ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][10]                                                                                                        ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][11]                                                                                                        ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][12]                                                                                                        ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][13]                                                                                                        ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][14]                                                                                                        ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][15]                                                                                                        ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][16]                                                                                                        ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][17]                                                                                                        ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][8]                                                                                                         ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][9]                                                                                                         ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][0]                                                                                                         ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][1]                                                                                                         ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][2]                                                                                                         ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][3]                                                                                                         ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][4]                                                                                                         ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][5]                                                                                                         ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][6]                                                                                                         ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[6][7]                                                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][10]                                                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][11]                                                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][12]                                                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][13]                                                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][14]                                                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][15]                                                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][16]                                                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][17]                                                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][8]                                                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[6][9]                                                                                                         ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|Iaccum[3]                                                                                                    ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|Rmult[23]                                                                                                    ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][10]                                                                                                        ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][11]                                                                                                        ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][12]                                                                                                        ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][13]                                                                                                        ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][14]                                                                                                        ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][15]                                                                                                        ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][16]                                                                                                        ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][17]                                                                                                        ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][8]                                                                                                         ;
; 5.804 ; 5.988        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Y[5][9]                                                                                                         ;
; 5.805 ; 5.989        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|Rmult[29]                                                                                                    ;
; 5.805 ; 5.989        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|Rmult[31]                                                                                                    ;
; 5.805 ; 5.989        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:F|Rmult[32]                                                                                                    ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][10]                                                                                                        ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][11]                                                                                                        ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][12]                                                                                                        ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][13]                                                                                                        ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][14]                                                                                                        ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][15]                                                                                                        ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][16]                                                                                                        ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][17]                                                                                                        ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][8]                                                                                                         ;
; 5.806 ; 5.990        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|X[7][9]                                                                                                         ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]                          ;
; 5.807 ; 6.037        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]                          ;
; 5.808 ; 6.038        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 5.808 ; 6.038        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 5.808 ; 6.038        ; 0.230          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a18~porta_we_reg       ;
; 5.812 ; 5.996        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|Imult[14]                                                                                                    ;
; 5.812 ; 5.996        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|Rmult[17]                                                                                                    ;
; 5.812 ; 5.996        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Imult[11]                                                                                                    ;
; 5.812 ; 5.996        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Imult[13]                                                                                                    ;
; 5.812 ; 5.996        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Imult[17]                                                                                                    ;
+-------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.103 ; 31.319       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]  ;
; 31.103 ; 31.319       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]  ;
; 31.103 ; 31.319       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]  ;
; 31.103 ; 31.319       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]  ;
; 31.103 ; 31.319       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]  ;
; 31.103 ; 31.319       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]   ;
; 31.103 ; 31.319       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]   ;
; 31.110 ; 31.326       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.110 ; 31.326       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]  ;
; 31.110 ; 31.326       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.110 ; 31.326       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.113 ; 31.329       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.116 ; 31.332       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.116 ; 31.332       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.116 ; 31.332       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.118 ; 31.334       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]   ;
; 31.118 ; 31.334       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]   ;
; 31.118 ; 31.334       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]   ;
; 31.118 ; 31.334       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]   ;
; 31.118 ; 31.334       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]   ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.144 ; 31.360       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.149 ; 31.333       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[42] ;
; 31.149 ; 31.333       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[43] ;
; 31.149 ; 31.333       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[44] ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|done      ;
; 31.170 ; 31.354       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[26] ;
; 31.170 ; 31.354       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[27] ;
; 31.170 ; 31.354       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[34] ;
; 31.170 ; 31.354       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[40] ;
; 31.177 ; 31.361       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[18] ;
; 31.177 ; 31.361       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[20] ;
; 31.177 ; 31.361       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[23] ;
; 31.189 ; 31.373       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[2]     ;
; 31.189 ; 31.373       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[3]     ;
; 31.189 ; 31.373       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[4]     ;
; 31.189 ; 31.373       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[5]     ;
; 31.210 ; 31.394       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[18]  ;
; 31.210 ; 31.394       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[19]  ;
; 31.210 ; 31.394       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[22]  ;
; 31.210 ; 31.394       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[27]  ;
; 31.210 ; 31.394       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[28]  ;
; 31.210 ; 31.394       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[29]  ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[0]  ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10] ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[19] ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22] ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[25] ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[2]  ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[30] ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[32] ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[36] ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[37] ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[3]  ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[4]  ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[5]  ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]  ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]  ;
; 31.211 ; 31.395       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]  ;
; 31.212 ; 31.396       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[20]  ;
; 31.212 ; 31.396       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[21]  ;
; 31.212 ; 31.396       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[23]  ;
; 31.212 ; 31.396       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[24]  ;
; 31.212 ; 31.396       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[42]  ;
; 31.212 ; 31.396       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[43]  ;
; 31.213 ; 31.397       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[6]     ;
; 31.213 ; 31.397       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[30]  ;
; 31.213 ; 31.397       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[31]  ;
; 31.213 ; 31.397       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[32]  ;
; 31.213 ; 31.397       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[33]  ;
; 31.213 ; 31.397       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[34]  ;
; 31.213 ; 31.397       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[35]  ;
; 31.213 ; 31.397       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[36]  ;
; 31.213 ; 31.397       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[37]  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.447 ; 49.447       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; clk_10mhz~input|o                                  ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]|clk                                    ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]|clk                                    ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[0]|clk            ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[10]|clk           ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[11]|clk           ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[1]|clk            ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[2]|clk            ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[3]|clk            ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[4]|clk            ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[5]|clk            ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[6]|clk            ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                         ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 1249.116 ; 1249.332     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.121 ; 1249.337     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.132 ; 1249.362     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.133 ; 1249.363     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.134 ; 1249.364     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.137 ; 1249.367     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.147 ; 1249.377     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.149 ; 1249.379     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.153 ; 1249.383     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.155 ; 1249.385     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                             ;
+----------+--------------+----------------+-----------------+----------------------------------+------------+-----------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                            ; Clock Edge ; Target                      ;
+----------+--------------+----------------+-----------------+----------------------------------+------------+-----------------------------+
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][0]               ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][10]              ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][11]              ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][12]              ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][13]              ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][14]              ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][15]              ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][16]              ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][17]              ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][1]               ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][2]               ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][3]               ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][4]               ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][5]               ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][6]               ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][7]               ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][8]               ;
; 1249.741 ; 1249.920     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][9]               ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][10]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][11]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][13]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][16]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][17]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][18]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][19]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][1]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][20]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][21]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][22]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][23]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][24]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][25]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][26]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][27]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][28]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][29]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][2]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][30]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][31]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][3]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][4]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][5]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][6]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][7]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][8]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][9]~_Duplicate_1  ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][18]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][18]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][19]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][19]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][20]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][20]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][21]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][21]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][22]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][22]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][23]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][23]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][24]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][24]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][25]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][25]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][26]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][26]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][27]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][27]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][28]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][28]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][29]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][29]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][30]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][30]~_Duplicate_1 ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][31]              ;
; 1249.743 ; 1249.922     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][31]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]               ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][10]              ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][11]              ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12]              ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][13]              ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14]              ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15]              ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][16]              ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][17]              ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][18]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][19]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][1]               ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][20]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][21]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][22]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][23]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][24]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][25]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][26]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][27]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][28]~_Duplicate_1 ;
; 1249.751 ; 1249.930     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][29]~_Duplicate_1 ;
+----------+--------------+----------------+-----------------+----------------------------------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                     ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; Slack    ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target    ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; 2496.000 ; 2500.000     ; 4.000          ; Port Rate ; spi_ce1 ; Rise       ; spi_ce[1] ;
+----------+--------------+----------------+-----------+---------+------------+-----------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 1.152 ; 2.020 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.152 ; 2.020 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 0.958 ; 1.800 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 0.878 ; 1.692 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 0.865 ; 1.684 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.017 ; 1.797 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 0.714 ; 1.484 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 0.827 ; 1.592 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 0.954 ; 1.787 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.079 ; 1.927 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 0.668 ; 1.449 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 0.997 ; 1.833 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 0.991 ; 1.837 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 0.531 ; 1.141 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 0.531 ; 1.141 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 1.793 ; 2.616 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 0.456 ; 1.256 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 0.456 ; 1.256 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.432 ; -1.196 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.715 ; -1.548 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.604 ; -1.402 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.640 ; -1.437 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.627 ; -1.400 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.748 ; -1.523 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.489 ; -1.245 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.570 ; -1.312 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.666 ; -1.472 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.788 ; -1.598 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.432 ; -1.196 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.576 ; -1.403 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.629 ; -1.428 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.210 ; -0.810 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.210 ; -0.810 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -1.499 ; -2.317 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -0.150 ; -0.929 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.150 ; -0.929 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 2.167 ; 2.796 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.167 ; 2.796 ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 6.464 ; 6.708 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 2.167 ; 2.796 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.167 ; 2.796 ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 5.945 ; 6.308 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 5.422 ; 5.505 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 2.141 ; 2.767 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.141 ; 2.767 ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 4.986 ; 5.207 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 2.141 ; 2.767 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.141 ; 2.767 ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 5.854 ; 6.214 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 4.843 ; 4.950 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 9 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 104.467 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                             ; Synchronization Node                                                                                                                   ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 104.467                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.032       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.031       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.030       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.031       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.017       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 104.469                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.032       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.031       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.030       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.033       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.017       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 104.906                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.852       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.096       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.082                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.936       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.119                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.045       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.126                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.045       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.110       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.230                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.239                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.249                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.315                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.319                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.371                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.377                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.380                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.381                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.386                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.387                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.388                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.393                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.398                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -0.725   ; 0.049 ; N/A      ; N/A     ; -2.123              ;
;  ad9866_clk                       ; 1.217    ; 0.180 ; N/A      ; N/A     ; -2.123              ;
;  ad9866_rxclk                     ; N/A      ; N/A   ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                     ; N/A      ; N/A   ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                        ; 94.407   ; 0.187 ; N/A      ; N/A     ; 49.270              ;
;  spi_ce0                          ; 2495.019 ; 0.199 ; N/A      ; N/A     ; 1249.116            ;
;  spi_ce1                          ; N/A      ; N/A   ; N/A      ; N/A     ; 2496.000            ;
;  spi_sck                          ; -0.725   ; 0.080 ; N/A      ; N/A     ; 31.103              ;
;  spi_slave:spi_slave_rx_inst|done ; 0.290    ; 0.049 ; N/A      ; N/A     ; 1249.530            ;
; Design-wide TNS                   ; -13.733  ; 0.0   ; 0.0      ; 0.0     ; -8.492              ;
;  ad9866_clk                       ; 0.000    ; 0.000 ; N/A      ; N/A     ; -4.246              ;
;  ad9866_rxclk                     ; N/A      ; N/A   ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                     ; N/A      ; N/A   ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                        ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce0                          ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                          ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                          ; -13.733  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.407 ; 2.763 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.407 ; 2.763 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.955 ; 2.284 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.801 ; 2.102 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.729 ; 2.003 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 2.090 ; 2.332 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.287 ; 1.555 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.631 ; 1.927 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.986 ; 2.319 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.405 ; 2.594 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.245 ; 1.560 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 2.008 ; 2.293 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 2.004 ; 2.273 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.189 ; 1.286 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.189 ; 1.286 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.956 ; 4.019 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.549 ; 2.518 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.549 ; 2.518 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.432 ; -0.618 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.715 ; -1.330 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.604 ; -1.056 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.640 ; -1.134 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.627 ; -0.985 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.748 ; -1.245 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.489 ; -0.628 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.570 ; -0.851 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.666 ; -1.120 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.788 ; -1.401 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.432 ; -0.618 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.576 ; -0.851 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.629 ; -0.976 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.210 ; -0.234 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.210 ; -0.234 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -1.499 ; -2.317 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -0.150 ; -0.929 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.150 ; -0.929 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.512  ; 4.514  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.512  ; 4.514  ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 14.694 ; 14.248 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.512  ; 4.514  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.512  ; 4.514  ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 10.550 ; 10.544 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 11.715 ; 11.483 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 2.141 ; 2.767 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.141 ; 2.767 ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 4.986 ; 5.207 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 2.141 ; 2.767 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.141 ; 2.767 ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 5.854 ; 6.214 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 4.843 ; 4.950 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_FIFOEmpty    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; rx_FIFOEmpty    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rx_FIFOEmpty    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
; ad9866_clk                       ; ad9866_clk                       ; 282371     ; 2          ; 0          ; 0          ;
; clk_10mhz                        ; ad9866_clk                       ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                          ; ad9866_clk                       ; false path ; false path ; 0          ; 0          ;
; spi_sck                          ; ad9866_clk                       ; 0          ; 1          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done ; ad9866_clk                       ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                  ; ad9866_clk                       ; 24         ; 0          ; 0          ; 0          ;
; ad9866_clk                       ; clk_10mhz                        ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                        ; clk_10mhz                        ; 1747       ; 0          ; 0          ; 0          ;
; spi_ce0                          ; spi_ce0                          ; 0          ; 0          ; 0          ; 330        ;
; spi_slave:spi_slave_rx_inst|done ; spi_ce0                          ; 0          ; 0          ; false path ; 0          ;
; ad9866_clk                       ; spi_sck                          ; 2          ; 0          ; 0          ; 0          ;
; spi_ce0                          ; spi_sck                          ; 95         ; 95         ; 48         ; 144        ;
; spi_sck                          ; spi_sck                          ; 1390       ; 0          ; 336        ; 47         ;
; spi_slave:spi_slave_rx_inst|done ; spi_sck                          ; 0          ; 0          ; 48         ; 0          ;
; spi_ce0                          ; spi_slave:spi_slave_rx_inst|done ; false path ; false path ; false path ; false path ;
; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 523        ; 0          ; 0          ; 0          ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
; ad9866_clk                       ; ad9866_clk                       ; 282371     ; 2          ; 0          ; 0          ;
; clk_10mhz                        ; ad9866_clk                       ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                          ; ad9866_clk                       ; false path ; false path ; 0          ; 0          ;
; spi_sck                          ; ad9866_clk                       ; 0          ; 1          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done ; ad9866_clk                       ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                  ; ad9866_clk                       ; 24         ; 0          ; 0          ; 0          ;
; ad9866_clk                       ; clk_10mhz                        ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                        ; clk_10mhz                        ; 1747       ; 0          ; 0          ; 0          ;
; spi_ce0                          ; spi_ce0                          ; 0          ; 0          ; 0          ; 330        ;
; spi_slave:spi_slave_rx_inst|done ; spi_ce0                          ; 0          ; 0          ; false path ; 0          ;
; ad9866_clk                       ; spi_sck                          ; 2          ; 0          ; 0          ; 0          ;
; spi_ce0                          ; spi_sck                          ; 95         ; 95         ; 48         ; 144        ;
; spi_sck                          ; spi_sck                          ; 1390       ; 0          ; 336        ; 47         ;
; spi_slave:spi_slave_rx_inst|done ; spi_sck                          ; 0          ; 0          ; 48         ; 0          ;
; spi_ce0                          ; spi_slave:spi_slave_rx_inst|done ; false path ; false path ; false path ; false path ;
; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 523        ; 0          ; 0          ; 0          ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                            ;
+------------+----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                         ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                       ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                        ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                          ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                          ; 95         ; 0        ; 48         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done ; false path ; 0        ; false path ; 0        ;
+------------+----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                             ;
+------------+----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                         ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                       ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                        ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                          ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                          ; 95         ; 0        ; 48         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done ; false path ; 0        ; false path ; 0        ;
+------------+----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Aug 26 19:41:39 2017
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'radioberry.sdc'
Warning (332174): Ignored filter at radioberry.sdc(11): spi_slave:spi_slave_rx2_inst|done could not be matched with a register
Warning (332049): Ignored create_clock at radioberry.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -name {spi_slave:spi_slave_rx2_inst|done} -period 0.400MHz [get_registers {spi_slave:spi_slave_rx2_inst|done}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(24): spi_slave:spi_slave_rx2_inst|done could not be matched with a clock
Warning (332174): Ignored filter at radioberry.sdc(47): rx1_FIFOEmpty could not be matched with a port
Warning (332174): Ignored filter at radioberry.sdc(47): rx2_FIFOEmpty could not be matched with a port
Warning (332174): Ignored filter at radioberry.sdc(47): txFIFOFull could not be matched with a port
Warning (332174): Ignored filter at radioberry.sdc(52): spi_slave:spi_slave_rx2_inst|treg[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(52): Argument <from> is not an object ID
    Info (332050): set_max_delay -from spi_slave:spi_slave_rx2_inst|treg[*] -to spi_miso 15
Warning (332174): Ignored filter at radioberry.sdc(55): transmitter:transmitter_inst|out_data[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(55): Argument <from> is not an object ID
    Info (332050): set_max_delay -from transmitter:transmitter_inst|out_data[*]    -to ad9866_adio[*] 40
Warning (332049): Ignored set_max_delay at radioberry.sdc(58): Argument <to> is not an object ID
    Info (332050): set_max_delay -from spi_ce[1]    -to spi_slave:spi_slave_rx2_inst|treg[*] 3
Warning (332049): Ignored set_max_delay at radioberry.sdc(60): Argument <from> is not an object ID
    Info (332050): set_max_delay -from spi_slave:spi_slave_rx2_inst|treg[*] -to spi_slave:spi_slave_rx2_inst|treg[*] 2
Warning (332049): Ignored set_max_delay at radioberry.sdc(60): Argument <to> is not an object ID
Warning (332174): Ignored filter at radioberry.sdc(63): spi_slave:spi_slave_rx2_inst|rdata[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(63): Argument <to> is not an object ID
    Info (332050): set_max_delay -from spi_mosi     -to spi_slave:spi_slave_rx2_inst|rdata[0] 8
Warning (332174): Ignored filter at radioberry.sdc(65): spi_slave:spi_slave_rx2_inst|rreg[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(65): Argument <to> is not an object ID
    Info (332050): set_max_delay -from spi_mosi     -to spi_slave:spi_slave_rx2_inst|rreg[0] 8
Warning (332174): Ignored filter at radioberry.sdc(69): rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(69): Argument <from> is not an object ID
    Info (332050): set_max_delay -from rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx_inst|treg[*] 4
Warning (332174): Ignored filter at radioberry.sdc(70): rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(70): Argument <from> is not an object ID
    Info (332050): set_max_delay -from rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx2_inst|treg[*] 4
Warning (332049): Ignored set_max_delay at radioberry.sdc(70): Argument <to> is not an object ID
Warning (332174): Ignored filter at radioberry.sdc(75): filter[*] could not be matched with a clock or keeper
Warning (332174): Ignored filter at radioberry.sdc(75): ptt_out could not be matched with a clock or keeper
Warning (332174): Ignored filter at radioberry.sdc(78): ptt_in could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at radioberry.sdc(78): Argument <from> is not an object ID
    Info (332050): set_false_path -from {ptt_in} -to *
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.725             -13.733 spi_sck 
    Info (332119):     0.290               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.217               0.000 ad9866_clk 
    Info (332119):    94.407               0.000 clk_10mhz 
    Info (332119):  2495.019               0.000 spi_ce0 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 spi_sck 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.474               0.000 ad9866_clk 
    Info (332119):     0.485               0.000 spi_ce0 
    Info (332119):     0.656               0.000 spi_slave:spi_slave_rx_inst|done 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.619               0.000 spi_sck 
    Info (332119):    49.759               0.000 clk_10mhz 
    Info (332119):  1249.530               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.729               0.000 spi_ce0 
    Info (332119):  2496.000               0.000 spi_ce1 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 9 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 98.681 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.557              -8.648 spi_sck 
    Info (332119):     0.377               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.407               0.000 ad9866_clk 
    Info (332119):    94.670               0.000 clk_10mhz 
    Info (332119):  2495.360               0.000 spi_ce0 
Info (332146): Worst-case hold slack is 0.240
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.240               0.000 spi_sck 
    Info (332119):     0.402               0.000 clk_10mhz 
    Info (332119):     0.422               0.000 ad9866_clk 
    Info (332119):     0.432               0.000 spi_ce0 
    Info (332119):     0.708               0.000 spi_slave:spi_slave_rx_inst|done 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.465               0.000 spi_sck 
    Info (332119):    49.753               0.000 clk_10mhz 
    Info (332119):  1249.573               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.623               0.000 spi_ce0 
    Info (332119):  2496.000               0.000 spi_ce1 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 9 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 99.436 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.780               0.000 spi_sck 
    Info (332119):     1.960               0.000 ad9866_clk 
    Info (332119):     2.569               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    97.562               0.000 clk_10mhz 
    Info (332119):  2497.821               0.000 spi_ce0 
Info (332146): Worst-case hold slack is 0.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.049               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.080               0.000 spi_sck 
    Info (332119):     0.180               0.000 ad9866_clk 
    Info (332119):     0.187               0.000 clk_10mhz 
    Info (332119):     0.199               0.000 spi_ce0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.106               0.000 ad9866_clk 
    Info (332119):     3.106               0.000 ad9866_rxclk 
    Info (332119):     3.106               0.000 ad9866_txclk 
    Info (332119):    31.103               0.000 spi_sck 
    Info (332119):    49.270               0.000 clk_10mhz 
    Info (332119):  1249.116               0.000 spi_ce0 
    Info (332119):  1249.741               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  2496.000               0.000 spi_ce1 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 9 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 104.467 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 654 megabytes
    Info: Processing ended: Sat Aug 26 19:41:56 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:16


