//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___AREMC_H_INC_
#define ___AREMC_H_INC_
#define EMC_FBIO_DATA_MAX       31
#define EMC_FBIO_DATA_WIDTH     32
#define EMC_FBIO_DOE_MAX        3
#define EMC_FBIO_DOE_WIDTH      4
#define MAX_EMC_TIMING_WDV      15
#define MAX_EMC_TIMING_RDV      20

// Register EMC_INTSTATUS_0  
#define EMC_INTSTATUS_0                 _MK_ADDR_CONST(0x0)
#define EMC_INTSTATUS_0_SECURE                  0x0
#define EMC_INTSTATUS_0_WORD_COUNT                      0x1
#define EMC_INTSTATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf8)
#define EMC_INTSTATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xf8)
#define EMC_INTSTATUS_0_READ_MASK                       _MK_MASK_CONST(0xf8)
#define EMC_INTSTATUS_0_WRITE_MASK                      _MK_MASK_CONST(0xf8)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_FIELD                      _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SHIFT)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_RANGE                      3:3
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_WOFFSET                    0x0
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_INIT_ENUM                  CLEAR
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_CLEAR                      _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SET                        _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_FIELD                    _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SHIFT)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_RANGE                    4:4
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_WOFFSET                  0x0
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_INIT_ENUM                        CLEAR
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_CLEAR                    _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SET                      _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_MRR_DIVLD_INT_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_FIELD                     _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_MRR_DIVLD_INT_SHIFT)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_RANGE                     5:5
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_WOFFSET                   0x0
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_INIT_ENUM                 CLEAR
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_CLEAR                     _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_SET                       _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_FIELD                  _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SHIFT)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_RANGE                  6:6
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_WOFFSET                        0x0
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_INIT_ENUM                      CLEAR
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_CLEAR                  _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SET                    _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_DLL_ALARM_INT_SHIFT                     _MK_SHIFT_CONST(7)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_FIELD                     _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_DLL_ALARM_INT_SHIFT)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_RANGE                     7:7
#define EMC_INTSTATUS_0_DLL_ALARM_INT_WOFFSET                   0x0
#define EMC_INTSTATUS_0_DLL_ALARM_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_INIT_ENUM                 CLEAR
#define EMC_INTSTATUS_0_DLL_ALARM_INT_CLEAR                     _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_SET                       _MK_ENUM_CONST(1)


// Register EMC_INTMASK_0  
#define EMC_INTMASK_0                   _MK_ADDR_CONST(0x4)
#define EMC_INTMASK_0_SECURE                    0x0
#define EMC_INTMASK_0_WORD_COUNT                        0x1
#define EMC_INTMASK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_RESET_MASK                        _MK_MASK_CONST(0xf8)
#define EMC_INTMASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf8)
#define EMC_INTMASK_0_READ_MASK                         _MK_MASK_CONST(0xf8)
#define EMC_INTMASK_0_WRITE_MASK                        _MK_MASK_CONST(0xf8)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_SHIFT                    _MK_SHIFT_CONST(3)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_FIELD                    _MK_FIELD_CONST(0x1, EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_SHIFT)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_RANGE                    3:3
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_WOFFSET                  0x0
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_INIT_ENUM                        MASKED
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_MASKED                   _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_UNMASKED                 _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_FIELD                  _MK_FIELD_CONST(0x1, EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_SHIFT)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_RANGE                  4:4
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_WOFFSET                        0x0
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_INIT_ENUM                      MASKED
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_MASKED                 _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_UNMASKED                       _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_SHIFT                   _MK_SHIFT_CONST(5)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, EMC_INTMASK_0_MRR_DIVLD_INTMASK_SHIFT)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_RANGE                   5:5
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_WOFFSET                 0x0
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_INIT_ENUM                       MASKED
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_SHIFT                        _MK_SHIFT_CONST(6)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_FIELD                        _MK_FIELD_CONST(0x1, EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_SHIFT)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_RANGE                        6:6
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_WOFFSET                      0x0
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_INIT_ENUM                    MASKED
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_MASKED                       _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_UNMASKED                     _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_DLL_ALARM_INTMASK_SHIFT                   _MK_SHIFT_CONST(7)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, EMC_INTMASK_0_DLL_ALARM_INTMASK_SHIFT)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_RANGE                   7:7
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_WOFFSET                 0x0
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_INIT_ENUM                       MASKED
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)


// Register EMC_DBG_0  
#define EMC_DBG_0                       _MK_ADDR_CONST(0x8)
#define EMC_DBG_0_SECURE                        0x0
#define EMC_DBG_0_WORD_COUNT                    0x1
#define EMC_DBG_0_RESET_VAL                     _MK_MASK_CONST(0x1000400)
#define EMC_DBG_0_RESET_MASK                    _MK_MASK_CONST(0x100360f)
#define EMC_DBG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x1000400)
#define EMC_DBG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x100360f)
#define EMC_DBG_0_READ_MASK                     _MK_MASK_CONST(0x100360f)
#define EMC_DBG_0_WRITE_MASK                    _MK_MASK_CONST(0x100360f)
#define EMC_DBG_0_READ_MUX_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_DBG_0_READ_MUX_FIELD                        _MK_FIELD_CONST(0x1, EMC_DBG_0_READ_MUX_SHIFT)
#define EMC_DBG_0_READ_MUX_RANGE                        0:0
#define EMC_DBG_0_READ_MUX_WOFFSET                      0x0
#define EMC_DBG_0_READ_MUX_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DBG_0_READ_MUX_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_DBG_0_READ_MUX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DBG_0_READ_MUX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_DBG_0_READ_MUX_INIT_ENUM                    ACTIVE
#define EMC_DBG_0_READ_MUX_ACTIVE                       _MK_ENUM_CONST(0)
#define EMC_DBG_0_READ_MUX_ASSEMBLY                     _MK_ENUM_CONST(1)

#define EMC_DBG_0_WRITE_MUX_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_DBG_0_WRITE_MUX_FIELD                       _MK_FIELD_CONST(0x1, EMC_DBG_0_WRITE_MUX_SHIFT)
#define EMC_DBG_0_WRITE_MUX_RANGE                       1:1
#define EMC_DBG_0_WRITE_MUX_WOFFSET                     0x0
#define EMC_DBG_0_WRITE_MUX_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DBG_0_WRITE_MUX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DBG_0_WRITE_MUX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DBG_0_WRITE_MUX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_WRITE_MUX_INIT_ENUM                   ASSEMBLY
#define EMC_DBG_0_WRITE_MUX_ASSEMBLY                    _MK_ENUM_CONST(0)
#define EMC_DBG_0_WRITE_MUX_ACTIVE                      _MK_ENUM_CONST(1)

#define EMC_DBG_0_FORCE_UPDATE_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_DBG_0_FORCE_UPDATE_FIELD                    _MK_FIELD_CONST(0x1, EMC_DBG_0_FORCE_UPDATE_SHIFT)
#define EMC_DBG_0_FORCE_UPDATE_RANGE                    2:2
#define EMC_DBG_0_FORCE_UPDATE_WOFFSET                  0x0
#define EMC_DBG_0_FORCE_UPDATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DBG_0_FORCE_UPDATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_FORCE_UPDATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DBG_0_FORCE_UPDATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DBG_0_FORCE_UPDATE_INIT_ENUM                        DISABLED
#define EMC_DBG_0_FORCE_UPDATE_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_DBG_0_FORCE_UPDATE_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_DBG_0_FORCE_IDLE_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_DBG_0_FORCE_IDLE_FIELD                      _MK_FIELD_CONST(0x1, EMC_DBG_0_FORCE_IDLE_SHIFT)
#define EMC_DBG_0_FORCE_IDLE_RANGE                      3:3
#define EMC_DBG_0_FORCE_IDLE_WOFFSET                    0x0
#define EMC_DBG_0_FORCE_IDLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DBG_0_FORCE_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_DBG_0_FORCE_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DBG_0_FORCE_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_DBG_0_FORCE_IDLE_INIT_ENUM                  DISABLED
#define EMC_DBG_0_FORCE_IDLE_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_DBG_0_FORCE_IDLE_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_DBG_0_READ_DQM_CTRL_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_DBG_0_READ_DQM_CTRL_FIELD                   _MK_FIELD_CONST(0x1, EMC_DBG_0_READ_DQM_CTRL_SHIFT)
#define EMC_DBG_0_READ_DQM_CTRL_RANGE                   9:9
#define EMC_DBG_0_READ_DQM_CTRL_WOFFSET                 0x0
#define EMC_DBG_0_READ_DQM_CTRL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DBG_0_READ_DQM_CTRL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_DBG_0_READ_DQM_CTRL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DBG_0_READ_DQM_CTRL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_DBG_0_READ_DQM_CTRL_INIT_ENUM                       MANAGED
#define EMC_DBG_0_READ_DQM_CTRL_MANAGED                 _MK_ENUM_CONST(0)
#define EMC_DBG_0_READ_DQM_CTRL_ALWAYS_ON                       _MK_ENUM_CONST(1)

#define EMC_DBG_0_AP_REQ_BUSY_CTRL_SHIFT                        _MK_SHIFT_CONST(10)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_FIELD                        _MK_FIELD_CONST(0x1, EMC_DBG_0_AP_REQ_BUSY_CTRL_SHIFT)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_RANGE                        10:10
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_WOFFSET                      0x0
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_INIT_ENUM                    ENABLED
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_DBG_0_SUPPRESS_READ_CMD_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_DBG_0_SUPPRESS_READ_CMD_FIELD                       _MK_FIELD_CONST(0x1, EMC_DBG_0_SUPPRESS_READ_CMD_SHIFT)
#define EMC_DBG_0_SUPPRESS_READ_CMD_RANGE                       12:12
#define EMC_DBG_0_SUPPRESS_READ_CMD_WOFFSET                     0x0
#define EMC_DBG_0_SUPPRESS_READ_CMD_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DBG_0_SUPPRESS_READ_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DBG_0_SUPPRESS_READ_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DBG_0_SUPPRESS_READ_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_SUPPRESS_READ_CMD_INIT_ENUM                   DISABLED
#define EMC_DBG_0_SUPPRESS_READ_CMD_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_DBG_0_SUPPRESS_READ_CMD_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_DBG_0_SUPPRESS_WRITE_CMD_SHIFT                      _MK_SHIFT_CONST(13)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_FIELD                      _MK_FIELD_CONST(0x1, EMC_DBG_0_SUPPRESS_WRITE_CMD_SHIFT)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_RANGE                      13:13
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_WOFFSET                    0x0
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_INIT_ENUM                  DISABLED
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_DBG_0_CFG_PRIORITY_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_DBG_0_CFG_PRIORITY_FIELD                    _MK_FIELD_CONST(0x1, EMC_DBG_0_CFG_PRIORITY_SHIFT)
#define EMC_DBG_0_CFG_PRIORITY_RANGE                    24:24
#define EMC_DBG_0_CFG_PRIORITY_WOFFSET                  0x0
#define EMC_DBG_0_CFG_PRIORITY_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_DBG_0_CFG_PRIORITY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_CFG_PRIORITY_SW_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_DBG_0_CFG_PRIORITY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DBG_0_CFG_PRIORITY_INIT_ENUM                        ENABLED
#define EMC_DBG_0_CFG_PRIORITY_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_DBG_0_CFG_PRIORITY_ENABLED                  _MK_ENUM_CONST(1)


// Register EMC_CFG_0  
#define EMC_CFG_0                       _MK_ADDR_CONST(0xc)
#define EMC_CFG_0_SECURE                        0x0
#define EMC_CFG_0_WORD_COUNT                    0x1
#define EMC_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x3c00000)
#define EMC_CFG_0_RESET_MASK                    _MK_MASK_CONST(0xf3e00000)
#define EMC_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x3c00000)
#define EMC_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf3e00000)
#define EMC_CFG_0_READ_MASK                     _MK_MASK_CONST(0xf3e00000)
#define EMC_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0xf3e00000)
#define EMC_CFG_0_PERIODIC_QRST_SHIFT                   _MK_SHIFT_CONST(21)
#define EMC_CFG_0_PERIODIC_QRST_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_0_PERIODIC_QRST_SHIFT)
#define EMC_CFG_0_PERIODIC_QRST_RANGE                   21:21
#define EMC_CFG_0_PERIODIC_QRST_WOFFSET                 0x0
#define EMC_CFG_0_PERIODIC_QRST_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_0_PERIODIC_QRST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_0_PERIODIC_QRST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_0_PERIODIC_QRST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_0_PERIODIC_QRST_INIT_ENUM                       DISABLED
#define EMC_CFG_0_PERIODIC_QRST_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_CFG_0_PERIODIC_QRST_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_CFG_0_MAN_PRE_RD_SHIFT                      _MK_SHIFT_CONST(22)
#define EMC_CFG_0_MAN_PRE_RD_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_0_MAN_PRE_RD_SHIFT)
#define EMC_CFG_0_MAN_PRE_RD_RANGE                      22:22
#define EMC_CFG_0_MAN_PRE_RD_WOFFSET                    0x0
#define EMC_CFG_0_MAN_PRE_RD_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_RD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_RD_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_RD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_RD_INIT_ENUM                  ENABLED
#define EMC_CFG_0_MAN_PRE_RD_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CFG_0_MAN_PRE_RD_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CFG_0_MAN_PRE_WR_SHIFT                      _MK_SHIFT_CONST(23)
#define EMC_CFG_0_MAN_PRE_WR_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_0_MAN_PRE_WR_SHIFT)
#define EMC_CFG_0_MAN_PRE_WR_RANGE                      23:23
#define EMC_CFG_0_MAN_PRE_WR_WOFFSET                    0x0
#define EMC_CFG_0_MAN_PRE_WR_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_WR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_WR_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_WR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_WR_INIT_ENUM                  ENABLED
#define EMC_CFG_0_MAN_PRE_WR_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CFG_0_MAN_PRE_WR_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CFG_0_AUTO_PRE_RD_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CFG_0_AUTO_PRE_RD_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_0_AUTO_PRE_RD_SHIFT)
#define EMC_CFG_0_AUTO_PRE_RD_RANGE                     24:24
#define EMC_CFG_0_AUTO_PRE_RD_WOFFSET                   0x0
#define EMC_CFG_0_AUTO_PRE_RD_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_RD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_RD_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_RD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_RD_INIT_ENUM                 ENABLED
#define EMC_CFG_0_AUTO_PRE_RD_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_CFG_0_AUTO_PRE_RD_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_CFG_0_AUTO_PRE_WR_SHIFT                     _MK_SHIFT_CONST(25)
#define EMC_CFG_0_AUTO_PRE_WR_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_0_AUTO_PRE_WR_SHIFT)
#define EMC_CFG_0_AUTO_PRE_WR_RANGE                     25:25
#define EMC_CFG_0_AUTO_PRE_WR_WOFFSET                   0x0
#define EMC_CFG_0_AUTO_PRE_WR_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_WR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_WR_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_WR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_WR_INIT_ENUM                 ENABLED
#define EMC_CFG_0_AUTO_PRE_WR_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_CFG_0_AUTO_PRE_WR_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_CFG_0_DYN_SELF_REF_SHIFT                    _MK_SHIFT_CONST(28)
#define EMC_CFG_0_DYN_SELF_REF_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_0_DYN_SELF_REF_SHIFT)
#define EMC_CFG_0_DYN_SELF_REF_RANGE                    28:28
#define EMC_CFG_0_DYN_SELF_REF_WOFFSET                  0x0
#define EMC_CFG_0_DYN_SELF_REF_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DYN_SELF_REF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DYN_SELF_REF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DYN_SELF_REF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DYN_SELF_REF_INIT_ENUM                        DISABLED
#define EMC_CFG_0_DYN_SELF_REF_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_CFG_0_DYN_SELF_REF_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_CFG_0_DRAM_ACPD_SHIFT                       _MK_SHIFT_CONST(29)
#define EMC_CFG_0_DRAM_ACPD_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_0_DRAM_ACPD_SHIFT)
#define EMC_CFG_0_DRAM_ACPD_RANGE                       29:29
#define EMC_CFG_0_DRAM_ACPD_WOFFSET                     0x0
#define EMC_CFG_0_DRAM_ACPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_ACPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DRAM_ACPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_ACPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DRAM_ACPD_INIT_ENUM                   NO_POWERDOWN
#define EMC_CFG_0_DRAM_ACPD_NO_POWERDOWN                        _MK_ENUM_CONST(0)
#define EMC_CFG_0_DRAM_ACPD_ACTIVE_POWERDOWN                    _MK_ENUM_CONST(1)

#define EMC_CFG_0_DRAM_CLKSTOP_SR_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_FIELD                 _MK_FIELD_CONST(0x1, EMC_CFG_0_DRAM_CLKSTOP_SR_SHIFT)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_RANGE                 30:30
#define EMC_CFG_0_DRAM_CLKSTOP_SR_WOFFSET                       0x0
#define EMC_CFG_0_DRAM_CLKSTOP_SR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_INIT_ENUM                     DISABLED
#define EMC_CFG_0_DRAM_CLKSTOP_SR_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_CFG_0_DRAM_CLKSTOP_PD_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_FIELD                 _MK_FIELD_CONST(0x1, EMC_CFG_0_DRAM_CLKSTOP_PD_SHIFT)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_RANGE                 31:31
#define EMC_CFG_0_DRAM_CLKSTOP_PD_WOFFSET                       0x0
#define EMC_CFG_0_DRAM_CLKSTOP_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_INIT_ENUM                     DISABLED
#define EMC_CFG_0_DRAM_CLKSTOP_PD_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_ENABLED                       _MK_ENUM_CONST(1)


// Register EMC_ADR_CFG_0  
#define EMC_ADR_CFG_0                   _MK_ADDR_CONST(0x10)
#define EMC_ADR_CFG_0_SECURE                    0x0
#define EMC_ADR_CFG_0_WORD_COUNT                        0x1
#define EMC_ADR_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x81)
#define EMC_ADR_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x81)
#define EMC_ADR_CFG_0_READ_MASK                         _MK_MASK_CONST(0x81)
#define EMC_ADR_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x81)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_FIELD                 _MK_FIELD_CONST(0x1, EMC_ADR_CFG_0_EMEM_NUMDEV_SHIFT)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_RANGE                 0:0
#define EMC_ADR_CFG_0_EMEM_NUMDEV_WOFFSET                       0x0
#define EMC_ADR_CFG_0_EMEM_NUMDEV_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_INIT_ENUM                     N1
#define EMC_ADR_CFG_0_EMEM_NUMDEV_N1                    _MK_ENUM_CONST(0)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_N2                    _MK_ENUM_CONST(1)

#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_SHIFT                 _MK_SHIFT_CONST(7)
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_FIELD                 _MK_FIELD_CONST(0x1, EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_SHIFT)
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_RANGE                 7:7
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_WOFFSET                       0x0
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_INIT_ENUM                     DISABLED
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_ADR_CFG_0_EMEM_ROW_MSB_ON_CS1_ENABLED                       _MK_ENUM_CONST(1)


// Reserved address 20 [0x14] 

// Reserved address 24 [0x18] 

// Reserved address 28 [0x1c] 

// Register EMC_REFCTRL_0  
#define EMC_REFCTRL_0                   _MK_ADDR_CONST(0x20)
#define EMC_REFCTRL_0_SECURE                    0x0
#define EMC_REFCTRL_0_WORD_COUNT                        0x1
#define EMC_REFCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_RESET_MASK                        _MK_MASK_CONST(0x80000003)
#define EMC_REFCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x80000003)
#define EMC_REFCTRL_0_READ_MASK                         _MK_MASK_CONST(0x80000003)
#define EMC_REFCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x80000003)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_FIELD                      _MK_FIELD_CONST(0x3, EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_SHIFT)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_RANGE                      1:0
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_WOFFSET                    0x0
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_REFCTRL_0_REF_VALID_SHIFT                   _MK_SHIFT_CONST(31)
#define EMC_REFCTRL_0_REF_VALID_FIELD                   _MK_FIELD_CONST(0x1, EMC_REFCTRL_0_REF_VALID_SHIFT)
#define EMC_REFCTRL_0_REF_VALID_RANGE                   31:31
#define EMC_REFCTRL_0_REF_VALID_WOFFSET                 0x0
#define EMC_REFCTRL_0_REF_VALID_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_REF_VALID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_REFCTRL_0_REF_VALID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_REF_VALID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_REFCTRL_0_REF_VALID_INIT_ENUM                       DISABLED
#define EMC_REFCTRL_0_REF_VALID_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_REFCTRL_0_REF_VALID_ENABLED                 _MK_ENUM_CONST(1)


// Register EMC_PIN_0  
#define EMC_PIN_0                       _MK_ADDR_CONST(0x24)
#define EMC_PIN_0_SECURE                        0x0
#define EMC_PIN_0_WORD_COUNT                    0x1
#define EMC_PIN_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define EMC_PIN_0_RESET_MASK                    _MK_MASK_CONST(0x111)
#define EMC_PIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x100)
#define EMC_PIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x111)
#define EMC_PIN_0_READ_MASK                     _MK_MASK_CONST(0x111)
#define EMC_PIN_0_WRITE_MASK                    _MK_MASK_CONST(0x111)
#define EMC_PIN_0_PIN_CKE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PIN_0_PIN_CKE_FIELD                 _MK_FIELD_CONST(0x1, EMC_PIN_0_PIN_CKE_SHIFT)
#define EMC_PIN_0_PIN_CKE_RANGE                 0:0
#define EMC_PIN_0_PIN_CKE_WOFFSET                       0x0
#define EMC_PIN_0_PIN_CKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_CKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_CKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_CKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_CKE_INIT_ENUM                     POWERDOWN
#define EMC_PIN_0_PIN_CKE_POWERDOWN                     _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_CKE_NORMAL                        _MK_ENUM_CONST(1)

#define EMC_PIN_0_PIN_DQM_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_PIN_0_PIN_DQM_FIELD                 _MK_FIELD_CONST(0x1, EMC_PIN_0_PIN_DQM_SHIFT)
#define EMC_PIN_0_PIN_DQM_RANGE                 4:4
#define EMC_PIN_0_PIN_DQM_WOFFSET                       0x0
#define EMC_PIN_0_PIN_DQM_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_DQM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_DQM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_DQM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_DQM_INIT_ENUM                     NORMAL
#define EMC_PIN_0_PIN_DQM_NORMAL                        _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_DQM_INACTIVE                      _MK_ENUM_CONST(1)

#define EMC_PIN_0_PIN_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PIN_0_PIN_RESET_FIELD                       _MK_FIELD_CONST(0x1, EMC_PIN_0_PIN_RESET_SHIFT)
#define EMC_PIN_0_PIN_RESET_RANGE                       8:8
#define EMC_PIN_0_PIN_RESET_WOFFSET                     0x0
#define EMC_PIN_0_PIN_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_RESET_INIT_ENUM                   INACTIVE
#define EMC_PIN_0_PIN_RESET_ACTIVE                      _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_RESET_INACTIVE                    _MK_ENUM_CONST(1)


// Register EMC_TIMING_CONTROL_0  
#define EMC_TIMING_CONTROL_0                    _MK_ADDR_CONST(0x28)
#define EMC_TIMING_CONTROL_0_SECURE                     0x0
#define EMC_TIMING_CONTROL_0_WORD_COUNT                         0x1
#define EMC_TIMING_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define EMC_TIMING_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_FIELD                        _MK_FIELD_CONST(0x1, EMC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_RANGE                        0:0
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_WOFFSET                      0x0
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_RC_0  
#define EMC_RC_0                        _MK_ADDR_CONST(0x2c)
#define EMC_RC_0_SECURE                         0x0
#define EMC_RC_0_WORD_COUNT                     0x1
#define EMC_RC_0_RESET_VAL                      _MK_MASK_CONST(0x7f)
#define EMC_RC_0_RESET_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_RC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x7f)
#define EMC_RC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_RC_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_RC_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_RC_0_RC_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_RC_0_RC_FIELD                       _MK_FIELD_CONST(0x7f, EMC_RC_0_RC_SHIFT)
#define EMC_RC_0_RC_RANGE                       6:0
#define EMC_RC_0_RC_WOFFSET                     0x0
#define EMC_RC_0_RC_DEFAULT                     _MK_MASK_CONST(0x7f)
#define EMC_RC_0_RC_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_RC_0_RC_SW_DEFAULT                  _MK_MASK_CONST(0x7f)
#define EMC_RC_0_RC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)


// Register EMC_RFC_0  
#define EMC_RFC_0                       _MK_ADDR_CONST(0x30)
#define EMC_RFC_0_SECURE                        0x0
#define EMC_RFC_0_WORD_COUNT                    0x1
#define EMC_RFC_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define EMC_RFC_0_RESET_MASK                    _MK_MASK_CONST(0x1ff)
#define EMC_RFC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x3f)
#define EMC_RFC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define EMC_RFC_0_READ_MASK                     _MK_MASK_CONST(0x1ff)
#define EMC_RFC_0_WRITE_MASK                    _MK_MASK_CONST(0x1ff)
#define EMC_RFC_0_RFC_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RFC_0_RFC_FIELD                     _MK_FIELD_CONST(0x1ff, EMC_RFC_0_RFC_SHIFT)
#define EMC_RFC_0_RFC_RANGE                     8:0
#define EMC_RFC_0_RFC_WOFFSET                   0x0
#define EMC_RFC_0_RFC_DEFAULT                   _MK_MASK_CONST(0x3f)
#define EMC_RFC_0_RFC_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define EMC_RFC_0_RFC_SW_DEFAULT                        _MK_MASK_CONST(0x3f)
#define EMC_RFC_0_RFC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)


// Register EMC_RAS_0  
#define EMC_RAS_0                       _MK_ADDR_CONST(0x34)
#define EMC_RAS_0_SECURE                        0x0
#define EMC_RAS_0_WORD_COUNT                    0x1
#define EMC_RAS_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define EMC_RAS_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_RAS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x3f)
#define EMC_RAS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_RAS_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_RAS_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_RAS_0_RAS_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RAS_0_RAS_FIELD                     _MK_FIELD_CONST(0x3f, EMC_RAS_0_RAS_SHIFT)
#define EMC_RAS_0_RAS_RANGE                     5:0
#define EMC_RAS_0_RAS_WOFFSET                   0x0
#define EMC_RAS_0_RAS_DEFAULT                   _MK_MASK_CONST(0x3f)
#define EMC_RAS_0_RAS_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_RAS_0_RAS_SW_DEFAULT                        _MK_MASK_CONST(0x3f)
#define EMC_RAS_0_RAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)


// Register EMC_RP_0  
#define EMC_RP_0                        _MK_ADDR_CONST(0x38)
#define EMC_RP_0_SECURE                         0x0
#define EMC_RP_0_WORD_COUNT                     0x1
#define EMC_RP_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define EMC_RP_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_RP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define EMC_RP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_RP_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_RP_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_RP_0_RP_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_RP_0_RP_FIELD                       _MK_FIELD_CONST(0x3f, EMC_RP_0_RP_SHIFT)
#define EMC_RP_0_RP_RANGE                       5:0
#define EMC_RP_0_RP_WOFFSET                     0x0
#define EMC_RP_0_RP_DEFAULT                     _MK_MASK_CONST(0x3f)
#define EMC_RP_0_RP_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_RP_0_RP_SW_DEFAULT                  _MK_MASK_CONST(0x3f)
#define EMC_RP_0_RP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)


// Register EMC_R2W_0  
#define EMC_R2W_0                       _MK_ADDR_CONST(0x3c)
#define EMC_R2W_0_SECURE                        0x0
#define EMC_R2W_0_WORD_COUNT                    0x1
#define EMC_R2W_0_RESET_VAL                     _MK_MASK_CONST(0x1f)
#define EMC_R2W_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_R2W_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x1f)
#define EMC_R2W_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_R2W_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_R2W_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_R2W_0_R2W_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_R2W_0_R2W_FIELD                     _MK_FIELD_CONST(0x1f, EMC_R2W_0_R2W_SHIFT)
#define EMC_R2W_0_R2W_RANGE                     4:0
#define EMC_R2W_0_R2W_WOFFSET                   0x0
#define EMC_R2W_0_R2W_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_R2W_0_R2W_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_R2W_0_R2W_SW_DEFAULT                        _MK_MASK_CONST(0x1f)
#define EMC_R2W_0_R2W_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)


// Register EMC_W2R_0  
#define EMC_W2R_0                       _MK_ADDR_CONST(0x40)
#define EMC_W2R_0_SECURE                        0x0
#define EMC_W2R_0_WORD_COUNT                    0x1
#define EMC_W2R_0_RESET_VAL                     _MK_MASK_CONST(0x1f)
#define EMC_W2R_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_W2R_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x1f)
#define EMC_W2R_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_W2R_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_W2R_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_W2R_0_W2R_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_W2R_0_W2R_FIELD                     _MK_FIELD_CONST(0x1f, EMC_W2R_0_W2R_SHIFT)
#define EMC_W2R_0_W2R_RANGE                     4:0
#define EMC_W2R_0_W2R_WOFFSET                   0x0
#define EMC_W2R_0_W2R_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_W2R_0_W2R_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_W2R_0_W2R_SW_DEFAULT                        _MK_MASK_CONST(0x1f)
#define EMC_W2R_0_W2R_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)


// Register EMC_R2P_0  
#define EMC_R2P_0                       _MK_ADDR_CONST(0x44)
#define EMC_R2P_0_SECURE                        0x0
#define EMC_R2P_0_WORD_COUNT                    0x1
#define EMC_R2P_0_RESET_VAL                     _MK_MASK_CONST(0x1f)
#define EMC_R2P_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_R2P_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x1f)
#define EMC_R2P_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_R2P_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_R2P_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_R2P_0_R2P_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_R2P_0_R2P_FIELD                     _MK_FIELD_CONST(0x1f, EMC_R2P_0_R2P_SHIFT)
#define EMC_R2P_0_R2P_RANGE                     4:0
#define EMC_R2P_0_R2P_WOFFSET                   0x0
#define EMC_R2P_0_R2P_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_R2P_0_R2P_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_R2P_0_R2P_SW_DEFAULT                        _MK_MASK_CONST(0x1f)
#define EMC_R2P_0_R2P_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)


// Register EMC_W2P_0  
#define EMC_W2P_0                       _MK_ADDR_CONST(0x48)
#define EMC_W2P_0_SECURE                        0x0
#define EMC_W2P_0_WORD_COUNT                    0x1
#define EMC_W2P_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define EMC_W2P_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_W2P_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x3f)
#define EMC_W2P_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_W2P_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_W2P_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_W2P_0_W2P_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_W2P_0_W2P_FIELD                     _MK_FIELD_CONST(0x3f, EMC_W2P_0_W2P_SHIFT)
#define EMC_W2P_0_W2P_RANGE                     5:0
#define EMC_W2P_0_W2P_WOFFSET                   0x0
#define EMC_W2P_0_W2P_DEFAULT                   _MK_MASK_CONST(0x3f)
#define EMC_W2P_0_W2P_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_W2P_0_W2P_SW_DEFAULT                        _MK_MASK_CONST(0x3f)
#define EMC_W2P_0_W2P_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)


// Register EMC_RD_RCD_0  
#define EMC_RD_RCD_0                    _MK_ADDR_CONST(0x4c)
#define EMC_RD_RCD_0_SECURE                     0x0
#define EMC_RD_RCD_0_WORD_COUNT                         0x1
#define EMC_RD_RCD_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define EMC_RD_RCD_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_RD_RCD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x1f)
#define EMC_RD_RCD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_RD_RCD_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_RD_RCD_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_RD_RCD_0_RD_RCD_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_RD_RCD_0_RD_RCD_FIELD                       _MK_FIELD_CONST(0x3f, EMC_RD_RCD_0_RD_RCD_SHIFT)
#define EMC_RD_RCD_0_RD_RCD_RANGE                       5:0
#define EMC_RD_RCD_0_RD_RCD_WOFFSET                     0x0
#define EMC_RD_RCD_0_RD_RCD_DEFAULT                     _MK_MASK_CONST(0x1f)
#define EMC_RD_RCD_0_RD_RCD_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_RD_RCD_0_RD_RCD_SW_DEFAULT                  _MK_MASK_CONST(0x1f)
#define EMC_RD_RCD_0_RD_RCD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)


// Register EMC_WR_RCD_0  
#define EMC_WR_RCD_0                    _MK_ADDR_CONST(0x50)
#define EMC_WR_RCD_0_SECURE                     0x0
#define EMC_WR_RCD_0_WORD_COUNT                         0x1
#define EMC_WR_RCD_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define EMC_WR_RCD_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_WR_RCD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x1f)
#define EMC_WR_RCD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_WR_RCD_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_WR_RCD_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_WR_RCD_0_WR_RCD_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_WR_RCD_0_WR_RCD_FIELD                       _MK_FIELD_CONST(0x3f, EMC_WR_RCD_0_WR_RCD_SHIFT)
#define EMC_WR_RCD_0_WR_RCD_RANGE                       5:0
#define EMC_WR_RCD_0_WR_RCD_WOFFSET                     0x0
#define EMC_WR_RCD_0_WR_RCD_DEFAULT                     _MK_MASK_CONST(0x1f)
#define EMC_WR_RCD_0_WR_RCD_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_WR_RCD_0_WR_RCD_SW_DEFAULT                  _MK_MASK_CONST(0x1f)
#define EMC_WR_RCD_0_WR_RCD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)


// Register EMC_RRD_0  
#define EMC_RRD_0                       _MK_ADDR_CONST(0x54)
#define EMC_RRD_0_SECURE                        0x0
#define EMC_RRD_0_WORD_COUNT                    0x1
#define EMC_RRD_0_RESET_VAL                     _MK_MASK_CONST(0xf)
#define EMC_RRD_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define EMC_RRD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xf)
#define EMC_RRD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_RRD_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define EMC_RRD_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define EMC_RRD_0_RRD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RRD_0_RRD_FIELD                     _MK_FIELD_CONST(0xf, EMC_RRD_0_RRD_SHIFT)
#define EMC_RRD_0_RRD_RANGE                     3:0
#define EMC_RRD_0_RRD_WOFFSET                   0x0
#define EMC_RRD_0_RRD_DEFAULT                   _MK_MASK_CONST(0xf)
#define EMC_RRD_0_RRD_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_RRD_0_RRD_SW_DEFAULT                        _MK_MASK_CONST(0xf)
#define EMC_RRD_0_RRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf)


// Register EMC_REXT_0  
#define EMC_REXT_0                      _MK_ADDR_CONST(0x58)
#define EMC_REXT_0_SECURE                       0x0
#define EMC_REXT_0_WORD_COUNT                   0x1
#define EMC_REXT_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define EMC_REXT_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define EMC_REXT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x1)
#define EMC_REXT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_REXT_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define EMC_REXT_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define EMC_REXT_0_REXT_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_REXT_0_REXT_FIELD                   _MK_FIELD_CONST(0xf, EMC_REXT_0_REXT_SHIFT)
#define EMC_REXT_0_REXT_RANGE                   3:0
#define EMC_REXT_0_REXT_WOFFSET                 0x0
#define EMC_REXT_0_REXT_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_REXT_0_REXT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_REXT_0_REXT_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_REXT_0_REXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)


// Register EMC_WDV_0  
#define EMC_WDV_0                       _MK_ADDR_CONST(0x5c)
#define EMC_WDV_0_SECURE                        0x0
#define EMC_WDV_0_WORD_COUNT                    0x1
#define EMC_WDV_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_WDV_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define EMC_WDV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_WDV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_WDV_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define EMC_WDV_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define EMC_WDV_0_WDV_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_WDV_0_WDV_FIELD                     _MK_FIELD_CONST(0xf, EMC_WDV_0_WDV_SHIFT)
#define EMC_WDV_0_WDV_RANGE                     3:0
#define EMC_WDV_0_WDV_WOFFSET                   0x0
#define EMC_WDV_0_WDV_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_WDV_0_WDV_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_WDV_0_WDV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_WDV_0_WDV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_WDV_0_WDV_MAX                       _MK_ENUM_CONST(15)


// Register EMC_QUSE_0  
#define EMC_QUSE_0                      _MK_ADDR_CONST(0x60)
#define EMC_QUSE_0_SECURE                       0x0
#define EMC_QUSE_0_WORD_COUNT                   0x1
#define EMC_QUSE_0_RESET_VAL                    _MK_MASK_CONST(0x2)
#define EMC_QUSE_0_RESET_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_QUSE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x2)
#define EMC_QUSE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_QUSE_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_QUSE_0_QUSE_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_QUSE_0_QUSE_FIELD                   _MK_FIELD_CONST(0x1f, EMC_QUSE_0_QUSE_SHIFT)
#define EMC_QUSE_0_QUSE_RANGE                   4:0
#define EMC_QUSE_0_QUSE_WOFFSET                 0x0
#define EMC_QUSE_0_QUSE_DEFAULT                 _MK_MASK_CONST(0x2)
#define EMC_QUSE_0_QUSE_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_QUSE_0_QUSE_SW_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_QUSE_0_QUSE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)


// Register EMC_QRST_0  
#define EMC_QRST_0                      _MK_ADDR_CONST(0x64)
#define EMC_QRST_0_SECURE                       0x0
#define EMC_QRST_0_WORD_COUNT                   0x1
#define EMC_QRST_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define EMC_QRST_0_RESET_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_QRST_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x1)
#define EMC_QRST_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QRST_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_QRST_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_QRST_0_QRST_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_QRST_0_QRST_FIELD                   _MK_FIELD_CONST(0x1f, EMC_QRST_0_QRST_SHIFT)
#define EMC_QRST_0_QRST_RANGE                   4:0
#define EMC_QRST_0_QRST_WOFFSET                 0x0
#define EMC_QRST_0_QRST_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_QRST_0_QRST_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_QRST_0_QRST_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_QRST_0_QRST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)


// Register EMC_QSAFE_0  
#define EMC_QSAFE_0                     _MK_ADDR_CONST(0x68)
#define EMC_QSAFE_0_SECURE                      0x0
#define EMC_QSAFE_0_WORD_COUNT                  0x1
#define EMC_QSAFE_0_RESET_VAL                   _MK_MASK_CONST(0x7)
#define EMC_QSAFE_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define EMC_QSAFE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x7)
#define EMC_QSAFE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_QSAFE_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define EMC_QSAFE_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define EMC_QSAFE_0_QSAFE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_QSAFE_0_QSAFE_FIELD                 _MK_FIELD_CONST(0xf, EMC_QSAFE_0_QSAFE_SHIFT)
#define EMC_QSAFE_0_QSAFE_RANGE                 3:0
#define EMC_QSAFE_0_QSAFE_WOFFSET                       0x0
#define EMC_QSAFE_0_QSAFE_DEFAULT                       _MK_MASK_CONST(0x7)
#define EMC_QSAFE_0_QSAFE_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_QSAFE_0_QSAFE_SW_DEFAULT                    _MK_MASK_CONST(0x7)
#define EMC_QSAFE_0_QSAFE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf)


// Register EMC_RDV_0  
#define EMC_RDV_0                       _MK_ADDR_CONST(0x6c)
#define EMC_RDV_0_SECURE                        0x0
#define EMC_RDV_0_WORD_COUNT                    0x1
#define EMC_RDV_0_RESET_VAL                     _MK_MASK_CONST(0x8)
#define EMC_RDV_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_RDV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x8)
#define EMC_RDV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_RDV_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_RDV_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_RDV_0_RDV_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RDV_0_RDV_FIELD                     _MK_FIELD_CONST(0x1f, EMC_RDV_0_RDV_SHIFT)
#define EMC_RDV_0_RDV_RANGE                     4:0
#define EMC_RDV_0_RDV_WOFFSET                   0x0
#define EMC_RDV_0_RDV_DEFAULT                   _MK_MASK_CONST(0x8)
#define EMC_RDV_0_RDV_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_RDV_0_RDV_SW_DEFAULT                        _MK_MASK_CONST(0x8)
#define EMC_RDV_0_RDV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_RDV_0_RDV_MAX                       _MK_ENUM_CONST(20)


// Register EMC_REFRESH_0  
#define EMC_REFRESH_0                   _MK_ADDR_CONST(0x70)
#define EMC_REFRESH_0_SECURE                    0x0
#define EMC_REFRESH_0_WORD_COUNT                        0x1
#define EMC_REFRESH_0_RESET_VAL                         _MK_MASK_CONST(0x1f)
#define EMC_REFRESH_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define EMC_REFRESH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x1f)
#define EMC_REFRESH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define EMC_REFRESH_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define EMC_REFRESH_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define EMC_REFRESH_0_REFRESH_LO_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_REFRESH_0_REFRESH_LO_FIELD                  _MK_FIELD_CONST(0x3f, EMC_REFRESH_0_REFRESH_LO_SHIFT)
#define EMC_REFRESH_0_REFRESH_LO_RANGE                  5:0
#define EMC_REFRESH_0_REFRESH_LO_WOFFSET                        0x0
#define EMC_REFRESH_0_REFRESH_LO_DEFAULT                        _MK_MASK_CONST(0x1f)
#define EMC_REFRESH_0_REFRESH_LO_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_REFRESH_0_REFRESH_LO_SW_DEFAULT                     _MK_MASK_CONST(0x1f)
#define EMC_REFRESH_0_REFRESH_LO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)

#define EMC_REFRESH_0_REFRESH_SHIFT                     _MK_SHIFT_CONST(6)
#define EMC_REFRESH_0_REFRESH_FIELD                     _MK_FIELD_CONST(0x3ff, EMC_REFRESH_0_REFRESH_SHIFT)
#define EMC_REFRESH_0_REFRESH_RANGE                     15:6
#define EMC_REFRESH_0_REFRESH_WOFFSET                   0x0
#define EMC_REFRESH_0_REFRESH_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_REFRESH_0_REFRESH_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define EMC_REFRESH_0_REFRESH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_REFRESH_0_REFRESH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)


// Register EMC_BURST_REFRESH_NUM_0  
#define EMC_BURST_REFRESH_NUM_0                 _MK_ADDR_CONST(0x74)
#define EMC_BURST_REFRESH_NUM_0_SECURE                  0x0
#define EMC_BURST_REFRESH_NUM_0_WORD_COUNT                      0x1
#define EMC_BURST_REFRESH_NUM_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_FIELD                 _MK_FIELD_CONST(0xf, EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_SHIFT)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_RANGE                 3:0
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_WOFFSET                       0x0
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_INIT_ENUM                     BR1
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR1                   _MK_ENUM_CONST(0)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR2                   _MK_ENUM_CONST(1)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR4                   _MK_ENUM_CONST(2)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR8                   _MK_ENUM_CONST(3)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR16                  _MK_ENUM_CONST(4)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR32                  _MK_ENUM_CONST(5)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR64                  _MK_ENUM_CONST(6)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR128                 _MK_ENUM_CONST(7)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR256                 _MK_ENUM_CONST(8)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR512                 _MK_ENUM_CONST(9)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_MAX                   _MK_ENUM_CONST(9)


// Register EMC_PDEX2WR_0  
#define EMC_PDEX2WR_0                   _MK_ADDR_CONST(0x78)
#define EMC_PDEX2WR_0_SECURE                    0x0
#define EMC_PDEX2WR_0_WORD_COUNT                        0x1
#define EMC_PDEX2WR_0_RESET_VAL                         _MK_MASK_CONST(0x3e)
#define EMC_PDEX2WR_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_PDEX2WR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x3e)
#define EMC_PDEX2WR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_PDEX2WR_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_PDEX2WR_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_PDEX2WR_0_PDEX2WR_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PDEX2WR_0_PDEX2WR_FIELD                     _MK_FIELD_CONST(0x3f, EMC_PDEX2WR_0_PDEX2WR_SHIFT)
#define EMC_PDEX2WR_0_PDEX2WR_RANGE                     5:0
#define EMC_PDEX2WR_0_PDEX2WR_WOFFSET                   0x0
#define EMC_PDEX2WR_0_PDEX2WR_DEFAULT                   _MK_MASK_CONST(0x3e)
#define EMC_PDEX2WR_0_PDEX2WR_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PDEX2WR_0_PDEX2WR_SW_DEFAULT                        _MK_MASK_CONST(0x3e)
#define EMC_PDEX2WR_0_PDEX2WR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)


// Register EMC_PDEX2RD_0  
#define EMC_PDEX2RD_0                   _MK_ADDR_CONST(0x7c)
#define EMC_PDEX2RD_0_SECURE                    0x0
#define EMC_PDEX2RD_0_WORD_COUNT                        0x1
#define EMC_PDEX2RD_0_RESET_VAL                         _MK_MASK_CONST(0x3e)
#define EMC_PDEX2RD_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_PDEX2RD_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x3e)
#define EMC_PDEX2RD_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_PDEX2RD_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_PDEX2RD_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_PDEX2RD_0_PDEX2RD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PDEX2RD_0_PDEX2RD_FIELD                     _MK_FIELD_CONST(0x3f, EMC_PDEX2RD_0_PDEX2RD_SHIFT)
#define EMC_PDEX2RD_0_PDEX2RD_RANGE                     5:0
#define EMC_PDEX2RD_0_PDEX2RD_WOFFSET                   0x0
#define EMC_PDEX2RD_0_PDEX2RD_DEFAULT                   _MK_MASK_CONST(0x3e)
#define EMC_PDEX2RD_0_PDEX2RD_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PDEX2RD_0_PDEX2RD_SW_DEFAULT                        _MK_MASK_CONST(0x3e)
#define EMC_PDEX2RD_0_PDEX2RD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)


// Register EMC_PCHG2PDEN_0  
#define EMC_PCHG2PDEN_0                 _MK_ADDR_CONST(0x80)
#define EMC_PCHG2PDEN_0_SECURE                  0x0
#define EMC_PCHG2PDEN_0_WORD_COUNT                      0x1
#define EMC_PCHG2PDEN_0_RESET_VAL                       _MK_MASK_CONST(0x1f)
#define EMC_PCHG2PDEN_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PCHG2PDEN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x1f)
#define EMC_PCHG2PDEN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_PCHG2PDEN_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_PCHG2PDEN_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_FIELD                 _MK_FIELD_CONST(0x3f, EMC_PCHG2PDEN_0_PCHG2PDEN_SHIFT)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_RANGE                 5:0
#define EMC_PCHG2PDEN_0_PCHG2PDEN_WOFFSET                       0x0
#define EMC_PCHG2PDEN_0_PCHG2PDEN_DEFAULT                       _MK_MASK_CONST(0x1f)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_SW_DEFAULT                    _MK_MASK_CONST(0x1f)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)


// Register EMC_ACT2PDEN_0  
#define EMC_ACT2PDEN_0                  _MK_ADDR_CONST(0x84)
#define EMC_ACT2PDEN_0_SECURE                   0x0
#define EMC_ACT2PDEN_0_WORD_COUNT                       0x1
#define EMC_ACT2PDEN_0_RESET_VAL                        _MK_MASK_CONST(0x1f)
#define EMC_ACT2PDEN_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_ACT2PDEN_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x1f)
#define EMC_ACT2PDEN_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_ACT2PDEN_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_ACT2PDEN_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_ACT2PDEN_0_ACT2PDEN_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_ACT2PDEN_0_ACT2PDEN_FIELD                   _MK_FIELD_CONST(0x3f, EMC_ACT2PDEN_0_ACT2PDEN_SHIFT)
#define EMC_ACT2PDEN_0_ACT2PDEN_RANGE                   5:0
#define EMC_ACT2PDEN_0_ACT2PDEN_WOFFSET                 0x0
#define EMC_ACT2PDEN_0_ACT2PDEN_DEFAULT                 _MK_MASK_CONST(0x1f)
#define EMC_ACT2PDEN_0_ACT2PDEN_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_ACT2PDEN_0_ACT2PDEN_SW_DEFAULT                      _MK_MASK_CONST(0x1f)
#define EMC_ACT2PDEN_0_ACT2PDEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)


// Register EMC_AR2PDEN_0  
#define EMC_AR2PDEN_0                   _MK_ADDR_CONST(0x88)
#define EMC_AR2PDEN_0_SECURE                    0x0
#define EMC_AR2PDEN_0_WORD_COUNT                        0x1
#define EMC_AR2PDEN_0_RESET_VAL                         _MK_MASK_CONST(0x1f)
#define EMC_AR2PDEN_0_RESET_MASK                        _MK_MASK_CONST(0x1ff)
#define EMC_AR2PDEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x1f)
#define EMC_AR2PDEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define EMC_AR2PDEN_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define EMC_AR2PDEN_0_WRITE_MASK                        _MK_MASK_CONST(0x1ff)
#define EMC_AR2PDEN_0_AR2PDEN_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_AR2PDEN_0_AR2PDEN_FIELD                     _MK_FIELD_CONST(0x1ff, EMC_AR2PDEN_0_AR2PDEN_SHIFT)
#define EMC_AR2PDEN_0_AR2PDEN_RANGE                     8:0
#define EMC_AR2PDEN_0_AR2PDEN_WOFFSET                   0x0
#define EMC_AR2PDEN_0_AR2PDEN_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_AR2PDEN_0_AR2PDEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define EMC_AR2PDEN_0_AR2PDEN_SW_DEFAULT                        _MK_MASK_CONST(0x1f)
#define EMC_AR2PDEN_0_AR2PDEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)


// Register EMC_RW2PDEN_0  
#define EMC_RW2PDEN_0                   _MK_ADDR_CONST(0x8c)
#define EMC_RW2PDEN_0_SECURE                    0x0
#define EMC_RW2PDEN_0_WORD_COUNT                        0x1
#define EMC_RW2PDEN_0_RESET_VAL                         _MK_MASK_CONST(0x1f)
#define EMC_RW2PDEN_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_RW2PDEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x1f)
#define EMC_RW2PDEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_RW2PDEN_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_RW2PDEN_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_RW2PDEN_0_RW2PDEN_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RW2PDEN_0_RW2PDEN_FIELD                     _MK_FIELD_CONST(0x3f, EMC_RW2PDEN_0_RW2PDEN_SHIFT)
#define EMC_RW2PDEN_0_RW2PDEN_RANGE                     5:0
#define EMC_RW2PDEN_0_RW2PDEN_WOFFSET                   0x0
#define EMC_RW2PDEN_0_RW2PDEN_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_RW2PDEN_0_RW2PDEN_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_RW2PDEN_0_RW2PDEN_SW_DEFAULT                        _MK_MASK_CONST(0x1f)
#define EMC_RW2PDEN_0_RW2PDEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)


// Register EMC_TXSR_0  
#define EMC_TXSR_0                      _MK_ADDR_CONST(0x90)
#define EMC_TXSR_0_SECURE                       0x0
#define EMC_TXSR_0_WORD_COUNT                   0x1
#define EMC_TXSR_0_RESET_VAL                    _MK_MASK_CONST(0x3fe)
#define EMC_TXSR_0_RESET_MASK                   _MK_MASK_CONST(0x3ff)
#define EMC_TXSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x3fe)
#define EMC_TXSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define EMC_TXSR_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_TXSR_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff)
#define EMC_TXSR_0_TXSR_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TXSR_0_TXSR_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_TXSR_0_TXSR_SHIFT)
#define EMC_TXSR_0_TXSR_RANGE                   9:0
#define EMC_TXSR_0_TXSR_WOFFSET                 0x0
#define EMC_TXSR_0_TXSR_DEFAULT                 _MK_MASK_CONST(0x3fe)
#define EMC_TXSR_0_TXSR_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_TXSR_0_TXSR_SW_DEFAULT                      _MK_MASK_CONST(0x3fe)
#define EMC_TXSR_0_TXSR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)


// Register EMC_TCKE_0  
#define EMC_TCKE_0                      _MK_ADDR_CONST(0x94)
#define EMC_TCKE_0_SECURE                       0x0
#define EMC_TCKE_0_WORD_COUNT                   0x1
#define EMC_TCKE_0_RESET_VAL                    _MK_MASK_CONST(0x3e)
#define EMC_TCKE_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_TCKE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x3e)
#define EMC_TCKE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_TCKE_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_TCKE_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_TCKE_0_TCKE_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TCKE_0_TCKE_FIELD                   _MK_FIELD_CONST(0x3f, EMC_TCKE_0_TCKE_SHIFT)
#define EMC_TCKE_0_TCKE_RANGE                   5:0
#define EMC_TCKE_0_TCKE_WOFFSET                 0x0
#define EMC_TCKE_0_TCKE_DEFAULT                 _MK_MASK_CONST(0x3e)
#define EMC_TCKE_0_TCKE_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_TCKE_0_TCKE_SW_DEFAULT                      _MK_MASK_CONST(0x3e)
#define EMC_TCKE_0_TCKE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)


// Register EMC_TFAW_0  
#define EMC_TFAW_0                      _MK_ADDR_CONST(0x98)
#define EMC_TFAW_0_SECURE                       0x0
#define EMC_TFAW_0_WORD_COUNT                   0x1
#define EMC_TFAW_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TFAW_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_TFAW_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TFAW_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_TFAW_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_TFAW_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_TFAW_0_TFAW_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TFAW_0_TFAW_FIELD                   _MK_FIELD_CONST(0x3f, EMC_TFAW_0_TFAW_SHIFT)
#define EMC_TFAW_0_TFAW_RANGE                   5:0
#define EMC_TFAW_0_TFAW_WOFFSET                 0x0
#define EMC_TFAW_0_TFAW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TFAW_0_TFAW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_TFAW_0_TFAW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TFAW_0_TFAW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)


// Register EMC_TRPAB_0  
#define EMC_TRPAB_0                     _MK_ADDR_CONST(0x9c)
#define EMC_TRPAB_0_SECURE                      0x0
#define EMC_TRPAB_0_WORD_COUNT                  0x1
#define EMC_TRPAB_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TRPAB_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_TRPAB_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRPAB_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_TRPAB_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_TRPAB_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_TRPAB_0_TRPAB_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRPAB_0_TRPAB_FIELD                 _MK_FIELD_CONST(0x3f, EMC_TRPAB_0_TRPAB_SHIFT)
#define EMC_TRPAB_0_TRPAB_RANGE                 5:0
#define EMC_TRPAB_0_TRPAB_WOFFSET                       0x0
#define EMC_TRPAB_0_TRPAB_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRPAB_0_TRPAB_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_TRPAB_0_TRPAB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRPAB_0_TRPAB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)


// Register EMC_TCLKSTABLE_0  
#define EMC_TCLKSTABLE_0                        _MK_ADDR_CONST(0xa0)
#define EMC_TCLKSTABLE_0_SECURE                         0x0
#define EMC_TCLKSTABLE_0_WORD_COUNT                     0x1
#define EMC_TCLKSTABLE_0_RESET_VAL                      _MK_MASK_CONST(0xf)
#define EMC_TCLKSTABLE_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0xf)
#define EMC_TCLKSTABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTABLE_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_FIELD                       _MK_FIELD_CONST(0x1f, EMC_TCLKSTABLE_0_TCLKSTABLE_SHIFT)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_RANGE                       4:0
#define EMC_TCLKSTABLE_0_TCLKSTABLE_WOFFSET                     0x0
#define EMC_TCLKSTABLE_0_TCLKSTABLE_DEFAULT                     _MK_MASK_CONST(0xf)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_SW_DEFAULT                  _MK_MASK_CONST(0xf)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)


// Register EMC_TCLKSTOP_0  
#define EMC_TCLKSTOP_0                  _MK_ADDR_CONST(0xa4)
#define EMC_TCLKSTOP_0_SECURE                   0x0
#define EMC_TCLKSTOP_0_WORD_COUNT                       0x1
#define EMC_TCLKSTOP_0_RESET_VAL                        _MK_MASK_CONST(0xf)
#define EMC_TCLKSTOP_0_RESET_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTOP_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0xf)
#define EMC_TCLKSTOP_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTOP_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTOP_0_WRITE_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTOP_0_TCLKSTOP_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TCLKSTOP_0_TCLKSTOP_FIELD                   _MK_FIELD_CONST(0x1f, EMC_TCLKSTOP_0_TCLKSTOP_SHIFT)
#define EMC_TCLKSTOP_0_TCLKSTOP_RANGE                   4:0
#define EMC_TCLKSTOP_0_TCLKSTOP_WOFFSET                 0x0
#define EMC_TCLKSTOP_0_TCLKSTOP_DEFAULT                 _MK_MASK_CONST(0xf)
#define EMC_TCLKSTOP_0_TCLKSTOP_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTOP_0_TCLKSTOP_SW_DEFAULT                      _MK_MASK_CONST(0xf)
#define EMC_TCLKSTOP_0_TCLKSTOP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)


// Register EMC_TREFBW_0  
#define EMC_TREFBW_0                    _MK_ADDR_CONST(0xa8)
#define EMC_TREFBW_0_SECURE                     0x0
#define EMC_TREFBW_0_WORD_COUNT                         0x1
#define EMC_TREFBW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_TREFBW_0_RESET_MASK                         _MK_MASK_CONST(0x3fff)
#define EMC_TREFBW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TREFBW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3fff)
#define EMC_TREFBW_0_READ_MASK                  _MK_MASK_CONST(0x3fff)
#define EMC_TREFBW_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff)
#define EMC_TREFBW_0_TREFBW_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_TREFBW_0_TREFBW_FIELD                       _MK_FIELD_CONST(0x3fff, EMC_TREFBW_0_TREFBW_SHIFT)
#define EMC_TREFBW_0_TREFBW_RANGE                       13:0
#define EMC_TREFBW_0_TREFBW_WOFFSET                     0x0
#define EMC_TREFBW_0_TREFBW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TREFBW_0_TREFBW_DEFAULT_MASK                        _MK_MASK_CONST(0x3fff)
#define EMC_TREFBW_0_TREFBW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TREFBW_0_TREFBW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3fff)


// Register EMC_QUSE_EXTRA_0  
#define EMC_QUSE_EXTRA_0                        _MK_ADDR_CONST(0xac)
#define EMC_QUSE_EXTRA_0_SECURE                         0x0
#define EMC_QUSE_EXTRA_0_WORD_COUNT                     0x1
#define EMC_QUSE_EXTRA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_QUSE_EXTRA_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define EMC_QUSE_EXTRA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_QUSE_EXTRA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_QUSE_EXTRA_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define EMC_QUSE_EXTRA_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define EMC_QUSE_EXTRA_0_QUSE_EXTRA_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_QUSE_EXTRA_0_QUSE_EXTRA_FIELD                       _MK_FIELD_CONST(0xf, EMC_QUSE_EXTRA_0_QUSE_EXTRA_SHIFT)
#define EMC_QUSE_EXTRA_0_QUSE_EXTRA_RANGE                       3:0
#define EMC_QUSE_EXTRA_0_QUSE_EXTRA_WOFFSET                     0x0
#define EMC_QUSE_EXTRA_0_QUSE_EXTRA_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_QUSE_EXTRA_0_QUSE_EXTRA_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_QUSE_EXTRA_0_QUSE_EXTRA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_QUSE_EXTRA_0_QUSE_EXTRA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xf)


// Register EMC_ODT_WRITE_0  
#define EMC_ODT_WRITE_0                 _MK_ADDR_CONST(0xb0)
#define EMC_ODT_WRITE_0_SECURE                  0x0
#define EMC_ODT_WRITE_0_WORD_COUNT                      0x1
#define EMC_ODT_WRITE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_RESET_MASK                      _MK_MASK_CONST(0xc0000017)
#define EMC_ODT_WRITE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xc0000017)
#define EMC_ODT_WRITE_0_READ_MASK                       _MK_MASK_CONST(0xc0000017)
#define EMC_ODT_WRITE_0_WRITE_MASK                      _MK_MASK_CONST(0xc0000017)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_FIELD                      _MK_FIELD_CONST(0x7, EMC_ODT_WRITE_0_ODT_WR_DELAY_SHIFT)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_RANGE                      2:0
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_WOFFSET                    0x0
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7)

#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_FIELD                    _MK_FIELD_CONST(0x1, EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_SHIFT)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_RANGE                    4:4
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_WOFFSET                  0x0
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)

#define EMC_ODT_WRITE_0_ODT_B4_WRITE_SHIFT                      _MK_SHIFT_CONST(30)
#define EMC_ODT_WRITE_0_ODT_B4_WRITE_FIELD                      _MK_FIELD_CONST(0x1, EMC_ODT_WRITE_0_ODT_B4_WRITE_SHIFT)
#define EMC_ODT_WRITE_0_ODT_B4_WRITE_RANGE                      30:30
#define EMC_ODT_WRITE_0_ODT_B4_WRITE_WOFFSET                    0x0
#define EMC_ODT_WRITE_0_ODT_B4_WRITE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ODT_B4_WRITE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_ODT_WRITE_0_ODT_B4_WRITE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ODT_B4_WRITE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_SHIFT                   _MK_SHIFT_CONST(31)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_FIELD                   _MK_FIELD_CONST(0x1, EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_SHIFT)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_RANGE                   31:31
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_WOFFSET                 0x0
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)


// Register EMC_ODT_READ_0  
#define EMC_ODT_READ_0                  _MK_ADDR_CONST(0xb4)
#define EMC_ODT_READ_0_SECURE                   0x0
#define EMC_ODT_READ_0_WORD_COUNT                       0x1
#define EMC_ODT_READ_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_ODT_READ_0_RESET_MASK                       _MK_MASK_CONST(0xc0000007)
#define EMC_ODT_READ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_ODT_READ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xc0000007)
#define EMC_ODT_READ_0_READ_MASK                        _MK_MASK_CONST(0xc0000007)
#define EMC_ODT_READ_0_WRITE_MASK                       _MK_MASK_CONST(0xc0000007)
#define EMC_ODT_READ_0_ODT_RD_DELAY_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_ODT_READ_0_ODT_RD_DELAY_FIELD                       _MK_FIELD_CONST(0x7, EMC_ODT_READ_0_ODT_RD_DELAY_SHIFT)
#define EMC_ODT_READ_0_ODT_RD_DELAY_RANGE                       2:0
#define EMC_ODT_READ_0_ODT_RD_DELAY_WOFFSET                     0x0
#define EMC_ODT_READ_0_ODT_RD_DELAY_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_ODT_READ_0_ODT_RD_DELAY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_ODT_READ_0_ODT_RD_DELAY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ODT_READ_0_ODT_RD_DELAY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7)

#define EMC_ODT_READ_0_ODT_B4_READ_SHIFT                        _MK_SHIFT_CONST(30)
#define EMC_ODT_READ_0_ODT_B4_READ_FIELD                        _MK_FIELD_CONST(0x1, EMC_ODT_READ_0_ODT_B4_READ_SHIFT)
#define EMC_ODT_READ_0_ODT_B4_READ_RANGE                        30:30
#define EMC_ODT_READ_0_ODT_B4_READ_WOFFSET                      0x0
#define EMC_ODT_READ_0_ODT_B4_READ_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ODT_READ_0_ODT_B4_READ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_ODT_READ_0_ODT_B4_READ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ODT_READ_0_ODT_B4_READ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define EMC_ODT_READ_0_DISABLE_ODT_DURING_READ_SHIFT                    _MK_SHIFT_CONST(31)
#define EMC_ODT_READ_0_DISABLE_ODT_DURING_READ_FIELD                    _MK_FIELD_CONST(0x1, EMC_ODT_READ_0_DISABLE_ODT_DURING_READ_SHIFT)
#define EMC_ODT_READ_0_DISABLE_ODT_DURING_READ_RANGE                    31:31
#define EMC_ODT_READ_0_DISABLE_ODT_DURING_READ_WOFFSET                  0x0
#define EMC_ODT_READ_0_DISABLE_ODT_DURING_READ_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ODT_READ_0_DISABLE_ODT_DURING_READ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_ODT_READ_0_DISABLE_ODT_DURING_READ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ODT_READ_0_DISABLE_ODT_DURING_READ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)


// Register EMC_WEXT_0  
#define EMC_WEXT_0                      _MK_ADDR_CONST(0xb8)
#define EMC_WEXT_0_SECURE                       0x0
#define EMC_WEXT_0_WORD_COUNT                   0x1
#define EMC_WEXT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_WEXT_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define EMC_WEXT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_WEXT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_WEXT_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define EMC_WEXT_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define EMC_WEXT_0_WEXT_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_WEXT_0_WEXT_FIELD                   _MK_FIELD_CONST(0xf, EMC_WEXT_0_WEXT_SHIFT)
#define EMC_WEXT_0_WEXT_RANGE                   3:0
#define EMC_WEXT_0_WEXT_WOFFSET                 0x0
#define EMC_WEXT_0_WEXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_WEXT_0_WEXT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_WEXT_0_WEXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_WEXT_0_WEXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)


// Register EMC_CTT_0  
#define EMC_CTT_0                       _MK_ADDR_CONST(0xbc)
#define EMC_CTT_0_SECURE                        0x0
#define EMC_CTT_0_WORD_COUNT                    0x1
#define EMC_CTT_0_RESET_VAL                     _MK_MASK_CONST(0x8)
#define EMC_CTT_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_CTT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x8)
#define EMC_CTT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_CTT_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_CTT_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_CTT_0_CTT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CTT_0_CTT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_CTT_0_CTT_SHIFT)
#define EMC_CTT_0_CTT_RANGE                     4:0
#define EMC_CTT_0_CTT_WOFFSET                   0x0
#define EMC_CTT_0_CTT_DEFAULT                   _MK_MASK_CONST(0x8)
#define EMC_CTT_0_CTT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_CTT_0_CTT_SW_DEFAULT                        _MK_MASK_CONST(0x8)
#define EMC_CTT_0_CTT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_CTT_0_CTT_MAX                       _MK_ENUM_CONST(20)


// Reserved address 192 [0xc0] 

// Reserved address 196 [0xc4] 

// Register EMC_MRS_WAIT_CNT_0  
#define EMC_MRS_WAIT_CNT_0                      _MK_ADDR_CONST(0xc8)
#define EMC_MRS_WAIT_CNT_0_SECURE                       0x0
#define EMC_MRS_WAIT_CNT_0_WORD_COUNT                   0x1
#define EMC_MRS_WAIT_CNT_0_RESET_VAL                    _MK_MASK_CONST(0x208000f)
#define EMC_MRS_WAIT_CNT_0_RESET_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define EMC_MRS_WAIT_CNT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x208000f)
#define EMC_MRS_WAIT_CNT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define EMC_MRS_WAIT_CNT_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define EMC_MRS_WAIT_CNT_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_FIELD                     _MK_FIELD_CONST(0x3ff, EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_SHIFT)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_RANGE                     9:0
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_WOFFSET                   0x0
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_DEFAULT                   _MK_MASK_CONST(0xf)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0xf)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)

#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_FIELD                      _MK_FIELD_CONST(0x3ff, EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_SHIFT)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_RANGE                      25:16
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_WOFFSET                    0x0
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_DEFAULT                    _MK_MASK_CONST(0x208)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x208)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)


// Register EMC_MRS_0  
#define EMC_MRS_0                       _MK_ADDR_CONST(0xcc)
#define EMC_MRS_0_SECURE                        0x0
#define EMC_MRS_0_WORD_COUNT                    0x1
#define EMC_MRS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_MRS_0_RESET_MASK                    _MK_MASK_CONST(0xc4303fff)
#define EMC_MRS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_MRS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc4303fff)
#define EMC_MRS_0_READ_MASK                     _MK_MASK_CONST(0xc4303fff)
#define EMC_MRS_0_WRITE_MASK                    _MK_MASK_CONST(0xc4303fff)
#define EMC_MRS_0_MRS_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_MRS_0_MRS_ADR_FIELD                 _MK_FIELD_CONST(0x3fff, EMC_MRS_0_MRS_ADR_SHIFT)
#define EMC_MRS_0_MRS_ADR_RANGE                 13:0
#define EMC_MRS_0_MRS_ADR_WOFFSET                       0x0
#define EMC_MRS_0_MRS_ADR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_ADR_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define EMC_MRS_0_MRS_ADR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_ADR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3fff)

#define EMC_MRS_0_MRS_BA_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_MRS_0_MRS_BA_FIELD                  _MK_FIELD_CONST(0x3, EMC_MRS_0_MRS_BA_SHIFT)
#define EMC_MRS_0_MRS_BA_RANGE                  21:20
#define EMC_MRS_0_MRS_BA_WOFFSET                        0x0
#define EMC_MRS_0_MRS_BA_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_BA_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_MRS_0_MRS_BA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_BA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)

#define EMC_MRS_0_USE_MRS_LONG_CNT_SHIFT                        _MK_SHIFT_CONST(26)
#define EMC_MRS_0_USE_MRS_LONG_CNT_FIELD                        _MK_FIELD_CONST(0x1, EMC_MRS_0_USE_MRS_LONG_CNT_SHIFT)
#define EMC_MRS_0_USE_MRS_LONG_CNT_RANGE                        26:26
#define EMC_MRS_0_USE_MRS_LONG_CNT_WOFFSET                      0x0
#define EMC_MRS_0_USE_MRS_LONG_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRS_0_USE_MRS_LONG_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MRS_0_USE_MRS_LONG_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRS_0_USE_MRS_LONG_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRS_0_USE_MRS_LONG_CNT_INIT_ENUM                    SHORT
#define EMC_MRS_0_USE_MRS_LONG_CNT_SHORT                        _MK_ENUM_CONST(0)
#define EMC_MRS_0_USE_MRS_LONG_CNT_LONG                 _MK_ENUM_CONST(1)

#define EMC_MRS_0_MRS_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_MRS_0_MRS_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_MRS_0_MRS_DEV_SELECTN_SHIFT)
#define EMC_MRS_0_MRS_DEV_SELECTN_RANGE                 31:30
#define EMC_MRS_0_MRS_DEV_SELECTN_WOFFSET                       0x0
#define EMC_MRS_0_MRS_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_MRS_0_MRS_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_EMRS_0  
#define EMC_EMRS_0                      _MK_ADDR_CONST(0xd0)
#define EMC_EMRS_0_SECURE                       0x0
#define EMC_EMRS_0_WORD_COUNT                   0x1
#define EMC_EMRS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_RESET_MASK                   _MK_MASK_CONST(0xc4303fff)
#define EMC_EMRS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xc4303fff)
#define EMC_EMRS_0_READ_MASK                    _MK_MASK_CONST(0xc4303fff)
#define EMC_EMRS_0_WRITE_MASK                   _MK_MASK_CONST(0xc4303fff)
#define EMC_EMRS_0_EMRS_ADR_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_EMRS_0_EMRS_ADR_FIELD                       _MK_FIELD_CONST(0x3fff, EMC_EMRS_0_EMRS_ADR_SHIFT)
#define EMC_EMRS_0_EMRS_ADR_RANGE                       13:0
#define EMC_EMRS_0_EMRS_ADR_WOFFSET                     0x0
#define EMC_EMRS_0_EMRS_ADR_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_ADR_DEFAULT_MASK                        _MK_MASK_CONST(0x3fff)
#define EMC_EMRS_0_EMRS_ADR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_ADR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3fff)

#define EMC_EMRS_0_EMRS_BA_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_EMRS_0_EMRS_BA_FIELD                        _MK_FIELD_CONST(0x3, EMC_EMRS_0_EMRS_BA_SHIFT)
#define EMC_EMRS_0_EMRS_BA_RANGE                        21:20
#define EMC_EMRS_0_EMRS_BA_WOFFSET                      0x0
#define EMC_EMRS_0_EMRS_BA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_BA_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_EMRS_0_EMRS_BA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_BA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)

#define EMC_EMRS_0_USE_EMRS_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_EMRS_0_USE_EMRS_LONG_CNT_SHIFT)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_RANGE                      26:26
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_WOFFSET                    0x0
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_EMRS_0_EMRS_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_EMRS_0_EMRS_DEV_SELECTN_SHIFT)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_RANGE                       31:30
#define EMC_EMRS_0_EMRS_DEV_SELECTN_WOFFSET                     0x0
#define EMC_EMRS_0_EMRS_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_REF_0  
#define EMC_REF_0                       _MK_ADDR_CONST(0xd4)
#define EMC_REF_0_SECURE                        0x0
#define EMC_REF_0_WORD_COUNT                    0x1
#define EMC_REF_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_REF_0_RESET_MASK                    _MK_MASK_CONST(0xc000ff03)
#define EMC_REF_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_REF_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc000ff03)
#define EMC_REF_0_READ_MASK                     _MK_MASK_CONST(0xc000ff03)
#define EMC_REF_0_WRITE_MASK                    _MK_MASK_CONST(0xc000ff03)
#define EMC_REF_0_REF_CMD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_REF_0_REF_CMD_FIELD                 _MK_FIELD_CONST(0x1, EMC_REF_0_REF_CMD_SHIFT)
#define EMC_REF_0_REF_CMD_RANGE                 0:0
#define EMC_REF_0_REF_CMD_WOFFSET                       0x0
#define EMC_REF_0_REF_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_REF_0_REF_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_REF_0_REF_NORMAL_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_REF_0_REF_NORMAL_FIELD                      _MK_FIELD_CONST(0x1, EMC_REF_0_REF_NORMAL_SHIFT)
#define EMC_REF_0_REF_NORMAL_RANGE                      1:1
#define EMC_REF_0_REF_NORMAL_WOFFSET                    0x0
#define EMC_REF_0_REF_NORMAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_NORMAL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_REF_0_REF_NORMAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_NORMAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define EMC_REF_0_REF_NUM_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_REF_0_REF_NUM_FIELD                 _MK_FIELD_CONST(0xff, EMC_REF_0_REF_NUM_SHIFT)
#define EMC_REF_0_REF_NUM_RANGE                 15:8
#define EMC_REF_0_REF_NUM_WOFFSET                       0x0
#define EMC_REF_0_REF_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_REF_0_REF_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define EMC_REF_0_REF_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_REF_0_REF_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_REF_0_REF_DEV_SELECTN_SHIFT)
#define EMC_REF_0_REF_DEV_SELECTN_RANGE                 31:30
#define EMC_REF_0_REF_DEV_SELECTN_WOFFSET                       0x0
#define EMC_REF_0_REF_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_REF_0_REF_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_PRE_0  
#define EMC_PRE_0                       _MK_ADDR_CONST(0xd8)
#define EMC_PRE_0_SECURE                        0x0
#define EMC_PRE_0_WORD_COUNT                    0x1
#define EMC_PRE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PRE_0_RESET_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_PRE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PRE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc0000001)
#define EMC_PRE_0_READ_MASK                     _MK_MASK_CONST(0xc0000001)
#define EMC_PRE_0_WRITE_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_PRE_0_PRE_CMD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PRE_0_PRE_CMD_FIELD                 _MK_FIELD_CONST(0x1, EMC_PRE_0_PRE_CMD_SHIFT)
#define EMC_PRE_0_PRE_CMD_RANGE                 0:0
#define EMC_PRE_0_PRE_CMD_WOFFSET                       0x0
#define EMC_PRE_0_PRE_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PRE_0_PRE_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PRE_0_PRE_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PRE_0_PRE_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_PRE_0_PRE_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_PRE_0_PRE_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_PRE_0_PRE_DEV_SELECTN_SHIFT)
#define EMC_PRE_0_PRE_DEV_SELECTN_RANGE                 31:30
#define EMC_PRE_0_PRE_DEV_SELECTN_WOFFSET                       0x0
#define EMC_PRE_0_PRE_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PRE_0_PRE_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PRE_0_PRE_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PRE_0_PRE_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_NOP_0  
#define EMC_NOP_0                       _MK_ADDR_CONST(0xdc)
#define EMC_NOP_0_SECURE                        0x0
#define EMC_NOP_0_WORD_COUNT                    0x1
#define EMC_NOP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_NOP_0_RESET_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_NOP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_NOP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc0000001)
#define EMC_NOP_0_READ_MASK                     _MK_MASK_CONST(0xc0000001)
#define EMC_NOP_0_WRITE_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_NOP_0_NOP_CMD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_NOP_0_NOP_CMD_FIELD                 _MK_FIELD_CONST(0x1, EMC_NOP_0_NOP_CMD_SHIFT)
#define EMC_NOP_0_NOP_CMD_RANGE                 0:0
#define EMC_NOP_0_NOP_CMD_WOFFSET                       0x0
#define EMC_NOP_0_NOP_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_NOP_0_NOP_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_NOP_0_NOP_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_NOP_0_NOP_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_NOP_0_NOP_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_NOP_0_NOP_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_NOP_0_NOP_DEV_SELECTN_SHIFT)
#define EMC_NOP_0_NOP_DEV_SELECTN_RANGE                 31:30
#define EMC_NOP_0_NOP_DEV_SELECTN_WOFFSET                       0x0
#define EMC_NOP_0_NOP_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_NOP_0_NOP_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_NOP_0_NOP_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_NOP_0_NOP_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_SELF_REF_0  
#define EMC_SELF_REF_0                  _MK_ADDR_CONST(0xe0)
#define EMC_SELF_REF_0_SECURE                   0x0
#define EMC_SELF_REF_0_WORD_COUNT                       0x1
#define EMC_SELF_REF_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_RESET_MASK                       _MK_MASK_CONST(0xc0000001)
#define EMC_SELF_REF_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xc0000001)
#define EMC_SELF_REF_0_READ_MASK                        _MK_MASK_CONST(0xc0000001)
#define EMC_SELF_REF_0_WRITE_MASK                       _MK_MASK_CONST(0xc0000001)
#define EMC_SELF_REF_0_SELF_REF_CMD_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_SELF_REF_0_SELF_REF_CMD_FIELD                       _MK_FIELD_CONST(0x1, EMC_SELF_REF_0_SELF_REF_CMD_SHIFT)
#define EMC_SELF_REF_0_SELF_REF_CMD_RANGE                       0:0
#define EMC_SELF_REF_0_SELF_REF_CMD_WOFFSET                     0x0
#define EMC_SELF_REF_0_SELF_REF_CMD_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SELF_REF_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_SELF_REF_0_SELF_REF_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SELF_REF_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_SELF_REF_0_SELF_REF_CMD_INIT_ENUM                   DISABLED
#define EMC_SELF_REF_0_SELF_REF_CMD_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_SELF_REF_0_SELF_REF_CMD_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_SELF_REF_0_SREF_DEV_SELECTN_SHIFT                   _MK_SHIFT_CONST(30)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_FIELD                   _MK_FIELD_CONST(0x3, EMC_SELF_REF_0_SREF_DEV_SELECTN_SHIFT)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_RANGE                   31:30
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_WOFFSET                 0x0
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)


// Register EMC_DPD_0  
#define EMC_DPD_0                       _MK_ADDR_CONST(0xe4)
#define EMC_DPD_0_SECURE                        0x0
#define EMC_DPD_0_WORD_COUNT                    0x1
#define EMC_DPD_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_DPD_0_RESET_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_DPD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_DPD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc0000001)
#define EMC_DPD_0_READ_MASK                     _MK_MASK_CONST(0xc0000001)
#define EMC_DPD_0_WRITE_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_DPD_0_DPD_CMD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_DPD_0_DPD_CMD_FIELD                 _MK_FIELD_CONST(0x1, EMC_DPD_0_DPD_CMD_SHIFT)
#define EMC_DPD_0_DPD_CMD_RANGE                 0:0
#define EMC_DPD_0_DPD_CMD_WOFFSET                       0x0
#define EMC_DPD_0_DPD_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DPD_0_DPD_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DPD_0_DPD_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DPD_0_DPD_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_DPD_0_DPD_CMD_INIT_ENUM                     DISABLED
#define EMC_DPD_0_DPD_CMD_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_DPD_0_DPD_CMD_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_DPD_0_DPD_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_DPD_0_DPD_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_DPD_0_DPD_DEV_SELECTN_SHIFT)
#define EMC_DPD_0_DPD_DEV_SELECTN_RANGE                 31:30
#define EMC_DPD_0_DPD_DEV_SELECTN_WOFFSET                       0x0
#define EMC_DPD_0_DPD_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DPD_0_DPD_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_DPD_0_DPD_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DPD_0_DPD_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_MRW_0  
#define EMC_MRW_0                       _MK_ADDR_CONST(0xe8)
#define EMC_MRW_0_SECURE                        0x0
#define EMC_MRW_0_WORD_COUNT                    0x1
#define EMC_MRW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_MRW_0_RESET_MASK                    _MK_MASK_CONST(0xc0ff00ff)
#define EMC_MRW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_MRW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc0ff00ff)
#define EMC_MRW_0_READ_MASK                     _MK_MASK_CONST(0x0)
#define EMC_MRW_0_WRITE_MASK                    _MK_MASK_CONST(0xc0ff00ff)
#define EMC_MRW_0_MRW_OP_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_MRW_0_MRW_OP_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW_0_MRW_OP_SHIFT)
#define EMC_MRW_0_MRW_OP_RANGE                  7:0
#define EMC_MRW_0_MRW_OP_WOFFSET                        0x0
#define EMC_MRW_0_MRW_OP_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_OP_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW_0_MRW_OP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_OP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW_0_MRW_MA_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_MRW_0_MRW_MA_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW_0_MRW_MA_SHIFT)
#define EMC_MRW_0_MRW_MA_RANGE                  23:16
#define EMC_MRW_0_MRW_MA_WOFFSET                        0x0
#define EMC_MRW_0_MRW_MA_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_MA_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW_0_MRW_MA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_MA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW_0_MRW_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_MRW_0_MRW_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_MRW_0_MRW_DEV_SELECTN_SHIFT)
#define EMC_MRW_0_MRW_DEV_SELECTN_RANGE                 31:30
#define EMC_MRW_0_MRW_DEV_SELECTN_WOFFSET                       0x0
#define EMC_MRW_0_MRW_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_MRW_0_MRW_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_MRR_0  
#define EMC_MRR_0                       _MK_ADDR_CONST(0xec)
#define EMC_MRR_0_SECURE                        0x0
#define EMC_MRR_0_WORD_COUNT                    0x1
#define EMC_MRR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_MRR_0_RESET_MASK                    _MK_MASK_CONST(0xc0ff0000)
#define EMC_MRR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_MRR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc0ff0000)
#define EMC_MRR_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_MRR_0_WRITE_MASK                    _MK_MASK_CONST(0xc0ff0000)
#define EMC_MRR_0_MRR_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_MRR_0_MRR_DATA_FIELD                        _MK_FIELD_CONST(0xffff, EMC_MRR_0_MRR_DATA_SHIFT)
#define EMC_MRR_0_MRR_DATA_RANGE                        15:0
#define EMC_MRR_0_MRR_DATA_WOFFSET                      0x0
#define EMC_MRR_0_MRR_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_MRR_0_MRR_MA_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_MRR_0_MRR_MA_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRR_0_MRR_MA_SHIFT)
#define EMC_MRR_0_MRR_MA_RANGE                  23:16
#define EMC_MRR_0_MRR_MA_WOFFSET                        0x0
#define EMC_MRR_0_MRR_MA_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_MA_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRR_0_MRR_MA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_MA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRR_0_MRR_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_MRR_0_MRR_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_MRR_0_MRR_DEV_SELECTN_SHIFT)
#define EMC_MRR_0_MRR_DEV_SELECTN_RANGE                 31:30
#define EMC_MRR_0_MRR_DEV_SELECTN_WOFFSET                       0x0
#define EMC_MRR_0_MRR_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_MRR_0_MRR_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_MRR_0_MRR_DEV_SELECTN_ILLEGAL                       _MK_ENUM_CONST(0)
#define EMC_MRR_0_MRR_DEV_SELECTN_DEV1                  _MK_ENUM_CONST(1)
#define EMC_MRR_0_MRR_DEV_SELECTN_DEV0                  _MK_ENUM_CONST(2)
#define EMC_MRR_0_MRR_DEV_SELECTN_RESERVED                      _MK_ENUM_CONST(3)


// Register EMC_CMDQ_0  
#define EMC_CMDQ_0                      _MK_ADDR_CONST(0xf0)
#define EMC_CMDQ_0_SECURE                       0x0
#define EMC_CMDQ_0_WORD_COUNT                   0x1
#define EMC_CMDQ_0_RESET_VAL                    _MK_MASK_CONST(0x10004408)
#define EMC_CMDQ_0_RESET_MASK                   _MK_MASK_CONST(0x1f00771f)
#define EMC_CMDQ_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x10004408)
#define EMC_CMDQ_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1f00771f)
#define EMC_CMDQ_0_READ_MASK                    _MK_MASK_CONST(0x1f00771f)
#define EMC_CMDQ_0_WRITE_MASK                   _MK_MASK_CONST(0x1f00771f)
#define EMC_CMDQ_0_RW_DEPTH_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_CMDQ_0_RW_DEPTH_FIELD                       _MK_FIELD_CONST(0x1f, EMC_CMDQ_0_RW_DEPTH_SHIFT)
#define EMC_CMDQ_0_RW_DEPTH_RANGE                       4:0
#define EMC_CMDQ_0_RW_DEPTH_WOFFSET                     0x0
#define EMC_CMDQ_0_RW_DEPTH_DEFAULT                     _MK_MASK_CONST(0x8)
#define EMC_CMDQ_0_RW_DEPTH_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define EMC_CMDQ_0_RW_DEPTH_SW_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_CMDQ_0_RW_DEPTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)

#define EMC_CMDQ_0_ACT_DEPTH_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_CMDQ_0_ACT_DEPTH_FIELD                      _MK_FIELD_CONST(0x7, EMC_CMDQ_0_ACT_DEPTH_SHIFT)
#define EMC_CMDQ_0_ACT_DEPTH_RANGE                      10:8
#define EMC_CMDQ_0_ACT_DEPTH_WOFFSET                    0x0
#define EMC_CMDQ_0_ACT_DEPTH_DEFAULT                    _MK_MASK_CONST(0x4)
#define EMC_CMDQ_0_ACT_DEPTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define EMC_CMDQ_0_ACT_DEPTH_SW_DEFAULT                 _MK_MASK_CONST(0x4)
#define EMC_CMDQ_0_ACT_DEPTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7)

#define EMC_CMDQ_0_PRE_DEPTH_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_CMDQ_0_PRE_DEPTH_FIELD                      _MK_FIELD_CONST(0x7, EMC_CMDQ_0_PRE_DEPTH_SHIFT)
#define EMC_CMDQ_0_PRE_DEPTH_RANGE                      14:12
#define EMC_CMDQ_0_PRE_DEPTH_WOFFSET                    0x0
#define EMC_CMDQ_0_PRE_DEPTH_DEFAULT                    _MK_MASK_CONST(0x4)
#define EMC_CMDQ_0_PRE_DEPTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define EMC_CMDQ_0_PRE_DEPTH_SW_DEFAULT                 _MK_MASK_CONST(0x4)
#define EMC_CMDQ_0_PRE_DEPTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7)

#define EMC_CMDQ_0_RW_WD_DEPTH_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_CMDQ_0_RW_WD_DEPTH_FIELD                    _MK_FIELD_CONST(0x1f, EMC_CMDQ_0_RW_WD_DEPTH_SHIFT)
#define EMC_CMDQ_0_RW_WD_DEPTH_RANGE                    28:24
#define EMC_CMDQ_0_RW_WD_DEPTH_WOFFSET                  0x0
#define EMC_CMDQ_0_RW_WD_DEPTH_DEFAULT                  _MK_MASK_CONST(0x10)
#define EMC_CMDQ_0_RW_WD_DEPTH_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_CMDQ_0_RW_WD_DEPTH_SW_DEFAULT                       _MK_MASK_CONST(0x10)
#define EMC_CMDQ_0_RW_WD_DEPTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)


// Register EMC_MC2EMCQ_0  
#define EMC_MC2EMCQ_0                   _MK_ADDR_CONST(0xf4)
#define EMC_MC2EMCQ_0_SECURE                    0x0
#define EMC_MC2EMCQ_0_WORD_COUNT                        0x1
#define EMC_MC2EMCQ_0_RESET_VAL                         _MK_MASK_CONST(0x6000404)
#define EMC_MC2EMCQ_0_RESET_MASK                        _MK_MASK_CONST(0xf000707)
#define EMC_MC2EMCQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x6000404)
#define EMC_MC2EMCQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf000707)
#define EMC_MC2EMCQ_0_READ_MASK                         _MK_MASK_CONST(0xf000707)
#define EMC_MC2EMCQ_0_WRITE_MASK                        _MK_MASK_CONST(0xf000707)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_FIELD                 _MK_FIELD_CONST(0x7, EMC_MC2EMCQ_0_MCREQ_DEPTH_SHIFT)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_RANGE                 2:0
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_WOFFSET                       0x0
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_DEFAULT                       _MK_MASK_CONST(0x4)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_SW_DEFAULT                    _MK_MASK_CONST(0x4)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7)

#define EMC_MC2EMCQ_0_MCACT_DEPTH_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_FIELD                 _MK_FIELD_CONST(0x7, EMC_MC2EMCQ_0_MCACT_DEPTH_SHIFT)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_RANGE                 10:8
#define EMC_MC2EMCQ_0_MCACT_DEPTH_WOFFSET                       0x0
#define EMC_MC2EMCQ_0_MCACT_DEPTH_DEFAULT                       _MK_MASK_CONST(0x4)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_SW_DEFAULT                    _MK_MASK_CONST(0x4)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7)

#define EMC_MC2EMCQ_0_MCWD_DEPTH_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_FIELD                  _MK_FIELD_CONST(0xf, EMC_MC2EMCQ_0_MCWD_DEPTH_SHIFT)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_RANGE                  27:24
#define EMC_MC2EMCQ_0_MCWD_DEPTH_WOFFSET                        0x0
#define EMC_MC2EMCQ_0_MCWD_DEPTH_DEFAULT                        _MK_MASK_CONST(0x6)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_SW_DEFAULT                     _MK_MASK_CONST(0x6)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)


// Register EMC_XM2DQSPADCTRL3_0  
#define EMC_XM2DQSPADCTRL3_0                    _MK_ADDR_CONST(0xf8)
#define EMC_XM2DQSPADCTRL3_0_SECURE                     0x0
#define EMC_XM2DQSPADCTRL3_0_WORD_COUNT                         0x1
#define EMC_XM2DQSPADCTRL3_0_RESET_VAL                  _MK_MASK_CONST(0x8000000)
#define EMC_XM2DQSPADCTRL3_0_RESET_MASK                         _MK_MASK_CONST(0xf000020)
#define EMC_XM2DQSPADCTRL3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x8000000)
#define EMC_XM2DQSPADCTRL3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf000020)
#define EMC_XM2DQSPADCTRL3_0_READ_MASK                  _MK_MASK_CONST(0xf000021)
#define EMC_XM2DQSPADCTRL3_0_WRITE_MASK                         _MK_MASK_CONST(0xf000021)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_FIELD                  _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_SHIFT)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_RANGE                  0:0
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_WOFFSET                        0x0
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_STRPULL_DQS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_FIELD                     _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_SHIFT)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_RANGE                     5:5
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_WOFFSET                   0x0
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_E_VREF_DQS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_VREF_DQS_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_VREF_DQS_FIELD                       _MK_FIELD_CONST(0xf, EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_VREF_DQS_SHIFT)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_VREF_DQS_RANGE                       27:24
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_VREF_DQS_WOFFSET                     0x0
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_VREF_DQS_DEFAULT                     _MK_MASK_CONST(0x8)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_VREF_DQS_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_VREF_DQS_SW_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_XM2DQSPADCTRL3_0_EMC2PMACRO_CFG_XM2DQS_VREF_DQS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xf)


// Register EMC_DQS_STR_PULL_CTRL_0  
#define EMC_DQS_STR_PULL_CTRL_0                 _MK_ADDR_CONST(0xfc)
#define EMC_DQS_STR_PULL_CTRL_0_SECURE                  0x0
#define EMC_DQS_STR_PULL_CTRL_0_WORD_COUNT                      0x1
#define EMC_DQS_STR_PULL_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x802)
#define EMC_DQS_STR_PULL_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x80001f07)
#define EMC_DQS_STR_PULL_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x802)
#define EMC_DQS_STR_PULL_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x80001f07)
#define EMC_DQS_STR_PULL_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x9f0f9f07)
#define EMC_DQS_STR_PULL_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x80001f07)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_SLOPE_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_SLOPE_FIELD                     _MK_FIELD_CONST(0x7, EMC_DQS_STR_PULL_CTRL_0_STRPULL_SLOPE_SHIFT)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_SLOPE_RANGE                     2:0
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_SLOPE_WOFFSET                   0x0
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_SLOPE_DEFAULT                   _MK_MASK_CONST(0x2)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_SLOPE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_SLOPE_SW_DEFAULT                        _MK_MASK_CONST(0x2)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_SLOPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7)

#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OFFSET_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OFFSET_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DQS_STR_PULL_CTRL_0_STRPULL_OFFSET_SHIFT)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OFFSET_RANGE                    12:8
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OFFSET_WOFFSET                  0x0
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OFFSET_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OFFSET_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OFFSET_SW_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OFFSET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVDN_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVDN_FIELD                     _MK_FIELD_CONST(0x1f, EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVDN_SHIFT)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVDN_RANGE                     19:15
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVDN_WOFFSET                   0x0
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVDN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVDN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVDN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVDN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVUP_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVUP_FIELD                     _MK_FIELD_CONST(0x1f, EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVUP_SHIFT)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVUP_RANGE                     28:24
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVUP_WOFFSET                   0x0
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVUP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_DRVUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(31)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_SHIFT)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_RANGE                  31:31
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_WOFFSET                        0x0
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_INIT_ENUM                      DISABLED
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_DQS_STR_PULL_CTRL_0_STRPULL_OVERRIDE_ENABLED                        _MK_ENUM_CONST(1)


// Register EMC_FBIO_SPARE_0  
#define EMC_FBIO_SPARE_0                        _MK_ADDR_CONST(0x100)
#define EMC_FBIO_SPARE_0_SECURE                         0x0
#define EMC_FBIO_SPARE_0_WORD_COUNT                     0x1
#define EMC_FBIO_SPARE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_FBIO_SPARE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_FBIO_SPARE_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_FBIO_SPARE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_FIELD                 _MK_FIELD_CONST(0xff, EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_RANGE                 31:24
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_WOFFSET                       0x0
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_FIELD                 _MK_FIELD_CONST(0xff, EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_RANGE                 23:16
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_WOFFSET                       0x0
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_FIELD                 _MK_FIELD_CONST(0xff, EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_RANGE                 15:8
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_WOFFSET                       0x0
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_FIELD                 _MK_FIELD_CONST(0xff, EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_RANGE                 7:0
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_WOFFSET                       0x0
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)


// Register EMC_FBIO_CFG5_0  
#define EMC_FBIO_CFG5_0                 _MK_ADDR_CONST(0x104)
#define EMC_FBIO_CFG5_0_SECURE                  0x0
#define EMC_FBIO_CFG5_0_WORD_COUNT                      0x1
#define EMC_FBIO_CFG5_0_RESET_VAL                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_RESET_MASK                      _MK_MASK_CONST(0xf78f)
#define EMC_FBIO_CFG5_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xf78f)
#define EMC_FBIO_CFG5_0_READ_MASK                       _MK_MASK_CONST(0xf78f)
#define EMC_FBIO_CFG5_0_WRITE_MASK                      _MK_MASK_CONST(0xf78f)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_FIELD                 _MK_FIELD_CONST(0x3, EMC_FBIO_CFG5_0_DRAM_TYPE_SHIFT)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_RANGE                 1:0
#define EMC_FBIO_CFG5_0_DRAM_TYPE_WOFFSET                       0x0
#define EMC_FBIO_CFG5_0_DRAM_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_INIT_ENUM                     DDR1
#define EMC_FBIO_CFG5_0_DRAM_TYPE_DDR3                  _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_DDR1                  _MK_ENUM_CONST(1)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_LPDDR2                        _MK_ENUM_CONST(2)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_DDR2                  _MK_ENUM_CONST(3)

#define EMC_FBIO_CFG5_0_DRAM_BURST_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_FBIO_CFG5_0_DRAM_BURST_FIELD                        _MK_FIELD_CONST(0x3, EMC_FBIO_CFG5_0_DRAM_BURST_SHIFT)
#define EMC_FBIO_CFG5_0_DRAM_BURST_RANGE                        3:2
#define EMC_FBIO_CFG5_0_DRAM_BURST_WOFFSET                      0x0
#define EMC_FBIO_CFG5_0_DRAM_BURST_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DRAM_BURST_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_FBIO_CFG5_0_DRAM_BURST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DRAM_BURST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_FBIO_CFG5_0_DRAM_BURST_INIT_ENUM                    BURST4
#define EMC_FBIO_CFG5_0_DRAM_BURST_BURST4                       _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DRAM_BURST_BURST8                       _MK_ENUM_CONST(1)
#define EMC_FBIO_CFG5_0_DRAM_BURST_ON_THE_FLY                   _MK_ENUM_CONST(2)
#define EMC_FBIO_CFG5_0_DRAM_BURST_RESERVED                     _MK_ENUM_CONST(3)

#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_SHIFT                  _MK_SHIFT_CONST(7)
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_FIELD                  _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_SHIFT)
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_RANGE                  7:7
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_WOFFSET                        0x0
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_INIT_ENUM                      DISABLED
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DIFFERENTIAL_DQS_ENABLED                        _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_CTT_TERMINATION_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_FIELD                   _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_CTT_TERMINATION_SHIFT)
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_RANGE                   8:8
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_WOFFSET                 0x0
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_INIT_ENUM                       DISABLED
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_CTT_TERMINATION_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_DQS_PULLD_SHIFT                 _MK_SHIFT_CONST(9)
#define EMC_FBIO_CFG5_0_DQS_PULLD_FIELD                 _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_DQS_PULLD_SHIFT)
#define EMC_FBIO_CFG5_0_DQS_PULLD_RANGE                 9:9
#define EMC_FBIO_CFG5_0_DQS_PULLD_WOFFSET                       0x0
#define EMC_FBIO_CFG5_0_DQS_PULLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DQS_PULLD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DQS_PULLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DQS_PULLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DQS_PULLD_INIT_ENUM                     DISABLED
#define EMC_FBIO_CFG5_0_DQS_PULLD_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DQS_PULLD_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_SHIFT                        _MK_SHIFT_CONST(10)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_FIELD                        _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_SHIFT)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_RANGE                        10:10
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_WOFFSET                      0x0
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_INIT_ENUM                    DISABLED
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_FIELD                     _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_CMD_2T_TIMING_SHIFT)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_RANGE                     12:12
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_WOFFSET                   0x0
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_INIT_ENUM                 DISABLED
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_SHIFT                  _MK_SHIFT_CONST(13)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_FIELD                  _MK_FIELD_CONST(0x7, EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_SHIFT)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_RANGE                  15:13
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_WOFFSET                        0x0
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_INIT_ENUM                      NORMAL
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_NORMAL                 _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_ALWAYS_ON                      _MK_ENUM_CONST(1)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_INTERNAL_LPBK                  _MK_ENUM_CONST(2)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_PULSE_INT                      _MK_ENUM_CONST(3)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_PULSE_EXT                      _MK_ENUM_CONST(4)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_RESERVED                       _MK_ENUM_CONST(5)


// Register EMC_FBIO_WRPTR_EQ_2_0  
#define EMC_FBIO_WRPTR_EQ_2_0                   _MK_ADDR_CONST(0x108)
#define EMC_FBIO_WRPTR_EQ_2_0_SECURE                    0x0
#define EMC_FBIO_WRPTR_EQ_2_0_WORD_COUNT                        0x1
#define EMC_FBIO_WRPTR_EQ_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_FBIO_WRPTR_EQ_2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_WRPTR_EQ_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_WRPTR_EQ_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_WRPTR_EQ_2_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define EMC_FBIO_WRPTR_EQ_2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_WRPTR_EQ_2_0_FB_WRPTR_EQ_2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_FBIO_WRPTR_EQ_2_0_FB_WRPTR_EQ_2_FIELD                       _MK_FIELD_CONST(0xf, EMC_FBIO_WRPTR_EQ_2_0_FB_WRPTR_EQ_2_SHIFT)
#define EMC_FBIO_WRPTR_EQ_2_0_FB_WRPTR_EQ_2_RANGE                       3:0
#define EMC_FBIO_WRPTR_EQ_2_0_FB_WRPTR_EQ_2_WOFFSET                     0x0
#define EMC_FBIO_WRPTR_EQ_2_0_FB_WRPTR_EQ_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_WRPTR_EQ_2_0_FB_WRPTR_EQ_2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_WRPTR_EQ_2_0_FB_WRPTR_EQ_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_WRPTR_EQ_2_0_FB_WRPTR_EQ_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 268 [0x10c] 

// Reserved address 272 [0x110] 

// Register EMC_FBIO_CFG6_0  
#define EMC_FBIO_CFG6_0                 _MK_ADDR_CONST(0x114)
#define EMC_FBIO_CFG6_0_SECURE                  0x0
#define EMC_FBIO_CFG6_0_WORD_COUNT                      0x1
#define EMC_FBIO_CFG6_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define EMC_FBIO_CFG6_0_RESET_MASK                      _MK_MASK_CONST(0x7)
#define EMC_FBIO_CFG6_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x2)
#define EMC_FBIO_CFG6_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x7)
#define EMC_FBIO_CFG6_0_READ_MASK                       _MK_MASK_CONST(0x7)
#define EMC_FBIO_CFG6_0_WRITE_MASK                      _MK_MASK_CONST(0x7)
#define EMC_FBIO_CFG6_0_CFG_QUSE_LATE_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_FBIO_CFG6_0_CFG_QUSE_LATE_FIELD                     _MK_FIELD_CONST(0x7, EMC_FBIO_CFG6_0_CFG_QUSE_LATE_SHIFT)
#define EMC_FBIO_CFG6_0_CFG_QUSE_LATE_RANGE                     2:0
#define EMC_FBIO_CFG6_0_CFG_QUSE_LATE_WOFFSET                   0x0
#define EMC_FBIO_CFG6_0_CFG_QUSE_LATE_DEFAULT                   _MK_MASK_CONST(0x2)
#define EMC_FBIO_CFG6_0_CFG_QUSE_LATE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_FBIO_CFG6_0_CFG_QUSE_LATE_SW_DEFAULT                        _MK_MASK_CONST(0x2)
#define EMC_FBIO_CFG6_0_CFG_QUSE_LATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7)


// Reserved address 280 [0x118] 

// Reserved address 284 [0x11c] 

// Register EMC_CFG_RSV_0  
#define EMC_CFG_RSV_0                   _MK_ADDR_CONST(0x120)
#define EMC_CFG_RSV_0_SECURE                    0x0
#define EMC_CFG_RSV_0_WORD_COUNT                        0x1
#define EMC_CFG_RSV_0_RESET_VAL                         _MK_MASK_CONST(0xff00ff00)
#define EMC_CFG_RSV_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_CFG_RSV_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0xff00ff00)
#define EMC_CFG_RSV_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_CFG_RSV_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_CFG_RSV_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_FIELD                  _MK_FIELD_CONST(0xff, EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_SHIFT)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_RANGE                  7:0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_WOFFSET                        0x0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_FIELD                  _MK_FIELD_CONST(0xff, EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_SHIFT)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_RANGE                  15:8
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_WOFFSET                        0x0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_DEFAULT                        _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_FIELD                  _MK_FIELD_CONST(0xff, EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_SHIFT)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_RANGE                  23:16
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_WOFFSET                        0x0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_FIELD                  _MK_FIELD_CONST(0xff, EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_SHIFT)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_RANGE                  31:24
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_WOFFSET                        0x0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_DEFAULT                        _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)


// Reserved address 292 [0x124] 

// Reserved address 296 [0x128] 

// Reserved address 300 [0x12c] 

// Reserved address 304 [0x130] 

// Reserved address 308 [0x134] 

// Reserved address 312 [0x138] 

// Reserved address 316 [0x13c] 

// Register EMC_CLKEN_OVERRIDE_0  
#define EMC_CLKEN_OVERRIDE_0                    _MK_ADDR_CONST(0x140)
#define EMC_CLKEN_OVERRIDE_0_SECURE                     0x0
#define EMC_CLKEN_OVERRIDE_0_WORD_COUNT                         0x1
#define EMC_CLKEN_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0x4e)
#define EMC_CLKEN_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x4e)
#define EMC_CLKEN_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0x4e)
#define EMC_CLKEN_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0x4e)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_FIELD                       _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_RANGE                       1:1
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_WOFFSET                     0x0
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_INIT_ENUM                   CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_CLK_GATED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_ENABLE                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_SHIFT                      _MK_SHIFT_CONST(2)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_FIELD                      _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_RANGE                      2:2
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_WOFFSET                    0x0
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_INIT_ENUM                  CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_CLK_GATED                  _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_CLK_ALWAYS_ON                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_ENABLE                     _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_RANGE                 3:3
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_WOFFSET                       0x0
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_SHIFT                      _MK_SHIFT_CONST(6)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_FIELD                      _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_RANGE                      6:6
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_WOFFSET                    0x0
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_INIT_ENUM                  CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_CLK_GATED                  _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_CLK_ALWAYS_ON                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_ENABLE                     _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_ENABLED                    _MK_ENUM_CONST(1)

#define NV_MC_EMEM_DFIFO_DEPTH  3
#define NV_MC_IMEM_DFIFO_DEPTH  5
#define NV_MC_EMEM_APFIFO_DEPTH 4
#define NV_MC_ARB_EMEM_REGLEVEL 3
#define NV_MC_EMEM_REQ_ID_WIDEREQ       8
#define NV_MC_EMEM_RDI_ID_WIDERDI       8
#define NV_MC_EMEM_REQ_ID_ILLEGALACC    7
#define NV_MC_EMEM_RDI_ID_ILLEGALACC    7
#define NV_MC_EMEM_REQ_ID_LLRAWDECR     6
#define NV_MC_EMEM_RDI_ID_LLRAWDECR     6
#define NV_MC_EMEM_REQ_ID_APCIGNORE     5
#define NV_MC_EMEM_RDI_ID_APCIGNORE     5

// Packet MC2EMC
#define MC2EMC_SIZE 193

#define MC2EMC_WDO_SHIFT                        _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_SHIFT)
#define MC2EMC_WDO_RANGE                        _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_ROW                  0

#define MC2EMC_WDO_0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_0_SHIFT)
#define MC2EMC_WDO_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_ROW                        0

#define MC2EMC_WDO_1_SHIFT                      _MK_SHIFT_CONST(32)
#define MC2EMC_WDO_1_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_1_SHIFT)
#define MC2EMC_WDO_1_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define MC2EMC_WDO_1_ROW                        0

#define MC2EMC_WDO_2_SHIFT                      _MK_SHIFT_CONST(64)
#define MC2EMC_WDO_2_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_2_SHIFT)
#define MC2EMC_WDO_2_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define MC2EMC_WDO_2_ROW                        0

#define MC2EMC_WDO_3_SHIFT                      _MK_SHIFT_CONST(96)
#define MC2EMC_WDO_3_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_3_SHIFT)
#define MC2EMC_WDO_3_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define MC2EMC_WDO_3_ROW                        0

#define MC2EMC_BE_SHIFT                 _MK_SHIFT_CONST(128)
#define MC2EMC_BE_FIELD                 _MK_FIELD_CONST(0xffff, MC2EMC_BE_SHIFT)
#define MC2EMC_BE_RANGE                 _MK_SHIFT_CONST(143):_MK_SHIFT_CONST(128)
#define MC2EMC_BE_ROW                   0

#define MC2EMC_DEV_SHIFT                        _MK_SHIFT_CONST(144)
#define MC2EMC_DEV_FIELD                        _MK_FIELD_CONST(0x1, MC2EMC_DEV_SHIFT)
#define MC2EMC_DEV_RANGE                        _MK_SHIFT_CONST(144):_MK_SHIFT_CONST(144)
#define MC2EMC_DEV_ROW                  0

#define MC2EMC_BANK_SHIFT                       _MK_SHIFT_CONST(145)
#define MC2EMC_BANK_FIELD                       _MK_FIELD_CONST(0x7, MC2EMC_BANK_SHIFT)
#define MC2EMC_BANK_RANGE                       _MK_SHIFT_CONST(147):_MK_SHIFT_CONST(145)
#define MC2EMC_BANK_ROW                 0

#define MC2EMC_ROW_SHIFT                        _MK_SHIFT_CONST(148)
#define MC2EMC_ROW_FIELD                        _MK_FIELD_CONST(0xffff, MC2EMC_ROW_SHIFT)
#define MC2EMC_ROW_RANGE                        _MK_SHIFT_CONST(163):_MK_SHIFT_CONST(148)
#define MC2EMC_ROW_ROW                  0

#define MC2EMC_COL_SHIFT                        _MK_SHIFT_CONST(164)
#define MC2EMC_COL_FIELD                        _MK_FIELD_CONST(0x7ff, MC2EMC_COL_SHIFT)
#define MC2EMC_COL_RANGE                        _MK_SHIFT_CONST(174):_MK_SHIFT_CONST(164)
#define MC2EMC_COL_ROW                  0

#define MC2EMC_REQ_ID_SHIFT                     _MK_SHIFT_CONST(175)
#define MC2EMC_REQ_ID_FIELD                     _MK_FIELD_CONST(0x1ff, MC2EMC_REQ_ID_SHIFT)
#define MC2EMC_REQ_ID_RANGE                     _MK_SHIFT_CONST(183):_MK_SHIFT_CONST(175)
#define MC2EMC_REQ_ID_ROW                       0

#define MC2EMC_AP_SHIFT                 _MK_SHIFT_CONST(184)
#define MC2EMC_AP_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_AP_SHIFT)
#define MC2EMC_AP_RANGE                 _MK_SHIFT_CONST(184):_MK_SHIFT_CONST(184)
#define MC2EMC_AP_ROW                   0

#define MC2EMC_WE_SHIFT                 _MK_SHIFT_CONST(185)
#define MC2EMC_WE_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_WE_SHIFT)
#define MC2EMC_WE_RANGE                 _MK_SHIFT_CONST(185):_MK_SHIFT_CONST(185)
#define MC2EMC_WE_ROW                   0

#define MC2EMC_TAG_SHIFT                        _MK_SHIFT_CONST(186)
#define MC2EMC_TAG_FIELD                        _MK_FIELD_CONST(0x7f, MC2EMC_TAG_SHIFT)
#define MC2EMC_TAG_RANGE                        _MK_SHIFT_CONST(192):_MK_SHIFT_CONST(186)
#define MC2EMC_TAG_ROW                  0


// Packet EMC2MC
#define EMC2MC_SIZE 137

#define EMC2MC_RDI_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_FIELD                        _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_SHIFT)
#define EMC2MC_RDI_RANGE                        _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_ROW                  0

#define EMC2MC_RDI_0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_0_SHIFT)
#define EMC2MC_RDI_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_ROW                        0

#define EMC2MC_RDI_1_SHIFT                      _MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_1_SHIFT)
#define EMC2MC_RDI_1_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_ROW                        0

#define EMC2MC_RDI_2_SHIFT                      _MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_2_SHIFT)
#define EMC2MC_RDI_2_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_ROW                        0

#define EMC2MC_RDI_3_SHIFT                      _MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_3_SHIFT)
#define EMC2MC_RDI_3_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_ROW                        0

#define EMC2MC_RDI_ID_SHIFT                     _MK_SHIFT_CONST(128)
#define EMC2MC_RDI_ID_FIELD                     _MK_FIELD_CONST(0x1ff, EMC2MC_RDI_ID_SHIFT)
#define EMC2MC_RDI_ID_RANGE                     _MK_SHIFT_CONST(136):_MK_SHIFT_CONST(128)
#define EMC2MC_RDI_ID_ROW                       0


// Packet MC2EMC_LL
#define MC2EMC_LL_SIZE 39

#define MC2EMC_LL_DEV_SHIFT                     _MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_FIELD                     _MK_FIELD_CONST(0x1, MC2EMC_LL_DEV_SHIFT)
#define MC2EMC_LL_DEV_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_ROW                       0

#define MC2EMC_LL_BANK_SHIFT                    _MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_FIELD                    _MK_FIELD_CONST(0x7, MC2EMC_LL_BANK_SHIFT)
#define MC2EMC_LL_BANK_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_ROW                      0

#define MC2EMC_LL_ROW_SHIFT                     _MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_FIELD                     _MK_FIELD_CONST(0xffff, MC2EMC_LL_ROW_SHIFT)
#define MC2EMC_LL_ROW_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_ROW                       0

#define MC2EMC_LL_COL_SHIFT                     _MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_FIELD                     _MK_FIELD_CONST(0x7ff, MC2EMC_LL_COL_SHIFT)
#define MC2EMC_LL_COL_RANGE                     _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_ROW                       0

#define MC2EMC_LL_TAG_SHIFT                     _MK_SHIFT_CONST(31)
#define MC2EMC_LL_TAG_FIELD                     _MK_FIELD_CONST(0x7f, MC2EMC_LL_TAG_SHIFT)
#define MC2EMC_LL_TAG_RANGE                     _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(31)
#define MC2EMC_LL_TAG_ROW                       0

#define MC2EMC_LL_DOUBLEREQ_SHIFT                       _MK_SHIFT_CONST(38)
#define MC2EMC_LL_DOUBLEREQ_FIELD                       _MK_FIELD_CONST(0x1, MC2EMC_LL_DOUBLEREQ_SHIFT)
#define MC2EMC_LL_DOUBLEREQ_RANGE                       _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define MC2EMC_LL_DOUBLEREQ_ROW                 0


// Packet EMC2MC_LL
#define EMC2MC_LL_SIZE 128

#define EMC2MC_LL_RDI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC2MC_LL_RDI_SHIFT)
#define EMC2MC_LL_RDI_RANGE                     _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_ROW                       0


// Packet CMC2MC_AXI_A
#define CMC2MC_AXI_A_SIZE 63

#define CMC2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_A_AADDR_SHIFT)
#define CMC2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_ROW                  0

#define CMC2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_A_AID_SHIFT)
#define CMC2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_ROW                    0

#define CMC2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ALEN_SHIFT)
#define CMC2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_ROW                   0
#define CMC2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define CMC2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define CMC2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define CMC2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define CMC2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_ASIZE_SHIFT)
#define CMC2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_ROW                  0
#define CMC2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define CMC2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ABURST_SHIFT)
#define CMC2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_ROW                 0
#define CMC2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ALOCK_SHIFT)
#define CMC2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_ROW                  0
#define CMC2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ACACHE_SHIFT)
#define CMC2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_ROW                 0
#define CMC2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_APROT_SHIFT)
#define CMC2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_ROW                  0
#define CMC2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet CMC2MC_AXI_W
#define CMC2MC_AXI_W_SIZE 86

#define CMC2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_W_WDATA_SHIFT)
#define CMC2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_ROW                  0

#define CMC2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_W_WID_SHIFT)
#define CMC2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_ROW                    0

#define CMC2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xff, CMC2MC_AXI_W_WSTRB_SHIFT)
#define CMC2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_ROW                  0

#define CMC2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_W_WLAST_SHIFT)
#define CMC2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_ROW                  0
#define CMC2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet CMC2MC_AXI_B
#define CMC2MC_AXI_B_SIZE 15

#define CMC2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_B_BID_SHIFT)
#define CMC2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_ROW                    0

#define CMC2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_B_BRESP_SHIFT)
#define CMC2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_ROW                  0
#define CMC2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet CMC2MC_AXI_R
#define CMC2MC_AXI_R_SIZE 80

#define CMC2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_R_RDATA_SHIFT)
#define CMC2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_ROW                  0

#define CMC2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_R_RID_SHIFT)
#define CMC2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_ROW                    0

#define CMC2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_R_RRESP_SHIFT)
#define CMC2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_ROW                  0
#define CMC2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define CMC2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_R_RLAST_SHIFT)
#define CMC2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_ROW                  0
#define CMC2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_A
#define MSELECT2MC_AXI_A_SIZE 63

#define MSELECT2MC_AXI_A_AADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_A_AADDR_SHIFT)
#define MSELECT2MC_AXI_A_AADDR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_ROW                      0

#define MSELECT2MC_AXI_A_AID_SHIFT                      _MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_A_AID_SHIFT)
#define MSELECT2MC_AXI_A_AID_RANGE                      _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_ROW                        0

#define MSELECT2MC_AXI_A_ALEN_SHIFT                     _MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ALEN_SHIFT)
#define MSELECT2MC_AXI_A_ALEN_RANGE                     _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_ROW                       0
#define MSELECT2MC_AXI_A_ALEN_ONEDATA                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALEN_TWODATA                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALEN_THREEDATA                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALEN_FOURDATA                  _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ALEN_FIVEDATA                  _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ALEN_SIXDATA                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ALEN_SEVENDATA                 _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ALEN_EIGHTDATA                 _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ALEN_NINEDATA                  _MK_ENUM_CONST(8)
#define MSELECT2MC_AXI_A_ALEN_TENDATA                   _MK_ENUM_CONST(9)
#define MSELECT2MC_AXI_A_ALEN_ELEVENDATA                        _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ALEN_TWELVEDATA                        _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ALEN_THIRTEENDATA                      _MK_ENUM_CONST(12)
#define MSELECT2MC_AXI_A_ALEN_FOURTEENDATA                      _MK_ENUM_CONST(13)
#define MSELECT2MC_AXI_A_ALEN_FIFTHTEENDATA                     _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ALEN_SIXTEENDATA                       _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_ASIZE_SHIFT                    _MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_ASIZE_SHIFT)
#define MSELECT2MC_AXI_A_ASIZE_RANGE                    _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_ROW                      0
#define MSELECT2MC_AXI_A_ASIZE_ONEBYTE                  _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ASIZE_TWOBYTES                 _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ASIZE_FOURBYTES                        _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ASIZE_EIGHTBYTES                       _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ASIZE_SIXTEENBYTES                     _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ASIZE_THIRTYTWOBYTES                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ASIZE_SIXTYFOURBYTES                   _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                       _MK_ENUM_CONST(7)

#define MSELECT2MC_AXI_A_ABURST_SHIFT                   _MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_FIELD                   _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ABURST_SHIFT)
#define MSELECT2MC_AXI_A_ABURST_RANGE                   _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_ROW                     0
#define MSELECT2MC_AXI_A_ABURST_FIXED                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ABURST_INCR                    _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ABURST_WRAP                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ABURST_RSVD                    _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ALOCK_SHIFT                    _MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ALOCK_SHIFT)
#define MSELECT2MC_AXI_A_ALOCK_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_ROW                      0
#define MSELECT2MC_AXI_A_ALOCK_NORMAL                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALOCK_EXCLUSIVE                        _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALOCK_LOCKED                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALOCK_RSVD                     _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ACACHE_SHIFT                   _MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_FIELD                   _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ACACHE_SHIFT)
#define MSELECT2MC_AXI_A_ACACHE_RANGE                   _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_ROW                     0
#define MSELECT2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                      _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ACACHE_BUFFERABLE                      _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                      _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                       _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                   _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                      _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                       _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                  _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_APROT_SHIFT                    _MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_APROT_SHIFT)
#define MSELECT2MC_AXI_A_APROT_RANGE                    _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_ROW                      0
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_NORMAL                       _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_NORMAL                       _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(7)


// Packet MSELECT2MC_AXI_W
#define MSELECT2MC_AXI_W_SIZE 86

#define MSELECT2MC_AXI_W_WDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_W_WDATA_SHIFT)
#define MSELECT2MC_AXI_W_WDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_ROW                      0

#define MSELECT2MC_AXI_W_WID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_W_WID_SHIFT)
#define MSELECT2MC_AXI_W_WID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_ROW                        0

#define MSELECT2MC_AXI_W_WSTRB_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_FIELD                    _MK_FIELD_CONST(0xff, MSELECT2MC_AXI_W_WSTRB_SHIFT)
#define MSELECT2MC_AXI_W_WSTRB_RANGE                    _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_ROW                      0

#define MSELECT2MC_AXI_W_WLAST_SHIFT                    _MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_W_WLAST_SHIFT)
#define MSELECT2MC_AXI_W_WLAST_RANGE                    _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_ROW                      0
#define MSELECT2MC_AXI_W_WLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_W_WLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_B
#define MSELECT2MC_AXI_B_SIZE 15

#define MSELECT2MC_AXI_B_BID_SHIFT                      _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_B_BID_SHIFT)
#define MSELECT2MC_AXI_B_BID_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_ROW                        0

#define MSELECT2MC_AXI_B_BRESP_SHIFT                    _MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_B_BRESP_SHIFT)
#define MSELECT2MC_AXI_B_BRESP_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_ROW                      0
#define MSELECT2MC_AXI_B_BRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_B_BRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_B_BRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_B_BRESP_DECERR                   _MK_ENUM_CONST(3)


// Packet MSELECT2MC_AXI_R
#define MSELECT2MC_AXI_R_SIZE 80

#define MSELECT2MC_AXI_R_RDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_R_RDATA_SHIFT)
#define MSELECT2MC_AXI_R_RDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_ROW                      0

#define MSELECT2MC_AXI_R_RID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_R_RID_SHIFT)
#define MSELECT2MC_AXI_R_RID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_ROW                        0

#define MSELECT2MC_AXI_R_RRESP_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_R_RRESP_SHIFT)
#define MSELECT2MC_AXI_R_RRESP_RANGE                    _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_ROW                      0
#define MSELECT2MC_AXI_R_RRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_R_RRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_R_RRESP_DECERR                   _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_R_RLAST_SHIFT                    _MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_R_RLAST_SHIFT)
#define MSELECT2MC_AXI_R_RLAST_RANGE                    _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_ROW                      0
#define MSELECT2MC_AXI_R_RLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_A
#define AXI2MC_AXI_A_SIZE 63

#define AXI2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_A_AADDR_SHIFT)
#define AXI2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_ROW                  0

#define AXI2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_A_AID_SHIFT)
#define AXI2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_ROW                    0

#define AXI2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ALEN_SHIFT)
#define AXI2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_ROW                   0
#define AXI2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define AXI2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define AXI2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define AXI2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define AXI2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_ASIZE_SHIFT)
#define AXI2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_ROW                  0
#define AXI2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define AXI2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ABURST_SHIFT)
#define AXI2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_ROW                 0
#define AXI2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ALOCK_SHIFT)
#define AXI2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_ROW                  0
#define AXI2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ACACHE_SHIFT)
#define AXI2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_ROW                 0
#define AXI2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_APROT_SHIFT)
#define AXI2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_ROW                  0
#define AXI2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet AXI2MC_AXI_W
#define AXI2MC_AXI_W_SIZE 302

#define AXI2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WDATA_SHIFT)
#define AXI2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_ROW                  0

#define AXI2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_W_WID_SHIFT)
#define AXI2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_ROW                    0

#define AXI2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WSTRB_SHIFT)
#define AXI2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(300):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_ROW                  0

#define AXI2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_W_WLAST_SHIFT)
#define AXI2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(301):_MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_ROW                  0
#define AXI2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_B
#define AXI2MC_AXI_B_SIZE 15

#define AXI2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_B_BID_SHIFT)
#define AXI2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_ROW                    0

#define AXI2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_B_BRESP_SHIFT)
#define AXI2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_ROW                  0
#define AXI2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet AXI2MC_AXI_R
#define AXI2MC_AXI_R_SIZE 272

#define AXI2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_R_RDATA_SHIFT)
#define AXI2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_ROW                  0

#define AXI2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_R_RID_SHIFT)
#define AXI2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_ROW                    0

#define AXI2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_R_RRESP_SHIFT)
#define AXI2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(270):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_ROW                  0
#define AXI2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define AXI2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_R_RLAST_SHIFT)
#define AXI2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(271):_MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_ROW                  0
#define AXI2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MC_AXI_RWREQ
#define MC_AXI_RWREQ_SIZE 114

#define MC_AXI_RWREQ_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_AADDR_SHIFT)
#define MC_AXI_RWREQ_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_ROW                  0

#define MC_AXI_RWREQ_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_FIELD                  _MK_FIELD_CONST(0x1fff, MC_AXI_RWREQ_AID_SHIFT)
#define MC_AXI_RWREQ_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_ROW                    0

#define MC_AXI_RWREQ_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_FIELD                 _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ALEN_SHIFT)
#define MC_AXI_RWREQ_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_ROW                   0

#define MC_AXI_RWREQ_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_ROW                  2

#define MC_AXI_RWREQ_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_FIELD                       _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ABURST_SHIFT)
#define MC_AXI_RWREQ_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_ROW                 0
#define MC_AXI_RWREQ_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define MC_AXI_RWREQ_ABURST_INCR                        _MK_ENUM_CONST(1)
#define MC_AXI_RWREQ_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define MC_AXI_RWREQ_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define MC_AXI_RWREQ_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ALOCK_SHIFT)
#define MC_AXI_RWREQ_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_ROW                  0

#define MC_AXI_RWREQ_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACACHE_SHIFT)
#define MC_AXI_RWREQ_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_ROW                 0

#define MC_AXI_RWREQ_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_APROT_SHIFT)
#define MC_AXI_RWREQ_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_ROW                  0

#define MC_AXI_RWREQ_ASB_SHIFT                  _MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_FIELD                  _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ASB_SHIFT)
#define MC_AXI_RWREQ_ASB_RANGE                  _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_ROW                    0

#define MC_AXI_RWREQ_ARW_SHIFT                  _MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_FIELD                  _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ARW_SHIFT)
#define MC_AXI_RWREQ_ARW_RANGE                  _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_ROW                    0

#define MC_AXI_RWREQ_ACT_AADDR_SHIFT                    _MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_ACT_AADDR_SHIFT)
#define MC_AXI_RWREQ_ACT_AADDR_RANGE                    _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_ROW                      0

#define MC_AXI_RWREQ_ACT_ALEN_SHIFT                     _MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACT_ALEN_SHIFT)
#define MC_AXI_RWREQ_ACT_ALEN_RANGE                     _MK_SHIFT_CONST(101):_MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_ROW                       0

#define MC_AXI_RWREQ_ACT_ASIZE_SHIFT                    _MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ACT_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ACT_ASIZE_RANGE                    _MK_SHIFT_CONST(104):_MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_ROW                      0

#define MC_AXI_RWREQ_DOUBLEREQ_SHIFT                    _MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_FIELD                    _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_DOUBLEREQ_SHIFT)
#define MC_AXI_RWREQ_DOUBLEREQ_RANGE                    _MK_SHIFT_CONST(105):_MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_ROW                      0

#define MC_AXI_RWREQ_ILLEGALACC_SHIFT                   _MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_FIELD                   _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ILLEGALACC_SHIFT)
#define MC_AXI_RWREQ_ILLEGALACC_RANGE                   _MK_SHIFT_CONST(106):_MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_ROW                     0

#define MC_AXI_RWREQ_TAG_SHIFT                  _MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_FIELD                  _MK_FIELD_CONST(0x7f, MC_AXI_RWREQ_TAG_SHIFT)
#define MC_AXI_RWREQ_TAG_RANGE                  _MK_SHIFT_CONST(113):_MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_ROW                    0


// Packet CSR_C2MC_RESET
#define CSR_C2MC_RESET_SIZE 1

#define CSR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_RESET_RSTN_SHIFT)
#define CSR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_ROW                 0


// Packet CSR_C2MC_REQ
#define CSR_C2MC_REQ_SIZE 32

#define CSR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_REQ_ADR_SHIFT)
#define CSR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_ROW                    0


// Packet CSR_C2MC_SIZE
#define CSR_C2MC_SIZE_SIZE 1

#define CSR_C2MC_SIZE_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_FIELD                        _MK_FIELD_CONST(0x1, CSR_C2MC_SIZE_SIZE_SHIFT)
#define CSR_C2MC_SIZE_SIZE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_ROW                  0


// Packet CSR_C2MC_SECURE
#define CSR_C2MC_SECURE_SIZE 1

#define CSR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSR_C2MC_SECURE_SECURE_SHIFT)
#define CSR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_ROW                      0


// Packet CSR_C2MC_TAG
#define CSR_C2MC_TAG_SIZE 7

#define CSR_C2MC_TAG_TAG_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_FIELD                  _MK_FIELD_CONST(0x7f, CSR_C2MC_TAG_TAG_SHIFT)
#define CSR_C2MC_TAG_TAG_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_ROW                    0


// Packet CSR_C2MC_BP_REQ
#define CSR_C2MC_BP_REQ_SIZE 48

#define CSR_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0xffffffff, CSR_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSR_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSR_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(32)
#define CSR_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSR_C2MC_BP_REQ_PITCH_SHIFT)
#define CSR_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define CSR_C2MC_BP_REQ_PITCH_ROW                       0


// Packet CSR_C2MC_ADRXY
#define CSR_C2MC_ADRXY_SIZE 30

#define CSR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSR_C2MC_ADRXY_OFFX_SHIFT)
#define CSR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_ROW                 0

#define CSR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSR_C2MC_ADRXY_OFFY_SHIFT)
#define CSR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSR_C2MC_TILE
#define CSR_C2MC_TILE_SIZE 33

#define CSR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CSR_C2MC_TILE_LINADR_SHIFT)
#define CSR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_ROW                        0

#define CSR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CSR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_TILE_TMODE_SHIFT)
#define CSR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CSR_C2MC_TILE_TMODE_ROW                 0
#define CSR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CSR_C2MC_RDI
#define CSR_C2MC_RDI_SIZE 256

#define CSR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_RDI_RDI_SHIFT)
#define CSR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_ROW                    0


// Packet CSR_C2MC_HP
#define CSR_C2MC_HP_SIZE 38

#define CSR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_HP_HPTH_SHIFT)
#define CSR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_ROW                    0

#define CSR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CSR_C2MC_HP_HPTM_SHIFT)
#define CSR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_ROW                    0


// Packet CSR_C2MC_HYST
#define CSR_C2MC_HYST_SIZE 32

#define CSR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CSR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TM_SHIFT)
#define CSR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_ROW                      0

#define CSR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TH_SHIFT)
#define CSR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_ROW                      0

#define CSR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CSR_C2MC_HYST_HYST_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_ROW                       0

#define CSR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CSR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CSR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CSR_C2MC_HYST_HYST_EN_SHIFT)
#define CSR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CSW_C2MC_RESET
#define CSW_C2MC_RESET_SIZE 1

#define CSW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_RESET_RSTN_SHIFT)
#define CSW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_ROW                 0


// Packet CSW_C2MC_REQ
#define CSW_C2MC_REQ_SIZE 321

#define CSW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_ADR_SHIFT)
#define CSW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_ROW                    0

#define CSW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_BE_SHIFT)
#define CSW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_ROW                     0

#define CSW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_WDO_SHIFT)
#define CSW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_ROW                    0

#define CSW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_TAG_SHIFT)
#define CSW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_ROW                    0


// Packet CSW_C2MC_SECURE
#define CSW_C2MC_SECURE_SIZE 1

#define CSW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSW_C2MC_SECURE_SECURE_SHIFT)
#define CSW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_ROW                      0


// Packet CSW_C2MC_BP_REQ
#define CSW_C2MC_BP_REQ_SIZE 337

#define CSW_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSW_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSW_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(32)
#define CSW_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSW_C2MC_BP_REQ_PITCH_SHIFT)
#define CSW_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define CSW_C2MC_BP_REQ_PITCH_ROW                       0

#define CSW_C2MC_BP_REQ_BE_SHIFT                        _MK_SHIFT_CONST(48)
#define CSW_C2MC_BP_REQ_BE_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_BE_SHIFT)
#define CSW_C2MC_BP_REQ_BE_RANGE                        _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(48)
#define CSW_C2MC_BP_REQ_BE_ROW                  0

#define CSW_C2MC_BP_REQ_WDO_SHIFT                       _MK_SHIFT_CONST(80)
#define CSW_C2MC_BP_REQ_WDO_FIELD                       _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_WDO_SHIFT)
#define CSW_C2MC_BP_REQ_WDO_RANGE                       _MK_SHIFT_CONST(335):_MK_SHIFT_CONST(80)
#define CSW_C2MC_BP_REQ_WDO_ROW                 0

#define CSW_C2MC_BP_REQ_TAG_SHIFT                       _MK_SHIFT_CONST(336)
#define CSW_C2MC_BP_REQ_TAG_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_BP_REQ_TAG_SHIFT)
#define CSW_C2MC_BP_REQ_TAG_RANGE                       _MK_SHIFT_CONST(336):_MK_SHIFT_CONST(336)
#define CSW_C2MC_BP_REQ_TAG_ROW                 0


// Packet CSW_C2MC_ADRXY
#define CSW_C2MC_ADRXY_SIZE 30

#define CSW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSW_C2MC_ADRXY_OFFX_SHIFT)
#define CSW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_ROW                 0

#define CSW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSW_C2MC_ADRXY_OFFY_SHIFT)
#define CSW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSW_C2MC_TILE
#define CSW_C2MC_TILE_SIZE 33

#define CSW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CSW_C2MC_TILE_LINADR_SHIFT)
#define CSW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_ROW                        0

#define CSW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CSW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_TILE_TMODE_SHIFT)
#define CSW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CSW_C2MC_TILE_TMODE_ROW                 0
#define CSW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CSW_C2MC_XDI
#define CSW_C2MC_XDI_SIZE 32

#define CSW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_XDI_XDI_SHIFT)
#define CSW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_ROW                    0


// Packet CSW_C2MC_HP
#define CSW_C2MC_HP_SIZE 32

#define CSW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HP_HPTH_SHIFT)
#define CSW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_ROW                    0


// Packet CSW_C2MC_WCOAL
#define CSW_C2MC_WCOAL_SIZE 32

#define CSW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CSW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CSW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CSW_C2MC_HYST
#define CSW_C2MC_HYST_SIZE 32

#define CSW_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HYST_HYST_SHIFT)
#define CSW_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_ROW                  0


// Packet CBR_C2MC_RESET
#define CBR_C2MC_RESET_SIZE 1

#define CBR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RESET_RSTN_SHIFT)
#define CBR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_ROW                 0


// Packet CBR_C2MC_REQP
#define CBR_C2MC_REQP_SIZE 263

#define CBR_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADR_SHIFT)
#define CBR_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_ROW                   0

#define CBR_C2MC_REQP_ADRU_SHIFT                        _MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRU_SHIFT)
#define CBR_C2MC_REQP_ADRU_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_ROW                  0

#define CBR_C2MC_REQP_ADRV_SHIFT                        _MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRV_SHIFT)
#define CBR_C2MC_REQP_ADRV_RANGE                        _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_ROW                  0

#define CBR_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LS_SHIFT)
#define CBR_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_ROW                    0

#define CBR_C2MC_REQP_LSUV_SHIFT                        _MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LSUV_SHIFT)
#define CBR_C2MC_REQP_LSUV_RANGE                        _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_ROW                  0

#define CBR_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_HS_SHIFT)
#define CBR_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_ROW                    0

#define CBR_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_VS_SHIFT)
#define CBR_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(223):_MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_ROW                    0

#define CBR_C2MC_REQP_DL_SHIFT                  _MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_DL_SHIFT)
#define CBR_C2MC_REQP_DL_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_ROW                    0

#define CBR_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_HD_SHIFT)
#define CBR_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_ROW                    0

#define CBR_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VD_SHIFT)
#define CBR_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(257):_MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_ROW                    0

#define CBR_C2MC_REQP_VX2_SHIFT                 _MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VX2_SHIFT)
#define CBR_C2MC_REQP_VX2_RANGE                 _MK_SHIFT_CONST(258):_MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_ROW                   0

#define CBR_C2MC_REQP_LP_SHIFT                  _MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_LP_SHIFT)
#define CBR_C2MC_REQP_LP_RANGE                  _MK_SHIFT_CONST(259):_MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_ROW                    0

#define CBR_C2MC_REQP_YUV_SHIFT                 _MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_REQP_YUV_SHIFT)
#define CBR_C2MC_REQP_YUV_RANGE                 _MK_SHIFT_CONST(262):_MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_ROW                   0


// Packet CBR_C2MC_SECURE
#define CBR_C2MC_SECURE_SIZE 1

#define CBR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_SECURE_SECURE_SHIFT)
#define CBR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_ROW                      0


// Packet CBR_C2MC_ADRXY
#define CBR_C2MC_ADRXY_SIZE 44

#define CBR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_ADRXY_OFFX_SHIFT)
#define CBR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_ROW                 0

#define CBR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFY_SHIFT)
#define CBR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_ROW                 0

#define CBR_C2MC_ADRXY_OFFYUV_SHIFT                     _MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_FIELD                     _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFYUV_SHIFT)
#define CBR_C2MC_ADRXY_OFFYUV_RANGE                     _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_ROW                       0


// Packet CBR_C2MC_TILE
#define CBR_C2MC_TILE_SIZE 98

#define CBR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CBR_C2MC_TILE_LINADR_SHIFT)
#define CBR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_ROW                        0

#define CBR_C2MC_TILE_LINADRU_SHIFT                     _MK_SHIFT_CONST(32)
#define CBR_C2MC_TILE_LINADRU_FIELD                     _MK_FIELD_CONST(0xffffffff, CBR_C2MC_TILE_LINADRU_SHIFT)
#define CBR_C2MC_TILE_LINADRU_RANGE                     _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_TILE_LINADRU_ROW                       0

#define CBR_C2MC_TILE_LINADRV_SHIFT                     _MK_SHIFT_CONST(64)
#define CBR_C2MC_TILE_LINADRV_FIELD                     _MK_FIELD_CONST(0xffffffff, CBR_C2MC_TILE_LINADRV_SHIFT)
#define CBR_C2MC_TILE_LINADRV_RANGE                     _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBR_C2MC_TILE_LINADRV_ROW                       0

#define CBR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(96)
#define CBR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODE_SHIFT)
#define CBR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(96):_MK_SHIFT_CONST(96)
#define CBR_C2MC_TILE_TMODE_ROW                 0
#define CBR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)

#define CBR_C2MC_TILE_TMODEUV_SHIFT                     _MK_SHIFT_CONST(97)
#define CBR_C2MC_TILE_TMODEUV_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODEUV_SHIFT)
#define CBR_C2MC_TILE_TMODEUV_RANGE                     _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(97)
#define CBR_C2MC_TILE_TMODEUV_ROW                       0
#define CBR_C2MC_TILE_TMODEUV_LINEAR                    _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODEUV_TILED                     _MK_ENUM_CONST(1)


// Packet CBR_C2MC_RDYP
#define CBR_C2MC_RDYP_SIZE 1

#define CBR_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_RDYP_RDYP_SHIFT)
#define CBR_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_ROW                  0


// Packet CBR_C2MC_OUTSTD
#define CBR_C2MC_OUTSTD_SIZE 1

#define CBR_C2MC_OUTSTD_OUTSTD_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_OUTSTD_OUTSTD_SHIFT)
#define CBR_C2MC_OUTSTD_OUTSTD_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_ROW                      0


// Packet CBR_C2MC_STOP
#define CBR_C2MC_STOP_SIZE 1

#define CBR_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_STOP_STOP_SHIFT)
#define CBR_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_ROW                  0


// Packet CBR_C2MC_RDI
#define CBR_C2MC_RDI_SIZE 262

#define CBR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_RDI_RDI_SHIFT)
#define CBR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_ROW                    0

#define CBR_C2MC_RDI_RDILST_SHIFT                       _MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RDI_RDILST_SHIFT)
#define CBR_C2MC_RDI_RDILST_RANGE                       _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_ROW                 0

#define CBR_C2MC_RDI_RDINB_SHIFT                        _MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_FIELD                        _MK_FIELD_CONST(0x1f, CBR_C2MC_RDI_RDINB_SHIFT)
#define CBR_C2MC_RDI_RDINB_RANGE                        _MK_SHIFT_CONST(261):_MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_ROW                  0


// Packet CBR_C2MC_DOREQ
#define CBR_C2MC_DOREQ_SIZE 64

#define CBR_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_ADR_SHIFT)
#define CBR_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_ROW                  0

#define CBR_C2MC_DOREQ_LS_SHIFT                 _MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_LS_SHIFT)
#define CBR_C2MC_DOREQ_LS_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_ROW                   0


// Packet CBR_C2MC_HP
#define CBR_C2MC_HP_SIZE 71

#define CBR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_HP_HPTH_SHIFT)
#define CBR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_ROW                    0

#define CBR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CBR_C2MC_HP_HPTM_SHIFT)
#define CBR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_ROW                    0

#define CBR_C2MC_HP_HPSOF_SHIFT                 _MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_HP_HPSOF_SHIFT)
#define CBR_C2MC_HP_HPSOF_RANGE                 _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_ROW                   0

#define CBR_C2MC_HP_HPCPW_SHIFT                 _MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_FIELD                 _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCPW_SHIFT)
#define CBR_C2MC_HP_HPCPW_RANGE                 _MK_SHIFT_CONST(54):_MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_ROW                   0

#define CBR_C2MC_HP_HPCBNPW_SHIFT                       _MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCBNPW_SHIFT)
#define CBR_C2MC_HP_HPCBNPW_RANGE                       _MK_SHIFT_CONST(70):_MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_ROW                 0


// Packet CBR_C2MC_HYST
#define CBR_C2MC_HYST_SIZE 32

#define CBR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TM_SHIFT)
#define CBR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_ROW                      0

#define CBR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TH_SHIFT)
#define CBR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_ROW                      0

#define CBR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CBR_C2MC_HYST_HYST_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_ROW                       0

#define CBR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_HYST_HYST_EN_SHIFT)
#define CBR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CBW_C2MC_RESET
#define CBW_C2MC_RESET_SIZE 1

#define CBW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_RESET_RSTN_SHIFT)
#define CBW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_ROW                 0


// Packet CBW_C2MC_REQP
#define CBW_C2MC_REQP_SIZE 134

#define CBW_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_ADR_SHIFT)
#define CBW_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_ROW                   0

#define CBW_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_LS_SHIFT)
#define CBW_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_ROW                    0

#define CBW_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_HS_SHIFT)
#define CBW_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_ROW                    0

#define CBW_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_VS_SHIFT)
#define CBW_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_ROW                    0

#define CBW_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_HD_SHIFT)
#define CBW_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(128):_MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_ROW                    0

#define CBW_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_VD_SHIFT)
#define CBW_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(129):_MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_ROW                    0

#define CBW_C2MC_REQP_BPP_SHIFT                 _MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_FIELD                 _MK_FIELD_CONST(0x3, CBW_C2MC_REQP_BPP_SHIFT)
#define CBW_C2MC_REQP_BPP_RANGE                 _MK_SHIFT_CONST(131):_MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_ROW                   0

#define CBW_C2MC_REQP_XY_SHIFT                  _MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_XY_SHIFT)
#define CBW_C2MC_REQP_XY_RANGE                  _MK_SHIFT_CONST(132):_MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_ROW                    0

#define CBW_C2MC_REQP_PK_SHIFT                  _MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_PK_SHIFT)
#define CBW_C2MC_REQP_PK_RANGE                  _MK_SHIFT_CONST(133):_MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_ROW                    0


// Packet CBW_C2MC_SECURE
#define CBW_C2MC_SECURE_SIZE 1

#define CBW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBW_C2MC_SECURE_SECURE_SHIFT)
#define CBW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_ROW                      0


// Packet CBW_C2MC_ADRXY
#define CBW_C2MC_ADRXY_SIZE 30

#define CBW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBW_C2MC_ADRXY_OFFX_SHIFT)
#define CBW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_ROW                 0

#define CBW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBW_C2MC_ADRXY_OFFY_SHIFT)
#define CBW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CBW_C2MC_TILE
#define CBW_C2MC_TILE_SIZE 33

#define CBW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CBW_C2MC_TILE_LINADR_SHIFT)
#define CBW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_ROW                        0

#define CBW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CBW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_TILE_TMODE_SHIFT)
#define CBW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CBW_C2MC_TILE_TMODE_ROW                 0
#define CBW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CBW_C2MC_RDYP
#define CBW_C2MC_RDYP_SIZE 1

#define CBW_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_RDYP_RDYP_SHIFT)
#define CBW_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_ROW                  0


// Packet CBW_C2MC_STOP
#define CBW_C2MC_STOP_SIZE 1

#define CBW_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_STOP_STOP_SHIFT)
#define CBW_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_ROW                  0


// Packet CBW_C2MC_XDI
#define CBW_C2MC_XDI_SIZE 1

#define CBW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_XDI_XDI_SHIFT)
#define CBW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_ROW                    0


// Packet CBW_C2MC_DOREQ
#define CBW_C2MC_DOREQ_SIZE 321

#define CBW_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_ADR_SHIFT)
#define CBW_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_ROW                  0

#define CBW_C2MC_DOREQ_BE_SHIFT                 _MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_BE_SHIFT)
#define CBW_C2MC_DOREQ_BE_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_ROW                   0

#define CBW_C2MC_DOREQ_WDO_SHIFT                        _MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_WDO_SHIFT)
#define CBW_C2MC_DOREQ_WDO_RANGE                        _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_ROW                  0

#define CBW_C2MC_DOREQ_TAG_SHIFT                        _MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_DOREQ_TAG_SHIFT)
#define CBW_C2MC_DOREQ_TAG_RANGE                        _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_ROW                  0


// Packet CBW_C2MC_HP
#define CBW_C2MC_HP_SIZE 32

#define CBW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_HP_HPTH_SHIFT)
#define CBW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_ROW                    0


// Packet CBW_C2MC_WCOAL
#define CBW_C2MC_WCOAL_SIZE 32

#define CBW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CBW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CBW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CBW_C2MC_HYST
#define CBW_C2MC_HYST_SIZE 32

#define CBW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CBW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBW_C2MC_HYST_HYST_EN_SHIFT)
#define CBW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_ROW                       0


// Packet CCR_C2MC_RESET
#define CCR_C2MC_RESET_SIZE 1

#define CCR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCR_C2MC_RESET_RSTN_SHIFT)
#define CCR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_ROW                 0


// Packet CCR_C2MC_REQ
#define CCR_C2MC_REQ_SIZE 101

#define CCR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_ADR_SHIFT)
#define CCR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_ROW                    0

#define CCR_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_LS_SHIFT)
#define CCR_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_ROW                     0

#define CCR_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_HINC_SHIFT)
#define CCR_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_ROW                   0

#define CCR_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCR_C2MC_REQ_ACMD_SHIFT)
#define CCR_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_ROW                   0

#define CCR_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_LN_SHIFT)
#define CCR_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_ROW                     0

#define CCR_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_HD_SHIFT)
#define CCR_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_ROW                     0

#define CCR_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_VD_SHIFT)
#define CCR_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_ROW                     0


// Packet CCR_C2MC_SECURE
#define CCR_C2MC_SECURE_SIZE 1

#define CCR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCR_C2MC_SECURE_SECURE_SHIFT)
#define CCR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_ROW                      0


// Packet CCR_C2MC_RDI
#define CCR_C2MC_RDI_SIZE 256

#define CCR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_RDI_RDI_SHIFT)
#define CCR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_ROW                    0


// Packet CCR_C2MC_HP
#define CCR_C2MC_HP_SIZE 38

#define CCR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HP_HPTH_SHIFT)
#define CCR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_ROW                    0

#define CCR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CCR_C2MC_HP_HPTM_SHIFT)
#define CCR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_ROW                    0


// Packet CCR_C2MC_HYST
#define CCR_C2MC_HYST_SIZE 32

#define CCR_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HYST_HYST_SHIFT)
#define CCR_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_ROW                  0


// Packet CCW_C2MC_RESET
#define CCW_C2MC_RESET_SIZE 1

#define CCW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_RESET_RSTN_SHIFT)
#define CCW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_ROW                 0


// Packet CCW_C2MC_REQ
#define CCW_C2MC_REQ_SIZE 417

#define CCW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_ADR_SHIFT)
#define CCW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_ROW                    0

#define CCW_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_LS_SHIFT)
#define CCW_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_ROW                     0

#define CCW_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_HINC_SHIFT)
#define CCW_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_ROW                   0

#define CCW_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_ACMD_SHIFT)
#define CCW_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_ROW                   0

#define CCW_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_LN_SHIFT)
#define CCW_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_ROW                     0

#define CCW_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_HD_SHIFT)
#define CCW_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_ROW                     0

#define CCW_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_VD_SHIFT)
#define CCW_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_ROW                     0

#define CCW_C2MC_REQ_BPP_SHIFT                  _MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_FIELD                  _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_BPP_SHIFT)
#define CCW_C2MC_REQ_BPP_RANGE                  _MK_SHIFT_CONST(102):_MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_ROW                    0

#define CCW_C2MC_REQ_XY_SHIFT                   _MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_XY_SHIFT)
#define CCW_C2MC_REQ_XY_RANGE                   _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_ROW                     0

#define CCW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_BE_SHIFT)
#define CCW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_ROW                     0

#define CCW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_WDO_SHIFT)
#define CCW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(415):_MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_ROW                    0

#define CCW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_TAG_SHIFT)
#define CCW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(416):_MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_ROW                    0


// Packet CCW_C2MC_SECURE
#define CCW_C2MC_SECURE_SIZE 1

#define CCW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCW_C2MC_SECURE_SECURE_SHIFT)
#define CCW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_ROW                      0


// Packet CCW_C2MC_ADRXY
#define CCW_C2MC_ADRXY_SIZE 30

#define CCW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CCW_C2MC_ADRXY_OFFX_SHIFT)
#define CCW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_ROW                 0

#define CCW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CCW_C2MC_ADRXY_OFFY_SHIFT)
#define CCW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CCW_C2MC_TILE
#define CCW_C2MC_TILE_SIZE 33

#define CCW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CCW_C2MC_TILE_LINADR_SHIFT)
#define CCW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_ROW                        0

#define CCW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CCW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_TILE_TMODE_SHIFT)
#define CCW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CCW_C2MC_TILE_TMODE_ROW                 0
#define CCW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CCW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CCW_C2MC_XDI
#define CCW_C2MC_XDI_SIZE 1

#define CCW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_XDI_XDI_SHIFT)
#define CCW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_ROW                    0


// Packet CCW_C2MC_HP
#define CCW_C2MC_HP_SIZE 32

#define CCW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_HP_HPTH_SHIFT)
#define CCW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_ROW                    0


// Packet CCW_C2MC_WCOAL
#define CCW_C2MC_WCOAL_SIZE 32

#define CCW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CCW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CCW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CCW_C2MC_HYST
#define CCW_C2MC_HYST_SIZE 32

#define CCW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CCW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CCW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CCW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CCW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CCW_C2MC_HYST_HYST_EN_SHIFT)
#define CCW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_ROW                       0


// Packet SC_MCCIF_ASYNC
#define SC_MCCIF_ASYNC_SIZE 4

#define SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT                        _MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT                        _MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT                        _MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_ROW                  0

#define SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT                        _MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_RANGE                        _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_ROW                  0


// Reserved address 324 [0x144] 

// Reserved address 328 [0x148] 

// Reserved address 332 [0x14c] 

// Reserved address 336 [0x150] 

// Reserved address 340 [0x154] 

// Reserved address 344 [0x158] 

// Reserved address 348 [0x15c] 

// Register EMC_STAT_CONTROL_0  
#define EMC_STAT_CONTROL_0                      _MK_ADDR_CONST(0x160)
#define EMC_STAT_CONTROL_0_SECURE                       0x0
#define EMC_STAT_CONTROL_0_WORD_COUNT                   0x1
#define EMC_STAT_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x30000)
#define EMC_STAT_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x30000)
#define EMC_STAT_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x30000)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_FIELD                    _MK_FIELD_CONST(0x3, EMC_STAT_CONTROL_0_DRAM_GATHER_SHIFT)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_RANGE                    17:16
#define EMC_STAT_CONTROL_0_DRAM_GATHER_WOFFSET                  0x0
#define EMC_STAT_CONTROL_0_DRAM_GATHER_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_INIT_ENUM                        RST
#define EMC_STAT_CONTROL_0_DRAM_GATHER_RST                      _MK_ENUM_CONST(0)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_CLEAR                    _MK_ENUM_CONST(1)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_DISABLE                  _MK_ENUM_CONST(2)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_ENABLE                   _MK_ENUM_CONST(3)


// Register EMC_STAT_STATUS_0  
#define EMC_STAT_STATUS_0                       _MK_ADDR_CONST(0x164)
#define EMC_STAT_STATUS_0_SECURE                        0x0
#define EMC_STAT_STATUS_0_WORD_COUNT                    0x1
#define EMC_STAT_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x10000)
#define EMC_STAT_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_FIELD                      _MK_FIELD_CONST(0x1, EMC_STAT_STATUS_0_DRAM_LIMIT_SHIFT)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_RANGE                      16:16
#define EMC_STAT_STATUS_0_DRAM_LIMIT_WOFFSET                    0x0
#define EMC_STAT_STATUS_0_DRAM_LIMIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 360 [0x168] 

// Reserved address 364 [0x16c] 

// Reserved address 368 [0x170] 

// Reserved address 372 [0x174] 

// Reserved address 376 [0x178] 

// Reserved address 380 [0x17c] 

// Reserved address 384 [0x180] 

// Reserved address 388 [0x184] 

// Reserved address 392 [0x188] 

// Reserved address 396 [0x18c] 

// Reserved address 400 [0x190] 

// Reserved address 404 [0x194] 

// Reserved address 408 [0x198] 

// Register EMC_STAT_DRAM_CLOCK_LIMIT_LO_0  
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0                  _MK_ADDR_CONST(0x19c)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_FIELD                        _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_SHIFT)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_RANGE                        31:0
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_WOFFSET                      0x0
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_DEFAULT                      _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_INIT_ENUM                    -1


// Register EMC_STAT_DRAM_CLOCK_LIMIT_HI_0  
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0                  _MK_ADDR_CONST(0x1a0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_FIELD                        _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_SHIFT)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_RANGE                        7:0
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_WOFFSET                      0x0
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_DEFAULT                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_CLOCKS_LO_0  
#define EMC_STAT_DRAM_CLOCKS_LO_0                       _MK_ADDR_CONST(0x1a4)
#define EMC_STAT_DRAM_CLOCKS_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_CLOCKS_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_CLOCKS_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCKS_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_FIELD                  _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_SHIFT)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_RANGE                  31:0
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_WOFFSET                        0x0
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_CLOCKS_HI_0  
#define EMC_STAT_DRAM_CLOCKS_HI_0                       _MK_ADDR_CONST(0x1a8)
#define EMC_STAT_DRAM_CLOCKS_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_CLOCKS_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_CLOCKS_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCKS_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_FIELD                  _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_SHIFT)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_RANGE                  7:0
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_WOFFSET                        0x0
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0  
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0                    _MK_ADDR_CONST(0x1ac)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0  
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0                    _MK_ADDR_CONST(0x1b0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_READ_CNT_LO_0  
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0                        _MK_ADDR_CONST(0x1b4)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_READ_CNT_HI_0  
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0                        _MK_ADDR_CONST(0x1b8)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0  
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0                       _MK_ADDR_CONST(0x1bc)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_RANGE                       31:0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0  
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0                       _MK_ADDR_CONST(0x1c0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_FIELD                       _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_RANGE                       7:0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0  
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0                       _MK_ADDR_CONST(0x1c4)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_RANGE                       31:0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0  
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0                       _MK_ADDR_CONST(0x1c8)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_FIELD                       _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_RANGE                       7:0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0  
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0                      _MK_ADDR_CONST(0x1cc)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_SECURE                       0x0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0  
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0                      _MK_ADDR_CONST(0x1d0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_SECURE                       0x0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_REF_CNT_LO_0  
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0                 _MK_ADDR_CONST(0x1d4)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_FIELD                   _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_RANGE                   31:0
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_REF_CNT_HI_0  
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0                 _MK_ADDR_CONST(0x1d8)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_FIELD                   _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_RANGE                   7:0
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x1dc)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x1e0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x1e4)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x1e8)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x1ec)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x1f0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x1f4)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x1f8)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x1fc)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x200)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x204)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x208)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x20c)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x210)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x214)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x218)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0                 _MK_ADDR_CONST(0x21c)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_FIELD                   _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_RANGE                   31:0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0                 _MK_ADDR_CONST(0x220)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_FIELD                   _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_RANGE                   7:0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_DSR_0  
#define EMC_STAT_DRAM_DEV0_DSR_0                        _MK_ADDR_CONST(0x224)
#define EMC_STAT_DRAM_DEV0_DSR_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV0_DSR_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV0_DSR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_DSR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_SHIFT)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0  
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0                    _MK_ADDR_CONST(0x228)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0  
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0                    _MK_ADDR_CONST(0x22c)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_READ_CNT_LO_0  
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0                        _MK_ADDR_CONST(0x230)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_READ_CNT_HI_0  
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0                        _MK_ADDR_CONST(0x234)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0  
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0                       _MK_ADDR_CONST(0x238)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_RANGE                       31:0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0  
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0                       _MK_ADDR_CONST(0x23c)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_FIELD                       _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_RANGE                       7:0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0  
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0                       _MK_ADDR_CONST(0x240)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_RANGE                       31:0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0  
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0                       _MK_ADDR_CONST(0x244)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_FIELD                       _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_RANGE                       7:0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0  
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0                      _MK_ADDR_CONST(0x248)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_SECURE                       0x0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0  
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0                      _MK_ADDR_CONST(0x24c)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_SECURE                       0x0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_REF_CNT_LO_0  
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0                 _MK_ADDR_CONST(0x250)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_FIELD                   _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_RANGE                   31:0
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_REF_CNT_HI_0  
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0                 _MK_ADDR_CONST(0x254)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_FIELD                   _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_RANGE                   7:0
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x258)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x25c)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x260)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x264)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x268)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x26c)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x270)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x274)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x278)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x27c)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x280)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x284)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x288)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x28c)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x290)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x294)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0  
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0                 _MK_ADDR_CONST(0x298)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_FIELD                   _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_RANGE                   31:0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0  
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0                 _MK_ADDR_CONST(0x29c)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_FIELD                   _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_RANGE                   7:0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_DSR_0  
#define EMC_STAT_DRAM_DEV1_DSR_0                        _MK_ADDR_CONST(0x2a0)
#define EMC_STAT_DRAM_DEV1_DSR_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV1_DSR_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV1_DSR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_DSR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_SHIFT)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_CONFIG_0  
#define EMC_AUTO_CAL_CONFIG_0                   _MK_ADDR_CONST(0x2a4)
#define EMC_AUTO_CAL_CONFIG_0_SECURE                    0x0
#define EMC_AUTO_CAL_CONFIG_0_WORD_COUNT                        0x1
#define EMC_AUTO_CAL_CONFIG_0_RESET_VAL                         _MK_MASK_CONST(0xf10000)
#define EMC_AUTO_CAL_CONFIG_0_RESET_MASK                        _MK_MASK_CONST(0xf3f71f1f)
#define EMC_AUTO_CAL_CONFIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0xf10000)
#define EMC_AUTO_CAL_CONFIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf3f71f1f)
#define EMC_AUTO_CAL_CONFIG_0_READ_MASK                         _MK_MASK_CONST(0xf3f71f1f)
#define EMC_AUTO_CAL_CONFIG_0_WRITE_MASK                        _MK_MASK_CONST(0x73f71f1f)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_FIELD                  _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_RANGE                  4:0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_WOFFSET                        0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_FIELD                  _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_RANGE                  12:8
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_WOFFSET                        0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_FIELD                       _MK_FIELD_CONST(0x7, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_RANGE                       18:16
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_FIELD                       _MK_FIELD_CONST(0x3f, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_RANGE                       25:20
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_DEFAULT                     _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_SW_DEFAULT                  _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_E_CAL_UPDATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)

#define EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_RANGE                        28:28
#define EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_WOFFSET                      0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTOCAL_SLW_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_SHIFT                     _MK_SHIFT_CONST(29)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_RANGE                     29:29
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_INIT_ENUM                 DISABLED
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(30)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_RANGE                   30:30
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_WOFFSET                 0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_SHIFT                      _MK_SHIFT_CONST(31)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_RANGE                      31:31
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)


// Register EMC_AUTO_CAL_INTERVAL_0  
#define EMC_AUTO_CAL_INTERVAL_0                 _MK_ADDR_CONST(0x2a8)
#define EMC_AUTO_CAL_INTERVAL_0_SECURE                  0x0
#define EMC_AUTO_CAL_INTERVAL_0_WORD_COUNT                      0x1
#define EMC_AUTO_CAL_INTERVAL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_INTERVAL_0_RESET_MASK                      _MK_MASK_CONST(0x1fffff)
#define EMC_AUTO_CAL_INTERVAL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_INTERVAL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x1fffff)
#define EMC_AUTO_CAL_INTERVAL_0_READ_MASK                       _MK_MASK_CONST(0x1fffff)
#define EMC_AUTO_CAL_INTERVAL_0_WRITE_MASK                      _MK_MASK_CONST(0x1fffff)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_FIELD                 _MK_FIELD_CONST(0x1fffff, EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_SHIFT)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_RANGE                 20:0
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_WOFFSET                       0x0
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1fffff)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffff)


// Register EMC_AUTO_CAL_STATUS_0  
#define EMC_AUTO_CAL_STATUS_0                   _MK_ADDR_CONST(0x2ac)
#define EMC_AUTO_CAL_STATUS_0_SECURE                    0x0
#define EMC_AUTO_CAL_STATUS_0_WORD_COUNT                        0x1
#define EMC_AUTO_CAL_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x9f1f1f1f)
#define EMC_AUTO_CAL_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_FIELD                     _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_RANGE                     4:0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_WOFFSET                   0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_FIELD                   _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_RANGE                   12:8
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_WOFFSET                 0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_ADJ_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_ADJ_FIELD                 _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_ADJ_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_ADJ_RANGE                 20:16
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_ADJ_WOFFSET                       0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_ADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_ADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_ADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLUP_ADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_ADJ_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_ADJ_FIELD                       _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_ADJ_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_ADJ_RANGE                       28:24
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_ADJ_WOFFSET                     0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_ADJ_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_ADJ_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_ADJ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PULLDOWN_ADJ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_SHIFT                     _MK_SHIFT_CONST(31)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_FIELD                     _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_RANGE                     31:31
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_WOFFSET                   0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_REQ_CTRL_0  
#define EMC_REQ_CTRL_0                  _MK_ADDR_CONST(0x2b0)
#define EMC_REQ_CTRL_0_SECURE                   0x0
#define EMC_REQ_CTRL_0_WORD_COUNT                       0x1
#define EMC_REQ_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define EMC_REQ_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_REQ_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define EMC_REQ_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_FIELD                    _MK_FIELD_CONST(0x1, EMC_REQ_CTRL_0_STALL_ALL_READS_SHIFT)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_RANGE                    0:0
#define EMC_REQ_CTRL_0_STALL_ALL_READS_WOFFSET                  0x0
#define EMC_REQ_CTRL_0_STALL_ALL_READS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)

#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_SHIFT                   _MK_SHIFT_CONST(1)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_FIELD                   _MK_FIELD_CONST(0x1, EMC_REQ_CTRL_0_STALL_ALL_WRITES_SHIFT)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_RANGE                   1:1
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_WOFFSET                 0x0
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)


// Register EMC_EMC_STATUS_0  
#define EMC_EMC_STATUS_0                        _MK_ADDR_CONST(0x2b4)
#define EMC_EMC_STATUS_0_SECURE                         0x0
#define EMC_EMC_STATUS_0_WORD_COUNT                     0x1
#define EMC_EMC_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x9f3335)
#define EMC_EMC_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_FIELD                       _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_SHIFT)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_RANGE                       0:0
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_WOFFSET                     0x0
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_SHIFT                      _MK_SHIFT_CONST(2)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_FIELD                      _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_SHIFT)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_RANGE                      2:2
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_WOFFSET                    0x0
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_FIELD                        _MK_FIELD_CONST(0x3, EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_SHIFT)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_RANGE                        5:4
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_WOFFSET                      0x0
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_FIELD                     _MK_FIELD_CONST(0x3, EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_SHIFT)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_RANGE                     9:8
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_WOFFSET                   0x0
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_DRAM_IN_DPD_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_FIELD                      _MK_FIELD_CONST(0x3, EMC_EMC_STATUS_0_DRAM_IN_DPD_SHIFT)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_RANGE                      13:12
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_WOFFSET                    0x0
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_FIELD                   _MK_FIELD_CONST(0xf, EMC_EMC_STATUS_0_MRR_FIFO_SPACE_SHIFT)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_RANGE                   19:16
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_WOFFSET                 0x0
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_MRR_DIVLD_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_EMC_STATUS_0_MRR_DIVLD_FIELD                        _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_MRR_DIVLD_SHIFT)
#define EMC_EMC_STATUS_0_MRR_DIVLD_RANGE                        20:20
#define EMC_EMC_STATUS_0_MRR_DIVLD_WOFFSET                      0x0
#define EMC_EMC_STATUS_0_MRR_DIVLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_DIVLD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_DIVLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_DIVLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_SHIFT                    _MK_SHIFT_CONST(23)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_FIELD                    _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_SHIFT)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_RANGE                    23:23
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_WOFFSET                  0x0
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_CFG_2_0  
#define EMC_CFG_2_0                     _MK_ADDR_CONST(0x2b8)
#define EMC_CFG_2_0_SECURE                      0x0
#define EMC_CFG_2_0_WORD_COUNT                  0x1
#define EMC_CFG_2_0_RESET_VAL                   _MK_MASK_CONST(0x3)
#define EMC_CFG_2_0_RESET_MASK                  _MK_MASK_CONST(0xff7f7f9f)
#define EMC_CFG_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x3)
#define EMC_CFG_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff7f7f9f)
#define EMC_CFG_2_0_READ_MASK                   _MK_MASK_CONST(0xff7f7f9f)
#define EMC_CFG_2_0_WRITE_MASK                  _MK_MASK_CONST(0xff7f7f9f)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_SHIFT)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_RANGE                  0:0
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_WOFFSET                        0x0
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_INIT_ENUM                      ENABLED
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_SHIFT)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_RANGE                   1:1
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_WOFFSET                 0x0
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_INIT_ENUM                       ENABLED
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_SHIFT)
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_RANGE                   2:2
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_WOFFSET                 0x0
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_INIT_ENUM                       DISABLED
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_CLKCHANGE_SR_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_DIS_POP_PIPE1_STAGE_CLK_SHIFT                       _MK_SHIFT_CONST(3)
#define EMC_CFG_2_0_DIS_POP_PIPE1_STAGE_CLK_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DIS_POP_PIPE1_STAGE_CLK_SHIFT)
#define EMC_CFG_2_0_DIS_POP_PIPE1_STAGE_CLK_RANGE                       3:3
#define EMC_CFG_2_0_DIS_POP_PIPE1_STAGE_CLK_WOFFSET                     0x0
#define EMC_CFG_2_0_DIS_POP_PIPE1_STAGE_CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DIS_POP_PIPE1_STAGE_CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DIS_POP_PIPE1_STAGE_CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DIS_POP_PIPE1_STAGE_CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_DIS_POP_PIPE2_STAGE_CLK_SHIFT                       _MK_SHIFT_CONST(4)
#define EMC_CFG_2_0_DIS_POP_PIPE2_STAGE_CLK_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DIS_POP_PIPE2_STAGE_CLK_SHIFT)
#define EMC_CFG_2_0_DIS_POP_PIPE2_STAGE_CLK_RANGE                       4:4
#define EMC_CFG_2_0_DIS_POP_PIPE2_STAGE_CLK_WOFFSET                     0x0
#define EMC_CFG_2_0_DIS_POP_PIPE2_STAGE_CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DIS_POP_PIPE2_STAGE_CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DIS_POP_PIPE2_STAGE_CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DIS_POP_PIPE2_STAGE_CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_SHIFT                      _MK_SHIFT_CONST(7)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_2_0_EARLY_TRFC_8_CLK_SHIFT)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_RANGE                      7:7
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_WOFFSET                    0x0
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_PIN_CONFIG_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_CFG_2_0_PIN_CONFIG_FIELD                    _MK_FIELD_CONST(0x3, EMC_CFG_2_0_PIN_CONFIG_SHIFT)
#define EMC_CFG_2_0_PIN_CONFIG_RANGE                    9:8
#define EMC_CFG_2_0_PIN_CONFIG_WOFFSET                  0x0
#define EMC_CFG_2_0_PIN_CONFIG_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_PIN_CONFIG_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_CFG_2_0_PIN_CONFIG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_PIN_CONFIG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_CFG_2_0_PIN_CONFIG_INIT_ENUM                        LPDDR2
#define EMC_CFG_2_0_PIN_CONFIG_LPDDR2                   _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_PIN_CONFIG_LPDDR2_POP                       _MK_ENUM_CONST(1)
#define EMC_CFG_2_0_PIN_CONFIG_RESERVED                 _MK_ENUM_CONST(2)

#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_SHIFT                      _MK_SHIFT_CONST(10)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_SHIFT)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_RANGE                      10:10
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_WOFFSET                    0x0
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_ACPD_WAKEUP_NO_COND_SHIFT                   _MK_SHIFT_CONST(11)
#define EMC_CFG_2_0_ACPD_WAKEUP_NO_COND_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_2_0_ACPD_WAKEUP_NO_COND_SHIFT)
#define EMC_CFG_2_0_ACPD_WAKEUP_NO_COND_RANGE                   11:11
#define EMC_CFG_2_0_ACPD_WAKEUP_NO_COND_WOFFSET                 0x0
#define EMC_CFG_2_0_ACPD_WAKEUP_NO_COND_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ACPD_WAKEUP_NO_COND_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_ACPD_WAKEUP_NO_COND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ACPD_WAKEUP_NO_COND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_SHIFT                    _MK_SHIFT_CONST(12)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_SHIFT)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_RANGE                    12:12
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_WOFFSET                  0x0
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_INIT_ENUM                        DISABLED
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_IB_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_SHIFT                    _MK_SHIFT_CONST(13)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_SHIFT)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_RANGE                    13:13
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_WOFFSET                  0x0
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_INIT_ENUM                        DISABLED
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_USE_PER_DEVICE_DLY_TRIM_OB_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_SHIFT                       _MK_SHIFT_CONST(14)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_SHIFT)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_RANGE                       14:14
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_WOFFSET                     0x0
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_MRR_BYTESEL_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_CFG_2_0_MRR_BYTESEL_FIELD                   _MK_FIELD_CONST(0x3, EMC_CFG_2_0_MRR_BYTESEL_SHIFT)
#define EMC_CFG_2_0_MRR_BYTESEL_RANGE                   17:16
#define EMC_CFG_2_0_MRR_BYTESEL_WOFFSET                 0x0
#define EMC_CFG_2_0_MRR_BYTESEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_MRR_BYTESEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_CFG_2_0_MRR_BYTESEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_MRR_BYTESEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)

#define EMC_CFG_2_0_BYPASS_POP_PIPE1_STAGE_SHIFT                        _MK_SHIFT_CONST(18)
#define EMC_CFG_2_0_BYPASS_POP_PIPE1_STAGE_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_2_0_BYPASS_POP_PIPE1_STAGE_SHIFT)
#define EMC_CFG_2_0_BYPASS_POP_PIPE1_STAGE_RANGE                        18:18
#define EMC_CFG_2_0_BYPASS_POP_PIPE1_STAGE_WOFFSET                      0x0
#define EMC_CFG_2_0_BYPASS_POP_PIPE1_STAGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_BYPASS_POP_PIPE1_STAGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_BYPASS_POP_PIPE1_STAGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_BYPASS_POP_PIPE1_STAGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_BYPASS_POP_PIPE2_STAGE_SHIFT                        _MK_SHIFT_CONST(19)
#define EMC_CFG_2_0_BYPASS_POP_PIPE2_STAGE_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_2_0_BYPASS_POP_PIPE2_STAGE_SHIFT)
#define EMC_CFG_2_0_BYPASS_POP_PIPE2_STAGE_RANGE                        19:19
#define EMC_CFG_2_0_BYPASS_POP_PIPE2_STAGE_WOFFSET                      0x0
#define EMC_CFG_2_0_BYPASS_POP_PIPE2_STAGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_BYPASS_POP_PIPE2_STAGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_BYPASS_POP_PIPE2_STAGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_BYPASS_POP_PIPE2_STAGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_MRR_BYTESEL_X16_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_CFG_2_0_MRR_BYTESEL_X16_FIELD                       _MK_FIELD_CONST(0x3, EMC_CFG_2_0_MRR_BYTESEL_X16_SHIFT)
#define EMC_CFG_2_0_MRR_BYTESEL_X16_RANGE                       21:20
#define EMC_CFG_2_0_MRR_BYTESEL_X16_WOFFSET                     0x0
#define EMC_CFG_2_0_MRR_BYTESEL_X16_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_MRR_BYTESEL_X16_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_CFG_2_0_MRR_BYTESEL_X16_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_MRR_BYTESEL_X16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)

#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_SHIFT                       _MK_SHIFT_CONST(22)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_SHIFT)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_RANGE                       22:22
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_WOFFSET                     0x0
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_DONT_USE_REF_REQACK_IFC_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_CFG_2_0_DONT_USE_REF_REQACK_IFC_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DONT_USE_REF_REQACK_IFC_SHIFT)
#define EMC_CFG_2_0_DONT_USE_REF_REQACK_IFC_RANGE                       24:24
#define EMC_CFG_2_0_DONT_USE_REF_REQACK_IFC_WOFFSET                     0x0
#define EMC_CFG_2_0_DONT_USE_REF_REQACK_IFC_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_USE_REF_REQACK_IFC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DONT_USE_REF_REQACK_IFC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_USE_REF_REQACK_IFC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_SHIFT                   _MK_SHIFT_CONST(25)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_SHIFT)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_RANGE                   25:25
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_WOFFSET                 0x0
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_INIT_ENUM                       DISABLED
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_SHIFT                   _MK_SHIFT_CONST(26)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_FIELD                   _MK_FIELD_CONST(0x3, EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_SHIFT)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_RANGE                   27:26
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_WOFFSET                 0x0
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)

#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_SHIFT)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_RANGE                        28:28
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_WOFFSET                      0x0
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_INIT_ENUM                    DISABLED
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_SHIFT                    _MK_SHIFT_CONST(29)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_SHIFT)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_RANGE                    29:29
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_WOFFSET                  0x0
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_INIT_ENUM                        DISABLED
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_IGNORE_MC_A_BUS_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_IGNORE_MC_A_BUS_SHIFT)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_RANGE                       30:30
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_WOFFSET                     0x0
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_INIT_ENUM                   DISABLED
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_SHIFT                      _MK_SHIFT_CONST(31)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DRAMC_PRE_B4_ACT_SHIFT)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_RANGE                      31:31
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_WOFFSET                    0x0
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_INIT_ENUM                  DISABLED
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_ENABLED                    _MK_ENUM_CONST(1)


// Register EMC_CFG_DIG_DLL_0  
#define EMC_CFG_DIG_DLL_0                       _MK_ADDR_CONST(0x2bc)
#define EMC_CFG_DIG_DLL_0_SECURE                        0x0
#define EMC_CFG_DIG_DLL_0_WORD_COUNT                    0x1
#define EMC_CFG_DIG_DLL_0_RESET_VAL                     _MK_MASK_CONST(0x45)
#define EMC_CFG_DIG_DLL_0_RESET_MASK                    _MK_MASK_CONST(0x7bffffe5)
#define EMC_CFG_DIG_DLL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x45)
#define EMC_CFG_DIG_DLL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7bffffe5)
#define EMC_CFG_DIG_DLL_0_READ_MASK                     _MK_MASK_CONST(0xfbfffff5)
#define EMC_CFG_DIG_DLL_0_WRITE_MASK                    _MK_MASK_CONST(0x3bffffe5)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_EN_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_RANGE                      0:0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_WOFFSET                    0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_INIT_ENUM                  ENABLED
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_RANGE                     2:2
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_WOFFSET                   0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_INIT_ENUM                 ENABLED
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_RANGE                     4:4
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_WOFFSET                   0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_SHIFT                        _MK_SHIFT_CONST(5)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_RANGE                        5:5
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_WOFFSET                      0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_FIELD                    _MK_FIELD_CONST(0x3, EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RANGE                    7:6
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_WOFFSET                  0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_INIT_ENUM                        RUN_TIL_LOCK
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RUN_CONTINUOUS                   _MK_ENUM_CONST(0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RUN_TIL_LOCK                     _MK_ENUM_CONST(1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RUN_PERIODIC                     _MK_ENUM_CONST(2)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RESERVED                 _MK_ENUM_CONST(3)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_FIELD                   _MK_FIELD_CONST(0xf, EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_RANGE                   11:8
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_WOFFSET                 0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UDSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_FIELD                 _MK_FIELD_CONST(0x3, EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_RANGE                 13:12
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_WOFFSET                       0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_SHIFT                    _MK_SHIFT_CONST(14)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_RANGE                    14:14
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_WOFFSET                  0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_SHIFT                  _MK_SHIFT_CONST(15)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_FIELD                  _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_RANGE                  15:15
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_WOFFSET                        0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_RANGE                    25:16
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_WOFFSET                  0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_SHIFT                   _MK_SHIFT_CONST(27)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_RANGE                   27:27
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_WOFFSET                 0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_SHIFT                      _MK_SHIFT_CONST(28)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_FIELD                      _MK_FIELD_CONST(0x3, EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_RANGE                      29:28
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_WOFFSET                    0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_CFG_DIG_DLL_0_DLL_RESET_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_DLL_RESET_SHIFT)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_RANGE                       30:30
#define EMC_CFG_DIG_DLL_0_DLL_RESET_WOFFSET                     0x0
#define EMC_CFG_DIG_DLL_0_DLL_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_FIELD                 _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_RANGE                 31:31
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_WOFFSET                       0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_CFG_DIG_DLL_PERIOD_0  
#define EMC_CFG_DIG_DLL_PERIOD_0                        _MK_ADDR_CONST(0x2c0)
#define EMC_CFG_DIG_DLL_PERIOD_0_SECURE                         0x0
#define EMC_CFG_DIG_DLL_PERIOD_0_WORD_COUNT                     0x1
#define EMC_CFG_DIG_DLL_PERIOD_0_RESET_VAL                      _MK_MASK_CONST(0x8000)
#define EMC_CFG_DIG_DLL_PERIOD_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_PERIOD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x8000)
#define EMC_CFG_DIG_DLL_PERIOD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_PERIOD_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_PERIOD_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_FIELD                       _MK_FIELD_CONST(0xffff, EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_SHIFT)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_RANGE                       15:0
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_WOFFSET                     0x0
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_DEFAULT                     _MK_MASK_CONST(0x8000)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_SW_DEFAULT                  _MK_MASK_CONST(0x8000)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)


// Reserved address 708 [0x2c4] 

// Register EMC_DIG_DLL_STATUS_0  
#define EMC_DIG_DLL_STATUS_0                    _MK_ADDR_CONST(0x2c8)
#define EMC_DIG_DLL_STATUS_0_SECURE                     0x0
#define EMC_DIG_DLL_STATUS_0_WORD_COUNT                         0x1
#define EMC_DIG_DLL_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_READ_MASK                  _MK_MASK_CONST(0xe3ff)
#define EMC_DIG_DLL_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_FIELD                      _MK_FIELD_CONST(0x3ff, EMC_DIG_DLL_STATUS_0_DLL_OUT_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_RANGE                      9:0
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_WOFFSET                    0x0
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(13)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_FIELD                     _MK_FIELD_CONST(0x1, EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_RANGE                     13:13
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_WOFFSET                   0x0
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_SHIFT                    _MK_SHIFT_CONST(14)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_FIELD                    _MK_FIELD_CONST(0x1, EMC_DIG_DLL_STATUS_0_DLL_ALARM_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_RANGE                    14:14
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_WOFFSET                  0x0
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_FIELD                     _MK_FIELD_CONST(0x1, EMC_DIG_DLL_STATUS_0_DLL_LOCK_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_RANGE                     15:15
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_WOFFSET                   0x0
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 716 [0x2cc] 

// Reserved address 720 [0x2d0] 

// Reserved address 724 [0x2d4] 

// Register EMC_CTT_DURATION_0  
#define EMC_CTT_DURATION_0                      _MK_ADDR_CONST(0x2d8)
#define EMC_CTT_DURATION_0_SECURE                       0x0
#define EMC_CTT_DURATION_0_WORD_COUNT                   0x1
#define EMC_CTT_DURATION_0_RESET_VAL                    _MK_MASK_CONST(0x3)
#define EMC_CTT_DURATION_0_RESET_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CTT_DURATION_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x3)
#define EMC_CTT_DURATION_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_CTT_DURATION_0_READ_MASK                    _MK_MASK_CONST(0x7)
#define EMC_CTT_DURATION_0_WRITE_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CTT_DURATION_0_CTT_DURATION_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_CTT_DURATION_0_CTT_DURATION_FIELD                   _MK_FIELD_CONST(0x7, EMC_CTT_DURATION_0_CTT_DURATION_SHIFT)
#define EMC_CTT_DURATION_0_CTT_DURATION_RANGE                   2:0
#define EMC_CTT_DURATION_0_CTT_DURATION_WOFFSET                 0x0
#define EMC_CTT_DURATION_0_CTT_DURATION_DEFAULT                 _MK_MASK_CONST(0x3)
#define EMC_CTT_DURATION_0_CTT_DURATION_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define EMC_CTT_DURATION_0_CTT_DURATION_SW_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_CTT_DURATION_0_CTT_DURATION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7)


// Register EMC_CTT_TERM_CTRL_0  
#define EMC_CTT_TERM_CTRL_0                     _MK_ADDR_CONST(0x2dc)
#define EMC_CTT_TERM_CTRL_0_SECURE                      0x0
#define EMC_CTT_TERM_CTRL_0_WORD_COUNT                  0x1
#define EMC_CTT_TERM_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x802)
#define EMC_CTT_TERM_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x80001f07)
#define EMC_CTT_TERM_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x802)
#define EMC_CTT_TERM_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x80001f07)
#define EMC_CTT_TERM_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x9f0f9f07)
#define EMC_CTT_TERM_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x80001f07)
#define EMC_CTT_TERM_CTRL_0_TERM_SLOPE_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_CTT_TERM_CTRL_0_TERM_SLOPE_FIELD                    _MK_FIELD_CONST(0x7, EMC_CTT_TERM_CTRL_0_TERM_SLOPE_SHIFT)
#define EMC_CTT_TERM_CTRL_0_TERM_SLOPE_RANGE                    2:0
#define EMC_CTT_TERM_CTRL_0_TERM_SLOPE_WOFFSET                  0x0
#define EMC_CTT_TERM_CTRL_0_TERM_SLOPE_DEFAULT                  _MK_MASK_CONST(0x2)
#define EMC_CTT_TERM_CTRL_0_TERM_SLOPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define EMC_CTT_TERM_CTRL_0_TERM_SLOPE_SW_DEFAULT                       _MK_MASK_CONST(0x2)
#define EMC_CTT_TERM_CTRL_0_TERM_SLOPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7)

#define EMC_CTT_TERM_CTRL_0_TERM_OFFSET_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_CTT_TERM_CTRL_0_TERM_OFFSET_FIELD                   _MK_FIELD_CONST(0x1f, EMC_CTT_TERM_CTRL_0_TERM_OFFSET_SHIFT)
#define EMC_CTT_TERM_CTRL_0_TERM_OFFSET_RANGE                   12:8
#define EMC_CTT_TERM_CTRL_0_TERM_OFFSET_WOFFSET                 0x0
#define EMC_CTT_TERM_CTRL_0_TERM_OFFSET_DEFAULT                 _MK_MASK_CONST(0x8)
#define EMC_CTT_TERM_CTRL_0_TERM_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_CTT_TERM_CTRL_0_TERM_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x8)
#define EMC_CTT_TERM_CTRL_0_TERM_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)

#define EMC_CTT_TERM_CTRL_0_TERM_DRVDN_SHIFT                    _MK_SHIFT_CONST(15)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, EMC_CTT_TERM_CTRL_0_TERM_DRVDN_SHIFT)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVDN_RANGE                    19:15
#define EMC_CTT_TERM_CTRL_0_TERM_DRVDN_WOFFSET                  0x0
#define EMC_CTT_TERM_CTRL_0_TERM_DRVDN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CTT_TERM_CTRL_0_TERM_DRVUP_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, EMC_CTT_TERM_CTRL_0_TERM_DRVUP_SHIFT)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVUP_RANGE                    28:24
#define EMC_CTT_TERM_CTRL_0_TERM_DRVUP_WOFFSET                  0x0
#define EMC_CTT_TERM_CTRL_0_TERM_DRVUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CTT_TERM_CTRL_0_TERM_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_SHIFT)
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_RANGE                 31:31
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_WOFFSET                       0x0
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_INIT_ENUM                     DISABLED
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_CTT_TERM_CTRL_0_TERM_OVERRIDE_ENABLED                       _MK_ENUM_CONST(1)


// Register EMC_ZCAL_INTERVAL_0  
#define EMC_ZCAL_INTERVAL_0                     _MK_ADDR_CONST(0x2e0)
#define EMC_ZCAL_INTERVAL_0_SECURE                      0x0
#define EMC_ZCAL_INTERVAL_0_WORD_COUNT                  0x1
#define EMC_ZCAL_INTERVAL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_ZCAL_INTERVAL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffffff)
#define EMC_ZCAL_INTERVAL_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define EMC_ZCAL_INTERVAL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_SHIFT                      _MK_SHIFT_CONST(10)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_FIELD                      _MK_FIELD_CONST(0x3fff, EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_SHIFT)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_RANGE                      23:10
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_WOFFSET                    0x0
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_DEFAULT_MASK                       _MK_MASK_CONST(0x3fff)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3fff)

#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_FIELD                      _MK_FIELD_CONST(0x3ff, EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_SHIFT)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_RANGE                      9:0
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_WOFFSET                    0x0
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)


// Register EMC_ZCAL_WAIT_CNT_0  
#define EMC_ZCAL_WAIT_CNT_0                     _MK_ADDR_CONST(0x2e4)
#define EMC_ZCAL_WAIT_CNT_0_SECURE                      0x0
#define EMC_ZCAL_WAIT_CNT_0_WORD_COUNT                  0x1
#define EMC_ZCAL_WAIT_CNT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_RESET_MASK                  _MK_MASK_CONST(0x3ff)
#define EMC_ZCAL_WAIT_CNT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define EMC_ZCAL_WAIT_CNT_0_READ_MASK                   _MK_MASK_CONST(0x3ff)
#define EMC_ZCAL_WAIT_CNT_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_FIELD                 _MK_FIELD_CONST(0x3ff, EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_SHIFT)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_RANGE                 9:0
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_WOFFSET                       0x0
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)


// Register EMC_ZCAL_MRW_CMD_0  
#define EMC_ZCAL_MRW_CMD_0                      _MK_ADDR_CONST(0x2e8)
#define EMC_ZCAL_MRW_CMD_0_SECURE                       0x0
#define EMC_ZCAL_MRW_CMD_0_WORD_COUNT                   0x1
#define EMC_ZCAL_MRW_CMD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_RESET_MASK                   _MK_MASK_CONST(0xc0ff00ff)
#define EMC_ZCAL_MRW_CMD_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xc0ff00ff)
#define EMC_ZCAL_MRW_CMD_0_READ_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_WRITE_MASK                   _MK_MASK_CONST(0xc0ff00ff)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_FIELD                      _MK_FIELD_CONST(0xff, EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_SHIFT)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_RANGE                      7:0
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_WOFFSET                    0x0
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_FIELD                      _MK_FIELD_CONST(0xff, EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_SHIFT)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_RANGE                      23:16
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_WOFFSET                    0x0
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_SHIFT)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_RANGE                     31:30
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_WOFFSET                   0x0
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)


// Register EMC_ZQ_CAL_0  
#define EMC_ZQ_CAL_0                    _MK_ADDR_CONST(0x2ec)
#define EMC_ZQ_CAL_0_SECURE                     0x0
#define EMC_ZQ_CAL_0_WORD_COUNT                         0x1
#define EMC_ZQ_CAL_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_ZQ_CAL_0_RESET_MASK                         _MK_MASK_CONST(0xc0000011)
#define EMC_ZQ_CAL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_ZQ_CAL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xc0000011)
#define EMC_ZQ_CAL_0_READ_MASK                  _MK_MASK_CONST(0xc0000011)
#define EMC_ZQ_CAL_0_WRITE_MASK                         _MK_MASK_CONST(0xc0000011)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_FIELD                   _MK_FIELD_CONST(0x1, EMC_ZQ_CAL_0_ZQ_CAL_CMD_SHIFT)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_RANGE                   0:0
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_WOFFSET                 0x0
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_FIELD                        _MK_FIELD_CONST(0x1, EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SHIFT)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_RANGE                        4:4
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_WOFFSET                      0x0
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_INIT_ENUM                    LONG
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SHORT                        _MK_ENUM_CONST(0)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_LONG                 _MK_ENUM_CONST(1)

#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_SHIFT                   _MK_SHIFT_CONST(30)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_FIELD                   _MK_FIELD_CONST(0x3, EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_SHIFT)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_RANGE                   31:30
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_WOFFSET                 0x0
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)


// Register EMC_XM2CMDPADCTRL_0  
#define EMC_XM2CMDPADCTRL_0                     _MK_ADDR_CONST(0x2f0)
#define EMC_XM2CMDPADCTRL_0_SECURE                      0x0
#define EMC_XM2CMDPADCTRL_0_WORD_COUNT                  0x1
#define EMC_XM2CMDPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x160200)
#define EMC_XM2CMDPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0x7f07f8)
#define EMC_XM2CMDPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x160200)
#define EMC_XM2CMDPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7f07f8)
#define EMC_XM2CMDPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0x7f07f8)
#define EMC_XM2CMDPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x7f07f8)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_SHIFT                     _MK_SHIFT_CONST(3)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_FIELD                     _MK_FIELD_CONST(0x1, EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_SHIFT)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_RANGE                     3:3
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_WOFFSET                   0x0
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_DISABLE                   _MK_ENUM_CONST(0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PWRD_ENABLE                    _MK_ENUM_CONST(1)

#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_SHIFT                   _MK_SHIFT_CONST(4)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_SHIFT)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_RANGE                   4:4
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_WOFFSET                 0x0
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_BYPASS_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_SHIFT                   _MK_SHIFT_CONST(5)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_SHIFT)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_RANGE                   5:5
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_WOFFSET                 0x0
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_PREEMP_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_FIELD                    _MK_FIELD_CONST(0x1, EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_SHIFT)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_RANGE                    6:6
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_WOFFSET                  0x0
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_CLK_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)

#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_SHIFT                     _MK_SHIFT_CONST(7)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_FIELD                     _MK_FIELD_CONST(0x1, EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_SHIFT)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_RANGE                     7:7
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_WOFFSET                   0x0
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_INIT_ENUM                 DISABLE
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_DISABLE                   _MK_ENUM_CONST(0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2CMD_E_DDR3_ENABLE                    _MK_ENUM_CONST(1)

#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_FIELD                      _MK_FIELD_CONST(0x1, EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_SHIFT)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_RANGE                      8:8
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_WOFFSET                    0x0
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_INIT_ENUM                  DISABLE
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_PHASESHIFT_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_SHIFT)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_RANGE                   9:9
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_WOFFSET                 0x0
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_INIT_ENUM                       ENABLE
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2CMDPADCTRL_0_EMC2TMC_CFG_XM2RESET_E_DDR3_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_FIELD                 _MK_FIELD_CONST(0x1, EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_SHIFT)
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_RANGE                 10:10
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_WOFFSET                       0x0
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_INIT_ENUM                     NORMAL
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_NORMAL                        _MK_ENUM_CONST(0)
#define EMC_XM2CMDPADCTRL_0_CFG_XM2CMD_CAL_SELECT_VREF                  _MK_ENUM_CONST(1)

#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_DIGTRIM_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_DIGTRIM_FIELD                 _MK_FIELD_CONST(0x7f, EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_DIGTRIM_SHIFT)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_DIGTRIM_RANGE                 22:16
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_DIGTRIM_WOFFSET                       0x0
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_DIGTRIM_DEFAULT                       _MK_MASK_CONST(0x16)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_DIGTRIM_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_DIGTRIM_SW_DEFAULT                    _MK_MASK_CONST(0x16)
#define EMC_XM2CMDPADCTRL_0_EMC2PMACRO_CFG_XM2CMD_DIGTRIM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)


// Register EMC_XM2CMDPADCTRL2_0  
#define EMC_XM2CMDPADCTRL2_0                    _MK_ADDR_CONST(0x2f4)
#define EMC_XM2CMDPADCTRL2_0_SECURE                     0x0
#define EMC_XM2CMDPADCTRL2_0_WORD_COUNT                         0x1
#define EMC_XM2CMDPADCTRL2_0_RESET_VAL                  _MK_MASK_CONST(0x50c0000)
#define EMC_XM2CMDPADCTRL2_0_RESET_MASK                         _MK_MASK_CONST(0xffffc000)
#define EMC_XM2CMDPADCTRL2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x858c0000)
#define EMC_XM2CMDPADCTRL2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffffc000)
#define EMC_XM2CMDPADCTRL2_0_READ_MASK                  _MK_MASK_CONST(0xffffc000)
#define EMC_XM2CMDPADCTRL2_0_WRITE_MASK                         _MK_MASK_CONST(0xffffc000)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SHIFT                  _MK_SHIFT_CONST(14)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SHIFT)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_RANGE                  18:14
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_WOFFSET                        0x0
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_DEFAULT                        _MK_MASK_CONST(0x10)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x10)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)

#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SHIFT)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_RANGE                  23:19
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_WOFFSET                        0x0
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x11)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)

#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0xf, EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_SHIFT)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_RANGE                     27:24
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_WOFFSET                   0x0
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x5)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x5)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf)

#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0xf, EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_SHIFT)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_RANGE                     31:28
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_WOFFSET                   0x0
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x8)
#define EMC_XM2CMDPADCTRL2_0_EMC2PMACRO_CFG_XM2CMD_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf)


// Register EMC_XM2DQSPADCTRL_0  
#define EMC_XM2DQSPADCTRL_0                     _MK_ADDR_CONST(0x2f8)
#define EMC_XM2DQSPADCTRL_0_SECURE                      0x0
#define EMC_XM2DQSPADCTRL_0_WORD_COUNT                  0x1
#define EMC_XM2DQSPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x490c1414)
#define EMC_XM2DQSPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xffffdf1f)
#define EMC_XM2DQSPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x888c1414)
#define EMC_XM2DQSPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffffdf1f)
#define EMC_XM2DQSPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xffffdf1f)
#define EMC_XM2DQSPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffdf1f)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_FIELD                      _MK_FIELD_CONST(0x1f, EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_SHIFT)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_RANGE                      4:0
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_WOFFSET                    0x0
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_DEFAULT                    _MK_MASK_CONST(0x14)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_SW_DEFAULT                 _MK_MASK_CONST(0x14)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_TERM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_FIELD                      _MK_FIELD_CONST(0x1f, EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_SHIFT)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_RANGE                      12:8
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_WOFFSET                    0x0
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_DEFAULT                    _MK_MASK_CONST(0x14)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_SW_DEFAULT                 _MK_MASK_CONST(0x14)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_TERM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SHIFT                   _MK_SHIFT_CONST(14)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_FIELD                   _MK_FIELD_CONST(0x1f, EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SHIFT)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_RANGE                   18:14
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_WOFFSET                 0x0
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SW_DEFAULT                      _MK_MASK_CONST(0x10)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)

#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SHIFT                   _MK_SHIFT_CONST(19)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_FIELD                   _MK_FIELD_CONST(0x1f, EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SHIFT)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_RANGE                   23:19
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_WOFFSET                 0x0
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SW_DEFAULT                      _MK_MASK_CONST(0x11)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)

#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_FIELD                      _MK_FIELD_CONST(0xf, EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_SHIFT)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_RANGE                      27:24
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_WOFFSET                    0x0
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_DEFAULT                    _MK_MASK_CONST(0x9)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_SW_DEFAULT                 _MK_MASK_CONST(0x8)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVDN_SLWR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)

#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_SHIFT                      _MK_SHIFT_CONST(28)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_FIELD                      _MK_FIELD_CONST(0xf, EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_SHIFT)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_RANGE                      31:28
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_WOFFSET                    0x0
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_DEFAULT                    _MK_MASK_CONST(0x4)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_SW_DEFAULT                 _MK_MASK_CONST(0x8)
#define EMC_XM2DQSPADCTRL_0_EMC2PMACRO_CFG_XM2DQS_DRVUP_SLWF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)


// Register EMC_XM2DQSPADCTRL2_0  
#define EMC_XM2DQSPADCTRL2_0                    _MK_ADDR_CONST(0x2fc)
#define EMC_XM2DQSPADCTRL2_0_SECURE                     0x0
#define EMC_XM2DQSPADCTRL2_0_WORD_COUNT                         0x1
#define EMC_XM2DQSPADCTRL2_0_RESET_VAL                  _MK_MASK_CONST(0x8003e18)
#define EMC_XM2DQSPADCTRL2_0_RESET_MASK                         _MK_MASK_CONST(0xf007fff)
#define EMC_XM2DQSPADCTRL2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x8003e18)
#define EMC_XM2DQSPADCTRL2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf007fff)
#define EMC_XM2DQSPADCTRL2_0_READ_MASK                  _MK_MASK_CONST(0xf007fff)
#define EMC_XM2DQSPADCTRL2_0_WRITE_MASK                         _MK_MASK_CONST(0xf007fff)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_FIELD                       _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_RANGE                       0:0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_WOFFSET                     0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_RX_FT_REC_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_SHIFT                  _MK_SHIFT_CONST(1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_FIELD                  _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_RANGE                  1:1
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_WOFFSET                        0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_BYPASS_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(2)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_RANGE                  2:2
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_WOFFSET                        0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_FIELD                      _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_RANGE                      3:3
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_WOFFSET                    0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_INIT_ENUM                  ENABLE
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQ_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_FIELD                     _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_RANGE                     4:4
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_WOFFSET                   0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_INIT_ENUM                 ENABLE
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_DISABLE                   _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_CTT_HIZ_DQS_ENABLE                    _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_SHIFT                 _MK_SHIFT_CONST(5)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_FIELD                 _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_RANGE                 5:5
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_WOFFSET                       0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_VREF_DQ_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_SHIFT                 _MK_SHIFT_CONST(6)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_FIELD                 _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_RANGE                 6:6
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_WOFFSET                       0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_SHIFT                        _MK_SHIFT_CONST(7)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_FIELD                        _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_RANGE                        7:7
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_WOFFSET                      0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_CLKSEL_DQS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_FIELD                    _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_RANGE                    8:8
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_WOFFSET                  0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_INIT_ENUM                        DISABLE
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_DISABLE                  _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_DDR3_ENABLE                   _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_SHIFT                 _MK_SHIFT_CONST(9)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_RANGE                 9:9
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_WOFFSET                       0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_INIT_ENUM                     DISABLE
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_ENABLE                        _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_RX_DLI_EN_DISABLE                       _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_SHIFT                       _MK_SHIFT_CONST(10)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_FIELD                       _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_RANGE                       10:10
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_WOFFSET                     0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_INIT_ENUM                   DISABLE
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_ENABLE                      _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQ_DLI_EN_DISABLE                     _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_SHIFT                      _MK_SHIFT_CONST(11)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_FIELD                      _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_RANGE                      11:11
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_WOFFSET                    0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_INIT_ENUM                  DISABLE
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_ENABLE                     _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_TXDQS_DLI_EN_DISABLE                    _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_FIELD                       _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_RANGE                       12:12
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_WOFFSET                     0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_INIT_ENUM                   DISABLE
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_ENABLE                      _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_QUSE_DLI_EN_DISABLE                     _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(13)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_RANGE                   13:13
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_WOFFSET                 0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_SHIFT                    _MK_SHIFT_CONST(14)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_FIELD                    _MK_FIELD_CONST(0x1, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_RANGE                    14:14
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_WOFFSET                  0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_DISABLE                  _MK_ENUM_CONST(0)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_E_PWRD_ENABLE                   _MK_ENUM_CONST(1)

#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_VREF_DQ_SHIFT                   _MK_SHIFT_CONST(24)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_VREF_DQ_FIELD                   _MK_FIELD_CONST(0xf, EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_VREF_DQ_SHIFT)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_VREF_DQ_RANGE                   27:24
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_VREF_DQ_WOFFSET                 0x0
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_VREF_DQ_DEFAULT                 _MK_MASK_CONST(0x8)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_VREF_DQ_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_VREF_DQ_SW_DEFAULT                      _MK_MASK_CONST(0x8)
#define EMC_XM2DQSPADCTRL2_0_EMC2TMC_CFG_XM2DQS_VREF_DQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)


// Register EMC_XM2DQPADCTRL_0  
#define EMC_XM2DQPADCTRL_0                      _MK_ADDR_CONST(0x300)
#define EMC_XM2DQPADCTRL_0_SECURE                       0x0
#define EMC_XM2DQPADCTRL_0_WORD_COUNT                   0x1
#define EMC_XM2DQPADCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x490c2990)
#define EMC_XM2DQPADCTRL_0_RESET_MASK                   _MK_MASK_CONST(0xfffffff0)
#define EMC_XM2DQPADCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x888c2990)
#define EMC_XM2DQPADCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfffffff0)
#define EMC_XM2DQPADCTRL_0_READ_MASK                    _MK_MASK_CONST(0xfffffff0)
#define EMC_XM2DQPADCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffff0)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_FIELD                        _MK_FIELD_CONST(0x1f, EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_SHIFT)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_RANGE                        8:4
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_WOFFSET                      0x0
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_DEFAULT                      _MK_MASK_CONST(0x19)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_SW_DEFAULT                   _MK_MASK_CONST(0x19)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_TERM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)

#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_SHIFT                        _MK_SHIFT_CONST(9)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_FIELD                        _MK_FIELD_CONST(0x1f, EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_SHIFT)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_RANGE                        13:9
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_WOFFSET                      0x0
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_DEFAULT                      _MK_MASK_CONST(0x14)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_SW_DEFAULT                   _MK_MASK_CONST(0x14)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_TERM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)

#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SHIFT                     _MK_SHIFT_CONST(14)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_FIELD                     _MK_FIELD_CONST(0x1f, EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SHIFT)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_RANGE                     18:14
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_WOFFSET                   0x0
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_DEFAULT                   _MK_MASK_CONST(0x10)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SW_DEFAULT                        _MK_MASK_CONST(0x10)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)

#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SHIFT                     _MK_SHIFT_CONST(19)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_FIELD                     _MK_FIELD_CONST(0x1f, EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SHIFT)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_RANGE                     23:19
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_WOFFSET                   0x0
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SW_DEFAULT                        _MK_MASK_CONST(0x11)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)

#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_FIELD                        _MK_FIELD_CONST(0xf, EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_SHIFT)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_RANGE                        27:24
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_WOFFSET                      0x0
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_DEFAULT                      _MK_MASK_CONST(0x9)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_SW_DEFAULT                   _MK_MASK_CONST(0x8)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVDN_SLWR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xf)

#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_FIELD                        _MK_FIELD_CONST(0xf, EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_SHIFT)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_RANGE                        31:28
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_WOFFSET                      0x0
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_SW_DEFAULT                   _MK_MASK_CONST(0x8)
#define EMC_XM2DQPADCTRL_0_EMC2PMACRO_CFG_XM2DQ_DRVUP_SLWF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xf)


// Register EMC_XM2DQPADCTRL2_0  
#define EMC_XM2DQPADCTRL2_0                     _MK_ADDR_CONST(0x304)
#define EMC_XM2DQPADCTRL2_0_SECURE                      0x0
#define EMC_XM2DQPADCTRL2_0_WORD_COUNT                  0x1
#define EMC_XM2DQPADCTRL2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_RESET_MASK                  _MK_MASK_CONST(0x77770000)
#define EMC_XM2DQPADCTRL2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x77770000)
#define EMC_XM2DQPADCTRL2_0_READ_MASK                   _MK_MASK_CONST(0x77770000)
#define EMC_XM2DQPADCTRL2_0_WRITE_MASK                  _MK_MASK_CONST(0x77770000)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_FIELD                  _MK_FIELD_CONST(0x7, EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_SHIFT)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_RANGE                  18:16
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_WOFFSET                        0x0
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ0_DLYIN_TRM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)

#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_FIELD                  _MK_FIELD_CONST(0x7, EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_SHIFT)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_RANGE                  22:20
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_WOFFSET                        0x0
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ1_DLYIN_TRM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)

#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_FIELD                  _MK_FIELD_CONST(0x7, EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_SHIFT)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_RANGE                  26:24
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_WOFFSET                        0x0
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ2_DLYIN_TRM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)

#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_SHIFT                  _MK_SHIFT_CONST(28)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_FIELD                  _MK_FIELD_CONST(0x7, EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_SHIFT)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_RANGE                  30:28
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_WOFFSET                        0x0
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2DQPADCTRL2_0_EMC2TMC_CFG_XM2DQ3_DLYIN_TRM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)


// Register EMC_XM2CLKPADCTRL_0  
#define EMC_XM2CLKPADCTRL_0                     _MK_ADDR_CONST(0x308)
#define EMC_XM2CLKPADCTRL_0_SECURE                      0x0
#define EMC_XM2CLKPADCTRL_0_WORD_COUNT                  0x1
#define EMC_XM2CLKPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xffffc000)
#define EMC_XM2CLKPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xffffff9d)
#define EMC_XM2CLKPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0xffffc000)
#define EMC_XM2CLKPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffffff9d)
#define EMC_XM2CLKPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xffffff9d)
#define EMC_XM2CLKPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff9d)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_FIELD                    _MK_FIELD_CONST(0x1, EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_RANGE                    0:0
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_WOFFSET                  0x0
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_INIT_ENUM                        DISABLE
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_DISABLE                  _MK_ENUM_CONST(0)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_DYN_PULLS_ON_CLKDIS_ENABLE                   _MK_ENUM_CONST(1)

#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_SHIFT                   _MK_SHIFT_CONST(2)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_RANGE                   2:2
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_WOFFSET                 0x0
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_INIT_ENUM                       DISABLE
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PREEMP_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_SHIFT                       _MK_SHIFT_CONST(3)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_FIELD                       _MK_FIELD_CONST(0x1, EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_RANGE                       3:3
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_WOFFSET                     0x0
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_INIT_ENUM                   DISABLE
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_CAL_BYPASS_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_FIELD                     _MK_FIELD_CONST(0x1, EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_RANGE                     4:4
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_WOFFSET                   0x0
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_INIT_ENUM                 DISABLE
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_DISABLE                   _MK_ENUM_CONST(0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_PWRD_ENABLE                    _MK_ENUM_CONST(1)

#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_SHIFT                     _MK_SHIFT_CONST(7)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_FIELD                     _MK_FIELD_CONST(0x1, EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_RANGE                     7:7
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_WOFFSET                   0x0
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_INIT_ENUM                 DISABLE
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_DISABLE                   _MK_ENUM_CONST(0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_E_DDR3_ENABLE                    _MK_ENUM_CONST(1)

#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_FIELD                  _MK_FIELD_CONST(0x7, EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_RANGE                  10:8
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_WOFFSET                        0x0
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_N_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)

#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_FIELD                  _MK_FIELD_CONST(0x7, EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_RANGE                  13:11
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_WOFFSET                        0x0
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2CLKPADCTRL_0_EMC2TMC_CFG_XM2CLK_DLY_TRM_P_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)

#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SHIFT                   _MK_SHIFT_CONST(14)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_FIELD                   _MK_FIELD_CONST(0x1f, EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_RANGE                   18:14
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_WOFFSET                 0x0
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_DEFAULT                 _MK_MASK_CONST(0x1f)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SW_DEFAULT                      _MK_MASK_CONST(0x1f)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)

#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SHIFT                   _MK_SHIFT_CONST(19)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_FIELD                   _MK_FIELD_CONST(0x1f, EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_RANGE                   23:19
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_WOFFSET                 0x0
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_DEFAULT                 _MK_MASK_CONST(0x1f)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SW_DEFAULT                      _MK_MASK_CONST(0x1f)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)

#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_FIELD                      _MK_FIELD_CONST(0xf, EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_RANGE                      27:24
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_WOFFSET                    0x0
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_DEFAULT                    _MK_MASK_CONST(0xf)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_SW_DEFAULT                 _MK_MASK_CONST(0xf)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVDN_SLWR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)

#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_SHIFT                      _MK_SHIFT_CONST(28)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_FIELD                      _MK_FIELD_CONST(0xf, EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_SHIFT)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_RANGE                      31:28
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_WOFFSET                    0x0
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_DEFAULT                    _MK_MASK_CONST(0xf)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_SW_DEFAULT                 _MK_MASK_CONST(0xf)
#define EMC_XM2CLKPADCTRL_0_EMC2PMACRO_CFG_XM2CLK_DRVUP_SLWF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)


// Register EMC_XM2COMPPADCTRL_0  
#define EMC_XM2COMPPADCTRL_0                    _MK_ADDR_CONST(0x30c)
#define EMC_XM2COMPPADCTRL_0_SECURE                     0x0
#define EMC_XM2COMPPADCTRL_0_WORD_COUNT                         0x1
#define EMC_XM2COMPPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0x1f1f008)
#define EMC_XM2COMPPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0x1f1ffef)
#define EMC_XM2COMPPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x1f1f008)
#define EMC_XM2COMPPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f1ffef)
#define EMC_XM2COMPPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0x1f1ffef)
#define EMC_XM2COMPPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x1f1ffef)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_VREF_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_VREF_SEL_FIELD                 _MK_FIELD_CONST(0xf, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_VREF_SEL_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_VREF_SEL_RANGE                 3:0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_VREF_SEL_WOFFSET                       0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_VREF_SEL_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_VREF_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_VREF_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x8)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_VREF_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf)

#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_SHIFT                 _MK_SHIFT_CONST(5)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_FIELD                 _MK_FIELD_CONST(0x7, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_RANGE                 7:5
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_WOFFSET                       0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BIAS_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7)

#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_RANGE                   8:8
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_WOFFSET                 0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_INIT_ENUM                       DISABLE
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_DDR3_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_RANGE                   9:9
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_WOFFSET                 0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_INIT_ENUM                       DISABLE
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_SHIFT                      _MK_SHIFT_CONST(10)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_FIELD                      _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_SHIFT)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_RANGE                      10:10
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_WOFFSET                    0x0
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_INIT_ENUM                  DISABLE
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_VREF_CAL_EN_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_SHIFT                        _MK_SHIFT_CONST(11)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_FIELD                        _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_RANGE                        11:11
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_WOFFSET                      0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_INIT_ENUM                    DISABLE
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_SHIFT)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_RANGE                    16:12
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_WOFFSET                  0x0
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_DEFAULT                  _MK_MASK_CONST(0x1f)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x1f)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_SHIFT)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_RANGE                    24:20
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_WOFFSET                  0x0
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_DEFAULT                  _MK_MASK_CONST(0x1f)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x1f)
#define EMC_XM2COMPPADCTRL_0_CFG_XM2COMP_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)


// Register EMC_XM2VTTGENPADCTRL_0  
#define EMC_XM2VTTGENPADCTRL_0                  _MK_ADDR_CONST(0x310)
#define EMC_XM2VTTGENPADCTRL_0_SECURE                   0x0
#define EMC_XM2VTTGENPADCTRL_0_WORD_COUNT                       0x1
#define EMC_XM2VTTGENPADCTRL_0_RESET_VAL                        _MK_MASK_CONST(0x5500)
#define EMC_XM2VTTGENPADCTRL_0_RESET_MASK                       _MK_MASK_CONST(0x7077755)
#define EMC_XM2VTTGENPADCTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x5500)
#define EMC_XM2VTTGENPADCTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7077755)
#define EMC_XM2VTTGENPADCTRL_0_READ_MASK                        _MK_MASK_CONST(0x7077755)
#define EMC_XM2VTTGENPADCTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x7077755)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_SHORT_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_SHORT_FIELD                        _MK_FIELD_CONST(0x1, EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_SHORT_SHIFT)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_SHORT_RANGE                        0:0
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_SHORT_WOFFSET                      0x0
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_SHORT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_SHORT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_SHORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_SHORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_SHIFT                       _MK_SHIFT_CONST(2)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_FIELD                       _MK_FIELD_CONST(0x1, EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_SHIFT)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_RANGE                       2:2
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_WOFFSET                     0x0
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_E_DDR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DATA_E_PWRD_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DATA_E_PWRD_FIELD                  _MK_FIELD_CONST(0x1, EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DATA_E_PWRD_SHIFT)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DATA_E_PWRD_RANGE                  4:4
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DATA_E_PWRD_WOFFSET                        0x0
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DATA_E_PWRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DATA_E_PWRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DATA_E_PWRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DATA_E_PWRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)

#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_CMD_E_PWRD_SHIFT                   _MK_SHIFT_CONST(6)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_CMD_E_PWRD_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_CMD_E_PWRD_SHIFT)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_CMD_E_PWRD_RANGE                   6:6
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_CMD_E_PWRD_WOFFSET                 0x0
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_CMD_E_PWRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_CMD_E_PWRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_CMD_E_PWRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_CMD_E_PWRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_FIELD                 _MK_FIELD_CONST(0x7, EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_SHIFT)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_RANGE                 10:8
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_WOFFSET                       0x0
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_DEFAULT                       _MK_MASK_CONST(0x5)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x5)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VCLAMP_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7)

#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_SHIFT                  _MK_SHIFT_CONST(12)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_FIELD                  _MK_FIELD_CONST(0x7, EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_SHIFT)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_RANGE                  14:12
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_WOFFSET                        0x0
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_DEFAULT                        _MK_MASK_CONST(0x5)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x5)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_VAUXP_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)

#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_FIELD                        _MK_FIELD_CONST(0x7, EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_SHIFT)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_RANGE                        18:16
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_WOFFSET                      0x0
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVDN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7)

#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_FIELD                        _MK_FIELD_CONST(0x7, EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_SHIFT)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_RANGE                        26:24
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_WOFFSET                      0x0
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL_0_EMC2TMC_CFG_XM2VTTGEN_DRVUP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7)


// Register EMC_XM2VTTGENPADCTRL2_0  
#define EMC_XM2VTTGENPADCTRL2_0                 _MK_ADDR_CONST(0x314)
#define EMC_XM2VTTGENPADCTRL2_0_SECURE                  0x0
#define EMC_XM2VTTGENPADCTRL2_0_WORD_COUNT                      0x1
#define EMC_XM2VTTGENPADCTRL2_0_RESET_VAL                       _MK_MASK_CONST(0x7)
#define EMC_XM2VTTGENPADCTRL2_0_RESET_MASK                      _MK_MASK_CONST(0xfc000007)
#define EMC_XM2VTTGENPADCTRL2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x7)
#define EMC_XM2VTTGENPADCTRL2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xfc000007)
#define EMC_XM2VTTGENPADCTRL2_0_READ_MASK                       _MK_MASK_CONST(0xfc000007)
#define EMC_XM2VTTGENPADCTRL2_0_WRITE_MASK                      _MK_MASK_CONST(0xfc000007)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_FIELD                 _MK_FIELD_CONST(0x7, EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_SHIFT)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_RANGE                 2:0
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_WOFFSET                       0x0
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x7)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x7)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_E_NO_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7)

#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_SHIFT                  _MK_SHIFT_CONST(26)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_FIELD                  _MK_FIELD_CONST(0x3, EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_SHIFT)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_RANGE                  27:26
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_WOFFSET                        0x0
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_INIT_ENUM                      DISABLE
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_ENABLE                 _MK_ENUM_CONST(1)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEMCLK_E_TEST_BIAS_RESERVED                       _MK_ENUM_CONST(2)

#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_FIELD                     _MK_FIELD_CONST(0x3, EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_SHIFT)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_RANGE                     29:28
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_WOFFSET                   0x0
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_INIT_ENUM                 DISABLE
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_DISABLE                   _MK_ENUM_CONST(0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_ENABLE                    _MK_ENUM_CONST(1)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM_E_TEST_BIAS_RESERVED                  _MK_ENUM_CONST(2)

#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_SHIFT                    _MK_SHIFT_CONST(30)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_FIELD                    _MK_FIELD_CONST(0x3, EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_SHIFT)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_RANGE                    31:30
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_WOFFSET                  0x0
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_INIT_ENUM                        DISABLE
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_DISABLE                  _MK_ENUM_CONST(0)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_ENABLE                   _MK_ENUM_CONST(1)
#define EMC_XM2VTTGENPADCTRL2_0_EMC2TMC_CFG_XM2VTTGEN_MEM2_E_TEST_BIAS_RESERVED                 _MK_ENUM_CONST(2)


// Register EMC_XM2QUSEPADCTRL_0  
#define EMC_XM2QUSEPADCTRL_0                    _MK_ADDR_CONST(0x318)
#define EMC_XM2QUSEPADCTRL_0_SECURE                     0x0
#define EMC_XM2QUSEPADCTRL_0_WORD_COUNT                         0x1
#define EMC_XM2QUSEPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0x8000028)
#define EMC_XM2QUSEPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf0001ff)
#define EMC_XM2QUSEPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x8000028)
#define EMC_XM2QUSEPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf0001ff)
#define EMC_XM2QUSEPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf0001ff)
#define EMC_XM2QUSEPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf0001ff)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_FIELD                      _MK_FIELD_CONST(0x1, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_RANGE                      0:0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_WOFFSET                    0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_INIT_ENUM                  DISABLE
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_RX_FT_REC_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_SHIFT                 _MK_SHIFT_CONST(1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_FIELD                 _MK_FIELD_CONST(0x1, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_RANGE                 1:1
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_WOFFSET                       0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_INIT_ENUM                     DISABLE
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_BYPASS_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_FIELD                 _MK_FIELD_CONST(0x1, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_RANGE                 2:2
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_WOFFSET                       0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_INIT_ENUM                     DISABLE
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PREEMP_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_SHIFT                        _MK_SHIFT_CONST(3)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_FIELD                        _MK_FIELD_CONST(0x1, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_RANGE                        3:3
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_WOFFSET                      0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_INIT_ENUM                    ENABLE
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_CTT_HIZ_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_FIELD                  _MK_FIELD_CONST(0x1, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_RANGE                  4:4
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_WOFFSET                        0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_INIT_ENUM                      DISABLE
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_IVREF_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(5)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_RANGE                  5:5
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_WOFFSET                        0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_INIT_ENUM                      ENABLE
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_SHIFT                   _MK_SHIFT_CONST(6)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_RANGE                   6:6
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_WOFFSET                 0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_INIT_ENUM                       DISABLE
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_PWRD_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_CLK_SEL_SHIFT                  _MK_SHIFT_CONST(7)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_CLK_SEL_FIELD                  _MK_FIELD_CONST(0x1, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_CLK_SEL_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_CLK_SEL_RANGE                  7:7
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_CLK_SEL_WOFFSET                        0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_CLK_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_CLK_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_CLK_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_CLK_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)

#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_RANGE                   8:8
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_WOFFSET                 0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_INIT_ENUM                       DISABLE
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_E_DDR3_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_VREF_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_VREF_FIELD                     _MK_FIELD_CONST(0xf, EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_VREF_SHIFT)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_VREF_RANGE                     27:24
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_VREF_WOFFSET                   0x0
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_VREF_DEFAULT                   _MK_MASK_CONST(0x8)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_VREF_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_VREF_SW_DEFAULT                        _MK_MASK_CONST(0x8)
#define EMC_XM2QUSEPADCTRL_0_EMC2TMC_CFG_XM2QUSE_VREF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf)


// Register EMC_EMCPADEN_0  
#define EMC_EMCPADEN_0                  _MK_ADDR_CONST(0x31c)
#define EMC_EMCPADEN_0_SECURE                   0x0
#define EMC_EMCPADEN_0_WORD_COUNT                       0x1
#define EMC_EMCPADEN_0_RESET_VAL                        _MK_MASK_CONST(0x3)
#define EMC_EMCPADEN_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define EMC_EMCPADEN_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x3)
#define EMC_EMCPADEN_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_EMCPADEN_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define EMC_EMCPADEN_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_FIELD                       _MK_FIELD_CONST(0x1, EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_SHIFT)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_RANGE                       0:0
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_WOFFSET                     0x0
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_OUTPUT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_SHIFT)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_RANGE                        1:1
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_WOFFSET                      0x0
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_EMCPADEN_0_EMC2PMACRO_CFG_PAD_INPUT_EN_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 800 [0x320] 

// Register EMC_SCRATCH0_0  
#define EMC_SCRATCH0_0                  _MK_ADDR_CONST(0x324)
#define EMC_SCRATCH0_0_SECURE                   0x0
#define EMC_SCRATCH0_0_WORD_COUNT                       0x1
#define EMC_SCRATCH0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SCRATCH0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_SCRATCH0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_SCRATCH_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_SCRATCH0_0_SCRATCH_FIELD                    _MK_FIELD_CONST(0xffffffff, EMC_SCRATCH0_0_SCRATCH_SHIFT)
#define EMC_SCRATCH0_0_SCRATCH_RANGE                    31:0
#define EMC_SCRATCH0_0_SCRATCH_WOFFSET                  0x0
#define EMC_SCRATCH0_0_SCRATCH_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_SCRATCH0_0_SCRATCH_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_SCRATCH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_SCRATCH0_0_SCRATCH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)


// Register EMC_DLL_XFORM_DQS0_0  
#define EMC_DLL_XFORM_DQS0_0                    _MK_ADDR_CONST(0x328)
#define EMC_DLL_XFORM_DQS0_0_SECURE                     0x0
#define EMC_DLL_XFORM_DQS0_0_WORD_COUNT                         0x1
#define EMC_DLL_XFORM_DQS0_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS0_0_RESET_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS0_0_READ_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS0_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_SHIFT)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS0_0_XFORM_DQS0_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQS1_0  
#define EMC_DLL_XFORM_DQS1_0                    _MK_ADDR_CONST(0x32c)
#define EMC_DLL_XFORM_DQS1_0_SECURE                     0x0
#define EMC_DLL_XFORM_DQS1_0_WORD_COUNT                         0x1
#define EMC_DLL_XFORM_DQS1_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS1_0_RESET_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS1_0_READ_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS1_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_SHIFT)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS1_0_XFORM_DQS1_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQS2_0  
#define EMC_DLL_XFORM_DQS2_0                    _MK_ADDR_CONST(0x330)
#define EMC_DLL_XFORM_DQS2_0_SECURE                     0x0
#define EMC_DLL_XFORM_DQS2_0_WORD_COUNT                         0x1
#define EMC_DLL_XFORM_DQS2_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS2_0_RESET_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS2_0_READ_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS2_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_SHIFT)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS2_0_XFORM_DQS2_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQS3_0  
#define EMC_DLL_XFORM_DQS3_0                    _MK_ADDR_CONST(0x334)
#define EMC_DLL_XFORM_DQS3_0_SECURE                     0x0
#define EMC_DLL_XFORM_DQS3_0_WORD_COUNT                         0x1
#define EMC_DLL_XFORM_DQS3_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS3_0_RESET_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS3_0_READ_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS3_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_SHIFT)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS3_0_XFORM_DQS3_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQS4_0  
#define EMC_DLL_XFORM_DQS4_0                    _MK_ADDR_CONST(0x338)
#define EMC_DLL_XFORM_DQS4_0_SECURE                     0x0
#define EMC_DLL_XFORM_DQS4_0_WORD_COUNT                         0x1
#define EMC_DLL_XFORM_DQS4_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS4_0_RESET_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS4_0_READ_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS4_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_SHIFT)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS4_0_XFORM_DQS4_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQS5_0  
#define EMC_DLL_XFORM_DQS5_0                    _MK_ADDR_CONST(0x33c)
#define EMC_DLL_XFORM_DQS5_0_SECURE                     0x0
#define EMC_DLL_XFORM_DQS5_0_WORD_COUNT                         0x1
#define EMC_DLL_XFORM_DQS5_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS5_0_RESET_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS5_0_READ_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS5_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_SHIFT)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS5_0_XFORM_DQS5_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQS6_0  
#define EMC_DLL_XFORM_DQS6_0                    _MK_ADDR_CONST(0x340)
#define EMC_DLL_XFORM_DQS6_0_SECURE                     0x0
#define EMC_DLL_XFORM_DQS6_0_WORD_COUNT                         0x1
#define EMC_DLL_XFORM_DQS6_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS6_0_RESET_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS6_0_READ_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS6_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_SHIFT)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS6_0_XFORM_DQS6_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQS7_0  
#define EMC_DLL_XFORM_DQS7_0                    _MK_ADDR_CONST(0x344)
#define EMC_DLL_XFORM_DQS7_0_SECURE                     0x0
#define EMC_DLL_XFORM_DQS7_0_WORD_COUNT                         0x1
#define EMC_DLL_XFORM_DQS7_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS7_0_RESET_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS7_0_READ_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS7_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_SHIFT)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQS7_0_XFORM_DQS7_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_QUSE0_0  
#define EMC_DLL_XFORM_QUSE0_0                   _MK_ADDR_CONST(0x348)
#define EMC_DLL_XFORM_QUSE0_0_SECURE                    0x0
#define EMC_DLL_XFORM_QUSE0_0_WORD_COUNT                        0x1
#define EMC_DLL_XFORM_QUSE0_0_RESET_VAL                         _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE0_0_RESET_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE0_0_READ_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE0_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_SHIFT)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_RANGE                    4:0
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_SW_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_MULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_FIELD                    _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_SHIFT)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_RANGE                    22:8
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE0_0_XFORM_QUSE0_OFFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_QUSE1_0  
#define EMC_DLL_XFORM_QUSE1_0                   _MK_ADDR_CONST(0x34c)
#define EMC_DLL_XFORM_QUSE1_0_SECURE                    0x0
#define EMC_DLL_XFORM_QUSE1_0_WORD_COUNT                        0x1
#define EMC_DLL_XFORM_QUSE1_0_RESET_VAL                         _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE1_0_RESET_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE1_0_READ_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE1_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_SHIFT)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_RANGE                    4:0
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_SW_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_MULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_FIELD                    _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_SHIFT)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_RANGE                    22:8
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE1_0_XFORM_QUSE1_OFFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_QUSE2_0  
#define EMC_DLL_XFORM_QUSE2_0                   _MK_ADDR_CONST(0x350)
#define EMC_DLL_XFORM_QUSE2_0_SECURE                    0x0
#define EMC_DLL_XFORM_QUSE2_0_WORD_COUNT                        0x1
#define EMC_DLL_XFORM_QUSE2_0_RESET_VAL                         _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE2_0_RESET_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE2_0_READ_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE2_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_SHIFT)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_RANGE                    4:0
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_SW_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_MULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_FIELD                    _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_SHIFT)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_RANGE                    22:8
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE2_0_XFORM_QUSE2_OFFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_QUSE3_0  
#define EMC_DLL_XFORM_QUSE3_0                   _MK_ADDR_CONST(0x354)
#define EMC_DLL_XFORM_QUSE3_0_SECURE                    0x0
#define EMC_DLL_XFORM_QUSE3_0_WORD_COUNT                        0x1
#define EMC_DLL_XFORM_QUSE3_0_RESET_VAL                         _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE3_0_RESET_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE3_0_READ_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE3_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_SHIFT)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_RANGE                    4:0
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_SW_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_MULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_FIELD                    _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_SHIFT)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_RANGE                    22:8
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE3_0_XFORM_QUSE3_OFFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_QUSE4_0  
#define EMC_DLL_XFORM_QUSE4_0                   _MK_ADDR_CONST(0x358)
#define EMC_DLL_XFORM_QUSE4_0_SECURE                    0x0
#define EMC_DLL_XFORM_QUSE4_0_WORD_COUNT                        0x1
#define EMC_DLL_XFORM_QUSE4_0_RESET_VAL                         _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE4_0_RESET_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE4_0_READ_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE4_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_SHIFT)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_RANGE                    4:0
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_SW_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_MULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_FIELD                    _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_SHIFT)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_RANGE                    22:8
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE4_0_XFORM_QUSE4_OFFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_QUSE5_0  
#define EMC_DLL_XFORM_QUSE5_0                   _MK_ADDR_CONST(0x35c)
#define EMC_DLL_XFORM_QUSE5_0_SECURE                    0x0
#define EMC_DLL_XFORM_QUSE5_0_WORD_COUNT                        0x1
#define EMC_DLL_XFORM_QUSE5_0_RESET_VAL                         _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE5_0_RESET_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE5_0_READ_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE5_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_SHIFT)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_RANGE                    4:0
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_SW_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_MULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_FIELD                    _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_SHIFT)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_RANGE                    22:8
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE5_0_XFORM_QUSE5_OFFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_QUSE6_0  
#define EMC_DLL_XFORM_QUSE6_0                   _MK_ADDR_CONST(0x360)
#define EMC_DLL_XFORM_QUSE6_0_SECURE                    0x0
#define EMC_DLL_XFORM_QUSE6_0_WORD_COUNT                        0x1
#define EMC_DLL_XFORM_QUSE6_0_RESET_VAL                         _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE6_0_RESET_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE6_0_READ_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE6_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_SHIFT)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_RANGE                    4:0
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_SW_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_MULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_FIELD                    _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_SHIFT)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_RANGE                    22:8
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE6_0_XFORM_QUSE6_OFFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_QUSE7_0  
#define EMC_DLL_XFORM_QUSE7_0                   _MK_ADDR_CONST(0x364)
#define EMC_DLL_XFORM_QUSE7_0_SECURE                    0x0
#define EMC_DLL_XFORM_QUSE7_0_WORD_COUNT                        0x1
#define EMC_DLL_XFORM_QUSE7_0_RESET_VAL                         _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE7_0_RESET_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE7_0_READ_MASK                         _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE7_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_SHIFT)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_RANGE                    4:0
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_SW_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_MULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_FIELD                    _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_SHIFT)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_RANGE                    22:8
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_WOFFSET                  0x0
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_QUSE7_0_XFORM_QUSE7_OFFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQ0_0  
#define EMC_DLL_XFORM_DQ0_0                     _MK_ADDR_CONST(0x368)
#define EMC_DLL_XFORM_DQ0_0_SECURE                      0x0
#define EMC_DLL_XFORM_DQ0_0_WORD_COUNT                  0x1
#define EMC_DLL_XFORM_DQ0_0_RESET_VAL                   _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ0_0_RESET_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ0_0_READ_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ0_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_SHIFT)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQ0_0_XFORM_TXDQ0_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQ1_0  
#define EMC_DLL_XFORM_DQ1_0                     _MK_ADDR_CONST(0x36c)
#define EMC_DLL_XFORM_DQ1_0_SECURE                      0x0
#define EMC_DLL_XFORM_DQ1_0_WORD_COUNT                  0x1
#define EMC_DLL_XFORM_DQ1_0_RESET_VAL                   _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ1_0_RESET_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ1_0_READ_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ1_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_SHIFT)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQ1_0_XFORM_TXDQ1_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQ2_0  
#define EMC_DLL_XFORM_DQ2_0                     _MK_ADDR_CONST(0x370)
#define EMC_DLL_XFORM_DQ2_0_SECURE                      0x0
#define EMC_DLL_XFORM_DQ2_0_WORD_COUNT                  0x1
#define EMC_DLL_XFORM_DQ2_0_RESET_VAL                   _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ2_0_RESET_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ2_0_READ_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ2_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_SHIFT)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQ2_0_XFORM_TXDQ2_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLL_XFORM_DQ3_0  
#define EMC_DLL_XFORM_DQ3_0                     _MK_ADDR_CONST(0x374)
#define EMC_DLL_XFORM_DQ3_0_SECURE                      0x0
#define EMC_DLL_XFORM_DQ3_0_WORD_COUNT                  0x1
#define EMC_DLL_XFORM_DQ3_0_RESET_VAL                   _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ3_0_RESET_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ3_0_READ_MASK                   _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ3_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff1f)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_FIELD                      _MK_FIELD_CONST(0x1f, EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_SHIFT)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_RANGE                      4:0
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_DEFAULT                    _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x10)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_FIELD                      _MK_FIELD_CONST(0x7fff, EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_SHIFT)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_RANGE                      22:8
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_WOFFSET                    0x0
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_XFORM_DQ3_0_XFORM_TXDQ3_OFFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7fff)


// Register EMC_DLI_RX_TRIM0_0  
#define EMC_DLI_RX_TRIM0_0                      _MK_ADDR_CONST(0x378)
#define EMC_DLI_RX_TRIM0_0_SECURE                       0x0
#define EMC_DLI_RX_TRIM0_0_WORD_COUNT                   0x1
#define EMC_DLI_RX_TRIM0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_READ_MASK                    _MK_MASK_CONST(0x1ff83ff)
#define EMC_DLI_RX_TRIM0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_DQS_CURRENT_TRIM_VAL_BYTE_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLI_RX_TRIM0_0_DQS_CURRENT_TRIM_VAL_BYTE_0_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM0_0_DQS_CURRENT_TRIM_VAL_BYTE_0_SHIFT)
#define EMC_DLI_RX_TRIM0_0_DQS_CURRENT_TRIM_VAL_BYTE_0_RANGE                    9:0
#define EMC_DLI_RX_TRIM0_0_DQS_CURRENT_TRIM_VAL_BYTE_0_WOFFSET                  0x0
#define EMC_DLI_RX_TRIM0_0_DQS_CURRENT_TRIM_VAL_BYTE_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_DQS_CURRENT_TRIM_VAL_BYTE_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_DQS_CURRENT_TRIM_VAL_BYTE_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_DQS_CURRENT_TRIM_VAL_BYTE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLI_RX_TRIM0_0_QUSE_CURRENT_TRIM_VAL_BYTE_0_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_DLI_RX_TRIM0_0_QUSE_CURRENT_TRIM_VAL_BYTE_0_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM0_0_QUSE_CURRENT_TRIM_VAL_BYTE_0_SHIFT)
#define EMC_DLI_RX_TRIM0_0_QUSE_CURRENT_TRIM_VAL_BYTE_0_RANGE                   24:15
#define EMC_DLI_RX_TRIM0_0_QUSE_CURRENT_TRIM_VAL_BYTE_0_WOFFSET                 0x0
#define EMC_DLI_RX_TRIM0_0_QUSE_CURRENT_TRIM_VAL_BYTE_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_QUSE_CURRENT_TRIM_VAL_BYTE_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_QUSE_CURRENT_TRIM_VAL_BYTE_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM0_0_QUSE_CURRENT_TRIM_VAL_BYTE_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_RX_TRIM1_0  
#define EMC_DLI_RX_TRIM1_0                      _MK_ADDR_CONST(0x37c)
#define EMC_DLI_RX_TRIM1_0_SECURE                       0x0
#define EMC_DLI_RX_TRIM1_0_WORD_COUNT                   0x1
#define EMC_DLI_RX_TRIM1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_READ_MASK                    _MK_MASK_CONST(0x1ff83ff)
#define EMC_DLI_RX_TRIM1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_DQS_CURRENT_TRIM_VAL_BYTE_1_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLI_RX_TRIM1_0_DQS_CURRENT_TRIM_VAL_BYTE_1_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM1_0_DQS_CURRENT_TRIM_VAL_BYTE_1_SHIFT)
#define EMC_DLI_RX_TRIM1_0_DQS_CURRENT_TRIM_VAL_BYTE_1_RANGE                    9:0
#define EMC_DLI_RX_TRIM1_0_DQS_CURRENT_TRIM_VAL_BYTE_1_WOFFSET                  0x0
#define EMC_DLI_RX_TRIM1_0_DQS_CURRENT_TRIM_VAL_BYTE_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_DQS_CURRENT_TRIM_VAL_BYTE_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_DQS_CURRENT_TRIM_VAL_BYTE_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_DQS_CURRENT_TRIM_VAL_BYTE_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLI_RX_TRIM1_0_QUSE_CURRENT_TRIM_VAL_BYTE_1_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_DLI_RX_TRIM1_0_QUSE_CURRENT_TRIM_VAL_BYTE_1_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM1_0_QUSE_CURRENT_TRIM_VAL_BYTE_1_SHIFT)
#define EMC_DLI_RX_TRIM1_0_QUSE_CURRENT_TRIM_VAL_BYTE_1_RANGE                   24:15
#define EMC_DLI_RX_TRIM1_0_QUSE_CURRENT_TRIM_VAL_BYTE_1_WOFFSET                 0x0
#define EMC_DLI_RX_TRIM1_0_QUSE_CURRENT_TRIM_VAL_BYTE_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_QUSE_CURRENT_TRIM_VAL_BYTE_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_QUSE_CURRENT_TRIM_VAL_BYTE_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM1_0_QUSE_CURRENT_TRIM_VAL_BYTE_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_RX_TRIM2_0  
#define EMC_DLI_RX_TRIM2_0                      _MK_ADDR_CONST(0x380)
#define EMC_DLI_RX_TRIM2_0_SECURE                       0x0
#define EMC_DLI_RX_TRIM2_0_WORD_COUNT                   0x1
#define EMC_DLI_RX_TRIM2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_READ_MASK                    _MK_MASK_CONST(0x1ff83ff)
#define EMC_DLI_RX_TRIM2_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_DQS_CURRENT_TRIM_VAL_BYTE_2_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLI_RX_TRIM2_0_DQS_CURRENT_TRIM_VAL_BYTE_2_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM2_0_DQS_CURRENT_TRIM_VAL_BYTE_2_SHIFT)
#define EMC_DLI_RX_TRIM2_0_DQS_CURRENT_TRIM_VAL_BYTE_2_RANGE                    9:0
#define EMC_DLI_RX_TRIM2_0_DQS_CURRENT_TRIM_VAL_BYTE_2_WOFFSET                  0x0
#define EMC_DLI_RX_TRIM2_0_DQS_CURRENT_TRIM_VAL_BYTE_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_DQS_CURRENT_TRIM_VAL_BYTE_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_DQS_CURRENT_TRIM_VAL_BYTE_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_DQS_CURRENT_TRIM_VAL_BYTE_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLI_RX_TRIM2_0_QUSE_CURRENT_TRIM_VAL_BYTE_2_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_DLI_RX_TRIM2_0_QUSE_CURRENT_TRIM_VAL_BYTE_2_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM2_0_QUSE_CURRENT_TRIM_VAL_BYTE_2_SHIFT)
#define EMC_DLI_RX_TRIM2_0_QUSE_CURRENT_TRIM_VAL_BYTE_2_RANGE                   24:15
#define EMC_DLI_RX_TRIM2_0_QUSE_CURRENT_TRIM_VAL_BYTE_2_WOFFSET                 0x0
#define EMC_DLI_RX_TRIM2_0_QUSE_CURRENT_TRIM_VAL_BYTE_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_QUSE_CURRENT_TRIM_VAL_BYTE_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_QUSE_CURRENT_TRIM_VAL_BYTE_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM2_0_QUSE_CURRENT_TRIM_VAL_BYTE_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_RX_TRIM3_0  
#define EMC_DLI_RX_TRIM3_0                      _MK_ADDR_CONST(0x384)
#define EMC_DLI_RX_TRIM3_0_SECURE                       0x0
#define EMC_DLI_RX_TRIM3_0_WORD_COUNT                   0x1
#define EMC_DLI_RX_TRIM3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_READ_MASK                    _MK_MASK_CONST(0x1ff83ff)
#define EMC_DLI_RX_TRIM3_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_DQS_CURRENT_TRIM_VAL_BYTE_3_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLI_RX_TRIM3_0_DQS_CURRENT_TRIM_VAL_BYTE_3_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM3_0_DQS_CURRENT_TRIM_VAL_BYTE_3_SHIFT)
#define EMC_DLI_RX_TRIM3_0_DQS_CURRENT_TRIM_VAL_BYTE_3_RANGE                    9:0
#define EMC_DLI_RX_TRIM3_0_DQS_CURRENT_TRIM_VAL_BYTE_3_WOFFSET                  0x0
#define EMC_DLI_RX_TRIM3_0_DQS_CURRENT_TRIM_VAL_BYTE_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_DQS_CURRENT_TRIM_VAL_BYTE_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_DQS_CURRENT_TRIM_VAL_BYTE_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_DQS_CURRENT_TRIM_VAL_BYTE_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLI_RX_TRIM3_0_QUSE_CURRENT_TRIM_VAL_BYTE_3_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_DLI_RX_TRIM3_0_QUSE_CURRENT_TRIM_VAL_BYTE_3_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM3_0_QUSE_CURRENT_TRIM_VAL_BYTE_3_SHIFT)
#define EMC_DLI_RX_TRIM3_0_QUSE_CURRENT_TRIM_VAL_BYTE_3_RANGE                   24:15
#define EMC_DLI_RX_TRIM3_0_QUSE_CURRENT_TRIM_VAL_BYTE_3_WOFFSET                 0x0
#define EMC_DLI_RX_TRIM3_0_QUSE_CURRENT_TRIM_VAL_BYTE_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_QUSE_CURRENT_TRIM_VAL_BYTE_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_QUSE_CURRENT_TRIM_VAL_BYTE_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM3_0_QUSE_CURRENT_TRIM_VAL_BYTE_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_RX_TRIM4_0  
#define EMC_DLI_RX_TRIM4_0                      _MK_ADDR_CONST(0x388)
#define EMC_DLI_RX_TRIM4_0_SECURE                       0x0
#define EMC_DLI_RX_TRIM4_0_WORD_COUNT                   0x1
#define EMC_DLI_RX_TRIM4_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_READ_MASK                    _MK_MASK_CONST(0x1ff83ff)
#define EMC_DLI_RX_TRIM4_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_DQS_CURRENT_TRIM_VAL_BYTE_4_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLI_RX_TRIM4_0_DQS_CURRENT_TRIM_VAL_BYTE_4_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM4_0_DQS_CURRENT_TRIM_VAL_BYTE_4_SHIFT)
#define EMC_DLI_RX_TRIM4_0_DQS_CURRENT_TRIM_VAL_BYTE_4_RANGE                    9:0
#define EMC_DLI_RX_TRIM4_0_DQS_CURRENT_TRIM_VAL_BYTE_4_WOFFSET                  0x0
#define EMC_DLI_RX_TRIM4_0_DQS_CURRENT_TRIM_VAL_BYTE_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_DQS_CURRENT_TRIM_VAL_BYTE_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_DQS_CURRENT_TRIM_VAL_BYTE_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_DQS_CURRENT_TRIM_VAL_BYTE_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLI_RX_TRIM4_0_QUSE_CURRENT_TRIM_VAL_BYTE_4_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_DLI_RX_TRIM4_0_QUSE_CURRENT_TRIM_VAL_BYTE_4_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM4_0_QUSE_CURRENT_TRIM_VAL_BYTE_4_SHIFT)
#define EMC_DLI_RX_TRIM4_0_QUSE_CURRENT_TRIM_VAL_BYTE_4_RANGE                   24:15
#define EMC_DLI_RX_TRIM4_0_QUSE_CURRENT_TRIM_VAL_BYTE_4_WOFFSET                 0x0
#define EMC_DLI_RX_TRIM4_0_QUSE_CURRENT_TRIM_VAL_BYTE_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_QUSE_CURRENT_TRIM_VAL_BYTE_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_QUSE_CURRENT_TRIM_VAL_BYTE_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM4_0_QUSE_CURRENT_TRIM_VAL_BYTE_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_RX_TRIM5_0  
#define EMC_DLI_RX_TRIM5_0                      _MK_ADDR_CONST(0x38c)
#define EMC_DLI_RX_TRIM5_0_SECURE                       0x0
#define EMC_DLI_RX_TRIM5_0_WORD_COUNT                   0x1
#define EMC_DLI_RX_TRIM5_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_READ_MASK                    _MK_MASK_CONST(0x1ff83ff)
#define EMC_DLI_RX_TRIM5_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_DQS_CURRENT_TRIM_VAL_BYTE_5_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLI_RX_TRIM5_0_DQS_CURRENT_TRIM_VAL_BYTE_5_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM5_0_DQS_CURRENT_TRIM_VAL_BYTE_5_SHIFT)
#define EMC_DLI_RX_TRIM5_0_DQS_CURRENT_TRIM_VAL_BYTE_5_RANGE                    9:0
#define EMC_DLI_RX_TRIM5_0_DQS_CURRENT_TRIM_VAL_BYTE_5_WOFFSET                  0x0
#define EMC_DLI_RX_TRIM5_0_DQS_CURRENT_TRIM_VAL_BYTE_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_DQS_CURRENT_TRIM_VAL_BYTE_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_DQS_CURRENT_TRIM_VAL_BYTE_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_DQS_CURRENT_TRIM_VAL_BYTE_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLI_RX_TRIM5_0_QUSE_CURRENT_TRIM_VAL_BYTE_5_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_DLI_RX_TRIM5_0_QUSE_CURRENT_TRIM_VAL_BYTE_5_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM5_0_QUSE_CURRENT_TRIM_VAL_BYTE_5_SHIFT)
#define EMC_DLI_RX_TRIM5_0_QUSE_CURRENT_TRIM_VAL_BYTE_5_RANGE                   24:15
#define EMC_DLI_RX_TRIM5_0_QUSE_CURRENT_TRIM_VAL_BYTE_5_WOFFSET                 0x0
#define EMC_DLI_RX_TRIM5_0_QUSE_CURRENT_TRIM_VAL_BYTE_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_QUSE_CURRENT_TRIM_VAL_BYTE_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_QUSE_CURRENT_TRIM_VAL_BYTE_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM5_0_QUSE_CURRENT_TRIM_VAL_BYTE_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_RX_TRIM6_0  
#define EMC_DLI_RX_TRIM6_0                      _MK_ADDR_CONST(0x390)
#define EMC_DLI_RX_TRIM6_0_SECURE                       0x0
#define EMC_DLI_RX_TRIM6_0_WORD_COUNT                   0x1
#define EMC_DLI_RX_TRIM6_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_READ_MASK                    _MK_MASK_CONST(0x1ff83ff)
#define EMC_DLI_RX_TRIM6_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_DQS_CURRENT_TRIM_VAL_BYTE_6_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLI_RX_TRIM6_0_DQS_CURRENT_TRIM_VAL_BYTE_6_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM6_0_DQS_CURRENT_TRIM_VAL_BYTE_6_SHIFT)
#define EMC_DLI_RX_TRIM6_0_DQS_CURRENT_TRIM_VAL_BYTE_6_RANGE                    9:0
#define EMC_DLI_RX_TRIM6_0_DQS_CURRENT_TRIM_VAL_BYTE_6_WOFFSET                  0x0
#define EMC_DLI_RX_TRIM6_0_DQS_CURRENT_TRIM_VAL_BYTE_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_DQS_CURRENT_TRIM_VAL_BYTE_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_DQS_CURRENT_TRIM_VAL_BYTE_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_DQS_CURRENT_TRIM_VAL_BYTE_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLI_RX_TRIM6_0_QUSE_CURRENT_TRIM_VAL_BYTE_6_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_DLI_RX_TRIM6_0_QUSE_CURRENT_TRIM_VAL_BYTE_6_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM6_0_QUSE_CURRENT_TRIM_VAL_BYTE_6_SHIFT)
#define EMC_DLI_RX_TRIM6_0_QUSE_CURRENT_TRIM_VAL_BYTE_6_RANGE                   24:15
#define EMC_DLI_RX_TRIM6_0_QUSE_CURRENT_TRIM_VAL_BYTE_6_WOFFSET                 0x0
#define EMC_DLI_RX_TRIM6_0_QUSE_CURRENT_TRIM_VAL_BYTE_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_QUSE_CURRENT_TRIM_VAL_BYTE_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_QUSE_CURRENT_TRIM_VAL_BYTE_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM6_0_QUSE_CURRENT_TRIM_VAL_BYTE_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_RX_TRIM7_0  
#define EMC_DLI_RX_TRIM7_0                      _MK_ADDR_CONST(0x394)
#define EMC_DLI_RX_TRIM7_0_SECURE                       0x0
#define EMC_DLI_RX_TRIM7_0_WORD_COUNT                   0x1
#define EMC_DLI_RX_TRIM7_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_READ_MASK                    _MK_MASK_CONST(0x1ff83ff)
#define EMC_DLI_RX_TRIM7_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_DQS_CURRENT_TRIM_VAL_BYTE_7_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLI_RX_TRIM7_0_DQS_CURRENT_TRIM_VAL_BYTE_7_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM7_0_DQS_CURRENT_TRIM_VAL_BYTE_7_SHIFT)
#define EMC_DLI_RX_TRIM7_0_DQS_CURRENT_TRIM_VAL_BYTE_7_RANGE                    9:0
#define EMC_DLI_RX_TRIM7_0_DQS_CURRENT_TRIM_VAL_BYTE_7_WOFFSET                  0x0
#define EMC_DLI_RX_TRIM7_0_DQS_CURRENT_TRIM_VAL_BYTE_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_DQS_CURRENT_TRIM_VAL_BYTE_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_DQS_CURRENT_TRIM_VAL_BYTE_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_DQS_CURRENT_TRIM_VAL_BYTE_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLI_RX_TRIM7_0_QUSE_CURRENT_TRIM_VAL_BYTE_7_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_DLI_RX_TRIM7_0_QUSE_CURRENT_TRIM_VAL_BYTE_7_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_RX_TRIM7_0_QUSE_CURRENT_TRIM_VAL_BYTE_7_SHIFT)
#define EMC_DLI_RX_TRIM7_0_QUSE_CURRENT_TRIM_VAL_BYTE_7_RANGE                   24:15
#define EMC_DLI_RX_TRIM7_0_QUSE_CURRENT_TRIM_VAL_BYTE_7_WOFFSET                 0x0
#define EMC_DLI_RX_TRIM7_0_QUSE_CURRENT_TRIM_VAL_BYTE_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_QUSE_CURRENT_TRIM_VAL_BYTE_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_QUSE_CURRENT_TRIM_VAL_BYTE_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_RX_TRIM7_0_QUSE_CURRENT_TRIM_VAL_BYTE_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_TX_TRIM0_0  
#define EMC_DLI_TX_TRIM0_0                      _MK_ADDR_CONST(0x398)
#define EMC_DLI_TX_TRIM0_0_SECURE                       0x0
#define EMC_DLI_TX_TRIM0_0_WORD_COUNT                   0x1
#define EMC_DLI_TX_TRIM0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM0_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_DLI_TX_TRIM0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM0_0_TXDQ_CURRENT_TRIM_VAL_BYTE_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TX_TRIM0_0_TXDQ_CURRENT_TRIM_VAL_BYTE_0_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_TX_TRIM0_0_TXDQ_CURRENT_TRIM_VAL_BYTE_0_SHIFT)
#define EMC_DLI_TX_TRIM0_0_TXDQ_CURRENT_TRIM_VAL_BYTE_0_RANGE                   9:0
#define EMC_DLI_TX_TRIM0_0_TXDQ_CURRENT_TRIM_VAL_BYTE_0_WOFFSET                 0x0
#define EMC_DLI_TX_TRIM0_0_TXDQ_CURRENT_TRIM_VAL_BYTE_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM0_0_TXDQ_CURRENT_TRIM_VAL_BYTE_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM0_0_TXDQ_CURRENT_TRIM_VAL_BYTE_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM0_0_TXDQ_CURRENT_TRIM_VAL_BYTE_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_TX_TRIM1_0  
#define EMC_DLI_TX_TRIM1_0                      _MK_ADDR_CONST(0x39c)
#define EMC_DLI_TX_TRIM1_0_SECURE                       0x0
#define EMC_DLI_TX_TRIM1_0_WORD_COUNT                   0x1
#define EMC_DLI_TX_TRIM1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM1_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_DLI_TX_TRIM1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM1_0_TXDQ_CURRENT_TRIM_VAL_BYTE_1_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TX_TRIM1_0_TXDQ_CURRENT_TRIM_VAL_BYTE_1_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_TX_TRIM1_0_TXDQ_CURRENT_TRIM_VAL_BYTE_1_SHIFT)
#define EMC_DLI_TX_TRIM1_0_TXDQ_CURRENT_TRIM_VAL_BYTE_1_RANGE                   9:0
#define EMC_DLI_TX_TRIM1_0_TXDQ_CURRENT_TRIM_VAL_BYTE_1_WOFFSET                 0x0
#define EMC_DLI_TX_TRIM1_0_TXDQ_CURRENT_TRIM_VAL_BYTE_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM1_0_TXDQ_CURRENT_TRIM_VAL_BYTE_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM1_0_TXDQ_CURRENT_TRIM_VAL_BYTE_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM1_0_TXDQ_CURRENT_TRIM_VAL_BYTE_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_TX_TRIM2_0  
#define EMC_DLI_TX_TRIM2_0                      _MK_ADDR_CONST(0x3a0)
#define EMC_DLI_TX_TRIM2_0_SECURE                       0x0
#define EMC_DLI_TX_TRIM2_0_WORD_COUNT                   0x1
#define EMC_DLI_TX_TRIM2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM2_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM2_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_DLI_TX_TRIM2_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM2_0_TXDQ_CURRENT_TRIM_VAL_BYTE_2_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TX_TRIM2_0_TXDQ_CURRENT_TRIM_VAL_BYTE_2_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_TX_TRIM2_0_TXDQ_CURRENT_TRIM_VAL_BYTE_2_SHIFT)
#define EMC_DLI_TX_TRIM2_0_TXDQ_CURRENT_TRIM_VAL_BYTE_2_RANGE                   9:0
#define EMC_DLI_TX_TRIM2_0_TXDQ_CURRENT_TRIM_VAL_BYTE_2_WOFFSET                 0x0
#define EMC_DLI_TX_TRIM2_0_TXDQ_CURRENT_TRIM_VAL_BYTE_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM2_0_TXDQ_CURRENT_TRIM_VAL_BYTE_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM2_0_TXDQ_CURRENT_TRIM_VAL_BYTE_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM2_0_TXDQ_CURRENT_TRIM_VAL_BYTE_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_TX_TRIM3_0  
#define EMC_DLI_TX_TRIM3_0                      _MK_ADDR_CONST(0x3a4)
#define EMC_DLI_TX_TRIM3_0_SECURE                       0x0
#define EMC_DLI_TX_TRIM3_0_WORD_COUNT                   0x1
#define EMC_DLI_TX_TRIM3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM3_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM3_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_DLI_TX_TRIM3_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM3_0_TXDQ_CURRENT_TRIM_VAL_BYTE_3_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TX_TRIM3_0_TXDQ_CURRENT_TRIM_VAL_BYTE_3_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_DLI_TX_TRIM3_0_TXDQ_CURRENT_TRIM_VAL_BYTE_3_SHIFT)
#define EMC_DLI_TX_TRIM3_0_TXDQ_CURRENT_TRIM_VAL_BYTE_3_RANGE                   9:0
#define EMC_DLI_TX_TRIM3_0_TXDQ_CURRENT_TRIM_VAL_BYTE_3_WOFFSET                 0x0
#define EMC_DLI_TX_TRIM3_0_TXDQ_CURRENT_TRIM_VAL_BYTE_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM3_0_TXDQ_CURRENT_TRIM_VAL_BYTE_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM3_0_TXDQ_CURRENT_TRIM_VAL_BYTE_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TX_TRIM3_0_TXDQ_CURRENT_TRIM_VAL_BYTE_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_DLI_TRIM_TXDQS0_0  
#define EMC_DLI_TRIM_TXDQS0_0                   _MK_ADDR_CONST(0x3a8)
#define EMC_DLI_TRIM_TXDQS0_0_SECURE                    0x0
#define EMC_DLI_TRIM_TXDQS0_0_WORD_COUNT                        0x1
#define EMC_DLI_TRIM_TXDQS0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS0_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS0_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS0_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_FIELD                   _MK_FIELD_CONST(0x7f, EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_SHIFT)
#define EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_RANGE                   6:0
#define EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_WOFFSET                 0x0
#define EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS0_0_EMC2PMACRO_CFG_TXDQS0_DLI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)


// Register EMC_DLI_TRIM_TXDQS1_0  
#define EMC_DLI_TRIM_TXDQS1_0                   _MK_ADDR_CONST(0x3ac)
#define EMC_DLI_TRIM_TXDQS1_0_SECURE                    0x0
#define EMC_DLI_TRIM_TXDQS1_0_WORD_COUNT                        0x1
#define EMC_DLI_TRIM_TXDQS1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS1_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS1_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS1_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_FIELD                   _MK_FIELD_CONST(0x7f, EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_SHIFT)
#define EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_RANGE                   6:0
#define EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_WOFFSET                 0x0
#define EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS1_0_EMC2PMACRO_CFG_TXDQS1_DLI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)


// Register EMC_DLI_TRIM_TXDQS2_0  
#define EMC_DLI_TRIM_TXDQS2_0                   _MK_ADDR_CONST(0x3b0)
#define EMC_DLI_TRIM_TXDQS2_0_SECURE                    0x0
#define EMC_DLI_TRIM_TXDQS2_0_WORD_COUNT                        0x1
#define EMC_DLI_TRIM_TXDQS2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS2_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS2_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS2_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_FIELD                   _MK_FIELD_CONST(0x7f, EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_SHIFT)
#define EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_RANGE                   6:0
#define EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_WOFFSET                 0x0
#define EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS2_0_EMC2PMACRO_CFG_TXDQS2_DLI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)


// Register EMC_DLI_TRIM_TXDQS3_0  
#define EMC_DLI_TRIM_TXDQS3_0                   _MK_ADDR_CONST(0x3b4)
#define EMC_DLI_TRIM_TXDQS3_0_SECURE                    0x0
#define EMC_DLI_TRIM_TXDQS3_0_WORD_COUNT                        0x1
#define EMC_DLI_TRIM_TXDQS3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS3_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS3_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS3_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_FIELD                   _MK_FIELD_CONST(0x7f, EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_SHIFT)
#define EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_RANGE                   6:0
#define EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_WOFFSET                 0x0
#define EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS3_0_EMC2PMACRO_CFG_TXDQS3_DLI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)


// Register EMC_DLI_TRIM_TXDQS4_0  
#define EMC_DLI_TRIM_TXDQS4_0                   _MK_ADDR_CONST(0x3b8)
#define EMC_DLI_TRIM_TXDQS4_0_SECURE                    0x0
#define EMC_DLI_TRIM_TXDQS4_0_WORD_COUNT                        0x1
#define EMC_DLI_TRIM_TXDQS4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS4_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS4_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS4_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_FIELD                   _MK_FIELD_CONST(0x7f, EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_SHIFT)
#define EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_RANGE                   6:0
#define EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_WOFFSET                 0x0
#define EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS4_0_EMC2PMACRO_CFG_TXDQS4_DLI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)


// Register EMC_DLI_TRIM_TXDQS5_0  
#define EMC_DLI_TRIM_TXDQS5_0                   _MK_ADDR_CONST(0x3bc)
#define EMC_DLI_TRIM_TXDQS5_0_SECURE                    0x0
#define EMC_DLI_TRIM_TXDQS5_0_WORD_COUNT                        0x1
#define EMC_DLI_TRIM_TXDQS5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS5_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS5_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS5_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_FIELD                   _MK_FIELD_CONST(0x7f, EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_SHIFT)
#define EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_RANGE                   6:0
#define EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_WOFFSET                 0x0
#define EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS5_0_EMC2PMACRO_CFG_TXDQS5_DLI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)


// Register EMC_DLI_TRIM_TXDQS6_0  
#define EMC_DLI_TRIM_TXDQS6_0                   _MK_ADDR_CONST(0x3c0)
#define EMC_DLI_TRIM_TXDQS6_0_SECURE                    0x0
#define EMC_DLI_TRIM_TXDQS6_0_WORD_COUNT                        0x1
#define EMC_DLI_TRIM_TXDQS6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS6_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS6_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS6_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_FIELD                   _MK_FIELD_CONST(0x7f, EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_SHIFT)
#define EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_RANGE                   6:0
#define EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_WOFFSET                 0x0
#define EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS6_0_EMC2PMACRO_CFG_TXDQS6_DLI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)


// Register EMC_DLI_TRIM_TXDQS7_0  
#define EMC_DLI_TRIM_TXDQS7_0                   _MK_ADDR_CONST(0x3c4)
#define EMC_DLI_TRIM_TXDQS7_0_SECURE                    0x0
#define EMC_DLI_TRIM_TXDQS7_0_WORD_COUNT                        0x1
#define EMC_DLI_TRIM_TXDQS7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS7_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS7_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS7_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_FIELD                   _MK_FIELD_CONST(0x7f, EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_SHIFT)
#define EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_RANGE                   6:0
#define EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_WOFFSET                 0x0
#define EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLI_TRIM_TXDQS7_0_EMC2PMACRO_CFG_TXDQS7_DLI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)


// Register EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0  
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0                   _MK_ADDR_CONST(0x3c8)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_SECURE                    0x0
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_WORD_COUNT                        0x1
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_FIELD                     _MK_FIELD_CONST(0x1, EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_SHIFT)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_RANGE                     0:0
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_WOFFSET                   0x0
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)


// Register EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0  
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0                    _MK_ADDR_CONST(0x3cc)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_SECURE                     0x0
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_WORD_COUNT                         0x1
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_FIELD                       _MK_FIELD_CONST(0x1, EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_SHIFT)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_RANGE                       0:0
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_WOFFSET                     0x0
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)


// Register EMC_UNSTALL_RW_AFTER_CLKCHANGE_0  
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0                        _MK_ADDR_CONST(0x3d0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_SECURE                         0x0
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_WORD_COUNT                     0x1
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_FIELD                       _MK_FIELD_CONST(0x1, EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_SHIFT)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_RANGE                       0:0
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_WOFFSET                     0x0
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)


// Register EMC_AUTO_CAL_CLK_STATUS_0  
#define EMC_AUTO_CAL_CLK_STATUS_0                       _MK_ADDR_CONST(0x3d4)
#define EMC_AUTO_CAL_CLK_STATUS_0_SECURE                        0x0
#define EMC_AUTO_CAL_CLK_STATUS_0_WORD_COUNT                    0x1
#define EMC_AUTO_CAL_CLK_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x1f1f1f1f)
#define EMC_AUTO_CAL_CLK_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_FIELD                     _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_SHIFT)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_RANGE                     4:0
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_WOFFSET                   0x0
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_FIELD                   _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_SHIFT)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_RANGE                   12:8
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_WOFFSET                 0x0
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_ADJ_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_ADJ_FIELD                 _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_ADJ_SHIFT)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_ADJ_RANGE                 20:16
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_ADJ_WOFFSET                       0x0
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_ADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_ADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_ADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLUP_ADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_ADJ_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_ADJ_FIELD                       _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_ADJ_SHIFT)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_ADJ_RANGE                       28:24
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_ADJ_WOFFSET                     0x0
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_ADJ_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_ADJ_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_ADJ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CLK_STATUS_0_AUTO_CAL_CLK_PULLDOWN_ADJ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_SEL_DPD_CTRL_0  
#define EMC_SEL_DPD_CTRL_0                      _MK_ADDR_CONST(0x3d8)
#define EMC_SEL_DPD_CTRL_0_SECURE                       0x0
#define EMC_SEL_DPD_CTRL_0_WORD_COUNT                   0x1
#define EMC_SEL_DPD_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x40000)
#define EMC_SEL_DPD_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x7033f)
#define EMC_SEL_DPD_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x40000)
#define EMC_SEL_DPD_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7033f)
#define EMC_SEL_DPD_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x7033f)
#define EMC_SEL_DPD_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x7033f)
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_RANGE                     0:0
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_WOFFSET                   0x0
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_INIT_ENUM                 DISABLED
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_POP_CLK_SEL_DPD_EN_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_FIELD                      _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_RANGE                      1:1
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_WOFFSET                    0x0
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_INIT_ENUM                  DISABLED
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_POP_CA_SEL_DPD_EN_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_RANGE                 2:2
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_WOFFSET                       0x0
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_INIT_ENUM                     DISABLED
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_FIELD                  _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_RANGE                  3:3
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_WOFFSET                        0x0
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_INIT_ENUM                      DISABLED
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_ENABLED                        _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_SHIFT                       _MK_SHIFT_CONST(4)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_FIELD                       _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_RANGE                       4:4
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_WOFFSET                     0x0
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_INIT_ENUM                   DISABLED
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_SHIFT                 _MK_SHIFT_CONST(5)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_RANGE                 5:5
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_WOFFSET                       0x0
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_INIT_ENUM                     DISABLED
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_RANGE                        8:8
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_WOFFSET                      0x0
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_INIT_ENUM                    DISABLED
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_SHIFT                        _MK_SHIFT_CONST(9)
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_RANGE                        9:9
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_WOFFSET                      0x0
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_INIT_ENUM                    DISABLED
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_QUSE_SEL_DPD_EN_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_FIELD                    _MK_FIELD_CONST(0x7, EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_SHIFT)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_RANGE                    18:16
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_WOFFSET                  0x0
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_DEFAULT                  _MK_MASK_CONST(0x4)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_SW_DEFAULT                       _MK_MASK_CONST(0x4)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7)


// Register EMC_PRE_REFRESH_REQ_CNT_0  
#define EMC_PRE_REFRESH_REQ_CNT_0                       _MK_ADDR_CONST(0x3dc)
#define EMC_PRE_REFRESH_REQ_CNT_0_SECURE                        0x0
#define EMC_PRE_REFRESH_REQ_CNT_0_WORD_COUNT                    0x1
#define EMC_PRE_REFRESH_REQ_CNT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PRE_REFRESH_REQ_CNT_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define EMC_PRE_REFRESH_REQ_CNT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PRE_REFRESH_REQ_CNT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define EMC_PRE_REFRESH_REQ_CNT_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_PRE_REFRESH_REQ_CNT_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_FIELD                 _MK_FIELD_CONST(0xffff, EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_SHIFT)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_RANGE                 15:0
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_WOFFSET                       0x0
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)


// Register EMC_DYN_SELF_REF_CONTROL_0  
#define EMC_DYN_SELF_REF_CONTROL_0                      _MK_ADDR_CONST(0x3e0)
#define EMC_DYN_SELF_REF_CONTROL_0_SECURE                       0x0
#define EMC_DYN_SELF_REF_CONTROL_0_WORD_COUNT                   0x1
#define EMC_DYN_SELF_REF_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x8000ffff)
#define EMC_DYN_SELF_REF_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x8000ffff)
#define EMC_DYN_SELF_REF_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x8000ffff)
#define EMC_DYN_SELF_REF_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x8000ffff)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_FIELD                  _MK_FIELD_CONST(0xffff, EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_SHIFT)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_RANGE                  15:0
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_WOFFSET                        0x0
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)

#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_FIELD                 _MK_FIELD_CONST(0x1, EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_SHIFT)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_RANGE                 31:31
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_WOFFSET                       0x0
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_INIT_ENUM                     DISABLED
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_ENABLED                       _MK_ENUM_CONST(1)


// Register EMC_TXSRDLL_0  
#define EMC_TXSRDLL_0                   _MK_ADDR_CONST(0x3e4)
#define EMC_TXSRDLL_0_SECURE                    0x0
#define EMC_TXSRDLL_0_WORD_COUNT                        0x1
#define EMC_TXSRDLL_0_RESET_VAL                         _MK_MASK_CONST(0x7ff)
#define EMC_TXSRDLL_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define EMC_TXSRDLL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x7ff)
#define EMC_TXSRDLL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define EMC_TXSRDLL_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define EMC_TXSRDLL_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define EMC_TXSRDLL_0_TXSRDLL_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TXSRDLL_0_TXSRDLL_FIELD                     _MK_FIELD_CONST(0xfff, EMC_TXSRDLL_0_TXSRDLL_SHIFT)
#define EMC_TXSRDLL_0_TXSRDLL_RANGE                     11:0
#define EMC_TXSRDLL_0_TXSRDLL_WOFFSET                   0x0
#define EMC_TXSRDLL_0_TXSRDLL_DEFAULT                   _MK_MASK_CONST(0x7ff)
#define EMC_TXSRDLL_0_TXSRDLL_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define EMC_TXSRDLL_0_TXSRDLL_SW_DEFAULT                        _MK_MASK_CONST(0x7ff)
#define EMC_TXSRDLL_0_TXSRDLL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)


//
// REGISTER LIST
//
#define LIST_AREMC_REGS(_op_) \
_op_(EMC_INTSTATUS_0) \
_op_(EMC_INTMASK_0) \
_op_(EMC_DBG_0) \
_op_(EMC_CFG_0) \
_op_(EMC_ADR_CFG_0) \
_op_(EMC_REFCTRL_0) \
_op_(EMC_PIN_0) \
_op_(EMC_TIMING_CONTROL_0) \
_op_(EMC_RC_0) \
_op_(EMC_RFC_0) \
_op_(EMC_RAS_0) \
_op_(EMC_RP_0) \
_op_(EMC_R2W_0) \
_op_(EMC_W2R_0) \
_op_(EMC_R2P_0) \
_op_(EMC_W2P_0) \
_op_(EMC_RD_RCD_0) \
_op_(EMC_WR_RCD_0) \
_op_(EMC_RRD_0) \
_op_(EMC_REXT_0) \
_op_(EMC_WDV_0) \
_op_(EMC_QUSE_0) \
_op_(EMC_QRST_0) \
_op_(EMC_QSAFE_0) \
_op_(EMC_RDV_0) \
_op_(EMC_REFRESH_0) \
_op_(EMC_BURST_REFRESH_NUM_0) \
_op_(EMC_PDEX2WR_0) \
_op_(EMC_PDEX2RD_0) \
_op_(EMC_PCHG2PDEN_0) \
_op_(EMC_ACT2PDEN_0) \
_op_(EMC_AR2PDEN_0) \
_op_(EMC_RW2PDEN_0) \
_op_(EMC_TXSR_0) \
_op_(EMC_TCKE_0) \
_op_(EMC_TFAW_0) \
_op_(EMC_TRPAB_0) \
_op_(EMC_TCLKSTABLE_0) \
_op_(EMC_TCLKSTOP_0) \
_op_(EMC_TREFBW_0) \
_op_(EMC_QUSE_EXTRA_0) \
_op_(EMC_ODT_WRITE_0) \
_op_(EMC_ODT_READ_0) \
_op_(EMC_WEXT_0) \
_op_(EMC_CTT_0) \
_op_(EMC_MRS_WAIT_CNT_0) \
_op_(EMC_MRS_0) \
_op_(EMC_EMRS_0) \
_op_(EMC_REF_0) \
_op_(EMC_PRE_0) \
_op_(EMC_NOP_0) \
_op_(EMC_SELF_REF_0) \
_op_(EMC_DPD_0) \
_op_(EMC_MRW_0) \
_op_(EMC_MRR_0) \
_op_(EMC_CMDQ_0) \
_op_(EMC_MC2EMCQ_0) \
_op_(EMC_XM2DQSPADCTRL3_0) \
_op_(EMC_DQS_STR_PULL_CTRL_0) \
_op_(EMC_FBIO_SPARE_0) \
_op_(EMC_FBIO_CFG5_0) \
_op_(EMC_FBIO_WRPTR_EQ_2_0) \
_op_(EMC_FBIO_CFG6_0) \
_op_(EMC_CFG_RSV_0) \
_op_(EMC_CLKEN_OVERRIDE_0) \
_op_(EMC_STAT_CONTROL_0) \
_op_(EMC_STAT_STATUS_0) \
_op_(EMC_STAT_DRAM_CLOCK_LIMIT_LO_0) \
_op_(EMC_STAT_DRAM_CLOCK_LIMIT_HI_0) \
_op_(EMC_STAT_DRAM_CLOCKS_LO_0) \
_op_(EMC_STAT_DRAM_CLOCKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_READ_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_READ_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_REF_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_REF_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_DSR_0) \
_op_(EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_READ_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_READ_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_REF_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_REF_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_DSR_0) \
_op_(EMC_AUTO_CAL_CONFIG_0) \
_op_(EMC_AUTO_CAL_INTERVAL_0) \
_op_(EMC_AUTO_CAL_STATUS_0) \
_op_(EMC_REQ_CTRL_0) \
_op_(EMC_EMC_STATUS_0) \
_op_(EMC_CFG_2_0) \
_op_(EMC_CFG_DIG_DLL_0) \
_op_(EMC_CFG_DIG_DLL_PERIOD_0) \
_op_(EMC_DIG_DLL_STATUS_0) \
_op_(EMC_CTT_DURATION_0) \
_op_(EMC_CTT_TERM_CTRL_0) \
_op_(EMC_ZCAL_INTERVAL_0) \
_op_(EMC_ZCAL_WAIT_CNT_0) \
_op_(EMC_ZCAL_MRW_CMD_0) \
_op_(EMC_ZQ_CAL_0) \
_op_(EMC_XM2CMDPADCTRL_0) \
_op_(EMC_XM2CMDPADCTRL2_0) \
_op_(EMC_XM2DQSPADCTRL_0) \
_op_(EMC_XM2DQSPADCTRL2_0) \
_op_(EMC_XM2DQPADCTRL_0) \
_op_(EMC_XM2DQPADCTRL2_0) \
_op_(EMC_XM2CLKPADCTRL_0) \
_op_(EMC_XM2COMPPADCTRL_0) \
_op_(EMC_XM2VTTGENPADCTRL_0) \
_op_(EMC_XM2VTTGENPADCTRL2_0) \
_op_(EMC_XM2QUSEPADCTRL_0) \
_op_(EMC_EMCPADEN_0) \
_op_(EMC_SCRATCH0_0) \
_op_(EMC_DLL_XFORM_DQS0_0) \
_op_(EMC_DLL_XFORM_DQS1_0) \
_op_(EMC_DLL_XFORM_DQS2_0) \
_op_(EMC_DLL_XFORM_DQS3_0) \
_op_(EMC_DLL_XFORM_DQS4_0) \
_op_(EMC_DLL_XFORM_DQS5_0) \
_op_(EMC_DLL_XFORM_DQS6_0) \
_op_(EMC_DLL_XFORM_DQS7_0) \
_op_(EMC_DLL_XFORM_QUSE0_0) \
_op_(EMC_DLL_XFORM_QUSE1_0) \
_op_(EMC_DLL_XFORM_QUSE2_0) \
_op_(EMC_DLL_XFORM_QUSE3_0) \
_op_(EMC_DLL_XFORM_QUSE4_0) \
_op_(EMC_DLL_XFORM_QUSE5_0) \
_op_(EMC_DLL_XFORM_QUSE6_0) \
_op_(EMC_DLL_XFORM_QUSE7_0) \
_op_(EMC_DLL_XFORM_DQ0_0) \
_op_(EMC_DLL_XFORM_DQ1_0) \
_op_(EMC_DLL_XFORM_DQ2_0) \
_op_(EMC_DLL_XFORM_DQ3_0) \
_op_(EMC_DLI_RX_TRIM0_0) \
_op_(EMC_DLI_RX_TRIM1_0) \
_op_(EMC_DLI_RX_TRIM2_0) \
_op_(EMC_DLI_RX_TRIM3_0) \
_op_(EMC_DLI_RX_TRIM4_0) \
_op_(EMC_DLI_RX_TRIM5_0) \
_op_(EMC_DLI_RX_TRIM6_0) \
_op_(EMC_DLI_RX_TRIM7_0) \
_op_(EMC_DLI_TX_TRIM0_0) \
_op_(EMC_DLI_TX_TRIM1_0) \
_op_(EMC_DLI_TX_TRIM2_0) \
_op_(EMC_DLI_TX_TRIM3_0) \
_op_(EMC_DLI_TRIM_TXDQS0_0) \
_op_(EMC_DLI_TRIM_TXDQS1_0) \
_op_(EMC_DLI_TRIM_TXDQS2_0) \
_op_(EMC_DLI_TRIM_TXDQS3_0) \
_op_(EMC_DLI_TRIM_TXDQS4_0) \
_op_(EMC_DLI_TRIM_TXDQS5_0) \
_op_(EMC_DLI_TRIM_TXDQS6_0) \
_op_(EMC_DLI_TRIM_TXDQS7_0) \
_op_(EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0) \
_op_(EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0) \
_op_(EMC_UNSTALL_RW_AFTER_CLKCHANGE_0) \
_op_(EMC_AUTO_CAL_CLK_STATUS_0) \
_op_(EMC_SEL_DPD_CTRL_0) \
_op_(EMC_PRE_REFRESH_REQ_CNT_0) \
_op_(EMC_DYN_SELF_REF_CONTROL_0) \
_op_(EMC_TXSRDLL_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_EMC        0x00000000

//
// AREMC REGISTER BANKS
//

#define EMC0_FIRST_REG 0x0000 // EMC_INTSTATUS_0
#define EMC0_LAST_REG 0x0010 // EMC_ADR_CFG_0
#define EMC1_FIRST_REG 0x0020 // EMC_REFCTRL_0
#define EMC1_LAST_REG 0x00bc // EMC_CTT_0
#define EMC2_FIRST_REG 0x00c8 // EMC_MRS_WAIT_CNT_0
#define EMC2_LAST_REG 0x0108 // EMC_FBIO_WRPTR_EQ_2_0
#define EMC3_FIRST_REG 0x0114 // EMC_FBIO_CFG6_0
#define EMC3_LAST_REG 0x0114 // EMC_FBIO_CFG6_0
#define EMC4_FIRST_REG 0x0120 // EMC_CFG_RSV_0
#define EMC4_LAST_REG 0x0120 // EMC_CFG_RSV_0
#define EMC5_FIRST_REG 0x0140 // EMC_CLKEN_OVERRIDE_0
#define EMC5_LAST_REG 0x0140 // EMC_CLKEN_OVERRIDE_0
#define EMC6_FIRST_REG 0x0160 // EMC_STAT_CONTROL_0
#define EMC6_LAST_REG 0x0164 // EMC_STAT_STATUS_0
#define EMC7_FIRST_REG 0x019c // EMC_STAT_DRAM_CLOCK_LIMIT_LO_0
#define EMC7_LAST_REG 0x02c0 // EMC_CFG_DIG_DLL_PERIOD_0
#define EMC8_FIRST_REG 0x02c8 // EMC_DIG_DLL_STATUS_0
#define EMC8_LAST_REG 0x02c8 // EMC_DIG_DLL_STATUS_0
#define EMC9_FIRST_REG 0x02d8 // EMC_CTT_DURATION_0
#define EMC9_LAST_REG 0x031c // EMC_EMCPADEN_0
#define EMC10_FIRST_REG 0x0324 // EMC_SCRATCH0_0
#define EMC10_LAST_REG 0x03e4 // EMC_TXSRDLL_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___AREMC_H_INC_
