Model {
  Name			  "sampleModel526"
  System {
    Name		    "sampleModel526"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "10"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      DiscreteStateSpace
      Name		      "cfblk1"
      SID		      "1"
      Position		      [30, 30, 90, 90]
      ZOrder		      1
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk10"
      SID		      "10"
      Ports		      [0, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Ramp"
      SourceType	      "Ramp"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      slope		      "[-2240.364020]"
      start		      "[12.023421]"
      InitialOutput	      "[673104.775390]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      DiscreteZeroPole
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      Poles		      "[0 0.5]"
      Gain		      "1"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      VariableName	      "syyhflf"
      MaxDataPoints	      "inf"
      SaveFormat	      "Timeseries"
      FixptAsFi		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      Display
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Decimation	      "1"
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk6"
      SID		      "6"
      Ports		      []
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      on
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk7"
      SID		      "7"
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
    }
    Block {
      BlockType		      Step
      Name		      "cfblk8"
      SID		      "8"
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      Time		      "[36.000000]"
      Before		      "[-250614894.413808]"
      After		      "[-254256196.798920]"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk9"
      SID		      "9"
      Ports		      [0, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      OutValues		      "[-691131384.510074, -675716462.510963]"
      tsamp		      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      OutputDataTypeScalingMode	"double"
      OutDataType	      "fixdt(0,8)"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, -35; -560, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, 35; -880, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [80, 0]
      Branch {
	ZOrder			3
	Points			[5, 0; 0, -35; 475, 0]
	DstBlock		"cfblk5"
	DstPort			1
      }
      Branch {
	ZOrder			7
	DstBlock		"cfblk2"
	DstPort			1
      }
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk2"
      SrcPort		      1
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, -35; -1200, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
