Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Jan 11 16:53:27 2017
| Host         : user-NB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TrafficLight_timing_summary_routed.rpt -rpx TrafficLight_timing_summary_routed.rpx
| Design       : TrafficLight
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.598        0.000                      0                  104        0.208        0.000                      0                  104        3.000        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       12.598        0.000                      0                  104        0.208        0.000                      0                  104       19.500        0.000                       0                    96  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.598ns  (required time - arrival time)
  Source:                 nolabel_line54/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.278ns  (logic 7.929ns (29.067%)  route 19.349ns (70.933%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=1 LUT3=2 LUT4=2 LUT6=8 MUXF7=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.571    -0.941    nolabel_line54/clk_out1
    SLICE_X51Y5          FDCE                                         r  nolabel_line54/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  nolabel_line54/countv_reg[3]/Q
                         net (fo=19, routed)          1.258     0.773    nolabel_line54/countv[3]
    SLICE_X52Y6          LUT4 (Prop_lut4_I0_O)        0.124     0.897 r  nolabel_line54/next_vgaGreen4_i_8/O
                         net (fo=3, routed)           0.693     1.590    nolabel_line54/next_vgaGreen4_i_8_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.714 f  nolabel_line54/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.625     2.339    nolabel_line54/next_vgaGreen4_i_13_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I2_O)        0.124     2.463 r  nolabel_line54/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.937     3.400    nolabel_line54/next_vgaGreen4_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841     7.241 r  nolabel_line54/next_vgaGreen4/P[0]
                         net (fo=4, routed)           0.785     8.026    nolabel_line54/next_vgaGreen4_n_105
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.150 r  nolabel_line54/vgaGreen[3]_i_1123/O
                         net (fo=1, routed)           0.000     8.150    nolabel_line54/vgaGreen[3]_i_1123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.728 f  nolabel_line54/vgaGreen_reg[3]_i_497/O[2]
                         net (fo=4029, routed)        7.808    16.536    nolabel_line54/vgaGreen_reg[3]_i_497_n_5
    SLICE_X12Y71         LUT3 (Prop_lut3_I2_O)        0.325    16.861 f  nolabel_line54/vgaGreen[0]_i_2135/O
                         net (fo=3, routed)           1.742    18.603    nolabel_line54/vgaGreen[0]_i_2135_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.328    18.931 f  nolabel_line54/vgaGreen[3]_i_2213/O
                         net (fo=1, routed)           0.634    19.566    nolabel_line54/vgaGreen[3]_i_2213_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.124    19.690 f  nolabel_line54/vgaGreen[3]_i_1684/O
                         net (fo=1, routed)           0.000    19.690    nolabel_line54/vgaGreen[3]_i_1684_n_0
    SLICE_X13Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    19.907 f  nolabel_line54/vgaGreen_reg[3]_i_916/O
                         net (fo=1, routed)           0.422    20.328    nolabel_line54/vgaGreen_reg[3]_i_916_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.299    20.627 f  nolabel_line54/vgaGreen[3]_i_416/O
                         net (fo=1, routed)           0.808    21.435    nolabel_line54/vgaGreen[3]_i_416_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.559 r  nolabel_line54/vgaGreen[3]_i_179/O
                         net (fo=1, routed)           0.000    21.559    nolabel_line54/vgaGreen[3]_i_179_n_0
    SLICE_X15Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    21.771 r  nolabel_line54/vgaGreen_reg[3]_i_67/O
                         net (fo=1, routed)           1.631    23.402    nolabel_line54/vgaGreen_reg[3]_i_67_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I1_O)        0.299    23.701 r  nolabel_line54/vgaGreen[3]_i_25/O
                         net (fo=1, routed)           0.625    24.326    nolabel_line54/vgaGreen[3]_i_25_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I3_O)        0.124    24.450 r  nolabel_line54/vgaGreen[3]_i_8/O
                         net (fo=1, routed)           0.000    24.450    nolabel_line52/nolabel_line138/nolabel_line35/Q_reg_9
    SLICE_X46Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    24.659 r  nolabel_line52/nolabel_line138/nolabel_line35/vgaGreen_reg[3]_i_2/O
                         net (fo=1, routed)           1.382    26.041    nolabel_line54/Q_reg_3
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.297    26.338 r  nolabel_line54/vgaGreen[3]_i_1/O
                         net (fo=1, routed)           0.000    26.338    nolabel_line54/next_vgaGreen[3]
    SLICE_X45Y22         FDCE                                         r  nolabel_line54/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.434    38.439    nolabel_line54/clk_out1
    SLICE_X45Y22         FDCE                                         r  nolabel_line54/vgaGreen_reg[3]/C
                         clock pessimism              0.564    39.002    
                         clock uncertainty           -0.098    38.905    
    SLICE_X45Y22         FDCE (Setup_fdce_C_D)        0.031    38.936    nolabel_line54/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                 12.598    

Slack (MET) :             13.674ns  (required time - arrival time)
  Source:                 nolabel_line54/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.206ns  (logic 7.618ns (29.070%)  route 18.588ns (70.930%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.571    -0.941    nolabel_line54/clk_out1
    SLICE_X51Y5          FDCE                                         r  nolabel_line54/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  nolabel_line54/countv_reg[3]/Q
                         net (fo=19, routed)          1.258     0.773    nolabel_line54/countv[3]
    SLICE_X52Y6          LUT4 (Prop_lut4_I0_O)        0.124     0.897 r  nolabel_line54/next_vgaGreen4_i_8/O
                         net (fo=3, routed)           0.693     1.590    nolabel_line54/next_vgaGreen4_i_8_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.714 f  nolabel_line54/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.625     2.339    nolabel_line54/next_vgaGreen4_i_13_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I2_O)        0.124     2.463 r  nolabel_line54/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.937     3.400    nolabel_line54/next_vgaGreen4_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841     7.241 r  nolabel_line54/next_vgaGreen4/P[0]
                         net (fo=4, routed)           0.785     8.026    nolabel_line54/next_vgaGreen4_n_105
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.150 r  nolabel_line54/vgaGreen[3]_i_1123/O
                         net (fo=1, routed)           0.000     8.150    nolabel_line54/vgaGreen[3]_i_1123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.793 f  nolabel_line54/vgaGreen_reg[3]_i_497/O[3]
                         net (fo=4071, routed)        6.324    15.117    nolabel_line54/vgaGreen_reg[3]_i_497_n_4
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.333    15.450 r  nolabel_line54/vgaGreen[3]_i_790/O
                         net (fo=11, routed)          1.939    17.390    nolabel_line54/vgaGreen[3]_i_790_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.326    17.716 r  nolabel_line54/vgaGreen[2]_i_798/O
                         net (fo=1, routed)           0.952    18.667    nolabel_line54/vgaGreen[2]_i_798_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.791 r  nolabel_line54/vgaGreen[2]_i_374/O
                         net (fo=1, routed)           0.000    18.791    nolabel_line54/vgaGreen[2]_i_374_n_0
    SLICE_X53Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    19.008 r  nolabel_line54/vgaGreen_reg[2]_i_141/O
                         net (fo=2, routed)           1.555    20.564    nolabel_line54/vgaGreen_reg[2]_i_141_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I1_O)        0.299    20.863 r  nolabel_line54/vgaGreen[2]_i_54/O
                         net (fo=1, routed)           0.512    21.375    nolabel_line54/vgaGreen[2]_i_54_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.124    21.499 r  nolabel_line54/vgaGreen[2]_i_25/O
                         net (fo=1, routed)           0.972    22.470    nolabel_line54/vgaGreen[2]_i_25_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.124    22.594 r  nolabel_line54/vgaGreen[2]_i_15/O
                         net (fo=1, routed)           0.000    22.594    nolabel_line54/vgaGreen[2]_i_15_n_0
    SLICE_X55Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    22.806 r  nolabel_line54/vgaGreen_reg[2]_i_7/O
                         net (fo=1, routed)           1.371    24.177    nolabel_line54/vgaGreen_reg[2]_i_7_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.299    24.476 f  nolabel_line54/vgaGreen[2]_i_3/O
                         net (fo=1, routed)           0.665    25.141    nolabel_line54/vgaGreen[2]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    25.265 r  nolabel_line54/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000    25.265    nolabel_line54/next_vgaGreen[2]
    SLICE_X44Y30         FDCE                                         r  nolabel_line54/vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.437    38.442    nolabel_line54/clk_out1
    SLICE_X44Y30         FDCE                                         r  nolabel_line54/vgaGreen_reg[2]/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X44Y30         FDCE (Setup_fdce_C_D)        0.031    38.939    nolabel_line54/vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                         -25.265    
  -------------------------------------------------------------------
                         slack                                 13.674    

Slack (MET) :             13.697ns  (required time - arrival time)
  Source:                 nolabel_line54/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/vgaGreen_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.182ns  (logic 7.051ns (26.931%)  route 19.131ns (73.069%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.571    -0.941    nolabel_line54/clk_out1
    SLICE_X51Y5          FDCE                                         r  nolabel_line54/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  nolabel_line54/countv_reg[3]/Q
                         net (fo=19, routed)          1.258     0.773    nolabel_line54/countv[3]
    SLICE_X52Y6          LUT4 (Prop_lut4_I0_O)        0.124     0.897 r  nolabel_line54/next_vgaGreen4_i_8/O
                         net (fo=3, routed)           0.693     1.590    nolabel_line54/next_vgaGreen4_i_8_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.714 f  nolabel_line54/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.625     2.339    nolabel_line54/next_vgaGreen4_i_13_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I2_O)        0.124     2.463 r  nolabel_line54/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.937     3.400    nolabel_line54/next_vgaGreen4_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841     7.241 r  nolabel_line54/next_vgaGreen4/P[0]
                         net (fo=4, routed)           0.785     8.026    nolabel_line54/next_vgaGreen4_n_105
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.150 r  nolabel_line54/vgaGreen[3]_i_1123/O
                         net (fo=1, routed)           0.000     8.150    nolabel_line54/vgaGreen[3]_i_1123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.728 r  nolabel_line54/vgaGreen_reg[3]_i_497/O[2]
                         net (fo=4029, routed)        5.455    14.184    nolabel_line54/vgaGreen_reg[3]_i_497_n_5
    SLICE_X15Y53         LUT4 (Prop_lut4_I2_O)        0.301    14.485 r  nolabel_line54/vgaGreen[3]_i_1779/O
                         net (fo=13, routed)          2.357    16.842    nolabel_line54/vgaGreen[3]_i_1779_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.966 r  nolabel_line54/vgaGreen[1]_i_742/O
                         net (fo=4, routed)           1.201    18.167    nolabel_line54/vgaGreen[1]_i_742_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I2_O)        0.124    18.291 r  nolabel_line54/vgaGreen[1]_i_379/O
                         net (fo=2, routed)           0.591    18.882    nolabel_line54/vgaGreen[1]_i_379_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    19.006 r  nolabel_line54/vgaGreen[1]_i_123/O
                         net (fo=1, routed)           1.397    20.403    nolabel_line54/vgaGreen[1]_i_123_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124    20.527 r  nolabel_line54/vgaGreen[1]_i_40/O
                         net (fo=1, routed)           1.149    21.676    nolabel_line54/vgaGreen[1]_i_40_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.800 r  nolabel_line54/vgaGreen[1]_i_15/O
                         net (fo=1, routed)           0.000    21.800    nolabel_line54/vgaGreen[1]_i_15_n_0
    SLICE_X37Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    22.012 r  nolabel_line54/vgaGreen_reg[1]_i_6/O
                         net (fo=1, routed)           0.544    22.556    nolabel_line54/vgaGreen_reg[1]_i_6_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I0_O)        0.299    22.855 r  nolabel_line54/vgaGreen[1]_i_3/O
                         net (fo=1, routed)           1.619    24.474    nolabel_line54/vgaGreen[1]_i_3_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I1_O)        0.124    24.598 f  nolabel_line54/vgaGreen[1]_i_2/O
                         net (fo=1, routed)           0.520    25.118    nolabel_line54/vgaGreen[1]_i_2_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    25.242 r  nolabel_line54/vgaGreen[1]_i_1/O
                         net (fo=1, routed)           0.000    25.242    nolabel_line54/next_vgaGreen[1]
    SLICE_X44Y30         FDCE                                         r  nolabel_line54/vgaGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.437    38.442    nolabel_line54/clk_out1
    SLICE_X44Y30         FDCE                                         r  nolabel_line54/vgaGreen_reg[1]/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X44Y30         FDCE (Setup_fdce_C_D)        0.031    38.939    nolabel_line54/vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                         -25.242    
  -------------------------------------------------------------------
                         slack                                 13.697    

Slack (MET) :             13.734ns  (required time - arrival time)
  Source:                 nolabel_line54/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/vgaGreen_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.143ns  (logic 7.286ns (27.870%)  route 18.857ns (72.130%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.571    -0.941    nolabel_line54/clk_out1
    SLICE_X51Y5          FDCE                                         r  nolabel_line54/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  nolabel_line54/countv_reg[3]/Q
                         net (fo=19, routed)          1.258     0.773    nolabel_line54/countv[3]
    SLICE_X52Y6          LUT4 (Prop_lut4_I0_O)        0.124     0.897 r  nolabel_line54/next_vgaGreen4_i_8/O
                         net (fo=3, routed)           0.693     1.590    nolabel_line54/next_vgaGreen4_i_8_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.714 f  nolabel_line54/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.625     2.339    nolabel_line54/next_vgaGreen4_i_13_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I2_O)        0.124     2.463 r  nolabel_line54/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.937     3.400    nolabel_line54/next_vgaGreen4_i_1_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841     7.241 r  nolabel_line54/next_vgaGreen4/P[0]
                         net (fo=4, routed)           0.785     8.026    nolabel_line54/next_vgaGreen4_n_105
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.150 r  nolabel_line54/vgaGreen[3]_i_1123/O
                         net (fo=1, routed)           0.000     8.150    nolabel_line54/vgaGreen[3]_i_1123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.728 f  nolabel_line54/vgaGreen_reg[3]_i_497/O[2]
                         net (fo=4029, routed)        6.968    15.696    nolabel_line54/vgaGreen_reg[3]_i_497_n_5
    SLICE_X12Y57         LUT4 (Prop_lut4_I0_O)        0.327    16.023 r  nolabel_line54/vgaGreen[0]_i_3100/O
                         net (fo=1, routed)           1.035    17.058    nolabel_line54/vgaGreen[0]_i_3100_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I2_O)        0.328    17.386 f  nolabel_line54/vgaGreen[0]_i_2262/O
                         net (fo=1, routed)           0.440    17.826    nolabel_line54/vgaGreen[0]_i_2262_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    17.950 f  nolabel_line54/vgaGreen[0]_i_987/O
                         net (fo=1, routed)           1.270    19.220    nolabel_line54/vgaGreen[0]_i_987_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.124    19.344 f  nolabel_line54/vgaGreen[0]_i_331/O
                         net (fo=1, routed)           0.947    20.291    nolabel_line54/vgaGreen[0]_i_331_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.415 r  nolabel_line54/vgaGreen[0]_i_103/O
                         net (fo=1, routed)           0.000    20.415    nolabel_line54/vgaGreen[0]_i_103_n_0
    SLICE_X15Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    20.632 r  nolabel_line54/vgaGreen_reg[0]_i_35/O
                         net (fo=1, routed)           0.893    21.525    nolabel_line54/vgaGreen_reg[0]_i_35_n_0
    SLICE_X14Y59         LUT5 (Prop_lut5_I2_O)        0.299    21.824 r  nolabel_line54/vgaGreen[0]_i_12/O
                         net (fo=1, routed)           1.111    22.935    nolabel_line54/p_4_in[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.059 r  nolabel_line54/vgaGreen[0]_i_4/O
                         net (fo=1, routed)           1.452    24.511    nolabel_line54/vgaGreen[0]_i_4_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.124    24.635 f  nolabel_line54/vgaGreen[0]_i_2/O
                         net (fo=1, routed)           0.444    25.079    nolabel_line54/vgaGreen[0]_i_2_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    25.203 r  nolabel_line54/vgaGreen[0]_i_1/O
                         net (fo=1, routed)           0.000    25.203    nolabel_line54/next_vgaGreen[0]
    SLICE_X44Y30         FDCE                                         r  nolabel_line54/vgaGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.437    38.442    nolabel_line54/clk_out1
    SLICE_X44Y30         FDCE                                         r  nolabel_line54/vgaGreen_reg[0]/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X44Y30         FDCE (Setup_fdce_C_D)        0.029    38.937    nolabel_line54/vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                         -25.203    
  -------------------------------------------------------------------
                         slack                                 13.734    

Slack (MET) :             17.976ns  (required time - arrival time)
  Source:                 nolabel_line54/countv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.904ns  (logic 7.414ns (33.848%)  route 14.490ns (66.152%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT1=1 LUT3=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.571    -0.941    nolabel_line54/clk_out1
    SLICE_X51Y6          FDCE                                         r  nolabel_line54/countv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  nolabel_line54/countv_reg[1]/Q
                         net (fo=24, routed)          1.332     0.848    nolabel_line54/countv[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     0.972 f  nolabel_line54/next_vgaRed3_i_17/O
                         net (fo=7, routed)           1.413     2.385    nolabel_line54/next_vgaRed3_i_17_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.509 r  nolabel_line54/next_vgaRed3_i_1/O
                         net (fo=9, routed)           1.165     3.674    nolabel_line54/next_vgaRed3_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841     7.515 f  nolabel_line54/next_vgaRed3/P[0]
                         net (fo=84, routed)          2.306     9.822    nolabel_line54/next_vgaRed3_n_105
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.946 r  nolabel_line54/vgaGreen[3]_i_645/O
                         net (fo=1, routed)           0.000     9.946    nolabel_line54/vgaGreen[3]_i_645_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.490 f  nolabel_line54/vgaGreen_reg[3]_i_309/O[2]
                         net (fo=78, routed)          2.299    12.788    nolabel_line54/vgaGreen_reg[3]_i_309_n_5
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.331    13.119 f  nolabel_line54/vgaGreen[3]_i_1961/O
                         net (fo=3, routed)           0.924    14.043    nolabel_line54/vgaGreen[3]_i_1961_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.327    14.370 f  nolabel_line54/vgaGreen[3]_i_1952/O
                         net (fo=1, routed)           0.000    14.370    nolabel_line54/vgaGreen[3]_i_1952_n_0
    SLICE_X52Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.584 f  nolabel_line54/vgaGreen_reg[3]_i_1219/O
                         net (fo=1, routed)           0.963    15.547    nolabel_line54/vgaGreen_reg[3]_i_1219_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.297    15.844 f  nolabel_line54/vgaGreen[3]_i_646/O
                         net (fo=1, routed)           0.857    16.701    nolabel_line54/vgaGreen[3]_i_646_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.825 f  nolabel_line54/vgaGreen[3]_i_315/O
                         net (fo=1, routed)           0.658    17.483    nolabel_line54/vgaGreen[3]_i_315_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.607 f  nolabel_line54/vgaGreen[3]_i_142/O
                         net (fo=1, routed)           0.000    17.607    nolabel_line54/vgaGreen[3]_i_142_n_0
    SLICE_X51Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    17.845 f  nolabel_line54/vgaGreen_reg[3]_i_54/O
                         net (fo=2, routed)           0.843    18.688    nolabel_line54/vgaGreen_reg[3]_i_54_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.298    18.986 r  nolabel_line54/vgaRed[3]_i_8/O
                         net (fo=2, routed)           1.124    20.109    nolabel_line54/vgaRed[3]_i_8_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    20.233 f  nolabel_line54/vgaRed[3]_i_7/O
                         net (fo=4, routed)           0.606    20.839    nolabel_line54/vgaRed[3]_i_7_n_0
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.124    20.963 r  nolabel_line54/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000    20.963    nolabel_line54/next_vgaRed[0]
    SLICE_X48Y21         FDCE                                         r  nolabel_line54/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.439    38.444    nolabel_line54/clk_out1
    SLICE_X48Y21         FDCE                                         r  nolabel_line54/vgaRed_reg[0]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X48Y21         FDCE (Setup_fdce_C_D)        0.029    38.939    nolabel_line54/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                         -20.963    
  -------------------------------------------------------------------
                         slack                                 17.976    

Slack (MET) :             17.989ns  (required time - arrival time)
  Source:                 nolabel_line54/countv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/vgaRed_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.893ns  (logic 7.414ns (33.865%)  route 14.479ns (66.135%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT1=1 LUT3=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.571    -0.941    nolabel_line54/clk_out1
    SLICE_X51Y6          FDCE                                         r  nolabel_line54/countv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  nolabel_line54/countv_reg[1]/Q
                         net (fo=24, routed)          1.332     0.848    nolabel_line54/countv[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     0.972 f  nolabel_line54/next_vgaRed3_i_17/O
                         net (fo=7, routed)           1.413     2.385    nolabel_line54/next_vgaRed3_i_17_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.509 r  nolabel_line54/next_vgaRed3_i_1/O
                         net (fo=9, routed)           1.165     3.674    nolabel_line54/next_vgaRed3_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841     7.515 f  nolabel_line54/next_vgaRed3/P[0]
                         net (fo=84, routed)          2.306     9.822    nolabel_line54/next_vgaRed3_n_105
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.946 r  nolabel_line54/vgaGreen[3]_i_645/O
                         net (fo=1, routed)           0.000     9.946    nolabel_line54/vgaGreen[3]_i_645_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.490 f  nolabel_line54/vgaGreen_reg[3]_i_309/O[2]
                         net (fo=78, routed)          2.299    12.788    nolabel_line54/vgaGreen_reg[3]_i_309_n_5
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.331    13.119 f  nolabel_line54/vgaGreen[3]_i_1961/O
                         net (fo=3, routed)           0.924    14.043    nolabel_line54/vgaGreen[3]_i_1961_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.327    14.370 f  nolabel_line54/vgaGreen[3]_i_1952/O
                         net (fo=1, routed)           0.000    14.370    nolabel_line54/vgaGreen[3]_i_1952_n_0
    SLICE_X52Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.584 f  nolabel_line54/vgaGreen_reg[3]_i_1219/O
                         net (fo=1, routed)           0.963    15.547    nolabel_line54/vgaGreen_reg[3]_i_1219_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.297    15.844 f  nolabel_line54/vgaGreen[3]_i_646/O
                         net (fo=1, routed)           0.857    16.701    nolabel_line54/vgaGreen[3]_i_646_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.825 f  nolabel_line54/vgaGreen[3]_i_315/O
                         net (fo=1, routed)           0.658    17.483    nolabel_line54/vgaGreen[3]_i_315_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.607 f  nolabel_line54/vgaGreen[3]_i_142/O
                         net (fo=1, routed)           0.000    17.607    nolabel_line54/vgaGreen[3]_i_142_n_0
    SLICE_X51Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    17.845 f  nolabel_line54/vgaGreen_reg[3]_i_54/O
                         net (fo=2, routed)           0.843    18.688    nolabel_line54/vgaGreen_reg[3]_i_54_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.298    18.986 r  nolabel_line54/vgaRed[3]_i_8/O
                         net (fo=2, routed)           1.124    20.109    nolabel_line54/vgaRed[3]_i_8_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    20.233 f  nolabel_line54/vgaRed[3]_i_7/O
                         net (fo=4, routed)           0.595    20.828    nolabel_line54/vgaRed[3]_i_7_n_0
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.124    20.952 r  nolabel_line54/vgaRed[1]_i_1/O
                         net (fo=1, routed)           0.000    20.952    nolabel_line54/next_vgaRed[1]
    SLICE_X48Y21         FDCE                                         r  nolabel_line54/vgaRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.439    38.444    nolabel_line54/clk_out1
    SLICE_X48Y21         FDCE                                         r  nolabel_line54/vgaRed_reg[1]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X48Y21         FDCE (Setup_fdce_C_D)        0.031    38.941    nolabel_line54/vgaRed_reg[1]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -20.952    
  -------------------------------------------------------------------
                         slack                                 17.989    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 nolabel_line54/countv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/vgaRed_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.930ns  (logic 7.440ns (33.926%)  route 14.490ns (66.074%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.571    -0.941    nolabel_line54/clk_out1
    SLICE_X51Y6          FDCE                                         r  nolabel_line54/countv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  nolabel_line54/countv_reg[1]/Q
                         net (fo=24, routed)          1.332     0.848    nolabel_line54/countv[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     0.972 f  nolabel_line54/next_vgaRed3_i_17/O
                         net (fo=7, routed)           1.413     2.385    nolabel_line54/next_vgaRed3_i_17_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.509 r  nolabel_line54/next_vgaRed3_i_1/O
                         net (fo=9, routed)           1.165     3.674    nolabel_line54/next_vgaRed3_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841     7.515 f  nolabel_line54/next_vgaRed3/P[0]
                         net (fo=84, routed)          2.306     9.822    nolabel_line54/next_vgaRed3_n_105
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.946 r  nolabel_line54/vgaGreen[3]_i_645/O
                         net (fo=1, routed)           0.000     9.946    nolabel_line54/vgaGreen[3]_i_645_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.490 f  nolabel_line54/vgaGreen_reg[3]_i_309/O[2]
                         net (fo=78, routed)          2.299    12.788    nolabel_line54/vgaGreen_reg[3]_i_309_n_5
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.331    13.119 f  nolabel_line54/vgaGreen[3]_i_1961/O
                         net (fo=3, routed)           0.924    14.043    nolabel_line54/vgaGreen[3]_i_1961_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.327    14.370 f  nolabel_line54/vgaGreen[3]_i_1952/O
                         net (fo=1, routed)           0.000    14.370    nolabel_line54/vgaGreen[3]_i_1952_n_0
    SLICE_X52Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.584 f  nolabel_line54/vgaGreen_reg[3]_i_1219/O
                         net (fo=1, routed)           0.963    15.547    nolabel_line54/vgaGreen_reg[3]_i_1219_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.297    15.844 f  nolabel_line54/vgaGreen[3]_i_646/O
                         net (fo=1, routed)           0.857    16.701    nolabel_line54/vgaGreen[3]_i_646_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.825 f  nolabel_line54/vgaGreen[3]_i_315/O
                         net (fo=1, routed)           0.658    17.483    nolabel_line54/vgaGreen[3]_i_315_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.607 f  nolabel_line54/vgaGreen[3]_i_142/O
                         net (fo=1, routed)           0.000    17.607    nolabel_line54/vgaGreen[3]_i_142_n_0
    SLICE_X51Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    17.845 f  nolabel_line54/vgaGreen_reg[3]_i_54/O
                         net (fo=2, routed)           0.843    18.688    nolabel_line54/vgaGreen_reg[3]_i_54_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.298    18.986 r  nolabel_line54/vgaRed[3]_i_8/O
                         net (fo=2, routed)           1.124    20.109    nolabel_line54/vgaRed[3]_i_8_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    20.233 f  nolabel_line54/vgaRed[3]_i_7/O
                         net (fo=4, routed)           0.606    20.839    nolabel_line54/vgaRed[3]_i_7_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.150    20.989 r  nolabel_line54/vgaRed[2]_i_1/O
                         net (fo=1, routed)           0.000    20.989    nolabel_line54/next_vgaRed[2]
    SLICE_X48Y21         FDCE                                         r  nolabel_line54/vgaRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.439    38.444    nolabel_line54/clk_out1
    SLICE_X48Y21         FDCE                                         r  nolabel_line54/vgaRed_reg[2]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X48Y21         FDCE (Setup_fdce_C_D)        0.075    38.985    nolabel_line54/vgaRed_reg[2]
  -------------------------------------------------------------------
                         required time                         38.985    
                         arrival time                         -20.989    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             18.265ns  (required time - arrival time)
  Source:                 nolabel_line54/countv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.615ns  (logic 7.414ns (34.300%)  route 14.201ns (65.700%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT1=1 LUT3=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.571    -0.941    nolabel_line54/clk_out1
    SLICE_X51Y6          FDCE                                         r  nolabel_line54/countv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  nolabel_line54/countv_reg[1]/Q
                         net (fo=24, routed)          1.332     0.848    nolabel_line54/countv[1]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.124     0.972 f  nolabel_line54/next_vgaRed3_i_17/O
                         net (fo=7, routed)           1.413     2.385    nolabel_line54/next_vgaRed3_i_17_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.509 r  nolabel_line54/next_vgaRed3_i_1/O
                         net (fo=9, routed)           1.165     3.674    nolabel_line54/next_vgaRed3_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841     7.515 f  nolabel_line54/next_vgaRed3/P[0]
                         net (fo=84, routed)          2.306     9.822    nolabel_line54/next_vgaRed3_n_105
    SLICE_X50Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.946 r  nolabel_line54/vgaGreen[3]_i_645/O
                         net (fo=1, routed)           0.000     9.946    nolabel_line54/vgaGreen[3]_i_645_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.490 f  nolabel_line54/vgaGreen_reg[3]_i_309/O[2]
                         net (fo=78, routed)          2.299    12.788    nolabel_line54/vgaGreen_reg[3]_i_309_n_5
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.331    13.119 f  nolabel_line54/vgaGreen[3]_i_1961/O
                         net (fo=3, routed)           0.924    14.043    nolabel_line54/vgaGreen[3]_i_1961_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.327    14.370 f  nolabel_line54/vgaGreen[3]_i_1952/O
                         net (fo=1, routed)           0.000    14.370    nolabel_line54/vgaGreen[3]_i_1952_n_0
    SLICE_X52Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    14.584 f  nolabel_line54/vgaGreen_reg[3]_i_1219/O
                         net (fo=1, routed)           0.963    15.547    nolabel_line54/vgaGreen_reg[3]_i_1219_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.297    15.844 f  nolabel_line54/vgaGreen[3]_i_646/O
                         net (fo=1, routed)           0.857    16.701    nolabel_line54/vgaGreen[3]_i_646_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.825 f  nolabel_line54/vgaGreen[3]_i_315/O
                         net (fo=1, routed)           0.658    17.483    nolabel_line54/vgaGreen[3]_i_315_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.607 f  nolabel_line54/vgaGreen[3]_i_142/O
                         net (fo=1, routed)           0.000    17.607    nolabel_line54/vgaGreen[3]_i_142_n_0
    SLICE_X51Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    17.845 f  nolabel_line54/vgaGreen_reg[3]_i_54/O
                         net (fo=2, routed)           0.843    18.688    nolabel_line54/vgaGreen_reg[3]_i_54_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.298    18.986 r  nolabel_line54/vgaRed[3]_i_8/O
                         net (fo=2, routed)           1.124    20.109    nolabel_line54/vgaRed[3]_i_8_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    20.233 f  nolabel_line54/vgaRed[3]_i_7/O
                         net (fo=4, routed)           0.318    20.551    nolabel_line54/vgaRed[3]_i_7_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I5_O)        0.124    20.675 r  nolabel_line54/vgaRed[3]_i_1/O
                         net (fo=1, routed)           0.000    20.675    nolabel_line54/next_vgaRed[3]
    SLICE_X48Y20         FDCE                                         r  nolabel_line54/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.440    38.445    nolabel_line54/clk_out1
    SLICE_X48Y20         FDCE                                         r  nolabel_line54/vgaRed_reg[3]/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.098    38.911    
    SLICE_X48Y20         FDCE (Setup_fdce_C_D)        0.029    38.940    nolabel_line54/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         38.940    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                 18.265    

Slack (MET) :             31.922ns  (required time - arrival time)
  Source:                 nolabel_line54/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 1.772ns (22.279%)  route 6.182ns (77.721%))
  Logic Levels:           7  (LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.570    -0.942    nolabel_line54/clk_out1
    SLICE_X48Y6          FDCE                                         r  nolabel_line54/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  nolabel_line54/countv_reg[5]/Q
                         net (fo=16, routed)          1.035     0.550    nolabel_line54/countv[5]
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124     0.674 r  nolabel_line54/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.849     1.523    nolabel_line54/next_vgaGreen4_i_14_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.152     1.675 r  nolabel_line54/vgaBlue[3]_i_15/O
                         net (fo=1, routed)           0.611     2.286    nolabel_line54/vgaBlue[3]_i_15_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.348     2.634 f  nolabel_line54/vgaBlue[3]_i_7/O
                         net (fo=2, routed)           0.806     3.440    nolabel_line54/vgaBlue[3]_i_7_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124     3.564 f  nolabel_line54/vgaGreen[2]_i_12/O
                         net (fo=2, routed)           0.668     4.232    nolabel_line54/vgaGreen[2]_i_12_n_0
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.356 f  nolabel_line54/vgaBlue[3]_i_6/O
                         net (fo=4, routed)           1.172     5.528    nolabel_line54/vgaBlue[3]_i_6_n_0
    SLICE_X48Y22         LUT2 (Prop_lut2_I1_O)        0.118     5.646 r  nolabel_line54/vgaBlue[3]_i_3/O
                         net (fo=4, routed)           1.040     6.686    nolabel_line54/vgaBlue[3]_i_3_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.326     7.012 r  nolabel_line54/vgaBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.012    nolabel_line54/next_vgaBlue[3]
    SLICE_X45Y22         FDCE                                         r  nolabel_line54/vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.434    38.439    nolabel_line54/clk_out1
    SLICE_X45Y22         FDCE                                         r  nolabel_line54/vgaBlue_reg[3]/C
                         clock pessimism              0.564    39.002    
                         clock uncertainty           -0.098    38.905    
    SLICE_X45Y22         FDCE (Setup_fdce_C_D)        0.029    38.934    nolabel_line54/vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.934    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                 31.922    

Slack (MET) :             34.051ns  (required time - arrival time)
  Source:                 nolabel_line52/nolabel_line163/nolabel_line158/nolabel_line73/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line81/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.042ns (18.582%)  route 4.565ns (81.418%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.553    -0.959    nolabel_line52/nolabel_line163/nolabel_line158/nolabel_line73/clk_out1
    SLICE_X56Y26         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line158/nolabel_line73/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  nolabel_line52/nolabel_line163/nolabel_line158/nolabel_line73/Q_reg/Q
                         net (fo=6, routed)           0.727     0.286    nolabel_line52/nolabel_line163/nolabel_line158/nolabel_line81/adderW_16
    SLICE_X57Y26         LUT4 (Prop_lut4_I2_O)        0.124     0.410 f  nolabel_line52/nolabel_line163/nolabel_line158/nolabel_line81/Q_i_8/O
                         net (fo=1, routed)           1.173     1.583    nolabel_line52/nolabel_line163/nolabel_line160/nolabel_line85/ckcd_4
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124     1.707 f  nolabel_line52/nolabel_line163/nolabel_line160/nolabel_line85/Q_i_5__0/O
                         net (fo=2, routed)           0.838     2.545    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/ckcd_8
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.669 f  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_i_2__0/O
                         net (fo=28, routed)          1.353     4.022    nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line81/Q_reg_1
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.152     4.174 r  nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line81/Q_i_1__24/O
                         net (fo=1, routed)           0.475     4.649    nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line81/Q_i_1__24_n_0
    SLICE_X61Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line81/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.504    38.509    nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line81/clk_out1
    SLICE_X61Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line81/Q_reg/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)       -0.275    38.700    nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 34.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line110/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.585    -0.596    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line110/clk_out1
    SLICE_X63Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line110/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line110/Q_reg/Q
                         net (fo=17, routed)          0.156    -0.300    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg_6
    SLICE_X64Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_i_1__7/O
                         net (fo=1, routed)           0.000    -0.255    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_i_1__7_n_0
    SLICE_X64Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.853    -0.837    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X64Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.121    -0.462    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line110/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.093%)  route 0.158ns (45.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.585    -0.596    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line110/clk_out1
    SLICE_X63Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line110/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line110/Q_reg/Q
                         net (fo=17, routed)          0.158    -0.298    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg_6
    SLICE_X64Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line114/Q_i_1__6/O
                         net (fo=1, routed)           0.000    -0.253    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg_1
    SLICE_X64Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.853    -0.837    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X64Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.120    -0.463    nolabel_line52/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line85/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.142%)  route 0.144ns (40.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.595    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line77/clk_out1
    SLICE_X64Y29         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/Q
                         net (fo=6, routed)           0.144    -0.287    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line85/adderW_1
    SLICE_X64Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.242 r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line85/Q_i_1__11/O
                         net (fo=1, routed)           0.000    -0.242    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line85/Q_i_1__11_n_0
    SLICE_X64Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line85/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.854    -0.836    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line85/clk_out1
    SLICE_X64Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line85/Q_reg/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.121    -0.461    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line81/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.809%)  route 0.146ns (41.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.586    -0.595    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line77/clk_out1
    SLICE_X64Y29         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/Q
                         net (fo=6, routed)           0.146    -0.285    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line81/adderW_1
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line81/Q_i_1__9/O
                         net (fo=1, routed)           0.000    -0.240    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line81/Q_i_1__9_n_0
    SLICE_X64Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line81/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.854    -0.836    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line81/clk_out1
    SLICE_X64Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line81/Q_reg/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.121    -0.461    nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line77/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line85/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.585    -0.596    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line77/clk_out1
    SLICE_X63Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line77/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line77/Q_reg/Q
                         net (fo=5, routed)           0.142    -0.313    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line85/adderW_5
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.268 r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line85/Q_i_1__15/O
                         net (fo=1, routed)           0.000    -0.268    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line85/Q_i_1__15_n_0
    SLICE_X62Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line85/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.854    -0.836    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line85/clk_out1
    SLICE_X62Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line85/Q_reg/C
                         clock pessimism              0.252    -0.583    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.092    -0.491    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line77/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line81/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.585    -0.596    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line77/clk_out1
    SLICE_X63Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line77/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line77/Q_reg/Q
                         net (fo=5, routed)           0.141    -0.314    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line81/adderW_5
    SLICE_X62Y28         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line81/Q_i_1__12/O
                         net (fo=1, routed)           0.000    -0.269    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line81/Q_i_1__12_n_0
    SLICE_X62Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line81/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.854    -0.836    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line81/clk_out1
    SLICE_X62Y28         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line81/Q_reg/C
                         clock pessimism              0.252    -0.583    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.091    -0.492    nolabel_line52/nolabel_line163/nolabel_line155/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line53/s1/ssdp1/cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/s1/ssdp1/seg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.803%)  route 0.119ns (36.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.583    -0.598    nolabel_line53/s1/ssdp1/clk_out1
    SLICE_X64Y26         FDCE                                         r  nolabel_line53/s1/ssdp1/cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  nolabel_line53/s1/ssdp1/cnt_time_reg[16]/Q
                         net (fo=12, routed)          0.119    -0.316    nolabel_line52/nolabel_line138/nolabel_line35/p_0_in[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  nolabel_line52/nolabel_line138/nolabel_line35/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    nolabel_line53/s1/ssdp1/D[3]
    SLICE_X65Y26         FDPE                                         r  nolabel_line53/s1/ssdp1/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.851    -0.839    nolabel_line53/s1/ssdp1/clk_out1
    SLICE_X65Y26         FDPE                                         r  nolabel_line53/s1/ssdp1/seg_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X65Y26         FDPE (Hold_fdpe_C_D)         0.091    -0.494    nolabel_line53/s1/ssdp1/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line73/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line85/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.947%)  route 0.165ns (47.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.585    -0.596    nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line73/clk_out1
    SLICE_X62Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line73/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line73/Q_reg/Q
                         net (fo=7, routed)           0.165    -0.290    nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line85/adderW_20
    SLICE_X61Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line85/Q_i_1__27/O
                         net (fo=1, routed)           0.000    -0.245    nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line85/Q_i_1__27_n_0
    SLICE_X61Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line85/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.851    -0.839    nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line85/clk_out1
    SLICE_X61Y27         FDCE                                         r  nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line85/Q_reg/C
                         clock pessimism              0.274    -0.564    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.092    -0.472    nolabel_line52/nolabel_line163/nolabel_line159/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 nolabel_line53/s1/ssdp1/cnt_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/s1/ssdp1/seg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.582    -0.599    nolabel_line53/s1/ssdp1/clk_out1
    SLICE_X64Y25         FDCE                                         r  nolabel_line53/s1/ssdp1/cnt_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.435 f  nolabel_line53/s1/ssdp1/cnt_time_reg[15]/Q
                         net (fo=12, routed)          0.129    -0.307    nolabel_line52/nolabel_line138/nolabel_line35/p_0_in[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  nolabel_line52/nolabel_line138/nolabel_line35/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    nolabel_line53/s1/ssdp1/D[0]
    SLICE_X65Y25         FDPE                                         r  nolabel_line53/s1/ssdp1/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.850    -0.840    nolabel_line53/s1/ssdp1/clk_out1
    SLICE_X65Y25         FDPE                                         r  nolabel_line53/s1/ssdp1/seg_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y25         FDPE (Hold_fdpe_C_D)         0.092    -0.494    nolabel_line53/s1/ssdp1/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line54/counth_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line54/counth_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.920%)  route 0.134ns (39.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566    -0.615    nolabel_line54/clk_out1
    SLICE_X52Y5          FDCE                                         r  nolabel_line54/counth_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  nolabel_line54/counth_reg[3]/Q
                         net (fo=18, routed)          0.134    -0.317    nolabel_line54/counth[3]
    SLICE_X53Y5          LUT5 (Prop_lut5_I1_O)        0.045    -0.272 r  nolabel_line54/counth[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    nolabel_line54/next_counth[4]
    SLICE_X53Y5          FDCE                                         r  nolabel_line54/counth_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.837    -0.853    nolabel_line54/clk_out1
    SLICE_X53Y5          FDCE                                         r  nolabel_line54/counth_reg[4]/C
                         clock pessimism              0.250    -0.602    
    SLICE_X53Y5          FDCE (Hold_fdce_C_D)         0.091    -0.511    nolabel_line54/counth_reg[4]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ck0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y22     nolabel_line54/vgaBlue_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line31/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line32/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line33/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line34/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X57Y25     nolabel_line52/nolabel_line138/nolabel_line35/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y29     nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line73/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y29     nolabel_line52/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y22     nolabel_line54/vgaBlue_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y22     nolabel_line54/vgaBlue_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line31/Q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line31/Q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line32/Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line32/Q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line33/Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line33/Q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line34/Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line34/Q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y22     nolabel_line54/vgaBlue_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line31/Q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line31/Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line32/Q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     nolabel_line52/nolabel_line138/nolabel_line32/Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line33/Q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line33/Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line34/Q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     nolabel_line52/nolabel_line138/nolabel_line34/Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y25     nolabel_line52/nolabel_line138/nolabel_line35/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ck0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT



