DECL|ACR|member|__IO uint32_t ACR;
DECL|ADC12_COMMON|macro|ADC12_COMMON
DECL|ADC1_2_IRQn|enumerator|ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1_IRQHandler|macro|ADC1_IRQHandler
DECL|ADC1_IRQn|macro|ADC1_IRQn
DECL|ADC1|macro|ADC1
DECL|ADC2_BASE|macro|ADC2_BASE
DECL|ADC2|macro|ADC2
DECL|ADC3_BASE|macro|ADC3_BASE
DECL|ADC3_IRQn|enumerator|ADC3_IRQn = 47, /*!< ADC3 global Interrupt */
DECL|ADC3|macro|ADC3
DECL|ADC_CR1_AWDCH_0|macro|ADC_CR1_AWDCH_0
DECL|ADC_CR1_AWDCH_1|macro|ADC_CR1_AWDCH_1
DECL|ADC_CR1_AWDCH_2|macro|ADC_CR1_AWDCH_2
DECL|ADC_CR1_AWDCH_3|macro|ADC_CR1_AWDCH_3
DECL|ADC_CR1_AWDCH_4|macro|ADC_CR1_AWDCH_4
DECL|ADC_CR1_AWDCH_Msk|macro|ADC_CR1_AWDCH_Msk
DECL|ADC_CR1_AWDCH_Pos|macro|ADC_CR1_AWDCH_Pos
DECL|ADC_CR1_AWDCH|macro|ADC_CR1_AWDCH
DECL|ADC_CR1_AWDEN_Msk|macro|ADC_CR1_AWDEN_Msk
DECL|ADC_CR1_AWDEN_Pos|macro|ADC_CR1_AWDEN_Pos
DECL|ADC_CR1_AWDEN|macro|ADC_CR1_AWDEN
DECL|ADC_CR1_AWDIE_Msk|macro|ADC_CR1_AWDIE_Msk
DECL|ADC_CR1_AWDIE_Pos|macro|ADC_CR1_AWDIE_Pos
DECL|ADC_CR1_AWDIE|macro|ADC_CR1_AWDIE
DECL|ADC_CR1_AWDSGL_Msk|macro|ADC_CR1_AWDSGL_Msk
DECL|ADC_CR1_AWDSGL_Pos|macro|ADC_CR1_AWDSGL_Pos
DECL|ADC_CR1_AWDSGL|macro|ADC_CR1_AWDSGL
DECL|ADC_CR1_DISCEN_Msk|macro|ADC_CR1_DISCEN_Msk
DECL|ADC_CR1_DISCEN_Pos|macro|ADC_CR1_DISCEN_Pos
DECL|ADC_CR1_DISCEN|macro|ADC_CR1_DISCEN
DECL|ADC_CR1_DISCNUM_0|macro|ADC_CR1_DISCNUM_0
DECL|ADC_CR1_DISCNUM_1|macro|ADC_CR1_DISCNUM_1
DECL|ADC_CR1_DISCNUM_2|macro|ADC_CR1_DISCNUM_2
DECL|ADC_CR1_DISCNUM_Msk|macro|ADC_CR1_DISCNUM_Msk
DECL|ADC_CR1_DISCNUM_Pos|macro|ADC_CR1_DISCNUM_Pos
DECL|ADC_CR1_DISCNUM|macro|ADC_CR1_DISCNUM
DECL|ADC_CR1_DUALMOD_0|macro|ADC_CR1_DUALMOD_0
DECL|ADC_CR1_DUALMOD_1|macro|ADC_CR1_DUALMOD_1
DECL|ADC_CR1_DUALMOD_2|macro|ADC_CR1_DUALMOD_2
DECL|ADC_CR1_DUALMOD_3|macro|ADC_CR1_DUALMOD_3
DECL|ADC_CR1_DUALMOD_Msk|macro|ADC_CR1_DUALMOD_Msk
DECL|ADC_CR1_DUALMOD_Pos|macro|ADC_CR1_DUALMOD_Pos
DECL|ADC_CR1_DUALMOD|macro|ADC_CR1_DUALMOD
DECL|ADC_CR1_EOCIE|macro|ADC_CR1_EOCIE
DECL|ADC_CR1_EOSIE_Msk|macro|ADC_CR1_EOSIE_Msk
DECL|ADC_CR1_EOSIE_Pos|macro|ADC_CR1_EOSIE_Pos
DECL|ADC_CR1_EOSIE|macro|ADC_CR1_EOSIE
DECL|ADC_CR1_JAUTO_Msk|macro|ADC_CR1_JAUTO_Msk
DECL|ADC_CR1_JAUTO_Pos|macro|ADC_CR1_JAUTO_Pos
DECL|ADC_CR1_JAUTO|macro|ADC_CR1_JAUTO
DECL|ADC_CR1_JAWDEN_Msk|macro|ADC_CR1_JAWDEN_Msk
DECL|ADC_CR1_JAWDEN_Pos|macro|ADC_CR1_JAWDEN_Pos
DECL|ADC_CR1_JAWDEN|macro|ADC_CR1_JAWDEN
DECL|ADC_CR1_JDISCEN_Msk|macro|ADC_CR1_JDISCEN_Msk
DECL|ADC_CR1_JDISCEN_Pos|macro|ADC_CR1_JDISCEN_Pos
DECL|ADC_CR1_JDISCEN|macro|ADC_CR1_JDISCEN
DECL|ADC_CR1_JEOCIE|macro|ADC_CR1_JEOCIE
DECL|ADC_CR1_JEOSIE_Msk|macro|ADC_CR1_JEOSIE_Msk
DECL|ADC_CR1_JEOSIE_Pos|macro|ADC_CR1_JEOSIE_Pos
DECL|ADC_CR1_JEOSIE|macro|ADC_CR1_JEOSIE
DECL|ADC_CR1_SCAN_Msk|macro|ADC_CR1_SCAN_Msk
DECL|ADC_CR1_SCAN_Pos|macro|ADC_CR1_SCAN_Pos
DECL|ADC_CR1_SCAN|macro|ADC_CR1_SCAN
DECL|ADC_CR2_ADON_Msk|macro|ADC_CR2_ADON_Msk
DECL|ADC_CR2_ADON_Pos|macro|ADC_CR2_ADON_Pos
DECL|ADC_CR2_ADON|macro|ADC_CR2_ADON
DECL|ADC_CR2_ALIGN_Msk|macro|ADC_CR2_ALIGN_Msk
DECL|ADC_CR2_ALIGN_Pos|macro|ADC_CR2_ALIGN_Pos
DECL|ADC_CR2_ALIGN|macro|ADC_CR2_ALIGN
DECL|ADC_CR2_CAL_Msk|macro|ADC_CR2_CAL_Msk
DECL|ADC_CR2_CAL_Pos|macro|ADC_CR2_CAL_Pos
DECL|ADC_CR2_CAL|macro|ADC_CR2_CAL
DECL|ADC_CR2_CONT_Msk|macro|ADC_CR2_CONT_Msk
DECL|ADC_CR2_CONT_Pos|macro|ADC_CR2_CONT_Pos
DECL|ADC_CR2_CONT|macro|ADC_CR2_CONT
DECL|ADC_CR2_DMA_Msk|macro|ADC_CR2_DMA_Msk
DECL|ADC_CR2_DMA_Pos|macro|ADC_CR2_DMA_Pos
DECL|ADC_CR2_DMA|macro|ADC_CR2_DMA
DECL|ADC_CR2_EXTSEL_0|macro|ADC_CR2_EXTSEL_0
DECL|ADC_CR2_EXTSEL_1|macro|ADC_CR2_EXTSEL_1
DECL|ADC_CR2_EXTSEL_2|macro|ADC_CR2_EXTSEL_2
DECL|ADC_CR2_EXTSEL_Msk|macro|ADC_CR2_EXTSEL_Msk
DECL|ADC_CR2_EXTSEL_Pos|macro|ADC_CR2_EXTSEL_Pos
DECL|ADC_CR2_EXTSEL|macro|ADC_CR2_EXTSEL
DECL|ADC_CR2_EXTTRIG_Msk|macro|ADC_CR2_EXTTRIG_Msk
DECL|ADC_CR2_EXTTRIG_Pos|macro|ADC_CR2_EXTTRIG_Pos
DECL|ADC_CR2_EXTTRIG|macro|ADC_CR2_EXTTRIG
DECL|ADC_CR2_JEXTSEL_0|macro|ADC_CR2_JEXTSEL_0
DECL|ADC_CR2_JEXTSEL_1|macro|ADC_CR2_JEXTSEL_1
DECL|ADC_CR2_JEXTSEL_2|macro|ADC_CR2_JEXTSEL_2
DECL|ADC_CR2_JEXTSEL_Msk|macro|ADC_CR2_JEXTSEL_Msk
DECL|ADC_CR2_JEXTSEL_Pos|macro|ADC_CR2_JEXTSEL_Pos
DECL|ADC_CR2_JEXTSEL|macro|ADC_CR2_JEXTSEL
DECL|ADC_CR2_JEXTTRIG_Msk|macro|ADC_CR2_JEXTTRIG_Msk
DECL|ADC_CR2_JEXTTRIG_Pos|macro|ADC_CR2_JEXTTRIG_Pos
DECL|ADC_CR2_JEXTTRIG|macro|ADC_CR2_JEXTTRIG
DECL|ADC_CR2_JSWSTART_Msk|macro|ADC_CR2_JSWSTART_Msk
DECL|ADC_CR2_JSWSTART_Pos|macro|ADC_CR2_JSWSTART_Pos
DECL|ADC_CR2_JSWSTART|macro|ADC_CR2_JSWSTART
DECL|ADC_CR2_RSTCAL_Msk|macro|ADC_CR2_RSTCAL_Msk
DECL|ADC_CR2_RSTCAL_Pos|macro|ADC_CR2_RSTCAL_Pos
DECL|ADC_CR2_RSTCAL|macro|ADC_CR2_RSTCAL
DECL|ADC_CR2_SWSTART_Msk|macro|ADC_CR2_SWSTART_Msk
DECL|ADC_CR2_SWSTART_Pos|macro|ADC_CR2_SWSTART_Pos
DECL|ADC_CR2_SWSTART|macro|ADC_CR2_SWSTART
DECL|ADC_CR2_TSVREFE_Msk|macro|ADC_CR2_TSVREFE_Msk
DECL|ADC_CR2_TSVREFE_Pos|macro|ADC_CR2_TSVREFE_Pos
DECL|ADC_CR2_TSVREFE|macro|ADC_CR2_TSVREFE
DECL|ADC_Common_TypeDef|typedef|} ADC_Common_TypeDef;
DECL|ADC_DR_ADC2DATA_Msk|macro|ADC_DR_ADC2DATA_Msk
DECL|ADC_DR_ADC2DATA_Pos|macro|ADC_DR_ADC2DATA_Pos
DECL|ADC_DR_ADC2DATA|macro|ADC_DR_ADC2DATA
DECL|ADC_DR_DATA_Msk|macro|ADC_DR_DATA_Msk
DECL|ADC_DR_DATA_Pos|macro|ADC_DR_DATA_Pos
DECL|ADC_DR_DATA|macro|ADC_DR_DATA
DECL|ADC_HTR_HT_Msk|macro|ADC_HTR_HT_Msk
DECL|ADC_HTR_HT_Pos|macro|ADC_HTR_HT_Pos
DECL|ADC_HTR_HT|macro|ADC_HTR_HT
DECL|ADC_JDR1_JDATA_Msk|macro|ADC_JDR1_JDATA_Msk
DECL|ADC_JDR1_JDATA_Pos|macro|ADC_JDR1_JDATA_Pos
DECL|ADC_JDR1_JDATA|macro|ADC_JDR1_JDATA
DECL|ADC_JDR2_JDATA_Msk|macro|ADC_JDR2_JDATA_Msk
DECL|ADC_JDR2_JDATA_Pos|macro|ADC_JDR2_JDATA_Pos
DECL|ADC_JDR2_JDATA|macro|ADC_JDR2_JDATA
DECL|ADC_JDR3_JDATA_Msk|macro|ADC_JDR3_JDATA_Msk
DECL|ADC_JDR3_JDATA_Pos|macro|ADC_JDR3_JDATA_Pos
DECL|ADC_JDR3_JDATA|macro|ADC_JDR3_JDATA
DECL|ADC_JDR4_JDATA_Msk|macro|ADC_JDR4_JDATA_Msk
DECL|ADC_JDR4_JDATA_Pos|macro|ADC_JDR4_JDATA_Pos
DECL|ADC_JDR4_JDATA|macro|ADC_JDR4_JDATA
DECL|ADC_JOFR1_JOFFSET1_Msk|macro|ADC_JOFR1_JOFFSET1_Msk
DECL|ADC_JOFR1_JOFFSET1_Pos|macro|ADC_JOFR1_JOFFSET1_Pos
DECL|ADC_JOFR1_JOFFSET1|macro|ADC_JOFR1_JOFFSET1
DECL|ADC_JOFR2_JOFFSET2_Msk|macro|ADC_JOFR2_JOFFSET2_Msk
DECL|ADC_JOFR2_JOFFSET2_Pos|macro|ADC_JOFR2_JOFFSET2_Pos
DECL|ADC_JOFR2_JOFFSET2|macro|ADC_JOFR2_JOFFSET2
DECL|ADC_JOFR3_JOFFSET3_Msk|macro|ADC_JOFR3_JOFFSET3_Msk
DECL|ADC_JOFR3_JOFFSET3_Pos|macro|ADC_JOFR3_JOFFSET3_Pos
DECL|ADC_JOFR3_JOFFSET3|macro|ADC_JOFR3_JOFFSET3
DECL|ADC_JOFR4_JOFFSET4_Msk|macro|ADC_JOFR4_JOFFSET4_Msk
DECL|ADC_JOFR4_JOFFSET4_Pos|macro|ADC_JOFR4_JOFFSET4_Pos
DECL|ADC_JOFR4_JOFFSET4|macro|ADC_JOFR4_JOFFSET4
DECL|ADC_JSQR_JL_0|macro|ADC_JSQR_JL_0
DECL|ADC_JSQR_JL_1|macro|ADC_JSQR_JL_1
DECL|ADC_JSQR_JL_Msk|macro|ADC_JSQR_JL_Msk
DECL|ADC_JSQR_JL_Pos|macro|ADC_JSQR_JL_Pos
DECL|ADC_JSQR_JL|macro|ADC_JSQR_JL
DECL|ADC_JSQR_JSQ1_0|macro|ADC_JSQR_JSQ1_0
DECL|ADC_JSQR_JSQ1_1|macro|ADC_JSQR_JSQ1_1
DECL|ADC_JSQR_JSQ1_2|macro|ADC_JSQR_JSQ1_2
DECL|ADC_JSQR_JSQ1_3|macro|ADC_JSQR_JSQ1_3
DECL|ADC_JSQR_JSQ1_4|macro|ADC_JSQR_JSQ1_4
DECL|ADC_JSQR_JSQ1_Msk|macro|ADC_JSQR_JSQ1_Msk
DECL|ADC_JSQR_JSQ1_Pos|macro|ADC_JSQR_JSQ1_Pos
DECL|ADC_JSQR_JSQ1|macro|ADC_JSQR_JSQ1
DECL|ADC_JSQR_JSQ2_0|macro|ADC_JSQR_JSQ2_0
DECL|ADC_JSQR_JSQ2_1|macro|ADC_JSQR_JSQ2_1
DECL|ADC_JSQR_JSQ2_2|macro|ADC_JSQR_JSQ2_2
DECL|ADC_JSQR_JSQ2_3|macro|ADC_JSQR_JSQ2_3
DECL|ADC_JSQR_JSQ2_4|macro|ADC_JSQR_JSQ2_4
DECL|ADC_JSQR_JSQ2_Msk|macro|ADC_JSQR_JSQ2_Msk
DECL|ADC_JSQR_JSQ2_Pos|macro|ADC_JSQR_JSQ2_Pos
DECL|ADC_JSQR_JSQ2|macro|ADC_JSQR_JSQ2
DECL|ADC_JSQR_JSQ3_0|macro|ADC_JSQR_JSQ3_0
DECL|ADC_JSQR_JSQ3_1|macro|ADC_JSQR_JSQ3_1
DECL|ADC_JSQR_JSQ3_2|macro|ADC_JSQR_JSQ3_2
DECL|ADC_JSQR_JSQ3_3|macro|ADC_JSQR_JSQ3_3
DECL|ADC_JSQR_JSQ3_4|macro|ADC_JSQR_JSQ3_4
DECL|ADC_JSQR_JSQ3_Msk|macro|ADC_JSQR_JSQ3_Msk
DECL|ADC_JSQR_JSQ3_Pos|macro|ADC_JSQR_JSQ3_Pos
DECL|ADC_JSQR_JSQ3|macro|ADC_JSQR_JSQ3
DECL|ADC_JSQR_JSQ4_0|macro|ADC_JSQR_JSQ4_0
DECL|ADC_JSQR_JSQ4_1|macro|ADC_JSQR_JSQ4_1
DECL|ADC_JSQR_JSQ4_2|macro|ADC_JSQR_JSQ4_2
DECL|ADC_JSQR_JSQ4_3|macro|ADC_JSQR_JSQ4_3
DECL|ADC_JSQR_JSQ4_4|macro|ADC_JSQR_JSQ4_4
DECL|ADC_JSQR_JSQ4_Msk|macro|ADC_JSQR_JSQ4_Msk
DECL|ADC_JSQR_JSQ4_Pos|macro|ADC_JSQR_JSQ4_Pos
DECL|ADC_JSQR_JSQ4|macro|ADC_JSQR_JSQ4
DECL|ADC_LTR_LT_Msk|macro|ADC_LTR_LT_Msk
DECL|ADC_LTR_LT_Pos|macro|ADC_LTR_LT_Pos
DECL|ADC_LTR_LT|macro|ADC_LTR_LT
DECL|ADC_MULTIMODE_SUPPORT|macro|ADC_MULTIMODE_SUPPORT
DECL|ADC_SMPR1_SMP10_0|macro|ADC_SMPR1_SMP10_0
DECL|ADC_SMPR1_SMP10_1|macro|ADC_SMPR1_SMP10_1
DECL|ADC_SMPR1_SMP10_2|macro|ADC_SMPR1_SMP10_2
DECL|ADC_SMPR1_SMP10_Msk|macro|ADC_SMPR1_SMP10_Msk
DECL|ADC_SMPR1_SMP10_Pos|macro|ADC_SMPR1_SMP10_Pos
DECL|ADC_SMPR1_SMP10|macro|ADC_SMPR1_SMP10
DECL|ADC_SMPR1_SMP11_0|macro|ADC_SMPR1_SMP11_0
DECL|ADC_SMPR1_SMP11_1|macro|ADC_SMPR1_SMP11_1
DECL|ADC_SMPR1_SMP11_2|macro|ADC_SMPR1_SMP11_2
DECL|ADC_SMPR1_SMP11_Msk|macro|ADC_SMPR1_SMP11_Msk
DECL|ADC_SMPR1_SMP11_Pos|macro|ADC_SMPR1_SMP11_Pos
DECL|ADC_SMPR1_SMP11|macro|ADC_SMPR1_SMP11
DECL|ADC_SMPR1_SMP12_0|macro|ADC_SMPR1_SMP12_0
DECL|ADC_SMPR1_SMP12_1|macro|ADC_SMPR1_SMP12_1
DECL|ADC_SMPR1_SMP12_2|macro|ADC_SMPR1_SMP12_2
DECL|ADC_SMPR1_SMP12_Msk|macro|ADC_SMPR1_SMP12_Msk
DECL|ADC_SMPR1_SMP12_Pos|macro|ADC_SMPR1_SMP12_Pos
DECL|ADC_SMPR1_SMP12|macro|ADC_SMPR1_SMP12
DECL|ADC_SMPR1_SMP13_0|macro|ADC_SMPR1_SMP13_0
DECL|ADC_SMPR1_SMP13_1|macro|ADC_SMPR1_SMP13_1
DECL|ADC_SMPR1_SMP13_2|macro|ADC_SMPR1_SMP13_2
DECL|ADC_SMPR1_SMP13_Msk|macro|ADC_SMPR1_SMP13_Msk
DECL|ADC_SMPR1_SMP13_Pos|macro|ADC_SMPR1_SMP13_Pos
DECL|ADC_SMPR1_SMP13|macro|ADC_SMPR1_SMP13
DECL|ADC_SMPR1_SMP14_0|macro|ADC_SMPR1_SMP14_0
DECL|ADC_SMPR1_SMP14_1|macro|ADC_SMPR1_SMP14_1
DECL|ADC_SMPR1_SMP14_2|macro|ADC_SMPR1_SMP14_2
DECL|ADC_SMPR1_SMP14_Msk|macro|ADC_SMPR1_SMP14_Msk
DECL|ADC_SMPR1_SMP14_Pos|macro|ADC_SMPR1_SMP14_Pos
DECL|ADC_SMPR1_SMP14|macro|ADC_SMPR1_SMP14
DECL|ADC_SMPR1_SMP15_0|macro|ADC_SMPR1_SMP15_0
DECL|ADC_SMPR1_SMP15_1|macro|ADC_SMPR1_SMP15_1
DECL|ADC_SMPR1_SMP15_2|macro|ADC_SMPR1_SMP15_2
DECL|ADC_SMPR1_SMP15_Msk|macro|ADC_SMPR1_SMP15_Msk
DECL|ADC_SMPR1_SMP15_Pos|macro|ADC_SMPR1_SMP15_Pos
DECL|ADC_SMPR1_SMP15|macro|ADC_SMPR1_SMP15
DECL|ADC_SMPR1_SMP16_0|macro|ADC_SMPR1_SMP16_0
DECL|ADC_SMPR1_SMP16_1|macro|ADC_SMPR1_SMP16_1
DECL|ADC_SMPR1_SMP16_2|macro|ADC_SMPR1_SMP16_2
DECL|ADC_SMPR1_SMP16_Msk|macro|ADC_SMPR1_SMP16_Msk
DECL|ADC_SMPR1_SMP16_Pos|macro|ADC_SMPR1_SMP16_Pos
DECL|ADC_SMPR1_SMP16|macro|ADC_SMPR1_SMP16
DECL|ADC_SMPR1_SMP17_0|macro|ADC_SMPR1_SMP17_0
DECL|ADC_SMPR1_SMP17_1|macro|ADC_SMPR1_SMP17_1
DECL|ADC_SMPR1_SMP17_2|macro|ADC_SMPR1_SMP17_2
DECL|ADC_SMPR1_SMP17_Msk|macro|ADC_SMPR1_SMP17_Msk
DECL|ADC_SMPR1_SMP17_Pos|macro|ADC_SMPR1_SMP17_Pos
DECL|ADC_SMPR1_SMP17|macro|ADC_SMPR1_SMP17
DECL|ADC_SMPR2_SMP0_0|macro|ADC_SMPR2_SMP0_0
DECL|ADC_SMPR2_SMP0_1|macro|ADC_SMPR2_SMP0_1
DECL|ADC_SMPR2_SMP0_2|macro|ADC_SMPR2_SMP0_2
DECL|ADC_SMPR2_SMP0_Msk|macro|ADC_SMPR2_SMP0_Msk
DECL|ADC_SMPR2_SMP0_Pos|macro|ADC_SMPR2_SMP0_Pos
DECL|ADC_SMPR2_SMP0|macro|ADC_SMPR2_SMP0
DECL|ADC_SMPR2_SMP1_0|macro|ADC_SMPR2_SMP1_0
DECL|ADC_SMPR2_SMP1_1|macro|ADC_SMPR2_SMP1_1
DECL|ADC_SMPR2_SMP1_2|macro|ADC_SMPR2_SMP1_2
DECL|ADC_SMPR2_SMP1_Msk|macro|ADC_SMPR2_SMP1_Msk
DECL|ADC_SMPR2_SMP1_Pos|macro|ADC_SMPR2_SMP1_Pos
DECL|ADC_SMPR2_SMP1|macro|ADC_SMPR2_SMP1
DECL|ADC_SMPR2_SMP2_0|macro|ADC_SMPR2_SMP2_0
DECL|ADC_SMPR2_SMP2_1|macro|ADC_SMPR2_SMP2_1
DECL|ADC_SMPR2_SMP2_2|macro|ADC_SMPR2_SMP2_2
DECL|ADC_SMPR2_SMP2_Msk|macro|ADC_SMPR2_SMP2_Msk
DECL|ADC_SMPR2_SMP2_Pos|macro|ADC_SMPR2_SMP2_Pos
DECL|ADC_SMPR2_SMP2|macro|ADC_SMPR2_SMP2
DECL|ADC_SMPR2_SMP3_0|macro|ADC_SMPR2_SMP3_0
DECL|ADC_SMPR2_SMP3_1|macro|ADC_SMPR2_SMP3_1
DECL|ADC_SMPR2_SMP3_2|macro|ADC_SMPR2_SMP3_2
DECL|ADC_SMPR2_SMP3_Msk|macro|ADC_SMPR2_SMP3_Msk
DECL|ADC_SMPR2_SMP3_Pos|macro|ADC_SMPR2_SMP3_Pos
DECL|ADC_SMPR2_SMP3|macro|ADC_SMPR2_SMP3
DECL|ADC_SMPR2_SMP4_0|macro|ADC_SMPR2_SMP4_0
DECL|ADC_SMPR2_SMP4_1|macro|ADC_SMPR2_SMP4_1
DECL|ADC_SMPR2_SMP4_2|macro|ADC_SMPR2_SMP4_2
DECL|ADC_SMPR2_SMP4_Msk|macro|ADC_SMPR2_SMP4_Msk
DECL|ADC_SMPR2_SMP4_Pos|macro|ADC_SMPR2_SMP4_Pos
DECL|ADC_SMPR2_SMP4|macro|ADC_SMPR2_SMP4
DECL|ADC_SMPR2_SMP5_0|macro|ADC_SMPR2_SMP5_0
DECL|ADC_SMPR2_SMP5_1|macro|ADC_SMPR2_SMP5_1
DECL|ADC_SMPR2_SMP5_2|macro|ADC_SMPR2_SMP5_2
DECL|ADC_SMPR2_SMP5_Msk|macro|ADC_SMPR2_SMP5_Msk
DECL|ADC_SMPR2_SMP5_Pos|macro|ADC_SMPR2_SMP5_Pos
DECL|ADC_SMPR2_SMP5|macro|ADC_SMPR2_SMP5
DECL|ADC_SMPR2_SMP6_0|macro|ADC_SMPR2_SMP6_0
DECL|ADC_SMPR2_SMP6_1|macro|ADC_SMPR2_SMP6_1
DECL|ADC_SMPR2_SMP6_2|macro|ADC_SMPR2_SMP6_2
DECL|ADC_SMPR2_SMP6_Msk|macro|ADC_SMPR2_SMP6_Msk
DECL|ADC_SMPR2_SMP6_Pos|macro|ADC_SMPR2_SMP6_Pos
DECL|ADC_SMPR2_SMP6|macro|ADC_SMPR2_SMP6
DECL|ADC_SMPR2_SMP7_0|macro|ADC_SMPR2_SMP7_0
DECL|ADC_SMPR2_SMP7_1|macro|ADC_SMPR2_SMP7_1
DECL|ADC_SMPR2_SMP7_2|macro|ADC_SMPR2_SMP7_2
DECL|ADC_SMPR2_SMP7_Msk|macro|ADC_SMPR2_SMP7_Msk
DECL|ADC_SMPR2_SMP7_Pos|macro|ADC_SMPR2_SMP7_Pos
DECL|ADC_SMPR2_SMP7|macro|ADC_SMPR2_SMP7
DECL|ADC_SMPR2_SMP8_0|macro|ADC_SMPR2_SMP8_0
DECL|ADC_SMPR2_SMP8_1|macro|ADC_SMPR2_SMP8_1
DECL|ADC_SMPR2_SMP8_2|macro|ADC_SMPR2_SMP8_2
DECL|ADC_SMPR2_SMP8_Msk|macro|ADC_SMPR2_SMP8_Msk
DECL|ADC_SMPR2_SMP8_Pos|macro|ADC_SMPR2_SMP8_Pos
DECL|ADC_SMPR2_SMP8|macro|ADC_SMPR2_SMP8
DECL|ADC_SMPR2_SMP9_0|macro|ADC_SMPR2_SMP9_0
DECL|ADC_SMPR2_SMP9_1|macro|ADC_SMPR2_SMP9_1
DECL|ADC_SMPR2_SMP9_2|macro|ADC_SMPR2_SMP9_2
DECL|ADC_SMPR2_SMP9_Msk|macro|ADC_SMPR2_SMP9_Msk
DECL|ADC_SMPR2_SMP9_Pos|macro|ADC_SMPR2_SMP9_Pos
DECL|ADC_SMPR2_SMP9|macro|ADC_SMPR2_SMP9
DECL|ADC_SQR1_L_0|macro|ADC_SQR1_L_0
DECL|ADC_SQR1_L_1|macro|ADC_SQR1_L_1
DECL|ADC_SQR1_L_2|macro|ADC_SQR1_L_2
DECL|ADC_SQR1_L_3|macro|ADC_SQR1_L_3
DECL|ADC_SQR1_L_Msk|macro|ADC_SQR1_L_Msk
DECL|ADC_SQR1_L_Pos|macro|ADC_SQR1_L_Pos
DECL|ADC_SQR1_L|macro|ADC_SQR1_L
DECL|ADC_SQR1_SQ13_0|macro|ADC_SQR1_SQ13_0
DECL|ADC_SQR1_SQ13_1|macro|ADC_SQR1_SQ13_1
DECL|ADC_SQR1_SQ13_2|macro|ADC_SQR1_SQ13_2
DECL|ADC_SQR1_SQ13_3|macro|ADC_SQR1_SQ13_3
DECL|ADC_SQR1_SQ13_4|macro|ADC_SQR1_SQ13_4
DECL|ADC_SQR1_SQ13_Msk|macro|ADC_SQR1_SQ13_Msk
DECL|ADC_SQR1_SQ13_Pos|macro|ADC_SQR1_SQ13_Pos
DECL|ADC_SQR1_SQ13|macro|ADC_SQR1_SQ13
DECL|ADC_SQR1_SQ14_0|macro|ADC_SQR1_SQ14_0
DECL|ADC_SQR1_SQ14_1|macro|ADC_SQR1_SQ14_1
DECL|ADC_SQR1_SQ14_2|macro|ADC_SQR1_SQ14_2
DECL|ADC_SQR1_SQ14_3|macro|ADC_SQR1_SQ14_3
DECL|ADC_SQR1_SQ14_4|macro|ADC_SQR1_SQ14_4
DECL|ADC_SQR1_SQ14_Msk|macro|ADC_SQR1_SQ14_Msk
DECL|ADC_SQR1_SQ14_Pos|macro|ADC_SQR1_SQ14_Pos
DECL|ADC_SQR1_SQ14|macro|ADC_SQR1_SQ14
DECL|ADC_SQR1_SQ15_0|macro|ADC_SQR1_SQ15_0
DECL|ADC_SQR1_SQ15_1|macro|ADC_SQR1_SQ15_1
DECL|ADC_SQR1_SQ15_2|macro|ADC_SQR1_SQ15_2
DECL|ADC_SQR1_SQ15_3|macro|ADC_SQR1_SQ15_3
DECL|ADC_SQR1_SQ15_4|macro|ADC_SQR1_SQ15_4
DECL|ADC_SQR1_SQ15_Msk|macro|ADC_SQR1_SQ15_Msk
DECL|ADC_SQR1_SQ15_Pos|macro|ADC_SQR1_SQ15_Pos
DECL|ADC_SQR1_SQ15|macro|ADC_SQR1_SQ15
DECL|ADC_SQR1_SQ16_0|macro|ADC_SQR1_SQ16_0
DECL|ADC_SQR1_SQ16_1|macro|ADC_SQR1_SQ16_1
DECL|ADC_SQR1_SQ16_2|macro|ADC_SQR1_SQ16_2
DECL|ADC_SQR1_SQ16_3|macro|ADC_SQR1_SQ16_3
DECL|ADC_SQR1_SQ16_4|macro|ADC_SQR1_SQ16_4
DECL|ADC_SQR1_SQ16_Msk|macro|ADC_SQR1_SQ16_Msk
DECL|ADC_SQR1_SQ16_Pos|macro|ADC_SQR1_SQ16_Pos
DECL|ADC_SQR1_SQ16|macro|ADC_SQR1_SQ16
DECL|ADC_SQR2_SQ10_0|macro|ADC_SQR2_SQ10_0
DECL|ADC_SQR2_SQ10_1|macro|ADC_SQR2_SQ10_1
DECL|ADC_SQR2_SQ10_2|macro|ADC_SQR2_SQ10_2
DECL|ADC_SQR2_SQ10_3|macro|ADC_SQR2_SQ10_3
DECL|ADC_SQR2_SQ10_4|macro|ADC_SQR2_SQ10_4
DECL|ADC_SQR2_SQ10_Msk|macro|ADC_SQR2_SQ10_Msk
DECL|ADC_SQR2_SQ10_Pos|macro|ADC_SQR2_SQ10_Pos
DECL|ADC_SQR2_SQ10|macro|ADC_SQR2_SQ10
DECL|ADC_SQR2_SQ11_0|macro|ADC_SQR2_SQ11_0
DECL|ADC_SQR2_SQ11_1|macro|ADC_SQR2_SQ11_1
DECL|ADC_SQR2_SQ11_2|macro|ADC_SQR2_SQ11_2
DECL|ADC_SQR2_SQ11_3|macro|ADC_SQR2_SQ11_3
DECL|ADC_SQR2_SQ11_4|macro|ADC_SQR2_SQ11_4
DECL|ADC_SQR2_SQ11_Msk|macro|ADC_SQR2_SQ11_Msk
DECL|ADC_SQR2_SQ11_Pos|macro|ADC_SQR2_SQ11_Pos
DECL|ADC_SQR2_SQ11|macro|ADC_SQR2_SQ11
DECL|ADC_SQR2_SQ12_0|macro|ADC_SQR2_SQ12_0
DECL|ADC_SQR2_SQ12_1|macro|ADC_SQR2_SQ12_1
DECL|ADC_SQR2_SQ12_2|macro|ADC_SQR2_SQ12_2
DECL|ADC_SQR2_SQ12_3|macro|ADC_SQR2_SQ12_3
DECL|ADC_SQR2_SQ12_4|macro|ADC_SQR2_SQ12_4
DECL|ADC_SQR2_SQ12_Msk|macro|ADC_SQR2_SQ12_Msk
DECL|ADC_SQR2_SQ12_Pos|macro|ADC_SQR2_SQ12_Pos
DECL|ADC_SQR2_SQ12|macro|ADC_SQR2_SQ12
DECL|ADC_SQR2_SQ7_0|macro|ADC_SQR2_SQ7_0
DECL|ADC_SQR2_SQ7_1|macro|ADC_SQR2_SQ7_1
DECL|ADC_SQR2_SQ7_2|macro|ADC_SQR2_SQ7_2
DECL|ADC_SQR2_SQ7_3|macro|ADC_SQR2_SQ7_3
DECL|ADC_SQR2_SQ7_4|macro|ADC_SQR2_SQ7_4
DECL|ADC_SQR2_SQ7_Msk|macro|ADC_SQR2_SQ7_Msk
DECL|ADC_SQR2_SQ7_Pos|macro|ADC_SQR2_SQ7_Pos
DECL|ADC_SQR2_SQ7|macro|ADC_SQR2_SQ7
DECL|ADC_SQR2_SQ8_0|macro|ADC_SQR2_SQ8_0
DECL|ADC_SQR2_SQ8_1|macro|ADC_SQR2_SQ8_1
DECL|ADC_SQR2_SQ8_2|macro|ADC_SQR2_SQ8_2
DECL|ADC_SQR2_SQ8_3|macro|ADC_SQR2_SQ8_3
DECL|ADC_SQR2_SQ8_4|macro|ADC_SQR2_SQ8_4
DECL|ADC_SQR2_SQ8_Msk|macro|ADC_SQR2_SQ8_Msk
DECL|ADC_SQR2_SQ8_Pos|macro|ADC_SQR2_SQ8_Pos
DECL|ADC_SQR2_SQ8|macro|ADC_SQR2_SQ8
DECL|ADC_SQR2_SQ9_0|macro|ADC_SQR2_SQ9_0
DECL|ADC_SQR2_SQ9_1|macro|ADC_SQR2_SQ9_1
DECL|ADC_SQR2_SQ9_2|macro|ADC_SQR2_SQ9_2
DECL|ADC_SQR2_SQ9_3|macro|ADC_SQR2_SQ9_3
DECL|ADC_SQR2_SQ9_4|macro|ADC_SQR2_SQ9_4
DECL|ADC_SQR2_SQ9_Msk|macro|ADC_SQR2_SQ9_Msk
DECL|ADC_SQR2_SQ9_Pos|macro|ADC_SQR2_SQ9_Pos
DECL|ADC_SQR2_SQ9|macro|ADC_SQR2_SQ9
DECL|ADC_SQR3_SQ1_0|macro|ADC_SQR3_SQ1_0
DECL|ADC_SQR3_SQ1_1|macro|ADC_SQR3_SQ1_1
DECL|ADC_SQR3_SQ1_2|macro|ADC_SQR3_SQ1_2
DECL|ADC_SQR3_SQ1_3|macro|ADC_SQR3_SQ1_3
DECL|ADC_SQR3_SQ1_4|macro|ADC_SQR3_SQ1_4
DECL|ADC_SQR3_SQ1_Msk|macro|ADC_SQR3_SQ1_Msk
DECL|ADC_SQR3_SQ1_Pos|macro|ADC_SQR3_SQ1_Pos
DECL|ADC_SQR3_SQ1|macro|ADC_SQR3_SQ1
DECL|ADC_SQR3_SQ2_0|macro|ADC_SQR3_SQ2_0
DECL|ADC_SQR3_SQ2_1|macro|ADC_SQR3_SQ2_1
DECL|ADC_SQR3_SQ2_2|macro|ADC_SQR3_SQ2_2
DECL|ADC_SQR3_SQ2_3|macro|ADC_SQR3_SQ2_3
DECL|ADC_SQR3_SQ2_4|macro|ADC_SQR3_SQ2_4
DECL|ADC_SQR3_SQ2_Msk|macro|ADC_SQR3_SQ2_Msk
DECL|ADC_SQR3_SQ2_Pos|macro|ADC_SQR3_SQ2_Pos
DECL|ADC_SQR3_SQ2|macro|ADC_SQR3_SQ2
DECL|ADC_SQR3_SQ3_0|macro|ADC_SQR3_SQ3_0
DECL|ADC_SQR3_SQ3_1|macro|ADC_SQR3_SQ3_1
DECL|ADC_SQR3_SQ3_2|macro|ADC_SQR3_SQ3_2
DECL|ADC_SQR3_SQ3_3|macro|ADC_SQR3_SQ3_3
DECL|ADC_SQR3_SQ3_4|macro|ADC_SQR3_SQ3_4
DECL|ADC_SQR3_SQ3_Msk|macro|ADC_SQR3_SQ3_Msk
DECL|ADC_SQR3_SQ3_Pos|macro|ADC_SQR3_SQ3_Pos
DECL|ADC_SQR3_SQ3|macro|ADC_SQR3_SQ3
DECL|ADC_SQR3_SQ4_0|macro|ADC_SQR3_SQ4_0
DECL|ADC_SQR3_SQ4_1|macro|ADC_SQR3_SQ4_1
DECL|ADC_SQR3_SQ4_2|macro|ADC_SQR3_SQ4_2
DECL|ADC_SQR3_SQ4_3|macro|ADC_SQR3_SQ4_3
DECL|ADC_SQR3_SQ4_4|macro|ADC_SQR3_SQ4_4
DECL|ADC_SQR3_SQ4_Msk|macro|ADC_SQR3_SQ4_Msk
DECL|ADC_SQR3_SQ4_Pos|macro|ADC_SQR3_SQ4_Pos
DECL|ADC_SQR3_SQ4|macro|ADC_SQR3_SQ4
DECL|ADC_SQR3_SQ5_0|macro|ADC_SQR3_SQ5_0
DECL|ADC_SQR3_SQ5_1|macro|ADC_SQR3_SQ5_1
DECL|ADC_SQR3_SQ5_2|macro|ADC_SQR3_SQ5_2
DECL|ADC_SQR3_SQ5_3|macro|ADC_SQR3_SQ5_3
DECL|ADC_SQR3_SQ5_4|macro|ADC_SQR3_SQ5_4
DECL|ADC_SQR3_SQ5_Msk|macro|ADC_SQR3_SQ5_Msk
DECL|ADC_SQR3_SQ5_Pos|macro|ADC_SQR3_SQ5_Pos
DECL|ADC_SQR3_SQ5|macro|ADC_SQR3_SQ5
DECL|ADC_SQR3_SQ6_0|macro|ADC_SQR3_SQ6_0
DECL|ADC_SQR3_SQ6_1|macro|ADC_SQR3_SQ6_1
DECL|ADC_SQR3_SQ6_2|macro|ADC_SQR3_SQ6_2
DECL|ADC_SQR3_SQ6_3|macro|ADC_SQR3_SQ6_3
DECL|ADC_SQR3_SQ6_4|macro|ADC_SQR3_SQ6_4
DECL|ADC_SQR3_SQ6_Msk|macro|ADC_SQR3_SQ6_Msk
DECL|ADC_SQR3_SQ6_Pos|macro|ADC_SQR3_SQ6_Pos
DECL|ADC_SQR3_SQ6|macro|ADC_SQR3_SQ6
DECL|ADC_SR_AWD_Msk|macro|ADC_SR_AWD_Msk
DECL|ADC_SR_AWD_Pos|macro|ADC_SR_AWD_Pos
DECL|ADC_SR_AWD|macro|ADC_SR_AWD
DECL|ADC_SR_EOC|macro|ADC_SR_EOC
DECL|ADC_SR_EOS_Msk|macro|ADC_SR_EOS_Msk
DECL|ADC_SR_EOS_Pos|macro|ADC_SR_EOS_Pos
DECL|ADC_SR_EOS|macro|ADC_SR_EOS
DECL|ADC_SR_JEOC|macro|ADC_SR_JEOC
DECL|ADC_SR_JEOS_Msk|macro|ADC_SR_JEOS_Msk
DECL|ADC_SR_JEOS_Pos|macro|ADC_SR_JEOS_Pos
DECL|ADC_SR_JEOS|macro|ADC_SR_JEOS
DECL|ADC_SR_JSTRT_Msk|macro|ADC_SR_JSTRT_Msk
DECL|ADC_SR_JSTRT_Pos|macro|ADC_SR_JSTRT_Pos
DECL|ADC_SR_JSTRT|macro|ADC_SR_JSTRT
DECL|ADC_SR_STRT_Msk|macro|ADC_SR_STRT_Msk
DECL|ADC_SR_STRT_Pos|macro|ADC_SR_STRT_Pos
DECL|ADC_SR_STRT|macro|ADC_SR_STRT
DECL|ADC_TypeDef|typedef|} ADC_TypeDef;
DECL|AFIO_BASE|macro|AFIO_BASE
DECL|AFIO_EVCR_EVOE_Msk|macro|AFIO_EVCR_EVOE_Msk
DECL|AFIO_EVCR_EVOE_Pos|macro|AFIO_EVCR_EVOE_Pos
DECL|AFIO_EVCR_EVOE|macro|AFIO_EVCR_EVOE
DECL|AFIO_EVCR_PIN_0|macro|AFIO_EVCR_PIN_0
DECL|AFIO_EVCR_PIN_1|macro|AFIO_EVCR_PIN_1
DECL|AFIO_EVCR_PIN_2|macro|AFIO_EVCR_PIN_2
DECL|AFIO_EVCR_PIN_3|macro|AFIO_EVCR_PIN_3
DECL|AFIO_EVCR_PIN_Msk|macro|AFIO_EVCR_PIN_Msk
DECL|AFIO_EVCR_PIN_PX0|macro|AFIO_EVCR_PIN_PX0
DECL|AFIO_EVCR_PIN_PX10_Msk|macro|AFIO_EVCR_PIN_PX10_Msk
DECL|AFIO_EVCR_PIN_PX10_Pos|macro|AFIO_EVCR_PIN_PX10_Pos
DECL|AFIO_EVCR_PIN_PX10|macro|AFIO_EVCR_PIN_PX10
DECL|AFIO_EVCR_PIN_PX11_Msk|macro|AFIO_EVCR_PIN_PX11_Msk
DECL|AFIO_EVCR_PIN_PX11_Pos|macro|AFIO_EVCR_PIN_PX11_Pos
DECL|AFIO_EVCR_PIN_PX11|macro|AFIO_EVCR_PIN_PX11
DECL|AFIO_EVCR_PIN_PX12_Msk|macro|AFIO_EVCR_PIN_PX12_Msk
DECL|AFIO_EVCR_PIN_PX12_Pos|macro|AFIO_EVCR_PIN_PX12_Pos
DECL|AFIO_EVCR_PIN_PX12|macro|AFIO_EVCR_PIN_PX12
DECL|AFIO_EVCR_PIN_PX13_Msk|macro|AFIO_EVCR_PIN_PX13_Msk
DECL|AFIO_EVCR_PIN_PX13_Pos|macro|AFIO_EVCR_PIN_PX13_Pos
DECL|AFIO_EVCR_PIN_PX13|macro|AFIO_EVCR_PIN_PX13
DECL|AFIO_EVCR_PIN_PX14_Msk|macro|AFIO_EVCR_PIN_PX14_Msk
DECL|AFIO_EVCR_PIN_PX14_Pos|macro|AFIO_EVCR_PIN_PX14_Pos
DECL|AFIO_EVCR_PIN_PX14|macro|AFIO_EVCR_PIN_PX14
DECL|AFIO_EVCR_PIN_PX15_Msk|macro|AFIO_EVCR_PIN_PX15_Msk
DECL|AFIO_EVCR_PIN_PX15_Pos|macro|AFIO_EVCR_PIN_PX15_Pos
DECL|AFIO_EVCR_PIN_PX15|macro|AFIO_EVCR_PIN_PX15
DECL|AFIO_EVCR_PIN_PX1_Msk|macro|AFIO_EVCR_PIN_PX1_Msk
DECL|AFIO_EVCR_PIN_PX1_Pos|macro|AFIO_EVCR_PIN_PX1_Pos
DECL|AFIO_EVCR_PIN_PX1|macro|AFIO_EVCR_PIN_PX1
DECL|AFIO_EVCR_PIN_PX2_Msk|macro|AFIO_EVCR_PIN_PX2_Msk
DECL|AFIO_EVCR_PIN_PX2_Pos|macro|AFIO_EVCR_PIN_PX2_Pos
DECL|AFIO_EVCR_PIN_PX2|macro|AFIO_EVCR_PIN_PX2
DECL|AFIO_EVCR_PIN_PX3_Msk|macro|AFIO_EVCR_PIN_PX3_Msk
DECL|AFIO_EVCR_PIN_PX3_Pos|macro|AFIO_EVCR_PIN_PX3_Pos
DECL|AFIO_EVCR_PIN_PX3|macro|AFIO_EVCR_PIN_PX3
DECL|AFIO_EVCR_PIN_PX4_Msk|macro|AFIO_EVCR_PIN_PX4_Msk
DECL|AFIO_EVCR_PIN_PX4_Pos|macro|AFIO_EVCR_PIN_PX4_Pos
DECL|AFIO_EVCR_PIN_PX4|macro|AFIO_EVCR_PIN_PX4
DECL|AFIO_EVCR_PIN_PX5_Msk|macro|AFIO_EVCR_PIN_PX5_Msk
DECL|AFIO_EVCR_PIN_PX5_Pos|macro|AFIO_EVCR_PIN_PX5_Pos
DECL|AFIO_EVCR_PIN_PX5|macro|AFIO_EVCR_PIN_PX5
DECL|AFIO_EVCR_PIN_PX6_Msk|macro|AFIO_EVCR_PIN_PX6_Msk
DECL|AFIO_EVCR_PIN_PX6_Pos|macro|AFIO_EVCR_PIN_PX6_Pos
DECL|AFIO_EVCR_PIN_PX6|macro|AFIO_EVCR_PIN_PX6
DECL|AFIO_EVCR_PIN_PX7_Msk|macro|AFIO_EVCR_PIN_PX7_Msk
DECL|AFIO_EVCR_PIN_PX7_Pos|macro|AFIO_EVCR_PIN_PX7_Pos
DECL|AFIO_EVCR_PIN_PX7|macro|AFIO_EVCR_PIN_PX7
DECL|AFIO_EVCR_PIN_PX8_Msk|macro|AFIO_EVCR_PIN_PX8_Msk
DECL|AFIO_EVCR_PIN_PX8_Pos|macro|AFIO_EVCR_PIN_PX8_Pos
DECL|AFIO_EVCR_PIN_PX8|macro|AFIO_EVCR_PIN_PX8
DECL|AFIO_EVCR_PIN_PX9_Msk|macro|AFIO_EVCR_PIN_PX9_Msk
DECL|AFIO_EVCR_PIN_PX9_Pos|macro|AFIO_EVCR_PIN_PX9_Pos
DECL|AFIO_EVCR_PIN_PX9|macro|AFIO_EVCR_PIN_PX9
DECL|AFIO_EVCR_PIN_Pos|macro|AFIO_EVCR_PIN_Pos
DECL|AFIO_EVCR_PIN|macro|AFIO_EVCR_PIN
DECL|AFIO_EVCR_PORT_0|macro|AFIO_EVCR_PORT_0
DECL|AFIO_EVCR_PORT_1|macro|AFIO_EVCR_PORT_1
DECL|AFIO_EVCR_PORT_2|macro|AFIO_EVCR_PORT_2
DECL|AFIO_EVCR_PORT_Msk|macro|AFIO_EVCR_PORT_Msk
DECL|AFIO_EVCR_PORT_PA|macro|AFIO_EVCR_PORT_PA
DECL|AFIO_EVCR_PORT_PB_Msk|macro|AFIO_EVCR_PORT_PB_Msk
DECL|AFIO_EVCR_PORT_PB_Pos|macro|AFIO_EVCR_PORT_PB_Pos
DECL|AFIO_EVCR_PORT_PB|macro|AFIO_EVCR_PORT_PB
DECL|AFIO_EVCR_PORT_PC_Msk|macro|AFIO_EVCR_PORT_PC_Msk
DECL|AFIO_EVCR_PORT_PC_Pos|macro|AFIO_EVCR_PORT_PC_Pos
DECL|AFIO_EVCR_PORT_PC|macro|AFIO_EVCR_PORT_PC
DECL|AFIO_EVCR_PORT_PD_Msk|macro|AFIO_EVCR_PORT_PD_Msk
DECL|AFIO_EVCR_PORT_PD_Pos|macro|AFIO_EVCR_PORT_PD_Pos
DECL|AFIO_EVCR_PORT_PD|macro|AFIO_EVCR_PORT_PD
DECL|AFIO_EVCR_PORT_PE_Msk|macro|AFIO_EVCR_PORT_PE_Msk
DECL|AFIO_EVCR_PORT_PE_Pos|macro|AFIO_EVCR_PORT_PE_Pos
DECL|AFIO_EVCR_PORT_PE|macro|AFIO_EVCR_PORT_PE
DECL|AFIO_EVCR_PORT_Pos|macro|AFIO_EVCR_PORT_Pos
DECL|AFIO_EVCR_PORT|macro|AFIO_EVCR_PORT
DECL|AFIO_EXTICR1_EXTI0_Msk|macro|AFIO_EXTICR1_EXTI0_Msk
DECL|AFIO_EXTICR1_EXTI0_PA|macro|AFIO_EXTICR1_EXTI0_PA
DECL|AFIO_EXTICR1_EXTI0_PB_Msk|macro|AFIO_EXTICR1_EXTI0_PB_Msk
DECL|AFIO_EXTICR1_EXTI0_PB_Pos|macro|AFIO_EXTICR1_EXTI0_PB_Pos
DECL|AFIO_EXTICR1_EXTI0_PB|macro|AFIO_EXTICR1_EXTI0_PB
DECL|AFIO_EXTICR1_EXTI0_PC_Msk|macro|AFIO_EXTICR1_EXTI0_PC_Msk
DECL|AFIO_EXTICR1_EXTI0_PC_Pos|macro|AFIO_EXTICR1_EXTI0_PC_Pos
DECL|AFIO_EXTICR1_EXTI0_PC|macro|AFIO_EXTICR1_EXTI0_PC
DECL|AFIO_EXTICR1_EXTI0_PD_Msk|macro|AFIO_EXTICR1_EXTI0_PD_Msk
DECL|AFIO_EXTICR1_EXTI0_PD_Pos|macro|AFIO_EXTICR1_EXTI0_PD_Pos
DECL|AFIO_EXTICR1_EXTI0_PD|macro|AFIO_EXTICR1_EXTI0_PD
DECL|AFIO_EXTICR1_EXTI0_PE_Msk|macro|AFIO_EXTICR1_EXTI0_PE_Msk
DECL|AFIO_EXTICR1_EXTI0_PE_Pos|macro|AFIO_EXTICR1_EXTI0_PE_Pos
DECL|AFIO_EXTICR1_EXTI0_PE|macro|AFIO_EXTICR1_EXTI0_PE
DECL|AFIO_EXTICR1_EXTI0_PF_Msk|macro|AFIO_EXTICR1_EXTI0_PF_Msk
DECL|AFIO_EXTICR1_EXTI0_PF_Pos|macro|AFIO_EXTICR1_EXTI0_PF_Pos
DECL|AFIO_EXTICR1_EXTI0_PF|macro|AFIO_EXTICR1_EXTI0_PF
DECL|AFIO_EXTICR1_EXTI0_PG_Msk|macro|AFIO_EXTICR1_EXTI0_PG_Msk
DECL|AFIO_EXTICR1_EXTI0_PG_Pos|macro|AFIO_EXTICR1_EXTI0_PG_Pos
DECL|AFIO_EXTICR1_EXTI0_PG|macro|AFIO_EXTICR1_EXTI0_PG
DECL|AFIO_EXTICR1_EXTI0_Pos|macro|AFIO_EXTICR1_EXTI0_Pos
DECL|AFIO_EXTICR1_EXTI0|macro|AFIO_EXTICR1_EXTI0
DECL|AFIO_EXTICR1_EXTI1_Msk|macro|AFIO_EXTICR1_EXTI1_Msk
DECL|AFIO_EXTICR1_EXTI1_PA|macro|AFIO_EXTICR1_EXTI1_PA
DECL|AFIO_EXTICR1_EXTI1_PB_Msk|macro|AFIO_EXTICR1_EXTI1_PB_Msk
DECL|AFIO_EXTICR1_EXTI1_PB_Pos|macro|AFIO_EXTICR1_EXTI1_PB_Pos
DECL|AFIO_EXTICR1_EXTI1_PB|macro|AFIO_EXTICR1_EXTI1_PB
DECL|AFIO_EXTICR1_EXTI1_PC_Msk|macro|AFIO_EXTICR1_EXTI1_PC_Msk
DECL|AFIO_EXTICR1_EXTI1_PC_Pos|macro|AFIO_EXTICR1_EXTI1_PC_Pos
DECL|AFIO_EXTICR1_EXTI1_PC|macro|AFIO_EXTICR1_EXTI1_PC
DECL|AFIO_EXTICR1_EXTI1_PD_Msk|macro|AFIO_EXTICR1_EXTI1_PD_Msk
DECL|AFIO_EXTICR1_EXTI1_PD_Pos|macro|AFIO_EXTICR1_EXTI1_PD_Pos
DECL|AFIO_EXTICR1_EXTI1_PD|macro|AFIO_EXTICR1_EXTI1_PD
DECL|AFIO_EXTICR1_EXTI1_PE_Msk|macro|AFIO_EXTICR1_EXTI1_PE_Msk
DECL|AFIO_EXTICR1_EXTI1_PE_Pos|macro|AFIO_EXTICR1_EXTI1_PE_Pos
DECL|AFIO_EXTICR1_EXTI1_PE|macro|AFIO_EXTICR1_EXTI1_PE
DECL|AFIO_EXTICR1_EXTI1_PF_Msk|macro|AFIO_EXTICR1_EXTI1_PF_Msk
DECL|AFIO_EXTICR1_EXTI1_PF_Pos|macro|AFIO_EXTICR1_EXTI1_PF_Pos
DECL|AFIO_EXTICR1_EXTI1_PF|macro|AFIO_EXTICR1_EXTI1_PF
DECL|AFIO_EXTICR1_EXTI1_PG_Msk|macro|AFIO_EXTICR1_EXTI1_PG_Msk
DECL|AFIO_EXTICR1_EXTI1_PG_Pos|macro|AFIO_EXTICR1_EXTI1_PG_Pos
DECL|AFIO_EXTICR1_EXTI1_PG|macro|AFIO_EXTICR1_EXTI1_PG
DECL|AFIO_EXTICR1_EXTI1_Pos|macro|AFIO_EXTICR1_EXTI1_Pos
DECL|AFIO_EXTICR1_EXTI1|macro|AFIO_EXTICR1_EXTI1
DECL|AFIO_EXTICR1_EXTI2_Msk|macro|AFIO_EXTICR1_EXTI2_Msk
DECL|AFIO_EXTICR1_EXTI2_PA|macro|AFIO_EXTICR1_EXTI2_PA
DECL|AFIO_EXTICR1_EXTI2_PB_Msk|macro|AFIO_EXTICR1_EXTI2_PB_Msk
DECL|AFIO_EXTICR1_EXTI2_PB_Pos|macro|AFIO_EXTICR1_EXTI2_PB_Pos
DECL|AFIO_EXTICR1_EXTI2_PB|macro|AFIO_EXTICR1_EXTI2_PB
DECL|AFIO_EXTICR1_EXTI2_PC_Msk|macro|AFIO_EXTICR1_EXTI2_PC_Msk
DECL|AFIO_EXTICR1_EXTI2_PC_Pos|macro|AFIO_EXTICR1_EXTI2_PC_Pos
DECL|AFIO_EXTICR1_EXTI2_PC|macro|AFIO_EXTICR1_EXTI2_PC
DECL|AFIO_EXTICR1_EXTI2_PD_Msk|macro|AFIO_EXTICR1_EXTI2_PD_Msk
DECL|AFIO_EXTICR1_EXTI2_PD_Pos|macro|AFIO_EXTICR1_EXTI2_PD_Pos
DECL|AFIO_EXTICR1_EXTI2_PD|macro|AFIO_EXTICR1_EXTI2_PD
DECL|AFIO_EXTICR1_EXTI2_PE_Msk|macro|AFIO_EXTICR1_EXTI2_PE_Msk
DECL|AFIO_EXTICR1_EXTI2_PE_Pos|macro|AFIO_EXTICR1_EXTI2_PE_Pos
DECL|AFIO_EXTICR1_EXTI2_PE|macro|AFIO_EXTICR1_EXTI2_PE
DECL|AFIO_EXTICR1_EXTI2_PF_Msk|macro|AFIO_EXTICR1_EXTI2_PF_Msk
DECL|AFIO_EXTICR1_EXTI2_PF_Pos|macro|AFIO_EXTICR1_EXTI2_PF_Pos
DECL|AFIO_EXTICR1_EXTI2_PF|macro|AFIO_EXTICR1_EXTI2_PF
DECL|AFIO_EXTICR1_EXTI2_PG_Msk|macro|AFIO_EXTICR1_EXTI2_PG_Msk
DECL|AFIO_EXTICR1_EXTI2_PG_Pos|macro|AFIO_EXTICR1_EXTI2_PG_Pos
DECL|AFIO_EXTICR1_EXTI2_PG|macro|AFIO_EXTICR1_EXTI2_PG
DECL|AFIO_EXTICR1_EXTI2_Pos|macro|AFIO_EXTICR1_EXTI2_Pos
DECL|AFIO_EXTICR1_EXTI2|macro|AFIO_EXTICR1_EXTI2
DECL|AFIO_EXTICR1_EXTI3_Msk|macro|AFIO_EXTICR1_EXTI3_Msk
DECL|AFIO_EXTICR1_EXTI3_PA|macro|AFIO_EXTICR1_EXTI3_PA
DECL|AFIO_EXTICR1_EXTI3_PB_Msk|macro|AFIO_EXTICR1_EXTI3_PB_Msk
DECL|AFIO_EXTICR1_EXTI3_PB_Pos|macro|AFIO_EXTICR1_EXTI3_PB_Pos
DECL|AFIO_EXTICR1_EXTI3_PB|macro|AFIO_EXTICR1_EXTI3_PB
DECL|AFIO_EXTICR1_EXTI3_PC_Msk|macro|AFIO_EXTICR1_EXTI3_PC_Msk
DECL|AFIO_EXTICR1_EXTI3_PC_Pos|macro|AFIO_EXTICR1_EXTI3_PC_Pos
DECL|AFIO_EXTICR1_EXTI3_PC|macro|AFIO_EXTICR1_EXTI3_PC
DECL|AFIO_EXTICR1_EXTI3_PD_Msk|macro|AFIO_EXTICR1_EXTI3_PD_Msk
DECL|AFIO_EXTICR1_EXTI3_PD_Pos|macro|AFIO_EXTICR1_EXTI3_PD_Pos
DECL|AFIO_EXTICR1_EXTI3_PD|macro|AFIO_EXTICR1_EXTI3_PD
DECL|AFIO_EXTICR1_EXTI3_PE_Msk|macro|AFIO_EXTICR1_EXTI3_PE_Msk
DECL|AFIO_EXTICR1_EXTI3_PE_Pos|macro|AFIO_EXTICR1_EXTI3_PE_Pos
DECL|AFIO_EXTICR1_EXTI3_PE|macro|AFIO_EXTICR1_EXTI3_PE
DECL|AFIO_EXTICR1_EXTI3_PF_Msk|macro|AFIO_EXTICR1_EXTI3_PF_Msk
DECL|AFIO_EXTICR1_EXTI3_PF_Pos|macro|AFIO_EXTICR1_EXTI3_PF_Pos
DECL|AFIO_EXTICR1_EXTI3_PF|macro|AFIO_EXTICR1_EXTI3_PF
DECL|AFIO_EXTICR1_EXTI3_PG_Msk|macro|AFIO_EXTICR1_EXTI3_PG_Msk
DECL|AFIO_EXTICR1_EXTI3_PG_Pos|macro|AFIO_EXTICR1_EXTI3_PG_Pos
DECL|AFIO_EXTICR1_EXTI3_PG|macro|AFIO_EXTICR1_EXTI3_PG
DECL|AFIO_EXTICR1_EXTI3_Pos|macro|AFIO_EXTICR1_EXTI3_Pos
DECL|AFIO_EXTICR1_EXTI3|macro|AFIO_EXTICR1_EXTI3
DECL|AFIO_EXTICR2_EXTI4_Msk|macro|AFIO_EXTICR2_EXTI4_Msk
DECL|AFIO_EXTICR2_EXTI4_PA|macro|AFIO_EXTICR2_EXTI4_PA
DECL|AFIO_EXTICR2_EXTI4_PB_Msk|macro|AFIO_EXTICR2_EXTI4_PB_Msk
DECL|AFIO_EXTICR2_EXTI4_PB_Pos|macro|AFIO_EXTICR2_EXTI4_PB_Pos
DECL|AFIO_EXTICR2_EXTI4_PB|macro|AFIO_EXTICR2_EXTI4_PB
DECL|AFIO_EXTICR2_EXTI4_PC_Msk|macro|AFIO_EXTICR2_EXTI4_PC_Msk
DECL|AFIO_EXTICR2_EXTI4_PC_Pos|macro|AFIO_EXTICR2_EXTI4_PC_Pos
DECL|AFIO_EXTICR2_EXTI4_PC|macro|AFIO_EXTICR2_EXTI4_PC
DECL|AFIO_EXTICR2_EXTI4_PD_Msk|macro|AFIO_EXTICR2_EXTI4_PD_Msk
DECL|AFIO_EXTICR2_EXTI4_PD_Pos|macro|AFIO_EXTICR2_EXTI4_PD_Pos
DECL|AFIO_EXTICR2_EXTI4_PD|macro|AFIO_EXTICR2_EXTI4_PD
DECL|AFIO_EXTICR2_EXTI4_PE_Msk|macro|AFIO_EXTICR2_EXTI4_PE_Msk
DECL|AFIO_EXTICR2_EXTI4_PE_Pos|macro|AFIO_EXTICR2_EXTI4_PE_Pos
DECL|AFIO_EXTICR2_EXTI4_PE|macro|AFIO_EXTICR2_EXTI4_PE
DECL|AFIO_EXTICR2_EXTI4_PF_Msk|macro|AFIO_EXTICR2_EXTI4_PF_Msk
DECL|AFIO_EXTICR2_EXTI4_PF_Pos|macro|AFIO_EXTICR2_EXTI4_PF_Pos
DECL|AFIO_EXTICR2_EXTI4_PF|macro|AFIO_EXTICR2_EXTI4_PF
DECL|AFIO_EXTICR2_EXTI4_PG_Msk|macro|AFIO_EXTICR2_EXTI4_PG_Msk
DECL|AFIO_EXTICR2_EXTI4_PG_Pos|macro|AFIO_EXTICR2_EXTI4_PG_Pos
DECL|AFIO_EXTICR2_EXTI4_PG|macro|AFIO_EXTICR2_EXTI4_PG
DECL|AFIO_EXTICR2_EXTI4_Pos|macro|AFIO_EXTICR2_EXTI4_Pos
DECL|AFIO_EXTICR2_EXTI4|macro|AFIO_EXTICR2_EXTI4
DECL|AFIO_EXTICR2_EXTI5_Msk|macro|AFIO_EXTICR2_EXTI5_Msk
DECL|AFIO_EXTICR2_EXTI5_PA|macro|AFIO_EXTICR2_EXTI5_PA
DECL|AFIO_EXTICR2_EXTI5_PB_Msk|macro|AFIO_EXTICR2_EXTI5_PB_Msk
DECL|AFIO_EXTICR2_EXTI5_PB_Pos|macro|AFIO_EXTICR2_EXTI5_PB_Pos
DECL|AFIO_EXTICR2_EXTI5_PB|macro|AFIO_EXTICR2_EXTI5_PB
DECL|AFIO_EXTICR2_EXTI5_PC_Msk|macro|AFIO_EXTICR2_EXTI5_PC_Msk
DECL|AFIO_EXTICR2_EXTI5_PC_Pos|macro|AFIO_EXTICR2_EXTI5_PC_Pos
DECL|AFIO_EXTICR2_EXTI5_PC|macro|AFIO_EXTICR2_EXTI5_PC
DECL|AFIO_EXTICR2_EXTI5_PD_Msk|macro|AFIO_EXTICR2_EXTI5_PD_Msk
DECL|AFIO_EXTICR2_EXTI5_PD_Pos|macro|AFIO_EXTICR2_EXTI5_PD_Pos
DECL|AFIO_EXTICR2_EXTI5_PD|macro|AFIO_EXTICR2_EXTI5_PD
DECL|AFIO_EXTICR2_EXTI5_PE_Msk|macro|AFIO_EXTICR2_EXTI5_PE_Msk
DECL|AFIO_EXTICR2_EXTI5_PE_Pos|macro|AFIO_EXTICR2_EXTI5_PE_Pos
DECL|AFIO_EXTICR2_EXTI5_PE|macro|AFIO_EXTICR2_EXTI5_PE
DECL|AFIO_EXTICR2_EXTI5_PF_Msk|macro|AFIO_EXTICR2_EXTI5_PF_Msk
DECL|AFIO_EXTICR2_EXTI5_PF_Pos|macro|AFIO_EXTICR2_EXTI5_PF_Pos
DECL|AFIO_EXTICR2_EXTI5_PF|macro|AFIO_EXTICR2_EXTI5_PF
DECL|AFIO_EXTICR2_EXTI5_PG_Msk|macro|AFIO_EXTICR2_EXTI5_PG_Msk
DECL|AFIO_EXTICR2_EXTI5_PG_Pos|macro|AFIO_EXTICR2_EXTI5_PG_Pos
DECL|AFIO_EXTICR2_EXTI5_PG|macro|AFIO_EXTICR2_EXTI5_PG
DECL|AFIO_EXTICR2_EXTI5_Pos|macro|AFIO_EXTICR2_EXTI5_Pos
DECL|AFIO_EXTICR2_EXTI5|macro|AFIO_EXTICR2_EXTI5
DECL|AFIO_EXTICR2_EXTI6_Msk|macro|AFIO_EXTICR2_EXTI6_Msk
DECL|AFIO_EXTICR2_EXTI6_PA|macro|AFIO_EXTICR2_EXTI6_PA
DECL|AFIO_EXTICR2_EXTI6_PB_Msk|macro|AFIO_EXTICR2_EXTI6_PB_Msk
DECL|AFIO_EXTICR2_EXTI6_PB_Pos|macro|AFIO_EXTICR2_EXTI6_PB_Pos
DECL|AFIO_EXTICR2_EXTI6_PB|macro|AFIO_EXTICR2_EXTI6_PB
DECL|AFIO_EXTICR2_EXTI6_PC_Msk|macro|AFIO_EXTICR2_EXTI6_PC_Msk
DECL|AFIO_EXTICR2_EXTI6_PC_Pos|macro|AFIO_EXTICR2_EXTI6_PC_Pos
DECL|AFIO_EXTICR2_EXTI6_PC|macro|AFIO_EXTICR2_EXTI6_PC
DECL|AFIO_EXTICR2_EXTI6_PD_Msk|macro|AFIO_EXTICR2_EXTI6_PD_Msk
DECL|AFIO_EXTICR2_EXTI6_PD_Pos|macro|AFIO_EXTICR2_EXTI6_PD_Pos
DECL|AFIO_EXTICR2_EXTI6_PD|macro|AFIO_EXTICR2_EXTI6_PD
DECL|AFIO_EXTICR2_EXTI6_PE_Msk|macro|AFIO_EXTICR2_EXTI6_PE_Msk
DECL|AFIO_EXTICR2_EXTI6_PE_Pos|macro|AFIO_EXTICR2_EXTI6_PE_Pos
DECL|AFIO_EXTICR2_EXTI6_PE|macro|AFIO_EXTICR2_EXTI6_PE
DECL|AFIO_EXTICR2_EXTI6_PF_Msk|macro|AFIO_EXTICR2_EXTI6_PF_Msk
DECL|AFIO_EXTICR2_EXTI6_PF_Pos|macro|AFIO_EXTICR2_EXTI6_PF_Pos
DECL|AFIO_EXTICR2_EXTI6_PF|macro|AFIO_EXTICR2_EXTI6_PF
DECL|AFIO_EXTICR2_EXTI6_PG_Msk|macro|AFIO_EXTICR2_EXTI6_PG_Msk
DECL|AFIO_EXTICR2_EXTI6_PG_Pos|macro|AFIO_EXTICR2_EXTI6_PG_Pos
DECL|AFIO_EXTICR2_EXTI6_PG|macro|AFIO_EXTICR2_EXTI6_PG
DECL|AFIO_EXTICR2_EXTI6_Pos|macro|AFIO_EXTICR2_EXTI6_Pos
DECL|AFIO_EXTICR2_EXTI6|macro|AFIO_EXTICR2_EXTI6
DECL|AFIO_EXTICR2_EXTI7_Msk|macro|AFIO_EXTICR2_EXTI7_Msk
DECL|AFIO_EXTICR2_EXTI7_PA|macro|AFIO_EXTICR2_EXTI7_PA
DECL|AFIO_EXTICR2_EXTI7_PB_Msk|macro|AFIO_EXTICR2_EXTI7_PB_Msk
DECL|AFIO_EXTICR2_EXTI7_PB_Pos|macro|AFIO_EXTICR2_EXTI7_PB_Pos
DECL|AFIO_EXTICR2_EXTI7_PB|macro|AFIO_EXTICR2_EXTI7_PB
DECL|AFIO_EXTICR2_EXTI7_PC_Msk|macro|AFIO_EXTICR2_EXTI7_PC_Msk
DECL|AFIO_EXTICR2_EXTI7_PC_Pos|macro|AFIO_EXTICR2_EXTI7_PC_Pos
DECL|AFIO_EXTICR2_EXTI7_PC|macro|AFIO_EXTICR2_EXTI7_PC
DECL|AFIO_EXTICR2_EXTI7_PD_Msk|macro|AFIO_EXTICR2_EXTI7_PD_Msk
DECL|AFIO_EXTICR2_EXTI7_PD_Pos|macro|AFIO_EXTICR2_EXTI7_PD_Pos
DECL|AFIO_EXTICR2_EXTI7_PD|macro|AFIO_EXTICR2_EXTI7_PD
DECL|AFIO_EXTICR2_EXTI7_PE_Msk|macro|AFIO_EXTICR2_EXTI7_PE_Msk
DECL|AFIO_EXTICR2_EXTI7_PE_Pos|macro|AFIO_EXTICR2_EXTI7_PE_Pos
DECL|AFIO_EXTICR2_EXTI7_PE|macro|AFIO_EXTICR2_EXTI7_PE
DECL|AFIO_EXTICR2_EXTI7_PF_Msk|macro|AFIO_EXTICR2_EXTI7_PF_Msk
DECL|AFIO_EXTICR2_EXTI7_PF_Pos|macro|AFIO_EXTICR2_EXTI7_PF_Pos
DECL|AFIO_EXTICR2_EXTI7_PF|macro|AFIO_EXTICR2_EXTI7_PF
DECL|AFIO_EXTICR2_EXTI7_PG_Msk|macro|AFIO_EXTICR2_EXTI7_PG_Msk
DECL|AFIO_EXTICR2_EXTI7_PG_Pos|macro|AFIO_EXTICR2_EXTI7_PG_Pos
DECL|AFIO_EXTICR2_EXTI7_PG|macro|AFIO_EXTICR2_EXTI7_PG
DECL|AFIO_EXTICR2_EXTI7_Pos|macro|AFIO_EXTICR2_EXTI7_Pos
DECL|AFIO_EXTICR2_EXTI7|macro|AFIO_EXTICR2_EXTI7
DECL|AFIO_EXTICR3_EXTI10_Msk|macro|AFIO_EXTICR3_EXTI10_Msk
DECL|AFIO_EXTICR3_EXTI10_PA|macro|AFIO_EXTICR3_EXTI10_PA
DECL|AFIO_EXTICR3_EXTI10_PB_Msk|macro|AFIO_EXTICR3_EXTI10_PB_Msk
DECL|AFIO_EXTICR3_EXTI10_PB_Pos|macro|AFIO_EXTICR3_EXTI10_PB_Pos
DECL|AFIO_EXTICR3_EXTI10_PB|macro|AFIO_EXTICR3_EXTI10_PB
DECL|AFIO_EXTICR3_EXTI10_PC_Msk|macro|AFIO_EXTICR3_EXTI10_PC_Msk
DECL|AFIO_EXTICR3_EXTI10_PC_Pos|macro|AFIO_EXTICR3_EXTI10_PC_Pos
DECL|AFIO_EXTICR3_EXTI10_PC|macro|AFIO_EXTICR3_EXTI10_PC
DECL|AFIO_EXTICR3_EXTI10_PD_Msk|macro|AFIO_EXTICR3_EXTI10_PD_Msk
DECL|AFIO_EXTICR3_EXTI10_PD_Pos|macro|AFIO_EXTICR3_EXTI10_PD_Pos
DECL|AFIO_EXTICR3_EXTI10_PD|macro|AFIO_EXTICR3_EXTI10_PD
DECL|AFIO_EXTICR3_EXTI10_PE_Msk|macro|AFIO_EXTICR3_EXTI10_PE_Msk
DECL|AFIO_EXTICR3_EXTI10_PE_Pos|macro|AFIO_EXTICR3_EXTI10_PE_Pos
DECL|AFIO_EXTICR3_EXTI10_PE|macro|AFIO_EXTICR3_EXTI10_PE
DECL|AFIO_EXTICR3_EXTI10_PF_Msk|macro|AFIO_EXTICR3_EXTI10_PF_Msk
DECL|AFIO_EXTICR3_EXTI10_PF_Pos|macro|AFIO_EXTICR3_EXTI10_PF_Pos
DECL|AFIO_EXTICR3_EXTI10_PF|macro|AFIO_EXTICR3_EXTI10_PF
DECL|AFIO_EXTICR3_EXTI10_PG_Msk|macro|AFIO_EXTICR3_EXTI10_PG_Msk
DECL|AFIO_EXTICR3_EXTI10_PG_Pos|macro|AFIO_EXTICR3_EXTI10_PG_Pos
DECL|AFIO_EXTICR3_EXTI10_PG|macro|AFIO_EXTICR3_EXTI10_PG
DECL|AFIO_EXTICR3_EXTI10_Pos|macro|AFIO_EXTICR3_EXTI10_Pos
DECL|AFIO_EXTICR3_EXTI10|macro|AFIO_EXTICR3_EXTI10
DECL|AFIO_EXTICR3_EXTI11_Msk|macro|AFIO_EXTICR3_EXTI11_Msk
DECL|AFIO_EXTICR3_EXTI11_PA|macro|AFIO_EXTICR3_EXTI11_PA
DECL|AFIO_EXTICR3_EXTI11_PB_Msk|macro|AFIO_EXTICR3_EXTI11_PB_Msk
DECL|AFIO_EXTICR3_EXTI11_PB_Pos|macro|AFIO_EXTICR3_EXTI11_PB_Pos
DECL|AFIO_EXTICR3_EXTI11_PB|macro|AFIO_EXTICR3_EXTI11_PB
DECL|AFIO_EXTICR3_EXTI11_PC_Msk|macro|AFIO_EXTICR3_EXTI11_PC_Msk
DECL|AFIO_EXTICR3_EXTI11_PC_Pos|macro|AFIO_EXTICR3_EXTI11_PC_Pos
DECL|AFIO_EXTICR3_EXTI11_PC|macro|AFIO_EXTICR3_EXTI11_PC
DECL|AFIO_EXTICR3_EXTI11_PD_Msk|macro|AFIO_EXTICR3_EXTI11_PD_Msk
DECL|AFIO_EXTICR3_EXTI11_PD_Pos|macro|AFIO_EXTICR3_EXTI11_PD_Pos
DECL|AFIO_EXTICR3_EXTI11_PD|macro|AFIO_EXTICR3_EXTI11_PD
DECL|AFIO_EXTICR3_EXTI11_PE_Msk|macro|AFIO_EXTICR3_EXTI11_PE_Msk
DECL|AFIO_EXTICR3_EXTI11_PE_Pos|macro|AFIO_EXTICR3_EXTI11_PE_Pos
DECL|AFIO_EXTICR3_EXTI11_PE|macro|AFIO_EXTICR3_EXTI11_PE
DECL|AFIO_EXTICR3_EXTI11_PF_Msk|macro|AFIO_EXTICR3_EXTI11_PF_Msk
DECL|AFIO_EXTICR3_EXTI11_PF_Pos|macro|AFIO_EXTICR3_EXTI11_PF_Pos
DECL|AFIO_EXTICR3_EXTI11_PF|macro|AFIO_EXTICR3_EXTI11_PF
DECL|AFIO_EXTICR3_EXTI11_PG_Msk|macro|AFIO_EXTICR3_EXTI11_PG_Msk
DECL|AFIO_EXTICR3_EXTI11_PG_Pos|macro|AFIO_EXTICR3_EXTI11_PG_Pos
DECL|AFIO_EXTICR3_EXTI11_PG|macro|AFIO_EXTICR3_EXTI11_PG
DECL|AFIO_EXTICR3_EXTI11_Pos|macro|AFIO_EXTICR3_EXTI11_Pos
DECL|AFIO_EXTICR3_EXTI11|macro|AFIO_EXTICR3_EXTI11
DECL|AFIO_EXTICR3_EXTI8_Msk|macro|AFIO_EXTICR3_EXTI8_Msk
DECL|AFIO_EXTICR3_EXTI8_PA|macro|AFIO_EXTICR3_EXTI8_PA
DECL|AFIO_EXTICR3_EXTI8_PB_Msk|macro|AFIO_EXTICR3_EXTI8_PB_Msk
DECL|AFIO_EXTICR3_EXTI8_PB_Pos|macro|AFIO_EXTICR3_EXTI8_PB_Pos
DECL|AFIO_EXTICR3_EXTI8_PB|macro|AFIO_EXTICR3_EXTI8_PB
DECL|AFIO_EXTICR3_EXTI8_PC_Msk|macro|AFIO_EXTICR3_EXTI8_PC_Msk
DECL|AFIO_EXTICR3_EXTI8_PC_Pos|macro|AFIO_EXTICR3_EXTI8_PC_Pos
DECL|AFIO_EXTICR3_EXTI8_PC|macro|AFIO_EXTICR3_EXTI8_PC
DECL|AFIO_EXTICR3_EXTI8_PD_Msk|macro|AFIO_EXTICR3_EXTI8_PD_Msk
DECL|AFIO_EXTICR3_EXTI8_PD_Pos|macro|AFIO_EXTICR3_EXTI8_PD_Pos
DECL|AFIO_EXTICR3_EXTI8_PD|macro|AFIO_EXTICR3_EXTI8_PD
DECL|AFIO_EXTICR3_EXTI8_PE_Msk|macro|AFIO_EXTICR3_EXTI8_PE_Msk
DECL|AFIO_EXTICR3_EXTI8_PE_Pos|macro|AFIO_EXTICR3_EXTI8_PE_Pos
DECL|AFIO_EXTICR3_EXTI8_PE|macro|AFIO_EXTICR3_EXTI8_PE
DECL|AFIO_EXTICR3_EXTI8_PF_Msk|macro|AFIO_EXTICR3_EXTI8_PF_Msk
DECL|AFIO_EXTICR3_EXTI8_PF_Pos|macro|AFIO_EXTICR3_EXTI8_PF_Pos
DECL|AFIO_EXTICR3_EXTI8_PF|macro|AFIO_EXTICR3_EXTI8_PF
DECL|AFIO_EXTICR3_EXTI8_PG_Msk|macro|AFIO_EXTICR3_EXTI8_PG_Msk
DECL|AFIO_EXTICR3_EXTI8_PG_Pos|macro|AFIO_EXTICR3_EXTI8_PG_Pos
DECL|AFIO_EXTICR3_EXTI8_PG|macro|AFIO_EXTICR3_EXTI8_PG
DECL|AFIO_EXTICR3_EXTI8_Pos|macro|AFIO_EXTICR3_EXTI8_Pos
DECL|AFIO_EXTICR3_EXTI8|macro|AFIO_EXTICR3_EXTI8
DECL|AFIO_EXTICR3_EXTI9_Msk|macro|AFIO_EXTICR3_EXTI9_Msk
DECL|AFIO_EXTICR3_EXTI9_PA|macro|AFIO_EXTICR3_EXTI9_PA
DECL|AFIO_EXTICR3_EXTI9_PB_Msk|macro|AFIO_EXTICR3_EXTI9_PB_Msk
DECL|AFIO_EXTICR3_EXTI9_PB_Pos|macro|AFIO_EXTICR3_EXTI9_PB_Pos
DECL|AFIO_EXTICR3_EXTI9_PB|macro|AFIO_EXTICR3_EXTI9_PB
DECL|AFIO_EXTICR3_EXTI9_PC_Msk|macro|AFIO_EXTICR3_EXTI9_PC_Msk
DECL|AFIO_EXTICR3_EXTI9_PC_Pos|macro|AFIO_EXTICR3_EXTI9_PC_Pos
DECL|AFIO_EXTICR3_EXTI9_PC|macro|AFIO_EXTICR3_EXTI9_PC
DECL|AFIO_EXTICR3_EXTI9_PD_Msk|macro|AFIO_EXTICR3_EXTI9_PD_Msk
DECL|AFIO_EXTICR3_EXTI9_PD_Pos|macro|AFIO_EXTICR3_EXTI9_PD_Pos
DECL|AFIO_EXTICR3_EXTI9_PD|macro|AFIO_EXTICR3_EXTI9_PD
DECL|AFIO_EXTICR3_EXTI9_PE_Msk|macro|AFIO_EXTICR3_EXTI9_PE_Msk
DECL|AFIO_EXTICR3_EXTI9_PE_Pos|macro|AFIO_EXTICR3_EXTI9_PE_Pos
DECL|AFIO_EXTICR3_EXTI9_PE|macro|AFIO_EXTICR3_EXTI9_PE
DECL|AFIO_EXTICR3_EXTI9_PF_Msk|macro|AFIO_EXTICR3_EXTI9_PF_Msk
DECL|AFIO_EXTICR3_EXTI9_PF_Pos|macro|AFIO_EXTICR3_EXTI9_PF_Pos
DECL|AFIO_EXTICR3_EXTI9_PF|macro|AFIO_EXTICR3_EXTI9_PF
DECL|AFIO_EXTICR3_EXTI9_PG_Msk|macro|AFIO_EXTICR3_EXTI9_PG_Msk
DECL|AFIO_EXTICR3_EXTI9_PG_Pos|macro|AFIO_EXTICR3_EXTI9_PG_Pos
DECL|AFIO_EXTICR3_EXTI9_PG|macro|AFIO_EXTICR3_EXTI9_PG
DECL|AFIO_EXTICR3_EXTI9_Pos|macro|AFIO_EXTICR3_EXTI9_Pos
DECL|AFIO_EXTICR3_EXTI9|macro|AFIO_EXTICR3_EXTI9
DECL|AFIO_EXTICR4_EXTI12_Msk|macro|AFIO_EXTICR4_EXTI12_Msk
DECL|AFIO_EXTICR4_EXTI12_PA|macro|AFIO_EXTICR4_EXTI12_PA
DECL|AFIO_EXTICR4_EXTI12_PB_Msk|macro|AFIO_EXTICR4_EXTI12_PB_Msk
DECL|AFIO_EXTICR4_EXTI12_PB_Pos|macro|AFIO_EXTICR4_EXTI12_PB_Pos
DECL|AFIO_EXTICR4_EXTI12_PB|macro|AFIO_EXTICR4_EXTI12_PB
DECL|AFIO_EXTICR4_EXTI12_PC_Msk|macro|AFIO_EXTICR4_EXTI12_PC_Msk
DECL|AFIO_EXTICR4_EXTI12_PC_Pos|macro|AFIO_EXTICR4_EXTI12_PC_Pos
DECL|AFIO_EXTICR4_EXTI12_PC|macro|AFIO_EXTICR4_EXTI12_PC
DECL|AFIO_EXTICR4_EXTI12_PD_Msk|macro|AFIO_EXTICR4_EXTI12_PD_Msk
DECL|AFIO_EXTICR4_EXTI12_PD_Pos|macro|AFIO_EXTICR4_EXTI12_PD_Pos
DECL|AFIO_EXTICR4_EXTI12_PD|macro|AFIO_EXTICR4_EXTI12_PD
DECL|AFIO_EXTICR4_EXTI12_PE_Msk|macro|AFIO_EXTICR4_EXTI12_PE_Msk
DECL|AFIO_EXTICR4_EXTI12_PE_Pos|macro|AFIO_EXTICR4_EXTI12_PE_Pos
DECL|AFIO_EXTICR4_EXTI12_PE|macro|AFIO_EXTICR4_EXTI12_PE
DECL|AFIO_EXTICR4_EXTI12_PF_Msk|macro|AFIO_EXTICR4_EXTI12_PF_Msk
DECL|AFIO_EXTICR4_EXTI12_PF_Pos|macro|AFIO_EXTICR4_EXTI12_PF_Pos
DECL|AFIO_EXTICR4_EXTI12_PF|macro|AFIO_EXTICR4_EXTI12_PF
DECL|AFIO_EXTICR4_EXTI12_PG_Msk|macro|AFIO_EXTICR4_EXTI12_PG_Msk
DECL|AFIO_EXTICR4_EXTI12_PG_Pos|macro|AFIO_EXTICR4_EXTI12_PG_Pos
DECL|AFIO_EXTICR4_EXTI12_PG|macro|AFIO_EXTICR4_EXTI12_PG
DECL|AFIO_EXTICR4_EXTI12_Pos|macro|AFIO_EXTICR4_EXTI12_Pos
DECL|AFIO_EXTICR4_EXTI12|macro|AFIO_EXTICR4_EXTI12
DECL|AFIO_EXTICR4_EXTI13_Msk|macro|AFIO_EXTICR4_EXTI13_Msk
DECL|AFIO_EXTICR4_EXTI13_PA|macro|AFIO_EXTICR4_EXTI13_PA
DECL|AFIO_EXTICR4_EXTI13_PB_Msk|macro|AFIO_EXTICR4_EXTI13_PB_Msk
DECL|AFIO_EXTICR4_EXTI13_PB_Pos|macro|AFIO_EXTICR4_EXTI13_PB_Pos
DECL|AFIO_EXTICR4_EXTI13_PB|macro|AFIO_EXTICR4_EXTI13_PB
DECL|AFIO_EXTICR4_EXTI13_PC_Msk|macro|AFIO_EXTICR4_EXTI13_PC_Msk
DECL|AFIO_EXTICR4_EXTI13_PC_Pos|macro|AFIO_EXTICR4_EXTI13_PC_Pos
DECL|AFIO_EXTICR4_EXTI13_PC|macro|AFIO_EXTICR4_EXTI13_PC
DECL|AFIO_EXTICR4_EXTI13_PD_Msk|macro|AFIO_EXTICR4_EXTI13_PD_Msk
DECL|AFIO_EXTICR4_EXTI13_PD_Pos|macro|AFIO_EXTICR4_EXTI13_PD_Pos
DECL|AFIO_EXTICR4_EXTI13_PD|macro|AFIO_EXTICR4_EXTI13_PD
DECL|AFIO_EXTICR4_EXTI13_PE_Msk|macro|AFIO_EXTICR4_EXTI13_PE_Msk
DECL|AFIO_EXTICR4_EXTI13_PE_Pos|macro|AFIO_EXTICR4_EXTI13_PE_Pos
DECL|AFIO_EXTICR4_EXTI13_PE|macro|AFIO_EXTICR4_EXTI13_PE
DECL|AFIO_EXTICR4_EXTI13_PF_Msk|macro|AFIO_EXTICR4_EXTI13_PF_Msk
DECL|AFIO_EXTICR4_EXTI13_PF_Pos|macro|AFIO_EXTICR4_EXTI13_PF_Pos
DECL|AFIO_EXTICR4_EXTI13_PF|macro|AFIO_EXTICR4_EXTI13_PF
DECL|AFIO_EXTICR4_EXTI13_PG_Msk|macro|AFIO_EXTICR4_EXTI13_PG_Msk
DECL|AFIO_EXTICR4_EXTI13_PG_Pos|macro|AFIO_EXTICR4_EXTI13_PG_Pos
DECL|AFIO_EXTICR4_EXTI13_PG|macro|AFIO_EXTICR4_EXTI13_PG
DECL|AFIO_EXTICR4_EXTI13_Pos|macro|AFIO_EXTICR4_EXTI13_Pos
DECL|AFIO_EXTICR4_EXTI13|macro|AFIO_EXTICR4_EXTI13
DECL|AFIO_EXTICR4_EXTI14_Msk|macro|AFIO_EXTICR4_EXTI14_Msk
DECL|AFIO_EXTICR4_EXTI14_PA|macro|AFIO_EXTICR4_EXTI14_PA
DECL|AFIO_EXTICR4_EXTI14_PB_Msk|macro|AFIO_EXTICR4_EXTI14_PB_Msk
DECL|AFIO_EXTICR4_EXTI14_PB_Pos|macro|AFIO_EXTICR4_EXTI14_PB_Pos
DECL|AFIO_EXTICR4_EXTI14_PB|macro|AFIO_EXTICR4_EXTI14_PB
DECL|AFIO_EXTICR4_EXTI14_PC_Msk|macro|AFIO_EXTICR4_EXTI14_PC_Msk
DECL|AFIO_EXTICR4_EXTI14_PC_Pos|macro|AFIO_EXTICR4_EXTI14_PC_Pos
DECL|AFIO_EXTICR4_EXTI14_PC|macro|AFIO_EXTICR4_EXTI14_PC
DECL|AFIO_EXTICR4_EXTI14_PD_Msk|macro|AFIO_EXTICR4_EXTI14_PD_Msk
DECL|AFIO_EXTICR4_EXTI14_PD_Pos|macro|AFIO_EXTICR4_EXTI14_PD_Pos
DECL|AFIO_EXTICR4_EXTI14_PD|macro|AFIO_EXTICR4_EXTI14_PD
DECL|AFIO_EXTICR4_EXTI14_PE_Msk|macro|AFIO_EXTICR4_EXTI14_PE_Msk
DECL|AFIO_EXTICR4_EXTI14_PE_Pos|macro|AFIO_EXTICR4_EXTI14_PE_Pos
DECL|AFIO_EXTICR4_EXTI14_PE|macro|AFIO_EXTICR4_EXTI14_PE
DECL|AFIO_EXTICR4_EXTI14_PF_Msk|macro|AFIO_EXTICR4_EXTI14_PF_Msk
DECL|AFIO_EXTICR4_EXTI14_PF_Pos|macro|AFIO_EXTICR4_EXTI14_PF_Pos
DECL|AFIO_EXTICR4_EXTI14_PF|macro|AFIO_EXTICR4_EXTI14_PF
DECL|AFIO_EXTICR4_EXTI14_PG_Msk|macro|AFIO_EXTICR4_EXTI14_PG_Msk
DECL|AFIO_EXTICR4_EXTI14_PG_Pos|macro|AFIO_EXTICR4_EXTI14_PG_Pos
DECL|AFIO_EXTICR4_EXTI14_PG|macro|AFIO_EXTICR4_EXTI14_PG
DECL|AFIO_EXTICR4_EXTI14_Pos|macro|AFIO_EXTICR4_EXTI14_Pos
DECL|AFIO_EXTICR4_EXTI14|macro|AFIO_EXTICR4_EXTI14
DECL|AFIO_EXTICR4_EXTI15_Msk|macro|AFIO_EXTICR4_EXTI15_Msk
DECL|AFIO_EXTICR4_EXTI15_PA|macro|AFIO_EXTICR4_EXTI15_PA
DECL|AFIO_EXTICR4_EXTI15_PB_Msk|macro|AFIO_EXTICR4_EXTI15_PB_Msk
DECL|AFIO_EXTICR4_EXTI15_PB_Pos|macro|AFIO_EXTICR4_EXTI15_PB_Pos
DECL|AFIO_EXTICR4_EXTI15_PB|macro|AFIO_EXTICR4_EXTI15_PB
DECL|AFIO_EXTICR4_EXTI15_PC_Msk|macro|AFIO_EXTICR4_EXTI15_PC_Msk
DECL|AFIO_EXTICR4_EXTI15_PC_Pos|macro|AFIO_EXTICR4_EXTI15_PC_Pos
DECL|AFIO_EXTICR4_EXTI15_PC|macro|AFIO_EXTICR4_EXTI15_PC
DECL|AFIO_EXTICR4_EXTI15_PD_Msk|macro|AFIO_EXTICR4_EXTI15_PD_Msk
DECL|AFIO_EXTICR4_EXTI15_PD_Pos|macro|AFIO_EXTICR4_EXTI15_PD_Pos
DECL|AFIO_EXTICR4_EXTI15_PD|macro|AFIO_EXTICR4_EXTI15_PD
DECL|AFIO_EXTICR4_EXTI15_PE_Msk|macro|AFIO_EXTICR4_EXTI15_PE_Msk
DECL|AFIO_EXTICR4_EXTI15_PE_Pos|macro|AFIO_EXTICR4_EXTI15_PE_Pos
DECL|AFIO_EXTICR4_EXTI15_PE|macro|AFIO_EXTICR4_EXTI15_PE
DECL|AFIO_EXTICR4_EXTI15_PF_Msk|macro|AFIO_EXTICR4_EXTI15_PF_Msk
DECL|AFIO_EXTICR4_EXTI15_PF_Pos|macro|AFIO_EXTICR4_EXTI15_PF_Pos
DECL|AFIO_EXTICR4_EXTI15_PF|macro|AFIO_EXTICR4_EXTI15_PF
DECL|AFIO_EXTICR4_EXTI15_PG_Msk|macro|AFIO_EXTICR4_EXTI15_PG_Msk
DECL|AFIO_EXTICR4_EXTI15_PG_Pos|macro|AFIO_EXTICR4_EXTI15_PG_Pos
DECL|AFIO_EXTICR4_EXTI15_PG|macro|AFIO_EXTICR4_EXTI15_PG
DECL|AFIO_EXTICR4_EXTI15_Pos|macro|AFIO_EXTICR4_EXTI15_Pos
DECL|AFIO_EXTICR4_EXTI15|macro|AFIO_EXTICR4_EXTI15
DECL|AFIO_MAPR2_FSMC_NADV_REMAP_Msk|macro|AFIO_MAPR2_FSMC_NADV_REMAP_Msk
DECL|AFIO_MAPR2_FSMC_NADV_REMAP_Pos|macro|AFIO_MAPR2_FSMC_NADV_REMAP_Pos
DECL|AFIO_MAPR2_FSMC_NADV_REMAP|macro|AFIO_MAPR2_FSMC_NADV_REMAP
DECL|AFIO_MAPR2_TIM10_REMAP_Msk|macro|AFIO_MAPR2_TIM10_REMAP_Msk
DECL|AFIO_MAPR2_TIM10_REMAP_Pos|macro|AFIO_MAPR2_TIM10_REMAP_Pos
DECL|AFIO_MAPR2_TIM10_REMAP|macro|AFIO_MAPR2_TIM10_REMAP
DECL|AFIO_MAPR2_TIM11_REMAP_Msk|macro|AFIO_MAPR2_TIM11_REMAP_Msk
DECL|AFIO_MAPR2_TIM11_REMAP_Pos|macro|AFIO_MAPR2_TIM11_REMAP_Pos
DECL|AFIO_MAPR2_TIM11_REMAP|macro|AFIO_MAPR2_TIM11_REMAP
DECL|AFIO_MAPR2_TIM13_REMAP_Msk|macro|AFIO_MAPR2_TIM13_REMAP_Msk
DECL|AFIO_MAPR2_TIM13_REMAP_Pos|macro|AFIO_MAPR2_TIM13_REMAP_Pos
DECL|AFIO_MAPR2_TIM13_REMAP|macro|AFIO_MAPR2_TIM13_REMAP
DECL|AFIO_MAPR2_TIM14_REMAP_Msk|macro|AFIO_MAPR2_TIM14_REMAP_Msk
DECL|AFIO_MAPR2_TIM14_REMAP_Pos|macro|AFIO_MAPR2_TIM14_REMAP_Pos
DECL|AFIO_MAPR2_TIM14_REMAP|macro|AFIO_MAPR2_TIM14_REMAP
DECL|AFIO_MAPR2_TIM9_REMAP_Msk|macro|AFIO_MAPR2_TIM9_REMAP_Msk
DECL|AFIO_MAPR2_TIM9_REMAP_Pos|macro|AFIO_MAPR2_TIM9_REMAP_Pos
DECL|AFIO_MAPR2_TIM9_REMAP|macro|AFIO_MAPR2_TIM9_REMAP
DECL|AFIO_MAPR_ADC1_ETRGINJ_REMAP_Msk|macro|AFIO_MAPR_ADC1_ETRGINJ_REMAP_Msk
DECL|AFIO_MAPR_ADC1_ETRGINJ_REMAP_Pos|macro|AFIO_MAPR_ADC1_ETRGINJ_REMAP_Pos
DECL|AFIO_MAPR_ADC1_ETRGINJ_REMAP|macro|AFIO_MAPR_ADC1_ETRGINJ_REMAP
DECL|AFIO_MAPR_ADC1_ETRGREG_REMAP_Msk|macro|AFIO_MAPR_ADC1_ETRGREG_REMAP_Msk
DECL|AFIO_MAPR_ADC1_ETRGREG_REMAP_Pos|macro|AFIO_MAPR_ADC1_ETRGREG_REMAP_Pos
DECL|AFIO_MAPR_ADC1_ETRGREG_REMAP|macro|AFIO_MAPR_ADC1_ETRGREG_REMAP
DECL|AFIO_MAPR_ADC2_ETRGINJ_REMAP_Msk|macro|AFIO_MAPR_ADC2_ETRGINJ_REMAP_Msk
DECL|AFIO_MAPR_ADC2_ETRGINJ_REMAP_Pos|macro|AFIO_MAPR_ADC2_ETRGINJ_REMAP_Pos
DECL|AFIO_MAPR_ADC2_ETRGINJ_REMAP|macro|AFIO_MAPR_ADC2_ETRGINJ_REMAP
DECL|AFIO_MAPR_ADC2_ETRGREG_REMAP_Msk|macro|AFIO_MAPR_ADC2_ETRGREG_REMAP_Msk
DECL|AFIO_MAPR_ADC2_ETRGREG_REMAP_Pos|macro|AFIO_MAPR_ADC2_ETRGREG_REMAP_Pos
DECL|AFIO_MAPR_ADC2_ETRGREG_REMAP|macro|AFIO_MAPR_ADC2_ETRGREG_REMAP
DECL|AFIO_MAPR_CAN_REMAP_0|macro|AFIO_MAPR_CAN_REMAP_0
DECL|AFIO_MAPR_CAN_REMAP_1|macro|AFIO_MAPR_CAN_REMAP_1
DECL|AFIO_MAPR_CAN_REMAP_Msk|macro|AFIO_MAPR_CAN_REMAP_Msk
DECL|AFIO_MAPR_CAN_REMAP_Pos|macro|AFIO_MAPR_CAN_REMAP_Pos
DECL|AFIO_MAPR_CAN_REMAP_REMAP1|macro|AFIO_MAPR_CAN_REMAP_REMAP1
DECL|AFIO_MAPR_CAN_REMAP_REMAP2_Msk|macro|AFIO_MAPR_CAN_REMAP_REMAP2_Msk
DECL|AFIO_MAPR_CAN_REMAP_REMAP2_Pos|macro|AFIO_MAPR_CAN_REMAP_REMAP2_Pos
DECL|AFIO_MAPR_CAN_REMAP_REMAP2|macro|AFIO_MAPR_CAN_REMAP_REMAP2
DECL|AFIO_MAPR_CAN_REMAP_REMAP3_Msk|macro|AFIO_MAPR_CAN_REMAP_REMAP3_Msk
DECL|AFIO_MAPR_CAN_REMAP_REMAP3_Pos|macro|AFIO_MAPR_CAN_REMAP_REMAP3_Pos
DECL|AFIO_MAPR_CAN_REMAP_REMAP3|macro|AFIO_MAPR_CAN_REMAP_REMAP3
DECL|AFIO_MAPR_CAN_REMAP|macro|AFIO_MAPR_CAN_REMAP
DECL|AFIO_MAPR_I2C1_REMAP_Msk|macro|AFIO_MAPR_I2C1_REMAP_Msk
DECL|AFIO_MAPR_I2C1_REMAP_Pos|macro|AFIO_MAPR_I2C1_REMAP_Pos
DECL|AFIO_MAPR_I2C1_REMAP|macro|AFIO_MAPR_I2C1_REMAP
DECL|AFIO_MAPR_PD01_REMAP_Msk|macro|AFIO_MAPR_PD01_REMAP_Msk
DECL|AFIO_MAPR_PD01_REMAP_Pos|macro|AFIO_MAPR_PD01_REMAP_Pos
DECL|AFIO_MAPR_PD01_REMAP|macro|AFIO_MAPR_PD01_REMAP
DECL|AFIO_MAPR_SPI1_REMAP_Msk|macro|AFIO_MAPR_SPI1_REMAP_Msk
DECL|AFIO_MAPR_SPI1_REMAP_Pos|macro|AFIO_MAPR_SPI1_REMAP_Pos
DECL|AFIO_MAPR_SPI1_REMAP|macro|AFIO_MAPR_SPI1_REMAP
DECL|AFIO_MAPR_SWJ_CFG_0|macro|AFIO_MAPR_SWJ_CFG_0
DECL|AFIO_MAPR_SWJ_CFG_1|macro|AFIO_MAPR_SWJ_CFG_1
DECL|AFIO_MAPR_SWJ_CFG_2|macro|AFIO_MAPR_SWJ_CFG_2
DECL|AFIO_MAPR_SWJ_CFG_DISABLE_Msk|macro|AFIO_MAPR_SWJ_CFG_DISABLE_Msk
DECL|AFIO_MAPR_SWJ_CFG_DISABLE_Pos|macro|AFIO_MAPR_SWJ_CFG_DISABLE_Pos
DECL|AFIO_MAPR_SWJ_CFG_DISABLE|macro|AFIO_MAPR_SWJ_CFG_DISABLE
DECL|AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk|macro|AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk
DECL|AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos|macro|AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos
DECL|AFIO_MAPR_SWJ_CFG_JTAGDISABLE|macro|AFIO_MAPR_SWJ_CFG_JTAGDISABLE
DECL|AFIO_MAPR_SWJ_CFG_Msk|macro|AFIO_MAPR_SWJ_CFG_Msk
DECL|AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk|macro|AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk
DECL|AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos|macro|AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos
DECL|AFIO_MAPR_SWJ_CFG_NOJNTRST|macro|AFIO_MAPR_SWJ_CFG_NOJNTRST
DECL|AFIO_MAPR_SWJ_CFG_Pos|macro|AFIO_MAPR_SWJ_CFG_Pos
DECL|AFIO_MAPR_SWJ_CFG_RESET|macro|AFIO_MAPR_SWJ_CFG_RESET
DECL|AFIO_MAPR_SWJ_CFG|macro|AFIO_MAPR_SWJ_CFG
DECL|AFIO_MAPR_TIM1_REMAP_0|macro|AFIO_MAPR_TIM1_REMAP_0
DECL|AFIO_MAPR_TIM1_REMAP_1|macro|AFIO_MAPR_TIM1_REMAP_1
DECL|AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk|macro|AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk
DECL|AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos|macro|AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos
DECL|AFIO_MAPR_TIM1_REMAP_FULLREMAP|macro|AFIO_MAPR_TIM1_REMAP_FULLREMAP
DECL|AFIO_MAPR_TIM1_REMAP_Msk|macro|AFIO_MAPR_TIM1_REMAP_Msk
DECL|AFIO_MAPR_TIM1_REMAP_NOREMAP|macro|AFIO_MAPR_TIM1_REMAP_NOREMAP
DECL|AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk|macro|AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk
DECL|AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos|macro|AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos
DECL|AFIO_MAPR_TIM1_REMAP_PARTIALREMAP|macro|AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
DECL|AFIO_MAPR_TIM1_REMAP_Pos|macro|AFIO_MAPR_TIM1_REMAP_Pos
DECL|AFIO_MAPR_TIM1_REMAP|macro|AFIO_MAPR_TIM1_REMAP
DECL|AFIO_MAPR_TIM2_REMAP_0|macro|AFIO_MAPR_TIM2_REMAP_0
DECL|AFIO_MAPR_TIM2_REMAP_1|macro|AFIO_MAPR_TIM2_REMAP_1
DECL|AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk|macro|AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk
DECL|AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos|macro|AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos
DECL|AFIO_MAPR_TIM2_REMAP_FULLREMAP|macro|AFIO_MAPR_TIM2_REMAP_FULLREMAP
DECL|AFIO_MAPR_TIM2_REMAP_Msk|macro|AFIO_MAPR_TIM2_REMAP_Msk
DECL|AFIO_MAPR_TIM2_REMAP_NOREMAP|macro|AFIO_MAPR_TIM2_REMAP_NOREMAP
DECL|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk|macro|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk
DECL|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos|macro|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos
DECL|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1|macro|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
DECL|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk|macro|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk
DECL|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos|macro|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos
DECL|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2|macro|AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
DECL|AFIO_MAPR_TIM2_REMAP_Pos|macro|AFIO_MAPR_TIM2_REMAP_Pos
DECL|AFIO_MAPR_TIM2_REMAP|macro|AFIO_MAPR_TIM2_REMAP
DECL|AFIO_MAPR_TIM3_REMAP_0|macro|AFIO_MAPR_TIM3_REMAP_0
DECL|AFIO_MAPR_TIM3_REMAP_1|macro|AFIO_MAPR_TIM3_REMAP_1
DECL|AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk|macro|AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk
DECL|AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos|macro|AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos
DECL|AFIO_MAPR_TIM3_REMAP_FULLREMAP|macro|AFIO_MAPR_TIM3_REMAP_FULLREMAP
DECL|AFIO_MAPR_TIM3_REMAP_Msk|macro|AFIO_MAPR_TIM3_REMAP_Msk
DECL|AFIO_MAPR_TIM3_REMAP_NOREMAP|macro|AFIO_MAPR_TIM3_REMAP_NOREMAP
DECL|AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk|macro|AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk
DECL|AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos|macro|AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos
DECL|AFIO_MAPR_TIM3_REMAP_PARTIALREMAP|macro|AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
DECL|AFIO_MAPR_TIM3_REMAP_Pos|macro|AFIO_MAPR_TIM3_REMAP_Pos
DECL|AFIO_MAPR_TIM3_REMAP|macro|AFIO_MAPR_TIM3_REMAP
DECL|AFIO_MAPR_TIM4_REMAP_Msk|macro|AFIO_MAPR_TIM4_REMAP_Msk
DECL|AFIO_MAPR_TIM4_REMAP_Pos|macro|AFIO_MAPR_TIM4_REMAP_Pos
DECL|AFIO_MAPR_TIM4_REMAP|macro|AFIO_MAPR_TIM4_REMAP
DECL|AFIO_MAPR_TIM5CH4_IREMAP_Msk|macro|AFIO_MAPR_TIM5CH4_IREMAP_Msk
DECL|AFIO_MAPR_TIM5CH4_IREMAP_Pos|macro|AFIO_MAPR_TIM5CH4_IREMAP_Pos
DECL|AFIO_MAPR_TIM5CH4_IREMAP|macro|AFIO_MAPR_TIM5CH4_IREMAP
DECL|AFIO_MAPR_USART1_REMAP_Msk|macro|AFIO_MAPR_USART1_REMAP_Msk
DECL|AFIO_MAPR_USART1_REMAP_Pos|macro|AFIO_MAPR_USART1_REMAP_Pos
DECL|AFIO_MAPR_USART1_REMAP|macro|AFIO_MAPR_USART1_REMAP
DECL|AFIO_MAPR_USART2_REMAP_Msk|macro|AFIO_MAPR_USART2_REMAP_Msk
DECL|AFIO_MAPR_USART2_REMAP_Pos|macro|AFIO_MAPR_USART2_REMAP_Pos
DECL|AFIO_MAPR_USART2_REMAP|macro|AFIO_MAPR_USART2_REMAP
DECL|AFIO_MAPR_USART3_REMAP_0|macro|AFIO_MAPR_USART3_REMAP_0
DECL|AFIO_MAPR_USART3_REMAP_1|macro|AFIO_MAPR_USART3_REMAP_1
DECL|AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk|macro|AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk
DECL|AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos|macro|AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos
DECL|AFIO_MAPR_USART3_REMAP_FULLREMAP|macro|AFIO_MAPR_USART3_REMAP_FULLREMAP
DECL|AFIO_MAPR_USART3_REMAP_Msk|macro|AFIO_MAPR_USART3_REMAP_Msk
DECL|AFIO_MAPR_USART3_REMAP_NOREMAP|macro|AFIO_MAPR_USART3_REMAP_NOREMAP
DECL|AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk|macro|AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk
DECL|AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos|macro|AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos
DECL|AFIO_MAPR_USART3_REMAP_PARTIALREMAP|macro|AFIO_MAPR_USART3_REMAP_PARTIALREMAP
DECL|AFIO_MAPR_USART3_REMAP_Pos|macro|AFIO_MAPR_USART3_REMAP_Pos
DECL|AFIO_MAPR_USART3_REMAP|macro|AFIO_MAPR_USART3_REMAP
DECL|AFIO_TypeDef|typedef|} AFIO_TypeDef;
DECL|AFIO|macro|AFIO
DECL|AHBENR|member|__IO uint32_t AHBENR;
DECL|AHBPERIPH_BASE|macro|AHBPERIPH_BASE
DECL|ALRH|member|__IO uint32_t ALRH;
DECL|ALRL|member|__IO uint32_t ALRL;
DECL|APB1ENR|member|__IO uint32_t APB1ENR;
DECL|APB1PERIPH_BASE|macro|APB1PERIPH_BASE
DECL|APB1RSTR|member|__IO uint32_t APB1RSTR;
DECL|APB2ENR|member|__IO uint32_t APB2ENR;
DECL|APB2PERIPH_BASE|macro|APB2PERIPH_BASE
DECL|APB2RSTR|member|__IO uint32_t APB2RSTR;
DECL|AR2|member|__IO uint32_t AR2;
DECL|ARG|member|__IO uint32_t ARG;
DECL|ARR|member|__IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
DECL|AR|member|__IO uint32_t AR;
DECL|BDCR|member|__IO uint32_t BDCR;
DECL|BDTR|member|__IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
DECL|BKP_BASE|macro|BKP_BASE
DECL|BKP_CR_TPAL_Msk|macro|BKP_CR_TPAL_Msk
DECL|BKP_CR_TPAL_Pos|macro|BKP_CR_TPAL_Pos
DECL|BKP_CR_TPAL|macro|BKP_CR_TPAL
DECL|BKP_CR_TPE_Msk|macro|BKP_CR_TPE_Msk
DECL|BKP_CR_TPE_Pos|macro|BKP_CR_TPE_Pos
DECL|BKP_CR_TPE|macro|BKP_CR_TPE
DECL|BKP_CSR_CTE_Msk|macro|BKP_CSR_CTE_Msk
DECL|BKP_CSR_CTE_Pos|macro|BKP_CSR_CTE_Pos
DECL|BKP_CSR_CTE|macro|BKP_CSR_CTE
DECL|BKP_CSR_CTI_Msk|macro|BKP_CSR_CTI_Msk
DECL|BKP_CSR_CTI_Pos|macro|BKP_CSR_CTI_Pos
DECL|BKP_CSR_CTI|macro|BKP_CSR_CTI
DECL|BKP_CSR_TEF_Msk|macro|BKP_CSR_TEF_Msk
DECL|BKP_CSR_TEF_Pos|macro|BKP_CSR_TEF_Pos
DECL|BKP_CSR_TEF|macro|BKP_CSR_TEF
DECL|BKP_CSR_TIF_Msk|macro|BKP_CSR_TIF_Msk
DECL|BKP_CSR_TIF_Pos|macro|BKP_CSR_TIF_Pos
DECL|BKP_CSR_TIF|macro|BKP_CSR_TIF
DECL|BKP_CSR_TPIE_Msk|macro|BKP_CSR_TPIE_Msk
DECL|BKP_CSR_TPIE_Pos|macro|BKP_CSR_TPIE_Pos
DECL|BKP_CSR_TPIE|macro|BKP_CSR_TPIE
DECL|BKP_DR10_D_Msk|macro|BKP_DR10_D_Msk
DECL|BKP_DR10_D_Pos|macro|BKP_DR10_D_Pos
DECL|BKP_DR10_D|macro|BKP_DR10_D
DECL|BKP_DR11_D_Msk|macro|BKP_DR11_D_Msk
DECL|BKP_DR11_D_Pos|macro|BKP_DR11_D_Pos
DECL|BKP_DR11_D|macro|BKP_DR11_D
DECL|BKP_DR12_D_Msk|macro|BKP_DR12_D_Msk
DECL|BKP_DR12_D_Pos|macro|BKP_DR12_D_Pos
DECL|BKP_DR12_D|macro|BKP_DR12_D
DECL|BKP_DR13_D_Msk|macro|BKP_DR13_D_Msk
DECL|BKP_DR13_D_Pos|macro|BKP_DR13_D_Pos
DECL|BKP_DR13_D|macro|BKP_DR13_D
DECL|BKP_DR14_D_Msk|macro|BKP_DR14_D_Msk
DECL|BKP_DR14_D_Pos|macro|BKP_DR14_D_Pos
DECL|BKP_DR14_D|macro|BKP_DR14_D
DECL|BKP_DR15_D_Msk|macro|BKP_DR15_D_Msk
DECL|BKP_DR15_D_Pos|macro|BKP_DR15_D_Pos
DECL|BKP_DR15_D|macro|BKP_DR15_D
DECL|BKP_DR16_D_Msk|macro|BKP_DR16_D_Msk
DECL|BKP_DR16_D_Pos|macro|BKP_DR16_D_Pos
DECL|BKP_DR16_D|macro|BKP_DR16_D
DECL|BKP_DR17_D_Msk|macro|BKP_DR17_D_Msk
DECL|BKP_DR17_D_Pos|macro|BKP_DR17_D_Pos
DECL|BKP_DR17_D|macro|BKP_DR17_D
DECL|BKP_DR18_D_Msk|macro|BKP_DR18_D_Msk
DECL|BKP_DR18_D_Pos|macro|BKP_DR18_D_Pos
DECL|BKP_DR18_D|macro|BKP_DR18_D
DECL|BKP_DR19_D_Msk|macro|BKP_DR19_D_Msk
DECL|BKP_DR19_D_Pos|macro|BKP_DR19_D_Pos
DECL|BKP_DR19_D|macro|BKP_DR19_D
DECL|BKP_DR1_D_Msk|macro|BKP_DR1_D_Msk
DECL|BKP_DR1_D_Pos|macro|BKP_DR1_D_Pos
DECL|BKP_DR1_D|macro|BKP_DR1_D
DECL|BKP_DR20_D_Msk|macro|BKP_DR20_D_Msk
DECL|BKP_DR20_D_Pos|macro|BKP_DR20_D_Pos
DECL|BKP_DR20_D|macro|BKP_DR20_D
DECL|BKP_DR21_D_Msk|macro|BKP_DR21_D_Msk
DECL|BKP_DR21_D_Pos|macro|BKP_DR21_D_Pos
DECL|BKP_DR21_D|macro|BKP_DR21_D
DECL|BKP_DR22_D_Msk|macro|BKP_DR22_D_Msk
DECL|BKP_DR22_D_Pos|macro|BKP_DR22_D_Pos
DECL|BKP_DR22_D|macro|BKP_DR22_D
DECL|BKP_DR23_D_Msk|macro|BKP_DR23_D_Msk
DECL|BKP_DR23_D_Pos|macro|BKP_DR23_D_Pos
DECL|BKP_DR23_D|macro|BKP_DR23_D
DECL|BKP_DR24_D_Msk|macro|BKP_DR24_D_Msk
DECL|BKP_DR24_D_Pos|macro|BKP_DR24_D_Pos
DECL|BKP_DR24_D|macro|BKP_DR24_D
DECL|BKP_DR25_D_Msk|macro|BKP_DR25_D_Msk
DECL|BKP_DR25_D_Pos|macro|BKP_DR25_D_Pos
DECL|BKP_DR25_D|macro|BKP_DR25_D
DECL|BKP_DR26_D_Msk|macro|BKP_DR26_D_Msk
DECL|BKP_DR26_D_Pos|macro|BKP_DR26_D_Pos
DECL|BKP_DR26_D|macro|BKP_DR26_D
DECL|BKP_DR27_D_Msk|macro|BKP_DR27_D_Msk
DECL|BKP_DR27_D_Pos|macro|BKP_DR27_D_Pos
DECL|BKP_DR27_D|macro|BKP_DR27_D
DECL|BKP_DR28_D_Msk|macro|BKP_DR28_D_Msk
DECL|BKP_DR28_D_Pos|macro|BKP_DR28_D_Pos
DECL|BKP_DR28_D|macro|BKP_DR28_D
DECL|BKP_DR29_D_Msk|macro|BKP_DR29_D_Msk
DECL|BKP_DR29_D_Pos|macro|BKP_DR29_D_Pos
DECL|BKP_DR29_D|macro|BKP_DR29_D
DECL|BKP_DR2_D_Msk|macro|BKP_DR2_D_Msk
DECL|BKP_DR2_D_Pos|macro|BKP_DR2_D_Pos
DECL|BKP_DR2_D|macro|BKP_DR2_D
DECL|BKP_DR30_D_Msk|macro|BKP_DR30_D_Msk
DECL|BKP_DR30_D_Pos|macro|BKP_DR30_D_Pos
DECL|BKP_DR30_D|macro|BKP_DR30_D
DECL|BKP_DR31_D_Msk|macro|BKP_DR31_D_Msk
DECL|BKP_DR31_D_Pos|macro|BKP_DR31_D_Pos
DECL|BKP_DR31_D|macro|BKP_DR31_D
DECL|BKP_DR32_D_Msk|macro|BKP_DR32_D_Msk
DECL|BKP_DR32_D_Pos|macro|BKP_DR32_D_Pos
DECL|BKP_DR32_D|macro|BKP_DR32_D
DECL|BKP_DR33_D_Msk|macro|BKP_DR33_D_Msk
DECL|BKP_DR33_D_Pos|macro|BKP_DR33_D_Pos
DECL|BKP_DR33_D|macro|BKP_DR33_D
DECL|BKP_DR34_D_Msk|macro|BKP_DR34_D_Msk
DECL|BKP_DR34_D_Pos|macro|BKP_DR34_D_Pos
DECL|BKP_DR34_D|macro|BKP_DR34_D
DECL|BKP_DR35_D_Msk|macro|BKP_DR35_D_Msk
DECL|BKP_DR35_D_Pos|macro|BKP_DR35_D_Pos
DECL|BKP_DR35_D|macro|BKP_DR35_D
DECL|BKP_DR36_D_Msk|macro|BKP_DR36_D_Msk
DECL|BKP_DR36_D_Pos|macro|BKP_DR36_D_Pos
DECL|BKP_DR36_D|macro|BKP_DR36_D
DECL|BKP_DR37_D_Msk|macro|BKP_DR37_D_Msk
DECL|BKP_DR37_D_Pos|macro|BKP_DR37_D_Pos
DECL|BKP_DR37_D|macro|BKP_DR37_D
DECL|BKP_DR38_D_Msk|macro|BKP_DR38_D_Msk
DECL|BKP_DR38_D_Pos|macro|BKP_DR38_D_Pos
DECL|BKP_DR38_D|macro|BKP_DR38_D
DECL|BKP_DR39_D_Msk|macro|BKP_DR39_D_Msk
DECL|BKP_DR39_D_Pos|macro|BKP_DR39_D_Pos
DECL|BKP_DR39_D|macro|BKP_DR39_D
DECL|BKP_DR3_D_Msk|macro|BKP_DR3_D_Msk
DECL|BKP_DR3_D_Pos|macro|BKP_DR3_D_Pos
DECL|BKP_DR3_D|macro|BKP_DR3_D
DECL|BKP_DR40_D_Msk|macro|BKP_DR40_D_Msk
DECL|BKP_DR40_D_Pos|macro|BKP_DR40_D_Pos
DECL|BKP_DR40_D|macro|BKP_DR40_D
DECL|BKP_DR41_D_Msk|macro|BKP_DR41_D_Msk
DECL|BKP_DR41_D_Pos|macro|BKP_DR41_D_Pos
DECL|BKP_DR41_D|macro|BKP_DR41_D
DECL|BKP_DR42_D_Msk|macro|BKP_DR42_D_Msk
DECL|BKP_DR42_D_Pos|macro|BKP_DR42_D_Pos
DECL|BKP_DR42_D|macro|BKP_DR42_D
DECL|BKP_DR4_D_Msk|macro|BKP_DR4_D_Msk
DECL|BKP_DR4_D_Pos|macro|BKP_DR4_D_Pos
DECL|BKP_DR4_D|macro|BKP_DR4_D
DECL|BKP_DR5_D_Msk|macro|BKP_DR5_D_Msk
DECL|BKP_DR5_D_Pos|macro|BKP_DR5_D_Pos
DECL|BKP_DR5_D|macro|BKP_DR5_D
DECL|BKP_DR6_D_Msk|macro|BKP_DR6_D_Msk
DECL|BKP_DR6_D_Pos|macro|BKP_DR6_D_Pos
DECL|BKP_DR6_D|macro|BKP_DR6_D
DECL|BKP_DR7_D_Msk|macro|BKP_DR7_D_Msk
DECL|BKP_DR7_D_Pos|macro|BKP_DR7_D_Pos
DECL|BKP_DR7_D|macro|BKP_DR7_D
DECL|BKP_DR8_D_Msk|macro|BKP_DR8_D_Msk
DECL|BKP_DR8_D_Pos|macro|BKP_DR8_D_Pos
DECL|BKP_DR8_D|macro|BKP_DR8_D
DECL|BKP_DR9_D_Msk|macro|BKP_DR9_D_Msk
DECL|BKP_DR9_D_Pos|macro|BKP_DR9_D_Pos
DECL|BKP_DR9_D|macro|BKP_DR9_D
DECL|BKP_RTCCR_ASOE_Msk|macro|BKP_RTCCR_ASOE_Msk
DECL|BKP_RTCCR_ASOE_Pos|macro|BKP_RTCCR_ASOE_Pos
DECL|BKP_RTCCR_ASOE|macro|BKP_RTCCR_ASOE
DECL|BKP_RTCCR_ASOS_Msk|macro|BKP_RTCCR_ASOS_Msk
DECL|BKP_RTCCR_ASOS_Pos|macro|BKP_RTCCR_ASOS_Pos
DECL|BKP_RTCCR_ASOS|macro|BKP_RTCCR_ASOS
DECL|BKP_RTCCR_CAL_Msk|macro|BKP_RTCCR_CAL_Msk
DECL|BKP_RTCCR_CAL_Pos|macro|BKP_RTCCR_CAL_Pos
DECL|BKP_RTCCR_CAL|macro|BKP_RTCCR_CAL
DECL|BKP_RTCCR_CCO_Msk|macro|BKP_RTCCR_CCO_Msk
DECL|BKP_RTCCR_CCO_Pos|macro|BKP_RTCCR_CCO_Pos
DECL|BKP_RTCCR_CCO|macro|BKP_RTCCR_CCO
DECL|BKP_TypeDef|typedef|} BKP_TypeDef;
DECL|BKP|macro|BKP
DECL|BRR|member|__IO uint32_t BRR;
DECL|BRR|member|__IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
DECL|BSRR|member|__IO uint32_t BSRR;
DECL|BTABLE|member|__IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */
DECL|BTCR|member|__IO uint32_t BTCR[8];
DECL|BTR|member|__IO uint32_t BTR;
DECL|BWTR|member|__IO uint32_t BWTR[7];
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /*!< 5 Cortex-M3 Bus Fault Interrupt */
DECL|CAN1_BASE|macro|CAN1_BASE
DECL|CAN1_RX0_IRQHandler|macro|CAN1_RX0_IRQHandler
DECL|CAN1_RX0_IRQn|macro|CAN1_RX0_IRQn
DECL|CAN1_RX1_IRQn|enumerator|CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
DECL|CAN1_SCE_IRQn|enumerator|CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
DECL|CAN1_TX_IRQHandler|macro|CAN1_TX_IRQHandler
DECL|CAN1_TX_IRQn|macro|CAN1_TX_IRQn
DECL|CAN1|macro|CAN1
DECL|CAN_BTR_BRP_Msk|macro|CAN_BTR_BRP_Msk
DECL|CAN_BTR_BRP_Pos|macro|CAN_BTR_BRP_Pos
DECL|CAN_BTR_BRP|macro|CAN_BTR_BRP
DECL|CAN_BTR_LBKM_Msk|macro|CAN_BTR_LBKM_Msk
DECL|CAN_BTR_LBKM_Pos|macro|CAN_BTR_LBKM_Pos
DECL|CAN_BTR_LBKM|macro|CAN_BTR_LBKM
DECL|CAN_BTR_SILM_Msk|macro|CAN_BTR_SILM_Msk
DECL|CAN_BTR_SILM_Pos|macro|CAN_BTR_SILM_Pos
DECL|CAN_BTR_SILM|macro|CAN_BTR_SILM
DECL|CAN_BTR_SJW_0|macro|CAN_BTR_SJW_0
DECL|CAN_BTR_SJW_1|macro|CAN_BTR_SJW_1
DECL|CAN_BTR_SJW_Msk|macro|CAN_BTR_SJW_Msk
DECL|CAN_BTR_SJW_Pos|macro|CAN_BTR_SJW_Pos
DECL|CAN_BTR_SJW|macro|CAN_BTR_SJW
DECL|CAN_BTR_TS1_0|macro|CAN_BTR_TS1_0
DECL|CAN_BTR_TS1_1|macro|CAN_BTR_TS1_1
DECL|CAN_BTR_TS1_2|macro|CAN_BTR_TS1_2
DECL|CAN_BTR_TS1_3|macro|CAN_BTR_TS1_3
DECL|CAN_BTR_TS1_Msk|macro|CAN_BTR_TS1_Msk
DECL|CAN_BTR_TS1_Pos|macro|CAN_BTR_TS1_Pos
DECL|CAN_BTR_TS1|macro|CAN_BTR_TS1
DECL|CAN_BTR_TS2_0|macro|CAN_BTR_TS2_0
DECL|CAN_BTR_TS2_1|macro|CAN_BTR_TS2_1
DECL|CAN_BTR_TS2_2|macro|CAN_BTR_TS2_2
DECL|CAN_BTR_TS2_Msk|macro|CAN_BTR_TS2_Msk
DECL|CAN_BTR_TS2_Pos|macro|CAN_BTR_TS2_Pos
DECL|CAN_BTR_TS2|macro|CAN_BTR_TS2
DECL|CAN_ESR_BOFF_Msk|macro|CAN_ESR_BOFF_Msk
DECL|CAN_ESR_BOFF_Pos|macro|CAN_ESR_BOFF_Pos
DECL|CAN_ESR_BOFF|macro|CAN_ESR_BOFF
DECL|CAN_ESR_EPVF_Msk|macro|CAN_ESR_EPVF_Msk
DECL|CAN_ESR_EPVF_Pos|macro|CAN_ESR_EPVF_Pos
DECL|CAN_ESR_EPVF|macro|CAN_ESR_EPVF
DECL|CAN_ESR_EWGF_Msk|macro|CAN_ESR_EWGF_Msk
DECL|CAN_ESR_EWGF_Pos|macro|CAN_ESR_EWGF_Pos
DECL|CAN_ESR_EWGF|macro|CAN_ESR_EWGF
DECL|CAN_ESR_LEC_0|macro|CAN_ESR_LEC_0
DECL|CAN_ESR_LEC_1|macro|CAN_ESR_LEC_1
DECL|CAN_ESR_LEC_2|macro|CAN_ESR_LEC_2
DECL|CAN_ESR_LEC_Msk|macro|CAN_ESR_LEC_Msk
DECL|CAN_ESR_LEC_Pos|macro|CAN_ESR_LEC_Pos
DECL|CAN_ESR_LEC|macro|CAN_ESR_LEC
DECL|CAN_ESR_REC_Msk|macro|CAN_ESR_REC_Msk
DECL|CAN_ESR_REC_Pos|macro|CAN_ESR_REC_Pos
DECL|CAN_ESR_REC|macro|CAN_ESR_REC
DECL|CAN_ESR_TEC_Msk|macro|CAN_ESR_TEC_Msk
DECL|CAN_ESR_TEC_Pos|macro|CAN_ESR_TEC_Pos
DECL|CAN_ESR_TEC|macro|CAN_ESR_TEC
DECL|CAN_F0R1_FB0_Msk|macro|CAN_F0R1_FB0_Msk
DECL|CAN_F0R1_FB0_Pos|macro|CAN_F0R1_FB0_Pos
DECL|CAN_F0R1_FB0|macro|CAN_F0R1_FB0
DECL|CAN_F0R1_FB10_Msk|macro|CAN_F0R1_FB10_Msk
DECL|CAN_F0R1_FB10_Pos|macro|CAN_F0R1_FB10_Pos
DECL|CAN_F0R1_FB10|macro|CAN_F0R1_FB10
DECL|CAN_F0R1_FB11_Msk|macro|CAN_F0R1_FB11_Msk
DECL|CAN_F0R1_FB11_Pos|macro|CAN_F0R1_FB11_Pos
DECL|CAN_F0R1_FB11|macro|CAN_F0R1_FB11
DECL|CAN_F0R1_FB12_Msk|macro|CAN_F0R1_FB12_Msk
DECL|CAN_F0R1_FB12_Pos|macro|CAN_F0R1_FB12_Pos
DECL|CAN_F0R1_FB12|macro|CAN_F0R1_FB12
DECL|CAN_F0R1_FB13_Msk|macro|CAN_F0R1_FB13_Msk
DECL|CAN_F0R1_FB13_Pos|macro|CAN_F0R1_FB13_Pos
DECL|CAN_F0R1_FB13|macro|CAN_F0R1_FB13
DECL|CAN_F0R1_FB14_Msk|macro|CAN_F0R1_FB14_Msk
DECL|CAN_F0R1_FB14_Pos|macro|CAN_F0R1_FB14_Pos
DECL|CAN_F0R1_FB14|macro|CAN_F0R1_FB14
DECL|CAN_F0R1_FB15_Msk|macro|CAN_F0R1_FB15_Msk
DECL|CAN_F0R1_FB15_Pos|macro|CAN_F0R1_FB15_Pos
DECL|CAN_F0R1_FB15|macro|CAN_F0R1_FB15
DECL|CAN_F0R1_FB16_Msk|macro|CAN_F0R1_FB16_Msk
DECL|CAN_F0R1_FB16_Pos|macro|CAN_F0R1_FB16_Pos
DECL|CAN_F0R1_FB16|macro|CAN_F0R1_FB16
DECL|CAN_F0R1_FB17_Msk|macro|CAN_F0R1_FB17_Msk
DECL|CAN_F0R1_FB17_Pos|macro|CAN_F0R1_FB17_Pos
DECL|CAN_F0R1_FB17|macro|CAN_F0R1_FB17
DECL|CAN_F0R1_FB18_Msk|macro|CAN_F0R1_FB18_Msk
DECL|CAN_F0R1_FB18_Pos|macro|CAN_F0R1_FB18_Pos
DECL|CAN_F0R1_FB18|macro|CAN_F0R1_FB18
DECL|CAN_F0R1_FB19_Msk|macro|CAN_F0R1_FB19_Msk
DECL|CAN_F0R1_FB19_Pos|macro|CAN_F0R1_FB19_Pos
DECL|CAN_F0R1_FB19|macro|CAN_F0R1_FB19
DECL|CAN_F0R1_FB1_Msk|macro|CAN_F0R1_FB1_Msk
DECL|CAN_F0R1_FB1_Pos|macro|CAN_F0R1_FB1_Pos
DECL|CAN_F0R1_FB1|macro|CAN_F0R1_FB1
DECL|CAN_F0R1_FB20_Msk|macro|CAN_F0R1_FB20_Msk
DECL|CAN_F0R1_FB20_Pos|macro|CAN_F0R1_FB20_Pos
DECL|CAN_F0R1_FB20|macro|CAN_F0R1_FB20
DECL|CAN_F0R1_FB21_Msk|macro|CAN_F0R1_FB21_Msk
DECL|CAN_F0R1_FB21_Pos|macro|CAN_F0R1_FB21_Pos
DECL|CAN_F0R1_FB21|macro|CAN_F0R1_FB21
DECL|CAN_F0R1_FB22_Msk|macro|CAN_F0R1_FB22_Msk
DECL|CAN_F0R1_FB22_Pos|macro|CAN_F0R1_FB22_Pos
DECL|CAN_F0R1_FB22|macro|CAN_F0R1_FB22
DECL|CAN_F0R1_FB23_Msk|macro|CAN_F0R1_FB23_Msk
DECL|CAN_F0R1_FB23_Pos|macro|CAN_F0R1_FB23_Pos
DECL|CAN_F0R1_FB23|macro|CAN_F0R1_FB23
DECL|CAN_F0R1_FB24_Msk|macro|CAN_F0R1_FB24_Msk
DECL|CAN_F0R1_FB24_Pos|macro|CAN_F0R1_FB24_Pos
DECL|CAN_F0R1_FB24|macro|CAN_F0R1_FB24
DECL|CAN_F0R1_FB25_Msk|macro|CAN_F0R1_FB25_Msk
DECL|CAN_F0R1_FB25_Pos|macro|CAN_F0R1_FB25_Pos
DECL|CAN_F0R1_FB25|macro|CAN_F0R1_FB25
DECL|CAN_F0R1_FB26_Msk|macro|CAN_F0R1_FB26_Msk
DECL|CAN_F0R1_FB26_Pos|macro|CAN_F0R1_FB26_Pos
DECL|CAN_F0R1_FB26|macro|CAN_F0R1_FB26
DECL|CAN_F0R1_FB27_Msk|macro|CAN_F0R1_FB27_Msk
DECL|CAN_F0R1_FB27_Pos|macro|CAN_F0R1_FB27_Pos
DECL|CAN_F0R1_FB27|macro|CAN_F0R1_FB27
DECL|CAN_F0R1_FB28_Msk|macro|CAN_F0R1_FB28_Msk
DECL|CAN_F0R1_FB28_Pos|macro|CAN_F0R1_FB28_Pos
DECL|CAN_F0R1_FB28|macro|CAN_F0R1_FB28
DECL|CAN_F0R1_FB29_Msk|macro|CAN_F0R1_FB29_Msk
DECL|CAN_F0R1_FB29_Pos|macro|CAN_F0R1_FB29_Pos
DECL|CAN_F0R1_FB29|macro|CAN_F0R1_FB29
DECL|CAN_F0R1_FB2_Msk|macro|CAN_F0R1_FB2_Msk
DECL|CAN_F0R1_FB2_Pos|macro|CAN_F0R1_FB2_Pos
DECL|CAN_F0R1_FB2|macro|CAN_F0R1_FB2
DECL|CAN_F0R1_FB30_Msk|macro|CAN_F0R1_FB30_Msk
DECL|CAN_F0R1_FB30_Pos|macro|CAN_F0R1_FB30_Pos
DECL|CAN_F0R1_FB30|macro|CAN_F0R1_FB30
DECL|CAN_F0R1_FB31_Msk|macro|CAN_F0R1_FB31_Msk
DECL|CAN_F0R1_FB31_Pos|macro|CAN_F0R1_FB31_Pos
DECL|CAN_F0R1_FB31|macro|CAN_F0R1_FB31
DECL|CAN_F0R1_FB3_Msk|macro|CAN_F0R1_FB3_Msk
DECL|CAN_F0R1_FB3_Pos|macro|CAN_F0R1_FB3_Pos
DECL|CAN_F0R1_FB3|macro|CAN_F0R1_FB3
DECL|CAN_F0R1_FB4_Msk|macro|CAN_F0R1_FB4_Msk
DECL|CAN_F0R1_FB4_Pos|macro|CAN_F0R1_FB4_Pos
DECL|CAN_F0R1_FB4|macro|CAN_F0R1_FB4
DECL|CAN_F0R1_FB5_Msk|macro|CAN_F0R1_FB5_Msk
DECL|CAN_F0R1_FB5_Pos|macro|CAN_F0R1_FB5_Pos
DECL|CAN_F0R1_FB5|macro|CAN_F0R1_FB5
DECL|CAN_F0R1_FB6_Msk|macro|CAN_F0R1_FB6_Msk
DECL|CAN_F0R1_FB6_Pos|macro|CAN_F0R1_FB6_Pos
DECL|CAN_F0R1_FB6|macro|CAN_F0R1_FB6
DECL|CAN_F0R1_FB7_Msk|macro|CAN_F0R1_FB7_Msk
DECL|CAN_F0R1_FB7_Pos|macro|CAN_F0R1_FB7_Pos
DECL|CAN_F0R1_FB7|macro|CAN_F0R1_FB7
DECL|CAN_F0R1_FB8_Msk|macro|CAN_F0R1_FB8_Msk
DECL|CAN_F0R1_FB8_Pos|macro|CAN_F0R1_FB8_Pos
DECL|CAN_F0R1_FB8|macro|CAN_F0R1_FB8
DECL|CAN_F0R1_FB9_Msk|macro|CAN_F0R1_FB9_Msk
DECL|CAN_F0R1_FB9_Pos|macro|CAN_F0R1_FB9_Pos
DECL|CAN_F0R1_FB9|macro|CAN_F0R1_FB9
DECL|CAN_F0R2_FB0_Msk|macro|CAN_F0R2_FB0_Msk
DECL|CAN_F0R2_FB0_Pos|macro|CAN_F0R2_FB0_Pos
DECL|CAN_F0R2_FB0|macro|CAN_F0R2_FB0
DECL|CAN_F0R2_FB10_Msk|macro|CAN_F0R2_FB10_Msk
DECL|CAN_F0R2_FB10_Pos|macro|CAN_F0R2_FB10_Pos
DECL|CAN_F0R2_FB10|macro|CAN_F0R2_FB10
DECL|CAN_F0R2_FB11_Msk|macro|CAN_F0R2_FB11_Msk
DECL|CAN_F0R2_FB11_Pos|macro|CAN_F0R2_FB11_Pos
DECL|CAN_F0R2_FB11|macro|CAN_F0R2_FB11
DECL|CAN_F0R2_FB12_Msk|macro|CAN_F0R2_FB12_Msk
DECL|CAN_F0R2_FB12_Pos|macro|CAN_F0R2_FB12_Pos
DECL|CAN_F0R2_FB12|macro|CAN_F0R2_FB12
DECL|CAN_F0R2_FB13_Msk|macro|CAN_F0R2_FB13_Msk
DECL|CAN_F0R2_FB13_Pos|macro|CAN_F0R2_FB13_Pos
DECL|CAN_F0R2_FB13|macro|CAN_F0R2_FB13
DECL|CAN_F0R2_FB14_Msk|macro|CAN_F0R2_FB14_Msk
DECL|CAN_F0R2_FB14_Pos|macro|CAN_F0R2_FB14_Pos
DECL|CAN_F0R2_FB14|macro|CAN_F0R2_FB14
DECL|CAN_F0R2_FB15_Msk|macro|CAN_F0R2_FB15_Msk
DECL|CAN_F0R2_FB15_Pos|macro|CAN_F0R2_FB15_Pos
DECL|CAN_F0R2_FB15|macro|CAN_F0R2_FB15
DECL|CAN_F0R2_FB16_Msk|macro|CAN_F0R2_FB16_Msk
DECL|CAN_F0R2_FB16_Pos|macro|CAN_F0R2_FB16_Pos
DECL|CAN_F0R2_FB16|macro|CAN_F0R2_FB16
DECL|CAN_F0R2_FB17_Msk|macro|CAN_F0R2_FB17_Msk
DECL|CAN_F0R2_FB17_Pos|macro|CAN_F0R2_FB17_Pos
DECL|CAN_F0R2_FB17|macro|CAN_F0R2_FB17
DECL|CAN_F0R2_FB18_Msk|macro|CAN_F0R2_FB18_Msk
DECL|CAN_F0R2_FB18_Pos|macro|CAN_F0R2_FB18_Pos
DECL|CAN_F0R2_FB18|macro|CAN_F0R2_FB18
DECL|CAN_F0R2_FB19_Msk|macro|CAN_F0R2_FB19_Msk
DECL|CAN_F0R2_FB19_Pos|macro|CAN_F0R2_FB19_Pos
DECL|CAN_F0R2_FB19|macro|CAN_F0R2_FB19
DECL|CAN_F0R2_FB1_Msk|macro|CAN_F0R2_FB1_Msk
DECL|CAN_F0R2_FB1_Pos|macro|CAN_F0R2_FB1_Pos
DECL|CAN_F0R2_FB1|macro|CAN_F0R2_FB1
DECL|CAN_F0R2_FB20_Msk|macro|CAN_F0R2_FB20_Msk
DECL|CAN_F0R2_FB20_Pos|macro|CAN_F0R2_FB20_Pos
DECL|CAN_F0R2_FB20|macro|CAN_F0R2_FB20
DECL|CAN_F0R2_FB21_Msk|macro|CAN_F0R2_FB21_Msk
DECL|CAN_F0R2_FB21_Pos|macro|CAN_F0R2_FB21_Pos
DECL|CAN_F0R2_FB21|macro|CAN_F0R2_FB21
DECL|CAN_F0R2_FB22_Msk|macro|CAN_F0R2_FB22_Msk
DECL|CAN_F0R2_FB22_Pos|macro|CAN_F0R2_FB22_Pos
DECL|CAN_F0R2_FB22|macro|CAN_F0R2_FB22
DECL|CAN_F0R2_FB23_Msk|macro|CAN_F0R2_FB23_Msk
DECL|CAN_F0R2_FB23_Pos|macro|CAN_F0R2_FB23_Pos
DECL|CAN_F0R2_FB23|macro|CAN_F0R2_FB23
DECL|CAN_F0R2_FB24_Msk|macro|CAN_F0R2_FB24_Msk
DECL|CAN_F0R2_FB24_Pos|macro|CAN_F0R2_FB24_Pos
DECL|CAN_F0R2_FB24|macro|CAN_F0R2_FB24
DECL|CAN_F0R2_FB25_Msk|macro|CAN_F0R2_FB25_Msk
DECL|CAN_F0R2_FB25_Pos|macro|CAN_F0R2_FB25_Pos
DECL|CAN_F0R2_FB25|macro|CAN_F0R2_FB25
DECL|CAN_F0R2_FB26_Msk|macro|CAN_F0R2_FB26_Msk
DECL|CAN_F0R2_FB26_Pos|macro|CAN_F0R2_FB26_Pos
DECL|CAN_F0R2_FB26|macro|CAN_F0R2_FB26
DECL|CAN_F0R2_FB27_Msk|macro|CAN_F0R2_FB27_Msk
DECL|CAN_F0R2_FB27_Pos|macro|CAN_F0R2_FB27_Pos
DECL|CAN_F0R2_FB27|macro|CAN_F0R2_FB27
DECL|CAN_F0R2_FB28_Msk|macro|CAN_F0R2_FB28_Msk
DECL|CAN_F0R2_FB28_Pos|macro|CAN_F0R2_FB28_Pos
DECL|CAN_F0R2_FB28|macro|CAN_F0R2_FB28
DECL|CAN_F0R2_FB29_Msk|macro|CAN_F0R2_FB29_Msk
DECL|CAN_F0R2_FB29_Pos|macro|CAN_F0R2_FB29_Pos
DECL|CAN_F0R2_FB29|macro|CAN_F0R2_FB29
DECL|CAN_F0R2_FB2_Msk|macro|CAN_F0R2_FB2_Msk
DECL|CAN_F0R2_FB2_Pos|macro|CAN_F0R2_FB2_Pos
DECL|CAN_F0R2_FB2|macro|CAN_F0R2_FB2
DECL|CAN_F0R2_FB30_Msk|macro|CAN_F0R2_FB30_Msk
DECL|CAN_F0R2_FB30_Pos|macro|CAN_F0R2_FB30_Pos
DECL|CAN_F0R2_FB30|macro|CAN_F0R2_FB30
DECL|CAN_F0R2_FB31_Msk|macro|CAN_F0R2_FB31_Msk
DECL|CAN_F0R2_FB31_Pos|macro|CAN_F0R2_FB31_Pos
DECL|CAN_F0R2_FB31|macro|CAN_F0R2_FB31
DECL|CAN_F0R2_FB3_Msk|macro|CAN_F0R2_FB3_Msk
DECL|CAN_F0R2_FB3_Pos|macro|CAN_F0R2_FB3_Pos
DECL|CAN_F0R2_FB3|macro|CAN_F0R2_FB3
DECL|CAN_F0R2_FB4_Msk|macro|CAN_F0R2_FB4_Msk
DECL|CAN_F0R2_FB4_Pos|macro|CAN_F0R2_FB4_Pos
DECL|CAN_F0R2_FB4|macro|CAN_F0R2_FB4
DECL|CAN_F0R2_FB5_Msk|macro|CAN_F0R2_FB5_Msk
DECL|CAN_F0R2_FB5_Pos|macro|CAN_F0R2_FB5_Pos
DECL|CAN_F0R2_FB5|macro|CAN_F0R2_FB5
DECL|CAN_F0R2_FB6_Msk|macro|CAN_F0R2_FB6_Msk
DECL|CAN_F0R2_FB6_Pos|macro|CAN_F0R2_FB6_Pos
DECL|CAN_F0R2_FB6|macro|CAN_F0R2_FB6
DECL|CAN_F0R2_FB7_Msk|macro|CAN_F0R2_FB7_Msk
DECL|CAN_F0R2_FB7_Pos|macro|CAN_F0R2_FB7_Pos
DECL|CAN_F0R2_FB7|macro|CAN_F0R2_FB7
DECL|CAN_F0R2_FB8_Msk|macro|CAN_F0R2_FB8_Msk
DECL|CAN_F0R2_FB8_Pos|macro|CAN_F0R2_FB8_Pos
DECL|CAN_F0R2_FB8|macro|CAN_F0R2_FB8
DECL|CAN_F0R2_FB9_Msk|macro|CAN_F0R2_FB9_Msk
DECL|CAN_F0R2_FB9_Pos|macro|CAN_F0R2_FB9_Pos
DECL|CAN_F0R2_FB9|macro|CAN_F0R2_FB9
DECL|CAN_F10R1_FB0_Msk|macro|CAN_F10R1_FB0_Msk
DECL|CAN_F10R1_FB0_Pos|macro|CAN_F10R1_FB0_Pos
DECL|CAN_F10R1_FB0|macro|CAN_F10R1_FB0
DECL|CAN_F10R1_FB10_Msk|macro|CAN_F10R1_FB10_Msk
DECL|CAN_F10R1_FB10_Pos|macro|CAN_F10R1_FB10_Pos
DECL|CAN_F10R1_FB10|macro|CAN_F10R1_FB10
DECL|CAN_F10R1_FB11_Msk|macro|CAN_F10R1_FB11_Msk
DECL|CAN_F10R1_FB11_Pos|macro|CAN_F10R1_FB11_Pos
DECL|CAN_F10R1_FB11|macro|CAN_F10R1_FB11
DECL|CAN_F10R1_FB12_Msk|macro|CAN_F10R1_FB12_Msk
DECL|CAN_F10R1_FB12_Pos|macro|CAN_F10R1_FB12_Pos
DECL|CAN_F10R1_FB12|macro|CAN_F10R1_FB12
DECL|CAN_F10R1_FB13_Msk|macro|CAN_F10R1_FB13_Msk
DECL|CAN_F10R1_FB13_Pos|macro|CAN_F10R1_FB13_Pos
DECL|CAN_F10R1_FB13|macro|CAN_F10R1_FB13
DECL|CAN_F10R1_FB14_Msk|macro|CAN_F10R1_FB14_Msk
DECL|CAN_F10R1_FB14_Pos|macro|CAN_F10R1_FB14_Pos
DECL|CAN_F10R1_FB14|macro|CAN_F10R1_FB14
DECL|CAN_F10R1_FB15_Msk|macro|CAN_F10R1_FB15_Msk
DECL|CAN_F10R1_FB15_Pos|macro|CAN_F10R1_FB15_Pos
DECL|CAN_F10R1_FB15|macro|CAN_F10R1_FB15
DECL|CAN_F10R1_FB16_Msk|macro|CAN_F10R1_FB16_Msk
DECL|CAN_F10R1_FB16_Pos|macro|CAN_F10R1_FB16_Pos
DECL|CAN_F10R1_FB16|macro|CAN_F10R1_FB16
DECL|CAN_F10R1_FB17_Msk|macro|CAN_F10R1_FB17_Msk
DECL|CAN_F10R1_FB17_Pos|macro|CAN_F10R1_FB17_Pos
DECL|CAN_F10R1_FB17|macro|CAN_F10R1_FB17
DECL|CAN_F10R1_FB18_Msk|macro|CAN_F10R1_FB18_Msk
DECL|CAN_F10R1_FB18_Pos|macro|CAN_F10R1_FB18_Pos
DECL|CAN_F10R1_FB18|macro|CAN_F10R1_FB18
DECL|CAN_F10R1_FB19_Msk|macro|CAN_F10R1_FB19_Msk
DECL|CAN_F10R1_FB19_Pos|macro|CAN_F10R1_FB19_Pos
DECL|CAN_F10R1_FB19|macro|CAN_F10R1_FB19
DECL|CAN_F10R1_FB1_Msk|macro|CAN_F10R1_FB1_Msk
DECL|CAN_F10R1_FB1_Pos|macro|CAN_F10R1_FB1_Pos
DECL|CAN_F10R1_FB1|macro|CAN_F10R1_FB1
DECL|CAN_F10R1_FB20_Msk|macro|CAN_F10R1_FB20_Msk
DECL|CAN_F10R1_FB20_Pos|macro|CAN_F10R1_FB20_Pos
DECL|CAN_F10R1_FB20|macro|CAN_F10R1_FB20
DECL|CAN_F10R1_FB21_Msk|macro|CAN_F10R1_FB21_Msk
DECL|CAN_F10R1_FB21_Pos|macro|CAN_F10R1_FB21_Pos
DECL|CAN_F10R1_FB21|macro|CAN_F10R1_FB21
DECL|CAN_F10R1_FB22_Msk|macro|CAN_F10R1_FB22_Msk
DECL|CAN_F10R1_FB22_Pos|macro|CAN_F10R1_FB22_Pos
DECL|CAN_F10R1_FB22|macro|CAN_F10R1_FB22
DECL|CAN_F10R1_FB23_Msk|macro|CAN_F10R1_FB23_Msk
DECL|CAN_F10R1_FB23_Pos|macro|CAN_F10R1_FB23_Pos
DECL|CAN_F10R1_FB23|macro|CAN_F10R1_FB23
DECL|CAN_F10R1_FB24_Msk|macro|CAN_F10R1_FB24_Msk
DECL|CAN_F10R1_FB24_Pos|macro|CAN_F10R1_FB24_Pos
DECL|CAN_F10R1_FB24|macro|CAN_F10R1_FB24
DECL|CAN_F10R1_FB25_Msk|macro|CAN_F10R1_FB25_Msk
DECL|CAN_F10R1_FB25_Pos|macro|CAN_F10R1_FB25_Pos
DECL|CAN_F10R1_FB25|macro|CAN_F10R1_FB25
DECL|CAN_F10R1_FB26_Msk|macro|CAN_F10R1_FB26_Msk
DECL|CAN_F10R1_FB26_Pos|macro|CAN_F10R1_FB26_Pos
DECL|CAN_F10R1_FB26|macro|CAN_F10R1_FB26
DECL|CAN_F10R1_FB27_Msk|macro|CAN_F10R1_FB27_Msk
DECL|CAN_F10R1_FB27_Pos|macro|CAN_F10R1_FB27_Pos
DECL|CAN_F10R1_FB27|macro|CAN_F10R1_FB27
DECL|CAN_F10R1_FB28_Msk|macro|CAN_F10R1_FB28_Msk
DECL|CAN_F10R1_FB28_Pos|macro|CAN_F10R1_FB28_Pos
DECL|CAN_F10R1_FB28|macro|CAN_F10R1_FB28
DECL|CAN_F10R1_FB29_Msk|macro|CAN_F10R1_FB29_Msk
DECL|CAN_F10R1_FB29_Pos|macro|CAN_F10R1_FB29_Pos
DECL|CAN_F10R1_FB29|macro|CAN_F10R1_FB29
DECL|CAN_F10R1_FB2_Msk|macro|CAN_F10R1_FB2_Msk
DECL|CAN_F10R1_FB2_Pos|macro|CAN_F10R1_FB2_Pos
DECL|CAN_F10R1_FB2|macro|CAN_F10R1_FB2
DECL|CAN_F10R1_FB30_Msk|macro|CAN_F10R1_FB30_Msk
DECL|CAN_F10R1_FB30_Pos|macro|CAN_F10R1_FB30_Pos
DECL|CAN_F10R1_FB30|macro|CAN_F10R1_FB30
DECL|CAN_F10R1_FB31_Msk|macro|CAN_F10R1_FB31_Msk
DECL|CAN_F10R1_FB31_Pos|macro|CAN_F10R1_FB31_Pos
DECL|CAN_F10R1_FB31|macro|CAN_F10R1_FB31
DECL|CAN_F10R1_FB3_Msk|macro|CAN_F10R1_FB3_Msk
DECL|CAN_F10R1_FB3_Pos|macro|CAN_F10R1_FB3_Pos
DECL|CAN_F10R1_FB3|macro|CAN_F10R1_FB3
DECL|CAN_F10R1_FB4_Msk|macro|CAN_F10R1_FB4_Msk
DECL|CAN_F10R1_FB4_Pos|macro|CAN_F10R1_FB4_Pos
DECL|CAN_F10R1_FB4|macro|CAN_F10R1_FB4
DECL|CAN_F10R1_FB5_Msk|macro|CAN_F10R1_FB5_Msk
DECL|CAN_F10R1_FB5_Pos|macro|CAN_F10R1_FB5_Pos
DECL|CAN_F10R1_FB5|macro|CAN_F10R1_FB5
DECL|CAN_F10R1_FB6_Msk|macro|CAN_F10R1_FB6_Msk
DECL|CAN_F10R1_FB6_Pos|macro|CAN_F10R1_FB6_Pos
DECL|CAN_F10R1_FB6|macro|CAN_F10R1_FB6
DECL|CAN_F10R1_FB7_Msk|macro|CAN_F10R1_FB7_Msk
DECL|CAN_F10R1_FB7_Pos|macro|CAN_F10R1_FB7_Pos
DECL|CAN_F10R1_FB7|macro|CAN_F10R1_FB7
DECL|CAN_F10R1_FB8_Msk|macro|CAN_F10R1_FB8_Msk
DECL|CAN_F10R1_FB8_Pos|macro|CAN_F10R1_FB8_Pos
DECL|CAN_F10R1_FB8|macro|CAN_F10R1_FB8
DECL|CAN_F10R1_FB9_Msk|macro|CAN_F10R1_FB9_Msk
DECL|CAN_F10R1_FB9_Pos|macro|CAN_F10R1_FB9_Pos
DECL|CAN_F10R1_FB9|macro|CAN_F10R1_FB9
DECL|CAN_F10R2_FB0_Msk|macro|CAN_F10R2_FB0_Msk
DECL|CAN_F10R2_FB0_Pos|macro|CAN_F10R2_FB0_Pos
DECL|CAN_F10R2_FB0|macro|CAN_F10R2_FB0
DECL|CAN_F10R2_FB10_Msk|macro|CAN_F10R2_FB10_Msk
DECL|CAN_F10R2_FB10_Pos|macro|CAN_F10R2_FB10_Pos
DECL|CAN_F10R2_FB10|macro|CAN_F10R2_FB10
DECL|CAN_F10R2_FB11_Msk|macro|CAN_F10R2_FB11_Msk
DECL|CAN_F10R2_FB11_Pos|macro|CAN_F10R2_FB11_Pos
DECL|CAN_F10R2_FB11|macro|CAN_F10R2_FB11
DECL|CAN_F10R2_FB12_Msk|macro|CAN_F10R2_FB12_Msk
DECL|CAN_F10R2_FB12_Pos|macro|CAN_F10R2_FB12_Pos
DECL|CAN_F10R2_FB12|macro|CAN_F10R2_FB12
DECL|CAN_F10R2_FB13_Msk|macro|CAN_F10R2_FB13_Msk
DECL|CAN_F10R2_FB13_Pos|macro|CAN_F10R2_FB13_Pos
DECL|CAN_F10R2_FB13|macro|CAN_F10R2_FB13
DECL|CAN_F10R2_FB14_Msk|macro|CAN_F10R2_FB14_Msk
DECL|CAN_F10R2_FB14_Pos|macro|CAN_F10R2_FB14_Pos
DECL|CAN_F10R2_FB14|macro|CAN_F10R2_FB14
DECL|CAN_F10R2_FB15_Msk|macro|CAN_F10R2_FB15_Msk
DECL|CAN_F10R2_FB15_Pos|macro|CAN_F10R2_FB15_Pos
DECL|CAN_F10R2_FB15|macro|CAN_F10R2_FB15
DECL|CAN_F10R2_FB16_Msk|macro|CAN_F10R2_FB16_Msk
DECL|CAN_F10R2_FB16_Pos|macro|CAN_F10R2_FB16_Pos
DECL|CAN_F10R2_FB16|macro|CAN_F10R2_FB16
DECL|CAN_F10R2_FB17_Msk|macro|CAN_F10R2_FB17_Msk
DECL|CAN_F10R2_FB17_Pos|macro|CAN_F10R2_FB17_Pos
DECL|CAN_F10R2_FB17|macro|CAN_F10R2_FB17
DECL|CAN_F10R2_FB18_Msk|macro|CAN_F10R2_FB18_Msk
DECL|CAN_F10R2_FB18_Pos|macro|CAN_F10R2_FB18_Pos
DECL|CAN_F10R2_FB18|macro|CAN_F10R2_FB18
DECL|CAN_F10R2_FB19_Msk|macro|CAN_F10R2_FB19_Msk
DECL|CAN_F10R2_FB19_Pos|macro|CAN_F10R2_FB19_Pos
DECL|CAN_F10R2_FB19|macro|CAN_F10R2_FB19
DECL|CAN_F10R2_FB1_Msk|macro|CAN_F10R2_FB1_Msk
DECL|CAN_F10R2_FB1_Pos|macro|CAN_F10R2_FB1_Pos
DECL|CAN_F10R2_FB1|macro|CAN_F10R2_FB1
DECL|CAN_F10R2_FB20_Msk|macro|CAN_F10R2_FB20_Msk
DECL|CAN_F10R2_FB20_Pos|macro|CAN_F10R2_FB20_Pos
DECL|CAN_F10R2_FB20|macro|CAN_F10R2_FB20
DECL|CAN_F10R2_FB21_Msk|macro|CAN_F10R2_FB21_Msk
DECL|CAN_F10R2_FB21_Pos|macro|CAN_F10R2_FB21_Pos
DECL|CAN_F10R2_FB21|macro|CAN_F10R2_FB21
DECL|CAN_F10R2_FB22_Msk|macro|CAN_F10R2_FB22_Msk
DECL|CAN_F10R2_FB22_Pos|macro|CAN_F10R2_FB22_Pos
DECL|CAN_F10R2_FB22|macro|CAN_F10R2_FB22
DECL|CAN_F10R2_FB23_Msk|macro|CAN_F10R2_FB23_Msk
DECL|CAN_F10R2_FB23_Pos|macro|CAN_F10R2_FB23_Pos
DECL|CAN_F10R2_FB23|macro|CAN_F10R2_FB23
DECL|CAN_F10R2_FB24_Msk|macro|CAN_F10R2_FB24_Msk
DECL|CAN_F10R2_FB24_Pos|macro|CAN_F10R2_FB24_Pos
DECL|CAN_F10R2_FB24|macro|CAN_F10R2_FB24
DECL|CAN_F10R2_FB25_Msk|macro|CAN_F10R2_FB25_Msk
DECL|CAN_F10R2_FB25_Pos|macro|CAN_F10R2_FB25_Pos
DECL|CAN_F10R2_FB25|macro|CAN_F10R2_FB25
DECL|CAN_F10R2_FB26_Msk|macro|CAN_F10R2_FB26_Msk
DECL|CAN_F10R2_FB26_Pos|macro|CAN_F10R2_FB26_Pos
DECL|CAN_F10R2_FB26|macro|CAN_F10R2_FB26
DECL|CAN_F10R2_FB27_Msk|macro|CAN_F10R2_FB27_Msk
DECL|CAN_F10R2_FB27_Pos|macro|CAN_F10R2_FB27_Pos
DECL|CAN_F10R2_FB27|macro|CAN_F10R2_FB27
DECL|CAN_F10R2_FB28_Msk|macro|CAN_F10R2_FB28_Msk
DECL|CAN_F10R2_FB28_Pos|macro|CAN_F10R2_FB28_Pos
DECL|CAN_F10R2_FB28|macro|CAN_F10R2_FB28
DECL|CAN_F10R2_FB29_Msk|macro|CAN_F10R2_FB29_Msk
DECL|CAN_F10R2_FB29_Pos|macro|CAN_F10R2_FB29_Pos
DECL|CAN_F10R2_FB29|macro|CAN_F10R2_FB29
DECL|CAN_F10R2_FB2_Msk|macro|CAN_F10R2_FB2_Msk
DECL|CAN_F10R2_FB2_Pos|macro|CAN_F10R2_FB2_Pos
DECL|CAN_F10R2_FB2|macro|CAN_F10R2_FB2
DECL|CAN_F10R2_FB30_Msk|macro|CAN_F10R2_FB30_Msk
DECL|CAN_F10R2_FB30_Pos|macro|CAN_F10R2_FB30_Pos
DECL|CAN_F10R2_FB30|macro|CAN_F10R2_FB30
DECL|CAN_F10R2_FB31_Msk|macro|CAN_F10R2_FB31_Msk
DECL|CAN_F10R2_FB31_Pos|macro|CAN_F10R2_FB31_Pos
DECL|CAN_F10R2_FB31|macro|CAN_F10R2_FB31
DECL|CAN_F10R2_FB3_Msk|macro|CAN_F10R2_FB3_Msk
DECL|CAN_F10R2_FB3_Pos|macro|CAN_F10R2_FB3_Pos
DECL|CAN_F10R2_FB3|macro|CAN_F10R2_FB3
DECL|CAN_F10R2_FB4_Msk|macro|CAN_F10R2_FB4_Msk
DECL|CAN_F10R2_FB4_Pos|macro|CAN_F10R2_FB4_Pos
DECL|CAN_F10R2_FB4|macro|CAN_F10R2_FB4
DECL|CAN_F10R2_FB5_Msk|macro|CAN_F10R2_FB5_Msk
DECL|CAN_F10R2_FB5_Pos|macro|CAN_F10R2_FB5_Pos
DECL|CAN_F10R2_FB5|macro|CAN_F10R2_FB5
DECL|CAN_F10R2_FB6_Msk|macro|CAN_F10R2_FB6_Msk
DECL|CAN_F10R2_FB6_Pos|macro|CAN_F10R2_FB6_Pos
DECL|CAN_F10R2_FB6|macro|CAN_F10R2_FB6
DECL|CAN_F10R2_FB7_Msk|macro|CAN_F10R2_FB7_Msk
DECL|CAN_F10R2_FB7_Pos|macro|CAN_F10R2_FB7_Pos
DECL|CAN_F10R2_FB7|macro|CAN_F10R2_FB7
DECL|CAN_F10R2_FB8_Msk|macro|CAN_F10R2_FB8_Msk
DECL|CAN_F10R2_FB8_Pos|macro|CAN_F10R2_FB8_Pos
DECL|CAN_F10R2_FB8|macro|CAN_F10R2_FB8
DECL|CAN_F10R2_FB9_Msk|macro|CAN_F10R2_FB9_Msk
DECL|CAN_F10R2_FB9_Pos|macro|CAN_F10R2_FB9_Pos
DECL|CAN_F10R2_FB9|macro|CAN_F10R2_FB9
DECL|CAN_F11R1_FB0_Msk|macro|CAN_F11R1_FB0_Msk
DECL|CAN_F11R1_FB0_Pos|macro|CAN_F11R1_FB0_Pos
DECL|CAN_F11R1_FB0|macro|CAN_F11R1_FB0
DECL|CAN_F11R1_FB10_Msk|macro|CAN_F11R1_FB10_Msk
DECL|CAN_F11R1_FB10_Pos|macro|CAN_F11R1_FB10_Pos
DECL|CAN_F11R1_FB10|macro|CAN_F11R1_FB10
DECL|CAN_F11R1_FB11_Msk|macro|CAN_F11R1_FB11_Msk
DECL|CAN_F11R1_FB11_Pos|macro|CAN_F11R1_FB11_Pos
DECL|CAN_F11R1_FB11|macro|CAN_F11R1_FB11
DECL|CAN_F11R1_FB12_Msk|macro|CAN_F11R1_FB12_Msk
DECL|CAN_F11R1_FB12_Pos|macro|CAN_F11R1_FB12_Pos
DECL|CAN_F11R1_FB12|macro|CAN_F11R1_FB12
DECL|CAN_F11R1_FB13_Msk|macro|CAN_F11R1_FB13_Msk
DECL|CAN_F11R1_FB13_Pos|macro|CAN_F11R1_FB13_Pos
DECL|CAN_F11R1_FB13|macro|CAN_F11R1_FB13
DECL|CAN_F11R1_FB14_Msk|macro|CAN_F11R1_FB14_Msk
DECL|CAN_F11R1_FB14_Pos|macro|CAN_F11R1_FB14_Pos
DECL|CAN_F11R1_FB14|macro|CAN_F11R1_FB14
DECL|CAN_F11R1_FB15_Msk|macro|CAN_F11R1_FB15_Msk
DECL|CAN_F11R1_FB15_Pos|macro|CAN_F11R1_FB15_Pos
DECL|CAN_F11R1_FB15|macro|CAN_F11R1_FB15
DECL|CAN_F11R1_FB16_Msk|macro|CAN_F11R1_FB16_Msk
DECL|CAN_F11R1_FB16_Pos|macro|CAN_F11R1_FB16_Pos
DECL|CAN_F11R1_FB16|macro|CAN_F11R1_FB16
DECL|CAN_F11R1_FB17_Msk|macro|CAN_F11R1_FB17_Msk
DECL|CAN_F11R1_FB17_Pos|macro|CAN_F11R1_FB17_Pos
DECL|CAN_F11R1_FB17|macro|CAN_F11R1_FB17
DECL|CAN_F11R1_FB18_Msk|macro|CAN_F11R1_FB18_Msk
DECL|CAN_F11R1_FB18_Pos|macro|CAN_F11R1_FB18_Pos
DECL|CAN_F11R1_FB18|macro|CAN_F11R1_FB18
DECL|CAN_F11R1_FB19_Msk|macro|CAN_F11R1_FB19_Msk
DECL|CAN_F11R1_FB19_Pos|macro|CAN_F11R1_FB19_Pos
DECL|CAN_F11R1_FB19|macro|CAN_F11R1_FB19
DECL|CAN_F11R1_FB1_Msk|macro|CAN_F11R1_FB1_Msk
DECL|CAN_F11R1_FB1_Pos|macro|CAN_F11R1_FB1_Pos
DECL|CAN_F11R1_FB1|macro|CAN_F11R1_FB1
DECL|CAN_F11R1_FB20_Msk|macro|CAN_F11R1_FB20_Msk
DECL|CAN_F11R1_FB20_Pos|macro|CAN_F11R1_FB20_Pos
DECL|CAN_F11R1_FB20|macro|CAN_F11R1_FB20
DECL|CAN_F11R1_FB21_Msk|macro|CAN_F11R1_FB21_Msk
DECL|CAN_F11R1_FB21_Pos|macro|CAN_F11R1_FB21_Pos
DECL|CAN_F11R1_FB21|macro|CAN_F11R1_FB21
DECL|CAN_F11R1_FB22_Msk|macro|CAN_F11R1_FB22_Msk
DECL|CAN_F11R1_FB22_Pos|macro|CAN_F11R1_FB22_Pos
DECL|CAN_F11R1_FB22|macro|CAN_F11R1_FB22
DECL|CAN_F11R1_FB23_Msk|macro|CAN_F11R1_FB23_Msk
DECL|CAN_F11R1_FB23_Pos|macro|CAN_F11R1_FB23_Pos
DECL|CAN_F11R1_FB23|macro|CAN_F11R1_FB23
DECL|CAN_F11R1_FB24_Msk|macro|CAN_F11R1_FB24_Msk
DECL|CAN_F11R1_FB24_Pos|macro|CAN_F11R1_FB24_Pos
DECL|CAN_F11R1_FB24|macro|CAN_F11R1_FB24
DECL|CAN_F11R1_FB25_Msk|macro|CAN_F11R1_FB25_Msk
DECL|CAN_F11R1_FB25_Pos|macro|CAN_F11R1_FB25_Pos
DECL|CAN_F11R1_FB25|macro|CAN_F11R1_FB25
DECL|CAN_F11R1_FB26_Msk|macro|CAN_F11R1_FB26_Msk
DECL|CAN_F11R1_FB26_Pos|macro|CAN_F11R1_FB26_Pos
DECL|CAN_F11R1_FB26|macro|CAN_F11R1_FB26
DECL|CAN_F11R1_FB27_Msk|macro|CAN_F11R1_FB27_Msk
DECL|CAN_F11R1_FB27_Pos|macro|CAN_F11R1_FB27_Pos
DECL|CAN_F11R1_FB27|macro|CAN_F11R1_FB27
DECL|CAN_F11R1_FB28_Msk|macro|CAN_F11R1_FB28_Msk
DECL|CAN_F11R1_FB28_Pos|macro|CAN_F11R1_FB28_Pos
DECL|CAN_F11R1_FB28|macro|CAN_F11R1_FB28
DECL|CAN_F11R1_FB29_Msk|macro|CAN_F11R1_FB29_Msk
DECL|CAN_F11R1_FB29_Pos|macro|CAN_F11R1_FB29_Pos
DECL|CAN_F11R1_FB29|macro|CAN_F11R1_FB29
DECL|CAN_F11R1_FB2_Msk|macro|CAN_F11R1_FB2_Msk
DECL|CAN_F11R1_FB2_Pos|macro|CAN_F11R1_FB2_Pos
DECL|CAN_F11R1_FB2|macro|CAN_F11R1_FB2
DECL|CAN_F11R1_FB30_Msk|macro|CAN_F11R1_FB30_Msk
DECL|CAN_F11R1_FB30_Pos|macro|CAN_F11R1_FB30_Pos
DECL|CAN_F11R1_FB30|macro|CAN_F11R1_FB30
DECL|CAN_F11R1_FB31_Msk|macro|CAN_F11R1_FB31_Msk
DECL|CAN_F11R1_FB31_Pos|macro|CAN_F11R1_FB31_Pos
DECL|CAN_F11R1_FB31|macro|CAN_F11R1_FB31
DECL|CAN_F11R1_FB3_Msk|macro|CAN_F11R1_FB3_Msk
DECL|CAN_F11R1_FB3_Pos|macro|CAN_F11R1_FB3_Pos
DECL|CAN_F11R1_FB3|macro|CAN_F11R1_FB3
DECL|CAN_F11R1_FB4_Msk|macro|CAN_F11R1_FB4_Msk
DECL|CAN_F11R1_FB4_Pos|macro|CAN_F11R1_FB4_Pos
DECL|CAN_F11R1_FB4|macro|CAN_F11R1_FB4
DECL|CAN_F11R1_FB5_Msk|macro|CAN_F11R1_FB5_Msk
DECL|CAN_F11R1_FB5_Pos|macro|CAN_F11R1_FB5_Pos
DECL|CAN_F11R1_FB5|macro|CAN_F11R1_FB5
DECL|CAN_F11R1_FB6_Msk|macro|CAN_F11R1_FB6_Msk
DECL|CAN_F11R1_FB6_Pos|macro|CAN_F11R1_FB6_Pos
DECL|CAN_F11R1_FB6|macro|CAN_F11R1_FB6
DECL|CAN_F11R1_FB7_Msk|macro|CAN_F11R1_FB7_Msk
DECL|CAN_F11R1_FB7_Pos|macro|CAN_F11R1_FB7_Pos
DECL|CAN_F11R1_FB7|macro|CAN_F11R1_FB7
DECL|CAN_F11R1_FB8_Msk|macro|CAN_F11R1_FB8_Msk
DECL|CAN_F11R1_FB8_Pos|macro|CAN_F11R1_FB8_Pos
DECL|CAN_F11R1_FB8|macro|CAN_F11R1_FB8
DECL|CAN_F11R1_FB9_Msk|macro|CAN_F11R1_FB9_Msk
DECL|CAN_F11R1_FB9_Pos|macro|CAN_F11R1_FB9_Pos
DECL|CAN_F11R1_FB9|macro|CAN_F11R1_FB9
DECL|CAN_F11R2_FB0_Msk|macro|CAN_F11R2_FB0_Msk
DECL|CAN_F11R2_FB0_Pos|macro|CAN_F11R2_FB0_Pos
DECL|CAN_F11R2_FB0|macro|CAN_F11R2_FB0
DECL|CAN_F11R2_FB10_Msk|macro|CAN_F11R2_FB10_Msk
DECL|CAN_F11R2_FB10_Pos|macro|CAN_F11R2_FB10_Pos
DECL|CAN_F11R2_FB10|macro|CAN_F11R2_FB10
DECL|CAN_F11R2_FB11_Msk|macro|CAN_F11R2_FB11_Msk
DECL|CAN_F11R2_FB11_Pos|macro|CAN_F11R2_FB11_Pos
DECL|CAN_F11R2_FB11|macro|CAN_F11R2_FB11
DECL|CAN_F11R2_FB12_Msk|macro|CAN_F11R2_FB12_Msk
DECL|CAN_F11R2_FB12_Pos|macro|CAN_F11R2_FB12_Pos
DECL|CAN_F11R2_FB12|macro|CAN_F11R2_FB12
DECL|CAN_F11R2_FB13_Msk|macro|CAN_F11R2_FB13_Msk
DECL|CAN_F11R2_FB13_Pos|macro|CAN_F11R2_FB13_Pos
DECL|CAN_F11R2_FB13|macro|CAN_F11R2_FB13
DECL|CAN_F11R2_FB14_Msk|macro|CAN_F11R2_FB14_Msk
DECL|CAN_F11R2_FB14_Pos|macro|CAN_F11R2_FB14_Pos
DECL|CAN_F11R2_FB14|macro|CAN_F11R2_FB14
DECL|CAN_F11R2_FB15_Msk|macro|CAN_F11R2_FB15_Msk
DECL|CAN_F11R2_FB15_Pos|macro|CAN_F11R2_FB15_Pos
DECL|CAN_F11R2_FB15|macro|CAN_F11R2_FB15
DECL|CAN_F11R2_FB16_Msk|macro|CAN_F11R2_FB16_Msk
DECL|CAN_F11R2_FB16_Pos|macro|CAN_F11R2_FB16_Pos
DECL|CAN_F11R2_FB16|macro|CAN_F11R2_FB16
DECL|CAN_F11R2_FB17_Msk|macro|CAN_F11R2_FB17_Msk
DECL|CAN_F11R2_FB17_Pos|macro|CAN_F11R2_FB17_Pos
DECL|CAN_F11R2_FB17|macro|CAN_F11R2_FB17
DECL|CAN_F11R2_FB18_Msk|macro|CAN_F11R2_FB18_Msk
DECL|CAN_F11R2_FB18_Pos|macro|CAN_F11R2_FB18_Pos
DECL|CAN_F11R2_FB18|macro|CAN_F11R2_FB18
DECL|CAN_F11R2_FB19_Msk|macro|CAN_F11R2_FB19_Msk
DECL|CAN_F11R2_FB19_Pos|macro|CAN_F11R2_FB19_Pos
DECL|CAN_F11R2_FB19|macro|CAN_F11R2_FB19
DECL|CAN_F11R2_FB1_Msk|macro|CAN_F11R2_FB1_Msk
DECL|CAN_F11R2_FB1_Pos|macro|CAN_F11R2_FB1_Pos
DECL|CAN_F11R2_FB1|macro|CAN_F11R2_FB1
DECL|CAN_F11R2_FB20_Msk|macro|CAN_F11R2_FB20_Msk
DECL|CAN_F11R2_FB20_Pos|macro|CAN_F11R2_FB20_Pos
DECL|CAN_F11R2_FB20|macro|CAN_F11R2_FB20
DECL|CAN_F11R2_FB21_Msk|macro|CAN_F11R2_FB21_Msk
DECL|CAN_F11R2_FB21_Pos|macro|CAN_F11R2_FB21_Pos
DECL|CAN_F11R2_FB21|macro|CAN_F11R2_FB21
DECL|CAN_F11R2_FB22_Msk|macro|CAN_F11R2_FB22_Msk
DECL|CAN_F11R2_FB22_Pos|macro|CAN_F11R2_FB22_Pos
DECL|CAN_F11R2_FB22|macro|CAN_F11R2_FB22
DECL|CAN_F11R2_FB23_Msk|macro|CAN_F11R2_FB23_Msk
DECL|CAN_F11R2_FB23_Pos|macro|CAN_F11R2_FB23_Pos
DECL|CAN_F11R2_FB23|macro|CAN_F11R2_FB23
DECL|CAN_F11R2_FB24_Msk|macro|CAN_F11R2_FB24_Msk
DECL|CAN_F11R2_FB24_Pos|macro|CAN_F11R2_FB24_Pos
DECL|CAN_F11R2_FB24|macro|CAN_F11R2_FB24
DECL|CAN_F11R2_FB25_Msk|macro|CAN_F11R2_FB25_Msk
DECL|CAN_F11R2_FB25_Pos|macro|CAN_F11R2_FB25_Pos
DECL|CAN_F11R2_FB25|macro|CAN_F11R2_FB25
DECL|CAN_F11R2_FB26_Msk|macro|CAN_F11R2_FB26_Msk
DECL|CAN_F11R2_FB26_Pos|macro|CAN_F11R2_FB26_Pos
DECL|CAN_F11R2_FB26|macro|CAN_F11R2_FB26
DECL|CAN_F11R2_FB27_Msk|macro|CAN_F11R2_FB27_Msk
DECL|CAN_F11R2_FB27_Pos|macro|CAN_F11R2_FB27_Pos
DECL|CAN_F11R2_FB27|macro|CAN_F11R2_FB27
DECL|CAN_F11R2_FB28_Msk|macro|CAN_F11R2_FB28_Msk
DECL|CAN_F11R2_FB28_Pos|macro|CAN_F11R2_FB28_Pos
DECL|CAN_F11R2_FB28|macro|CAN_F11R2_FB28
DECL|CAN_F11R2_FB29_Msk|macro|CAN_F11R2_FB29_Msk
DECL|CAN_F11R2_FB29_Pos|macro|CAN_F11R2_FB29_Pos
DECL|CAN_F11R2_FB29|macro|CAN_F11R2_FB29
DECL|CAN_F11R2_FB2_Msk|macro|CAN_F11R2_FB2_Msk
DECL|CAN_F11R2_FB2_Pos|macro|CAN_F11R2_FB2_Pos
DECL|CAN_F11R2_FB2|macro|CAN_F11R2_FB2
DECL|CAN_F11R2_FB30_Msk|macro|CAN_F11R2_FB30_Msk
DECL|CAN_F11R2_FB30_Pos|macro|CAN_F11R2_FB30_Pos
DECL|CAN_F11R2_FB30|macro|CAN_F11R2_FB30
DECL|CAN_F11R2_FB31_Msk|macro|CAN_F11R2_FB31_Msk
DECL|CAN_F11R2_FB31_Pos|macro|CAN_F11R2_FB31_Pos
DECL|CAN_F11R2_FB31|macro|CAN_F11R2_FB31
DECL|CAN_F11R2_FB3_Msk|macro|CAN_F11R2_FB3_Msk
DECL|CAN_F11R2_FB3_Pos|macro|CAN_F11R2_FB3_Pos
DECL|CAN_F11R2_FB3|macro|CAN_F11R2_FB3
DECL|CAN_F11R2_FB4_Msk|macro|CAN_F11R2_FB4_Msk
DECL|CAN_F11R2_FB4_Pos|macro|CAN_F11R2_FB4_Pos
DECL|CAN_F11R2_FB4|macro|CAN_F11R2_FB4
DECL|CAN_F11R2_FB5_Msk|macro|CAN_F11R2_FB5_Msk
DECL|CAN_F11R2_FB5_Pos|macro|CAN_F11R2_FB5_Pos
DECL|CAN_F11R2_FB5|macro|CAN_F11R2_FB5
DECL|CAN_F11R2_FB6_Msk|macro|CAN_F11R2_FB6_Msk
DECL|CAN_F11R2_FB6_Pos|macro|CAN_F11R2_FB6_Pos
DECL|CAN_F11R2_FB6|macro|CAN_F11R2_FB6
DECL|CAN_F11R2_FB7_Msk|macro|CAN_F11R2_FB7_Msk
DECL|CAN_F11R2_FB7_Pos|macro|CAN_F11R2_FB7_Pos
DECL|CAN_F11R2_FB7|macro|CAN_F11R2_FB7
DECL|CAN_F11R2_FB8_Msk|macro|CAN_F11R2_FB8_Msk
DECL|CAN_F11R2_FB8_Pos|macro|CAN_F11R2_FB8_Pos
DECL|CAN_F11R2_FB8|macro|CAN_F11R2_FB8
DECL|CAN_F11R2_FB9_Msk|macro|CAN_F11R2_FB9_Msk
DECL|CAN_F11R2_FB9_Pos|macro|CAN_F11R2_FB9_Pos
DECL|CAN_F11R2_FB9|macro|CAN_F11R2_FB9
DECL|CAN_F12R1_FB0_Msk|macro|CAN_F12R1_FB0_Msk
DECL|CAN_F12R1_FB0_Pos|macro|CAN_F12R1_FB0_Pos
DECL|CAN_F12R1_FB0|macro|CAN_F12R1_FB0
DECL|CAN_F12R1_FB10_Msk|macro|CAN_F12R1_FB10_Msk
DECL|CAN_F12R1_FB10_Pos|macro|CAN_F12R1_FB10_Pos
DECL|CAN_F12R1_FB10|macro|CAN_F12R1_FB10
DECL|CAN_F12R1_FB11_Msk|macro|CAN_F12R1_FB11_Msk
DECL|CAN_F12R1_FB11_Pos|macro|CAN_F12R1_FB11_Pos
DECL|CAN_F12R1_FB11|macro|CAN_F12R1_FB11
DECL|CAN_F12R1_FB12_Msk|macro|CAN_F12R1_FB12_Msk
DECL|CAN_F12R1_FB12_Pos|macro|CAN_F12R1_FB12_Pos
DECL|CAN_F12R1_FB12|macro|CAN_F12R1_FB12
DECL|CAN_F12R1_FB13_Msk|macro|CAN_F12R1_FB13_Msk
DECL|CAN_F12R1_FB13_Pos|macro|CAN_F12R1_FB13_Pos
DECL|CAN_F12R1_FB13|macro|CAN_F12R1_FB13
DECL|CAN_F12R1_FB14_Msk|macro|CAN_F12R1_FB14_Msk
DECL|CAN_F12R1_FB14_Pos|macro|CAN_F12R1_FB14_Pos
DECL|CAN_F12R1_FB14|macro|CAN_F12R1_FB14
DECL|CAN_F12R1_FB15_Msk|macro|CAN_F12R1_FB15_Msk
DECL|CAN_F12R1_FB15_Pos|macro|CAN_F12R1_FB15_Pos
DECL|CAN_F12R1_FB15|macro|CAN_F12R1_FB15
DECL|CAN_F12R1_FB16_Msk|macro|CAN_F12R1_FB16_Msk
DECL|CAN_F12R1_FB16_Pos|macro|CAN_F12R1_FB16_Pos
DECL|CAN_F12R1_FB16|macro|CAN_F12R1_FB16
DECL|CAN_F12R1_FB17_Msk|macro|CAN_F12R1_FB17_Msk
DECL|CAN_F12R1_FB17_Pos|macro|CAN_F12R1_FB17_Pos
DECL|CAN_F12R1_FB17|macro|CAN_F12R1_FB17
DECL|CAN_F12R1_FB18_Msk|macro|CAN_F12R1_FB18_Msk
DECL|CAN_F12R1_FB18_Pos|macro|CAN_F12R1_FB18_Pos
DECL|CAN_F12R1_FB18|macro|CAN_F12R1_FB18
DECL|CAN_F12R1_FB19_Msk|macro|CAN_F12R1_FB19_Msk
DECL|CAN_F12R1_FB19_Pos|macro|CAN_F12R1_FB19_Pos
DECL|CAN_F12R1_FB19|macro|CAN_F12R1_FB19
DECL|CAN_F12R1_FB1_Msk|macro|CAN_F12R1_FB1_Msk
DECL|CAN_F12R1_FB1_Pos|macro|CAN_F12R1_FB1_Pos
DECL|CAN_F12R1_FB1|macro|CAN_F12R1_FB1
DECL|CAN_F12R1_FB20_Msk|macro|CAN_F12R1_FB20_Msk
DECL|CAN_F12R1_FB20_Pos|macro|CAN_F12R1_FB20_Pos
DECL|CAN_F12R1_FB20|macro|CAN_F12R1_FB20
DECL|CAN_F12R1_FB21_Msk|macro|CAN_F12R1_FB21_Msk
DECL|CAN_F12R1_FB21_Pos|macro|CAN_F12R1_FB21_Pos
DECL|CAN_F12R1_FB21|macro|CAN_F12R1_FB21
DECL|CAN_F12R1_FB22_Msk|macro|CAN_F12R1_FB22_Msk
DECL|CAN_F12R1_FB22_Pos|macro|CAN_F12R1_FB22_Pos
DECL|CAN_F12R1_FB22|macro|CAN_F12R1_FB22
DECL|CAN_F12R1_FB23_Msk|macro|CAN_F12R1_FB23_Msk
DECL|CAN_F12R1_FB23_Pos|macro|CAN_F12R1_FB23_Pos
DECL|CAN_F12R1_FB23|macro|CAN_F12R1_FB23
DECL|CAN_F12R1_FB24_Msk|macro|CAN_F12R1_FB24_Msk
DECL|CAN_F12R1_FB24_Pos|macro|CAN_F12R1_FB24_Pos
DECL|CAN_F12R1_FB24|macro|CAN_F12R1_FB24
DECL|CAN_F12R1_FB25_Msk|macro|CAN_F12R1_FB25_Msk
DECL|CAN_F12R1_FB25_Pos|macro|CAN_F12R1_FB25_Pos
DECL|CAN_F12R1_FB25|macro|CAN_F12R1_FB25
DECL|CAN_F12R1_FB26_Msk|macro|CAN_F12R1_FB26_Msk
DECL|CAN_F12R1_FB26_Pos|macro|CAN_F12R1_FB26_Pos
DECL|CAN_F12R1_FB26|macro|CAN_F12R1_FB26
DECL|CAN_F12R1_FB27_Msk|macro|CAN_F12R1_FB27_Msk
DECL|CAN_F12R1_FB27_Pos|macro|CAN_F12R1_FB27_Pos
DECL|CAN_F12R1_FB27|macro|CAN_F12R1_FB27
DECL|CAN_F12R1_FB28_Msk|macro|CAN_F12R1_FB28_Msk
DECL|CAN_F12R1_FB28_Pos|macro|CAN_F12R1_FB28_Pos
DECL|CAN_F12R1_FB28|macro|CAN_F12R1_FB28
DECL|CAN_F12R1_FB29_Msk|macro|CAN_F12R1_FB29_Msk
DECL|CAN_F12R1_FB29_Pos|macro|CAN_F12R1_FB29_Pos
DECL|CAN_F12R1_FB29|macro|CAN_F12R1_FB29
DECL|CAN_F12R1_FB2_Msk|macro|CAN_F12R1_FB2_Msk
DECL|CAN_F12R1_FB2_Pos|macro|CAN_F12R1_FB2_Pos
DECL|CAN_F12R1_FB2|macro|CAN_F12R1_FB2
DECL|CAN_F12R1_FB30_Msk|macro|CAN_F12R1_FB30_Msk
DECL|CAN_F12R1_FB30_Pos|macro|CAN_F12R1_FB30_Pos
DECL|CAN_F12R1_FB30|macro|CAN_F12R1_FB30
DECL|CAN_F12R1_FB31_Msk|macro|CAN_F12R1_FB31_Msk
DECL|CAN_F12R1_FB31_Pos|macro|CAN_F12R1_FB31_Pos
DECL|CAN_F12R1_FB31|macro|CAN_F12R1_FB31
DECL|CAN_F12R1_FB3_Msk|macro|CAN_F12R1_FB3_Msk
DECL|CAN_F12R1_FB3_Pos|macro|CAN_F12R1_FB3_Pos
DECL|CAN_F12R1_FB3|macro|CAN_F12R1_FB3
DECL|CAN_F12R1_FB4_Msk|macro|CAN_F12R1_FB4_Msk
DECL|CAN_F12R1_FB4_Pos|macro|CAN_F12R1_FB4_Pos
DECL|CAN_F12R1_FB4|macro|CAN_F12R1_FB4
DECL|CAN_F12R1_FB5_Msk|macro|CAN_F12R1_FB5_Msk
DECL|CAN_F12R1_FB5_Pos|macro|CAN_F12R1_FB5_Pos
DECL|CAN_F12R1_FB5|macro|CAN_F12R1_FB5
DECL|CAN_F12R1_FB6_Msk|macro|CAN_F12R1_FB6_Msk
DECL|CAN_F12R1_FB6_Pos|macro|CAN_F12R1_FB6_Pos
DECL|CAN_F12R1_FB6|macro|CAN_F12R1_FB6
DECL|CAN_F12R1_FB7_Msk|macro|CAN_F12R1_FB7_Msk
DECL|CAN_F12R1_FB7_Pos|macro|CAN_F12R1_FB7_Pos
DECL|CAN_F12R1_FB7|macro|CAN_F12R1_FB7
DECL|CAN_F12R1_FB8_Msk|macro|CAN_F12R1_FB8_Msk
DECL|CAN_F12R1_FB8_Pos|macro|CAN_F12R1_FB8_Pos
DECL|CAN_F12R1_FB8|macro|CAN_F12R1_FB8
DECL|CAN_F12R1_FB9_Msk|macro|CAN_F12R1_FB9_Msk
DECL|CAN_F12R1_FB9_Pos|macro|CAN_F12R1_FB9_Pos
DECL|CAN_F12R1_FB9|macro|CAN_F12R1_FB9
DECL|CAN_F12R2_FB0_Msk|macro|CAN_F12R2_FB0_Msk
DECL|CAN_F12R2_FB0_Pos|macro|CAN_F12R2_FB0_Pos
DECL|CAN_F12R2_FB0|macro|CAN_F12R2_FB0
DECL|CAN_F12R2_FB10_Msk|macro|CAN_F12R2_FB10_Msk
DECL|CAN_F12R2_FB10_Pos|macro|CAN_F12R2_FB10_Pos
DECL|CAN_F12R2_FB10|macro|CAN_F12R2_FB10
DECL|CAN_F12R2_FB11_Msk|macro|CAN_F12R2_FB11_Msk
DECL|CAN_F12R2_FB11_Pos|macro|CAN_F12R2_FB11_Pos
DECL|CAN_F12R2_FB11|macro|CAN_F12R2_FB11
DECL|CAN_F12R2_FB12_Msk|macro|CAN_F12R2_FB12_Msk
DECL|CAN_F12R2_FB12_Pos|macro|CAN_F12R2_FB12_Pos
DECL|CAN_F12R2_FB12|macro|CAN_F12R2_FB12
DECL|CAN_F12R2_FB13_Msk|macro|CAN_F12R2_FB13_Msk
DECL|CAN_F12R2_FB13_Pos|macro|CAN_F12R2_FB13_Pos
DECL|CAN_F12R2_FB13|macro|CAN_F12R2_FB13
DECL|CAN_F12R2_FB14_Msk|macro|CAN_F12R2_FB14_Msk
DECL|CAN_F12R2_FB14_Pos|macro|CAN_F12R2_FB14_Pos
DECL|CAN_F12R2_FB14|macro|CAN_F12R2_FB14
DECL|CAN_F12R2_FB15_Msk|macro|CAN_F12R2_FB15_Msk
DECL|CAN_F12R2_FB15_Pos|macro|CAN_F12R2_FB15_Pos
DECL|CAN_F12R2_FB15|macro|CAN_F12R2_FB15
DECL|CAN_F12R2_FB16_Msk|macro|CAN_F12R2_FB16_Msk
DECL|CAN_F12R2_FB16_Pos|macro|CAN_F12R2_FB16_Pos
DECL|CAN_F12R2_FB16|macro|CAN_F12R2_FB16
DECL|CAN_F12R2_FB17_Msk|macro|CAN_F12R2_FB17_Msk
DECL|CAN_F12R2_FB17_Pos|macro|CAN_F12R2_FB17_Pos
DECL|CAN_F12R2_FB17|macro|CAN_F12R2_FB17
DECL|CAN_F12R2_FB18_Msk|macro|CAN_F12R2_FB18_Msk
DECL|CAN_F12R2_FB18_Pos|macro|CAN_F12R2_FB18_Pos
DECL|CAN_F12R2_FB18|macro|CAN_F12R2_FB18
DECL|CAN_F12R2_FB19_Msk|macro|CAN_F12R2_FB19_Msk
DECL|CAN_F12R2_FB19_Pos|macro|CAN_F12R2_FB19_Pos
DECL|CAN_F12R2_FB19|macro|CAN_F12R2_FB19
DECL|CAN_F12R2_FB1_Msk|macro|CAN_F12R2_FB1_Msk
DECL|CAN_F12R2_FB1_Pos|macro|CAN_F12R2_FB1_Pos
DECL|CAN_F12R2_FB1|macro|CAN_F12R2_FB1
DECL|CAN_F12R2_FB20_Msk|macro|CAN_F12R2_FB20_Msk
DECL|CAN_F12R2_FB20_Pos|macro|CAN_F12R2_FB20_Pos
DECL|CAN_F12R2_FB20|macro|CAN_F12R2_FB20
DECL|CAN_F12R2_FB21_Msk|macro|CAN_F12R2_FB21_Msk
DECL|CAN_F12R2_FB21_Pos|macro|CAN_F12R2_FB21_Pos
DECL|CAN_F12R2_FB21|macro|CAN_F12R2_FB21
DECL|CAN_F12R2_FB22_Msk|macro|CAN_F12R2_FB22_Msk
DECL|CAN_F12R2_FB22_Pos|macro|CAN_F12R2_FB22_Pos
DECL|CAN_F12R2_FB22|macro|CAN_F12R2_FB22
DECL|CAN_F12R2_FB23_Msk|macro|CAN_F12R2_FB23_Msk
DECL|CAN_F12R2_FB23_Pos|macro|CAN_F12R2_FB23_Pos
DECL|CAN_F12R2_FB23|macro|CAN_F12R2_FB23
DECL|CAN_F12R2_FB24_Msk|macro|CAN_F12R2_FB24_Msk
DECL|CAN_F12R2_FB24_Pos|macro|CAN_F12R2_FB24_Pos
DECL|CAN_F12R2_FB24|macro|CAN_F12R2_FB24
DECL|CAN_F12R2_FB25_Msk|macro|CAN_F12R2_FB25_Msk
DECL|CAN_F12R2_FB25_Pos|macro|CAN_F12R2_FB25_Pos
DECL|CAN_F12R2_FB25|macro|CAN_F12R2_FB25
DECL|CAN_F12R2_FB26_Msk|macro|CAN_F12R2_FB26_Msk
DECL|CAN_F12R2_FB26_Pos|macro|CAN_F12R2_FB26_Pos
DECL|CAN_F12R2_FB26|macro|CAN_F12R2_FB26
DECL|CAN_F12R2_FB27_Msk|macro|CAN_F12R2_FB27_Msk
DECL|CAN_F12R2_FB27_Pos|macro|CAN_F12R2_FB27_Pos
DECL|CAN_F12R2_FB27|macro|CAN_F12R2_FB27
DECL|CAN_F12R2_FB28_Msk|macro|CAN_F12R2_FB28_Msk
DECL|CAN_F12R2_FB28_Pos|macro|CAN_F12R2_FB28_Pos
DECL|CAN_F12R2_FB28|macro|CAN_F12R2_FB28
DECL|CAN_F12R2_FB29_Msk|macro|CAN_F12R2_FB29_Msk
DECL|CAN_F12R2_FB29_Pos|macro|CAN_F12R2_FB29_Pos
DECL|CAN_F12R2_FB29|macro|CAN_F12R2_FB29
DECL|CAN_F12R2_FB2_Msk|macro|CAN_F12R2_FB2_Msk
DECL|CAN_F12R2_FB2_Pos|macro|CAN_F12R2_FB2_Pos
DECL|CAN_F12R2_FB2|macro|CAN_F12R2_FB2
DECL|CAN_F12R2_FB30_Msk|macro|CAN_F12R2_FB30_Msk
DECL|CAN_F12R2_FB30_Pos|macro|CAN_F12R2_FB30_Pos
DECL|CAN_F12R2_FB30|macro|CAN_F12R2_FB30
DECL|CAN_F12R2_FB31_Msk|macro|CAN_F12R2_FB31_Msk
DECL|CAN_F12R2_FB31_Pos|macro|CAN_F12R2_FB31_Pos
DECL|CAN_F12R2_FB31|macro|CAN_F12R2_FB31
DECL|CAN_F12R2_FB3_Msk|macro|CAN_F12R2_FB3_Msk
DECL|CAN_F12R2_FB3_Pos|macro|CAN_F12R2_FB3_Pos
DECL|CAN_F12R2_FB3|macro|CAN_F12R2_FB3
DECL|CAN_F12R2_FB4_Msk|macro|CAN_F12R2_FB4_Msk
DECL|CAN_F12R2_FB4_Pos|macro|CAN_F12R2_FB4_Pos
DECL|CAN_F12R2_FB4|macro|CAN_F12R2_FB4
DECL|CAN_F12R2_FB5_Msk|macro|CAN_F12R2_FB5_Msk
DECL|CAN_F12R2_FB5_Pos|macro|CAN_F12R2_FB5_Pos
DECL|CAN_F12R2_FB5|macro|CAN_F12R2_FB5
DECL|CAN_F12R2_FB6_Msk|macro|CAN_F12R2_FB6_Msk
DECL|CAN_F12R2_FB6_Pos|macro|CAN_F12R2_FB6_Pos
DECL|CAN_F12R2_FB6|macro|CAN_F12R2_FB6
DECL|CAN_F12R2_FB7_Msk|macro|CAN_F12R2_FB7_Msk
DECL|CAN_F12R2_FB7_Pos|macro|CAN_F12R2_FB7_Pos
DECL|CAN_F12R2_FB7|macro|CAN_F12R2_FB7
DECL|CAN_F12R2_FB8_Msk|macro|CAN_F12R2_FB8_Msk
DECL|CAN_F12R2_FB8_Pos|macro|CAN_F12R2_FB8_Pos
DECL|CAN_F12R2_FB8|macro|CAN_F12R2_FB8
DECL|CAN_F12R2_FB9_Msk|macro|CAN_F12R2_FB9_Msk
DECL|CAN_F12R2_FB9_Pos|macro|CAN_F12R2_FB9_Pos
DECL|CAN_F12R2_FB9|macro|CAN_F12R2_FB9
DECL|CAN_F13R1_FB0_Msk|macro|CAN_F13R1_FB0_Msk
DECL|CAN_F13R1_FB0_Pos|macro|CAN_F13R1_FB0_Pos
DECL|CAN_F13R1_FB0|macro|CAN_F13R1_FB0
DECL|CAN_F13R1_FB10_Msk|macro|CAN_F13R1_FB10_Msk
DECL|CAN_F13R1_FB10_Pos|macro|CAN_F13R1_FB10_Pos
DECL|CAN_F13R1_FB10|macro|CAN_F13R1_FB10
DECL|CAN_F13R1_FB11_Msk|macro|CAN_F13R1_FB11_Msk
DECL|CAN_F13R1_FB11_Pos|macro|CAN_F13R1_FB11_Pos
DECL|CAN_F13R1_FB11|macro|CAN_F13R1_FB11
DECL|CAN_F13R1_FB12_Msk|macro|CAN_F13R1_FB12_Msk
DECL|CAN_F13R1_FB12_Pos|macro|CAN_F13R1_FB12_Pos
DECL|CAN_F13R1_FB12|macro|CAN_F13R1_FB12
DECL|CAN_F13R1_FB13_Msk|macro|CAN_F13R1_FB13_Msk
DECL|CAN_F13R1_FB13_Pos|macro|CAN_F13R1_FB13_Pos
DECL|CAN_F13R1_FB13|macro|CAN_F13R1_FB13
DECL|CAN_F13R1_FB14_Msk|macro|CAN_F13R1_FB14_Msk
DECL|CAN_F13R1_FB14_Pos|macro|CAN_F13R1_FB14_Pos
DECL|CAN_F13R1_FB14|macro|CAN_F13R1_FB14
DECL|CAN_F13R1_FB15_Msk|macro|CAN_F13R1_FB15_Msk
DECL|CAN_F13R1_FB15_Pos|macro|CAN_F13R1_FB15_Pos
DECL|CAN_F13R1_FB15|macro|CAN_F13R1_FB15
DECL|CAN_F13R1_FB16_Msk|macro|CAN_F13R1_FB16_Msk
DECL|CAN_F13R1_FB16_Pos|macro|CAN_F13R1_FB16_Pos
DECL|CAN_F13R1_FB16|macro|CAN_F13R1_FB16
DECL|CAN_F13R1_FB17_Msk|macro|CAN_F13R1_FB17_Msk
DECL|CAN_F13R1_FB17_Pos|macro|CAN_F13R1_FB17_Pos
DECL|CAN_F13R1_FB17|macro|CAN_F13R1_FB17
DECL|CAN_F13R1_FB18_Msk|macro|CAN_F13R1_FB18_Msk
DECL|CAN_F13R1_FB18_Pos|macro|CAN_F13R1_FB18_Pos
DECL|CAN_F13R1_FB18|macro|CAN_F13R1_FB18
DECL|CAN_F13R1_FB19_Msk|macro|CAN_F13R1_FB19_Msk
DECL|CAN_F13R1_FB19_Pos|macro|CAN_F13R1_FB19_Pos
DECL|CAN_F13R1_FB19|macro|CAN_F13R1_FB19
DECL|CAN_F13R1_FB1_Msk|macro|CAN_F13R1_FB1_Msk
DECL|CAN_F13R1_FB1_Pos|macro|CAN_F13R1_FB1_Pos
DECL|CAN_F13R1_FB1|macro|CAN_F13R1_FB1
DECL|CAN_F13R1_FB20_Msk|macro|CAN_F13R1_FB20_Msk
DECL|CAN_F13R1_FB20_Pos|macro|CAN_F13R1_FB20_Pos
DECL|CAN_F13R1_FB20|macro|CAN_F13R1_FB20
DECL|CAN_F13R1_FB21_Msk|macro|CAN_F13R1_FB21_Msk
DECL|CAN_F13R1_FB21_Pos|macro|CAN_F13R1_FB21_Pos
DECL|CAN_F13R1_FB21|macro|CAN_F13R1_FB21
DECL|CAN_F13R1_FB22_Msk|macro|CAN_F13R1_FB22_Msk
DECL|CAN_F13R1_FB22_Pos|macro|CAN_F13R1_FB22_Pos
DECL|CAN_F13R1_FB22|macro|CAN_F13R1_FB22
DECL|CAN_F13R1_FB23_Msk|macro|CAN_F13R1_FB23_Msk
DECL|CAN_F13R1_FB23_Pos|macro|CAN_F13R1_FB23_Pos
DECL|CAN_F13R1_FB23|macro|CAN_F13R1_FB23
DECL|CAN_F13R1_FB24_Msk|macro|CAN_F13R1_FB24_Msk
DECL|CAN_F13R1_FB24_Pos|macro|CAN_F13R1_FB24_Pos
DECL|CAN_F13R1_FB24|macro|CAN_F13R1_FB24
DECL|CAN_F13R1_FB25_Msk|macro|CAN_F13R1_FB25_Msk
DECL|CAN_F13R1_FB25_Pos|macro|CAN_F13R1_FB25_Pos
DECL|CAN_F13R1_FB25|macro|CAN_F13R1_FB25
DECL|CAN_F13R1_FB26_Msk|macro|CAN_F13R1_FB26_Msk
DECL|CAN_F13R1_FB26_Pos|macro|CAN_F13R1_FB26_Pos
DECL|CAN_F13R1_FB26|macro|CAN_F13R1_FB26
DECL|CAN_F13R1_FB27_Msk|macro|CAN_F13R1_FB27_Msk
DECL|CAN_F13R1_FB27_Pos|macro|CAN_F13R1_FB27_Pos
DECL|CAN_F13R1_FB27|macro|CAN_F13R1_FB27
DECL|CAN_F13R1_FB28_Msk|macro|CAN_F13R1_FB28_Msk
DECL|CAN_F13R1_FB28_Pos|macro|CAN_F13R1_FB28_Pos
DECL|CAN_F13R1_FB28|macro|CAN_F13R1_FB28
DECL|CAN_F13R1_FB29_Msk|macro|CAN_F13R1_FB29_Msk
DECL|CAN_F13R1_FB29_Pos|macro|CAN_F13R1_FB29_Pos
DECL|CAN_F13R1_FB29|macro|CAN_F13R1_FB29
DECL|CAN_F13R1_FB2_Msk|macro|CAN_F13R1_FB2_Msk
DECL|CAN_F13R1_FB2_Pos|macro|CAN_F13R1_FB2_Pos
DECL|CAN_F13R1_FB2|macro|CAN_F13R1_FB2
DECL|CAN_F13R1_FB30_Msk|macro|CAN_F13R1_FB30_Msk
DECL|CAN_F13R1_FB30_Pos|macro|CAN_F13R1_FB30_Pos
DECL|CAN_F13R1_FB30|macro|CAN_F13R1_FB30
DECL|CAN_F13R1_FB31_Msk|macro|CAN_F13R1_FB31_Msk
DECL|CAN_F13R1_FB31_Pos|macro|CAN_F13R1_FB31_Pos
DECL|CAN_F13R1_FB31|macro|CAN_F13R1_FB31
DECL|CAN_F13R1_FB3_Msk|macro|CAN_F13R1_FB3_Msk
DECL|CAN_F13R1_FB3_Pos|macro|CAN_F13R1_FB3_Pos
DECL|CAN_F13R1_FB3|macro|CAN_F13R1_FB3
DECL|CAN_F13R1_FB4_Msk|macro|CAN_F13R1_FB4_Msk
DECL|CAN_F13R1_FB4_Pos|macro|CAN_F13R1_FB4_Pos
DECL|CAN_F13R1_FB4|macro|CAN_F13R1_FB4
DECL|CAN_F13R1_FB5_Msk|macro|CAN_F13R1_FB5_Msk
DECL|CAN_F13R1_FB5_Pos|macro|CAN_F13R1_FB5_Pos
DECL|CAN_F13R1_FB5|macro|CAN_F13R1_FB5
DECL|CAN_F13R1_FB6_Msk|macro|CAN_F13R1_FB6_Msk
DECL|CAN_F13R1_FB6_Pos|macro|CAN_F13R1_FB6_Pos
DECL|CAN_F13R1_FB6|macro|CAN_F13R1_FB6
DECL|CAN_F13R1_FB7_Msk|macro|CAN_F13R1_FB7_Msk
DECL|CAN_F13R1_FB7_Pos|macro|CAN_F13R1_FB7_Pos
DECL|CAN_F13R1_FB7|macro|CAN_F13R1_FB7
DECL|CAN_F13R1_FB8_Msk|macro|CAN_F13R1_FB8_Msk
DECL|CAN_F13R1_FB8_Pos|macro|CAN_F13R1_FB8_Pos
DECL|CAN_F13R1_FB8|macro|CAN_F13R1_FB8
DECL|CAN_F13R1_FB9_Msk|macro|CAN_F13R1_FB9_Msk
DECL|CAN_F13R1_FB9_Pos|macro|CAN_F13R1_FB9_Pos
DECL|CAN_F13R1_FB9|macro|CAN_F13R1_FB9
DECL|CAN_F13R2_FB0_Msk|macro|CAN_F13R2_FB0_Msk
DECL|CAN_F13R2_FB0_Pos|macro|CAN_F13R2_FB0_Pos
DECL|CAN_F13R2_FB0|macro|CAN_F13R2_FB0
DECL|CAN_F13R2_FB10_Msk|macro|CAN_F13R2_FB10_Msk
DECL|CAN_F13R2_FB10_Pos|macro|CAN_F13R2_FB10_Pos
DECL|CAN_F13R2_FB10|macro|CAN_F13R2_FB10
DECL|CAN_F13R2_FB11_Msk|macro|CAN_F13R2_FB11_Msk
DECL|CAN_F13R2_FB11_Pos|macro|CAN_F13R2_FB11_Pos
DECL|CAN_F13R2_FB11|macro|CAN_F13R2_FB11
DECL|CAN_F13R2_FB12_Msk|macro|CAN_F13R2_FB12_Msk
DECL|CAN_F13R2_FB12_Pos|macro|CAN_F13R2_FB12_Pos
DECL|CAN_F13R2_FB12|macro|CAN_F13R2_FB12
DECL|CAN_F13R2_FB13_Msk|macro|CAN_F13R2_FB13_Msk
DECL|CAN_F13R2_FB13_Pos|macro|CAN_F13R2_FB13_Pos
DECL|CAN_F13R2_FB13|macro|CAN_F13R2_FB13
DECL|CAN_F13R2_FB14_Msk|macro|CAN_F13R2_FB14_Msk
DECL|CAN_F13R2_FB14_Pos|macro|CAN_F13R2_FB14_Pos
DECL|CAN_F13R2_FB14|macro|CAN_F13R2_FB14
DECL|CAN_F13R2_FB15_Msk|macro|CAN_F13R2_FB15_Msk
DECL|CAN_F13R2_FB15_Pos|macro|CAN_F13R2_FB15_Pos
DECL|CAN_F13R2_FB15|macro|CAN_F13R2_FB15
DECL|CAN_F13R2_FB16_Msk|macro|CAN_F13R2_FB16_Msk
DECL|CAN_F13R2_FB16_Pos|macro|CAN_F13R2_FB16_Pos
DECL|CAN_F13R2_FB16|macro|CAN_F13R2_FB16
DECL|CAN_F13R2_FB17_Msk|macro|CAN_F13R2_FB17_Msk
DECL|CAN_F13R2_FB17_Pos|macro|CAN_F13R2_FB17_Pos
DECL|CAN_F13R2_FB17|macro|CAN_F13R2_FB17
DECL|CAN_F13R2_FB18_Msk|macro|CAN_F13R2_FB18_Msk
DECL|CAN_F13R2_FB18_Pos|macro|CAN_F13R2_FB18_Pos
DECL|CAN_F13R2_FB18|macro|CAN_F13R2_FB18
DECL|CAN_F13R2_FB19_Msk|macro|CAN_F13R2_FB19_Msk
DECL|CAN_F13R2_FB19_Pos|macro|CAN_F13R2_FB19_Pos
DECL|CAN_F13R2_FB19|macro|CAN_F13R2_FB19
DECL|CAN_F13R2_FB1_Msk|macro|CAN_F13R2_FB1_Msk
DECL|CAN_F13R2_FB1_Pos|macro|CAN_F13R2_FB1_Pos
DECL|CAN_F13R2_FB1|macro|CAN_F13R2_FB1
DECL|CAN_F13R2_FB20_Msk|macro|CAN_F13R2_FB20_Msk
DECL|CAN_F13R2_FB20_Pos|macro|CAN_F13R2_FB20_Pos
DECL|CAN_F13R2_FB20|macro|CAN_F13R2_FB20
DECL|CAN_F13R2_FB21_Msk|macro|CAN_F13R2_FB21_Msk
DECL|CAN_F13R2_FB21_Pos|macro|CAN_F13R2_FB21_Pos
DECL|CAN_F13R2_FB21|macro|CAN_F13R2_FB21
DECL|CAN_F13R2_FB22_Msk|macro|CAN_F13R2_FB22_Msk
DECL|CAN_F13R2_FB22_Pos|macro|CAN_F13R2_FB22_Pos
DECL|CAN_F13R2_FB22|macro|CAN_F13R2_FB22
DECL|CAN_F13R2_FB23_Msk|macro|CAN_F13R2_FB23_Msk
DECL|CAN_F13R2_FB23_Pos|macro|CAN_F13R2_FB23_Pos
DECL|CAN_F13R2_FB23|macro|CAN_F13R2_FB23
DECL|CAN_F13R2_FB24_Msk|macro|CAN_F13R2_FB24_Msk
DECL|CAN_F13R2_FB24_Pos|macro|CAN_F13R2_FB24_Pos
DECL|CAN_F13R2_FB24|macro|CAN_F13R2_FB24
DECL|CAN_F13R2_FB25_Msk|macro|CAN_F13R2_FB25_Msk
DECL|CAN_F13R2_FB25_Pos|macro|CAN_F13R2_FB25_Pos
DECL|CAN_F13R2_FB25|macro|CAN_F13R2_FB25
DECL|CAN_F13R2_FB26_Msk|macro|CAN_F13R2_FB26_Msk
DECL|CAN_F13R2_FB26_Pos|macro|CAN_F13R2_FB26_Pos
DECL|CAN_F13R2_FB26|macro|CAN_F13R2_FB26
DECL|CAN_F13R2_FB27_Msk|macro|CAN_F13R2_FB27_Msk
DECL|CAN_F13R2_FB27_Pos|macro|CAN_F13R2_FB27_Pos
DECL|CAN_F13R2_FB27|macro|CAN_F13R2_FB27
DECL|CAN_F13R2_FB28_Msk|macro|CAN_F13R2_FB28_Msk
DECL|CAN_F13R2_FB28_Pos|macro|CAN_F13R2_FB28_Pos
DECL|CAN_F13R2_FB28|macro|CAN_F13R2_FB28
DECL|CAN_F13R2_FB29_Msk|macro|CAN_F13R2_FB29_Msk
DECL|CAN_F13R2_FB29_Pos|macro|CAN_F13R2_FB29_Pos
DECL|CAN_F13R2_FB29|macro|CAN_F13R2_FB29
DECL|CAN_F13R2_FB2_Msk|macro|CAN_F13R2_FB2_Msk
DECL|CAN_F13R2_FB2_Pos|macro|CAN_F13R2_FB2_Pos
DECL|CAN_F13R2_FB2|macro|CAN_F13R2_FB2
DECL|CAN_F13R2_FB30_Msk|macro|CAN_F13R2_FB30_Msk
DECL|CAN_F13R2_FB30_Pos|macro|CAN_F13R2_FB30_Pos
DECL|CAN_F13R2_FB30|macro|CAN_F13R2_FB30
DECL|CAN_F13R2_FB31_Msk|macro|CAN_F13R2_FB31_Msk
DECL|CAN_F13R2_FB31_Pos|macro|CAN_F13R2_FB31_Pos
DECL|CAN_F13R2_FB31|macro|CAN_F13R2_FB31
DECL|CAN_F13R2_FB3_Msk|macro|CAN_F13R2_FB3_Msk
DECL|CAN_F13R2_FB3_Pos|macro|CAN_F13R2_FB3_Pos
DECL|CAN_F13R2_FB3|macro|CAN_F13R2_FB3
DECL|CAN_F13R2_FB4_Msk|macro|CAN_F13R2_FB4_Msk
DECL|CAN_F13R2_FB4_Pos|macro|CAN_F13R2_FB4_Pos
DECL|CAN_F13R2_FB4|macro|CAN_F13R2_FB4
DECL|CAN_F13R2_FB5_Msk|macro|CAN_F13R2_FB5_Msk
DECL|CAN_F13R2_FB5_Pos|macro|CAN_F13R2_FB5_Pos
DECL|CAN_F13R2_FB5|macro|CAN_F13R2_FB5
DECL|CAN_F13R2_FB6_Msk|macro|CAN_F13R2_FB6_Msk
DECL|CAN_F13R2_FB6_Pos|macro|CAN_F13R2_FB6_Pos
DECL|CAN_F13R2_FB6|macro|CAN_F13R2_FB6
DECL|CAN_F13R2_FB7_Msk|macro|CAN_F13R2_FB7_Msk
DECL|CAN_F13R2_FB7_Pos|macro|CAN_F13R2_FB7_Pos
DECL|CAN_F13R2_FB7|macro|CAN_F13R2_FB7
DECL|CAN_F13R2_FB8_Msk|macro|CAN_F13R2_FB8_Msk
DECL|CAN_F13R2_FB8_Pos|macro|CAN_F13R2_FB8_Pos
DECL|CAN_F13R2_FB8|macro|CAN_F13R2_FB8
DECL|CAN_F13R2_FB9_Msk|macro|CAN_F13R2_FB9_Msk
DECL|CAN_F13R2_FB9_Pos|macro|CAN_F13R2_FB9_Pos
DECL|CAN_F13R2_FB9|macro|CAN_F13R2_FB9
DECL|CAN_F1R1_FB0_Msk|macro|CAN_F1R1_FB0_Msk
DECL|CAN_F1R1_FB0_Pos|macro|CAN_F1R1_FB0_Pos
DECL|CAN_F1R1_FB0|macro|CAN_F1R1_FB0
DECL|CAN_F1R1_FB10_Msk|macro|CAN_F1R1_FB10_Msk
DECL|CAN_F1R1_FB10_Pos|macro|CAN_F1R1_FB10_Pos
DECL|CAN_F1R1_FB10|macro|CAN_F1R1_FB10
DECL|CAN_F1R1_FB11_Msk|macro|CAN_F1R1_FB11_Msk
DECL|CAN_F1R1_FB11_Pos|macro|CAN_F1R1_FB11_Pos
DECL|CAN_F1R1_FB11|macro|CAN_F1R1_FB11
DECL|CAN_F1R1_FB12_Msk|macro|CAN_F1R1_FB12_Msk
DECL|CAN_F1R1_FB12_Pos|macro|CAN_F1R1_FB12_Pos
DECL|CAN_F1R1_FB12|macro|CAN_F1R1_FB12
DECL|CAN_F1R1_FB13_Msk|macro|CAN_F1R1_FB13_Msk
DECL|CAN_F1R1_FB13_Pos|macro|CAN_F1R1_FB13_Pos
DECL|CAN_F1R1_FB13|macro|CAN_F1R1_FB13
DECL|CAN_F1R1_FB14_Msk|macro|CAN_F1R1_FB14_Msk
DECL|CAN_F1R1_FB14_Pos|macro|CAN_F1R1_FB14_Pos
DECL|CAN_F1R1_FB14|macro|CAN_F1R1_FB14
DECL|CAN_F1R1_FB15_Msk|macro|CAN_F1R1_FB15_Msk
DECL|CAN_F1R1_FB15_Pos|macro|CAN_F1R1_FB15_Pos
DECL|CAN_F1R1_FB15|macro|CAN_F1R1_FB15
DECL|CAN_F1R1_FB16_Msk|macro|CAN_F1R1_FB16_Msk
DECL|CAN_F1R1_FB16_Pos|macro|CAN_F1R1_FB16_Pos
DECL|CAN_F1R1_FB16|macro|CAN_F1R1_FB16
DECL|CAN_F1R1_FB17_Msk|macro|CAN_F1R1_FB17_Msk
DECL|CAN_F1R1_FB17_Pos|macro|CAN_F1R1_FB17_Pos
DECL|CAN_F1R1_FB17|macro|CAN_F1R1_FB17
DECL|CAN_F1R1_FB18_Msk|macro|CAN_F1R1_FB18_Msk
DECL|CAN_F1R1_FB18_Pos|macro|CAN_F1R1_FB18_Pos
DECL|CAN_F1R1_FB18|macro|CAN_F1R1_FB18
DECL|CAN_F1R1_FB19_Msk|macro|CAN_F1R1_FB19_Msk
DECL|CAN_F1R1_FB19_Pos|macro|CAN_F1R1_FB19_Pos
DECL|CAN_F1R1_FB19|macro|CAN_F1R1_FB19
DECL|CAN_F1R1_FB1_Msk|macro|CAN_F1R1_FB1_Msk
DECL|CAN_F1R1_FB1_Pos|macro|CAN_F1R1_FB1_Pos
DECL|CAN_F1R1_FB1|macro|CAN_F1R1_FB1
DECL|CAN_F1R1_FB20_Msk|macro|CAN_F1R1_FB20_Msk
DECL|CAN_F1R1_FB20_Pos|macro|CAN_F1R1_FB20_Pos
DECL|CAN_F1R1_FB20|macro|CAN_F1R1_FB20
DECL|CAN_F1R1_FB21_Msk|macro|CAN_F1R1_FB21_Msk
DECL|CAN_F1R1_FB21_Pos|macro|CAN_F1R1_FB21_Pos
DECL|CAN_F1R1_FB21|macro|CAN_F1R1_FB21
DECL|CAN_F1R1_FB22_Msk|macro|CAN_F1R1_FB22_Msk
DECL|CAN_F1R1_FB22_Pos|macro|CAN_F1R1_FB22_Pos
DECL|CAN_F1R1_FB22|macro|CAN_F1R1_FB22
DECL|CAN_F1R1_FB23_Msk|macro|CAN_F1R1_FB23_Msk
DECL|CAN_F1R1_FB23_Pos|macro|CAN_F1R1_FB23_Pos
DECL|CAN_F1R1_FB23|macro|CAN_F1R1_FB23
DECL|CAN_F1R1_FB24_Msk|macro|CAN_F1R1_FB24_Msk
DECL|CAN_F1R1_FB24_Pos|macro|CAN_F1R1_FB24_Pos
DECL|CAN_F1R1_FB24|macro|CAN_F1R1_FB24
DECL|CAN_F1R1_FB25_Msk|macro|CAN_F1R1_FB25_Msk
DECL|CAN_F1R1_FB25_Pos|macro|CAN_F1R1_FB25_Pos
DECL|CAN_F1R1_FB25|macro|CAN_F1R1_FB25
DECL|CAN_F1R1_FB26_Msk|macro|CAN_F1R1_FB26_Msk
DECL|CAN_F1R1_FB26_Pos|macro|CAN_F1R1_FB26_Pos
DECL|CAN_F1R1_FB26|macro|CAN_F1R1_FB26
DECL|CAN_F1R1_FB27_Msk|macro|CAN_F1R1_FB27_Msk
DECL|CAN_F1R1_FB27_Pos|macro|CAN_F1R1_FB27_Pos
DECL|CAN_F1R1_FB27|macro|CAN_F1R1_FB27
DECL|CAN_F1R1_FB28_Msk|macro|CAN_F1R1_FB28_Msk
DECL|CAN_F1R1_FB28_Pos|macro|CAN_F1R1_FB28_Pos
DECL|CAN_F1R1_FB28|macro|CAN_F1R1_FB28
DECL|CAN_F1R1_FB29_Msk|macro|CAN_F1R1_FB29_Msk
DECL|CAN_F1R1_FB29_Pos|macro|CAN_F1R1_FB29_Pos
DECL|CAN_F1R1_FB29|macro|CAN_F1R1_FB29
DECL|CAN_F1R1_FB2_Msk|macro|CAN_F1R1_FB2_Msk
DECL|CAN_F1R1_FB2_Pos|macro|CAN_F1R1_FB2_Pos
DECL|CAN_F1R1_FB2|macro|CAN_F1R1_FB2
DECL|CAN_F1R1_FB30_Msk|macro|CAN_F1R1_FB30_Msk
DECL|CAN_F1R1_FB30_Pos|macro|CAN_F1R1_FB30_Pos
DECL|CAN_F1R1_FB30|macro|CAN_F1R1_FB30
DECL|CAN_F1R1_FB31_Msk|macro|CAN_F1R1_FB31_Msk
DECL|CAN_F1R1_FB31_Pos|macro|CAN_F1R1_FB31_Pos
DECL|CAN_F1R1_FB31|macro|CAN_F1R1_FB31
DECL|CAN_F1R1_FB3_Msk|macro|CAN_F1R1_FB3_Msk
DECL|CAN_F1R1_FB3_Pos|macro|CAN_F1R1_FB3_Pos
DECL|CAN_F1R1_FB3|macro|CAN_F1R1_FB3
DECL|CAN_F1R1_FB4_Msk|macro|CAN_F1R1_FB4_Msk
DECL|CAN_F1R1_FB4_Pos|macro|CAN_F1R1_FB4_Pos
DECL|CAN_F1R1_FB4|macro|CAN_F1R1_FB4
DECL|CAN_F1R1_FB5_Msk|macro|CAN_F1R1_FB5_Msk
DECL|CAN_F1R1_FB5_Pos|macro|CAN_F1R1_FB5_Pos
DECL|CAN_F1R1_FB5|macro|CAN_F1R1_FB5
DECL|CAN_F1R1_FB6_Msk|macro|CAN_F1R1_FB6_Msk
DECL|CAN_F1R1_FB6_Pos|macro|CAN_F1R1_FB6_Pos
DECL|CAN_F1R1_FB6|macro|CAN_F1R1_FB6
DECL|CAN_F1R1_FB7_Msk|macro|CAN_F1R1_FB7_Msk
DECL|CAN_F1R1_FB7_Pos|macro|CAN_F1R1_FB7_Pos
DECL|CAN_F1R1_FB7|macro|CAN_F1R1_FB7
DECL|CAN_F1R1_FB8_Msk|macro|CAN_F1R1_FB8_Msk
DECL|CAN_F1R1_FB8_Pos|macro|CAN_F1R1_FB8_Pos
DECL|CAN_F1R1_FB8|macro|CAN_F1R1_FB8
DECL|CAN_F1R1_FB9_Msk|macro|CAN_F1R1_FB9_Msk
DECL|CAN_F1R1_FB9_Pos|macro|CAN_F1R1_FB9_Pos
DECL|CAN_F1R1_FB9|macro|CAN_F1R1_FB9
DECL|CAN_F1R2_FB0_Msk|macro|CAN_F1R2_FB0_Msk
DECL|CAN_F1R2_FB0_Pos|macro|CAN_F1R2_FB0_Pos
DECL|CAN_F1R2_FB0|macro|CAN_F1R2_FB0
DECL|CAN_F1R2_FB10_Msk|macro|CAN_F1R2_FB10_Msk
DECL|CAN_F1R2_FB10_Pos|macro|CAN_F1R2_FB10_Pos
DECL|CAN_F1R2_FB10|macro|CAN_F1R2_FB10
DECL|CAN_F1R2_FB11_Msk|macro|CAN_F1R2_FB11_Msk
DECL|CAN_F1R2_FB11_Pos|macro|CAN_F1R2_FB11_Pos
DECL|CAN_F1R2_FB11|macro|CAN_F1R2_FB11
DECL|CAN_F1R2_FB12_Msk|macro|CAN_F1R2_FB12_Msk
DECL|CAN_F1R2_FB12_Pos|macro|CAN_F1R2_FB12_Pos
DECL|CAN_F1R2_FB12|macro|CAN_F1R2_FB12
DECL|CAN_F1R2_FB13_Msk|macro|CAN_F1R2_FB13_Msk
DECL|CAN_F1R2_FB13_Pos|macro|CAN_F1R2_FB13_Pos
DECL|CAN_F1R2_FB13|macro|CAN_F1R2_FB13
DECL|CAN_F1R2_FB14_Msk|macro|CAN_F1R2_FB14_Msk
DECL|CAN_F1R2_FB14_Pos|macro|CAN_F1R2_FB14_Pos
DECL|CAN_F1R2_FB14|macro|CAN_F1R2_FB14
DECL|CAN_F1R2_FB15_Msk|macro|CAN_F1R2_FB15_Msk
DECL|CAN_F1R2_FB15_Pos|macro|CAN_F1R2_FB15_Pos
DECL|CAN_F1R2_FB15|macro|CAN_F1R2_FB15
DECL|CAN_F1R2_FB16_Msk|macro|CAN_F1R2_FB16_Msk
DECL|CAN_F1R2_FB16_Pos|macro|CAN_F1R2_FB16_Pos
DECL|CAN_F1R2_FB16|macro|CAN_F1R2_FB16
DECL|CAN_F1R2_FB17_Msk|macro|CAN_F1R2_FB17_Msk
DECL|CAN_F1R2_FB17_Pos|macro|CAN_F1R2_FB17_Pos
DECL|CAN_F1R2_FB17|macro|CAN_F1R2_FB17
DECL|CAN_F1R2_FB18_Msk|macro|CAN_F1R2_FB18_Msk
DECL|CAN_F1R2_FB18_Pos|macro|CAN_F1R2_FB18_Pos
DECL|CAN_F1R2_FB18|macro|CAN_F1R2_FB18
DECL|CAN_F1R2_FB19_Msk|macro|CAN_F1R2_FB19_Msk
DECL|CAN_F1R2_FB19_Pos|macro|CAN_F1R2_FB19_Pos
DECL|CAN_F1R2_FB19|macro|CAN_F1R2_FB19
DECL|CAN_F1R2_FB1_Msk|macro|CAN_F1R2_FB1_Msk
DECL|CAN_F1R2_FB1_Pos|macro|CAN_F1R2_FB1_Pos
DECL|CAN_F1R2_FB1|macro|CAN_F1R2_FB1
DECL|CAN_F1R2_FB20_Msk|macro|CAN_F1R2_FB20_Msk
DECL|CAN_F1R2_FB20_Pos|macro|CAN_F1R2_FB20_Pos
DECL|CAN_F1R2_FB20|macro|CAN_F1R2_FB20
DECL|CAN_F1R2_FB21_Msk|macro|CAN_F1R2_FB21_Msk
DECL|CAN_F1R2_FB21_Pos|macro|CAN_F1R2_FB21_Pos
DECL|CAN_F1R2_FB21|macro|CAN_F1R2_FB21
DECL|CAN_F1R2_FB22_Msk|macro|CAN_F1R2_FB22_Msk
DECL|CAN_F1R2_FB22_Pos|macro|CAN_F1R2_FB22_Pos
DECL|CAN_F1R2_FB22|macro|CAN_F1R2_FB22
DECL|CAN_F1R2_FB23_Msk|macro|CAN_F1R2_FB23_Msk
DECL|CAN_F1R2_FB23_Pos|macro|CAN_F1R2_FB23_Pos
DECL|CAN_F1R2_FB23|macro|CAN_F1R2_FB23
DECL|CAN_F1R2_FB24_Msk|macro|CAN_F1R2_FB24_Msk
DECL|CAN_F1R2_FB24_Pos|macro|CAN_F1R2_FB24_Pos
DECL|CAN_F1R2_FB24|macro|CAN_F1R2_FB24
DECL|CAN_F1R2_FB25_Msk|macro|CAN_F1R2_FB25_Msk
DECL|CAN_F1R2_FB25_Pos|macro|CAN_F1R2_FB25_Pos
DECL|CAN_F1R2_FB25|macro|CAN_F1R2_FB25
DECL|CAN_F1R2_FB26_Msk|macro|CAN_F1R2_FB26_Msk
DECL|CAN_F1R2_FB26_Pos|macro|CAN_F1R2_FB26_Pos
DECL|CAN_F1R2_FB26|macro|CAN_F1R2_FB26
DECL|CAN_F1R2_FB27_Msk|macro|CAN_F1R2_FB27_Msk
DECL|CAN_F1R2_FB27_Pos|macro|CAN_F1R2_FB27_Pos
DECL|CAN_F1R2_FB27|macro|CAN_F1R2_FB27
DECL|CAN_F1R2_FB28_Msk|macro|CAN_F1R2_FB28_Msk
DECL|CAN_F1R2_FB28_Pos|macro|CAN_F1R2_FB28_Pos
DECL|CAN_F1R2_FB28|macro|CAN_F1R2_FB28
DECL|CAN_F1R2_FB29_Msk|macro|CAN_F1R2_FB29_Msk
DECL|CAN_F1R2_FB29_Pos|macro|CAN_F1R2_FB29_Pos
DECL|CAN_F1R2_FB29|macro|CAN_F1R2_FB29
DECL|CAN_F1R2_FB2_Msk|macro|CAN_F1R2_FB2_Msk
DECL|CAN_F1R2_FB2_Pos|macro|CAN_F1R2_FB2_Pos
DECL|CAN_F1R2_FB2|macro|CAN_F1R2_FB2
DECL|CAN_F1R2_FB30_Msk|macro|CAN_F1R2_FB30_Msk
DECL|CAN_F1R2_FB30_Pos|macro|CAN_F1R2_FB30_Pos
DECL|CAN_F1R2_FB30|macro|CAN_F1R2_FB30
DECL|CAN_F1R2_FB31_Msk|macro|CAN_F1R2_FB31_Msk
DECL|CAN_F1R2_FB31_Pos|macro|CAN_F1R2_FB31_Pos
DECL|CAN_F1R2_FB31|macro|CAN_F1R2_FB31
DECL|CAN_F1R2_FB3_Msk|macro|CAN_F1R2_FB3_Msk
DECL|CAN_F1R2_FB3_Pos|macro|CAN_F1R2_FB3_Pos
DECL|CAN_F1R2_FB3|macro|CAN_F1R2_FB3
DECL|CAN_F1R2_FB4_Msk|macro|CAN_F1R2_FB4_Msk
DECL|CAN_F1R2_FB4_Pos|macro|CAN_F1R2_FB4_Pos
DECL|CAN_F1R2_FB4|macro|CAN_F1R2_FB4
DECL|CAN_F1R2_FB5_Msk|macro|CAN_F1R2_FB5_Msk
DECL|CAN_F1R2_FB5_Pos|macro|CAN_F1R2_FB5_Pos
DECL|CAN_F1R2_FB5|macro|CAN_F1R2_FB5
DECL|CAN_F1R2_FB6_Msk|macro|CAN_F1R2_FB6_Msk
DECL|CAN_F1R2_FB6_Pos|macro|CAN_F1R2_FB6_Pos
DECL|CAN_F1R2_FB6|macro|CAN_F1R2_FB6
DECL|CAN_F1R2_FB7_Msk|macro|CAN_F1R2_FB7_Msk
DECL|CAN_F1R2_FB7_Pos|macro|CAN_F1R2_FB7_Pos
DECL|CAN_F1R2_FB7|macro|CAN_F1R2_FB7
DECL|CAN_F1R2_FB8_Msk|macro|CAN_F1R2_FB8_Msk
DECL|CAN_F1R2_FB8_Pos|macro|CAN_F1R2_FB8_Pos
DECL|CAN_F1R2_FB8|macro|CAN_F1R2_FB8
DECL|CAN_F1R2_FB9_Msk|macro|CAN_F1R2_FB9_Msk
DECL|CAN_F1R2_FB9_Pos|macro|CAN_F1R2_FB9_Pos
DECL|CAN_F1R2_FB9|macro|CAN_F1R2_FB9
DECL|CAN_F2R1_FB0_Msk|macro|CAN_F2R1_FB0_Msk
DECL|CAN_F2R1_FB0_Pos|macro|CAN_F2R1_FB0_Pos
DECL|CAN_F2R1_FB0|macro|CAN_F2R1_FB0
DECL|CAN_F2R1_FB10_Msk|macro|CAN_F2R1_FB10_Msk
DECL|CAN_F2R1_FB10_Pos|macro|CAN_F2R1_FB10_Pos
DECL|CAN_F2R1_FB10|macro|CAN_F2R1_FB10
DECL|CAN_F2R1_FB11_Msk|macro|CAN_F2R1_FB11_Msk
DECL|CAN_F2R1_FB11_Pos|macro|CAN_F2R1_FB11_Pos
DECL|CAN_F2R1_FB11|macro|CAN_F2R1_FB11
DECL|CAN_F2R1_FB12_Msk|macro|CAN_F2R1_FB12_Msk
DECL|CAN_F2R1_FB12_Pos|macro|CAN_F2R1_FB12_Pos
DECL|CAN_F2R1_FB12|macro|CAN_F2R1_FB12
DECL|CAN_F2R1_FB13_Msk|macro|CAN_F2R1_FB13_Msk
DECL|CAN_F2R1_FB13_Pos|macro|CAN_F2R1_FB13_Pos
DECL|CAN_F2R1_FB13|macro|CAN_F2R1_FB13
DECL|CAN_F2R1_FB14_Msk|macro|CAN_F2R1_FB14_Msk
DECL|CAN_F2R1_FB14_Pos|macro|CAN_F2R1_FB14_Pos
DECL|CAN_F2R1_FB14|macro|CAN_F2R1_FB14
DECL|CAN_F2R1_FB15_Msk|macro|CAN_F2R1_FB15_Msk
DECL|CAN_F2R1_FB15_Pos|macro|CAN_F2R1_FB15_Pos
DECL|CAN_F2R1_FB15|macro|CAN_F2R1_FB15
DECL|CAN_F2R1_FB16_Msk|macro|CAN_F2R1_FB16_Msk
DECL|CAN_F2R1_FB16_Pos|macro|CAN_F2R1_FB16_Pos
DECL|CAN_F2R1_FB16|macro|CAN_F2R1_FB16
DECL|CAN_F2R1_FB17_Msk|macro|CAN_F2R1_FB17_Msk
DECL|CAN_F2R1_FB17_Pos|macro|CAN_F2R1_FB17_Pos
DECL|CAN_F2R1_FB17|macro|CAN_F2R1_FB17
DECL|CAN_F2R1_FB18_Msk|macro|CAN_F2R1_FB18_Msk
DECL|CAN_F2R1_FB18_Pos|macro|CAN_F2R1_FB18_Pos
DECL|CAN_F2R1_FB18|macro|CAN_F2R1_FB18
DECL|CAN_F2R1_FB19_Msk|macro|CAN_F2R1_FB19_Msk
DECL|CAN_F2R1_FB19_Pos|macro|CAN_F2R1_FB19_Pos
DECL|CAN_F2R1_FB19|macro|CAN_F2R1_FB19
DECL|CAN_F2R1_FB1_Msk|macro|CAN_F2R1_FB1_Msk
DECL|CAN_F2R1_FB1_Pos|macro|CAN_F2R1_FB1_Pos
DECL|CAN_F2R1_FB1|macro|CAN_F2R1_FB1
DECL|CAN_F2R1_FB20_Msk|macro|CAN_F2R1_FB20_Msk
DECL|CAN_F2R1_FB20_Pos|macro|CAN_F2R1_FB20_Pos
DECL|CAN_F2R1_FB20|macro|CAN_F2R1_FB20
DECL|CAN_F2R1_FB21_Msk|macro|CAN_F2R1_FB21_Msk
DECL|CAN_F2R1_FB21_Pos|macro|CAN_F2R1_FB21_Pos
DECL|CAN_F2R1_FB21|macro|CAN_F2R1_FB21
DECL|CAN_F2R1_FB22_Msk|macro|CAN_F2R1_FB22_Msk
DECL|CAN_F2R1_FB22_Pos|macro|CAN_F2R1_FB22_Pos
DECL|CAN_F2R1_FB22|macro|CAN_F2R1_FB22
DECL|CAN_F2R1_FB23_Msk|macro|CAN_F2R1_FB23_Msk
DECL|CAN_F2R1_FB23_Pos|macro|CAN_F2R1_FB23_Pos
DECL|CAN_F2R1_FB23|macro|CAN_F2R1_FB23
DECL|CAN_F2R1_FB24_Msk|macro|CAN_F2R1_FB24_Msk
DECL|CAN_F2R1_FB24_Pos|macro|CAN_F2R1_FB24_Pos
DECL|CAN_F2R1_FB24|macro|CAN_F2R1_FB24
DECL|CAN_F2R1_FB25_Msk|macro|CAN_F2R1_FB25_Msk
DECL|CAN_F2R1_FB25_Pos|macro|CAN_F2R1_FB25_Pos
DECL|CAN_F2R1_FB25|macro|CAN_F2R1_FB25
DECL|CAN_F2R1_FB26_Msk|macro|CAN_F2R1_FB26_Msk
DECL|CAN_F2R1_FB26_Pos|macro|CAN_F2R1_FB26_Pos
DECL|CAN_F2R1_FB26|macro|CAN_F2R1_FB26
DECL|CAN_F2R1_FB27_Msk|macro|CAN_F2R1_FB27_Msk
DECL|CAN_F2R1_FB27_Pos|macro|CAN_F2R1_FB27_Pos
DECL|CAN_F2R1_FB27|macro|CAN_F2R1_FB27
DECL|CAN_F2R1_FB28_Msk|macro|CAN_F2R1_FB28_Msk
DECL|CAN_F2R1_FB28_Pos|macro|CAN_F2R1_FB28_Pos
DECL|CAN_F2R1_FB28|macro|CAN_F2R1_FB28
DECL|CAN_F2R1_FB29_Msk|macro|CAN_F2R1_FB29_Msk
DECL|CAN_F2R1_FB29_Pos|macro|CAN_F2R1_FB29_Pos
DECL|CAN_F2R1_FB29|macro|CAN_F2R1_FB29
DECL|CAN_F2R1_FB2_Msk|macro|CAN_F2R1_FB2_Msk
DECL|CAN_F2R1_FB2_Pos|macro|CAN_F2R1_FB2_Pos
DECL|CAN_F2R1_FB2|macro|CAN_F2R1_FB2
DECL|CAN_F2R1_FB30_Msk|macro|CAN_F2R1_FB30_Msk
DECL|CAN_F2R1_FB30_Pos|macro|CAN_F2R1_FB30_Pos
DECL|CAN_F2R1_FB30|macro|CAN_F2R1_FB30
DECL|CAN_F2R1_FB31_Msk|macro|CAN_F2R1_FB31_Msk
DECL|CAN_F2R1_FB31_Pos|macro|CAN_F2R1_FB31_Pos
DECL|CAN_F2R1_FB31|macro|CAN_F2R1_FB31
DECL|CAN_F2R1_FB3_Msk|macro|CAN_F2R1_FB3_Msk
DECL|CAN_F2R1_FB3_Pos|macro|CAN_F2R1_FB3_Pos
DECL|CAN_F2R1_FB3|macro|CAN_F2R1_FB3
DECL|CAN_F2R1_FB4_Msk|macro|CAN_F2R1_FB4_Msk
DECL|CAN_F2R1_FB4_Pos|macro|CAN_F2R1_FB4_Pos
DECL|CAN_F2R1_FB4|macro|CAN_F2R1_FB4
DECL|CAN_F2R1_FB5_Msk|macro|CAN_F2R1_FB5_Msk
DECL|CAN_F2R1_FB5_Pos|macro|CAN_F2R1_FB5_Pos
DECL|CAN_F2R1_FB5|macro|CAN_F2R1_FB5
DECL|CAN_F2R1_FB6_Msk|macro|CAN_F2R1_FB6_Msk
DECL|CAN_F2R1_FB6_Pos|macro|CAN_F2R1_FB6_Pos
DECL|CAN_F2R1_FB6|macro|CAN_F2R1_FB6
DECL|CAN_F2R1_FB7_Msk|macro|CAN_F2R1_FB7_Msk
DECL|CAN_F2R1_FB7_Pos|macro|CAN_F2R1_FB7_Pos
DECL|CAN_F2R1_FB7|macro|CAN_F2R1_FB7
DECL|CAN_F2R1_FB8_Msk|macro|CAN_F2R1_FB8_Msk
DECL|CAN_F2R1_FB8_Pos|macro|CAN_F2R1_FB8_Pos
DECL|CAN_F2R1_FB8|macro|CAN_F2R1_FB8
DECL|CAN_F2R1_FB9_Msk|macro|CAN_F2R1_FB9_Msk
DECL|CAN_F2R1_FB9_Pos|macro|CAN_F2R1_FB9_Pos
DECL|CAN_F2R1_FB9|macro|CAN_F2R1_FB9
DECL|CAN_F2R2_FB0_Msk|macro|CAN_F2R2_FB0_Msk
DECL|CAN_F2R2_FB0_Pos|macro|CAN_F2R2_FB0_Pos
DECL|CAN_F2R2_FB0|macro|CAN_F2R2_FB0
DECL|CAN_F2R2_FB10_Msk|macro|CAN_F2R2_FB10_Msk
DECL|CAN_F2R2_FB10_Pos|macro|CAN_F2R2_FB10_Pos
DECL|CAN_F2R2_FB10|macro|CAN_F2R2_FB10
DECL|CAN_F2R2_FB11_Msk|macro|CAN_F2R2_FB11_Msk
DECL|CAN_F2R2_FB11_Pos|macro|CAN_F2R2_FB11_Pos
DECL|CAN_F2R2_FB11|macro|CAN_F2R2_FB11
DECL|CAN_F2R2_FB12_Msk|macro|CAN_F2R2_FB12_Msk
DECL|CAN_F2R2_FB12_Pos|macro|CAN_F2R2_FB12_Pos
DECL|CAN_F2R2_FB12|macro|CAN_F2R2_FB12
DECL|CAN_F2R2_FB13_Msk|macro|CAN_F2R2_FB13_Msk
DECL|CAN_F2R2_FB13_Pos|macro|CAN_F2R2_FB13_Pos
DECL|CAN_F2R2_FB13|macro|CAN_F2R2_FB13
DECL|CAN_F2R2_FB14_Msk|macro|CAN_F2R2_FB14_Msk
DECL|CAN_F2R2_FB14_Pos|macro|CAN_F2R2_FB14_Pos
DECL|CAN_F2R2_FB14|macro|CAN_F2R2_FB14
DECL|CAN_F2R2_FB15_Msk|macro|CAN_F2R2_FB15_Msk
DECL|CAN_F2R2_FB15_Pos|macro|CAN_F2R2_FB15_Pos
DECL|CAN_F2R2_FB15|macro|CAN_F2R2_FB15
DECL|CAN_F2R2_FB16_Msk|macro|CAN_F2R2_FB16_Msk
DECL|CAN_F2R2_FB16_Pos|macro|CAN_F2R2_FB16_Pos
DECL|CAN_F2R2_FB16|macro|CAN_F2R2_FB16
DECL|CAN_F2R2_FB17_Msk|macro|CAN_F2R2_FB17_Msk
DECL|CAN_F2R2_FB17_Pos|macro|CAN_F2R2_FB17_Pos
DECL|CAN_F2R2_FB17|macro|CAN_F2R2_FB17
DECL|CAN_F2R2_FB18_Msk|macro|CAN_F2R2_FB18_Msk
DECL|CAN_F2R2_FB18_Pos|macro|CAN_F2R2_FB18_Pos
DECL|CAN_F2R2_FB18|macro|CAN_F2R2_FB18
DECL|CAN_F2R2_FB19_Msk|macro|CAN_F2R2_FB19_Msk
DECL|CAN_F2R2_FB19_Pos|macro|CAN_F2R2_FB19_Pos
DECL|CAN_F2R2_FB19|macro|CAN_F2R2_FB19
DECL|CAN_F2R2_FB1_Msk|macro|CAN_F2R2_FB1_Msk
DECL|CAN_F2R2_FB1_Pos|macro|CAN_F2R2_FB1_Pos
DECL|CAN_F2R2_FB1|macro|CAN_F2R2_FB1
DECL|CAN_F2R2_FB20_Msk|macro|CAN_F2R2_FB20_Msk
DECL|CAN_F2R2_FB20_Pos|macro|CAN_F2R2_FB20_Pos
DECL|CAN_F2R2_FB20|macro|CAN_F2R2_FB20
DECL|CAN_F2R2_FB21_Msk|macro|CAN_F2R2_FB21_Msk
DECL|CAN_F2R2_FB21_Pos|macro|CAN_F2R2_FB21_Pos
DECL|CAN_F2R2_FB21|macro|CAN_F2R2_FB21
DECL|CAN_F2R2_FB22_Msk|macro|CAN_F2R2_FB22_Msk
DECL|CAN_F2R2_FB22_Pos|macro|CAN_F2R2_FB22_Pos
DECL|CAN_F2R2_FB22|macro|CAN_F2R2_FB22
DECL|CAN_F2R2_FB23_Msk|macro|CAN_F2R2_FB23_Msk
DECL|CAN_F2R2_FB23_Pos|macro|CAN_F2R2_FB23_Pos
DECL|CAN_F2R2_FB23|macro|CAN_F2R2_FB23
DECL|CAN_F2R2_FB24_Msk|macro|CAN_F2R2_FB24_Msk
DECL|CAN_F2R2_FB24_Pos|macro|CAN_F2R2_FB24_Pos
DECL|CAN_F2R2_FB24|macro|CAN_F2R2_FB24
DECL|CAN_F2R2_FB25_Msk|macro|CAN_F2R2_FB25_Msk
DECL|CAN_F2R2_FB25_Pos|macro|CAN_F2R2_FB25_Pos
DECL|CAN_F2R2_FB25|macro|CAN_F2R2_FB25
DECL|CAN_F2R2_FB26_Msk|macro|CAN_F2R2_FB26_Msk
DECL|CAN_F2R2_FB26_Pos|macro|CAN_F2R2_FB26_Pos
DECL|CAN_F2R2_FB26|macro|CAN_F2R2_FB26
DECL|CAN_F2R2_FB27_Msk|macro|CAN_F2R2_FB27_Msk
DECL|CAN_F2R2_FB27_Pos|macro|CAN_F2R2_FB27_Pos
DECL|CAN_F2R2_FB27|macro|CAN_F2R2_FB27
DECL|CAN_F2R2_FB28_Msk|macro|CAN_F2R2_FB28_Msk
DECL|CAN_F2R2_FB28_Pos|macro|CAN_F2R2_FB28_Pos
DECL|CAN_F2R2_FB28|macro|CAN_F2R2_FB28
DECL|CAN_F2R2_FB29_Msk|macro|CAN_F2R2_FB29_Msk
DECL|CAN_F2R2_FB29_Pos|macro|CAN_F2R2_FB29_Pos
DECL|CAN_F2R2_FB29|macro|CAN_F2R2_FB29
DECL|CAN_F2R2_FB2_Msk|macro|CAN_F2R2_FB2_Msk
DECL|CAN_F2R2_FB2_Pos|macro|CAN_F2R2_FB2_Pos
DECL|CAN_F2R2_FB2|macro|CAN_F2R2_FB2
DECL|CAN_F2R2_FB30_Msk|macro|CAN_F2R2_FB30_Msk
DECL|CAN_F2R2_FB30_Pos|macro|CAN_F2R2_FB30_Pos
DECL|CAN_F2R2_FB30|macro|CAN_F2R2_FB30
DECL|CAN_F2R2_FB31_Msk|macro|CAN_F2R2_FB31_Msk
DECL|CAN_F2R2_FB31_Pos|macro|CAN_F2R2_FB31_Pos
DECL|CAN_F2R2_FB31|macro|CAN_F2R2_FB31
DECL|CAN_F2R2_FB3_Msk|macro|CAN_F2R2_FB3_Msk
DECL|CAN_F2R2_FB3_Pos|macro|CAN_F2R2_FB3_Pos
DECL|CAN_F2R2_FB3|macro|CAN_F2R2_FB3
DECL|CAN_F2R2_FB4_Msk|macro|CAN_F2R2_FB4_Msk
DECL|CAN_F2R2_FB4_Pos|macro|CAN_F2R2_FB4_Pos
DECL|CAN_F2R2_FB4|macro|CAN_F2R2_FB4
DECL|CAN_F2R2_FB5_Msk|macro|CAN_F2R2_FB5_Msk
DECL|CAN_F2R2_FB5_Pos|macro|CAN_F2R2_FB5_Pos
DECL|CAN_F2R2_FB5|macro|CAN_F2R2_FB5
DECL|CAN_F2R2_FB6_Msk|macro|CAN_F2R2_FB6_Msk
DECL|CAN_F2R2_FB6_Pos|macro|CAN_F2R2_FB6_Pos
DECL|CAN_F2R2_FB6|macro|CAN_F2R2_FB6
DECL|CAN_F2R2_FB7_Msk|macro|CAN_F2R2_FB7_Msk
DECL|CAN_F2R2_FB7_Pos|macro|CAN_F2R2_FB7_Pos
DECL|CAN_F2R2_FB7|macro|CAN_F2R2_FB7
DECL|CAN_F2R2_FB8_Msk|macro|CAN_F2R2_FB8_Msk
DECL|CAN_F2R2_FB8_Pos|macro|CAN_F2R2_FB8_Pos
DECL|CAN_F2R2_FB8|macro|CAN_F2R2_FB8
DECL|CAN_F2R2_FB9_Msk|macro|CAN_F2R2_FB9_Msk
DECL|CAN_F2R2_FB9_Pos|macro|CAN_F2R2_FB9_Pos
DECL|CAN_F2R2_FB9|macro|CAN_F2R2_FB9
DECL|CAN_F3R1_FB0_Msk|macro|CAN_F3R1_FB0_Msk
DECL|CAN_F3R1_FB0_Pos|macro|CAN_F3R1_FB0_Pos
DECL|CAN_F3R1_FB0|macro|CAN_F3R1_FB0
DECL|CAN_F3R1_FB10_Msk|macro|CAN_F3R1_FB10_Msk
DECL|CAN_F3R1_FB10_Pos|macro|CAN_F3R1_FB10_Pos
DECL|CAN_F3R1_FB10|macro|CAN_F3R1_FB10
DECL|CAN_F3R1_FB11_Msk|macro|CAN_F3R1_FB11_Msk
DECL|CAN_F3R1_FB11_Pos|macro|CAN_F3R1_FB11_Pos
DECL|CAN_F3R1_FB11|macro|CAN_F3R1_FB11
DECL|CAN_F3R1_FB12_Msk|macro|CAN_F3R1_FB12_Msk
DECL|CAN_F3R1_FB12_Pos|macro|CAN_F3R1_FB12_Pos
DECL|CAN_F3R1_FB12|macro|CAN_F3R1_FB12
DECL|CAN_F3R1_FB13_Msk|macro|CAN_F3R1_FB13_Msk
DECL|CAN_F3R1_FB13_Pos|macro|CAN_F3R1_FB13_Pos
DECL|CAN_F3R1_FB13|macro|CAN_F3R1_FB13
DECL|CAN_F3R1_FB14_Msk|macro|CAN_F3R1_FB14_Msk
DECL|CAN_F3R1_FB14_Pos|macro|CAN_F3R1_FB14_Pos
DECL|CAN_F3R1_FB14|macro|CAN_F3R1_FB14
DECL|CAN_F3R1_FB15_Msk|macro|CAN_F3R1_FB15_Msk
DECL|CAN_F3R1_FB15_Pos|macro|CAN_F3R1_FB15_Pos
DECL|CAN_F3R1_FB15|macro|CAN_F3R1_FB15
DECL|CAN_F3R1_FB16_Msk|macro|CAN_F3R1_FB16_Msk
DECL|CAN_F3R1_FB16_Pos|macro|CAN_F3R1_FB16_Pos
DECL|CAN_F3R1_FB16|macro|CAN_F3R1_FB16
DECL|CAN_F3R1_FB17_Msk|macro|CAN_F3R1_FB17_Msk
DECL|CAN_F3R1_FB17_Pos|macro|CAN_F3R1_FB17_Pos
DECL|CAN_F3R1_FB17|macro|CAN_F3R1_FB17
DECL|CAN_F3R1_FB18_Msk|macro|CAN_F3R1_FB18_Msk
DECL|CAN_F3R1_FB18_Pos|macro|CAN_F3R1_FB18_Pos
DECL|CAN_F3R1_FB18|macro|CAN_F3R1_FB18
DECL|CAN_F3R1_FB19_Msk|macro|CAN_F3R1_FB19_Msk
DECL|CAN_F3R1_FB19_Pos|macro|CAN_F3R1_FB19_Pos
DECL|CAN_F3R1_FB19|macro|CAN_F3R1_FB19
DECL|CAN_F3R1_FB1_Msk|macro|CAN_F3R1_FB1_Msk
DECL|CAN_F3R1_FB1_Pos|macro|CAN_F3R1_FB1_Pos
DECL|CAN_F3R1_FB1|macro|CAN_F3R1_FB1
DECL|CAN_F3R1_FB20_Msk|macro|CAN_F3R1_FB20_Msk
DECL|CAN_F3R1_FB20_Pos|macro|CAN_F3R1_FB20_Pos
DECL|CAN_F3R1_FB20|macro|CAN_F3R1_FB20
DECL|CAN_F3R1_FB21_Msk|macro|CAN_F3R1_FB21_Msk
DECL|CAN_F3R1_FB21_Pos|macro|CAN_F3R1_FB21_Pos
DECL|CAN_F3R1_FB21|macro|CAN_F3R1_FB21
DECL|CAN_F3R1_FB22_Msk|macro|CAN_F3R1_FB22_Msk
DECL|CAN_F3R1_FB22_Pos|macro|CAN_F3R1_FB22_Pos
DECL|CAN_F3R1_FB22|macro|CAN_F3R1_FB22
DECL|CAN_F3R1_FB23_Msk|macro|CAN_F3R1_FB23_Msk
DECL|CAN_F3R1_FB23_Pos|macro|CAN_F3R1_FB23_Pos
DECL|CAN_F3R1_FB23|macro|CAN_F3R1_FB23
DECL|CAN_F3R1_FB24_Msk|macro|CAN_F3R1_FB24_Msk
DECL|CAN_F3R1_FB24_Pos|macro|CAN_F3R1_FB24_Pos
DECL|CAN_F3R1_FB24|macro|CAN_F3R1_FB24
DECL|CAN_F3R1_FB25_Msk|macro|CAN_F3R1_FB25_Msk
DECL|CAN_F3R1_FB25_Pos|macro|CAN_F3R1_FB25_Pos
DECL|CAN_F3R1_FB25|macro|CAN_F3R1_FB25
DECL|CAN_F3R1_FB26_Msk|macro|CAN_F3R1_FB26_Msk
DECL|CAN_F3R1_FB26_Pos|macro|CAN_F3R1_FB26_Pos
DECL|CAN_F3R1_FB26|macro|CAN_F3R1_FB26
DECL|CAN_F3R1_FB27_Msk|macro|CAN_F3R1_FB27_Msk
DECL|CAN_F3R1_FB27_Pos|macro|CAN_F3R1_FB27_Pos
DECL|CAN_F3R1_FB27|macro|CAN_F3R1_FB27
DECL|CAN_F3R1_FB28_Msk|macro|CAN_F3R1_FB28_Msk
DECL|CAN_F3R1_FB28_Pos|macro|CAN_F3R1_FB28_Pos
DECL|CAN_F3R1_FB28|macro|CAN_F3R1_FB28
DECL|CAN_F3R1_FB29_Msk|macro|CAN_F3R1_FB29_Msk
DECL|CAN_F3R1_FB29_Pos|macro|CAN_F3R1_FB29_Pos
DECL|CAN_F3R1_FB29|macro|CAN_F3R1_FB29
DECL|CAN_F3R1_FB2_Msk|macro|CAN_F3R1_FB2_Msk
DECL|CAN_F3R1_FB2_Pos|macro|CAN_F3R1_FB2_Pos
DECL|CAN_F3R1_FB2|macro|CAN_F3R1_FB2
DECL|CAN_F3R1_FB30_Msk|macro|CAN_F3R1_FB30_Msk
DECL|CAN_F3R1_FB30_Pos|macro|CAN_F3R1_FB30_Pos
DECL|CAN_F3R1_FB30|macro|CAN_F3R1_FB30
DECL|CAN_F3R1_FB31_Msk|macro|CAN_F3R1_FB31_Msk
DECL|CAN_F3R1_FB31_Pos|macro|CAN_F3R1_FB31_Pos
DECL|CAN_F3R1_FB31|macro|CAN_F3R1_FB31
DECL|CAN_F3R1_FB3_Msk|macro|CAN_F3R1_FB3_Msk
DECL|CAN_F3R1_FB3_Pos|macro|CAN_F3R1_FB3_Pos
DECL|CAN_F3R1_FB3|macro|CAN_F3R1_FB3
DECL|CAN_F3R1_FB4_Msk|macro|CAN_F3R1_FB4_Msk
DECL|CAN_F3R1_FB4_Pos|macro|CAN_F3R1_FB4_Pos
DECL|CAN_F3R1_FB4|macro|CAN_F3R1_FB4
DECL|CAN_F3R1_FB5_Msk|macro|CAN_F3R1_FB5_Msk
DECL|CAN_F3R1_FB5_Pos|macro|CAN_F3R1_FB5_Pos
DECL|CAN_F3R1_FB5|macro|CAN_F3R1_FB5
DECL|CAN_F3R1_FB6_Msk|macro|CAN_F3R1_FB6_Msk
DECL|CAN_F3R1_FB6_Pos|macro|CAN_F3R1_FB6_Pos
DECL|CAN_F3R1_FB6|macro|CAN_F3R1_FB6
DECL|CAN_F3R1_FB7_Msk|macro|CAN_F3R1_FB7_Msk
DECL|CAN_F3R1_FB7_Pos|macro|CAN_F3R1_FB7_Pos
DECL|CAN_F3R1_FB7|macro|CAN_F3R1_FB7
DECL|CAN_F3R1_FB8_Msk|macro|CAN_F3R1_FB8_Msk
DECL|CAN_F3R1_FB8_Pos|macro|CAN_F3R1_FB8_Pos
DECL|CAN_F3R1_FB8|macro|CAN_F3R1_FB8
DECL|CAN_F3R1_FB9_Msk|macro|CAN_F3R1_FB9_Msk
DECL|CAN_F3R1_FB9_Pos|macro|CAN_F3R1_FB9_Pos
DECL|CAN_F3R1_FB9|macro|CAN_F3R1_FB9
DECL|CAN_F3R2_FB0_Msk|macro|CAN_F3R2_FB0_Msk
DECL|CAN_F3R2_FB0_Pos|macro|CAN_F3R2_FB0_Pos
DECL|CAN_F3R2_FB0|macro|CAN_F3R2_FB0
DECL|CAN_F3R2_FB10_Msk|macro|CAN_F3R2_FB10_Msk
DECL|CAN_F3R2_FB10_Pos|macro|CAN_F3R2_FB10_Pos
DECL|CAN_F3R2_FB10|macro|CAN_F3R2_FB10
DECL|CAN_F3R2_FB11_Msk|macro|CAN_F3R2_FB11_Msk
DECL|CAN_F3R2_FB11_Pos|macro|CAN_F3R2_FB11_Pos
DECL|CAN_F3R2_FB11|macro|CAN_F3R2_FB11
DECL|CAN_F3R2_FB12_Msk|macro|CAN_F3R2_FB12_Msk
DECL|CAN_F3R2_FB12_Pos|macro|CAN_F3R2_FB12_Pos
DECL|CAN_F3R2_FB12|macro|CAN_F3R2_FB12
DECL|CAN_F3R2_FB13_Msk|macro|CAN_F3R2_FB13_Msk
DECL|CAN_F3R2_FB13_Pos|macro|CAN_F3R2_FB13_Pos
DECL|CAN_F3R2_FB13|macro|CAN_F3R2_FB13
DECL|CAN_F3R2_FB14_Msk|macro|CAN_F3R2_FB14_Msk
DECL|CAN_F3R2_FB14_Pos|macro|CAN_F3R2_FB14_Pos
DECL|CAN_F3R2_FB14|macro|CAN_F3R2_FB14
DECL|CAN_F3R2_FB15_Msk|macro|CAN_F3R2_FB15_Msk
DECL|CAN_F3R2_FB15_Pos|macro|CAN_F3R2_FB15_Pos
DECL|CAN_F3R2_FB15|macro|CAN_F3R2_FB15
DECL|CAN_F3R2_FB16_Msk|macro|CAN_F3R2_FB16_Msk
DECL|CAN_F3R2_FB16_Pos|macro|CAN_F3R2_FB16_Pos
DECL|CAN_F3R2_FB16|macro|CAN_F3R2_FB16
DECL|CAN_F3R2_FB17_Msk|macro|CAN_F3R2_FB17_Msk
DECL|CAN_F3R2_FB17_Pos|macro|CAN_F3R2_FB17_Pos
DECL|CAN_F3R2_FB17|macro|CAN_F3R2_FB17
DECL|CAN_F3R2_FB18_Msk|macro|CAN_F3R2_FB18_Msk
DECL|CAN_F3R2_FB18_Pos|macro|CAN_F3R2_FB18_Pos
DECL|CAN_F3R2_FB18|macro|CAN_F3R2_FB18
DECL|CAN_F3R2_FB19_Msk|macro|CAN_F3R2_FB19_Msk
DECL|CAN_F3R2_FB19_Pos|macro|CAN_F3R2_FB19_Pos
DECL|CAN_F3R2_FB19|macro|CAN_F3R2_FB19
DECL|CAN_F3R2_FB1_Msk|macro|CAN_F3R2_FB1_Msk
DECL|CAN_F3R2_FB1_Pos|macro|CAN_F3R2_FB1_Pos
DECL|CAN_F3R2_FB1|macro|CAN_F3R2_FB1
DECL|CAN_F3R2_FB20_Msk|macro|CAN_F3R2_FB20_Msk
DECL|CAN_F3R2_FB20_Pos|macro|CAN_F3R2_FB20_Pos
DECL|CAN_F3R2_FB20|macro|CAN_F3R2_FB20
DECL|CAN_F3R2_FB21_Msk|macro|CAN_F3R2_FB21_Msk
DECL|CAN_F3R2_FB21_Pos|macro|CAN_F3R2_FB21_Pos
DECL|CAN_F3R2_FB21|macro|CAN_F3R2_FB21
DECL|CAN_F3R2_FB22_Msk|macro|CAN_F3R2_FB22_Msk
DECL|CAN_F3R2_FB22_Pos|macro|CAN_F3R2_FB22_Pos
DECL|CAN_F3R2_FB22|macro|CAN_F3R2_FB22
DECL|CAN_F3R2_FB23_Msk|macro|CAN_F3R2_FB23_Msk
DECL|CAN_F3R2_FB23_Pos|macro|CAN_F3R2_FB23_Pos
DECL|CAN_F3R2_FB23|macro|CAN_F3R2_FB23
DECL|CAN_F3R2_FB24_Msk|macro|CAN_F3R2_FB24_Msk
DECL|CAN_F3R2_FB24_Pos|macro|CAN_F3R2_FB24_Pos
DECL|CAN_F3R2_FB24|macro|CAN_F3R2_FB24
DECL|CAN_F3R2_FB25_Msk|macro|CAN_F3R2_FB25_Msk
DECL|CAN_F3R2_FB25_Pos|macro|CAN_F3R2_FB25_Pos
DECL|CAN_F3R2_FB25|macro|CAN_F3R2_FB25
DECL|CAN_F3R2_FB26_Msk|macro|CAN_F3R2_FB26_Msk
DECL|CAN_F3R2_FB26_Pos|macro|CAN_F3R2_FB26_Pos
DECL|CAN_F3R2_FB26|macro|CAN_F3R2_FB26
DECL|CAN_F3R2_FB27_Msk|macro|CAN_F3R2_FB27_Msk
DECL|CAN_F3R2_FB27_Pos|macro|CAN_F3R2_FB27_Pos
DECL|CAN_F3R2_FB27|macro|CAN_F3R2_FB27
DECL|CAN_F3R2_FB28_Msk|macro|CAN_F3R2_FB28_Msk
DECL|CAN_F3R2_FB28_Pos|macro|CAN_F3R2_FB28_Pos
DECL|CAN_F3R2_FB28|macro|CAN_F3R2_FB28
DECL|CAN_F3R2_FB29_Msk|macro|CAN_F3R2_FB29_Msk
DECL|CAN_F3R2_FB29_Pos|macro|CAN_F3R2_FB29_Pos
DECL|CAN_F3R2_FB29|macro|CAN_F3R2_FB29
DECL|CAN_F3R2_FB2_Msk|macro|CAN_F3R2_FB2_Msk
DECL|CAN_F3R2_FB2_Pos|macro|CAN_F3R2_FB2_Pos
DECL|CAN_F3R2_FB2|macro|CAN_F3R2_FB2
DECL|CAN_F3R2_FB30_Msk|macro|CAN_F3R2_FB30_Msk
DECL|CAN_F3R2_FB30_Pos|macro|CAN_F3R2_FB30_Pos
DECL|CAN_F3R2_FB30|macro|CAN_F3R2_FB30
DECL|CAN_F3R2_FB31_Msk|macro|CAN_F3R2_FB31_Msk
DECL|CAN_F3R2_FB31_Pos|macro|CAN_F3R2_FB31_Pos
DECL|CAN_F3R2_FB31|macro|CAN_F3R2_FB31
DECL|CAN_F3R2_FB3_Msk|macro|CAN_F3R2_FB3_Msk
DECL|CAN_F3R2_FB3_Pos|macro|CAN_F3R2_FB3_Pos
DECL|CAN_F3R2_FB3|macro|CAN_F3R2_FB3
DECL|CAN_F3R2_FB4_Msk|macro|CAN_F3R2_FB4_Msk
DECL|CAN_F3R2_FB4_Pos|macro|CAN_F3R2_FB4_Pos
DECL|CAN_F3R2_FB4|macro|CAN_F3R2_FB4
DECL|CAN_F3R2_FB5_Msk|macro|CAN_F3R2_FB5_Msk
DECL|CAN_F3R2_FB5_Pos|macro|CAN_F3R2_FB5_Pos
DECL|CAN_F3R2_FB5|macro|CAN_F3R2_FB5
DECL|CAN_F3R2_FB6_Msk|macro|CAN_F3R2_FB6_Msk
DECL|CAN_F3R2_FB6_Pos|macro|CAN_F3R2_FB6_Pos
DECL|CAN_F3R2_FB6|macro|CAN_F3R2_FB6
DECL|CAN_F3R2_FB7_Msk|macro|CAN_F3R2_FB7_Msk
DECL|CAN_F3R2_FB7_Pos|macro|CAN_F3R2_FB7_Pos
DECL|CAN_F3R2_FB7|macro|CAN_F3R2_FB7
DECL|CAN_F3R2_FB8_Msk|macro|CAN_F3R2_FB8_Msk
DECL|CAN_F3R2_FB8_Pos|macro|CAN_F3R2_FB8_Pos
DECL|CAN_F3R2_FB8|macro|CAN_F3R2_FB8
DECL|CAN_F3R2_FB9_Msk|macro|CAN_F3R2_FB9_Msk
DECL|CAN_F3R2_FB9_Pos|macro|CAN_F3R2_FB9_Pos
DECL|CAN_F3R2_FB9|macro|CAN_F3R2_FB9
DECL|CAN_F4R1_FB0_Msk|macro|CAN_F4R1_FB0_Msk
DECL|CAN_F4R1_FB0_Pos|macro|CAN_F4R1_FB0_Pos
DECL|CAN_F4R1_FB0|macro|CAN_F4R1_FB0
DECL|CAN_F4R1_FB10_Msk|macro|CAN_F4R1_FB10_Msk
DECL|CAN_F4R1_FB10_Pos|macro|CAN_F4R1_FB10_Pos
DECL|CAN_F4R1_FB10|macro|CAN_F4R1_FB10
DECL|CAN_F4R1_FB11_Msk|macro|CAN_F4R1_FB11_Msk
DECL|CAN_F4R1_FB11_Pos|macro|CAN_F4R1_FB11_Pos
DECL|CAN_F4R1_FB11|macro|CAN_F4R1_FB11
DECL|CAN_F4R1_FB12_Msk|macro|CAN_F4R1_FB12_Msk
DECL|CAN_F4R1_FB12_Pos|macro|CAN_F4R1_FB12_Pos
DECL|CAN_F4R1_FB12|macro|CAN_F4R1_FB12
DECL|CAN_F4R1_FB13_Msk|macro|CAN_F4R1_FB13_Msk
DECL|CAN_F4R1_FB13_Pos|macro|CAN_F4R1_FB13_Pos
DECL|CAN_F4R1_FB13|macro|CAN_F4R1_FB13
DECL|CAN_F4R1_FB14_Msk|macro|CAN_F4R1_FB14_Msk
DECL|CAN_F4R1_FB14_Pos|macro|CAN_F4R1_FB14_Pos
DECL|CAN_F4R1_FB14|macro|CAN_F4R1_FB14
DECL|CAN_F4R1_FB15_Msk|macro|CAN_F4R1_FB15_Msk
DECL|CAN_F4R1_FB15_Pos|macro|CAN_F4R1_FB15_Pos
DECL|CAN_F4R1_FB15|macro|CAN_F4R1_FB15
DECL|CAN_F4R1_FB16_Msk|macro|CAN_F4R1_FB16_Msk
DECL|CAN_F4R1_FB16_Pos|macro|CAN_F4R1_FB16_Pos
DECL|CAN_F4R1_FB16|macro|CAN_F4R1_FB16
DECL|CAN_F4R1_FB17_Msk|macro|CAN_F4R1_FB17_Msk
DECL|CAN_F4R1_FB17_Pos|macro|CAN_F4R1_FB17_Pos
DECL|CAN_F4R1_FB17|macro|CAN_F4R1_FB17
DECL|CAN_F4R1_FB18_Msk|macro|CAN_F4R1_FB18_Msk
DECL|CAN_F4R1_FB18_Pos|macro|CAN_F4R1_FB18_Pos
DECL|CAN_F4R1_FB18|macro|CAN_F4R1_FB18
DECL|CAN_F4R1_FB19_Msk|macro|CAN_F4R1_FB19_Msk
DECL|CAN_F4R1_FB19_Pos|macro|CAN_F4R1_FB19_Pos
DECL|CAN_F4R1_FB19|macro|CAN_F4R1_FB19
DECL|CAN_F4R1_FB1_Msk|macro|CAN_F4R1_FB1_Msk
DECL|CAN_F4R1_FB1_Pos|macro|CAN_F4R1_FB1_Pos
DECL|CAN_F4R1_FB1|macro|CAN_F4R1_FB1
DECL|CAN_F4R1_FB20_Msk|macro|CAN_F4R1_FB20_Msk
DECL|CAN_F4R1_FB20_Pos|macro|CAN_F4R1_FB20_Pos
DECL|CAN_F4R1_FB20|macro|CAN_F4R1_FB20
DECL|CAN_F4R1_FB21_Msk|macro|CAN_F4R1_FB21_Msk
DECL|CAN_F4R1_FB21_Pos|macro|CAN_F4R1_FB21_Pos
DECL|CAN_F4R1_FB21|macro|CAN_F4R1_FB21
DECL|CAN_F4R1_FB22_Msk|macro|CAN_F4R1_FB22_Msk
DECL|CAN_F4R1_FB22_Pos|macro|CAN_F4R1_FB22_Pos
DECL|CAN_F4R1_FB22|macro|CAN_F4R1_FB22
DECL|CAN_F4R1_FB23_Msk|macro|CAN_F4R1_FB23_Msk
DECL|CAN_F4R1_FB23_Pos|macro|CAN_F4R1_FB23_Pos
DECL|CAN_F4R1_FB23|macro|CAN_F4R1_FB23
DECL|CAN_F4R1_FB24_Msk|macro|CAN_F4R1_FB24_Msk
DECL|CAN_F4R1_FB24_Pos|macro|CAN_F4R1_FB24_Pos
DECL|CAN_F4R1_FB24|macro|CAN_F4R1_FB24
DECL|CAN_F4R1_FB25_Msk|macro|CAN_F4R1_FB25_Msk
DECL|CAN_F4R1_FB25_Pos|macro|CAN_F4R1_FB25_Pos
DECL|CAN_F4R1_FB25|macro|CAN_F4R1_FB25
DECL|CAN_F4R1_FB26_Msk|macro|CAN_F4R1_FB26_Msk
DECL|CAN_F4R1_FB26_Pos|macro|CAN_F4R1_FB26_Pos
DECL|CAN_F4R1_FB26|macro|CAN_F4R1_FB26
DECL|CAN_F4R1_FB27_Msk|macro|CAN_F4R1_FB27_Msk
DECL|CAN_F4R1_FB27_Pos|macro|CAN_F4R1_FB27_Pos
DECL|CAN_F4R1_FB27|macro|CAN_F4R1_FB27
DECL|CAN_F4R1_FB28_Msk|macro|CAN_F4R1_FB28_Msk
DECL|CAN_F4R1_FB28_Pos|macro|CAN_F4R1_FB28_Pos
DECL|CAN_F4R1_FB28|macro|CAN_F4R1_FB28
DECL|CAN_F4R1_FB29_Msk|macro|CAN_F4R1_FB29_Msk
DECL|CAN_F4R1_FB29_Pos|macro|CAN_F4R1_FB29_Pos
DECL|CAN_F4R1_FB29|macro|CAN_F4R1_FB29
DECL|CAN_F4R1_FB2_Msk|macro|CAN_F4R1_FB2_Msk
DECL|CAN_F4R1_FB2_Pos|macro|CAN_F4R1_FB2_Pos
DECL|CAN_F4R1_FB2|macro|CAN_F4R1_FB2
DECL|CAN_F4R1_FB30_Msk|macro|CAN_F4R1_FB30_Msk
DECL|CAN_F4R1_FB30_Pos|macro|CAN_F4R1_FB30_Pos
DECL|CAN_F4R1_FB30|macro|CAN_F4R1_FB30
DECL|CAN_F4R1_FB31_Msk|macro|CAN_F4R1_FB31_Msk
DECL|CAN_F4R1_FB31_Pos|macro|CAN_F4R1_FB31_Pos
DECL|CAN_F4R1_FB31|macro|CAN_F4R1_FB31
DECL|CAN_F4R1_FB3_Msk|macro|CAN_F4R1_FB3_Msk
DECL|CAN_F4R1_FB3_Pos|macro|CAN_F4R1_FB3_Pos
DECL|CAN_F4R1_FB3|macro|CAN_F4R1_FB3
DECL|CAN_F4R1_FB4_Msk|macro|CAN_F4R1_FB4_Msk
DECL|CAN_F4R1_FB4_Pos|macro|CAN_F4R1_FB4_Pos
DECL|CAN_F4R1_FB4|macro|CAN_F4R1_FB4
DECL|CAN_F4R1_FB5_Msk|macro|CAN_F4R1_FB5_Msk
DECL|CAN_F4R1_FB5_Pos|macro|CAN_F4R1_FB5_Pos
DECL|CAN_F4R1_FB5|macro|CAN_F4R1_FB5
DECL|CAN_F4R1_FB6_Msk|macro|CAN_F4R1_FB6_Msk
DECL|CAN_F4R1_FB6_Pos|macro|CAN_F4R1_FB6_Pos
DECL|CAN_F4R1_FB6|macro|CAN_F4R1_FB6
DECL|CAN_F4R1_FB7_Msk|macro|CAN_F4R1_FB7_Msk
DECL|CAN_F4R1_FB7_Pos|macro|CAN_F4R1_FB7_Pos
DECL|CAN_F4R1_FB7|macro|CAN_F4R1_FB7
DECL|CAN_F4R1_FB8_Msk|macro|CAN_F4R1_FB8_Msk
DECL|CAN_F4R1_FB8_Pos|macro|CAN_F4R1_FB8_Pos
DECL|CAN_F4R1_FB8|macro|CAN_F4R1_FB8
DECL|CAN_F4R1_FB9_Msk|macro|CAN_F4R1_FB9_Msk
DECL|CAN_F4R1_FB9_Pos|macro|CAN_F4R1_FB9_Pos
DECL|CAN_F4R1_FB9|macro|CAN_F4R1_FB9
DECL|CAN_F4R2_FB0_Msk|macro|CAN_F4R2_FB0_Msk
DECL|CAN_F4R2_FB0_Pos|macro|CAN_F4R2_FB0_Pos
DECL|CAN_F4R2_FB0|macro|CAN_F4R2_FB0
DECL|CAN_F4R2_FB10_Msk|macro|CAN_F4R2_FB10_Msk
DECL|CAN_F4R2_FB10_Pos|macro|CAN_F4R2_FB10_Pos
DECL|CAN_F4R2_FB10|macro|CAN_F4R2_FB10
DECL|CAN_F4R2_FB11_Msk|macro|CAN_F4R2_FB11_Msk
DECL|CAN_F4R2_FB11_Pos|macro|CAN_F4R2_FB11_Pos
DECL|CAN_F4R2_FB11|macro|CAN_F4R2_FB11
DECL|CAN_F4R2_FB12_Msk|macro|CAN_F4R2_FB12_Msk
DECL|CAN_F4R2_FB12_Pos|macro|CAN_F4R2_FB12_Pos
DECL|CAN_F4R2_FB12|macro|CAN_F4R2_FB12
DECL|CAN_F4R2_FB13_Msk|macro|CAN_F4R2_FB13_Msk
DECL|CAN_F4R2_FB13_Pos|macro|CAN_F4R2_FB13_Pos
DECL|CAN_F4R2_FB13|macro|CAN_F4R2_FB13
DECL|CAN_F4R2_FB14_Msk|macro|CAN_F4R2_FB14_Msk
DECL|CAN_F4R2_FB14_Pos|macro|CAN_F4R2_FB14_Pos
DECL|CAN_F4R2_FB14|macro|CAN_F4R2_FB14
DECL|CAN_F4R2_FB15_Msk|macro|CAN_F4R2_FB15_Msk
DECL|CAN_F4R2_FB15_Pos|macro|CAN_F4R2_FB15_Pos
DECL|CAN_F4R2_FB15|macro|CAN_F4R2_FB15
DECL|CAN_F4R2_FB16_Msk|macro|CAN_F4R2_FB16_Msk
DECL|CAN_F4R2_FB16_Pos|macro|CAN_F4R2_FB16_Pos
DECL|CAN_F4R2_FB16|macro|CAN_F4R2_FB16
DECL|CAN_F4R2_FB17_Msk|macro|CAN_F4R2_FB17_Msk
DECL|CAN_F4R2_FB17_Pos|macro|CAN_F4R2_FB17_Pos
DECL|CAN_F4R2_FB17|macro|CAN_F4R2_FB17
DECL|CAN_F4R2_FB18_Msk|macro|CAN_F4R2_FB18_Msk
DECL|CAN_F4R2_FB18_Pos|macro|CAN_F4R2_FB18_Pos
DECL|CAN_F4R2_FB18|macro|CAN_F4R2_FB18
DECL|CAN_F4R2_FB19_Msk|macro|CAN_F4R2_FB19_Msk
DECL|CAN_F4R2_FB19_Pos|macro|CAN_F4R2_FB19_Pos
DECL|CAN_F4R2_FB19|macro|CAN_F4R2_FB19
DECL|CAN_F4R2_FB1_Msk|macro|CAN_F4R2_FB1_Msk
DECL|CAN_F4R2_FB1_Pos|macro|CAN_F4R2_FB1_Pos
DECL|CAN_F4R2_FB1|macro|CAN_F4R2_FB1
DECL|CAN_F4R2_FB20_Msk|macro|CAN_F4R2_FB20_Msk
DECL|CAN_F4R2_FB20_Pos|macro|CAN_F4R2_FB20_Pos
DECL|CAN_F4R2_FB20|macro|CAN_F4R2_FB20
DECL|CAN_F4R2_FB21_Msk|macro|CAN_F4R2_FB21_Msk
DECL|CAN_F4R2_FB21_Pos|macro|CAN_F4R2_FB21_Pos
DECL|CAN_F4R2_FB21|macro|CAN_F4R2_FB21
DECL|CAN_F4R2_FB22_Msk|macro|CAN_F4R2_FB22_Msk
DECL|CAN_F4R2_FB22_Pos|macro|CAN_F4R2_FB22_Pos
DECL|CAN_F4R2_FB22|macro|CAN_F4R2_FB22
DECL|CAN_F4R2_FB23_Msk|macro|CAN_F4R2_FB23_Msk
DECL|CAN_F4R2_FB23_Pos|macro|CAN_F4R2_FB23_Pos
DECL|CAN_F4R2_FB23|macro|CAN_F4R2_FB23
DECL|CAN_F4R2_FB24_Msk|macro|CAN_F4R2_FB24_Msk
DECL|CAN_F4R2_FB24_Pos|macro|CAN_F4R2_FB24_Pos
DECL|CAN_F4R2_FB24|macro|CAN_F4R2_FB24
DECL|CAN_F4R2_FB25_Msk|macro|CAN_F4R2_FB25_Msk
DECL|CAN_F4R2_FB25_Pos|macro|CAN_F4R2_FB25_Pos
DECL|CAN_F4R2_FB25|macro|CAN_F4R2_FB25
DECL|CAN_F4R2_FB26_Msk|macro|CAN_F4R2_FB26_Msk
DECL|CAN_F4R2_FB26_Pos|macro|CAN_F4R2_FB26_Pos
DECL|CAN_F4R2_FB26|macro|CAN_F4R2_FB26
DECL|CAN_F4R2_FB27_Msk|macro|CAN_F4R2_FB27_Msk
DECL|CAN_F4R2_FB27_Pos|macro|CAN_F4R2_FB27_Pos
DECL|CAN_F4R2_FB27|macro|CAN_F4R2_FB27
DECL|CAN_F4R2_FB28_Msk|macro|CAN_F4R2_FB28_Msk
DECL|CAN_F4R2_FB28_Pos|macro|CAN_F4R2_FB28_Pos
DECL|CAN_F4R2_FB28|macro|CAN_F4R2_FB28
DECL|CAN_F4R2_FB29_Msk|macro|CAN_F4R2_FB29_Msk
DECL|CAN_F4R2_FB29_Pos|macro|CAN_F4R2_FB29_Pos
DECL|CAN_F4R2_FB29|macro|CAN_F4R2_FB29
DECL|CAN_F4R2_FB2_Msk|macro|CAN_F4R2_FB2_Msk
DECL|CAN_F4R2_FB2_Pos|macro|CAN_F4R2_FB2_Pos
DECL|CAN_F4R2_FB2|macro|CAN_F4R2_FB2
DECL|CAN_F4R2_FB30_Msk|macro|CAN_F4R2_FB30_Msk
DECL|CAN_F4R2_FB30_Pos|macro|CAN_F4R2_FB30_Pos
DECL|CAN_F4R2_FB30|macro|CAN_F4R2_FB30
DECL|CAN_F4R2_FB31_Msk|macro|CAN_F4R2_FB31_Msk
DECL|CAN_F4R2_FB31_Pos|macro|CAN_F4R2_FB31_Pos
DECL|CAN_F4R2_FB31|macro|CAN_F4R2_FB31
DECL|CAN_F4R2_FB3_Msk|macro|CAN_F4R2_FB3_Msk
DECL|CAN_F4R2_FB3_Pos|macro|CAN_F4R2_FB3_Pos
DECL|CAN_F4R2_FB3|macro|CAN_F4R2_FB3
DECL|CAN_F4R2_FB4_Msk|macro|CAN_F4R2_FB4_Msk
DECL|CAN_F4R2_FB4_Pos|macro|CAN_F4R2_FB4_Pos
DECL|CAN_F4R2_FB4|macro|CAN_F4R2_FB4
DECL|CAN_F4R2_FB5_Msk|macro|CAN_F4R2_FB5_Msk
DECL|CAN_F4R2_FB5_Pos|macro|CAN_F4R2_FB5_Pos
DECL|CAN_F4R2_FB5|macro|CAN_F4R2_FB5
DECL|CAN_F4R2_FB6_Msk|macro|CAN_F4R2_FB6_Msk
DECL|CAN_F4R2_FB6_Pos|macro|CAN_F4R2_FB6_Pos
DECL|CAN_F4R2_FB6|macro|CAN_F4R2_FB6
DECL|CAN_F4R2_FB7_Msk|macro|CAN_F4R2_FB7_Msk
DECL|CAN_F4R2_FB7_Pos|macro|CAN_F4R2_FB7_Pos
DECL|CAN_F4R2_FB7|macro|CAN_F4R2_FB7
DECL|CAN_F4R2_FB8_Msk|macro|CAN_F4R2_FB8_Msk
DECL|CAN_F4R2_FB8_Pos|macro|CAN_F4R2_FB8_Pos
DECL|CAN_F4R2_FB8|macro|CAN_F4R2_FB8
DECL|CAN_F4R2_FB9_Msk|macro|CAN_F4R2_FB9_Msk
DECL|CAN_F4R2_FB9_Pos|macro|CAN_F4R2_FB9_Pos
DECL|CAN_F4R2_FB9|macro|CAN_F4R2_FB9
DECL|CAN_F5R1_FB0_Msk|macro|CAN_F5R1_FB0_Msk
DECL|CAN_F5R1_FB0_Pos|macro|CAN_F5R1_FB0_Pos
DECL|CAN_F5R1_FB0|macro|CAN_F5R1_FB0
DECL|CAN_F5R1_FB10_Msk|macro|CAN_F5R1_FB10_Msk
DECL|CAN_F5R1_FB10_Pos|macro|CAN_F5R1_FB10_Pos
DECL|CAN_F5R1_FB10|macro|CAN_F5R1_FB10
DECL|CAN_F5R1_FB11_Msk|macro|CAN_F5R1_FB11_Msk
DECL|CAN_F5R1_FB11_Pos|macro|CAN_F5R1_FB11_Pos
DECL|CAN_F5R1_FB11|macro|CAN_F5R1_FB11
DECL|CAN_F5R1_FB12_Msk|macro|CAN_F5R1_FB12_Msk
DECL|CAN_F5R1_FB12_Pos|macro|CAN_F5R1_FB12_Pos
DECL|CAN_F5R1_FB12|macro|CAN_F5R1_FB12
DECL|CAN_F5R1_FB13_Msk|macro|CAN_F5R1_FB13_Msk
DECL|CAN_F5R1_FB13_Pos|macro|CAN_F5R1_FB13_Pos
DECL|CAN_F5R1_FB13|macro|CAN_F5R1_FB13
DECL|CAN_F5R1_FB14_Msk|macro|CAN_F5R1_FB14_Msk
DECL|CAN_F5R1_FB14_Pos|macro|CAN_F5R1_FB14_Pos
DECL|CAN_F5R1_FB14|macro|CAN_F5R1_FB14
DECL|CAN_F5R1_FB15_Msk|macro|CAN_F5R1_FB15_Msk
DECL|CAN_F5R1_FB15_Pos|macro|CAN_F5R1_FB15_Pos
DECL|CAN_F5R1_FB15|macro|CAN_F5R1_FB15
DECL|CAN_F5R1_FB16_Msk|macro|CAN_F5R1_FB16_Msk
DECL|CAN_F5R1_FB16_Pos|macro|CAN_F5R1_FB16_Pos
DECL|CAN_F5R1_FB16|macro|CAN_F5R1_FB16
DECL|CAN_F5R1_FB17_Msk|macro|CAN_F5R1_FB17_Msk
DECL|CAN_F5R1_FB17_Pos|macro|CAN_F5R1_FB17_Pos
DECL|CAN_F5R1_FB17|macro|CAN_F5R1_FB17
DECL|CAN_F5R1_FB18_Msk|macro|CAN_F5R1_FB18_Msk
DECL|CAN_F5R1_FB18_Pos|macro|CAN_F5R1_FB18_Pos
DECL|CAN_F5R1_FB18|macro|CAN_F5R1_FB18
DECL|CAN_F5R1_FB19_Msk|macro|CAN_F5R1_FB19_Msk
DECL|CAN_F5R1_FB19_Pos|macro|CAN_F5R1_FB19_Pos
DECL|CAN_F5R1_FB19|macro|CAN_F5R1_FB19
DECL|CAN_F5R1_FB1_Msk|macro|CAN_F5R1_FB1_Msk
DECL|CAN_F5R1_FB1_Pos|macro|CAN_F5R1_FB1_Pos
DECL|CAN_F5R1_FB1|macro|CAN_F5R1_FB1
DECL|CAN_F5R1_FB20_Msk|macro|CAN_F5R1_FB20_Msk
DECL|CAN_F5R1_FB20_Pos|macro|CAN_F5R1_FB20_Pos
DECL|CAN_F5R1_FB20|macro|CAN_F5R1_FB20
DECL|CAN_F5R1_FB21_Msk|macro|CAN_F5R1_FB21_Msk
DECL|CAN_F5R1_FB21_Pos|macro|CAN_F5R1_FB21_Pos
DECL|CAN_F5R1_FB21|macro|CAN_F5R1_FB21
DECL|CAN_F5R1_FB22_Msk|macro|CAN_F5R1_FB22_Msk
DECL|CAN_F5R1_FB22_Pos|macro|CAN_F5R1_FB22_Pos
DECL|CAN_F5R1_FB22|macro|CAN_F5R1_FB22
DECL|CAN_F5R1_FB23_Msk|macro|CAN_F5R1_FB23_Msk
DECL|CAN_F5R1_FB23_Pos|macro|CAN_F5R1_FB23_Pos
DECL|CAN_F5R1_FB23|macro|CAN_F5R1_FB23
DECL|CAN_F5R1_FB24_Msk|macro|CAN_F5R1_FB24_Msk
DECL|CAN_F5R1_FB24_Pos|macro|CAN_F5R1_FB24_Pos
DECL|CAN_F5R1_FB24|macro|CAN_F5R1_FB24
DECL|CAN_F5R1_FB25_Msk|macro|CAN_F5R1_FB25_Msk
DECL|CAN_F5R1_FB25_Pos|macro|CAN_F5R1_FB25_Pos
DECL|CAN_F5R1_FB25|macro|CAN_F5R1_FB25
DECL|CAN_F5R1_FB26_Msk|macro|CAN_F5R1_FB26_Msk
DECL|CAN_F5R1_FB26_Pos|macro|CAN_F5R1_FB26_Pos
DECL|CAN_F5R1_FB26|macro|CAN_F5R1_FB26
DECL|CAN_F5R1_FB27_Msk|macro|CAN_F5R1_FB27_Msk
DECL|CAN_F5R1_FB27_Pos|macro|CAN_F5R1_FB27_Pos
DECL|CAN_F5R1_FB27|macro|CAN_F5R1_FB27
DECL|CAN_F5R1_FB28_Msk|macro|CAN_F5R1_FB28_Msk
DECL|CAN_F5R1_FB28_Pos|macro|CAN_F5R1_FB28_Pos
DECL|CAN_F5R1_FB28|macro|CAN_F5R1_FB28
DECL|CAN_F5R1_FB29_Msk|macro|CAN_F5R1_FB29_Msk
DECL|CAN_F5R1_FB29_Pos|macro|CAN_F5R1_FB29_Pos
DECL|CAN_F5R1_FB29|macro|CAN_F5R1_FB29
DECL|CAN_F5R1_FB2_Msk|macro|CAN_F5R1_FB2_Msk
DECL|CAN_F5R1_FB2_Pos|macro|CAN_F5R1_FB2_Pos
DECL|CAN_F5R1_FB2|macro|CAN_F5R1_FB2
DECL|CAN_F5R1_FB30_Msk|macro|CAN_F5R1_FB30_Msk
DECL|CAN_F5R1_FB30_Pos|macro|CAN_F5R1_FB30_Pos
DECL|CAN_F5R1_FB30|macro|CAN_F5R1_FB30
DECL|CAN_F5R1_FB31_Msk|macro|CAN_F5R1_FB31_Msk
DECL|CAN_F5R1_FB31_Pos|macro|CAN_F5R1_FB31_Pos
DECL|CAN_F5R1_FB31|macro|CAN_F5R1_FB31
DECL|CAN_F5R1_FB3_Msk|macro|CAN_F5R1_FB3_Msk
DECL|CAN_F5R1_FB3_Pos|macro|CAN_F5R1_FB3_Pos
DECL|CAN_F5R1_FB3|macro|CAN_F5R1_FB3
DECL|CAN_F5R1_FB4_Msk|macro|CAN_F5R1_FB4_Msk
DECL|CAN_F5R1_FB4_Pos|macro|CAN_F5R1_FB4_Pos
DECL|CAN_F5R1_FB4|macro|CAN_F5R1_FB4
DECL|CAN_F5R1_FB5_Msk|macro|CAN_F5R1_FB5_Msk
DECL|CAN_F5R1_FB5_Pos|macro|CAN_F5R1_FB5_Pos
DECL|CAN_F5R1_FB5|macro|CAN_F5R1_FB5
DECL|CAN_F5R1_FB6_Msk|macro|CAN_F5R1_FB6_Msk
DECL|CAN_F5R1_FB6_Pos|macro|CAN_F5R1_FB6_Pos
DECL|CAN_F5R1_FB6|macro|CAN_F5R1_FB6
DECL|CAN_F5R1_FB7_Msk|macro|CAN_F5R1_FB7_Msk
DECL|CAN_F5R1_FB7_Pos|macro|CAN_F5R1_FB7_Pos
DECL|CAN_F5R1_FB7|macro|CAN_F5R1_FB7
DECL|CAN_F5R1_FB8_Msk|macro|CAN_F5R1_FB8_Msk
DECL|CAN_F5R1_FB8_Pos|macro|CAN_F5R1_FB8_Pos
DECL|CAN_F5R1_FB8|macro|CAN_F5R1_FB8
DECL|CAN_F5R1_FB9_Msk|macro|CAN_F5R1_FB9_Msk
DECL|CAN_F5R1_FB9_Pos|macro|CAN_F5R1_FB9_Pos
DECL|CAN_F5R1_FB9|macro|CAN_F5R1_FB9
DECL|CAN_F5R2_FB0_Msk|macro|CAN_F5R2_FB0_Msk
DECL|CAN_F5R2_FB0_Pos|macro|CAN_F5R2_FB0_Pos
DECL|CAN_F5R2_FB0|macro|CAN_F5R2_FB0
DECL|CAN_F5R2_FB10_Msk|macro|CAN_F5R2_FB10_Msk
DECL|CAN_F5R2_FB10_Pos|macro|CAN_F5R2_FB10_Pos
DECL|CAN_F5R2_FB10|macro|CAN_F5R2_FB10
DECL|CAN_F5R2_FB11_Msk|macro|CAN_F5R2_FB11_Msk
DECL|CAN_F5R2_FB11_Pos|macro|CAN_F5R2_FB11_Pos
DECL|CAN_F5R2_FB11|macro|CAN_F5R2_FB11
DECL|CAN_F5R2_FB12_Msk|macro|CAN_F5R2_FB12_Msk
DECL|CAN_F5R2_FB12_Pos|macro|CAN_F5R2_FB12_Pos
DECL|CAN_F5R2_FB12|macro|CAN_F5R2_FB12
DECL|CAN_F5R2_FB13_Msk|macro|CAN_F5R2_FB13_Msk
DECL|CAN_F5R2_FB13_Pos|macro|CAN_F5R2_FB13_Pos
DECL|CAN_F5R2_FB13|macro|CAN_F5R2_FB13
DECL|CAN_F5R2_FB14_Msk|macro|CAN_F5R2_FB14_Msk
DECL|CAN_F5R2_FB14_Pos|macro|CAN_F5R2_FB14_Pos
DECL|CAN_F5R2_FB14|macro|CAN_F5R2_FB14
DECL|CAN_F5R2_FB15_Msk|macro|CAN_F5R2_FB15_Msk
DECL|CAN_F5R2_FB15_Pos|macro|CAN_F5R2_FB15_Pos
DECL|CAN_F5R2_FB15|macro|CAN_F5R2_FB15
DECL|CAN_F5R2_FB16_Msk|macro|CAN_F5R2_FB16_Msk
DECL|CAN_F5R2_FB16_Pos|macro|CAN_F5R2_FB16_Pos
DECL|CAN_F5R2_FB16|macro|CAN_F5R2_FB16
DECL|CAN_F5R2_FB17_Msk|macro|CAN_F5R2_FB17_Msk
DECL|CAN_F5R2_FB17_Pos|macro|CAN_F5R2_FB17_Pos
DECL|CAN_F5R2_FB17|macro|CAN_F5R2_FB17
DECL|CAN_F5R2_FB18_Msk|macro|CAN_F5R2_FB18_Msk
DECL|CAN_F5R2_FB18_Pos|macro|CAN_F5R2_FB18_Pos
DECL|CAN_F5R2_FB18|macro|CAN_F5R2_FB18
DECL|CAN_F5R2_FB19_Msk|macro|CAN_F5R2_FB19_Msk
DECL|CAN_F5R2_FB19_Pos|macro|CAN_F5R2_FB19_Pos
DECL|CAN_F5R2_FB19|macro|CAN_F5R2_FB19
DECL|CAN_F5R2_FB1_Msk|macro|CAN_F5R2_FB1_Msk
DECL|CAN_F5R2_FB1_Pos|macro|CAN_F5R2_FB1_Pos
DECL|CAN_F5R2_FB1|macro|CAN_F5R2_FB1
DECL|CAN_F5R2_FB20_Msk|macro|CAN_F5R2_FB20_Msk
DECL|CAN_F5R2_FB20_Pos|macro|CAN_F5R2_FB20_Pos
DECL|CAN_F5R2_FB20|macro|CAN_F5R2_FB20
DECL|CAN_F5R2_FB21_Msk|macro|CAN_F5R2_FB21_Msk
DECL|CAN_F5R2_FB21_Pos|macro|CAN_F5R2_FB21_Pos
DECL|CAN_F5R2_FB21|macro|CAN_F5R2_FB21
DECL|CAN_F5R2_FB22_Msk|macro|CAN_F5R2_FB22_Msk
DECL|CAN_F5R2_FB22_Pos|macro|CAN_F5R2_FB22_Pos
DECL|CAN_F5R2_FB22|macro|CAN_F5R2_FB22
DECL|CAN_F5R2_FB23_Msk|macro|CAN_F5R2_FB23_Msk
DECL|CAN_F5R2_FB23_Pos|macro|CAN_F5R2_FB23_Pos
DECL|CAN_F5R2_FB23|macro|CAN_F5R2_FB23
DECL|CAN_F5R2_FB24_Msk|macro|CAN_F5R2_FB24_Msk
DECL|CAN_F5R2_FB24_Pos|macro|CAN_F5R2_FB24_Pos
DECL|CAN_F5R2_FB24|macro|CAN_F5R2_FB24
DECL|CAN_F5R2_FB25_Msk|macro|CAN_F5R2_FB25_Msk
DECL|CAN_F5R2_FB25_Pos|macro|CAN_F5R2_FB25_Pos
DECL|CAN_F5R2_FB25|macro|CAN_F5R2_FB25
DECL|CAN_F5R2_FB26_Msk|macro|CAN_F5R2_FB26_Msk
DECL|CAN_F5R2_FB26_Pos|macro|CAN_F5R2_FB26_Pos
DECL|CAN_F5R2_FB26|macro|CAN_F5R2_FB26
DECL|CAN_F5R2_FB27_Msk|macro|CAN_F5R2_FB27_Msk
DECL|CAN_F5R2_FB27_Pos|macro|CAN_F5R2_FB27_Pos
DECL|CAN_F5R2_FB27|macro|CAN_F5R2_FB27
DECL|CAN_F5R2_FB28_Msk|macro|CAN_F5R2_FB28_Msk
DECL|CAN_F5R2_FB28_Pos|macro|CAN_F5R2_FB28_Pos
DECL|CAN_F5R2_FB28|macro|CAN_F5R2_FB28
DECL|CAN_F5R2_FB29_Msk|macro|CAN_F5R2_FB29_Msk
DECL|CAN_F5R2_FB29_Pos|macro|CAN_F5R2_FB29_Pos
DECL|CAN_F5R2_FB29|macro|CAN_F5R2_FB29
DECL|CAN_F5R2_FB2_Msk|macro|CAN_F5R2_FB2_Msk
DECL|CAN_F5R2_FB2_Pos|macro|CAN_F5R2_FB2_Pos
DECL|CAN_F5R2_FB2|macro|CAN_F5R2_FB2
DECL|CAN_F5R2_FB30_Msk|macro|CAN_F5R2_FB30_Msk
DECL|CAN_F5R2_FB30_Pos|macro|CAN_F5R2_FB30_Pos
DECL|CAN_F5R2_FB30|macro|CAN_F5R2_FB30
DECL|CAN_F5R2_FB31_Msk|macro|CAN_F5R2_FB31_Msk
DECL|CAN_F5R2_FB31_Pos|macro|CAN_F5R2_FB31_Pos
DECL|CAN_F5R2_FB31|macro|CAN_F5R2_FB31
DECL|CAN_F5R2_FB3_Msk|macro|CAN_F5R2_FB3_Msk
DECL|CAN_F5R2_FB3_Pos|macro|CAN_F5R2_FB3_Pos
DECL|CAN_F5R2_FB3|macro|CAN_F5R2_FB3
DECL|CAN_F5R2_FB4_Msk|macro|CAN_F5R2_FB4_Msk
DECL|CAN_F5R2_FB4_Pos|macro|CAN_F5R2_FB4_Pos
DECL|CAN_F5R2_FB4|macro|CAN_F5R2_FB4
DECL|CAN_F5R2_FB5_Msk|macro|CAN_F5R2_FB5_Msk
DECL|CAN_F5R2_FB5_Pos|macro|CAN_F5R2_FB5_Pos
DECL|CAN_F5R2_FB5|macro|CAN_F5R2_FB5
DECL|CAN_F5R2_FB6_Msk|macro|CAN_F5R2_FB6_Msk
DECL|CAN_F5R2_FB6_Pos|macro|CAN_F5R2_FB6_Pos
DECL|CAN_F5R2_FB6|macro|CAN_F5R2_FB6
DECL|CAN_F5R2_FB7_Msk|macro|CAN_F5R2_FB7_Msk
DECL|CAN_F5R2_FB7_Pos|macro|CAN_F5R2_FB7_Pos
DECL|CAN_F5R2_FB7|macro|CAN_F5R2_FB7
DECL|CAN_F5R2_FB8_Msk|macro|CAN_F5R2_FB8_Msk
DECL|CAN_F5R2_FB8_Pos|macro|CAN_F5R2_FB8_Pos
DECL|CAN_F5R2_FB8|macro|CAN_F5R2_FB8
DECL|CAN_F5R2_FB9_Msk|macro|CAN_F5R2_FB9_Msk
DECL|CAN_F5R2_FB9_Pos|macro|CAN_F5R2_FB9_Pos
DECL|CAN_F5R2_FB9|macro|CAN_F5R2_FB9
DECL|CAN_F6R1_FB0_Msk|macro|CAN_F6R1_FB0_Msk
DECL|CAN_F6R1_FB0_Pos|macro|CAN_F6R1_FB0_Pos
DECL|CAN_F6R1_FB0|macro|CAN_F6R1_FB0
DECL|CAN_F6R1_FB10_Msk|macro|CAN_F6R1_FB10_Msk
DECL|CAN_F6R1_FB10_Pos|macro|CAN_F6R1_FB10_Pos
DECL|CAN_F6R1_FB10|macro|CAN_F6R1_FB10
DECL|CAN_F6R1_FB11_Msk|macro|CAN_F6R1_FB11_Msk
DECL|CAN_F6R1_FB11_Pos|macro|CAN_F6R1_FB11_Pos
DECL|CAN_F6R1_FB11|macro|CAN_F6R1_FB11
DECL|CAN_F6R1_FB12_Msk|macro|CAN_F6R1_FB12_Msk
DECL|CAN_F6R1_FB12_Pos|macro|CAN_F6R1_FB12_Pos
DECL|CAN_F6R1_FB12|macro|CAN_F6R1_FB12
DECL|CAN_F6R1_FB13_Msk|macro|CAN_F6R1_FB13_Msk
DECL|CAN_F6R1_FB13_Pos|macro|CAN_F6R1_FB13_Pos
DECL|CAN_F6R1_FB13|macro|CAN_F6R1_FB13
DECL|CAN_F6R1_FB14_Msk|macro|CAN_F6R1_FB14_Msk
DECL|CAN_F6R1_FB14_Pos|macro|CAN_F6R1_FB14_Pos
DECL|CAN_F6R1_FB14|macro|CAN_F6R1_FB14
DECL|CAN_F6R1_FB15_Msk|macro|CAN_F6R1_FB15_Msk
DECL|CAN_F6R1_FB15_Pos|macro|CAN_F6R1_FB15_Pos
DECL|CAN_F6R1_FB15|macro|CAN_F6R1_FB15
DECL|CAN_F6R1_FB16_Msk|macro|CAN_F6R1_FB16_Msk
DECL|CAN_F6R1_FB16_Pos|macro|CAN_F6R1_FB16_Pos
DECL|CAN_F6R1_FB16|macro|CAN_F6R1_FB16
DECL|CAN_F6R1_FB17_Msk|macro|CAN_F6R1_FB17_Msk
DECL|CAN_F6R1_FB17_Pos|macro|CAN_F6R1_FB17_Pos
DECL|CAN_F6R1_FB17|macro|CAN_F6R1_FB17
DECL|CAN_F6R1_FB18_Msk|macro|CAN_F6R1_FB18_Msk
DECL|CAN_F6R1_FB18_Pos|macro|CAN_F6R1_FB18_Pos
DECL|CAN_F6R1_FB18|macro|CAN_F6R1_FB18
DECL|CAN_F6R1_FB19_Msk|macro|CAN_F6R1_FB19_Msk
DECL|CAN_F6R1_FB19_Pos|macro|CAN_F6R1_FB19_Pos
DECL|CAN_F6R1_FB19|macro|CAN_F6R1_FB19
DECL|CAN_F6R1_FB1_Msk|macro|CAN_F6R1_FB1_Msk
DECL|CAN_F6R1_FB1_Pos|macro|CAN_F6R1_FB1_Pos
DECL|CAN_F6R1_FB1|macro|CAN_F6R1_FB1
DECL|CAN_F6R1_FB20_Msk|macro|CAN_F6R1_FB20_Msk
DECL|CAN_F6R1_FB20_Pos|macro|CAN_F6R1_FB20_Pos
DECL|CAN_F6R1_FB20|macro|CAN_F6R1_FB20
DECL|CAN_F6R1_FB21_Msk|macro|CAN_F6R1_FB21_Msk
DECL|CAN_F6R1_FB21_Pos|macro|CAN_F6R1_FB21_Pos
DECL|CAN_F6R1_FB21|macro|CAN_F6R1_FB21
DECL|CAN_F6R1_FB22_Msk|macro|CAN_F6R1_FB22_Msk
DECL|CAN_F6R1_FB22_Pos|macro|CAN_F6R1_FB22_Pos
DECL|CAN_F6R1_FB22|macro|CAN_F6R1_FB22
DECL|CAN_F6R1_FB23_Msk|macro|CAN_F6R1_FB23_Msk
DECL|CAN_F6R1_FB23_Pos|macro|CAN_F6R1_FB23_Pos
DECL|CAN_F6R1_FB23|macro|CAN_F6R1_FB23
DECL|CAN_F6R1_FB24_Msk|macro|CAN_F6R1_FB24_Msk
DECL|CAN_F6R1_FB24_Pos|macro|CAN_F6R1_FB24_Pos
DECL|CAN_F6R1_FB24|macro|CAN_F6R1_FB24
DECL|CAN_F6R1_FB25_Msk|macro|CAN_F6R1_FB25_Msk
DECL|CAN_F6R1_FB25_Pos|macro|CAN_F6R1_FB25_Pos
DECL|CAN_F6R1_FB25|macro|CAN_F6R1_FB25
DECL|CAN_F6R1_FB26_Msk|macro|CAN_F6R1_FB26_Msk
DECL|CAN_F6R1_FB26_Pos|macro|CAN_F6R1_FB26_Pos
DECL|CAN_F6R1_FB26|macro|CAN_F6R1_FB26
DECL|CAN_F6R1_FB27_Msk|macro|CAN_F6R1_FB27_Msk
DECL|CAN_F6R1_FB27_Pos|macro|CAN_F6R1_FB27_Pos
DECL|CAN_F6R1_FB27|macro|CAN_F6R1_FB27
DECL|CAN_F6R1_FB28_Msk|macro|CAN_F6R1_FB28_Msk
DECL|CAN_F6R1_FB28_Pos|macro|CAN_F6R1_FB28_Pos
DECL|CAN_F6R1_FB28|macro|CAN_F6R1_FB28
DECL|CAN_F6R1_FB29_Msk|macro|CAN_F6R1_FB29_Msk
DECL|CAN_F6R1_FB29_Pos|macro|CAN_F6R1_FB29_Pos
DECL|CAN_F6R1_FB29|macro|CAN_F6R1_FB29
DECL|CAN_F6R1_FB2_Msk|macro|CAN_F6R1_FB2_Msk
DECL|CAN_F6R1_FB2_Pos|macro|CAN_F6R1_FB2_Pos
DECL|CAN_F6R1_FB2|macro|CAN_F6R1_FB2
DECL|CAN_F6R1_FB30_Msk|macro|CAN_F6R1_FB30_Msk
DECL|CAN_F6R1_FB30_Pos|macro|CAN_F6R1_FB30_Pos
DECL|CAN_F6R1_FB30|macro|CAN_F6R1_FB30
DECL|CAN_F6R1_FB31_Msk|macro|CAN_F6R1_FB31_Msk
DECL|CAN_F6R1_FB31_Pos|macro|CAN_F6R1_FB31_Pos
DECL|CAN_F6R1_FB31|macro|CAN_F6R1_FB31
DECL|CAN_F6R1_FB3_Msk|macro|CAN_F6R1_FB3_Msk
DECL|CAN_F6R1_FB3_Pos|macro|CAN_F6R1_FB3_Pos
DECL|CAN_F6R1_FB3|macro|CAN_F6R1_FB3
DECL|CAN_F6R1_FB4_Msk|macro|CAN_F6R1_FB4_Msk
DECL|CAN_F6R1_FB4_Pos|macro|CAN_F6R1_FB4_Pos
DECL|CAN_F6R1_FB4|macro|CAN_F6R1_FB4
DECL|CAN_F6R1_FB5_Msk|macro|CAN_F6R1_FB5_Msk
DECL|CAN_F6R1_FB5_Pos|macro|CAN_F6R1_FB5_Pos
DECL|CAN_F6R1_FB5|macro|CAN_F6R1_FB5
DECL|CAN_F6R1_FB6_Msk|macro|CAN_F6R1_FB6_Msk
DECL|CAN_F6R1_FB6_Pos|macro|CAN_F6R1_FB6_Pos
DECL|CAN_F6R1_FB6|macro|CAN_F6R1_FB6
DECL|CAN_F6R1_FB7_Msk|macro|CAN_F6R1_FB7_Msk
DECL|CAN_F6R1_FB7_Pos|macro|CAN_F6R1_FB7_Pos
DECL|CAN_F6R1_FB7|macro|CAN_F6R1_FB7
DECL|CAN_F6R1_FB8_Msk|macro|CAN_F6R1_FB8_Msk
DECL|CAN_F6R1_FB8_Pos|macro|CAN_F6R1_FB8_Pos
DECL|CAN_F6R1_FB8|macro|CAN_F6R1_FB8
DECL|CAN_F6R1_FB9_Msk|macro|CAN_F6R1_FB9_Msk
DECL|CAN_F6R1_FB9_Pos|macro|CAN_F6R1_FB9_Pos
DECL|CAN_F6R1_FB9|macro|CAN_F6R1_FB9
DECL|CAN_F6R2_FB0_Msk|macro|CAN_F6R2_FB0_Msk
DECL|CAN_F6R2_FB0_Pos|macro|CAN_F6R2_FB0_Pos
DECL|CAN_F6R2_FB0|macro|CAN_F6R2_FB0
DECL|CAN_F6R2_FB10_Msk|macro|CAN_F6R2_FB10_Msk
DECL|CAN_F6R2_FB10_Pos|macro|CAN_F6R2_FB10_Pos
DECL|CAN_F6R2_FB10|macro|CAN_F6R2_FB10
DECL|CAN_F6R2_FB11_Msk|macro|CAN_F6R2_FB11_Msk
DECL|CAN_F6R2_FB11_Pos|macro|CAN_F6R2_FB11_Pos
DECL|CAN_F6R2_FB11|macro|CAN_F6R2_FB11
DECL|CAN_F6R2_FB12_Msk|macro|CAN_F6R2_FB12_Msk
DECL|CAN_F6R2_FB12_Pos|macro|CAN_F6R2_FB12_Pos
DECL|CAN_F6R2_FB12|macro|CAN_F6R2_FB12
DECL|CAN_F6R2_FB13_Msk|macro|CAN_F6R2_FB13_Msk
DECL|CAN_F6R2_FB13_Pos|macro|CAN_F6R2_FB13_Pos
DECL|CAN_F6R2_FB13|macro|CAN_F6R2_FB13
DECL|CAN_F6R2_FB14_Msk|macro|CAN_F6R2_FB14_Msk
DECL|CAN_F6R2_FB14_Pos|macro|CAN_F6R2_FB14_Pos
DECL|CAN_F6R2_FB14|macro|CAN_F6R2_FB14
DECL|CAN_F6R2_FB15_Msk|macro|CAN_F6R2_FB15_Msk
DECL|CAN_F6R2_FB15_Pos|macro|CAN_F6R2_FB15_Pos
DECL|CAN_F6R2_FB15|macro|CAN_F6R2_FB15
DECL|CAN_F6R2_FB16_Msk|macro|CAN_F6R2_FB16_Msk
DECL|CAN_F6R2_FB16_Pos|macro|CAN_F6R2_FB16_Pos
DECL|CAN_F6R2_FB16|macro|CAN_F6R2_FB16
DECL|CAN_F6R2_FB17_Msk|macro|CAN_F6R2_FB17_Msk
DECL|CAN_F6R2_FB17_Pos|macro|CAN_F6R2_FB17_Pos
DECL|CAN_F6R2_FB17|macro|CAN_F6R2_FB17
DECL|CAN_F6R2_FB18_Msk|macro|CAN_F6R2_FB18_Msk
DECL|CAN_F6R2_FB18_Pos|macro|CAN_F6R2_FB18_Pos
DECL|CAN_F6R2_FB18|macro|CAN_F6R2_FB18
DECL|CAN_F6R2_FB19_Msk|macro|CAN_F6R2_FB19_Msk
DECL|CAN_F6R2_FB19_Pos|macro|CAN_F6R2_FB19_Pos
DECL|CAN_F6R2_FB19|macro|CAN_F6R2_FB19
DECL|CAN_F6R2_FB1_Msk|macro|CAN_F6R2_FB1_Msk
DECL|CAN_F6R2_FB1_Pos|macro|CAN_F6R2_FB1_Pos
DECL|CAN_F6R2_FB1|macro|CAN_F6R2_FB1
DECL|CAN_F6R2_FB20_Msk|macro|CAN_F6R2_FB20_Msk
DECL|CAN_F6R2_FB20_Pos|macro|CAN_F6R2_FB20_Pos
DECL|CAN_F6R2_FB20|macro|CAN_F6R2_FB20
DECL|CAN_F6R2_FB21_Msk|macro|CAN_F6R2_FB21_Msk
DECL|CAN_F6R2_FB21_Pos|macro|CAN_F6R2_FB21_Pos
DECL|CAN_F6R2_FB21|macro|CAN_F6R2_FB21
DECL|CAN_F6R2_FB22_Msk|macro|CAN_F6R2_FB22_Msk
DECL|CAN_F6R2_FB22_Pos|macro|CAN_F6R2_FB22_Pos
DECL|CAN_F6R2_FB22|macro|CAN_F6R2_FB22
DECL|CAN_F6R2_FB23_Msk|macro|CAN_F6R2_FB23_Msk
DECL|CAN_F6R2_FB23_Pos|macro|CAN_F6R2_FB23_Pos
DECL|CAN_F6R2_FB23|macro|CAN_F6R2_FB23
DECL|CAN_F6R2_FB24_Msk|macro|CAN_F6R2_FB24_Msk
DECL|CAN_F6R2_FB24_Pos|macro|CAN_F6R2_FB24_Pos
DECL|CAN_F6R2_FB24|macro|CAN_F6R2_FB24
DECL|CAN_F6R2_FB25_Msk|macro|CAN_F6R2_FB25_Msk
DECL|CAN_F6R2_FB25_Pos|macro|CAN_F6R2_FB25_Pos
DECL|CAN_F6R2_FB25|macro|CAN_F6R2_FB25
DECL|CAN_F6R2_FB26_Msk|macro|CAN_F6R2_FB26_Msk
DECL|CAN_F6R2_FB26_Pos|macro|CAN_F6R2_FB26_Pos
DECL|CAN_F6R2_FB26|macro|CAN_F6R2_FB26
DECL|CAN_F6R2_FB27_Msk|macro|CAN_F6R2_FB27_Msk
DECL|CAN_F6R2_FB27_Pos|macro|CAN_F6R2_FB27_Pos
DECL|CAN_F6R2_FB27|macro|CAN_F6R2_FB27
DECL|CAN_F6R2_FB28_Msk|macro|CAN_F6R2_FB28_Msk
DECL|CAN_F6R2_FB28_Pos|macro|CAN_F6R2_FB28_Pos
DECL|CAN_F6R2_FB28|macro|CAN_F6R2_FB28
DECL|CAN_F6R2_FB29_Msk|macro|CAN_F6R2_FB29_Msk
DECL|CAN_F6R2_FB29_Pos|macro|CAN_F6R2_FB29_Pos
DECL|CAN_F6R2_FB29|macro|CAN_F6R2_FB29
DECL|CAN_F6R2_FB2_Msk|macro|CAN_F6R2_FB2_Msk
DECL|CAN_F6R2_FB2_Pos|macro|CAN_F6R2_FB2_Pos
DECL|CAN_F6R2_FB2|macro|CAN_F6R2_FB2
DECL|CAN_F6R2_FB30_Msk|macro|CAN_F6R2_FB30_Msk
DECL|CAN_F6R2_FB30_Pos|macro|CAN_F6R2_FB30_Pos
DECL|CAN_F6R2_FB30|macro|CAN_F6R2_FB30
DECL|CAN_F6R2_FB31_Msk|macro|CAN_F6R2_FB31_Msk
DECL|CAN_F6R2_FB31_Pos|macro|CAN_F6R2_FB31_Pos
DECL|CAN_F6R2_FB31|macro|CAN_F6R2_FB31
DECL|CAN_F6R2_FB3_Msk|macro|CAN_F6R2_FB3_Msk
DECL|CAN_F6R2_FB3_Pos|macro|CAN_F6R2_FB3_Pos
DECL|CAN_F6R2_FB3|macro|CAN_F6R2_FB3
DECL|CAN_F6R2_FB4_Msk|macro|CAN_F6R2_FB4_Msk
DECL|CAN_F6R2_FB4_Pos|macro|CAN_F6R2_FB4_Pos
DECL|CAN_F6R2_FB4|macro|CAN_F6R2_FB4
DECL|CAN_F6R2_FB5_Msk|macro|CAN_F6R2_FB5_Msk
DECL|CAN_F6R2_FB5_Pos|macro|CAN_F6R2_FB5_Pos
DECL|CAN_F6R2_FB5|macro|CAN_F6R2_FB5
DECL|CAN_F6R2_FB6_Msk|macro|CAN_F6R2_FB6_Msk
DECL|CAN_F6R2_FB6_Pos|macro|CAN_F6R2_FB6_Pos
DECL|CAN_F6R2_FB6|macro|CAN_F6R2_FB6
DECL|CAN_F6R2_FB7_Msk|macro|CAN_F6R2_FB7_Msk
DECL|CAN_F6R2_FB7_Pos|macro|CAN_F6R2_FB7_Pos
DECL|CAN_F6R2_FB7|macro|CAN_F6R2_FB7
DECL|CAN_F6R2_FB8_Msk|macro|CAN_F6R2_FB8_Msk
DECL|CAN_F6R2_FB8_Pos|macro|CAN_F6R2_FB8_Pos
DECL|CAN_F6R2_FB8|macro|CAN_F6R2_FB8
DECL|CAN_F6R2_FB9_Msk|macro|CAN_F6R2_FB9_Msk
DECL|CAN_F6R2_FB9_Pos|macro|CAN_F6R2_FB9_Pos
DECL|CAN_F6R2_FB9|macro|CAN_F6R2_FB9
DECL|CAN_F7R1_FB0_Msk|macro|CAN_F7R1_FB0_Msk
DECL|CAN_F7R1_FB0_Pos|macro|CAN_F7R1_FB0_Pos
DECL|CAN_F7R1_FB0|macro|CAN_F7R1_FB0
DECL|CAN_F7R1_FB10_Msk|macro|CAN_F7R1_FB10_Msk
DECL|CAN_F7R1_FB10_Pos|macro|CAN_F7R1_FB10_Pos
DECL|CAN_F7R1_FB10|macro|CAN_F7R1_FB10
DECL|CAN_F7R1_FB11_Msk|macro|CAN_F7R1_FB11_Msk
DECL|CAN_F7R1_FB11_Pos|macro|CAN_F7R1_FB11_Pos
DECL|CAN_F7R1_FB11|macro|CAN_F7R1_FB11
DECL|CAN_F7R1_FB12_Msk|macro|CAN_F7R1_FB12_Msk
DECL|CAN_F7R1_FB12_Pos|macro|CAN_F7R1_FB12_Pos
DECL|CAN_F7R1_FB12|macro|CAN_F7R1_FB12
DECL|CAN_F7R1_FB13_Msk|macro|CAN_F7R1_FB13_Msk
DECL|CAN_F7R1_FB13_Pos|macro|CAN_F7R1_FB13_Pos
DECL|CAN_F7R1_FB13|macro|CAN_F7R1_FB13
DECL|CAN_F7R1_FB14_Msk|macro|CAN_F7R1_FB14_Msk
DECL|CAN_F7R1_FB14_Pos|macro|CAN_F7R1_FB14_Pos
DECL|CAN_F7R1_FB14|macro|CAN_F7R1_FB14
DECL|CAN_F7R1_FB15_Msk|macro|CAN_F7R1_FB15_Msk
DECL|CAN_F7R1_FB15_Pos|macro|CAN_F7R1_FB15_Pos
DECL|CAN_F7R1_FB15|macro|CAN_F7R1_FB15
DECL|CAN_F7R1_FB16_Msk|macro|CAN_F7R1_FB16_Msk
DECL|CAN_F7R1_FB16_Pos|macro|CAN_F7R1_FB16_Pos
DECL|CAN_F7R1_FB16|macro|CAN_F7R1_FB16
DECL|CAN_F7R1_FB17_Msk|macro|CAN_F7R1_FB17_Msk
DECL|CAN_F7R1_FB17_Pos|macro|CAN_F7R1_FB17_Pos
DECL|CAN_F7R1_FB17|macro|CAN_F7R1_FB17
DECL|CAN_F7R1_FB18_Msk|macro|CAN_F7R1_FB18_Msk
DECL|CAN_F7R1_FB18_Pos|macro|CAN_F7R1_FB18_Pos
DECL|CAN_F7R1_FB18|macro|CAN_F7R1_FB18
DECL|CAN_F7R1_FB19_Msk|macro|CAN_F7R1_FB19_Msk
DECL|CAN_F7R1_FB19_Pos|macro|CAN_F7R1_FB19_Pos
DECL|CAN_F7R1_FB19|macro|CAN_F7R1_FB19
DECL|CAN_F7R1_FB1_Msk|macro|CAN_F7R1_FB1_Msk
DECL|CAN_F7R1_FB1_Pos|macro|CAN_F7R1_FB1_Pos
DECL|CAN_F7R1_FB1|macro|CAN_F7R1_FB1
DECL|CAN_F7R1_FB20_Msk|macro|CAN_F7R1_FB20_Msk
DECL|CAN_F7R1_FB20_Pos|macro|CAN_F7R1_FB20_Pos
DECL|CAN_F7R1_FB20|macro|CAN_F7R1_FB20
DECL|CAN_F7R1_FB21_Msk|macro|CAN_F7R1_FB21_Msk
DECL|CAN_F7R1_FB21_Pos|macro|CAN_F7R1_FB21_Pos
DECL|CAN_F7R1_FB21|macro|CAN_F7R1_FB21
DECL|CAN_F7R1_FB22_Msk|macro|CAN_F7R1_FB22_Msk
DECL|CAN_F7R1_FB22_Pos|macro|CAN_F7R1_FB22_Pos
DECL|CAN_F7R1_FB22|macro|CAN_F7R1_FB22
DECL|CAN_F7R1_FB23_Msk|macro|CAN_F7R1_FB23_Msk
DECL|CAN_F7R1_FB23_Pos|macro|CAN_F7R1_FB23_Pos
DECL|CAN_F7R1_FB23|macro|CAN_F7R1_FB23
DECL|CAN_F7R1_FB24_Msk|macro|CAN_F7R1_FB24_Msk
DECL|CAN_F7R1_FB24_Pos|macro|CAN_F7R1_FB24_Pos
DECL|CAN_F7R1_FB24|macro|CAN_F7R1_FB24
DECL|CAN_F7R1_FB25_Msk|macro|CAN_F7R1_FB25_Msk
DECL|CAN_F7R1_FB25_Pos|macro|CAN_F7R1_FB25_Pos
DECL|CAN_F7R1_FB25|macro|CAN_F7R1_FB25
DECL|CAN_F7R1_FB26_Msk|macro|CAN_F7R1_FB26_Msk
DECL|CAN_F7R1_FB26_Pos|macro|CAN_F7R1_FB26_Pos
DECL|CAN_F7R1_FB26|macro|CAN_F7R1_FB26
DECL|CAN_F7R1_FB27_Msk|macro|CAN_F7R1_FB27_Msk
DECL|CAN_F7R1_FB27_Pos|macro|CAN_F7R1_FB27_Pos
DECL|CAN_F7R1_FB27|macro|CAN_F7R1_FB27
DECL|CAN_F7R1_FB28_Msk|macro|CAN_F7R1_FB28_Msk
DECL|CAN_F7R1_FB28_Pos|macro|CAN_F7R1_FB28_Pos
DECL|CAN_F7R1_FB28|macro|CAN_F7R1_FB28
DECL|CAN_F7R1_FB29_Msk|macro|CAN_F7R1_FB29_Msk
DECL|CAN_F7R1_FB29_Pos|macro|CAN_F7R1_FB29_Pos
DECL|CAN_F7R1_FB29|macro|CAN_F7R1_FB29
DECL|CAN_F7R1_FB2_Msk|macro|CAN_F7R1_FB2_Msk
DECL|CAN_F7R1_FB2_Pos|macro|CAN_F7R1_FB2_Pos
DECL|CAN_F7R1_FB2|macro|CAN_F7R1_FB2
DECL|CAN_F7R1_FB30_Msk|macro|CAN_F7R1_FB30_Msk
DECL|CAN_F7R1_FB30_Pos|macro|CAN_F7R1_FB30_Pos
DECL|CAN_F7R1_FB30|macro|CAN_F7R1_FB30
DECL|CAN_F7R1_FB31_Msk|macro|CAN_F7R1_FB31_Msk
DECL|CAN_F7R1_FB31_Pos|macro|CAN_F7R1_FB31_Pos
DECL|CAN_F7R1_FB31|macro|CAN_F7R1_FB31
DECL|CAN_F7R1_FB3_Msk|macro|CAN_F7R1_FB3_Msk
DECL|CAN_F7R1_FB3_Pos|macro|CAN_F7R1_FB3_Pos
DECL|CAN_F7R1_FB3|macro|CAN_F7R1_FB3
DECL|CAN_F7R1_FB4_Msk|macro|CAN_F7R1_FB4_Msk
DECL|CAN_F7R1_FB4_Pos|macro|CAN_F7R1_FB4_Pos
DECL|CAN_F7R1_FB4|macro|CAN_F7R1_FB4
DECL|CAN_F7R1_FB5_Msk|macro|CAN_F7R1_FB5_Msk
DECL|CAN_F7R1_FB5_Pos|macro|CAN_F7R1_FB5_Pos
DECL|CAN_F7R1_FB5|macro|CAN_F7R1_FB5
DECL|CAN_F7R1_FB6_Msk|macro|CAN_F7R1_FB6_Msk
DECL|CAN_F7R1_FB6_Pos|macro|CAN_F7R1_FB6_Pos
DECL|CAN_F7R1_FB6|macro|CAN_F7R1_FB6
DECL|CAN_F7R1_FB7_Msk|macro|CAN_F7R1_FB7_Msk
DECL|CAN_F7R1_FB7_Pos|macro|CAN_F7R1_FB7_Pos
DECL|CAN_F7R1_FB7|macro|CAN_F7R1_FB7
DECL|CAN_F7R1_FB8_Msk|macro|CAN_F7R1_FB8_Msk
DECL|CAN_F7R1_FB8_Pos|macro|CAN_F7R1_FB8_Pos
DECL|CAN_F7R1_FB8|macro|CAN_F7R1_FB8
DECL|CAN_F7R1_FB9_Msk|macro|CAN_F7R1_FB9_Msk
DECL|CAN_F7R1_FB9_Pos|macro|CAN_F7R1_FB9_Pos
DECL|CAN_F7R1_FB9|macro|CAN_F7R1_FB9
DECL|CAN_F7R2_FB0_Msk|macro|CAN_F7R2_FB0_Msk
DECL|CAN_F7R2_FB0_Pos|macro|CAN_F7R2_FB0_Pos
DECL|CAN_F7R2_FB0|macro|CAN_F7R2_FB0
DECL|CAN_F7R2_FB10_Msk|macro|CAN_F7R2_FB10_Msk
DECL|CAN_F7R2_FB10_Pos|macro|CAN_F7R2_FB10_Pos
DECL|CAN_F7R2_FB10|macro|CAN_F7R2_FB10
DECL|CAN_F7R2_FB11_Msk|macro|CAN_F7R2_FB11_Msk
DECL|CAN_F7R2_FB11_Pos|macro|CAN_F7R2_FB11_Pos
DECL|CAN_F7R2_FB11|macro|CAN_F7R2_FB11
DECL|CAN_F7R2_FB12_Msk|macro|CAN_F7R2_FB12_Msk
DECL|CAN_F7R2_FB12_Pos|macro|CAN_F7R2_FB12_Pos
DECL|CAN_F7R2_FB12|macro|CAN_F7R2_FB12
DECL|CAN_F7R2_FB13_Msk|macro|CAN_F7R2_FB13_Msk
DECL|CAN_F7R2_FB13_Pos|macro|CAN_F7R2_FB13_Pos
DECL|CAN_F7R2_FB13|macro|CAN_F7R2_FB13
DECL|CAN_F7R2_FB14_Msk|macro|CAN_F7R2_FB14_Msk
DECL|CAN_F7R2_FB14_Pos|macro|CAN_F7R2_FB14_Pos
DECL|CAN_F7R2_FB14|macro|CAN_F7R2_FB14
DECL|CAN_F7R2_FB15_Msk|macro|CAN_F7R2_FB15_Msk
DECL|CAN_F7R2_FB15_Pos|macro|CAN_F7R2_FB15_Pos
DECL|CAN_F7R2_FB15|macro|CAN_F7R2_FB15
DECL|CAN_F7R2_FB16_Msk|macro|CAN_F7R2_FB16_Msk
DECL|CAN_F7R2_FB16_Pos|macro|CAN_F7R2_FB16_Pos
DECL|CAN_F7R2_FB16|macro|CAN_F7R2_FB16
DECL|CAN_F7R2_FB17_Msk|macro|CAN_F7R2_FB17_Msk
DECL|CAN_F7R2_FB17_Pos|macro|CAN_F7R2_FB17_Pos
DECL|CAN_F7R2_FB17|macro|CAN_F7R2_FB17
DECL|CAN_F7R2_FB18_Msk|macro|CAN_F7R2_FB18_Msk
DECL|CAN_F7R2_FB18_Pos|macro|CAN_F7R2_FB18_Pos
DECL|CAN_F7R2_FB18|macro|CAN_F7R2_FB18
DECL|CAN_F7R2_FB19_Msk|macro|CAN_F7R2_FB19_Msk
DECL|CAN_F7R2_FB19_Pos|macro|CAN_F7R2_FB19_Pos
DECL|CAN_F7R2_FB19|macro|CAN_F7R2_FB19
DECL|CAN_F7R2_FB1_Msk|macro|CAN_F7R2_FB1_Msk
DECL|CAN_F7R2_FB1_Pos|macro|CAN_F7R2_FB1_Pos
DECL|CAN_F7R2_FB1|macro|CAN_F7R2_FB1
DECL|CAN_F7R2_FB20_Msk|macro|CAN_F7R2_FB20_Msk
DECL|CAN_F7R2_FB20_Pos|macro|CAN_F7R2_FB20_Pos
DECL|CAN_F7R2_FB20|macro|CAN_F7R2_FB20
DECL|CAN_F7R2_FB21_Msk|macro|CAN_F7R2_FB21_Msk
DECL|CAN_F7R2_FB21_Pos|macro|CAN_F7R2_FB21_Pos
DECL|CAN_F7R2_FB21|macro|CAN_F7R2_FB21
DECL|CAN_F7R2_FB22_Msk|macro|CAN_F7R2_FB22_Msk
DECL|CAN_F7R2_FB22_Pos|macro|CAN_F7R2_FB22_Pos
DECL|CAN_F7R2_FB22|macro|CAN_F7R2_FB22
DECL|CAN_F7R2_FB23_Msk|macro|CAN_F7R2_FB23_Msk
DECL|CAN_F7R2_FB23_Pos|macro|CAN_F7R2_FB23_Pos
DECL|CAN_F7R2_FB23|macro|CAN_F7R2_FB23
DECL|CAN_F7R2_FB24_Msk|macro|CAN_F7R2_FB24_Msk
DECL|CAN_F7R2_FB24_Pos|macro|CAN_F7R2_FB24_Pos
DECL|CAN_F7R2_FB24|macro|CAN_F7R2_FB24
DECL|CAN_F7R2_FB25_Msk|macro|CAN_F7R2_FB25_Msk
DECL|CAN_F7R2_FB25_Pos|macro|CAN_F7R2_FB25_Pos
DECL|CAN_F7R2_FB25|macro|CAN_F7R2_FB25
DECL|CAN_F7R2_FB26_Msk|macro|CAN_F7R2_FB26_Msk
DECL|CAN_F7R2_FB26_Pos|macro|CAN_F7R2_FB26_Pos
DECL|CAN_F7R2_FB26|macro|CAN_F7R2_FB26
DECL|CAN_F7R2_FB27_Msk|macro|CAN_F7R2_FB27_Msk
DECL|CAN_F7R2_FB27_Pos|macro|CAN_F7R2_FB27_Pos
DECL|CAN_F7R2_FB27|macro|CAN_F7R2_FB27
DECL|CAN_F7R2_FB28_Msk|macro|CAN_F7R2_FB28_Msk
DECL|CAN_F7R2_FB28_Pos|macro|CAN_F7R2_FB28_Pos
DECL|CAN_F7R2_FB28|macro|CAN_F7R2_FB28
DECL|CAN_F7R2_FB29_Msk|macro|CAN_F7R2_FB29_Msk
DECL|CAN_F7R2_FB29_Pos|macro|CAN_F7R2_FB29_Pos
DECL|CAN_F7R2_FB29|macro|CAN_F7R2_FB29
DECL|CAN_F7R2_FB2_Msk|macro|CAN_F7R2_FB2_Msk
DECL|CAN_F7R2_FB2_Pos|macro|CAN_F7R2_FB2_Pos
DECL|CAN_F7R2_FB2|macro|CAN_F7R2_FB2
DECL|CAN_F7R2_FB30_Msk|macro|CAN_F7R2_FB30_Msk
DECL|CAN_F7R2_FB30_Pos|macro|CAN_F7R2_FB30_Pos
DECL|CAN_F7R2_FB30|macro|CAN_F7R2_FB30
DECL|CAN_F7R2_FB31_Msk|macro|CAN_F7R2_FB31_Msk
DECL|CAN_F7R2_FB31_Pos|macro|CAN_F7R2_FB31_Pos
DECL|CAN_F7R2_FB31|macro|CAN_F7R2_FB31
DECL|CAN_F7R2_FB3_Msk|macro|CAN_F7R2_FB3_Msk
DECL|CAN_F7R2_FB3_Pos|macro|CAN_F7R2_FB3_Pos
DECL|CAN_F7R2_FB3|macro|CAN_F7R2_FB3
DECL|CAN_F7R2_FB4_Msk|macro|CAN_F7R2_FB4_Msk
DECL|CAN_F7R2_FB4_Pos|macro|CAN_F7R2_FB4_Pos
DECL|CAN_F7R2_FB4|macro|CAN_F7R2_FB4
DECL|CAN_F7R2_FB5_Msk|macro|CAN_F7R2_FB5_Msk
DECL|CAN_F7R2_FB5_Pos|macro|CAN_F7R2_FB5_Pos
DECL|CAN_F7R2_FB5|macro|CAN_F7R2_FB5
DECL|CAN_F7R2_FB6_Msk|macro|CAN_F7R2_FB6_Msk
DECL|CAN_F7R2_FB6_Pos|macro|CAN_F7R2_FB6_Pos
DECL|CAN_F7R2_FB6|macro|CAN_F7R2_FB6
DECL|CAN_F7R2_FB7_Msk|macro|CAN_F7R2_FB7_Msk
DECL|CAN_F7R2_FB7_Pos|macro|CAN_F7R2_FB7_Pos
DECL|CAN_F7R2_FB7|macro|CAN_F7R2_FB7
DECL|CAN_F7R2_FB8_Msk|macro|CAN_F7R2_FB8_Msk
DECL|CAN_F7R2_FB8_Pos|macro|CAN_F7R2_FB8_Pos
DECL|CAN_F7R2_FB8|macro|CAN_F7R2_FB8
DECL|CAN_F7R2_FB9_Msk|macro|CAN_F7R2_FB9_Msk
DECL|CAN_F7R2_FB9_Pos|macro|CAN_F7R2_FB9_Pos
DECL|CAN_F7R2_FB9|macro|CAN_F7R2_FB9
DECL|CAN_F8R1_FB0_Msk|macro|CAN_F8R1_FB0_Msk
DECL|CAN_F8R1_FB0_Pos|macro|CAN_F8R1_FB0_Pos
DECL|CAN_F8R1_FB0|macro|CAN_F8R1_FB0
DECL|CAN_F8R1_FB10_Msk|macro|CAN_F8R1_FB10_Msk
DECL|CAN_F8R1_FB10_Pos|macro|CAN_F8R1_FB10_Pos
DECL|CAN_F8R1_FB10|macro|CAN_F8R1_FB10
DECL|CAN_F8R1_FB11_Msk|macro|CAN_F8R1_FB11_Msk
DECL|CAN_F8R1_FB11_Pos|macro|CAN_F8R1_FB11_Pos
DECL|CAN_F8R1_FB11|macro|CAN_F8R1_FB11
DECL|CAN_F8R1_FB12_Msk|macro|CAN_F8R1_FB12_Msk
DECL|CAN_F8R1_FB12_Pos|macro|CAN_F8R1_FB12_Pos
DECL|CAN_F8R1_FB12|macro|CAN_F8R1_FB12
DECL|CAN_F8R1_FB13_Msk|macro|CAN_F8R1_FB13_Msk
DECL|CAN_F8R1_FB13_Pos|macro|CAN_F8R1_FB13_Pos
DECL|CAN_F8R1_FB13|macro|CAN_F8R1_FB13
DECL|CAN_F8R1_FB14_Msk|macro|CAN_F8R1_FB14_Msk
DECL|CAN_F8R1_FB14_Pos|macro|CAN_F8R1_FB14_Pos
DECL|CAN_F8R1_FB14|macro|CAN_F8R1_FB14
DECL|CAN_F8R1_FB15_Msk|macro|CAN_F8R1_FB15_Msk
DECL|CAN_F8R1_FB15_Pos|macro|CAN_F8R1_FB15_Pos
DECL|CAN_F8R1_FB15|macro|CAN_F8R1_FB15
DECL|CAN_F8R1_FB16_Msk|macro|CAN_F8R1_FB16_Msk
DECL|CAN_F8R1_FB16_Pos|macro|CAN_F8R1_FB16_Pos
DECL|CAN_F8R1_FB16|macro|CAN_F8R1_FB16
DECL|CAN_F8R1_FB17_Msk|macro|CAN_F8R1_FB17_Msk
DECL|CAN_F8R1_FB17_Pos|macro|CAN_F8R1_FB17_Pos
DECL|CAN_F8R1_FB17|macro|CAN_F8R1_FB17
DECL|CAN_F8R1_FB18_Msk|macro|CAN_F8R1_FB18_Msk
DECL|CAN_F8R1_FB18_Pos|macro|CAN_F8R1_FB18_Pos
DECL|CAN_F8R1_FB18|macro|CAN_F8R1_FB18
DECL|CAN_F8R1_FB19_Msk|macro|CAN_F8R1_FB19_Msk
DECL|CAN_F8R1_FB19_Pos|macro|CAN_F8R1_FB19_Pos
DECL|CAN_F8R1_FB19|macro|CAN_F8R1_FB19
DECL|CAN_F8R1_FB1_Msk|macro|CAN_F8R1_FB1_Msk
DECL|CAN_F8R1_FB1_Pos|macro|CAN_F8R1_FB1_Pos
DECL|CAN_F8R1_FB1|macro|CAN_F8R1_FB1
DECL|CAN_F8R1_FB20_Msk|macro|CAN_F8R1_FB20_Msk
DECL|CAN_F8R1_FB20_Pos|macro|CAN_F8R1_FB20_Pos
DECL|CAN_F8R1_FB20|macro|CAN_F8R1_FB20
DECL|CAN_F8R1_FB21_Msk|macro|CAN_F8R1_FB21_Msk
DECL|CAN_F8R1_FB21_Pos|macro|CAN_F8R1_FB21_Pos
DECL|CAN_F8R1_FB21|macro|CAN_F8R1_FB21
DECL|CAN_F8R1_FB22_Msk|macro|CAN_F8R1_FB22_Msk
DECL|CAN_F8R1_FB22_Pos|macro|CAN_F8R1_FB22_Pos
DECL|CAN_F8R1_FB22|macro|CAN_F8R1_FB22
DECL|CAN_F8R1_FB23_Msk|macro|CAN_F8R1_FB23_Msk
DECL|CAN_F8R1_FB23_Pos|macro|CAN_F8R1_FB23_Pos
DECL|CAN_F8R1_FB23|macro|CAN_F8R1_FB23
DECL|CAN_F8R1_FB24_Msk|macro|CAN_F8R1_FB24_Msk
DECL|CAN_F8R1_FB24_Pos|macro|CAN_F8R1_FB24_Pos
DECL|CAN_F8R1_FB24|macro|CAN_F8R1_FB24
DECL|CAN_F8R1_FB25_Msk|macro|CAN_F8R1_FB25_Msk
DECL|CAN_F8R1_FB25_Pos|macro|CAN_F8R1_FB25_Pos
DECL|CAN_F8R1_FB25|macro|CAN_F8R1_FB25
DECL|CAN_F8R1_FB26_Msk|macro|CAN_F8R1_FB26_Msk
DECL|CAN_F8R1_FB26_Pos|macro|CAN_F8R1_FB26_Pos
DECL|CAN_F8R1_FB26|macro|CAN_F8R1_FB26
DECL|CAN_F8R1_FB27_Msk|macro|CAN_F8R1_FB27_Msk
DECL|CAN_F8R1_FB27_Pos|macro|CAN_F8R1_FB27_Pos
DECL|CAN_F8R1_FB27|macro|CAN_F8R1_FB27
DECL|CAN_F8R1_FB28_Msk|macro|CAN_F8R1_FB28_Msk
DECL|CAN_F8R1_FB28_Pos|macro|CAN_F8R1_FB28_Pos
DECL|CAN_F8R1_FB28|macro|CAN_F8R1_FB28
DECL|CAN_F8R1_FB29_Msk|macro|CAN_F8R1_FB29_Msk
DECL|CAN_F8R1_FB29_Pos|macro|CAN_F8R1_FB29_Pos
DECL|CAN_F8R1_FB29|macro|CAN_F8R1_FB29
DECL|CAN_F8R1_FB2_Msk|macro|CAN_F8R1_FB2_Msk
DECL|CAN_F8R1_FB2_Pos|macro|CAN_F8R1_FB2_Pos
DECL|CAN_F8R1_FB2|macro|CAN_F8R1_FB2
DECL|CAN_F8R1_FB30_Msk|macro|CAN_F8R1_FB30_Msk
DECL|CAN_F8R1_FB30_Pos|macro|CAN_F8R1_FB30_Pos
DECL|CAN_F8R1_FB30|macro|CAN_F8R1_FB30
DECL|CAN_F8R1_FB31_Msk|macro|CAN_F8R1_FB31_Msk
DECL|CAN_F8R1_FB31_Pos|macro|CAN_F8R1_FB31_Pos
DECL|CAN_F8R1_FB31|macro|CAN_F8R1_FB31
DECL|CAN_F8R1_FB3_Msk|macro|CAN_F8R1_FB3_Msk
DECL|CAN_F8R1_FB3_Pos|macro|CAN_F8R1_FB3_Pos
DECL|CAN_F8R1_FB3|macro|CAN_F8R1_FB3
DECL|CAN_F8R1_FB4_Msk|macro|CAN_F8R1_FB4_Msk
DECL|CAN_F8R1_FB4_Pos|macro|CAN_F8R1_FB4_Pos
DECL|CAN_F8R1_FB4|macro|CAN_F8R1_FB4
DECL|CAN_F8R1_FB5_Msk|macro|CAN_F8R1_FB5_Msk
DECL|CAN_F8R1_FB5_Pos|macro|CAN_F8R1_FB5_Pos
DECL|CAN_F8R1_FB5|macro|CAN_F8R1_FB5
DECL|CAN_F8R1_FB6_Msk|macro|CAN_F8R1_FB6_Msk
DECL|CAN_F8R1_FB6_Pos|macro|CAN_F8R1_FB6_Pos
DECL|CAN_F8R1_FB6|macro|CAN_F8R1_FB6
DECL|CAN_F8R1_FB7_Msk|macro|CAN_F8R1_FB7_Msk
DECL|CAN_F8R1_FB7_Pos|macro|CAN_F8R1_FB7_Pos
DECL|CAN_F8R1_FB7|macro|CAN_F8R1_FB7
DECL|CAN_F8R1_FB8_Msk|macro|CAN_F8R1_FB8_Msk
DECL|CAN_F8R1_FB8_Pos|macro|CAN_F8R1_FB8_Pos
DECL|CAN_F8R1_FB8|macro|CAN_F8R1_FB8
DECL|CAN_F8R1_FB9_Msk|macro|CAN_F8R1_FB9_Msk
DECL|CAN_F8R1_FB9_Pos|macro|CAN_F8R1_FB9_Pos
DECL|CAN_F8R1_FB9|macro|CAN_F8R1_FB9
DECL|CAN_F8R2_FB0_Msk|macro|CAN_F8R2_FB0_Msk
DECL|CAN_F8R2_FB0_Pos|macro|CAN_F8R2_FB0_Pos
DECL|CAN_F8R2_FB0|macro|CAN_F8R2_FB0
DECL|CAN_F8R2_FB10_Msk|macro|CAN_F8R2_FB10_Msk
DECL|CAN_F8R2_FB10_Pos|macro|CAN_F8R2_FB10_Pos
DECL|CAN_F8R2_FB10|macro|CAN_F8R2_FB10
DECL|CAN_F8R2_FB11_Msk|macro|CAN_F8R2_FB11_Msk
DECL|CAN_F8R2_FB11_Pos|macro|CAN_F8R2_FB11_Pos
DECL|CAN_F8R2_FB11|macro|CAN_F8R2_FB11
DECL|CAN_F8R2_FB12_Msk|macro|CAN_F8R2_FB12_Msk
DECL|CAN_F8R2_FB12_Pos|macro|CAN_F8R2_FB12_Pos
DECL|CAN_F8R2_FB12|macro|CAN_F8R2_FB12
DECL|CAN_F8R2_FB13_Msk|macro|CAN_F8R2_FB13_Msk
DECL|CAN_F8R2_FB13_Pos|macro|CAN_F8R2_FB13_Pos
DECL|CAN_F8R2_FB13|macro|CAN_F8R2_FB13
DECL|CAN_F8R2_FB14_Msk|macro|CAN_F8R2_FB14_Msk
DECL|CAN_F8R2_FB14_Pos|macro|CAN_F8R2_FB14_Pos
DECL|CAN_F8R2_FB14|macro|CAN_F8R2_FB14
DECL|CAN_F8R2_FB15_Msk|macro|CAN_F8R2_FB15_Msk
DECL|CAN_F8R2_FB15_Pos|macro|CAN_F8R2_FB15_Pos
DECL|CAN_F8R2_FB15|macro|CAN_F8R2_FB15
DECL|CAN_F8R2_FB16_Msk|macro|CAN_F8R2_FB16_Msk
DECL|CAN_F8R2_FB16_Pos|macro|CAN_F8R2_FB16_Pos
DECL|CAN_F8R2_FB16|macro|CAN_F8R2_FB16
DECL|CAN_F8R2_FB17_Msk|macro|CAN_F8R2_FB17_Msk
DECL|CAN_F8R2_FB17_Pos|macro|CAN_F8R2_FB17_Pos
DECL|CAN_F8R2_FB17|macro|CAN_F8R2_FB17
DECL|CAN_F8R2_FB18_Msk|macro|CAN_F8R2_FB18_Msk
DECL|CAN_F8R2_FB18_Pos|macro|CAN_F8R2_FB18_Pos
DECL|CAN_F8R2_FB18|macro|CAN_F8R2_FB18
DECL|CAN_F8R2_FB19_Msk|macro|CAN_F8R2_FB19_Msk
DECL|CAN_F8R2_FB19_Pos|macro|CAN_F8R2_FB19_Pos
DECL|CAN_F8R2_FB19|macro|CAN_F8R2_FB19
DECL|CAN_F8R2_FB1_Msk|macro|CAN_F8R2_FB1_Msk
DECL|CAN_F8R2_FB1_Pos|macro|CAN_F8R2_FB1_Pos
DECL|CAN_F8R2_FB1|macro|CAN_F8R2_FB1
DECL|CAN_F8R2_FB20_Msk|macro|CAN_F8R2_FB20_Msk
DECL|CAN_F8R2_FB20_Pos|macro|CAN_F8R2_FB20_Pos
DECL|CAN_F8R2_FB20|macro|CAN_F8R2_FB20
DECL|CAN_F8R2_FB21_Msk|macro|CAN_F8R2_FB21_Msk
DECL|CAN_F8R2_FB21_Pos|macro|CAN_F8R2_FB21_Pos
DECL|CAN_F8R2_FB21|macro|CAN_F8R2_FB21
DECL|CAN_F8R2_FB22_Msk|macro|CAN_F8R2_FB22_Msk
DECL|CAN_F8R2_FB22_Pos|macro|CAN_F8R2_FB22_Pos
DECL|CAN_F8R2_FB22|macro|CAN_F8R2_FB22
DECL|CAN_F8R2_FB23_Msk|macro|CAN_F8R2_FB23_Msk
DECL|CAN_F8R2_FB23_Pos|macro|CAN_F8R2_FB23_Pos
DECL|CAN_F8R2_FB23|macro|CAN_F8R2_FB23
DECL|CAN_F8R2_FB24_Msk|macro|CAN_F8R2_FB24_Msk
DECL|CAN_F8R2_FB24_Pos|macro|CAN_F8R2_FB24_Pos
DECL|CAN_F8R2_FB24|macro|CAN_F8R2_FB24
DECL|CAN_F8R2_FB25_Msk|macro|CAN_F8R2_FB25_Msk
DECL|CAN_F8R2_FB25_Pos|macro|CAN_F8R2_FB25_Pos
DECL|CAN_F8R2_FB25|macro|CAN_F8R2_FB25
DECL|CAN_F8R2_FB26_Msk|macro|CAN_F8R2_FB26_Msk
DECL|CAN_F8R2_FB26_Pos|macro|CAN_F8R2_FB26_Pos
DECL|CAN_F8R2_FB26|macro|CAN_F8R2_FB26
DECL|CAN_F8R2_FB27_Msk|macro|CAN_F8R2_FB27_Msk
DECL|CAN_F8R2_FB27_Pos|macro|CAN_F8R2_FB27_Pos
DECL|CAN_F8R2_FB27|macro|CAN_F8R2_FB27
DECL|CAN_F8R2_FB28_Msk|macro|CAN_F8R2_FB28_Msk
DECL|CAN_F8R2_FB28_Pos|macro|CAN_F8R2_FB28_Pos
DECL|CAN_F8R2_FB28|macro|CAN_F8R2_FB28
DECL|CAN_F8R2_FB29_Msk|macro|CAN_F8R2_FB29_Msk
DECL|CAN_F8R2_FB29_Pos|macro|CAN_F8R2_FB29_Pos
DECL|CAN_F8R2_FB29|macro|CAN_F8R2_FB29
DECL|CAN_F8R2_FB2_Msk|macro|CAN_F8R2_FB2_Msk
DECL|CAN_F8R2_FB2_Pos|macro|CAN_F8R2_FB2_Pos
DECL|CAN_F8R2_FB2|macro|CAN_F8R2_FB2
DECL|CAN_F8R2_FB30_Msk|macro|CAN_F8R2_FB30_Msk
DECL|CAN_F8R2_FB30_Pos|macro|CAN_F8R2_FB30_Pos
DECL|CAN_F8R2_FB30|macro|CAN_F8R2_FB30
DECL|CAN_F8R2_FB31_Msk|macro|CAN_F8R2_FB31_Msk
DECL|CAN_F8R2_FB31_Pos|macro|CAN_F8R2_FB31_Pos
DECL|CAN_F8R2_FB31|macro|CAN_F8R2_FB31
DECL|CAN_F8R2_FB3_Msk|macro|CAN_F8R2_FB3_Msk
DECL|CAN_F8R2_FB3_Pos|macro|CAN_F8R2_FB3_Pos
DECL|CAN_F8R2_FB3|macro|CAN_F8R2_FB3
DECL|CAN_F8R2_FB4_Msk|macro|CAN_F8R2_FB4_Msk
DECL|CAN_F8R2_FB4_Pos|macro|CAN_F8R2_FB4_Pos
DECL|CAN_F8R2_FB4|macro|CAN_F8R2_FB4
DECL|CAN_F8R2_FB5_Msk|macro|CAN_F8R2_FB5_Msk
DECL|CAN_F8R2_FB5_Pos|macro|CAN_F8R2_FB5_Pos
DECL|CAN_F8R2_FB5|macro|CAN_F8R2_FB5
DECL|CAN_F8R2_FB6_Msk|macro|CAN_F8R2_FB6_Msk
DECL|CAN_F8R2_FB6_Pos|macro|CAN_F8R2_FB6_Pos
DECL|CAN_F8R2_FB6|macro|CAN_F8R2_FB6
DECL|CAN_F8R2_FB7_Msk|macro|CAN_F8R2_FB7_Msk
DECL|CAN_F8R2_FB7_Pos|macro|CAN_F8R2_FB7_Pos
DECL|CAN_F8R2_FB7|macro|CAN_F8R2_FB7
DECL|CAN_F8R2_FB8_Msk|macro|CAN_F8R2_FB8_Msk
DECL|CAN_F8R2_FB8_Pos|macro|CAN_F8R2_FB8_Pos
DECL|CAN_F8R2_FB8|macro|CAN_F8R2_FB8
DECL|CAN_F8R2_FB9_Msk|macro|CAN_F8R2_FB9_Msk
DECL|CAN_F8R2_FB9_Pos|macro|CAN_F8R2_FB9_Pos
DECL|CAN_F8R2_FB9|macro|CAN_F8R2_FB9
DECL|CAN_F9R1_FB0_Msk|macro|CAN_F9R1_FB0_Msk
DECL|CAN_F9R1_FB0_Pos|macro|CAN_F9R1_FB0_Pos
DECL|CAN_F9R1_FB0|macro|CAN_F9R1_FB0
DECL|CAN_F9R1_FB10_Msk|macro|CAN_F9R1_FB10_Msk
DECL|CAN_F9R1_FB10_Pos|macro|CAN_F9R1_FB10_Pos
DECL|CAN_F9R1_FB10|macro|CAN_F9R1_FB10
DECL|CAN_F9R1_FB11_Msk|macro|CAN_F9R1_FB11_Msk
DECL|CAN_F9R1_FB11_Pos|macro|CAN_F9R1_FB11_Pos
DECL|CAN_F9R1_FB11|macro|CAN_F9R1_FB11
DECL|CAN_F9R1_FB12_Msk|macro|CAN_F9R1_FB12_Msk
DECL|CAN_F9R1_FB12_Pos|macro|CAN_F9R1_FB12_Pos
DECL|CAN_F9R1_FB12|macro|CAN_F9R1_FB12
DECL|CAN_F9R1_FB13_Msk|macro|CAN_F9R1_FB13_Msk
DECL|CAN_F9R1_FB13_Pos|macro|CAN_F9R1_FB13_Pos
DECL|CAN_F9R1_FB13|macro|CAN_F9R1_FB13
DECL|CAN_F9R1_FB14_Msk|macro|CAN_F9R1_FB14_Msk
DECL|CAN_F9R1_FB14_Pos|macro|CAN_F9R1_FB14_Pos
DECL|CAN_F9R1_FB14|macro|CAN_F9R1_FB14
DECL|CAN_F9R1_FB15_Msk|macro|CAN_F9R1_FB15_Msk
DECL|CAN_F9R1_FB15_Pos|macro|CAN_F9R1_FB15_Pos
DECL|CAN_F9R1_FB15|macro|CAN_F9R1_FB15
DECL|CAN_F9R1_FB16_Msk|macro|CAN_F9R1_FB16_Msk
DECL|CAN_F9R1_FB16_Pos|macro|CAN_F9R1_FB16_Pos
DECL|CAN_F9R1_FB16|macro|CAN_F9R1_FB16
DECL|CAN_F9R1_FB17_Msk|macro|CAN_F9R1_FB17_Msk
DECL|CAN_F9R1_FB17_Pos|macro|CAN_F9R1_FB17_Pos
DECL|CAN_F9R1_FB17|macro|CAN_F9R1_FB17
DECL|CAN_F9R1_FB18_Msk|macro|CAN_F9R1_FB18_Msk
DECL|CAN_F9R1_FB18_Pos|macro|CAN_F9R1_FB18_Pos
DECL|CAN_F9R1_FB18|macro|CAN_F9R1_FB18
DECL|CAN_F9R1_FB19_Msk|macro|CAN_F9R1_FB19_Msk
DECL|CAN_F9R1_FB19_Pos|macro|CAN_F9R1_FB19_Pos
DECL|CAN_F9R1_FB19|macro|CAN_F9R1_FB19
DECL|CAN_F9R1_FB1_Msk|macro|CAN_F9R1_FB1_Msk
DECL|CAN_F9R1_FB1_Pos|macro|CAN_F9R1_FB1_Pos
DECL|CAN_F9R1_FB1|macro|CAN_F9R1_FB1
DECL|CAN_F9R1_FB20_Msk|macro|CAN_F9R1_FB20_Msk
DECL|CAN_F9R1_FB20_Pos|macro|CAN_F9R1_FB20_Pos
DECL|CAN_F9R1_FB20|macro|CAN_F9R1_FB20
DECL|CAN_F9R1_FB21_Msk|macro|CAN_F9R1_FB21_Msk
DECL|CAN_F9R1_FB21_Pos|macro|CAN_F9R1_FB21_Pos
DECL|CAN_F9R1_FB21|macro|CAN_F9R1_FB21
DECL|CAN_F9R1_FB22_Msk|macro|CAN_F9R1_FB22_Msk
DECL|CAN_F9R1_FB22_Pos|macro|CAN_F9R1_FB22_Pos
DECL|CAN_F9R1_FB22|macro|CAN_F9R1_FB22
DECL|CAN_F9R1_FB23_Msk|macro|CAN_F9R1_FB23_Msk
DECL|CAN_F9R1_FB23_Pos|macro|CAN_F9R1_FB23_Pos
DECL|CAN_F9R1_FB23|macro|CAN_F9R1_FB23
DECL|CAN_F9R1_FB24_Msk|macro|CAN_F9R1_FB24_Msk
DECL|CAN_F9R1_FB24_Pos|macro|CAN_F9R1_FB24_Pos
DECL|CAN_F9R1_FB24|macro|CAN_F9R1_FB24
DECL|CAN_F9R1_FB25_Msk|macro|CAN_F9R1_FB25_Msk
DECL|CAN_F9R1_FB25_Pos|macro|CAN_F9R1_FB25_Pos
DECL|CAN_F9R1_FB25|macro|CAN_F9R1_FB25
DECL|CAN_F9R1_FB26_Msk|macro|CAN_F9R1_FB26_Msk
DECL|CAN_F9R1_FB26_Pos|macro|CAN_F9R1_FB26_Pos
DECL|CAN_F9R1_FB26|macro|CAN_F9R1_FB26
DECL|CAN_F9R1_FB27_Msk|macro|CAN_F9R1_FB27_Msk
DECL|CAN_F9R1_FB27_Pos|macro|CAN_F9R1_FB27_Pos
DECL|CAN_F9R1_FB27|macro|CAN_F9R1_FB27
DECL|CAN_F9R1_FB28_Msk|macro|CAN_F9R1_FB28_Msk
DECL|CAN_F9R1_FB28_Pos|macro|CAN_F9R1_FB28_Pos
DECL|CAN_F9R1_FB28|macro|CAN_F9R1_FB28
DECL|CAN_F9R1_FB29_Msk|macro|CAN_F9R1_FB29_Msk
DECL|CAN_F9R1_FB29_Pos|macro|CAN_F9R1_FB29_Pos
DECL|CAN_F9R1_FB29|macro|CAN_F9R1_FB29
DECL|CAN_F9R1_FB2_Msk|macro|CAN_F9R1_FB2_Msk
DECL|CAN_F9R1_FB2_Pos|macro|CAN_F9R1_FB2_Pos
DECL|CAN_F9R1_FB2|macro|CAN_F9R1_FB2
DECL|CAN_F9R1_FB30_Msk|macro|CAN_F9R1_FB30_Msk
DECL|CAN_F9R1_FB30_Pos|macro|CAN_F9R1_FB30_Pos
DECL|CAN_F9R1_FB30|macro|CAN_F9R1_FB30
DECL|CAN_F9R1_FB31_Msk|macro|CAN_F9R1_FB31_Msk
DECL|CAN_F9R1_FB31_Pos|macro|CAN_F9R1_FB31_Pos
DECL|CAN_F9R1_FB31|macro|CAN_F9R1_FB31
DECL|CAN_F9R1_FB3_Msk|macro|CAN_F9R1_FB3_Msk
DECL|CAN_F9R1_FB3_Pos|macro|CAN_F9R1_FB3_Pos
DECL|CAN_F9R1_FB3|macro|CAN_F9R1_FB3
DECL|CAN_F9R1_FB4_Msk|macro|CAN_F9R1_FB4_Msk
DECL|CAN_F9R1_FB4_Pos|macro|CAN_F9R1_FB4_Pos
DECL|CAN_F9R1_FB4|macro|CAN_F9R1_FB4
DECL|CAN_F9R1_FB5_Msk|macro|CAN_F9R1_FB5_Msk
DECL|CAN_F9R1_FB5_Pos|macro|CAN_F9R1_FB5_Pos
DECL|CAN_F9R1_FB5|macro|CAN_F9R1_FB5
DECL|CAN_F9R1_FB6_Msk|macro|CAN_F9R1_FB6_Msk
DECL|CAN_F9R1_FB6_Pos|macro|CAN_F9R1_FB6_Pos
DECL|CAN_F9R1_FB6|macro|CAN_F9R1_FB6
DECL|CAN_F9R1_FB7_Msk|macro|CAN_F9R1_FB7_Msk
DECL|CAN_F9R1_FB7_Pos|macro|CAN_F9R1_FB7_Pos
DECL|CAN_F9R1_FB7|macro|CAN_F9R1_FB7
DECL|CAN_F9R1_FB8_Msk|macro|CAN_F9R1_FB8_Msk
DECL|CAN_F9R1_FB8_Pos|macro|CAN_F9R1_FB8_Pos
DECL|CAN_F9R1_FB8|macro|CAN_F9R1_FB8
DECL|CAN_F9R1_FB9_Msk|macro|CAN_F9R1_FB9_Msk
DECL|CAN_F9R1_FB9_Pos|macro|CAN_F9R1_FB9_Pos
DECL|CAN_F9R1_FB9|macro|CAN_F9R1_FB9
DECL|CAN_F9R2_FB0_Msk|macro|CAN_F9R2_FB0_Msk
DECL|CAN_F9R2_FB0_Pos|macro|CAN_F9R2_FB0_Pos
DECL|CAN_F9R2_FB0|macro|CAN_F9R2_FB0
DECL|CAN_F9R2_FB10_Msk|macro|CAN_F9R2_FB10_Msk
DECL|CAN_F9R2_FB10_Pos|macro|CAN_F9R2_FB10_Pos
DECL|CAN_F9R2_FB10|macro|CAN_F9R2_FB10
DECL|CAN_F9R2_FB11_Msk|macro|CAN_F9R2_FB11_Msk
DECL|CAN_F9R2_FB11_Pos|macro|CAN_F9R2_FB11_Pos
DECL|CAN_F9R2_FB11|macro|CAN_F9R2_FB11
DECL|CAN_F9R2_FB12_Msk|macro|CAN_F9R2_FB12_Msk
DECL|CAN_F9R2_FB12_Pos|macro|CAN_F9R2_FB12_Pos
DECL|CAN_F9R2_FB12|macro|CAN_F9R2_FB12
DECL|CAN_F9R2_FB13_Msk|macro|CAN_F9R2_FB13_Msk
DECL|CAN_F9R2_FB13_Pos|macro|CAN_F9R2_FB13_Pos
DECL|CAN_F9R2_FB13|macro|CAN_F9R2_FB13
DECL|CAN_F9R2_FB14_Msk|macro|CAN_F9R2_FB14_Msk
DECL|CAN_F9R2_FB14_Pos|macro|CAN_F9R2_FB14_Pos
DECL|CAN_F9R2_FB14|macro|CAN_F9R2_FB14
DECL|CAN_F9R2_FB15_Msk|macro|CAN_F9R2_FB15_Msk
DECL|CAN_F9R2_FB15_Pos|macro|CAN_F9R2_FB15_Pos
DECL|CAN_F9R2_FB15|macro|CAN_F9R2_FB15
DECL|CAN_F9R2_FB16_Msk|macro|CAN_F9R2_FB16_Msk
DECL|CAN_F9R2_FB16_Pos|macro|CAN_F9R2_FB16_Pos
DECL|CAN_F9R2_FB16|macro|CAN_F9R2_FB16
DECL|CAN_F9R2_FB17_Msk|macro|CAN_F9R2_FB17_Msk
DECL|CAN_F9R2_FB17_Pos|macro|CAN_F9R2_FB17_Pos
DECL|CAN_F9R2_FB17|macro|CAN_F9R2_FB17
DECL|CAN_F9R2_FB18_Msk|macro|CAN_F9R2_FB18_Msk
DECL|CAN_F9R2_FB18_Pos|macro|CAN_F9R2_FB18_Pos
DECL|CAN_F9R2_FB18|macro|CAN_F9R2_FB18
DECL|CAN_F9R2_FB19_Msk|macro|CAN_F9R2_FB19_Msk
DECL|CAN_F9R2_FB19_Pos|macro|CAN_F9R2_FB19_Pos
DECL|CAN_F9R2_FB19|macro|CAN_F9R2_FB19
DECL|CAN_F9R2_FB1_Msk|macro|CAN_F9R2_FB1_Msk
DECL|CAN_F9R2_FB1_Pos|macro|CAN_F9R2_FB1_Pos
DECL|CAN_F9R2_FB1|macro|CAN_F9R2_FB1
DECL|CAN_F9R2_FB20_Msk|macro|CAN_F9R2_FB20_Msk
DECL|CAN_F9R2_FB20_Pos|macro|CAN_F9R2_FB20_Pos
DECL|CAN_F9R2_FB20|macro|CAN_F9R2_FB20
DECL|CAN_F9R2_FB21_Msk|macro|CAN_F9R2_FB21_Msk
DECL|CAN_F9R2_FB21_Pos|macro|CAN_F9R2_FB21_Pos
DECL|CAN_F9R2_FB21|macro|CAN_F9R2_FB21
DECL|CAN_F9R2_FB22_Msk|macro|CAN_F9R2_FB22_Msk
DECL|CAN_F9R2_FB22_Pos|macro|CAN_F9R2_FB22_Pos
DECL|CAN_F9R2_FB22|macro|CAN_F9R2_FB22
DECL|CAN_F9R2_FB23_Msk|macro|CAN_F9R2_FB23_Msk
DECL|CAN_F9R2_FB23_Pos|macro|CAN_F9R2_FB23_Pos
DECL|CAN_F9R2_FB23|macro|CAN_F9R2_FB23
DECL|CAN_F9R2_FB24_Msk|macro|CAN_F9R2_FB24_Msk
DECL|CAN_F9R2_FB24_Pos|macro|CAN_F9R2_FB24_Pos
DECL|CAN_F9R2_FB24|macro|CAN_F9R2_FB24
DECL|CAN_F9R2_FB25_Msk|macro|CAN_F9R2_FB25_Msk
DECL|CAN_F9R2_FB25_Pos|macro|CAN_F9R2_FB25_Pos
DECL|CAN_F9R2_FB25|macro|CAN_F9R2_FB25
DECL|CAN_F9R2_FB26_Msk|macro|CAN_F9R2_FB26_Msk
DECL|CAN_F9R2_FB26_Pos|macro|CAN_F9R2_FB26_Pos
DECL|CAN_F9R2_FB26|macro|CAN_F9R2_FB26
DECL|CAN_F9R2_FB27_Msk|macro|CAN_F9R2_FB27_Msk
DECL|CAN_F9R2_FB27_Pos|macro|CAN_F9R2_FB27_Pos
DECL|CAN_F9R2_FB27|macro|CAN_F9R2_FB27
DECL|CAN_F9R2_FB28_Msk|macro|CAN_F9R2_FB28_Msk
DECL|CAN_F9R2_FB28_Pos|macro|CAN_F9R2_FB28_Pos
DECL|CAN_F9R2_FB28|macro|CAN_F9R2_FB28
DECL|CAN_F9R2_FB29_Msk|macro|CAN_F9R2_FB29_Msk
DECL|CAN_F9R2_FB29_Pos|macro|CAN_F9R2_FB29_Pos
DECL|CAN_F9R2_FB29|macro|CAN_F9R2_FB29
DECL|CAN_F9R2_FB2_Msk|macro|CAN_F9R2_FB2_Msk
DECL|CAN_F9R2_FB2_Pos|macro|CAN_F9R2_FB2_Pos
DECL|CAN_F9R2_FB2|macro|CAN_F9R2_FB2
DECL|CAN_F9R2_FB30_Msk|macro|CAN_F9R2_FB30_Msk
DECL|CAN_F9R2_FB30_Pos|macro|CAN_F9R2_FB30_Pos
DECL|CAN_F9R2_FB30|macro|CAN_F9R2_FB30
DECL|CAN_F9R2_FB31_Msk|macro|CAN_F9R2_FB31_Msk
DECL|CAN_F9R2_FB31_Pos|macro|CAN_F9R2_FB31_Pos
DECL|CAN_F9R2_FB31|macro|CAN_F9R2_FB31
DECL|CAN_F9R2_FB3_Msk|macro|CAN_F9R2_FB3_Msk
DECL|CAN_F9R2_FB3_Pos|macro|CAN_F9R2_FB3_Pos
DECL|CAN_F9R2_FB3|macro|CAN_F9R2_FB3
DECL|CAN_F9R2_FB4_Msk|macro|CAN_F9R2_FB4_Msk
DECL|CAN_F9R2_FB4_Pos|macro|CAN_F9R2_FB4_Pos
DECL|CAN_F9R2_FB4|macro|CAN_F9R2_FB4
DECL|CAN_F9R2_FB5_Msk|macro|CAN_F9R2_FB5_Msk
DECL|CAN_F9R2_FB5_Pos|macro|CAN_F9R2_FB5_Pos
DECL|CAN_F9R2_FB5|macro|CAN_F9R2_FB5
DECL|CAN_F9R2_FB6_Msk|macro|CAN_F9R2_FB6_Msk
DECL|CAN_F9R2_FB6_Pos|macro|CAN_F9R2_FB6_Pos
DECL|CAN_F9R2_FB6|macro|CAN_F9R2_FB6
DECL|CAN_F9R2_FB7_Msk|macro|CAN_F9R2_FB7_Msk
DECL|CAN_F9R2_FB7_Pos|macro|CAN_F9R2_FB7_Pos
DECL|CAN_F9R2_FB7|macro|CAN_F9R2_FB7
DECL|CAN_F9R2_FB8_Msk|macro|CAN_F9R2_FB8_Msk
DECL|CAN_F9R2_FB8_Pos|macro|CAN_F9R2_FB8_Pos
DECL|CAN_F9R2_FB8|macro|CAN_F9R2_FB8
DECL|CAN_F9R2_FB9_Msk|macro|CAN_F9R2_FB9_Msk
DECL|CAN_F9R2_FB9_Pos|macro|CAN_F9R2_FB9_Pos
DECL|CAN_F9R2_FB9|macro|CAN_F9R2_FB9
DECL|CAN_FA1R_FACT0_Msk|macro|CAN_FA1R_FACT0_Msk
DECL|CAN_FA1R_FACT0_Pos|macro|CAN_FA1R_FACT0_Pos
DECL|CAN_FA1R_FACT0|macro|CAN_FA1R_FACT0
DECL|CAN_FA1R_FACT10_Msk|macro|CAN_FA1R_FACT10_Msk
DECL|CAN_FA1R_FACT10_Pos|macro|CAN_FA1R_FACT10_Pos
DECL|CAN_FA1R_FACT10|macro|CAN_FA1R_FACT10
DECL|CAN_FA1R_FACT11_Msk|macro|CAN_FA1R_FACT11_Msk
DECL|CAN_FA1R_FACT11_Pos|macro|CAN_FA1R_FACT11_Pos
DECL|CAN_FA1R_FACT11|macro|CAN_FA1R_FACT11
DECL|CAN_FA1R_FACT12_Msk|macro|CAN_FA1R_FACT12_Msk
DECL|CAN_FA1R_FACT12_Pos|macro|CAN_FA1R_FACT12_Pos
DECL|CAN_FA1R_FACT12|macro|CAN_FA1R_FACT12
DECL|CAN_FA1R_FACT13_Msk|macro|CAN_FA1R_FACT13_Msk
DECL|CAN_FA1R_FACT13_Pos|macro|CAN_FA1R_FACT13_Pos
DECL|CAN_FA1R_FACT13|macro|CAN_FA1R_FACT13
DECL|CAN_FA1R_FACT1_Msk|macro|CAN_FA1R_FACT1_Msk
DECL|CAN_FA1R_FACT1_Pos|macro|CAN_FA1R_FACT1_Pos
DECL|CAN_FA1R_FACT1|macro|CAN_FA1R_FACT1
DECL|CAN_FA1R_FACT2_Msk|macro|CAN_FA1R_FACT2_Msk
DECL|CAN_FA1R_FACT2_Pos|macro|CAN_FA1R_FACT2_Pos
DECL|CAN_FA1R_FACT2|macro|CAN_FA1R_FACT2
DECL|CAN_FA1R_FACT3_Msk|macro|CAN_FA1R_FACT3_Msk
DECL|CAN_FA1R_FACT3_Pos|macro|CAN_FA1R_FACT3_Pos
DECL|CAN_FA1R_FACT3|macro|CAN_FA1R_FACT3
DECL|CAN_FA1R_FACT4_Msk|macro|CAN_FA1R_FACT4_Msk
DECL|CAN_FA1R_FACT4_Pos|macro|CAN_FA1R_FACT4_Pos
DECL|CAN_FA1R_FACT4|macro|CAN_FA1R_FACT4
DECL|CAN_FA1R_FACT5_Msk|macro|CAN_FA1R_FACT5_Msk
DECL|CAN_FA1R_FACT5_Pos|macro|CAN_FA1R_FACT5_Pos
DECL|CAN_FA1R_FACT5|macro|CAN_FA1R_FACT5
DECL|CAN_FA1R_FACT6_Msk|macro|CAN_FA1R_FACT6_Msk
DECL|CAN_FA1R_FACT6_Pos|macro|CAN_FA1R_FACT6_Pos
DECL|CAN_FA1R_FACT6|macro|CAN_FA1R_FACT6
DECL|CAN_FA1R_FACT7_Msk|macro|CAN_FA1R_FACT7_Msk
DECL|CAN_FA1R_FACT7_Pos|macro|CAN_FA1R_FACT7_Pos
DECL|CAN_FA1R_FACT7|macro|CAN_FA1R_FACT7
DECL|CAN_FA1R_FACT8_Msk|macro|CAN_FA1R_FACT8_Msk
DECL|CAN_FA1R_FACT8_Pos|macro|CAN_FA1R_FACT8_Pos
DECL|CAN_FA1R_FACT8|macro|CAN_FA1R_FACT8
DECL|CAN_FA1R_FACT9_Msk|macro|CAN_FA1R_FACT9_Msk
DECL|CAN_FA1R_FACT9_Pos|macro|CAN_FA1R_FACT9_Pos
DECL|CAN_FA1R_FACT9|macro|CAN_FA1R_FACT9
DECL|CAN_FA1R_FACT_Msk|macro|CAN_FA1R_FACT_Msk
DECL|CAN_FA1R_FACT_Pos|macro|CAN_FA1R_FACT_Pos
DECL|CAN_FA1R_FACT|macro|CAN_FA1R_FACT
DECL|CAN_FFA1R_FFA0_Msk|macro|CAN_FFA1R_FFA0_Msk
DECL|CAN_FFA1R_FFA0_Pos|macro|CAN_FFA1R_FFA0_Pos
DECL|CAN_FFA1R_FFA0|macro|CAN_FFA1R_FFA0
DECL|CAN_FFA1R_FFA10_Msk|macro|CAN_FFA1R_FFA10_Msk
DECL|CAN_FFA1R_FFA10_Pos|macro|CAN_FFA1R_FFA10_Pos
DECL|CAN_FFA1R_FFA10|macro|CAN_FFA1R_FFA10
DECL|CAN_FFA1R_FFA11_Msk|macro|CAN_FFA1R_FFA11_Msk
DECL|CAN_FFA1R_FFA11_Pos|macro|CAN_FFA1R_FFA11_Pos
DECL|CAN_FFA1R_FFA11|macro|CAN_FFA1R_FFA11
DECL|CAN_FFA1R_FFA12_Msk|macro|CAN_FFA1R_FFA12_Msk
DECL|CAN_FFA1R_FFA12_Pos|macro|CAN_FFA1R_FFA12_Pos
DECL|CAN_FFA1R_FFA12|macro|CAN_FFA1R_FFA12
DECL|CAN_FFA1R_FFA13_Msk|macro|CAN_FFA1R_FFA13_Msk
DECL|CAN_FFA1R_FFA13_Pos|macro|CAN_FFA1R_FFA13_Pos
DECL|CAN_FFA1R_FFA13|macro|CAN_FFA1R_FFA13
DECL|CAN_FFA1R_FFA1_Msk|macro|CAN_FFA1R_FFA1_Msk
DECL|CAN_FFA1R_FFA1_Pos|macro|CAN_FFA1R_FFA1_Pos
DECL|CAN_FFA1R_FFA1|macro|CAN_FFA1R_FFA1
DECL|CAN_FFA1R_FFA2_Msk|macro|CAN_FFA1R_FFA2_Msk
DECL|CAN_FFA1R_FFA2_Pos|macro|CAN_FFA1R_FFA2_Pos
DECL|CAN_FFA1R_FFA2|macro|CAN_FFA1R_FFA2
DECL|CAN_FFA1R_FFA3_Msk|macro|CAN_FFA1R_FFA3_Msk
DECL|CAN_FFA1R_FFA3_Pos|macro|CAN_FFA1R_FFA3_Pos
DECL|CAN_FFA1R_FFA3|macro|CAN_FFA1R_FFA3
DECL|CAN_FFA1R_FFA4_Msk|macro|CAN_FFA1R_FFA4_Msk
DECL|CAN_FFA1R_FFA4_Pos|macro|CAN_FFA1R_FFA4_Pos
DECL|CAN_FFA1R_FFA4|macro|CAN_FFA1R_FFA4
DECL|CAN_FFA1R_FFA5_Msk|macro|CAN_FFA1R_FFA5_Msk
DECL|CAN_FFA1R_FFA5_Pos|macro|CAN_FFA1R_FFA5_Pos
DECL|CAN_FFA1R_FFA5|macro|CAN_FFA1R_FFA5
DECL|CAN_FFA1R_FFA6_Msk|macro|CAN_FFA1R_FFA6_Msk
DECL|CAN_FFA1R_FFA6_Pos|macro|CAN_FFA1R_FFA6_Pos
DECL|CAN_FFA1R_FFA6|macro|CAN_FFA1R_FFA6
DECL|CAN_FFA1R_FFA7_Msk|macro|CAN_FFA1R_FFA7_Msk
DECL|CAN_FFA1R_FFA7_Pos|macro|CAN_FFA1R_FFA7_Pos
DECL|CAN_FFA1R_FFA7|macro|CAN_FFA1R_FFA7
DECL|CAN_FFA1R_FFA8_Msk|macro|CAN_FFA1R_FFA8_Msk
DECL|CAN_FFA1R_FFA8_Pos|macro|CAN_FFA1R_FFA8_Pos
DECL|CAN_FFA1R_FFA8|macro|CAN_FFA1R_FFA8
DECL|CAN_FFA1R_FFA9_Msk|macro|CAN_FFA1R_FFA9_Msk
DECL|CAN_FFA1R_FFA9_Pos|macro|CAN_FFA1R_FFA9_Pos
DECL|CAN_FFA1R_FFA9|macro|CAN_FFA1R_FFA9
DECL|CAN_FFA1R_FFA_Msk|macro|CAN_FFA1R_FFA_Msk
DECL|CAN_FFA1R_FFA_Pos|macro|CAN_FFA1R_FFA_Pos
DECL|CAN_FFA1R_FFA|macro|CAN_FFA1R_FFA
DECL|CAN_FIFOMailBox_TypeDef|typedef|} CAN_FIFOMailBox_TypeDef;
DECL|CAN_FM1R_FBM0_Msk|macro|CAN_FM1R_FBM0_Msk
DECL|CAN_FM1R_FBM0_Pos|macro|CAN_FM1R_FBM0_Pos
DECL|CAN_FM1R_FBM0|macro|CAN_FM1R_FBM0
DECL|CAN_FM1R_FBM10_Msk|macro|CAN_FM1R_FBM10_Msk
DECL|CAN_FM1R_FBM10_Pos|macro|CAN_FM1R_FBM10_Pos
DECL|CAN_FM1R_FBM10|macro|CAN_FM1R_FBM10
DECL|CAN_FM1R_FBM11_Msk|macro|CAN_FM1R_FBM11_Msk
DECL|CAN_FM1R_FBM11_Pos|macro|CAN_FM1R_FBM11_Pos
DECL|CAN_FM1R_FBM11|macro|CAN_FM1R_FBM11
DECL|CAN_FM1R_FBM12_Msk|macro|CAN_FM1R_FBM12_Msk
DECL|CAN_FM1R_FBM12_Pos|macro|CAN_FM1R_FBM12_Pos
DECL|CAN_FM1R_FBM12|macro|CAN_FM1R_FBM12
DECL|CAN_FM1R_FBM13_Msk|macro|CAN_FM1R_FBM13_Msk
DECL|CAN_FM1R_FBM13_Pos|macro|CAN_FM1R_FBM13_Pos
DECL|CAN_FM1R_FBM13|macro|CAN_FM1R_FBM13
DECL|CAN_FM1R_FBM1_Msk|macro|CAN_FM1R_FBM1_Msk
DECL|CAN_FM1R_FBM1_Pos|macro|CAN_FM1R_FBM1_Pos
DECL|CAN_FM1R_FBM1|macro|CAN_FM1R_FBM1
DECL|CAN_FM1R_FBM2_Msk|macro|CAN_FM1R_FBM2_Msk
DECL|CAN_FM1R_FBM2_Pos|macro|CAN_FM1R_FBM2_Pos
DECL|CAN_FM1R_FBM2|macro|CAN_FM1R_FBM2
DECL|CAN_FM1R_FBM3_Msk|macro|CAN_FM1R_FBM3_Msk
DECL|CAN_FM1R_FBM3_Pos|macro|CAN_FM1R_FBM3_Pos
DECL|CAN_FM1R_FBM3|macro|CAN_FM1R_FBM3
DECL|CAN_FM1R_FBM4_Msk|macro|CAN_FM1R_FBM4_Msk
DECL|CAN_FM1R_FBM4_Pos|macro|CAN_FM1R_FBM4_Pos
DECL|CAN_FM1R_FBM4|macro|CAN_FM1R_FBM4
DECL|CAN_FM1R_FBM5_Msk|macro|CAN_FM1R_FBM5_Msk
DECL|CAN_FM1R_FBM5_Pos|macro|CAN_FM1R_FBM5_Pos
DECL|CAN_FM1R_FBM5|macro|CAN_FM1R_FBM5
DECL|CAN_FM1R_FBM6_Msk|macro|CAN_FM1R_FBM6_Msk
DECL|CAN_FM1R_FBM6_Pos|macro|CAN_FM1R_FBM6_Pos
DECL|CAN_FM1R_FBM6|macro|CAN_FM1R_FBM6
DECL|CAN_FM1R_FBM7_Msk|macro|CAN_FM1R_FBM7_Msk
DECL|CAN_FM1R_FBM7_Pos|macro|CAN_FM1R_FBM7_Pos
DECL|CAN_FM1R_FBM7|macro|CAN_FM1R_FBM7
DECL|CAN_FM1R_FBM8_Msk|macro|CAN_FM1R_FBM8_Msk
DECL|CAN_FM1R_FBM8_Pos|macro|CAN_FM1R_FBM8_Pos
DECL|CAN_FM1R_FBM8|macro|CAN_FM1R_FBM8
DECL|CAN_FM1R_FBM9_Msk|macro|CAN_FM1R_FBM9_Msk
DECL|CAN_FM1R_FBM9_Pos|macro|CAN_FM1R_FBM9_Pos
DECL|CAN_FM1R_FBM9|macro|CAN_FM1R_FBM9
DECL|CAN_FM1R_FBM_Msk|macro|CAN_FM1R_FBM_Msk
DECL|CAN_FM1R_FBM_Pos|macro|CAN_FM1R_FBM_Pos
DECL|CAN_FM1R_FBM|macro|CAN_FM1R_FBM
DECL|CAN_FMR_CAN2SB_Msk|macro|CAN_FMR_CAN2SB_Msk
DECL|CAN_FMR_CAN2SB_Pos|macro|CAN_FMR_CAN2SB_Pos
DECL|CAN_FMR_CAN2SB|macro|CAN_FMR_CAN2SB
DECL|CAN_FMR_FINIT_Msk|macro|CAN_FMR_FINIT_Msk
DECL|CAN_FMR_FINIT_Pos|macro|CAN_FMR_FINIT_Pos
DECL|CAN_FMR_FINIT|macro|CAN_FMR_FINIT
DECL|CAN_FS1R_FSC0_Msk|macro|CAN_FS1R_FSC0_Msk
DECL|CAN_FS1R_FSC0_Pos|macro|CAN_FS1R_FSC0_Pos
DECL|CAN_FS1R_FSC0|macro|CAN_FS1R_FSC0
DECL|CAN_FS1R_FSC10_Msk|macro|CAN_FS1R_FSC10_Msk
DECL|CAN_FS1R_FSC10_Pos|macro|CAN_FS1R_FSC10_Pos
DECL|CAN_FS1R_FSC10|macro|CAN_FS1R_FSC10
DECL|CAN_FS1R_FSC11_Msk|macro|CAN_FS1R_FSC11_Msk
DECL|CAN_FS1R_FSC11_Pos|macro|CAN_FS1R_FSC11_Pos
DECL|CAN_FS1R_FSC11|macro|CAN_FS1R_FSC11
DECL|CAN_FS1R_FSC12_Msk|macro|CAN_FS1R_FSC12_Msk
DECL|CAN_FS1R_FSC12_Pos|macro|CAN_FS1R_FSC12_Pos
DECL|CAN_FS1R_FSC12|macro|CAN_FS1R_FSC12
DECL|CAN_FS1R_FSC13_Msk|macro|CAN_FS1R_FSC13_Msk
DECL|CAN_FS1R_FSC13_Pos|macro|CAN_FS1R_FSC13_Pos
DECL|CAN_FS1R_FSC13|macro|CAN_FS1R_FSC13
DECL|CAN_FS1R_FSC1_Msk|macro|CAN_FS1R_FSC1_Msk
DECL|CAN_FS1R_FSC1_Pos|macro|CAN_FS1R_FSC1_Pos
DECL|CAN_FS1R_FSC1|macro|CAN_FS1R_FSC1
DECL|CAN_FS1R_FSC2_Msk|macro|CAN_FS1R_FSC2_Msk
DECL|CAN_FS1R_FSC2_Pos|macro|CAN_FS1R_FSC2_Pos
DECL|CAN_FS1R_FSC2|macro|CAN_FS1R_FSC2
DECL|CAN_FS1R_FSC3_Msk|macro|CAN_FS1R_FSC3_Msk
DECL|CAN_FS1R_FSC3_Pos|macro|CAN_FS1R_FSC3_Pos
DECL|CAN_FS1R_FSC3|macro|CAN_FS1R_FSC3
DECL|CAN_FS1R_FSC4_Msk|macro|CAN_FS1R_FSC4_Msk
DECL|CAN_FS1R_FSC4_Pos|macro|CAN_FS1R_FSC4_Pos
DECL|CAN_FS1R_FSC4|macro|CAN_FS1R_FSC4
DECL|CAN_FS1R_FSC5_Msk|macro|CAN_FS1R_FSC5_Msk
DECL|CAN_FS1R_FSC5_Pos|macro|CAN_FS1R_FSC5_Pos
DECL|CAN_FS1R_FSC5|macro|CAN_FS1R_FSC5
DECL|CAN_FS1R_FSC6_Msk|macro|CAN_FS1R_FSC6_Msk
DECL|CAN_FS1R_FSC6_Pos|macro|CAN_FS1R_FSC6_Pos
DECL|CAN_FS1R_FSC6|macro|CAN_FS1R_FSC6
DECL|CAN_FS1R_FSC7_Msk|macro|CAN_FS1R_FSC7_Msk
DECL|CAN_FS1R_FSC7_Pos|macro|CAN_FS1R_FSC7_Pos
DECL|CAN_FS1R_FSC7|macro|CAN_FS1R_FSC7
DECL|CAN_FS1R_FSC8_Msk|macro|CAN_FS1R_FSC8_Msk
DECL|CAN_FS1R_FSC8_Pos|macro|CAN_FS1R_FSC8_Pos
DECL|CAN_FS1R_FSC8|macro|CAN_FS1R_FSC8
DECL|CAN_FS1R_FSC9_Msk|macro|CAN_FS1R_FSC9_Msk
DECL|CAN_FS1R_FSC9_Pos|macro|CAN_FS1R_FSC9_Pos
DECL|CAN_FS1R_FSC9|macro|CAN_FS1R_FSC9
DECL|CAN_FS1R_FSC_Msk|macro|CAN_FS1R_FSC_Msk
DECL|CAN_FS1R_FSC_Pos|macro|CAN_FS1R_FSC_Pos
DECL|CAN_FS1R_FSC|macro|CAN_FS1R_FSC
DECL|CAN_FilterRegister_TypeDef|typedef|} CAN_FilterRegister_TypeDef;
DECL|CAN_IER_BOFIE_Msk|macro|CAN_IER_BOFIE_Msk
DECL|CAN_IER_BOFIE_Pos|macro|CAN_IER_BOFIE_Pos
DECL|CAN_IER_BOFIE|macro|CAN_IER_BOFIE
DECL|CAN_IER_EPVIE_Msk|macro|CAN_IER_EPVIE_Msk
DECL|CAN_IER_EPVIE_Pos|macro|CAN_IER_EPVIE_Pos
DECL|CAN_IER_EPVIE|macro|CAN_IER_EPVIE
DECL|CAN_IER_ERRIE_Msk|macro|CAN_IER_ERRIE_Msk
DECL|CAN_IER_ERRIE_Pos|macro|CAN_IER_ERRIE_Pos
DECL|CAN_IER_ERRIE|macro|CAN_IER_ERRIE
DECL|CAN_IER_EWGIE_Msk|macro|CAN_IER_EWGIE_Msk
DECL|CAN_IER_EWGIE_Pos|macro|CAN_IER_EWGIE_Pos
DECL|CAN_IER_EWGIE|macro|CAN_IER_EWGIE
DECL|CAN_IER_FFIE0_Msk|macro|CAN_IER_FFIE0_Msk
DECL|CAN_IER_FFIE0_Pos|macro|CAN_IER_FFIE0_Pos
DECL|CAN_IER_FFIE0|macro|CAN_IER_FFIE0
DECL|CAN_IER_FFIE1_Msk|macro|CAN_IER_FFIE1_Msk
DECL|CAN_IER_FFIE1_Pos|macro|CAN_IER_FFIE1_Pos
DECL|CAN_IER_FFIE1|macro|CAN_IER_FFIE1
DECL|CAN_IER_FMPIE0_Msk|macro|CAN_IER_FMPIE0_Msk
DECL|CAN_IER_FMPIE0_Pos|macro|CAN_IER_FMPIE0_Pos
DECL|CAN_IER_FMPIE0|macro|CAN_IER_FMPIE0
DECL|CAN_IER_FMPIE1_Msk|macro|CAN_IER_FMPIE1_Msk
DECL|CAN_IER_FMPIE1_Pos|macro|CAN_IER_FMPIE1_Pos
DECL|CAN_IER_FMPIE1|macro|CAN_IER_FMPIE1
DECL|CAN_IER_FOVIE0_Msk|macro|CAN_IER_FOVIE0_Msk
DECL|CAN_IER_FOVIE0_Pos|macro|CAN_IER_FOVIE0_Pos
DECL|CAN_IER_FOVIE0|macro|CAN_IER_FOVIE0
DECL|CAN_IER_FOVIE1_Msk|macro|CAN_IER_FOVIE1_Msk
DECL|CAN_IER_FOVIE1_Pos|macro|CAN_IER_FOVIE1_Pos
DECL|CAN_IER_FOVIE1|macro|CAN_IER_FOVIE1
DECL|CAN_IER_LECIE_Msk|macro|CAN_IER_LECIE_Msk
DECL|CAN_IER_LECIE_Pos|macro|CAN_IER_LECIE_Pos
DECL|CAN_IER_LECIE|macro|CAN_IER_LECIE
DECL|CAN_IER_SLKIE_Msk|macro|CAN_IER_SLKIE_Msk
DECL|CAN_IER_SLKIE_Pos|macro|CAN_IER_SLKIE_Pos
DECL|CAN_IER_SLKIE|macro|CAN_IER_SLKIE
DECL|CAN_IER_TMEIE_Msk|macro|CAN_IER_TMEIE_Msk
DECL|CAN_IER_TMEIE_Pos|macro|CAN_IER_TMEIE_Pos
DECL|CAN_IER_TMEIE|macro|CAN_IER_TMEIE
DECL|CAN_IER_WKUIE_Msk|macro|CAN_IER_WKUIE_Msk
DECL|CAN_IER_WKUIE_Pos|macro|CAN_IER_WKUIE_Pos
DECL|CAN_IER_WKUIE|macro|CAN_IER_WKUIE
DECL|CAN_MCR_ABOM_Msk|macro|CAN_MCR_ABOM_Msk
DECL|CAN_MCR_ABOM_Pos|macro|CAN_MCR_ABOM_Pos
DECL|CAN_MCR_ABOM|macro|CAN_MCR_ABOM
DECL|CAN_MCR_AWUM_Msk|macro|CAN_MCR_AWUM_Msk
DECL|CAN_MCR_AWUM_Pos|macro|CAN_MCR_AWUM_Pos
DECL|CAN_MCR_AWUM|macro|CAN_MCR_AWUM
DECL|CAN_MCR_DBF_Msk|macro|CAN_MCR_DBF_Msk
DECL|CAN_MCR_DBF_Pos|macro|CAN_MCR_DBF_Pos
DECL|CAN_MCR_DBF|macro|CAN_MCR_DBF
DECL|CAN_MCR_INRQ_Msk|macro|CAN_MCR_INRQ_Msk
DECL|CAN_MCR_INRQ_Pos|macro|CAN_MCR_INRQ_Pos
DECL|CAN_MCR_INRQ|macro|CAN_MCR_INRQ
DECL|CAN_MCR_NART_Msk|macro|CAN_MCR_NART_Msk
DECL|CAN_MCR_NART_Pos|macro|CAN_MCR_NART_Pos
DECL|CAN_MCR_NART|macro|CAN_MCR_NART
DECL|CAN_MCR_RESET_Msk|macro|CAN_MCR_RESET_Msk
DECL|CAN_MCR_RESET_Pos|macro|CAN_MCR_RESET_Pos
DECL|CAN_MCR_RESET|macro|CAN_MCR_RESET
DECL|CAN_MCR_RFLM_Msk|macro|CAN_MCR_RFLM_Msk
DECL|CAN_MCR_RFLM_Pos|macro|CAN_MCR_RFLM_Pos
DECL|CAN_MCR_RFLM|macro|CAN_MCR_RFLM
DECL|CAN_MCR_SLEEP_Msk|macro|CAN_MCR_SLEEP_Msk
DECL|CAN_MCR_SLEEP_Pos|macro|CAN_MCR_SLEEP_Pos
DECL|CAN_MCR_SLEEP|macro|CAN_MCR_SLEEP
DECL|CAN_MCR_TTCM_Msk|macro|CAN_MCR_TTCM_Msk
DECL|CAN_MCR_TTCM_Pos|macro|CAN_MCR_TTCM_Pos
DECL|CAN_MCR_TTCM|macro|CAN_MCR_TTCM
DECL|CAN_MCR_TXFP_Msk|macro|CAN_MCR_TXFP_Msk
DECL|CAN_MCR_TXFP_Pos|macro|CAN_MCR_TXFP_Pos
DECL|CAN_MCR_TXFP|macro|CAN_MCR_TXFP
DECL|CAN_MSR_ERRI_Msk|macro|CAN_MSR_ERRI_Msk
DECL|CAN_MSR_ERRI_Pos|macro|CAN_MSR_ERRI_Pos
DECL|CAN_MSR_ERRI|macro|CAN_MSR_ERRI
DECL|CAN_MSR_INAK_Msk|macro|CAN_MSR_INAK_Msk
DECL|CAN_MSR_INAK_Pos|macro|CAN_MSR_INAK_Pos
DECL|CAN_MSR_INAK|macro|CAN_MSR_INAK
DECL|CAN_MSR_RXM_Msk|macro|CAN_MSR_RXM_Msk
DECL|CAN_MSR_RXM_Pos|macro|CAN_MSR_RXM_Pos
DECL|CAN_MSR_RXM|macro|CAN_MSR_RXM
DECL|CAN_MSR_RX_Msk|macro|CAN_MSR_RX_Msk
DECL|CAN_MSR_RX_Pos|macro|CAN_MSR_RX_Pos
DECL|CAN_MSR_RX|macro|CAN_MSR_RX
DECL|CAN_MSR_SAMP_Msk|macro|CAN_MSR_SAMP_Msk
DECL|CAN_MSR_SAMP_Pos|macro|CAN_MSR_SAMP_Pos
DECL|CAN_MSR_SAMP|macro|CAN_MSR_SAMP
DECL|CAN_MSR_SLAKI_Msk|macro|CAN_MSR_SLAKI_Msk
DECL|CAN_MSR_SLAKI_Pos|macro|CAN_MSR_SLAKI_Pos
DECL|CAN_MSR_SLAKI|macro|CAN_MSR_SLAKI
DECL|CAN_MSR_SLAK_Msk|macro|CAN_MSR_SLAK_Msk
DECL|CAN_MSR_SLAK_Pos|macro|CAN_MSR_SLAK_Pos
DECL|CAN_MSR_SLAK|macro|CAN_MSR_SLAK
DECL|CAN_MSR_TXM_Msk|macro|CAN_MSR_TXM_Msk
DECL|CAN_MSR_TXM_Pos|macro|CAN_MSR_TXM_Pos
DECL|CAN_MSR_TXM|macro|CAN_MSR_TXM
DECL|CAN_MSR_WKUI_Msk|macro|CAN_MSR_WKUI_Msk
DECL|CAN_MSR_WKUI_Pos|macro|CAN_MSR_WKUI_Pos
DECL|CAN_MSR_WKUI|macro|CAN_MSR_WKUI
DECL|CAN_RDH0R_DATA4_Msk|macro|CAN_RDH0R_DATA4_Msk
DECL|CAN_RDH0R_DATA4_Pos|macro|CAN_RDH0R_DATA4_Pos
DECL|CAN_RDH0R_DATA4|macro|CAN_RDH0R_DATA4
DECL|CAN_RDH0R_DATA5_Msk|macro|CAN_RDH0R_DATA5_Msk
DECL|CAN_RDH0R_DATA5_Pos|macro|CAN_RDH0R_DATA5_Pos
DECL|CAN_RDH0R_DATA5|macro|CAN_RDH0R_DATA5
DECL|CAN_RDH0R_DATA6_Msk|macro|CAN_RDH0R_DATA6_Msk
DECL|CAN_RDH0R_DATA6_Pos|macro|CAN_RDH0R_DATA6_Pos
DECL|CAN_RDH0R_DATA6|macro|CAN_RDH0R_DATA6
DECL|CAN_RDH0R_DATA7_Msk|macro|CAN_RDH0R_DATA7_Msk
DECL|CAN_RDH0R_DATA7_Pos|macro|CAN_RDH0R_DATA7_Pos
DECL|CAN_RDH0R_DATA7|macro|CAN_RDH0R_DATA7
DECL|CAN_RDH1R_DATA4_Msk|macro|CAN_RDH1R_DATA4_Msk
DECL|CAN_RDH1R_DATA4_Pos|macro|CAN_RDH1R_DATA4_Pos
DECL|CAN_RDH1R_DATA4|macro|CAN_RDH1R_DATA4
DECL|CAN_RDH1R_DATA5_Msk|macro|CAN_RDH1R_DATA5_Msk
DECL|CAN_RDH1R_DATA5_Pos|macro|CAN_RDH1R_DATA5_Pos
DECL|CAN_RDH1R_DATA5|macro|CAN_RDH1R_DATA5
DECL|CAN_RDH1R_DATA6_Msk|macro|CAN_RDH1R_DATA6_Msk
DECL|CAN_RDH1R_DATA6_Pos|macro|CAN_RDH1R_DATA6_Pos
DECL|CAN_RDH1R_DATA6|macro|CAN_RDH1R_DATA6
DECL|CAN_RDH1R_DATA7_Msk|macro|CAN_RDH1R_DATA7_Msk
DECL|CAN_RDH1R_DATA7_Pos|macro|CAN_RDH1R_DATA7_Pos
DECL|CAN_RDH1R_DATA7|macro|CAN_RDH1R_DATA7
DECL|CAN_RDL0R_DATA0_Msk|macro|CAN_RDL0R_DATA0_Msk
DECL|CAN_RDL0R_DATA0_Pos|macro|CAN_RDL0R_DATA0_Pos
DECL|CAN_RDL0R_DATA0|macro|CAN_RDL0R_DATA0
DECL|CAN_RDL0R_DATA1_Msk|macro|CAN_RDL0R_DATA1_Msk
DECL|CAN_RDL0R_DATA1_Pos|macro|CAN_RDL0R_DATA1_Pos
DECL|CAN_RDL0R_DATA1|macro|CAN_RDL0R_DATA1
DECL|CAN_RDL0R_DATA2_Msk|macro|CAN_RDL0R_DATA2_Msk
DECL|CAN_RDL0R_DATA2_Pos|macro|CAN_RDL0R_DATA2_Pos
DECL|CAN_RDL0R_DATA2|macro|CAN_RDL0R_DATA2
DECL|CAN_RDL0R_DATA3_Msk|macro|CAN_RDL0R_DATA3_Msk
DECL|CAN_RDL0R_DATA3_Pos|macro|CAN_RDL0R_DATA3_Pos
DECL|CAN_RDL0R_DATA3|macro|CAN_RDL0R_DATA3
DECL|CAN_RDL1R_DATA0_Msk|macro|CAN_RDL1R_DATA0_Msk
DECL|CAN_RDL1R_DATA0_Pos|macro|CAN_RDL1R_DATA0_Pos
DECL|CAN_RDL1R_DATA0|macro|CAN_RDL1R_DATA0
DECL|CAN_RDL1R_DATA1_Msk|macro|CAN_RDL1R_DATA1_Msk
DECL|CAN_RDL1R_DATA1_Pos|macro|CAN_RDL1R_DATA1_Pos
DECL|CAN_RDL1R_DATA1|macro|CAN_RDL1R_DATA1
DECL|CAN_RDL1R_DATA2_Msk|macro|CAN_RDL1R_DATA2_Msk
DECL|CAN_RDL1R_DATA2_Pos|macro|CAN_RDL1R_DATA2_Pos
DECL|CAN_RDL1R_DATA2|macro|CAN_RDL1R_DATA2
DECL|CAN_RDL1R_DATA3_Msk|macro|CAN_RDL1R_DATA3_Msk
DECL|CAN_RDL1R_DATA3_Pos|macro|CAN_RDL1R_DATA3_Pos
DECL|CAN_RDL1R_DATA3|macro|CAN_RDL1R_DATA3
DECL|CAN_RDT0R_DLC_Msk|macro|CAN_RDT0R_DLC_Msk
DECL|CAN_RDT0R_DLC_Pos|macro|CAN_RDT0R_DLC_Pos
DECL|CAN_RDT0R_DLC|macro|CAN_RDT0R_DLC
DECL|CAN_RDT0R_FMI_Msk|macro|CAN_RDT0R_FMI_Msk
DECL|CAN_RDT0R_FMI_Pos|macro|CAN_RDT0R_FMI_Pos
DECL|CAN_RDT0R_FMI|macro|CAN_RDT0R_FMI
DECL|CAN_RDT0R_TIME_Msk|macro|CAN_RDT0R_TIME_Msk
DECL|CAN_RDT0R_TIME_Pos|macro|CAN_RDT0R_TIME_Pos
DECL|CAN_RDT0R_TIME|macro|CAN_RDT0R_TIME
DECL|CAN_RDT1R_DLC_Msk|macro|CAN_RDT1R_DLC_Msk
DECL|CAN_RDT1R_DLC_Pos|macro|CAN_RDT1R_DLC_Pos
DECL|CAN_RDT1R_DLC|macro|CAN_RDT1R_DLC
DECL|CAN_RDT1R_FMI_Msk|macro|CAN_RDT1R_FMI_Msk
DECL|CAN_RDT1R_FMI_Pos|macro|CAN_RDT1R_FMI_Pos
DECL|CAN_RDT1R_FMI|macro|CAN_RDT1R_FMI
DECL|CAN_RDT1R_TIME_Msk|macro|CAN_RDT1R_TIME_Msk
DECL|CAN_RDT1R_TIME_Pos|macro|CAN_RDT1R_TIME_Pos
DECL|CAN_RDT1R_TIME|macro|CAN_RDT1R_TIME
DECL|CAN_RF0R_FMP0_Msk|macro|CAN_RF0R_FMP0_Msk
DECL|CAN_RF0R_FMP0_Pos|macro|CAN_RF0R_FMP0_Pos
DECL|CAN_RF0R_FMP0|macro|CAN_RF0R_FMP0
DECL|CAN_RF0R_FOVR0_Msk|macro|CAN_RF0R_FOVR0_Msk
DECL|CAN_RF0R_FOVR0_Pos|macro|CAN_RF0R_FOVR0_Pos
DECL|CAN_RF0R_FOVR0|macro|CAN_RF0R_FOVR0
DECL|CAN_RF0R_FULL0_Msk|macro|CAN_RF0R_FULL0_Msk
DECL|CAN_RF0R_FULL0_Pos|macro|CAN_RF0R_FULL0_Pos
DECL|CAN_RF0R_FULL0|macro|CAN_RF0R_FULL0
DECL|CAN_RF0R_RFOM0_Msk|macro|CAN_RF0R_RFOM0_Msk
DECL|CAN_RF0R_RFOM0_Pos|macro|CAN_RF0R_RFOM0_Pos
DECL|CAN_RF0R_RFOM0|macro|CAN_RF0R_RFOM0
DECL|CAN_RF1R_FMP1_Msk|macro|CAN_RF1R_FMP1_Msk
DECL|CAN_RF1R_FMP1_Pos|macro|CAN_RF1R_FMP1_Pos
DECL|CAN_RF1R_FMP1|macro|CAN_RF1R_FMP1
DECL|CAN_RF1R_FOVR1_Msk|macro|CAN_RF1R_FOVR1_Msk
DECL|CAN_RF1R_FOVR1_Pos|macro|CAN_RF1R_FOVR1_Pos
DECL|CAN_RF1R_FOVR1|macro|CAN_RF1R_FOVR1
DECL|CAN_RF1R_FULL1_Msk|macro|CAN_RF1R_FULL1_Msk
DECL|CAN_RF1R_FULL1_Pos|macro|CAN_RF1R_FULL1_Pos
DECL|CAN_RF1R_FULL1|macro|CAN_RF1R_FULL1
DECL|CAN_RF1R_RFOM1_Msk|macro|CAN_RF1R_RFOM1_Msk
DECL|CAN_RF1R_RFOM1_Pos|macro|CAN_RF1R_RFOM1_Pos
DECL|CAN_RF1R_RFOM1|macro|CAN_RF1R_RFOM1
DECL|CAN_RI0R_EXID_Msk|macro|CAN_RI0R_EXID_Msk
DECL|CAN_RI0R_EXID_Pos|macro|CAN_RI0R_EXID_Pos
DECL|CAN_RI0R_EXID|macro|CAN_RI0R_EXID
DECL|CAN_RI0R_IDE_Msk|macro|CAN_RI0R_IDE_Msk
DECL|CAN_RI0R_IDE_Pos|macro|CAN_RI0R_IDE_Pos
DECL|CAN_RI0R_IDE|macro|CAN_RI0R_IDE
DECL|CAN_RI0R_RTR_Msk|macro|CAN_RI0R_RTR_Msk
DECL|CAN_RI0R_RTR_Pos|macro|CAN_RI0R_RTR_Pos
DECL|CAN_RI0R_RTR|macro|CAN_RI0R_RTR
DECL|CAN_RI0R_STID_Msk|macro|CAN_RI0R_STID_Msk
DECL|CAN_RI0R_STID_Pos|macro|CAN_RI0R_STID_Pos
DECL|CAN_RI0R_STID|macro|CAN_RI0R_STID
DECL|CAN_RI1R_EXID_Msk|macro|CAN_RI1R_EXID_Msk
DECL|CAN_RI1R_EXID_Pos|macro|CAN_RI1R_EXID_Pos
DECL|CAN_RI1R_EXID|macro|CAN_RI1R_EXID
DECL|CAN_RI1R_IDE_Msk|macro|CAN_RI1R_IDE_Msk
DECL|CAN_RI1R_IDE_Pos|macro|CAN_RI1R_IDE_Pos
DECL|CAN_RI1R_IDE|macro|CAN_RI1R_IDE
DECL|CAN_RI1R_RTR_Msk|macro|CAN_RI1R_RTR_Msk
DECL|CAN_RI1R_RTR_Pos|macro|CAN_RI1R_RTR_Pos
DECL|CAN_RI1R_RTR|macro|CAN_RI1R_RTR
DECL|CAN_RI1R_STID_Msk|macro|CAN_RI1R_STID_Msk
DECL|CAN_RI1R_STID_Pos|macro|CAN_RI1R_STID_Pos
DECL|CAN_RI1R_STID|macro|CAN_RI1R_STID
DECL|CAN_TDH0R_DATA4_Msk|macro|CAN_TDH0R_DATA4_Msk
DECL|CAN_TDH0R_DATA4_Pos|macro|CAN_TDH0R_DATA4_Pos
DECL|CAN_TDH0R_DATA4|macro|CAN_TDH0R_DATA4
DECL|CAN_TDH0R_DATA5_Msk|macro|CAN_TDH0R_DATA5_Msk
DECL|CAN_TDH0R_DATA5_Pos|macro|CAN_TDH0R_DATA5_Pos
DECL|CAN_TDH0R_DATA5|macro|CAN_TDH0R_DATA5
DECL|CAN_TDH0R_DATA6_Msk|macro|CAN_TDH0R_DATA6_Msk
DECL|CAN_TDH0R_DATA6_Pos|macro|CAN_TDH0R_DATA6_Pos
DECL|CAN_TDH0R_DATA6|macro|CAN_TDH0R_DATA6
DECL|CAN_TDH0R_DATA7_Msk|macro|CAN_TDH0R_DATA7_Msk
DECL|CAN_TDH0R_DATA7_Pos|macro|CAN_TDH0R_DATA7_Pos
DECL|CAN_TDH0R_DATA7|macro|CAN_TDH0R_DATA7
DECL|CAN_TDH1R_DATA4_Msk|macro|CAN_TDH1R_DATA4_Msk
DECL|CAN_TDH1R_DATA4_Pos|macro|CAN_TDH1R_DATA4_Pos
DECL|CAN_TDH1R_DATA4|macro|CAN_TDH1R_DATA4
DECL|CAN_TDH1R_DATA5_Msk|macro|CAN_TDH1R_DATA5_Msk
DECL|CAN_TDH1R_DATA5_Pos|macro|CAN_TDH1R_DATA5_Pos
DECL|CAN_TDH1R_DATA5|macro|CAN_TDH1R_DATA5
DECL|CAN_TDH1R_DATA6_Msk|macro|CAN_TDH1R_DATA6_Msk
DECL|CAN_TDH1R_DATA6_Pos|macro|CAN_TDH1R_DATA6_Pos
DECL|CAN_TDH1R_DATA6|macro|CAN_TDH1R_DATA6
DECL|CAN_TDH1R_DATA7_Msk|macro|CAN_TDH1R_DATA7_Msk
DECL|CAN_TDH1R_DATA7_Pos|macro|CAN_TDH1R_DATA7_Pos
DECL|CAN_TDH1R_DATA7|macro|CAN_TDH1R_DATA7
DECL|CAN_TDH2R_DATA4_Msk|macro|CAN_TDH2R_DATA4_Msk
DECL|CAN_TDH2R_DATA4_Pos|macro|CAN_TDH2R_DATA4_Pos
DECL|CAN_TDH2R_DATA4|macro|CAN_TDH2R_DATA4
DECL|CAN_TDH2R_DATA5_Msk|macro|CAN_TDH2R_DATA5_Msk
DECL|CAN_TDH2R_DATA5_Pos|macro|CAN_TDH2R_DATA5_Pos
DECL|CAN_TDH2R_DATA5|macro|CAN_TDH2R_DATA5
DECL|CAN_TDH2R_DATA6_Msk|macro|CAN_TDH2R_DATA6_Msk
DECL|CAN_TDH2R_DATA6_Pos|macro|CAN_TDH2R_DATA6_Pos
DECL|CAN_TDH2R_DATA6|macro|CAN_TDH2R_DATA6
DECL|CAN_TDH2R_DATA7_Msk|macro|CAN_TDH2R_DATA7_Msk
DECL|CAN_TDH2R_DATA7_Pos|macro|CAN_TDH2R_DATA7_Pos
DECL|CAN_TDH2R_DATA7|macro|CAN_TDH2R_DATA7
DECL|CAN_TDL0R_DATA0_Msk|macro|CAN_TDL0R_DATA0_Msk
DECL|CAN_TDL0R_DATA0_Pos|macro|CAN_TDL0R_DATA0_Pos
DECL|CAN_TDL0R_DATA0|macro|CAN_TDL0R_DATA0
DECL|CAN_TDL0R_DATA1_Msk|macro|CAN_TDL0R_DATA1_Msk
DECL|CAN_TDL0R_DATA1_Pos|macro|CAN_TDL0R_DATA1_Pos
DECL|CAN_TDL0R_DATA1|macro|CAN_TDL0R_DATA1
DECL|CAN_TDL0R_DATA2_Msk|macro|CAN_TDL0R_DATA2_Msk
DECL|CAN_TDL0R_DATA2_Pos|macro|CAN_TDL0R_DATA2_Pos
DECL|CAN_TDL0R_DATA2|macro|CAN_TDL0R_DATA2
DECL|CAN_TDL0R_DATA3_Msk|macro|CAN_TDL0R_DATA3_Msk
DECL|CAN_TDL0R_DATA3_Pos|macro|CAN_TDL0R_DATA3_Pos
DECL|CAN_TDL0R_DATA3|macro|CAN_TDL0R_DATA3
DECL|CAN_TDL1R_DATA0_Msk|macro|CAN_TDL1R_DATA0_Msk
DECL|CAN_TDL1R_DATA0_Pos|macro|CAN_TDL1R_DATA0_Pos
DECL|CAN_TDL1R_DATA0|macro|CAN_TDL1R_DATA0
DECL|CAN_TDL1R_DATA1_Msk|macro|CAN_TDL1R_DATA1_Msk
DECL|CAN_TDL1R_DATA1_Pos|macro|CAN_TDL1R_DATA1_Pos
DECL|CAN_TDL1R_DATA1|macro|CAN_TDL1R_DATA1
DECL|CAN_TDL1R_DATA2_Msk|macro|CAN_TDL1R_DATA2_Msk
DECL|CAN_TDL1R_DATA2_Pos|macro|CAN_TDL1R_DATA2_Pos
DECL|CAN_TDL1R_DATA2|macro|CAN_TDL1R_DATA2
DECL|CAN_TDL1R_DATA3_Msk|macro|CAN_TDL1R_DATA3_Msk
DECL|CAN_TDL1R_DATA3_Pos|macro|CAN_TDL1R_DATA3_Pos
DECL|CAN_TDL1R_DATA3|macro|CAN_TDL1R_DATA3
DECL|CAN_TDL2R_DATA0_Msk|macro|CAN_TDL2R_DATA0_Msk
DECL|CAN_TDL2R_DATA0_Pos|macro|CAN_TDL2R_DATA0_Pos
DECL|CAN_TDL2R_DATA0|macro|CAN_TDL2R_DATA0
DECL|CAN_TDL2R_DATA1_Msk|macro|CAN_TDL2R_DATA1_Msk
DECL|CAN_TDL2R_DATA1_Pos|macro|CAN_TDL2R_DATA1_Pos
DECL|CAN_TDL2R_DATA1|macro|CAN_TDL2R_DATA1
DECL|CAN_TDL2R_DATA2_Msk|macro|CAN_TDL2R_DATA2_Msk
DECL|CAN_TDL2R_DATA2_Pos|macro|CAN_TDL2R_DATA2_Pos
DECL|CAN_TDL2R_DATA2|macro|CAN_TDL2R_DATA2
DECL|CAN_TDL2R_DATA3_Msk|macro|CAN_TDL2R_DATA3_Msk
DECL|CAN_TDL2R_DATA3_Pos|macro|CAN_TDL2R_DATA3_Pos
DECL|CAN_TDL2R_DATA3|macro|CAN_TDL2R_DATA3
DECL|CAN_TDT0R_DLC_Msk|macro|CAN_TDT0R_DLC_Msk
DECL|CAN_TDT0R_DLC_Pos|macro|CAN_TDT0R_DLC_Pos
DECL|CAN_TDT0R_DLC|macro|CAN_TDT0R_DLC
DECL|CAN_TDT0R_TGT_Msk|macro|CAN_TDT0R_TGT_Msk
DECL|CAN_TDT0R_TGT_Pos|macro|CAN_TDT0R_TGT_Pos
DECL|CAN_TDT0R_TGT|macro|CAN_TDT0R_TGT
DECL|CAN_TDT0R_TIME_Msk|macro|CAN_TDT0R_TIME_Msk
DECL|CAN_TDT0R_TIME_Pos|macro|CAN_TDT0R_TIME_Pos
DECL|CAN_TDT0R_TIME|macro|CAN_TDT0R_TIME
DECL|CAN_TDT1R_DLC_Msk|macro|CAN_TDT1R_DLC_Msk
DECL|CAN_TDT1R_DLC_Pos|macro|CAN_TDT1R_DLC_Pos
DECL|CAN_TDT1R_DLC|macro|CAN_TDT1R_DLC
DECL|CAN_TDT1R_TGT_Msk|macro|CAN_TDT1R_TGT_Msk
DECL|CAN_TDT1R_TGT_Pos|macro|CAN_TDT1R_TGT_Pos
DECL|CAN_TDT1R_TGT|macro|CAN_TDT1R_TGT
DECL|CAN_TDT1R_TIME_Msk|macro|CAN_TDT1R_TIME_Msk
DECL|CAN_TDT1R_TIME_Pos|macro|CAN_TDT1R_TIME_Pos
DECL|CAN_TDT1R_TIME|macro|CAN_TDT1R_TIME
DECL|CAN_TDT2R_DLC_Msk|macro|CAN_TDT2R_DLC_Msk
DECL|CAN_TDT2R_DLC_Pos|macro|CAN_TDT2R_DLC_Pos
DECL|CAN_TDT2R_DLC|macro|CAN_TDT2R_DLC
DECL|CAN_TDT2R_TGT_Msk|macro|CAN_TDT2R_TGT_Msk
DECL|CAN_TDT2R_TGT_Pos|macro|CAN_TDT2R_TGT_Pos
DECL|CAN_TDT2R_TGT|macro|CAN_TDT2R_TGT
DECL|CAN_TDT2R_TIME_Msk|macro|CAN_TDT2R_TIME_Msk
DECL|CAN_TDT2R_TIME_Pos|macro|CAN_TDT2R_TIME_Pos
DECL|CAN_TDT2R_TIME|macro|CAN_TDT2R_TIME
DECL|CAN_TI0R_EXID_Msk|macro|CAN_TI0R_EXID_Msk
DECL|CAN_TI0R_EXID_Pos|macro|CAN_TI0R_EXID_Pos
DECL|CAN_TI0R_EXID|macro|CAN_TI0R_EXID
DECL|CAN_TI0R_IDE_Msk|macro|CAN_TI0R_IDE_Msk
DECL|CAN_TI0R_IDE_Pos|macro|CAN_TI0R_IDE_Pos
DECL|CAN_TI0R_IDE|macro|CAN_TI0R_IDE
DECL|CAN_TI0R_RTR_Msk|macro|CAN_TI0R_RTR_Msk
DECL|CAN_TI0R_RTR_Pos|macro|CAN_TI0R_RTR_Pos
DECL|CAN_TI0R_RTR|macro|CAN_TI0R_RTR
DECL|CAN_TI0R_STID_Msk|macro|CAN_TI0R_STID_Msk
DECL|CAN_TI0R_STID_Pos|macro|CAN_TI0R_STID_Pos
DECL|CAN_TI0R_STID|macro|CAN_TI0R_STID
DECL|CAN_TI0R_TXRQ_Msk|macro|CAN_TI0R_TXRQ_Msk
DECL|CAN_TI0R_TXRQ_Pos|macro|CAN_TI0R_TXRQ_Pos
DECL|CAN_TI0R_TXRQ|macro|CAN_TI0R_TXRQ
DECL|CAN_TI1R_EXID_Msk|macro|CAN_TI1R_EXID_Msk
DECL|CAN_TI1R_EXID_Pos|macro|CAN_TI1R_EXID_Pos
DECL|CAN_TI1R_EXID|macro|CAN_TI1R_EXID
DECL|CAN_TI1R_IDE_Msk|macro|CAN_TI1R_IDE_Msk
DECL|CAN_TI1R_IDE_Pos|macro|CAN_TI1R_IDE_Pos
DECL|CAN_TI1R_IDE|macro|CAN_TI1R_IDE
DECL|CAN_TI1R_RTR_Msk|macro|CAN_TI1R_RTR_Msk
DECL|CAN_TI1R_RTR_Pos|macro|CAN_TI1R_RTR_Pos
DECL|CAN_TI1R_RTR|macro|CAN_TI1R_RTR
DECL|CAN_TI1R_STID_Msk|macro|CAN_TI1R_STID_Msk
DECL|CAN_TI1R_STID_Pos|macro|CAN_TI1R_STID_Pos
DECL|CAN_TI1R_STID|macro|CAN_TI1R_STID
DECL|CAN_TI1R_TXRQ_Msk|macro|CAN_TI1R_TXRQ_Msk
DECL|CAN_TI1R_TXRQ_Pos|macro|CAN_TI1R_TXRQ_Pos
DECL|CAN_TI1R_TXRQ|macro|CAN_TI1R_TXRQ
DECL|CAN_TI2R_EXID_Msk|macro|CAN_TI2R_EXID_Msk
DECL|CAN_TI2R_EXID_Pos|macro|CAN_TI2R_EXID_Pos
DECL|CAN_TI2R_EXID|macro|CAN_TI2R_EXID
DECL|CAN_TI2R_IDE_Msk|macro|CAN_TI2R_IDE_Msk
DECL|CAN_TI2R_IDE_Pos|macro|CAN_TI2R_IDE_Pos
DECL|CAN_TI2R_IDE|macro|CAN_TI2R_IDE
DECL|CAN_TI2R_RTR_Msk|macro|CAN_TI2R_RTR_Msk
DECL|CAN_TI2R_RTR_Pos|macro|CAN_TI2R_RTR_Pos
DECL|CAN_TI2R_RTR|macro|CAN_TI2R_RTR
DECL|CAN_TI2R_STID_Msk|macro|CAN_TI2R_STID_Msk
DECL|CAN_TI2R_STID_Pos|macro|CAN_TI2R_STID_Pos
DECL|CAN_TI2R_STID|macro|CAN_TI2R_STID
DECL|CAN_TI2R_TXRQ_Msk|macro|CAN_TI2R_TXRQ_Msk
DECL|CAN_TI2R_TXRQ_Pos|macro|CAN_TI2R_TXRQ_Pos
DECL|CAN_TI2R_TXRQ|macro|CAN_TI2R_TXRQ
DECL|CAN_TSR_ABRQ0_Msk|macro|CAN_TSR_ABRQ0_Msk
DECL|CAN_TSR_ABRQ0_Pos|macro|CAN_TSR_ABRQ0_Pos
DECL|CAN_TSR_ABRQ0|macro|CAN_TSR_ABRQ0
DECL|CAN_TSR_ABRQ1_Msk|macro|CAN_TSR_ABRQ1_Msk
DECL|CAN_TSR_ABRQ1_Pos|macro|CAN_TSR_ABRQ1_Pos
DECL|CAN_TSR_ABRQ1|macro|CAN_TSR_ABRQ1
DECL|CAN_TSR_ABRQ2_Msk|macro|CAN_TSR_ABRQ2_Msk
DECL|CAN_TSR_ABRQ2_Pos|macro|CAN_TSR_ABRQ2_Pos
DECL|CAN_TSR_ABRQ2|macro|CAN_TSR_ABRQ2
DECL|CAN_TSR_ALST0_Msk|macro|CAN_TSR_ALST0_Msk
DECL|CAN_TSR_ALST0_Pos|macro|CAN_TSR_ALST0_Pos
DECL|CAN_TSR_ALST0|macro|CAN_TSR_ALST0
DECL|CAN_TSR_ALST1_Msk|macro|CAN_TSR_ALST1_Msk
DECL|CAN_TSR_ALST1_Pos|macro|CAN_TSR_ALST1_Pos
DECL|CAN_TSR_ALST1|macro|CAN_TSR_ALST1
DECL|CAN_TSR_ALST2_Msk|macro|CAN_TSR_ALST2_Msk
DECL|CAN_TSR_ALST2_Pos|macro|CAN_TSR_ALST2_Pos
DECL|CAN_TSR_ALST2|macro|CAN_TSR_ALST2
DECL|CAN_TSR_CODE_Msk|macro|CAN_TSR_CODE_Msk
DECL|CAN_TSR_CODE_Pos|macro|CAN_TSR_CODE_Pos
DECL|CAN_TSR_CODE|macro|CAN_TSR_CODE
DECL|CAN_TSR_LOW0_Msk|macro|CAN_TSR_LOW0_Msk
DECL|CAN_TSR_LOW0_Pos|macro|CAN_TSR_LOW0_Pos
DECL|CAN_TSR_LOW0|macro|CAN_TSR_LOW0
DECL|CAN_TSR_LOW1_Msk|macro|CAN_TSR_LOW1_Msk
DECL|CAN_TSR_LOW1_Pos|macro|CAN_TSR_LOW1_Pos
DECL|CAN_TSR_LOW1|macro|CAN_TSR_LOW1
DECL|CAN_TSR_LOW2_Msk|macro|CAN_TSR_LOW2_Msk
DECL|CAN_TSR_LOW2_Pos|macro|CAN_TSR_LOW2_Pos
DECL|CAN_TSR_LOW2|macro|CAN_TSR_LOW2
DECL|CAN_TSR_LOW_Msk|macro|CAN_TSR_LOW_Msk
DECL|CAN_TSR_LOW_Pos|macro|CAN_TSR_LOW_Pos
DECL|CAN_TSR_LOW|macro|CAN_TSR_LOW
DECL|CAN_TSR_RQCP0_Msk|macro|CAN_TSR_RQCP0_Msk
DECL|CAN_TSR_RQCP0_Pos|macro|CAN_TSR_RQCP0_Pos
DECL|CAN_TSR_RQCP0|macro|CAN_TSR_RQCP0
DECL|CAN_TSR_RQCP1_Msk|macro|CAN_TSR_RQCP1_Msk
DECL|CAN_TSR_RQCP1_Pos|macro|CAN_TSR_RQCP1_Pos
DECL|CAN_TSR_RQCP1|macro|CAN_TSR_RQCP1
DECL|CAN_TSR_RQCP2_Msk|macro|CAN_TSR_RQCP2_Msk
DECL|CAN_TSR_RQCP2_Pos|macro|CAN_TSR_RQCP2_Pos
DECL|CAN_TSR_RQCP2|macro|CAN_TSR_RQCP2
DECL|CAN_TSR_TERR0_Msk|macro|CAN_TSR_TERR0_Msk
DECL|CAN_TSR_TERR0_Pos|macro|CAN_TSR_TERR0_Pos
DECL|CAN_TSR_TERR0|macro|CAN_TSR_TERR0
DECL|CAN_TSR_TERR1_Msk|macro|CAN_TSR_TERR1_Msk
DECL|CAN_TSR_TERR1_Pos|macro|CAN_TSR_TERR1_Pos
DECL|CAN_TSR_TERR1|macro|CAN_TSR_TERR1
DECL|CAN_TSR_TERR2_Msk|macro|CAN_TSR_TERR2_Msk
DECL|CAN_TSR_TERR2_Pos|macro|CAN_TSR_TERR2_Pos
DECL|CAN_TSR_TERR2|macro|CAN_TSR_TERR2
DECL|CAN_TSR_TME0_Msk|macro|CAN_TSR_TME0_Msk
DECL|CAN_TSR_TME0_Pos|macro|CAN_TSR_TME0_Pos
DECL|CAN_TSR_TME0|macro|CAN_TSR_TME0
DECL|CAN_TSR_TME1_Msk|macro|CAN_TSR_TME1_Msk
DECL|CAN_TSR_TME1_Pos|macro|CAN_TSR_TME1_Pos
DECL|CAN_TSR_TME1|macro|CAN_TSR_TME1
DECL|CAN_TSR_TME2_Msk|macro|CAN_TSR_TME2_Msk
DECL|CAN_TSR_TME2_Pos|macro|CAN_TSR_TME2_Pos
DECL|CAN_TSR_TME2|macro|CAN_TSR_TME2
DECL|CAN_TSR_TME_Msk|macro|CAN_TSR_TME_Msk
DECL|CAN_TSR_TME_Pos|macro|CAN_TSR_TME_Pos
DECL|CAN_TSR_TME|macro|CAN_TSR_TME
DECL|CAN_TSR_TXOK0_Msk|macro|CAN_TSR_TXOK0_Msk
DECL|CAN_TSR_TXOK0_Pos|macro|CAN_TSR_TXOK0_Pos
DECL|CAN_TSR_TXOK0|macro|CAN_TSR_TXOK0
DECL|CAN_TSR_TXOK1_Msk|macro|CAN_TSR_TXOK1_Msk
DECL|CAN_TSR_TXOK1_Pos|macro|CAN_TSR_TXOK1_Pos
DECL|CAN_TSR_TXOK1|macro|CAN_TSR_TXOK1
DECL|CAN_TSR_TXOK2_Msk|macro|CAN_TSR_TXOK2_Msk
DECL|CAN_TSR_TXOK2_Pos|macro|CAN_TSR_TXOK2_Pos
DECL|CAN_TSR_TXOK2|macro|CAN_TSR_TXOK2
DECL|CAN_TxMailBox_TypeDef|typedef|} CAN_TxMailBox_TypeDef;
DECL|CAN_TypeDef|typedef|} CAN_TypeDef;
DECL|CCER|member|__IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
DECL|CCMR1|member|__IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
DECL|CCMR2|member|__IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
DECL|CCR1|member|__IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
DECL|CCR2|member|__IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
DECL|CCR3|member|__IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
DECL|CCR4|member|__IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
DECL|CCR|member|__IO uint32_t CCR;
DECL|CCR|member|__IO uint32_t CCR;
DECL|CEC_IRQHandler|macro|CEC_IRQHandler
DECL|CEC_IRQn|macro|CEC_IRQn
DECL|CFGR|member|__IO uint32_t CFGR;
DECL|CFR|member|__IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
DECL|CIR|member|__IO uint32_t CIR;
DECL|CLKCR|member|__IO uint32_t CLKCR;
DECL|CMAR|member|__IO uint32_t CMAR;
DECL|CMD|member|__IO uint32_t CMD;
DECL|CNDTR|member|__IO uint32_t CNDTR;
DECL|CNTH|member|__IO uint32_t CNTH;
DECL|CNTL|member|__IO uint32_t CNTL;
DECL|CNTR|member|__IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */
DECL|CNT|member|__IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
DECL|CPAR|member|__IO uint32_t CPAR;
DECL|CR1|member|__IO uint32_t CR1;
DECL|CR1|member|__IO uint32_t CR1;
DECL|CR1|member|__IO uint32_t CR1;
DECL|CR1|member|__IO uint32_t CR1; /*!< ADC control register 1, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x04 */
DECL|CR1|member|__IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
DECL|CR2|member|__IO uint32_t CR2;
DECL|CR2|member|__IO uint32_t CR2;
DECL|CR2|member|__IO uint32_t CR2;
DECL|CR2|member|__IO uint32_t CR2;
DECL|CR2|member|__IO uint32_t CR2; /*!< ADC control register 2, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x08 */
DECL|CR2|member|__IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
DECL|CR3|member|__IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
DECL|CRCPR|member|__IO uint32_t CRCPR;
DECL|CRC_BASE|macro|CRC_BASE
DECL|CRC_CR_RESET_Msk|macro|CRC_CR_RESET_Msk
DECL|CRC_CR_RESET_Pos|macro|CRC_CR_RESET_Pos
DECL|CRC_CR_RESET|macro|CRC_CR_RESET
DECL|CRC_DR_DR_Msk|macro|CRC_DR_DR_Msk
DECL|CRC_DR_DR_Pos|macro|CRC_DR_DR_Pos
DECL|CRC_DR_DR|macro|CRC_DR_DR
DECL|CRC_IDR_IDR_Msk|macro|CRC_IDR_IDR_Msk
DECL|CRC_IDR_IDR_Pos|macro|CRC_IDR_IDR_Pos
DECL|CRC_IDR_IDR|macro|CRC_IDR_IDR
DECL|CRC_TypeDef|typedef|} CRC_TypeDef;
DECL|CRC|macro|CRC
DECL|CRH|member|__IO uint32_t CRH;
DECL|CRH|member|__IO uint32_t CRH;
DECL|CRL|member|__IO uint32_t CRL;
DECL|CRL|member|__IO uint32_t CRL;
DECL|CR|member|__IO uint32_t CR;
DECL|CR|member|__IO uint32_t CR;
DECL|CR|member|__IO uint32_t CR;
DECL|CR|member|__IO uint32_t CR;
DECL|CR|member|__IO uint32_t CR;
DECL|CR|member|__IO uint32_t CR;
DECL|CR|member|__IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR;
DECL|CSR|member|__IO uint32_t CSR;
DECL|CSR|member|__IO uint32_t CSR;
DECL|DAC_BASE|macro|DAC_BASE
DECL|DAC_CR_BOFF1_Msk|macro|DAC_CR_BOFF1_Msk
DECL|DAC_CR_BOFF1_Pos|macro|DAC_CR_BOFF1_Pos
DECL|DAC_CR_BOFF1|macro|DAC_CR_BOFF1
DECL|DAC_CR_BOFF2_Msk|macro|DAC_CR_BOFF2_Msk
DECL|DAC_CR_BOFF2_Pos|macro|DAC_CR_BOFF2_Pos
DECL|DAC_CR_BOFF2|macro|DAC_CR_BOFF2
DECL|DAC_CR_DMAEN1_Msk|macro|DAC_CR_DMAEN1_Msk
DECL|DAC_CR_DMAEN1_Pos|macro|DAC_CR_DMAEN1_Pos
DECL|DAC_CR_DMAEN1|macro|DAC_CR_DMAEN1
DECL|DAC_CR_DMAEN2_Msk|macro|DAC_CR_DMAEN2_Msk
DECL|DAC_CR_DMAEN2_Pos|macro|DAC_CR_DMAEN2_Pos
DECL|DAC_CR_DMAEN2|macro|DAC_CR_DMAEN2
DECL|DAC_CR_EN1_Msk|macro|DAC_CR_EN1_Msk
DECL|DAC_CR_EN1_Pos|macro|DAC_CR_EN1_Pos
DECL|DAC_CR_EN1|macro|DAC_CR_EN1
DECL|DAC_CR_EN2_Msk|macro|DAC_CR_EN2_Msk
DECL|DAC_CR_EN2_Pos|macro|DAC_CR_EN2_Pos
DECL|DAC_CR_EN2|macro|DAC_CR_EN2
DECL|DAC_CR_MAMP1_0|macro|DAC_CR_MAMP1_0
DECL|DAC_CR_MAMP1_1|macro|DAC_CR_MAMP1_1
DECL|DAC_CR_MAMP1_2|macro|DAC_CR_MAMP1_2
DECL|DAC_CR_MAMP1_3|macro|DAC_CR_MAMP1_3
DECL|DAC_CR_MAMP1_Msk|macro|DAC_CR_MAMP1_Msk
DECL|DAC_CR_MAMP1_Pos|macro|DAC_CR_MAMP1_Pos
DECL|DAC_CR_MAMP1|macro|DAC_CR_MAMP1
DECL|DAC_CR_MAMP2_0|macro|DAC_CR_MAMP2_0
DECL|DAC_CR_MAMP2_1|macro|DAC_CR_MAMP2_1
DECL|DAC_CR_MAMP2_2|macro|DAC_CR_MAMP2_2
DECL|DAC_CR_MAMP2_3|macro|DAC_CR_MAMP2_3
DECL|DAC_CR_MAMP2_Msk|macro|DAC_CR_MAMP2_Msk
DECL|DAC_CR_MAMP2_Pos|macro|DAC_CR_MAMP2_Pos
DECL|DAC_CR_MAMP2|macro|DAC_CR_MAMP2
DECL|DAC_CR_TEN1_Msk|macro|DAC_CR_TEN1_Msk
DECL|DAC_CR_TEN1_Pos|macro|DAC_CR_TEN1_Pos
DECL|DAC_CR_TEN1|macro|DAC_CR_TEN1
DECL|DAC_CR_TEN2_Msk|macro|DAC_CR_TEN2_Msk
DECL|DAC_CR_TEN2_Pos|macro|DAC_CR_TEN2_Pos
DECL|DAC_CR_TEN2|macro|DAC_CR_TEN2
DECL|DAC_CR_TSEL1_0|macro|DAC_CR_TSEL1_0
DECL|DAC_CR_TSEL1_1|macro|DAC_CR_TSEL1_1
DECL|DAC_CR_TSEL1_2|macro|DAC_CR_TSEL1_2
DECL|DAC_CR_TSEL1_Msk|macro|DAC_CR_TSEL1_Msk
DECL|DAC_CR_TSEL1_Pos|macro|DAC_CR_TSEL1_Pos
DECL|DAC_CR_TSEL1|macro|DAC_CR_TSEL1
DECL|DAC_CR_TSEL2_0|macro|DAC_CR_TSEL2_0
DECL|DAC_CR_TSEL2_1|macro|DAC_CR_TSEL2_1
DECL|DAC_CR_TSEL2_2|macro|DAC_CR_TSEL2_2
DECL|DAC_CR_TSEL2_Msk|macro|DAC_CR_TSEL2_Msk
DECL|DAC_CR_TSEL2_Pos|macro|DAC_CR_TSEL2_Pos
DECL|DAC_CR_TSEL2|macro|DAC_CR_TSEL2
DECL|DAC_CR_WAVE1_0|macro|DAC_CR_WAVE1_0
DECL|DAC_CR_WAVE1_1|macro|DAC_CR_WAVE1_1
DECL|DAC_CR_WAVE1_Msk|macro|DAC_CR_WAVE1_Msk
DECL|DAC_CR_WAVE1_Pos|macro|DAC_CR_WAVE1_Pos
DECL|DAC_CR_WAVE1|macro|DAC_CR_WAVE1
DECL|DAC_CR_WAVE2_0|macro|DAC_CR_WAVE2_0
DECL|DAC_CR_WAVE2_1|macro|DAC_CR_WAVE2_1
DECL|DAC_CR_WAVE2_Msk|macro|DAC_CR_WAVE2_Msk
DECL|DAC_CR_WAVE2_Pos|macro|DAC_CR_WAVE2_Pos
DECL|DAC_CR_WAVE2|macro|DAC_CR_WAVE2
DECL|DAC_DHR12L1_DACC1DHR_Msk|macro|DAC_DHR12L1_DACC1DHR_Msk
DECL|DAC_DHR12L1_DACC1DHR_Pos|macro|DAC_DHR12L1_DACC1DHR_Pos
DECL|DAC_DHR12L1_DACC1DHR|macro|DAC_DHR12L1_DACC1DHR
DECL|DAC_DHR12L2_DACC2DHR_Msk|macro|DAC_DHR12L2_DACC2DHR_Msk
DECL|DAC_DHR12L2_DACC2DHR_Pos|macro|DAC_DHR12L2_DACC2DHR_Pos
DECL|DAC_DHR12L2_DACC2DHR|macro|DAC_DHR12L2_DACC2DHR
DECL|DAC_DHR12LD_DACC1DHR_Msk|macro|DAC_DHR12LD_DACC1DHR_Msk
DECL|DAC_DHR12LD_DACC1DHR_Pos|macro|DAC_DHR12LD_DACC1DHR_Pos
DECL|DAC_DHR12LD_DACC1DHR|macro|DAC_DHR12LD_DACC1DHR
DECL|DAC_DHR12LD_DACC2DHR_Msk|macro|DAC_DHR12LD_DACC2DHR_Msk
DECL|DAC_DHR12LD_DACC2DHR_Pos|macro|DAC_DHR12LD_DACC2DHR_Pos
DECL|DAC_DHR12LD_DACC2DHR|macro|DAC_DHR12LD_DACC2DHR
DECL|DAC_DHR12R1_DACC1DHR_Msk|macro|DAC_DHR12R1_DACC1DHR_Msk
DECL|DAC_DHR12R1_DACC1DHR_Pos|macro|DAC_DHR12R1_DACC1DHR_Pos
DECL|DAC_DHR12R1_DACC1DHR|macro|DAC_DHR12R1_DACC1DHR
DECL|DAC_DHR12R2_DACC2DHR_Msk|macro|DAC_DHR12R2_DACC2DHR_Msk
DECL|DAC_DHR12R2_DACC2DHR_Pos|macro|DAC_DHR12R2_DACC2DHR_Pos
DECL|DAC_DHR12R2_DACC2DHR|macro|DAC_DHR12R2_DACC2DHR
DECL|DAC_DHR12RD_DACC1DHR_Msk|macro|DAC_DHR12RD_DACC1DHR_Msk
DECL|DAC_DHR12RD_DACC1DHR_Pos|macro|DAC_DHR12RD_DACC1DHR_Pos
DECL|DAC_DHR12RD_DACC1DHR|macro|DAC_DHR12RD_DACC1DHR
DECL|DAC_DHR12RD_DACC2DHR_Msk|macro|DAC_DHR12RD_DACC2DHR_Msk
DECL|DAC_DHR12RD_DACC2DHR_Pos|macro|DAC_DHR12RD_DACC2DHR_Pos
DECL|DAC_DHR12RD_DACC2DHR|macro|DAC_DHR12RD_DACC2DHR
DECL|DAC_DHR8R1_DACC1DHR_Msk|macro|DAC_DHR8R1_DACC1DHR_Msk
DECL|DAC_DHR8R1_DACC1DHR_Pos|macro|DAC_DHR8R1_DACC1DHR_Pos
DECL|DAC_DHR8R1_DACC1DHR|macro|DAC_DHR8R1_DACC1DHR
DECL|DAC_DHR8R2_DACC2DHR_Msk|macro|DAC_DHR8R2_DACC2DHR_Msk
DECL|DAC_DHR8R2_DACC2DHR_Pos|macro|DAC_DHR8R2_DACC2DHR_Pos
DECL|DAC_DHR8R2_DACC2DHR|macro|DAC_DHR8R2_DACC2DHR
DECL|DAC_DHR8RD_DACC1DHR_Msk|macro|DAC_DHR8RD_DACC1DHR_Msk
DECL|DAC_DHR8RD_DACC1DHR_Pos|macro|DAC_DHR8RD_DACC1DHR_Pos
DECL|DAC_DHR8RD_DACC1DHR|macro|DAC_DHR8RD_DACC1DHR
DECL|DAC_DHR8RD_DACC2DHR_Msk|macro|DAC_DHR8RD_DACC2DHR_Msk
DECL|DAC_DHR8RD_DACC2DHR_Pos|macro|DAC_DHR8RD_DACC2DHR_Pos
DECL|DAC_DHR8RD_DACC2DHR|macro|DAC_DHR8RD_DACC2DHR
DECL|DAC_DOR1_DACC1DOR_Msk|macro|DAC_DOR1_DACC1DOR_Msk
DECL|DAC_DOR1_DACC1DOR_Pos|macro|DAC_DOR1_DACC1DOR_Pos
DECL|DAC_DOR1_DACC1DOR|macro|DAC_DOR1_DACC1DOR
DECL|DAC_DOR2_DACC2DOR_Msk|macro|DAC_DOR2_DACC2DOR_Msk
DECL|DAC_DOR2_DACC2DOR_Pos|macro|DAC_DOR2_DACC2DOR_Pos
DECL|DAC_DOR2_DACC2DOR|macro|DAC_DOR2_DACC2DOR
DECL|DAC_SWTRIGR_SWTRIG1_Msk|macro|DAC_SWTRIGR_SWTRIG1_Msk
DECL|DAC_SWTRIGR_SWTRIG1_Pos|macro|DAC_SWTRIGR_SWTRIG1_Pos
DECL|DAC_SWTRIGR_SWTRIG1|macro|DAC_SWTRIGR_SWTRIG1
DECL|DAC_SWTRIGR_SWTRIG2_Msk|macro|DAC_SWTRIGR_SWTRIG2_Msk
DECL|DAC_SWTRIGR_SWTRIG2_Pos|macro|DAC_SWTRIGR_SWTRIG2_Pos
DECL|DAC_SWTRIGR_SWTRIG2|macro|DAC_SWTRIGR_SWTRIG2
DECL|DAC_TypeDef|typedef|} DAC_TypeDef;
DECL|DAC|macro|DAC
DECL|DADDR|member|__IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */
DECL|DBGMCU_BASE|macro|DBGMCU_BASE
DECL|DBGMCU_CR_DBG_CAN1_STOP_Msk|macro|DBGMCU_CR_DBG_CAN1_STOP_Msk
DECL|DBGMCU_CR_DBG_CAN1_STOP_Pos|macro|DBGMCU_CR_DBG_CAN1_STOP_Pos
DECL|DBGMCU_CR_DBG_CAN1_STOP|macro|DBGMCU_CR_DBG_CAN1_STOP
DECL|DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk|macro|DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk
DECL|DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos|macro|DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos
DECL|DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT|macro|DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
DECL|DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk|macro|DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk
DECL|DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos|macro|DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos
DECL|DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT|macro|DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
DECL|DBGMCU_CR_DBG_IWDG_STOP_Msk|macro|DBGMCU_CR_DBG_IWDG_STOP_Msk
DECL|DBGMCU_CR_DBG_IWDG_STOP_Pos|macro|DBGMCU_CR_DBG_IWDG_STOP_Pos
DECL|DBGMCU_CR_DBG_IWDG_STOP|macro|DBGMCU_CR_DBG_IWDG_STOP
DECL|DBGMCU_CR_DBG_SLEEP_Msk|macro|DBGMCU_CR_DBG_SLEEP_Msk
DECL|DBGMCU_CR_DBG_SLEEP_Pos|macro|DBGMCU_CR_DBG_SLEEP_Pos
DECL|DBGMCU_CR_DBG_SLEEP|macro|DBGMCU_CR_DBG_SLEEP
DECL|DBGMCU_CR_DBG_STANDBY_Msk|macro|DBGMCU_CR_DBG_STANDBY_Msk
DECL|DBGMCU_CR_DBG_STANDBY_Pos|macro|DBGMCU_CR_DBG_STANDBY_Pos
DECL|DBGMCU_CR_DBG_STANDBY|macro|DBGMCU_CR_DBG_STANDBY
DECL|DBGMCU_CR_DBG_STOP_Msk|macro|DBGMCU_CR_DBG_STOP_Msk
DECL|DBGMCU_CR_DBG_STOP_Pos|macro|DBGMCU_CR_DBG_STOP_Pos
DECL|DBGMCU_CR_DBG_STOP|macro|DBGMCU_CR_DBG_STOP
DECL|DBGMCU_CR_DBG_TIM10_STOP_Msk|macro|DBGMCU_CR_DBG_TIM10_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM10_STOP_Pos|macro|DBGMCU_CR_DBG_TIM10_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM10_STOP|macro|DBGMCU_CR_DBG_TIM10_STOP
DECL|DBGMCU_CR_DBG_TIM11_STOP_Msk|macro|DBGMCU_CR_DBG_TIM11_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM11_STOP_Pos|macro|DBGMCU_CR_DBG_TIM11_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM11_STOP|macro|DBGMCU_CR_DBG_TIM11_STOP
DECL|DBGMCU_CR_DBG_TIM12_STOP_Msk|macro|DBGMCU_CR_DBG_TIM12_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM12_STOP_Pos|macro|DBGMCU_CR_DBG_TIM12_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM12_STOP|macro|DBGMCU_CR_DBG_TIM12_STOP
DECL|DBGMCU_CR_DBG_TIM13_STOP_Msk|macro|DBGMCU_CR_DBG_TIM13_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM13_STOP_Pos|macro|DBGMCU_CR_DBG_TIM13_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM13_STOP|macro|DBGMCU_CR_DBG_TIM13_STOP
DECL|DBGMCU_CR_DBG_TIM14_STOP_Msk|macro|DBGMCU_CR_DBG_TIM14_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM14_STOP_Pos|macro|DBGMCU_CR_DBG_TIM14_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM14_STOP|macro|DBGMCU_CR_DBG_TIM14_STOP
DECL|DBGMCU_CR_DBG_TIM1_STOP_Msk|macro|DBGMCU_CR_DBG_TIM1_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM1_STOP_Pos|macro|DBGMCU_CR_DBG_TIM1_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM1_STOP|macro|DBGMCU_CR_DBG_TIM1_STOP
DECL|DBGMCU_CR_DBG_TIM2_STOP_Msk|macro|DBGMCU_CR_DBG_TIM2_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM2_STOP_Pos|macro|DBGMCU_CR_DBG_TIM2_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM2_STOP|macro|DBGMCU_CR_DBG_TIM2_STOP
DECL|DBGMCU_CR_DBG_TIM3_STOP_Msk|macro|DBGMCU_CR_DBG_TIM3_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM3_STOP_Pos|macro|DBGMCU_CR_DBG_TIM3_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM3_STOP|macro|DBGMCU_CR_DBG_TIM3_STOP
DECL|DBGMCU_CR_DBG_TIM4_STOP_Msk|macro|DBGMCU_CR_DBG_TIM4_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM4_STOP_Pos|macro|DBGMCU_CR_DBG_TIM4_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM4_STOP|macro|DBGMCU_CR_DBG_TIM4_STOP
DECL|DBGMCU_CR_DBG_TIM5_STOP_Msk|macro|DBGMCU_CR_DBG_TIM5_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM5_STOP_Pos|macro|DBGMCU_CR_DBG_TIM5_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM5_STOP|macro|DBGMCU_CR_DBG_TIM5_STOP
DECL|DBGMCU_CR_DBG_TIM6_STOP_Msk|macro|DBGMCU_CR_DBG_TIM6_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM6_STOP_Pos|macro|DBGMCU_CR_DBG_TIM6_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM6_STOP|macro|DBGMCU_CR_DBG_TIM6_STOP
DECL|DBGMCU_CR_DBG_TIM7_STOP_Msk|macro|DBGMCU_CR_DBG_TIM7_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM7_STOP_Pos|macro|DBGMCU_CR_DBG_TIM7_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM7_STOP|macro|DBGMCU_CR_DBG_TIM7_STOP
DECL|DBGMCU_CR_DBG_TIM8_STOP_Msk|macro|DBGMCU_CR_DBG_TIM8_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM8_STOP_Pos|macro|DBGMCU_CR_DBG_TIM8_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM8_STOP|macro|DBGMCU_CR_DBG_TIM8_STOP
DECL|DBGMCU_CR_DBG_TIM9_STOP_Msk|macro|DBGMCU_CR_DBG_TIM9_STOP_Msk
DECL|DBGMCU_CR_DBG_TIM9_STOP_Pos|macro|DBGMCU_CR_DBG_TIM9_STOP_Pos
DECL|DBGMCU_CR_DBG_TIM9_STOP|macro|DBGMCU_CR_DBG_TIM9_STOP
DECL|DBGMCU_CR_DBG_WWDG_STOP_Msk|macro|DBGMCU_CR_DBG_WWDG_STOP_Msk
DECL|DBGMCU_CR_DBG_WWDG_STOP_Pos|macro|DBGMCU_CR_DBG_WWDG_STOP_Pos
DECL|DBGMCU_CR_DBG_WWDG_STOP|macro|DBGMCU_CR_DBG_WWDG_STOP
DECL|DBGMCU_CR_TRACE_IOEN_Msk|macro|DBGMCU_CR_TRACE_IOEN_Msk
DECL|DBGMCU_CR_TRACE_IOEN_Pos|macro|DBGMCU_CR_TRACE_IOEN_Pos
DECL|DBGMCU_CR_TRACE_IOEN|macro|DBGMCU_CR_TRACE_IOEN
DECL|DBGMCU_CR_TRACE_MODE_0|macro|DBGMCU_CR_TRACE_MODE_0
DECL|DBGMCU_CR_TRACE_MODE_1|macro|DBGMCU_CR_TRACE_MODE_1
DECL|DBGMCU_CR_TRACE_MODE_Msk|macro|DBGMCU_CR_TRACE_MODE_Msk
DECL|DBGMCU_CR_TRACE_MODE_Pos|macro|DBGMCU_CR_TRACE_MODE_Pos
DECL|DBGMCU_CR_TRACE_MODE|macro|DBGMCU_CR_TRACE_MODE
DECL|DBGMCU_IDCODE_DEV_ID_Msk|macro|DBGMCU_IDCODE_DEV_ID_Msk
DECL|DBGMCU_IDCODE_DEV_ID_Pos|macro|DBGMCU_IDCODE_DEV_ID_Pos
DECL|DBGMCU_IDCODE_DEV_ID|macro|DBGMCU_IDCODE_DEV_ID
DECL|DBGMCU_IDCODE_REV_ID_0|macro|DBGMCU_IDCODE_REV_ID_0
DECL|DBGMCU_IDCODE_REV_ID_10|macro|DBGMCU_IDCODE_REV_ID_10
DECL|DBGMCU_IDCODE_REV_ID_11|macro|DBGMCU_IDCODE_REV_ID_11
DECL|DBGMCU_IDCODE_REV_ID_12|macro|DBGMCU_IDCODE_REV_ID_12
DECL|DBGMCU_IDCODE_REV_ID_13|macro|DBGMCU_IDCODE_REV_ID_13
DECL|DBGMCU_IDCODE_REV_ID_14|macro|DBGMCU_IDCODE_REV_ID_14
DECL|DBGMCU_IDCODE_REV_ID_15|macro|DBGMCU_IDCODE_REV_ID_15
DECL|DBGMCU_IDCODE_REV_ID_1|macro|DBGMCU_IDCODE_REV_ID_1
DECL|DBGMCU_IDCODE_REV_ID_2|macro|DBGMCU_IDCODE_REV_ID_2
DECL|DBGMCU_IDCODE_REV_ID_3|macro|DBGMCU_IDCODE_REV_ID_3
DECL|DBGMCU_IDCODE_REV_ID_4|macro|DBGMCU_IDCODE_REV_ID_4
DECL|DBGMCU_IDCODE_REV_ID_5|macro|DBGMCU_IDCODE_REV_ID_5
DECL|DBGMCU_IDCODE_REV_ID_6|macro|DBGMCU_IDCODE_REV_ID_6
DECL|DBGMCU_IDCODE_REV_ID_7|macro|DBGMCU_IDCODE_REV_ID_7
DECL|DBGMCU_IDCODE_REV_ID_8|macro|DBGMCU_IDCODE_REV_ID_8
DECL|DBGMCU_IDCODE_REV_ID_9|macro|DBGMCU_IDCODE_REV_ID_9
DECL|DBGMCU_IDCODE_REV_ID_Msk|macro|DBGMCU_IDCODE_REV_ID_Msk
DECL|DBGMCU_IDCODE_REV_ID_Pos|macro|DBGMCU_IDCODE_REV_ID_Pos
DECL|DBGMCU_IDCODE_REV_ID|macro|DBGMCU_IDCODE_REV_ID
DECL|DBGMCU_TypeDef|typedef|}DBGMCU_TypeDef;
DECL|DBGMCU|macro|DBGMCU
DECL|DCOUNT|member|__I uint32_t DCOUNT;
DECL|DCR|member|__IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
DECL|DCTRL|member|__IO uint32_t DCTRL;
DECL|DHR12L1|member|__IO uint32_t DHR12L1;
DECL|DHR12L2|member|__IO uint32_t DHR12L2;
DECL|DHR12LD|member|__IO uint32_t DHR12LD;
DECL|DHR12R1|member|__IO uint32_t DHR12R1;
DECL|DHR12R2|member|__IO uint32_t DHR12R2;
DECL|DHR12RD|member|__IO uint32_t DHR12RD;
DECL|DHR8R1|member|__IO uint32_t DHR8R1;
DECL|DHR8R2|member|__IO uint32_t DHR8R2;
DECL|DHR8RD|member|__IO uint32_t DHR8RD;
DECL|DIER|member|__IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
DECL|DIVH|member|__IO uint32_t DIVH;
DECL|DIVL|member|__IO uint32_t DIVL;
DECL|DLEN|member|__IO uint32_t DLEN;
DECL|DMA1_BASE|macro|DMA1_BASE
DECL|DMA1_Channel1_BASE|macro|DMA1_Channel1_BASE
DECL|DMA1_Channel1_IRQn|enumerator|DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 global Interrupt */
DECL|DMA1_Channel1|macro|DMA1_Channel1
DECL|DMA1_Channel2_BASE|macro|DMA1_Channel2_BASE
DECL|DMA1_Channel2_IRQn|enumerator|DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 global Interrupt */
DECL|DMA1_Channel2|macro|DMA1_Channel2
DECL|DMA1_Channel3_BASE|macro|DMA1_Channel3_BASE
DECL|DMA1_Channel3_IRQn|enumerator|DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 global Interrupt */
DECL|DMA1_Channel3|macro|DMA1_Channel3
DECL|DMA1_Channel4_BASE|macro|DMA1_Channel4_BASE
DECL|DMA1_Channel4_IRQn|enumerator|DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 global Interrupt */
DECL|DMA1_Channel4|macro|DMA1_Channel4
DECL|DMA1_Channel5_BASE|macro|DMA1_Channel5_BASE
DECL|DMA1_Channel5_IRQn|enumerator|DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 global Interrupt */
DECL|DMA1_Channel5|macro|DMA1_Channel5
DECL|DMA1_Channel6_BASE|macro|DMA1_Channel6_BASE
DECL|DMA1_Channel6_IRQn|enumerator|DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 global Interrupt */
DECL|DMA1_Channel6|macro|DMA1_Channel6
DECL|DMA1_Channel7_BASE|macro|DMA1_Channel7_BASE
DECL|DMA1_Channel7_IRQn|enumerator|DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 global Interrupt */
DECL|DMA1_Channel7|macro|DMA1_Channel7
DECL|DMA1|macro|DMA1
DECL|DMA2_BASE|macro|DMA2_BASE
DECL|DMA2_Channel1_BASE|macro|DMA2_Channel1_BASE
DECL|DMA2_Channel1_IRQn|enumerator|DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */
DECL|DMA2_Channel1|macro|DMA2_Channel1
DECL|DMA2_Channel2_BASE|macro|DMA2_Channel2_BASE
DECL|DMA2_Channel2_IRQn|enumerator|DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */
DECL|DMA2_Channel2|macro|DMA2_Channel2
DECL|DMA2_Channel3_BASE|macro|DMA2_Channel3_BASE
DECL|DMA2_Channel3_IRQn|enumerator|DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */
DECL|DMA2_Channel3|macro|DMA2_Channel3
DECL|DMA2_Channel4_5_IRQn|enumerator|DMA2_Channel4_5_IRQn = 59, /*!< DMA2 Channel 4 and Channel 5 global Interrupt */
DECL|DMA2_Channel4_BASE|macro|DMA2_Channel4_BASE
DECL|DMA2_Channel4_IRQHandler|macro|DMA2_Channel4_IRQHandler
DECL|DMA2_Channel4_IRQn|macro|DMA2_Channel4_IRQn
DECL|DMA2_Channel4|macro|DMA2_Channel4
DECL|DMA2_Channel5_BASE|macro|DMA2_Channel5_BASE
DECL|DMA2_Channel5|macro|DMA2_Channel5
DECL|DMA2|macro|DMA2
DECL|DMAR|member|__IO uint32_t DMAR; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */
DECL|DMA_CCR_CIRC_Msk|macro|DMA_CCR_CIRC_Msk
DECL|DMA_CCR_CIRC_Pos|macro|DMA_CCR_CIRC_Pos
DECL|DMA_CCR_CIRC|macro|DMA_CCR_CIRC
DECL|DMA_CCR_DIR_Msk|macro|DMA_CCR_DIR_Msk
DECL|DMA_CCR_DIR_Pos|macro|DMA_CCR_DIR_Pos
DECL|DMA_CCR_DIR|macro|DMA_CCR_DIR
DECL|DMA_CCR_EN_Msk|macro|DMA_CCR_EN_Msk
DECL|DMA_CCR_EN_Pos|macro|DMA_CCR_EN_Pos
DECL|DMA_CCR_EN|macro|DMA_CCR_EN
DECL|DMA_CCR_HTIE_Msk|macro|DMA_CCR_HTIE_Msk
DECL|DMA_CCR_HTIE_Pos|macro|DMA_CCR_HTIE_Pos
DECL|DMA_CCR_HTIE|macro|DMA_CCR_HTIE
DECL|DMA_CCR_MEM2MEM_Msk|macro|DMA_CCR_MEM2MEM_Msk
DECL|DMA_CCR_MEM2MEM_Pos|macro|DMA_CCR_MEM2MEM_Pos
DECL|DMA_CCR_MEM2MEM|macro|DMA_CCR_MEM2MEM
DECL|DMA_CCR_MINC_Msk|macro|DMA_CCR_MINC_Msk
DECL|DMA_CCR_MINC_Pos|macro|DMA_CCR_MINC_Pos
DECL|DMA_CCR_MINC|macro|DMA_CCR_MINC
DECL|DMA_CCR_MSIZE_0|macro|DMA_CCR_MSIZE_0
DECL|DMA_CCR_MSIZE_1|macro|DMA_CCR_MSIZE_1
DECL|DMA_CCR_MSIZE_Msk|macro|DMA_CCR_MSIZE_Msk
DECL|DMA_CCR_MSIZE_Pos|macro|DMA_CCR_MSIZE_Pos
DECL|DMA_CCR_MSIZE|macro|DMA_CCR_MSIZE
DECL|DMA_CCR_PINC_Msk|macro|DMA_CCR_PINC_Msk
DECL|DMA_CCR_PINC_Pos|macro|DMA_CCR_PINC_Pos
DECL|DMA_CCR_PINC|macro|DMA_CCR_PINC
DECL|DMA_CCR_PL_0|macro|DMA_CCR_PL_0
DECL|DMA_CCR_PL_1|macro|DMA_CCR_PL_1
DECL|DMA_CCR_PL_Msk|macro|DMA_CCR_PL_Msk
DECL|DMA_CCR_PL_Pos|macro|DMA_CCR_PL_Pos
DECL|DMA_CCR_PL|macro|DMA_CCR_PL
DECL|DMA_CCR_PSIZE_0|macro|DMA_CCR_PSIZE_0
DECL|DMA_CCR_PSIZE_1|macro|DMA_CCR_PSIZE_1
DECL|DMA_CCR_PSIZE_Msk|macro|DMA_CCR_PSIZE_Msk
DECL|DMA_CCR_PSIZE_Pos|macro|DMA_CCR_PSIZE_Pos
DECL|DMA_CCR_PSIZE|macro|DMA_CCR_PSIZE
DECL|DMA_CCR_TCIE_Msk|macro|DMA_CCR_TCIE_Msk
DECL|DMA_CCR_TCIE_Pos|macro|DMA_CCR_TCIE_Pos
DECL|DMA_CCR_TCIE|macro|DMA_CCR_TCIE
DECL|DMA_CCR_TEIE_Msk|macro|DMA_CCR_TEIE_Msk
DECL|DMA_CCR_TEIE_Pos|macro|DMA_CCR_TEIE_Pos
DECL|DMA_CCR_TEIE|macro|DMA_CCR_TEIE
DECL|DMA_CMAR_MA_Msk|macro|DMA_CMAR_MA_Msk
DECL|DMA_CMAR_MA_Pos|macro|DMA_CMAR_MA_Pos
DECL|DMA_CMAR_MA|macro|DMA_CMAR_MA
DECL|DMA_CNDTR_NDT_Msk|macro|DMA_CNDTR_NDT_Msk
DECL|DMA_CNDTR_NDT_Pos|macro|DMA_CNDTR_NDT_Pos
DECL|DMA_CNDTR_NDT|macro|DMA_CNDTR_NDT
DECL|DMA_CPAR_PA_Msk|macro|DMA_CPAR_PA_Msk
DECL|DMA_CPAR_PA_Pos|macro|DMA_CPAR_PA_Pos
DECL|DMA_CPAR_PA|macro|DMA_CPAR_PA
DECL|DMA_Channel_TypeDef|typedef|} DMA_Channel_TypeDef;
DECL|DMA_IFCR_CGIF1_Msk|macro|DMA_IFCR_CGIF1_Msk
DECL|DMA_IFCR_CGIF1_Pos|macro|DMA_IFCR_CGIF1_Pos
DECL|DMA_IFCR_CGIF1|macro|DMA_IFCR_CGIF1
DECL|DMA_IFCR_CGIF2_Msk|macro|DMA_IFCR_CGIF2_Msk
DECL|DMA_IFCR_CGIF2_Pos|macro|DMA_IFCR_CGIF2_Pos
DECL|DMA_IFCR_CGIF2|macro|DMA_IFCR_CGIF2
DECL|DMA_IFCR_CGIF3_Msk|macro|DMA_IFCR_CGIF3_Msk
DECL|DMA_IFCR_CGIF3_Pos|macro|DMA_IFCR_CGIF3_Pos
DECL|DMA_IFCR_CGIF3|macro|DMA_IFCR_CGIF3
DECL|DMA_IFCR_CGIF4_Msk|macro|DMA_IFCR_CGIF4_Msk
DECL|DMA_IFCR_CGIF4_Pos|macro|DMA_IFCR_CGIF4_Pos
DECL|DMA_IFCR_CGIF4|macro|DMA_IFCR_CGIF4
DECL|DMA_IFCR_CGIF5_Msk|macro|DMA_IFCR_CGIF5_Msk
DECL|DMA_IFCR_CGIF5_Pos|macro|DMA_IFCR_CGIF5_Pos
DECL|DMA_IFCR_CGIF5|macro|DMA_IFCR_CGIF5
DECL|DMA_IFCR_CGIF6_Msk|macro|DMA_IFCR_CGIF6_Msk
DECL|DMA_IFCR_CGIF6_Pos|macro|DMA_IFCR_CGIF6_Pos
DECL|DMA_IFCR_CGIF6|macro|DMA_IFCR_CGIF6
DECL|DMA_IFCR_CGIF7_Msk|macro|DMA_IFCR_CGIF7_Msk
DECL|DMA_IFCR_CGIF7_Pos|macro|DMA_IFCR_CGIF7_Pos
DECL|DMA_IFCR_CGIF7|macro|DMA_IFCR_CGIF7
DECL|DMA_IFCR_CHTIF1_Msk|macro|DMA_IFCR_CHTIF1_Msk
DECL|DMA_IFCR_CHTIF1_Pos|macro|DMA_IFCR_CHTIF1_Pos
DECL|DMA_IFCR_CHTIF1|macro|DMA_IFCR_CHTIF1
DECL|DMA_IFCR_CHTIF2_Msk|macro|DMA_IFCR_CHTIF2_Msk
DECL|DMA_IFCR_CHTIF2_Pos|macro|DMA_IFCR_CHTIF2_Pos
DECL|DMA_IFCR_CHTIF2|macro|DMA_IFCR_CHTIF2
DECL|DMA_IFCR_CHTIF3_Msk|macro|DMA_IFCR_CHTIF3_Msk
DECL|DMA_IFCR_CHTIF3_Pos|macro|DMA_IFCR_CHTIF3_Pos
DECL|DMA_IFCR_CHTIF3|macro|DMA_IFCR_CHTIF3
DECL|DMA_IFCR_CHTIF4_Msk|macro|DMA_IFCR_CHTIF4_Msk
DECL|DMA_IFCR_CHTIF4_Pos|macro|DMA_IFCR_CHTIF4_Pos
DECL|DMA_IFCR_CHTIF4|macro|DMA_IFCR_CHTIF4
DECL|DMA_IFCR_CHTIF5_Msk|macro|DMA_IFCR_CHTIF5_Msk
DECL|DMA_IFCR_CHTIF5_Pos|macro|DMA_IFCR_CHTIF5_Pos
DECL|DMA_IFCR_CHTIF5|macro|DMA_IFCR_CHTIF5
DECL|DMA_IFCR_CHTIF6_Msk|macro|DMA_IFCR_CHTIF6_Msk
DECL|DMA_IFCR_CHTIF6_Pos|macro|DMA_IFCR_CHTIF6_Pos
DECL|DMA_IFCR_CHTIF6|macro|DMA_IFCR_CHTIF6
DECL|DMA_IFCR_CHTIF7_Msk|macro|DMA_IFCR_CHTIF7_Msk
DECL|DMA_IFCR_CHTIF7_Pos|macro|DMA_IFCR_CHTIF7_Pos
DECL|DMA_IFCR_CHTIF7|macro|DMA_IFCR_CHTIF7
DECL|DMA_IFCR_CTCIF1_Msk|macro|DMA_IFCR_CTCIF1_Msk
DECL|DMA_IFCR_CTCIF1_Pos|macro|DMA_IFCR_CTCIF1_Pos
DECL|DMA_IFCR_CTCIF1|macro|DMA_IFCR_CTCIF1
DECL|DMA_IFCR_CTCIF2_Msk|macro|DMA_IFCR_CTCIF2_Msk
DECL|DMA_IFCR_CTCIF2_Pos|macro|DMA_IFCR_CTCIF2_Pos
DECL|DMA_IFCR_CTCIF2|macro|DMA_IFCR_CTCIF2
DECL|DMA_IFCR_CTCIF3_Msk|macro|DMA_IFCR_CTCIF3_Msk
DECL|DMA_IFCR_CTCIF3_Pos|macro|DMA_IFCR_CTCIF3_Pos
DECL|DMA_IFCR_CTCIF3|macro|DMA_IFCR_CTCIF3
DECL|DMA_IFCR_CTCIF4_Msk|macro|DMA_IFCR_CTCIF4_Msk
DECL|DMA_IFCR_CTCIF4_Pos|macro|DMA_IFCR_CTCIF4_Pos
DECL|DMA_IFCR_CTCIF4|macro|DMA_IFCR_CTCIF4
DECL|DMA_IFCR_CTCIF5_Msk|macro|DMA_IFCR_CTCIF5_Msk
DECL|DMA_IFCR_CTCIF5_Pos|macro|DMA_IFCR_CTCIF5_Pos
DECL|DMA_IFCR_CTCIF5|macro|DMA_IFCR_CTCIF5
DECL|DMA_IFCR_CTCIF6_Msk|macro|DMA_IFCR_CTCIF6_Msk
DECL|DMA_IFCR_CTCIF6_Pos|macro|DMA_IFCR_CTCIF6_Pos
DECL|DMA_IFCR_CTCIF6|macro|DMA_IFCR_CTCIF6
DECL|DMA_IFCR_CTCIF7_Msk|macro|DMA_IFCR_CTCIF7_Msk
DECL|DMA_IFCR_CTCIF7_Pos|macro|DMA_IFCR_CTCIF7_Pos
DECL|DMA_IFCR_CTCIF7|macro|DMA_IFCR_CTCIF7
DECL|DMA_IFCR_CTEIF1_Msk|macro|DMA_IFCR_CTEIF1_Msk
DECL|DMA_IFCR_CTEIF1_Pos|macro|DMA_IFCR_CTEIF1_Pos
DECL|DMA_IFCR_CTEIF1|macro|DMA_IFCR_CTEIF1
DECL|DMA_IFCR_CTEIF2_Msk|macro|DMA_IFCR_CTEIF2_Msk
DECL|DMA_IFCR_CTEIF2_Pos|macro|DMA_IFCR_CTEIF2_Pos
DECL|DMA_IFCR_CTEIF2|macro|DMA_IFCR_CTEIF2
DECL|DMA_IFCR_CTEIF3_Msk|macro|DMA_IFCR_CTEIF3_Msk
DECL|DMA_IFCR_CTEIF3_Pos|macro|DMA_IFCR_CTEIF3_Pos
DECL|DMA_IFCR_CTEIF3|macro|DMA_IFCR_CTEIF3
DECL|DMA_IFCR_CTEIF4_Msk|macro|DMA_IFCR_CTEIF4_Msk
DECL|DMA_IFCR_CTEIF4_Pos|macro|DMA_IFCR_CTEIF4_Pos
DECL|DMA_IFCR_CTEIF4|macro|DMA_IFCR_CTEIF4
DECL|DMA_IFCR_CTEIF5_Msk|macro|DMA_IFCR_CTEIF5_Msk
DECL|DMA_IFCR_CTEIF5_Pos|macro|DMA_IFCR_CTEIF5_Pos
DECL|DMA_IFCR_CTEIF5|macro|DMA_IFCR_CTEIF5
DECL|DMA_IFCR_CTEIF6_Msk|macro|DMA_IFCR_CTEIF6_Msk
DECL|DMA_IFCR_CTEIF6_Pos|macro|DMA_IFCR_CTEIF6_Pos
DECL|DMA_IFCR_CTEIF6|macro|DMA_IFCR_CTEIF6
DECL|DMA_IFCR_CTEIF7_Msk|macro|DMA_IFCR_CTEIF7_Msk
DECL|DMA_IFCR_CTEIF7_Pos|macro|DMA_IFCR_CTEIF7_Pos
DECL|DMA_IFCR_CTEIF7|macro|DMA_IFCR_CTEIF7
DECL|DMA_ISR_GIF1_Msk|macro|DMA_ISR_GIF1_Msk
DECL|DMA_ISR_GIF1_Pos|macro|DMA_ISR_GIF1_Pos
DECL|DMA_ISR_GIF1|macro|DMA_ISR_GIF1
DECL|DMA_ISR_GIF2_Msk|macro|DMA_ISR_GIF2_Msk
DECL|DMA_ISR_GIF2_Pos|macro|DMA_ISR_GIF2_Pos
DECL|DMA_ISR_GIF2|macro|DMA_ISR_GIF2
DECL|DMA_ISR_GIF3_Msk|macro|DMA_ISR_GIF3_Msk
DECL|DMA_ISR_GIF3_Pos|macro|DMA_ISR_GIF3_Pos
DECL|DMA_ISR_GIF3|macro|DMA_ISR_GIF3
DECL|DMA_ISR_GIF4_Msk|macro|DMA_ISR_GIF4_Msk
DECL|DMA_ISR_GIF4_Pos|macro|DMA_ISR_GIF4_Pos
DECL|DMA_ISR_GIF4|macro|DMA_ISR_GIF4
DECL|DMA_ISR_GIF5_Msk|macro|DMA_ISR_GIF5_Msk
DECL|DMA_ISR_GIF5_Pos|macro|DMA_ISR_GIF5_Pos
DECL|DMA_ISR_GIF5|macro|DMA_ISR_GIF5
DECL|DMA_ISR_GIF6_Msk|macro|DMA_ISR_GIF6_Msk
DECL|DMA_ISR_GIF6_Pos|macro|DMA_ISR_GIF6_Pos
DECL|DMA_ISR_GIF6|macro|DMA_ISR_GIF6
DECL|DMA_ISR_GIF7_Msk|macro|DMA_ISR_GIF7_Msk
DECL|DMA_ISR_GIF7_Pos|macro|DMA_ISR_GIF7_Pos
DECL|DMA_ISR_GIF7|macro|DMA_ISR_GIF7
DECL|DMA_ISR_HTIF1_Msk|macro|DMA_ISR_HTIF1_Msk
DECL|DMA_ISR_HTIF1_Pos|macro|DMA_ISR_HTIF1_Pos
DECL|DMA_ISR_HTIF1|macro|DMA_ISR_HTIF1
DECL|DMA_ISR_HTIF2_Msk|macro|DMA_ISR_HTIF2_Msk
DECL|DMA_ISR_HTIF2_Pos|macro|DMA_ISR_HTIF2_Pos
DECL|DMA_ISR_HTIF2|macro|DMA_ISR_HTIF2
DECL|DMA_ISR_HTIF3_Msk|macro|DMA_ISR_HTIF3_Msk
DECL|DMA_ISR_HTIF3_Pos|macro|DMA_ISR_HTIF3_Pos
DECL|DMA_ISR_HTIF3|macro|DMA_ISR_HTIF3
DECL|DMA_ISR_HTIF4_Msk|macro|DMA_ISR_HTIF4_Msk
DECL|DMA_ISR_HTIF4_Pos|macro|DMA_ISR_HTIF4_Pos
DECL|DMA_ISR_HTIF4|macro|DMA_ISR_HTIF4
DECL|DMA_ISR_HTIF5_Msk|macro|DMA_ISR_HTIF5_Msk
DECL|DMA_ISR_HTIF5_Pos|macro|DMA_ISR_HTIF5_Pos
DECL|DMA_ISR_HTIF5|macro|DMA_ISR_HTIF5
DECL|DMA_ISR_HTIF6_Msk|macro|DMA_ISR_HTIF6_Msk
DECL|DMA_ISR_HTIF6_Pos|macro|DMA_ISR_HTIF6_Pos
DECL|DMA_ISR_HTIF6|macro|DMA_ISR_HTIF6
DECL|DMA_ISR_HTIF7_Msk|macro|DMA_ISR_HTIF7_Msk
DECL|DMA_ISR_HTIF7_Pos|macro|DMA_ISR_HTIF7_Pos
DECL|DMA_ISR_HTIF7|macro|DMA_ISR_HTIF7
DECL|DMA_ISR_TCIF1_Msk|macro|DMA_ISR_TCIF1_Msk
DECL|DMA_ISR_TCIF1_Pos|macro|DMA_ISR_TCIF1_Pos
DECL|DMA_ISR_TCIF1|macro|DMA_ISR_TCIF1
DECL|DMA_ISR_TCIF2_Msk|macro|DMA_ISR_TCIF2_Msk
DECL|DMA_ISR_TCIF2_Pos|macro|DMA_ISR_TCIF2_Pos
DECL|DMA_ISR_TCIF2|macro|DMA_ISR_TCIF2
DECL|DMA_ISR_TCIF3_Msk|macro|DMA_ISR_TCIF3_Msk
DECL|DMA_ISR_TCIF3_Pos|macro|DMA_ISR_TCIF3_Pos
DECL|DMA_ISR_TCIF3|macro|DMA_ISR_TCIF3
DECL|DMA_ISR_TCIF4_Msk|macro|DMA_ISR_TCIF4_Msk
DECL|DMA_ISR_TCIF4_Pos|macro|DMA_ISR_TCIF4_Pos
DECL|DMA_ISR_TCIF4|macro|DMA_ISR_TCIF4
DECL|DMA_ISR_TCIF5_Msk|macro|DMA_ISR_TCIF5_Msk
DECL|DMA_ISR_TCIF5_Pos|macro|DMA_ISR_TCIF5_Pos
DECL|DMA_ISR_TCIF5|macro|DMA_ISR_TCIF5
DECL|DMA_ISR_TCIF6_Msk|macro|DMA_ISR_TCIF6_Msk
DECL|DMA_ISR_TCIF6_Pos|macro|DMA_ISR_TCIF6_Pos
DECL|DMA_ISR_TCIF6|macro|DMA_ISR_TCIF6
DECL|DMA_ISR_TCIF7_Msk|macro|DMA_ISR_TCIF7_Msk
DECL|DMA_ISR_TCIF7_Pos|macro|DMA_ISR_TCIF7_Pos
DECL|DMA_ISR_TCIF7|macro|DMA_ISR_TCIF7
DECL|DMA_ISR_TEIF1_Msk|macro|DMA_ISR_TEIF1_Msk
DECL|DMA_ISR_TEIF1_Pos|macro|DMA_ISR_TEIF1_Pos
DECL|DMA_ISR_TEIF1|macro|DMA_ISR_TEIF1
DECL|DMA_ISR_TEIF2_Msk|macro|DMA_ISR_TEIF2_Msk
DECL|DMA_ISR_TEIF2_Pos|macro|DMA_ISR_TEIF2_Pos
DECL|DMA_ISR_TEIF2|macro|DMA_ISR_TEIF2
DECL|DMA_ISR_TEIF3_Msk|macro|DMA_ISR_TEIF3_Msk
DECL|DMA_ISR_TEIF3_Pos|macro|DMA_ISR_TEIF3_Pos
DECL|DMA_ISR_TEIF3|macro|DMA_ISR_TEIF3
DECL|DMA_ISR_TEIF4_Msk|macro|DMA_ISR_TEIF4_Msk
DECL|DMA_ISR_TEIF4_Pos|macro|DMA_ISR_TEIF4_Pos
DECL|DMA_ISR_TEIF4|macro|DMA_ISR_TEIF4
DECL|DMA_ISR_TEIF5_Msk|macro|DMA_ISR_TEIF5_Msk
DECL|DMA_ISR_TEIF5_Pos|macro|DMA_ISR_TEIF5_Pos
DECL|DMA_ISR_TEIF5|macro|DMA_ISR_TEIF5
DECL|DMA_ISR_TEIF6_Msk|macro|DMA_ISR_TEIF6_Msk
DECL|DMA_ISR_TEIF6_Pos|macro|DMA_ISR_TEIF6_Pos
DECL|DMA_ISR_TEIF6|macro|DMA_ISR_TEIF6
DECL|DMA_ISR_TEIF7_Msk|macro|DMA_ISR_TEIF7_Msk
DECL|DMA_ISR_TEIF7_Pos|macro|DMA_ISR_TEIF7_Pos
DECL|DMA_ISR_TEIF7|macro|DMA_ISR_TEIF7
DECL|DMA_TypeDef|typedef|} DMA_TypeDef;
DECL|DOR1|member|__IO uint32_t DOR1;
DECL|DOR2|member|__IO uint32_t DOR2;
DECL|DR10|member|__IO uint32_t DR10;
DECL|DR11|member|__IO uint32_t DR11;
DECL|DR12|member|__IO uint32_t DR12;
DECL|DR13|member|__IO uint32_t DR13;
DECL|DR14|member|__IO uint32_t DR14;
DECL|DR15|member|__IO uint32_t DR15;
DECL|DR16|member|__IO uint32_t DR16;
DECL|DR17|member|__IO uint32_t DR17;
DECL|DR18|member|__IO uint32_t DR18;
DECL|DR19|member|__IO uint32_t DR19;
DECL|DR1|member|__IO uint32_t DR1;
DECL|DR20|member|__IO uint32_t DR20;
DECL|DR21|member|__IO uint32_t DR21;
DECL|DR22|member|__IO uint32_t DR22;
DECL|DR23|member|__IO uint32_t DR23;
DECL|DR24|member|__IO uint32_t DR24;
DECL|DR25|member|__IO uint32_t DR25;
DECL|DR26|member|__IO uint32_t DR26;
DECL|DR27|member|__IO uint32_t DR27;
DECL|DR28|member|__IO uint32_t DR28;
DECL|DR29|member|__IO uint32_t DR29;
DECL|DR2|member|__IO uint32_t DR2;
DECL|DR30|member|__IO uint32_t DR30;
DECL|DR31|member|__IO uint32_t DR31;
DECL|DR32|member|__IO uint32_t DR32;
DECL|DR33|member|__IO uint32_t DR33;
DECL|DR34|member|__IO uint32_t DR34;
DECL|DR35|member|__IO uint32_t DR35;
DECL|DR36|member|__IO uint32_t DR36;
DECL|DR37|member|__IO uint32_t DR37;
DECL|DR38|member|__IO uint32_t DR38;
DECL|DR39|member|__IO uint32_t DR39;
DECL|DR3|member|__IO uint32_t DR3;
DECL|DR40|member|__IO uint32_t DR40;
DECL|DR41|member|__IO uint32_t DR41;
DECL|DR42|member|__IO uint32_t DR42;
DECL|DR4|member|__IO uint32_t DR4;
DECL|DR5|member|__IO uint32_t DR5;
DECL|DR6|member|__IO uint32_t DR6;
DECL|DR7|member|__IO uint32_t DR7;
DECL|DR8|member|__IO uint32_t DR8;
DECL|DR9|member|__IO uint32_t DR9;
DECL|DR|member|__IO uint32_t DR;
DECL|DR|member|__IO uint32_t DR;
DECL|DR|member|__IO uint32_t DR;
DECL|DR|member|__IO uint32_t DR; /*!< ADC data register, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x4C */
DECL|DR|member|__IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
DECL|DR|member|__IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
DECL|DTIMER|member|__IO uint32_t DTIMER;
DECL|Data0|member|__IO uint16_t Data0;
DECL|Data1|member|__IO uint16_t Data1;
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /*!< 12 Cortex-M3 Debug Monitor Interrupt */
DECL|ECCR2|member|__IO uint32_t ECCR2; /*!< NAND Flash ECC result registers 2, Address offset: 0x74 */
DECL|ECCR3|member|__IO uint32_t ECCR3; /*!< NAND Flash ECC result registers 3, Address offset: 0x94 */
DECL|EGR|member|__IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
DECL|EMR|member|__IO uint32_t EMR;
DECL|EP0R|member|__IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */
DECL|EP1R|member|__IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */
DECL|EP2R|member|__IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */
DECL|EP3R|member|__IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */
DECL|EP4R|member|__IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */
DECL|EP5R|member|__IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */
DECL|EP6R|member|__IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */
DECL|EP7R|member|__IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */
DECL|ESR|member|__IO uint32_t ESR;
DECL|EVCR|member|__IO uint32_t EVCR;
DECL|EXTI0_IRQn|enumerator|EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
DECL|EXTI15_10_IRQn|enumerator|EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
DECL|EXTI1_IRQn|enumerator|EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
DECL|EXTI2_IRQn|enumerator|EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
DECL|EXTI3_IRQn|enumerator|EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
DECL|EXTI4_IRQn|enumerator|EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
DECL|EXTI9_5_IRQn|enumerator|EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
DECL|EXTICR|member|__IO uint32_t EXTICR[4];
DECL|EXTI_BASE|macro|EXTI_BASE
DECL|EXTI_EMR_EM0|macro|EXTI_EMR_EM0
DECL|EXTI_EMR_EM10|macro|EXTI_EMR_EM10
DECL|EXTI_EMR_EM11|macro|EXTI_EMR_EM11
DECL|EXTI_EMR_EM12|macro|EXTI_EMR_EM12
DECL|EXTI_EMR_EM13|macro|EXTI_EMR_EM13
DECL|EXTI_EMR_EM14|macro|EXTI_EMR_EM14
DECL|EXTI_EMR_EM15|macro|EXTI_EMR_EM15
DECL|EXTI_EMR_EM16|macro|EXTI_EMR_EM16
DECL|EXTI_EMR_EM17|macro|EXTI_EMR_EM17
DECL|EXTI_EMR_EM18|macro|EXTI_EMR_EM18
DECL|EXTI_EMR_EM19|macro|EXTI_EMR_EM19
DECL|EXTI_EMR_EM1|macro|EXTI_EMR_EM1
DECL|EXTI_EMR_EM2|macro|EXTI_EMR_EM2
DECL|EXTI_EMR_EM3|macro|EXTI_EMR_EM3
DECL|EXTI_EMR_EM4|macro|EXTI_EMR_EM4
DECL|EXTI_EMR_EM5|macro|EXTI_EMR_EM5
DECL|EXTI_EMR_EM6|macro|EXTI_EMR_EM6
DECL|EXTI_EMR_EM7|macro|EXTI_EMR_EM7
DECL|EXTI_EMR_EM8|macro|EXTI_EMR_EM8
DECL|EXTI_EMR_EM9|macro|EXTI_EMR_EM9
DECL|EXTI_EMR_MR0_Msk|macro|EXTI_EMR_MR0_Msk
DECL|EXTI_EMR_MR0_Pos|macro|EXTI_EMR_MR0_Pos
DECL|EXTI_EMR_MR0|macro|EXTI_EMR_MR0
DECL|EXTI_EMR_MR10_Msk|macro|EXTI_EMR_MR10_Msk
DECL|EXTI_EMR_MR10_Pos|macro|EXTI_EMR_MR10_Pos
DECL|EXTI_EMR_MR10|macro|EXTI_EMR_MR10
DECL|EXTI_EMR_MR11_Msk|macro|EXTI_EMR_MR11_Msk
DECL|EXTI_EMR_MR11_Pos|macro|EXTI_EMR_MR11_Pos
DECL|EXTI_EMR_MR11|macro|EXTI_EMR_MR11
DECL|EXTI_EMR_MR12_Msk|macro|EXTI_EMR_MR12_Msk
DECL|EXTI_EMR_MR12_Pos|macro|EXTI_EMR_MR12_Pos
DECL|EXTI_EMR_MR12|macro|EXTI_EMR_MR12
DECL|EXTI_EMR_MR13_Msk|macro|EXTI_EMR_MR13_Msk
DECL|EXTI_EMR_MR13_Pos|macro|EXTI_EMR_MR13_Pos
DECL|EXTI_EMR_MR13|macro|EXTI_EMR_MR13
DECL|EXTI_EMR_MR14_Msk|macro|EXTI_EMR_MR14_Msk
DECL|EXTI_EMR_MR14_Pos|macro|EXTI_EMR_MR14_Pos
DECL|EXTI_EMR_MR14|macro|EXTI_EMR_MR14
DECL|EXTI_EMR_MR15_Msk|macro|EXTI_EMR_MR15_Msk
DECL|EXTI_EMR_MR15_Pos|macro|EXTI_EMR_MR15_Pos
DECL|EXTI_EMR_MR15|macro|EXTI_EMR_MR15
DECL|EXTI_EMR_MR16_Msk|macro|EXTI_EMR_MR16_Msk
DECL|EXTI_EMR_MR16_Pos|macro|EXTI_EMR_MR16_Pos
DECL|EXTI_EMR_MR16|macro|EXTI_EMR_MR16
DECL|EXTI_EMR_MR17_Msk|macro|EXTI_EMR_MR17_Msk
DECL|EXTI_EMR_MR17_Pos|macro|EXTI_EMR_MR17_Pos
DECL|EXTI_EMR_MR17|macro|EXTI_EMR_MR17
DECL|EXTI_EMR_MR18_Msk|macro|EXTI_EMR_MR18_Msk
DECL|EXTI_EMR_MR18_Pos|macro|EXTI_EMR_MR18_Pos
DECL|EXTI_EMR_MR18|macro|EXTI_EMR_MR18
DECL|EXTI_EMR_MR19_Msk|macro|EXTI_EMR_MR19_Msk
DECL|EXTI_EMR_MR19_Pos|macro|EXTI_EMR_MR19_Pos
DECL|EXTI_EMR_MR19|macro|EXTI_EMR_MR19
DECL|EXTI_EMR_MR1_Msk|macro|EXTI_EMR_MR1_Msk
DECL|EXTI_EMR_MR1_Pos|macro|EXTI_EMR_MR1_Pos
DECL|EXTI_EMR_MR1|macro|EXTI_EMR_MR1
DECL|EXTI_EMR_MR2_Msk|macro|EXTI_EMR_MR2_Msk
DECL|EXTI_EMR_MR2_Pos|macro|EXTI_EMR_MR2_Pos
DECL|EXTI_EMR_MR2|macro|EXTI_EMR_MR2
DECL|EXTI_EMR_MR3_Msk|macro|EXTI_EMR_MR3_Msk
DECL|EXTI_EMR_MR3_Pos|macro|EXTI_EMR_MR3_Pos
DECL|EXTI_EMR_MR3|macro|EXTI_EMR_MR3
DECL|EXTI_EMR_MR4_Msk|macro|EXTI_EMR_MR4_Msk
DECL|EXTI_EMR_MR4_Pos|macro|EXTI_EMR_MR4_Pos
DECL|EXTI_EMR_MR4|macro|EXTI_EMR_MR4
DECL|EXTI_EMR_MR5_Msk|macro|EXTI_EMR_MR5_Msk
DECL|EXTI_EMR_MR5_Pos|macro|EXTI_EMR_MR5_Pos
DECL|EXTI_EMR_MR5|macro|EXTI_EMR_MR5
DECL|EXTI_EMR_MR6_Msk|macro|EXTI_EMR_MR6_Msk
DECL|EXTI_EMR_MR6_Pos|macro|EXTI_EMR_MR6_Pos
DECL|EXTI_EMR_MR6|macro|EXTI_EMR_MR6
DECL|EXTI_EMR_MR7_Msk|macro|EXTI_EMR_MR7_Msk
DECL|EXTI_EMR_MR7_Pos|macro|EXTI_EMR_MR7_Pos
DECL|EXTI_EMR_MR7|macro|EXTI_EMR_MR7
DECL|EXTI_EMR_MR8_Msk|macro|EXTI_EMR_MR8_Msk
DECL|EXTI_EMR_MR8_Pos|macro|EXTI_EMR_MR8_Pos
DECL|EXTI_EMR_MR8|macro|EXTI_EMR_MR8
DECL|EXTI_EMR_MR9_Msk|macro|EXTI_EMR_MR9_Msk
DECL|EXTI_EMR_MR9_Pos|macro|EXTI_EMR_MR9_Pos
DECL|EXTI_EMR_MR9|macro|EXTI_EMR_MR9
DECL|EXTI_FTSR_FT0|macro|EXTI_FTSR_FT0
DECL|EXTI_FTSR_FT10|macro|EXTI_FTSR_FT10
DECL|EXTI_FTSR_FT11|macro|EXTI_FTSR_FT11
DECL|EXTI_FTSR_FT12|macro|EXTI_FTSR_FT12
DECL|EXTI_FTSR_FT13|macro|EXTI_FTSR_FT13
DECL|EXTI_FTSR_FT14|macro|EXTI_FTSR_FT14
DECL|EXTI_FTSR_FT15|macro|EXTI_FTSR_FT15
DECL|EXTI_FTSR_FT16|macro|EXTI_FTSR_FT16
DECL|EXTI_FTSR_FT17|macro|EXTI_FTSR_FT17
DECL|EXTI_FTSR_FT18|macro|EXTI_FTSR_FT18
DECL|EXTI_FTSR_FT19|macro|EXTI_FTSR_FT19
DECL|EXTI_FTSR_FT1|macro|EXTI_FTSR_FT1
DECL|EXTI_FTSR_FT2|macro|EXTI_FTSR_FT2
DECL|EXTI_FTSR_FT3|macro|EXTI_FTSR_FT3
DECL|EXTI_FTSR_FT4|macro|EXTI_FTSR_FT4
DECL|EXTI_FTSR_FT5|macro|EXTI_FTSR_FT5
DECL|EXTI_FTSR_FT6|macro|EXTI_FTSR_FT6
DECL|EXTI_FTSR_FT7|macro|EXTI_FTSR_FT7
DECL|EXTI_FTSR_FT8|macro|EXTI_FTSR_FT8
DECL|EXTI_FTSR_FT9|macro|EXTI_FTSR_FT9
DECL|EXTI_FTSR_TR0_Msk|macro|EXTI_FTSR_TR0_Msk
DECL|EXTI_FTSR_TR0_Pos|macro|EXTI_FTSR_TR0_Pos
DECL|EXTI_FTSR_TR0|macro|EXTI_FTSR_TR0
DECL|EXTI_FTSR_TR10_Msk|macro|EXTI_FTSR_TR10_Msk
DECL|EXTI_FTSR_TR10_Pos|macro|EXTI_FTSR_TR10_Pos
DECL|EXTI_FTSR_TR10|macro|EXTI_FTSR_TR10
DECL|EXTI_FTSR_TR11_Msk|macro|EXTI_FTSR_TR11_Msk
DECL|EXTI_FTSR_TR11_Pos|macro|EXTI_FTSR_TR11_Pos
DECL|EXTI_FTSR_TR11|macro|EXTI_FTSR_TR11
DECL|EXTI_FTSR_TR12_Msk|macro|EXTI_FTSR_TR12_Msk
DECL|EXTI_FTSR_TR12_Pos|macro|EXTI_FTSR_TR12_Pos
DECL|EXTI_FTSR_TR12|macro|EXTI_FTSR_TR12
DECL|EXTI_FTSR_TR13_Msk|macro|EXTI_FTSR_TR13_Msk
DECL|EXTI_FTSR_TR13_Pos|macro|EXTI_FTSR_TR13_Pos
DECL|EXTI_FTSR_TR13|macro|EXTI_FTSR_TR13
DECL|EXTI_FTSR_TR14_Msk|macro|EXTI_FTSR_TR14_Msk
DECL|EXTI_FTSR_TR14_Pos|macro|EXTI_FTSR_TR14_Pos
DECL|EXTI_FTSR_TR14|macro|EXTI_FTSR_TR14
DECL|EXTI_FTSR_TR15_Msk|macro|EXTI_FTSR_TR15_Msk
DECL|EXTI_FTSR_TR15_Pos|macro|EXTI_FTSR_TR15_Pos
DECL|EXTI_FTSR_TR15|macro|EXTI_FTSR_TR15
DECL|EXTI_FTSR_TR16_Msk|macro|EXTI_FTSR_TR16_Msk
DECL|EXTI_FTSR_TR16_Pos|macro|EXTI_FTSR_TR16_Pos
DECL|EXTI_FTSR_TR16|macro|EXTI_FTSR_TR16
DECL|EXTI_FTSR_TR17_Msk|macro|EXTI_FTSR_TR17_Msk
DECL|EXTI_FTSR_TR17_Pos|macro|EXTI_FTSR_TR17_Pos
DECL|EXTI_FTSR_TR17|macro|EXTI_FTSR_TR17
DECL|EXTI_FTSR_TR18_Msk|macro|EXTI_FTSR_TR18_Msk
DECL|EXTI_FTSR_TR18_Pos|macro|EXTI_FTSR_TR18_Pos
DECL|EXTI_FTSR_TR18|macro|EXTI_FTSR_TR18
DECL|EXTI_FTSR_TR19_Msk|macro|EXTI_FTSR_TR19_Msk
DECL|EXTI_FTSR_TR19_Pos|macro|EXTI_FTSR_TR19_Pos
DECL|EXTI_FTSR_TR19|macro|EXTI_FTSR_TR19
DECL|EXTI_FTSR_TR1_Msk|macro|EXTI_FTSR_TR1_Msk
DECL|EXTI_FTSR_TR1_Pos|macro|EXTI_FTSR_TR1_Pos
DECL|EXTI_FTSR_TR1|macro|EXTI_FTSR_TR1
DECL|EXTI_FTSR_TR2_Msk|macro|EXTI_FTSR_TR2_Msk
DECL|EXTI_FTSR_TR2_Pos|macro|EXTI_FTSR_TR2_Pos
DECL|EXTI_FTSR_TR2|macro|EXTI_FTSR_TR2
DECL|EXTI_FTSR_TR3_Msk|macro|EXTI_FTSR_TR3_Msk
DECL|EXTI_FTSR_TR3_Pos|macro|EXTI_FTSR_TR3_Pos
DECL|EXTI_FTSR_TR3|macro|EXTI_FTSR_TR3
DECL|EXTI_FTSR_TR4_Msk|macro|EXTI_FTSR_TR4_Msk
DECL|EXTI_FTSR_TR4_Pos|macro|EXTI_FTSR_TR4_Pos
DECL|EXTI_FTSR_TR4|macro|EXTI_FTSR_TR4
DECL|EXTI_FTSR_TR5_Msk|macro|EXTI_FTSR_TR5_Msk
DECL|EXTI_FTSR_TR5_Pos|macro|EXTI_FTSR_TR5_Pos
DECL|EXTI_FTSR_TR5|macro|EXTI_FTSR_TR5
DECL|EXTI_FTSR_TR6_Msk|macro|EXTI_FTSR_TR6_Msk
DECL|EXTI_FTSR_TR6_Pos|macro|EXTI_FTSR_TR6_Pos
DECL|EXTI_FTSR_TR6|macro|EXTI_FTSR_TR6
DECL|EXTI_FTSR_TR7_Msk|macro|EXTI_FTSR_TR7_Msk
DECL|EXTI_FTSR_TR7_Pos|macro|EXTI_FTSR_TR7_Pos
DECL|EXTI_FTSR_TR7|macro|EXTI_FTSR_TR7
DECL|EXTI_FTSR_TR8_Msk|macro|EXTI_FTSR_TR8_Msk
DECL|EXTI_FTSR_TR8_Pos|macro|EXTI_FTSR_TR8_Pos
DECL|EXTI_FTSR_TR8|macro|EXTI_FTSR_TR8
DECL|EXTI_FTSR_TR9_Msk|macro|EXTI_FTSR_TR9_Msk
DECL|EXTI_FTSR_TR9_Pos|macro|EXTI_FTSR_TR9_Pos
DECL|EXTI_FTSR_TR9|macro|EXTI_FTSR_TR9
DECL|EXTI_IMR_IM0|macro|EXTI_IMR_IM0
DECL|EXTI_IMR_IM10|macro|EXTI_IMR_IM10
DECL|EXTI_IMR_IM11|macro|EXTI_IMR_IM11
DECL|EXTI_IMR_IM12|macro|EXTI_IMR_IM12
DECL|EXTI_IMR_IM13|macro|EXTI_IMR_IM13
DECL|EXTI_IMR_IM14|macro|EXTI_IMR_IM14
DECL|EXTI_IMR_IM15|macro|EXTI_IMR_IM15
DECL|EXTI_IMR_IM16|macro|EXTI_IMR_IM16
DECL|EXTI_IMR_IM17|macro|EXTI_IMR_IM17
DECL|EXTI_IMR_IM18|macro|EXTI_IMR_IM18
DECL|EXTI_IMR_IM19|macro|EXTI_IMR_IM19
DECL|EXTI_IMR_IM1|macro|EXTI_IMR_IM1
DECL|EXTI_IMR_IM2|macro|EXTI_IMR_IM2
DECL|EXTI_IMR_IM3|macro|EXTI_IMR_IM3
DECL|EXTI_IMR_IM4|macro|EXTI_IMR_IM4
DECL|EXTI_IMR_IM5|macro|EXTI_IMR_IM5
DECL|EXTI_IMR_IM6|macro|EXTI_IMR_IM6
DECL|EXTI_IMR_IM7|macro|EXTI_IMR_IM7
DECL|EXTI_IMR_IM8|macro|EXTI_IMR_IM8
DECL|EXTI_IMR_IM9|macro|EXTI_IMR_IM9
DECL|EXTI_IMR_MR0_Msk|macro|EXTI_IMR_MR0_Msk
DECL|EXTI_IMR_MR0_Pos|macro|EXTI_IMR_MR0_Pos
DECL|EXTI_IMR_MR0|macro|EXTI_IMR_MR0
DECL|EXTI_IMR_MR10_Msk|macro|EXTI_IMR_MR10_Msk
DECL|EXTI_IMR_MR10_Pos|macro|EXTI_IMR_MR10_Pos
DECL|EXTI_IMR_MR10|macro|EXTI_IMR_MR10
DECL|EXTI_IMR_MR11_Msk|macro|EXTI_IMR_MR11_Msk
DECL|EXTI_IMR_MR11_Pos|macro|EXTI_IMR_MR11_Pos
DECL|EXTI_IMR_MR11|macro|EXTI_IMR_MR11
DECL|EXTI_IMR_MR12_Msk|macro|EXTI_IMR_MR12_Msk
DECL|EXTI_IMR_MR12_Pos|macro|EXTI_IMR_MR12_Pos
DECL|EXTI_IMR_MR12|macro|EXTI_IMR_MR12
DECL|EXTI_IMR_MR13_Msk|macro|EXTI_IMR_MR13_Msk
DECL|EXTI_IMR_MR13_Pos|macro|EXTI_IMR_MR13_Pos
DECL|EXTI_IMR_MR13|macro|EXTI_IMR_MR13
DECL|EXTI_IMR_MR14_Msk|macro|EXTI_IMR_MR14_Msk
DECL|EXTI_IMR_MR14_Pos|macro|EXTI_IMR_MR14_Pos
DECL|EXTI_IMR_MR14|macro|EXTI_IMR_MR14
DECL|EXTI_IMR_MR15_Msk|macro|EXTI_IMR_MR15_Msk
DECL|EXTI_IMR_MR15_Pos|macro|EXTI_IMR_MR15_Pos
DECL|EXTI_IMR_MR15|macro|EXTI_IMR_MR15
DECL|EXTI_IMR_MR16_Msk|macro|EXTI_IMR_MR16_Msk
DECL|EXTI_IMR_MR16_Pos|macro|EXTI_IMR_MR16_Pos
DECL|EXTI_IMR_MR16|macro|EXTI_IMR_MR16
DECL|EXTI_IMR_MR17_Msk|macro|EXTI_IMR_MR17_Msk
DECL|EXTI_IMR_MR17_Pos|macro|EXTI_IMR_MR17_Pos
DECL|EXTI_IMR_MR17|macro|EXTI_IMR_MR17
DECL|EXTI_IMR_MR18_Msk|macro|EXTI_IMR_MR18_Msk
DECL|EXTI_IMR_MR18_Pos|macro|EXTI_IMR_MR18_Pos
DECL|EXTI_IMR_MR18|macro|EXTI_IMR_MR18
DECL|EXTI_IMR_MR19_Msk|macro|EXTI_IMR_MR19_Msk
DECL|EXTI_IMR_MR19_Pos|macro|EXTI_IMR_MR19_Pos
DECL|EXTI_IMR_MR19|macro|EXTI_IMR_MR19
DECL|EXTI_IMR_MR1_Msk|macro|EXTI_IMR_MR1_Msk
DECL|EXTI_IMR_MR1_Pos|macro|EXTI_IMR_MR1_Pos
DECL|EXTI_IMR_MR1|macro|EXTI_IMR_MR1
DECL|EXTI_IMR_MR2_Msk|macro|EXTI_IMR_MR2_Msk
DECL|EXTI_IMR_MR2_Pos|macro|EXTI_IMR_MR2_Pos
DECL|EXTI_IMR_MR2|macro|EXTI_IMR_MR2
DECL|EXTI_IMR_MR3_Msk|macro|EXTI_IMR_MR3_Msk
DECL|EXTI_IMR_MR3_Pos|macro|EXTI_IMR_MR3_Pos
DECL|EXTI_IMR_MR3|macro|EXTI_IMR_MR3
DECL|EXTI_IMR_MR4_Msk|macro|EXTI_IMR_MR4_Msk
DECL|EXTI_IMR_MR4_Pos|macro|EXTI_IMR_MR4_Pos
DECL|EXTI_IMR_MR4|macro|EXTI_IMR_MR4
DECL|EXTI_IMR_MR5_Msk|macro|EXTI_IMR_MR5_Msk
DECL|EXTI_IMR_MR5_Pos|macro|EXTI_IMR_MR5_Pos
DECL|EXTI_IMR_MR5|macro|EXTI_IMR_MR5
DECL|EXTI_IMR_MR6_Msk|macro|EXTI_IMR_MR6_Msk
DECL|EXTI_IMR_MR6_Pos|macro|EXTI_IMR_MR6_Pos
DECL|EXTI_IMR_MR6|macro|EXTI_IMR_MR6
DECL|EXTI_IMR_MR7_Msk|macro|EXTI_IMR_MR7_Msk
DECL|EXTI_IMR_MR7_Pos|macro|EXTI_IMR_MR7_Pos
DECL|EXTI_IMR_MR7|macro|EXTI_IMR_MR7
DECL|EXTI_IMR_MR8_Msk|macro|EXTI_IMR_MR8_Msk
DECL|EXTI_IMR_MR8_Pos|macro|EXTI_IMR_MR8_Pos
DECL|EXTI_IMR_MR8|macro|EXTI_IMR_MR8
DECL|EXTI_IMR_MR9_Msk|macro|EXTI_IMR_MR9_Msk
DECL|EXTI_IMR_MR9_Pos|macro|EXTI_IMR_MR9_Pos
DECL|EXTI_IMR_MR9|macro|EXTI_IMR_MR9
DECL|EXTI_PR_PIF0|macro|EXTI_PR_PIF0
DECL|EXTI_PR_PIF10|macro|EXTI_PR_PIF10
DECL|EXTI_PR_PIF11|macro|EXTI_PR_PIF11
DECL|EXTI_PR_PIF12|macro|EXTI_PR_PIF12
DECL|EXTI_PR_PIF13|macro|EXTI_PR_PIF13
DECL|EXTI_PR_PIF14|macro|EXTI_PR_PIF14
DECL|EXTI_PR_PIF15|macro|EXTI_PR_PIF15
DECL|EXTI_PR_PIF16|macro|EXTI_PR_PIF16
DECL|EXTI_PR_PIF17|macro|EXTI_PR_PIF17
DECL|EXTI_PR_PIF18|macro|EXTI_PR_PIF18
DECL|EXTI_PR_PIF19|macro|EXTI_PR_PIF19
DECL|EXTI_PR_PIF1|macro|EXTI_PR_PIF1
DECL|EXTI_PR_PIF2|macro|EXTI_PR_PIF2
DECL|EXTI_PR_PIF3|macro|EXTI_PR_PIF3
DECL|EXTI_PR_PIF4|macro|EXTI_PR_PIF4
DECL|EXTI_PR_PIF5|macro|EXTI_PR_PIF5
DECL|EXTI_PR_PIF6|macro|EXTI_PR_PIF6
DECL|EXTI_PR_PIF7|macro|EXTI_PR_PIF7
DECL|EXTI_PR_PIF8|macro|EXTI_PR_PIF8
DECL|EXTI_PR_PIF9|macro|EXTI_PR_PIF9
DECL|EXTI_PR_PR0_Msk|macro|EXTI_PR_PR0_Msk
DECL|EXTI_PR_PR0_Pos|macro|EXTI_PR_PR0_Pos
DECL|EXTI_PR_PR0|macro|EXTI_PR_PR0
DECL|EXTI_PR_PR10_Msk|macro|EXTI_PR_PR10_Msk
DECL|EXTI_PR_PR10_Pos|macro|EXTI_PR_PR10_Pos
DECL|EXTI_PR_PR10|macro|EXTI_PR_PR10
DECL|EXTI_PR_PR11_Msk|macro|EXTI_PR_PR11_Msk
DECL|EXTI_PR_PR11_Pos|macro|EXTI_PR_PR11_Pos
DECL|EXTI_PR_PR11|macro|EXTI_PR_PR11
DECL|EXTI_PR_PR12_Msk|macro|EXTI_PR_PR12_Msk
DECL|EXTI_PR_PR12_Pos|macro|EXTI_PR_PR12_Pos
DECL|EXTI_PR_PR12|macro|EXTI_PR_PR12
DECL|EXTI_PR_PR13_Msk|macro|EXTI_PR_PR13_Msk
DECL|EXTI_PR_PR13_Pos|macro|EXTI_PR_PR13_Pos
DECL|EXTI_PR_PR13|macro|EXTI_PR_PR13
DECL|EXTI_PR_PR14_Msk|macro|EXTI_PR_PR14_Msk
DECL|EXTI_PR_PR14_Pos|macro|EXTI_PR_PR14_Pos
DECL|EXTI_PR_PR14|macro|EXTI_PR_PR14
DECL|EXTI_PR_PR15_Msk|macro|EXTI_PR_PR15_Msk
DECL|EXTI_PR_PR15_Pos|macro|EXTI_PR_PR15_Pos
DECL|EXTI_PR_PR15|macro|EXTI_PR_PR15
DECL|EXTI_PR_PR16_Msk|macro|EXTI_PR_PR16_Msk
DECL|EXTI_PR_PR16_Pos|macro|EXTI_PR_PR16_Pos
DECL|EXTI_PR_PR16|macro|EXTI_PR_PR16
DECL|EXTI_PR_PR17_Msk|macro|EXTI_PR_PR17_Msk
DECL|EXTI_PR_PR17_Pos|macro|EXTI_PR_PR17_Pos
DECL|EXTI_PR_PR17|macro|EXTI_PR_PR17
DECL|EXTI_PR_PR18_Msk|macro|EXTI_PR_PR18_Msk
DECL|EXTI_PR_PR18_Pos|macro|EXTI_PR_PR18_Pos
DECL|EXTI_PR_PR18|macro|EXTI_PR_PR18
DECL|EXTI_PR_PR19_Msk|macro|EXTI_PR_PR19_Msk
DECL|EXTI_PR_PR19_Pos|macro|EXTI_PR_PR19_Pos
DECL|EXTI_PR_PR19|macro|EXTI_PR_PR19
DECL|EXTI_PR_PR1_Msk|macro|EXTI_PR_PR1_Msk
DECL|EXTI_PR_PR1_Pos|macro|EXTI_PR_PR1_Pos
DECL|EXTI_PR_PR1|macro|EXTI_PR_PR1
DECL|EXTI_PR_PR2_Msk|macro|EXTI_PR_PR2_Msk
DECL|EXTI_PR_PR2_Pos|macro|EXTI_PR_PR2_Pos
DECL|EXTI_PR_PR2|macro|EXTI_PR_PR2
DECL|EXTI_PR_PR3_Msk|macro|EXTI_PR_PR3_Msk
DECL|EXTI_PR_PR3_Pos|macro|EXTI_PR_PR3_Pos
DECL|EXTI_PR_PR3|macro|EXTI_PR_PR3
DECL|EXTI_PR_PR4_Msk|macro|EXTI_PR_PR4_Msk
DECL|EXTI_PR_PR4_Pos|macro|EXTI_PR_PR4_Pos
DECL|EXTI_PR_PR4|macro|EXTI_PR_PR4
DECL|EXTI_PR_PR5_Msk|macro|EXTI_PR_PR5_Msk
DECL|EXTI_PR_PR5_Pos|macro|EXTI_PR_PR5_Pos
DECL|EXTI_PR_PR5|macro|EXTI_PR_PR5
DECL|EXTI_PR_PR6_Msk|macro|EXTI_PR_PR6_Msk
DECL|EXTI_PR_PR6_Pos|macro|EXTI_PR_PR6_Pos
DECL|EXTI_PR_PR6|macro|EXTI_PR_PR6
DECL|EXTI_PR_PR7_Msk|macro|EXTI_PR_PR7_Msk
DECL|EXTI_PR_PR7_Pos|macro|EXTI_PR_PR7_Pos
DECL|EXTI_PR_PR7|macro|EXTI_PR_PR7
DECL|EXTI_PR_PR8_Msk|macro|EXTI_PR_PR8_Msk
DECL|EXTI_PR_PR8_Pos|macro|EXTI_PR_PR8_Pos
DECL|EXTI_PR_PR8|macro|EXTI_PR_PR8
DECL|EXTI_PR_PR9_Msk|macro|EXTI_PR_PR9_Msk
DECL|EXTI_PR_PR9_Pos|macro|EXTI_PR_PR9_Pos
DECL|EXTI_PR_PR9|macro|EXTI_PR_PR9
DECL|EXTI_RTSR_RT0|macro|EXTI_RTSR_RT0
DECL|EXTI_RTSR_RT10|macro|EXTI_RTSR_RT10
DECL|EXTI_RTSR_RT11|macro|EXTI_RTSR_RT11
DECL|EXTI_RTSR_RT12|macro|EXTI_RTSR_RT12
DECL|EXTI_RTSR_RT13|macro|EXTI_RTSR_RT13
DECL|EXTI_RTSR_RT14|macro|EXTI_RTSR_RT14
DECL|EXTI_RTSR_RT15|macro|EXTI_RTSR_RT15
DECL|EXTI_RTSR_RT16|macro|EXTI_RTSR_RT16
DECL|EXTI_RTSR_RT17|macro|EXTI_RTSR_RT17
DECL|EXTI_RTSR_RT18|macro|EXTI_RTSR_RT18
DECL|EXTI_RTSR_RT19|macro|EXTI_RTSR_RT19
DECL|EXTI_RTSR_RT1|macro|EXTI_RTSR_RT1
DECL|EXTI_RTSR_RT2|macro|EXTI_RTSR_RT2
DECL|EXTI_RTSR_RT3|macro|EXTI_RTSR_RT3
DECL|EXTI_RTSR_RT4|macro|EXTI_RTSR_RT4
DECL|EXTI_RTSR_RT5|macro|EXTI_RTSR_RT5
DECL|EXTI_RTSR_RT6|macro|EXTI_RTSR_RT6
DECL|EXTI_RTSR_RT7|macro|EXTI_RTSR_RT7
DECL|EXTI_RTSR_RT8|macro|EXTI_RTSR_RT8
DECL|EXTI_RTSR_RT9|macro|EXTI_RTSR_RT9
DECL|EXTI_RTSR_TR0_Msk|macro|EXTI_RTSR_TR0_Msk
DECL|EXTI_RTSR_TR0_Pos|macro|EXTI_RTSR_TR0_Pos
DECL|EXTI_RTSR_TR0|macro|EXTI_RTSR_TR0
DECL|EXTI_RTSR_TR10_Msk|macro|EXTI_RTSR_TR10_Msk
DECL|EXTI_RTSR_TR10_Pos|macro|EXTI_RTSR_TR10_Pos
DECL|EXTI_RTSR_TR10|macro|EXTI_RTSR_TR10
DECL|EXTI_RTSR_TR11_Msk|macro|EXTI_RTSR_TR11_Msk
DECL|EXTI_RTSR_TR11_Pos|macro|EXTI_RTSR_TR11_Pos
DECL|EXTI_RTSR_TR11|macro|EXTI_RTSR_TR11
DECL|EXTI_RTSR_TR12_Msk|macro|EXTI_RTSR_TR12_Msk
DECL|EXTI_RTSR_TR12_Pos|macro|EXTI_RTSR_TR12_Pos
DECL|EXTI_RTSR_TR12|macro|EXTI_RTSR_TR12
DECL|EXTI_RTSR_TR13_Msk|macro|EXTI_RTSR_TR13_Msk
DECL|EXTI_RTSR_TR13_Pos|macro|EXTI_RTSR_TR13_Pos
DECL|EXTI_RTSR_TR13|macro|EXTI_RTSR_TR13
DECL|EXTI_RTSR_TR14_Msk|macro|EXTI_RTSR_TR14_Msk
DECL|EXTI_RTSR_TR14_Pos|macro|EXTI_RTSR_TR14_Pos
DECL|EXTI_RTSR_TR14|macro|EXTI_RTSR_TR14
DECL|EXTI_RTSR_TR15_Msk|macro|EXTI_RTSR_TR15_Msk
DECL|EXTI_RTSR_TR15_Pos|macro|EXTI_RTSR_TR15_Pos
DECL|EXTI_RTSR_TR15|macro|EXTI_RTSR_TR15
DECL|EXTI_RTSR_TR16_Msk|macro|EXTI_RTSR_TR16_Msk
DECL|EXTI_RTSR_TR16_Pos|macro|EXTI_RTSR_TR16_Pos
DECL|EXTI_RTSR_TR16|macro|EXTI_RTSR_TR16
DECL|EXTI_RTSR_TR17_Msk|macro|EXTI_RTSR_TR17_Msk
DECL|EXTI_RTSR_TR17_Pos|macro|EXTI_RTSR_TR17_Pos
DECL|EXTI_RTSR_TR17|macro|EXTI_RTSR_TR17
DECL|EXTI_RTSR_TR18_Msk|macro|EXTI_RTSR_TR18_Msk
DECL|EXTI_RTSR_TR18_Pos|macro|EXTI_RTSR_TR18_Pos
DECL|EXTI_RTSR_TR18|macro|EXTI_RTSR_TR18
DECL|EXTI_RTSR_TR19_Msk|macro|EXTI_RTSR_TR19_Msk
DECL|EXTI_RTSR_TR19_Pos|macro|EXTI_RTSR_TR19_Pos
DECL|EXTI_RTSR_TR19|macro|EXTI_RTSR_TR19
DECL|EXTI_RTSR_TR1_Msk|macro|EXTI_RTSR_TR1_Msk
DECL|EXTI_RTSR_TR1_Pos|macro|EXTI_RTSR_TR1_Pos
DECL|EXTI_RTSR_TR1|macro|EXTI_RTSR_TR1
DECL|EXTI_RTSR_TR2_Msk|macro|EXTI_RTSR_TR2_Msk
DECL|EXTI_RTSR_TR2_Pos|macro|EXTI_RTSR_TR2_Pos
DECL|EXTI_RTSR_TR2|macro|EXTI_RTSR_TR2
DECL|EXTI_RTSR_TR3_Msk|macro|EXTI_RTSR_TR3_Msk
DECL|EXTI_RTSR_TR3_Pos|macro|EXTI_RTSR_TR3_Pos
DECL|EXTI_RTSR_TR3|macro|EXTI_RTSR_TR3
DECL|EXTI_RTSR_TR4_Msk|macro|EXTI_RTSR_TR4_Msk
DECL|EXTI_RTSR_TR4_Pos|macro|EXTI_RTSR_TR4_Pos
DECL|EXTI_RTSR_TR4|macro|EXTI_RTSR_TR4
DECL|EXTI_RTSR_TR5_Msk|macro|EXTI_RTSR_TR5_Msk
DECL|EXTI_RTSR_TR5_Pos|macro|EXTI_RTSR_TR5_Pos
DECL|EXTI_RTSR_TR5|macro|EXTI_RTSR_TR5
DECL|EXTI_RTSR_TR6_Msk|macro|EXTI_RTSR_TR6_Msk
DECL|EXTI_RTSR_TR6_Pos|macro|EXTI_RTSR_TR6_Pos
DECL|EXTI_RTSR_TR6|macro|EXTI_RTSR_TR6
DECL|EXTI_RTSR_TR7_Msk|macro|EXTI_RTSR_TR7_Msk
DECL|EXTI_RTSR_TR7_Pos|macro|EXTI_RTSR_TR7_Pos
DECL|EXTI_RTSR_TR7|macro|EXTI_RTSR_TR7
DECL|EXTI_RTSR_TR8_Msk|macro|EXTI_RTSR_TR8_Msk
DECL|EXTI_RTSR_TR8_Pos|macro|EXTI_RTSR_TR8_Pos
DECL|EXTI_RTSR_TR8|macro|EXTI_RTSR_TR8
DECL|EXTI_RTSR_TR9_Msk|macro|EXTI_RTSR_TR9_Msk
DECL|EXTI_RTSR_TR9_Pos|macro|EXTI_RTSR_TR9_Pos
DECL|EXTI_RTSR_TR9|macro|EXTI_RTSR_TR9
DECL|EXTI_SWIER_SWI0|macro|EXTI_SWIER_SWI0
DECL|EXTI_SWIER_SWI10|macro|EXTI_SWIER_SWI10
DECL|EXTI_SWIER_SWI11|macro|EXTI_SWIER_SWI11
DECL|EXTI_SWIER_SWI12|macro|EXTI_SWIER_SWI12
DECL|EXTI_SWIER_SWI13|macro|EXTI_SWIER_SWI13
DECL|EXTI_SWIER_SWI14|macro|EXTI_SWIER_SWI14
DECL|EXTI_SWIER_SWI15|macro|EXTI_SWIER_SWI15
DECL|EXTI_SWIER_SWI16|macro|EXTI_SWIER_SWI16
DECL|EXTI_SWIER_SWI17|macro|EXTI_SWIER_SWI17
DECL|EXTI_SWIER_SWI18|macro|EXTI_SWIER_SWI18
DECL|EXTI_SWIER_SWI19|macro|EXTI_SWIER_SWI19
DECL|EXTI_SWIER_SWI1|macro|EXTI_SWIER_SWI1
DECL|EXTI_SWIER_SWI2|macro|EXTI_SWIER_SWI2
DECL|EXTI_SWIER_SWI3|macro|EXTI_SWIER_SWI3
DECL|EXTI_SWIER_SWI4|macro|EXTI_SWIER_SWI4
DECL|EXTI_SWIER_SWI5|macro|EXTI_SWIER_SWI5
DECL|EXTI_SWIER_SWI6|macro|EXTI_SWIER_SWI6
DECL|EXTI_SWIER_SWI7|macro|EXTI_SWIER_SWI7
DECL|EXTI_SWIER_SWI8|macro|EXTI_SWIER_SWI8
DECL|EXTI_SWIER_SWI9|macro|EXTI_SWIER_SWI9
DECL|EXTI_SWIER_SWIER0_Msk|macro|EXTI_SWIER_SWIER0_Msk
DECL|EXTI_SWIER_SWIER0_Pos|macro|EXTI_SWIER_SWIER0_Pos
DECL|EXTI_SWIER_SWIER0|macro|EXTI_SWIER_SWIER0
DECL|EXTI_SWIER_SWIER10_Msk|macro|EXTI_SWIER_SWIER10_Msk
DECL|EXTI_SWIER_SWIER10_Pos|macro|EXTI_SWIER_SWIER10_Pos
DECL|EXTI_SWIER_SWIER10|macro|EXTI_SWIER_SWIER10
DECL|EXTI_SWIER_SWIER11_Msk|macro|EXTI_SWIER_SWIER11_Msk
DECL|EXTI_SWIER_SWIER11_Pos|macro|EXTI_SWIER_SWIER11_Pos
DECL|EXTI_SWIER_SWIER11|macro|EXTI_SWIER_SWIER11
DECL|EXTI_SWIER_SWIER12_Msk|macro|EXTI_SWIER_SWIER12_Msk
DECL|EXTI_SWIER_SWIER12_Pos|macro|EXTI_SWIER_SWIER12_Pos
DECL|EXTI_SWIER_SWIER12|macro|EXTI_SWIER_SWIER12
DECL|EXTI_SWIER_SWIER13_Msk|macro|EXTI_SWIER_SWIER13_Msk
DECL|EXTI_SWIER_SWIER13_Pos|macro|EXTI_SWIER_SWIER13_Pos
DECL|EXTI_SWIER_SWIER13|macro|EXTI_SWIER_SWIER13
DECL|EXTI_SWIER_SWIER14_Msk|macro|EXTI_SWIER_SWIER14_Msk
DECL|EXTI_SWIER_SWIER14_Pos|macro|EXTI_SWIER_SWIER14_Pos
DECL|EXTI_SWIER_SWIER14|macro|EXTI_SWIER_SWIER14
DECL|EXTI_SWIER_SWIER15_Msk|macro|EXTI_SWIER_SWIER15_Msk
DECL|EXTI_SWIER_SWIER15_Pos|macro|EXTI_SWIER_SWIER15_Pos
DECL|EXTI_SWIER_SWIER15|macro|EXTI_SWIER_SWIER15
DECL|EXTI_SWIER_SWIER16_Msk|macro|EXTI_SWIER_SWIER16_Msk
DECL|EXTI_SWIER_SWIER16_Pos|macro|EXTI_SWIER_SWIER16_Pos
DECL|EXTI_SWIER_SWIER16|macro|EXTI_SWIER_SWIER16
DECL|EXTI_SWIER_SWIER17_Msk|macro|EXTI_SWIER_SWIER17_Msk
DECL|EXTI_SWIER_SWIER17_Pos|macro|EXTI_SWIER_SWIER17_Pos
DECL|EXTI_SWIER_SWIER17|macro|EXTI_SWIER_SWIER17
DECL|EXTI_SWIER_SWIER18_Msk|macro|EXTI_SWIER_SWIER18_Msk
DECL|EXTI_SWIER_SWIER18_Pos|macro|EXTI_SWIER_SWIER18_Pos
DECL|EXTI_SWIER_SWIER18|macro|EXTI_SWIER_SWIER18
DECL|EXTI_SWIER_SWIER19_Msk|macro|EXTI_SWIER_SWIER19_Msk
DECL|EXTI_SWIER_SWIER19_Pos|macro|EXTI_SWIER_SWIER19_Pos
DECL|EXTI_SWIER_SWIER19|macro|EXTI_SWIER_SWIER19
DECL|EXTI_SWIER_SWIER1_Msk|macro|EXTI_SWIER_SWIER1_Msk
DECL|EXTI_SWIER_SWIER1_Pos|macro|EXTI_SWIER_SWIER1_Pos
DECL|EXTI_SWIER_SWIER1|macro|EXTI_SWIER_SWIER1
DECL|EXTI_SWIER_SWIER2_Msk|macro|EXTI_SWIER_SWIER2_Msk
DECL|EXTI_SWIER_SWIER2_Pos|macro|EXTI_SWIER_SWIER2_Pos
DECL|EXTI_SWIER_SWIER2|macro|EXTI_SWIER_SWIER2
DECL|EXTI_SWIER_SWIER3_Msk|macro|EXTI_SWIER_SWIER3_Msk
DECL|EXTI_SWIER_SWIER3_Pos|macro|EXTI_SWIER_SWIER3_Pos
DECL|EXTI_SWIER_SWIER3|macro|EXTI_SWIER_SWIER3
DECL|EXTI_SWIER_SWIER4_Msk|macro|EXTI_SWIER_SWIER4_Msk
DECL|EXTI_SWIER_SWIER4_Pos|macro|EXTI_SWIER_SWIER4_Pos
DECL|EXTI_SWIER_SWIER4|macro|EXTI_SWIER_SWIER4
DECL|EXTI_SWIER_SWIER5_Msk|macro|EXTI_SWIER_SWIER5_Msk
DECL|EXTI_SWIER_SWIER5_Pos|macro|EXTI_SWIER_SWIER5_Pos
DECL|EXTI_SWIER_SWIER5|macro|EXTI_SWIER_SWIER5
DECL|EXTI_SWIER_SWIER6_Msk|macro|EXTI_SWIER_SWIER6_Msk
DECL|EXTI_SWIER_SWIER6_Pos|macro|EXTI_SWIER_SWIER6_Pos
DECL|EXTI_SWIER_SWIER6|macro|EXTI_SWIER_SWIER6
DECL|EXTI_SWIER_SWIER7_Msk|macro|EXTI_SWIER_SWIER7_Msk
DECL|EXTI_SWIER_SWIER7_Pos|macro|EXTI_SWIER_SWIER7_Pos
DECL|EXTI_SWIER_SWIER7|macro|EXTI_SWIER_SWIER7
DECL|EXTI_SWIER_SWIER8_Msk|macro|EXTI_SWIER_SWIER8_Msk
DECL|EXTI_SWIER_SWIER8_Pos|macro|EXTI_SWIER_SWIER8_Pos
DECL|EXTI_SWIER_SWIER8|macro|EXTI_SWIER_SWIER8
DECL|EXTI_SWIER_SWIER9_Msk|macro|EXTI_SWIER_SWIER9_Msk
DECL|EXTI_SWIER_SWIER9_Pos|macro|EXTI_SWIER_SWIER9_Pos
DECL|EXTI_SWIER_SWIER9|macro|EXTI_SWIER_SWIER9
DECL|EXTI_TypeDef|typedef|} EXTI_TypeDef;
DECL|EXTI|macro|EXTI
DECL|FA1R|member|__IO uint32_t FA1R;
DECL|FFA1R|member|__IO uint32_t FFA1R;
DECL|FIFOCNT|member|__I uint32_t FIFOCNT;
DECL|FIFO|member|__IO uint32_t FIFO;
DECL|FLASHSIZE_BASE|macro|FLASHSIZE_BASE
DECL|FLASH_ACR_HLFCYA_Msk|macro|FLASH_ACR_HLFCYA_Msk
DECL|FLASH_ACR_HLFCYA_Pos|macro|FLASH_ACR_HLFCYA_Pos
DECL|FLASH_ACR_HLFCYA|macro|FLASH_ACR_HLFCYA
DECL|FLASH_ACR_LATENCY_0|macro|FLASH_ACR_LATENCY_0
DECL|FLASH_ACR_LATENCY_1|macro|FLASH_ACR_LATENCY_1
DECL|FLASH_ACR_LATENCY_2|macro|FLASH_ACR_LATENCY_2
DECL|FLASH_ACR_LATENCY_Msk|macro|FLASH_ACR_LATENCY_Msk
DECL|FLASH_ACR_LATENCY_Pos|macro|FLASH_ACR_LATENCY_Pos
DECL|FLASH_ACR_LATENCY|macro|FLASH_ACR_LATENCY
DECL|FLASH_ACR_PRFTBE_Msk|macro|FLASH_ACR_PRFTBE_Msk
DECL|FLASH_ACR_PRFTBE_Pos|macro|FLASH_ACR_PRFTBE_Pos
DECL|FLASH_ACR_PRFTBE|macro|FLASH_ACR_PRFTBE
DECL|FLASH_ACR_PRFTBS_Msk|macro|FLASH_ACR_PRFTBS_Msk
DECL|FLASH_ACR_PRFTBS_Pos|macro|FLASH_ACR_PRFTBS_Pos
DECL|FLASH_ACR_PRFTBS|macro|FLASH_ACR_PRFTBS
DECL|FLASH_AR_FAR2_Msk|macro|FLASH_AR_FAR2_Msk
DECL|FLASH_AR_FAR2_Pos|macro|FLASH_AR_FAR2_Pos
DECL|FLASH_AR_FAR2|macro|FLASH_AR_FAR2
DECL|FLASH_AR_FAR_Msk|macro|FLASH_AR_FAR_Msk
DECL|FLASH_AR_FAR_Pos|macro|FLASH_AR_FAR_Pos
DECL|FLASH_AR_FAR|macro|FLASH_AR_FAR
DECL|FLASH_BANK1_END|macro|FLASH_BANK1_END
DECL|FLASH_BANK2_END|macro|FLASH_BANK2_END
DECL|FLASH_BASE|macro|FLASH_BASE
DECL|FLASH_CR2_EOPIE_Msk|macro|FLASH_CR2_EOPIE_Msk
DECL|FLASH_CR2_EOPIE_Pos|macro|FLASH_CR2_EOPIE_Pos
DECL|FLASH_CR2_EOPIE|macro|FLASH_CR2_EOPIE
DECL|FLASH_CR2_ERRIE_Msk|macro|FLASH_CR2_ERRIE_Msk
DECL|FLASH_CR2_ERRIE_Pos|macro|FLASH_CR2_ERRIE_Pos
DECL|FLASH_CR2_ERRIE|macro|FLASH_CR2_ERRIE
DECL|FLASH_CR2_LOCK_Msk|macro|FLASH_CR2_LOCK_Msk
DECL|FLASH_CR2_LOCK_Pos|macro|FLASH_CR2_LOCK_Pos
DECL|FLASH_CR2_LOCK|macro|FLASH_CR2_LOCK
DECL|FLASH_CR2_MER_Msk|macro|FLASH_CR2_MER_Msk
DECL|FLASH_CR2_MER_Pos|macro|FLASH_CR2_MER_Pos
DECL|FLASH_CR2_MER|macro|FLASH_CR2_MER
DECL|FLASH_CR2_PER_Msk|macro|FLASH_CR2_PER_Msk
DECL|FLASH_CR2_PER_Pos|macro|FLASH_CR2_PER_Pos
DECL|FLASH_CR2_PER|macro|FLASH_CR2_PER
DECL|FLASH_CR2_PG_Msk|macro|FLASH_CR2_PG_Msk
DECL|FLASH_CR2_PG_Pos|macro|FLASH_CR2_PG_Pos
DECL|FLASH_CR2_PG|macro|FLASH_CR2_PG
DECL|FLASH_CR2_STRT_Msk|macro|FLASH_CR2_STRT_Msk
DECL|FLASH_CR2_STRT_Pos|macro|FLASH_CR2_STRT_Pos
DECL|FLASH_CR2_STRT|macro|FLASH_CR2_STRT
DECL|FLASH_CR_EOPIE_Msk|macro|FLASH_CR_EOPIE_Msk
DECL|FLASH_CR_EOPIE_Pos|macro|FLASH_CR_EOPIE_Pos
DECL|FLASH_CR_EOPIE|macro|FLASH_CR_EOPIE
DECL|FLASH_CR_ERRIE_Msk|macro|FLASH_CR_ERRIE_Msk
DECL|FLASH_CR_ERRIE_Pos|macro|FLASH_CR_ERRIE_Pos
DECL|FLASH_CR_ERRIE|macro|FLASH_CR_ERRIE
DECL|FLASH_CR_LOCK_Msk|macro|FLASH_CR_LOCK_Msk
DECL|FLASH_CR_LOCK_Pos|macro|FLASH_CR_LOCK_Pos
DECL|FLASH_CR_LOCK|macro|FLASH_CR_LOCK
DECL|FLASH_CR_MER_Msk|macro|FLASH_CR_MER_Msk
DECL|FLASH_CR_MER_Pos|macro|FLASH_CR_MER_Pos
DECL|FLASH_CR_MER|macro|FLASH_CR_MER
DECL|FLASH_CR_OPTER_Msk|macro|FLASH_CR_OPTER_Msk
DECL|FLASH_CR_OPTER_Pos|macro|FLASH_CR_OPTER_Pos
DECL|FLASH_CR_OPTER|macro|FLASH_CR_OPTER
DECL|FLASH_CR_OPTPG_Msk|macro|FLASH_CR_OPTPG_Msk
DECL|FLASH_CR_OPTPG_Pos|macro|FLASH_CR_OPTPG_Pos
DECL|FLASH_CR_OPTPG|macro|FLASH_CR_OPTPG
DECL|FLASH_CR_OPTWRE_Msk|macro|FLASH_CR_OPTWRE_Msk
DECL|FLASH_CR_OPTWRE_Pos|macro|FLASH_CR_OPTWRE_Pos
DECL|FLASH_CR_OPTWRE|macro|FLASH_CR_OPTWRE
DECL|FLASH_CR_PER_Msk|macro|FLASH_CR_PER_Msk
DECL|FLASH_CR_PER_Pos|macro|FLASH_CR_PER_Pos
DECL|FLASH_CR_PER|macro|FLASH_CR_PER
DECL|FLASH_CR_PG_Msk|macro|FLASH_CR_PG_Msk
DECL|FLASH_CR_PG_Pos|macro|FLASH_CR_PG_Pos
DECL|FLASH_CR_PG|macro|FLASH_CR_PG
DECL|FLASH_CR_STRT_Msk|macro|FLASH_CR_STRT_Msk
DECL|FLASH_CR_STRT_Pos|macro|FLASH_CR_STRT_Pos
DECL|FLASH_CR_STRT|macro|FLASH_CR_STRT
DECL|FLASH_DATA0_DATA0_Msk|macro|FLASH_DATA0_DATA0_Msk
DECL|FLASH_DATA0_DATA0_Pos|macro|FLASH_DATA0_DATA0_Pos
DECL|FLASH_DATA0_DATA0|macro|FLASH_DATA0_DATA0
DECL|FLASH_DATA0_nDATA0_Msk|macro|FLASH_DATA0_nDATA0_Msk
DECL|FLASH_DATA0_nDATA0_Pos|macro|FLASH_DATA0_nDATA0_Pos
DECL|FLASH_DATA0_nDATA0|macro|FLASH_DATA0_nDATA0
DECL|FLASH_DATA1_DATA1_Msk|macro|FLASH_DATA1_DATA1_Msk
DECL|FLASH_DATA1_DATA1_Pos|macro|FLASH_DATA1_DATA1_Pos
DECL|FLASH_DATA1_DATA1|macro|FLASH_DATA1_DATA1
DECL|FLASH_DATA1_nDATA1_Msk|macro|FLASH_DATA1_nDATA1_Msk
DECL|FLASH_DATA1_nDATA1_Pos|macro|FLASH_DATA1_nDATA1_Pos
DECL|FLASH_DATA1_nDATA1|macro|FLASH_DATA1_nDATA1
DECL|FLASH_IRQn|enumerator|FLASH_IRQn = 4, /*!< FLASH global Interrupt */
DECL|FLASH_KEY1_Msk|macro|FLASH_KEY1_Msk
DECL|FLASH_KEY1_Pos|macro|FLASH_KEY1_Pos
DECL|FLASH_KEY1|macro|FLASH_KEY1
DECL|FLASH_KEY2_Msk|macro|FLASH_KEY2_Msk
DECL|FLASH_KEY2_Pos|macro|FLASH_KEY2_Pos
DECL|FLASH_KEY2|macro|FLASH_KEY2
DECL|FLASH_KEYR_FKEYR_Msk|macro|FLASH_KEYR_FKEYR_Msk
DECL|FLASH_KEYR_FKEYR_Pos|macro|FLASH_KEYR_FKEYR_Pos
DECL|FLASH_KEYR_FKEYR|macro|FLASH_KEYR_FKEYR
DECL|FLASH_OBR_BFB2_Msk|macro|FLASH_OBR_BFB2_Msk
DECL|FLASH_OBR_BFB2_Pos|macro|FLASH_OBR_BFB2_Pos
DECL|FLASH_OBR_BFB2|macro|FLASH_OBR_BFB2
DECL|FLASH_OBR_DATA0_Msk|macro|FLASH_OBR_DATA0_Msk
DECL|FLASH_OBR_DATA0_Pos|macro|FLASH_OBR_DATA0_Pos
DECL|FLASH_OBR_DATA0|macro|FLASH_OBR_DATA0
DECL|FLASH_OBR_DATA1_Msk|macro|FLASH_OBR_DATA1_Msk
DECL|FLASH_OBR_DATA1_Pos|macro|FLASH_OBR_DATA1_Pos
DECL|FLASH_OBR_DATA1|macro|FLASH_OBR_DATA1
DECL|FLASH_OBR_IWDG_SW_Msk|macro|FLASH_OBR_IWDG_SW_Msk
DECL|FLASH_OBR_IWDG_SW_Pos|macro|FLASH_OBR_IWDG_SW_Pos
DECL|FLASH_OBR_IWDG_SW|macro|FLASH_OBR_IWDG_SW
DECL|FLASH_OBR_OPTERR_Msk|macro|FLASH_OBR_OPTERR_Msk
DECL|FLASH_OBR_OPTERR_Pos|macro|FLASH_OBR_OPTERR_Pos
DECL|FLASH_OBR_OPTERR|macro|FLASH_OBR_OPTERR
DECL|FLASH_OBR_RDPRT_Msk|macro|FLASH_OBR_RDPRT_Msk
DECL|FLASH_OBR_RDPRT_Pos|macro|FLASH_OBR_RDPRT_Pos
DECL|FLASH_OBR_RDPRT|macro|FLASH_OBR_RDPRT
DECL|FLASH_OBR_USER_Msk|macro|FLASH_OBR_USER_Msk
DECL|FLASH_OBR_USER_Pos|macro|FLASH_OBR_USER_Pos
DECL|FLASH_OBR_USER|macro|FLASH_OBR_USER
DECL|FLASH_OBR_nRST_STDBY_Msk|macro|FLASH_OBR_nRST_STDBY_Msk
DECL|FLASH_OBR_nRST_STDBY_Pos|macro|FLASH_OBR_nRST_STDBY_Pos
DECL|FLASH_OBR_nRST_STDBY|macro|FLASH_OBR_nRST_STDBY
DECL|FLASH_OBR_nRST_STOP_Msk|macro|FLASH_OBR_nRST_STOP_Msk
DECL|FLASH_OBR_nRST_STOP_Pos|macro|FLASH_OBR_nRST_STOP_Pos
DECL|FLASH_OBR_nRST_STOP|macro|FLASH_OBR_nRST_STOP
DECL|FLASH_OPTKEY1|macro|FLASH_OPTKEY1
DECL|FLASH_OPTKEY2|macro|FLASH_OPTKEY2
DECL|FLASH_OPTKEYR_OPTKEYR2_Msk|macro|FLASH_OPTKEYR_OPTKEYR2_Msk
DECL|FLASH_OPTKEYR_OPTKEYR2_Pos|macro|FLASH_OPTKEYR_OPTKEYR2_Pos
DECL|FLASH_OPTKEYR_OPTKEYR2|macro|FLASH_OPTKEYR_OPTKEYR2
DECL|FLASH_OPTKEYR_OPTKEYR_Msk|macro|FLASH_OPTKEYR_OPTKEYR_Msk
DECL|FLASH_OPTKEYR_OPTKEYR_Pos|macro|FLASH_OPTKEYR_OPTKEYR_Pos
DECL|FLASH_OPTKEYR_OPTKEYR|macro|FLASH_OPTKEYR_OPTKEYR
DECL|FLASH_RDP_RDP_Msk|macro|FLASH_RDP_RDP_Msk
DECL|FLASH_RDP_RDP_Pos|macro|FLASH_RDP_RDP_Pos
DECL|FLASH_RDP_RDP|macro|FLASH_RDP_RDP
DECL|FLASH_RDP_nRDP_Msk|macro|FLASH_RDP_nRDP_Msk
DECL|FLASH_RDP_nRDP_Pos|macro|FLASH_RDP_nRDP_Pos
DECL|FLASH_RDP_nRDP|macro|FLASH_RDP_nRDP
DECL|FLASH_R_BASE|macro|FLASH_R_BASE
DECL|FLASH_SR2_BSY_Msk|macro|FLASH_SR2_BSY_Msk
DECL|FLASH_SR2_BSY_Pos|macro|FLASH_SR2_BSY_Pos
DECL|FLASH_SR2_BSY|macro|FLASH_SR2_BSY
DECL|FLASH_SR2_EOP_Msk|macro|FLASH_SR2_EOP_Msk
DECL|FLASH_SR2_EOP_Pos|macro|FLASH_SR2_EOP_Pos
DECL|FLASH_SR2_EOP|macro|FLASH_SR2_EOP
DECL|FLASH_SR2_PGERR_Msk|macro|FLASH_SR2_PGERR_Msk
DECL|FLASH_SR2_PGERR_Pos|macro|FLASH_SR2_PGERR_Pos
DECL|FLASH_SR2_PGERR|macro|FLASH_SR2_PGERR
DECL|FLASH_SR2_WRPRTERR_Msk|macro|FLASH_SR2_WRPRTERR_Msk
DECL|FLASH_SR2_WRPRTERR_Pos|macro|FLASH_SR2_WRPRTERR_Pos
DECL|FLASH_SR2_WRPRTERR|macro|FLASH_SR2_WRPRTERR
DECL|FLASH_SR_BSY_Msk|macro|FLASH_SR_BSY_Msk
DECL|FLASH_SR_BSY_Pos|macro|FLASH_SR_BSY_Pos
DECL|FLASH_SR_BSY|macro|FLASH_SR_BSY
DECL|FLASH_SR_EOP_Msk|macro|FLASH_SR_EOP_Msk
DECL|FLASH_SR_EOP_Pos|macro|FLASH_SR_EOP_Pos
DECL|FLASH_SR_EOP|macro|FLASH_SR_EOP
DECL|FLASH_SR_PGERR_Msk|macro|FLASH_SR_PGERR_Msk
DECL|FLASH_SR_PGERR_Pos|macro|FLASH_SR_PGERR_Pos
DECL|FLASH_SR_PGERR|macro|FLASH_SR_PGERR
DECL|FLASH_SR_WRPRTERR_Msk|macro|FLASH_SR_WRPRTERR_Msk
DECL|FLASH_SR_WRPRTERR_Pos|macro|FLASH_SR_WRPRTERR_Pos
DECL|FLASH_SR_WRPRTERR|macro|FLASH_SR_WRPRTERR
DECL|FLASH_TypeDef|typedef|} FLASH_TypeDef;
DECL|FLASH_USER_USER_Msk|macro|FLASH_USER_USER_Msk
DECL|FLASH_USER_USER_Pos|macro|FLASH_USER_USER_Pos
DECL|FLASH_USER_USER|macro|FLASH_USER_USER
DECL|FLASH_USER_nUSER_Msk|macro|FLASH_USER_nUSER_Msk
DECL|FLASH_USER_nUSER_Pos|macro|FLASH_USER_nUSER_Pos
DECL|FLASH_USER_nUSER|macro|FLASH_USER_nUSER
DECL|FLASH_WRP0_WRP0_Msk|macro|FLASH_WRP0_WRP0_Msk
DECL|FLASH_WRP0_WRP0_Pos|macro|FLASH_WRP0_WRP0_Pos
DECL|FLASH_WRP0_WRP0|macro|FLASH_WRP0_WRP0
DECL|FLASH_WRP0_nWRP0_Msk|macro|FLASH_WRP0_nWRP0_Msk
DECL|FLASH_WRP0_nWRP0_Pos|macro|FLASH_WRP0_nWRP0_Pos
DECL|FLASH_WRP0_nWRP0|macro|FLASH_WRP0_nWRP0
DECL|FLASH_WRP1_WRP1_Msk|macro|FLASH_WRP1_WRP1_Msk
DECL|FLASH_WRP1_WRP1_Pos|macro|FLASH_WRP1_WRP1_Pos
DECL|FLASH_WRP1_WRP1|macro|FLASH_WRP1_WRP1
DECL|FLASH_WRP1_nWRP1_Msk|macro|FLASH_WRP1_nWRP1_Msk
DECL|FLASH_WRP1_nWRP1_Pos|macro|FLASH_WRP1_nWRP1_Pos
DECL|FLASH_WRP1_nWRP1|macro|FLASH_WRP1_nWRP1
DECL|FLASH_WRP2_WRP2_Msk|macro|FLASH_WRP2_WRP2_Msk
DECL|FLASH_WRP2_WRP2_Pos|macro|FLASH_WRP2_WRP2_Pos
DECL|FLASH_WRP2_WRP2|macro|FLASH_WRP2_WRP2
DECL|FLASH_WRP2_nWRP2_Msk|macro|FLASH_WRP2_nWRP2_Msk
DECL|FLASH_WRP2_nWRP2_Pos|macro|FLASH_WRP2_nWRP2_Pos
DECL|FLASH_WRP2_nWRP2|macro|FLASH_WRP2_nWRP2
DECL|FLASH_WRP3_WRP3_Msk|macro|FLASH_WRP3_WRP3_Msk
DECL|FLASH_WRP3_WRP3_Pos|macro|FLASH_WRP3_WRP3_Pos
DECL|FLASH_WRP3_WRP3|macro|FLASH_WRP3_WRP3
DECL|FLASH_WRP3_nWRP3_Msk|macro|FLASH_WRP3_nWRP3_Msk
DECL|FLASH_WRP3_nWRP3_Pos|macro|FLASH_WRP3_nWRP3_Pos
DECL|FLASH_WRP3_nWRP3|macro|FLASH_WRP3_nWRP3
DECL|FLASH_WRPR_WRP_Msk|macro|FLASH_WRPR_WRP_Msk
DECL|FLASH_WRPR_WRP_Pos|macro|FLASH_WRPR_WRP_Pos
DECL|FLASH_WRPR_WRP|macro|FLASH_WRPR_WRP
DECL|FLASH|macro|FLASH
DECL|FM1R|member|__IO uint32_t FM1R;
DECL|FMR|member|__IO uint32_t FMR;
DECL|FNR|member|__IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */
DECL|FR1|member|__IO uint32_t FR1;
DECL|FR2|member|__IO uint32_t FR2;
DECL|FS1R|member|__IO uint32_t FS1R;
DECL|FSMC_BANK1E_R_BASE|macro|FSMC_BANK1E_R_BASE
DECL|FSMC_BANK1_1|macro|FSMC_BANK1_1
DECL|FSMC_BANK1_2|macro|FSMC_BANK1_2
DECL|FSMC_BANK1_3|macro|FSMC_BANK1_3
DECL|FSMC_BANK1_4|macro|FSMC_BANK1_4
DECL|FSMC_BANK1_R_BASE|macro|FSMC_BANK1_R_BASE
DECL|FSMC_BANK1|macro|FSMC_BANK1
DECL|FSMC_BANK2_3_R_BASE|macro|FSMC_BANK2_3_R_BASE
DECL|FSMC_BANK2|macro|FSMC_BANK2
DECL|FSMC_BANK3|macro|FSMC_BANK3
DECL|FSMC_BANK4_R_BASE|macro|FSMC_BANK4_R_BASE
DECL|FSMC_BANK4|macro|FSMC_BANK4
DECL|FSMC_BASE|macro|FSMC_BASE
DECL|FSMC_BCRx_ASYNCWAIT_Msk|macro|FSMC_BCRx_ASYNCWAIT_Msk
DECL|FSMC_BCRx_ASYNCWAIT_Pos|macro|FSMC_BCRx_ASYNCWAIT_Pos
DECL|FSMC_BCRx_ASYNCWAIT|macro|FSMC_BCRx_ASYNCWAIT
DECL|FSMC_BCRx_BURSTEN_Msk|macro|FSMC_BCRx_BURSTEN_Msk
DECL|FSMC_BCRx_BURSTEN_Pos|macro|FSMC_BCRx_BURSTEN_Pos
DECL|FSMC_BCRx_BURSTEN|macro|FSMC_BCRx_BURSTEN
DECL|FSMC_BCRx_CBURSTRW_Msk|macro|FSMC_BCRx_CBURSTRW_Msk
DECL|FSMC_BCRx_CBURSTRW_Pos|macro|FSMC_BCRx_CBURSTRW_Pos
DECL|FSMC_BCRx_CBURSTRW|macro|FSMC_BCRx_CBURSTRW
DECL|FSMC_BCRx_EXTMOD_Msk|macro|FSMC_BCRx_EXTMOD_Msk
DECL|FSMC_BCRx_EXTMOD_Pos|macro|FSMC_BCRx_EXTMOD_Pos
DECL|FSMC_BCRx_EXTMOD|macro|FSMC_BCRx_EXTMOD
DECL|FSMC_BCRx_FACCEN_Msk|macro|FSMC_BCRx_FACCEN_Msk
DECL|FSMC_BCRx_FACCEN_Pos|macro|FSMC_BCRx_FACCEN_Pos
DECL|FSMC_BCRx_FACCEN|macro|FSMC_BCRx_FACCEN
DECL|FSMC_BCRx_MBKEN_Msk|macro|FSMC_BCRx_MBKEN_Msk
DECL|FSMC_BCRx_MBKEN_Pos|macro|FSMC_BCRx_MBKEN_Pos
DECL|FSMC_BCRx_MBKEN|macro|FSMC_BCRx_MBKEN
DECL|FSMC_BCRx_MTYP_0|macro|FSMC_BCRx_MTYP_0
DECL|FSMC_BCRx_MTYP_1|macro|FSMC_BCRx_MTYP_1
DECL|FSMC_BCRx_MTYP_Msk|macro|FSMC_BCRx_MTYP_Msk
DECL|FSMC_BCRx_MTYP_Pos|macro|FSMC_BCRx_MTYP_Pos
DECL|FSMC_BCRx_MTYP|macro|FSMC_BCRx_MTYP
DECL|FSMC_BCRx_MUXEN_Msk|macro|FSMC_BCRx_MUXEN_Msk
DECL|FSMC_BCRx_MUXEN_Pos|macro|FSMC_BCRx_MUXEN_Pos
DECL|FSMC_BCRx_MUXEN|macro|FSMC_BCRx_MUXEN
DECL|FSMC_BCRx_MWID_0|macro|FSMC_BCRx_MWID_0
DECL|FSMC_BCRx_MWID_1|macro|FSMC_BCRx_MWID_1
DECL|FSMC_BCRx_MWID_Msk|macro|FSMC_BCRx_MWID_Msk
DECL|FSMC_BCRx_MWID_Pos|macro|FSMC_BCRx_MWID_Pos
DECL|FSMC_BCRx_MWID|macro|FSMC_BCRx_MWID
DECL|FSMC_BCRx_WAITCFG_Msk|macro|FSMC_BCRx_WAITCFG_Msk
DECL|FSMC_BCRx_WAITCFG_Pos|macro|FSMC_BCRx_WAITCFG_Pos
DECL|FSMC_BCRx_WAITCFG|macro|FSMC_BCRx_WAITCFG
DECL|FSMC_BCRx_WAITEN_Msk|macro|FSMC_BCRx_WAITEN_Msk
DECL|FSMC_BCRx_WAITEN_Pos|macro|FSMC_BCRx_WAITEN_Pos
DECL|FSMC_BCRx_WAITEN|macro|FSMC_BCRx_WAITEN
DECL|FSMC_BCRx_WAITPOL_Msk|macro|FSMC_BCRx_WAITPOL_Msk
DECL|FSMC_BCRx_WAITPOL_Pos|macro|FSMC_BCRx_WAITPOL_Pos
DECL|FSMC_BCRx_WAITPOL|macro|FSMC_BCRx_WAITPOL
DECL|FSMC_BCRx_WRAPMOD_Msk|macro|FSMC_BCRx_WRAPMOD_Msk
DECL|FSMC_BCRx_WRAPMOD_Pos|macro|FSMC_BCRx_WRAPMOD_Pos
DECL|FSMC_BCRx_WRAPMOD|macro|FSMC_BCRx_WRAPMOD
DECL|FSMC_BCRx_WREN_Msk|macro|FSMC_BCRx_WREN_Msk
DECL|FSMC_BCRx_WREN_Pos|macro|FSMC_BCRx_WREN_Pos
DECL|FSMC_BCRx_WREN|macro|FSMC_BCRx_WREN
DECL|FSMC_BTRx_ACCMOD_0|macro|FSMC_BTRx_ACCMOD_0
DECL|FSMC_BTRx_ACCMOD_1|macro|FSMC_BTRx_ACCMOD_1
DECL|FSMC_BTRx_ACCMOD_Msk|macro|FSMC_BTRx_ACCMOD_Msk
DECL|FSMC_BTRx_ACCMOD_Pos|macro|FSMC_BTRx_ACCMOD_Pos
DECL|FSMC_BTRx_ACCMOD|macro|FSMC_BTRx_ACCMOD
DECL|FSMC_BTRx_ADDHLD_0|macro|FSMC_BTRx_ADDHLD_0
DECL|FSMC_BTRx_ADDHLD_1|macro|FSMC_BTRx_ADDHLD_1
DECL|FSMC_BTRx_ADDHLD_2|macro|FSMC_BTRx_ADDHLD_2
DECL|FSMC_BTRx_ADDHLD_3|macro|FSMC_BTRx_ADDHLD_3
DECL|FSMC_BTRx_ADDHLD_Msk|macro|FSMC_BTRx_ADDHLD_Msk
DECL|FSMC_BTRx_ADDHLD_Pos|macro|FSMC_BTRx_ADDHLD_Pos
DECL|FSMC_BTRx_ADDHLD|macro|FSMC_BTRx_ADDHLD
DECL|FSMC_BTRx_ADDSET_0|macro|FSMC_BTRx_ADDSET_0
DECL|FSMC_BTRx_ADDSET_1|macro|FSMC_BTRx_ADDSET_1
DECL|FSMC_BTRx_ADDSET_2|macro|FSMC_BTRx_ADDSET_2
DECL|FSMC_BTRx_ADDSET_3|macro|FSMC_BTRx_ADDSET_3
DECL|FSMC_BTRx_ADDSET_Msk|macro|FSMC_BTRx_ADDSET_Msk
DECL|FSMC_BTRx_ADDSET_Pos|macro|FSMC_BTRx_ADDSET_Pos
DECL|FSMC_BTRx_ADDSET|macro|FSMC_BTRx_ADDSET
DECL|FSMC_BTRx_BUSTURN_0|macro|FSMC_BTRx_BUSTURN_0
DECL|FSMC_BTRx_BUSTURN_1|macro|FSMC_BTRx_BUSTURN_1
DECL|FSMC_BTRx_BUSTURN_2|macro|FSMC_BTRx_BUSTURN_2
DECL|FSMC_BTRx_BUSTURN_3|macro|FSMC_BTRx_BUSTURN_3
DECL|FSMC_BTRx_BUSTURN_Msk|macro|FSMC_BTRx_BUSTURN_Msk
DECL|FSMC_BTRx_BUSTURN_Pos|macro|FSMC_BTRx_BUSTURN_Pos
DECL|FSMC_BTRx_BUSTURN|macro|FSMC_BTRx_BUSTURN
DECL|FSMC_BTRx_CLKDIV_0|macro|FSMC_BTRx_CLKDIV_0
DECL|FSMC_BTRx_CLKDIV_1|macro|FSMC_BTRx_CLKDIV_1
DECL|FSMC_BTRx_CLKDIV_2|macro|FSMC_BTRx_CLKDIV_2
DECL|FSMC_BTRx_CLKDIV_3|macro|FSMC_BTRx_CLKDIV_3
DECL|FSMC_BTRx_CLKDIV_Msk|macro|FSMC_BTRx_CLKDIV_Msk
DECL|FSMC_BTRx_CLKDIV_Pos|macro|FSMC_BTRx_CLKDIV_Pos
DECL|FSMC_BTRx_CLKDIV|macro|FSMC_BTRx_CLKDIV
DECL|FSMC_BTRx_DATAST_0|macro|FSMC_BTRx_DATAST_0
DECL|FSMC_BTRx_DATAST_1|macro|FSMC_BTRx_DATAST_1
DECL|FSMC_BTRx_DATAST_2|macro|FSMC_BTRx_DATAST_2
DECL|FSMC_BTRx_DATAST_3|macro|FSMC_BTRx_DATAST_3
DECL|FSMC_BTRx_DATAST_4|macro|FSMC_BTRx_DATAST_4
DECL|FSMC_BTRx_DATAST_5|macro|FSMC_BTRx_DATAST_5
DECL|FSMC_BTRx_DATAST_6|macro|FSMC_BTRx_DATAST_6
DECL|FSMC_BTRx_DATAST_7|macro|FSMC_BTRx_DATAST_7
DECL|FSMC_BTRx_DATAST_Msk|macro|FSMC_BTRx_DATAST_Msk
DECL|FSMC_BTRx_DATAST_Pos|macro|FSMC_BTRx_DATAST_Pos
DECL|FSMC_BTRx_DATAST|macro|FSMC_BTRx_DATAST
DECL|FSMC_BTRx_DATLAT_0|macro|FSMC_BTRx_DATLAT_0
DECL|FSMC_BTRx_DATLAT_1|macro|FSMC_BTRx_DATLAT_1
DECL|FSMC_BTRx_DATLAT_2|macro|FSMC_BTRx_DATLAT_2
DECL|FSMC_BTRx_DATLAT_3|macro|FSMC_BTRx_DATLAT_3
DECL|FSMC_BTRx_DATLAT_Msk|macro|FSMC_BTRx_DATLAT_Msk
DECL|FSMC_BTRx_DATLAT_Pos|macro|FSMC_BTRx_DATLAT_Pos
DECL|FSMC_BTRx_DATLAT|macro|FSMC_BTRx_DATLAT
DECL|FSMC_BWTRx_ACCMOD_0|macro|FSMC_BWTRx_ACCMOD_0
DECL|FSMC_BWTRx_ACCMOD_1|macro|FSMC_BWTRx_ACCMOD_1
DECL|FSMC_BWTRx_ACCMOD_Msk|macro|FSMC_BWTRx_ACCMOD_Msk
DECL|FSMC_BWTRx_ACCMOD_Pos|macro|FSMC_BWTRx_ACCMOD_Pos
DECL|FSMC_BWTRx_ACCMOD|macro|FSMC_BWTRx_ACCMOD
DECL|FSMC_BWTRx_ADDHLD_0|macro|FSMC_BWTRx_ADDHLD_0
DECL|FSMC_BWTRx_ADDHLD_1|macro|FSMC_BWTRx_ADDHLD_1
DECL|FSMC_BWTRx_ADDHLD_2|macro|FSMC_BWTRx_ADDHLD_2
DECL|FSMC_BWTRx_ADDHLD_3|macro|FSMC_BWTRx_ADDHLD_3
DECL|FSMC_BWTRx_ADDHLD_Msk|macro|FSMC_BWTRx_ADDHLD_Msk
DECL|FSMC_BWTRx_ADDHLD_Pos|macro|FSMC_BWTRx_ADDHLD_Pos
DECL|FSMC_BWTRx_ADDHLD|macro|FSMC_BWTRx_ADDHLD
DECL|FSMC_BWTRx_ADDSET_0|macro|FSMC_BWTRx_ADDSET_0
DECL|FSMC_BWTRx_ADDSET_1|macro|FSMC_BWTRx_ADDSET_1
DECL|FSMC_BWTRx_ADDSET_2|macro|FSMC_BWTRx_ADDSET_2
DECL|FSMC_BWTRx_ADDSET_3|macro|FSMC_BWTRx_ADDSET_3
DECL|FSMC_BWTRx_ADDSET_Msk|macro|FSMC_BWTRx_ADDSET_Msk
DECL|FSMC_BWTRx_ADDSET_Pos|macro|FSMC_BWTRx_ADDSET_Pos
DECL|FSMC_BWTRx_ADDSET|macro|FSMC_BWTRx_ADDSET
DECL|FSMC_BWTRx_BUSTURN_0|macro|FSMC_BWTRx_BUSTURN_0
DECL|FSMC_BWTRx_BUSTURN_1|macro|FSMC_BWTRx_BUSTURN_1
DECL|FSMC_BWTRx_BUSTURN_2|macro|FSMC_BWTRx_BUSTURN_2
DECL|FSMC_BWTRx_BUSTURN_3|macro|FSMC_BWTRx_BUSTURN_3
DECL|FSMC_BWTRx_BUSTURN_Msk|macro|FSMC_BWTRx_BUSTURN_Msk
DECL|FSMC_BWTRx_BUSTURN_Pos|macro|FSMC_BWTRx_BUSTURN_Pos
DECL|FSMC_BWTRx_BUSTURN|macro|FSMC_BWTRx_BUSTURN
DECL|FSMC_BWTRx_DATAST_0|macro|FSMC_BWTRx_DATAST_0
DECL|FSMC_BWTRx_DATAST_1|macro|FSMC_BWTRx_DATAST_1
DECL|FSMC_BWTRx_DATAST_2|macro|FSMC_BWTRx_DATAST_2
DECL|FSMC_BWTRx_DATAST_3|macro|FSMC_BWTRx_DATAST_3
DECL|FSMC_BWTRx_DATAST_4|macro|FSMC_BWTRx_DATAST_4
DECL|FSMC_BWTRx_DATAST_5|macro|FSMC_BWTRx_DATAST_5
DECL|FSMC_BWTRx_DATAST_6|macro|FSMC_BWTRx_DATAST_6
DECL|FSMC_BWTRx_DATAST_7|macro|FSMC_BWTRx_DATAST_7
DECL|FSMC_BWTRx_DATAST_Msk|macro|FSMC_BWTRx_DATAST_Msk
DECL|FSMC_BWTRx_DATAST_Pos|macro|FSMC_BWTRx_DATAST_Pos
DECL|FSMC_BWTRx_DATAST|macro|FSMC_BWTRx_DATAST
DECL|FSMC_Bank1E_TypeDef|typedef|} FSMC_Bank1E_TypeDef;
DECL|FSMC_Bank1E|macro|FSMC_Bank1E
DECL|FSMC_Bank1_TypeDef|typedef|} FSMC_Bank1_TypeDef;
DECL|FSMC_Bank1|macro|FSMC_Bank1
DECL|FSMC_Bank2_3_TypeDef|typedef|} FSMC_Bank2_3_TypeDef;
DECL|FSMC_Bank2_3|macro|FSMC_Bank2_3
DECL|FSMC_Bank4_TypeDef|typedef|} FSMC_Bank4_TypeDef;
DECL|FSMC_Bank4|macro|FSMC_Bank4
DECL|FSMC_ECCR2_ECC2_Msk|macro|FSMC_ECCR2_ECC2_Msk
DECL|FSMC_ECCR2_ECC2_Pos|macro|FSMC_ECCR2_ECC2_Pos
DECL|FSMC_ECCR2_ECC2|macro|FSMC_ECCR2_ECC2
DECL|FSMC_ECCR3_ECC3_Msk|macro|FSMC_ECCR3_ECC3_Msk
DECL|FSMC_ECCR3_ECC3_Pos|macro|FSMC_ECCR3_ECC3_Pos
DECL|FSMC_ECCR3_ECC3|macro|FSMC_ECCR3_ECC3
DECL|FSMC_IRQn|enumerator|FSMC_IRQn = 48, /*!< FSMC global Interrupt */
DECL|FSMC_PATTx_ATTHIZx_0|macro|FSMC_PATTx_ATTHIZx_0
DECL|FSMC_PATTx_ATTHIZx_1|macro|FSMC_PATTx_ATTHIZx_1
DECL|FSMC_PATTx_ATTHIZx_2|macro|FSMC_PATTx_ATTHIZx_2
DECL|FSMC_PATTx_ATTHIZx_3|macro|FSMC_PATTx_ATTHIZx_3
DECL|FSMC_PATTx_ATTHIZx_4|macro|FSMC_PATTx_ATTHIZx_4
DECL|FSMC_PATTx_ATTHIZx_5|macro|FSMC_PATTx_ATTHIZx_5
DECL|FSMC_PATTx_ATTHIZx_6|macro|FSMC_PATTx_ATTHIZx_6
DECL|FSMC_PATTx_ATTHIZx_7|macro|FSMC_PATTx_ATTHIZx_7
DECL|FSMC_PATTx_ATTHIZx_Msk|macro|FSMC_PATTx_ATTHIZx_Msk
DECL|FSMC_PATTx_ATTHIZx_Pos|macro|FSMC_PATTx_ATTHIZx_Pos
DECL|FSMC_PATTx_ATTHIZx|macro|FSMC_PATTx_ATTHIZx
DECL|FSMC_PATTx_ATTHOLDx_0|macro|FSMC_PATTx_ATTHOLDx_0
DECL|FSMC_PATTx_ATTHOLDx_1|macro|FSMC_PATTx_ATTHOLDx_1
DECL|FSMC_PATTx_ATTHOLDx_2|macro|FSMC_PATTx_ATTHOLDx_2
DECL|FSMC_PATTx_ATTHOLDx_3|macro|FSMC_PATTx_ATTHOLDx_3
DECL|FSMC_PATTx_ATTHOLDx_4|macro|FSMC_PATTx_ATTHOLDx_4
DECL|FSMC_PATTx_ATTHOLDx_5|macro|FSMC_PATTx_ATTHOLDx_5
DECL|FSMC_PATTx_ATTHOLDx_6|macro|FSMC_PATTx_ATTHOLDx_6
DECL|FSMC_PATTx_ATTHOLDx_7|macro|FSMC_PATTx_ATTHOLDx_7
DECL|FSMC_PATTx_ATTHOLDx_Msk|macro|FSMC_PATTx_ATTHOLDx_Msk
DECL|FSMC_PATTx_ATTHOLDx_Pos|macro|FSMC_PATTx_ATTHOLDx_Pos
DECL|FSMC_PATTx_ATTHOLDx|macro|FSMC_PATTx_ATTHOLDx
DECL|FSMC_PATTx_ATTSETx_0|macro|FSMC_PATTx_ATTSETx_0
DECL|FSMC_PATTx_ATTSETx_1|macro|FSMC_PATTx_ATTSETx_1
DECL|FSMC_PATTx_ATTSETx_2|macro|FSMC_PATTx_ATTSETx_2
DECL|FSMC_PATTx_ATTSETx_3|macro|FSMC_PATTx_ATTSETx_3
DECL|FSMC_PATTx_ATTSETx_4|macro|FSMC_PATTx_ATTSETx_4
DECL|FSMC_PATTx_ATTSETx_5|macro|FSMC_PATTx_ATTSETx_5
DECL|FSMC_PATTx_ATTSETx_6|macro|FSMC_PATTx_ATTSETx_6
DECL|FSMC_PATTx_ATTSETx_7|macro|FSMC_PATTx_ATTSETx_7
DECL|FSMC_PATTx_ATTSETx_Msk|macro|FSMC_PATTx_ATTSETx_Msk
DECL|FSMC_PATTx_ATTSETx_Pos|macro|FSMC_PATTx_ATTSETx_Pos
DECL|FSMC_PATTx_ATTSETx|macro|FSMC_PATTx_ATTSETx
DECL|FSMC_PATTx_ATTWAITx_0|macro|FSMC_PATTx_ATTWAITx_0
DECL|FSMC_PATTx_ATTWAITx_1|macro|FSMC_PATTx_ATTWAITx_1
DECL|FSMC_PATTx_ATTWAITx_2|macro|FSMC_PATTx_ATTWAITx_2
DECL|FSMC_PATTx_ATTWAITx_3|macro|FSMC_PATTx_ATTWAITx_3
DECL|FSMC_PATTx_ATTWAITx_4|macro|FSMC_PATTx_ATTWAITx_4
DECL|FSMC_PATTx_ATTWAITx_5|macro|FSMC_PATTx_ATTWAITx_5
DECL|FSMC_PATTx_ATTWAITx_6|macro|FSMC_PATTx_ATTWAITx_6
DECL|FSMC_PATTx_ATTWAITx_7|macro|FSMC_PATTx_ATTWAITx_7
DECL|FSMC_PATTx_ATTWAITx_Msk|macro|FSMC_PATTx_ATTWAITx_Msk
DECL|FSMC_PATTx_ATTWAITx_Pos|macro|FSMC_PATTx_ATTWAITx_Pos
DECL|FSMC_PATTx_ATTWAITx|macro|FSMC_PATTx_ATTWAITx
DECL|FSMC_PCRx_ECCEN_Msk|macro|FSMC_PCRx_ECCEN_Msk
DECL|FSMC_PCRx_ECCEN_Pos|macro|FSMC_PCRx_ECCEN_Pos
DECL|FSMC_PCRx_ECCEN|macro|FSMC_PCRx_ECCEN
DECL|FSMC_PCRx_ECCPS_0|macro|FSMC_PCRx_ECCPS_0
DECL|FSMC_PCRx_ECCPS_1|macro|FSMC_PCRx_ECCPS_1
DECL|FSMC_PCRx_ECCPS_2|macro|FSMC_PCRx_ECCPS_2
DECL|FSMC_PCRx_ECCPS_Msk|macro|FSMC_PCRx_ECCPS_Msk
DECL|FSMC_PCRx_ECCPS_Pos|macro|FSMC_PCRx_ECCPS_Pos
DECL|FSMC_PCRx_ECCPS|macro|FSMC_PCRx_ECCPS
DECL|FSMC_PCRx_PBKEN_Msk|macro|FSMC_PCRx_PBKEN_Msk
DECL|FSMC_PCRx_PBKEN_Pos|macro|FSMC_PCRx_PBKEN_Pos
DECL|FSMC_PCRx_PBKEN|macro|FSMC_PCRx_PBKEN
DECL|FSMC_PCRx_PTYP_Msk|macro|FSMC_PCRx_PTYP_Msk
DECL|FSMC_PCRx_PTYP_Pos|macro|FSMC_PCRx_PTYP_Pos
DECL|FSMC_PCRx_PTYP|macro|FSMC_PCRx_PTYP
DECL|FSMC_PCRx_PWAITEN_Msk|macro|FSMC_PCRx_PWAITEN_Msk
DECL|FSMC_PCRx_PWAITEN_Pos|macro|FSMC_PCRx_PWAITEN_Pos
DECL|FSMC_PCRx_PWAITEN|macro|FSMC_PCRx_PWAITEN
DECL|FSMC_PCRx_PWID_0|macro|FSMC_PCRx_PWID_0
DECL|FSMC_PCRx_PWID_1|macro|FSMC_PCRx_PWID_1
DECL|FSMC_PCRx_PWID_Msk|macro|FSMC_PCRx_PWID_Msk
DECL|FSMC_PCRx_PWID_Pos|macro|FSMC_PCRx_PWID_Pos
DECL|FSMC_PCRx_PWID|macro|FSMC_PCRx_PWID
DECL|FSMC_PCRx_TAR_0|macro|FSMC_PCRx_TAR_0
DECL|FSMC_PCRx_TAR_1|macro|FSMC_PCRx_TAR_1
DECL|FSMC_PCRx_TAR_2|macro|FSMC_PCRx_TAR_2
DECL|FSMC_PCRx_TAR_3|macro|FSMC_PCRx_TAR_3
DECL|FSMC_PCRx_TAR_Msk|macro|FSMC_PCRx_TAR_Msk
DECL|FSMC_PCRx_TAR_Pos|macro|FSMC_PCRx_TAR_Pos
DECL|FSMC_PCRx_TAR|macro|FSMC_PCRx_TAR
DECL|FSMC_PCRx_TCLR_0|macro|FSMC_PCRx_TCLR_0
DECL|FSMC_PCRx_TCLR_1|macro|FSMC_PCRx_TCLR_1
DECL|FSMC_PCRx_TCLR_2|macro|FSMC_PCRx_TCLR_2
DECL|FSMC_PCRx_TCLR_3|macro|FSMC_PCRx_TCLR_3
DECL|FSMC_PCRx_TCLR_Msk|macro|FSMC_PCRx_TCLR_Msk
DECL|FSMC_PCRx_TCLR_Pos|macro|FSMC_PCRx_TCLR_Pos
DECL|FSMC_PCRx_TCLR|macro|FSMC_PCRx_TCLR
DECL|FSMC_PIO4_IOHIZ4_0|macro|FSMC_PIO4_IOHIZ4_0
DECL|FSMC_PIO4_IOHIZ4_1|macro|FSMC_PIO4_IOHIZ4_1
DECL|FSMC_PIO4_IOHIZ4_2|macro|FSMC_PIO4_IOHIZ4_2
DECL|FSMC_PIO4_IOHIZ4_3|macro|FSMC_PIO4_IOHIZ4_3
DECL|FSMC_PIO4_IOHIZ4_4|macro|FSMC_PIO4_IOHIZ4_4
DECL|FSMC_PIO4_IOHIZ4_5|macro|FSMC_PIO4_IOHIZ4_5
DECL|FSMC_PIO4_IOHIZ4_6|macro|FSMC_PIO4_IOHIZ4_6
DECL|FSMC_PIO4_IOHIZ4_7|macro|FSMC_PIO4_IOHIZ4_7
DECL|FSMC_PIO4_IOHIZ4_Msk|macro|FSMC_PIO4_IOHIZ4_Msk
DECL|FSMC_PIO4_IOHIZ4_Pos|macro|FSMC_PIO4_IOHIZ4_Pos
DECL|FSMC_PIO4_IOHIZ4|macro|FSMC_PIO4_IOHIZ4
DECL|FSMC_PIO4_IOHOLD4_0|macro|FSMC_PIO4_IOHOLD4_0
DECL|FSMC_PIO4_IOHOLD4_1|macro|FSMC_PIO4_IOHOLD4_1
DECL|FSMC_PIO4_IOHOLD4_2|macro|FSMC_PIO4_IOHOLD4_2
DECL|FSMC_PIO4_IOHOLD4_3|macro|FSMC_PIO4_IOHOLD4_3
DECL|FSMC_PIO4_IOHOLD4_4|macro|FSMC_PIO4_IOHOLD4_4
DECL|FSMC_PIO4_IOHOLD4_5|macro|FSMC_PIO4_IOHOLD4_5
DECL|FSMC_PIO4_IOHOLD4_6|macro|FSMC_PIO4_IOHOLD4_6
DECL|FSMC_PIO4_IOHOLD4_7|macro|FSMC_PIO4_IOHOLD4_7
DECL|FSMC_PIO4_IOHOLD4_Msk|macro|FSMC_PIO4_IOHOLD4_Msk
DECL|FSMC_PIO4_IOHOLD4_Pos|macro|FSMC_PIO4_IOHOLD4_Pos
DECL|FSMC_PIO4_IOHOLD4|macro|FSMC_PIO4_IOHOLD4
DECL|FSMC_PIO4_IOSET4_0|macro|FSMC_PIO4_IOSET4_0
DECL|FSMC_PIO4_IOSET4_1|macro|FSMC_PIO4_IOSET4_1
DECL|FSMC_PIO4_IOSET4_2|macro|FSMC_PIO4_IOSET4_2
DECL|FSMC_PIO4_IOSET4_3|macro|FSMC_PIO4_IOSET4_3
DECL|FSMC_PIO4_IOSET4_4|macro|FSMC_PIO4_IOSET4_4
DECL|FSMC_PIO4_IOSET4_5|macro|FSMC_PIO4_IOSET4_5
DECL|FSMC_PIO4_IOSET4_6|macro|FSMC_PIO4_IOSET4_6
DECL|FSMC_PIO4_IOSET4_7|macro|FSMC_PIO4_IOSET4_7
DECL|FSMC_PIO4_IOSET4_Msk|macro|FSMC_PIO4_IOSET4_Msk
DECL|FSMC_PIO4_IOSET4_Pos|macro|FSMC_PIO4_IOSET4_Pos
DECL|FSMC_PIO4_IOSET4|macro|FSMC_PIO4_IOSET4
DECL|FSMC_PIO4_IOWAIT4_0|macro|FSMC_PIO4_IOWAIT4_0
DECL|FSMC_PIO4_IOWAIT4_1|macro|FSMC_PIO4_IOWAIT4_1
DECL|FSMC_PIO4_IOWAIT4_2|macro|FSMC_PIO4_IOWAIT4_2
DECL|FSMC_PIO4_IOWAIT4_3|macro|FSMC_PIO4_IOWAIT4_3
DECL|FSMC_PIO4_IOWAIT4_4|macro|FSMC_PIO4_IOWAIT4_4
DECL|FSMC_PIO4_IOWAIT4_5|macro|FSMC_PIO4_IOWAIT4_5
DECL|FSMC_PIO4_IOWAIT4_6|macro|FSMC_PIO4_IOWAIT4_6
DECL|FSMC_PIO4_IOWAIT4_7|macro|FSMC_PIO4_IOWAIT4_7
DECL|FSMC_PIO4_IOWAIT4_Msk|macro|FSMC_PIO4_IOWAIT4_Msk
DECL|FSMC_PIO4_IOWAIT4_Pos|macro|FSMC_PIO4_IOWAIT4_Pos
DECL|FSMC_PIO4_IOWAIT4|macro|FSMC_PIO4_IOWAIT4
DECL|FSMC_PMEMx_MEMHIZx_0|macro|FSMC_PMEMx_MEMHIZx_0
DECL|FSMC_PMEMx_MEMHIZx_1|macro|FSMC_PMEMx_MEMHIZx_1
DECL|FSMC_PMEMx_MEMHIZx_2|macro|FSMC_PMEMx_MEMHIZx_2
DECL|FSMC_PMEMx_MEMHIZx_3|macro|FSMC_PMEMx_MEMHIZx_3
DECL|FSMC_PMEMx_MEMHIZx_4|macro|FSMC_PMEMx_MEMHIZx_4
DECL|FSMC_PMEMx_MEMHIZx_5|macro|FSMC_PMEMx_MEMHIZx_5
DECL|FSMC_PMEMx_MEMHIZx_6|macro|FSMC_PMEMx_MEMHIZx_6
DECL|FSMC_PMEMx_MEMHIZx_7|macro|FSMC_PMEMx_MEMHIZx_7
DECL|FSMC_PMEMx_MEMHIZx_Msk|macro|FSMC_PMEMx_MEMHIZx_Msk
DECL|FSMC_PMEMx_MEMHIZx_Pos|macro|FSMC_PMEMx_MEMHIZx_Pos
DECL|FSMC_PMEMx_MEMHIZx|macro|FSMC_PMEMx_MEMHIZx
DECL|FSMC_PMEMx_MEMHOLDx_0|macro|FSMC_PMEMx_MEMHOLDx_0
DECL|FSMC_PMEMx_MEMHOLDx_1|macro|FSMC_PMEMx_MEMHOLDx_1
DECL|FSMC_PMEMx_MEMHOLDx_2|macro|FSMC_PMEMx_MEMHOLDx_2
DECL|FSMC_PMEMx_MEMHOLDx_3|macro|FSMC_PMEMx_MEMHOLDx_3
DECL|FSMC_PMEMx_MEMHOLDx_4|macro|FSMC_PMEMx_MEMHOLDx_4
DECL|FSMC_PMEMx_MEMHOLDx_5|macro|FSMC_PMEMx_MEMHOLDx_5
DECL|FSMC_PMEMx_MEMHOLDx_6|macro|FSMC_PMEMx_MEMHOLDx_6
DECL|FSMC_PMEMx_MEMHOLDx_7|macro|FSMC_PMEMx_MEMHOLDx_7
DECL|FSMC_PMEMx_MEMHOLDx_Msk|macro|FSMC_PMEMx_MEMHOLDx_Msk
DECL|FSMC_PMEMx_MEMHOLDx_Pos|macro|FSMC_PMEMx_MEMHOLDx_Pos
DECL|FSMC_PMEMx_MEMHOLDx|macro|FSMC_PMEMx_MEMHOLDx
DECL|FSMC_PMEMx_MEMSETx_0|macro|FSMC_PMEMx_MEMSETx_0
DECL|FSMC_PMEMx_MEMSETx_1|macro|FSMC_PMEMx_MEMSETx_1
DECL|FSMC_PMEMx_MEMSETx_2|macro|FSMC_PMEMx_MEMSETx_2
DECL|FSMC_PMEMx_MEMSETx_3|macro|FSMC_PMEMx_MEMSETx_3
DECL|FSMC_PMEMx_MEMSETx_4|macro|FSMC_PMEMx_MEMSETx_4
DECL|FSMC_PMEMx_MEMSETx_5|macro|FSMC_PMEMx_MEMSETx_5
DECL|FSMC_PMEMx_MEMSETx_6|macro|FSMC_PMEMx_MEMSETx_6
DECL|FSMC_PMEMx_MEMSETx_7|macro|FSMC_PMEMx_MEMSETx_7
DECL|FSMC_PMEMx_MEMSETx_Msk|macro|FSMC_PMEMx_MEMSETx_Msk
DECL|FSMC_PMEMx_MEMSETx_Pos|macro|FSMC_PMEMx_MEMSETx_Pos
DECL|FSMC_PMEMx_MEMSETx|macro|FSMC_PMEMx_MEMSETx
DECL|FSMC_PMEMx_MEMWAIT2_0|macro|FSMC_PMEMx_MEMWAIT2_0
DECL|FSMC_PMEMx_MEMWAITx_1|macro|FSMC_PMEMx_MEMWAITx_1
DECL|FSMC_PMEMx_MEMWAITx_2|macro|FSMC_PMEMx_MEMWAITx_2
DECL|FSMC_PMEMx_MEMWAITx_3|macro|FSMC_PMEMx_MEMWAITx_3
DECL|FSMC_PMEMx_MEMWAITx_4|macro|FSMC_PMEMx_MEMWAITx_4
DECL|FSMC_PMEMx_MEMWAITx_5|macro|FSMC_PMEMx_MEMWAITx_5
DECL|FSMC_PMEMx_MEMWAITx_6|macro|FSMC_PMEMx_MEMWAITx_6
DECL|FSMC_PMEMx_MEMWAITx_7|macro|FSMC_PMEMx_MEMWAITx_7
DECL|FSMC_PMEMx_MEMWAITx_Msk|macro|FSMC_PMEMx_MEMWAITx_Msk
DECL|FSMC_PMEMx_MEMWAITx_Pos|macro|FSMC_PMEMx_MEMWAITx_Pos
DECL|FSMC_PMEMx_MEMWAITx|macro|FSMC_PMEMx_MEMWAITx
DECL|FSMC_R_BASE|macro|FSMC_R_BASE
DECL|FSMC_SRx_FEMPT_Msk|macro|FSMC_SRx_FEMPT_Msk
DECL|FSMC_SRx_FEMPT_Pos|macro|FSMC_SRx_FEMPT_Pos
DECL|FSMC_SRx_FEMPT|macro|FSMC_SRx_FEMPT
DECL|FSMC_SRx_IFEN_Msk|macro|FSMC_SRx_IFEN_Msk
DECL|FSMC_SRx_IFEN_Pos|macro|FSMC_SRx_IFEN_Pos
DECL|FSMC_SRx_IFEN|macro|FSMC_SRx_IFEN
DECL|FSMC_SRx_IFS_Msk|macro|FSMC_SRx_IFS_Msk
DECL|FSMC_SRx_IFS_Pos|macro|FSMC_SRx_IFS_Pos
DECL|FSMC_SRx_IFS|macro|FSMC_SRx_IFS
DECL|FSMC_SRx_ILEN_Msk|macro|FSMC_SRx_ILEN_Msk
DECL|FSMC_SRx_ILEN_Pos|macro|FSMC_SRx_ILEN_Pos
DECL|FSMC_SRx_ILEN|macro|FSMC_SRx_ILEN
DECL|FSMC_SRx_ILS_Msk|macro|FSMC_SRx_ILS_Msk
DECL|FSMC_SRx_ILS_Pos|macro|FSMC_SRx_ILS_Pos
DECL|FSMC_SRx_ILS|macro|FSMC_SRx_ILS
DECL|FSMC_SRx_IREN_Msk|macro|FSMC_SRx_IREN_Msk
DECL|FSMC_SRx_IREN_Pos|macro|FSMC_SRx_IREN_Pos
DECL|FSMC_SRx_IREN|macro|FSMC_SRx_IREN
DECL|FSMC_SRx_IRS_Msk|macro|FSMC_SRx_IRS_Msk
DECL|FSMC_SRx_IRS_Pos|macro|FSMC_SRx_IRS_Pos
DECL|FSMC_SRx_IRS|macro|FSMC_SRx_IRS
DECL|FTSR|member|__IO uint32_t FTSR;
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC|macro|GPIOC
DECL|GPIOD_BASE|macro|GPIOD_BASE
DECL|GPIOD|macro|GPIOD
DECL|GPIOE_BASE|macro|GPIOE_BASE
DECL|GPIOE|macro|GPIOE
DECL|GPIOF_BASE|macro|GPIOF_BASE
DECL|GPIOF|macro|GPIOF
DECL|GPIOG_BASE|macro|GPIOG_BASE
DECL|GPIOG|macro|GPIOG
DECL|GPIO_BRR_BR0_Msk|macro|GPIO_BRR_BR0_Msk
DECL|GPIO_BRR_BR0_Pos|macro|GPIO_BRR_BR0_Pos
DECL|GPIO_BRR_BR0|macro|GPIO_BRR_BR0
DECL|GPIO_BRR_BR10_Msk|macro|GPIO_BRR_BR10_Msk
DECL|GPIO_BRR_BR10_Pos|macro|GPIO_BRR_BR10_Pos
DECL|GPIO_BRR_BR10|macro|GPIO_BRR_BR10
DECL|GPIO_BRR_BR11_Msk|macro|GPIO_BRR_BR11_Msk
DECL|GPIO_BRR_BR11_Pos|macro|GPIO_BRR_BR11_Pos
DECL|GPIO_BRR_BR11|macro|GPIO_BRR_BR11
DECL|GPIO_BRR_BR12_Msk|macro|GPIO_BRR_BR12_Msk
DECL|GPIO_BRR_BR12_Pos|macro|GPIO_BRR_BR12_Pos
DECL|GPIO_BRR_BR12|macro|GPIO_BRR_BR12
DECL|GPIO_BRR_BR13_Msk|macro|GPIO_BRR_BR13_Msk
DECL|GPIO_BRR_BR13_Pos|macro|GPIO_BRR_BR13_Pos
DECL|GPIO_BRR_BR13|macro|GPIO_BRR_BR13
DECL|GPIO_BRR_BR14_Msk|macro|GPIO_BRR_BR14_Msk
DECL|GPIO_BRR_BR14_Pos|macro|GPIO_BRR_BR14_Pos
DECL|GPIO_BRR_BR14|macro|GPIO_BRR_BR14
DECL|GPIO_BRR_BR15_Msk|macro|GPIO_BRR_BR15_Msk
DECL|GPIO_BRR_BR15_Pos|macro|GPIO_BRR_BR15_Pos
DECL|GPIO_BRR_BR15|macro|GPIO_BRR_BR15
DECL|GPIO_BRR_BR1_Msk|macro|GPIO_BRR_BR1_Msk
DECL|GPIO_BRR_BR1_Pos|macro|GPIO_BRR_BR1_Pos
DECL|GPIO_BRR_BR1|macro|GPIO_BRR_BR1
DECL|GPIO_BRR_BR2_Msk|macro|GPIO_BRR_BR2_Msk
DECL|GPIO_BRR_BR2_Pos|macro|GPIO_BRR_BR2_Pos
DECL|GPIO_BRR_BR2|macro|GPIO_BRR_BR2
DECL|GPIO_BRR_BR3_Msk|macro|GPIO_BRR_BR3_Msk
DECL|GPIO_BRR_BR3_Pos|macro|GPIO_BRR_BR3_Pos
DECL|GPIO_BRR_BR3|macro|GPIO_BRR_BR3
DECL|GPIO_BRR_BR4_Msk|macro|GPIO_BRR_BR4_Msk
DECL|GPIO_BRR_BR4_Pos|macro|GPIO_BRR_BR4_Pos
DECL|GPIO_BRR_BR4|macro|GPIO_BRR_BR4
DECL|GPIO_BRR_BR5_Msk|macro|GPIO_BRR_BR5_Msk
DECL|GPIO_BRR_BR5_Pos|macro|GPIO_BRR_BR5_Pos
DECL|GPIO_BRR_BR5|macro|GPIO_BRR_BR5
DECL|GPIO_BRR_BR6_Msk|macro|GPIO_BRR_BR6_Msk
DECL|GPIO_BRR_BR6_Pos|macro|GPIO_BRR_BR6_Pos
DECL|GPIO_BRR_BR6|macro|GPIO_BRR_BR6
DECL|GPIO_BRR_BR7_Msk|macro|GPIO_BRR_BR7_Msk
DECL|GPIO_BRR_BR7_Pos|macro|GPIO_BRR_BR7_Pos
DECL|GPIO_BRR_BR7|macro|GPIO_BRR_BR7
DECL|GPIO_BRR_BR8_Msk|macro|GPIO_BRR_BR8_Msk
DECL|GPIO_BRR_BR8_Pos|macro|GPIO_BRR_BR8_Pos
DECL|GPIO_BRR_BR8|macro|GPIO_BRR_BR8
DECL|GPIO_BRR_BR9_Msk|macro|GPIO_BRR_BR9_Msk
DECL|GPIO_BRR_BR9_Pos|macro|GPIO_BRR_BR9_Pos
DECL|GPIO_BRR_BR9|macro|GPIO_BRR_BR9
DECL|GPIO_BSRR_BR0_Msk|macro|GPIO_BSRR_BR0_Msk
DECL|GPIO_BSRR_BR0_Pos|macro|GPIO_BSRR_BR0_Pos
DECL|GPIO_BSRR_BR0|macro|GPIO_BSRR_BR0
DECL|GPIO_BSRR_BR10_Msk|macro|GPIO_BSRR_BR10_Msk
DECL|GPIO_BSRR_BR10_Pos|macro|GPIO_BSRR_BR10_Pos
DECL|GPIO_BSRR_BR10|macro|GPIO_BSRR_BR10
DECL|GPIO_BSRR_BR11_Msk|macro|GPIO_BSRR_BR11_Msk
DECL|GPIO_BSRR_BR11_Pos|macro|GPIO_BSRR_BR11_Pos
DECL|GPIO_BSRR_BR11|macro|GPIO_BSRR_BR11
DECL|GPIO_BSRR_BR12_Msk|macro|GPIO_BSRR_BR12_Msk
DECL|GPIO_BSRR_BR12_Pos|macro|GPIO_BSRR_BR12_Pos
DECL|GPIO_BSRR_BR12|macro|GPIO_BSRR_BR12
DECL|GPIO_BSRR_BR13_Msk|macro|GPIO_BSRR_BR13_Msk
DECL|GPIO_BSRR_BR13_Pos|macro|GPIO_BSRR_BR13_Pos
DECL|GPIO_BSRR_BR13|macro|GPIO_BSRR_BR13
DECL|GPIO_BSRR_BR14_Msk|macro|GPIO_BSRR_BR14_Msk
DECL|GPIO_BSRR_BR14_Pos|macro|GPIO_BSRR_BR14_Pos
DECL|GPIO_BSRR_BR14|macro|GPIO_BSRR_BR14
DECL|GPIO_BSRR_BR15_Msk|macro|GPIO_BSRR_BR15_Msk
DECL|GPIO_BSRR_BR15_Pos|macro|GPIO_BSRR_BR15_Pos
DECL|GPIO_BSRR_BR15|macro|GPIO_BSRR_BR15
DECL|GPIO_BSRR_BR1_Msk|macro|GPIO_BSRR_BR1_Msk
DECL|GPIO_BSRR_BR1_Pos|macro|GPIO_BSRR_BR1_Pos
DECL|GPIO_BSRR_BR1|macro|GPIO_BSRR_BR1
DECL|GPIO_BSRR_BR2_Msk|macro|GPIO_BSRR_BR2_Msk
DECL|GPIO_BSRR_BR2_Pos|macro|GPIO_BSRR_BR2_Pos
DECL|GPIO_BSRR_BR2|macro|GPIO_BSRR_BR2
DECL|GPIO_BSRR_BR3_Msk|macro|GPIO_BSRR_BR3_Msk
DECL|GPIO_BSRR_BR3_Pos|macro|GPIO_BSRR_BR3_Pos
DECL|GPIO_BSRR_BR3|macro|GPIO_BSRR_BR3
DECL|GPIO_BSRR_BR4_Msk|macro|GPIO_BSRR_BR4_Msk
DECL|GPIO_BSRR_BR4_Pos|macro|GPIO_BSRR_BR4_Pos
DECL|GPIO_BSRR_BR4|macro|GPIO_BSRR_BR4
DECL|GPIO_BSRR_BR5_Msk|macro|GPIO_BSRR_BR5_Msk
DECL|GPIO_BSRR_BR5_Pos|macro|GPIO_BSRR_BR5_Pos
DECL|GPIO_BSRR_BR5|macro|GPIO_BSRR_BR5
DECL|GPIO_BSRR_BR6_Msk|macro|GPIO_BSRR_BR6_Msk
DECL|GPIO_BSRR_BR6_Pos|macro|GPIO_BSRR_BR6_Pos
DECL|GPIO_BSRR_BR6|macro|GPIO_BSRR_BR6
DECL|GPIO_BSRR_BR7_Msk|macro|GPIO_BSRR_BR7_Msk
DECL|GPIO_BSRR_BR7_Pos|macro|GPIO_BSRR_BR7_Pos
DECL|GPIO_BSRR_BR7|macro|GPIO_BSRR_BR7
DECL|GPIO_BSRR_BR8_Msk|macro|GPIO_BSRR_BR8_Msk
DECL|GPIO_BSRR_BR8_Pos|macro|GPIO_BSRR_BR8_Pos
DECL|GPIO_BSRR_BR8|macro|GPIO_BSRR_BR8
DECL|GPIO_BSRR_BR9_Msk|macro|GPIO_BSRR_BR9_Msk
DECL|GPIO_BSRR_BR9_Pos|macro|GPIO_BSRR_BR9_Pos
DECL|GPIO_BSRR_BR9|macro|GPIO_BSRR_BR9
DECL|GPIO_BSRR_BS0_Msk|macro|GPIO_BSRR_BS0_Msk
DECL|GPIO_BSRR_BS0_Pos|macro|GPIO_BSRR_BS0_Pos
DECL|GPIO_BSRR_BS0|macro|GPIO_BSRR_BS0
DECL|GPIO_BSRR_BS10_Msk|macro|GPIO_BSRR_BS10_Msk
DECL|GPIO_BSRR_BS10_Pos|macro|GPIO_BSRR_BS10_Pos
DECL|GPIO_BSRR_BS10|macro|GPIO_BSRR_BS10
DECL|GPIO_BSRR_BS11_Msk|macro|GPIO_BSRR_BS11_Msk
DECL|GPIO_BSRR_BS11_Pos|macro|GPIO_BSRR_BS11_Pos
DECL|GPIO_BSRR_BS11|macro|GPIO_BSRR_BS11
DECL|GPIO_BSRR_BS12_Msk|macro|GPIO_BSRR_BS12_Msk
DECL|GPIO_BSRR_BS12_Pos|macro|GPIO_BSRR_BS12_Pos
DECL|GPIO_BSRR_BS12|macro|GPIO_BSRR_BS12
DECL|GPIO_BSRR_BS13_Msk|macro|GPIO_BSRR_BS13_Msk
DECL|GPIO_BSRR_BS13_Pos|macro|GPIO_BSRR_BS13_Pos
DECL|GPIO_BSRR_BS13|macro|GPIO_BSRR_BS13
DECL|GPIO_BSRR_BS14_Msk|macro|GPIO_BSRR_BS14_Msk
DECL|GPIO_BSRR_BS14_Pos|macro|GPIO_BSRR_BS14_Pos
DECL|GPIO_BSRR_BS14|macro|GPIO_BSRR_BS14
DECL|GPIO_BSRR_BS15_Msk|macro|GPIO_BSRR_BS15_Msk
DECL|GPIO_BSRR_BS15_Pos|macro|GPIO_BSRR_BS15_Pos
DECL|GPIO_BSRR_BS15|macro|GPIO_BSRR_BS15
DECL|GPIO_BSRR_BS1_Msk|macro|GPIO_BSRR_BS1_Msk
DECL|GPIO_BSRR_BS1_Pos|macro|GPIO_BSRR_BS1_Pos
DECL|GPIO_BSRR_BS1|macro|GPIO_BSRR_BS1
DECL|GPIO_BSRR_BS2_Msk|macro|GPIO_BSRR_BS2_Msk
DECL|GPIO_BSRR_BS2_Pos|macro|GPIO_BSRR_BS2_Pos
DECL|GPIO_BSRR_BS2|macro|GPIO_BSRR_BS2
DECL|GPIO_BSRR_BS3_Msk|macro|GPIO_BSRR_BS3_Msk
DECL|GPIO_BSRR_BS3_Pos|macro|GPIO_BSRR_BS3_Pos
DECL|GPIO_BSRR_BS3|macro|GPIO_BSRR_BS3
DECL|GPIO_BSRR_BS4_Msk|macro|GPIO_BSRR_BS4_Msk
DECL|GPIO_BSRR_BS4_Pos|macro|GPIO_BSRR_BS4_Pos
DECL|GPIO_BSRR_BS4|macro|GPIO_BSRR_BS4
DECL|GPIO_BSRR_BS5_Msk|macro|GPIO_BSRR_BS5_Msk
DECL|GPIO_BSRR_BS5_Pos|macro|GPIO_BSRR_BS5_Pos
DECL|GPIO_BSRR_BS5|macro|GPIO_BSRR_BS5
DECL|GPIO_BSRR_BS6_Msk|macro|GPIO_BSRR_BS6_Msk
DECL|GPIO_BSRR_BS6_Pos|macro|GPIO_BSRR_BS6_Pos
DECL|GPIO_BSRR_BS6|macro|GPIO_BSRR_BS6
DECL|GPIO_BSRR_BS7_Msk|macro|GPIO_BSRR_BS7_Msk
DECL|GPIO_BSRR_BS7_Pos|macro|GPIO_BSRR_BS7_Pos
DECL|GPIO_BSRR_BS7|macro|GPIO_BSRR_BS7
DECL|GPIO_BSRR_BS8_Msk|macro|GPIO_BSRR_BS8_Msk
DECL|GPIO_BSRR_BS8_Pos|macro|GPIO_BSRR_BS8_Pos
DECL|GPIO_BSRR_BS8|macro|GPIO_BSRR_BS8
DECL|GPIO_BSRR_BS9_Msk|macro|GPIO_BSRR_BS9_Msk
DECL|GPIO_BSRR_BS9_Pos|macro|GPIO_BSRR_BS9_Pos
DECL|GPIO_BSRR_BS9|macro|GPIO_BSRR_BS9
DECL|GPIO_CRH_CNF10_0|macro|GPIO_CRH_CNF10_0
DECL|GPIO_CRH_CNF10_1|macro|GPIO_CRH_CNF10_1
DECL|GPIO_CRH_CNF10_Msk|macro|GPIO_CRH_CNF10_Msk
DECL|GPIO_CRH_CNF10_Pos|macro|GPIO_CRH_CNF10_Pos
DECL|GPIO_CRH_CNF10|macro|GPIO_CRH_CNF10
DECL|GPIO_CRH_CNF11_0|macro|GPIO_CRH_CNF11_0
DECL|GPIO_CRH_CNF11_1|macro|GPIO_CRH_CNF11_1
DECL|GPIO_CRH_CNF11_Msk|macro|GPIO_CRH_CNF11_Msk
DECL|GPIO_CRH_CNF11_Pos|macro|GPIO_CRH_CNF11_Pos
DECL|GPIO_CRH_CNF11|macro|GPIO_CRH_CNF11
DECL|GPIO_CRH_CNF12_0|macro|GPIO_CRH_CNF12_0
DECL|GPIO_CRH_CNF12_1|macro|GPIO_CRH_CNF12_1
DECL|GPIO_CRH_CNF12_Msk|macro|GPIO_CRH_CNF12_Msk
DECL|GPIO_CRH_CNF12_Pos|macro|GPIO_CRH_CNF12_Pos
DECL|GPIO_CRH_CNF12|macro|GPIO_CRH_CNF12
DECL|GPIO_CRH_CNF13_0|macro|GPIO_CRH_CNF13_0
DECL|GPIO_CRH_CNF13_1|macro|GPIO_CRH_CNF13_1
DECL|GPIO_CRH_CNF13_Msk|macro|GPIO_CRH_CNF13_Msk
DECL|GPIO_CRH_CNF13_Pos|macro|GPIO_CRH_CNF13_Pos
DECL|GPIO_CRH_CNF13|macro|GPIO_CRH_CNF13
DECL|GPIO_CRH_CNF14_0|macro|GPIO_CRH_CNF14_0
DECL|GPIO_CRH_CNF14_1|macro|GPIO_CRH_CNF14_1
DECL|GPIO_CRH_CNF14_Msk|macro|GPIO_CRH_CNF14_Msk
DECL|GPIO_CRH_CNF14_Pos|macro|GPIO_CRH_CNF14_Pos
DECL|GPIO_CRH_CNF14|macro|GPIO_CRH_CNF14
DECL|GPIO_CRH_CNF15_0|macro|GPIO_CRH_CNF15_0
DECL|GPIO_CRH_CNF15_1|macro|GPIO_CRH_CNF15_1
DECL|GPIO_CRH_CNF15_Msk|macro|GPIO_CRH_CNF15_Msk
DECL|GPIO_CRH_CNF15_Pos|macro|GPIO_CRH_CNF15_Pos
DECL|GPIO_CRH_CNF15|macro|GPIO_CRH_CNF15
DECL|GPIO_CRH_CNF8_0|macro|GPIO_CRH_CNF8_0
DECL|GPIO_CRH_CNF8_1|macro|GPIO_CRH_CNF8_1
DECL|GPIO_CRH_CNF8_Msk|macro|GPIO_CRH_CNF8_Msk
DECL|GPIO_CRH_CNF8_Pos|macro|GPIO_CRH_CNF8_Pos
DECL|GPIO_CRH_CNF8|macro|GPIO_CRH_CNF8
DECL|GPIO_CRH_CNF9_0|macro|GPIO_CRH_CNF9_0
DECL|GPIO_CRH_CNF9_1|macro|GPIO_CRH_CNF9_1
DECL|GPIO_CRH_CNF9_Msk|macro|GPIO_CRH_CNF9_Msk
DECL|GPIO_CRH_CNF9_Pos|macro|GPIO_CRH_CNF9_Pos
DECL|GPIO_CRH_CNF9|macro|GPIO_CRH_CNF9
DECL|GPIO_CRH_CNF_Msk|macro|GPIO_CRH_CNF_Msk
DECL|GPIO_CRH_CNF_Pos|macro|GPIO_CRH_CNF_Pos
DECL|GPIO_CRH_CNF|macro|GPIO_CRH_CNF
DECL|GPIO_CRH_MODE10_0|macro|GPIO_CRH_MODE10_0
DECL|GPIO_CRH_MODE10_1|macro|GPIO_CRH_MODE10_1
DECL|GPIO_CRH_MODE10_Msk|macro|GPIO_CRH_MODE10_Msk
DECL|GPIO_CRH_MODE10_Pos|macro|GPIO_CRH_MODE10_Pos
DECL|GPIO_CRH_MODE10|macro|GPIO_CRH_MODE10
DECL|GPIO_CRH_MODE11_0|macro|GPIO_CRH_MODE11_0
DECL|GPIO_CRH_MODE11_1|macro|GPIO_CRH_MODE11_1
DECL|GPIO_CRH_MODE11_Msk|macro|GPIO_CRH_MODE11_Msk
DECL|GPIO_CRH_MODE11_Pos|macro|GPIO_CRH_MODE11_Pos
DECL|GPIO_CRH_MODE11|macro|GPIO_CRH_MODE11
DECL|GPIO_CRH_MODE12_0|macro|GPIO_CRH_MODE12_0
DECL|GPIO_CRH_MODE12_1|macro|GPIO_CRH_MODE12_1
DECL|GPIO_CRH_MODE12_Msk|macro|GPIO_CRH_MODE12_Msk
DECL|GPIO_CRH_MODE12_Pos|macro|GPIO_CRH_MODE12_Pos
DECL|GPIO_CRH_MODE12|macro|GPIO_CRH_MODE12
DECL|GPIO_CRH_MODE13_0|macro|GPIO_CRH_MODE13_0
DECL|GPIO_CRH_MODE13_1|macro|GPIO_CRH_MODE13_1
DECL|GPIO_CRH_MODE13_Msk|macro|GPIO_CRH_MODE13_Msk
DECL|GPIO_CRH_MODE13_Pos|macro|GPIO_CRH_MODE13_Pos
DECL|GPIO_CRH_MODE13|macro|GPIO_CRH_MODE13
DECL|GPIO_CRH_MODE14_0|macro|GPIO_CRH_MODE14_0
DECL|GPIO_CRH_MODE14_1|macro|GPIO_CRH_MODE14_1
DECL|GPIO_CRH_MODE14_Msk|macro|GPIO_CRH_MODE14_Msk
DECL|GPIO_CRH_MODE14_Pos|macro|GPIO_CRH_MODE14_Pos
DECL|GPIO_CRH_MODE14|macro|GPIO_CRH_MODE14
DECL|GPIO_CRH_MODE15_0|macro|GPIO_CRH_MODE15_0
DECL|GPIO_CRH_MODE15_1|macro|GPIO_CRH_MODE15_1
DECL|GPIO_CRH_MODE15_Msk|macro|GPIO_CRH_MODE15_Msk
DECL|GPIO_CRH_MODE15_Pos|macro|GPIO_CRH_MODE15_Pos
DECL|GPIO_CRH_MODE15|macro|GPIO_CRH_MODE15
DECL|GPIO_CRH_MODE8_0|macro|GPIO_CRH_MODE8_0
DECL|GPIO_CRH_MODE8_1|macro|GPIO_CRH_MODE8_1
DECL|GPIO_CRH_MODE8_Msk|macro|GPIO_CRH_MODE8_Msk
DECL|GPIO_CRH_MODE8_Pos|macro|GPIO_CRH_MODE8_Pos
DECL|GPIO_CRH_MODE8|macro|GPIO_CRH_MODE8
DECL|GPIO_CRH_MODE9_0|macro|GPIO_CRH_MODE9_0
DECL|GPIO_CRH_MODE9_1|macro|GPIO_CRH_MODE9_1
DECL|GPIO_CRH_MODE9_Msk|macro|GPIO_CRH_MODE9_Msk
DECL|GPIO_CRH_MODE9_Pos|macro|GPIO_CRH_MODE9_Pos
DECL|GPIO_CRH_MODE9|macro|GPIO_CRH_MODE9
DECL|GPIO_CRH_MODE_Msk|macro|GPIO_CRH_MODE_Msk
DECL|GPIO_CRH_MODE_Pos|macro|GPIO_CRH_MODE_Pos
DECL|GPIO_CRH_MODE|macro|GPIO_CRH_MODE
DECL|GPIO_CRL_CNF0_0|macro|GPIO_CRL_CNF0_0
DECL|GPIO_CRL_CNF0_1|macro|GPIO_CRL_CNF0_1
DECL|GPIO_CRL_CNF0_Msk|macro|GPIO_CRL_CNF0_Msk
DECL|GPIO_CRL_CNF0_Pos|macro|GPIO_CRL_CNF0_Pos
DECL|GPIO_CRL_CNF0|macro|GPIO_CRL_CNF0
DECL|GPIO_CRL_CNF1_0|macro|GPIO_CRL_CNF1_0
DECL|GPIO_CRL_CNF1_1|macro|GPIO_CRL_CNF1_1
DECL|GPIO_CRL_CNF1_Msk|macro|GPIO_CRL_CNF1_Msk
DECL|GPIO_CRL_CNF1_Pos|macro|GPIO_CRL_CNF1_Pos
DECL|GPIO_CRL_CNF1|macro|GPIO_CRL_CNF1
DECL|GPIO_CRL_CNF2_0|macro|GPIO_CRL_CNF2_0
DECL|GPIO_CRL_CNF2_1|macro|GPIO_CRL_CNF2_1
DECL|GPIO_CRL_CNF2_Msk|macro|GPIO_CRL_CNF2_Msk
DECL|GPIO_CRL_CNF2_Pos|macro|GPIO_CRL_CNF2_Pos
DECL|GPIO_CRL_CNF2|macro|GPIO_CRL_CNF2
DECL|GPIO_CRL_CNF3_0|macro|GPIO_CRL_CNF3_0
DECL|GPIO_CRL_CNF3_1|macro|GPIO_CRL_CNF3_1
DECL|GPIO_CRL_CNF3_Msk|macro|GPIO_CRL_CNF3_Msk
DECL|GPIO_CRL_CNF3_Pos|macro|GPIO_CRL_CNF3_Pos
DECL|GPIO_CRL_CNF3|macro|GPIO_CRL_CNF3
DECL|GPIO_CRL_CNF4_0|macro|GPIO_CRL_CNF4_0
DECL|GPIO_CRL_CNF4_1|macro|GPIO_CRL_CNF4_1
DECL|GPIO_CRL_CNF4_Msk|macro|GPIO_CRL_CNF4_Msk
DECL|GPIO_CRL_CNF4_Pos|macro|GPIO_CRL_CNF4_Pos
DECL|GPIO_CRL_CNF4|macro|GPIO_CRL_CNF4
DECL|GPIO_CRL_CNF5_0|macro|GPIO_CRL_CNF5_0
DECL|GPIO_CRL_CNF5_1|macro|GPIO_CRL_CNF5_1
DECL|GPIO_CRL_CNF5_Msk|macro|GPIO_CRL_CNF5_Msk
DECL|GPIO_CRL_CNF5_Pos|macro|GPIO_CRL_CNF5_Pos
DECL|GPIO_CRL_CNF5|macro|GPIO_CRL_CNF5
DECL|GPIO_CRL_CNF6_0|macro|GPIO_CRL_CNF6_0
DECL|GPIO_CRL_CNF6_1|macro|GPIO_CRL_CNF6_1
DECL|GPIO_CRL_CNF6_Msk|macro|GPIO_CRL_CNF6_Msk
DECL|GPIO_CRL_CNF6_Pos|macro|GPIO_CRL_CNF6_Pos
DECL|GPIO_CRL_CNF6|macro|GPIO_CRL_CNF6
DECL|GPIO_CRL_CNF7_0|macro|GPIO_CRL_CNF7_0
DECL|GPIO_CRL_CNF7_1|macro|GPIO_CRL_CNF7_1
DECL|GPIO_CRL_CNF7_Msk|macro|GPIO_CRL_CNF7_Msk
DECL|GPIO_CRL_CNF7_Pos|macro|GPIO_CRL_CNF7_Pos
DECL|GPIO_CRL_CNF7|macro|GPIO_CRL_CNF7
DECL|GPIO_CRL_CNF_Msk|macro|GPIO_CRL_CNF_Msk
DECL|GPIO_CRL_CNF_Pos|macro|GPIO_CRL_CNF_Pos
DECL|GPIO_CRL_CNF|macro|GPIO_CRL_CNF
DECL|GPIO_CRL_MODE0_0|macro|GPIO_CRL_MODE0_0
DECL|GPIO_CRL_MODE0_1|macro|GPIO_CRL_MODE0_1
DECL|GPIO_CRL_MODE0_Msk|macro|GPIO_CRL_MODE0_Msk
DECL|GPIO_CRL_MODE0_Pos|macro|GPIO_CRL_MODE0_Pos
DECL|GPIO_CRL_MODE0|macro|GPIO_CRL_MODE0
DECL|GPIO_CRL_MODE1_0|macro|GPIO_CRL_MODE1_0
DECL|GPIO_CRL_MODE1_1|macro|GPIO_CRL_MODE1_1
DECL|GPIO_CRL_MODE1_Msk|macro|GPIO_CRL_MODE1_Msk
DECL|GPIO_CRL_MODE1_Pos|macro|GPIO_CRL_MODE1_Pos
DECL|GPIO_CRL_MODE1|macro|GPIO_CRL_MODE1
DECL|GPIO_CRL_MODE2_0|macro|GPIO_CRL_MODE2_0
DECL|GPIO_CRL_MODE2_1|macro|GPIO_CRL_MODE2_1
DECL|GPIO_CRL_MODE2_Msk|macro|GPIO_CRL_MODE2_Msk
DECL|GPIO_CRL_MODE2_Pos|macro|GPIO_CRL_MODE2_Pos
DECL|GPIO_CRL_MODE2|macro|GPIO_CRL_MODE2
DECL|GPIO_CRL_MODE3_0|macro|GPIO_CRL_MODE3_0
DECL|GPIO_CRL_MODE3_1|macro|GPIO_CRL_MODE3_1
DECL|GPIO_CRL_MODE3_Msk|macro|GPIO_CRL_MODE3_Msk
DECL|GPIO_CRL_MODE3_Pos|macro|GPIO_CRL_MODE3_Pos
DECL|GPIO_CRL_MODE3|macro|GPIO_CRL_MODE3
DECL|GPIO_CRL_MODE4_0|macro|GPIO_CRL_MODE4_0
DECL|GPIO_CRL_MODE4_1|macro|GPIO_CRL_MODE4_1
DECL|GPIO_CRL_MODE4_Msk|macro|GPIO_CRL_MODE4_Msk
DECL|GPIO_CRL_MODE4_Pos|macro|GPIO_CRL_MODE4_Pos
DECL|GPIO_CRL_MODE4|macro|GPIO_CRL_MODE4
DECL|GPIO_CRL_MODE5_0|macro|GPIO_CRL_MODE5_0
DECL|GPIO_CRL_MODE5_1|macro|GPIO_CRL_MODE5_1
DECL|GPIO_CRL_MODE5_Msk|macro|GPIO_CRL_MODE5_Msk
DECL|GPIO_CRL_MODE5_Pos|macro|GPIO_CRL_MODE5_Pos
DECL|GPIO_CRL_MODE5|macro|GPIO_CRL_MODE5
DECL|GPIO_CRL_MODE6_0|macro|GPIO_CRL_MODE6_0
DECL|GPIO_CRL_MODE6_1|macro|GPIO_CRL_MODE6_1
DECL|GPIO_CRL_MODE6_Msk|macro|GPIO_CRL_MODE6_Msk
DECL|GPIO_CRL_MODE6_Pos|macro|GPIO_CRL_MODE6_Pos
DECL|GPIO_CRL_MODE6|macro|GPIO_CRL_MODE6
DECL|GPIO_CRL_MODE7_0|macro|GPIO_CRL_MODE7_0
DECL|GPIO_CRL_MODE7_1|macro|GPIO_CRL_MODE7_1
DECL|GPIO_CRL_MODE7_Msk|macro|GPIO_CRL_MODE7_Msk
DECL|GPIO_CRL_MODE7_Pos|macro|GPIO_CRL_MODE7_Pos
DECL|GPIO_CRL_MODE7|macro|GPIO_CRL_MODE7
DECL|GPIO_CRL_MODE_Msk|macro|GPIO_CRL_MODE_Msk
DECL|GPIO_CRL_MODE_Pos|macro|GPIO_CRL_MODE_Pos
DECL|GPIO_CRL_MODE|macro|GPIO_CRL_MODE
DECL|GPIO_IDR_IDR0_Msk|macro|GPIO_IDR_IDR0_Msk
DECL|GPIO_IDR_IDR0_Pos|macro|GPIO_IDR_IDR0_Pos
DECL|GPIO_IDR_IDR0|macro|GPIO_IDR_IDR0
DECL|GPIO_IDR_IDR10_Msk|macro|GPIO_IDR_IDR10_Msk
DECL|GPIO_IDR_IDR10_Pos|macro|GPIO_IDR_IDR10_Pos
DECL|GPIO_IDR_IDR10|macro|GPIO_IDR_IDR10
DECL|GPIO_IDR_IDR11_Msk|macro|GPIO_IDR_IDR11_Msk
DECL|GPIO_IDR_IDR11_Pos|macro|GPIO_IDR_IDR11_Pos
DECL|GPIO_IDR_IDR11|macro|GPIO_IDR_IDR11
DECL|GPIO_IDR_IDR12_Msk|macro|GPIO_IDR_IDR12_Msk
DECL|GPIO_IDR_IDR12_Pos|macro|GPIO_IDR_IDR12_Pos
DECL|GPIO_IDR_IDR12|macro|GPIO_IDR_IDR12
DECL|GPIO_IDR_IDR13_Msk|macro|GPIO_IDR_IDR13_Msk
DECL|GPIO_IDR_IDR13_Pos|macro|GPIO_IDR_IDR13_Pos
DECL|GPIO_IDR_IDR13|macro|GPIO_IDR_IDR13
DECL|GPIO_IDR_IDR14_Msk|macro|GPIO_IDR_IDR14_Msk
DECL|GPIO_IDR_IDR14_Pos|macro|GPIO_IDR_IDR14_Pos
DECL|GPIO_IDR_IDR14|macro|GPIO_IDR_IDR14
DECL|GPIO_IDR_IDR15_Msk|macro|GPIO_IDR_IDR15_Msk
DECL|GPIO_IDR_IDR15_Pos|macro|GPIO_IDR_IDR15_Pos
DECL|GPIO_IDR_IDR15|macro|GPIO_IDR_IDR15
DECL|GPIO_IDR_IDR1_Msk|macro|GPIO_IDR_IDR1_Msk
DECL|GPIO_IDR_IDR1_Pos|macro|GPIO_IDR_IDR1_Pos
DECL|GPIO_IDR_IDR1|macro|GPIO_IDR_IDR1
DECL|GPIO_IDR_IDR2_Msk|macro|GPIO_IDR_IDR2_Msk
DECL|GPIO_IDR_IDR2_Pos|macro|GPIO_IDR_IDR2_Pos
DECL|GPIO_IDR_IDR2|macro|GPIO_IDR_IDR2
DECL|GPIO_IDR_IDR3_Msk|macro|GPIO_IDR_IDR3_Msk
DECL|GPIO_IDR_IDR3_Pos|macro|GPIO_IDR_IDR3_Pos
DECL|GPIO_IDR_IDR3|macro|GPIO_IDR_IDR3
DECL|GPIO_IDR_IDR4_Msk|macro|GPIO_IDR_IDR4_Msk
DECL|GPIO_IDR_IDR4_Pos|macro|GPIO_IDR_IDR4_Pos
DECL|GPIO_IDR_IDR4|macro|GPIO_IDR_IDR4
DECL|GPIO_IDR_IDR5_Msk|macro|GPIO_IDR_IDR5_Msk
DECL|GPIO_IDR_IDR5_Pos|macro|GPIO_IDR_IDR5_Pos
DECL|GPIO_IDR_IDR5|macro|GPIO_IDR_IDR5
DECL|GPIO_IDR_IDR6_Msk|macro|GPIO_IDR_IDR6_Msk
DECL|GPIO_IDR_IDR6_Pos|macro|GPIO_IDR_IDR6_Pos
DECL|GPIO_IDR_IDR6|macro|GPIO_IDR_IDR6
DECL|GPIO_IDR_IDR7_Msk|macro|GPIO_IDR_IDR7_Msk
DECL|GPIO_IDR_IDR7_Pos|macro|GPIO_IDR_IDR7_Pos
DECL|GPIO_IDR_IDR7|macro|GPIO_IDR_IDR7
DECL|GPIO_IDR_IDR8_Msk|macro|GPIO_IDR_IDR8_Msk
DECL|GPIO_IDR_IDR8_Pos|macro|GPIO_IDR_IDR8_Pos
DECL|GPIO_IDR_IDR8|macro|GPIO_IDR_IDR8
DECL|GPIO_IDR_IDR9_Msk|macro|GPIO_IDR_IDR9_Msk
DECL|GPIO_IDR_IDR9_Pos|macro|GPIO_IDR_IDR9_Pos
DECL|GPIO_IDR_IDR9|macro|GPIO_IDR_IDR9
DECL|GPIO_LCKR_LCK0_Msk|macro|GPIO_LCKR_LCK0_Msk
DECL|GPIO_LCKR_LCK0_Pos|macro|GPIO_LCKR_LCK0_Pos
DECL|GPIO_LCKR_LCK0|macro|GPIO_LCKR_LCK0
DECL|GPIO_LCKR_LCK10_Msk|macro|GPIO_LCKR_LCK10_Msk
DECL|GPIO_LCKR_LCK10_Pos|macro|GPIO_LCKR_LCK10_Pos
DECL|GPIO_LCKR_LCK10|macro|GPIO_LCKR_LCK10
DECL|GPIO_LCKR_LCK11_Msk|macro|GPIO_LCKR_LCK11_Msk
DECL|GPIO_LCKR_LCK11_Pos|macro|GPIO_LCKR_LCK11_Pos
DECL|GPIO_LCKR_LCK11|macro|GPIO_LCKR_LCK11
DECL|GPIO_LCKR_LCK12_Msk|macro|GPIO_LCKR_LCK12_Msk
DECL|GPIO_LCKR_LCK12_Pos|macro|GPIO_LCKR_LCK12_Pos
DECL|GPIO_LCKR_LCK12|macro|GPIO_LCKR_LCK12
DECL|GPIO_LCKR_LCK13_Msk|macro|GPIO_LCKR_LCK13_Msk
DECL|GPIO_LCKR_LCK13_Pos|macro|GPIO_LCKR_LCK13_Pos
DECL|GPIO_LCKR_LCK13|macro|GPIO_LCKR_LCK13
DECL|GPIO_LCKR_LCK14_Msk|macro|GPIO_LCKR_LCK14_Msk
DECL|GPIO_LCKR_LCK14_Pos|macro|GPIO_LCKR_LCK14_Pos
DECL|GPIO_LCKR_LCK14|macro|GPIO_LCKR_LCK14
DECL|GPIO_LCKR_LCK15_Msk|macro|GPIO_LCKR_LCK15_Msk
DECL|GPIO_LCKR_LCK15_Pos|macro|GPIO_LCKR_LCK15_Pos
DECL|GPIO_LCKR_LCK15|macro|GPIO_LCKR_LCK15
DECL|GPIO_LCKR_LCK1_Msk|macro|GPIO_LCKR_LCK1_Msk
DECL|GPIO_LCKR_LCK1_Pos|macro|GPIO_LCKR_LCK1_Pos
DECL|GPIO_LCKR_LCK1|macro|GPIO_LCKR_LCK1
DECL|GPIO_LCKR_LCK2_Msk|macro|GPIO_LCKR_LCK2_Msk
DECL|GPIO_LCKR_LCK2_Pos|macro|GPIO_LCKR_LCK2_Pos
DECL|GPIO_LCKR_LCK2|macro|GPIO_LCKR_LCK2
DECL|GPIO_LCKR_LCK3_Msk|macro|GPIO_LCKR_LCK3_Msk
DECL|GPIO_LCKR_LCK3_Pos|macro|GPIO_LCKR_LCK3_Pos
DECL|GPIO_LCKR_LCK3|macro|GPIO_LCKR_LCK3
DECL|GPIO_LCKR_LCK4_Msk|macro|GPIO_LCKR_LCK4_Msk
DECL|GPIO_LCKR_LCK4_Pos|macro|GPIO_LCKR_LCK4_Pos
DECL|GPIO_LCKR_LCK4|macro|GPIO_LCKR_LCK4
DECL|GPIO_LCKR_LCK5_Msk|macro|GPIO_LCKR_LCK5_Msk
DECL|GPIO_LCKR_LCK5_Pos|macro|GPIO_LCKR_LCK5_Pos
DECL|GPIO_LCKR_LCK5|macro|GPIO_LCKR_LCK5
DECL|GPIO_LCKR_LCK6_Msk|macro|GPIO_LCKR_LCK6_Msk
DECL|GPIO_LCKR_LCK6_Pos|macro|GPIO_LCKR_LCK6_Pos
DECL|GPIO_LCKR_LCK6|macro|GPIO_LCKR_LCK6
DECL|GPIO_LCKR_LCK7_Msk|macro|GPIO_LCKR_LCK7_Msk
DECL|GPIO_LCKR_LCK7_Pos|macro|GPIO_LCKR_LCK7_Pos
DECL|GPIO_LCKR_LCK7|macro|GPIO_LCKR_LCK7
DECL|GPIO_LCKR_LCK8_Msk|macro|GPIO_LCKR_LCK8_Msk
DECL|GPIO_LCKR_LCK8_Pos|macro|GPIO_LCKR_LCK8_Pos
DECL|GPIO_LCKR_LCK8|macro|GPIO_LCKR_LCK8
DECL|GPIO_LCKR_LCK9_Msk|macro|GPIO_LCKR_LCK9_Msk
DECL|GPIO_LCKR_LCK9_Pos|macro|GPIO_LCKR_LCK9_Pos
DECL|GPIO_LCKR_LCK9|macro|GPIO_LCKR_LCK9
DECL|GPIO_LCKR_LCKK_Msk|macro|GPIO_LCKR_LCKK_Msk
DECL|GPIO_LCKR_LCKK_Pos|macro|GPIO_LCKR_LCKK_Pos
DECL|GPIO_LCKR_LCKK|macro|GPIO_LCKR_LCKK
DECL|GPIO_ODR_ODR0_Msk|macro|GPIO_ODR_ODR0_Msk
DECL|GPIO_ODR_ODR0_Pos|macro|GPIO_ODR_ODR0_Pos
DECL|GPIO_ODR_ODR0|macro|GPIO_ODR_ODR0
DECL|GPIO_ODR_ODR10_Msk|macro|GPIO_ODR_ODR10_Msk
DECL|GPIO_ODR_ODR10_Pos|macro|GPIO_ODR_ODR10_Pos
DECL|GPIO_ODR_ODR10|macro|GPIO_ODR_ODR10
DECL|GPIO_ODR_ODR11_Msk|macro|GPIO_ODR_ODR11_Msk
DECL|GPIO_ODR_ODR11_Pos|macro|GPIO_ODR_ODR11_Pos
DECL|GPIO_ODR_ODR11|macro|GPIO_ODR_ODR11
DECL|GPIO_ODR_ODR12_Msk|macro|GPIO_ODR_ODR12_Msk
DECL|GPIO_ODR_ODR12_Pos|macro|GPIO_ODR_ODR12_Pos
DECL|GPIO_ODR_ODR12|macro|GPIO_ODR_ODR12
DECL|GPIO_ODR_ODR13_Msk|macro|GPIO_ODR_ODR13_Msk
DECL|GPIO_ODR_ODR13_Pos|macro|GPIO_ODR_ODR13_Pos
DECL|GPIO_ODR_ODR13|macro|GPIO_ODR_ODR13
DECL|GPIO_ODR_ODR14_Msk|macro|GPIO_ODR_ODR14_Msk
DECL|GPIO_ODR_ODR14_Pos|macro|GPIO_ODR_ODR14_Pos
DECL|GPIO_ODR_ODR14|macro|GPIO_ODR_ODR14
DECL|GPIO_ODR_ODR15_Msk|macro|GPIO_ODR_ODR15_Msk
DECL|GPIO_ODR_ODR15_Pos|macro|GPIO_ODR_ODR15_Pos
DECL|GPIO_ODR_ODR15|macro|GPIO_ODR_ODR15
DECL|GPIO_ODR_ODR1_Msk|macro|GPIO_ODR_ODR1_Msk
DECL|GPIO_ODR_ODR1_Pos|macro|GPIO_ODR_ODR1_Pos
DECL|GPIO_ODR_ODR1|macro|GPIO_ODR_ODR1
DECL|GPIO_ODR_ODR2_Msk|macro|GPIO_ODR_ODR2_Msk
DECL|GPIO_ODR_ODR2_Pos|macro|GPIO_ODR_ODR2_Pos
DECL|GPIO_ODR_ODR2|macro|GPIO_ODR_ODR2
DECL|GPIO_ODR_ODR3_Msk|macro|GPIO_ODR_ODR3_Msk
DECL|GPIO_ODR_ODR3_Pos|macro|GPIO_ODR_ODR3_Pos
DECL|GPIO_ODR_ODR3|macro|GPIO_ODR_ODR3
DECL|GPIO_ODR_ODR4_Msk|macro|GPIO_ODR_ODR4_Msk
DECL|GPIO_ODR_ODR4_Pos|macro|GPIO_ODR_ODR4_Pos
DECL|GPIO_ODR_ODR4|macro|GPIO_ODR_ODR4
DECL|GPIO_ODR_ODR5_Msk|macro|GPIO_ODR_ODR5_Msk
DECL|GPIO_ODR_ODR5_Pos|macro|GPIO_ODR_ODR5_Pos
DECL|GPIO_ODR_ODR5|macro|GPIO_ODR_ODR5
DECL|GPIO_ODR_ODR6_Msk|macro|GPIO_ODR_ODR6_Msk
DECL|GPIO_ODR_ODR6_Pos|macro|GPIO_ODR_ODR6_Pos
DECL|GPIO_ODR_ODR6|macro|GPIO_ODR_ODR6
DECL|GPIO_ODR_ODR7_Msk|macro|GPIO_ODR_ODR7_Msk
DECL|GPIO_ODR_ODR7_Pos|macro|GPIO_ODR_ODR7_Pos
DECL|GPIO_ODR_ODR7|macro|GPIO_ODR_ODR7
DECL|GPIO_ODR_ODR8_Msk|macro|GPIO_ODR_ODR8_Msk
DECL|GPIO_ODR_ODR8_Pos|macro|GPIO_ODR_ODR8_Pos
DECL|GPIO_ODR_ODR8|macro|GPIO_ODR_ODR8
DECL|GPIO_ODR_ODR9_Msk|macro|GPIO_ODR_ODR9_Msk
DECL|GPIO_ODR_ODR9_Pos|macro|GPIO_ODR_ODR9_Pos
DECL|GPIO_ODR_ODR9|macro|GPIO_ODR_ODR9
DECL|GPIO_TypeDef|typedef|} GPIO_TypeDef;
DECL|GTPR|member|__IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
DECL|HTR|member|__IO uint32_t HTR;
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /*!< 3 Cortex-M3 Hard Fault Interrupt */
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_ER_IRQn|enumerator|I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
DECL|I2C1_EV_IRQn|enumerator|I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C2_BASE|macro|I2C2_BASE
DECL|I2C2_ER_IRQn|enumerator|I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
DECL|I2C2_EV_IRQn|enumerator|I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
DECL|I2C2|macro|I2C2
DECL|I2C_CCR_CCR_Msk|macro|I2C_CCR_CCR_Msk
DECL|I2C_CCR_CCR_Pos|macro|I2C_CCR_CCR_Pos
DECL|I2C_CCR_CCR|macro|I2C_CCR_CCR
DECL|I2C_CCR_DUTY_Msk|macro|I2C_CCR_DUTY_Msk
DECL|I2C_CCR_DUTY_Pos|macro|I2C_CCR_DUTY_Pos
DECL|I2C_CCR_DUTY|macro|I2C_CCR_DUTY
DECL|I2C_CCR_FS_Msk|macro|I2C_CCR_FS_Msk
DECL|I2C_CCR_FS_Pos|macro|I2C_CCR_FS_Pos
DECL|I2C_CCR_FS|macro|I2C_CCR_FS
DECL|I2C_CR1_ACK_Msk|macro|I2C_CR1_ACK_Msk
DECL|I2C_CR1_ACK_Pos|macro|I2C_CR1_ACK_Pos
DECL|I2C_CR1_ACK|macro|I2C_CR1_ACK
DECL|I2C_CR1_ALERT_Msk|macro|I2C_CR1_ALERT_Msk
DECL|I2C_CR1_ALERT_Pos|macro|I2C_CR1_ALERT_Pos
DECL|I2C_CR1_ALERT|macro|I2C_CR1_ALERT
DECL|I2C_CR1_ENARP_Msk|macro|I2C_CR1_ENARP_Msk
DECL|I2C_CR1_ENARP_Pos|macro|I2C_CR1_ENARP_Pos
DECL|I2C_CR1_ENARP|macro|I2C_CR1_ENARP
DECL|I2C_CR1_ENGC_Msk|macro|I2C_CR1_ENGC_Msk
DECL|I2C_CR1_ENGC_Pos|macro|I2C_CR1_ENGC_Pos
DECL|I2C_CR1_ENGC|macro|I2C_CR1_ENGC
DECL|I2C_CR1_ENPEC_Msk|macro|I2C_CR1_ENPEC_Msk
DECL|I2C_CR1_ENPEC_Pos|macro|I2C_CR1_ENPEC_Pos
DECL|I2C_CR1_ENPEC|macro|I2C_CR1_ENPEC
DECL|I2C_CR1_NOSTRETCH_Msk|macro|I2C_CR1_NOSTRETCH_Msk
DECL|I2C_CR1_NOSTRETCH_Pos|macro|I2C_CR1_NOSTRETCH_Pos
DECL|I2C_CR1_NOSTRETCH|macro|I2C_CR1_NOSTRETCH
DECL|I2C_CR1_PEC_Msk|macro|I2C_CR1_PEC_Msk
DECL|I2C_CR1_PEC_Pos|macro|I2C_CR1_PEC_Pos
DECL|I2C_CR1_PEC|macro|I2C_CR1_PEC
DECL|I2C_CR1_PE_Msk|macro|I2C_CR1_PE_Msk
DECL|I2C_CR1_PE_Pos|macro|I2C_CR1_PE_Pos
DECL|I2C_CR1_PE|macro|I2C_CR1_PE
DECL|I2C_CR1_POS_Msk|macro|I2C_CR1_POS_Msk
DECL|I2C_CR1_POS_Pos|macro|I2C_CR1_POS_Pos
DECL|I2C_CR1_POS|macro|I2C_CR1_POS
DECL|I2C_CR1_SMBTYPE_Msk|macro|I2C_CR1_SMBTYPE_Msk
DECL|I2C_CR1_SMBTYPE_Pos|macro|I2C_CR1_SMBTYPE_Pos
DECL|I2C_CR1_SMBTYPE|macro|I2C_CR1_SMBTYPE
DECL|I2C_CR1_SMBUS_Msk|macro|I2C_CR1_SMBUS_Msk
DECL|I2C_CR1_SMBUS_Pos|macro|I2C_CR1_SMBUS_Pos
DECL|I2C_CR1_SMBUS|macro|I2C_CR1_SMBUS
DECL|I2C_CR1_START_Msk|macro|I2C_CR1_START_Msk
DECL|I2C_CR1_START_Pos|macro|I2C_CR1_START_Pos
DECL|I2C_CR1_START|macro|I2C_CR1_START
DECL|I2C_CR1_STOP_Msk|macro|I2C_CR1_STOP_Msk
DECL|I2C_CR1_STOP_Pos|macro|I2C_CR1_STOP_Pos
DECL|I2C_CR1_STOP|macro|I2C_CR1_STOP
DECL|I2C_CR1_SWRST_Msk|macro|I2C_CR1_SWRST_Msk
DECL|I2C_CR1_SWRST_Pos|macro|I2C_CR1_SWRST_Pos
DECL|I2C_CR1_SWRST|macro|I2C_CR1_SWRST
DECL|I2C_CR2_DMAEN_Msk|macro|I2C_CR2_DMAEN_Msk
DECL|I2C_CR2_DMAEN_Pos|macro|I2C_CR2_DMAEN_Pos
DECL|I2C_CR2_DMAEN|macro|I2C_CR2_DMAEN
DECL|I2C_CR2_FREQ_0|macro|I2C_CR2_FREQ_0
DECL|I2C_CR2_FREQ_1|macro|I2C_CR2_FREQ_1
DECL|I2C_CR2_FREQ_2|macro|I2C_CR2_FREQ_2
DECL|I2C_CR2_FREQ_3|macro|I2C_CR2_FREQ_3
DECL|I2C_CR2_FREQ_4|macro|I2C_CR2_FREQ_4
DECL|I2C_CR2_FREQ_5|macro|I2C_CR2_FREQ_5
DECL|I2C_CR2_FREQ_Msk|macro|I2C_CR2_FREQ_Msk
DECL|I2C_CR2_FREQ_Pos|macro|I2C_CR2_FREQ_Pos
DECL|I2C_CR2_FREQ|macro|I2C_CR2_FREQ
DECL|I2C_CR2_ITBUFEN_Msk|macro|I2C_CR2_ITBUFEN_Msk
DECL|I2C_CR2_ITBUFEN_Pos|macro|I2C_CR2_ITBUFEN_Pos
DECL|I2C_CR2_ITBUFEN|macro|I2C_CR2_ITBUFEN
DECL|I2C_CR2_ITERREN_Msk|macro|I2C_CR2_ITERREN_Msk
DECL|I2C_CR2_ITERREN_Pos|macro|I2C_CR2_ITERREN_Pos
DECL|I2C_CR2_ITERREN|macro|I2C_CR2_ITERREN
DECL|I2C_CR2_ITEVTEN_Msk|macro|I2C_CR2_ITEVTEN_Msk
DECL|I2C_CR2_ITEVTEN_Pos|macro|I2C_CR2_ITEVTEN_Pos
DECL|I2C_CR2_ITEVTEN|macro|I2C_CR2_ITEVTEN
DECL|I2C_CR2_LAST_Msk|macro|I2C_CR2_LAST_Msk
DECL|I2C_CR2_LAST_Pos|macro|I2C_CR2_LAST_Pos
DECL|I2C_CR2_LAST|macro|I2C_CR2_LAST
DECL|I2C_OAR1_ADD0_Msk|macro|I2C_OAR1_ADD0_Msk
DECL|I2C_OAR1_ADD0_Pos|macro|I2C_OAR1_ADD0_Pos
DECL|I2C_OAR1_ADD0|macro|I2C_OAR1_ADD0
DECL|I2C_OAR1_ADD1_7|macro|I2C_OAR1_ADD1_7
DECL|I2C_OAR1_ADD1_Msk|macro|I2C_OAR1_ADD1_Msk
DECL|I2C_OAR1_ADD1_Pos|macro|I2C_OAR1_ADD1_Pos
DECL|I2C_OAR1_ADD1|macro|I2C_OAR1_ADD1
DECL|I2C_OAR1_ADD2_Msk|macro|I2C_OAR1_ADD2_Msk
DECL|I2C_OAR1_ADD2_Pos|macro|I2C_OAR1_ADD2_Pos
DECL|I2C_OAR1_ADD2|macro|I2C_OAR1_ADD2
DECL|I2C_OAR1_ADD3_Msk|macro|I2C_OAR1_ADD3_Msk
DECL|I2C_OAR1_ADD3_Pos|macro|I2C_OAR1_ADD3_Pos
DECL|I2C_OAR1_ADD3|macro|I2C_OAR1_ADD3
DECL|I2C_OAR1_ADD4_Msk|macro|I2C_OAR1_ADD4_Msk
DECL|I2C_OAR1_ADD4_Pos|macro|I2C_OAR1_ADD4_Pos
DECL|I2C_OAR1_ADD4|macro|I2C_OAR1_ADD4
DECL|I2C_OAR1_ADD5_Msk|macro|I2C_OAR1_ADD5_Msk
DECL|I2C_OAR1_ADD5_Pos|macro|I2C_OAR1_ADD5_Pos
DECL|I2C_OAR1_ADD5|macro|I2C_OAR1_ADD5
DECL|I2C_OAR1_ADD6_Msk|macro|I2C_OAR1_ADD6_Msk
DECL|I2C_OAR1_ADD6_Pos|macro|I2C_OAR1_ADD6_Pos
DECL|I2C_OAR1_ADD6|macro|I2C_OAR1_ADD6
DECL|I2C_OAR1_ADD7_Msk|macro|I2C_OAR1_ADD7_Msk
DECL|I2C_OAR1_ADD7_Pos|macro|I2C_OAR1_ADD7_Pos
DECL|I2C_OAR1_ADD7|macro|I2C_OAR1_ADD7
DECL|I2C_OAR1_ADD8_9|macro|I2C_OAR1_ADD8_9
DECL|I2C_OAR1_ADD8_Msk|macro|I2C_OAR1_ADD8_Msk
DECL|I2C_OAR1_ADD8_Pos|macro|I2C_OAR1_ADD8_Pos
DECL|I2C_OAR1_ADD8|macro|I2C_OAR1_ADD8
DECL|I2C_OAR1_ADD9_Msk|macro|I2C_OAR1_ADD9_Msk
DECL|I2C_OAR1_ADD9_Pos|macro|I2C_OAR1_ADD9_Pos
DECL|I2C_OAR1_ADD9|macro|I2C_OAR1_ADD9
DECL|I2C_OAR1_ADDMODE_Msk|macro|I2C_OAR1_ADDMODE_Msk
DECL|I2C_OAR1_ADDMODE_Pos|macro|I2C_OAR1_ADDMODE_Pos
DECL|I2C_OAR1_ADDMODE|macro|I2C_OAR1_ADDMODE
DECL|I2C_OAR2_ADD2_Msk|macro|I2C_OAR2_ADD2_Msk
DECL|I2C_OAR2_ADD2_Pos|macro|I2C_OAR2_ADD2_Pos
DECL|I2C_OAR2_ADD2|macro|I2C_OAR2_ADD2
DECL|I2C_OAR2_ENDUAL_Msk|macro|I2C_OAR2_ENDUAL_Msk
DECL|I2C_OAR2_ENDUAL_Pos|macro|I2C_OAR2_ENDUAL_Pos
DECL|I2C_OAR2_ENDUAL|macro|I2C_OAR2_ENDUAL
DECL|I2C_SR1_ADD10_Msk|macro|I2C_SR1_ADD10_Msk
DECL|I2C_SR1_ADD10_Pos|macro|I2C_SR1_ADD10_Pos
DECL|I2C_SR1_ADD10|macro|I2C_SR1_ADD10
DECL|I2C_SR1_ADDR_Msk|macro|I2C_SR1_ADDR_Msk
DECL|I2C_SR1_ADDR_Pos|macro|I2C_SR1_ADDR_Pos
DECL|I2C_SR1_ADDR|macro|I2C_SR1_ADDR
DECL|I2C_SR1_AF_Msk|macro|I2C_SR1_AF_Msk
DECL|I2C_SR1_AF_Pos|macro|I2C_SR1_AF_Pos
DECL|I2C_SR1_AF|macro|I2C_SR1_AF
DECL|I2C_SR1_ARLO_Msk|macro|I2C_SR1_ARLO_Msk
DECL|I2C_SR1_ARLO_Pos|macro|I2C_SR1_ARLO_Pos
DECL|I2C_SR1_ARLO|macro|I2C_SR1_ARLO
DECL|I2C_SR1_BERR_Msk|macro|I2C_SR1_BERR_Msk
DECL|I2C_SR1_BERR_Pos|macro|I2C_SR1_BERR_Pos
DECL|I2C_SR1_BERR|macro|I2C_SR1_BERR
DECL|I2C_SR1_BTF_Msk|macro|I2C_SR1_BTF_Msk
DECL|I2C_SR1_BTF_Pos|macro|I2C_SR1_BTF_Pos
DECL|I2C_SR1_BTF|macro|I2C_SR1_BTF
DECL|I2C_SR1_OVR_Msk|macro|I2C_SR1_OVR_Msk
DECL|I2C_SR1_OVR_Pos|macro|I2C_SR1_OVR_Pos
DECL|I2C_SR1_OVR|macro|I2C_SR1_OVR
DECL|I2C_SR1_PECERR_Msk|macro|I2C_SR1_PECERR_Msk
DECL|I2C_SR1_PECERR_Pos|macro|I2C_SR1_PECERR_Pos
DECL|I2C_SR1_PECERR|macro|I2C_SR1_PECERR
DECL|I2C_SR1_RXNE_Msk|macro|I2C_SR1_RXNE_Msk
DECL|I2C_SR1_RXNE_Pos|macro|I2C_SR1_RXNE_Pos
DECL|I2C_SR1_RXNE|macro|I2C_SR1_RXNE
DECL|I2C_SR1_SB_Msk|macro|I2C_SR1_SB_Msk
DECL|I2C_SR1_SB_Pos|macro|I2C_SR1_SB_Pos
DECL|I2C_SR1_SB|macro|I2C_SR1_SB
DECL|I2C_SR1_SMBALERT_Msk|macro|I2C_SR1_SMBALERT_Msk
DECL|I2C_SR1_SMBALERT_Pos|macro|I2C_SR1_SMBALERT_Pos
DECL|I2C_SR1_SMBALERT|macro|I2C_SR1_SMBALERT
DECL|I2C_SR1_STOPF_Msk|macro|I2C_SR1_STOPF_Msk
DECL|I2C_SR1_STOPF_Pos|macro|I2C_SR1_STOPF_Pos
DECL|I2C_SR1_STOPF|macro|I2C_SR1_STOPF
DECL|I2C_SR1_TIMEOUT_Msk|macro|I2C_SR1_TIMEOUT_Msk
DECL|I2C_SR1_TIMEOUT_Pos|macro|I2C_SR1_TIMEOUT_Pos
DECL|I2C_SR1_TIMEOUT|macro|I2C_SR1_TIMEOUT
DECL|I2C_SR1_TXE_Msk|macro|I2C_SR1_TXE_Msk
DECL|I2C_SR1_TXE_Pos|macro|I2C_SR1_TXE_Pos
DECL|I2C_SR1_TXE|macro|I2C_SR1_TXE
DECL|I2C_SR2_BUSY_Msk|macro|I2C_SR2_BUSY_Msk
DECL|I2C_SR2_BUSY_Pos|macro|I2C_SR2_BUSY_Pos
DECL|I2C_SR2_BUSY|macro|I2C_SR2_BUSY
DECL|I2C_SR2_DUALF_Msk|macro|I2C_SR2_DUALF_Msk
DECL|I2C_SR2_DUALF_Pos|macro|I2C_SR2_DUALF_Pos
DECL|I2C_SR2_DUALF|macro|I2C_SR2_DUALF
DECL|I2C_SR2_GENCALL_Msk|macro|I2C_SR2_GENCALL_Msk
DECL|I2C_SR2_GENCALL_Pos|macro|I2C_SR2_GENCALL_Pos
DECL|I2C_SR2_GENCALL|macro|I2C_SR2_GENCALL
DECL|I2C_SR2_MSL_Msk|macro|I2C_SR2_MSL_Msk
DECL|I2C_SR2_MSL_Pos|macro|I2C_SR2_MSL_Pos
DECL|I2C_SR2_MSL|macro|I2C_SR2_MSL
DECL|I2C_SR2_PEC_Msk|macro|I2C_SR2_PEC_Msk
DECL|I2C_SR2_PEC_Pos|macro|I2C_SR2_PEC_Pos
DECL|I2C_SR2_PEC|macro|I2C_SR2_PEC
DECL|I2C_SR2_SMBDEFAULT_Msk|macro|I2C_SR2_SMBDEFAULT_Msk
DECL|I2C_SR2_SMBDEFAULT_Pos|macro|I2C_SR2_SMBDEFAULT_Pos
DECL|I2C_SR2_SMBDEFAULT|macro|I2C_SR2_SMBDEFAULT
DECL|I2C_SR2_SMBHOST_Msk|macro|I2C_SR2_SMBHOST_Msk
DECL|I2C_SR2_SMBHOST_Pos|macro|I2C_SR2_SMBHOST_Pos
DECL|I2C_SR2_SMBHOST|macro|I2C_SR2_SMBHOST
DECL|I2C_SR2_TRA_Msk|macro|I2C_SR2_TRA_Msk
DECL|I2C_SR2_TRA_Pos|macro|I2C_SR2_TRA_Pos
DECL|I2C_SR2_TRA|macro|I2C_SR2_TRA
DECL|I2C_TRISE_TRISE_Msk|macro|I2C_TRISE_TRISE_Msk
DECL|I2C_TRISE_TRISE_Pos|macro|I2C_TRISE_TRISE_Pos
DECL|I2C_TRISE_TRISE|macro|I2C_TRISE_TRISE
DECL|I2C_TypeDef|typedef|} I2C_TypeDef;
DECL|I2SCFGR|member|__IO uint32_t I2SCFGR;
DECL|I2SPR|member|__IO uint32_t I2SPR;
DECL|ICR|member|__IO uint32_t ICR;
DECL|IDCODE|member|__IO uint32_t IDCODE;
DECL|IDR|member|__IO uint32_t IDR;
DECL|IDR|member|__IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
DECL|IER|member|__IO uint32_t IER;
DECL|IFCR|member|__IO uint32_t IFCR;
DECL|IMR|member|__IO uint32_t IMR;
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|ISR|member|__IO uint32_t ISR;
DECL|ISTR|member|__IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */
DECL|IS_ADC_ALL_INSTANCE|macro|IS_ADC_ALL_INSTANCE
DECL|IS_ADC_COMMON_INSTANCE|macro|IS_ADC_COMMON_INSTANCE
DECL|IS_ADC_DMA_CAPABILITY_INSTANCE|macro|IS_ADC_DMA_CAPABILITY_INSTANCE
DECL|IS_ADC_MULTIMODE_MASTER_INSTANCE|macro|IS_ADC_MULTIMODE_MASTER_INSTANCE
DECL|IS_CAN_ALL_INSTANCE|macro|IS_CAN_ALL_INSTANCE
DECL|IS_CRC_ALL_INSTANCE|macro|IS_CRC_ALL_INSTANCE
DECL|IS_DAC_ALL_INSTANCE|macro|IS_DAC_ALL_INSTANCE
DECL|IS_DMA_ALL_INSTANCE|macro|IS_DMA_ALL_INSTANCE
DECL|IS_GPIO_AF_INSTANCE|macro|IS_GPIO_AF_INSTANCE
DECL|IS_GPIO_ALL_INSTANCE|macro|IS_GPIO_ALL_INSTANCE
DECL|IS_GPIO_LOCK_INSTANCE|macro|IS_GPIO_LOCK_INSTANCE
DECL|IS_I2C_ALL_INSTANCE|macro|IS_I2C_ALL_INSTANCE
DECL|IS_I2S_ALL_INSTANCE|macro|IS_I2S_ALL_INSTANCE
DECL|IS_IRDA_INSTANCE|macro|IS_IRDA_INSTANCE
DECL|IS_IWDG_ALL_INSTANCE|macro|IS_IWDG_ALL_INSTANCE
DECL|IS_RTC_ALL_INSTANCE|macro|IS_RTC_ALL_INSTANCE
DECL|IS_SDIO_ALL_INSTANCE|macro|IS_SDIO_ALL_INSTANCE
DECL|IS_SMARTCARD_INSTANCE|macro|IS_SMARTCARD_INSTANCE
DECL|IS_SPI_ALL_INSTANCE|macro|IS_SPI_ALL_INSTANCE
DECL|IS_TIM_BREAK_INSTANCE|macro|IS_TIM_BREAK_INSTANCE
DECL|IS_TIM_CC1_INSTANCE|macro|IS_TIM_CC1_INSTANCE
DECL|IS_TIM_CC2_INSTANCE|macro|IS_TIM_CC2_INSTANCE
DECL|IS_TIM_CC3_INSTANCE|macro|IS_TIM_CC3_INSTANCE
DECL|IS_TIM_CC4_INSTANCE|macro|IS_TIM_CC4_INSTANCE
DECL|IS_TIM_CCXN_INSTANCE|macro|IS_TIM_CCXN_INSTANCE
DECL|IS_TIM_CCX_INSTANCE|macro|IS_TIM_CCX_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ITRX_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_TIX_INSTANCE|macro|IS_TIM_CLOCKSOURCE_TIX_INSTANCE
DECL|IS_TIM_CLOCK_DIVISION_INSTANCE|macro|IS_TIM_CLOCK_DIVISION_INSTANCE
DECL|IS_TIM_COMMUTATION_EVENT_INSTANCE|macro|IS_TIM_COMMUTATION_EVENT_INSTANCE
DECL|IS_TIM_COUNTER_MODE_SELECT_INSTANCE|macro|IS_TIM_COUNTER_MODE_SELECT_INSTANCE
DECL|IS_TIM_DMABURST_INSTANCE|macro|IS_TIM_DMABURST_INSTANCE
DECL|IS_TIM_DMA_CC_INSTANCE|macro|IS_TIM_DMA_CC_INSTANCE
DECL|IS_TIM_DMA_INSTANCE|macro|IS_TIM_DMA_INSTANCE
DECL|IS_TIM_ENCODER_INTERFACE_INSTANCE|macro|IS_TIM_ENCODER_INTERFACE_INSTANCE
DECL|IS_TIM_INSTANCE|macro|IS_TIM_INSTANCE
DECL|IS_TIM_MASTER_INSTANCE|macro|IS_TIM_MASTER_INSTANCE
DECL|IS_TIM_OCXREF_CLEAR_INSTANCE|macro|IS_TIM_OCXREF_CLEAR_INSTANCE
DECL|IS_TIM_REPETITION_COUNTER_INSTANCE|macro|IS_TIM_REPETITION_COUNTER_INSTANCE
DECL|IS_TIM_SLAVE_INSTANCE|macro|IS_TIM_SLAVE_INSTANCE
DECL|IS_TIM_XOR_INSTANCE|macro|IS_TIM_XOR_INSTANCE
DECL|IS_UART_DMA_INSTANCE|macro|IS_UART_DMA_INSTANCE
DECL|IS_UART_HALFDUPLEX_INSTANCE|macro|IS_UART_HALFDUPLEX_INSTANCE
DECL|IS_UART_HWFLOW_INSTANCE|macro|IS_UART_HWFLOW_INSTANCE
DECL|IS_UART_INSTANCE|macro|IS_UART_INSTANCE
DECL|IS_UART_LIN_INSTANCE|macro|IS_UART_LIN_INSTANCE
DECL|IS_UART_MULTIPROCESSOR_INSTANCE|macro|IS_UART_MULTIPROCESSOR_INSTANCE
DECL|IS_USART_INSTANCE|macro|IS_USART_INSTANCE
DECL|IS_USB_ALL_INSTANCE|macro|IS_USB_ALL_INSTANCE
DECL|IS_WWDG_ALL_INSTANCE|macro|IS_WWDG_ALL_INSTANCE
DECL|IWDG_BASE|macro|IWDG_BASE
DECL|IWDG_KR_KEY_Msk|macro|IWDG_KR_KEY_Msk
DECL|IWDG_KR_KEY_Pos|macro|IWDG_KR_KEY_Pos
DECL|IWDG_KR_KEY|macro|IWDG_KR_KEY
DECL|IWDG_PR_PR_0|macro|IWDG_PR_PR_0
DECL|IWDG_PR_PR_1|macro|IWDG_PR_PR_1
DECL|IWDG_PR_PR_2|macro|IWDG_PR_PR_2
DECL|IWDG_PR_PR_Msk|macro|IWDG_PR_PR_Msk
DECL|IWDG_PR_PR_Pos|macro|IWDG_PR_PR_Pos
DECL|IWDG_PR_PR|macro|IWDG_PR_PR
DECL|IWDG_RLR_RL_Msk|macro|IWDG_RLR_RL_Msk
DECL|IWDG_RLR_RL_Pos|macro|IWDG_RLR_RL_Pos
DECL|IWDG_RLR_RL|macro|IWDG_RLR_RL
DECL|IWDG_SR_PVU_Msk|macro|IWDG_SR_PVU_Msk
DECL|IWDG_SR_PVU_Pos|macro|IWDG_SR_PVU_Pos
DECL|IWDG_SR_PVU|macro|IWDG_SR_PVU
DECL|IWDG_SR_RVU_Msk|macro|IWDG_SR_RVU_Msk
DECL|IWDG_SR_RVU_Pos|macro|IWDG_SR_RVU_Pos
DECL|IWDG_SR_RVU|macro|IWDG_SR_RVU
DECL|IWDG_TypeDef|typedef|} IWDG_TypeDef;
DECL|IWDG|macro|IWDG
DECL|JDR1|member|__IO uint32_t JDR1;
DECL|JDR2|member|__IO uint32_t JDR2;
DECL|JDR3|member|__IO uint32_t JDR3;
DECL|JDR4|member|__IO uint32_t JDR4;
DECL|JOFR1|member|__IO uint32_t JOFR1;
DECL|JOFR2|member|__IO uint32_t JOFR2;
DECL|JOFR3|member|__IO uint32_t JOFR3;
DECL|JOFR4|member|__IO uint32_t JOFR4;
DECL|JSQR|member|__IO uint32_t JSQR;
DECL|KEYR2|member|__IO uint32_t KEYR2;
DECL|KEYR|member|__IO uint32_t KEYR;
DECL|KR|member|__IO uint32_t KR; /*!< Key register, Address offset: 0x00 */
DECL|LCKR|member|__IO uint32_t LCKR;
DECL|LTR|member|__IO uint32_t LTR;
DECL|MAPR2|member|__IO uint32_t MAPR2;
DECL|MAPR|member|__IO uint32_t MAPR;
DECL|MASK|member|__IO uint32_t MASK;
DECL|MCR|member|__IO uint32_t MCR;
DECL|MSR|member|__IO uint32_t MSR;
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /*!< 4 Cortex-M3 Memory Management Interrupt */
DECL|NVIC_IABR_ACTIVE_0|macro|NVIC_IABR_ACTIVE_0
DECL|NVIC_IABR_ACTIVE_10|macro|NVIC_IABR_ACTIVE_10
DECL|NVIC_IABR_ACTIVE_11|macro|NVIC_IABR_ACTIVE_11
DECL|NVIC_IABR_ACTIVE_12|macro|NVIC_IABR_ACTIVE_12
DECL|NVIC_IABR_ACTIVE_13|macro|NVIC_IABR_ACTIVE_13
DECL|NVIC_IABR_ACTIVE_14|macro|NVIC_IABR_ACTIVE_14
DECL|NVIC_IABR_ACTIVE_15|macro|NVIC_IABR_ACTIVE_15
DECL|NVIC_IABR_ACTIVE_16|macro|NVIC_IABR_ACTIVE_16
DECL|NVIC_IABR_ACTIVE_17|macro|NVIC_IABR_ACTIVE_17
DECL|NVIC_IABR_ACTIVE_18|macro|NVIC_IABR_ACTIVE_18
DECL|NVIC_IABR_ACTIVE_19|macro|NVIC_IABR_ACTIVE_19
DECL|NVIC_IABR_ACTIVE_1|macro|NVIC_IABR_ACTIVE_1
DECL|NVIC_IABR_ACTIVE_20|macro|NVIC_IABR_ACTIVE_20
DECL|NVIC_IABR_ACTIVE_21|macro|NVIC_IABR_ACTIVE_21
DECL|NVIC_IABR_ACTIVE_22|macro|NVIC_IABR_ACTIVE_22
DECL|NVIC_IABR_ACTIVE_23|macro|NVIC_IABR_ACTIVE_23
DECL|NVIC_IABR_ACTIVE_24|macro|NVIC_IABR_ACTIVE_24
DECL|NVIC_IABR_ACTIVE_25|macro|NVIC_IABR_ACTIVE_25
DECL|NVIC_IABR_ACTIVE_26|macro|NVIC_IABR_ACTIVE_26
DECL|NVIC_IABR_ACTIVE_27|macro|NVIC_IABR_ACTIVE_27
DECL|NVIC_IABR_ACTIVE_28|macro|NVIC_IABR_ACTIVE_28
DECL|NVIC_IABR_ACTIVE_29|macro|NVIC_IABR_ACTIVE_29
DECL|NVIC_IABR_ACTIVE_2|macro|NVIC_IABR_ACTIVE_2
DECL|NVIC_IABR_ACTIVE_30|macro|NVIC_IABR_ACTIVE_30
DECL|NVIC_IABR_ACTIVE_31|macro|NVIC_IABR_ACTIVE_31
DECL|NVIC_IABR_ACTIVE_3|macro|NVIC_IABR_ACTIVE_3
DECL|NVIC_IABR_ACTIVE_4|macro|NVIC_IABR_ACTIVE_4
DECL|NVIC_IABR_ACTIVE_5|macro|NVIC_IABR_ACTIVE_5
DECL|NVIC_IABR_ACTIVE_6|macro|NVIC_IABR_ACTIVE_6
DECL|NVIC_IABR_ACTIVE_7|macro|NVIC_IABR_ACTIVE_7
DECL|NVIC_IABR_ACTIVE_8|macro|NVIC_IABR_ACTIVE_8
DECL|NVIC_IABR_ACTIVE_9|macro|NVIC_IABR_ACTIVE_9
DECL|NVIC_IABR_ACTIVE_Msk|macro|NVIC_IABR_ACTIVE_Msk
DECL|NVIC_IABR_ACTIVE_Pos|macro|NVIC_IABR_ACTIVE_Pos
DECL|NVIC_IABR_ACTIVE|macro|NVIC_IABR_ACTIVE
DECL|NVIC_ICER_CLRENA_0|macro|NVIC_ICER_CLRENA_0
DECL|NVIC_ICER_CLRENA_10|macro|NVIC_ICER_CLRENA_10
DECL|NVIC_ICER_CLRENA_11|macro|NVIC_ICER_CLRENA_11
DECL|NVIC_ICER_CLRENA_12|macro|NVIC_ICER_CLRENA_12
DECL|NVIC_ICER_CLRENA_13|macro|NVIC_ICER_CLRENA_13
DECL|NVIC_ICER_CLRENA_14|macro|NVIC_ICER_CLRENA_14
DECL|NVIC_ICER_CLRENA_15|macro|NVIC_ICER_CLRENA_15
DECL|NVIC_ICER_CLRENA_16|macro|NVIC_ICER_CLRENA_16
DECL|NVIC_ICER_CLRENA_17|macro|NVIC_ICER_CLRENA_17
DECL|NVIC_ICER_CLRENA_18|macro|NVIC_ICER_CLRENA_18
DECL|NVIC_ICER_CLRENA_19|macro|NVIC_ICER_CLRENA_19
DECL|NVIC_ICER_CLRENA_1|macro|NVIC_ICER_CLRENA_1
DECL|NVIC_ICER_CLRENA_20|macro|NVIC_ICER_CLRENA_20
DECL|NVIC_ICER_CLRENA_21|macro|NVIC_ICER_CLRENA_21
DECL|NVIC_ICER_CLRENA_22|macro|NVIC_ICER_CLRENA_22
DECL|NVIC_ICER_CLRENA_23|macro|NVIC_ICER_CLRENA_23
DECL|NVIC_ICER_CLRENA_24|macro|NVIC_ICER_CLRENA_24
DECL|NVIC_ICER_CLRENA_25|macro|NVIC_ICER_CLRENA_25
DECL|NVIC_ICER_CLRENA_26|macro|NVIC_ICER_CLRENA_26
DECL|NVIC_ICER_CLRENA_27|macro|NVIC_ICER_CLRENA_27
DECL|NVIC_ICER_CLRENA_28|macro|NVIC_ICER_CLRENA_28
DECL|NVIC_ICER_CLRENA_29|macro|NVIC_ICER_CLRENA_29
DECL|NVIC_ICER_CLRENA_2|macro|NVIC_ICER_CLRENA_2
DECL|NVIC_ICER_CLRENA_30|macro|NVIC_ICER_CLRENA_30
DECL|NVIC_ICER_CLRENA_31|macro|NVIC_ICER_CLRENA_31
DECL|NVIC_ICER_CLRENA_3|macro|NVIC_ICER_CLRENA_3
DECL|NVIC_ICER_CLRENA_4|macro|NVIC_ICER_CLRENA_4
DECL|NVIC_ICER_CLRENA_5|macro|NVIC_ICER_CLRENA_5
DECL|NVIC_ICER_CLRENA_6|macro|NVIC_ICER_CLRENA_6
DECL|NVIC_ICER_CLRENA_7|macro|NVIC_ICER_CLRENA_7
DECL|NVIC_ICER_CLRENA_8|macro|NVIC_ICER_CLRENA_8
DECL|NVIC_ICER_CLRENA_9|macro|NVIC_ICER_CLRENA_9
DECL|NVIC_ICER_CLRENA_Msk|macro|NVIC_ICER_CLRENA_Msk
DECL|NVIC_ICER_CLRENA_Pos|macro|NVIC_ICER_CLRENA_Pos
DECL|NVIC_ICER_CLRENA|macro|NVIC_ICER_CLRENA
DECL|NVIC_ICPR_CLRPEND_0|macro|NVIC_ICPR_CLRPEND_0
DECL|NVIC_ICPR_CLRPEND_10|macro|NVIC_ICPR_CLRPEND_10
DECL|NVIC_ICPR_CLRPEND_11|macro|NVIC_ICPR_CLRPEND_11
DECL|NVIC_ICPR_CLRPEND_12|macro|NVIC_ICPR_CLRPEND_12
DECL|NVIC_ICPR_CLRPEND_13|macro|NVIC_ICPR_CLRPEND_13
DECL|NVIC_ICPR_CLRPEND_14|macro|NVIC_ICPR_CLRPEND_14
DECL|NVIC_ICPR_CLRPEND_15|macro|NVIC_ICPR_CLRPEND_15
DECL|NVIC_ICPR_CLRPEND_16|macro|NVIC_ICPR_CLRPEND_16
DECL|NVIC_ICPR_CLRPEND_17|macro|NVIC_ICPR_CLRPEND_17
DECL|NVIC_ICPR_CLRPEND_18|macro|NVIC_ICPR_CLRPEND_18
DECL|NVIC_ICPR_CLRPEND_19|macro|NVIC_ICPR_CLRPEND_19
DECL|NVIC_ICPR_CLRPEND_1|macro|NVIC_ICPR_CLRPEND_1
DECL|NVIC_ICPR_CLRPEND_20|macro|NVIC_ICPR_CLRPEND_20
DECL|NVIC_ICPR_CLRPEND_21|macro|NVIC_ICPR_CLRPEND_21
DECL|NVIC_ICPR_CLRPEND_22|macro|NVIC_ICPR_CLRPEND_22
DECL|NVIC_ICPR_CLRPEND_23|macro|NVIC_ICPR_CLRPEND_23
DECL|NVIC_ICPR_CLRPEND_24|macro|NVIC_ICPR_CLRPEND_24
DECL|NVIC_ICPR_CLRPEND_25|macro|NVIC_ICPR_CLRPEND_25
DECL|NVIC_ICPR_CLRPEND_26|macro|NVIC_ICPR_CLRPEND_26
DECL|NVIC_ICPR_CLRPEND_27|macro|NVIC_ICPR_CLRPEND_27
DECL|NVIC_ICPR_CLRPEND_28|macro|NVIC_ICPR_CLRPEND_28
DECL|NVIC_ICPR_CLRPEND_29|macro|NVIC_ICPR_CLRPEND_29
DECL|NVIC_ICPR_CLRPEND_2|macro|NVIC_ICPR_CLRPEND_2
DECL|NVIC_ICPR_CLRPEND_30|macro|NVIC_ICPR_CLRPEND_30
DECL|NVIC_ICPR_CLRPEND_31|macro|NVIC_ICPR_CLRPEND_31
DECL|NVIC_ICPR_CLRPEND_3|macro|NVIC_ICPR_CLRPEND_3
DECL|NVIC_ICPR_CLRPEND_4|macro|NVIC_ICPR_CLRPEND_4
DECL|NVIC_ICPR_CLRPEND_5|macro|NVIC_ICPR_CLRPEND_5
DECL|NVIC_ICPR_CLRPEND_6|macro|NVIC_ICPR_CLRPEND_6
DECL|NVIC_ICPR_CLRPEND_7|macro|NVIC_ICPR_CLRPEND_7
DECL|NVIC_ICPR_CLRPEND_8|macro|NVIC_ICPR_CLRPEND_8
DECL|NVIC_ICPR_CLRPEND_9|macro|NVIC_ICPR_CLRPEND_9
DECL|NVIC_ICPR_CLRPEND_Msk|macro|NVIC_ICPR_CLRPEND_Msk
DECL|NVIC_ICPR_CLRPEND_Pos|macro|NVIC_ICPR_CLRPEND_Pos
DECL|NVIC_ICPR_CLRPEND|macro|NVIC_ICPR_CLRPEND
DECL|NVIC_IPR0_PRI_0|macro|NVIC_IPR0_PRI_0
DECL|NVIC_IPR0_PRI_1|macro|NVIC_IPR0_PRI_1
DECL|NVIC_IPR0_PRI_2|macro|NVIC_IPR0_PRI_2
DECL|NVIC_IPR0_PRI_3|macro|NVIC_IPR0_PRI_3
DECL|NVIC_IPR1_PRI_4|macro|NVIC_IPR1_PRI_4
DECL|NVIC_IPR1_PRI_5|macro|NVIC_IPR1_PRI_5
DECL|NVIC_IPR1_PRI_6|macro|NVIC_IPR1_PRI_6
DECL|NVIC_IPR1_PRI_7|macro|NVIC_IPR1_PRI_7
DECL|NVIC_IPR2_PRI_10|macro|NVIC_IPR2_PRI_10
DECL|NVIC_IPR2_PRI_11|macro|NVIC_IPR2_PRI_11
DECL|NVIC_IPR2_PRI_8|macro|NVIC_IPR2_PRI_8
DECL|NVIC_IPR2_PRI_9|macro|NVIC_IPR2_PRI_9
DECL|NVIC_IPR3_PRI_12|macro|NVIC_IPR3_PRI_12
DECL|NVIC_IPR3_PRI_13|macro|NVIC_IPR3_PRI_13
DECL|NVIC_IPR3_PRI_14|macro|NVIC_IPR3_PRI_14
DECL|NVIC_IPR3_PRI_15|macro|NVIC_IPR3_PRI_15
DECL|NVIC_IPR4_PRI_16|macro|NVIC_IPR4_PRI_16
DECL|NVIC_IPR4_PRI_17|macro|NVIC_IPR4_PRI_17
DECL|NVIC_IPR4_PRI_18|macro|NVIC_IPR4_PRI_18
DECL|NVIC_IPR4_PRI_19|macro|NVIC_IPR4_PRI_19
DECL|NVIC_IPR5_PRI_20|macro|NVIC_IPR5_PRI_20
DECL|NVIC_IPR5_PRI_21|macro|NVIC_IPR5_PRI_21
DECL|NVIC_IPR5_PRI_22|macro|NVIC_IPR5_PRI_22
DECL|NVIC_IPR5_PRI_23|macro|NVIC_IPR5_PRI_23
DECL|NVIC_IPR6_PRI_24|macro|NVIC_IPR6_PRI_24
DECL|NVIC_IPR6_PRI_25|macro|NVIC_IPR6_PRI_25
DECL|NVIC_IPR6_PRI_26|macro|NVIC_IPR6_PRI_26
DECL|NVIC_IPR6_PRI_27|macro|NVIC_IPR6_PRI_27
DECL|NVIC_IPR7_PRI_28|macro|NVIC_IPR7_PRI_28
DECL|NVIC_IPR7_PRI_29|macro|NVIC_IPR7_PRI_29
DECL|NVIC_IPR7_PRI_30|macro|NVIC_IPR7_PRI_30
DECL|NVIC_IPR7_PRI_31|macro|NVIC_IPR7_PRI_31
DECL|NVIC_ISER_SETENA_0|macro|NVIC_ISER_SETENA_0
DECL|NVIC_ISER_SETENA_10|macro|NVIC_ISER_SETENA_10
DECL|NVIC_ISER_SETENA_11|macro|NVIC_ISER_SETENA_11
DECL|NVIC_ISER_SETENA_12|macro|NVIC_ISER_SETENA_12
DECL|NVIC_ISER_SETENA_13|macro|NVIC_ISER_SETENA_13
DECL|NVIC_ISER_SETENA_14|macro|NVIC_ISER_SETENA_14
DECL|NVIC_ISER_SETENA_15|macro|NVIC_ISER_SETENA_15
DECL|NVIC_ISER_SETENA_16|macro|NVIC_ISER_SETENA_16
DECL|NVIC_ISER_SETENA_17|macro|NVIC_ISER_SETENA_17
DECL|NVIC_ISER_SETENA_18|macro|NVIC_ISER_SETENA_18
DECL|NVIC_ISER_SETENA_19|macro|NVIC_ISER_SETENA_19
DECL|NVIC_ISER_SETENA_1|macro|NVIC_ISER_SETENA_1
DECL|NVIC_ISER_SETENA_20|macro|NVIC_ISER_SETENA_20
DECL|NVIC_ISER_SETENA_21|macro|NVIC_ISER_SETENA_21
DECL|NVIC_ISER_SETENA_22|macro|NVIC_ISER_SETENA_22
DECL|NVIC_ISER_SETENA_23|macro|NVIC_ISER_SETENA_23
DECL|NVIC_ISER_SETENA_24|macro|NVIC_ISER_SETENA_24
DECL|NVIC_ISER_SETENA_25|macro|NVIC_ISER_SETENA_25
DECL|NVIC_ISER_SETENA_26|macro|NVIC_ISER_SETENA_26
DECL|NVIC_ISER_SETENA_27|macro|NVIC_ISER_SETENA_27
DECL|NVIC_ISER_SETENA_28|macro|NVIC_ISER_SETENA_28
DECL|NVIC_ISER_SETENA_29|macro|NVIC_ISER_SETENA_29
DECL|NVIC_ISER_SETENA_2|macro|NVIC_ISER_SETENA_2
DECL|NVIC_ISER_SETENA_30|macro|NVIC_ISER_SETENA_30
DECL|NVIC_ISER_SETENA_31|macro|NVIC_ISER_SETENA_31
DECL|NVIC_ISER_SETENA_3|macro|NVIC_ISER_SETENA_3
DECL|NVIC_ISER_SETENA_4|macro|NVIC_ISER_SETENA_4
DECL|NVIC_ISER_SETENA_5|macro|NVIC_ISER_SETENA_5
DECL|NVIC_ISER_SETENA_6|macro|NVIC_ISER_SETENA_6
DECL|NVIC_ISER_SETENA_7|macro|NVIC_ISER_SETENA_7
DECL|NVIC_ISER_SETENA_8|macro|NVIC_ISER_SETENA_8
DECL|NVIC_ISER_SETENA_9|macro|NVIC_ISER_SETENA_9
DECL|NVIC_ISER_SETENA_Msk|macro|NVIC_ISER_SETENA_Msk
DECL|NVIC_ISER_SETENA_Pos|macro|NVIC_ISER_SETENA_Pos
DECL|NVIC_ISER_SETENA|macro|NVIC_ISER_SETENA
DECL|NVIC_ISPR_SETPEND_0|macro|NVIC_ISPR_SETPEND_0
DECL|NVIC_ISPR_SETPEND_10|macro|NVIC_ISPR_SETPEND_10
DECL|NVIC_ISPR_SETPEND_11|macro|NVIC_ISPR_SETPEND_11
DECL|NVIC_ISPR_SETPEND_12|macro|NVIC_ISPR_SETPEND_12
DECL|NVIC_ISPR_SETPEND_13|macro|NVIC_ISPR_SETPEND_13
DECL|NVIC_ISPR_SETPEND_14|macro|NVIC_ISPR_SETPEND_14
DECL|NVIC_ISPR_SETPEND_15|macro|NVIC_ISPR_SETPEND_15
DECL|NVIC_ISPR_SETPEND_16|macro|NVIC_ISPR_SETPEND_16
DECL|NVIC_ISPR_SETPEND_17|macro|NVIC_ISPR_SETPEND_17
DECL|NVIC_ISPR_SETPEND_18|macro|NVIC_ISPR_SETPEND_18
DECL|NVIC_ISPR_SETPEND_19|macro|NVIC_ISPR_SETPEND_19
DECL|NVIC_ISPR_SETPEND_1|macro|NVIC_ISPR_SETPEND_1
DECL|NVIC_ISPR_SETPEND_20|macro|NVIC_ISPR_SETPEND_20
DECL|NVIC_ISPR_SETPEND_21|macro|NVIC_ISPR_SETPEND_21
DECL|NVIC_ISPR_SETPEND_22|macro|NVIC_ISPR_SETPEND_22
DECL|NVIC_ISPR_SETPEND_23|macro|NVIC_ISPR_SETPEND_23
DECL|NVIC_ISPR_SETPEND_24|macro|NVIC_ISPR_SETPEND_24
DECL|NVIC_ISPR_SETPEND_25|macro|NVIC_ISPR_SETPEND_25
DECL|NVIC_ISPR_SETPEND_26|macro|NVIC_ISPR_SETPEND_26
DECL|NVIC_ISPR_SETPEND_27|macro|NVIC_ISPR_SETPEND_27
DECL|NVIC_ISPR_SETPEND_28|macro|NVIC_ISPR_SETPEND_28
DECL|NVIC_ISPR_SETPEND_29|macro|NVIC_ISPR_SETPEND_29
DECL|NVIC_ISPR_SETPEND_2|macro|NVIC_ISPR_SETPEND_2
DECL|NVIC_ISPR_SETPEND_30|macro|NVIC_ISPR_SETPEND_30
DECL|NVIC_ISPR_SETPEND_31|macro|NVIC_ISPR_SETPEND_31
DECL|NVIC_ISPR_SETPEND_3|macro|NVIC_ISPR_SETPEND_3
DECL|NVIC_ISPR_SETPEND_4|macro|NVIC_ISPR_SETPEND_4
DECL|NVIC_ISPR_SETPEND_5|macro|NVIC_ISPR_SETPEND_5
DECL|NVIC_ISPR_SETPEND_6|macro|NVIC_ISPR_SETPEND_6
DECL|NVIC_ISPR_SETPEND_7|macro|NVIC_ISPR_SETPEND_7
DECL|NVIC_ISPR_SETPEND_8|macro|NVIC_ISPR_SETPEND_8
DECL|NVIC_ISPR_SETPEND_9|macro|NVIC_ISPR_SETPEND_9
DECL|NVIC_ISPR_SETPEND_Msk|macro|NVIC_ISPR_SETPEND_Msk
DECL|NVIC_ISPR_SETPEND_Pos|macro|NVIC_ISPR_SETPEND_Pos
DECL|NVIC_ISPR_SETPEND|macro|NVIC_ISPR_SETPEND
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
DECL|OAR1|member|__IO uint32_t OAR1;
DECL|OAR2|member|__IO uint32_t OAR2;
DECL|OBR|member|__IO uint32_t OBR;
DECL|OB_BASE|macro|OB_BASE
DECL|OB_TypeDef|typedef|} OB_TypeDef;
DECL|OB|macro|OB
DECL|ODR|member|__IO uint32_t ODR;
DECL|OPTKEYR|member|__IO uint32_t OPTKEYR;
DECL|OR|member|__IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
DECL|OTG_FS_WKUP_IRQHandler|macro|OTG_FS_WKUP_IRQHandler
DECL|OTG_FS_WKUP_IRQn|macro|OTG_FS_WKUP_IRQn
DECL|PATT2|member|__IO uint32_t PATT2; /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */
DECL|PATT3|member|__IO uint32_t PATT3; /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */
DECL|PATT4|member|__IO uint32_t PATT4;
DECL|PCR2|member|__IO uint32_t PCR2; /*!< NAND Flash control register 2, Address offset: 0x60 */
DECL|PCR3|member|__IO uint32_t PCR3; /*!< NAND Flash control register 3, Address offset: 0x80 */
DECL|PCR4|member|__IO uint32_t PCR4;
DECL|PERIPH_BASE|macro|PERIPH_BASE
DECL|PERIPH_BB_BASE|macro|PERIPH_BB_BASE
DECL|PIO4|member|__IO uint32_t PIO4;
DECL|PMEM2|member|__IO uint32_t PMEM2; /*!< NAND Flash Common memory space timing register 2, Address offset: 0x68 */
DECL|PMEM3|member|__IO uint32_t PMEM3; /*!< NAND Flash Common memory space timing register 3, Address offset: 0x88 */
DECL|PMEM4|member|__IO uint32_t PMEM4;
DECL|POWER|member|__IO uint32_t POWER;
DECL|PRLH|member|__IO uint32_t PRLH;
DECL|PRLL|member|__IO uint32_t PRLL;
DECL|PR|member|__IO uint32_t PR;
DECL|PR|member|__IO uint32_t PR; /*!< Prescaler register, Address offset: 0x04 */
DECL|PSC|member|__IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */
DECL|PVD_IRQn|enumerator|PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
DECL|PWR_BASE|macro|PWR_BASE
DECL|PWR_CR_CSBF_Msk|macro|PWR_CR_CSBF_Msk
DECL|PWR_CR_CSBF_Pos|macro|PWR_CR_CSBF_Pos
DECL|PWR_CR_CSBF|macro|PWR_CR_CSBF
DECL|PWR_CR_CWUF_Msk|macro|PWR_CR_CWUF_Msk
DECL|PWR_CR_CWUF_Pos|macro|PWR_CR_CWUF_Pos
DECL|PWR_CR_CWUF|macro|PWR_CR_CWUF
DECL|PWR_CR_DBP_Msk|macro|PWR_CR_DBP_Msk
DECL|PWR_CR_DBP_Pos|macro|PWR_CR_DBP_Pos
DECL|PWR_CR_DBP|macro|PWR_CR_DBP
DECL|PWR_CR_LPDS_Msk|macro|PWR_CR_LPDS_Msk
DECL|PWR_CR_LPDS_Pos|macro|PWR_CR_LPDS_Pos
DECL|PWR_CR_LPDS|macro|PWR_CR_LPDS
DECL|PWR_CR_PDDS_Msk|macro|PWR_CR_PDDS_Msk
DECL|PWR_CR_PDDS_Pos|macro|PWR_CR_PDDS_Pos
DECL|PWR_CR_PDDS|macro|PWR_CR_PDDS
DECL|PWR_CR_PLS_0|macro|PWR_CR_PLS_0
DECL|PWR_CR_PLS_1|macro|PWR_CR_PLS_1
DECL|PWR_CR_PLS_2V2|macro|PWR_CR_PLS_2V2
DECL|PWR_CR_PLS_2V3|macro|PWR_CR_PLS_2V3
DECL|PWR_CR_PLS_2V4|macro|PWR_CR_PLS_2V4
DECL|PWR_CR_PLS_2V5|macro|PWR_CR_PLS_2V5
DECL|PWR_CR_PLS_2V6|macro|PWR_CR_PLS_2V6
DECL|PWR_CR_PLS_2V7|macro|PWR_CR_PLS_2V7
DECL|PWR_CR_PLS_2V8|macro|PWR_CR_PLS_2V8
DECL|PWR_CR_PLS_2V9|macro|PWR_CR_PLS_2V9
DECL|PWR_CR_PLS_2|macro|PWR_CR_PLS_2
DECL|PWR_CR_PLS_Msk|macro|PWR_CR_PLS_Msk
DECL|PWR_CR_PLS_Pos|macro|PWR_CR_PLS_Pos
DECL|PWR_CR_PLS|macro|PWR_CR_PLS
DECL|PWR_CR_PVDE_Msk|macro|PWR_CR_PVDE_Msk
DECL|PWR_CR_PVDE_Pos|macro|PWR_CR_PVDE_Pos
DECL|PWR_CR_PVDE|macro|PWR_CR_PVDE
DECL|PWR_CSR_EWUP_Msk|macro|PWR_CSR_EWUP_Msk
DECL|PWR_CSR_EWUP_Pos|macro|PWR_CSR_EWUP_Pos
DECL|PWR_CSR_EWUP|macro|PWR_CSR_EWUP
DECL|PWR_CSR_PVDO_Msk|macro|PWR_CSR_PVDO_Msk
DECL|PWR_CSR_PVDO_Pos|macro|PWR_CSR_PVDO_Pos
DECL|PWR_CSR_PVDO|macro|PWR_CSR_PVDO
DECL|PWR_CSR_SBF_Msk|macro|PWR_CSR_SBF_Msk
DECL|PWR_CSR_SBF_Pos|macro|PWR_CSR_SBF_Pos
DECL|PWR_CSR_SBF|macro|PWR_CSR_SBF
DECL|PWR_CSR_WUF_Msk|macro|PWR_CSR_WUF_Msk
DECL|PWR_CSR_WUF_Pos|macro|PWR_CSR_WUF_Pos
DECL|PWR_CSR_WUF|macro|PWR_CSR_WUF
DECL|PWR_TypeDef|typedef|} PWR_TypeDef;
DECL|PWR|macro|PWR
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /*!< 14 Cortex-M3 Pend SV Interrupt */
DECL|RCC_AHBENR_CRCEN_Msk|macro|RCC_AHBENR_CRCEN_Msk
DECL|RCC_AHBENR_CRCEN_Pos|macro|RCC_AHBENR_CRCEN_Pos
DECL|RCC_AHBENR_CRCEN|macro|RCC_AHBENR_CRCEN
DECL|RCC_AHBENR_DMA1EN_Msk|macro|RCC_AHBENR_DMA1EN_Msk
DECL|RCC_AHBENR_DMA1EN_Pos|macro|RCC_AHBENR_DMA1EN_Pos
DECL|RCC_AHBENR_DMA1EN|macro|RCC_AHBENR_DMA1EN
DECL|RCC_AHBENR_DMA2EN_Msk|macro|RCC_AHBENR_DMA2EN_Msk
DECL|RCC_AHBENR_DMA2EN_Pos|macro|RCC_AHBENR_DMA2EN_Pos
DECL|RCC_AHBENR_DMA2EN|macro|RCC_AHBENR_DMA2EN
DECL|RCC_AHBENR_FLITFEN_Msk|macro|RCC_AHBENR_FLITFEN_Msk
DECL|RCC_AHBENR_FLITFEN_Pos|macro|RCC_AHBENR_FLITFEN_Pos
DECL|RCC_AHBENR_FLITFEN|macro|RCC_AHBENR_FLITFEN
DECL|RCC_AHBENR_FSMCEN_Msk|macro|RCC_AHBENR_FSMCEN_Msk
DECL|RCC_AHBENR_FSMCEN_Pos|macro|RCC_AHBENR_FSMCEN_Pos
DECL|RCC_AHBENR_FSMCEN|macro|RCC_AHBENR_FSMCEN
DECL|RCC_AHBENR_SDIOEN_Msk|macro|RCC_AHBENR_SDIOEN_Msk
DECL|RCC_AHBENR_SDIOEN_Pos|macro|RCC_AHBENR_SDIOEN_Pos
DECL|RCC_AHBENR_SDIOEN|macro|RCC_AHBENR_SDIOEN
DECL|RCC_AHBENR_SRAMEN_Msk|macro|RCC_AHBENR_SRAMEN_Msk
DECL|RCC_AHBENR_SRAMEN_Pos|macro|RCC_AHBENR_SRAMEN_Pos
DECL|RCC_AHBENR_SRAMEN|macro|RCC_AHBENR_SRAMEN
DECL|RCC_APB1ENR_BKPEN_Msk|macro|RCC_APB1ENR_BKPEN_Msk
DECL|RCC_APB1ENR_BKPEN_Pos|macro|RCC_APB1ENR_BKPEN_Pos
DECL|RCC_APB1ENR_BKPEN|macro|RCC_APB1ENR_BKPEN
DECL|RCC_APB1ENR_CAN1EN_Msk|macro|RCC_APB1ENR_CAN1EN_Msk
DECL|RCC_APB1ENR_CAN1EN_Pos|macro|RCC_APB1ENR_CAN1EN_Pos
DECL|RCC_APB1ENR_CAN1EN|macro|RCC_APB1ENR_CAN1EN
DECL|RCC_APB1ENR_DACEN_Msk|macro|RCC_APB1ENR_DACEN_Msk
DECL|RCC_APB1ENR_DACEN_Pos|macro|RCC_APB1ENR_DACEN_Pos
DECL|RCC_APB1ENR_DACEN|macro|RCC_APB1ENR_DACEN
DECL|RCC_APB1ENR_I2C1EN_Msk|macro|RCC_APB1ENR_I2C1EN_Msk
DECL|RCC_APB1ENR_I2C1EN_Pos|macro|RCC_APB1ENR_I2C1EN_Pos
DECL|RCC_APB1ENR_I2C1EN|macro|RCC_APB1ENR_I2C1EN
DECL|RCC_APB1ENR_I2C2EN_Msk|macro|RCC_APB1ENR_I2C2EN_Msk
DECL|RCC_APB1ENR_I2C2EN_Pos|macro|RCC_APB1ENR_I2C2EN_Pos
DECL|RCC_APB1ENR_I2C2EN|macro|RCC_APB1ENR_I2C2EN
DECL|RCC_APB1ENR_PWREN_Msk|macro|RCC_APB1ENR_PWREN_Msk
DECL|RCC_APB1ENR_PWREN_Pos|macro|RCC_APB1ENR_PWREN_Pos
DECL|RCC_APB1ENR_PWREN|macro|RCC_APB1ENR_PWREN
DECL|RCC_APB1ENR_SPI2EN_Msk|macro|RCC_APB1ENR_SPI2EN_Msk
DECL|RCC_APB1ENR_SPI2EN_Pos|macro|RCC_APB1ENR_SPI2EN_Pos
DECL|RCC_APB1ENR_SPI2EN|macro|RCC_APB1ENR_SPI2EN
DECL|RCC_APB1ENR_SPI3EN_Msk|macro|RCC_APB1ENR_SPI3EN_Msk
DECL|RCC_APB1ENR_SPI3EN_Pos|macro|RCC_APB1ENR_SPI3EN_Pos
DECL|RCC_APB1ENR_SPI3EN|macro|RCC_APB1ENR_SPI3EN
DECL|RCC_APB1ENR_TIM12EN_Msk|macro|RCC_APB1ENR_TIM12EN_Msk
DECL|RCC_APB1ENR_TIM12EN_Pos|macro|RCC_APB1ENR_TIM12EN_Pos
DECL|RCC_APB1ENR_TIM12EN|macro|RCC_APB1ENR_TIM12EN
DECL|RCC_APB1ENR_TIM13EN_Msk|macro|RCC_APB1ENR_TIM13EN_Msk
DECL|RCC_APB1ENR_TIM13EN_Pos|macro|RCC_APB1ENR_TIM13EN_Pos
DECL|RCC_APB1ENR_TIM13EN|macro|RCC_APB1ENR_TIM13EN
DECL|RCC_APB1ENR_TIM14EN_Msk|macro|RCC_APB1ENR_TIM14EN_Msk
DECL|RCC_APB1ENR_TIM14EN_Pos|macro|RCC_APB1ENR_TIM14EN_Pos
DECL|RCC_APB1ENR_TIM14EN|macro|RCC_APB1ENR_TIM14EN
DECL|RCC_APB1ENR_TIM2EN_Msk|macro|RCC_APB1ENR_TIM2EN_Msk
DECL|RCC_APB1ENR_TIM2EN_Pos|macro|RCC_APB1ENR_TIM2EN_Pos
DECL|RCC_APB1ENR_TIM2EN|macro|RCC_APB1ENR_TIM2EN
DECL|RCC_APB1ENR_TIM3EN_Msk|macro|RCC_APB1ENR_TIM3EN_Msk
DECL|RCC_APB1ENR_TIM3EN_Pos|macro|RCC_APB1ENR_TIM3EN_Pos
DECL|RCC_APB1ENR_TIM3EN|macro|RCC_APB1ENR_TIM3EN
DECL|RCC_APB1ENR_TIM4EN_Msk|macro|RCC_APB1ENR_TIM4EN_Msk
DECL|RCC_APB1ENR_TIM4EN_Pos|macro|RCC_APB1ENR_TIM4EN_Pos
DECL|RCC_APB1ENR_TIM4EN|macro|RCC_APB1ENR_TIM4EN
DECL|RCC_APB1ENR_TIM5EN_Msk|macro|RCC_APB1ENR_TIM5EN_Msk
DECL|RCC_APB1ENR_TIM5EN_Pos|macro|RCC_APB1ENR_TIM5EN_Pos
DECL|RCC_APB1ENR_TIM5EN|macro|RCC_APB1ENR_TIM5EN
DECL|RCC_APB1ENR_TIM6EN_Msk|macro|RCC_APB1ENR_TIM6EN_Msk
DECL|RCC_APB1ENR_TIM6EN_Pos|macro|RCC_APB1ENR_TIM6EN_Pos
DECL|RCC_APB1ENR_TIM6EN|macro|RCC_APB1ENR_TIM6EN
DECL|RCC_APB1ENR_TIM7EN_Msk|macro|RCC_APB1ENR_TIM7EN_Msk
DECL|RCC_APB1ENR_TIM7EN_Pos|macro|RCC_APB1ENR_TIM7EN_Pos
DECL|RCC_APB1ENR_TIM7EN|macro|RCC_APB1ENR_TIM7EN
DECL|RCC_APB1ENR_UART4EN_Msk|macro|RCC_APB1ENR_UART4EN_Msk
DECL|RCC_APB1ENR_UART4EN_Pos|macro|RCC_APB1ENR_UART4EN_Pos
DECL|RCC_APB1ENR_UART4EN|macro|RCC_APB1ENR_UART4EN
DECL|RCC_APB1ENR_UART5EN_Msk|macro|RCC_APB1ENR_UART5EN_Msk
DECL|RCC_APB1ENR_UART5EN_Pos|macro|RCC_APB1ENR_UART5EN_Pos
DECL|RCC_APB1ENR_UART5EN|macro|RCC_APB1ENR_UART5EN
DECL|RCC_APB1ENR_USART2EN_Msk|macro|RCC_APB1ENR_USART2EN_Msk
DECL|RCC_APB1ENR_USART2EN_Pos|macro|RCC_APB1ENR_USART2EN_Pos
DECL|RCC_APB1ENR_USART2EN|macro|RCC_APB1ENR_USART2EN
DECL|RCC_APB1ENR_USART3EN_Msk|macro|RCC_APB1ENR_USART3EN_Msk
DECL|RCC_APB1ENR_USART3EN_Pos|macro|RCC_APB1ENR_USART3EN_Pos
DECL|RCC_APB1ENR_USART3EN|macro|RCC_APB1ENR_USART3EN
DECL|RCC_APB1ENR_USBEN_Msk|macro|RCC_APB1ENR_USBEN_Msk
DECL|RCC_APB1ENR_USBEN_Pos|macro|RCC_APB1ENR_USBEN_Pos
DECL|RCC_APB1ENR_USBEN|macro|RCC_APB1ENR_USBEN
DECL|RCC_APB1ENR_WWDGEN_Msk|macro|RCC_APB1ENR_WWDGEN_Msk
DECL|RCC_APB1ENR_WWDGEN_Pos|macro|RCC_APB1ENR_WWDGEN_Pos
DECL|RCC_APB1ENR_WWDGEN|macro|RCC_APB1ENR_WWDGEN
DECL|RCC_APB1RSTR_BKPRST_Msk|macro|RCC_APB1RSTR_BKPRST_Msk
DECL|RCC_APB1RSTR_BKPRST_Pos|macro|RCC_APB1RSTR_BKPRST_Pos
DECL|RCC_APB1RSTR_BKPRST|macro|RCC_APB1RSTR_BKPRST
DECL|RCC_APB1RSTR_CAN1RST_Msk|macro|RCC_APB1RSTR_CAN1RST_Msk
DECL|RCC_APB1RSTR_CAN1RST_Pos|macro|RCC_APB1RSTR_CAN1RST_Pos
DECL|RCC_APB1RSTR_CAN1RST|macro|RCC_APB1RSTR_CAN1RST
DECL|RCC_APB1RSTR_DACRST_Msk|macro|RCC_APB1RSTR_DACRST_Msk
DECL|RCC_APB1RSTR_DACRST_Pos|macro|RCC_APB1RSTR_DACRST_Pos
DECL|RCC_APB1RSTR_DACRST|macro|RCC_APB1RSTR_DACRST
DECL|RCC_APB1RSTR_I2C1RST_Msk|macro|RCC_APB1RSTR_I2C1RST_Msk
DECL|RCC_APB1RSTR_I2C1RST_Pos|macro|RCC_APB1RSTR_I2C1RST_Pos
DECL|RCC_APB1RSTR_I2C1RST|macro|RCC_APB1RSTR_I2C1RST
DECL|RCC_APB1RSTR_I2C2RST_Msk|macro|RCC_APB1RSTR_I2C2RST_Msk
DECL|RCC_APB1RSTR_I2C2RST_Pos|macro|RCC_APB1RSTR_I2C2RST_Pos
DECL|RCC_APB1RSTR_I2C2RST|macro|RCC_APB1RSTR_I2C2RST
DECL|RCC_APB1RSTR_PWRRST_Msk|macro|RCC_APB1RSTR_PWRRST_Msk
DECL|RCC_APB1RSTR_PWRRST_Pos|macro|RCC_APB1RSTR_PWRRST_Pos
DECL|RCC_APB1RSTR_PWRRST|macro|RCC_APB1RSTR_PWRRST
DECL|RCC_APB1RSTR_SPI2RST_Msk|macro|RCC_APB1RSTR_SPI2RST_Msk
DECL|RCC_APB1RSTR_SPI2RST_Pos|macro|RCC_APB1RSTR_SPI2RST_Pos
DECL|RCC_APB1RSTR_SPI2RST|macro|RCC_APB1RSTR_SPI2RST
DECL|RCC_APB1RSTR_SPI3RST_Msk|macro|RCC_APB1RSTR_SPI3RST_Msk
DECL|RCC_APB1RSTR_SPI3RST_Pos|macro|RCC_APB1RSTR_SPI3RST_Pos
DECL|RCC_APB1RSTR_SPI3RST|macro|RCC_APB1RSTR_SPI3RST
DECL|RCC_APB1RSTR_TIM12RST_Msk|macro|RCC_APB1RSTR_TIM12RST_Msk
DECL|RCC_APB1RSTR_TIM12RST_Pos|macro|RCC_APB1RSTR_TIM12RST_Pos
DECL|RCC_APB1RSTR_TIM12RST|macro|RCC_APB1RSTR_TIM12RST
DECL|RCC_APB1RSTR_TIM13RST_Msk|macro|RCC_APB1RSTR_TIM13RST_Msk
DECL|RCC_APB1RSTR_TIM13RST_Pos|macro|RCC_APB1RSTR_TIM13RST_Pos
DECL|RCC_APB1RSTR_TIM13RST|macro|RCC_APB1RSTR_TIM13RST
DECL|RCC_APB1RSTR_TIM14RST_Msk|macro|RCC_APB1RSTR_TIM14RST_Msk
DECL|RCC_APB1RSTR_TIM14RST_Pos|macro|RCC_APB1RSTR_TIM14RST_Pos
DECL|RCC_APB1RSTR_TIM14RST|macro|RCC_APB1RSTR_TIM14RST
DECL|RCC_APB1RSTR_TIM2RST_Msk|macro|RCC_APB1RSTR_TIM2RST_Msk
DECL|RCC_APB1RSTR_TIM2RST_Pos|macro|RCC_APB1RSTR_TIM2RST_Pos
DECL|RCC_APB1RSTR_TIM2RST|macro|RCC_APB1RSTR_TIM2RST
DECL|RCC_APB1RSTR_TIM3RST_Msk|macro|RCC_APB1RSTR_TIM3RST_Msk
DECL|RCC_APB1RSTR_TIM3RST_Pos|macro|RCC_APB1RSTR_TIM3RST_Pos
DECL|RCC_APB1RSTR_TIM3RST|macro|RCC_APB1RSTR_TIM3RST
DECL|RCC_APB1RSTR_TIM4RST_Msk|macro|RCC_APB1RSTR_TIM4RST_Msk
DECL|RCC_APB1RSTR_TIM4RST_Pos|macro|RCC_APB1RSTR_TIM4RST_Pos
DECL|RCC_APB1RSTR_TIM4RST|macro|RCC_APB1RSTR_TIM4RST
DECL|RCC_APB1RSTR_TIM5RST_Msk|macro|RCC_APB1RSTR_TIM5RST_Msk
DECL|RCC_APB1RSTR_TIM5RST_Pos|macro|RCC_APB1RSTR_TIM5RST_Pos
DECL|RCC_APB1RSTR_TIM5RST|macro|RCC_APB1RSTR_TIM5RST
DECL|RCC_APB1RSTR_TIM6RST_Msk|macro|RCC_APB1RSTR_TIM6RST_Msk
DECL|RCC_APB1RSTR_TIM6RST_Pos|macro|RCC_APB1RSTR_TIM6RST_Pos
DECL|RCC_APB1RSTR_TIM6RST|macro|RCC_APB1RSTR_TIM6RST
DECL|RCC_APB1RSTR_TIM7RST_Msk|macro|RCC_APB1RSTR_TIM7RST_Msk
DECL|RCC_APB1RSTR_TIM7RST_Pos|macro|RCC_APB1RSTR_TIM7RST_Pos
DECL|RCC_APB1RSTR_TIM7RST|macro|RCC_APB1RSTR_TIM7RST
DECL|RCC_APB1RSTR_UART4RST_Msk|macro|RCC_APB1RSTR_UART4RST_Msk
DECL|RCC_APB1RSTR_UART4RST_Pos|macro|RCC_APB1RSTR_UART4RST_Pos
DECL|RCC_APB1RSTR_UART4RST|macro|RCC_APB1RSTR_UART4RST
DECL|RCC_APB1RSTR_UART5RST_Msk|macro|RCC_APB1RSTR_UART5RST_Msk
DECL|RCC_APB1RSTR_UART5RST_Pos|macro|RCC_APB1RSTR_UART5RST_Pos
DECL|RCC_APB1RSTR_UART5RST|macro|RCC_APB1RSTR_UART5RST
DECL|RCC_APB1RSTR_USART2RST_Msk|macro|RCC_APB1RSTR_USART2RST_Msk
DECL|RCC_APB1RSTR_USART2RST_Pos|macro|RCC_APB1RSTR_USART2RST_Pos
DECL|RCC_APB1RSTR_USART2RST|macro|RCC_APB1RSTR_USART2RST
DECL|RCC_APB1RSTR_USART3RST_Msk|macro|RCC_APB1RSTR_USART3RST_Msk
DECL|RCC_APB1RSTR_USART3RST_Pos|macro|RCC_APB1RSTR_USART3RST_Pos
DECL|RCC_APB1RSTR_USART3RST|macro|RCC_APB1RSTR_USART3RST
DECL|RCC_APB1RSTR_USBRST_Msk|macro|RCC_APB1RSTR_USBRST_Msk
DECL|RCC_APB1RSTR_USBRST_Pos|macro|RCC_APB1RSTR_USBRST_Pos
DECL|RCC_APB1RSTR_USBRST|macro|RCC_APB1RSTR_USBRST
DECL|RCC_APB1RSTR_WWDGRST_Msk|macro|RCC_APB1RSTR_WWDGRST_Msk
DECL|RCC_APB1RSTR_WWDGRST_Pos|macro|RCC_APB1RSTR_WWDGRST_Pos
DECL|RCC_APB1RSTR_WWDGRST|macro|RCC_APB1RSTR_WWDGRST
DECL|RCC_APB2ENR_ADC1EN_Msk|macro|RCC_APB2ENR_ADC1EN_Msk
DECL|RCC_APB2ENR_ADC1EN_Pos|macro|RCC_APB2ENR_ADC1EN_Pos
DECL|RCC_APB2ENR_ADC1EN|macro|RCC_APB2ENR_ADC1EN
DECL|RCC_APB2ENR_ADC2EN_Msk|macro|RCC_APB2ENR_ADC2EN_Msk
DECL|RCC_APB2ENR_ADC2EN_Pos|macro|RCC_APB2ENR_ADC2EN_Pos
DECL|RCC_APB2ENR_ADC2EN|macro|RCC_APB2ENR_ADC2EN
DECL|RCC_APB2ENR_ADC3EN_Msk|macro|RCC_APB2ENR_ADC3EN_Msk
DECL|RCC_APB2ENR_ADC3EN_Pos|macro|RCC_APB2ENR_ADC3EN_Pos
DECL|RCC_APB2ENR_ADC3EN|macro|RCC_APB2ENR_ADC3EN
DECL|RCC_APB2ENR_AFIOEN_Msk|macro|RCC_APB2ENR_AFIOEN_Msk
DECL|RCC_APB2ENR_AFIOEN_Pos|macro|RCC_APB2ENR_AFIOEN_Pos
DECL|RCC_APB2ENR_AFIOEN|macro|RCC_APB2ENR_AFIOEN
DECL|RCC_APB2ENR_IOPAEN_Msk|macro|RCC_APB2ENR_IOPAEN_Msk
DECL|RCC_APB2ENR_IOPAEN_Pos|macro|RCC_APB2ENR_IOPAEN_Pos
DECL|RCC_APB2ENR_IOPAEN|macro|RCC_APB2ENR_IOPAEN
DECL|RCC_APB2ENR_IOPBEN_Msk|macro|RCC_APB2ENR_IOPBEN_Msk
DECL|RCC_APB2ENR_IOPBEN_Pos|macro|RCC_APB2ENR_IOPBEN_Pos
DECL|RCC_APB2ENR_IOPBEN|macro|RCC_APB2ENR_IOPBEN
DECL|RCC_APB2ENR_IOPCEN_Msk|macro|RCC_APB2ENR_IOPCEN_Msk
DECL|RCC_APB2ENR_IOPCEN_Pos|macro|RCC_APB2ENR_IOPCEN_Pos
DECL|RCC_APB2ENR_IOPCEN|macro|RCC_APB2ENR_IOPCEN
DECL|RCC_APB2ENR_IOPDEN_Msk|macro|RCC_APB2ENR_IOPDEN_Msk
DECL|RCC_APB2ENR_IOPDEN_Pos|macro|RCC_APB2ENR_IOPDEN_Pos
DECL|RCC_APB2ENR_IOPDEN|macro|RCC_APB2ENR_IOPDEN
DECL|RCC_APB2ENR_IOPEEN_Msk|macro|RCC_APB2ENR_IOPEEN_Msk
DECL|RCC_APB2ENR_IOPEEN_Pos|macro|RCC_APB2ENR_IOPEEN_Pos
DECL|RCC_APB2ENR_IOPEEN|macro|RCC_APB2ENR_IOPEEN
DECL|RCC_APB2ENR_IOPFEN_Msk|macro|RCC_APB2ENR_IOPFEN_Msk
DECL|RCC_APB2ENR_IOPFEN_Pos|macro|RCC_APB2ENR_IOPFEN_Pos
DECL|RCC_APB2ENR_IOPFEN|macro|RCC_APB2ENR_IOPFEN
DECL|RCC_APB2ENR_IOPGEN_Msk|macro|RCC_APB2ENR_IOPGEN_Msk
DECL|RCC_APB2ENR_IOPGEN_Pos|macro|RCC_APB2ENR_IOPGEN_Pos
DECL|RCC_APB2ENR_IOPGEN|macro|RCC_APB2ENR_IOPGEN
DECL|RCC_APB2ENR_SPI1EN_Msk|macro|RCC_APB2ENR_SPI1EN_Msk
DECL|RCC_APB2ENR_SPI1EN_Pos|macro|RCC_APB2ENR_SPI1EN_Pos
DECL|RCC_APB2ENR_SPI1EN|macro|RCC_APB2ENR_SPI1EN
DECL|RCC_APB2ENR_TIM10EN_Msk|macro|RCC_APB2ENR_TIM10EN_Msk
DECL|RCC_APB2ENR_TIM10EN_Pos|macro|RCC_APB2ENR_TIM10EN_Pos
DECL|RCC_APB2ENR_TIM10EN|macro|RCC_APB2ENR_TIM10EN
DECL|RCC_APB2ENR_TIM11EN_Msk|macro|RCC_APB2ENR_TIM11EN_Msk
DECL|RCC_APB2ENR_TIM11EN_Pos|macro|RCC_APB2ENR_TIM11EN_Pos
DECL|RCC_APB2ENR_TIM11EN|macro|RCC_APB2ENR_TIM11EN
DECL|RCC_APB2ENR_TIM1EN_Msk|macro|RCC_APB2ENR_TIM1EN_Msk
DECL|RCC_APB2ENR_TIM1EN_Pos|macro|RCC_APB2ENR_TIM1EN_Pos
DECL|RCC_APB2ENR_TIM1EN|macro|RCC_APB2ENR_TIM1EN
DECL|RCC_APB2ENR_TIM8EN_Msk|macro|RCC_APB2ENR_TIM8EN_Msk
DECL|RCC_APB2ENR_TIM8EN_Pos|macro|RCC_APB2ENR_TIM8EN_Pos
DECL|RCC_APB2ENR_TIM8EN|macro|RCC_APB2ENR_TIM8EN
DECL|RCC_APB2ENR_TIM9EN_Msk|macro|RCC_APB2ENR_TIM9EN_Msk
DECL|RCC_APB2ENR_TIM9EN_Pos|macro|RCC_APB2ENR_TIM9EN_Pos
DECL|RCC_APB2ENR_TIM9EN|macro|RCC_APB2ENR_TIM9EN
DECL|RCC_APB2ENR_USART1EN_Msk|macro|RCC_APB2ENR_USART1EN_Msk
DECL|RCC_APB2ENR_USART1EN_Pos|macro|RCC_APB2ENR_USART1EN_Pos
DECL|RCC_APB2ENR_USART1EN|macro|RCC_APB2ENR_USART1EN
DECL|RCC_APB2RSTR_ADC1RST_Msk|macro|RCC_APB2RSTR_ADC1RST_Msk
DECL|RCC_APB2RSTR_ADC1RST_Pos|macro|RCC_APB2RSTR_ADC1RST_Pos
DECL|RCC_APB2RSTR_ADC1RST|macro|RCC_APB2RSTR_ADC1RST
DECL|RCC_APB2RSTR_ADC2RST_Msk|macro|RCC_APB2RSTR_ADC2RST_Msk
DECL|RCC_APB2RSTR_ADC2RST_Pos|macro|RCC_APB2RSTR_ADC2RST_Pos
DECL|RCC_APB2RSTR_ADC2RST|macro|RCC_APB2RSTR_ADC2RST
DECL|RCC_APB2RSTR_ADC3RST_Msk|macro|RCC_APB2RSTR_ADC3RST_Msk
DECL|RCC_APB2RSTR_ADC3RST_Pos|macro|RCC_APB2RSTR_ADC3RST_Pos
DECL|RCC_APB2RSTR_ADC3RST|macro|RCC_APB2RSTR_ADC3RST
DECL|RCC_APB2RSTR_AFIORST_Msk|macro|RCC_APB2RSTR_AFIORST_Msk
DECL|RCC_APB2RSTR_AFIORST_Pos|macro|RCC_APB2RSTR_AFIORST_Pos
DECL|RCC_APB2RSTR_AFIORST|macro|RCC_APB2RSTR_AFIORST
DECL|RCC_APB2RSTR_IOPARST_Msk|macro|RCC_APB2RSTR_IOPARST_Msk
DECL|RCC_APB2RSTR_IOPARST_Pos|macro|RCC_APB2RSTR_IOPARST_Pos
DECL|RCC_APB2RSTR_IOPARST|macro|RCC_APB2RSTR_IOPARST
DECL|RCC_APB2RSTR_IOPBRST_Msk|macro|RCC_APB2RSTR_IOPBRST_Msk
DECL|RCC_APB2RSTR_IOPBRST_Pos|macro|RCC_APB2RSTR_IOPBRST_Pos
DECL|RCC_APB2RSTR_IOPBRST|macro|RCC_APB2RSTR_IOPBRST
DECL|RCC_APB2RSTR_IOPCRST_Msk|macro|RCC_APB2RSTR_IOPCRST_Msk
DECL|RCC_APB2RSTR_IOPCRST_Pos|macro|RCC_APB2RSTR_IOPCRST_Pos
DECL|RCC_APB2RSTR_IOPCRST|macro|RCC_APB2RSTR_IOPCRST
DECL|RCC_APB2RSTR_IOPDRST_Msk|macro|RCC_APB2RSTR_IOPDRST_Msk
DECL|RCC_APB2RSTR_IOPDRST_Pos|macro|RCC_APB2RSTR_IOPDRST_Pos
DECL|RCC_APB2RSTR_IOPDRST|macro|RCC_APB2RSTR_IOPDRST
DECL|RCC_APB2RSTR_IOPERST_Msk|macro|RCC_APB2RSTR_IOPERST_Msk
DECL|RCC_APB2RSTR_IOPERST_Pos|macro|RCC_APB2RSTR_IOPERST_Pos
DECL|RCC_APB2RSTR_IOPERST|macro|RCC_APB2RSTR_IOPERST
DECL|RCC_APB2RSTR_IOPFRST_Msk|macro|RCC_APB2RSTR_IOPFRST_Msk
DECL|RCC_APB2RSTR_IOPFRST_Pos|macro|RCC_APB2RSTR_IOPFRST_Pos
DECL|RCC_APB2RSTR_IOPFRST|macro|RCC_APB2RSTR_IOPFRST
DECL|RCC_APB2RSTR_IOPGRST_Msk|macro|RCC_APB2RSTR_IOPGRST_Msk
DECL|RCC_APB2RSTR_IOPGRST_Pos|macro|RCC_APB2RSTR_IOPGRST_Pos
DECL|RCC_APB2RSTR_IOPGRST|macro|RCC_APB2RSTR_IOPGRST
DECL|RCC_APB2RSTR_SPI1RST_Msk|macro|RCC_APB2RSTR_SPI1RST_Msk
DECL|RCC_APB2RSTR_SPI1RST_Pos|macro|RCC_APB2RSTR_SPI1RST_Pos
DECL|RCC_APB2RSTR_SPI1RST|macro|RCC_APB2RSTR_SPI1RST
DECL|RCC_APB2RSTR_TIM10RST_Msk|macro|RCC_APB2RSTR_TIM10RST_Msk
DECL|RCC_APB2RSTR_TIM10RST_Pos|macro|RCC_APB2RSTR_TIM10RST_Pos
DECL|RCC_APB2RSTR_TIM10RST|macro|RCC_APB2RSTR_TIM10RST
DECL|RCC_APB2RSTR_TIM11RST_Msk|macro|RCC_APB2RSTR_TIM11RST_Msk
DECL|RCC_APB2RSTR_TIM11RST_Pos|macro|RCC_APB2RSTR_TIM11RST_Pos
DECL|RCC_APB2RSTR_TIM11RST|macro|RCC_APB2RSTR_TIM11RST
DECL|RCC_APB2RSTR_TIM1RST_Msk|macro|RCC_APB2RSTR_TIM1RST_Msk
DECL|RCC_APB2RSTR_TIM1RST_Pos|macro|RCC_APB2RSTR_TIM1RST_Pos
DECL|RCC_APB2RSTR_TIM1RST|macro|RCC_APB2RSTR_TIM1RST
DECL|RCC_APB2RSTR_TIM8RST_Msk|macro|RCC_APB2RSTR_TIM8RST_Msk
DECL|RCC_APB2RSTR_TIM8RST_Pos|macro|RCC_APB2RSTR_TIM8RST_Pos
DECL|RCC_APB2RSTR_TIM8RST|macro|RCC_APB2RSTR_TIM8RST
DECL|RCC_APB2RSTR_TIM9RST_Msk|macro|RCC_APB2RSTR_TIM9RST_Msk
DECL|RCC_APB2RSTR_TIM9RST_Pos|macro|RCC_APB2RSTR_TIM9RST_Pos
DECL|RCC_APB2RSTR_TIM9RST|macro|RCC_APB2RSTR_TIM9RST
DECL|RCC_APB2RSTR_USART1RST_Msk|macro|RCC_APB2RSTR_USART1RST_Msk
DECL|RCC_APB2RSTR_USART1RST_Pos|macro|RCC_APB2RSTR_USART1RST_Pos
DECL|RCC_APB2RSTR_USART1RST|macro|RCC_APB2RSTR_USART1RST
DECL|RCC_BASE|macro|RCC_BASE
DECL|RCC_BDCR_BDRST_Msk|macro|RCC_BDCR_BDRST_Msk
DECL|RCC_BDCR_BDRST_Pos|macro|RCC_BDCR_BDRST_Pos
DECL|RCC_BDCR_BDRST|macro|RCC_BDCR_BDRST
DECL|RCC_BDCR_LSEBYP_Msk|macro|RCC_BDCR_LSEBYP_Msk
DECL|RCC_BDCR_LSEBYP_Pos|macro|RCC_BDCR_LSEBYP_Pos
DECL|RCC_BDCR_LSEBYP|macro|RCC_BDCR_LSEBYP
DECL|RCC_BDCR_LSEON_Msk|macro|RCC_BDCR_LSEON_Msk
DECL|RCC_BDCR_LSEON_Pos|macro|RCC_BDCR_LSEON_Pos
DECL|RCC_BDCR_LSEON|macro|RCC_BDCR_LSEON
DECL|RCC_BDCR_LSERDY_Msk|macro|RCC_BDCR_LSERDY_Msk
DECL|RCC_BDCR_LSERDY_Pos|macro|RCC_BDCR_LSERDY_Pos
DECL|RCC_BDCR_LSERDY|macro|RCC_BDCR_LSERDY
DECL|RCC_BDCR_RTCEN_Msk|macro|RCC_BDCR_RTCEN_Msk
DECL|RCC_BDCR_RTCEN_Pos|macro|RCC_BDCR_RTCEN_Pos
DECL|RCC_BDCR_RTCEN|macro|RCC_BDCR_RTCEN
DECL|RCC_BDCR_RTCSEL_0|macro|RCC_BDCR_RTCSEL_0
DECL|RCC_BDCR_RTCSEL_1|macro|RCC_BDCR_RTCSEL_1
DECL|RCC_BDCR_RTCSEL_HSE|macro|RCC_BDCR_RTCSEL_HSE
DECL|RCC_BDCR_RTCSEL_LSE|macro|RCC_BDCR_RTCSEL_LSE
DECL|RCC_BDCR_RTCSEL_LSI|macro|RCC_BDCR_RTCSEL_LSI
DECL|RCC_BDCR_RTCSEL_Msk|macro|RCC_BDCR_RTCSEL_Msk
DECL|RCC_BDCR_RTCSEL_NOCLOCK|macro|RCC_BDCR_RTCSEL_NOCLOCK
DECL|RCC_BDCR_RTCSEL_Pos|macro|RCC_BDCR_RTCSEL_Pos
DECL|RCC_BDCR_RTCSEL|macro|RCC_BDCR_RTCSEL
DECL|RCC_CFGR_ADCPRE_0|macro|RCC_CFGR_ADCPRE_0
DECL|RCC_CFGR_ADCPRE_1|macro|RCC_CFGR_ADCPRE_1
DECL|RCC_CFGR_ADCPRE_DIV2|macro|RCC_CFGR_ADCPRE_DIV2
DECL|RCC_CFGR_ADCPRE_DIV4|macro|RCC_CFGR_ADCPRE_DIV4
DECL|RCC_CFGR_ADCPRE_DIV6|macro|RCC_CFGR_ADCPRE_DIV6
DECL|RCC_CFGR_ADCPRE_DIV8|macro|RCC_CFGR_ADCPRE_DIV8
DECL|RCC_CFGR_ADCPRE_Msk|macro|RCC_CFGR_ADCPRE_Msk
DECL|RCC_CFGR_ADCPRE_Pos|macro|RCC_CFGR_ADCPRE_Pos
DECL|RCC_CFGR_ADCPRE|macro|RCC_CFGR_ADCPRE
DECL|RCC_CFGR_HPRE_0|macro|RCC_CFGR_HPRE_0
DECL|RCC_CFGR_HPRE_1|macro|RCC_CFGR_HPRE_1
DECL|RCC_CFGR_HPRE_2|macro|RCC_CFGR_HPRE_2
DECL|RCC_CFGR_HPRE_3|macro|RCC_CFGR_HPRE_3
DECL|RCC_CFGR_HPRE_DIV128|macro|RCC_CFGR_HPRE_DIV128
DECL|RCC_CFGR_HPRE_DIV16|macro|RCC_CFGR_HPRE_DIV16
DECL|RCC_CFGR_HPRE_DIV1|macro|RCC_CFGR_HPRE_DIV1
DECL|RCC_CFGR_HPRE_DIV256|macro|RCC_CFGR_HPRE_DIV256
DECL|RCC_CFGR_HPRE_DIV2|macro|RCC_CFGR_HPRE_DIV2
DECL|RCC_CFGR_HPRE_DIV4|macro|RCC_CFGR_HPRE_DIV4
DECL|RCC_CFGR_HPRE_DIV512|macro|RCC_CFGR_HPRE_DIV512
DECL|RCC_CFGR_HPRE_DIV64|macro|RCC_CFGR_HPRE_DIV64
DECL|RCC_CFGR_HPRE_DIV8|macro|RCC_CFGR_HPRE_DIV8
DECL|RCC_CFGR_HPRE_Msk|macro|RCC_CFGR_HPRE_Msk
DECL|RCC_CFGR_HPRE_Pos|macro|RCC_CFGR_HPRE_Pos
DECL|RCC_CFGR_HPRE|macro|RCC_CFGR_HPRE
DECL|RCC_CFGR_MCOSEL_0|macro|RCC_CFGR_MCOSEL_0
DECL|RCC_CFGR_MCOSEL_1|macro|RCC_CFGR_MCOSEL_1
DECL|RCC_CFGR_MCOSEL_2|macro|RCC_CFGR_MCOSEL_2
DECL|RCC_CFGR_MCOSEL_HSE|macro|RCC_CFGR_MCOSEL_HSE
DECL|RCC_CFGR_MCOSEL_HSI|macro|RCC_CFGR_MCOSEL_HSI
DECL|RCC_CFGR_MCOSEL_NOCLOCK|macro|RCC_CFGR_MCOSEL_NOCLOCK
DECL|RCC_CFGR_MCOSEL_PLL_DIV2|macro|RCC_CFGR_MCOSEL_PLL_DIV2
DECL|RCC_CFGR_MCOSEL_SYSCLK|macro|RCC_CFGR_MCOSEL_SYSCLK
DECL|RCC_CFGR_MCOSEL|macro|RCC_CFGR_MCOSEL
DECL|RCC_CFGR_MCO_0|macro|RCC_CFGR_MCO_0
DECL|RCC_CFGR_MCO_1|macro|RCC_CFGR_MCO_1
DECL|RCC_CFGR_MCO_2|macro|RCC_CFGR_MCO_2
DECL|RCC_CFGR_MCO_HSE|macro|RCC_CFGR_MCO_HSE
DECL|RCC_CFGR_MCO_HSI|macro|RCC_CFGR_MCO_HSI
DECL|RCC_CFGR_MCO_Msk|macro|RCC_CFGR_MCO_Msk
DECL|RCC_CFGR_MCO_NOCLOCK|macro|RCC_CFGR_MCO_NOCLOCK
DECL|RCC_CFGR_MCO_PLLCLK_DIV2|macro|RCC_CFGR_MCO_PLLCLK_DIV2
DECL|RCC_CFGR_MCO_Pos|macro|RCC_CFGR_MCO_Pos
DECL|RCC_CFGR_MCO_SYSCLK|macro|RCC_CFGR_MCO_SYSCLK
DECL|RCC_CFGR_MCO|macro|RCC_CFGR_MCO
DECL|RCC_CFGR_PLLMULL10_Msk|macro|RCC_CFGR_PLLMULL10_Msk
DECL|RCC_CFGR_PLLMULL10_Pos|macro|RCC_CFGR_PLLMULL10_Pos
DECL|RCC_CFGR_PLLMULL10|macro|RCC_CFGR_PLLMULL10
DECL|RCC_CFGR_PLLMULL11_Msk|macro|RCC_CFGR_PLLMULL11_Msk
DECL|RCC_CFGR_PLLMULL11_Pos|macro|RCC_CFGR_PLLMULL11_Pos
DECL|RCC_CFGR_PLLMULL11|macro|RCC_CFGR_PLLMULL11
DECL|RCC_CFGR_PLLMULL12_Msk|macro|RCC_CFGR_PLLMULL12_Msk
DECL|RCC_CFGR_PLLMULL12_Pos|macro|RCC_CFGR_PLLMULL12_Pos
DECL|RCC_CFGR_PLLMULL12|macro|RCC_CFGR_PLLMULL12
DECL|RCC_CFGR_PLLMULL13_Msk|macro|RCC_CFGR_PLLMULL13_Msk
DECL|RCC_CFGR_PLLMULL13_Pos|macro|RCC_CFGR_PLLMULL13_Pos
DECL|RCC_CFGR_PLLMULL13|macro|RCC_CFGR_PLLMULL13
DECL|RCC_CFGR_PLLMULL14_Msk|macro|RCC_CFGR_PLLMULL14_Msk
DECL|RCC_CFGR_PLLMULL14_Pos|macro|RCC_CFGR_PLLMULL14_Pos
DECL|RCC_CFGR_PLLMULL14|macro|RCC_CFGR_PLLMULL14
DECL|RCC_CFGR_PLLMULL15_Msk|macro|RCC_CFGR_PLLMULL15_Msk
DECL|RCC_CFGR_PLLMULL15_Pos|macro|RCC_CFGR_PLLMULL15_Pos
DECL|RCC_CFGR_PLLMULL15|macro|RCC_CFGR_PLLMULL15
DECL|RCC_CFGR_PLLMULL16_Msk|macro|RCC_CFGR_PLLMULL16_Msk
DECL|RCC_CFGR_PLLMULL16_Pos|macro|RCC_CFGR_PLLMULL16_Pos
DECL|RCC_CFGR_PLLMULL16|macro|RCC_CFGR_PLLMULL16
DECL|RCC_CFGR_PLLMULL2|macro|RCC_CFGR_PLLMULL2
DECL|RCC_CFGR_PLLMULL3_Msk|macro|RCC_CFGR_PLLMULL3_Msk
DECL|RCC_CFGR_PLLMULL3_Pos|macro|RCC_CFGR_PLLMULL3_Pos
DECL|RCC_CFGR_PLLMULL3|macro|RCC_CFGR_PLLMULL3
DECL|RCC_CFGR_PLLMULL4_Msk|macro|RCC_CFGR_PLLMULL4_Msk
DECL|RCC_CFGR_PLLMULL4_Pos|macro|RCC_CFGR_PLLMULL4_Pos
DECL|RCC_CFGR_PLLMULL4|macro|RCC_CFGR_PLLMULL4
DECL|RCC_CFGR_PLLMULL5_Msk|macro|RCC_CFGR_PLLMULL5_Msk
DECL|RCC_CFGR_PLLMULL5_Pos|macro|RCC_CFGR_PLLMULL5_Pos
DECL|RCC_CFGR_PLLMULL5|macro|RCC_CFGR_PLLMULL5
DECL|RCC_CFGR_PLLMULL6_Msk|macro|RCC_CFGR_PLLMULL6_Msk
DECL|RCC_CFGR_PLLMULL6_Pos|macro|RCC_CFGR_PLLMULL6_Pos
DECL|RCC_CFGR_PLLMULL6|macro|RCC_CFGR_PLLMULL6
DECL|RCC_CFGR_PLLMULL7_Msk|macro|RCC_CFGR_PLLMULL7_Msk
DECL|RCC_CFGR_PLLMULL7_Pos|macro|RCC_CFGR_PLLMULL7_Pos
DECL|RCC_CFGR_PLLMULL7|macro|RCC_CFGR_PLLMULL7
DECL|RCC_CFGR_PLLMULL8_Msk|macro|RCC_CFGR_PLLMULL8_Msk
DECL|RCC_CFGR_PLLMULL8_Pos|macro|RCC_CFGR_PLLMULL8_Pos
DECL|RCC_CFGR_PLLMULL8|macro|RCC_CFGR_PLLMULL8
DECL|RCC_CFGR_PLLMULL9_Msk|macro|RCC_CFGR_PLLMULL9_Msk
DECL|RCC_CFGR_PLLMULL9_Pos|macro|RCC_CFGR_PLLMULL9_Pos
DECL|RCC_CFGR_PLLMULL9|macro|RCC_CFGR_PLLMULL9
DECL|RCC_CFGR_PLLMULL_0|macro|RCC_CFGR_PLLMULL_0
DECL|RCC_CFGR_PLLMULL_1|macro|RCC_CFGR_PLLMULL_1
DECL|RCC_CFGR_PLLMULL_2|macro|RCC_CFGR_PLLMULL_2
DECL|RCC_CFGR_PLLMULL_3|macro|RCC_CFGR_PLLMULL_3
DECL|RCC_CFGR_PLLMULL_Msk|macro|RCC_CFGR_PLLMULL_Msk
DECL|RCC_CFGR_PLLMULL_Pos|macro|RCC_CFGR_PLLMULL_Pos
DECL|RCC_CFGR_PLLMULL|macro|RCC_CFGR_PLLMULL
DECL|RCC_CFGR_PLLSRC_Msk|macro|RCC_CFGR_PLLSRC_Msk
DECL|RCC_CFGR_PLLSRC_Pos|macro|RCC_CFGR_PLLSRC_Pos
DECL|RCC_CFGR_PLLSRC|macro|RCC_CFGR_PLLSRC
DECL|RCC_CFGR_PLLXTPRE_HSE_DIV2|macro|RCC_CFGR_PLLXTPRE_HSE_DIV2
DECL|RCC_CFGR_PLLXTPRE_HSE|macro|RCC_CFGR_PLLXTPRE_HSE
DECL|RCC_CFGR_PLLXTPRE_Msk|macro|RCC_CFGR_PLLXTPRE_Msk
DECL|RCC_CFGR_PLLXTPRE_Pos|macro|RCC_CFGR_PLLXTPRE_Pos
DECL|RCC_CFGR_PLLXTPRE|macro|RCC_CFGR_PLLXTPRE
DECL|RCC_CFGR_PPRE1_0|macro|RCC_CFGR_PPRE1_0
DECL|RCC_CFGR_PPRE1_1|macro|RCC_CFGR_PPRE1_1
DECL|RCC_CFGR_PPRE1_2|macro|RCC_CFGR_PPRE1_2
DECL|RCC_CFGR_PPRE1_DIV16|macro|RCC_CFGR_PPRE1_DIV16
DECL|RCC_CFGR_PPRE1_DIV1|macro|RCC_CFGR_PPRE1_DIV1
DECL|RCC_CFGR_PPRE1_DIV2|macro|RCC_CFGR_PPRE1_DIV2
DECL|RCC_CFGR_PPRE1_DIV4|macro|RCC_CFGR_PPRE1_DIV4
DECL|RCC_CFGR_PPRE1_DIV8|macro|RCC_CFGR_PPRE1_DIV8
DECL|RCC_CFGR_PPRE1_Msk|macro|RCC_CFGR_PPRE1_Msk
DECL|RCC_CFGR_PPRE1_Pos|macro|RCC_CFGR_PPRE1_Pos
DECL|RCC_CFGR_PPRE1|macro|RCC_CFGR_PPRE1
DECL|RCC_CFGR_PPRE2_0|macro|RCC_CFGR_PPRE2_0
DECL|RCC_CFGR_PPRE2_1|macro|RCC_CFGR_PPRE2_1
DECL|RCC_CFGR_PPRE2_2|macro|RCC_CFGR_PPRE2_2
DECL|RCC_CFGR_PPRE2_DIV16|macro|RCC_CFGR_PPRE2_DIV16
DECL|RCC_CFGR_PPRE2_DIV1|macro|RCC_CFGR_PPRE2_DIV1
DECL|RCC_CFGR_PPRE2_DIV2|macro|RCC_CFGR_PPRE2_DIV2
DECL|RCC_CFGR_PPRE2_DIV4|macro|RCC_CFGR_PPRE2_DIV4
DECL|RCC_CFGR_PPRE2_DIV8|macro|RCC_CFGR_PPRE2_DIV8
DECL|RCC_CFGR_PPRE2_Msk|macro|RCC_CFGR_PPRE2_Msk
DECL|RCC_CFGR_PPRE2_Pos|macro|RCC_CFGR_PPRE2_Pos
DECL|RCC_CFGR_PPRE2|macro|RCC_CFGR_PPRE2
DECL|RCC_CFGR_SWS_0|macro|RCC_CFGR_SWS_0
DECL|RCC_CFGR_SWS_1|macro|RCC_CFGR_SWS_1
DECL|RCC_CFGR_SWS_HSE|macro|RCC_CFGR_SWS_HSE
DECL|RCC_CFGR_SWS_HSI|macro|RCC_CFGR_SWS_HSI
DECL|RCC_CFGR_SWS_Msk|macro|RCC_CFGR_SWS_Msk
DECL|RCC_CFGR_SWS_PLL|macro|RCC_CFGR_SWS_PLL
DECL|RCC_CFGR_SWS_Pos|macro|RCC_CFGR_SWS_Pos
DECL|RCC_CFGR_SWS|macro|RCC_CFGR_SWS
DECL|RCC_CFGR_SW_0|macro|RCC_CFGR_SW_0
DECL|RCC_CFGR_SW_1|macro|RCC_CFGR_SW_1
DECL|RCC_CFGR_SW_HSE|macro|RCC_CFGR_SW_HSE
DECL|RCC_CFGR_SW_HSI|macro|RCC_CFGR_SW_HSI
DECL|RCC_CFGR_SW_Msk|macro|RCC_CFGR_SW_Msk
DECL|RCC_CFGR_SW_PLL|macro|RCC_CFGR_SW_PLL
DECL|RCC_CFGR_SW_Pos|macro|RCC_CFGR_SW_Pos
DECL|RCC_CFGR_SW|macro|RCC_CFGR_SW
DECL|RCC_CFGR_USBPRE_Msk|macro|RCC_CFGR_USBPRE_Msk
DECL|RCC_CFGR_USBPRE_Pos|macro|RCC_CFGR_USBPRE_Pos
DECL|RCC_CFGR_USBPRE|macro|RCC_CFGR_USBPRE
DECL|RCC_CIR_CSSC_Msk|macro|RCC_CIR_CSSC_Msk
DECL|RCC_CIR_CSSC_Pos|macro|RCC_CIR_CSSC_Pos
DECL|RCC_CIR_CSSC|macro|RCC_CIR_CSSC
DECL|RCC_CIR_CSSF_Msk|macro|RCC_CIR_CSSF_Msk
DECL|RCC_CIR_CSSF_Pos|macro|RCC_CIR_CSSF_Pos
DECL|RCC_CIR_CSSF|macro|RCC_CIR_CSSF
DECL|RCC_CIR_HSERDYC_Msk|macro|RCC_CIR_HSERDYC_Msk
DECL|RCC_CIR_HSERDYC_Pos|macro|RCC_CIR_HSERDYC_Pos
DECL|RCC_CIR_HSERDYC|macro|RCC_CIR_HSERDYC
DECL|RCC_CIR_HSERDYF_Msk|macro|RCC_CIR_HSERDYF_Msk
DECL|RCC_CIR_HSERDYF_Pos|macro|RCC_CIR_HSERDYF_Pos
DECL|RCC_CIR_HSERDYF|macro|RCC_CIR_HSERDYF
DECL|RCC_CIR_HSERDYIE_Msk|macro|RCC_CIR_HSERDYIE_Msk
DECL|RCC_CIR_HSERDYIE_Pos|macro|RCC_CIR_HSERDYIE_Pos
DECL|RCC_CIR_HSERDYIE|macro|RCC_CIR_HSERDYIE
DECL|RCC_CIR_HSIRDYC_Msk|macro|RCC_CIR_HSIRDYC_Msk
DECL|RCC_CIR_HSIRDYC_Pos|macro|RCC_CIR_HSIRDYC_Pos
DECL|RCC_CIR_HSIRDYC|macro|RCC_CIR_HSIRDYC
DECL|RCC_CIR_HSIRDYF_Msk|macro|RCC_CIR_HSIRDYF_Msk
DECL|RCC_CIR_HSIRDYF_Pos|macro|RCC_CIR_HSIRDYF_Pos
DECL|RCC_CIR_HSIRDYF|macro|RCC_CIR_HSIRDYF
DECL|RCC_CIR_HSIRDYIE_Msk|macro|RCC_CIR_HSIRDYIE_Msk
DECL|RCC_CIR_HSIRDYIE_Pos|macro|RCC_CIR_HSIRDYIE_Pos
DECL|RCC_CIR_HSIRDYIE|macro|RCC_CIR_HSIRDYIE
DECL|RCC_CIR_LSERDYC_Msk|macro|RCC_CIR_LSERDYC_Msk
DECL|RCC_CIR_LSERDYC_Pos|macro|RCC_CIR_LSERDYC_Pos
DECL|RCC_CIR_LSERDYC|macro|RCC_CIR_LSERDYC
DECL|RCC_CIR_LSERDYF_Msk|macro|RCC_CIR_LSERDYF_Msk
DECL|RCC_CIR_LSERDYF_Pos|macro|RCC_CIR_LSERDYF_Pos
DECL|RCC_CIR_LSERDYF|macro|RCC_CIR_LSERDYF
DECL|RCC_CIR_LSERDYIE_Msk|macro|RCC_CIR_LSERDYIE_Msk
DECL|RCC_CIR_LSERDYIE_Pos|macro|RCC_CIR_LSERDYIE_Pos
DECL|RCC_CIR_LSERDYIE|macro|RCC_CIR_LSERDYIE
DECL|RCC_CIR_LSIRDYC_Msk|macro|RCC_CIR_LSIRDYC_Msk
DECL|RCC_CIR_LSIRDYC_Pos|macro|RCC_CIR_LSIRDYC_Pos
DECL|RCC_CIR_LSIRDYC|macro|RCC_CIR_LSIRDYC
DECL|RCC_CIR_LSIRDYF_Msk|macro|RCC_CIR_LSIRDYF_Msk
DECL|RCC_CIR_LSIRDYF_Pos|macro|RCC_CIR_LSIRDYF_Pos
DECL|RCC_CIR_LSIRDYF|macro|RCC_CIR_LSIRDYF
DECL|RCC_CIR_LSIRDYIE_Msk|macro|RCC_CIR_LSIRDYIE_Msk
DECL|RCC_CIR_LSIRDYIE_Pos|macro|RCC_CIR_LSIRDYIE_Pos
DECL|RCC_CIR_LSIRDYIE|macro|RCC_CIR_LSIRDYIE
DECL|RCC_CIR_PLLRDYC_Msk|macro|RCC_CIR_PLLRDYC_Msk
DECL|RCC_CIR_PLLRDYC_Pos|macro|RCC_CIR_PLLRDYC_Pos
DECL|RCC_CIR_PLLRDYC|macro|RCC_CIR_PLLRDYC
DECL|RCC_CIR_PLLRDYF_Msk|macro|RCC_CIR_PLLRDYF_Msk
DECL|RCC_CIR_PLLRDYF_Pos|macro|RCC_CIR_PLLRDYF_Pos
DECL|RCC_CIR_PLLRDYF|macro|RCC_CIR_PLLRDYF
DECL|RCC_CIR_PLLRDYIE_Msk|macro|RCC_CIR_PLLRDYIE_Msk
DECL|RCC_CIR_PLLRDYIE_Pos|macro|RCC_CIR_PLLRDYIE_Pos
DECL|RCC_CIR_PLLRDYIE|macro|RCC_CIR_PLLRDYIE
DECL|RCC_CR_CSSON_Msk|macro|RCC_CR_CSSON_Msk
DECL|RCC_CR_CSSON_Pos|macro|RCC_CR_CSSON_Pos
DECL|RCC_CR_CSSON|macro|RCC_CR_CSSON
DECL|RCC_CR_HSEBYP_Msk|macro|RCC_CR_HSEBYP_Msk
DECL|RCC_CR_HSEBYP_Pos|macro|RCC_CR_HSEBYP_Pos
DECL|RCC_CR_HSEBYP|macro|RCC_CR_HSEBYP
DECL|RCC_CR_HSEON_Msk|macro|RCC_CR_HSEON_Msk
DECL|RCC_CR_HSEON_Pos|macro|RCC_CR_HSEON_Pos
DECL|RCC_CR_HSEON|macro|RCC_CR_HSEON
DECL|RCC_CR_HSERDY_Msk|macro|RCC_CR_HSERDY_Msk
DECL|RCC_CR_HSERDY_Pos|macro|RCC_CR_HSERDY_Pos
DECL|RCC_CR_HSERDY|macro|RCC_CR_HSERDY
DECL|RCC_CR_HSICAL_Msk|macro|RCC_CR_HSICAL_Msk
DECL|RCC_CR_HSICAL_Pos|macro|RCC_CR_HSICAL_Pos
DECL|RCC_CR_HSICAL|macro|RCC_CR_HSICAL
DECL|RCC_CR_HSION_Msk|macro|RCC_CR_HSION_Msk
DECL|RCC_CR_HSION_Pos|macro|RCC_CR_HSION_Pos
DECL|RCC_CR_HSION|macro|RCC_CR_HSION
DECL|RCC_CR_HSIRDY_Msk|macro|RCC_CR_HSIRDY_Msk
DECL|RCC_CR_HSIRDY_Pos|macro|RCC_CR_HSIRDY_Pos
DECL|RCC_CR_HSIRDY|macro|RCC_CR_HSIRDY
DECL|RCC_CR_HSITRIM_Msk|macro|RCC_CR_HSITRIM_Msk
DECL|RCC_CR_HSITRIM_Pos|macro|RCC_CR_HSITRIM_Pos
DECL|RCC_CR_HSITRIM|macro|RCC_CR_HSITRIM
DECL|RCC_CR_PLLON_Msk|macro|RCC_CR_PLLON_Msk
DECL|RCC_CR_PLLON_Pos|macro|RCC_CR_PLLON_Pos
DECL|RCC_CR_PLLON|macro|RCC_CR_PLLON
DECL|RCC_CR_PLLRDY_Msk|macro|RCC_CR_PLLRDY_Msk
DECL|RCC_CR_PLLRDY_Pos|macro|RCC_CR_PLLRDY_Pos
DECL|RCC_CR_PLLRDY|macro|RCC_CR_PLLRDY
DECL|RCC_CSR_IWDGRSTF_Msk|macro|RCC_CSR_IWDGRSTF_Msk
DECL|RCC_CSR_IWDGRSTF_Pos|macro|RCC_CSR_IWDGRSTF_Pos
DECL|RCC_CSR_IWDGRSTF|macro|RCC_CSR_IWDGRSTF
DECL|RCC_CSR_LPWRRSTF_Msk|macro|RCC_CSR_LPWRRSTF_Msk
DECL|RCC_CSR_LPWRRSTF_Pos|macro|RCC_CSR_LPWRRSTF_Pos
DECL|RCC_CSR_LPWRRSTF|macro|RCC_CSR_LPWRRSTF
DECL|RCC_CSR_LSION_Msk|macro|RCC_CSR_LSION_Msk
DECL|RCC_CSR_LSION_Pos|macro|RCC_CSR_LSION_Pos
DECL|RCC_CSR_LSION|macro|RCC_CSR_LSION
DECL|RCC_CSR_LSIRDY_Msk|macro|RCC_CSR_LSIRDY_Msk
DECL|RCC_CSR_LSIRDY_Pos|macro|RCC_CSR_LSIRDY_Pos
DECL|RCC_CSR_LSIRDY|macro|RCC_CSR_LSIRDY
DECL|RCC_CSR_PINRSTF_Msk|macro|RCC_CSR_PINRSTF_Msk
DECL|RCC_CSR_PINRSTF_Pos|macro|RCC_CSR_PINRSTF_Pos
DECL|RCC_CSR_PINRSTF|macro|RCC_CSR_PINRSTF
DECL|RCC_CSR_PORRSTF_Msk|macro|RCC_CSR_PORRSTF_Msk
DECL|RCC_CSR_PORRSTF_Pos|macro|RCC_CSR_PORRSTF_Pos
DECL|RCC_CSR_PORRSTF|macro|RCC_CSR_PORRSTF
DECL|RCC_CSR_RMVF_Msk|macro|RCC_CSR_RMVF_Msk
DECL|RCC_CSR_RMVF_Pos|macro|RCC_CSR_RMVF_Pos
DECL|RCC_CSR_RMVF|macro|RCC_CSR_RMVF
DECL|RCC_CSR_SFTRSTF_Msk|macro|RCC_CSR_SFTRSTF_Msk
DECL|RCC_CSR_SFTRSTF_Pos|macro|RCC_CSR_SFTRSTF_Pos
DECL|RCC_CSR_SFTRSTF|macro|RCC_CSR_SFTRSTF
DECL|RCC_CSR_WWDGRSTF_Msk|macro|RCC_CSR_WWDGRSTF_Msk
DECL|RCC_CSR_WWDGRSTF_Pos|macro|RCC_CSR_WWDGRSTF_Pos
DECL|RCC_CSR_WWDGRSTF|macro|RCC_CSR_WWDGRSTF
DECL|RCC_IRQn|enumerator|RCC_IRQn = 5, /*!< RCC global Interrupt */
DECL|RCC_TypeDef|typedef|} RCC_TypeDef;
DECL|RCC|macro|RCC
DECL|RCR|member|__IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
DECL|RDHR|member|__IO uint32_t RDHR;
DECL|RDLR|member|__IO uint32_t RDLR;
DECL|RDP_KEY_Msk|macro|RDP_KEY_Msk
DECL|RDP_KEY_Pos|macro|RDP_KEY_Pos
DECL|RDP_KEY|macro|RDP_KEY
DECL|RDP|member|__IO uint16_t RDP;
DECL|RDTR|member|__IO uint32_t RDTR;
DECL|RESERVED0|member|__IO uint16_t RESERVED0; /*!< Reserved */
DECL|RESERVED0|member|uint32_t RESERVED0;
DECL|RESERVED0|member|uint32_t RESERVED0;
DECL|RESERVED0|member|uint32_t RESERVED0; /*!< Reserved, 0x70 */
DECL|RESERVED0|member|uint32_t RESERVED0[2];
DECL|RESERVED0|member|uint32_t RESERVED0[88];
DECL|RESERVED0|member|uint8_t RESERVED0; /*!< Reserved, Address offset: 0x05 */
DECL|RESERVED13|member|uint32_t RESERVED13[2];
DECL|RESERVED1|member|__IO uint16_t RESERVED1; /*!< Reserved */
DECL|RESERVED1|member|uint16_t RESERVED1; /*!< Reserved, Address offset: 0x06 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, 0x78 */
DECL|RESERVED1|member|uint32_t RESERVED1[12];
DECL|RESERVED1|member|uint32_t RESERVED1[13];
DECL|RESERVED1|member|uint32_t RESERVED1[8];
DECL|RESERVED2|member|__IO uint16_t RESERVED2; /*!< Reserved */
DECL|RESERVED2|member|uint32_t RESERVED2;
DECL|RESERVED2|member|uint32_t RESERVED2;
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x7C */
DECL|RESERVED3|member|__IO uint16_t RESERVED3; /*!< Reserved */
DECL|RESERVED3|member|uint32_t RESERVED3;
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, 0x90 */
DECL|RESERVED4|member|__IO uint16_t RESERVED4; /*!< Reserved */
DECL|RESERVED4|member|uint32_t RESERVED4;
DECL|RESERVED5|member|__IO uint16_t RESERVED5; /*!< Reserved */
DECL|RESERVED5|member|uint32_t RESERVED5[8];
DECL|RESERVED6|member|__IO uint16_t RESERVED6; /*!< Reserved */
DECL|RESERVED7|member|__IO uint16_t RESERVED7[17]; /*!< Reserved */
DECL|RESERVED8|member|__IO uint16_t RESERVED8; /*!< Reserved */
DECL|RESERVED9|member|__IO uint16_t RESERVED9; /*!< Reserved */
DECL|RESERVEDA|member|__IO uint16_t RESERVEDA; /*!< Reserved */
DECL|RESERVEDB|member|__IO uint16_t RESERVEDB; /*!< Reserved */
DECL|RESERVEDC|member|__IO uint16_t RESERVEDC; /*!< Reserved */
DECL|RESERVED|member|__IO uint32_t RESERVED;
DECL|RESERVED|member|uint32_t RESERVED[16];
DECL|RESP1|member|__I uint32_t RESP1;
DECL|RESP2|member|__I uint32_t RESP2;
DECL|RESP3|member|__I uint32_t RESP3;
DECL|RESP4|member|__I uint32_t RESP4;
DECL|RESPCMD|member|__I uint32_t RESPCMD;
DECL|RF0R|member|__IO uint32_t RF0R;
DECL|RF1R|member|__IO uint32_t RF1R;
DECL|RIR|member|__IO uint32_t RIR;
DECL|RLR|member|__IO uint32_t RLR; /*!< Reload register, Address offset: 0x08 */
DECL|RTCCR|member|__IO uint32_t RTCCR;
DECL|RTC_ALRH_RTC_ALR_Msk|macro|RTC_ALRH_RTC_ALR_Msk
DECL|RTC_ALRH_RTC_ALR_Pos|macro|RTC_ALRH_RTC_ALR_Pos
DECL|RTC_ALRH_RTC_ALR|macro|RTC_ALRH_RTC_ALR
DECL|RTC_ALRL_RTC_ALR_Msk|macro|RTC_ALRL_RTC_ALR_Msk
DECL|RTC_ALRL_RTC_ALR_Pos|macro|RTC_ALRL_RTC_ALR_Pos
DECL|RTC_ALRL_RTC_ALR|macro|RTC_ALRL_RTC_ALR
DECL|RTC_Alarm_IRQn|enumerator|RTC_Alarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_BKP_NUMBER|macro|RTC_BKP_NUMBER
DECL|RTC_CNTH_RTC_CNT_Msk|macro|RTC_CNTH_RTC_CNT_Msk
DECL|RTC_CNTH_RTC_CNT_Pos|macro|RTC_CNTH_RTC_CNT_Pos
DECL|RTC_CNTH_RTC_CNT|macro|RTC_CNTH_RTC_CNT
DECL|RTC_CNTL_RTC_CNT_Msk|macro|RTC_CNTL_RTC_CNT_Msk
DECL|RTC_CNTL_RTC_CNT_Pos|macro|RTC_CNTL_RTC_CNT_Pos
DECL|RTC_CNTL_RTC_CNT|macro|RTC_CNTL_RTC_CNT
DECL|RTC_CRH_ALRIE_Msk|macro|RTC_CRH_ALRIE_Msk
DECL|RTC_CRH_ALRIE_Pos|macro|RTC_CRH_ALRIE_Pos
DECL|RTC_CRH_ALRIE|macro|RTC_CRH_ALRIE
DECL|RTC_CRH_OWIE_Msk|macro|RTC_CRH_OWIE_Msk
DECL|RTC_CRH_OWIE_Pos|macro|RTC_CRH_OWIE_Pos
DECL|RTC_CRH_OWIE|macro|RTC_CRH_OWIE
DECL|RTC_CRH_SECIE_Msk|macro|RTC_CRH_SECIE_Msk
DECL|RTC_CRH_SECIE_Pos|macro|RTC_CRH_SECIE_Pos
DECL|RTC_CRH_SECIE|macro|RTC_CRH_SECIE
DECL|RTC_CRL_ALRF_Msk|macro|RTC_CRL_ALRF_Msk
DECL|RTC_CRL_ALRF_Pos|macro|RTC_CRL_ALRF_Pos
DECL|RTC_CRL_ALRF|macro|RTC_CRL_ALRF
DECL|RTC_CRL_CNF_Msk|macro|RTC_CRL_CNF_Msk
DECL|RTC_CRL_CNF_Pos|macro|RTC_CRL_CNF_Pos
DECL|RTC_CRL_CNF|macro|RTC_CRL_CNF
DECL|RTC_CRL_OWF_Msk|macro|RTC_CRL_OWF_Msk
DECL|RTC_CRL_OWF_Pos|macro|RTC_CRL_OWF_Pos
DECL|RTC_CRL_OWF|macro|RTC_CRL_OWF
DECL|RTC_CRL_RSF_Msk|macro|RTC_CRL_RSF_Msk
DECL|RTC_CRL_RSF_Pos|macro|RTC_CRL_RSF_Pos
DECL|RTC_CRL_RSF|macro|RTC_CRL_RSF
DECL|RTC_CRL_RTOFF_Msk|macro|RTC_CRL_RTOFF_Msk
DECL|RTC_CRL_RTOFF_Pos|macro|RTC_CRL_RTOFF_Pos
DECL|RTC_CRL_RTOFF|macro|RTC_CRL_RTOFF
DECL|RTC_CRL_SECF_Msk|macro|RTC_CRL_SECF_Msk
DECL|RTC_CRL_SECF_Pos|macro|RTC_CRL_SECF_Pos
DECL|RTC_CRL_SECF|macro|RTC_CRL_SECF
DECL|RTC_DIVH_RTC_DIV_Msk|macro|RTC_DIVH_RTC_DIV_Msk
DECL|RTC_DIVH_RTC_DIV_Pos|macro|RTC_DIVH_RTC_DIV_Pos
DECL|RTC_DIVH_RTC_DIV|macro|RTC_DIVH_RTC_DIV
DECL|RTC_DIVL_RTC_DIV_Msk|macro|RTC_DIVL_RTC_DIV_Msk
DECL|RTC_DIVL_RTC_DIV_Pos|macro|RTC_DIVL_RTC_DIV_Pos
DECL|RTC_DIVL_RTC_DIV|macro|RTC_DIVL_RTC_DIV
DECL|RTC_IRQn|enumerator|RTC_IRQn = 3, /*!< RTC global Interrupt */
DECL|RTC_PRLH_PRL_Msk|macro|RTC_PRLH_PRL_Msk
DECL|RTC_PRLH_PRL_Pos|macro|RTC_PRLH_PRL_Pos
DECL|RTC_PRLH_PRL|macro|RTC_PRLH_PRL
DECL|RTC_PRLL_PRL_Msk|macro|RTC_PRLL_PRL_Msk
DECL|RTC_PRLL_PRL_Pos|macro|RTC_PRLL_PRL_Pos
DECL|RTC_PRLL_PRL|macro|RTC_PRLL_PRL
DECL|RTC_TypeDef|typedef|} RTC_TypeDef;
DECL|RTC|macro|RTC
DECL|RTSR|member|__IO uint32_t RTSR;
DECL|RXCRCR|member|__IO uint32_t RXCRCR;
DECL|SCB_AFSR_IMPDEF_Msk|macro|SCB_AFSR_IMPDEF_Msk
DECL|SCB_AFSR_IMPDEF_Pos|macro|SCB_AFSR_IMPDEF_Pos
DECL|SCB_AFSR_IMPDEF|macro|SCB_AFSR_IMPDEF
DECL|SCB_AIRCR_ENDIANESS|macro|SCB_AIRCR_ENDIANESS
DECL|SCB_AIRCR_PRIGROUP0|macro|SCB_AIRCR_PRIGROUP0
DECL|SCB_AIRCR_PRIGROUP1|macro|SCB_AIRCR_PRIGROUP1
DECL|SCB_AIRCR_PRIGROUP2|macro|SCB_AIRCR_PRIGROUP2
DECL|SCB_AIRCR_PRIGROUP3|macro|SCB_AIRCR_PRIGROUP3
DECL|SCB_AIRCR_PRIGROUP4|macro|SCB_AIRCR_PRIGROUP4
DECL|SCB_AIRCR_PRIGROUP5|macro|SCB_AIRCR_PRIGROUP5
DECL|SCB_AIRCR_PRIGROUP6|macro|SCB_AIRCR_PRIGROUP6
DECL|SCB_AIRCR_PRIGROUP7|macro|SCB_AIRCR_PRIGROUP7
DECL|SCB_AIRCR_PRIGROUP_0|macro|SCB_AIRCR_PRIGROUP_0
DECL|SCB_AIRCR_PRIGROUP_1|macro|SCB_AIRCR_PRIGROUP_1
DECL|SCB_AIRCR_PRIGROUP_2|macro|SCB_AIRCR_PRIGROUP_2
DECL|SCB_AIRCR_PRIGROUP|macro|SCB_AIRCR_PRIGROUP
DECL|SCB_AIRCR_SYSRESETREQ|macro|SCB_AIRCR_SYSRESETREQ
DECL|SCB_AIRCR_VECTCLRACTIVE|macro|SCB_AIRCR_VECTCLRACTIVE
DECL|SCB_AIRCR_VECTKEY|macro|SCB_AIRCR_VECTKEY
DECL|SCB_AIRCR_VECTRESET|macro|SCB_AIRCR_VECTRESET
DECL|SCB_BFAR_ADDRESS_Msk|macro|SCB_BFAR_ADDRESS_Msk
DECL|SCB_BFAR_ADDRESS_Pos|macro|SCB_BFAR_ADDRESS_Pos
DECL|SCB_BFAR_ADDRESS|macro|SCB_BFAR_ADDRESS
DECL|SCB_CCR_BFHFNMIGN|macro|SCB_CCR_BFHFNMIGN
DECL|SCB_CCR_DIV_0_TRP|macro|SCB_CCR_DIV_0_TRP
DECL|SCB_CCR_NONBASETHRDENA|macro|SCB_CCR_NONBASETHRDENA
DECL|SCB_CCR_STKALIGN|macro|SCB_CCR_STKALIGN
DECL|SCB_CCR_UNALIGN_TRP|macro|SCB_CCR_UNALIGN_TRP
DECL|SCB_CCR_USERSETMPEND|macro|SCB_CCR_USERSETMPEND
DECL|SCB_CFSR_BFARVALID_Msk|macro|SCB_CFSR_BFARVALID_Msk
DECL|SCB_CFSR_BFARVALID_Pos|macro|SCB_CFSR_BFARVALID_Pos
DECL|SCB_CFSR_BFARVALID|macro|SCB_CFSR_BFARVALID
DECL|SCB_CFSR_DACCVIOL_Msk|macro|SCB_CFSR_DACCVIOL_Msk
DECL|SCB_CFSR_DACCVIOL_Pos|macro|SCB_CFSR_DACCVIOL_Pos
DECL|SCB_CFSR_DACCVIOL|macro|SCB_CFSR_DACCVIOL
DECL|SCB_CFSR_DIVBYZERO_Msk|macro|SCB_CFSR_DIVBYZERO_Msk
DECL|SCB_CFSR_DIVBYZERO_Pos|macro|SCB_CFSR_DIVBYZERO_Pos
DECL|SCB_CFSR_DIVBYZERO|macro|SCB_CFSR_DIVBYZERO
DECL|SCB_CFSR_IACCVIOL_Msk|macro|SCB_CFSR_IACCVIOL_Msk
DECL|SCB_CFSR_IACCVIOL_Pos|macro|SCB_CFSR_IACCVIOL_Pos
DECL|SCB_CFSR_IACCVIOL|macro|SCB_CFSR_IACCVIOL
DECL|SCB_CFSR_IBUSERR_Msk|macro|SCB_CFSR_IBUSERR_Msk
DECL|SCB_CFSR_IBUSERR_Pos|macro|SCB_CFSR_IBUSERR_Pos
DECL|SCB_CFSR_IBUSERR|macro|SCB_CFSR_IBUSERR
DECL|SCB_CFSR_IMPRECISERR_Msk|macro|SCB_CFSR_IMPRECISERR_Msk
DECL|SCB_CFSR_IMPRECISERR_Pos|macro|SCB_CFSR_IMPRECISERR_Pos
DECL|SCB_CFSR_IMPRECISERR|macro|SCB_CFSR_IMPRECISERR
DECL|SCB_CFSR_INVPC_Msk|macro|SCB_CFSR_INVPC_Msk
DECL|SCB_CFSR_INVPC_Pos|macro|SCB_CFSR_INVPC_Pos
DECL|SCB_CFSR_INVPC|macro|SCB_CFSR_INVPC
DECL|SCB_CFSR_INVSTATE_Msk|macro|SCB_CFSR_INVSTATE_Msk
DECL|SCB_CFSR_INVSTATE_Pos|macro|SCB_CFSR_INVSTATE_Pos
DECL|SCB_CFSR_INVSTATE|macro|SCB_CFSR_INVSTATE
DECL|SCB_CFSR_MMARVALID_Msk|macro|SCB_CFSR_MMARVALID_Msk
DECL|SCB_CFSR_MMARVALID_Pos|macro|SCB_CFSR_MMARVALID_Pos
DECL|SCB_CFSR_MMARVALID|macro|SCB_CFSR_MMARVALID
DECL|SCB_CFSR_MSTKERR_Msk|macro|SCB_CFSR_MSTKERR_Msk
DECL|SCB_CFSR_MSTKERR_Pos|macro|SCB_CFSR_MSTKERR_Pos
DECL|SCB_CFSR_MSTKERR|macro|SCB_CFSR_MSTKERR
DECL|SCB_CFSR_MUNSTKERR_Msk|macro|SCB_CFSR_MUNSTKERR_Msk
DECL|SCB_CFSR_MUNSTKERR_Pos|macro|SCB_CFSR_MUNSTKERR_Pos
DECL|SCB_CFSR_MUNSTKERR|macro|SCB_CFSR_MUNSTKERR
DECL|SCB_CFSR_NOCP_Msk|macro|SCB_CFSR_NOCP_Msk
DECL|SCB_CFSR_NOCP_Pos|macro|SCB_CFSR_NOCP_Pos
DECL|SCB_CFSR_NOCP|macro|SCB_CFSR_NOCP
DECL|SCB_CFSR_PRECISERR_Msk|macro|SCB_CFSR_PRECISERR_Msk
DECL|SCB_CFSR_PRECISERR_Pos|macro|SCB_CFSR_PRECISERR_Pos
DECL|SCB_CFSR_PRECISERR|macro|SCB_CFSR_PRECISERR
DECL|SCB_CFSR_STKERR_Msk|macro|SCB_CFSR_STKERR_Msk
DECL|SCB_CFSR_STKERR_Pos|macro|SCB_CFSR_STKERR_Pos
DECL|SCB_CFSR_STKERR|macro|SCB_CFSR_STKERR
DECL|SCB_CFSR_UNALIGNED_Msk|macro|SCB_CFSR_UNALIGNED_Msk
DECL|SCB_CFSR_UNALIGNED_Pos|macro|SCB_CFSR_UNALIGNED_Pos
DECL|SCB_CFSR_UNALIGNED|macro|SCB_CFSR_UNALIGNED
DECL|SCB_CFSR_UNDEFINSTR_Msk|macro|SCB_CFSR_UNDEFINSTR_Msk
DECL|SCB_CFSR_UNDEFINSTR_Pos|macro|SCB_CFSR_UNDEFINSTR_Pos
DECL|SCB_CFSR_UNDEFINSTR|macro|SCB_CFSR_UNDEFINSTR
DECL|SCB_CFSR_UNSTKERR_Msk|macro|SCB_CFSR_UNSTKERR_Msk
DECL|SCB_CFSR_UNSTKERR_Pos|macro|SCB_CFSR_UNSTKERR_Pos
DECL|SCB_CFSR_UNSTKERR|macro|SCB_CFSR_UNSTKERR
DECL|SCB_CPUID_Constant|macro|SCB_CPUID_Constant
DECL|SCB_CPUID_IMPLEMENTER|macro|SCB_CPUID_IMPLEMENTER
DECL|SCB_CPUID_PARTNO|macro|SCB_CPUID_PARTNO
DECL|SCB_CPUID_REVISION|macro|SCB_CPUID_REVISION
DECL|SCB_CPUID_VARIANT|macro|SCB_CPUID_VARIANT
DECL|SCB_DFSR_BKPT|macro|SCB_DFSR_BKPT
DECL|SCB_DFSR_DWTTRAP|macro|SCB_DFSR_DWTTRAP
DECL|SCB_DFSR_EXTERNAL|macro|SCB_DFSR_EXTERNAL
DECL|SCB_DFSR_HALTED|macro|SCB_DFSR_HALTED
DECL|SCB_DFSR_VCATCH|macro|SCB_DFSR_VCATCH
DECL|SCB_HFSR_DEBUGEVT|macro|SCB_HFSR_DEBUGEVT
DECL|SCB_HFSR_FORCED|macro|SCB_HFSR_FORCED
DECL|SCB_HFSR_VECTTBL|macro|SCB_HFSR_VECTTBL
DECL|SCB_ICSR_ISRPENDING|macro|SCB_ICSR_ISRPENDING
DECL|SCB_ICSR_ISRPREEMPT|macro|SCB_ICSR_ISRPREEMPT
DECL|SCB_ICSR_NMIPENDSET|macro|SCB_ICSR_NMIPENDSET
DECL|SCB_ICSR_PENDSTCLR|macro|SCB_ICSR_PENDSTCLR
DECL|SCB_ICSR_PENDSTSET|macro|SCB_ICSR_PENDSTSET
DECL|SCB_ICSR_PENDSVCLR|macro|SCB_ICSR_PENDSVCLR
DECL|SCB_ICSR_PENDSVSET|macro|SCB_ICSR_PENDSVSET
DECL|SCB_ICSR_RETTOBASE|macro|SCB_ICSR_RETTOBASE
DECL|SCB_ICSR_VECTACTIVE|macro|SCB_ICSR_VECTACTIVE
DECL|SCB_ICSR_VECTPENDING|macro|SCB_ICSR_VECTPENDING
DECL|SCB_MMFAR_ADDRESS_Msk|macro|SCB_MMFAR_ADDRESS_Msk
DECL|SCB_MMFAR_ADDRESS_Pos|macro|SCB_MMFAR_ADDRESS_Pos
DECL|SCB_MMFAR_ADDRESS|macro|SCB_MMFAR_ADDRESS
DECL|SCB_SCR_SEVONPEND|macro|SCB_SCR_SEVONPEND
DECL|SCB_SCR_SLEEPDEEP|macro|SCB_SCR_SLEEPDEEP
DECL|SCB_SCR_SLEEPONEXIT|macro|SCB_SCR_SLEEPONEXIT
DECL|SCB_SHCSR_BUSFAULTACT|macro|SCB_SHCSR_BUSFAULTACT
DECL|SCB_SHCSR_BUSFAULTENA|macro|SCB_SHCSR_BUSFAULTENA
DECL|SCB_SHCSR_BUSFAULTPENDED|macro|SCB_SHCSR_BUSFAULTPENDED
DECL|SCB_SHCSR_MEMFAULTACT|macro|SCB_SHCSR_MEMFAULTACT
DECL|SCB_SHCSR_MEMFAULTENA|macro|SCB_SHCSR_MEMFAULTENA
DECL|SCB_SHCSR_MEMFAULTPENDED|macro|SCB_SHCSR_MEMFAULTPENDED
DECL|SCB_SHCSR_MONITORACT|macro|SCB_SHCSR_MONITORACT
DECL|SCB_SHCSR_PENDSVACT|macro|SCB_SHCSR_PENDSVACT
DECL|SCB_SHCSR_SVCALLACT|macro|SCB_SHCSR_SVCALLACT
DECL|SCB_SHCSR_SVCALLPENDED|macro|SCB_SHCSR_SVCALLPENDED
DECL|SCB_SHCSR_SYSTICKACT|macro|SCB_SHCSR_SYSTICKACT
DECL|SCB_SHCSR_USGFAULTACT|macro|SCB_SHCSR_USGFAULTACT
DECL|SCB_SHCSR_USGFAULTENA|macro|SCB_SHCSR_USGFAULTENA
DECL|SCB_SHCSR_USGFAULTPENDED|macro|SCB_SHCSR_USGFAULTPENDED
DECL|SCB_SHPR_PRI_N1_Msk|macro|SCB_SHPR_PRI_N1_Msk
DECL|SCB_SHPR_PRI_N1_Pos|macro|SCB_SHPR_PRI_N1_Pos
DECL|SCB_SHPR_PRI_N1|macro|SCB_SHPR_PRI_N1
DECL|SCB_SHPR_PRI_N2_Msk|macro|SCB_SHPR_PRI_N2_Msk
DECL|SCB_SHPR_PRI_N2_Pos|macro|SCB_SHPR_PRI_N2_Pos
DECL|SCB_SHPR_PRI_N2|macro|SCB_SHPR_PRI_N2
DECL|SCB_SHPR_PRI_N3_Msk|macro|SCB_SHPR_PRI_N3_Msk
DECL|SCB_SHPR_PRI_N3_Pos|macro|SCB_SHPR_PRI_N3_Pos
DECL|SCB_SHPR_PRI_N3|macro|SCB_SHPR_PRI_N3
DECL|SCB_SHPR_PRI_N_Msk|macro|SCB_SHPR_PRI_N_Msk
DECL|SCB_SHPR_PRI_N_Pos|macro|SCB_SHPR_PRI_N_Pos
DECL|SCB_SHPR_PRI_N|macro|SCB_SHPR_PRI_N
DECL|SCB_VTOR_TBLBASE|macro|SCB_VTOR_TBLBASE
DECL|SCB_VTOR_TBLOFF|macro|SCB_VTOR_TBLOFF
DECL|SDIO_ARG_CMDARG_Msk|macro|SDIO_ARG_CMDARG_Msk
DECL|SDIO_ARG_CMDARG_Pos|macro|SDIO_ARG_CMDARG_Pos
DECL|SDIO_ARG_CMDARG|macro|SDIO_ARG_CMDARG
DECL|SDIO_BASE|macro|SDIO_BASE
DECL|SDIO_CLKCR_BYPASS_Msk|macro|SDIO_CLKCR_BYPASS_Msk
DECL|SDIO_CLKCR_BYPASS_Pos|macro|SDIO_CLKCR_BYPASS_Pos
DECL|SDIO_CLKCR_BYPASS|macro|SDIO_CLKCR_BYPASS
DECL|SDIO_CLKCR_CLKDIV_Msk|macro|SDIO_CLKCR_CLKDIV_Msk
DECL|SDIO_CLKCR_CLKDIV_Pos|macro|SDIO_CLKCR_CLKDIV_Pos
DECL|SDIO_CLKCR_CLKDIV|macro|SDIO_CLKCR_CLKDIV
DECL|SDIO_CLKCR_CLKEN_Msk|macro|SDIO_CLKCR_CLKEN_Msk
DECL|SDIO_CLKCR_CLKEN_Pos|macro|SDIO_CLKCR_CLKEN_Pos
DECL|SDIO_CLKCR_CLKEN|macro|SDIO_CLKCR_CLKEN
DECL|SDIO_CLKCR_HWFC_EN_Msk|macro|SDIO_CLKCR_HWFC_EN_Msk
DECL|SDIO_CLKCR_HWFC_EN_Pos|macro|SDIO_CLKCR_HWFC_EN_Pos
DECL|SDIO_CLKCR_HWFC_EN|macro|SDIO_CLKCR_HWFC_EN
DECL|SDIO_CLKCR_NEGEDGE_Msk|macro|SDIO_CLKCR_NEGEDGE_Msk
DECL|SDIO_CLKCR_NEGEDGE_Pos|macro|SDIO_CLKCR_NEGEDGE_Pos
DECL|SDIO_CLKCR_NEGEDGE|macro|SDIO_CLKCR_NEGEDGE
DECL|SDIO_CLKCR_PWRSAV_Msk|macro|SDIO_CLKCR_PWRSAV_Msk
DECL|SDIO_CLKCR_PWRSAV_Pos|macro|SDIO_CLKCR_PWRSAV_Pos
DECL|SDIO_CLKCR_PWRSAV|macro|SDIO_CLKCR_PWRSAV
DECL|SDIO_CLKCR_WIDBUS_0|macro|SDIO_CLKCR_WIDBUS_0
DECL|SDIO_CLKCR_WIDBUS_1|macro|SDIO_CLKCR_WIDBUS_1
DECL|SDIO_CLKCR_WIDBUS_Msk|macro|SDIO_CLKCR_WIDBUS_Msk
DECL|SDIO_CLKCR_WIDBUS_Pos|macro|SDIO_CLKCR_WIDBUS_Pos
DECL|SDIO_CLKCR_WIDBUS|macro|SDIO_CLKCR_WIDBUS
DECL|SDIO_CMD_CEATACMD_Msk|macro|SDIO_CMD_CEATACMD_Msk
DECL|SDIO_CMD_CEATACMD_Pos|macro|SDIO_CMD_CEATACMD_Pos
DECL|SDIO_CMD_CEATACMD|macro|SDIO_CMD_CEATACMD
DECL|SDIO_CMD_CMDINDEX_Msk|macro|SDIO_CMD_CMDINDEX_Msk
DECL|SDIO_CMD_CMDINDEX_Pos|macro|SDIO_CMD_CMDINDEX_Pos
DECL|SDIO_CMD_CMDINDEX|macro|SDIO_CMD_CMDINDEX
DECL|SDIO_CMD_CPSMEN_Msk|macro|SDIO_CMD_CPSMEN_Msk
DECL|SDIO_CMD_CPSMEN_Pos|macro|SDIO_CMD_CPSMEN_Pos
DECL|SDIO_CMD_CPSMEN|macro|SDIO_CMD_CPSMEN
DECL|SDIO_CMD_ENCMDCOMPL_Msk|macro|SDIO_CMD_ENCMDCOMPL_Msk
DECL|SDIO_CMD_ENCMDCOMPL_Pos|macro|SDIO_CMD_ENCMDCOMPL_Pos
DECL|SDIO_CMD_ENCMDCOMPL|macro|SDIO_CMD_ENCMDCOMPL
DECL|SDIO_CMD_NIEN_Msk|macro|SDIO_CMD_NIEN_Msk
DECL|SDIO_CMD_NIEN_Pos|macro|SDIO_CMD_NIEN_Pos
DECL|SDIO_CMD_NIEN|macro|SDIO_CMD_NIEN
DECL|SDIO_CMD_SDIOSUSPEND_Msk|macro|SDIO_CMD_SDIOSUSPEND_Msk
DECL|SDIO_CMD_SDIOSUSPEND_Pos|macro|SDIO_CMD_SDIOSUSPEND_Pos
DECL|SDIO_CMD_SDIOSUSPEND|macro|SDIO_CMD_SDIOSUSPEND
DECL|SDIO_CMD_WAITINT_Msk|macro|SDIO_CMD_WAITINT_Msk
DECL|SDIO_CMD_WAITINT_Pos|macro|SDIO_CMD_WAITINT_Pos
DECL|SDIO_CMD_WAITINT|macro|SDIO_CMD_WAITINT
DECL|SDIO_CMD_WAITPEND_Msk|macro|SDIO_CMD_WAITPEND_Msk
DECL|SDIO_CMD_WAITPEND_Pos|macro|SDIO_CMD_WAITPEND_Pos
DECL|SDIO_CMD_WAITPEND|macro|SDIO_CMD_WAITPEND
DECL|SDIO_CMD_WAITRESP_0|macro|SDIO_CMD_WAITRESP_0
DECL|SDIO_CMD_WAITRESP_1|macro|SDIO_CMD_WAITRESP_1
DECL|SDIO_CMD_WAITRESP_Msk|macro|SDIO_CMD_WAITRESP_Msk
DECL|SDIO_CMD_WAITRESP_Pos|macro|SDIO_CMD_WAITRESP_Pos
DECL|SDIO_CMD_WAITRESP|macro|SDIO_CMD_WAITRESP
DECL|SDIO_DCOUNT_DATACOUNT_Msk|macro|SDIO_DCOUNT_DATACOUNT_Msk
DECL|SDIO_DCOUNT_DATACOUNT_Pos|macro|SDIO_DCOUNT_DATACOUNT_Pos
DECL|SDIO_DCOUNT_DATACOUNT|macro|SDIO_DCOUNT_DATACOUNT
DECL|SDIO_DCTRL_DBLOCKSIZE_0|macro|SDIO_DCTRL_DBLOCKSIZE_0
DECL|SDIO_DCTRL_DBLOCKSIZE_1|macro|SDIO_DCTRL_DBLOCKSIZE_1
DECL|SDIO_DCTRL_DBLOCKSIZE_2|macro|SDIO_DCTRL_DBLOCKSIZE_2
DECL|SDIO_DCTRL_DBLOCKSIZE_3|macro|SDIO_DCTRL_DBLOCKSIZE_3
DECL|SDIO_DCTRL_DBLOCKSIZE_Msk|macro|SDIO_DCTRL_DBLOCKSIZE_Msk
DECL|SDIO_DCTRL_DBLOCKSIZE_Pos|macro|SDIO_DCTRL_DBLOCKSIZE_Pos
DECL|SDIO_DCTRL_DBLOCKSIZE|macro|SDIO_DCTRL_DBLOCKSIZE
DECL|SDIO_DCTRL_DMAEN_Msk|macro|SDIO_DCTRL_DMAEN_Msk
DECL|SDIO_DCTRL_DMAEN_Pos|macro|SDIO_DCTRL_DMAEN_Pos
DECL|SDIO_DCTRL_DMAEN|macro|SDIO_DCTRL_DMAEN
DECL|SDIO_DCTRL_DTDIR_Msk|macro|SDIO_DCTRL_DTDIR_Msk
DECL|SDIO_DCTRL_DTDIR_Pos|macro|SDIO_DCTRL_DTDIR_Pos
DECL|SDIO_DCTRL_DTDIR|macro|SDIO_DCTRL_DTDIR
DECL|SDIO_DCTRL_DTEN_Msk|macro|SDIO_DCTRL_DTEN_Msk
DECL|SDIO_DCTRL_DTEN_Pos|macro|SDIO_DCTRL_DTEN_Pos
DECL|SDIO_DCTRL_DTEN|macro|SDIO_DCTRL_DTEN
DECL|SDIO_DCTRL_DTMODE_Msk|macro|SDIO_DCTRL_DTMODE_Msk
DECL|SDIO_DCTRL_DTMODE_Pos|macro|SDIO_DCTRL_DTMODE_Pos
DECL|SDIO_DCTRL_DTMODE|macro|SDIO_DCTRL_DTMODE
DECL|SDIO_DCTRL_RWMOD_Msk|macro|SDIO_DCTRL_RWMOD_Msk
DECL|SDIO_DCTRL_RWMOD_Pos|macro|SDIO_DCTRL_RWMOD_Pos
DECL|SDIO_DCTRL_RWMOD|macro|SDIO_DCTRL_RWMOD
DECL|SDIO_DCTRL_RWSTART_Msk|macro|SDIO_DCTRL_RWSTART_Msk
DECL|SDIO_DCTRL_RWSTART_Pos|macro|SDIO_DCTRL_RWSTART_Pos
DECL|SDIO_DCTRL_RWSTART|macro|SDIO_DCTRL_RWSTART
DECL|SDIO_DCTRL_RWSTOP_Msk|macro|SDIO_DCTRL_RWSTOP_Msk
DECL|SDIO_DCTRL_RWSTOP_Pos|macro|SDIO_DCTRL_RWSTOP_Pos
DECL|SDIO_DCTRL_RWSTOP|macro|SDIO_DCTRL_RWSTOP
DECL|SDIO_DCTRL_SDIOEN_Msk|macro|SDIO_DCTRL_SDIOEN_Msk
DECL|SDIO_DCTRL_SDIOEN_Pos|macro|SDIO_DCTRL_SDIOEN_Pos
DECL|SDIO_DCTRL_SDIOEN|macro|SDIO_DCTRL_SDIOEN
DECL|SDIO_DLEN_DATALENGTH_Msk|macro|SDIO_DLEN_DATALENGTH_Msk
DECL|SDIO_DLEN_DATALENGTH_Pos|macro|SDIO_DLEN_DATALENGTH_Pos
DECL|SDIO_DLEN_DATALENGTH|macro|SDIO_DLEN_DATALENGTH
DECL|SDIO_DTIMER_DATATIME_Msk|macro|SDIO_DTIMER_DATATIME_Msk
DECL|SDIO_DTIMER_DATATIME_Pos|macro|SDIO_DTIMER_DATATIME_Pos
DECL|SDIO_DTIMER_DATATIME|macro|SDIO_DTIMER_DATATIME
DECL|SDIO_FIFOCNT_FIFOCOUNT_Msk|macro|SDIO_FIFOCNT_FIFOCOUNT_Msk
DECL|SDIO_FIFOCNT_FIFOCOUNT_Pos|macro|SDIO_FIFOCNT_FIFOCOUNT_Pos
DECL|SDIO_FIFOCNT_FIFOCOUNT|macro|SDIO_FIFOCNT_FIFOCOUNT
DECL|SDIO_FIFO_FIFODATA_Msk|macro|SDIO_FIFO_FIFODATA_Msk
DECL|SDIO_FIFO_FIFODATA_Pos|macro|SDIO_FIFO_FIFODATA_Pos
DECL|SDIO_FIFO_FIFODATA|macro|SDIO_FIFO_FIFODATA
DECL|SDIO_ICR_CCRCFAILC_Msk|macro|SDIO_ICR_CCRCFAILC_Msk
DECL|SDIO_ICR_CCRCFAILC_Pos|macro|SDIO_ICR_CCRCFAILC_Pos
DECL|SDIO_ICR_CCRCFAILC|macro|SDIO_ICR_CCRCFAILC
DECL|SDIO_ICR_CEATAENDC_Msk|macro|SDIO_ICR_CEATAENDC_Msk
DECL|SDIO_ICR_CEATAENDC_Pos|macro|SDIO_ICR_CEATAENDC_Pos
DECL|SDIO_ICR_CEATAENDC|macro|SDIO_ICR_CEATAENDC
DECL|SDIO_ICR_CMDRENDC_Msk|macro|SDIO_ICR_CMDRENDC_Msk
DECL|SDIO_ICR_CMDRENDC_Pos|macro|SDIO_ICR_CMDRENDC_Pos
DECL|SDIO_ICR_CMDRENDC|macro|SDIO_ICR_CMDRENDC
DECL|SDIO_ICR_CMDSENTC_Msk|macro|SDIO_ICR_CMDSENTC_Msk
DECL|SDIO_ICR_CMDSENTC_Pos|macro|SDIO_ICR_CMDSENTC_Pos
DECL|SDIO_ICR_CMDSENTC|macro|SDIO_ICR_CMDSENTC
DECL|SDIO_ICR_CTIMEOUTC_Msk|macro|SDIO_ICR_CTIMEOUTC_Msk
DECL|SDIO_ICR_CTIMEOUTC_Pos|macro|SDIO_ICR_CTIMEOUTC_Pos
DECL|SDIO_ICR_CTIMEOUTC|macro|SDIO_ICR_CTIMEOUTC
DECL|SDIO_ICR_DATAENDC_Msk|macro|SDIO_ICR_DATAENDC_Msk
DECL|SDIO_ICR_DATAENDC_Pos|macro|SDIO_ICR_DATAENDC_Pos
DECL|SDIO_ICR_DATAENDC|macro|SDIO_ICR_DATAENDC
DECL|SDIO_ICR_DBCKENDC_Msk|macro|SDIO_ICR_DBCKENDC_Msk
DECL|SDIO_ICR_DBCKENDC_Pos|macro|SDIO_ICR_DBCKENDC_Pos
DECL|SDIO_ICR_DBCKENDC|macro|SDIO_ICR_DBCKENDC
DECL|SDIO_ICR_DCRCFAILC_Msk|macro|SDIO_ICR_DCRCFAILC_Msk
DECL|SDIO_ICR_DCRCFAILC_Pos|macro|SDIO_ICR_DCRCFAILC_Pos
DECL|SDIO_ICR_DCRCFAILC|macro|SDIO_ICR_DCRCFAILC
DECL|SDIO_ICR_DTIMEOUTC_Msk|macro|SDIO_ICR_DTIMEOUTC_Msk
DECL|SDIO_ICR_DTIMEOUTC_Pos|macro|SDIO_ICR_DTIMEOUTC_Pos
DECL|SDIO_ICR_DTIMEOUTC|macro|SDIO_ICR_DTIMEOUTC
DECL|SDIO_ICR_RXOVERRC_Msk|macro|SDIO_ICR_RXOVERRC_Msk
DECL|SDIO_ICR_RXOVERRC_Pos|macro|SDIO_ICR_RXOVERRC_Pos
DECL|SDIO_ICR_RXOVERRC|macro|SDIO_ICR_RXOVERRC
DECL|SDIO_ICR_SDIOITC_Msk|macro|SDIO_ICR_SDIOITC_Msk
DECL|SDIO_ICR_SDIOITC_Pos|macro|SDIO_ICR_SDIOITC_Pos
DECL|SDIO_ICR_SDIOITC|macro|SDIO_ICR_SDIOITC
DECL|SDIO_ICR_STBITERRC_Msk|macro|SDIO_ICR_STBITERRC_Msk
DECL|SDIO_ICR_STBITERRC_Pos|macro|SDIO_ICR_STBITERRC_Pos
DECL|SDIO_ICR_STBITERRC|macro|SDIO_ICR_STBITERRC
DECL|SDIO_ICR_TXUNDERRC_Msk|macro|SDIO_ICR_TXUNDERRC_Msk
DECL|SDIO_ICR_TXUNDERRC_Pos|macro|SDIO_ICR_TXUNDERRC_Pos
DECL|SDIO_ICR_TXUNDERRC|macro|SDIO_ICR_TXUNDERRC
DECL|SDIO_IRQn|enumerator|SDIO_IRQn = 49, /*!< SDIO global Interrupt */
DECL|SDIO_MASK_CCRCFAILIE_Msk|macro|SDIO_MASK_CCRCFAILIE_Msk
DECL|SDIO_MASK_CCRCFAILIE_Pos|macro|SDIO_MASK_CCRCFAILIE_Pos
DECL|SDIO_MASK_CCRCFAILIE|macro|SDIO_MASK_CCRCFAILIE
DECL|SDIO_MASK_CEATAENDIE_Msk|macro|SDIO_MASK_CEATAENDIE_Msk
DECL|SDIO_MASK_CEATAENDIE_Pos|macro|SDIO_MASK_CEATAENDIE_Pos
DECL|SDIO_MASK_CEATAENDIE|macro|SDIO_MASK_CEATAENDIE
DECL|SDIO_MASK_CMDACTIE_Msk|macro|SDIO_MASK_CMDACTIE_Msk
DECL|SDIO_MASK_CMDACTIE_Pos|macro|SDIO_MASK_CMDACTIE_Pos
DECL|SDIO_MASK_CMDACTIE|macro|SDIO_MASK_CMDACTIE
DECL|SDIO_MASK_CMDRENDIE_Msk|macro|SDIO_MASK_CMDRENDIE_Msk
DECL|SDIO_MASK_CMDRENDIE_Pos|macro|SDIO_MASK_CMDRENDIE_Pos
DECL|SDIO_MASK_CMDRENDIE|macro|SDIO_MASK_CMDRENDIE
DECL|SDIO_MASK_CMDSENTIE_Msk|macro|SDIO_MASK_CMDSENTIE_Msk
DECL|SDIO_MASK_CMDSENTIE_Pos|macro|SDIO_MASK_CMDSENTIE_Pos
DECL|SDIO_MASK_CMDSENTIE|macro|SDIO_MASK_CMDSENTIE
DECL|SDIO_MASK_CTIMEOUTIE_Msk|macro|SDIO_MASK_CTIMEOUTIE_Msk
DECL|SDIO_MASK_CTIMEOUTIE_Pos|macro|SDIO_MASK_CTIMEOUTIE_Pos
DECL|SDIO_MASK_CTIMEOUTIE|macro|SDIO_MASK_CTIMEOUTIE
DECL|SDIO_MASK_DATAENDIE_Msk|macro|SDIO_MASK_DATAENDIE_Msk
DECL|SDIO_MASK_DATAENDIE_Pos|macro|SDIO_MASK_DATAENDIE_Pos
DECL|SDIO_MASK_DATAENDIE|macro|SDIO_MASK_DATAENDIE
DECL|SDIO_MASK_DBCKENDIE_Msk|macro|SDIO_MASK_DBCKENDIE_Msk
DECL|SDIO_MASK_DBCKENDIE_Pos|macro|SDIO_MASK_DBCKENDIE_Pos
DECL|SDIO_MASK_DBCKENDIE|macro|SDIO_MASK_DBCKENDIE
DECL|SDIO_MASK_DCRCFAILIE_Msk|macro|SDIO_MASK_DCRCFAILIE_Msk
DECL|SDIO_MASK_DCRCFAILIE_Pos|macro|SDIO_MASK_DCRCFAILIE_Pos
DECL|SDIO_MASK_DCRCFAILIE|macro|SDIO_MASK_DCRCFAILIE
DECL|SDIO_MASK_DTIMEOUTIE_Msk|macro|SDIO_MASK_DTIMEOUTIE_Msk
DECL|SDIO_MASK_DTIMEOUTIE_Pos|macro|SDIO_MASK_DTIMEOUTIE_Pos
DECL|SDIO_MASK_DTIMEOUTIE|macro|SDIO_MASK_DTIMEOUTIE
DECL|SDIO_MASK_RXACTIE_Msk|macro|SDIO_MASK_RXACTIE_Msk
DECL|SDIO_MASK_RXACTIE_Pos|macro|SDIO_MASK_RXACTIE_Pos
DECL|SDIO_MASK_RXACTIE|macro|SDIO_MASK_RXACTIE
DECL|SDIO_MASK_RXDAVLIE_Msk|macro|SDIO_MASK_RXDAVLIE_Msk
DECL|SDIO_MASK_RXDAVLIE_Pos|macro|SDIO_MASK_RXDAVLIE_Pos
DECL|SDIO_MASK_RXDAVLIE|macro|SDIO_MASK_RXDAVLIE
DECL|SDIO_MASK_RXFIFOEIE_Msk|macro|SDIO_MASK_RXFIFOEIE_Msk
DECL|SDIO_MASK_RXFIFOEIE_Pos|macro|SDIO_MASK_RXFIFOEIE_Pos
DECL|SDIO_MASK_RXFIFOEIE|macro|SDIO_MASK_RXFIFOEIE
DECL|SDIO_MASK_RXFIFOFIE_Msk|macro|SDIO_MASK_RXFIFOFIE_Msk
DECL|SDIO_MASK_RXFIFOFIE_Pos|macro|SDIO_MASK_RXFIFOFIE_Pos
DECL|SDIO_MASK_RXFIFOFIE|macro|SDIO_MASK_RXFIFOFIE
DECL|SDIO_MASK_RXFIFOHFIE_Msk|macro|SDIO_MASK_RXFIFOHFIE_Msk
DECL|SDIO_MASK_RXFIFOHFIE_Pos|macro|SDIO_MASK_RXFIFOHFIE_Pos
DECL|SDIO_MASK_RXFIFOHFIE|macro|SDIO_MASK_RXFIFOHFIE
DECL|SDIO_MASK_RXOVERRIE_Msk|macro|SDIO_MASK_RXOVERRIE_Msk
DECL|SDIO_MASK_RXOVERRIE_Pos|macro|SDIO_MASK_RXOVERRIE_Pos
DECL|SDIO_MASK_RXOVERRIE|macro|SDIO_MASK_RXOVERRIE
DECL|SDIO_MASK_SDIOITIE_Msk|macro|SDIO_MASK_SDIOITIE_Msk
DECL|SDIO_MASK_SDIOITIE_Pos|macro|SDIO_MASK_SDIOITIE_Pos
DECL|SDIO_MASK_SDIOITIE|macro|SDIO_MASK_SDIOITIE
DECL|SDIO_MASK_STBITERRIE_Msk|macro|SDIO_MASK_STBITERRIE_Msk
DECL|SDIO_MASK_STBITERRIE_Pos|macro|SDIO_MASK_STBITERRIE_Pos
DECL|SDIO_MASK_STBITERRIE|macro|SDIO_MASK_STBITERRIE
DECL|SDIO_MASK_TXACTIE_Msk|macro|SDIO_MASK_TXACTIE_Msk
DECL|SDIO_MASK_TXACTIE_Pos|macro|SDIO_MASK_TXACTIE_Pos
DECL|SDIO_MASK_TXACTIE|macro|SDIO_MASK_TXACTIE
DECL|SDIO_MASK_TXDAVLIE_Msk|macro|SDIO_MASK_TXDAVLIE_Msk
DECL|SDIO_MASK_TXDAVLIE_Pos|macro|SDIO_MASK_TXDAVLIE_Pos
DECL|SDIO_MASK_TXDAVLIE|macro|SDIO_MASK_TXDAVLIE
DECL|SDIO_MASK_TXFIFOEIE_Msk|macro|SDIO_MASK_TXFIFOEIE_Msk
DECL|SDIO_MASK_TXFIFOEIE_Pos|macro|SDIO_MASK_TXFIFOEIE_Pos
DECL|SDIO_MASK_TXFIFOEIE|macro|SDIO_MASK_TXFIFOEIE
DECL|SDIO_MASK_TXFIFOFIE_Msk|macro|SDIO_MASK_TXFIFOFIE_Msk
DECL|SDIO_MASK_TXFIFOFIE_Pos|macro|SDIO_MASK_TXFIFOFIE_Pos
DECL|SDIO_MASK_TXFIFOFIE|macro|SDIO_MASK_TXFIFOFIE
DECL|SDIO_MASK_TXFIFOHEIE_Msk|macro|SDIO_MASK_TXFIFOHEIE_Msk
DECL|SDIO_MASK_TXFIFOHEIE_Pos|macro|SDIO_MASK_TXFIFOHEIE_Pos
DECL|SDIO_MASK_TXFIFOHEIE|macro|SDIO_MASK_TXFIFOHEIE
DECL|SDIO_MASK_TXUNDERRIE_Msk|macro|SDIO_MASK_TXUNDERRIE_Msk
DECL|SDIO_MASK_TXUNDERRIE_Pos|macro|SDIO_MASK_TXUNDERRIE_Pos
DECL|SDIO_MASK_TXUNDERRIE|macro|SDIO_MASK_TXUNDERRIE
DECL|SDIO_POWER_PWRCTRL_0|macro|SDIO_POWER_PWRCTRL_0
DECL|SDIO_POWER_PWRCTRL_1|macro|SDIO_POWER_PWRCTRL_1
DECL|SDIO_POWER_PWRCTRL_Msk|macro|SDIO_POWER_PWRCTRL_Msk
DECL|SDIO_POWER_PWRCTRL_Pos|macro|SDIO_POWER_PWRCTRL_Pos
DECL|SDIO_POWER_PWRCTRL|macro|SDIO_POWER_PWRCTRL
DECL|SDIO_RESP0_CARDSTATUS0_Msk|macro|SDIO_RESP0_CARDSTATUS0_Msk
DECL|SDIO_RESP0_CARDSTATUS0_Pos|macro|SDIO_RESP0_CARDSTATUS0_Pos
DECL|SDIO_RESP0_CARDSTATUS0|macro|SDIO_RESP0_CARDSTATUS0
DECL|SDIO_RESP1_CARDSTATUS1_Msk|macro|SDIO_RESP1_CARDSTATUS1_Msk
DECL|SDIO_RESP1_CARDSTATUS1_Pos|macro|SDIO_RESP1_CARDSTATUS1_Pos
DECL|SDIO_RESP1_CARDSTATUS1|macro|SDIO_RESP1_CARDSTATUS1
DECL|SDIO_RESP2_CARDSTATUS2_Msk|macro|SDIO_RESP2_CARDSTATUS2_Msk
DECL|SDIO_RESP2_CARDSTATUS2_Pos|macro|SDIO_RESP2_CARDSTATUS2_Pos
DECL|SDIO_RESP2_CARDSTATUS2|macro|SDIO_RESP2_CARDSTATUS2
DECL|SDIO_RESP3_CARDSTATUS3_Msk|macro|SDIO_RESP3_CARDSTATUS3_Msk
DECL|SDIO_RESP3_CARDSTATUS3_Pos|macro|SDIO_RESP3_CARDSTATUS3_Pos
DECL|SDIO_RESP3_CARDSTATUS3|macro|SDIO_RESP3_CARDSTATUS3
DECL|SDIO_RESP4_CARDSTATUS4_Msk|macro|SDIO_RESP4_CARDSTATUS4_Msk
DECL|SDIO_RESP4_CARDSTATUS4_Pos|macro|SDIO_RESP4_CARDSTATUS4_Pos
DECL|SDIO_RESP4_CARDSTATUS4|macro|SDIO_RESP4_CARDSTATUS4
DECL|SDIO_RESPCMD_RESPCMD_Msk|macro|SDIO_RESPCMD_RESPCMD_Msk
DECL|SDIO_RESPCMD_RESPCMD_Pos|macro|SDIO_RESPCMD_RESPCMD_Pos
DECL|SDIO_RESPCMD_RESPCMD|macro|SDIO_RESPCMD_RESPCMD
DECL|SDIO_STA_CCRCFAIL_Msk|macro|SDIO_STA_CCRCFAIL_Msk
DECL|SDIO_STA_CCRCFAIL_Pos|macro|SDIO_STA_CCRCFAIL_Pos
DECL|SDIO_STA_CCRCFAIL|macro|SDIO_STA_CCRCFAIL
DECL|SDIO_STA_CEATAEND_Msk|macro|SDIO_STA_CEATAEND_Msk
DECL|SDIO_STA_CEATAEND_Pos|macro|SDIO_STA_CEATAEND_Pos
DECL|SDIO_STA_CEATAEND|macro|SDIO_STA_CEATAEND
DECL|SDIO_STA_CMDACT_Msk|macro|SDIO_STA_CMDACT_Msk
DECL|SDIO_STA_CMDACT_Pos|macro|SDIO_STA_CMDACT_Pos
DECL|SDIO_STA_CMDACT|macro|SDIO_STA_CMDACT
DECL|SDIO_STA_CMDREND_Msk|macro|SDIO_STA_CMDREND_Msk
DECL|SDIO_STA_CMDREND_Pos|macro|SDIO_STA_CMDREND_Pos
DECL|SDIO_STA_CMDREND|macro|SDIO_STA_CMDREND
DECL|SDIO_STA_CMDSENT_Msk|macro|SDIO_STA_CMDSENT_Msk
DECL|SDIO_STA_CMDSENT_Pos|macro|SDIO_STA_CMDSENT_Pos
DECL|SDIO_STA_CMDSENT|macro|SDIO_STA_CMDSENT
DECL|SDIO_STA_CTIMEOUT_Msk|macro|SDIO_STA_CTIMEOUT_Msk
DECL|SDIO_STA_CTIMEOUT_Pos|macro|SDIO_STA_CTIMEOUT_Pos
DECL|SDIO_STA_CTIMEOUT|macro|SDIO_STA_CTIMEOUT
DECL|SDIO_STA_DATAEND_Msk|macro|SDIO_STA_DATAEND_Msk
DECL|SDIO_STA_DATAEND_Pos|macro|SDIO_STA_DATAEND_Pos
DECL|SDIO_STA_DATAEND|macro|SDIO_STA_DATAEND
DECL|SDIO_STA_DBCKEND_Msk|macro|SDIO_STA_DBCKEND_Msk
DECL|SDIO_STA_DBCKEND_Pos|macro|SDIO_STA_DBCKEND_Pos
DECL|SDIO_STA_DBCKEND|macro|SDIO_STA_DBCKEND
DECL|SDIO_STA_DCRCFAIL_Msk|macro|SDIO_STA_DCRCFAIL_Msk
DECL|SDIO_STA_DCRCFAIL_Pos|macro|SDIO_STA_DCRCFAIL_Pos
DECL|SDIO_STA_DCRCFAIL|macro|SDIO_STA_DCRCFAIL
DECL|SDIO_STA_DTIMEOUT_Msk|macro|SDIO_STA_DTIMEOUT_Msk
DECL|SDIO_STA_DTIMEOUT_Pos|macro|SDIO_STA_DTIMEOUT_Pos
DECL|SDIO_STA_DTIMEOUT|macro|SDIO_STA_DTIMEOUT
DECL|SDIO_STA_RXACT_Msk|macro|SDIO_STA_RXACT_Msk
DECL|SDIO_STA_RXACT_Pos|macro|SDIO_STA_RXACT_Pos
DECL|SDIO_STA_RXACT|macro|SDIO_STA_RXACT
DECL|SDIO_STA_RXDAVL_Msk|macro|SDIO_STA_RXDAVL_Msk
DECL|SDIO_STA_RXDAVL_Pos|macro|SDIO_STA_RXDAVL_Pos
DECL|SDIO_STA_RXDAVL|macro|SDIO_STA_RXDAVL
DECL|SDIO_STA_RXFIFOE_Msk|macro|SDIO_STA_RXFIFOE_Msk
DECL|SDIO_STA_RXFIFOE_Pos|macro|SDIO_STA_RXFIFOE_Pos
DECL|SDIO_STA_RXFIFOE|macro|SDIO_STA_RXFIFOE
DECL|SDIO_STA_RXFIFOF_Msk|macro|SDIO_STA_RXFIFOF_Msk
DECL|SDIO_STA_RXFIFOF_Pos|macro|SDIO_STA_RXFIFOF_Pos
DECL|SDIO_STA_RXFIFOF|macro|SDIO_STA_RXFIFOF
DECL|SDIO_STA_RXFIFOHF_Msk|macro|SDIO_STA_RXFIFOHF_Msk
DECL|SDIO_STA_RXFIFOHF_Pos|macro|SDIO_STA_RXFIFOHF_Pos
DECL|SDIO_STA_RXFIFOHF|macro|SDIO_STA_RXFIFOHF
DECL|SDIO_STA_RXOVERR_Msk|macro|SDIO_STA_RXOVERR_Msk
DECL|SDIO_STA_RXOVERR_Pos|macro|SDIO_STA_RXOVERR_Pos
DECL|SDIO_STA_RXOVERR|macro|SDIO_STA_RXOVERR
DECL|SDIO_STA_SDIOIT_Msk|macro|SDIO_STA_SDIOIT_Msk
DECL|SDIO_STA_SDIOIT_Pos|macro|SDIO_STA_SDIOIT_Pos
DECL|SDIO_STA_SDIOIT|macro|SDIO_STA_SDIOIT
DECL|SDIO_STA_STBITERR_Msk|macro|SDIO_STA_STBITERR_Msk
DECL|SDIO_STA_STBITERR_Pos|macro|SDIO_STA_STBITERR_Pos
DECL|SDIO_STA_STBITERR|macro|SDIO_STA_STBITERR
DECL|SDIO_STA_TXACT_Msk|macro|SDIO_STA_TXACT_Msk
DECL|SDIO_STA_TXACT_Pos|macro|SDIO_STA_TXACT_Pos
DECL|SDIO_STA_TXACT|macro|SDIO_STA_TXACT
DECL|SDIO_STA_TXDAVL_Msk|macro|SDIO_STA_TXDAVL_Msk
DECL|SDIO_STA_TXDAVL_Pos|macro|SDIO_STA_TXDAVL_Pos
DECL|SDIO_STA_TXDAVL|macro|SDIO_STA_TXDAVL
DECL|SDIO_STA_TXFIFOE_Msk|macro|SDIO_STA_TXFIFOE_Msk
DECL|SDIO_STA_TXFIFOE_Pos|macro|SDIO_STA_TXFIFOE_Pos
DECL|SDIO_STA_TXFIFOE|macro|SDIO_STA_TXFIFOE
DECL|SDIO_STA_TXFIFOF_Msk|macro|SDIO_STA_TXFIFOF_Msk
DECL|SDIO_STA_TXFIFOF_Pos|macro|SDIO_STA_TXFIFOF_Pos
DECL|SDIO_STA_TXFIFOF|macro|SDIO_STA_TXFIFOF
DECL|SDIO_STA_TXFIFOHE_Msk|macro|SDIO_STA_TXFIFOHE_Msk
DECL|SDIO_STA_TXFIFOHE_Pos|macro|SDIO_STA_TXFIFOHE_Pos
DECL|SDIO_STA_TXFIFOHE|macro|SDIO_STA_TXFIFOHE
DECL|SDIO_STA_TXUNDERR_Msk|macro|SDIO_STA_TXUNDERR_Msk
DECL|SDIO_STA_TXUNDERR_Pos|macro|SDIO_STA_TXUNDERR_Pos
DECL|SDIO_STA_TXUNDERR|macro|SDIO_STA_TXUNDERR
DECL|SDIO_TypeDef|typedef|} SDIO_TypeDef;
DECL|SDIO|macro|SDIO
DECL|SMCR|member|__IO uint32_t SMCR; /*!< TIM slave Mode Control register, Address offset: 0x08 */
DECL|SMPR1|member|__IO uint32_t SMPR1;
DECL|SMPR2|member|__IO uint32_t SMPR2;
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
DECL|SPI1|macro|SPI1
DECL|SPI2_BASE|macro|SPI2_BASE
DECL|SPI2_IRQn|enumerator|SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
DECL|SPI2|macro|SPI2
DECL|SPI3_BASE|macro|SPI3_BASE
DECL|SPI3_IRQn|enumerator|SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
DECL|SPI3|macro|SPI3
DECL|SPI_CR1_BIDIMODE_Msk|macro|SPI_CR1_BIDIMODE_Msk
DECL|SPI_CR1_BIDIMODE_Pos|macro|SPI_CR1_BIDIMODE_Pos
DECL|SPI_CR1_BIDIMODE|macro|SPI_CR1_BIDIMODE
DECL|SPI_CR1_BIDIOE_Msk|macro|SPI_CR1_BIDIOE_Msk
DECL|SPI_CR1_BIDIOE_Pos|macro|SPI_CR1_BIDIOE_Pos
DECL|SPI_CR1_BIDIOE|macro|SPI_CR1_BIDIOE
DECL|SPI_CR1_BR_0|macro|SPI_CR1_BR_0
DECL|SPI_CR1_BR_1|macro|SPI_CR1_BR_1
DECL|SPI_CR1_BR_2|macro|SPI_CR1_BR_2
DECL|SPI_CR1_BR_Msk|macro|SPI_CR1_BR_Msk
DECL|SPI_CR1_BR_Pos|macro|SPI_CR1_BR_Pos
DECL|SPI_CR1_BR|macro|SPI_CR1_BR
DECL|SPI_CR1_CPHA_Msk|macro|SPI_CR1_CPHA_Msk
DECL|SPI_CR1_CPHA_Pos|macro|SPI_CR1_CPHA_Pos
DECL|SPI_CR1_CPHA|macro|SPI_CR1_CPHA
DECL|SPI_CR1_CPOL_Msk|macro|SPI_CR1_CPOL_Msk
DECL|SPI_CR1_CPOL_Pos|macro|SPI_CR1_CPOL_Pos
DECL|SPI_CR1_CPOL|macro|SPI_CR1_CPOL
DECL|SPI_CR1_CRCEN_Msk|macro|SPI_CR1_CRCEN_Msk
DECL|SPI_CR1_CRCEN_Pos|macro|SPI_CR1_CRCEN_Pos
DECL|SPI_CR1_CRCEN|macro|SPI_CR1_CRCEN
DECL|SPI_CR1_CRCNEXT_Msk|macro|SPI_CR1_CRCNEXT_Msk
DECL|SPI_CR1_CRCNEXT_Pos|macro|SPI_CR1_CRCNEXT_Pos
DECL|SPI_CR1_CRCNEXT|macro|SPI_CR1_CRCNEXT
DECL|SPI_CR1_DFF_Msk|macro|SPI_CR1_DFF_Msk
DECL|SPI_CR1_DFF_Pos|macro|SPI_CR1_DFF_Pos
DECL|SPI_CR1_DFF|macro|SPI_CR1_DFF
DECL|SPI_CR1_LSBFIRST_Msk|macro|SPI_CR1_LSBFIRST_Msk
DECL|SPI_CR1_LSBFIRST_Pos|macro|SPI_CR1_LSBFIRST_Pos
DECL|SPI_CR1_LSBFIRST|macro|SPI_CR1_LSBFIRST
DECL|SPI_CR1_MSTR_Msk|macro|SPI_CR1_MSTR_Msk
DECL|SPI_CR1_MSTR_Pos|macro|SPI_CR1_MSTR_Pos
DECL|SPI_CR1_MSTR|macro|SPI_CR1_MSTR
DECL|SPI_CR1_RXONLY_Msk|macro|SPI_CR1_RXONLY_Msk
DECL|SPI_CR1_RXONLY_Pos|macro|SPI_CR1_RXONLY_Pos
DECL|SPI_CR1_RXONLY|macro|SPI_CR1_RXONLY
DECL|SPI_CR1_SPE_Msk|macro|SPI_CR1_SPE_Msk
DECL|SPI_CR1_SPE_Pos|macro|SPI_CR1_SPE_Pos
DECL|SPI_CR1_SPE|macro|SPI_CR1_SPE
DECL|SPI_CR1_SSI_Msk|macro|SPI_CR1_SSI_Msk
DECL|SPI_CR1_SSI_Pos|macro|SPI_CR1_SSI_Pos
DECL|SPI_CR1_SSI|macro|SPI_CR1_SSI
DECL|SPI_CR1_SSM_Msk|macro|SPI_CR1_SSM_Msk
DECL|SPI_CR1_SSM_Pos|macro|SPI_CR1_SSM_Pos
DECL|SPI_CR1_SSM|macro|SPI_CR1_SSM
DECL|SPI_CR2_ERRIE_Msk|macro|SPI_CR2_ERRIE_Msk
DECL|SPI_CR2_ERRIE_Pos|macro|SPI_CR2_ERRIE_Pos
DECL|SPI_CR2_ERRIE|macro|SPI_CR2_ERRIE
DECL|SPI_CR2_RXDMAEN_Msk|macro|SPI_CR2_RXDMAEN_Msk
DECL|SPI_CR2_RXDMAEN_Pos|macro|SPI_CR2_RXDMAEN_Pos
DECL|SPI_CR2_RXDMAEN|macro|SPI_CR2_RXDMAEN
DECL|SPI_CR2_RXNEIE_Msk|macro|SPI_CR2_RXNEIE_Msk
DECL|SPI_CR2_RXNEIE_Pos|macro|SPI_CR2_RXNEIE_Pos
DECL|SPI_CR2_RXNEIE|macro|SPI_CR2_RXNEIE
DECL|SPI_CR2_SSOE_Msk|macro|SPI_CR2_SSOE_Msk
DECL|SPI_CR2_SSOE_Pos|macro|SPI_CR2_SSOE_Pos
DECL|SPI_CR2_SSOE|macro|SPI_CR2_SSOE
DECL|SPI_CR2_TXDMAEN_Msk|macro|SPI_CR2_TXDMAEN_Msk
DECL|SPI_CR2_TXDMAEN_Pos|macro|SPI_CR2_TXDMAEN_Pos
DECL|SPI_CR2_TXDMAEN|macro|SPI_CR2_TXDMAEN
DECL|SPI_CR2_TXEIE_Msk|macro|SPI_CR2_TXEIE_Msk
DECL|SPI_CR2_TXEIE_Pos|macro|SPI_CR2_TXEIE_Pos
DECL|SPI_CR2_TXEIE|macro|SPI_CR2_TXEIE
DECL|SPI_CRCPR_CRCPOLY_Msk|macro|SPI_CRCPR_CRCPOLY_Msk
DECL|SPI_CRCPR_CRCPOLY_Pos|macro|SPI_CRCPR_CRCPOLY_Pos
DECL|SPI_CRCPR_CRCPOLY|macro|SPI_CRCPR_CRCPOLY
DECL|SPI_DR_DR_Msk|macro|SPI_DR_DR_Msk
DECL|SPI_DR_DR_Pos|macro|SPI_DR_DR_Pos
DECL|SPI_DR_DR|macro|SPI_DR_DR
DECL|SPI_I2SCFGR_CHLEN_Msk|macro|SPI_I2SCFGR_CHLEN_Msk
DECL|SPI_I2SCFGR_CHLEN_Pos|macro|SPI_I2SCFGR_CHLEN_Pos
DECL|SPI_I2SCFGR_CHLEN|macro|SPI_I2SCFGR_CHLEN
DECL|SPI_I2SCFGR_CKPOL_Msk|macro|SPI_I2SCFGR_CKPOL_Msk
DECL|SPI_I2SCFGR_CKPOL_Pos|macro|SPI_I2SCFGR_CKPOL_Pos
DECL|SPI_I2SCFGR_CKPOL|macro|SPI_I2SCFGR_CKPOL
DECL|SPI_I2SCFGR_DATLEN_0|macro|SPI_I2SCFGR_DATLEN_0
DECL|SPI_I2SCFGR_DATLEN_1|macro|SPI_I2SCFGR_DATLEN_1
DECL|SPI_I2SCFGR_DATLEN_Msk|macro|SPI_I2SCFGR_DATLEN_Msk
DECL|SPI_I2SCFGR_DATLEN_Pos|macro|SPI_I2SCFGR_DATLEN_Pos
DECL|SPI_I2SCFGR_DATLEN|macro|SPI_I2SCFGR_DATLEN
DECL|SPI_I2SCFGR_I2SCFG_0|macro|SPI_I2SCFGR_I2SCFG_0
DECL|SPI_I2SCFGR_I2SCFG_1|macro|SPI_I2SCFGR_I2SCFG_1
DECL|SPI_I2SCFGR_I2SCFG_Msk|macro|SPI_I2SCFGR_I2SCFG_Msk
DECL|SPI_I2SCFGR_I2SCFG_Pos|macro|SPI_I2SCFGR_I2SCFG_Pos
DECL|SPI_I2SCFGR_I2SCFG|macro|SPI_I2SCFGR_I2SCFG
DECL|SPI_I2SCFGR_I2SE_Msk|macro|SPI_I2SCFGR_I2SE_Msk
DECL|SPI_I2SCFGR_I2SE_Pos|macro|SPI_I2SCFGR_I2SE_Pos
DECL|SPI_I2SCFGR_I2SE|macro|SPI_I2SCFGR_I2SE
DECL|SPI_I2SCFGR_I2SMOD_Msk|macro|SPI_I2SCFGR_I2SMOD_Msk
DECL|SPI_I2SCFGR_I2SMOD_Pos|macro|SPI_I2SCFGR_I2SMOD_Pos
DECL|SPI_I2SCFGR_I2SMOD|macro|SPI_I2SCFGR_I2SMOD
DECL|SPI_I2SCFGR_I2SSTD_0|macro|SPI_I2SCFGR_I2SSTD_0
DECL|SPI_I2SCFGR_I2SSTD_1|macro|SPI_I2SCFGR_I2SSTD_1
DECL|SPI_I2SCFGR_I2SSTD_Msk|macro|SPI_I2SCFGR_I2SSTD_Msk
DECL|SPI_I2SCFGR_I2SSTD_Pos|macro|SPI_I2SCFGR_I2SSTD_Pos
DECL|SPI_I2SCFGR_I2SSTD|macro|SPI_I2SCFGR_I2SSTD
DECL|SPI_I2SCFGR_PCMSYNC_Msk|macro|SPI_I2SCFGR_PCMSYNC_Msk
DECL|SPI_I2SCFGR_PCMSYNC_Pos|macro|SPI_I2SCFGR_PCMSYNC_Pos
DECL|SPI_I2SCFGR_PCMSYNC|macro|SPI_I2SCFGR_PCMSYNC
DECL|SPI_I2SPR_I2SDIV_Msk|macro|SPI_I2SPR_I2SDIV_Msk
DECL|SPI_I2SPR_I2SDIV_Pos|macro|SPI_I2SPR_I2SDIV_Pos
DECL|SPI_I2SPR_I2SDIV|macro|SPI_I2SPR_I2SDIV
DECL|SPI_I2SPR_MCKOE_Msk|macro|SPI_I2SPR_MCKOE_Msk
DECL|SPI_I2SPR_MCKOE_Pos|macro|SPI_I2SPR_MCKOE_Pos
DECL|SPI_I2SPR_MCKOE|macro|SPI_I2SPR_MCKOE
DECL|SPI_I2SPR_ODD_Msk|macro|SPI_I2SPR_ODD_Msk
DECL|SPI_I2SPR_ODD_Pos|macro|SPI_I2SPR_ODD_Pos
DECL|SPI_I2SPR_ODD|macro|SPI_I2SPR_ODD
DECL|SPI_RXCRCR_RXCRC_Msk|macro|SPI_RXCRCR_RXCRC_Msk
DECL|SPI_RXCRCR_RXCRC_Pos|macro|SPI_RXCRCR_RXCRC_Pos
DECL|SPI_RXCRCR_RXCRC|macro|SPI_RXCRCR_RXCRC
DECL|SPI_SR_BSY_Msk|macro|SPI_SR_BSY_Msk
DECL|SPI_SR_BSY_Pos|macro|SPI_SR_BSY_Pos
DECL|SPI_SR_BSY|macro|SPI_SR_BSY
DECL|SPI_SR_CHSIDE_Msk|macro|SPI_SR_CHSIDE_Msk
DECL|SPI_SR_CHSIDE_Pos|macro|SPI_SR_CHSIDE_Pos
DECL|SPI_SR_CHSIDE|macro|SPI_SR_CHSIDE
DECL|SPI_SR_CRCERR_Msk|macro|SPI_SR_CRCERR_Msk
DECL|SPI_SR_CRCERR_Pos|macro|SPI_SR_CRCERR_Pos
DECL|SPI_SR_CRCERR|macro|SPI_SR_CRCERR
DECL|SPI_SR_MODF_Msk|macro|SPI_SR_MODF_Msk
DECL|SPI_SR_MODF_Pos|macro|SPI_SR_MODF_Pos
DECL|SPI_SR_MODF|macro|SPI_SR_MODF
DECL|SPI_SR_OVR_Msk|macro|SPI_SR_OVR_Msk
DECL|SPI_SR_OVR_Pos|macro|SPI_SR_OVR_Pos
DECL|SPI_SR_OVR|macro|SPI_SR_OVR
DECL|SPI_SR_RXNE_Msk|macro|SPI_SR_RXNE_Msk
DECL|SPI_SR_RXNE_Pos|macro|SPI_SR_RXNE_Pos
DECL|SPI_SR_RXNE|macro|SPI_SR_RXNE
DECL|SPI_SR_TXE_Msk|macro|SPI_SR_TXE_Msk
DECL|SPI_SR_TXE_Pos|macro|SPI_SR_TXE_Pos
DECL|SPI_SR_TXE|macro|SPI_SR_TXE
DECL|SPI_SR_UDR_Msk|macro|SPI_SR_UDR_Msk
DECL|SPI_SR_UDR_Pos|macro|SPI_SR_UDR_Pos
DECL|SPI_SR_UDR|macro|SPI_SR_UDR
DECL|SPI_TXCRCR_TXCRC_Msk|macro|SPI_TXCRCR_TXCRC_Msk
DECL|SPI_TXCRCR_TXCRC_Pos|macro|SPI_TXCRCR_TXCRC_Pos
DECL|SPI_TXCRCR_TXCRC|macro|SPI_TXCRCR_TXCRC
DECL|SPI_TypeDef|typedef|} SPI_TypeDef;
DECL|SQR1|member|__IO uint32_t SQR1;
DECL|SQR2|member|__IO uint32_t SQR2;
DECL|SQR3|member|__IO uint32_t SQR3;
DECL|SR1|member|__IO uint32_t SR1;
DECL|SR2|member|__IO uint32_t SR2;
DECL|SR2|member|__IO uint32_t SR2;
DECL|SR2|member|__IO uint32_t SR2; /*!< NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 */
DECL|SR3|member|__IO uint32_t SR3; /*!< NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 */
DECL|SR4|member|__IO uint32_t SR4;
DECL|SRAM_BASE|macro|SRAM_BASE
DECL|SRAM_BB_BASE|macro|SRAM_BB_BASE
DECL|SR|member|__IO uint32_t SR;
DECL|SR|member|__IO uint32_t SR;
DECL|SR|member|__IO uint32_t SR;
DECL|SR|member|__IO uint32_t SR; /*!< ADC status register, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address */
DECL|SR|member|__IO uint32_t SR; /*!< Status register, Address offset: 0x0C */
DECL|SR|member|__IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
DECL|SR|member|__IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
DECL|SR|member|__IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
DECL|STA|member|__I uint32_t STA;
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /*!< 11 Cortex-M3 SV Call Interrupt */
DECL|SWIER|member|__IO uint32_t SWIER;
DECL|SWTRIGR|member|__IO uint32_t SWTRIGR;
DECL|SysTick_CALIB_NOREF|macro|SysTick_CALIB_NOREF
DECL|SysTick_CALIB_SKEW|macro|SysTick_CALIB_SKEW
DECL|SysTick_CALIB_TENMS|macro|SysTick_CALIB_TENMS
DECL|SysTick_CTRL_CLKSOURCE|macro|SysTick_CTRL_CLKSOURCE
DECL|SysTick_CTRL_COUNTFLAG|macro|SysTick_CTRL_COUNTFLAG
DECL|SysTick_CTRL_ENABLE|macro|SysTick_CTRL_ENABLE
DECL|SysTick_CTRL_TICKINT|macro|SysTick_CTRL_TICKINT
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /*!< 15 Cortex-M3 System Tick Interrupt */
DECL|SysTick_LOAD_RELOAD|macro|SysTick_LOAD_RELOAD
DECL|SysTick_VAL_CURRENT|macro|SysTick_VAL_CURRENT
DECL|TAMPER_IRQn|enumerator|TAMPER_IRQn = 2, /*!< Tamper Interrupt */
DECL|TDHR|member|__IO uint32_t TDHR;
DECL|TDLR|member|__IO uint32_t TDLR;
DECL|TDTR|member|__IO uint32_t TDTR;
DECL|TIM10_BASE|macro|TIM10_BASE
DECL|TIM10_IRQHandler|macro|TIM10_IRQHandler
DECL|TIM10_IRQn|macro|TIM10_IRQn
DECL|TIM10|macro|TIM10
DECL|TIM11_BASE|macro|TIM11_BASE
DECL|TIM11_IRQHandler|macro|TIM11_IRQHandler
DECL|TIM11_IRQn|macro|TIM11_IRQn
DECL|TIM11|macro|TIM11
DECL|TIM12_BASE|macro|TIM12_BASE
DECL|TIM12_IRQHandler|macro|TIM12_IRQHandler
DECL|TIM12_IRQn|macro|TIM12_IRQn
DECL|TIM12|macro|TIM12
DECL|TIM13_BASE|macro|TIM13_BASE
DECL|TIM13_IRQHandler|macro|TIM13_IRQHandler
DECL|TIM13_IRQn|macro|TIM13_IRQn
DECL|TIM13|macro|TIM13
DECL|TIM14_BASE|macro|TIM14_BASE
DECL|TIM14_IRQHandler|macro|TIM14_IRQHandler
DECL|TIM14_IRQn|macro|TIM14_IRQn
DECL|TIM14|macro|TIM14
DECL|TIM1_BASE|macro|TIM1_BASE
DECL|TIM1_BRK_IRQHandler|macro|TIM1_BRK_IRQHandler
DECL|TIM1_BRK_IRQn|macro|TIM1_BRK_IRQn
DECL|TIM1_BRK_TIM15_IRQHandler|macro|TIM1_BRK_TIM15_IRQHandler
DECL|TIM1_BRK_TIM15_IRQn|macro|TIM1_BRK_TIM15_IRQn
DECL|TIM1_BRK_TIM9_IRQn|enumerator|TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break Interrupt and TIM9 global Interrupt */
DECL|TIM1_CC_IRQn|enumerator|TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
DECL|TIM1_TRG_COM_IRQHandler|macro|TIM1_TRG_COM_IRQHandler
DECL|TIM1_TRG_COM_IRQn|macro|TIM1_TRG_COM_IRQn
DECL|TIM1_TRG_COM_TIM11_IRQn|enumerator|TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
DECL|TIM1_TRG_COM_TIM17_IRQHandler|macro|TIM1_TRG_COM_TIM17_IRQHandler
DECL|TIM1_TRG_COM_TIM17_IRQn|macro|TIM1_TRG_COM_TIM17_IRQn
DECL|TIM1_UP_IRQHandler|macro|TIM1_UP_IRQHandler
DECL|TIM1_UP_IRQn|macro|TIM1_UP_IRQn
DECL|TIM1_UP_TIM10_IRQn|enumerator|TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global Interrupt */
DECL|TIM1_UP_TIM16_IRQHandler|macro|TIM1_UP_TIM16_IRQHandler
DECL|TIM1_UP_TIM16_IRQn|macro|TIM1_UP_TIM16_IRQn
DECL|TIM1|macro|TIM1
DECL|TIM2_BASE|macro|TIM2_BASE
DECL|TIM2_IRQn|enumerator|TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
DECL|TIM2|macro|TIM2
DECL|TIM3_BASE|macro|TIM3_BASE
DECL|TIM3_IRQn|enumerator|TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
DECL|TIM3|macro|TIM3
DECL|TIM4_BASE|macro|TIM4_BASE
DECL|TIM4_IRQn|enumerator|TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
DECL|TIM4|macro|TIM4
DECL|TIM5_BASE|macro|TIM5_BASE
DECL|TIM5_IRQn|enumerator|TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
DECL|TIM5|macro|TIM5
DECL|TIM6_BASE|macro|TIM6_BASE
DECL|TIM6_DAC_IRQHandler|macro|TIM6_DAC_IRQHandler
DECL|TIM6_DAC_IRQn|macro|TIM6_DAC_IRQn
DECL|TIM6_IRQn|enumerator|TIM6_IRQn = 54, /*!< TIM6 global Interrupt */
DECL|TIM6|macro|TIM6
DECL|TIM7_BASE|macro|TIM7_BASE
DECL|TIM7_IRQn|enumerator|TIM7_IRQn = 55, /*!< TIM7 global Interrupt */
DECL|TIM7|macro|TIM7
DECL|TIM8_BASE|macro|TIM8_BASE
DECL|TIM8_BRK_IRQHandler|macro|TIM8_BRK_IRQHandler
DECL|TIM8_BRK_IRQn|macro|TIM8_BRK_IRQn
DECL|TIM8_BRK_TIM12_IRQn|enumerator|TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global Interrupt */
DECL|TIM8_CC_IRQn|enumerator|TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */
DECL|TIM8_TRG_COM_IRQHandler|macro|TIM8_TRG_COM_IRQHandler
DECL|TIM8_TRG_COM_IRQn|macro|TIM8_TRG_COM_IRQn
DECL|TIM8_TRG_COM_TIM14_IRQn|enumerator|TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
DECL|TIM8_UP_IRQHandler|macro|TIM8_UP_IRQHandler
DECL|TIM8_UP_IRQn|macro|TIM8_UP_IRQn
DECL|TIM8_UP_TIM13_IRQn|enumerator|TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global Interrupt */
DECL|TIM8|macro|TIM8
DECL|TIM9_BASE|macro|TIM9_BASE
DECL|TIM9_IRQHandler|macro|TIM9_IRQHandler
DECL|TIM9_IRQn|macro|TIM9_IRQn
DECL|TIM9|macro|TIM9
DECL|TIM_ARR_ARR_Msk|macro|TIM_ARR_ARR_Msk
DECL|TIM_ARR_ARR_Pos|macro|TIM_ARR_ARR_Pos
DECL|TIM_ARR_ARR|macro|TIM_ARR_ARR
DECL|TIM_BDTR_AOE_Msk|macro|TIM_BDTR_AOE_Msk
DECL|TIM_BDTR_AOE_Pos|macro|TIM_BDTR_AOE_Pos
DECL|TIM_BDTR_AOE|macro|TIM_BDTR_AOE
DECL|TIM_BDTR_BKE_Msk|macro|TIM_BDTR_BKE_Msk
DECL|TIM_BDTR_BKE_Pos|macro|TIM_BDTR_BKE_Pos
DECL|TIM_BDTR_BKE|macro|TIM_BDTR_BKE
DECL|TIM_BDTR_BKP_Msk|macro|TIM_BDTR_BKP_Msk
DECL|TIM_BDTR_BKP_Pos|macro|TIM_BDTR_BKP_Pos
DECL|TIM_BDTR_BKP|macro|TIM_BDTR_BKP
DECL|TIM_BDTR_DTG_0|macro|TIM_BDTR_DTG_0
DECL|TIM_BDTR_DTG_1|macro|TIM_BDTR_DTG_1
DECL|TIM_BDTR_DTG_2|macro|TIM_BDTR_DTG_2
DECL|TIM_BDTR_DTG_3|macro|TIM_BDTR_DTG_3
DECL|TIM_BDTR_DTG_4|macro|TIM_BDTR_DTG_4
DECL|TIM_BDTR_DTG_5|macro|TIM_BDTR_DTG_5
DECL|TIM_BDTR_DTG_6|macro|TIM_BDTR_DTG_6
DECL|TIM_BDTR_DTG_7|macro|TIM_BDTR_DTG_7
DECL|TIM_BDTR_DTG_Msk|macro|TIM_BDTR_DTG_Msk
DECL|TIM_BDTR_DTG_Pos|macro|TIM_BDTR_DTG_Pos
DECL|TIM_BDTR_DTG|macro|TIM_BDTR_DTG
DECL|TIM_BDTR_LOCK_0|macro|TIM_BDTR_LOCK_0
DECL|TIM_BDTR_LOCK_1|macro|TIM_BDTR_LOCK_1
DECL|TIM_BDTR_LOCK_Msk|macro|TIM_BDTR_LOCK_Msk
DECL|TIM_BDTR_LOCK_Pos|macro|TIM_BDTR_LOCK_Pos
DECL|TIM_BDTR_LOCK|macro|TIM_BDTR_LOCK
DECL|TIM_BDTR_MOE_Msk|macro|TIM_BDTR_MOE_Msk
DECL|TIM_BDTR_MOE_Pos|macro|TIM_BDTR_MOE_Pos
DECL|TIM_BDTR_MOE|macro|TIM_BDTR_MOE
DECL|TIM_BDTR_OSSI_Msk|macro|TIM_BDTR_OSSI_Msk
DECL|TIM_BDTR_OSSI_Pos|macro|TIM_BDTR_OSSI_Pos
DECL|TIM_BDTR_OSSI|macro|TIM_BDTR_OSSI
DECL|TIM_BDTR_OSSR_Msk|macro|TIM_BDTR_OSSR_Msk
DECL|TIM_BDTR_OSSR_Pos|macro|TIM_BDTR_OSSR_Pos
DECL|TIM_BDTR_OSSR|macro|TIM_BDTR_OSSR
DECL|TIM_CCER_CC1E_Msk|macro|TIM_CCER_CC1E_Msk
DECL|TIM_CCER_CC1E_Pos|macro|TIM_CCER_CC1E_Pos
DECL|TIM_CCER_CC1E|macro|TIM_CCER_CC1E
DECL|TIM_CCER_CC1NE_Msk|macro|TIM_CCER_CC1NE_Msk
DECL|TIM_CCER_CC1NE_Pos|macro|TIM_CCER_CC1NE_Pos
DECL|TIM_CCER_CC1NE|macro|TIM_CCER_CC1NE
DECL|TIM_CCER_CC1NP_Msk|macro|TIM_CCER_CC1NP_Msk
DECL|TIM_CCER_CC1NP_Pos|macro|TIM_CCER_CC1NP_Pos
DECL|TIM_CCER_CC1NP|macro|TIM_CCER_CC1NP
DECL|TIM_CCER_CC1P_Msk|macro|TIM_CCER_CC1P_Msk
DECL|TIM_CCER_CC1P_Pos|macro|TIM_CCER_CC1P_Pos
DECL|TIM_CCER_CC1P|macro|TIM_CCER_CC1P
DECL|TIM_CCER_CC2E_Msk|macro|TIM_CCER_CC2E_Msk
DECL|TIM_CCER_CC2E_Pos|macro|TIM_CCER_CC2E_Pos
DECL|TIM_CCER_CC2E|macro|TIM_CCER_CC2E
DECL|TIM_CCER_CC2NE_Msk|macro|TIM_CCER_CC2NE_Msk
DECL|TIM_CCER_CC2NE_Pos|macro|TIM_CCER_CC2NE_Pos
DECL|TIM_CCER_CC2NE|macro|TIM_CCER_CC2NE
DECL|TIM_CCER_CC2NP_Msk|macro|TIM_CCER_CC2NP_Msk
DECL|TIM_CCER_CC2NP_Pos|macro|TIM_CCER_CC2NP_Pos
DECL|TIM_CCER_CC2NP|macro|TIM_CCER_CC2NP
DECL|TIM_CCER_CC2P_Msk|macro|TIM_CCER_CC2P_Msk
DECL|TIM_CCER_CC2P_Pos|macro|TIM_CCER_CC2P_Pos
DECL|TIM_CCER_CC2P|macro|TIM_CCER_CC2P
DECL|TIM_CCER_CC3E_Msk|macro|TIM_CCER_CC3E_Msk
DECL|TIM_CCER_CC3E_Pos|macro|TIM_CCER_CC3E_Pos
DECL|TIM_CCER_CC3E|macro|TIM_CCER_CC3E
DECL|TIM_CCER_CC3NE_Msk|macro|TIM_CCER_CC3NE_Msk
DECL|TIM_CCER_CC3NE_Pos|macro|TIM_CCER_CC3NE_Pos
DECL|TIM_CCER_CC3NE|macro|TIM_CCER_CC3NE
DECL|TIM_CCER_CC3NP_Msk|macro|TIM_CCER_CC3NP_Msk
DECL|TIM_CCER_CC3NP_Pos|macro|TIM_CCER_CC3NP_Pos
DECL|TIM_CCER_CC3NP|macro|TIM_CCER_CC3NP
DECL|TIM_CCER_CC3P_Msk|macro|TIM_CCER_CC3P_Msk
DECL|TIM_CCER_CC3P_Pos|macro|TIM_CCER_CC3P_Pos
DECL|TIM_CCER_CC3P|macro|TIM_CCER_CC3P
DECL|TIM_CCER_CC4E_Msk|macro|TIM_CCER_CC4E_Msk
DECL|TIM_CCER_CC4E_Pos|macro|TIM_CCER_CC4E_Pos
DECL|TIM_CCER_CC4E|macro|TIM_CCER_CC4E
DECL|TIM_CCER_CC4NP_Msk|macro|TIM_CCER_CC4NP_Msk
DECL|TIM_CCER_CC4NP_Pos|macro|TIM_CCER_CC4NP_Pos
DECL|TIM_CCER_CC4NP|macro|TIM_CCER_CC4NP
DECL|TIM_CCER_CC4P_Msk|macro|TIM_CCER_CC4P_Msk
DECL|TIM_CCER_CC4P_Pos|macro|TIM_CCER_CC4P_Pos
DECL|TIM_CCER_CC4P|macro|TIM_CCER_CC4P
DECL|TIM_CCMR1_CC1S_0|macro|TIM_CCMR1_CC1S_0
DECL|TIM_CCMR1_CC1S_1|macro|TIM_CCMR1_CC1S_1
DECL|TIM_CCMR1_CC1S_Msk|macro|TIM_CCMR1_CC1S_Msk
DECL|TIM_CCMR1_CC1S_Pos|macro|TIM_CCMR1_CC1S_Pos
DECL|TIM_CCMR1_CC1S|macro|TIM_CCMR1_CC1S
DECL|TIM_CCMR1_CC2S_0|macro|TIM_CCMR1_CC2S_0
DECL|TIM_CCMR1_CC2S_1|macro|TIM_CCMR1_CC2S_1
DECL|TIM_CCMR1_CC2S_Msk|macro|TIM_CCMR1_CC2S_Msk
DECL|TIM_CCMR1_CC2S_Pos|macro|TIM_CCMR1_CC2S_Pos
DECL|TIM_CCMR1_CC2S|macro|TIM_CCMR1_CC2S
DECL|TIM_CCMR1_IC1F_0|macro|TIM_CCMR1_IC1F_0
DECL|TIM_CCMR1_IC1F_1|macro|TIM_CCMR1_IC1F_1
DECL|TIM_CCMR1_IC1F_2|macro|TIM_CCMR1_IC1F_2
DECL|TIM_CCMR1_IC1F_3|macro|TIM_CCMR1_IC1F_3
DECL|TIM_CCMR1_IC1F_Msk|macro|TIM_CCMR1_IC1F_Msk
DECL|TIM_CCMR1_IC1F_Pos|macro|TIM_CCMR1_IC1F_Pos
DECL|TIM_CCMR1_IC1F|macro|TIM_CCMR1_IC1F
DECL|TIM_CCMR1_IC1PSC_0|macro|TIM_CCMR1_IC1PSC_0
DECL|TIM_CCMR1_IC1PSC_1|macro|TIM_CCMR1_IC1PSC_1
DECL|TIM_CCMR1_IC1PSC_Msk|macro|TIM_CCMR1_IC1PSC_Msk
DECL|TIM_CCMR1_IC1PSC_Pos|macro|TIM_CCMR1_IC1PSC_Pos
DECL|TIM_CCMR1_IC1PSC|macro|TIM_CCMR1_IC1PSC
DECL|TIM_CCMR1_IC2F_0|macro|TIM_CCMR1_IC2F_0
DECL|TIM_CCMR1_IC2F_1|macro|TIM_CCMR1_IC2F_1
DECL|TIM_CCMR1_IC2F_2|macro|TIM_CCMR1_IC2F_2
DECL|TIM_CCMR1_IC2F_3|macro|TIM_CCMR1_IC2F_3
DECL|TIM_CCMR1_IC2F_Msk|macro|TIM_CCMR1_IC2F_Msk
DECL|TIM_CCMR1_IC2F_Pos|macro|TIM_CCMR1_IC2F_Pos
DECL|TIM_CCMR1_IC2F|macro|TIM_CCMR1_IC2F
DECL|TIM_CCMR1_IC2PSC_0|macro|TIM_CCMR1_IC2PSC_0
DECL|TIM_CCMR1_IC2PSC_1|macro|TIM_CCMR1_IC2PSC_1
DECL|TIM_CCMR1_IC2PSC_Msk|macro|TIM_CCMR1_IC2PSC_Msk
DECL|TIM_CCMR1_IC2PSC_Pos|macro|TIM_CCMR1_IC2PSC_Pos
DECL|TIM_CCMR1_IC2PSC|macro|TIM_CCMR1_IC2PSC
DECL|TIM_CCMR1_OC1CE_Msk|macro|TIM_CCMR1_OC1CE_Msk
DECL|TIM_CCMR1_OC1CE_Pos|macro|TIM_CCMR1_OC1CE_Pos
DECL|TIM_CCMR1_OC1CE|macro|TIM_CCMR1_OC1CE
DECL|TIM_CCMR1_OC1FE_Msk|macro|TIM_CCMR1_OC1FE_Msk
DECL|TIM_CCMR1_OC1FE_Pos|macro|TIM_CCMR1_OC1FE_Pos
DECL|TIM_CCMR1_OC1FE|macro|TIM_CCMR1_OC1FE
DECL|TIM_CCMR1_OC1M_0|macro|TIM_CCMR1_OC1M_0
DECL|TIM_CCMR1_OC1M_1|macro|TIM_CCMR1_OC1M_1
DECL|TIM_CCMR1_OC1M_2|macro|TIM_CCMR1_OC1M_2
DECL|TIM_CCMR1_OC1M_Msk|macro|TIM_CCMR1_OC1M_Msk
DECL|TIM_CCMR1_OC1M_Pos|macro|TIM_CCMR1_OC1M_Pos
DECL|TIM_CCMR1_OC1M|macro|TIM_CCMR1_OC1M
DECL|TIM_CCMR1_OC1PE_Msk|macro|TIM_CCMR1_OC1PE_Msk
DECL|TIM_CCMR1_OC1PE_Pos|macro|TIM_CCMR1_OC1PE_Pos
DECL|TIM_CCMR1_OC1PE|macro|TIM_CCMR1_OC1PE
DECL|TIM_CCMR1_OC2CE_Msk|macro|TIM_CCMR1_OC2CE_Msk
DECL|TIM_CCMR1_OC2CE_Pos|macro|TIM_CCMR1_OC2CE_Pos
DECL|TIM_CCMR1_OC2CE|macro|TIM_CCMR1_OC2CE
DECL|TIM_CCMR1_OC2FE_Msk|macro|TIM_CCMR1_OC2FE_Msk
DECL|TIM_CCMR1_OC2FE_Pos|macro|TIM_CCMR1_OC2FE_Pos
DECL|TIM_CCMR1_OC2FE|macro|TIM_CCMR1_OC2FE
DECL|TIM_CCMR1_OC2M_0|macro|TIM_CCMR1_OC2M_0
DECL|TIM_CCMR1_OC2M_1|macro|TIM_CCMR1_OC2M_1
DECL|TIM_CCMR1_OC2M_2|macro|TIM_CCMR1_OC2M_2
DECL|TIM_CCMR1_OC2M_Msk|macro|TIM_CCMR1_OC2M_Msk
DECL|TIM_CCMR1_OC2M_Pos|macro|TIM_CCMR1_OC2M_Pos
DECL|TIM_CCMR1_OC2M|macro|TIM_CCMR1_OC2M
DECL|TIM_CCMR1_OC2PE_Msk|macro|TIM_CCMR1_OC2PE_Msk
DECL|TIM_CCMR1_OC2PE_Pos|macro|TIM_CCMR1_OC2PE_Pos
DECL|TIM_CCMR1_OC2PE|macro|TIM_CCMR1_OC2PE
DECL|TIM_CCMR2_CC3S_0|macro|TIM_CCMR2_CC3S_0
DECL|TIM_CCMR2_CC3S_1|macro|TIM_CCMR2_CC3S_1
DECL|TIM_CCMR2_CC3S_Msk|macro|TIM_CCMR2_CC3S_Msk
DECL|TIM_CCMR2_CC3S_Pos|macro|TIM_CCMR2_CC3S_Pos
DECL|TIM_CCMR2_CC3S|macro|TIM_CCMR2_CC3S
DECL|TIM_CCMR2_CC4S_0|macro|TIM_CCMR2_CC4S_0
DECL|TIM_CCMR2_CC4S_1|macro|TIM_CCMR2_CC4S_1
DECL|TIM_CCMR2_CC4S_Msk|macro|TIM_CCMR2_CC4S_Msk
DECL|TIM_CCMR2_CC4S_Pos|macro|TIM_CCMR2_CC4S_Pos
DECL|TIM_CCMR2_CC4S|macro|TIM_CCMR2_CC4S
DECL|TIM_CCMR2_IC3F_0|macro|TIM_CCMR2_IC3F_0
DECL|TIM_CCMR2_IC3F_1|macro|TIM_CCMR2_IC3F_1
DECL|TIM_CCMR2_IC3F_2|macro|TIM_CCMR2_IC3F_2
DECL|TIM_CCMR2_IC3F_3|macro|TIM_CCMR2_IC3F_3
DECL|TIM_CCMR2_IC3F_Msk|macro|TIM_CCMR2_IC3F_Msk
DECL|TIM_CCMR2_IC3F_Pos|macro|TIM_CCMR2_IC3F_Pos
DECL|TIM_CCMR2_IC3F|macro|TIM_CCMR2_IC3F
DECL|TIM_CCMR2_IC3PSC_0|macro|TIM_CCMR2_IC3PSC_0
DECL|TIM_CCMR2_IC3PSC_1|macro|TIM_CCMR2_IC3PSC_1
DECL|TIM_CCMR2_IC3PSC_Msk|macro|TIM_CCMR2_IC3PSC_Msk
DECL|TIM_CCMR2_IC3PSC_Pos|macro|TIM_CCMR2_IC3PSC_Pos
DECL|TIM_CCMR2_IC3PSC|macro|TIM_CCMR2_IC3PSC
DECL|TIM_CCMR2_IC4F_0|macro|TIM_CCMR2_IC4F_0
DECL|TIM_CCMR2_IC4F_1|macro|TIM_CCMR2_IC4F_1
DECL|TIM_CCMR2_IC4F_2|macro|TIM_CCMR2_IC4F_2
DECL|TIM_CCMR2_IC4F_3|macro|TIM_CCMR2_IC4F_3
DECL|TIM_CCMR2_IC4F_Msk|macro|TIM_CCMR2_IC4F_Msk
DECL|TIM_CCMR2_IC4F_Pos|macro|TIM_CCMR2_IC4F_Pos
DECL|TIM_CCMR2_IC4F|macro|TIM_CCMR2_IC4F
DECL|TIM_CCMR2_IC4PSC_0|macro|TIM_CCMR2_IC4PSC_0
DECL|TIM_CCMR2_IC4PSC_1|macro|TIM_CCMR2_IC4PSC_1
DECL|TIM_CCMR2_IC4PSC_Msk|macro|TIM_CCMR2_IC4PSC_Msk
DECL|TIM_CCMR2_IC4PSC_Pos|macro|TIM_CCMR2_IC4PSC_Pos
DECL|TIM_CCMR2_IC4PSC|macro|TIM_CCMR2_IC4PSC
DECL|TIM_CCMR2_OC3CE_Msk|macro|TIM_CCMR2_OC3CE_Msk
DECL|TIM_CCMR2_OC3CE_Pos|macro|TIM_CCMR2_OC3CE_Pos
DECL|TIM_CCMR2_OC3CE|macro|TIM_CCMR2_OC3CE
DECL|TIM_CCMR2_OC3FE_Msk|macro|TIM_CCMR2_OC3FE_Msk
DECL|TIM_CCMR2_OC3FE_Pos|macro|TIM_CCMR2_OC3FE_Pos
DECL|TIM_CCMR2_OC3FE|macro|TIM_CCMR2_OC3FE
DECL|TIM_CCMR2_OC3M_0|macro|TIM_CCMR2_OC3M_0
DECL|TIM_CCMR2_OC3M_1|macro|TIM_CCMR2_OC3M_1
DECL|TIM_CCMR2_OC3M_2|macro|TIM_CCMR2_OC3M_2
DECL|TIM_CCMR2_OC3M_Msk|macro|TIM_CCMR2_OC3M_Msk
DECL|TIM_CCMR2_OC3M_Pos|macro|TIM_CCMR2_OC3M_Pos
DECL|TIM_CCMR2_OC3M|macro|TIM_CCMR2_OC3M
DECL|TIM_CCMR2_OC3PE_Msk|macro|TIM_CCMR2_OC3PE_Msk
DECL|TIM_CCMR2_OC3PE_Pos|macro|TIM_CCMR2_OC3PE_Pos
DECL|TIM_CCMR2_OC3PE|macro|TIM_CCMR2_OC3PE
DECL|TIM_CCMR2_OC4CE_Msk|macro|TIM_CCMR2_OC4CE_Msk
DECL|TIM_CCMR2_OC4CE_Pos|macro|TIM_CCMR2_OC4CE_Pos
DECL|TIM_CCMR2_OC4CE|macro|TIM_CCMR2_OC4CE
DECL|TIM_CCMR2_OC4FE_Msk|macro|TIM_CCMR2_OC4FE_Msk
DECL|TIM_CCMR2_OC4FE_Pos|macro|TIM_CCMR2_OC4FE_Pos
DECL|TIM_CCMR2_OC4FE|macro|TIM_CCMR2_OC4FE
DECL|TIM_CCMR2_OC4M_0|macro|TIM_CCMR2_OC4M_0
DECL|TIM_CCMR2_OC4M_1|macro|TIM_CCMR2_OC4M_1
DECL|TIM_CCMR2_OC4M_2|macro|TIM_CCMR2_OC4M_2
DECL|TIM_CCMR2_OC4M_Msk|macro|TIM_CCMR2_OC4M_Msk
DECL|TIM_CCMR2_OC4M_Pos|macro|TIM_CCMR2_OC4M_Pos
DECL|TIM_CCMR2_OC4M|macro|TIM_CCMR2_OC4M
DECL|TIM_CCMR2_OC4PE_Msk|macro|TIM_CCMR2_OC4PE_Msk
DECL|TIM_CCMR2_OC4PE_Pos|macro|TIM_CCMR2_OC4PE_Pos
DECL|TIM_CCMR2_OC4PE|macro|TIM_CCMR2_OC4PE
DECL|TIM_CCR1_CCR1_Msk|macro|TIM_CCR1_CCR1_Msk
DECL|TIM_CCR1_CCR1_Pos|macro|TIM_CCR1_CCR1_Pos
DECL|TIM_CCR1_CCR1|macro|TIM_CCR1_CCR1
DECL|TIM_CCR2_CCR2_Msk|macro|TIM_CCR2_CCR2_Msk
DECL|TIM_CCR2_CCR2_Pos|macro|TIM_CCR2_CCR2_Pos
DECL|TIM_CCR2_CCR2|macro|TIM_CCR2_CCR2
DECL|TIM_CCR3_CCR3_Msk|macro|TIM_CCR3_CCR3_Msk
DECL|TIM_CCR3_CCR3_Pos|macro|TIM_CCR3_CCR3_Pos
DECL|TIM_CCR3_CCR3|macro|TIM_CCR3_CCR3
DECL|TIM_CCR4_CCR4_Msk|macro|TIM_CCR4_CCR4_Msk
DECL|TIM_CCR4_CCR4_Pos|macro|TIM_CCR4_CCR4_Pos
DECL|TIM_CCR4_CCR4|macro|TIM_CCR4_CCR4
DECL|TIM_CNT_CNT_Msk|macro|TIM_CNT_CNT_Msk
DECL|TIM_CNT_CNT_Pos|macro|TIM_CNT_CNT_Pos
DECL|TIM_CNT_CNT|macro|TIM_CNT_CNT
DECL|TIM_CR1_ARPE_Msk|macro|TIM_CR1_ARPE_Msk
DECL|TIM_CR1_ARPE_Pos|macro|TIM_CR1_ARPE_Pos
DECL|TIM_CR1_ARPE|macro|TIM_CR1_ARPE
DECL|TIM_CR1_CEN_Msk|macro|TIM_CR1_CEN_Msk
DECL|TIM_CR1_CEN_Pos|macro|TIM_CR1_CEN_Pos
DECL|TIM_CR1_CEN|macro|TIM_CR1_CEN
DECL|TIM_CR1_CKD_0|macro|TIM_CR1_CKD_0
DECL|TIM_CR1_CKD_1|macro|TIM_CR1_CKD_1
DECL|TIM_CR1_CKD_Msk|macro|TIM_CR1_CKD_Msk
DECL|TIM_CR1_CKD_Pos|macro|TIM_CR1_CKD_Pos
DECL|TIM_CR1_CKD|macro|TIM_CR1_CKD
DECL|TIM_CR1_CMS_0|macro|TIM_CR1_CMS_0
DECL|TIM_CR1_CMS_1|macro|TIM_CR1_CMS_1
DECL|TIM_CR1_CMS_Msk|macro|TIM_CR1_CMS_Msk
DECL|TIM_CR1_CMS_Pos|macro|TIM_CR1_CMS_Pos
DECL|TIM_CR1_CMS|macro|TIM_CR1_CMS
DECL|TIM_CR1_DIR_Msk|macro|TIM_CR1_DIR_Msk
DECL|TIM_CR1_DIR_Pos|macro|TIM_CR1_DIR_Pos
DECL|TIM_CR1_DIR|macro|TIM_CR1_DIR
DECL|TIM_CR1_OPM_Msk|macro|TIM_CR1_OPM_Msk
DECL|TIM_CR1_OPM_Pos|macro|TIM_CR1_OPM_Pos
DECL|TIM_CR1_OPM|macro|TIM_CR1_OPM
DECL|TIM_CR1_UDIS_Msk|macro|TIM_CR1_UDIS_Msk
DECL|TIM_CR1_UDIS_Pos|macro|TIM_CR1_UDIS_Pos
DECL|TIM_CR1_UDIS|macro|TIM_CR1_UDIS
DECL|TIM_CR1_URS_Msk|macro|TIM_CR1_URS_Msk
DECL|TIM_CR1_URS_Pos|macro|TIM_CR1_URS_Pos
DECL|TIM_CR1_URS|macro|TIM_CR1_URS
DECL|TIM_CR2_CCDS_Msk|macro|TIM_CR2_CCDS_Msk
DECL|TIM_CR2_CCDS_Pos|macro|TIM_CR2_CCDS_Pos
DECL|TIM_CR2_CCDS|macro|TIM_CR2_CCDS
DECL|TIM_CR2_CCPC_Msk|macro|TIM_CR2_CCPC_Msk
DECL|TIM_CR2_CCPC_Pos|macro|TIM_CR2_CCPC_Pos
DECL|TIM_CR2_CCPC|macro|TIM_CR2_CCPC
DECL|TIM_CR2_CCUS_Msk|macro|TIM_CR2_CCUS_Msk
DECL|TIM_CR2_CCUS_Pos|macro|TIM_CR2_CCUS_Pos
DECL|TIM_CR2_CCUS|macro|TIM_CR2_CCUS
DECL|TIM_CR2_MMS_0|macro|TIM_CR2_MMS_0
DECL|TIM_CR2_MMS_1|macro|TIM_CR2_MMS_1
DECL|TIM_CR2_MMS_2|macro|TIM_CR2_MMS_2
DECL|TIM_CR2_MMS_Msk|macro|TIM_CR2_MMS_Msk
DECL|TIM_CR2_MMS_Pos|macro|TIM_CR2_MMS_Pos
DECL|TIM_CR2_MMS|macro|TIM_CR2_MMS
DECL|TIM_CR2_OIS1N_Msk|macro|TIM_CR2_OIS1N_Msk
DECL|TIM_CR2_OIS1N_Pos|macro|TIM_CR2_OIS1N_Pos
DECL|TIM_CR2_OIS1N|macro|TIM_CR2_OIS1N
DECL|TIM_CR2_OIS1_Msk|macro|TIM_CR2_OIS1_Msk
DECL|TIM_CR2_OIS1_Pos|macro|TIM_CR2_OIS1_Pos
DECL|TIM_CR2_OIS1|macro|TIM_CR2_OIS1
DECL|TIM_CR2_OIS2N_Msk|macro|TIM_CR2_OIS2N_Msk
DECL|TIM_CR2_OIS2N_Pos|macro|TIM_CR2_OIS2N_Pos
DECL|TIM_CR2_OIS2N|macro|TIM_CR2_OIS2N
DECL|TIM_CR2_OIS2_Msk|macro|TIM_CR2_OIS2_Msk
DECL|TIM_CR2_OIS2_Pos|macro|TIM_CR2_OIS2_Pos
DECL|TIM_CR2_OIS2|macro|TIM_CR2_OIS2
DECL|TIM_CR2_OIS3N_Msk|macro|TIM_CR2_OIS3N_Msk
DECL|TIM_CR2_OIS3N_Pos|macro|TIM_CR2_OIS3N_Pos
DECL|TIM_CR2_OIS3N|macro|TIM_CR2_OIS3N
DECL|TIM_CR2_OIS3_Msk|macro|TIM_CR2_OIS3_Msk
DECL|TIM_CR2_OIS3_Pos|macro|TIM_CR2_OIS3_Pos
DECL|TIM_CR2_OIS3|macro|TIM_CR2_OIS3
DECL|TIM_CR2_OIS4_Msk|macro|TIM_CR2_OIS4_Msk
DECL|TIM_CR2_OIS4_Pos|macro|TIM_CR2_OIS4_Pos
DECL|TIM_CR2_OIS4|macro|TIM_CR2_OIS4
DECL|TIM_CR2_TI1S_Msk|macro|TIM_CR2_TI1S_Msk
DECL|TIM_CR2_TI1S_Pos|macro|TIM_CR2_TI1S_Pos
DECL|TIM_CR2_TI1S|macro|TIM_CR2_TI1S
DECL|TIM_DCR_DBA_0|macro|TIM_DCR_DBA_0
DECL|TIM_DCR_DBA_1|macro|TIM_DCR_DBA_1
DECL|TIM_DCR_DBA_2|macro|TIM_DCR_DBA_2
DECL|TIM_DCR_DBA_3|macro|TIM_DCR_DBA_3
DECL|TIM_DCR_DBA_4|macro|TIM_DCR_DBA_4
DECL|TIM_DCR_DBA_Msk|macro|TIM_DCR_DBA_Msk
DECL|TIM_DCR_DBA_Pos|macro|TIM_DCR_DBA_Pos
DECL|TIM_DCR_DBA|macro|TIM_DCR_DBA
DECL|TIM_DCR_DBL_0|macro|TIM_DCR_DBL_0
DECL|TIM_DCR_DBL_1|macro|TIM_DCR_DBL_1
DECL|TIM_DCR_DBL_2|macro|TIM_DCR_DBL_2
DECL|TIM_DCR_DBL_3|macro|TIM_DCR_DBL_3
DECL|TIM_DCR_DBL_4|macro|TIM_DCR_DBL_4
DECL|TIM_DCR_DBL_Msk|macro|TIM_DCR_DBL_Msk
DECL|TIM_DCR_DBL_Pos|macro|TIM_DCR_DBL_Pos
DECL|TIM_DCR_DBL|macro|TIM_DCR_DBL
DECL|TIM_DIER_BIE_Msk|macro|TIM_DIER_BIE_Msk
DECL|TIM_DIER_BIE_Pos|macro|TIM_DIER_BIE_Pos
DECL|TIM_DIER_BIE|macro|TIM_DIER_BIE
DECL|TIM_DIER_CC1DE_Msk|macro|TIM_DIER_CC1DE_Msk
DECL|TIM_DIER_CC1DE_Pos|macro|TIM_DIER_CC1DE_Pos
DECL|TIM_DIER_CC1DE|macro|TIM_DIER_CC1DE
DECL|TIM_DIER_CC1IE_Msk|macro|TIM_DIER_CC1IE_Msk
DECL|TIM_DIER_CC1IE_Pos|macro|TIM_DIER_CC1IE_Pos
DECL|TIM_DIER_CC1IE|macro|TIM_DIER_CC1IE
DECL|TIM_DIER_CC2DE_Msk|macro|TIM_DIER_CC2DE_Msk
DECL|TIM_DIER_CC2DE_Pos|macro|TIM_DIER_CC2DE_Pos
DECL|TIM_DIER_CC2DE|macro|TIM_DIER_CC2DE
DECL|TIM_DIER_CC2IE_Msk|macro|TIM_DIER_CC2IE_Msk
DECL|TIM_DIER_CC2IE_Pos|macro|TIM_DIER_CC2IE_Pos
DECL|TIM_DIER_CC2IE|macro|TIM_DIER_CC2IE
DECL|TIM_DIER_CC3DE_Msk|macro|TIM_DIER_CC3DE_Msk
DECL|TIM_DIER_CC3DE_Pos|macro|TIM_DIER_CC3DE_Pos
DECL|TIM_DIER_CC3DE|macro|TIM_DIER_CC3DE
DECL|TIM_DIER_CC3IE_Msk|macro|TIM_DIER_CC3IE_Msk
DECL|TIM_DIER_CC3IE_Pos|macro|TIM_DIER_CC3IE_Pos
DECL|TIM_DIER_CC3IE|macro|TIM_DIER_CC3IE
DECL|TIM_DIER_CC4DE_Msk|macro|TIM_DIER_CC4DE_Msk
DECL|TIM_DIER_CC4DE_Pos|macro|TIM_DIER_CC4DE_Pos
DECL|TIM_DIER_CC4DE|macro|TIM_DIER_CC4DE
DECL|TIM_DIER_CC4IE_Msk|macro|TIM_DIER_CC4IE_Msk
DECL|TIM_DIER_CC4IE_Pos|macro|TIM_DIER_CC4IE_Pos
DECL|TIM_DIER_CC4IE|macro|TIM_DIER_CC4IE
DECL|TIM_DIER_COMDE_Msk|macro|TIM_DIER_COMDE_Msk
DECL|TIM_DIER_COMDE_Pos|macro|TIM_DIER_COMDE_Pos
DECL|TIM_DIER_COMDE|macro|TIM_DIER_COMDE
DECL|TIM_DIER_COMIE_Msk|macro|TIM_DIER_COMIE_Msk
DECL|TIM_DIER_COMIE_Pos|macro|TIM_DIER_COMIE_Pos
DECL|TIM_DIER_COMIE|macro|TIM_DIER_COMIE
DECL|TIM_DIER_TDE_Msk|macro|TIM_DIER_TDE_Msk
DECL|TIM_DIER_TDE_Pos|macro|TIM_DIER_TDE_Pos
DECL|TIM_DIER_TDE|macro|TIM_DIER_TDE
DECL|TIM_DIER_TIE_Msk|macro|TIM_DIER_TIE_Msk
DECL|TIM_DIER_TIE_Pos|macro|TIM_DIER_TIE_Pos
DECL|TIM_DIER_TIE|macro|TIM_DIER_TIE
DECL|TIM_DIER_UDE_Msk|macro|TIM_DIER_UDE_Msk
DECL|TIM_DIER_UDE_Pos|macro|TIM_DIER_UDE_Pos
DECL|TIM_DIER_UDE|macro|TIM_DIER_UDE
DECL|TIM_DIER_UIE_Msk|macro|TIM_DIER_UIE_Msk
DECL|TIM_DIER_UIE_Pos|macro|TIM_DIER_UIE_Pos
DECL|TIM_DIER_UIE|macro|TIM_DIER_UIE
DECL|TIM_DMAR_DMAB_Msk|macro|TIM_DMAR_DMAB_Msk
DECL|TIM_DMAR_DMAB_Pos|macro|TIM_DMAR_DMAB_Pos
DECL|TIM_DMAR_DMAB|macro|TIM_DMAR_DMAB
DECL|TIM_EGR_BG_Msk|macro|TIM_EGR_BG_Msk
DECL|TIM_EGR_BG_Pos|macro|TIM_EGR_BG_Pos
DECL|TIM_EGR_BG|macro|TIM_EGR_BG
DECL|TIM_EGR_CC1G_Msk|macro|TIM_EGR_CC1G_Msk
DECL|TIM_EGR_CC1G_Pos|macro|TIM_EGR_CC1G_Pos
DECL|TIM_EGR_CC1G|macro|TIM_EGR_CC1G
DECL|TIM_EGR_CC2G_Msk|macro|TIM_EGR_CC2G_Msk
DECL|TIM_EGR_CC2G_Pos|macro|TIM_EGR_CC2G_Pos
DECL|TIM_EGR_CC2G|macro|TIM_EGR_CC2G
DECL|TIM_EGR_CC3G_Msk|macro|TIM_EGR_CC3G_Msk
DECL|TIM_EGR_CC3G_Pos|macro|TIM_EGR_CC3G_Pos
DECL|TIM_EGR_CC3G|macro|TIM_EGR_CC3G
DECL|TIM_EGR_CC4G_Msk|macro|TIM_EGR_CC4G_Msk
DECL|TIM_EGR_CC4G_Pos|macro|TIM_EGR_CC4G_Pos
DECL|TIM_EGR_CC4G|macro|TIM_EGR_CC4G
DECL|TIM_EGR_COMG_Msk|macro|TIM_EGR_COMG_Msk
DECL|TIM_EGR_COMG_Pos|macro|TIM_EGR_COMG_Pos
DECL|TIM_EGR_COMG|macro|TIM_EGR_COMG
DECL|TIM_EGR_TG_Msk|macro|TIM_EGR_TG_Msk
DECL|TIM_EGR_TG_Pos|macro|TIM_EGR_TG_Pos
DECL|TIM_EGR_TG|macro|TIM_EGR_TG
DECL|TIM_EGR_UG_Msk|macro|TIM_EGR_UG_Msk
DECL|TIM_EGR_UG_Pos|macro|TIM_EGR_UG_Pos
DECL|TIM_EGR_UG|macro|TIM_EGR_UG
DECL|TIM_PSC_PSC_Msk|macro|TIM_PSC_PSC_Msk
DECL|TIM_PSC_PSC_Pos|macro|TIM_PSC_PSC_Pos
DECL|TIM_PSC_PSC|macro|TIM_PSC_PSC
DECL|TIM_RCR_REP_Msk|macro|TIM_RCR_REP_Msk
DECL|TIM_RCR_REP_Pos|macro|TIM_RCR_REP_Pos
DECL|TIM_RCR_REP|macro|TIM_RCR_REP
DECL|TIM_SMCR_ECE_Msk|macro|TIM_SMCR_ECE_Msk
DECL|TIM_SMCR_ECE_Pos|macro|TIM_SMCR_ECE_Pos
DECL|TIM_SMCR_ECE|macro|TIM_SMCR_ECE
DECL|TIM_SMCR_ETF_0|macro|TIM_SMCR_ETF_0
DECL|TIM_SMCR_ETF_1|macro|TIM_SMCR_ETF_1
DECL|TIM_SMCR_ETF_2|macro|TIM_SMCR_ETF_2
DECL|TIM_SMCR_ETF_3|macro|TIM_SMCR_ETF_3
DECL|TIM_SMCR_ETF_Msk|macro|TIM_SMCR_ETF_Msk
DECL|TIM_SMCR_ETF_Pos|macro|TIM_SMCR_ETF_Pos
DECL|TIM_SMCR_ETF|macro|TIM_SMCR_ETF
DECL|TIM_SMCR_ETPS_0|macro|TIM_SMCR_ETPS_0
DECL|TIM_SMCR_ETPS_1|macro|TIM_SMCR_ETPS_1
DECL|TIM_SMCR_ETPS_Msk|macro|TIM_SMCR_ETPS_Msk
DECL|TIM_SMCR_ETPS_Pos|macro|TIM_SMCR_ETPS_Pos
DECL|TIM_SMCR_ETPS|macro|TIM_SMCR_ETPS
DECL|TIM_SMCR_ETP_Msk|macro|TIM_SMCR_ETP_Msk
DECL|TIM_SMCR_ETP_Pos|macro|TIM_SMCR_ETP_Pos
DECL|TIM_SMCR_ETP|macro|TIM_SMCR_ETP
DECL|TIM_SMCR_MSM_Msk|macro|TIM_SMCR_MSM_Msk
DECL|TIM_SMCR_MSM_Pos|macro|TIM_SMCR_MSM_Pos
DECL|TIM_SMCR_MSM|macro|TIM_SMCR_MSM
DECL|TIM_SMCR_OCCS_Msk|macro|TIM_SMCR_OCCS_Msk
DECL|TIM_SMCR_OCCS_Pos|macro|TIM_SMCR_OCCS_Pos
DECL|TIM_SMCR_OCCS|macro|TIM_SMCR_OCCS
DECL|TIM_SMCR_SMS_0|macro|TIM_SMCR_SMS_0
DECL|TIM_SMCR_SMS_1|macro|TIM_SMCR_SMS_1
DECL|TIM_SMCR_SMS_2|macro|TIM_SMCR_SMS_2
DECL|TIM_SMCR_SMS_Msk|macro|TIM_SMCR_SMS_Msk
DECL|TIM_SMCR_SMS_Pos|macro|TIM_SMCR_SMS_Pos
DECL|TIM_SMCR_SMS|macro|TIM_SMCR_SMS
DECL|TIM_SMCR_TS_0|macro|TIM_SMCR_TS_0
DECL|TIM_SMCR_TS_1|macro|TIM_SMCR_TS_1
DECL|TIM_SMCR_TS_2|macro|TIM_SMCR_TS_2
DECL|TIM_SMCR_TS_Msk|macro|TIM_SMCR_TS_Msk
DECL|TIM_SMCR_TS_Pos|macro|TIM_SMCR_TS_Pos
DECL|TIM_SMCR_TS|macro|TIM_SMCR_TS
DECL|TIM_SR_BIF_Msk|macro|TIM_SR_BIF_Msk
DECL|TIM_SR_BIF_Pos|macro|TIM_SR_BIF_Pos
DECL|TIM_SR_BIF|macro|TIM_SR_BIF
DECL|TIM_SR_CC1IF_Msk|macro|TIM_SR_CC1IF_Msk
DECL|TIM_SR_CC1IF_Pos|macro|TIM_SR_CC1IF_Pos
DECL|TIM_SR_CC1IF|macro|TIM_SR_CC1IF
DECL|TIM_SR_CC1OF_Msk|macro|TIM_SR_CC1OF_Msk
DECL|TIM_SR_CC1OF_Pos|macro|TIM_SR_CC1OF_Pos
DECL|TIM_SR_CC1OF|macro|TIM_SR_CC1OF
DECL|TIM_SR_CC2IF_Msk|macro|TIM_SR_CC2IF_Msk
DECL|TIM_SR_CC2IF_Pos|macro|TIM_SR_CC2IF_Pos
DECL|TIM_SR_CC2IF|macro|TIM_SR_CC2IF
DECL|TIM_SR_CC2OF_Msk|macro|TIM_SR_CC2OF_Msk
DECL|TIM_SR_CC2OF_Pos|macro|TIM_SR_CC2OF_Pos
DECL|TIM_SR_CC2OF|macro|TIM_SR_CC2OF
DECL|TIM_SR_CC3IF_Msk|macro|TIM_SR_CC3IF_Msk
DECL|TIM_SR_CC3IF_Pos|macro|TIM_SR_CC3IF_Pos
DECL|TIM_SR_CC3IF|macro|TIM_SR_CC3IF
DECL|TIM_SR_CC3OF_Msk|macro|TIM_SR_CC3OF_Msk
DECL|TIM_SR_CC3OF_Pos|macro|TIM_SR_CC3OF_Pos
DECL|TIM_SR_CC3OF|macro|TIM_SR_CC3OF
DECL|TIM_SR_CC4IF_Msk|macro|TIM_SR_CC4IF_Msk
DECL|TIM_SR_CC4IF_Pos|macro|TIM_SR_CC4IF_Pos
DECL|TIM_SR_CC4IF|macro|TIM_SR_CC4IF
DECL|TIM_SR_CC4OF_Msk|macro|TIM_SR_CC4OF_Msk
DECL|TIM_SR_CC4OF_Pos|macro|TIM_SR_CC4OF_Pos
DECL|TIM_SR_CC4OF|macro|TIM_SR_CC4OF
DECL|TIM_SR_COMIF_Msk|macro|TIM_SR_COMIF_Msk
DECL|TIM_SR_COMIF_Pos|macro|TIM_SR_COMIF_Pos
DECL|TIM_SR_COMIF|macro|TIM_SR_COMIF
DECL|TIM_SR_TIF_Msk|macro|TIM_SR_TIF_Msk
DECL|TIM_SR_TIF_Pos|macro|TIM_SR_TIF_Pos
DECL|TIM_SR_TIF|macro|TIM_SR_TIF
DECL|TIM_SR_UIF_Msk|macro|TIM_SR_UIF_Msk
DECL|TIM_SR_UIF_Pos|macro|TIM_SR_UIF_Pos
DECL|TIM_SR_UIF|macro|TIM_SR_UIF
DECL|TIM_TypeDef|typedef|}TIM_TypeDef;
DECL|TIR|member|__IO uint32_t TIR;
DECL|TRISE|member|__IO uint32_t TRISE;
DECL|TSR|member|__IO uint32_t TSR;
DECL|TXCRCR|member|__IO uint32_t TXCRCR;
DECL|UART4_BASE|macro|UART4_BASE
DECL|UART4_IRQn|enumerator|UART4_IRQn = 52, /*!< UART4 global Interrupt */
DECL|UART4|macro|UART4
DECL|UART5_BASE|macro|UART5_BASE
DECL|UART5_IRQn|enumerator|UART5_IRQn = 53, /*!< UART5 global Interrupt */
DECL|UART5|macro|UART5
DECL|UID_BASE|macro|UID_BASE
DECL|USART1_BASE|macro|USART1_BASE
DECL|USART1_IRQn|enumerator|USART1_IRQn = 37, /*!< USART1 global Interrupt */
DECL|USART1|macro|USART1
DECL|USART2_BASE|macro|USART2_BASE
DECL|USART2_IRQn|enumerator|USART2_IRQn = 38, /*!< USART2 global Interrupt */
DECL|USART2|macro|USART2
DECL|USART3_BASE|macro|USART3_BASE
DECL|USART3_IRQn|enumerator|USART3_IRQn = 39, /*!< USART3 global Interrupt */
DECL|USART3|macro|USART3
DECL|USART_BRR_DIV_Fraction_Msk|macro|USART_BRR_DIV_Fraction_Msk
DECL|USART_BRR_DIV_Fraction_Pos|macro|USART_BRR_DIV_Fraction_Pos
DECL|USART_BRR_DIV_Fraction|macro|USART_BRR_DIV_Fraction
DECL|USART_BRR_DIV_Mantissa_Msk|macro|USART_BRR_DIV_Mantissa_Msk
DECL|USART_BRR_DIV_Mantissa_Pos|macro|USART_BRR_DIV_Mantissa_Pos
DECL|USART_BRR_DIV_Mantissa|macro|USART_BRR_DIV_Mantissa
DECL|USART_CR1_IDLEIE_Msk|macro|USART_CR1_IDLEIE_Msk
DECL|USART_CR1_IDLEIE_Pos|macro|USART_CR1_IDLEIE_Pos
DECL|USART_CR1_IDLEIE|macro|USART_CR1_IDLEIE
DECL|USART_CR1_M_Msk|macro|USART_CR1_M_Msk
DECL|USART_CR1_M_Pos|macro|USART_CR1_M_Pos
DECL|USART_CR1_M|macro|USART_CR1_M
DECL|USART_CR1_PCE_Msk|macro|USART_CR1_PCE_Msk
DECL|USART_CR1_PCE_Pos|macro|USART_CR1_PCE_Pos
DECL|USART_CR1_PCE|macro|USART_CR1_PCE
DECL|USART_CR1_PEIE_Msk|macro|USART_CR1_PEIE_Msk
DECL|USART_CR1_PEIE_Pos|macro|USART_CR1_PEIE_Pos
DECL|USART_CR1_PEIE|macro|USART_CR1_PEIE
DECL|USART_CR1_PS_Msk|macro|USART_CR1_PS_Msk
DECL|USART_CR1_PS_Pos|macro|USART_CR1_PS_Pos
DECL|USART_CR1_PS|macro|USART_CR1_PS
DECL|USART_CR1_RE_Msk|macro|USART_CR1_RE_Msk
DECL|USART_CR1_RE_Pos|macro|USART_CR1_RE_Pos
DECL|USART_CR1_RE|macro|USART_CR1_RE
DECL|USART_CR1_RWU_Msk|macro|USART_CR1_RWU_Msk
DECL|USART_CR1_RWU_Pos|macro|USART_CR1_RWU_Pos
DECL|USART_CR1_RWU|macro|USART_CR1_RWU
DECL|USART_CR1_RXNEIE_Msk|macro|USART_CR1_RXNEIE_Msk
DECL|USART_CR1_RXNEIE_Pos|macro|USART_CR1_RXNEIE_Pos
DECL|USART_CR1_RXNEIE|macro|USART_CR1_RXNEIE
DECL|USART_CR1_SBK_Msk|macro|USART_CR1_SBK_Msk
DECL|USART_CR1_SBK_Pos|macro|USART_CR1_SBK_Pos
DECL|USART_CR1_SBK|macro|USART_CR1_SBK
DECL|USART_CR1_TCIE_Msk|macro|USART_CR1_TCIE_Msk
DECL|USART_CR1_TCIE_Pos|macro|USART_CR1_TCIE_Pos
DECL|USART_CR1_TCIE|macro|USART_CR1_TCIE
DECL|USART_CR1_TE_Msk|macro|USART_CR1_TE_Msk
DECL|USART_CR1_TE_Pos|macro|USART_CR1_TE_Pos
DECL|USART_CR1_TE|macro|USART_CR1_TE
DECL|USART_CR1_TXEIE_Msk|macro|USART_CR1_TXEIE_Msk
DECL|USART_CR1_TXEIE_Pos|macro|USART_CR1_TXEIE_Pos
DECL|USART_CR1_TXEIE|macro|USART_CR1_TXEIE
DECL|USART_CR1_UE_Msk|macro|USART_CR1_UE_Msk
DECL|USART_CR1_UE_Pos|macro|USART_CR1_UE_Pos
DECL|USART_CR1_UE|macro|USART_CR1_UE
DECL|USART_CR1_WAKE_Msk|macro|USART_CR1_WAKE_Msk
DECL|USART_CR1_WAKE_Pos|macro|USART_CR1_WAKE_Pos
DECL|USART_CR1_WAKE|macro|USART_CR1_WAKE
DECL|USART_CR2_ADD_Msk|macro|USART_CR2_ADD_Msk
DECL|USART_CR2_ADD_Pos|macro|USART_CR2_ADD_Pos
DECL|USART_CR2_ADD|macro|USART_CR2_ADD
DECL|USART_CR2_CLKEN_Msk|macro|USART_CR2_CLKEN_Msk
DECL|USART_CR2_CLKEN_Pos|macro|USART_CR2_CLKEN_Pos
DECL|USART_CR2_CLKEN|macro|USART_CR2_CLKEN
DECL|USART_CR2_CPHA_Msk|macro|USART_CR2_CPHA_Msk
DECL|USART_CR2_CPHA_Pos|macro|USART_CR2_CPHA_Pos
DECL|USART_CR2_CPHA|macro|USART_CR2_CPHA
DECL|USART_CR2_CPOL_Msk|macro|USART_CR2_CPOL_Msk
DECL|USART_CR2_CPOL_Pos|macro|USART_CR2_CPOL_Pos
DECL|USART_CR2_CPOL|macro|USART_CR2_CPOL
DECL|USART_CR2_LBCL_Msk|macro|USART_CR2_LBCL_Msk
DECL|USART_CR2_LBCL_Pos|macro|USART_CR2_LBCL_Pos
DECL|USART_CR2_LBCL|macro|USART_CR2_LBCL
DECL|USART_CR2_LBDIE_Msk|macro|USART_CR2_LBDIE_Msk
DECL|USART_CR2_LBDIE_Pos|macro|USART_CR2_LBDIE_Pos
DECL|USART_CR2_LBDIE|macro|USART_CR2_LBDIE
DECL|USART_CR2_LBDL_Msk|macro|USART_CR2_LBDL_Msk
DECL|USART_CR2_LBDL_Pos|macro|USART_CR2_LBDL_Pos
DECL|USART_CR2_LBDL|macro|USART_CR2_LBDL
DECL|USART_CR2_LINEN_Msk|macro|USART_CR2_LINEN_Msk
DECL|USART_CR2_LINEN_Pos|macro|USART_CR2_LINEN_Pos
DECL|USART_CR2_LINEN|macro|USART_CR2_LINEN
DECL|USART_CR2_STOP_0|macro|USART_CR2_STOP_0
DECL|USART_CR2_STOP_1|macro|USART_CR2_STOP_1
DECL|USART_CR2_STOP_Msk|macro|USART_CR2_STOP_Msk
DECL|USART_CR2_STOP_Pos|macro|USART_CR2_STOP_Pos
DECL|USART_CR2_STOP|macro|USART_CR2_STOP
DECL|USART_CR3_CTSE_Msk|macro|USART_CR3_CTSE_Msk
DECL|USART_CR3_CTSE_Pos|macro|USART_CR3_CTSE_Pos
DECL|USART_CR3_CTSE|macro|USART_CR3_CTSE
DECL|USART_CR3_CTSIE_Msk|macro|USART_CR3_CTSIE_Msk
DECL|USART_CR3_CTSIE_Pos|macro|USART_CR3_CTSIE_Pos
DECL|USART_CR3_CTSIE|macro|USART_CR3_CTSIE
DECL|USART_CR3_DMAR_Msk|macro|USART_CR3_DMAR_Msk
DECL|USART_CR3_DMAR_Pos|macro|USART_CR3_DMAR_Pos
DECL|USART_CR3_DMAR|macro|USART_CR3_DMAR
DECL|USART_CR3_DMAT_Msk|macro|USART_CR3_DMAT_Msk
DECL|USART_CR3_DMAT_Pos|macro|USART_CR3_DMAT_Pos
DECL|USART_CR3_DMAT|macro|USART_CR3_DMAT
DECL|USART_CR3_EIE_Msk|macro|USART_CR3_EIE_Msk
DECL|USART_CR3_EIE_Pos|macro|USART_CR3_EIE_Pos
DECL|USART_CR3_EIE|macro|USART_CR3_EIE
DECL|USART_CR3_HDSEL_Msk|macro|USART_CR3_HDSEL_Msk
DECL|USART_CR3_HDSEL_Pos|macro|USART_CR3_HDSEL_Pos
DECL|USART_CR3_HDSEL|macro|USART_CR3_HDSEL
DECL|USART_CR3_IREN_Msk|macro|USART_CR3_IREN_Msk
DECL|USART_CR3_IREN_Pos|macro|USART_CR3_IREN_Pos
DECL|USART_CR3_IREN|macro|USART_CR3_IREN
DECL|USART_CR3_IRLP_Msk|macro|USART_CR3_IRLP_Msk
DECL|USART_CR3_IRLP_Pos|macro|USART_CR3_IRLP_Pos
DECL|USART_CR3_IRLP|macro|USART_CR3_IRLP
DECL|USART_CR3_NACK_Msk|macro|USART_CR3_NACK_Msk
DECL|USART_CR3_NACK_Pos|macro|USART_CR3_NACK_Pos
DECL|USART_CR3_NACK|macro|USART_CR3_NACK
DECL|USART_CR3_RTSE_Msk|macro|USART_CR3_RTSE_Msk
DECL|USART_CR3_RTSE_Pos|macro|USART_CR3_RTSE_Pos
DECL|USART_CR3_RTSE|macro|USART_CR3_RTSE
DECL|USART_CR3_SCEN_Msk|macro|USART_CR3_SCEN_Msk
DECL|USART_CR3_SCEN_Pos|macro|USART_CR3_SCEN_Pos
DECL|USART_CR3_SCEN|macro|USART_CR3_SCEN
DECL|USART_DR_DR_Msk|macro|USART_DR_DR_Msk
DECL|USART_DR_DR_Pos|macro|USART_DR_DR_Pos
DECL|USART_DR_DR|macro|USART_DR_DR
DECL|USART_GTPR_GT_Msk|macro|USART_GTPR_GT_Msk
DECL|USART_GTPR_GT_Pos|macro|USART_GTPR_GT_Pos
DECL|USART_GTPR_GT|macro|USART_GTPR_GT
DECL|USART_GTPR_PSC_0|macro|USART_GTPR_PSC_0
DECL|USART_GTPR_PSC_1|macro|USART_GTPR_PSC_1
DECL|USART_GTPR_PSC_2|macro|USART_GTPR_PSC_2
DECL|USART_GTPR_PSC_3|macro|USART_GTPR_PSC_3
DECL|USART_GTPR_PSC_4|macro|USART_GTPR_PSC_4
DECL|USART_GTPR_PSC_5|macro|USART_GTPR_PSC_5
DECL|USART_GTPR_PSC_6|macro|USART_GTPR_PSC_6
DECL|USART_GTPR_PSC_7|macro|USART_GTPR_PSC_7
DECL|USART_GTPR_PSC_Msk|macro|USART_GTPR_PSC_Msk
DECL|USART_GTPR_PSC_Pos|macro|USART_GTPR_PSC_Pos
DECL|USART_GTPR_PSC|macro|USART_GTPR_PSC
DECL|USART_SR_CTS_Msk|macro|USART_SR_CTS_Msk
DECL|USART_SR_CTS_Pos|macro|USART_SR_CTS_Pos
DECL|USART_SR_CTS|macro|USART_SR_CTS
DECL|USART_SR_FE_Msk|macro|USART_SR_FE_Msk
DECL|USART_SR_FE_Pos|macro|USART_SR_FE_Pos
DECL|USART_SR_FE|macro|USART_SR_FE
DECL|USART_SR_IDLE_Msk|macro|USART_SR_IDLE_Msk
DECL|USART_SR_IDLE_Pos|macro|USART_SR_IDLE_Pos
DECL|USART_SR_IDLE|macro|USART_SR_IDLE
DECL|USART_SR_LBD_Msk|macro|USART_SR_LBD_Msk
DECL|USART_SR_LBD_Pos|macro|USART_SR_LBD_Pos
DECL|USART_SR_LBD|macro|USART_SR_LBD
DECL|USART_SR_NE_Msk|macro|USART_SR_NE_Msk
DECL|USART_SR_NE_Pos|macro|USART_SR_NE_Pos
DECL|USART_SR_NE|macro|USART_SR_NE
DECL|USART_SR_ORE_Msk|macro|USART_SR_ORE_Msk
DECL|USART_SR_ORE_Pos|macro|USART_SR_ORE_Pos
DECL|USART_SR_ORE|macro|USART_SR_ORE
DECL|USART_SR_PE_Msk|macro|USART_SR_PE_Msk
DECL|USART_SR_PE_Pos|macro|USART_SR_PE_Pos
DECL|USART_SR_PE|macro|USART_SR_PE
DECL|USART_SR_RXNE_Msk|macro|USART_SR_RXNE_Msk
DECL|USART_SR_RXNE_Pos|macro|USART_SR_RXNE_Pos
DECL|USART_SR_RXNE|macro|USART_SR_RXNE
DECL|USART_SR_TC_Msk|macro|USART_SR_TC_Msk
DECL|USART_SR_TC_Pos|macro|USART_SR_TC_Pos
DECL|USART_SR_TC|macro|USART_SR_TC
DECL|USART_SR_TXE_Msk|macro|USART_SR_TXE_Msk
DECL|USART_SR_TXE_Pos|macro|USART_SR_TXE_Pos
DECL|USART_SR_TXE|macro|USART_SR_TXE
DECL|USART_TypeDef|typedef|} USART_TypeDef;
DECL|USBWakeUp_IRQn|enumerator|USBWakeUp_IRQn = 42, /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
DECL|USB_ADDR0_RX_ADDR0_RX_Msk|macro|USB_ADDR0_RX_ADDR0_RX_Msk
DECL|USB_ADDR0_RX_ADDR0_RX_Pos|macro|USB_ADDR0_RX_ADDR0_RX_Pos
DECL|USB_ADDR0_RX_ADDR0_RX|macro|USB_ADDR0_RX_ADDR0_RX
DECL|USB_ADDR0_TX_ADDR0_TX_Msk|macro|USB_ADDR0_TX_ADDR0_TX_Msk
DECL|USB_ADDR0_TX_ADDR0_TX_Pos|macro|USB_ADDR0_TX_ADDR0_TX_Pos
DECL|USB_ADDR0_TX_ADDR0_TX|macro|USB_ADDR0_TX_ADDR0_TX
DECL|USB_ADDR1_RX_ADDR1_RX_Msk|macro|USB_ADDR1_RX_ADDR1_RX_Msk
DECL|USB_ADDR1_RX_ADDR1_RX_Pos|macro|USB_ADDR1_RX_ADDR1_RX_Pos
DECL|USB_ADDR1_RX_ADDR1_RX|macro|USB_ADDR1_RX_ADDR1_RX
DECL|USB_ADDR1_TX_ADDR1_TX_Msk|macro|USB_ADDR1_TX_ADDR1_TX_Msk
DECL|USB_ADDR1_TX_ADDR1_TX_Pos|macro|USB_ADDR1_TX_ADDR1_TX_Pos
DECL|USB_ADDR1_TX_ADDR1_TX|macro|USB_ADDR1_TX_ADDR1_TX
DECL|USB_ADDR2_RX_ADDR2_RX_Msk|macro|USB_ADDR2_RX_ADDR2_RX_Msk
DECL|USB_ADDR2_RX_ADDR2_RX_Pos|macro|USB_ADDR2_RX_ADDR2_RX_Pos
DECL|USB_ADDR2_RX_ADDR2_RX|macro|USB_ADDR2_RX_ADDR2_RX
DECL|USB_ADDR2_TX_ADDR2_TX_Msk|macro|USB_ADDR2_TX_ADDR2_TX_Msk
DECL|USB_ADDR2_TX_ADDR2_TX_Pos|macro|USB_ADDR2_TX_ADDR2_TX_Pos
DECL|USB_ADDR2_TX_ADDR2_TX|macro|USB_ADDR2_TX_ADDR2_TX
DECL|USB_ADDR3_RX_ADDR3_RX_Msk|macro|USB_ADDR3_RX_ADDR3_RX_Msk
DECL|USB_ADDR3_RX_ADDR3_RX_Pos|macro|USB_ADDR3_RX_ADDR3_RX_Pos
DECL|USB_ADDR3_RX_ADDR3_RX|macro|USB_ADDR3_RX_ADDR3_RX
DECL|USB_ADDR3_TX_ADDR3_TX_Msk|macro|USB_ADDR3_TX_ADDR3_TX_Msk
DECL|USB_ADDR3_TX_ADDR3_TX_Pos|macro|USB_ADDR3_TX_ADDR3_TX_Pos
DECL|USB_ADDR3_TX_ADDR3_TX|macro|USB_ADDR3_TX_ADDR3_TX
DECL|USB_ADDR4_RX_ADDR4_RX_Msk|macro|USB_ADDR4_RX_ADDR4_RX_Msk
DECL|USB_ADDR4_RX_ADDR4_RX_Pos|macro|USB_ADDR4_RX_ADDR4_RX_Pos
DECL|USB_ADDR4_RX_ADDR4_RX|macro|USB_ADDR4_RX_ADDR4_RX
DECL|USB_ADDR4_TX_ADDR4_TX_Msk|macro|USB_ADDR4_TX_ADDR4_TX_Msk
DECL|USB_ADDR4_TX_ADDR4_TX_Pos|macro|USB_ADDR4_TX_ADDR4_TX_Pos
DECL|USB_ADDR4_TX_ADDR4_TX|macro|USB_ADDR4_TX_ADDR4_TX
DECL|USB_ADDR5_RX_ADDR5_RX_Msk|macro|USB_ADDR5_RX_ADDR5_RX_Msk
DECL|USB_ADDR5_RX_ADDR5_RX_Pos|macro|USB_ADDR5_RX_ADDR5_RX_Pos
DECL|USB_ADDR5_RX_ADDR5_RX|macro|USB_ADDR5_RX_ADDR5_RX
DECL|USB_ADDR5_TX_ADDR5_TX_Msk|macro|USB_ADDR5_TX_ADDR5_TX_Msk
DECL|USB_ADDR5_TX_ADDR5_TX_Pos|macro|USB_ADDR5_TX_ADDR5_TX_Pos
DECL|USB_ADDR5_TX_ADDR5_TX|macro|USB_ADDR5_TX_ADDR5_TX
DECL|USB_ADDR6_RX_ADDR6_RX_Msk|macro|USB_ADDR6_RX_ADDR6_RX_Msk
DECL|USB_ADDR6_RX_ADDR6_RX_Pos|macro|USB_ADDR6_RX_ADDR6_RX_Pos
DECL|USB_ADDR6_RX_ADDR6_RX|macro|USB_ADDR6_RX_ADDR6_RX
DECL|USB_ADDR6_TX_ADDR6_TX_Msk|macro|USB_ADDR6_TX_ADDR6_TX_Msk
DECL|USB_ADDR6_TX_ADDR6_TX_Pos|macro|USB_ADDR6_TX_ADDR6_TX_Pos
DECL|USB_ADDR6_TX_ADDR6_TX|macro|USB_ADDR6_TX_ADDR6_TX
DECL|USB_ADDR7_RX_ADDR7_RX_Msk|macro|USB_ADDR7_RX_ADDR7_RX_Msk
DECL|USB_ADDR7_RX_ADDR7_RX_Pos|macro|USB_ADDR7_RX_ADDR7_RX_Pos
DECL|USB_ADDR7_RX_ADDR7_RX|macro|USB_ADDR7_RX_ADDR7_RX
DECL|USB_ADDR7_TX_ADDR7_TX_Msk|macro|USB_ADDR7_TX_ADDR7_TX_Msk
DECL|USB_ADDR7_TX_ADDR7_TX_Pos|macro|USB_ADDR7_TX_ADDR7_TX_Pos
DECL|USB_ADDR7_TX_ADDR7_TX|macro|USB_ADDR7_TX_ADDR7_TX
DECL|USB_BASE|macro|USB_BASE
DECL|USB_BTABLE_BTABLE_Msk|macro|USB_BTABLE_BTABLE_Msk
DECL|USB_BTABLE_BTABLE_Pos|macro|USB_BTABLE_BTABLE_Pos
DECL|USB_BTABLE_BTABLE|macro|USB_BTABLE_BTABLE
DECL|USB_CNTR_CTRM_Msk|macro|USB_CNTR_CTRM_Msk
DECL|USB_CNTR_CTRM_Pos|macro|USB_CNTR_CTRM_Pos
DECL|USB_CNTR_CTRM|macro|USB_CNTR_CTRM
DECL|USB_CNTR_ERRM_Msk|macro|USB_CNTR_ERRM_Msk
DECL|USB_CNTR_ERRM_Pos|macro|USB_CNTR_ERRM_Pos
DECL|USB_CNTR_ERRM|macro|USB_CNTR_ERRM
DECL|USB_CNTR_ESOFM_Msk|macro|USB_CNTR_ESOFM_Msk
DECL|USB_CNTR_ESOFM_Pos|macro|USB_CNTR_ESOFM_Pos
DECL|USB_CNTR_ESOFM|macro|USB_CNTR_ESOFM
DECL|USB_CNTR_FRES_Msk|macro|USB_CNTR_FRES_Msk
DECL|USB_CNTR_FRES_Pos|macro|USB_CNTR_FRES_Pos
DECL|USB_CNTR_FRES|macro|USB_CNTR_FRES
DECL|USB_CNTR_FSUSP_Msk|macro|USB_CNTR_FSUSP_Msk
DECL|USB_CNTR_FSUSP_Pos|macro|USB_CNTR_FSUSP_Pos
DECL|USB_CNTR_FSUSP|macro|USB_CNTR_FSUSP
DECL|USB_CNTR_LP_MODE_Msk|macro|USB_CNTR_LP_MODE_Msk
DECL|USB_CNTR_LP_MODE_Pos|macro|USB_CNTR_LP_MODE_Pos
DECL|USB_CNTR_LP_MODE|macro|USB_CNTR_LP_MODE
DECL|USB_CNTR_PDWN_Msk|macro|USB_CNTR_PDWN_Msk
DECL|USB_CNTR_PDWN_Pos|macro|USB_CNTR_PDWN_Pos
DECL|USB_CNTR_PDWN|macro|USB_CNTR_PDWN
DECL|USB_CNTR_PMAOVRM_Msk|macro|USB_CNTR_PMAOVRM_Msk
DECL|USB_CNTR_PMAOVRM_Pos|macro|USB_CNTR_PMAOVRM_Pos
DECL|USB_CNTR_PMAOVRM|macro|USB_CNTR_PMAOVRM
DECL|USB_CNTR_RESETM_Msk|macro|USB_CNTR_RESETM_Msk
DECL|USB_CNTR_RESETM_Pos|macro|USB_CNTR_RESETM_Pos
DECL|USB_CNTR_RESETM|macro|USB_CNTR_RESETM
DECL|USB_CNTR_RESUME_Msk|macro|USB_CNTR_RESUME_Msk
DECL|USB_CNTR_RESUME_Pos|macro|USB_CNTR_RESUME_Pos
DECL|USB_CNTR_RESUME|macro|USB_CNTR_RESUME
DECL|USB_CNTR_SOFM_Msk|macro|USB_CNTR_SOFM_Msk
DECL|USB_CNTR_SOFM_Pos|macro|USB_CNTR_SOFM_Pos
DECL|USB_CNTR_SOFM|macro|USB_CNTR_SOFM
DECL|USB_CNTR_SUSPM_Msk|macro|USB_CNTR_SUSPM_Msk
DECL|USB_CNTR_SUSPM_Pos|macro|USB_CNTR_SUSPM_Pos
DECL|USB_CNTR_SUSPM|macro|USB_CNTR_SUSPM
DECL|USB_CNTR_WKUPM_Msk|macro|USB_CNTR_WKUPM_Msk
DECL|USB_CNTR_WKUPM_Pos|macro|USB_CNTR_WKUPM_Pos
DECL|USB_CNTR_WKUPM|macro|USB_CNTR_WKUPM
DECL|USB_COUNT0_RX_0_BLSIZE_0|macro|USB_COUNT0_RX_0_BLSIZE_0
DECL|USB_COUNT0_RX_0_COUNT0_RX_0|macro|USB_COUNT0_RX_0_COUNT0_RX_0
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0|macro|USB_COUNT0_RX_0_NUM_BLOCK_0
DECL|USB_COUNT0_RX_1_BLSIZE_1|macro|USB_COUNT0_RX_1_BLSIZE_1
DECL|USB_COUNT0_RX_1_COUNT0_RX_1|macro|USB_COUNT0_RX_1_COUNT0_RX_1
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1|macro|USB_COUNT0_RX_1_NUM_BLOCK_1
DECL|USB_COUNT0_RX_BLSIZE_Msk|macro|USB_COUNT0_RX_BLSIZE_Msk
DECL|USB_COUNT0_RX_BLSIZE_Pos|macro|USB_COUNT0_RX_BLSIZE_Pos
DECL|USB_COUNT0_RX_BLSIZE|macro|USB_COUNT0_RX_BLSIZE
DECL|USB_COUNT0_RX_COUNT0_RX_Msk|macro|USB_COUNT0_RX_COUNT0_RX_Msk
DECL|USB_COUNT0_RX_COUNT0_RX_Pos|macro|USB_COUNT0_RX_COUNT0_RX_Pos
DECL|USB_COUNT0_RX_COUNT0_RX|macro|USB_COUNT0_RX_COUNT0_RX
DECL|USB_COUNT0_RX_NUM_BLOCK_0|macro|USB_COUNT0_RX_NUM_BLOCK_0
DECL|USB_COUNT0_RX_NUM_BLOCK_1|macro|USB_COUNT0_RX_NUM_BLOCK_1
DECL|USB_COUNT0_RX_NUM_BLOCK_2|macro|USB_COUNT0_RX_NUM_BLOCK_2
DECL|USB_COUNT0_RX_NUM_BLOCK_3|macro|USB_COUNT0_RX_NUM_BLOCK_3
DECL|USB_COUNT0_RX_NUM_BLOCK_4|macro|USB_COUNT0_RX_NUM_BLOCK_4
DECL|USB_COUNT0_RX_NUM_BLOCK_Msk|macro|USB_COUNT0_RX_NUM_BLOCK_Msk
DECL|USB_COUNT0_RX_NUM_BLOCK_Pos|macro|USB_COUNT0_RX_NUM_BLOCK_Pos
DECL|USB_COUNT0_RX_NUM_BLOCK|macro|USB_COUNT0_RX_NUM_BLOCK
DECL|USB_COUNT0_TX_0_COUNT0_TX_0|macro|USB_COUNT0_TX_0_COUNT0_TX_0
DECL|USB_COUNT0_TX_1_COUNT0_TX_1|macro|USB_COUNT0_TX_1_COUNT0_TX_1
DECL|USB_COUNT0_TX_COUNT0_TX_Msk|macro|USB_COUNT0_TX_COUNT0_TX_Msk
DECL|USB_COUNT0_TX_COUNT0_TX_Pos|macro|USB_COUNT0_TX_COUNT0_TX_Pos
DECL|USB_COUNT0_TX_COUNT0_TX|macro|USB_COUNT0_TX_COUNT0_TX
DECL|USB_COUNT1_RX_0_BLSIZE_0|macro|USB_COUNT1_RX_0_BLSIZE_0
DECL|USB_COUNT1_RX_0_COUNT1_RX_0|macro|USB_COUNT1_RX_0_COUNT1_RX_0
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0|macro|USB_COUNT1_RX_0_NUM_BLOCK_0
DECL|USB_COUNT1_RX_1_BLSIZE_1|macro|USB_COUNT1_RX_1_BLSIZE_1
DECL|USB_COUNT1_RX_1_COUNT1_RX_1|macro|USB_COUNT1_RX_1_COUNT1_RX_1
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1|macro|USB_COUNT1_RX_1_NUM_BLOCK_1
DECL|USB_COUNT1_RX_BLSIZE_Msk|macro|USB_COUNT1_RX_BLSIZE_Msk
DECL|USB_COUNT1_RX_BLSIZE_Pos|macro|USB_COUNT1_RX_BLSIZE_Pos
DECL|USB_COUNT1_RX_BLSIZE|macro|USB_COUNT1_RX_BLSIZE
DECL|USB_COUNT1_RX_COUNT1_RX_Msk|macro|USB_COUNT1_RX_COUNT1_RX_Msk
DECL|USB_COUNT1_RX_COUNT1_RX_Pos|macro|USB_COUNT1_RX_COUNT1_RX_Pos
DECL|USB_COUNT1_RX_COUNT1_RX|macro|USB_COUNT1_RX_COUNT1_RX
DECL|USB_COUNT1_RX_NUM_BLOCK_0|macro|USB_COUNT1_RX_NUM_BLOCK_0
DECL|USB_COUNT1_RX_NUM_BLOCK_1|macro|USB_COUNT1_RX_NUM_BLOCK_1
DECL|USB_COUNT1_RX_NUM_BLOCK_2|macro|USB_COUNT1_RX_NUM_BLOCK_2
DECL|USB_COUNT1_RX_NUM_BLOCK_3|macro|USB_COUNT1_RX_NUM_BLOCK_3
DECL|USB_COUNT1_RX_NUM_BLOCK_4|macro|USB_COUNT1_RX_NUM_BLOCK_4
DECL|USB_COUNT1_RX_NUM_BLOCK_Msk|macro|USB_COUNT1_RX_NUM_BLOCK_Msk
DECL|USB_COUNT1_RX_NUM_BLOCK_Pos|macro|USB_COUNT1_RX_NUM_BLOCK_Pos
DECL|USB_COUNT1_RX_NUM_BLOCK|macro|USB_COUNT1_RX_NUM_BLOCK
DECL|USB_COUNT1_TX_0_COUNT1_TX_0|macro|USB_COUNT1_TX_0_COUNT1_TX_0
DECL|USB_COUNT1_TX_1_COUNT1_TX_1|macro|USB_COUNT1_TX_1_COUNT1_TX_1
DECL|USB_COUNT1_TX_COUNT1_TX_Msk|macro|USB_COUNT1_TX_COUNT1_TX_Msk
DECL|USB_COUNT1_TX_COUNT1_TX_Pos|macro|USB_COUNT1_TX_COUNT1_TX_Pos
DECL|USB_COUNT1_TX_COUNT1_TX|macro|USB_COUNT1_TX_COUNT1_TX
DECL|USB_COUNT2_RX_0_BLSIZE_0|macro|USB_COUNT2_RX_0_BLSIZE_0
DECL|USB_COUNT2_RX_0_COUNT2_RX_0|macro|USB_COUNT2_RX_0_COUNT2_RX_0
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0|macro|USB_COUNT2_RX_0_NUM_BLOCK_0
DECL|USB_COUNT2_RX_1_BLSIZE_1|macro|USB_COUNT2_RX_1_BLSIZE_1
DECL|USB_COUNT2_RX_1_COUNT2_RX_1|macro|USB_COUNT2_RX_1_COUNT2_RX_1
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1|macro|USB_COUNT2_RX_1_NUM_BLOCK_1
DECL|USB_COUNT2_RX_BLSIZE_Msk|macro|USB_COUNT2_RX_BLSIZE_Msk
DECL|USB_COUNT2_RX_BLSIZE_Pos|macro|USB_COUNT2_RX_BLSIZE_Pos
DECL|USB_COUNT2_RX_BLSIZE|macro|USB_COUNT2_RX_BLSIZE
DECL|USB_COUNT2_RX_COUNT2_RX_Msk|macro|USB_COUNT2_RX_COUNT2_RX_Msk
DECL|USB_COUNT2_RX_COUNT2_RX_Pos|macro|USB_COUNT2_RX_COUNT2_RX_Pos
DECL|USB_COUNT2_RX_COUNT2_RX|macro|USB_COUNT2_RX_COUNT2_RX
DECL|USB_COUNT2_RX_NUM_BLOCK_0|macro|USB_COUNT2_RX_NUM_BLOCK_0
DECL|USB_COUNT2_RX_NUM_BLOCK_1|macro|USB_COUNT2_RX_NUM_BLOCK_1
DECL|USB_COUNT2_RX_NUM_BLOCK_2|macro|USB_COUNT2_RX_NUM_BLOCK_2
DECL|USB_COUNT2_RX_NUM_BLOCK_3|macro|USB_COUNT2_RX_NUM_BLOCK_3
DECL|USB_COUNT2_RX_NUM_BLOCK_4|macro|USB_COUNT2_RX_NUM_BLOCK_4
DECL|USB_COUNT2_RX_NUM_BLOCK_Msk|macro|USB_COUNT2_RX_NUM_BLOCK_Msk
DECL|USB_COUNT2_RX_NUM_BLOCK_Pos|macro|USB_COUNT2_RX_NUM_BLOCK_Pos
DECL|USB_COUNT2_RX_NUM_BLOCK|macro|USB_COUNT2_RX_NUM_BLOCK
DECL|USB_COUNT2_TX_0_COUNT2_TX_0|macro|USB_COUNT2_TX_0_COUNT2_TX_0
DECL|USB_COUNT2_TX_1_COUNT2_TX_1|macro|USB_COUNT2_TX_1_COUNT2_TX_1
DECL|USB_COUNT2_TX_COUNT2_TX_Msk|macro|USB_COUNT2_TX_COUNT2_TX_Msk
DECL|USB_COUNT2_TX_COUNT2_TX_Pos|macro|USB_COUNT2_TX_COUNT2_TX_Pos
DECL|USB_COUNT2_TX_COUNT2_TX|macro|USB_COUNT2_TX_COUNT2_TX
DECL|USB_COUNT3_RX_0_BLSIZE_0|macro|USB_COUNT3_RX_0_BLSIZE_0
DECL|USB_COUNT3_RX_0_COUNT3_RX_0|macro|USB_COUNT3_RX_0_COUNT3_RX_0
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0|macro|USB_COUNT3_RX_0_NUM_BLOCK_0
DECL|USB_COUNT3_RX_1_BLSIZE_1|macro|USB_COUNT3_RX_1_BLSIZE_1
DECL|USB_COUNT3_RX_1_COUNT3_RX_1|macro|USB_COUNT3_RX_1_COUNT3_RX_1
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1|macro|USB_COUNT3_RX_1_NUM_BLOCK_1
DECL|USB_COUNT3_RX_BLSIZE_Msk|macro|USB_COUNT3_RX_BLSIZE_Msk
DECL|USB_COUNT3_RX_BLSIZE_Pos|macro|USB_COUNT3_RX_BLSIZE_Pos
DECL|USB_COUNT3_RX_BLSIZE|macro|USB_COUNT3_RX_BLSIZE
DECL|USB_COUNT3_RX_COUNT3_RX_Msk|macro|USB_COUNT3_RX_COUNT3_RX_Msk
DECL|USB_COUNT3_RX_COUNT3_RX_Pos|macro|USB_COUNT3_RX_COUNT3_RX_Pos
DECL|USB_COUNT3_RX_COUNT3_RX|macro|USB_COUNT3_RX_COUNT3_RX
DECL|USB_COUNT3_RX_NUM_BLOCK_0|macro|USB_COUNT3_RX_NUM_BLOCK_0
DECL|USB_COUNT3_RX_NUM_BLOCK_1|macro|USB_COUNT3_RX_NUM_BLOCK_1
DECL|USB_COUNT3_RX_NUM_BLOCK_2|macro|USB_COUNT3_RX_NUM_BLOCK_2
DECL|USB_COUNT3_RX_NUM_BLOCK_3|macro|USB_COUNT3_RX_NUM_BLOCK_3
DECL|USB_COUNT3_RX_NUM_BLOCK_4|macro|USB_COUNT3_RX_NUM_BLOCK_4
DECL|USB_COUNT3_RX_NUM_BLOCK_Msk|macro|USB_COUNT3_RX_NUM_BLOCK_Msk
DECL|USB_COUNT3_RX_NUM_BLOCK_Pos|macro|USB_COUNT3_RX_NUM_BLOCK_Pos
DECL|USB_COUNT3_RX_NUM_BLOCK|macro|USB_COUNT3_RX_NUM_BLOCK
DECL|USB_COUNT3_TX_0_COUNT3_TX_0|macro|USB_COUNT3_TX_0_COUNT3_TX_0
DECL|USB_COUNT3_TX_1_COUNT3_TX_1|macro|USB_COUNT3_TX_1_COUNT3_TX_1
DECL|USB_COUNT3_TX_COUNT3_TX_Msk|macro|USB_COUNT3_TX_COUNT3_TX_Msk
DECL|USB_COUNT3_TX_COUNT3_TX_Pos|macro|USB_COUNT3_TX_COUNT3_TX_Pos
DECL|USB_COUNT3_TX_COUNT3_TX|macro|USB_COUNT3_TX_COUNT3_TX
DECL|USB_COUNT4_RX_0_BLSIZE_0|macro|USB_COUNT4_RX_0_BLSIZE_0
DECL|USB_COUNT4_RX_0_COUNT4_RX_0|macro|USB_COUNT4_RX_0_COUNT4_RX_0
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0|macro|USB_COUNT4_RX_0_NUM_BLOCK_0
DECL|USB_COUNT4_RX_1_BLSIZE_1|macro|USB_COUNT4_RX_1_BLSIZE_1
DECL|USB_COUNT4_RX_1_COUNT4_RX_1|macro|USB_COUNT4_RX_1_COUNT4_RX_1
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1|macro|USB_COUNT4_RX_1_NUM_BLOCK_1
DECL|USB_COUNT4_RX_BLSIZE_Msk|macro|USB_COUNT4_RX_BLSIZE_Msk
DECL|USB_COUNT4_RX_BLSIZE_Pos|macro|USB_COUNT4_RX_BLSIZE_Pos
DECL|USB_COUNT4_RX_BLSIZE|macro|USB_COUNT4_RX_BLSIZE
DECL|USB_COUNT4_RX_COUNT4_RX_Msk|macro|USB_COUNT4_RX_COUNT4_RX_Msk
DECL|USB_COUNT4_RX_COUNT4_RX_Pos|macro|USB_COUNT4_RX_COUNT4_RX_Pos
DECL|USB_COUNT4_RX_COUNT4_RX|macro|USB_COUNT4_RX_COUNT4_RX
DECL|USB_COUNT4_RX_NUM_BLOCK_0|macro|USB_COUNT4_RX_NUM_BLOCK_0
DECL|USB_COUNT4_RX_NUM_BLOCK_1|macro|USB_COUNT4_RX_NUM_BLOCK_1
DECL|USB_COUNT4_RX_NUM_BLOCK_2|macro|USB_COUNT4_RX_NUM_BLOCK_2
DECL|USB_COUNT4_RX_NUM_BLOCK_3|macro|USB_COUNT4_RX_NUM_BLOCK_3
DECL|USB_COUNT4_RX_NUM_BLOCK_4|macro|USB_COUNT4_RX_NUM_BLOCK_4
DECL|USB_COUNT4_RX_NUM_BLOCK_Msk|macro|USB_COUNT4_RX_NUM_BLOCK_Msk
DECL|USB_COUNT4_RX_NUM_BLOCK_Pos|macro|USB_COUNT4_RX_NUM_BLOCK_Pos
DECL|USB_COUNT4_RX_NUM_BLOCK|macro|USB_COUNT4_RX_NUM_BLOCK
DECL|USB_COUNT4_TX_0_COUNT4_TX_0|macro|USB_COUNT4_TX_0_COUNT4_TX_0
DECL|USB_COUNT4_TX_1_COUNT4_TX_1|macro|USB_COUNT4_TX_1_COUNT4_TX_1
DECL|USB_COUNT4_TX_COUNT4_TX_Msk|macro|USB_COUNT4_TX_COUNT4_TX_Msk
DECL|USB_COUNT4_TX_COUNT4_TX_Pos|macro|USB_COUNT4_TX_COUNT4_TX_Pos
DECL|USB_COUNT4_TX_COUNT4_TX|macro|USB_COUNT4_TX_COUNT4_TX
DECL|USB_COUNT5_RX_0_BLSIZE_0|macro|USB_COUNT5_RX_0_BLSIZE_0
DECL|USB_COUNT5_RX_0_COUNT5_RX_0|macro|USB_COUNT5_RX_0_COUNT5_RX_0
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0|macro|USB_COUNT5_RX_0_NUM_BLOCK_0
DECL|USB_COUNT5_RX_1_BLSIZE_1|macro|USB_COUNT5_RX_1_BLSIZE_1
DECL|USB_COUNT5_RX_1_COUNT5_RX_1|macro|USB_COUNT5_RX_1_COUNT5_RX_1
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1|macro|USB_COUNT5_RX_1_NUM_BLOCK_1
DECL|USB_COUNT5_RX_BLSIZE_Msk|macro|USB_COUNT5_RX_BLSIZE_Msk
DECL|USB_COUNT5_RX_BLSIZE_Pos|macro|USB_COUNT5_RX_BLSIZE_Pos
DECL|USB_COUNT5_RX_BLSIZE|macro|USB_COUNT5_RX_BLSIZE
DECL|USB_COUNT5_RX_COUNT5_RX_Msk|macro|USB_COUNT5_RX_COUNT5_RX_Msk
DECL|USB_COUNT5_RX_COUNT5_RX_Pos|macro|USB_COUNT5_RX_COUNT5_RX_Pos
DECL|USB_COUNT5_RX_COUNT5_RX|macro|USB_COUNT5_RX_COUNT5_RX
DECL|USB_COUNT5_RX_NUM_BLOCK_0|macro|USB_COUNT5_RX_NUM_BLOCK_0
DECL|USB_COUNT5_RX_NUM_BLOCK_1|macro|USB_COUNT5_RX_NUM_BLOCK_1
DECL|USB_COUNT5_RX_NUM_BLOCK_2|macro|USB_COUNT5_RX_NUM_BLOCK_2
DECL|USB_COUNT5_RX_NUM_BLOCK_3|macro|USB_COUNT5_RX_NUM_BLOCK_3
DECL|USB_COUNT5_RX_NUM_BLOCK_4|macro|USB_COUNT5_RX_NUM_BLOCK_4
DECL|USB_COUNT5_RX_NUM_BLOCK_Msk|macro|USB_COUNT5_RX_NUM_BLOCK_Msk
DECL|USB_COUNT5_RX_NUM_BLOCK_Pos|macro|USB_COUNT5_RX_NUM_BLOCK_Pos
DECL|USB_COUNT5_RX_NUM_BLOCK|macro|USB_COUNT5_RX_NUM_BLOCK
DECL|USB_COUNT5_TX_0_COUNT5_TX_0|macro|USB_COUNT5_TX_0_COUNT5_TX_0
DECL|USB_COUNT5_TX_1_COUNT5_TX_1|macro|USB_COUNT5_TX_1_COUNT5_TX_1
DECL|USB_COUNT5_TX_COUNT5_TX_Msk|macro|USB_COUNT5_TX_COUNT5_TX_Msk
DECL|USB_COUNT5_TX_COUNT5_TX_Pos|macro|USB_COUNT5_TX_COUNT5_TX_Pos
DECL|USB_COUNT5_TX_COUNT5_TX|macro|USB_COUNT5_TX_COUNT5_TX
DECL|USB_COUNT6_RX_0_BLSIZE_0|macro|USB_COUNT6_RX_0_BLSIZE_0
DECL|USB_COUNT6_RX_0_COUNT6_RX_0|macro|USB_COUNT6_RX_0_COUNT6_RX_0
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0|macro|USB_COUNT6_RX_0_NUM_BLOCK_0
DECL|USB_COUNT6_RX_1_BLSIZE_1|macro|USB_COUNT6_RX_1_BLSIZE_1
DECL|USB_COUNT6_RX_1_COUNT6_RX_1|macro|USB_COUNT6_RX_1_COUNT6_RX_1
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1|macro|USB_COUNT6_RX_1_NUM_BLOCK_1
DECL|USB_COUNT6_RX_BLSIZE_Msk|macro|USB_COUNT6_RX_BLSIZE_Msk
DECL|USB_COUNT6_RX_BLSIZE_Pos|macro|USB_COUNT6_RX_BLSIZE_Pos
DECL|USB_COUNT6_RX_BLSIZE|macro|USB_COUNT6_RX_BLSIZE
DECL|USB_COUNT6_RX_COUNT6_RX_Msk|macro|USB_COUNT6_RX_COUNT6_RX_Msk
DECL|USB_COUNT6_RX_COUNT6_RX_Pos|macro|USB_COUNT6_RX_COUNT6_RX_Pos
DECL|USB_COUNT6_RX_COUNT6_RX|macro|USB_COUNT6_RX_COUNT6_RX
DECL|USB_COUNT6_RX_NUM_BLOCK_0|macro|USB_COUNT6_RX_NUM_BLOCK_0
DECL|USB_COUNT6_RX_NUM_BLOCK_1|macro|USB_COUNT6_RX_NUM_BLOCK_1
DECL|USB_COUNT6_RX_NUM_BLOCK_2|macro|USB_COUNT6_RX_NUM_BLOCK_2
DECL|USB_COUNT6_RX_NUM_BLOCK_3|macro|USB_COUNT6_RX_NUM_BLOCK_3
DECL|USB_COUNT6_RX_NUM_BLOCK_4|macro|USB_COUNT6_RX_NUM_BLOCK_4
DECL|USB_COUNT6_RX_NUM_BLOCK_Msk|macro|USB_COUNT6_RX_NUM_BLOCK_Msk
DECL|USB_COUNT6_RX_NUM_BLOCK_Pos|macro|USB_COUNT6_RX_NUM_BLOCK_Pos
DECL|USB_COUNT6_RX_NUM_BLOCK|macro|USB_COUNT6_RX_NUM_BLOCK
DECL|USB_COUNT6_TX_0_COUNT6_TX_0|macro|USB_COUNT6_TX_0_COUNT6_TX_0
DECL|USB_COUNT6_TX_1_COUNT6_TX_1|macro|USB_COUNT6_TX_1_COUNT6_TX_1
DECL|USB_COUNT6_TX_COUNT6_TX_Msk|macro|USB_COUNT6_TX_COUNT6_TX_Msk
DECL|USB_COUNT6_TX_COUNT6_TX_Pos|macro|USB_COUNT6_TX_COUNT6_TX_Pos
DECL|USB_COUNT6_TX_COUNT6_TX|macro|USB_COUNT6_TX_COUNT6_TX
DECL|USB_COUNT7_RX_0_BLSIZE_0|macro|USB_COUNT7_RX_0_BLSIZE_0
DECL|USB_COUNT7_RX_0_COUNT7_RX_0|macro|USB_COUNT7_RX_0_COUNT7_RX_0
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0|macro|USB_COUNT7_RX_0_NUM_BLOCK_0
DECL|USB_COUNT7_RX_1_BLSIZE_1|macro|USB_COUNT7_RX_1_BLSIZE_1
DECL|USB_COUNT7_RX_1_COUNT7_RX_1|macro|USB_COUNT7_RX_1_COUNT7_RX_1
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1|macro|USB_COUNT7_RX_1_NUM_BLOCK_1
DECL|USB_COUNT7_RX_BLSIZE_Msk|macro|USB_COUNT7_RX_BLSIZE_Msk
DECL|USB_COUNT7_RX_BLSIZE_Pos|macro|USB_COUNT7_RX_BLSIZE_Pos
DECL|USB_COUNT7_RX_BLSIZE|macro|USB_COUNT7_RX_BLSIZE
DECL|USB_COUNT7_RX_COUNT7_RX_Msk|macro|USB_COUNT7_RX_COUNT7_RX_Msk
DECL|USB_COUNT7_RX_COUNT7_RX_Pos|macro|USB_COUNT7_RX_COUNT7_RX_Pos
DECL|USB_COUNT7_RX_COUNT7_RX|macro|USB_COUNT7_RX_COUNT7_RX
DECL|USB_COUNT7_RX_NUM_BLOCK_0|macro|USB_COUNT7_RX_NUM_BLOCK_0
DECL|USB_COUNT7_RX_NUM_BLOCK_1|macro|USB_COUNT7_RX_NUM_BLOCK_1
DECL|USB_COUNT7_RX_NUM_BLOCK_2|macro|USB_COUNT7_RX_NUM_BLOCK_2
DECL|USB_COUNT7_RX_NUM_BLOCK_3|macro|USB_COUNT7_RX_NUM_BLOCK_3
DECL|USB_COUNT7_RX_NUM_BLOCK_4|macro|USB_COUNT7_RX_NUM_BLOCK_4
DECL|USB_COUNT7_RX_NUM_BLOCK_Msk|macro|USB_COUNT7_RX_NUM_BLOCK_Msk
DECL|USB_COUNT7_RX_NUM_BLOCK_Pos|macro|USB_COUNT7_RX_NUM_BLOCK_Pos
DECL|USB_COUNT7_RX_NUM_BLOCK|macro|USB_COUNT7_RX_NUM_BLOCK
DECL|USB_COUNT7_TX_0_COUNT7_TX_0|macro|USB_COUNT7_TX_0_COUNT7_TX_0
DECL|USB_COUNT7_TX_1_COUNT7_TX_1|macro|USB_COUNT7_TX_1_COUNT7_TX_1
DECL|USB_COUNT7_TX_COUNT7_TX_Msk|macro|USB_COUNT7_TX_COUNT7_TX_Msk
DECL|USB_COUNT7_TX_COUNT7_TX_Pos|macro|USB_COUNT7_TX_COUNT7_TX_Pos
DECL|USB_COUNT7_TX_COUNT7_TX|macro|USB_COUNT7_TX_COUNT7_TX
DECL|USB_DADDR_ADD0_Msk|macro|USB_DADDR_ADD0_Msk
DECL|USB_DADDR_ADD0_Pos|macro|USB_DADDR_ADD0_Pos
DECL|USB_DADDR_ADD0|macro|USB_DADDR_ADD0
DECL|USB_DADDR_ADD1_Msk|macro|USB_DADDR_ADD1_Msk
DECL|USB_DADDR_ADD1_Pos|macro|USB_DADDR_ADD1_Pos
DECL|USB_DADDR_ADD1|macro|USB_DADDR_ADD1
DECL|USB_DADDR_ADD2_Msk|macro|USB_DADDR_ADD2_Msk
DECL|USB_DADDR_ADD2_Pos|macro|USB_DADDR_ADD2_Pos
DECL|USB_DADDR_ADD2|macro|USB_DADDR_ADD2
DECL|USB_DADDR_ADD3_Msk|macro|USB_DADDR_ADD3_Msk
DECL|USB_DADDR_ADD3_Pos|macro|USB_DADDR_ADD3_Pos
DECL|USB_DADDR_ADD3|macro|USB_DADDR_ADD3
DECL|USB_DADDR_ADD4_Msk|macro|USB_DADDR_ADD4_Msk
DECL|USB_DADDR_ADD4_Pos|macro|USB_DADDR_ADD4_Pos
DECL|USB_DADDR_ADD4|macro|USB_DADDR_ADD4
DECL|USB_DADDR_ADD5_Msk|macro|USB_DADDR_ADD5_Msk
DECL|USB_DADDR_ADD5_Pos|macro|USB_DADDR_ADD5_Pos
DECL|USB_DADDR_ADD5|macro|USB_DADDR_ADD5
DECL|USB_DADDR_ADD6_Msk|macro|USB_DADDR_ADD6_Msk
DECL|USB_DADDR_ADD6_Pos|macro|USB_DADDR_ADD6_Pos
DECL|USB_DADDR_ADD6|macro|USB_DADDR_ADD6
DECL|USB_DADDR_ADD_Msk|macro|USB_DADDR_ADD_Msk
DECL|USB_DADDR_ADD_Pos|macro|USB_DADDR_ADD_Pos
DECL|USB_DADDR_ADD|macro|USB_DADDR_ADD
DECL|USB_DADDR_EF_Msk|macro|USB_DADDR_EF_Msk
DECL|USB_DADDR_EF_Pos|macro|USB_DADDR_EF_Pos
DECL|USB_DADDR_EF|macro|USB_DADDR_EF
DECL|USB_EP0R_CTR_RX_Msk|macro|USB_EP0R_CTR_RX_Msk
DECL|USB_EP0R_CTR_RX_Pos|macro|USB_EP0R_CTR_RX_Pos
DECL|USB_EP0R_CTR_RX|macro|USB_EP0R_CTR_RX
DECL|USB_EP0R_CTR_TX_Msk|macro|USB_EP0R_CTR_TX_Msk
DECL|USB_EP0R_CTR_TX_Pos|macro|USB_EP0R_CTR_TX_Pos
DECL|USB_EP0R_CTR_TX|macro|USB_EP0R_CTR_TX
DECL|USB_EP0R_DTOG_RX_Msk|macro|USB_EP0R_DTOG_RX_Msk
DECL|USB_EP0R_DTOG_RX_Pos|macro|USB_EP0R_DTOG_RX_Pos
DECL|USB_EP0R_DTOG_RX|macro|USB_EP0R_DTOG_RX
DECL|USB_EP0R_DTOG_TX_Msk|macro|USB_EP0R_DTOG_TX_Msk
DECL|USB_EP0R_DTOG_TX_Pos|macro|USB_EP0R_DTOG_TX_Pos
DECL|USB_EP0R_DTOG_TX|macro|USB_EP0R_DTOG_TX
DECL|USB_EP0R_EA_Msk|macro|USB_EP0R_EA_Msk
DECL|USB_EP0R_EA_Pos|macro|USB_EP0R_EA_Pos
DECL|USB_EP0R_EA|macro|USB_EP0R_EA
DECL|USB_EP0R_EP_KIND_Msk|macro|USB_EP0R_EP_KIND_Msk
DECL|USB_EP0R_EP_KIND_Pos|macro|USB_EP0R_EP_KIND_Pos
DECL|USB_EP0R_EP_KIND|macro|USB_EP0R_EP_KIND
DECL|USB_EP0R_EP_TYPE_0|macro|USB_EP0R_EP_TYPE_0
DECL|USB_EP0R_EP_TYPE_1|macro|USB_EP0R_EP_TYPE_1
DECL|USB_EP0R_EP_TYPE_Msk|macro|USB_EP0R_EP_TYPE_Msk
DECL|USB_EP0R_EP_TYPE_Pos|macro|USB_EP0R_EP_TYPE_Pos
DECL|USB_EP0R_EP_TYPE|macro|USB_EP0R_EP_TYPE
DECL|USB_EP0R_SETUP_Msk|macro|USB_EP0R_SETUP_Msk
DECL|USB_EP0R_SETUP_Pos|macro|USB_EP0R_SETUP_Pos
DECL|USB_EP0R_SETUP|macro|USB_EP0R_SETUP
DECL|USB_EP0R_STAT_RX_0|macro|USB_EP0R_STAT_RX_0
DECL|USB_EP0R_STAT_RX_1|macro|USB_EP0R_STAT_RX_1
DECL|USB_EP0R_STAT_RX_Msk|macro|USB_EP0R_STAT_RX_Msk
DECL|USB_EP0R_STAT_RX_Pos|macro|USB_EP0R_STAT_RX_Pos
DECL|USB_EP0R_STAT_RX|macro|USB_EP0R_STAT_RX
DECL|USB_EP0R_STAT_TX_0|macro|USB_EP0R_STAT_TX_0
DECL|USB_EP0R_STAT_TX_1|macro|USB_EP0R_STAT_TX_1
DECL|USB_EP0R_STAT_TX_Msk|macro|USB_EP0R_STAT_TX_Msk
DECL|USB_EP0R_STAT_TX_Pos|macro|USB_EP0R_STAT_TX_Pos
DECL|USB_EP0R_STAT_TX|macro|USB_EP0R_STAT_TX
DECL|USB_EP0R|macro|USB_EP0R
DECL|USB_EP1R_CTR_RX_Msk|macro|USB_EP1R_CTR_RX_Msk
DECL|USB_EP1R_CTR_RX_Pos|macro|USB_EP1R_CTR_RX_Pos
DECL|USB_EP1R_CTR_RX|macro|USB_EP1R_CTR_RX
DECL|USB_EP1R_CTR_TX_Msk|macro|USB_EP1R_CTR_TX_Msk
DECL|USB_EP1R_CTR_TX_Pos|macro|USB_EP1R_CTR_TX_Pos
DECL|USB_EP1R_CTR_TX|macro|USB_EP1R_CTR_TX
DECL|USB_EP1R_DTOG_RX_Msk|macro|USB_EP1R_DTOG_RX_Msk
DECL|USB_EP1R_DTOG_RX_Pos|macro|USB_EP1R_DTOG_RX_Pos
DECL|USB_EP1R_DTOG_RX|macro|USB_EP1R_DTOG_RX
DECL|USB_EP1R_DTOG_TX_Msk|macro|USB_EP1R_DTOG_TX_Msk
DECL|USB_EP1R_DTOG_TX_Pos|macro|USB_EP1R_DTOG_TX_Pos
DECL|USB_EP1R_DTOG_TX|macro|USB_EP1R_DTOG_TX
DECL|USB_EP1R_EA_Msk|macro|USB_EP1R_EA_Msk
DECL|USB_EP1R_EA_Pos|macro|USB_EP1R_EA_Pos
DECL|USB_EP1R_EA|macro|USB_EP1R_EA
DECL|USB_EP1R_EP_KIND_Msk|macro|USB_EP1R_EP_KIND_Msk
DECL|USB_EP1R_EP_KIND_Pos|macro|USB_EP1R_EP_KIND_Pos
DECL|USB_EP1R_EP_KIND|macro|USB_EP1R_EP_KIND
DECL|USB_EP1R_EP_TYPE_0|macro|USB_EP1R_EP_TYPE_0
DECL|USB_EP1R_EP_TYPE_1|macro|USB_EP1R_EP_TYPE_1
DECL|USB_EP1R_EP_TYPE_Msk|macro|USB_EP1R_EP_TYPE_Msk
DECL|USB_EP1R_EP_TYPE_Pos|macro|USB_EP1R_EP_TYPE_Pos
DECL|USB_EP1R_EP_TYPE|macro|USB_EP1R_EP_TYPE
DECL|USB_EP1R_SETUP_Msk|macro|USB_EP1R_SETUP_Msk
DECL|USB_EP1R_SETUP_Pos|macro|USB_EP1R_SETUP_Pos
DECL|USB_EP1R_SETUP|macro|USB_EP1R_SETUP
DECL|USB_EP1R_STAT_RX_0|macro|USB_EP1R_STAT_RX_0
DECL|USB_EP1R_STAT_RX_1|macro|USB_EP1R_STAT_RX_1
DECL|USB_EP1R_STAT_RX_Msk|macro|USB_EP1R_STAT_RX_Msk
DECL|USB_EP1R_STAT_RX_Pos|macro|USB_EP1R_STAT_RX_Pos
DECL|USB_EP1R_STAT_RX|macro|USB_EP1R_STAT_RX
DECL|USB_EP1R_STAT_TX_0|macro|USB_EP1R_STAT_TX_0
DECL|USB_EP1R_STAT_TX_1|macro|USB_EP1R_STAT_TX_1
DECL|USB_EP1R_STAT_TX_Msk|macro|USB_EP1R_STAT_TX_Msk
DECL|USB_EP1R_STAT_TX_Pos|macro|USB_EP1R_STAT_TX_Pos
DECL|USB_EP1R_STAT_TX|macro|USB_EP1R_STAT_TX
DECL|USB_EP1R|macro|USB_EP1R
DECL|USB_EP2R_CTR_RX_Msk|macro|USB_EP2R_CTR_RX_Msk
DECL|USB_EP2R_CTR_RX_Pos|macro|USB_EP2R_CTR_RX_Pos
DECL|USB_EP2R_CTR_RX|macro|USB_EP2R_CTR_RX
DECL|USB_EP2R_CTR_TX_Msk|macro|USB_EP2R_CTR_TX_Msk
DECL|USB_EP2R_CTR_TX_Pos|macro|USB_EP2R_CTR_TX_Pos
DECL|USB_EP2R_CTR_TX|macro|USB_EP2R_CTR_TX
DECL|USB_EP2R_DTOG_RX_Msk|macro|USB_EP2R_DTOG_RX_Msk
DECL|USB_EP2R_DTOG_RX_Pos|macro|USB_EP2R_DTOG_RX_Pos
DECL|USB_EP2R_DTOG_RX|macro|USB_EP2R_DTOG_RX
DECL|USB_EP2R_DTOG_TX_Msk|macro|USB_EP2R_DTOG_TX_Msk
DECL|USB_EP2R_DTOG_TX_Pos|macro|USB_EP2R_DTOG_TX_Pos
DECL|USB_EP2R_DTOG_TX|macro|USB_EP2R_DTOG_TX
DECL|USB_EP2R_EA_Msk|macro|USB_EP2R_EA_Msk
DECL|USB_EP2R_EA_Pos|macro|USB_EP2R_EA_Pos
DECL|USB_EP2R_EA|macro|USB_EP2R_EA
DECL|USB_EP2R_EP_KIND_Msk|macro|USB_EP2R_EP_KIND_Msk
DECL|USB_EP2R_EP_KIND_Pos|macro|USB_EP2R_EP_KIND_Pos
DECL|USB_EP2R_EP_KIND|macro|USB_EP2R_EP_KIND
DECL|USB_EP2R_EP_TYPE_0|macro|USB_EP2R_EP_TYPE_0
DECL|USB_EP2R_EP_TYPE_1|macro|USB_EP2R_EP_TYPE_1
DECL|USB_EP2R_EP_TYPE_Msk|macro|USB_EP2R_EP_TYPE_Msk
DECL|USB_EP2R_EP_TYPE_Pos|macro|USB_EP2R_EP_TYPE_Pos
DECL|USB_EP2R_EP_TYPE|macro|USB_EP2R_EP_TYPE
DECL|USB_EP2R_SETUP_Msk|macro|USB_EP2R_SETUP_Msk
DECL|USB_EP2R_SETUP_Pos|macro|USB_EP2R_SETUP_Pos
DECL|USB_EP2R_SETUP|macro|USB_EP2R_SETUP
DECL|USB_EP2R_STAT_RX_0|macro|USB_EP2R_STAT_RX_0
DECL|USB_EP2R_STAT_RX_1|macro|USB_EP2R_STAT_RX_1
DECL|USB_EP2R_STAT_RX_Msk|macro|USB_EP2R_STAT_RX_Msk
DECL|USB_EP2R_STAT_RX_Pos|macro|USB_EP2R_STAT_RX_Pos
DECL|USB_EP2R_STAT_RX|macro|USB_EP2R_STAT_RX
DECL|USB_EP2R_STAT_TX_0|macro|USB_EP2R_STAT_TX_0
DECL|USB_EP2R_STAT_TX_1|macro|USB_EP2R_STAT_TX_1
DECL|USB_EP2R_STAT_TX_Msk|macro|USB_EP2R_STAT_TX_Msk
DECL|USB_EP2R_STAT_TX_Pos|macro|USB_EP2R_STAT_TX_Pos
DECL|USB_EP2R_STAT_TX|macro|USB_EP2R_STAT_TX
DECL|USB_EP2R|macro|USB_EP2R
DECL|USB_EP3R_CTR_RX_Msk|macro|USB_EP3R_CTR_RX_Msk
DECL|USB_EP3R_CTR_RX_Pos|macro|USB_EP3R_CTR_RX_Pos
DECL|USB_EP3R_CTR_RX|macro|USB_EP3R_CTR_RX
DECL|USB_EP3R_CTR_TX_Msk|macro|USB_EP3R_CTR_TX_Msk
DECL|USB_EP3R_CTR_TX_Pos|macro|USB_EP3R_CTR_TX_Pos
DECL|USB_EP3R_CTR_TX|macro|USB_EP3R_CTR_TX
DECL|USB_EP3R_DTOG_RX_Msk|macro|USB_EP3R_DTOG_RX_Msk
DECL|USB_EP3R_DTOG_RX_Pos|macro|USB_EP3R_DTOG_RX_Pos
DECL|USB_EP3R_DTOG_RX|macro|USB_EP3R_DTOG_RX
DECL|USB_EP3R_DTOG_TX_Msk|macro|USB_EP3R_DTOG_TX_Msk
DECL|USB_EP3R_DTOG_TX_Pos|macro|USB_EP3R_DTOG_TX_Pos
DECL|USB_EP3R_DTOG_TX|macro|USB_EP3R_DTOG_TX
DECL|USB_EP3R_EA_Msk|macro|USB_EP3R_EA_Msk
DECL|USB_EP3R_EA_Pos|macro|USB_EP3R_EA_Pos
DECL|USB_EP3R_EA|macro|USB_EP3R_EA
DECL|USB_EP3R_EP_KIND_Msk|macro|USB_EP3R_EP_KIND_Msk
DECL|USB_EP3R_EP_KIND_Pos|macro|USB_EP3R_EP_KIND_Pos
DECL|USB_EP3R_EP_KIND|macro|USB_EP3R_EP_KIND
DECL|USB_EP3R_EP_TYPE_0|macro|USB_EP3R_EP_TYPE_0
DECL|USB_EP3R_EP_TYPE_1|macro|USB_EP3R_EP_TYPE_1
DECL|USB_EP3R_EP_TYPE_Msk|macro|USB_EP3R_EP_TYPE_Msk
DECL|USB_EP3R_EP_TYPE_Pos|macro|USB_EP3R_EP_TYPE_Pos
DECL|USB_EP3R_EP_TYPE|macro|USB_EP3R_EP_TYPE
DECL|USB_EP3R_SETUP_Msk|macro|USB_EP3R_SETUP_Msk
DECL|USB_EP3R_SETUP_Pos|macro|USB_EP3R_SETUP_Pos
DECL|USB_EP3R_SETUP|macro|USB_EP3R_SETUP
DECL|USB_EP3R_STAT_RX_0|macro|USB_EP3R_STAT_RX_0
DECL|USB_EP3R_STAT_RX_1|macro|USB_EP3R_STAT_RX_1
DECL|USB_EP3R_STAT_RX_Msk|macro|USB_EP3R_STAT_RX_Msk
DECL|USB_EP3R_STAT_RX_Pos|macro|USB_EP3R_STAT_RX_Pos
DECL|USB_EP3R_STAT_RX|macro|USB_EP3R_STAT_RX
DECL|USB_EP3R_STAT_TX_0|macro|USB_EP3R_STAT_TX_0
DECL|USB_EP3R_STAT_TX_1|macro|USB_EP3R_STAT_TX_1
DECL|USB_EP3R_STAT_TX_Msk|macro|USB_EP3R_STAT_TX_Msk
DECL|USB_EP3R_STAT_TX_Pos|macro|USB_EP3R_STAT_TX_Pos
DECL|USB_EP3R_STAT_TX|macro|USB_EP3R_STAT_TX
DECL|USB_EP3R|macro|USB_EP3R
DECL|USB_EP4R_CTR_RX_Msk|macro|USB_EP4R_CTR_RX_Msk
DECL|USB_EP4R_CTR_RX_Pos|macro|USB_EP4R_CTR_RX_Pos
DECL|USB_EP4R_CTR_RX|macro|USB_EP4R_CTR_RX
DECL|USB_EP4R_CTR_TX_Msk|macro|USB_EP4R_CTR_TX_Msk
DECL|USB_EP4R_CTR_TX_Pos|macro|USB_EP4R_CTR_TX_Pos
DECL|USB_EP4R_CTR_TX|macro|USB_EP4R_CTR_TX
DECL|USB_EP4R_DTOG_RX_Msk|macro|USB_EP4R_DTOG_RX_Msk
DECL|USB_EP4R_DTOG_RX_Pos|macro|USB_EP4R_DTOG_RX_Pos
DECL|USB_EP4R_DTOG_RX|macro|USB_EP4R_DTOG_RX
DECL|USB_EP4R_DTOG_TX_Msk|macro|USB_EP4R_DTOG_TX_Msk
DECL|USB_EP4R_DTOG_TX_Pos|macro|USB_EP4R_DTOG_TX_Pos
DECL|USB_EP4R_DTOG_TX|macro|USB_EP4R_DTOG_TX
DECL|USB_EP4R_EA_Msk|macro|USB_EP4R_EA_Msk
DECL|USB_EP4R_EA_Pos|macro|USB_EP4R_EA_Pos
DECL|USB_EP4R_EA|macro|USB_EP4R_EA
DECL|USB_EP4R_EP_KIND_Msk|macro|USB_EP4R_EP_KIND_Msk
DECL|USB_EP4R_EP_KIND_Pos|macro|USB_EP4R_EP_KIND_Pos
DECL|USB_EP4R_EP_KIND|macro|USB_EP4R_EP_KIND
DECL|USB_EP4R_EP_TYPE_0|macro|USB_EP4R_EP_TYPE_0
DECL|USB_EP4R_EP_TYPE_1|macro|USB_EP4R_EP_TYPE_1
DECL|USB_EP4R_EP_TYPE_Msk|macro|USB_EP4R_EP_TYPE_Msk
DECL|USB_EP4R_EP_TYPE_Pos|macro|USB_EP4R_EP_TYPE_Pos
DECL|USB_EP4R_EP_TYPE|macro|USB_EP4R_EP_TYPE
DECL|USB_EP4R_SETUP_Msk|macro|USB_EP4R_SETUP_Msk
DECL|USB_EP4R_SETUP_Pos|macro|USB_EP4R_SETUP_Pos
DECL|USB_EP4R_SETUP|macro|USB_EP4R_SETUP
DECL|USB_EP4R_STAT_RX_0|macro|USB_EP4R_STAT_RX_0
DECL|USB_EP4R_STAT_RX_1|macro|USB_EP4R_STAT_RX_1
DECL|USB_EP4R_STAT_RX_Msk|macro|USB_EP4R_STAT_RX_Msk
DECL|USB_EP4R_STAT_RX_Pos|macro|USB_EP4R_STAT_RX_Pos
DECL|USB_EP4R_STAT_RX|macro|USB_EP4R_STAT_RX
DECL|USB_EP4R_STAT_TX_0|macro|USB_EP4R_STAT_TX_0
DECL|USB_EP4R_STAT_TX_1|macro|USB_EP4R_STAT_TX_1
DECL|USB_EP4R_STAT_TX_Msk|macro|USB_EP4R_STAT_TX_Msk
DECL|USB_EP4R_STAT_TX_Pos|macro|USB_EP4R_STAT_TX_Pos
DECL|USB_EP4R_STAT_TX|macro|USB_EP4R_STAT_TX
DECL|USB_EP4R|macro|USB_EP4R
DECL|USB_EP5R_CTR_RX_Msk|macro|USB_EP5R_CTR_RX_Msk
DECL|USB_EP5R_CTR_RX_Pos|macro|USB_EP5R_CTR_RX_Pos
DECL|USB_EP5R_CTR_RX|macro|USB_EP5R_CTR_RX
DECL|USB_EP5R_CTR_TX_Msk|macro|USB_EP5R_CTR_TX_Msk
DECL|USB_EP5R_CTR_TX_Pos|macro|USB_EP5R_CTR_TX_Pos
DECL|USB_EP5R_CTR_TX|macro|USB_EP5R_CTR_TX
DECL|USB_EP5R_DTOG_RX_Msk|macro|USB_EP5R_DTOG_RX_Msk
DECL|USB_EP5R_DTOG_RX_Pos|macro|USB_EP5R_DTOG_RX_Pos
DECL|USB_EP5R_DTOG_RX|macro|USB_EP5R_DTOG_RX
DECL|USB_EP5R_DTOG_TX_Msk|macro|USB_EP5R_DTOG_TX_Msk
DECL|USB_EP5R_DTOG_TX_Pos|macro|USB_EP5R_DTOG_TX_Pos
DECL|USB_EP5R_DTOG_TX|macro|USB_EP5R_DTOG_TX
DECL|USB_EP5R_EA_Msk|macro|USB_EP5R_EA_Msk
DECL|USB_EP5R_EA_Pos|macro|USB_EP5R_EA_Pos
DECL|USB_EP5R_EA|macro|USB_EP5R_EA
DECL|USB_EP5R_EP_KIND_Msk|macro|USB_EP5R_EP_KIND_Msk
DECL|USB_EP5R_EP_KIND_Pos|macro|USB_EP5R_EP_KIND_Pos
DECL|USB_EP5R_EP_KIND|macro|USB_EP5R_EP_KIND
DECL|USB_EP5R_EP_TYPE_0|macro|USB_EP5R_EP_TYPE_0
DECL|USB_EP5R_EP_TYPE_1|macro|USB_EP5R_EP_TYPE_1
DECL|USB_EP5R_EP_TYPE_Msk|macro|USB_EP5R_EP_TYPE_Msk
DECL|USB_EP5R_EP_TYPE_Pos|macro|USB_EP5R_EP_TYPE_Pos
DECL|USB_EP5R_EP_TYPE|macro|USB_EP5R_EP_TYPE
DECL|USB_EP5R_SETUP_Msk|macro|USB_EP5R_SETUP_Msk
DECL|USB_EP5R_SETUP_Pos|macro|USB_EP5R_SETUP_Pos
DECL|USB_EP5R_SETUP|macro|USB_EP5R_SETUP
DECL|USB_EP5R_STAT_RX_0|macro|USB_EP5R_STAT_RX_0
DECL|USB_EP5R_STAT_RX_1|macro|USB_EP5R_STAT_RX_1
DECL|USB_EP5R_STAT_RX_Msk|macro|USB_EP5R_STAT_RX_Msk
DECL|USB_EP5R_STAT_RX_Pos|macro|USB_EP5R_STAT_RX_Pos
DECL|USB_EP5R_STAT_RX|macro|USB_EP5R_STAT_RX
DECL|USB_EP5R_STAT_TX_0|macro|USB_EP5R_STAT_TX_0
DECL|USB_EP5R_STAT_TX_1|macro|USB_EP5R_STAT_TX_1
DECL|USB_EP5R_STAT_TX_Msk|macro|USB_EP5R_STAT_TX_Msk
DECL|USB_EP5R_STAT_TX_Pos|macro|USB_EP5R_STAT_TX_Pos
DECL|USB_EP5R_STAT_TX|macro|USB_EP5R_STAT_TX
DECL|USB_EP5R|macro|USB_EP5R
DECL|USB_EP6R_CTR_RX_Msk|macro|USB_EP6R_CTR_RX_Msk
DECL|USB_EP6R_CTR_RX_Pos|macro|USB_EP6R_CTR_RX_Pos
DECL|USB_EP6R_CTR_RX|macro|USB_EP6R_CTR_RX
DECL|USB_EP6R_CTR_TX_Msk|macro|USB_EP6R_CTR_TX_Msk
DECL|USB_EP6R_CTR_TX_Pos|macro|USB_EP6R_CTR_TX_Pos
DECL|USB_EP6R_CTR_TX|macro|USB_EP6R_CTR_TX
DECL|USB_EP6R_DTOG_RX_Msk|macro|USB_EP6R_DTOG_RX_Msk
DECL|USB_EP6R_DTOG_RX_Pos|macro|USB_EP6R_DTOG_RX_Pos
DECL|USB_EP6R_DTOG_RX|macro|USB_EP6R_DTOG_RX
DECL|USB_EP6R_DTOG_TX_Msk|macro|USB_EP6R_DTOG_TX_Msk
DECL|USB_EP6R_DTOG_TX_Pos|macro|USB_EP6R_DTOG_TX_Pos
DECL|USB_EP6R_DTOG_TX|macro|USB_EP6R_DTOG_TX
DECL|USB_EP6R_EA_Msk|macro|USB_EP6R_EA_Msk
DECL|USB_EP6R_EA_Pos|macro|USB_EP6R_EA_Pos
DECL|USB_EP6R_EA|macro|USB_EP6R_EA
DECL|USB_EP6R_EP_KIND_Msk|macro|USB_EP6R_EP_KIND_Msk
DECL|USB_EP6R_EP_KIND_Pos|macro|USB_EP6R_EP_KIND_Pos
DECL|USB_EP6R_EP_KIND|macro|USB_EP6R_EP_KIND
DECL|USB_EP6R_EP_TYPE_0|macro|USB_EP6R_EP_TYPE_0
DECL|USB_EP6R_EP_TYPE_1|macro|USB_EP6R_EP_TYPE_1
DECL|USB_EP6R_EP_TYPE_Msk|macro|USB_EP6R_EP_TYPE_Msk
DECL|USB_EP6R_EP_TYPE_Pos|macro|USB_EP6R_EP_TYPE_Pos
DECL|USB_EP6R_EP_TYPE|macro|USB_EP6R_EP_TYPE
DECL|USB_EP6R_SETUP_Msk|macro|USB_EP6R_SETUP_Msk
DECL|USB_EP6R_SETUP_Pos|macro|USB_EP6R_SETUP_Pos
DECL|USB_EP6R_SETUP|macro|USB_EP6R_SETUP
DECL|USB_EP6R_STAT_RX_0|macro|USB_EP6R_STAT_RX_0
DECL|USB_EP6R_STAT_RX_1|macro|USB_EP6R_STAT_RX_1
DECL|USB_EP6R_STAT_RX_Msk|macro|USB_EP6R_STAT_RX_Msk
DECL|USB_EP6R_STAT_RX_Pos|macro|USB_EP6R_STAT_RX_Pos
DECL|USB_EP6R_STAT_RX|macro|USB_EP6R_STAT_RX
DECL|USB_EP6R_STAT_TX_0|macro|USB_EP6R_STAT_TX_0
DECL|USB_EP6R_STAT_TX_1|macro|USB_EP6R_STAT_TX_1
DECL|USB_EP6R_STAT_TX_Msk|macro|USB_EP6R_STAT_TX_Msk
DECL|USB_EP6R_STAT_TX_Pos|macro|USB_EP6R_STAT_TX_Pos
DECL|USB_EP6R_STAT_TX|macro|USB_EP6R_STAT_TX
DECL|USB_EP6R|macro|USB_EP6R
DECL|USB_EP7R_CTR_RX_Msk|macro|USB_EP7R_CTR_RX_Msk
DECL|USB_EP7R_CTR_RX_Pos|macro|USB_EP7R_CTR_RX_Pos
DECL|USB_EP7R_CTR_RX|macro|USB_EP7R_CTR_RX
DECL|USB_EP7R_CTR_TX_Msk|macro|USB_EP7R_CTR_TX_Msk
DECL|USB_EP7R_CTR_TX_Pos|macro|USB_EP7R_CTR_TX_Pos
DECL|USB_EP7R_CTR_TX|macro|USB_EP7R_CTR_TX
DECL|USB_EP7R_DTOG_RX_Msk|macro|USB_EP7R_DTOG_RX_Msk
DECL|USB_EP7R_DTOG_RX_Pos|macro|USB_EP7R_DTOG_RX_Pos
DECL|USB_EP7R_DTOG_RX|macro|USB_EP7R_DTOG_RX
DECL|USB_EP7R_DTOG_TX_Msk|macro|USB_EP7R_DTOG_TX_Msk
DECL|USB_EP7R_DTOG_TX_Pos|macro|USB_EP7R_DTOG_TX_Pos
DECL|USB_EP7R_DTOG_TX|macro|USB_EP7R_DTOG_TX
DECL|USB_EP7R_EA_Msk|macro|USB_EP7R_EA_Msk
DECL|USB_EP7R_EA_Pos|macro|USB_EP7R_EA_Pos
DECL|USB_EP7R_EA|macro|USB_EP7R_EA
DECL|USB_EP7R_EP_KIND_Msk|macro|USB_EP7R_EP_KIND_Msk
DECL|USB_EP7R_EP_KIND_Pos|macro|USB_EP7R_EP_KIND_Pos
DECL|USB_EP7R_EP_KIND|macro|USB_EP7R_EP_KIND
DECL|USB_EP7R_EP_TYPE_0|macro|USB_EP7R_EP_TYPE_0
DECL|USB_EP7R_EP_TYPE_1|macro|USB_EP7R_EP_TYPE_1
DECL|USB_EP7R_EP_TYPE_Msk|macro|USB_EP7R_EP_TYPE_Msk
DECL|USB_EP7R_EP_TYPE_Pos|macro|USB_EP7R_EP_TYPE_Pos
DECL|USB_EP7R_EP_TYPE|macro|USB_EP7R_EP_TYPE
DECL|USB_EP7R_SETUP_Msk|macro|USB_EP7R_SETUP_Msk
DECL|USB_EP7R_SETUP_Pos|macro|USB_EP7R_SETUP_Pos
DECL|USB_EP7R_SETUP|macro|USB_EP7R_SETUP
DECL|USB_EP7R_STAT_RX_0|macro|USB_EP7R_STAT_RX_0
DECL|USB_EP7R_STAT_RX_1|macro|USB_EP7R_STAT_RX_1
DECL|USB_EP7R_STAT_RX_Msk|macro|USB_EP7R_STAT_RX_Msk
DECL|USB_EP7R_STAT_RX_Pos|macro|USB_EP7R_STAT_RX_Pos
DECL|USB_EP7R_STAT_RX|macro|USB_EP7R_STAT_RX
DECL|USB_EP7R_STAT_TX_0|macro|USB_EP7R_STAT_TX_0
DECL|USB_EP7R_STAT_TX_1|macro|USB_EP7R_STAT_TX_1
DECL|USB_EP7R_STAT_TX_Msk|macro|USB_EP7R_STAT_TX_Msk
DECL|USB_EP7R_STAT_TX_Pos|macro|USB_EP7R_STAT_TX_Pos
DECL|USB_EP7R_STAT_TX|macro|USB_EP7R_STAT_TX
DECL|USB_EP7R|macro|USB_EP7R
DECL|USB_EPADDR_FIELD_Msk|macro|USB_EPADDR_FIELD_Msk
DECL|USB_EPADDR_FIELD_Pos|macro|USB_EPADDR_FIELD_Pos
DECL|USB_EPADDR_FIELD|macro|USB_EPADDR_FIELD
DECL|USB_EPKIND_MASK|macro|USB_EPKIND_MASK
DECL|USB_EPREG_MASK|macro|USB_EPREG_MASK
DECL|USB_EPRX_DTOG1|macro|USB_EPRX_DTOG1
DECL|USB_EPRX_DTOG2|macro|USB_EPRX_DTOG2
DECL|USB_EPRX_DTOGMASK|macro|USB_EPRX_DTOGMASK
DECL|USB_EPRX_STAT_Msk|macro|USB_EPRX_STAT_Msk
DECL|USB_EPRX_STAT_Pos|macro|USB_EPRX_STAT_Pos
DECL|USB_EPRX_STAT|macro|USB_EPRX_STAT
DECL|USB_EPTX_DTOG1|macro|USB_EPTX_DTOG1
DECL|USB_EPTX_DTOG2|macro|USB_EPTX_DTOG2
DECL|USB_EPTX_DTOGMASK|macro|USB_EPTX_DTOGMASK
DECL|USB_EPTX_STAT_Msk|macro|USB_EPTX_STAT_Msk
DECL|USB_EPTX_STAT_Pos|macro|USB_EPTX_STAT_Pos
DECL|USB_EPTX_STAT|macro|USB_EPTX_STAT
DECL|USB_EP_BULK|macro|USB_EP_BULK
DECL|USB_EP_CONTROL|macro|USB_EP_CONTROL
DECL|USB_EP_CTR_RX_Msk|macro|USB_EP_CTR_RX_Msk
DECL|USB_EP_CTR_RX_Pos|macro|USB_EP_CTR_RX_Pos
DECL|USB_EP_CTR_RX|macro|USB_EP_CTR_RX
DECL|USB_EP_CTR_TX_Msk|macro|USB_EP_CTR_TX_Msk
DECL|USB_EP_CTR_TX_Pos|macro|USB_EP_CTR_TX_Pos
DECL|USB_EP_CTR_TX|macro|USB_EP_CTR_TX
DECL|USB_EP_DTOG_RX_Msk|macro|USB_EP_DTOG_RX_Msk
DECL|USB_EP_DTOG_RX_Pos|macro|USB_EP_DTOG_RX_Pos
DECL|USB_EP_DTOG_RX|macro|USB_EP_DTOG_RX
DECL|USB_EP_DTOG_TX_Msk|macro|USB_EP_DTOG_TX_Msk
DECL|USB_EP_DTOG_TX_Pos|macro|USB_EP_DTOG_TX_Pos
DECL|USB_EP_DTOG_TX|macro|USB_EP_DTOG_TX
DECL|USB_EP_INTERRUPT|macro|USB_EP_INTERRUPT
DECL|USB_EP_ISOCHRONOUS|macro|USB_EP_ISOCHRONOUS
DECL|USB_EP_KIND_Msk|macro|USB_EP_KIND_Msk
DECL|USB_EP_KIND_Pos|macro|USB_EP_KIND_Pos
DECL|USB_EP_KIND|macro|USB_EP_KIND
DECL|USB_EP_RX_DIS|macro|USB_EP_RX_DIS
DECL|USB_EP_RX_NAK|macro|USB_EP_RX_NAK
DECL|USB_EP_RX_STALL|macro|USB_EP_RX_STALL
DECL|USB_EP_RX_VALID|macro|USB_EP_RX_VALID
DECL|USB_EP_SETUP_Msk|macro|USB_EP_SETUP_Msk
DECL|USB_EP_SETUP_Pos|macro|USB_EP_SETUP_Pos
DECL|USB_EP_SETUP|macro|USB_EP_SETUP
DECL|USB_EP_TX_DIS|macro|USB_EP_TX_DIS
DECL|USB_EP_TX_NAK|macro|USB_EP_TX_NAK
DECL|USB_EP_TX_STALL|macro|USB_EP_TX_STALL
DECL|USB_EP_TX_VALID|macro|USB_EP_TX_VALID
DECL|USB_EP_TYPE_MASK_Msk|macro|USB_EP_TYPE_MASK_Msk
DECL|USB_EP_TYPE_MASK_Pos|macro|USB_EP_TYPE_MASK_Pos
DECL|USB_EP_TYPE_MASK|macro|USB_EP_TYPE_MASK
DECL|USB_EP_T_FIELD_Msk|macro|USB_EP_T_FIELD_Msk
DECL|USB_EP_T_FIELD_Pos|macro|USB_EP_T_FIELD_Pos
DECL|USB_EP_T_FIELD|macro|USB_EP_T_FIELD
DECL|USB_EP_T_MASK|macro|USB_EP_T_MASK
DECL|USB_FNR_FN_Msk|macro|USB_FNR_FN_Msk
DECL|USB_FNR_FN_Pos|macro|USB_FNR_FN_Pos
DECL|USB_FNR_FN|macro|USB_FNR_FN
DECL|USB_FNR_LCK_Msk|macro|USB_FNR_LCK_Msk
DECL|USB_FNR_LCK_Pos|macro|USB_FNR_LCK_Pos
DECL|USB_FNR_LCK|macro|USB_FNR_LCK
DECL|USB_FNR_LSOF_Msk|macro|USB_FNR_LSOF_Msk
DECL|USB_FNR_LSOF_Pos|macro|USB_FNR_LSOF_Pos
DECL|USB_FNR_LSOF|macro|USB_FNR_LSOF
DECL|USB_FNR_RXDM_Msk|macro|USB_FNR_RXDM_Msk
DECL|USB_FNR_RXDM_Pos|macro|USB_FNR_RXDM_Pos
DECL|USB_FNR_RXDM|macro|USB_FNR_RXDM
DECL|USB_FNR_RXDP_Msk|macro|USB_FNR_RXDP_Msk
DECL|USB_FNR_RXDP_Pos|macro|USB_FNR_RXDP_Pos
DECL|USB_FNR_RXDP|macro|USB_FNR_RXDP
DECL|USB_HP_CAN1_TX_IRQn|enumerator|USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */
DECL|USB_HP_IRQHandler|macro|USB_HP_IRQHandler
DECL|USB_HP_IRQn|macro|USB_HP_IRQn
DECL|USB_ISTR_CTR_Msk|macro|USB_ISTR_CTR_Msk
DECL|USB_ISTR_CTR_Pos|macro|USB_ISTR_CTR_Pos
DECL|USB_ISTR_CTR|macro|USB_ISTR_CTR
DECL|USB_ISTR_DIR_Msk|macro|USB_ISTR_DIR_Msk
DECL|USB_ISTR_DIR_Pos|macro|USB_ISTR_DIR_Pos
DECL|USB_ISTR_DIR|macro|USB_ISTR_DIR
DECL|USB_ISTR_EP_ID_Msk|macro|USB_ISTR_EP_ID_Msk
DECL|USB_ISTR_EP_ID_Pos|macro|USB_ISTR_EP_ID_Pos
DECL|USB_ISTR_EP_ID|macro|USB_ISTR_EP_ID
DECL|USB_ISTR_ERR_Msk|macro|USB_ISTR_ERR_Msk
DECL|USB_ISTR_ERR_Pos|macro|USB_ISTR_ERR_Pos
DECL|USB_ISTR_ERR|macro|USB_ISTR_ERR
DECL|USB_ISTR_ESOF_Msk|macro|USB_ISTR_ESOF_Msk
DECL|USB_ISTR_ESOF_Pos|macro|USB_ISTR_ESOF_Pos
DECL|USB_ISTR_ESOF|macro|USB_ISTR_ESOF
DECL|USB_ISTR_PMAOVR_Msk|macro|USB_ISTR_PMAOVR_Msk
DECL|USB_ISTR_PMAOVR_Pos|macro|USB_ISTR_PMAOVR_Pos
DECL|USB_ISTR_PMAOVR|macro|USB_ISTR_PMAOVR
DECL|USB_ISTR_RESET_Msk|macro|USB_ISTR_RESET_Msk
DECL|USB_ISTR_RESET_Pos|macro|USB_ISTR_RESET_Pos
DECL|USB_ISTR_RESET|macro|USB_ISTR_RESET
DECL|USB_ISTR_SOF_Msk|macro|USB_ISTR_SOF_Msk
DECL|USB_ISTR_SOF_Pos|macro|USB_ISTR_SOF_Pos
DECL|USB_ISTR_SOF|macro|USB_ISTR_SOF
DECL|USB_ISTR_SUSP_Msk|macro|USB_ISTR_SUSP_Msk
DECL|USB_ISTR_SUSP_Pos|macro|USB_ISTR_SUSP_Pos
DECL|USB_ISTR_SUSP|macro|USB_ISTR_SUSP
DECL|USB_ISTR_WKUP_Msk|macro|USB_ISTR_WKUP_Msk
DECL|USB_ISTR_WKUP_Pos|macro|USB_ISTR_WKUP_Pos
DECL|USB_ISTR_WKUP|macro|USB_ISTR_WKUP
DECL|USB_LP_CAN1_RX0_IRQn|enumerator|USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
DECL|USB_LP_IRQHandler|macro|USB_LP_IRQHandler
DECL|USB_LP_IRQn|macro|USB_LP_IRQn
DECL|USB_PMAADDR|macro|USB_PMAADDR
DECL|USB_TypeDef|typedef|} USB_TypeDef;
DECL|USB|macro|USB
DECL|USER|member|__IO uint16_t USER;
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /*!< 6 Cortex-M3 Usage Fault Interrupt */
DECL|WRP0|member|__IO uint16_t WRP0;
DECL|WRP1|member|__IO uint16_t WRP1;
DECL|WRP2|member|__IO uint16_t WRP2;
DECL|WRP3|member|__IO uint16_t WRP3;
DECL|WRPR|member|__IO uint32_t WRPR;
DECL|WWDG_BASE|macro|WWDG_BASE
DECL|WWDG_CFR_EWI_Msk|macro|WWDG_CFR_EWI_Msk
DECL|WWDG_CFR_EWI_Pos|macro|WWDG_CFR_EWI_Pos
DECL|WWDG_CFR_EWI|macro|WWDG_CFR_EWI
DECL|WWDG_CFR_W0|macro|WWDG_CFR_W0
DECL|WWDG_CFR_W1|macro|WWDG_CFR_W1
DECL|WWDG_CFR_W2|macro|WWDG_CFR_W2
DECL|WWDG_CFR_W3|macro|WWDG_CFR_W3
DECL|WWDG_CFR_W4|macro|WWDG_CFR_W4
DECL|WWDG_CFR_W5|macro|WWDG_CFR_W5
DECL|WWDG_CFR_W6|macro|WWDG_CFR_W6
DECL|WWDG_CFR_WDGTB0|macro|WWDG_CFR_WDGTB0
DECL|WWDG_CFR_WDGTB1|macro|WWDG_CFR_WDGTB1
DECL|WWDG_CFR_WDGTB_0|macro|WWDG_CFR_WDGTB_0
DECL|WWDG_CFR_WDGTB_1|macro|WWDG_CFR_WDGTB_1
DECL|WWDG_CFR_WDGTB_Msk|macro|WWDG_CFR_WDGTB_Msk
DECL|WWDG_CFR_WDGTB_Pos|macro|WWDG_CFR_WDGTB_Pos
DECL|WWDG_CFR_WDGTB|macro|WWDG_CFR_WDGTB
DECL|WWDG_CFR_W_0|macro|WWDG_CFR_W_0
DECL|WWDG_CFR_W_1|macro|WWDG_CFR_W_1
DECL|WWDG_CFR_W_2|macro|WWDG_CFR_W_2
DECL|WWDG_CFR_W_3|macro|WWDG_CFR_W_3
DECL|WWDG_CFR_W_4|macro|WWDG_CFR_W_4
DECL|WWDG_CFR_W_5|macro|WWDG_CFR_W_5
DECL|WWDG_CFR_W_6|macro|WWDG_CFR_W_6
DECL|WWDG_CFR_W_Msk|macro|WWDG_CFR_W_Msk
DECL|WWDG_CFR_W_Pos|macro|WWDG_CFR_W_Pos
DECL|WWDG_CFR_W|macro|WWDG_CFR_W
DECL|WWDG_CR_T0|macro|WWDG_CR_T0
DECL|WWDG_CR_T1|macro|WWDG_CR_T1
DECL|WWDG_CR_T2|macro|WWDG_CR_T2
DECL|WWDG_CR_T3|macro|WWDG_CR_T3
DECL|WWDG_CR_T4|macro|WWDG_CR_T4
DECL|WWDG_CR_T5|macro|WWDG_CR_T5
DECL|WWDG_CR_T6|macro|WWDG_CR_T6
DECL|WWDG_CR_T_0|macro|WWDG_CR_T_0
DECL|WWDG_CR_T_1|macro|WWDG_CR_T_1
DECL|WWDG_CR_T_2|macro|WWDG_CR_T_2
DECL|WWDG_CR_T_3|macro|WWDG_CR_T_3
DECL|WWDG_CR_T_4|macro|WWDG_CR_T_4
DECL|WWDG_CR_T_5|macro|WWDG_CR_T_5
DECL|WWDG_CR_T_6|macro|WWDG_CR_T_6
DECL|WWDG_CR_T_Msk|macro|WWDG_CR_T_Msk
DECL|WWDG_CR_T_Pos|macro|WWDG_CR_T_Pos
DECL|WWDG_CR_T|macro|WWDG_CR_T
DECL|WWDG_CR_WDGA_Msk|macro|WWDG_CR_WDGA_Msk
DECL|WWDG_CR_WDGA_Pos|macro|WWDG_CR_WDGA_Pos
DECL|WWDG_CR_WDGA|macro|WWDG_CR_WDGA
DECL|WWDG_IRQn|enumerator|WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
DECL|WWDG_SR_EWIF_Msk|macro|WWDG_SR_EWIF_Msk
DECL|WWDG_SR_EWIF_Pos|macro|WWDG_SR_EWIF_Pos
DECL|WWDG_SR_EWIF|macro|WWDG_SR_EWIF
DECL|WWDG_TypeDef|typedef|} WWDG_TypeDef;
DECL|WWDG|macro|WWDG
DECL|__CM3_REV|macro|__CM3_REV
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__STM32F103xG_H|macro|__STM32F103xG_H
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|sFIFOMailBox|member|CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
DECL|sFilterRegister|member|CAN_FilterRegister_TypeDef sFilterRegister[14];
DECL|sTxMailBox|member|CAN_TxMailBox_TypeDef sTxMailBox[3];
