
vrs_projekt_bug0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000478  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080005b4  080005b4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080005b4  080005b4  000105b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080005b8  080005b8  000105b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  080005bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000024  20000010  080005cc  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000034  080005cc  00020034  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00002f82  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000006dd  00000000  00000000  00022fbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000460  00000000  00000000  00023698  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003f8  00000000  00000000  00023af8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001431  00000000  00000000  00023ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001604  00000000  00000000  00025321  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00026925  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001218  00000000  00000000  000269a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00027bbc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000010 	.word	0x20000010
 8000158:	00000000 	.word	0x00000000
 800015c:	0800059c 	.word	0x0800059c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000014 	.word	0x20000014
 8000178:	0800059c 	.word	0x0800059c

0800017c <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800017c:	b480      	push	{r7}
 800017e:	b083      	sub	sp, #12
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
 8000184:	460b      	mov	r3, r1
 8000186:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	887a      	ldrh	r2, [r7, #2]
 800018c:	831a      	strh	r2, [r3, #24]
}
 800018e:	bf00      	nop
 8000190:	370c      	adds	r7, #12
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr

08000198 <GPIO_ResetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000198:	b480      	push	{r7}
 800019a:	b083      	sub	sp, #12
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
 80001a0:	460b      	mov	r3, r1
 80001a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRH = GPIO_Pin;
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	887a      	ldrh	r2, [r7, #2]
 80001a8:	835a      	strh	r2, [r3, #26]
}
 80001aa:	bf00      	nop
 80001ac:	370c      	adds	r7, #12
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr

080001b4 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80001b4:	b480      	push	{r7}
 80001b6:	b085      	sub	sp, #20
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
 80001bc:	460b      	mov	r3, r1
 80001be:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80001c0:	2300      	movs	r3, #0
 80001c2:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80001c4:	2300      	movs	r3, #0
 80001c6:	81bb      	strh	r3, [r7, #12]
 80001c8:	2300      	movs	r3, #0
 80001ca:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	8a1b      	ldrh	r3, [r3, #16]
 80001d0:	b29a      	uxth	r2, r3
 80001d2:	887b      	ldrh	r3, [r7, #2]
 80001d4:	4013      	ands	r3, r2
 80001d6:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	899b      	ldrh	r3, [r3, #12]
 80001dc:	b29a      	uxth	r2, r3
 80001de:	887b      	ldrh	r3, [r7, #2]
 80001e0:	4013      	ands	r3, r2
 80001e2:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80001e4:	89bb      	ldrh	r3, [r7, #12]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d005      	beq.n	80001f6 <TIM_GetITStatus+0x42>
 80001ea:	897b      	ldrh	r3, [r7, #10]
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d002      	beq.n	80001f6 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80001f0:	2301      	movs	r3, #1
 80001f2:	73fb      	strb	r3, [r7, #15]
 80001f4:	e001      	b.n	80001fa <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80001f6:	2300      	movs	r3, #0
 80001f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80001fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80001fc:	4618      	mov	r0, r3
 80001fe:	3714      	adds	r7, #20
 8000200:	46bd      	mov	sp, r7
 8000202:	bc80      	pop	{r7}
 8000204:	4770      	bx	lr
 8000206:	bf00      	nop

08000208 <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000208:	b480      	push	{r7}
 800020a:	b083      	sub	sp, #12
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
 8000210:	460b      	mov	r3, r1
 8000212:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000214:	887b      	ldrh	r3, [r7, #2]
 8000216:	43db      	mvns	r3, r3
 8000218:	b29a      	uxth	r2, r3
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	821a      	strh	r2, [r3, #16]
}
 800021e:	bf00      	nop
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr

08000228 <main>:



int main()
{
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0


    while(1)
    {

    }
 800022c:	e7fe      	b.n	800022c <main+0x4>
 800022e:	bf00      	nop

08000230 <TIM4_IRQHandler>:
	if(a<-5){a=-5;}
	LM=74+a;
}

void TIM4_IRQHandler()
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0


    	if (TIM_GetITStatus(TIM4, TIM_IT_Update) == SET)
 8000234:	2101      	movs	r1, #1
 8000236:	482f      	ldr	r0, [pc, #188]	; (80002f4 <TIM4_IRQHandler+0xc4>)
 8000238:	f7ff ffbc 	bl	80001b4 <TIM_GetITStatus>
 800023c:	4603      	mov	r3, r0
 800023e:	2b01      	cmp	r3, #1
 8000240:	d155      	bne.n	80002ee <TIM4_IRQHandler+0xbe>
    		{


    		counter++;
 8000242:	4b2d      	ldr	r3, [pc, #180]	; (80002f8 <TIM4_IRQHandler+0xc8>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	3301      	adds	r3, #1
 8000248:	4a2b      	ldr	r2, [pc, #172]	; (80002f8 <TIM4_IRQHandler+0xc8>)
 800024a:	6013      	str	r3, [r2, #0]
    	    	counter2++;
 800024c:	4b2b      	ldr	r3, [pc, #172]	; (80002fc <TIM4_IRQHandler+0xcc>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	3301      	adds	r3, #1
 8000252:	4a2a      	ldr	r2, [pc, #168]	; (80002fc <TIM4_IRQHandler+0xcc>)
 8000254:	6013      	str	r3, [r2, #0]


       if(stat==1){
 8000256:	4b2a      	ldr	r3, [pc, #168]	; (8000300 <TIM4_IRQHandler+0xd0>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	2b01      	cmp	r3, #1
 800025c:	d110      	bne.n	8000280 <TIM4_IRQHandler+0x50>

        if(counter>=LM) {
 800025e:	4b26      	ldr	r3, [pc, #152]	; (80002f8 <TIM4_IRQHandler+0xc8>)
 8000260:	681a      	ldr	r2, [r3, #0]
 8000262:	4b28      	ldr	r3, [pc, #160]	; (8000304 <TIM4_IRQHandler+0xd4>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	429a      	cmp	r2, r3
 8000268:	db19      	blt.n	800029e <TIM4_IRQHandler+0x6e>
        	stat=0;
 800026a:	4b25      	ldr	r3, [pc, #148]	; (8000300 <TIM4_IRQHandler+0xd0>)
 800026c:	2200      	movs	r2, #0
 800026e:	601a      	str	r2, [r3, #0]
        	GPIO_ResetBits(GPIOB, GPIO_Pin_6);
 8000270:	2140      	movs	r1, #64	; 0x40
 8000272:	4825      	ldr	r0, [pc, #148]	; (8000308 <TIM4_IRQHandler+0xd8>)
 8000274:	f7ff ff90 	bl	8000198 <GPIO_ResetBits>
        	counter=0;
 8000278:	4b1f      	ldr	r3, [pc, #124]	; (80002f8 <TIM4_IRQHandler+0xc8>)
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	e00e      	b.n	800029e <TIM4_IRQHandler+0x6e>
        }

       }
        else {

        	if(counter>=2000) {
 8000280:	4b1d      	ldr	r3, [pc, #116]	; (80002f8 <TIM4_IRQHandler+0xc8>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000288:	db09      	blt.n	800029e <TIM4_IRQHandler+0x6e>
        		stat=1;GPIO_SetBits(GPIOB, GPIO_Pin_6);
 800028a:	4b1d      	ldr	r3, [pc, #116]	; (8000300 <TIM4_IRQHandler+0xd0>)
 800028c:	2201      	movs	r2, #1
 800028e:	601a      	str	r2, [r3, #0]
 8000290:	2140      	movs	r1, #64	; 0x40
 8000292:	481d      	ldr	r0, [pc, #116]	; (8000308 <TIM4_IRQHandler+0xd8>)
 8000294:	f7ff ff72 	bl	800017c <GPIO_SetBits>
        		counter=0;
 8000298:	4b17      	ldr	r3, [pc, #92]	; (80002f8 <TIM4_IRQHandler+0xc8>)
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
        	}
        }

      if(stat2==1){
 800029e:	4b1b      	ldr	r3, [pc, #108]	; (800030c <TIM4_IRQHandler+0xdc>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2b01      	cmp	r3, #1
 80002a4:	d110      	bne.n	80002c8 <TIM4_IRQHandler+0x98>

                if(counter2>=PM) {
 80002a6:	4b15      	ldr	r3, [pc, #84]	; (80002fc <TIM4_IRQHandler+0xcc>)
 80002a8:	681a      	ldr	r2, [r3, #0]
 80002aa:	4b19      	ldr	r3, [pc, #100]	; (8000310 <TIM4_IRQHandler+0xe0>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	429a      	cmp	r2, r3
 80002b0:	db19      	blt.n	80002e6 <TIM4_IRQHandler+0xb6>
                	stat2=0;
 80002b2:	4b16      	ldr	r3, [pc, #88]	; (800030c <TIM4_IRQHandler+0xdc>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	601a      	str	r2, [r3, #0]
                	GPIO_ResetBits(GPIOA, GPIO_Pin_7);
 80002b8:	2180      	movs	r1, #128	; 0x80
 80002ba:	4816      	ldr	r0, [pc, #88]	; (8000314 <TIM4_IRQHandler+0xe4>)
 80002bc:	f7ff ff6c 	bl	8000198 <GPIO_ResetBits>
                	counter2=0;
 80002c0:	4b0e      	ldr	r3, [pc, #56]	; (80002fc <TIM4_IRQHandler+0xcc>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	601a      	str	r2, [r3, #0]
 80002c6:	e00e      	b.n	80002e6 <TIM4_IRQHandler+0xb6>
                }
      }
       else {

             if(counter2>=2000) {
 80002c8:	4b0c      	ldr	r3, [pc, #48]	; (80002fc <TIM4_IRQHandler+0xcc>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80002d0:	db09      	blt.n	80002e6 <TIM4_IRQHandler+0xb6>
            	 stat2=1;
 80002d2:	4b0e      	ldr	r3, [pc, #56]	; (800030c <TIM4_IRQHandler+0xdc>)
 80002d4:	2201      	movs	r2, #1
 80002d6:	601a      	str	r2, [r3, #0]
            	 GPIO_SetBits(GPIOA, GPIO_Pin_7);
 80002d8:	2180      	movs	r1, #128	; 0x80
 80002da:	480e      	ldr	r0, [pc, #56]	; (8000314 <TIM4_IRQHandler+0xe4>)
 80002dc:	f7ff ff4e 	bl	800017c <GPIO_SetBits>
            	 counter2=0;
 80002e0:	4b06      	ldr	r3, [pc, #24]	; (80002fc <TIM4_IRQHandler+0xcc>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]





      TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 80002e6:	2101      	movs	r1, #1
 80002e8:	4802      	ldr	r0, [pc, #8]	; (80002f4 <TIM4_IRQHandler+0xc4>)
 80002ea:	f7ff ff8d 	bl	8000208 <TIM_ClearITPendingBit>
    }
}
 80002ee:	bf00      	nop
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	40000800 	.word	0x40000800
 80002f8:	2000002c 	.word	0x2000002c
 80002fc:	20000030 	.word	0x20000030
 8000300:	20000000 	.word	0x20000000
 8000304:	20000008 	.word	0x20000008
 8000308:	40020400 	.word	0x40020400
 800030c:	20000004 	.word	0x20000004
 8000310:	2000000c 	.word	0x2000000c
 8000314:	40020000 	.word	0x40020000

08000318 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000318:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000350 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800031c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800031e:	e003      	b.n	8000328 <LoopCopyDataInit>

08000320 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000320:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8000322:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000324:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000326:	3104      	adds	r1, #4

08000328 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000328:	480b      	ldr	r0, [pc, #44]	; (8000358 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 800032a:	4b0c      	ldr	r3, [pc, #48]	; (800035c <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 800032c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800032e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000330:	d3f6      	bcc.n	8000320 <CopyDataInit>
  ldr r2, =_sbss
 8000332:	4a0b      	ldr	r2, [pc, #44]	; (8000360 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8000334:	e002      	b.n	800033c <LoopFillZerobss>

08000336 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000336:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000338:	f842 3b04 	str.w	r3, [r2], #4

0800033c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800033c:	4b09      	ldr	r3, [pc, #36]	; (8000364 <LoopFillZerobss+0x28>)
  cmp r2, r3
 800033e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000340:	d3f9      	bcc.n	8000336 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000342:	f000 f841 	bl	80003c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000346:	f000 f903 	bl	8000550 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800034a:	f7ff ff6d 	bl	8000228 <main>
  bx lr
 800034e:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000350:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8000354:	080005bc 	.word	0x080005bc
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8000358:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800035c:	20000010 	.word	0x20000010
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8000360:	20000010 	.word	0x20000010
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8000364:	20000034 	.word	0x20000034

08000368 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000368:	e7fe      	b.n	8000368 <ADC1_IRQHandler>
	...

0800036c <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	bc80      	pop	{r7}
 8000376:	4770      	bx	lr

08000378 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 800037c:	e7fe      	b.n	800037c <HardFault_Handler+0x4>
 800037e:	bf00      	nop

08000380 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000384:	e7fe      	b.n	8000384 <MemManage_Handler+0x4>
 8000386:	bf00      	nop

08000388 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800038c:	e7fe      	b.n	800038c <BusFault_Handler+0x4>
 800038e:	bf00      	nop

08000390 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000394:	e7fe      	b.n	8000394 <UsageFault_Handler+0x4>
 8000396:	bf00      	nop

08000398 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
}
 800039c:	bf00      	nop
 800039e:	46bd      	mov	sp, r7
 80003a0:	bc80      	pop	{r7}
 80003a2:	4770      	bx	lr

080003a4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bc80      	pop	{r7}
 80003ae:	4770      	bx	lr

080003b0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bc80      	pop	{r7}
 80003ba:	4770      	bx	lr

080003bc <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 80003c0:	bf00      	nop
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr

080003c8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80003cc:	4a15      	ldr	r2, [pc, #84]	; (8000424 <SystemInit+0x5c>)
 80003ce:	4b15      	ldr	r3, [pc, #84]	; (8000424 <SystemInit+0x5c>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003d6:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 80003d8:	4912      	ldr	r1, [pc, #72]	; (8000424 <SystemInit+0x5c>)
 80003da:	4b12      	ldr	r3, [pc, #72]	; (8000424 <SystemInit+0x5c>)
 80003dc:	689a      	ldr	r2, [r3, #8]
 80003de:	4b12      	ldr	r3, [pc, #72]	; (8000428 <SystemInit+0x60>)
 80003e0:	4013      	ands	r3, r2
 80003e2:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80003e4:	4a0f      	ldr	r2, [pc, #60]	; (8000424 <SystemInit+0x5c>)
 80003e6:	4b0f      	ldr	r3, [pc, #60]	; (8000424 <SystemInit+0x5c>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80003ee:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80003f2:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80003f4:	4a0b      	ldr	r2, [pc, #44]	; (8000424 <SystemInit+0x5c>)
 80003f6:	4b0b      	ldr	r3, [pc, #44]	; (8000424 <SystemInit+0x5c>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003fe:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000400:	4a08      	ldr	r2, [pc, #32]	; (8000424 <SystemInit+0x5c>)
 8000402:	4b08      	ldr	r3, [pc, #32]	; (8000424 <SystemInit+0x5c>)
 8000404:	689b      	ldr	r3, [r3, #8]
 8000406:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800040a:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800040c:	4b05      	ldr	r3, [pc, #20]	; (8000424 <SystemInit+0x5c>)
 800040e:	2200      	movs	r2, #0
 8000410:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8000412:	f000 f80d 	bl	8000430 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000416:	4b05      	ldr	r3, [pc, #20]	; (800042c <SystemInit+0x64>)
 8000418:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800041c:	609a      	str	r2, [r3, #8]
#endif
}
 800041e:	bf00      	nop
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	40023800 	.word	0x40023800
 8000428:	88ffc00c 	.word	0x88ffc00c
 800042c:	e000ed00 	.word	0xe000ed00

08000430 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000436:	2300      	movs	r3, #0
 8000438:	607b      	str	r3, [r7, #4]
 800043a:	2300      	movs	r3, #0
 800043c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800043e:	4a41      	ldr	r2, [pc, #260]	; (8000544 <SetSysClock+0x114>)
 8000440:	4b40      	ldr	r3, [pc, #256]	; (8000544 <SetSysClock+0x114>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000448:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800044a:	4b3e      	ldr	r3, [pc, #248]	; (8000544 <SetSysClock+0x114>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000452:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	3301      	adds	r3, #1
 8000458:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d103      	bne.n	8000468 <SetSysClock+0x38>
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000466:	d1f0      	bne.n	800044a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000468:	4b36      	ldr	r3, [pc, #216]	; (8000544 <SetSysClock+0x114>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000470:	2b00      	cmp	r3, #0
 8000472:	d002      	beq.n	800047a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000474:	2301      	movs	r3, #1
 8000476:	603b      	str	r3, [r7, #0]
 8000478:	e001      	b.n	800047e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800047a:	2300      	movs	r3, #0
 800047c:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 800047e:	683b      	ldr	r3, [r7, #0]
 8000480:	2b01      	cmp	r3, #1
 8000482:	d15a      	bne.n	800053a <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8000484:	4a30      	ldr	r2, [pc, #192]	; (8000548 <SetSysClock+0x118>)
 8000486:	4b30      	ldr	r3, [pc, #192]	; (8000548 <SetSysClock+0x118>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	f043 0304 	orr.w	r3, r3, #4
 800048e:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8000490:	4a2d      	ldr	r2, [pc, #180]	; (8000548 <SetSysClock+0x118>)
 8000492:	4b2d      	ldr	r3, [pc, #180]	; (8000548 <SetSysClock+0x118>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	f043 0302 	orr.w	r3, r3, #2
 800049a:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 800049c:	4a2a      	ldr	r2, [pc, #168]	; (8000548 <SetSysClock+0x118>)
 800049e:	4b2a      	ldr	r3, [pc, #168]	; (8000548 <SetSysClock+0x118>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	f043 0301 	orr.w	r3, r3, #1
 80004a6:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80004a8:	4a26      	ldr	r2, [pc, #152]	; (8000544 <SetSysClock+0x114>)
 80004aa:	4b26      	ldr	r3, [pc, #152]	; (8000544 <SetSysClock+0x114>)
 80004ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004b2:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 80004b4:	4b25      	ldr	r3, [pc, #148]	; (800054c <SetSysClock+0x11c>)
 80004b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80004ba:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 80004bc:	bf00      	nop
 80004be:	4b23      	ldr	r3, [pc, #140]	; (800054c <SetSysClock+0x11c>)
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	f003 0310 	and.w	r3, r3, #16
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d1f9      	bne.n	80004be <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80004ca:	4a1e      	ldr	r2, [pc, #120]	; (8000544 <SetSysClock+0x114>)
 80004cc:	4b1d      	ldr	r3, [pc, #116]	; (8000544 <SetSysClock+0x114>)
 80004ce:	689b      	ldr	r3, [r3, #8]
 80004d0:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80004d2:	4a1c      	ldr	r2, [pc, #112]	; (8000544 <SetSysClock+0x114>)
 80004d4:	4b1b      	ldr	r3, [pc, #108]	; (8000544 <SetSysClock+0x114>)
 80004d6:	689b      	ldr	r3, [r3, #8]
 80004d8:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 80004da:	4a1a      	ldr	r2, [pc, #104]	; (8000544 <SetSysClock+0x114>)
 80004dc:	4b19      	ldr	r3, [pc, #100]	; (8000544 <SetSysClock+0x114>)
 80004de:	689b      	ldr	r3, [r3, #8]
 80004e0:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 80004e2:	4a18      	ldr	r2, [pc, #96]	; (8000544 <SetSysClock+0x114>)
 80004e4:	4b17      	ldr	r3, [pc, #92]	; (8000544 <SetSysClock+0x114>)
 80004e6:	689b      	ldr	r3, [r3, #8]
 80004e8:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80004ec:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 80004ee:	4a15      	ldr	r2, [pc, #84]	; (8000544 <SetSysClock+0x114>)
 80004f0:	4b14      	ldr	r3, [pc, #80]	; (8000544 <SetSysClock+0x114>)
 80004f2:	689b      	ldr	r3, [r3, #8]
 80004f4:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 80004f8:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80004fa:	4a12      	ldr	r2, [pc, #72]	; (8000544 <SetSysClock+0x114>)
 80004fc:	4b11      	ldr	r3, [pc, #68]	; (8000544 <SetSysClock+0x114>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000504:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000506:	bf00      	nop
 8000508:	4b0e      	ldr	r3, [pc, #56]	; (8000544 <SetSysClock+0x114>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000510:	2b00      	cmp	r3, #0
 8000512:	d0f9      	beq.n	8000508 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000514:	4a0b      	ldr	r2, [pc, #44]	; (8000544 <SetSysClock+0x114>)
 8000516:	4b0b      	ldr	r3, [pc, #44]	; (8000544 <SetSysClock+0x114>)
 8000518:	689b      	ldr	r3, [r3, #8]
 800051a:	f023 0303 	bic.w	r3, r3, #3
 800051e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8000520:	4a08      	ldr	r2, [pc, #32]	; (8000544 <SetSysClock+0x114>)
 8000522:	4b08      	ldr	r3, [pc, #32]	; (8000544 <SetSysClock+0x114>)
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	f043 0303 	orr.w	r3, r3, #3
 800052a:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800052c:	bf00      	nop
 800052e:	4b05      	ldr	r3, [pc, #20]	; (8000544 <SetSysClock+0x114>)
 8000530:	689b      	ldr	r3, [r3, #8]
 8000532:	f003 030c 	and.w	r3, r3, #12
 8000536:	2b0c      	cmp	r3, #12
 8000538:	d1f9      	bne.n	800052e <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 800053a:	bf00      	nop
 800053c:	370c      	adds	r7, #12
 800053e:	46bd      	mov	sp, r7
 8000540:	bc80      	pop	{r7}
 8000542:	4770      	bx	lr
 8000544:	40023800 	.word	0x40023800
 8000548:	40023c00 	.word	0x40023c00
 800054c:	40007000 	.word	0x40007000

08000550 <__libc_init_array>:
 8000550:	4b0e      	ldr	r3, [pc, #56]	; (800058c <__libc_init_array+0x3c>)
 8000552:	b570      	push	{r4, r5, r6, lr}
 8000554:	461e      	mov	r6, r3
 8000556:	4c0e      	ldr	r4, [pc, #56]	; (8000590 <__libc_init_array+0x40>)
 8000558:	2500      	movs	r5, #0
 800055a:	1ae4      	subs	r4, r4, r3
 800055c:	10a4      	asrs	r4, r4, #2
 800055e:	42a5      	cmp	r5, r4
 8000560:	d004      	beq.n	800056c <__libc_init_array+0x1c>
 8000562:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000566:	4798      	blx	r3
 8000568:	3501      	adds	r5, #1
 800056a:	e7f8      	b.n	800055e <__libc_init_array+0xe>
 800056c:	f000 f816 	bl	800059c <_init>
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <__libc_init_array+0x44>)
 8000572:	4c09      	ldr	r4, [pc, #36]	; (8000598 <__libc_init_array+0x48>)
 8000574:	461e      	mov	r6, r3
 8000576:	1ae4      	subs	r4, r4, r3
 8000578:	10a4      	asrs	r4, r4, #2
 800057a:	2500      	movs	r5, #0
 800057c:	42a5      	cmp	r5, r4
 800057e:	d004      	beq.n	800058a <__libc_init_array+0x3a>
 8000580:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000584:	4798      	blx	r3
 8000586:	3501      	adds	r5, #1
 8000588:	e7f8      	b.n	800057c <__libc_init_array+0x2c>
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	080005b4 	.word	0x080005b4
 8000590:	080005b4 	.word	0x080005b4
 8000594:	080005b4 	.word	0x080005b4
 8000598:	080005b8 	.word	0x080005b8

0800059c <_init>:
 800059c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800059e:	bf00      	nop
 80005a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005a2:	bc08      	pop	{r3}
 80005a4:	469e      	mov	lr, r3
 80005a6:	4770      	bx	lr

080005a8 <_fini>:
 80005a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005aa:	bf00      	nop
 80005ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ae:	bc08      	pop	{r3}
 80005b0:	469e      	mov	lr, r3
 80005b2:	4770      	bx	lr
