[
  {
    "name": "VENDOR_ID_AND_DEVICE_ID",
    "address": "@0x0",
    "description": "Vendor ID and Device ID\nDevice ID assigned by the\nmanufacturer of the device. On\npower-up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field can be\nrewritten independently for each\nFunction from the local management\nbus.",
    "bit_ranges": [
      {
        "name": "VID",
        "bits": "15:0",
        "sw": "R",
        "description": "Vendor ID [VID]\nThis is the Vendor ID assigned by\nPCI SIG to the manufacturer of the\ndevice. The Vendor ID is set in the\nVendor ID Register within the local\nmanagement  register block.",
        "reset": "16'h17cd"
      },
      {
        "name": "DID",
        "bits": "31:16",
        "sw": "R",
        "description": "Device ID [DID]\nDevice ID assigned by the\nmanufacturer of the device. On\npower-up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field can be\nrewritten independently for each\nFunction from the local management\nbus.",
        "reset": "16'h100"
      }
    ]
  },
  {
    "name": "COMMAND_AND_STATUS",
    "address": "@0x4",
    "description": "Command and Status Register\nThis bit is set when the core has\nreceived a poisoned TLP. The Parity\nError Response enable bit (bit 6) has\nno effect on the setting of this bit.\nThis field can also be cleared from\nthe local management bus by writing\na 1 into this bit position.",
    "bit_ranges": [
      {
        "name": "ISE",
        "bits": "0",
        "sw": "R/W",
        "description": "IO-Space Enable [ISE]\nEnables IO accesses through the\ncore for this PCI Function. This field\ncan be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "MSE",
        "bits": "1",
        "sw": "R/W",
        "description": "Mem-Space Enable [MSE]\nEnables memory accesses through\nthe core for this PCI Function. This\nfield can be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "BE",
        "bits": "2",
        "sw": "R/W",
        "description": "Bus-Master Enable [BE]\nEnables the device to issue memory\nand I/O requests from this Function.\nThis field can be written from the\nlocal management  bus.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "5:3",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PERE",
        "bits": "6",
        "sw": "R/W",
        "description": "Parity Error Response Enable [PERE]\nWhen this bit is 1, the core sets the\nMaster Data Parity Error status bit\nwhen it detects the following error\nconditions: (i) The core receives a\npoisoned completion from the link in\nresponse to a request. (ii) The core\nsends out a poisoned write request\non the link (this may be because an\nunderflow occurred during the\npacket  transfer\nat the host interface of the core.).\nWhen this bit   is 0, the Master Data\nParity Error status bit is never set.\nThis field can be written from the\nlocal management bus.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "7",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "SE",
        "bits": "8",
        "sw": "R/W",
        "description": "SERR Enable [SE]\nEnables the reporting of fatal and\nnon-fatal errors detected by the core\nto the Root Complex. This field can\nbe written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "9",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "IMD",
        "bits": "10",
        "sw": "R/W",
        "description": "INTx Message Disabled [IMD]\nEnables or disables the transmission\nof INTx   Assert and De-assert\nmessages from the core. Setting this\nbit to 1 disables generation of INTx\nassert/de-assert messages in the\ncore. This field can be written from\nthe local management  bus.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "15:11",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R4",
        "bits": "18:16",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "IS",
        "bits": "19",
        "sw": "R",
        "description": "Interrupt Status [IS]\nThis bit is valid only when the core is\nconfigured to support legacy\ninterrupts. Indicates that the core\nhas a pending interrupt, that is, the\ncore has sent an Assert_INTx\nmessage but has not transmitted a\ncorresponding  Deassert_INTx\nmessage.",
        "reset": "0x0"
      },
      {
        "name": "CL",
        "bits": "20",
        "sw": "R",
        "description": "Capabilities List [CL]\nIndicates the presence of PCI\nExtended Capabilities registers. This\nbit is hardwired to 1.",
        "reset": "0x1"
      },
      {
        "name": "R5",
        "bits": "23:21",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MDPE",
        "bits": "24",
        "sw": "R/WOCLR",
        "description": "Master Data Parity Error [MDPE]\nWhen the Parity Error Response\nenable bit is 1, the core sets this bit\nwhen it detects the following error\nconditions: (i) The core receives a\npoisoned completion from the link in\nresponse to a request. (ii) The core\nsends out a poisoned write request\non the link (this may be because an\nunderflow occurred during the\npacket transfer at the host interface\nof the core.). This bit remains 0\nwhen the Parity Error Response\nenable bit is 0. This field can also be\ncleared from the local management\nbus by writing a 1 into this bit\nposition.",
        "reset": "0x0"
      },
      {
        "name": "R6",
        "bits": "26:25",
        "sw": "R",
        "description": "Reserved [R6]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "STA",
        "bits": "27",
        "sw": "R/WOCLR",
        "description": "Signaled Target Abort [STA]\nThis bit is set when the core has\nsent a completion to the link with\nthe Completer Abort status. This\nfield can also be cleared from the\nlocal management bus by writing a 1\ninto this bit position.",
        "reset": "0x0"
      },
      {
        "name": "RTA",
        "bits": "28",
        "sw": "R/WOCLR",
        "description": "Received Target Abort [RTA]\nThis bit is set when the core has\nreceived a completion from the link\nwith the Completer Abort status.\nThis field can also be cleared from\nthe local management bus by writing\na 1 into this bit position",
        "reset": "0x0"
      },
      {
        "name": "RMA",
        "bits": "29",
        "sw": "R/WOCLR",
        "description": "Received Master Abort [RMA]\nThis bit is set when the core has\nreceived a completion from the link\nwith the Unsupported Request\nstatus. This field can also be cleared\nfrom the local management bus by\nwriting a 1 into this bit position",
        "reset": "0x0"
      },
      {
        "name": "SSE",
        "bits": "30",
        "sw": "R/WOCLR",
        "description": "Signaled System Error [SSE]\nIf the SERR enable bit is 1, this bit is\nset when the core has sent out a\nfatal or non-fatal error message on\nthe link to the Root Complex. If the\nSERR enable bit is 0, this bit remains\n0. This field can also be cleared from\nthe local management bus by writing\na 1 into this bit position.",
        "reset": "0x0"
      },
      {
        "name": "DPE",
        "bits": "31",
        "sw": "R/WOCLR",
        "description": "Detected Parity Error [DPE]\nThis bit is set when the core has\nreceived a poisoned TLP. The Parity\nError Response enable bit (bit 6) has\nno effect on the setting of this bit.\nThis field can also be cleared from\nthe local management bus by writing\na 1 into this bit position.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "REVISION_ID_AND_CLASS_CODE",
    "address": "@0x8",
    "description": "Revision ID and Class Code Register\nIdentifies the function of the device.\nOn power-  up, the core sets it to\nthe value defined in the RTL file\nreg_defaults.h. This field can be\nrewritten independently for each\nFunction from the local management\nbus",
    "bit_ranges": [
      {
        "name": "RID",
        "bits": "7:0",
        "sw": "R",
        "description": "Revision ID [RID]\nAssigned by the manufacturer of the\ndevice to identify the revision\nnumber of the device. On power-up,\nthe core sets it to the value defined\nin the RTL file reg_defaults.h. This\nfield can be re- written\nindependently for each Function\nfrom the local management bus.",
        "reset": "8'h0"
      },
      {
        "name": "PIB",
        "bits": "15:8",
        "sw": "R",
        "description": "Programming Interface Byte [PIB]\nIdentifies the register set layout of\nthe device. On power-up, the core\nsets it to the value defined in the\nRTL file reg_defaults.h. This field\ncan be re- written independently for\neach Function from the local\nmanagement bus.",
        "reset": "8'h0"
      },
      {
        "name": "SCC",
        "bits": "23:16",
        "sw": "R",
        "description": "Sub-Class Code [SCC]\nIdentifies a sub-category within the\nselected function. On power-up, the\ncore sets it to the value defined in\nthe RTL file reg_defaults.h. This field\ncan be re-written independently for\neach Function from the local\nmanagement  bus.",
        "reset": "8'h0"
      },
      {
        "name": "CC",
        "bits": "31:24",
        "sw": "R",
        "description": "Class Code [CC]\nIdentifies the function of the device.\nOn power-  up, the core sets it to\nthe value defined in the RTL file\nreg_defaults.h. This field can be\nrewritten independently for each\nFunction from the local management\nbus",
        "reset": "8'h0"
      }
    ]
  },
  {
    "name": "BIST,_HEADER_TYPE,_LATENCY_TIMER_AND_CACHE_LINE_SIZE_S",
    "address": "@0xc",
    "description": "BIST, Header Type, Latency Timer and Cache Line Size Registers\nBIST control register.It can be\naccessed using local management\nbus.",
    "bit_ranges": [
      {
        "name": "CLS",
        "bits": "7:0",
        "sw": "R/W",
        "description": "Cache Line Size [CLS]\nCache Line Size Register defined in\nPCI Specifications 3.0. This field can\nbe read or written, both from the\nlink and from the local management\nbus, but its value is not  used.",
        "reset": "0x0"
      },
      {
        "name": "LT",
        "bits": "15:8",
        "sw": "R",
        "description": "Latency Timer [LT]\nThis is an unused field and is\nhardwired to  0.",
        "reset": "0x0"
      },
      {
        "name": "HT",
        "bits": "22:16",
        "sw": "R",
        "description": "Header Type [HT]\nIdentifies format of header. This field\nis hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "DT",
        "bits": "23",
        "sw": "R",
        "description": "Device Type [DT]\nIdentifies whether the device\nsupports a single Function or\nmultiple Functions. This bit is read as\n0 when only Function 0 has been\nenabled in the Physical Function\nConfiguration Register (in the local\nmanagement block), and as 1 when\nmore than one Function has been\nenabled.",
        "reset": "0x0"
      },
      {
        "name": "BR",
        "bits": "31:24",
        "sw": "R",
        "description": "BIST Register [BR]\nBIST control register.It can be\naccessed using local management\nbus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_0",
    "address": "@0x10",
    "description": "Base Address Register 0\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
    "bit_ranges": [
      {
        "name": "MSI0",
        "bits": "0",
        "sw": "R",
        "description": "Memory Space Indicator [MSI0]\nSpecifies whether this BAR defines a\nmemory address range or an I/O\naddress range (0 = memory, 1 =\nI/O). The value read in this field is\ndetermined by the setting of BAR\nConfiguration Registers of the\nassociated Physical  Function",
        "reset": "0x0"
      },
      {
        "name": "R7",
        "bits": "1",
        "sw": "R",
        "description": "Reserved [R7]\nThis bit is hardwired to 0 for both\nmemory and I/O BARs.",
        "reset": "0x0"
      },
      {
        "name": "S0",
        "bits": "2",
        "sw": "R",
        "description": "Size [S0]\nWhen the BAR is used to define a\nmemory address range, this field\nindicates whether the address\nrange is 32-bit or 64-bit (0 = 32-\nbit, 1 = 64 bit).\nFor 64-bit address ranges, the value\nin BAR 1 is treated as a continuation\nof the base address in BAR 0. The\nvalue read in this field is determined\nby the setting of BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x1"
      },
      {
        "name": "P0",
        "bits": "3",
        "sw": "R",
        "description": "Prefetchability [P0]\nWhen the BAR is used to define a\nmemory address range, this field\ndeclares whether data from the\naddress range is prefetchable (0 =\nnon- prefetchable, 1 =\nprefetchable). The value read in this\nfield is determined by the setting of\nBAR Configuration Registers of the\nassociated Physical Function",
        "reset": "0x0"
      },
      {
        "name": "R8",
        "bits": "7:4",
        "sw": "R",
        "description": "Reserved [R8]\nThese bits are hardwired to  0",
        "reset": "0x0"
      },
      {
        "name": "BAMR0",
        "bits": "21:8",
        "sw": "R",
        "description": "Base Address - RO part [BAMR0]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      },
      {
        "name": "BAMRW",
        "bits": "31:22",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_1",
    "address": "@0x14",
    "description": "Base Address Register 1\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits   in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated\nPhysical Function. All other bits are\nnot writeable, and are read as 0's.",
    "bit_ranges": [
      {
        "name": "BAMRW",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits   in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated\nPhysical Function. All other bits are\nnot writeable, and are read as 0's.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_2",
    "address": "@0x18",
    "description": "Base Address Register 2\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
    "bit_ranges": [
      {
        "name": "MSI0",
        "bits": "0",
        "sw": "R",
        "description": "Memory Space Indicator [MSI0]\nSpecifies whether this BAR defines a\nmemory address range or an I/O\naddress range (0 = memory, 1 =\nI/O). The value read in this field is\ndetermined by the setting of BAR\nConfiguration Registers of the\nassociated Physical  Function",
        "reset": "0x0"
      },
      {
        "name": "R7",
        "bits": "1",
        "sw": "R",
        "description": "Reserved [R7]\nThis bit is hardwired to 0 for both\nmemory and I/O BARs.",
        "reset": "0x0"
      },
      {
        "name": "S0",
        "bits": "2",
        "sw": "R",
        "description": "Size [S0]\nWhen the BAR is used to define a\nmemory address range, this field\nindicates whether the address\nrange is 32-bit or 64-bit (0 = 32-\nbit, 1 = 64 bit).\nFor 64-bit address ranges, the value\nin BAR 3 is treated as a continuation\nof the base address in BAR 2. The\nvalue read in this field is determined\nby the setting of BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x1"
      },
      {
        "name": "P0",
        "bits": "3",
        "sw": "R",
        "description": "Prefetchability [P0]\nWhen the BAR is used to define a\nmemory address range, this field\ndeclares whether data from the\naddress range is prefetchable (0 =\nnon- prefetchable, 1 =\nprefetchable). The value read in this\nfield is determined by the setting of\nBAR\nConfiguration Registers of the\nassociated Physical Function",
        "reset": "0x0"
      },
      {
        "name": "R8",
        "bits": "7:4",
        "sw": "R",
        "description": "Reserved [R8]\nThese bits are hardwired to  0",
        "reset": "0x0"
      },
      {
        "name": "BAMR0",
        "bits": "21:8",
        "sw": "R",
        "description": "Base Address - RO part [BAMR0]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      },
      {
        "name": "BAMRW",
        "bits": "31:22",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_3",
    "address": "@0x1c",
    "description": "Base Address Register 3\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated\nPhysical Function. All other bits are\nnot writeable, and are read as 0's.",
    "bit_ranges": [
      {
        "name": "BAMRW",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated\nPhysical Function. All other bits are\nnot writeable, and are read as 0's.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_4",
    "address": "@0x20",
    "description": "Base Address Register 4\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
    "bit_ranges": [
      {
        "name": "MSI0",
        "bits": "0",
        "sw": "R",
        "description": "Memory Space Indicator [MSI0]\nSpecifies whether this BAR defines a\nmemory address range or an I/O\naddress range (0 = memory, 1 =\nI/O). The value read in this field is\ndetermined by the setting of BAR\nConfiguration Registers of the\nassociated Physical  Function",
        "reset": "0x0"
      },
      {
        "name": "R7",
        "bits": "1",
        "sw": "R",
        "description": "Reserved [R7]\nThis bit is hardwired to 0 for both\nmemory and  I/O",
        "reset": "0x0"
      },
      {
        "name": "S0",
        "bits": "2",
        "sw": "R",
        "description": "Size [S0]\nWhen the BAR is used to define a\nmemory address range, this field\nindicates whether the address range\nis 32-bit or 64-bit (0 = 32-bit, 1 =\n64 bit). For 64-bit address ranges,\nthe value in BAR 5 is treated as a\ncontinuation of the base address in\nBAR 4. The value read in this field is\ndetermined by the setting of BAR\nConfiguration Registers of the\nassociated Physical Function.",
        "reset": "0x1"
      },
      {
        "name": "P0",
        "bits": "3",
        "sw": "R",
        "description": "Prefetchability [P0]\nWhen the BAR is used to define a\nmemory address range, this field\ndeclares whether data from the\naddress range is prefetchable (0 =\nnon- prefetchable, 1 =\nprefetchable). The value read in this\nfield is determined by the setting of\nBAR\nConfiguration Registers of the\nassociated Physical Function",
        "reset": "0x0"
      },
      {
        "name": "R8",
        "bits": "7:4",
        "sw": "R",
        "description": "Reserved [R8]\nThese bits are hardwired to  0",
        "reset": "0x0"
      },
      {
        "name": "BAMR0",
        "bits": "21:8",
        "sw": "R",
        "description": "Base Address - RO part [BAMR0]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      },
      {
        "name": "BAMRW",
        "bits": "31:22",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_5",
    "address": "@0x24",
    "description": "Base Address Register 5\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
    "bit_ranges": [
      {
        "name": "BAMRW",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Base Address- RW part [BAMRW]\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x28",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SUBSYSTEM_VENDOR_ID_AND_SUBSYSTEM_ID",
    "address": "@0x2c",
    "description": "Subsystem Vendor ID and Subsystem ID Register\nSpecifies the Subsystem ID assigned\nby the manufacturer of the device.\nOn power-up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field can be re-\nwritten independently for each\nFunction from the local management\nbus.",
    "bit_ranges": [
      {
        "name": "SVID",
        "bits": "15:0",
        "sw": "R",
        "description": "Subsystem Vendor ID [SVID]\nSpecifies the Subsystem Vendor ID\nassigned by the PCI SIG to the\nmanufacturer of the device. Its value\ncomes from the Subsystem Vendor\nID Register in the local management\nregister block.",
        "reset": "16'h17cd"
      },
      {
        "name": "SID",
        "bits": "31:16",
        "sw": "R",
        "description": "Subsystem ID [SID]\nSpecifies the Subsystem ID assigned\nby the manufacturer of the device.\nOn power-up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field can be re-\nwritten independently for each\nFunction from the local management\nbus.",
        "reset": "16'h0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x30",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "CAPABILITIES_POINTER",
    "address": "@0x34",
    "description": "Capabilities Pointer\nReserved",
    "bit_ranges": [
      {
        "name": "CP",
        "bits": "7:0",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nContains pointer to the first PCI\nCapability Structure. This field is set\nby default to the value defined in the\nRTL file reg_defaults.h. It can be re-\nwritten independently for every\nFunction from the local management\nbus.",
        "reset": "0x80"
      },
      {
        "name": "R15",
        "bits": "31:8",
        "sw": "R",
        "description": "Reserved [R15]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x38",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "INTERRUPT_LINE_AND_INTERRUPT_PIN",
    "address": "@0x3c",
    "description": "Interrupt Line and Interrupt Pin Register\nReserved",
    "bit_ranges": [
      {
        "name": "ILR",
        "bits": "7:0",
        "sw": "R/W",
        "description": "Interrupt Line Register [ILR]\nIdentifies the IRQx input of the\ninterrupt controller at the Root\nComplex that is activated by this\nFunctions interrupt (00 = IRQ0, ... ,\n0F = IRQ15,  FF = unknown or not\nconnected). This field is writable\nfrom the local management bus.",
        "reset": "8'hff"
      },
      {
        "name": "IPR",
        "bits": "10:8",
        "sw": "R",
        "description": "Interrupt Pin Register [IPR]\nIdentifies the interrupt input (A, B,\nC, D) to which this Functions\ninterrupt output is connected to\n(01= INTA, 02 = INTB, 03 = INTC,\n04 = INTD). The assignment of\ninterrupt inputs to Functions is fixed\nwhen the core is configured. This\nfield can be re-written independently\nfor each Function from the local\nmanagement bus.",
        "reset": "0x1"
      },
      {
        "name": "R16",
        "bits": "31:11",
        "sw": "R",
        "description": "Reserved [R16]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x40 + [0..15 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "POWER_MANAGEMENT_CAPABILITIES",
    "address": "@0x80",
    "description": "Power Management Capabilities Register\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D3cold state. Because\nthe device does not have aux power,\nthis bit is hardwired to 0.",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nIdentifies that the capability\nstructure is for Power Management.\nThis field is set by default to 01 hex.\nIt can be re-written independently\nfor each Function from the local\nmanagement  bus.",
        "reset": "0x01"
      },
      {
        "name": "CP",
        "bits": "15:8",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nContains pointer to the next PCI\nCapability Structure. The core sets it\nto the value defined in the RTL file\nreg_defaults.h. This field can be re-\nwritten independently for each\nFunction from the local management\nbus.",
        "reset": "8'h90"
      },
      {
        "name": "VID",
        "bits": "18:16",
        "sw": "R",
        "description": "Version ID [VID]\nIndicates the version of the PCI Bus\nPower Management Specifications\nthat the Function implements. This\nfield is set by default to 011 (Version\n1.2). It can be re-written\nindependently  for each Function\nfrom the local management bus.",
        "reset": "0x3"
      },
      {
        "name": "PC",
        "bits": "19",
        "sw": "R",
        "description": "PME Clock [PC]\nNot applicable to PCI Express. This\nbit is hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "20",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DSI",
        "bits": "21",
        "sw": "R",
        "description": "Device Specific Initialization Bit [DSI]\nThis bit, when set, indicates that the\ndevice requires additional\nconfiguration steps beyond setting\nup its PCI configuration space, to\nbring it to the D0 active state from\nthe D0 uninitialized state. This bit is\nhardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "MCRAPS",
        "bits": "24:22",
        "sw": "R",
        "description": "Max Current Required from Aux Power Supply [MCRAPS]\nSpecifies the maximum current\ndrawn by the device from the aux\npower source in the D3cold state.\nThis field is not implemented in\ndevices not supporting PME\nnotification when in the D3cold\nstate, and is therefore hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "D1S",
        "bits": "25",
        "sw": "R",
        "description": "D1 Support [D1S]\nSet if the Function supports the D1\npower state. This bit can be modified\nfrom the local management bus by\nwriting into Function 0. All other\nFunctions assume the value set in\nFunction 0s Power Management\nCapabilities Register.",
        "reset": "0x1"
      },
      {
        "name": "D2S",
        "bits": "26",
        "sw": "R",
        "description": "D2 Support [D2S]\nSet if the Function supports the D2\npower state. Currently hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "PSD0S",
        "bits": "27",
        "sw": "R",
        "description": "PME Support for D0 State [PSD0S]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D0 state.  This bit is set\nto 1 by default, but can be modified\nfrom the local management bus by\nwriting into Function 0. All other\nFunctions assume the value set in\nFunction 0s Power Management\nCapabilities Register.",
        "reset": "0x01"
      },
      {
        "name": "PSD1S",
        "bits": "28",
        "sw": "R",
        "description": "PME Support for D1 State [PSD1S]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D1 state. This bit can be\nmodified from the local management\nbus by writing into Function 0. All\nother Functions assume the value\nset in Function 0s Power\nManagement  Capabilities Register.",
        "reset": "0x1"
      },
      {
        "name": "PSD2S",
        "bits": "29",
        "sw": "R",
        "description": "PME Support for D2 State [PSD2S]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D2 state. This bit is\nhardwired to 0 because D2 state is\nnot supported.",
        "reset": "0x0"
      },
      {
        "name": "PSDHS",
        "bits": "30",
        "sw": "R",
        "description": "PME Support for D3(hot) Statue [PSDHS]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D3hot state. This bit is\nset to 1 by default, but can be\nmodified from the local management\nbus by writing into Function 0. All\nother Functions assume the value\nset in Function 0s Power\nManagement Capabilities Register.",
        "reset": "0x01"
      },
      {
        "name": "PSDCS",
        "bits": "31",
        "sw": "R",
        "description": "PME Support for D3(cold) State [PSDCS]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D3cold state. Because\nthe device does not have aux power,\nthis bit is hardwired to 0.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "POWER_MANAGEMENT_CONTROL/STATUS_REPORT",
    "address": "@0x84",
    "description": "Power Management Control/Status Report\nThis optional register is not\nimplemented in the PCIe core. This\nfield is hardwired to 0.",
    "bit_ranges": [
      {
        "name": "PS",
        "bits": "1:0",
        "sw": "R/W",
        "description": "Power State [PS]\nIndicates the power state this\nFunction is currently in. This field\ncan be read by the software to\nmonitor the current power state, or\ncan be written to cause a transition\nto a new state. The valid settings are\n00 (state D0), 01 (state D1) and 11\n(state D3hot). The software should\nnot write\nany other value into this field. This\nfield can also be written from the\nlocal management bus independently\nfor each Function.",
        "reset": "0x0"
      },
      {
        "name": "R4",
        "bits": "2",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "NSR",
        "bits": "3",
        "sw": "R",
        "description": "No Soft Reset [NSR]\nWhen this bit is set to 1, the\nFunction will maintain all its state in\nthe PM state D3hot. The software is\nnot required to re-initialize the\nFunction registers on the transition\nback to D0. This bit is set to 1 by\ndefault, but can be modified\nindependently for each PF from the\nlocal management bus.",
        "reset": "0x01"
      },
      {
        "name": "R3",
        "bits": "7:4",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PE",
        "bits": "8",
        "sw": "R/W",
        "description": "PME Enable [PE]\nSetting this bit enables the\nnotification of PME events from the\nassociated Function. This bit can be\nset also by writing into this register\nfrom the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "14:9",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PMES",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "PME Status [PMES]\nWhen PME notification is enabled,\nwriting a 1 into this bit position from\nthe local management bus sets this\nbit and causes the core to send a\nPME message from the associated\nFunction. When the Root Complex\nprocesses this message, it will turn\noff this bit by writing a 1 into this bit\nposition through a Config Write. This\nbit can be set or cleared from the\nlocal management bus, by writing a\n1 or 0, respectively. It can only be\ncleared from the configuration path\n(by writing a 1).",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "23:16",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DR",
        "bits": "31:24",
        "sw": "R",
        "description": "Data Register [DR]\nThis optional register is not\nimplemented in the PCIe core. This\nfield is hardwired to 0.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x88 + [0..1 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_CONTROL",
    "address": "@0x90",
    "description": "MSI Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "CID1",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID1]\nSpecifies that the capability structure is\nfor MSI. Hardwired to 05 hex.",
        "reset": "0x05"
      },
      {
        "name": "CP1",
        "bits": "15:8",
        "sw": "R",
        "description": "Capabilities Pointer [CP1]\nPointer to the next PCI Capability\nStructure.   This can be modified from\nthe local management bus. This field can\nbe written from the local management\nbus.",
        "reset": "8'hb0"
      },
      {
        "name": "ME",
        "bits": "16",
        "sw": "R/W",
        "description": "MSI Enable [ME]\nSet by the configuration program to\nenable the MSI feature. This field can\nalso be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "MMC",
        "bits": "19:17",
        "sw": "R",
        "description": "Multiple Message Capable [MMC]\nEncodes the number of distinct messages\nthat the core is capable of generating for\nthis Function (000 = 1, 001 = 2, 010 =\n4, 011 = 8, 100 = 16, 101= 32). Thus,\nthis field defines the number of the\ninterrupt vectors for this Function. The\ncore allows up to 32 distinct messages,\nbut the setting of this field must be based\non the number of interrupt inputs of the\ncore that are actually used by the client.\nFor example, if the client logic uses 8 of\nthe 32 distinct MSI interrupt inputs of the\ncore   for this Function, then the value of\nthis field must be set to 011. This field\ncan be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "MME",
        "bits": "22:20",
        "sw": "R/W",
        "description": "Multiple Message Enable [MME]\nEncodes the number of distinct messages\nthat the core is programmed to generate\nfor this Function (000 = 1, 001 = 2, 010\n= 4, 011 = 8, 100 = 16, 101= 32). This\nsetting must be based on the number of\ninterrupt inputs of the core that are\nactually used   by this Function. This\nfield can be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "BAC64",
        "bits": "23",
        "sw": "R",
        "description": "64-Bit Address Capable [BAC64]\nSet to 1 to indicate that the device is\ncapable of generating 64-bit addresses\nfor MSI messages. Can be modified using\nlocal management interface",
        "reset": "0x1"
      },
      {
        "name": "MC",
        "bits": "24",
        "sw": "R",
        "description": "MSI masking capable [MC]\ncan be modified using local management\ninterface",
        "reset": "0x1"
      },
      {
        "name": "R0",
        "bits": "31:25",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MESSAGE_LOW_ADDRESS",
    "address": "@0x94",
    "description": "MSI Message Low Address Register\nLower bits of the address to be used\nin MSI messages. This field can also\nbe written from the local\nmanagement bus.",
    "bit_ranges": [
      {
        "name": "R1",
        "bits": "1:0",
        "sw": "R",
        "description": "Reserved [R1]\nThe two lower bits of the address are\nhardwired to 0 to align the address\non a double-word  boundary.",
        "reset": "0x0"
      },
      {
        "name": "MAL",
        "bits": "31:2",
        "sw": "R/W",
        "description": "Message Address Low [MAL]\nLower bits of the address to be used\nin MSI messages. This field can also\nbe written from the local\nmanagement bus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MESSAGE_HIGH_ADDRESS",
    "address": "@0x98",
    "description": "MSI Message High Address Register\nContains bits 63:32 of the 64-bit\naddress to be used in MSI Messages.\nA value of 0 specifies that 32-bit\naddresses are to be used in the\nmessages. This field can also be\nwritten from the local management\nbus.",
    "bit_ranges": [
      {
        "name": "MAH",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Message Address High [MAH]\nContains bits 63:32 of the 64-bit\naddress to be used in MSI Messages.\nA value of 0 specifies that 32-bit\naddresses are to be used in the\nmessages. This field can also be\nwritten from the local management\nbus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MESSAGE_DATA",
    "address": "@0x9c",
    "description": "MSI Message Data Register\nHardwired to 0",
    "bit_ranges": [
      {
        "name": "MD",
        "bits": "15:0",
        "sw": "R/W",
        "description": "Message Data [MD]\nMessage data to be used for this\nFunction. This field can also be\nwritten from the local management\nbus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R2]\nHardwired to 0",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MASK",
    "address": "@0xa0",
    "description": "MSI Mask Register\nPlease note that if the Multiple\nMessage Capable field is changed\nfrom the local management APB bus,\nthen the width of this field also\nchanges correspondingly",
    "bit_ranges": [
      {
        "name": "MM",
        "bits": "0",
        "sw": "R/W",
        "description": "MSI Mask [MM]\nMask bits for MSI interrupts. The\nMultiple Message Capable field of the\nMSI Control Register specifies the\nnumber of distinct interrupts forthe\nFunction, which determines the\nnumber of valid mask bits. Please\nnote that if the Multiple Message\nCapable field is changed from the\nlocal management APB bus, then the\nwidth of the MSI Mask field also\nchanges  correspondingly",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31:1",
        "sw": "R",
        "description": "Reserved [R0]\nPlease note that if the Multiple\nMessage Capable field is changed\nfrom the local management APB bus,\nthen the width of this field also\nchanges correspondingly",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_PENDING_BITS",
    "address": "@0xa4",
    "description": "MSI Pending Bits Register\nPlease note that if the Multiple\nMessage Capable field is changed\nfrom the local management APB bus,\nthen the width of this field also\nchanges correspondingly",
    "bit_ranges": [
      {
        "name": "MP",
        "bits": "0",
        "sw": "R",
        "description": "MSI Pending Bits [MP]\nPending bits for MSI interrupts. This\nfield can be written from the APB\ninterface to reflect the current\npending status. The Multiple\nMessage Capable field of the MSI\nControl Register specifies the\nnumber of distinct interrupts for the\nFunction, which determines the\nnumber of valid pending bits. Please\nnote that if the Multiple Message\nCapable field is changed from the\nlocal management APB bus, then the\nwidth of the MSI Pending Bits field\nalso changes  correspondingly",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31:1",
        "sw": "R",
        "description": "Reserved [R0]\nPlease note that if the Multiple\nMessage Capable field is changed\nfrom the local management APB bus,\nthen the width of this field also\nchanges correspondingly",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0xa8 + [0..1 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_X_CONTROL",
    "address": "@0xb0",
    "description": "MSI-X Control Register\nSet by the configuration program to\nenable the MSI-X feature. This field\ncan also be written from the local\nmanagement bus.",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nIdentifies that the capability\nstructure is for MSI-X. This field is\nset by default to 11 hex. It can be\nrewritten independently for each\nFunction from the local management\nbus.",
        "reset": "0x11"
      },
      {
        "name": "CP",
        "bits": "15:8",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nContains pointer to the next PCI\nCapability Structure. This is set to\npoint to the PCI Express Capability\nStructure at 30 hex. This can be\nrewritten independently for each\nFunction from the local management\nbus.",
        "reset": "8'hc0"
      },
      {
        "name": "MSIXTS",
        "bits": "26:16",
        "sw": "R",
        "description": "MSI-X Table Size [MSIXTS]\nSpecifies the size of the MSI-X Table,\nthat is, the number of interrupt\nvectors definedfor the Function. The\nprogrammed value is 1 minus the\nsize of the table (that is, this field is\nset to 0 if the table size is 1.). It can\nbe re- written independently for each\nFunction from the local management\nbus.",
        "reset": "11'h0"
      },
      {
        "name": "R0",
        "bits": "29:27",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "FM",
        "bits": "30",
        "sw": "R/W",
        "description": "Function Mask [FM]\nThis bit serves as a global mask to\nall the interrupt conditions\nassociated with this Function. When\nthis bit is set, the core will not send\nout MSI-X messages from this\nFunction. This field can also be\nwritten from the local management\nbus.",
        "reset": "0x0"
      },
      {
        "name": "MSIXE",
        "bits": "31",
        "sw": "R/W",
        "description": "MSI-X Enable [MSIXE]\nSet by the configuration program to\nenable the MSI-X feature. This field\ncan also be written from the local\nmanagement bus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_X_TABLE_OFFSET",
    "address": "@0xb4",
    "description": "MSI-X Table Offset Register\nOffset of the memory address where\nthe MSI- X Table is located, relative\nto the selected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD aligned.",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Indicator Register [BARI]\nIdentifies the BAR corresponding to\nthe memory address range where\nthe MSI-X Table is located (000 =\nBAR 0, 001 = BAR 1, ... , 101 = BAR\n5).",
        "reset": "3'd0"
      },
      {
        "name": "TO",
        "bits": "31:3",
        "sw": "R",
        "description": "Table Offset [TO]\nOffset of the memory address where\nthe MSI- X Table is located, relative\nto the selected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD aligned.",
        "reset": "29'h0"
      }
    ]
  },
  {
    "name": "MSI_X_PENDING_INTERRUPT",
    "address": "@0xb8",
    "description": "MSI-X Pending Interrupt Register\nOffset of the memory address where\nthe PBA is located, relative to the\nselected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD aligned.",
    "bit_ranges": [
      {
        "name": "BARI1",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Indicator Register [BARI1]\nIdentifies the BAR corresponding to\nthe memory address range where\nthe PBA Structure is located (000 =\nBAR 0, 001 = BAR 1, ... , 101 = BAR\n5). The value programmed must be\nthe same as the BAR Indicator\nconfigured in the MSI-X Table Offset\nRegister.Identifies the BAR\ncorresponding to the memory\naddress range where the PBA\nStructure is located (000 = BAR 0,\n001 = BAR1, ... , 101 = BAR 5). The\nvalue programmed must be the\nsame as the BAR Indicator\nconfigured in the MSI-X Table Offset\nRegister.",
        "reset": "3'd0"
      },
      {
        "name": "PBAO",
        "bits": "31:3",
        "sw": "R",
        "description": "PBA Offset [PBAO]\nOffset of the memory address where\nthe PBA is located, relative to the\nselected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD aligned.",
        "reset": "29'h1"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0xbc",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_CAPABILITY_LIST",
    "address": "@0xc0",
    "description": "PCI Express Capability List Register\nReserved",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nSpecifies Capability ID assigned by\nPCI SIG for this structure. This field\nis hardwired to 10  hex.",
        "reset": "0x010"
      },
      {
        "name": "NCP",
        "bits": "15:8",
        "sw": "R",
        "description": "Next Capability Pointer [NCP]\nPoints to the next PCI capability\nstructure. Set to 0 because this is\nthe last capability structure.",
        "reset": "0x0"
      },
      {
        "name": "PCV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [PCV]\nIdentifies the version number of the\ncapability structure. The value\ndepends on the value of the strap\ninput PCIE_GENERATION_SEL If\nPCIE_GENERATION_SEL indicates\nGen 2 or later generations, then the\nvalue is 2 else 1. It can be modified\nthrough local management\ninterface.",
        "reset": "0x2"
      },
      {
        "name": "DT",
        "bits": "23:20",
        "sw": "R",
        "description": "Device Type [DT]\nIndicates the type of device\nimplementing this Function. This\nfield is hardwired to 0 in the EP\nmode.",
        "reset": "0x0"
      },
      {
        "name": "SS",
        "bits": "24",
        "sw": "R",
        "description": "Slot Status [SS]\nSet to 1 when the link connected to\na slot. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "IMN",
        "bits": "29:25",
        "sw": "R",
        "description": "Interrupt Message Number [IMN]\nIdentifies the MSI or MSI-X interrupt\nvector for the interrupt message\ngenerated corresponding to the\nstatus bits in the Slot Status\nRegister, Root Status Register, or this\ncapability structure. This field must\nbe defined based on the chosen\ninterrupt mode - MSI or MSI-X. This\nfield is hardwired to  0.",
        "reset": "0x0"
      },
      {
        "name": "TRS",
        "bits": "30",
        "sw": "R",
        "description": "TCS Routing Supported [TRS]\nWhen set to 1, this bit indicates that\nthe device supports routing of\nTrusted Configuration Requests. Not\nvalid for Endpoints. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CAPABILITIES",
    "address": "@0xc4",
    "description": "PCI Express Device Capabilities Register\nReserved",
    "bit_ranges": [
      {
        "name": "MPS",
        "bits": "2:0",
        "sw": "R",
        "description": "Max Payload Size [MPS]\nSpecifies maximum payload size\nsupported by the device.",
        "reset": "3'b001"
      },
      {
        "name": "PFS",
        "bits": "4:3",
        "sw": "R",
        "description": "Phantom Functions Supported [PFS]\nThis field is used to extend the tag\nfield by combining unused Function\nbits with the tag bits. This field is\nhardwired to 00 to disable this\nfeature.",
        "reset": "0x0"
      },
      {
        "name": "ETFS",
        "bits": "5",
        "sw": "R",
        "description": "Extended Tag Field Supported [ETFS]\nExtended Tag Field Not Supported.\nHard coded to 0.",
        "reset": "0x0"
      },
      {
        "name": "AL0SL",
        "bits": "8:6",
        "sw": "R",
        "description": "Acceptable L0S Latency [AL0SL]\nSpecifies acceptable latency that the\nEndpoint can tolerate while\ntransitioning from L0S to L0. It is set\nby default to the value define in\nreg_defaults.h. It can be re-written\nindependently for each Function\nfrom the local management bus.",
        "reset": "0x4"
      },
      {
        "name": "AL1SL",
        "bits": "11:9",
        "sw": "R",
        "description": "Acceptable L1 Latency [AL1SL]\nSpecifies acceptable latency that the\nEndpoint can tolerate while\ntransitioning from L1 to L0. It is set\nby default to the value define in\nreg_defaults.h. It can be re-written\nindependently for each Function\nfrom the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "14:12",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RBER",
        "bits": "15",
        "sw": "R",
        "description": "Role- Based Error Reporting [RBER]\nEnables role-based error reporting.\nIt is hardwired to 1.It can be re-\nwritten independently for each\nFunction from the local management\nbus.",
        "reset": "0x01"
      },
      {
        "name": "R2",
        "bits": "17:16",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "CSPLV",
        "bits": "25:18",
        "sw": "R",
        "description": "Captured Slot Power Limit Value [CSPLV]\nSpecifies upper limit on power\nsupplied by slot. It is set by default\nto the value define in reg_defaults.h.\nIt can be re-written independently\nfor each Function from the local\nmanagement  bus.",
        "reset": "0x0"
      },
      {
        "name": "CPLS",
        "bits": "27:26",
        "sw": "R",
        "description": "Captured Power Limit Scale [CPLS]\nSpecifies the scale used by Slot\nPower Limit Value. It is set by\ndefault to the value define in\nreg_defaults.h. It can be re-written\nindependently for each Function\nfrom the local management  bus.",
        "reset": "0x0"
      },
      {
        "name": "FC",
        "bits": "28",
        "sw": "R",
        "description": "FLR Capable [FC]\nSet when device has Function-Level\nReset capability. It is set by default\nto 1. It can be re- written\nindependently for each Function\nfrom the local management bus.",
        "reset": "0x01"
      },
      {
        "name": "R3",
        "bits": "31:29",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CONTROL_AND_STATUS",
    "address": "@0xc8",
    "description": "PCI Express Device Control and Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "ECER",
        "bits": "0",
        "sw": "R/W",
        "description": "Enable Correctable Error Reporting [ECER]\nEnables the sending of ERR_COR\nmessages by the core on the\ndetection of correctable  errors.",
        "reset": "0x0"
      },
      {
        "name": "ENFER",
        "bits": "1",
        "sw": "R/W",
        "description": "Enable Non- Fatal Error Reporting [ENFER]\nEnables the sending of\nERR_NONFATAL messages by the\ncore on the detection of non-fatal\nerrors.",
        "reset": "0x0"
      },
      {
        "name": "EFER",
        "bits": "2",
        "sw": "R/W",
        "description": "Enable Fatal Error Reporting [EFER]\nEnables the sending of ERR_FATAL\nmessages by the core on the\ndetection of fatal  errors.",
        "reset": "0x0"
      },
      {
        "name": "EURR",
        "bits": "3",
        "sw": "R/W",
        "description": "Enable Unsupported Request Reporting [EURR]\nEnables the sending of error\nmessages by the core on receiving\nunsupported requests.",
        "reset": "0x0"
      },
      {
        "name": "ERO",
        "bits": "4",
        "sw": "R/W",
        "description": "Enable Relaxed Ordering [ERO]\nWhen set, this bit indicates that the\ndevice is allowed to set the Relaxed\nOrdering bit in the Attributes field of\ntransactions initiated from  it, when\nthe transactions do not require\nStrong Ordering.",
        "reset": "0x01"
      },
      {
        "name": "MPS",
        "bits": "7:5",
        "sw": "R/W",
        "description": "Max Payload Size [MPS]\nSpecifies the maximum TLP payload\nsize configured. The device must be\nable to receive a TLP of this\nmaximum size, and should not\ngenerate TLPs larger than this\nvalue. The configuration program\nsets this field based on the\nmaximum payload size in the\nDevice Capabilities Register, and the\ncapability of the other  side.",
        "reset": "0x0"
      },
      {
        "name": "ETFE",
        "bits": "8",
        "sw": "R",
        "description": "Extended Tag Field Enable [ETFE]\nEnables the extension of the tag\nfield from 5 to 8 bits.",
        "reset": "0x0"
      },
      {
        "name": "EPH",
        "bits": "9",
        "sw": "R",
        "description": "Enable Phantom Functions [EPH]\nThis field is hardwired to 0 as the\ncore does not support this feature.",
        "reset": "0x0"
      },
      {
        "name": "EAP",
        "bits": "10",
        "sw": "R",
        "description": "Enable Aux Power [EAP]\nUsed only when device used aux\npower. This field is hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "ENS",
        "bits": "11",
        "sw": "R/W",
        "description": "Enable No Snoop [ENS]\nWhen set to 1, the device is allowed\nto set the No Snoop bit in initiated\ntransactions in which cache\ncoherency is not needed.",
        "reset": "0x1"
      },
      {
        "name": "MRRS",
        "bits": "14:12",
        "sw": "R/W",
        "description": "Max Read Request Size [MRRS]\nSpecifies the maximum size allowed\nin read requests generated by the\ndevice.",
        "reset": "0x02"
      },
      {
        "name": "FLR",
        "bits": "15",
        "sw": "R/W",
        "description": "Function- Level Reset [FLR]\nWriting a 1 into this bit position\ngenerates a Function-Level Reset for\nthe selected Function. This bit reads\nas 0.",
        "reset": "0x0"
      },
      {
        "name": "CED",
        "bits": "16",
        "sw": "R/WOCLR",
        "description": "Correctable Error Detected [CED]\nSet to 1 by the core when it detects\na correctable error, regardless of\nwhether error reporting is enabled\nor not, and regardless of whether\nthe error is masked.",
        "reset": "0x0"
      },
      {
        "name": "NFED",
        "bits": "17",
        "sw": "R/WOCLR",
        "description": "Non-Fatal Error Detected [NFED]\nSet to 1 by the core when it detects\na non-fatal error, regardless of\nwhether error reporting  is enabled\nor not, and regardless of whether\nthe error is masked.",
        "reset": "0x0"
      },
      {
        "name": "FED",
        "bits": "18",
        "sw": "R/WOCLR",
        "description": "Fatal Error Detected [FED]\nSet to 1 by the core when it detects\na fatal error, regardless of whether\nerror reporting is enabled or not,\nand regardless of whether the error\nis  masked.",
        "reset": "0x0"
      },
      {
        "name": "URD",
        "bits": "19",
        "sw": "R/WOCLR",
        "description": "Unsupported Request Detected [URD]\nSet to 1 by the core when it\nreceives an unsupported request,\nregardless of whether its reporting\nis enabled or  not.",
        "reset": "0x0"
      },
      {
        "name": "APD",
        "bits": "20",
        "sw": "R",
        "description": "Aux Power Detected [APD]\nSet when auxiliary power is\ndetected by the device. This is an\nunused field.",
        "reset": "0x0"
      },
      {
        "name": "TP",
        "bits": "21",
        "sw": "R",
        "description": "Transaction Pending [TP]\nIndicates if any of the Non-Posted\nrequests issued by the Function are\nstill  pending.",
        "reset": "0x0"
      },
      {
        "name": "R4",
        "bits": "31:22",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LINK_CAPABILITIES",
    "address": "@0xcc",
    "description": "Link Capabilities Register\nSpecifies the port number assigned\nto the PCI Express link connected to\nthis  device.",
    "bit_ranges": [
      {
        "name": "MLS",
        "bits": "3:0",
        "sw": "R",
        "description": "Maximum Link Speed [MLS]\nIndicates the maximum speed\nsupported by the link. (2.5 GT/s, 5\nGT/s per lane). This field is\nhardwired to 0001 (2.5GT/s) when\nthe strap input\nPCIE_GENERATION_SEL is set to 0,\nto 0010 (5 GT/s) when the strap is\nset to  1.",
        "reset": "0x2"
      },
      {
        "name": "MLW",
        "bits": "9:4",
        "sw": "R",
        "description": "Maximum Link Width [MLW]\nIndicates the maximum number of\nlanes supported by the device. This\nfield is hardwired based on the\nsetting of the LANE_COUNT_IN strap\ninput.",
        "reset": "0x4"
      },
      {
        "name": "ASPM",
        "bits": "11:10",
        "sw": "R",
        "description": "Active State Power Management [ASPM]\nIndicates the level of ASPM support\nprovided   by the device. This field\ncan be re-written independently for\neach Function from the local\nmanagement bus. When SRIS is\nenabled in local management\nregister bit, L0s capability is not\nsupported and is forced  low.",
        "reset": "0x3"
      },
      {
        "name": "L0SEL",
        "bits": "14:12",
        "sw": "R",
        "description": "L0S Exit Latency [L0SEL]\nSpecifies the time required for the\ndevice to transition from L0S to L0.\nThis parameter is dependent on the\nPhysical Layer implementation.  It is\nset by default to the value define in\nreg_defaults.h. It can be re-written\nindependently for each Function\nfrom the local management  bus.",
        "reset": "0x2"
      },
      {
        "name": "L1EL",
        "bits": "17:15",
        "sw": "R",
        "description": "L1 Exit Latency [L1EL]\nSpecifies the exit latency from L1\nstate. This parameter is dependent\non the Physical Layer\nimplementation. It is set by default\nto the value define in\nreg_defaults.h. It can be  re-written\nindependently for each Function\nfrom the local management bus.",
        "reset": "0x3"
      },
      {
        "name": "CPM",
        "bits": "18",
        "sw": "R",
        "description": "Clock Power Management [CPM]\nIndicates that the device supports\nremoval of referenc clocks. It is set\nby default to the value of the define\nin reg_defaults.h. It can be re-\nwritten independently for each\nfunction from the local management\nbus.",
        "reset": "0x0"
      },
      {
        "name": "SDERC",
        "bits": "19",
        "sw": "R",
        "description": "Surprise Down Error Reporting Capability [SDERC]\nIndicates the capability of the device\nto report a Surprise Down error\ncondition. This bit is hardwired to 0,\nas this version of the core does not\nsupport the feature.",
        "reset": "0x0"
      },
      {
        "name": "DLLARC",
        "bits": "20",
        "sw": "R",
        "description": "Data Link Layer Active Reporting Capability [DLLARC]\nSet to 1 if the device is capable of\nreporting that the DL Control and\nManagement State Machine  has\nreached the DL_Active state. This bit\nis hardwired to 0, as this version of\nthe core does not support the\nfeature.",
        "reset": "0x0"
      },
      {
        "name": "LBNC",
        "bits": "21",
        "sw": "R",
        "description": "Link Bandwidth Notification Capability [LBNC]\nA value of 1b indicates support for\nthe Link Bandwidth Notification\nstatus and interrupt mechanisms.\nReserved for  Endpoint.",
        "reset": "0x0"
      },
      {
        "name": "AOC",
        "bits": "22",
        "sw": "R",
        "description": "ASPM Optionality Compliance [AOC]\nSetting this bit indicates that the\ndevice supports the ASPM\nOptionality feature. It can be turned\noff by writing a 0 to this bit position\nthrough the local management bus.",
        "reset": "0x1"
      },
      {
        "name": "R5",
        "bits": "23",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PN",
        "bits": "31:24",
        "sw": "R",
        "description": "Port Number [PN]\nSpecifies the port number assigned\nto the PCI Express link connected to\nthis  device.",
        "reset": "8'h0"
      }
    ]
  },
  {
    "name": "LINK_CONTROL_AND_STATUS",
    "address": "@0xd0",
    "description": "Link Control and Status Register\nThis bit is Set by hardware to\nindicate that hardware has\nautonomously changed Link speed\nor width, without the Port\ntransitioning through DL_Down\nstatus, for reasons other than to\nattempt to correct unreliable Link\noperation. This triggers an interrupt\nto be generated through\nPHY_INTERRUPT_OUT if enabled.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0. Not\napplicable to Endpoints where field\nis hardwired to 0.",
    "bit_ranges": [
      {
        "name": "ASPMC",
        "bits": "1:0",
        "sw": "R/W",
        "description": "Active State Power Management Control [ASPMC]\nControls the level of ASPM support\non the PCI Express link associated\nwith this Function. The valid setting\nare 00: ASPM disabled 01: L0s\nentry enabled, L1 disabled 10: L1\nentry enabled, L0s disabled 11:\nBoth L0s and L1 enabled.",
        "reset": "0x0"
      },
      {
        "name": "R6",
        "bits": "2",
        "sw": "R",
        "description": "Reserved [R6]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RCB",
        "bits": "3",
        "sw": "R/W",
        "description": "Read Completion Boundary [RCB]\nIndicates the Read Completion\nBoundary of the Root Port connected\nto this Endpoint (0 = 64 bytes, 1 =\n128 bytes). This field can be written\nfrom the APB bus by setting [21] bit\nhigh of the pcie_mgmt_APB_ADDR\nduring a local management\nregister write.",
        "reset": "0x0"
      },
      {
        "name": "LD",
        "bits": "4",
        "sw": "R",
        "description": "Link Disable [LD]\nWriting a 1 to this bit position\ncauses the LTSSM to go to the\nDisable Link state. The LTSSM stays\nin the Disable Link state while this\nbit is set. Reserved for Endpoint\nmode.",
        "reset": "0x0"
      },
      {
        "name": "RL",
        "bits": "5",
        "sw": "R",
        "description": "Retrain Link [RL]\nSetting this bit to 1 causes the\nLTSSM to initiate link training.\nReserved for Endpoint mode. This\nbit always reads as 0",
        "reset": "0x0"
      },
      {
        "name": "CCC",
        "bits": "6",
        "sw": "R/W",
        "description": "Common Clock Configuration [CCC]\nA value of 0 indicates that the\nreference clock of this device is\nasynchronous to that of the\nupstream device. A value of 1\nindicates that the reference clock is\ncommon.",
        "reset": "0x0"
      },
      {
        "name": "ES",
        "bits": "7",
        "sw": "R/W",
        "description": "Extended Synch [ES]\nSet to 1 to extend the sequence of\nordered sets transmitted while\nexiting from the L0S  state.",
        "reset": "0x0"
      },
      {
        "name": "ECPM",
        "bits": "8",
        "sw": "R",
        "description": "Enable Clock Power Management [ECPM]\nWhen this bit is set to 1, the device\nmay use the CLKREQ# pin on the\nPCIe connector to power manage\nthe Link clock. This bit is writeable\nonly when the Clock Power\nManagement bit in the  Link\nCapability Register is set to 1.",
        "reset": "0x0"
      },
      {
        "name": "R9",
        "bits": "9",
        "sw": "R",
        "description": "Reserved [R9]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "LBMIE",
        "bits": "10",
        "sw": "R",
        "description": "Link Bandwidth Management Interrupt Enable [LBMIE]\nWhen Set, this bit enables the\ngeneration of an interrupt to\nindicate that the Link Bandwidth\nManagement Status bit has been\nSet. This enables an interrupt to be\ngenerated through PHY\nINTERRUPT_OUT if triggered.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0. Not\napplicable to Endpoints where field\nis hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "LABIE",
        "bits": "11",
        "sw": "R",
        "description": "Link Autonomous Bandwidth Interrupt Enable [LABIE]\nWhen Set, this bit enables the\ngeneration of an interrupt to\nindicate that the Link Autonomous\nBandwidth Status bit has been Set.\nThis enables an interrupt to be\ngenerated through\nPHY_INTERRUPT_OUT if triggered.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0. Not\napplicable to Endpoints where field\nis hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R15_12",
        "bits": "15:12",
        "sw": "R",
        "description": "Reserved [R15_12]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "NLS",
        "bits": "19:16",
        "sw": "R",
        "description": "Negotiated Link Speed [NLS]\nNegotiated link speed of the device.\nThe only supported speed ids are\n2.5 GT/s per lane (0001),5 GT/s per\nlane (0010).",
        "reset": "0x2"
      },
      {
        "name": "NLW",
        "bits": "25:20",
        "sw": "R",
        "description": "Negotiated Link Width [NLW]\nSet at the end of link training to the\nactual link width negotiated between\nthe two sides. Value is undefined if\nthis register is accessed before link\ntraining.",
        "reset": "0x4"
      },
      {
        "name": "R8",
        "bits": "26",
        "sw": "R",
        "description": "Reserved [R8]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "LTS",
        "bits": "27",
        "sw": "R",
        "description": "Link Training Status [LTS]\nThis read-only bit indicates that the\nPhysical Layer LTSSM is in the\nConfiguration or Recovery state, or\nthat 1b was written to the Retrain\nLink bit but Link training has not yet\nbegun. Hardware clears this bit\nwhen the LTSSM exits the\nConfiguration/ Recovery state. Not\napplicable to Endpoints where field\nis hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "SCC",
        "bits": "28",
        "sw": "R",
        "description": "Slot Clock Configuration [SCC]\nIndicates that the device uses the\nreference clock provided by the\nconnector.",
        "reset": "0x0"
      },
      {
        "name": "DLLA",
        "bits": "29",
        "sw": "R",
        "description": "Data Link Layer Active [DLLA]\nIndicates the status of the Data Link\nLayer. Set to 1 when the DL Control\nand Management State Machine has\nreached the DL_Active state. This\nbit is hardwired to 0 in this version\nof the  core.",
        "reset": "0x0"
      },
      {
        "name": "LBMS",
        "bits": "30",
        "sw": "R/WOCLR",
        "description": "Link Bandwidth Management Status [LBMS]\nThis bit is Set by hardware to\nindicate that either link training has\ncompleted following write to retrain\nlink bit, or when HW has changed\nlink speed or width to attempt to\ncorrect unreliable link operation.\nThis triggers an interrupt to be\ngenerated through\nPHY_INTERRUPT_OUT if enabled.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0. Not\napplicable to Endpoints where field\nis hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "LABS",
        "bits": "31",
        "sw": "R/WOCLR",
        "description": "Link Autonomous Bandwidth Status [LABS]\nThis bit is Set by hardware to\nindicate that hardware has\nautonomously changed Link speed\nor width, without the Port\ntransitioning through DL_Down\nstatus, for reasons other than to\nattempt to correct unreliable Link\noperation. This triggers an interrupt\nto be generated through\nPHY_INTERRUPT_OUT if enabled.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0. Not\napplicable to Endpoints where field\nis hardwired to 0.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0xd8",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0xdc + [0..1 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CAPABILITIES_2",
    "address": "@0xe4",
    "description": "PCI Express Device Capabilities Register 2\nReserved",
    "bit_ranges": [
      {
        "name": "CTR",
        "bits": "3:0",
        "sw": "R",
        "description": "Completion Timeout Ranges [CTR]\nSpecifies the Completion Timeout\nvalues supported by the device. This\nfield is set by default to 0010 (10\nms - 250 ms). The actual timeout\nvalues are in two programmable\nlocal management registers, which\nallow the timeout settings of the two\nsub-ranges within Range B to be\nprogrammed independently.",
        "reset": "0x02"
      },
      {
        "name": "CTDS",
        "bits": "4",
        "sw": "R",
        "description": "Completion Timeout Disable Supported [CTDS]\nA 1 in this field indicates that the\nassociated Function supports the\ncapability to turn off its Completion\ntimeout. This bit is set to 1 by\ndefault, but can be re-written\nindependently for each Function\nfrom the local management  bus.",
        "reset": "0x01"
      },
      {
        "name": "AFS",
        "bits": "5",
        "sw": "R",
        "description": "ARI forwarding support [AFS]\nARI  forwarding supported.",
        "reset": "0x0"
      },
      {
        "name": "OPRS",
        "bits": "6",
        "sw": "R",
        "description": "OP routing supported [OPRS]\nAtomic OP routing  supported.",
        "reset": "0x0"
      },
      {
        "name": "BAOCS32",
        "bits": "7",
        "sw": "R",
        "description": "32-Bit Atomic Op Completer Supported [BAOCS32]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "BAOCS64",
        "bits": "8",
        "sw": "R",
        "description": "64-Bit Atomic Op Completer Supported [BAOCS64]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "BAOCS128",
        "bits": "9",
        "sw": "R",
        "description": "128-Bit CAS Atomic Op Completer Supported [BAOCS128]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R12",
        "bits": "10",
        "sw": "R",
        "description": "Reserved [R12]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "LMS",
        "bits": "11",
        "sw": "R",
        "description": "LTR Mechanism Supported [LMS]\nA 1 in this bit position indicates that\nthe Function supports the Latency\nTolerance Reporting (LTR) Capability.\nThis bit is set to 1 by default, but\ncan be turned off for all Physical\nFunctions by writing into PF 0.",
        "reset": "0x01"
      },
      {
        "name": "TCS",
        "bits": "13:12",
        "sw": "R",
        "description": "TPH Completer Supported [TCS]\nThese bits, when set, indicate that\nthe Function is capable of serving as\na completer for requests with\nTransaction Processing Hints (TPH).\nIt can be turned off for all Physical\nFunctions by writing into PF 0.\nDefined Encodings are: 00b TPH and\nExtended TPH Completer not\nsupported. 01b TPH Completer\nsupported; Extended TPH Completer\nnot supported. 10b Reserved. 11b\nBoth TPH and Extended TPH\nCompleter supported.",
        "reset": "0x01"
      },
      {
        "name": "R13",
        "bits": "17:14",
        "sw": "R",
        "description": "Reserved [R13]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "OPFFS",
        "bits": "19:18",
        "sw": "R",
        "description": "OBFF Supported [OPFFS]\nA 1 in this bit position indicates that\nthe Function supports the Optimized\nBuffer Flush/Fill (OBFF) capability\nusing message  signaling.",
        "reset": "0x1"
      },
      {
        "name": "EXFS",
        "bits": "20",
        "sw": "R",
        "description": "Extended Format Field Supported [EXFS]\nIndicates that the Function supports\nthe 3-bit definition of the Fmt field\nin the TLP header. This bit is\nhardwired to 1 for all Physical\nFunctions.",
        "reset": "0x0"
      },
      {
        "name": "EEPS",
        "bits": "21",
        "sw": "R",
        "description": "End-End TLP Prefix Supported [EEPS]\nIndicates whether the Function\nsupports End-End TLP Prefixes. A 1\nin this field indicates that the\nFunction supports receiving TLPs\ncontaining End- End TLP Prefixes.",
        "reset": "0x0"
      },
      {
        "name": "MEEP",
        "bits": "23:22",
        "sw": "R",
        "description": "Max End- End TLP Prefixes [MEEP]\nIndicates the maximum number of\nEnd-End TLP Prefixes supported by\nthe Function. The supported values\nare: 01b 1 End-End TLP Prefix 10b 2\nEnd- End TLP Prefixes",
        "reset": "0x0"
      },
      {
        "name": "R14",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R14]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CONTROL_AND_STATUS_2",
    "address": "@0xe8",
    "description": "PCI Express Device Control and Status Register 2\nReserved",
    "bit_ranges": [
      {
        "name": "CTV",
        "bits": "3:0",
        "sw": "R/W",
        "description": "Completion Timeout Value [CTV]\nSpecifies the Completion Timeout\nvalue for the device. Allowable\nvalues are 0101 (sub-range 1) and\n0110 (sub-range 2). The\ncorresponding timeout values are\nstored in the local management\nregisters Completion Timeout\nInterval Registers 0 and 1,\nrespectively.",
        "reset": "0x0"
      },
      {
        "name": "CTD",
        "bits": "4",
        "sw": "R/W",
        "description": "Completion Timeout Disable [CTD]\nSetting this bit disables Completion\nTimeout in the device. This bit can\nalso be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "AFE",
        "bits": "5",
        "sw": "R",
        "description": "ARI forwarding enable [AFE]\nARI forwarding enable",
        "reset": "0x0"
      },
      {
        "name": "AORE",
        "bits": "6",
        "sw": "R",
        "description": "Atomic Op Requester Enable [AORE]\nThis bit must be set to enable the\ngeneration of Atomic Op Requests\nfrom the Function. If the client logic\nattempts to send an Atomic Op for a\nFunction for which this bit is not set,\nlogic in the core will nullify the TLP\non its way to the link. This bit can\nalso be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "R16",
        "bits": "7",
        "sw": "R",
        "description": "Reserved [R16]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "IDORE",
        "bits": "8",
        "sw": "R",
        "description": "IDO Request Enable [IDORE]\nWhen this bit is 1, the Function is\nallowed to set the ID-based Ordering\n(IDO) Attribute bit in the requests it\ngenerates.",
        "reset": "0x0"
      },
      {
        "name": "IDOCE",
        "bits": "9",
        "sw": "R",
        "description": "IDO Completion Enable [IDOCE]\nWhen this bit is 1, the Function is\nallowed to set the ID-based Ordering\n(IDO) Attribute bit in the\nCompletions it generates.",
        "reset": "0x0"
      },
      {
        "name": "LTRME",
        "bits": "10",
        "sw": "R/W",
        "description": "LTR Mechanism Enable [LTRME]\nThis must be set to 1 to enable the\nLatency Tolerance Reporting\nMechanism. This bit is implemented\nonly in PF 0. Its default value is 1,\nbut can be modified from the local\nmanagement bus. This bit is read-\nonly in PF 1.",
        "reset": "0x0"
      },
      {
        "name": "R17",
        "bits": "12:11",
        "sw": "R",
        "description": "Reserved [R17]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "OBFFE",
        "bits": "14:13",
        "sw": "R/W",
        "description": "OBFF Enable [OBFFE]\nEnables the Optimized Buffer\nFlush/Fill (OBFF) capability in the\ndevice. This field is implemented\nonly in PF 0. Valid settings are 00\n(disabled), 01 (Variation A) and 10\n(Variation B). This field can also be\nwritten from the local management\nbus. RW if OBFF capability is\nsupported, RO otherwise.",
        "reset": "0x0"
      },
      {
        "name": "R18",
        "bits": "31:15",
        "sw": "R",
        "description": "Reserved [R18]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LINK_CAPABILITIES_2",
    "address": "@0xec",
    "description": "Link Capabilities Register 2\nRSVD",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "0",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "1'h0"
      },
      {
        "name": "SLSV",
        "bits": "2:1",
        "sw": "R",
        "description": "Supported Link Speeds Vector [SLSV]\nThis field indicates the supported\nlink speeds of the core. For each bit,\na value of 1 indicates that the\ncorresponding link speed is\nsupported, while a value of 0\nindicates that the corresponding\nspeed is not supported. The bits\ncorresponding to various link speeds\nare: Bit 1 = Link Speed 2.5 GT/s,\nBit 2= Link Speed 5 GT/s, Bit 3 =\nLink Speed 8 GT/s. This field is\nhardwired to 001 (2.5 GT/s) when\nthe PCIE_GENERATION_SEL strap\npins of the core are set to 0, 011\n(2.5 and 5 GT/s) when the strap\nis set to 1. This field is RsvrdP for\nthe selected configuration.",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "31:3",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "29'h00000000"
      }
    ]
  },
  {
    "name": "LINK_CONTROL_AND_STATUS_2",
    "address": "@0xf0",
    "description": "Link Control and Status Register 2\nReserved",
    "bit_ranges": [
      {
        "name": "TLS",
        "bits": "3:0",
        "sw": "R/W",
        "description": "Target Link Speed [TLS]\nFor an upstream component, this\nfield sets an upper limit on Link\noperational speed during\nreconfiguration. Additionally for both\nupstream and downstream\ncomponents, this field sets the\ntarget speed when the software\nforces the link into Compliance\nmode by setting the Enter\nCompliance bit in this register (0001\n= 2.5 GT/ s, 0010 = 5 GT/s, 0100 =\n8 GT/s). The default value of this\nfield is 0001 (2.5 GT/s) when the\nPCIE_GENERATION_SEL strap pins\nof the core are set to 0, 0010 (5\nGT/s) when the strap is set to 1.\nThese bits are STICKY.",
        "reset": "4'd2"
      },
      {
        "name": "EC",
        "bits": "4",
        "sw": "R/W",
        "description": "Enter Compliance [EC]\ninto the Compliance mode. The\ntarget speed for the Compliance\nmode is determined by the Target\nLink Speed field of this register.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "HASD",
        "bits": "5",
        "sw": "R/W",
        "description": "Hardware Autonomous Speed Disable [HASD]\nWhen this bit is set, the LTSSM is\nprevented from changing the\noperating speed of the link, other\nthan reducing the speed to correct\nunreliable operation of the link.\nSTICKY",
        "reset": "0x0"
      },
      {
        "name": "SDE",
        "bits": "6",
        "sw": "R",
        "description": "Selectable De- emphasis [SDE]\nThis bit selects the de-emphasis\nlevel when the core is operating at 5\nGT/s (0 = -6 dB, 1 = -3.5 dB). This\nis reserved for  Endpoints.",
        "reset": "0x0"
      },
      {
        "name": "TM",
        "bits": "9:7",
        "sw": "R/W",
        "description": "Transmit Margin [TM]\nThis field is intended for debug and\ncompliance testing purposes only. It\ncontrols the non-de- emphasized\nvoltage level at the transmitter\noutputs. Its encodings are: 000:\nNormal operating range. 001: 800 -\n1200 mV for full swing and 400 -\n700 mV for half swing. 010 - 111:\nSee PCI Express Base Specification\n2.0. This field is reset to 0 when the\nLTSSM enters the Polling\nConfiguration substate during link\ntraining.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "EMC",
        "bits": "10",
        "sw": "R/W",
        "description": "Enter Modified Compliance [EMC]\nThis field is intended for debug and\ncompliance testing purposes only. If\nthis bit is set to 1, the device will\ntransmit the Modified Compliance\nPattern when the LTSSM enters the\nPolling. Compliance substate.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "CS",
        "bits": "11",
        "sw": "R/W",
        "description": "Compliance SOS [CS]\nWhen this bit is set to 1, the device\nwill transmit SKP ordered sets\nbetween compliance patterns.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "CDE",
        "bits": "15:12",
        "sw": "R/W",
        "description": "Compliance De- Emphasis [CDE]\nThis bit sets the de-emphasis level\n(for 5GT/s operation) or the\nTransmitter Preset level (for 8 GT/s\noperation) when the LTSSM enters\nthe Polling Compliance state\nbecause of software\nsetting the Enter Compliance bit in\nthis register. It is used only when\nthe link is running at 5 GT/s or 8\nGT/s. At 5 GT/s, the only valid\nsetting are 0 (-6dB) and 1 (-3.5 dB).\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "CDEL",
        "bits": "16",
        "sw": "R",
        "description": "Current De- Emphasis Level [CDEL]\nThis status bit indicates the current\noperating de- emphasis level of the\ntransmitter (0 = -6 dB, 1 = -3.5\ndB).This field is undefined when link\nis not at Gen2 speed.",
        "reset": "0x0"
      },
      {
        "name": "R20",
        "bits": "21:17",
        "sw": "R",
        "description": "Reserved [R20]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R19",
        "bits": "31:22",
        "sw": "R",
        "description": "Reserved [R19]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0xf4 + [0..2 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ADVANCED_ERROR_REPORTING_(AER)_ENHANCED_CAPABILITY_HEADER",
    "address": "@0x100",
    "description": "Advanced Error Reporting (AER) Enhanced Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PEECI",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PEECI]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe PCI Express AER Extended\nCapability Structure (0001 hex).",
        "reset": "0x01"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version   of the capability\nstructure. This field is set by default\nto 4'h2, but can be modified from\nthe local management bus.",
        "reset": "4'h2"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h140"
      }
    ]
  },
  {
    "name": "UNCORRECTABLE_ERROR_STATUS",
    "address": "@0x104",
    "description": "Uncorrectable Error Status Register\n(no description)",
    "bit_ranges": [
      {
        "name": "R0",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DLPES",
        "bits": "4",
        "sw": "R/WOCLR",
        "description": "Data Link Protocol Error Status [DLPES]\nThis bit is set when the core\nreceives an Ack or Nak DLLP whose\nsequence number does not\ncorrespond to that of an\nunacknowledged TLP or that of the\nlast acknowledged TLP (for details,\nrefer to PCI Express Base\nSpecification 1.1, Section 3.5.2).\nThis error is not Function-specific,\nand is reported by Function 0.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "11:5",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PTS",
        "bits": "12",
        "sw": "R/WOCLR",
        "description": "Poisoned TLP Status [PTS]\nThis bit is set when the core\nreceives a poisoned TLP from the\nlink. This error is Function-specific.\nThis error is considered non-fatal by\ndefault. The error is reported by\nsending an ERR_NONFATAL\nmessage. The header of the\nreceived TLP with error is logged in\nthe Header Log Registers.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "FCPES",
        "bits": "13",
        "sw": "R/WOCLR",
        "description": "Flow Control Protocol Error Status [FCPES]\nThis bit is set when certain\nviolations of the flow control\nprotocol are detected by the core.\nSee Section 2.6.1 for details. This\nerror is not Function- specific\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "CTS",
        "bits": "14",
        "sw": "R/WOCLR",
        "description": "Completion Timeout Status [CTS]\nThis bit is set when the completion\ntimer associated with an\noutstanding request times out. This\nerror is Function-specific. This error\nis considered non-fatal by default.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "CAS",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "Completer Abort Status [CAS]\nThis bit is set when the core has\nreturned the Completer Abort (CA)\nstatus to a request received from\nthe link. This error is Function-\nspecific. The header of the received\nrequest that caused the error is\nlogged in the Header Log Registers.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "UCS",
        "bits": "16",
        "sw": "R/WOCLR",
        "description": "Unexpected Completion Status [UCS]\nThis bit is set when the core has\nreceived an unexpected Completion\npacket from the link. This error is\nnot Function-specific.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "ROS",
        "bits": "17",
        "sw": "R/WOCLR",
        "description": "Receiver Overflow Status [ROS]\nThis bit is set when the core\nreceives a TLP in violation of the\nreceive credit currently available.\nThis error is not Function-specific.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "MTS",
        "bits": "18",
        "sw": "R/WOCLR",
        "description": "Malformed TLP Status [MTS]\nThis bit is set when the core\nreceives a malformed TLP from the\nlink. This error is not Function-\nspecific. This error is considered\nfatal by default, and is reported by\nsending an ERR_FATAL message.\nThe header of the received TLP with\nerror is logged in the Header Log\nRegisters.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "EES",
        "bits": "19",
        "sw": "R/WOCLR",
        "description": "ECRC Error Status [EES]\nThis bit is set when the core has\ndetected an ECRC error in a\nreceived\nTLP. This error is not Function-\nspecific. The header of the received\nTLP with error is logged in the\nHeader Log Registers.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "URES",
        "bits": "20",
        "sw": "R/WOCLR",
        "description": "Unsupported Request Error Status [URES]\nThis bit is set when the core has\nreceived a request from the link that\nit does not support. This error is not\nFunction-specific. This error is\nconsidered non-fatal by default. In\nthe special case described in\nSections 6.2.3.2.4.1 of the PCI\nExpress Specifications, the error is\nreported by sending an ERR_COR\nmessage. In all other cases, the\nerror is reported by sending an\nERR_NONFATAL message. The\nheader of the received request that\ncaused the error is logged in the\nHeader Log Registers. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "21",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "UIES",
        "bits": "22",
        "sw": "R/WOCLR",
        "description": "Uncorrectable Internal Error Status [UIES]\nThis bit is set when the core has\ndetected an internal uncorrectable\nerror (HAL parity error or an\nuncorrectable ECC error while\nreading from any of the RAMs). This\nbit is also set in response to the\nclient signaling an internal error\nthrough the input\nUNCORRECTABLE_ERROR_IN. This\nerror is not Function-specific. This\nerror is considered fatal by default,\nand is reported by sending an\nERR_FATAL message. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "31:23",
        "sw": "R",
        "description": "Reserved [R3]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "UNCORRECTABLE_ERROR_MASK",
    "address": "@0x108",
    "description": "Uncorrectable Error Mask Register\nReserved",
    "bit_ranges": [
      {
        "name": "R4",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DLPEM",
        "bits": "4",
        "sw": "R/W",
        "description": "Data Link Protocol Error Mask [DLPEM]\nThis bit is set to mask the reporting\nof Data Link Protocol Errors.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "R5",
        "bits": "11:5",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PTM",
        "bits": "12",
        "sw": "R/W",
        "description": "Poisoned TLP Mask [PTM]\nThis bit is set to mask the reporting\nof a Poisoned TLP. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "FCPEM",
        "bits": "13",
        "sw": "R/W",
        "description": "Flow Control Protocol Error Mask [FCPEM]\nThis bit is set to mask the reporting\nof Flow Control Protocol Errors.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "CTM",
        "bits": "14",
        "sw": "R/W",
        "description": "Completion Timeout Mask [CTM]\nThis bit is set to mask the reporting\nof Completion Timeouts. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "CAM",
        "bits": "15",
        "sw": "R/W",
        "description": "Completer Abort Mask [CAM]\nThis bit is set to mask the reporting\nof the core sending a Completer\nAbort.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "UCM",
        "bits": "16",
        "sw": "R/W",
        "description": "Unexpected Completion Mask [UCM]\nThis bit is set to mask the reporting\nof unexpected Completions received\nby the core.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "ROM",
        "bits": "17",
        "sw": "R/W",
        "description": "Receiver Overflow Mask [ROM]\nThis bit is set to mask the reporting\nof violations of receive credit.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "MTM",
        "bits": "18",
        "sw": "R/W",
        "description": "Malformed TLP Mask [MTM]\nThis bit is set to mask the reporting\nof malformed TLPs received from\nthe link.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "EEM",
        "bits": "19",
        "sw": "R/W",
        "description": "ECRC Error Mask [EEM]\nThis bit is set to mask the reporting\nof ECRC errors. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "UREM",
        "bits": "20",
        "sw": "R/W",
        "description": "Unsupported Request Error Mask [UREM]\nThis bit is set to mask the reporting\nof unexpected requests received\nfrom the link.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R6",
        "bits": "21",
        "sw": "R",
        "description": "Reserved [R6]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "UIEM",
        "bits": "22",
        "sw": "R/W",
        "description": "Uncorrectable Internal Error Mask [UIEM]\nThis bit is set to mask the reporting\nof internal errors. STICKY.",
        "reset": "0x1"
      },
      {
        "name": "R7",
        "bits": "31:23",
        "sw": "R",
        "description": "Reserved [R7]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "UNCORRECTABLE_ERROR_SEVERITY",
    "address": "@0x10c",
    "description": "Uncorrectable Error Severity Register\nReserved",
    "bit_ranges": [
      {
        "name": "R8",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R8]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DLPER",
        "bits": "4",
        "sw": "R/W",
        "description": "Data Link Protocol Error Severity [DLPER]\nSeverity of Data Link Protocol Errors\n(0 = Non-Fatal, 1 = Fatal). STICKY.",
        "reset": "0x01"
      },
      {
        "name": "SDES",
        "bits": "5",
        "sw": "R",
        "description": "Surprise Down Error Severity [SDES]\nhard coded to 1",
        "reset": "0x1"
      },
      {
        "name": "R10",
        "bits": "11:6",
        "sw": "R",
        "description": "Reserved [R10]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PTS",
        "bits": "12",
        "sw": "R/W",
        "description": "Poisoned TLP Severity [PTS]\nSeverity of a Poisoned TLP error (0\n= Non-Fatal, 1= Fatal). STICKY.",
        "reset": "0x0"
      },
      {
        "name": "FCPES",
        "bits": "13",
        "sw": "R/W",
        "description": "Flow Control Protocol Error Severity [FCPES]\nSeverity of Flow Control Protocol\nErrors (0 = Non- Fatal, 1 = Fatal).\nSTICKY.",
        "reset": "0x01"
      },
      {
        "name": "CTS",
        "bits": "14",
        "sw": "R/W",
        "description": "Completion Timeout Severity [CTS]\nSeverity of Completion Timeouts (0\n= Non-Fatal, 1= Fatal). STICKY.",
        "reset": "0x0"
      },
      {
        "name": "CAS",
        "bits": "15",
        "sw": "R/W",
        "description": "Completer Abort Severity [CAS]\nSeverity of sending a Completer\nAbort (0 = Non- Fatal, 1 = Fatal).\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "UCS",
        "bits": "16",
        "sw": "R/W",
        "description": "Unexpected Completion Severity [UCS]\nSeverity of unexpected Completions\nreceived by the core (0 = Non-Fatal,\n1 = Fatal).  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "ROS",
        "bits": "17",
        "sw": "R/W",
        "description": "Receiver Overflow Severity [ROS]\nSeverity of receive credit violations\n(0 = Non- Fatal, 1 = Fatal). STICKY.",
        "reset": "0x01"
      },
      {
        "name": "MTS",
        "bits": "18",
        "sw": "R/W",
        "description": "Malformed TLP Severity [MTS]\nSeverity of malformed TLPs received\nfrom the link (0 = Non- Fatal, 1 =\nFatal).  STICKY.",
        "reset": "0x01"
      },
      {
        "name": "EES",
        "bits": "19",
        "sw": "R/W",
        "description": "ECRC Error Severity [EES]\nSeverity of ECRC errors (0 = Non-\nFatal, 1 = Fatal). STICKY.",
        "reset": "0x0"
      },
      {
        "name": "URES",
        "bits": "20",
        "sw": "R/W",
        "description": "Unsupported Requeset Error Severity [URES]\nSeverity of unexpected requests\nreceived from the link (0 = Non-\nFatal, 1 = Fatal).  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R11",
        "bits": "21",
        "sw": "R",
        "description": "Reserved [R11]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "UIES",
        "bits": "22",
        "sw": "R/W",
        "description": "Uncorrectable Internal Error Severity [UIES]\nSeverity of internal errors (0 = Non-\nFatal, 1 = Fatal). STICKY.",
        "reset": "0x01"
      },
      {
        "name": "R12",
        "bits": "31:23",
        "sw": "R",
        "description": "Reserved [R12]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "CORRECTABLE_ERROR_STATUS",
    "address": "@0x110",
    "description": "Correctable Error Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "RES",
        "bits": "0",
        "sw": "R/WOCLR",
        "description": "Receiver Error Status [RES]\nThis bit is set when an error is\ndetected in the receive side of the\nPhysical Layer of the core (e.g. a bit\nerror or coding violation). This error\nis not Function-specific.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R12",
        "bits": "5:1",
        "sw": "R",
        "description": "Reserved [R12]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "BTS",
        "bits": "6",
        "sw": "R/WOCLR",
        "description": "Bad TP Status [BTS]\nThis bit is set when an error is\ndetected in a received TLP by the\nData Link Layer of the core. The\nconditions causing this error are: (i)\nAn LCRC error (ii) The packet\nterminates with EDB symbol, but its\nLCRC field does not equal the\ninverted value of the calculated CRC.\nThis error is not Function-specific.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "BDS",
        "bits": "7",
        "sw": "R/WOCLR",
        "description": "Bad DLLP Status [BDS]\nThis bit is set when an LCRC error is\ndetected in a received DLLP, and no\nerrors were detected by the Physical\nLayer. This error is not Function-\nspecific. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "RNRS",
        "bits": "8",
        "sw": "R/WOCLR",
        "description": "Replay Number Rollover Status [RNRS]\nThis bit is set when the replay count\nrolls over after three re-\ntransmissions of a TLP at the Data\nLink Layer of the core. This error is\nnot Function- specific STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R13",
        "bits": "11:9",
        "sw": "R",
        "description": "Reserved [R13]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RTTS",
        "bits": "12",
        "sw": "R/WOCLR",
        "description": "Replay Timer Timeout Status [RTTS]\nThis bit is set when the replay timer\nin the Data Link Layer of the core\ntimes out, causing the core to\nretransmit a TLP. This error is not\nFunction- specific. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "ANFES",
        "bits": "13",
        "sw": "R/WOCLR",
        "description": "Advisory Non- Fatal Error Status [ANFES]\nThis bit is set when an uncorrectable\nerror occurs, which is determined to\nbelong to one of the special cases\ndescribed in Section 6.2.3.2.4 of the\nPCI Express 2.0 Specifications. This\ncauses the core to generate an\nERR_COR message in place of an\nERR_NONFATAL message. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "CIES",
        "bits": "14",
        "sw": "R/WOCLR",
        "description": "Corrected Internal Error Status [CIES]\nThis bit is set when the core has\ndetected an internal correctable\nerror condition (a correctable ECC\nerror while reading from any of the\nRAMs). This bit is also set in\nresponse to the client signaling an\ninternal error through the input\nCORRECTABLE_ERROR_IN. This\nerror is not Function-specific.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "HLOS",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "Header Log Overflow Status [HLOS]\nThis bit is set on a Header Log\nRegister overflow, that is, when the\nheader could not be logged in the\nHeader Log Register because it is\noccupied by a previous header.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "R14",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R14]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "CORRECTABLE_ERROR_MASK",
    "address": "@0x114",
    "description": "Correctable Error Mask Register\nReserved",
    "bit_ranges": [
      {
        "name": "REM",
        "bits": "0",
        "sw": "R/W",
        "description": "Receiver Error Mask [REM]\nThis bit, when set, masks the\ngeneration of error messages in\nresponse to the Physical Layer errors\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "R15",
        "bits": "5:1",
        "sw": "R",
        "description": "Reserved [R15]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "BTM",
        "bits": "6",
        "sw": "R/W",
        "description": "Bad TLP Mask [BTM]\nThis bit, when set, masks the\ngeneration of error messages in\nresponse to a 'Bad TLP' received.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "BDM",
        "bits": "7",
        "sw": "R/W",
        "description": "Bad DLLP Mask [BDM]\nThis bit, when set, masks the\ngeneration of error messages in\nresponse to a 'Bad DLLP' received.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "RNRM",
        "bits": "8",
        "sw": "R/W",
        "description": "Replay Number Rollover Mask [RNRM]\nThis bit, when set, masks the\ngeneration of error messages in\nresponse to a Replay Number\nRollover event. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R16",
        "bits": "11:9",
        "sw": "R",
        "description": "Reserved [R16]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RTTM",
        "bits": "12",
        "sw": "R/W",
        "description": "Replay Timer Timeout Mask [RTTM]\nThis bit, when set, masks the\ngeneration of error messages in\nresponse to a Replay Timer timeout\nevent. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "ANFEM",
        "bits": "13",
        "sw": "R/W",
        "description": "Advisory Non-Fatal Error Mask [ANFEM]\nThis bit, when set, masks the\ngeneration of error messages in\nresponse to an uncorrectable error\noccur, which is determined to belong\nto one of the special cases (as\ndescribed in Section 6.2.3.2.4 of the\nPCI Express 2.0 Specifications).\nSTICKY.",
        "reset": "0x01"
      },
      {
        "name": "CIEM",
        "bits": "14",
        "sw": "R/W",
        "description": "Corrected Internal Error Mask [CIEM]\nThis bit, when set, masks the\ngeneration of error messages in\nresponse to a corrected internal\nerror condition. STICKY.",
        "reset": "0x01"
      },
      {
        "name": "HLOM",
        "bits": "15",
        "sw": "R/W",
        "description": "Header Log Overflow Mask [HLOM]\nThis bit, when set, masks the\ngeneration of error messages in\nresponse to a Header Log register\noverflow. STICKY.",
        "reset": "0x01"
      },
      {
        "name": "R17",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R17]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ADVANCED_ERROR_CAPABILITIES_AND_CONTROL",
    "address": "@0x118",
    "description": "Advanced Error Capabilities and Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "FER",
        "bits": "4:0",
        "sw": "R",
        "description": "First Error Pointer [FER]\nThis is a 5-bit pointer to the bit\nposition in the Uncorrectable Error\nStatus Register corresponding to the\nerror that was detected first. When\nthere are multiple bits set in the\nUncorrectable Error Status Register,\nthis field informs the software which\nerror was observed first. To prevent\nthe field from being overwritten\nbefore software was able to read it,\nthis field is not updated while the\nstatus bit pointed by it in the\nUncorrectable Error Status Register\nremains set. After the software\nclears this status bit, a subsequent\nerror condition that sets any bit in\nthe Uncorrectable Error Status\nRegister will update the First Error\nPointer. Any uncorrectable error\ntype, including the special cases\nwhere the error is reported using an\nERR_COR message, will set the First\nError Pointer (assuming the software\nhas reset the error pointed by it in\nthe Uncorrectable Error Status\nRegister). STICKY.",
        "reset": "0x0"
      },
      {
        "name": "EGC",
        "bits": "5",
        "sw": "R",
        "description": "ECRC Generation Capability [EGC]\nThis read-only bit indicates to the\nsoftware that the device is capable\nof generating ECRC in packets\ntransmitted on the link. This bit is\nwritable from  the local\nmanagement bus.",
        "reset": "0x1"
      },
      {
        "name": "EEG",
        "bits": "6",
        "sw": "R/W",
        "description": "Enable ECRC Generation [EEG]\nSetting this bit enables the ECRC\ngeneration on the transmit side of\nthe core. This bit is writable from the\nlocal management bus.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "ECC",
        "bits": "7",
        "sw": "R",
        "description": "ECRC Check Capability [ECC]\nThis read-only bit indicates to the\nsoftware that the device is capable\nof checking ECRC in packets received\nfrom the link. This bit is writable\nfrom the local management bus.",
        "reset": "0x1"
      },
      {
        "name": "EEC",
        "bits": "8",
        "sw": "R/W",
        "description": "Enable ECRC Check [EEC]\nSetting this bit enables ECRC\nchecking on the receive side of the\ncore. This bit is writable from the\nlocal management bus.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "MHRC",
        "bits": "9",
        "sw": "R",
        "description": "Multiple Header Recording Capable [MHRC]\nThis bit is set when the Function has\nthe capability to log more than one\nerror header in its Header Log\nRegisters. It is hardwired to  0.",
        "reset": "0x0"
      },
      {
        "name": "MHRE",
        "bits": "10",
        "sw": "R",
        "description": "Multiple Header Recording Enable [MHRE]\nSetting this bit enables the Function\nto log multiple error headers in its\nHeader Log Registers. It is hardwired\nto 0",
        "reset": "0x0"
      },
      {
        "name": "R18",
        "bits": "31:11",
        "sw": "R",
        "description": "Reserved [R18]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_0",
    "address": "@0x11c",
    "description": "Header Log Register 0\nFirst DWORD of captured TLP header\nSTICKY.",
    "bit_ranges": [
      {
        "name": "HD0",
        "bits": "31:0",
        "sw": "R",
        "description": "Header DWORD 0 [HD0]\nFirst DWORD of captured TLP header\nSTICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_1",
    "address": "@0x120",
    "description": "Header Log Register 1\nSecond DWORD of captured TLP\nheader STICKY.",
    "bit_ranges": [
      {
        "name": "HD1",
        "bits": "31:0",
        "sw": "R",
        "description": "Header DWORD 1 [HD1]\nSecond DWORD of captured TLP\nheader STICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_2",
    "address": "@0x124",
    "description": "Header Log Register 2\nThird DWORD of captured TLP\nheader  STICKY.",
    "bit_ranges": [
      {
        "name": "HD2",
        "bits": "31:0",
        "sw": "R",
        "description": "Header DWORD 2 [HD2]\nThird DWORD of captured TLP\nheader  STICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_3",
    "address": "@0x128",
    "description": "Header Log Register 3\nFourth DWORD of captured TLP\nheader  STICKY.",
    "bit_ranges": [
      {
        "name": "HD3",
        "bits": "31:0",
        "sw": "R",
        "description": "Header DWORD 3 [HD3]\nFourth DWORD of captured TLP\nheader  STICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x12c + [0..2 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ARI_EXTENDED_CAPABILITY_HEADER",
    "address": "@0x140",
    "description": "ARI Extended Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI-SIG to\nthe ARI Extended Capability (000E\nhex).",
        "reset": "0x0E"
      },
      {
        "name": "ARICV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [ARICV]\nSpecifies the SIG-assigned value for\nthe version of the capability\nstructure. This field is set to 1 by\ndefault, but can be modified\nindependently for each Function\nfrom the local management bus",
        "reset": "0x01"
      },
      {
        "name": "ARINCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [ARINCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h160"
      }
    ]
  },
  {
    "name": "ARI_CAPABILITY_AND_ARI_CONTROL",
    "address": "@0x144",
    "description": "ARI Capability Register and ARI Control Register\nARI Control Register not\nimplemented in this core. This field\nis hardwired to  0.",
    "bit_ranges": [
      {
        "name": "MFGC",
        "bits": "0",
        "sw": "R",
        "description": "MFVC Function Groups Capability [MFGC]\nSet when device supports arbitration\nat the Function Group-level. This\nfield is hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "AFGC",
        "bits": "1",
        "sw": "R",
        "description": "ACS Function Groups Capability [AFGC]\nRelevant only when ACS Capability is\nsupported. This field is hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "7:2",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "6'h00"
      },
      {
        "name": "NF",
        "bits": "15:8",
        "sw": "R",
        "description": "Next Function [NF]\nPoints to the next Physical Function\nin the device. This field is set by\ndefault to point to the next Physical\nFunction, 0 for last Function. It can\nbe rewritten from the local\nmanagement  bus.",
        "reset": "0x0"
      },
      {
        "name": "ACR",
        "bits": "31:16",
        "sw": "R",
        "description": "ARI Control Register [ACR]\nARI Control Register not\nimplemented in this core. This field\nis hardwired to  0.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x148 + [0..1 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "POWER_BUDGETING_ENHANCED_CAPABILITY_HEADER",
    "address": "@0x160",
    "description": "Power Budgeting Enhanced Capability Header\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe PCI Express Power Budgeting\nCapability (0004  hex).",
        "reset": "0x04"
      },
      {
        "name": "PCV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [PCV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 1, but can be modified from the\nlocal management bus by writing\ninto Function 0 from the local\nmanagement bus.",
        "reset": "0x01"
      },
      {
        "name": "PBNCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [PBNCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h1b8"
      }
    ]
  },
  {
    "name": "POWER_BUDGETING_DATA_SELECT",
    "address": "@0x164",
    "description": "Power Budgeting Data Select Register\n(no description)",
    "bit_ranges": [
      {
        "name": "PBDN",
        "bits": "7:0",
        "sw": "R/W",
        "description": "Power Budgeting Data Index [PBDN]\nThis field selects the power\nbudgeting data read from the Power\nBudgeting Data Register. Its settings\nare: 00: Selects power budgeting\ndata for power state D0 MAX for the\nassociated PF. 01: Selects power\nbudgeting data for power state D0\nSUSTAINED for the associated PF.\n10: Selects power budgeting data for\npower state D3hot for the associated\nPF. 11: Selects power budgeting data\nfor power state D1 for the associated\nPF. Others: Not a valid setting. A\nread from the Power Budgeting Data\nRegister returns all  zeroes.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31:8",
        "sw": "R",
        "description": "Reserved [R0]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "POWER_BUDGETING_DATA",
    "address": "@0x168",
    "description": "Power Budgeting Data Register\nReserved",
    "bit_ranges": [
      {
        "name": "BP",
        "bits": "7:0",
        "sw": "R",
        "description": "Base Power [BP]\nSpecifies base power(in watts) of the\nselected power state",
        "reset": "8'd240"
      },
      {
        "name": "DS",
        "bits": "9:8",
        "sw": "R",
        "description": "Data Scale [DS]\nScale factor applicable to the Base\nPower  field.",
        "reset": "0x0"
      },
      {
        "name": "PSS",
        "bits": "12:10",
        "sw": "R",
        "description": "PM Sub- State [PSS]\nSpecifies the power management\nsub-state of the selected power state",
        "reset": "0x0"
      },
      {
        "name": "PS",
        "bits": "14:13",
        "sw": "R",
        "description": "PM State [PS]\nSpecifies the power management\nstate of the Function, for which this\npower management data applies.",
        "reset": "0x0"
      },
      {
        "name": "TYPE",
        "bits": "17:15",
        "sw": "R",
        "description": "Type [TYPE]\nSpecifies the operation condition for\nwhich the data applies.",
        "reset": "0x7"
      },
      {
        "name": "PR",
        "bits": "20:18",
        "sw": "R",
        "description": "Power Rail [PR]\nSpecifies the power rail\ncorresponding to the power\nmanagement data in this  register.",
        "reset": "0x2"
      },
      {
        "name": "R1",
        "bits": "31:21",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "POWER_BUDGET_CAPABILITY",
    "address": "@0x16c",
    "description": "Power Budget Capability Register\nReserved",
    "bit_ranges": [
      {
        "name": "SA",
        "bits": "0",
        "sw": "R",
        "description": "System Allocated [SA]\nThis bit is set to indicate that the\ndevice power specified by this Power\nManagement Capability Structure is\nincluded in the system power\nbudget. When this bit set, the\nsoftware must exclude the device\npower reported by this Capability\nStructure from power calculations,\nwhen making power budgeting\ndecisions. This bit is set to 0 by\ndefault, but its setting can be\nmodified individually for each PF\nfrom the local management  bus.",
        "reset": "0x0"
      },
      {
        "name": "R4",
        "bits": "31:1",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x170 + [0..3 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_EXTENDED_CAPABILITY_HEADER",
    "address": "@0x180",
    "description": "Resizable BAR Extended Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe Resizable BAR Capability (0015\nhex).",
        "reset": "0x0"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 1, but can be modified from the\nlocal management bus.",
        "reset": "0x0"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CAPABILITY_0",
    "address": "@0x184",
    "description": "Resizable BAR Capability Register 0\nReserved",
    "bit_ranges": [
      {
        "name": "R0",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "A1M",
        "bits": "4",
        "sw": "R",
        "description": "Aperture 1M [A1M]\nIndicates that the BAR aperture can\nbe set to  1M.",
        "reset": "0x0"
      },
      {
        "name": "A2M",
        "bits": "5",
        "sw": "R",
        "description": "Aperture 2M [A2M]\nIndicates that the BAR aperture can\nbe set to  2M.",
        "reset": "0x0"
      },
      {
        "name": "A4M",
        "bits": "6",
        "sw": "R",
        "description": "Aperture 4M [A4M]\nIndicates that the BAR aperture can\nbe set to  4M.",
        "reset": "0x0"
      },
      {
        "name": "A8M",
        "bits": "7",
        "sw": "R",
        "description": "Aperture 8M [A8M]\nIndicates that the BAR aperture can\nbe set to  8M.",
        "reset": "0x0"
      },
      {
        "name": "A16M",
        "bits": "8",
        "sw": "R",
        "description": "Aperture 16M [A16M]\nIndicates that the BAR aperture can\nbe set to  16M.",
        "reset": "0x0"
      },
      {
        "name": "A32M",
        "bits": "9",
        "sw": "R",
        "description": "Aperture 32M [A32M]\nIndicates that the BAR aperture can\nbe set to  32M.",
        "reset": "0x0"
      },
      {
        "name": "A64M",
        "bits": "10",
        "sw": "R",
        "description": "Aperture 64M [A64M]\nIndicates that the BAR aperture can\nbe set to  64M.",
        "reset": "0x0"
      },
      {
        "name": "A128M",
        "bits": "11",
        "sw": "R",
        "description": "Aperture 128M [A128M]\nIndicates that the BAR aperture can\nbe set to 128M.",
        "reset": "0x0"
      },
      {
        "name": "A256M",
        "bits": "12",
        "sw": "R",
        "description": "Aperture 256M [A256M]\nIndicates that the BAR aperture can\nbe set to 256M.",
        "reset": "0x0"
      },
      {
        "name": "A512M",
        "bits": "13",
        "sw": "R",
        "description": "Aperture 512M [A512M]\nIndicates that the BAR aperture can\nbe set to 512M.",
        "reset": "0x0"
      },
      {
        "name": "A1G",
        "bits": "14",
        "sw": "R",
        "description": "Aperture 1G [A1G]\nIndicates that the BAR aperture can\nbe set to  1G.",
        "reset": "0x0"
      },
      {
        "name": "A2G",
        "bits": "15",
        "sw": "R",
        "description": "Aperture 2G [A2G]\nIndicates that the BAR aperture can\nbe set to  2G.",
        "reset": "0x0"
      },
      {
        "name": "A4G",
        "bits": "16",
        "sw": "R",
        "description": "Aperture 4G [A4G]\nIndicates that the BAR aperture can\nbe set to  4G.",
        "reset": "0x0"
      },
      {
        "name": "A8G",
        "bits": "17",
        "sw": "R",
        "description": "Aperture 8G [A8G]\nIndicates that the BAR aperture can\nbe set to  8G.",
        "reset": "0x0"
      },
      {
        "name": "A16G",
        "bits": "18",
        "sw": "R",
        "description": "Aperture 16G [A16G]\nIndicates that the BAR aperture can\nbe set to  16G.",
        "reset": "0x0"
      },
      {
        "name": "A32G",
        "bits": "19",
        "sw": "R",
        "description": "Aperture 32G [A32G]\nIndicates that the BAR aperture can\nbe set to  32G.",
        "reset": "0x0"
      },
      {
        "name": "A64G",
        "bits": "20",
        "sw": "R",
        "description": "Aperture 64G [A64G]\nIndicates that the BAR aperture can\nbe set to  64G.",
        "reset": "0x0"
      },
      {
        "name": "A128G",
        "bits": "21",
        "sw": "R",
        "description": "Aperture 128G [A128G]\nIndicates that the BAR aperture can\nbe set to  128G.",
        "reset": "0x0"
      },
      {
        "name": "A256G",
        "bits": "22",
        "sw": "R",
        "description": "Aperture 256G [A256G]\nIndicates that the BAR aperture can\nbe set to  256G.",
        "reset": "0x0"
      },
      {
        "name": "A512G",
        "bits": "23",
        "sw": "R",
        "description": "Aperture 512G [A512G]\nIndicates that the BAR aperture can\nbe set to  512G.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CONTROL_0",
    "address": "@0x188",
    "description": "Resizable BAR Control Register 0\nReserved",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Index [BARI]\nSpecifies the index of the BAR controlled by\nthis register. This field can be modified\nindependently for each PF from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "4:3",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RBARC",
        "bits": "7:5",
        "sw": "R",
        "description": "Resizable BAR Count [RBARC]\nSpecifies the number of BARs that can be\nconfigured through the Resizable BAR\nCapability Structure for this PF. This field\ncan be modified independently for each PF\nfrom the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "BARS",
        "bits": "12:8",
        "sw": "R",
        "description": "BAR Size [BARS]\nWhen the Resizable BAR Capability is\nenabled for the Physical Function, this field\ncontrols the BAR aperture for the first BAR\nof the PF (0 = 1M, 1 = 2M, ... , 12 = 4G).\nThis field can be modified independently for\neach PF from the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "31:13",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CAPABILITY_1",
    "address": "@0x18c",
    "description": "Resizable BAR Capability Register 1\nReserved",
    "bit_ranges": [
      {
        "name": "R0",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "A1M",
        "bits": "4",
        "sw": "R",
        "description": "Aperture 1M [A1M]\nIndicates that the BAR aperture can\nbe set to  1M.",
        "reset": "0x0"
      },
      {
        "name": "A2M",
        "bits": "5",
        "sw": "R",
        "description": "Aperture 2M [A2M]\nIndicates that the BAR aperture can\nbe set to  2M.",
        "reset": "0x0"
      },
      {
        "name": "A4M",
        "bits": "6",
        "sw": "R",
        "description": "Aperture 4M [A4M]\nIndicates that the BAR aperture can\nbe set to  4M.",
        "reset": "0x0"
      },
      {
        "name": "A8M",
        "bits": "7",
        "sw": "R",
        "description": "Aperture 8M [A8M]\nIndicates that the BAR aperture can\nbe set to  8M.",
        "reset": "0x0"
      },
      {
        "name": "A16M",
        "bits": "8",
        "sw": "R",
        "description": "Aperture 16M [A16M]\nIndicates that the BAR aperture can\nbe set to  16M.",
        "reset": "0x0"
      },
      {
        "name": "A32M",
        "bits": "9",
        "sw": "R",
        "description": "Aperture 32M [A32M]\nIndicates that the BAR aperture can\nbe set to  32M.",
        "reset": "0x0"
      },
      {
        "name": "A64M",
        "bits": "10",
        "sw": "R",
        "description": "Aperture 64M [A64M]\nIndicates that the BAR aperture can\nbe set to  64M.",
        "reset": "0x0"
      },
      {
        "name": "A128M",
        "bits": "11",
        "sw": "R",
        "description": "Aperture 128M [A128M]\nIndicates that the BAR aperture can\nbe set to 128M.",
        "reset": "0x0"
      },
      {
        "name": "A256M",
        "bits": "12",
        "sw": "R",
        "description": "Aperture 256M [A256M]\nIndicates that the BAR aperture can\nbe set to 256M.",
        "reset": "0x0"
      },
      {
        "name": "A512M",
        "bits": "13",
        "sw": "R",
        "description": "Aperture 512M [A512M]\nIndicates that the BAR aperture can\nbe set to 512M.",
        "reset": "0x0"
      },
      {
        "name": "A1G",
        "bits": "14",
        "sw": "R",
        "description": "Aperture 1G [A1G]\nIndicates that the BAR aperture can\nbe set to  1G.",
        "reset": "0x0"
      },
      {
        "name": "A2G",
        "bits": "15",
        "sw": "R",
        "description": "Aperture 2G [A2G]\nIndicates that the BAR aperture can\nbe set to  2G.",
        "reset": "0x0"
      },
      {
        "name": "A4G",
        "bits": "16",
        "sw": "R",
        "description": "Aperture 4G [A4G]\nIndicates that the BAR aperture can\nbe set to  4G.",
        "reset": "0x0"
      },
      {
        "name": "A8G",
        "bits": "17",
        "sw": "R",
        "description": "Aperture 8G [A8G]\nIndicates that the BAR aperture can\nbe set to  8G.",
        "reset": "0x0"
      },
      {
        "name": "A16G",
        "bits": "18",
        "sw": "R",
        "description": "Aperture 16G [A16G]\nIndicates that the BAR aperture can\nbe set to  16G.",
        "reset": "0x0"
      },
      {
        "name": "A32G",
        "bits": "19",
        "sw": "R",
        "description": "Aperture 32G [A32G]\nIndicates that the BAR aperture can\nbe set to  32G.",
        "reset": "0x0"
      },
      {
        "name": "A64G",
        "bits": "20",
        "sw": "R",
        "description": "Aperture 64G [A64G]\nIndicates that the BAR aperture can\nbe set to  64G.",
        "reset": "0x0"
      },
      {
        "name": "A128G",
        "bits": "21",
        "sw": "R",
        "description": "Aperture 128G [A128G]\nIndicates that the BAR aperture can\nbe set to  128G.",
        "reset": "0x0"
      },
      {
        "name": "A256G",
        "bits": "22",
        "sw": "R",
        "description": "Aperture 256G [A256G]\nIndicates that the BAR aperture can\nbe set to  256G.",
        "reset": "0x0"
      },
      {
        "name": "A512G",
        "bits": "23",
        "sw": "R",
        "description": "Aperture 512G [A512G]\nIndicates that the BAR aperture can\nbe set to  512G.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CONTROL_1",
    "address": "@0x190",
    "description": "Resizable BAR Control Register 1\nReserved",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Index [BARI]\nSpecifies the index of the BAR controlled by\nthis register. This field can be modified\nindependently for each PF from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "4:3",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RBARC",
        "bits": "7:5",
        "sw": "R",
        "description": "Resizable BAR Count [RBARC]\nSpecifies the number of BARs that can be\nconfigured through the Resizable BAR\nCapability Structure for this PF. This field\ncan be modified independently for each PF\nfrom the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "BARS",
        "bits": "12:8",
        "sw": "R",
        "description": "BAR Size [BARS]\nWhen the Resizable BAR Capability is\nenabled for the Physical Function, this field\ncontrols the BAR aperture for the first BAR\nof the PF (0 = 1M, 1 = 2M, ... , 12 = 4G).\nThis field can be modified independently for\neach PF from the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "31:13",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CAPABILITY_2",
    "address": "@0x194",
    "description": "Resizable BAR Capability Register 2\nReserved",
    "bit_ranges": [
      {
        "name": "R0",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "A1M",
        "bits": "4",
        "sw": "R",
        "description": "Aperture 1M [A1M]\nIndicates that the BAR aperture can\nbe set to  1M.",
        "reset": "0x0"
      },
      {
        "name": "A2M",
        "bits": "5",
        "sw": "R",
        "description": "Aperture 2M [A2M]\nIndicates that the BAR aperture can\nbe set to  2M.",
        "reset": "0x0"
      },
      {
        "name": "A4M",
        "bits": "6",
        "sw": "R",
        "description": "Aperture 4M [A4M]\nIndicates that the BAR aperture can\nbe set to  4M.",
        "reset": "0x0"
      },
      {
        "name": "A8M",
        "bits": "7",
        "sw": "R",
        "description": "Aperture 8M [A8M]\nIndicates that the BAR aperture can\nbe set to  8M.",
        "reset": "0x0"
      },
      {
        "name": "A16M",
        "bits": "8",
        "sw": "R",
        "description": "Aperture 16M [A16M]\nIndicates that the BAR aperture can\nbe set to  16M.",
        "reset": "0x0"
      },
      {
        "name": "A32M",
        "bits": "9",
        "sw": "R",
        "description": "Aperture 32M [A32M]\nIndicates that the BAR aperture can\nbe set to  32M.",
        "reset": "0x0"
      },
      {
        "name": "A64M",
        "bits": "10",
        "sw": "R",
        "description": "Aperture 64M [A64M]\nIndicates that the BAR aperture can\nbe set to  64M.",
        "reset": "0x0"
      },
      {
        "name": "A128M",
        "bits": "11",
        "sw": "R",
        "description": "Aperture 128M [A128M]\nIndicates that the BAR aperture can\nbe set to 128M.",
        "reset": "0x0"
      },
      {
        "name": "A256M",
        "bits": "12",
        "sw": "R",
        "description": "Aperture 256M [A256M]\nIndicates that the BAR aperture can\nbe set to 256M.",
        "reset": "0x0"
      },
      {
        "name": "A512M",
        "bits": "13",
        "sw": "R",
        "description": "Aperture 512M [A512M]\nIndicates that the BAR aperture can\nbe set to 512M.",
        "reset": "0x0"
      },
      {
        "name": "A1G",
        "bits": "14",
        "sw": "R",
        "description": "Aperture 1G [A1G]\nIndicates that the BAR aperture can\nbe set to  1G.",
        "reset": "0x0"
      },
      {
        "name": "A2G",
        "bits": "15",
        "sw": "R",
        "description": "Aperture 2G [A2G]\nIndicates that the BAR aperture can\nbe set to  2G.",
        "reset": "0x0"
      },
      {
        "name": "A4G",
        "bits": "16",
        "sw": "R",
        "description": "Aperture 4G [A4G]\nIndicates that the BAR aperture can\nbe set to  4G.",
        "reset": "0x0"
      },
      {
        "name": "A8G",
        "bits": "17",
        "sw": "R",
        "description": "Aperture 8G [A8G]\nIndicates that the BAR aperture can\nbe set to  8G.",
        "reset": "0x0"
      },
      {
        "name": "A16G",
        "bits": "18",
        "sw": "R",
        "description": "Aperture 16G [A16G]\nIndicates that the BAR aperture can\nbe set to  16G.",
        "reset": "0x0"
      },
      {
        "name": "A32G",
        "bits": "19",
        "sw": "R",
        "description": "Aperture 32G [A32G]\nIndicates that the BAR aperture can\nbe set to  32G.",
        "reset": "0x0"
      },
      {
        "name": "A64G",
        "bits": "20",
        "sw": "R",
        "description": "Aperture 64G [A64G]\nIndicates that the BAR aperture can\nbe set to  64G.",
        "reset": "0x0"
      },
      {
        "name": "A128G",
        "bits": "21",
        "sw": "R",
        "description": "Aperture 128G [A128G]\nIndicates that the BAR aperture can\nbe set to  128G.",
        "reset": "0x0"
      },
      {
        "name": "A256G",
        "bits": "22",
        "sw": "R",
        "description": "Aperture 256G [A256G]\nIndicates that the BAR aperture can\nbe set to  256G.",
        "reset": "0x0"
      },
      {
        "name": "A512G",
        "bits": "23",
        "sw": "R",
        "description": "Aperture 512G [A512G]\nIndicates that the BAR aperture can\nbe set to  512G.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CONTROL_2",
    "address": "@0x198",
    "description": "Resizable BAR Control Register 2\nReserved",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Index [BARI]\nSpecifies the index of the BAR controlled by\nthis register. This field can be modified\nindependently for each PF from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "4:3",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RBARC",
        "bits": "7:5",
        "sw": "R",
        "description": "Resizable BAR Count [RBARC]\nSpecifies the number of BARs that can be\nconfigured through the Resizable BAR\nCapability Structure for this PF. This field\ncan be modified independently for each PF\nfrom the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "BARS",
        "bits": "12:8",
        "sw": "R",
        "description": "BAR Size [BARS]\nWhen the Resizable BAR Capability is\nenabled for the Physical Function, this field\ncontrols the BAR aperture for the first BAR\nof the PF (0 = 1M, 1 = 2M, ... , 12 = 4G).\nThis field can be modified independently for\neach PF from the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "31:13",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CAPABILITY_3",
    "address": "@0x19c",
    "description": "Resizable BAR Capability Register 3\nReserved",
    "bit_ranges": [
      {
        "name": "R0",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "A1M",
        "bits": "4",
        "sw": "R",
        "description": "Aperture 1M [A1M]\nIndicates that the BAR aperture can\nbe set to  1M.",
        "reset": "0x0"
      },
      {
        "name": "A2M",
        "bits": "5",
        "sw": "R",
        "description": "Aperture 2M [A2M]\nIndicates that the BAR aperture can\nbe set to  2M.",
        "reset": "0x0"
      },
      {
        "name": "A4M",
        "bits": "6",
        "sw": "R",
        "description": "Aperture 4M [A4M]\nIndicates that the BAR aperture can\nbe set to  4M.",
        "reset": "0x0"
      },
      {
        "name": "A8M",
        "bits": "7",
        "sw": "R",
        "description": "Aperture 8M [A8M]\nIndicates that the BAR aperture can\nbe set to  8M.",
        "reset": "0x0"
      },
      {
        "name": "A16M",
        "bits": "8",
        "sw": "R",
        "description": "Aperture 16M [A16M]\nIndicates that the BAR aperture can\nbe set to  16M.",
        "reset": "0x0"
      },
      {
        "name": "A32M",
        "bits": "9",
        "sw": "R",
        "description": "Aperture 32M [A32M]\nIndicates that the BAR aperture can\nbe set to  32M.",
        "reset": "0x0"
      },
      {
        "name": "A64M",
        "bits": "10",
        "sw": "R",
        "description": "Aperture 64M [A64M]\nIndicates that the BAR aperture can\nbe set to  64M.",
        "reset": "0x0"
      },
      {
        "name": "A128M",
        "bits": "11",
        "sw": "R",
        "description": "Aperture 128M [A128M]\nIndicates that the BAR aperture can\nbe set to 128M.",
        "reset": "0x0"
      },
      {
        "name": "A256M",
        "bits": "12",
        "sw": "R",
        "description": "Aperture 256M [A256M]\nIndicates that the BAR aperture can\nbe set to 256M.",
        "reset": "0x0"
      },
      {
        "name": "A512M",
        "bits": "13",
        "sw": "R",
        "description": "Aperture 512M [A512M]\nIndicates that the BAR aperture can\nbe set to 512M.",
        "reset": "0x0"
      },
      {
        "name": "A1G",
        "bits": "14",
        "sw": "R",
        "description": "Aperture 1G [A1G]\nIndicates that the BAR aperture can\nbe set to  1G.",
        "reset": "0x0"
      },
      {
        "name": "A2G",
        "bits": "15",
        "sw": "R",
        "description": "Aperture 2G [A2G]\nIndicates that the BAR aperture can\nbe set to  2G.",
        "reset": "0x0"
      },
      {
        "name": "A4G",
        "bits": "16",
        "sw": "R",
        "description": "Aperture 4G [A4G]\nIndicates that the BAR aperture can\nbe set to  4G.",
        "reset": "0x0"
      },
      {
        "name": "A8G",
        "bits": "17",
        "sw": "R",
        "description": "Aperture 8G [A8G]\nIndicates that the BAR aperture can\nbe set to  8G.",
        "reset": "0x0"
      },
      {
        "name": "A16G",
        "bits": "18",
        "sw": "R",
        "description": "Aperture 16G [A16G]\nIndicates that the BAR aperture can\nbe set to  16G.",
        "reset": "0x0"
      },
      {
        "name": "A32G",
        "bits": "19",
        "sw": "R",
        "description": "Aperture 32G [A32G]\nIndicates that the BAR aperture can\nbe set to  32G.",
        "reset": "0x0"
      },
      {
        "name": "A64G",
        "bits": "20",
        "sw": "R",
        "description": "Aperture 64G [A64G]\nIndicates that the BAR aperture can\nbe set to  64G.",
        "reset": "0x0"
      },
      {
        "name": "A128G",
        "bits": "21",
        "sw": "R",
        "description": "Aperture 128G [A128G]\nIndicates that the BAR aperture can\nbe set to  128G.",
        "reset": "0x0"
      },
      {
        "name": "A256G",
        "bits": "22",
        "sw": "R",
        "description": "Aperture 256G [A256G]\nIndicates that the BAR aperture can\nbe set to  256G.",
        "reset": "0x0"
      },
      {
        "name": "A512G",
        "bits": "23",
        "sw": "R",
        "description": "Aperture 512G [A512G]\nIndicates that the BAR aperture can\nbe set to  512G.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CONTROL_3",
    "address": "@0x1a0",
    "description": "Resizable BAR Control Register 3\nReserved",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Index [BARI]\nSpecifies the index of the BAR controlled by\nthis register. This field can be modified\nindependently for each PF from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "4:3",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RBARC",
        "bits": "7:5",
        "sw": "R",
        "description": "Resizable BAR Count [RBARC]\nSpecifies the number of BARs that can be\nconfigured through the Resizable BAR\nCapability Structure for this PF. This field\ncan be modified independently for each PF\nfrom the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "BARS",
        "bits": "12:8",
        "sw": "R",
        "description": "BAR Size [BARS]\nWhen the Resizable BAR Capability is\nenabled for the Physical Function, this field\ncontrols the BAR aperture for the first BAR\nof the PF (0 = 1M, 1 = 2M, ... , 12 = 4G).\nThis field can be modified independently for\neach PF from the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "31:13",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CAPABILITY_4",
    "address": "@0x1a4",
    "description": "Resizable BAR Capability Register 4\nReserved",
    "bit_ranges": [
      {
        "name": "R0",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "A1M",
        "bits": "4",
        "sw": "R",
        "description": "Aperture 1M [A1M]\nIndicates that the BAR aperture can\nbe set to  1M.",
        "reset": "0x0"
      },
      {
        "name": "A2M",
        "bits": "5",
        "sw": "R",
        "description": "Aperture 2M [A2M]\nIndicates that the BAR aperture can\nbe set to  2M.",
        "reset": "0x0"
      },
      {
        "name": "A4M",
        "bits": "6",
        "sw": "R",
        "description": "Aperture 4M [A4M]\nIndicates that the BAR aperture can\nbe set to  4M.",
        "reset": "0x0"
      },
      {
        "name": "A8M",
        "bits": "7",
        "sw": "R",
        "description": "Aperture 8M [A8M]\nIndicates that the BAR aperture can\nbe set to  8M.",
        "reset": "0x0"
      },
      {
        "name": "A16M",
        "bits": "8",
        "sw": "R",
        "description": "Aperture 16M [A16M]\nIndicates that the BAR aperture can\nbe set to  16M.",
        "reset": "0x0"
      },
      {
        "name": "A32M",
        "bits": "9",
        "sw": "R",
        "description": "Aperture 32M [A32M]\nIndicates that the BAR aperture can\nbe set to  32M.",
        "reset": "0x0"
      },
      {
        "name": "A64M",
        "bits": "10",
        "sw": "R",
        "description": "Aperture 64M [A64M]\nIndicates that the BAR aperture can\nbe set to  64M.",
        "reset": "0x0"
      },
      {
        "name": "A128M",
        "bits": "11",
        "sw": "R",
        "description": "Aperture 128M [A128M]\nIndicates that the BAR aperture can\nbe set to 128M.",
        "reset": "0x0"
      },
      {
        "name": "A256M",
        "bits": "12",
        "sw": "R",
        "description": "Aperture 256M [A256M]\nIndicates that the BAR aperture can\nbe set to 256M.",
        "reset": "0x0"
      },
      {
        "name": "A512M",
        "bits": "13",
        "sw": "R",
        "description": "Aperture 512M [A512M]\nIndicates that the BAR aperture can\nbe set to 512M.",
        "reset": "0x0"
      },
      {
        "name": "A1G",
        "bits": "14",
        "sw": "R",
        "description": "Aperture 1G [A1G]\nIndicates that the BAR aperture can\nbe set to  1G.",
        "reset": "0x0"
      },
      {
        "name": "A2G",
        "bits": "15",
        "sw": "R",
        "description": "Aperture 2G [A2G]\nIndicates that the BAR aperture can\nbe set to  2G.",
        "reset": "0x0"
      },
      {
        "name": "A4G",
        "bits": "16",
        "sw": "R",
        "description": "Aperture 4G [A4G]\nIndicates that the BAR aperture can\nbe set to  4G.",
        "reset": "0x0"
      },
      {
        "name": "A8G",
        "bits": "17",
        "sw": "R",
        "description": "Aperture 8G [A8G]\nIndicates that the BAR aperture can\nbe set to  8G.",
        "reset": "0x0"
      },
      {
        "name": "A16G",
        "bits": "18",
        "sw": "R",
        "description": "Aperture 16G [A16G]\nIndicates that the BAR aperture can\nbe set to  16G.",
        "reset": "0x0"
      },
      {
        "name": "A32G",
        "bits": "19",
        "sw": "R",
        "description": "Aperture 32G [A32G]\nIndicates that the BAR aperture can\nbe set to  32G.",
        "reset": "0x0"
      },
      {
        "name": "A64G",
        "bits": "20",
        "sw": "R",
        "description": "Aperture 64G [A64G]\nIndicates that the BAR aperture can\nbe set to  64G.",
        "reset": "0x0"
      },
      {
        "name": "A128G",
        "bits": "21",
        "sw": "R",
        "description": "Aperture 128G [A128G]\nIndicates that the BAR aperture can\nbe set to  128G.",
        "reset": "0x0"
      },
      {
        "name": "A256G",
        "bits": "22",
        "sw": "R",
        "description": "Aperture 256G [A256G]\nIndicates that the BAR aperture can\nbe set to  256G.",
        "reset": "0x0"
      },
      {
        "name": "A512G",
        "bits": "23",
        "sw": "R",
        "description": "Aperture 512G [A512G]\nIndicates that the BAR aperture can\nbe set to  512G.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CONTROL_4",
    "address": "@0x1a8",
    "description": "Resizable BAR Control Register 4\nReserved",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Index [BARI]\nSpecifies the index of the BAR controlled by\nthis register. This field can be modified\nindependently for each PF from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "4:3",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RBARC",
        "bits": "7:5",
        "sw": "R",
        "description": "Resizable BAR Count [RBARC]\nSpecifies the number of BARs that can be\nconfigured through the Resizable BAR\nCapability Structure for this PF. This field\ncan be modified independently for each PF\nfrom the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "BARS",
        "bits": "12:8",
        "sw": "R",
        "description": "BAR Size [BARS]\nWhen the Resizable BAR Capability is\nenabled for the Physical Function, this field\ncontrols the BAR aperture for the first BAR\nof the PF (0 = 1M, 1 = 2M, ... , 12 = 4G).\nThis field can be modified independently for\neach PF from the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "31:13",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CAPABILITY_5",
    "address": "@0x1ac",
    "description": "Resizable BAR Capability Register 5\nReserved",
    "bit_ranges": [
      {
        "name": "R0",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "A1M",
        "bits": "4",
        "sw": "R",
        "description": "Aperture 1M [A1M]\nIndicates that the BAR aperture can\nbe set to  1M.",
        "reset": "0x0"
      },
      {
        "name": "A2M",
        "bits": "5",
        "sw": "R",
        "description": "Aperture 2M [A2M]\nIndicates that the BAR aperture can\nbe set to  2M.",
        "reset": "0x0"
      },
      {
        "name": "A4M",
        "bits": "6",
        "sw": "R",
        "description": "Aperture 4M [A4M]\nIndicates that the BAR aperture can\nbe set to  4M.",
        "reset": "0x0"
      },
      {
        "name": "A8M",
        "bits": "7",
        "sw": "R",
        "description": "Aperture 8M [A8M]\nIndicates that the BAR aperture can\nbe set to  8M.",
        "reset": "0x0"
      },
      {
        "name": "A16M",
        "bits": "8",
        "sw": "R",
        "description": "Aperture 16M [A16M]\nIndicates that the BAR aperture can\nbe set to  16M.",
        "reset": "0x0"
      },
      {
        "name": "A32M",
        "bits": "9",
        "sw": "R",
        "description": "Aperture 32M [A32M]\nIndicates that the BAR aperture can\nbe set to  32M.",
        "reset": "0x0"
      },
      {
        "name": "A64M",
        "bits": "10",
        "sw": "R",
        "description": "Aperture 64M [A64M]\nIndicates that the BAR aperture can\nbe set to  64M.",
        "reset": "0x0"
      },
      {
        "name": "A128M",
        "bits": "11",
        "sw": "R",
        "description": "Aperture 128M [A128M]\nIndicates that the BAR aperture can\nbe set to 128M.",
        "reset": "0x0"
      },
      {
        "name": "A256M",
        "bits": "12",
        "sw": "R",
        "description": "Aperture 256M [A256M]\nIndicates that the BAR aperture can\nbe set to 256M.",
        "reset": "0x0"
      },
      {
        "name": "A512M",
        "bits": "13",
        "sw": "R",
        "description": "Aperture 512M [A512M]\nIndicates that the BAR aperture can\nbe set to 512M.",
        "reset": "0x0"
      },
      {
        "name": "A1G",
        "bits": "14",
        "sw": "R",
        "description": "Aperture 1G [A1G]\nIndicates that the BAR aperture can\nbe set to  1G.",
        "reset": "0x0"
      },
      {
        "name": "A2G",
        "bits": "15",
        "sw": "R",
        "description": "Aperture 2G [A2G]\nIndicates that the BAR aperture can\nbe set to  2G.",
        "reset": "0x0"
      },
      {
        "name": "A4G",
        "bits": "16",
        "sw": "R",
        "description": "Aperture 4G [A4G]\nIndicates that the BAR aperture can\nbe set to  4G.",
        "reset": "0x0"
      },
      {
        "name": "A8G",
        "bits": "17",
        "sw": "R",
        "description": "Aperture 8G [A8G]\nIndicates that the BAR aperture can\nbe set to  8G.",
        "reset": "0x0"
      },
      {
        "name": "A16G",
        "bits": "18",
        "sw": "R",
        "description": "Aperture 16G [A16G]\nIndicates that the BAR aperture can\nbe set to  16G.",
        "reset": "0x0"
      },
      {
        "name": "A32G",
        "bits": "19",
        "sw": "R",
        "description": "Aperture 32G [A32G]\nIndicates that the BAR aperture can\nbe set to  32G.",
        "reset": "0x0"
      },
      {
        "name": "A64G",
        "bits": "20",
        "sw": "R",
        "description": "Aperture 64G [A64G]\nIndicates that the BAR aperture can\nbe set to  64G.",
        "reset": "0x0"
      },
      {
        "name": "A128G",
        "bits": "21",
        "sw": "R",
        "description": "Aperture 128G [A128G]\nIndicates that the BAR aperture can\nbe set to  128G.",
        "reset": "0x0"
      },
      {
        "name": "A256G",
        "bits": "22",
        "sw": "R",
        "description": "Aperture 256G [A256G]\nIndicates that the BAR aperture can\nbe set to  256G.",
        "reset": "0x0"
      },
      {
        "name": "A512G",
        "bits": "23",
        "sw": "R",
        "description": "Aperture 512G [A512G]\nIndicates that the BAR aperture can\nbe set to  512G.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESIZABLE_BAR_CONTROL_5",
    "address": "@0x1b0",
    "description": "Resizable BAR Control Register 5\nReserved",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Index [BARI]\nSpecifies the index of the BAR controlled by\nthis register. This field can be modified\nindependently for each PF from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "4:3",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RBARC",
        "bits": "7:5",
        "sw": "R",
        "description": "Resizable BAR Count [RBARC]\nSpecifies the number of BARs that can be\nconfigured through the Resizable BAR\nCapability Structure for this PF. This field\ncan be modified independently for each PF\nfrom the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "BARS",
        "bits": "12:8",
        "sw": "R",
        "description": "BAR Size [BARS]\nWhen the Resizable BAR Capability is\nenabled for the Physical Function, this field\ncontrols the BAR aperture for the first BAR\nof the PF (0 = 1M, 1 = 2M, ... , 12 = 4G).\nThis field can be modified independently for\neach PF from the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "31:13",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LATENCY_TOLERANCE_REPORTING_(LTR)_EXTENDED_CAPABILITY_HEADER",
    "address": "@0x1b8",
    "description": "Latency Tolerance Reporting (LTR) Extended Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe Latency Tolerance Reporting\nCapability (0018  hex).",
        "reset": "0x018"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 1, but can be modified from the\nlocal management bus.",
        "reset": "0x01"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h1c0"
      }
    ]
  },
  {
    "name": "LTR_MAX_SNOOP/MAX_NO_SNOOP_LATENCY",
    "address": "@0x1bc",
    "description": "LTR Max Snoop/Max No-Snoop Latency Register\nReserved",
    "bit_ranges": [
      {
        "name": "MSL",
        "bits": "9:0",
        "sw": "R/W",
        "description": "Max Snoop Latency [MSL]\nWhen multiplied by the value of the\nMax Snoop Latency Scale, this field\ndefines the maximum snoop value\nthe device is permitted to request in\nan LTR message. This field can be\nwritten independently for each\nPhysical Function from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "MSLS",
        "bits": "12:10",
        "sw": "R/W",
        "description": "Max Snoop Latency Scale [MSLS]\nSpecifies the scale value for the Max\nSnoop Latency. When the setting of\nthis field is non- zero, the actual\nsnoop latency is determined by\nmultiplying the Max Snoop Latency\nby the following scale factors: 001:\n32 ns, 010: 1024 ns, 011: 32,768\nns, 100: 1,047,576 ns, 101:\n33,554,432ns, 110-111: Reserved",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "15:13",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MNSL",
        "bits": "25:16",
        "sw": "R/W",
        "description": "Max No- Snoop Latency [MNSL]\nWhen multiplied by the value of the\nMax No- Snoop Latency Scale, this\nfield defines the maximum no-snoop\nvalue the device is permitted to\nrequest in an LTR message. This field\ncan be written independently for\neach Physical Function from the local\nmanagement  bus.",
        "reset": "0x0"
      },
      {
        "name": "MNSLS",
        "bits": "28:26",
        "sw": "R/W",
        "description": "Max No- Snoop Latency Scale [MNSLS]\nSpecifies the scale value for the Max\nNo-Snoop Latency. When the setting\nof this field is non- zero, the actual\nsnoop latency is determined by\nmultiplying the Max No-Snoop\nLatency by the following scale\nfactors: 001: 32 ns, 010: 1024 ns,\n011: 32,768 ns, 100: 1,047,576 ns,\n101: 33,554,432ns, 110-111:\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "31:29",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "DPA_EXTENDED_CAPABILITY_HEADER",
    "address": "@0x1c0",
    "description": "DPA Extended Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe Dynamic Power Allocation\nReporting Capability",
        "reset": "0x0016"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 1, but can be modified from the\nlocal management bus.",
        "reset": "0x1"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h200"
      }
    ]
  },
  {
    "name": "DPA_CAPABILITY",
    "address": "@0x1c4",
    "description": "DPA Capability Register\nSpecifies the second of the two\ntransition latency values for the\nsubstates. The unit of latency is\nspecified by the Transition Latency\nUnit field of this register.",
    "bit_ranges": [
      {
        "name": "MNS",
        "bits": "4:0",
        "sw": "R",
        "description": "Maximum Number of Substates [MNS]\nMaximum number of DPA substates\nsupported by the Function (the value\nin this field is the number of\nsubstates minus 1).",
        "reset": "5'd7"
      },
      {
        "name": "R0",
        "bits": "7:5",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "TLU",
        "bits": "9:8",
        "sw": "R",
        "description": "Transition Latency Unit [TLU]\nThis is the unit of the transition\nlatencies specified in the Transition\nLatency Value 0 and Transition\nLatency Value 1 fields of this register\n(00 = 1ms, 01 = 10ms, 10 =\n100ms, 11 = reserved).",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "11:10",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PAS",
        "bits": "13:12",
        "sw": "R",
        "description": "Power Allocation Scale [PAS]\nThis is the scale used to compute the\nactual power from the values\nspecified in the Dynamic Power\nAllocation Array Registers 0 - 7. The\nactual   power in Watts is obtained\nby multiplying the value in the\nDynamic Power Allocation Array\nRegister by this scale factor (00 =\n10x, 01 = 1x, 10 = 0.1x, 11 =\n0.01x).",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "15:14",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "TLV0",
        "bits": "23:16",
        "sw": "R",
        "description": "Transition Latency Value 0 [TLV0]\nSpecifies the transition latency for\nthe substate. Each of the 32\nsubstates may specify one of the two\ntransition latency values. This field\ncontains the first of the two latency\nvalues. The unit of latency is\nspecified by the Transition Latency\nUnit field of this register.",
        "reset": "8'h10"
      },
      {
        "name": "TLV1",
        "bits": "31:24",
        "sw": "R",
        "description": "Transition Latency Value 1 [TLV1]\nSpecifies the second of the two\ntransition latency values for the\nsubstates. The unit of latency is\nspecified by the Transition Latency\nUnit field of this register.",
        "reset": ""
      }
    ]
  },
  {
    "name": "DPA_LATENCY_INDICATOR",
    "address": "@0x1c8",
    "description": "DPA Latency Indicator Register\nBit i of this register indicates the\nchoice of the transition latency value\nfor substate i. A setting of 0\nindicates that Transition Latency\nValue 0 from the DPA Capability\nRegister applies to this substate; a\nsetting of 1 indicates that Transition\nLatency Value 1 applies.",
    "bit_ranges": [
      {
        "name": "TLIN",
        "bits": "31:0",
        "sw": "R",
        "description": "Transition Latency Indicator Bits [TLIN]\nBit i of this register indicates the\nchoice of the transition latency value\nfor substate i. A setting of 0\nindicates that Transition Latency\nValue 0 from the DPA Capability\nRegister applies to this substate; a\nsetting of 1 indicates that Transition\nLatency Value 1 applies.",
        "reset": "See\nDescription"
      }
    ]
  },
  {
    "name": "DPA_CONTROL_AND_STATUS_S",
    "address": "@0x1cc",
    "description": "DPA Control and Status Registers\nReserved",
    "bit_ranges": [
      {
        "name": "SS",
        "bits": "4:0",
        "sw": "R",
        "description": "Substate Status [SS]\nThis field provides the current DPA\nsubstate of   this Function. This field\nis writable from the local\nmanagement bus, and must be\nupdated by the local software\nrunning on the EndPoint upon\ncompletion of a DPA transition to a\nnew  substate.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "7:5",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "SCE",
        "bits": "8",
        "sw": "R/WOCLR",
        "description": "Substate Control Enabled [SCE]\nThis bit enables the Substate Control\nfield. This bit is initialized to 1 by the\nhardware on a power- on reset or a\nFunction-Level Reset. Software may\nclear this bit by writing a 1 to this bit\nposition, but cannot set this bit\ndirectly through a configuration\nwrite. Clearing this bit disables the\nSubstate Control field, thus\npreventing further substate\ntransitions for this Function. This bit\ncan be set to 0 or 1 through the local\nmanagement bus, by writing a 0 or\n1,  respectively.",
        "reset": "0x1"
      },
      {
        "name": "R4",
        "bits": "15:9",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "SC",
        "bits": "20:16",
        "sw": "R/W",
        "description": "Substate Control [SC]\nThis field is used to initiate a\ntransition of the Function's DPA to a\nnew substate. To initiate the\ntransition, software must write the\ndesired substate value into this field\nand wait for the transition latency of\nthe substate for the Function to\ncomplete the transition. This field\ncan also be written from the local\nmanagement bus. All substate\ntransitions are disabled when the\nSubstate Control Enabled bit is 0.\nThe core generates a one-cycle pulse\non the output DPA_INTERRUPT when\nthe value if this field is changed (bit\n0 is for PF 0 and so on) This\ninterrupt informs the client of the\nrequest from software to change the\nDPA substate. In response, the client\nmust read the Substate Control field\nfrom this register to determine the\nnew substate, and perform the\nactions necessary to effect the\nsubstate change. On completion of\nthe substate change, the client must\nupdate the Substate Status field to\nreflect the new substate the function\nis  in.",
        "reset": "0x0"
      },
      {
        "name": "R5",
        "bits": "31:21",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "DYNAMIC_POWER_ALLOCATION_ARRAY_0",
    "address": "@0x1d0",
    "description": "Dynamic Power Allocation Array Register 0\nThis field contains the power\nallocation for the DPA substate #3\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
    "bit_ranges": [
      {
        "name": "SPA0_0",
        "bits": "7:0",
        "sw": "R",
        "description": "Substate Power Allocation 0 [SPA0_0]\nThis field contains the power\nallocation for the DPA substate #0\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
        "reset": "8'h0"
      },
      {
        "name": "SPA1_0",
        "bits": "15:8",
        "sw": "R",
        "description": "Substate Power Allocation 1 [SPA1_0]\nThis field contains the power\nallocation for the DPA substate #1\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
        "reset": "8'h1"
      },
      {
        "name": "SPA2_0",
        "bits": "23:16",
        "sw": "R",
        "description": "Substate Power Allocation 2 [SPA2_0]\nThis field contains the power\nallocation for the DPA substate #2\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
        "reset": "8'h2"
      },
      {
        "name": "SPA3_0",
        "bits": "31:24",
        "sw": "R",
        "description": "Substate Power Allocation 3 [SPA3_0]\nThis field contains the power\nallocation for the DPA substate #3\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
        "reset": "8'h3"
      }
    ]
  },
  {
    "name": "DYNAMIC_POWER_ALLOCATION_ARRAY_1",
    "address": "@0x1d4",
    "description": "Dynamic Power Allocation Array Register 1\nThis field contains the power\nallocation for the DPA substate #7\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
    "bit_ranges": [
      {
        "name": "SPA0_1",
        "bits": "7:0",
        "sw": "R",
        "description": "Substate Power Allocation 4 [SPA0_1]\nThis field contains the power\nallocation for the DPA substate #4\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
        "reset": "8'h4"
      },
      {
        "name": "SPA1_1",
        "bits": "15:8",
        "sw": "R",
        "description": "Substate Power Allocation 5 [SPA1_1]\nThis field contains the power\nallocation for the DPA substate #5\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
        "reset": "8'h5"
      },
      {
        "name": "SPA2_1",
        "bits": "23:16",
        "sw": "R",
        "description": "Substate Power Allocation 6 [SPA2_1]\nThis field contains the power\nallocation for the DPA substate #6\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
        "reset": "8'h6"
      },
      {
        "name": "SPA3_1",
        "bits": "31:24",
        "sw": "R",
        "description": "Substate Power Allocation 7 [SPA3_1]\nThis field contains the power\nallocation for the DPA substate #7\ncovered by this register. This value,\nwhen multiplied by the Power\nAllocation Scale programmed in the\nDPA Capability Register, provides the\npower associated with the\ncorresponding substate in  Watts.",
        "reset": "8'h7"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x1d8 + [0..3 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SR_IOV_EXTENDED_CAPABILITY_HEADER",
    "address": "@0x200",
    "description": "SR-IOV Extended Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI-SIG to\nthe SR-IOV Extended Capability\nStructure (0010  hex).",
        "reset": "0x0010"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG-assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 1, but can be modified\nindependently for each Function\nfrom the local management  bus.",
        "reset": "0x1"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h274"
      }
    ]
  },
  {
    "name": "SR_IOV_CAPABILITIES",
    "address": "@0x204",
    "description": "SR-IOV Capabilities Register\nReserved",
    "bit_ranges": [
      {
        "name": "VFMC",
        "bits": "0",
        "sw": "R",
        "description": "VF Migration Capable [VFMC]\nSet when the core supports VF\nmigration. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "ACHP",
        "bits": "1",
        "sw": "R",
        "description": "ARI Capable Hierarchy Preserved [ACHP]\nA 1 in this bit position indicates that\nthe ARI Capable Hierarchy bit in the\nSR-IOV Control Register is preserved\nacross certain power state\ntransitions (see the PCI-SIG Single\nRoot IO Virtualization and Sharing\nSpecifications, Version 1.1, Section\n3.3.3.5 for details). This bit is set to\n1 by default, but can be modified\nfrom the local management bus.",
        "reset": "0x1"
      },
      {
        "name": "R0",
        "bits": "31:2",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SR_IOV_CONTROL_AND_STATUS_S",
    "address": "@0x208",
    "description": "SR-IOV Control and Status Registers\nNot implemented.",
    "bit_ranges": [
      {
        "name": "VFE",
        "bits": "0",
        "sw": "R/W",
        "description": "VF Enable [VFE]\nThis bit must be set to enable the\nVFs associated with this PF.",
        "reset": "0x0"
      },
      {
        "name": "VFME",
        "bits": "1",
        "sw": "R",
        "description": "VF Migration Enable [VFME]\nNot supported. Hardwired to  0",
        "reset": "0x0"
      },
      {
        "name": "VFMIE",
        "bits": "2",
        "sw": "R",
        "description": "VF Migration Interrupt Enable [VFMIE]\nNot supported. Hardwired to  0",
        "reset": "0x0"
      },
      {
        "name": "VFMSE",
        "bits": "3",
        "sw": "R/W",
        "description": "VF Memory Space Enable [VFMSE]\nThis bit must be set to allow access\nto the memory space of the VFs\nassociated with this  PF.",
        "reset": "0x0"
      },
      {
        "name": "ARIE",
        "bits": "4",
        "sw": "R/W",
        "description": "ARI Capable Hierarchy [ARIE]\nThis bit enables the ARI mode for\nVirtual Functions. This bit must be\nset when VF Enable is set. Valid only\nfor PF0",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "15:5",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "SSR",
        "bits": "31:16",
        "sw": "R",
        "description": "SRIOV Status Register [SSR]\nNot implemented.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "INITIAL_VFS/TOTAL_VFS",
    "address": "@0x20c",
    "description": "Initial VFs/Total VFs Register\nThis field contains the total number\nof VFs per PF. Its default setting is\nidentical to that of InitialVFs. This\nfield can be modified using local\nmanagement registers.",
    "bit_ranges": [
      {
        "name": "IVF",
        "bits": "15:0",
        "sw": "R",
        "description": "Initial VFs [IVF]\nThis field contains the initial number\nof VFs configured for each PF. This\nfield can be modified using local\nmanagement registers.",
        "reset": "0x8"
      },
      {
        "name": "TVF",
        "bits": "31:16",
        "sw": "R",
        "description": "Total VFs [TVF]\nThis field contains the total number\nof VFs per PF. Its default setting is\nidentical to that of InitialVFs. This\nfield can be modified using local\nmanagement registers.",
        "reset": "0x8"
      }
    ]
  },
  {
    "name": "FUNCTION_DEPENDENCY_LINK/NUMVFS",
    "address": "@0x210",
    "description": "Function Dependency Link/NumVFs Register\nThis field is used to specify\ndependencies between PFs. It can be\nmodified independently for each\nFunction from the local management\nbus.",
    "bit_ranges": [
      {
        "name": "NVF",
        "bits": "15:0",
        "sw": "R/W",
        "description": "NumVFs [NVF]\nThis field must be set by the\nsoftware to the number of VFs that it\nwants to enable for each PF. This\nfield can be changed only when the\nVF Enable bit in the SR-IOV Control\nRegister is 0. Its value should not\nexceed the setting of TotalVFs for\nthe corresponding Physical Function.\nThis field can also be written from\nthe local management bus.",
        "reset": "0x0"
      },
      {
        "name": "FDL",
        "bits": "31:16",
        "sw": "R",
        "description": "Function Dependency Link [FDL]\nThis field is used to specify\ndependencies between PFs. It can be\nmodified independently for each\nFunction from the local management\nbus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VF_OFFSET/STRIDE",
    "address": "@0x214",
    "description": "VF Offset/Stride Register\nStride value used to assign RIDs for\nVFs. The stride value is hardwired to\n1 for all Physical Functions.",
    "bit_ranges": [
      {
        "name": "FVFO",
        "bits": "15:0",
        "sw": "R",
        "description": "First VF Offset [FVFO]\nOffset of First VF relative to its PF.\nThis field can be re-written\nindependently for each PF from the\nlocal management bus.",
        "reset": "16'd1"
      },
      {
        "name": "VFS",
        "bits": "31:16",
        "sw": "R",
        "description": "VF Stride [VFS]\nStride value used to assign RIDs for\nVFs. The stride value is hardwired to\n1 for all Physical Functions.",
        "reset": "0x1"
      }
    ]
  },
  {
    "name": "VF_DEVICE_ID",
    "address": "@0x218",
    "description": "VF Device ID Register\nVF device id assigned to the device.\nIts default value is specified in\nreg_defaults.h, but can be re-\nwritten independently for each PF\nfrom the local management bus.",
    "bit_ranges": [
      {
        "name": "R2",
        "bits": "15:0",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "VFDI",
        "bits": "31:16",
        "sw": "R",
        "description": "VF Device ID [VFDI]\nVF device id assigned to the device.\nIts default value is specified in\nreg_defaults.h, but can be re-\nwritten independently for each PF\nfrom the local management bus.",
        "reset": "0x0100"
      }
    ]
  },
  {
    "name": "SUPPORTED_PAGE_SIZES",
    "address": "@0x21c",
    "description": "Supported Page Sizes Register\nReserved",
    "bit_ranges": [
      {
        "name": "PS",
        "bits": "15:0",
        "sw": "R",
        "description": "Page Sizes [PS]\nPage sizes supported by the device\n(one bit for each page size). The\ncore implements only bits 15:0 of\nthis register. The default value of this\nfield is specified in reg_defaults.h,\nbut can be re- written independently\nfor each PF from the local\nmanagement bus.",
        "reset": "16'h553"
      },
      {
        "name": "R0",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SYSTEM_PAGE_SIZE",
    "address": "@0x220",
    "description": "System Page Size Register\nReserved",
    "bit_ranges": [
      {
        "name": "SPS",
        "bits": "15:0",
        "sw": "R/W",
        "description": "System Page Size [SPS]\nThis field must be programmed by\nsoftware to the current page size in\nuse. The core implements only bits\n15:0 of this register. This field can\nalso be written from the local\nmanagement  bus.",
        "reset": "0x1"
      },
      {
        "name": "R0",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VF_BASE_ADDRESS_0",
    "address": "@0x224",
    "description": "VF Base Address Register 0\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
    "bit_ranges": [
      {
        "name": "MSI",
        "bits": "0",
        "sw": "R",
        "description": "Memory Space Indicator [MSI]\nSpecifies whether this BAR defines a\nmemory address range or an I/O\naddress range (0 = memory, 1 =\nI/O). The value read in this field is\ndetermined by the setting of BAR\nConfiguration Registers of the\nassociated Physical  Function",
        "reset": "0x0"
      },
      {
        "name": "R7",
        "bits": "1",
        "sw": "R",
        "description": "Reserved [R7]\nThis bit is hardwired to 0 for both\nmemory and I/O BARs.",
        "reset": "0x0"
      },
      {
        "name": "S0",
        "bits": "2",
        "sw": "R",
        "description": "Size [S0]\nWhen the BAR is used to define a\nmemory address range, this field\nindicates whether the address\nrange is 32-bit or 64-bit (0 = 32-\nbit, 1 = 64 bit).\nFor 64-bit address ranges, the value\nin BAR 1 is treated as a continuation\nof the base address in BAR 0. The\nvalue read in this field is determined\nby the setting of BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x1"
      },
      {
        "name": "P0",
        "bits": "3",
        "sw": "R",
        "description": "Prefetchability [P0]\nWhen the BAR is used to define a\nmemory address range, this field\ndeclares whether data from the\naddress range is prefetchable (0 =\nnon- prefetchable, 1 =\nprefetchable). The value read in this\nfield is determined by the setting of\nBAR\nConfiguration Registers of the\nassociated Physical Function",
        "reset": "0x0"
      },
      {
        "name": "R8",
        "bits": "7:4",
        "sw": "R",
        "description": "Reserved [R8]\nThese bits are hardwired to  0",
        "reset": "0x0"
      },
      {
        "name": "BAMR0",
        "bits": "21:8",
        "sw": "R",
        "description": "Base Address - RO part [BAMR0]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      },
      {
        "name": "BAMRW",
        "bits": "31:22",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VF_BASE_ADDRESS_1",
    "address": "@0x228",
    "description": "VF Base Address Register 1\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
    "bit_ranges": [
      {
        "name": "BAMRW",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VF_BASE_ADDRESS_2",
    "address": "@0x22c",
    "description": "VF Base Address Register 2\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
    "bit_ranges": [
      {
        "name": "MSI",
        "bits": "0",
        "sw": "R",
        "description": "Memory Space Indicator [MSI]\nSpecifies whether this BAR defines a\nmemory address range or an I/O\naddress range (0 = memory, 1 =\nI/O). The value read in this field is\ndetermined by the setting of BAR\nConfiguration Registers of the\nassociated Physical  Function",
        "reset": "0x0"
      },
      {
        "name": "R7",
        "bits": "1",
        "sw": "R",
        "description": "Reserved [R7]\nThis bit is hardwired to 0 for both\nmemory and I/O BARs.",
        "reset": "0x0"
      },
      {
        "name": "S0",
        "bits": "2",
        "sw": "R",
        "description": "Size [S0]\nWhen the BAR is used to define a\nmemory address range, this field\nindicates whether the address\nrange is 32-bit or 64-bit (0 = 32-\nbit, 1 = 64 bit).\nFor 64-bit address ranges, the value\nin BAR 1 is treated as a continuation\nof the base address in BAR 0. The\nvalue read in this field is determined\nby the setting of BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x1"
      },
      {
        "name": "P0",
        "bits": "3",
        "sw": "R",
        "description": "Prefetchability [P0]\nWhen the BAR is used to define a\nmemory address range, this field\ndeclares whether data from the\naddress range is prefetchable (0 =\nnon- prefetchable, 1 =\nprefetchable). The value read in this\nfield is determined by the setting of\nBAR\nConfiguration Registers of the\nassociated Physical Function",
        "reset": "0x0"
      },
      {
        "name": "R8",
        "bits": "7:4",
        "sw": "R",
        "description": "Reserved [R8]\nThese bits are hardwired to  0",
        "reset": "0x0"
      },
      {
        "name": "BAMR0",
        "bits": "21:8",
        "sw": "R",
        "description": "Base Address - RO part [BAMR0]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      },
      {
        "name": "BAMRW",
        "bits": "31:22",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VF_BASE_ADDRESS_3",
    "address": "@0x230",
    "description": "VF Base Address Register 3\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
    "bit_ranges": [
      {
        "name": "BAMRW",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VF_BASE_ADDRESS_4",
    "address": "@0x234",
    "description": "VF Base Address Register 4\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
    "bit_ranges": [
      {
        "name": "MSI",
        "bits": "0",
        "sw": "R",
        "description": "Memory Space Indicator [MSI]\nSpecifies whether this BAR defines a\nmemory address range or an I/O\naddress range (0 = memory, 1 =\nI/O). The value read in this field is\ndetermined by the setting of BAR\nConfiguration Registers of the\nassociated Physical  Function",
        "reset": "0x0"
      },
      {
        "name": "R7",
        "bits": "1",
        "sw": "R",
        "description": "Reserved [R7]\nThis bit is hardwired to 0 for both\nmemory and I/O BARs.",
        "reset": "0x0"
      },
      {
        "name": "S0",
        "bits": "2",
        "sw": "R",
        "description": "Size [S0]\nWhen the BAR is used to define a\nmemory address range, this field\nindicates whether the address\nrange is 32-bit or 64-bit (0 = 32-\nbit, 1 = 64 bit).\nFor 64-bit address ranges, the value\nin BAR 1 is treated as a continuation\nof the base address in BAR 0. The\nvalue read in this field is determined\nby the setting of BAR Configuration\nRegisters of the associated Physical",
        "reset": "0x1"
      },
      {
        "name": "P0",
        "bits": "3",
        "sw": "R",
        "description": "Prefetchability [P0]\nWhen the BAR is used to define a\nmemory address range, this field\ndeclares whether data from the\naddress range is prefetchable (0 =\nnon- prefetchable, 1 =\nprefetchable). The value read in this\nfield is determined by the setting of\nBAR\nConfiguration Registers of the",
        "reset": "0x0"
      },
      {
        "name": "RESERVED",
        "bits": "7:4",
        "sw": "R",
        "description": "Reserved\nTashseoscei abtietsd  aPrhey shiacradl wFuirnecdt itoon   0",
        "reset": "0x0"
      },
      {
        "name": "Ra8s",
        "bits": "21:8",
        "sw": "R",
        "description": "B[Ra8s]e Address - RO part [BAMR0]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      },
      {
        "name": "BAMRW",
        "bits": "31:22",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in BAR Configuration\nRegisters of the associated Physical\nFunction.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VF_BASE_ADDRESS_5",
    "address": "@0x238",
    "description": "VF Base Address Register 5\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
    "bit_ranges": [
      {
        "name": "BAMRW",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nsetting of BAR Configuration\nRegisters of the associated Physical\nFunction. All other bits are not\nwriteable, and are read as 0's.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VF_MIGRATION_STATE_ARRAY_OFFSET",
    "address": "@0x23c",
    "description": "VF Migration State Array Offset Register\n(no description)",
    "bit_ranges": [
      {
        "name": "MSAOR",
        "bits": "31:0",
        "sw": "R",
        "description": "MSAOR\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x240 + [0..12 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_REQUESTER_EXTENDED_CAPABILITY_HEADER",
    "address": "@0x274",
    "description": "TPH Requester Extended Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe TPH Requester Capability.",
        "reset": "0x0017"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 1, but can be modified\nindependently for each  PF from the\nlocal management  bus.",
        "reset": "0x1"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h900"
      }
    ]
  },
  {
    "name": "TPH_REQUESTER_CAPABILITY",
    "address": "@0x278",
    "description": "TPH Requester Capability Register\nReserved",
    "bit_ranges": [
      {
        "name": "NSM",
        "bits": "0",
        "sw": "R",
        "description": "No ST Mode Supported [NSM]\nWhen set to 1, indicates that this\nFunction supports the 'No ST Mode'\nfor the generation of TPH Steering\nTags. In the No ST Mode, the device\nmust use a Steering Tag value of 0\nfor all requests. This bit is hardwired\nto 1, as all TPH Requesters are\nrequired to support the No ST Mode\nof  operation.",
        "reset": "0x1"
      },
      {
        "name": "IVMS",
        "bits": "1",
        "sw": "R",
        "description": "Interrupt Vector Mode Supported [IVMS]\nA setting of 1 indicates that the\nFunction supports the Interrupt\nVector Mode for TPH Steering Tag\ngeneration. In the Interrupt Vector\nMode, Steering Tags are attached to\nMSI/MSI-X interrupt requests. The\nSteering Tag for each interrupt\nrequest is selected by the MSI/MSI-X\ninterrupt vector number. This bit is\nset to 1 by default, but can be\nmodified from the local management\nbus.",
        "reset": "0x1"
      },
      {
        "name": "DSMS",
        "bits": "2",
        "sw": "R",
        "description": "Device- Specific Mode Supported [DSMS]\nA setting of 1 indicates that the\nFunction supports the Device-\nSpecific Mode for TPH Steering Tag\ngeneration. In this mode, the\nSteering Tags are supplied by the\nclient for each request through the\nHAL master interface. The client\ntypically chooses the Steering Tag\nvalues from the ST Table, but is not\nrequired to do so. This bit is set to 1\nby default, but can be modified from\nthe local management  bus.",
        "reset": "0x1"
      },
      {
        "name": "R0",
        "bits": "7:3",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "ERS",
        "bits": "8",
        "sw": "R",
        "description": "Extended TPH Requester Supported [ERS]\nWhen set to 1, indicates that the\nFunction is capable of generating\nrequests with a TPH TLP Prefix.",
        "reset": "0x0"
      },
      {
        "name": "STL",
        "bits": "10:9",
        "sw": "R",
        "description": "ST Table Location [STL]\nThe setting of this field indicates if a\nSteering Tag Table is implemented\nfor this Function, and its location if\npresent. (00 = ST Table not present,\n01 = ST Table in the TPH Requester\nCapability Structure, 10 = ST values\nstored in the MSI-X Table in client\nRAM, 11 = reserved.). This field can\nbe modified from the local\nmanagement  bus.",
        "reset": "0x1"
      },
      {
        "name": "R1",
        "bits": "15:11",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "STS",
        "bits": "26:16",
        "sw": "R",
        "description": "ST Table Size [STS]\nSpecifies the number of entries in\nthe Steering Tag Table (0 = 1 entry,\n1 = 2 entries, and so on). Max limit\nis 64 entries when the ST Table is\nlocated in the TPH Requester\nCapability Structure, and 2048\nentries when located in the MSI-X\ntable. Each entry is 16 bits long. This\nfield can be modified from the local\nmanagement  bus.",
        "reset": "11'd7"
      },
      {
        "name": "R2",
        "bits": "31:27",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_REQUESTER_CONTROL",
    "address": "@0x27c",
    "description": "TPH Requester Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "CSM",
        "bits": "2:0",
        "sw": "R/W",
        "description": "ST Mode [CSM]\nThis field selects the ST mode (000\n= No Steering Tag Mode, 001 =\nInterrupt Vector Mode, 010 =\nDevice-Specific Mode, other values\nare reserved). The TPH_ST_MODE\noutput of the core reflects the\nsetting of this register field. This field\ncan also be written from the local\nmanagement  bus.",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "7:3",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "5'h00"
      },
      {
        "name": "CRE",
        "bits": "9:8",
        "sw": "R/W",
        "description": "TPH Requester Enable [CRE]\nWhen set the Function is allowed to\ngenerate requests with Transaction\nProcessing Hints. Defined Encodings\nare: 00b - Function operating as a\nRequester is not permitted to issue\nRequests with TPH or Extended TPH.\n01b - Function operating as a\nRequester is permitted to issue\nRequests with TPH and is not\npermitted to issue Requests with\nExtended TPH. 10b - Reserved.  11b\n- Function operating as a Requester\nis permitted to issue Requests with\nTPH and Extended  TPH.",
        "reset": "0x00"
      },
      {
        "name": "R10",
        "bits": "31:10",
        "sw": "R",
        "description": "Reserved [R10]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_ST_TABLE_0",
    "address": "@0x280",
    "description": "TPH ST Table 0\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
    "bit_ranges": [
      {
        "name": "STL0",
        "bits": "7:0",
        "sw": "R/W",
        "description": "ST Lower 0 [STL0]\nLower 8 bits of the first Steering Tag.\nThis is the 8- bit Steering Tag sent\nout in  requests.",
        "reset": "0x0"
      },
      {
        "name": "STU0",
        "bits": "15:8",
        "sw": "R",
        "description": "ST Upper 0 [STU0]\nThis field is used for the upper 8 bits\nof the first Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      },
      {
        "name": "STL1",
        "bits": "23:16",
        "sw": "R/W",
        "description": "ST Lower 1 [STL1]\nLower 8 bits of the second Steering\nTag. This is the 8-bit Steering Tag\nsent out in  requests.",
        "reset": "0x0"
      },
      {
        "name": "STU1",
        "bits": "31:24",
        "sw": "R",
        "description": "ST Upper 1 [STU1]\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_ST_TABLE_1",
    "address": "@0x284",
    "description": "TPH ST Table 1\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
    "bit_ranges": [
      {
        "name": "STL0",
        "bits": "7:0",
        "sw": "R/W",
        "description": "ST Lower 0 [STL0]\nLower 8 bits of the first Steering Tag.\nThis is the 8- bit Steering Tag sent\nout in  requests.",
        "reset": "0x0"
      },
      {
        "name": "STU0",
        "bits": "15:8",
        "sw": "R",
        "description": "ST Upper 0 [STU0]\nThis field is used for the upper 8 bits\nof the first Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      },
      {
        "name": "STL1",
        "bits": "23:16",
        "sw": "R/W",
        "description": "ST Lower 1 [STL1]\nLower 8 bits of the second Steering\nTag. This is the 8-bit Steering Tag\nsent out in  requests.",
        "reset": "0x0"
      },
      {
        "name": "STU1",
        "bits": "31:24",
        "sw": "R",
        "description": "ST Upper 1 [STU1]\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_ST_TABLE_2",
    "address": "@0x288",
    "description": "TPH ST Table 2\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
    "bit_ranges": [
      {
        "name": "STL0",
        "bits": "7:0",
        "sw": "R/W",
        "description": "ST Lower 0 [STL0]\nLower 8 bits of the first Steering Tag.\nThis is the 8- bit Steering Tag sent\nout in  requests.",
        "reset": "0x0"
      },
      {
        "name": "STU0",
        "bits": "15:8",
        "sw": "R",
        "description": "ST Upper 0 [STU0]\nThis field is used for the upper 8 bits\nof the first Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      },
      {
        "name": "STL1",
        "bits": "23:16",
        "sw": "R/W",
        "description": "ST Lower 1 [STL1]\nLower 8 bits of the second Steering\nTag. This is the 8-bit Steering Tag\nsent out in  requests.",
        "reset": "0x0"
      },
      {
        "name": "STU1",
        "bits": "31:24",
        "sw": "R",
        "description": "ST Upper 1 [STU1]\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_ST_TABLE_3",
    "address": "@0x28c",
    "description": "TPH ST Table 3\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
    "bit_ranges": [
      {
        "name": "STL0",
        "bits": "7:0",
        "sw": "R/W",
        "description": "ST Lower 0 [STL0]\nLower 8 bits of the first Steering Tag.\nThis is the 8- bit Steering Tag sent\nout in  requests.",
        "reset": "0x0"
      },
      {
        "name": "STU0",
        "bits": "15:8",
        "sw": "R",
        "description": "ST Upper 0 [STU0]\nThis field is used for the upper 8 bits\nof the first Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      },
      {
        "name": "STL1",
        "bits": "23:16",
        "sw": "R/W",
        "description": "ST Lower 1 [STL1]\nLower 8 bits of the second Steering\nTag. This is the 8-bit Steering Tag\nsent out in  requests.",
        "reset": "0x0"
      },
      {
        "name": "STU1",
        "bits": "31:24",
        "sw": "R",
        "description": "ST Upper 1 [STU1]\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "L1_PM_SUBSTATES_EXTENDED_CAPABILITY_HEADER",
    "address": "@0x900",
    "description": "L1 PM Substates Extended Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe L1 PM Substates Extended\nCapability Structure (001E  hex).",
        "reset": "0x01e"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 1, but can be modified from the\nlocal management bus.",
        "reset": "0x01"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h0"
      }
    ]
  },
  {
    "name": "L1_PM_SUBSTATES_CAPABILITIES",
    "address": "@0x904",
    "description": "L1 PM Substates Capabilities Register\nRSVD",
    "bit_ranges": [
      {
        "name": "L1PML12SUPP",
        "bits": "0",
        "sw": "R",
        "description": "PML1.2 Supported [L1PML12SUPP]\n(no description)",
        "reset": "0x1"
      },
      {
        "name": "L1PML11SUPP",
        "bits": "1",
        "sw": "R",
        "description": "PML1.1 Supported [L1PML11SUPP]\n(no description)",
        "reset": "0x1"
      },
      {
        "name": "L1ASPML12SUPP",
        "bits": "2",
        "sw": "R",
        "description": "ASPML1.2 Supported [L1ASPML12SUPP]\n(no description)",
        "reset": "0x1"
      },
      {
        "name": "L1ASPML11SUPP",
        "bits": "3",
        "sw": "R",
        "description": "ASPML1.1 Supported [L1ASPML11SUPP]\n(no description)",
        "reset": "0x1"
      },
      {
        "name": "L1PMSUPP",
        "bits": "4",
        "sw": "R",
        "description": "L1 PML Supported [L1PMSUPP]\n(no description)",
        "reset": "0x1"
      },
      {
        "name": "RSVD",
        "bits": "7:5",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "3'h0"
      },
      {
        "name": "L1PrtCmMdRetrTime",
        "bits": "15:8",
        "sw": "R",
        "description": "Port Common Mode Restore Time [L1PrtCmMdRetrTime]\n(no description)",
        "reset": "8'hff"
      },
      {
        "name": "L1PrtPvrOnScale",
        "bits": "17:16",
        "sw": "R",
        "description": "Port Power-On Time Scale [L1PrtPvrOnScale]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "18",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "1'h0"
      },
      {
        "name": "R0",
        "bits": "23:19",
        "sw": "R",
        "description": "Port Power- On Time Value [R0]\n(no description)",
        "reset": "0x5"
      },
      {
        "name": "RSVD",
        "bits": "31:24",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "8'h00"
      }
    ]
  },
  {
    "name": "L1_PM_SUBSTATES_CONTROL_1",
    "address": "@0x908",
    "description": "L1 PM Substates Control 1 Register\n(no description)",
    "bit_ranges": [
      {
        "name": "L1PML12\nEN",
        "bits": "0",
        "sw": "R/W",
        "description": "PML1.2 Enable [L1PML12 EN]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "L1PML11\nEN",
        "bits": "1",
        "sw": "R/W",
        "description": "PML1.1 Enable [L1PML11 EN]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "L1ASPML\n12E",
        "bits": "2",
        "sw": "R/W",
        "description": "ASPML1.2 Enable [L1ASPML 12E]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "L1ASPM1\n1E",
        "bits": "3",
        "sw": "R/W",
        "description": "ASPML1.1 Enable [L1ASPM1 1E]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "7:4",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "4'h0"
      },
      {
        "name": "L1CmMdR\neStr",
        "bits": "15:8",
        "sw": "R",
        "description": "Common Mode Restore Time [L1CmMdR eStr\nThis field is reserved for EP.",
        "reset": "0x0"
      },
      {
        "name": "L1Thrshld\nVal",
        "bits": "25:16",
        "sw": "R/W",
        "description": "LTR L1.2 Threshold Value [L1Thrshld Val]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "28:26",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "3'h0"
      },
      {
        "name": "L1Thrshld\nSc",
        "bits": "31:29",
        "sw": "R/W",
        "description": "LTR L1.2 Threshold Scale [L1Thrshld Sc]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "L1_PM_SUBSTATES_CONTROL_2",
    "address": "@0x90c",
    "description": "L1 PM Substates Control 2 Register\nRSVD",
    "bit_ranges": [
      {
        "name": "L1PwrOnSc",
        "bits": "1:0",
        "sw": "R/W",
        "description": "T_POWER_ON Scale [L1PwrOnSc]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "2",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "1'h0"
      },
      {
        "name": "L1PwrOnVal",
        "bits": "7:3",
        "sw": "R/W",
        "description": "T_POWER_ON Value [L1PwrOnVal]\n(no description)",
        "reset": "0x5"
      },
      {
        "name": "RSVD",
        "bits": "31:8",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "24'h000000"
      }
    ]
  },
  {
    "name": "VENDOR_ID_AND_DEVICE_ID",
    "address": "@0x0",
    "description": "Vendor ID and Device ID\nDevice ID assigned by the\nmanufacturer of the device. On\npower-up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field can be\nwritten independently for each\nFunction from the local management\nbus.",
    "bit_ranges": [
      {
        "name": "VID",
        "bits": "15:0",
        "sw": "R",
        "description": "Vendor ID [VID]\nThis is the Vendor ID assigned by\nthe PCI SIG   to the manufacturer\nof the device The Vendor ID is set in\nthe Vendor ID Register within the\nlocal management  register block.",
        "reset": "0xffff"
      },
      {
        "name": "DID",
        "bits": "31:16",
        "sw": "R",
        "description": "Device ID [DID]\nDevice ID assigned by the\nmanufacturer of the device. On\npower-up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field can be\nwritten independently for each\nFunction from the local management\nbus.",
        "reset": "0xffff"
      }
    ]
  },
  {
    "name": "COMMAND_AND_STATUS",
    "address": "@0x4",
    "description": "Command and Status Register\nThis bit is set when the core has\nreceived a Poisoned TLP targeted at\nthis VF. The Parity Error Response\nenable bit (bit 6) in the PCI\nCommand Register of the associated\nPF has no effect on the setting of\nthis bit.  STICKY.",
    "bit_ranges": [
      {
        "name": "IOSE",
        "bits": "0",
        "sw": "R",
        "description": "IO-Space Enable [IOSE]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MSE",
        "bits": "1",
        "sw": "R",
        "description": "Mem- Space Enable [MSE]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "BME",
        "bits": "2",
        "sw": "R/W",
        "description": "Bus-Master Enable [BME]\nEnables the device to issue memory\nrequests from this Function. This\nfield can be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "5:3",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PERE",
        "bits": "6",
        "sw": "R",
        "description": "Parity Error Response Enable [PERE]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "7",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "SE",
        "bits": "8",
        "sw": "R",
        "description": "SERR Enable [SE]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "9",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "IMD",
        "bits": "10",
        "sw": "R",
        "description": "INTx Message Disable [IMD]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "18:11",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "IS",
        "bits": "19",
        "sw": "R",
        "description": "Interrupt Status [IS]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "CL",
        "bits": "20",
        "sw": "R",
        "description": "Capabilities List [CL]\nIndicates the presence of PCI\nExtended Capabilities registers. This\nbit is hardwired to  1.",
        "reset": "0x1"
      },
      {
        "name": "R4",
        "bits": "23:21",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MDPE",
        "bits": "24",
        "sw": "R/WOCLR",
        "description": "Master Data Parity Error [MDPE]\nWhen the Parity Error Response\nenable bit in the PCI Command\nRegister of the associated Physical\nFunction is set, the core sets this bit\nwhen it detects the following error\nconditions: (i) The core receives a\nPoisoned Completion TLP from the\nlink in response to a request from\nthis VF. (ii)The core sends out a\npoisoned write request on the link\nfrom this VF. (This bit remains 0\nwhen the Parity Error Response\nenable bit in the PCI Command\nRegister of the associated Physical\nFunction is 0). This field can also be\ncleared from the local management\nbus by writing a 1 into this bit\nposition. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R5",
        "bits": "26:25",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "STA",
        "bits": "27",
        "sw": "R/WOCLR",
        "description": "Signaled Target Abort [STA]\nThis bit is set when the core has sent\na completion from this VF to the link\nwith the Completer Abort status.\nThis field can also be cleared from\nthe   local management bus by\nwriting a 1 into this bit position.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "RTA",
        "bits": "28",
        "sw": "R/WOCLR",
        "description": "Received Target Abort [RTA]\nThis bit is set when this Virtual\nFunction has received a completion\nfrom the link with the Completer\nAbort status. This field can also be\ncleared from the local management\nbus by writing a 1 into this bit\nposition.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "RMA",
        "bits": "29",
        "sw": "R/WOCLR",
        "description": "Received Master Abort [RMA]\nThis bit is set when this VF has\nreceived a completion from the link\nwith the Unsupported Request\nstatus. This field can also be cleared\nfrom the local management bus by\nwriting a 1 into this bit position.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "SSE",
        "bits": "30",
        "sw": "R/WOCLR",
        "description": "Signaled System Error [SSE]\nIf the SERR enable bit in the PCI\nCommand Register of the associated\nPhysical Function is 1, this bit is set\nwhen this VF has sent out a fatal or\nnon-fatal error message on the link\nto the Root Complex. If the SERR\nenable bit is 0, this bit remains 0.\nThis field can also be cleared from\nthe local management bus by writing\na 1 into this bit position. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "DPE",
        "bits": "31",
        "sw": "R/WOCLR",
        "description": "Detected Parity Error [DPE]\nThis bit is set when the core has\nreceived a Poisoned TLP targeted at\nthis VF. The Parity Error Response\nenable bit (bit 6) in the PCI\nCommand Register of the associated\nPF has no effect on the setting of\nthis bit.  STICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "REVISION_ID_AND_CLASS_CODE",
    "address": "@0x8",
    "description": "Revision ID and Class Code Register\nIdentifies the function of the device.\nThis field reflects the setting of the\ncorresponding register in the\nconfiguration space of the\nassociated Physical Function.",
    "bit_ranges": [
      {
        "name": "RID",
        "bits": "7:0",
        "sw": "R",
        "description": "Revision ID [RID]\nAssigned by the manufacturer of the\ndevice to identify the revision RO\nSetting of this field Denali PCIe Core\nRegister Specification, PMC-Sierra\nVersion 3.4 202 number of the\ndevice. This field reflects the setting\nof the corresponding register in the\nconfiguration space of the\nassociated Physical Function.",
        "reset": "8'h0"
      },
      {
        "name": "PIB",
        "bits": "15:8",
        "sw": "R",
        "description": "Programming Interface Byte [PIB]\nIdentifies the register set layout of\nthe device. This field reflects the\nsetting of the corresponding register\nin the configuration space of the\nassociated Physical Function.",
        "reset": "0x0"
      },
      {
        "name": "SCC",
        "bits": "23:16",
        "sw": "R",
        "description": "Sub-Class Code [SCC]\nIdentifies a sub-category within the\nselected function. This field reflects\nthe setting of the corresponding\nregister in the configuration space of\nthe associated Physical  Function.",
        "reset": "8'h0"
      },
      {
        "name": "CC",
        "bits": "31:24",
        "sw": "R",
        "description": "Class Code [CC]\nIdentifies the function of the device.\nThis field reflects the setting of the\ncorresponding register in the\nconfiguration space of the\nassociated Physical Function.",
        "reset": "8'h0"
      }
    ]
  },
  {
    "name": "BIST,_HEADER_TYPE,_LATENCY_TIMER_AND_CACHE_LINE_SIZE_S",
    "address": "@0xc",
    "description": "BIST, Header Type, Latency Timer and Cache Line Size Registers\nReserved",
    "bit_ranges": [
      {
        "name": "CLS",
        "bits": "7:0",
        "sw": "R",
        "description": "Cache Line Size [CLS]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "LT",
        "bits": "15:8",
        "sw": "R",
        "description": "Latency Timer [LT]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "HT",
        "bits": "22:16",
        "sw": "R",
        "description": "Header Type [HT]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DT",
        "bits": "23",
        "sw": "R",
        "description": "Device Type [DT]\nIdentifies whether the device\nsupports a single Function or\nmultiple Functions. This bit is read as\n0 when only Function 0 has been\nenabled in the Physical Function\nConfiguration Register (in the local\nmanagement block). Reserved for\nVFs",
        "reset": "0x0"
      },
      {
        "name": "BR",
        "bits": "31:24",
        "sw": "R",
        "description": "BIST Register [BR]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_0",
    "address": "@0x10",
    "description": "Base Address Register 0\n(no description)",
    "bit_ranges": [
      {
        "name": "NI",
        "bits": "31:0",
        "sw": "R",
        "description": "Not Implemented [NI]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_1",
    "address": "@0x14",
    "description": "Base Address Register 1\n(no description)",
    "bit_ranges": [
      {
        "name": "NI",
        "bits": "31:0",
        "sw": "R",
        "description": "Not Implemented [NI]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_2",
    "address": "@0x18",
    "description": "Base Address Register 2\n(no description)",
    "bit_ranges": [
      {
        "name": "NI",
        "bits": "31:0",
        "sw": "R",
        "description": "Not Implemented [NI]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_3",
    "address": "@0x1c",
    "description": "Base Address Register 3\n(no description)",
    "bit_ranges": [
      {
        "name": "NI",
        "bits": "31:0",
        "sw": "R",
        "description": "Not Implemented [NI]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_4",
    "address": "@0x20",
    "description": "Base Address Register 4\n(no description)",
    "bit_ranges": [
      {
        "name": "NI",
        "bits": "31:0",
        "sw": "R",
        "description": "Not Implemented [NI]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "BASE_ADDRESS_5",
    "address": "@0x24",
    "description": "Base Address Register 5\n(no description)",
    "bit_ranges": [
      {
        "name": "NI",
        "bits": "31:0",
        "sw": "R",
        "description": "Not Implemented [NI]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x28",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SUBSYSTEM_VENDOR_ID_AND_SUBSYSTEM_ID",
    "address": "@0x2c",
    "description": "Subsystem Vendor ID and Subsystem ID Register\nSpecifies the Subsystem ID assigned\nby the manufacturer of the device.\nThis field reflects the setting of the\ncorresponding register in the\nconfiguration space of the associated\nPhysical Function.",
    "bit_ranges": [
      {
        "name": "SVID",
        "bits": "15:0",
        "sw": "R",
        "description": "Subsystem Vendor ID [SVID]\nSpecifies the Subsystem Vendor ID\nassigned by the PCI SIG to the\nmanufacturer of the device.  Its\nvalue comes from the Subsystem\nVendor ID Register in the local\nmanagement register  block.",
        "reset": "16'h17cd"
      },
      {
        "name": "SID",
        "bits": "31:16",
        "sw": "R",
        "description": "Subsystem ID [SID]\nSpecifies the Subsystem ID assigned\nby the manufacturer of the device.\nThis field reflects the setting of the\ncorresponding register in the\nconfiguration space of the associated\nPhysical Function.",
        "reset": "16'h0"
      }
    ]
  },
  {
    "name": "EXPANSION_ROM_BASE_ADDRESS",
    "address": "@0x30",
    "description": "Expansion ROM Base Address Register\n(no description)",
    "bit_ranges": [
      {
        "name": "NI",
        "bits": "31:0",
        "sw": "R",
        "description": "Not Implemented [NI]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "CAPABILITIES_POINTER",
    "address": "@0x34",
    "description": "Capabilities Pointer\nReserved",
    "bit_ranges": [
      {
        "name": "CP",
        "bits": "7:0",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nContains pointer to the first PCI\nCapability Structure. This field is set\nby default to point to the Power\nManagement Capability Structure. It\ncan be modified by writing to VF 0\nfrom the local management bus, and\nthe setting is common across all VFs.",
        "reset": "0x80"
      },
      {
        "name": "R6",
        "bits": "31:8",
        "sw": "R",
        "description": "Reserved [R6]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x38",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "INTERRUPT_LINE_AND_INTERRUPT_PIN",
    "address": "@0x3c",
    "description": "Interrupt Line and Interrupt Pin Register\n(no description)",
    "bit_ranges": [
      {
        "name": "NI",
        "bits": "31:0",
        "sw": "R",
        "description": "Not Implemented [NI]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x40 + [0..15 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "POWER_MANAGEMENT_CAPABILITIES",
    "address": "@0x80",
    "description": "Power Management Capabilities Register\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D3cold state. Because\nthe device does not have aux power,\nthis bit is hardwired to 0.",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nIdentifies that the capability\nstructure is for Power Management.\nThis field is set by default to 01 hex.\nIt can be re-written independently\nfor each Function from the local\nmanagement  bus.",
        "reset": "0x01"
      },
      {
        "name": "CP",
        "bits": "15:8",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nContains pointer to the next PCI\nCapability Structure. The core sets it\nto the value defined in the RTL file\nreg_defaults.h. By default, this\npoints to the MSI Capability\nStructure. This field can be re-\nwritten independently for each\nFunction from  the local\nmanagement bus.",
        "reset": "8'h90"
      },
      {
        "name": "VID",
        "bits": "18:16",
        "sw": "R",
        "description": "Version ID [VID]\nIndicates the version of the PCI Bus\nPower Management Specifications\nthat the Function implements. This\nfield is set by default to 011 (Version\n1.2). It can be re-written\nindependently  for each Function\nfrom the local management  bus.",
        "reset": "0x03"
      },
      {
        "name": "PC",
        "bits": "19",
        "sw": "R",
        "description": "PME Clock [PC]\nNot applicable to PCI Express. This\nbit is hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "20",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DSI",
        "bits": "21",
        "sw": "R",
        "description": "Device Specific Initialization Bit [DSI]\nThis bit, when set, indicates that the\ndevice   requires additional\nconfiguration steps beyond setting\nup its PCI configuration space, to\nbring it to the D0active state from\nthe D0uninitialized state. This bit is\nhardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "MCRAPS",
        "bits": "24:22",
        "sw": "R",
        "description": "Max Current Required from Aux Power Supply [MCRAPS]\nSpecifies the maximum current\ndrawn by the device from the aux\npower source in the D3cold state.\nThis field is not implemented in\ndevices not supporting PME\nnotification when in the D3cold\nstate, and is therefore hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "D1S",
        "bits": "25",
        "sw": "R",
        "description": "D1 Support [D1S]\nSet if the Function supports the D1\npower state. This bit can be modified\nfrom the local management bus by\nwriting into Function 0. All other\nFunctions assume the value set in\nFunction 0s Power Management\nCapabilities Register.",
        "reset": "0x1"
      },
      {
        "name": "D2S",
        "bits": "26",
        "sw": "R",
        "description": "D2 Support [D2S]\nSet if the Function supports the D2\npower state. Currently hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "PSD0S",
        "bits": "27",
        "sw": "R",
        "description": "PME Support for D0 State [PSD0S]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D0 state.  This bit is set\nto 1 by default, but can be modified\nfrom the local management bus by\nwriting into Function 0. All other\nFunctions assume the value set in\nFunction 0s Power Management\nCapabilities Register.",
        "reset": "0x01"
      },
      {
        "name": "PSD1S",
        "bits": "28",
        "sw": "R",
        "description": "PME Support for D1 State [PSD1S]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D1 state.  This bit is set\nto 1 by default, but can be modified\nfrom the local management bus by\nwriting into Function 0. All other\nFunctions assume the value set in\nFunction 0s Power Management\nCapabilities Register.",
        "reset": "0x1"
      },
      {
        "name": "PSD2S",
        "bits": "29",
        "sw": "R",
        "description": "PME Support for D2 State [PSD2S]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D2 state.  This bit is\nhardwired to 0 because D2 state is\nnot supported.",
        "reset": "0x0"
      },
      {
        "name": "PSDHS",
        "bits": "30",
        "sw": "R",
        "description": "PME Support for D3(hot) State [PSDHS]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D3hot state. This bit is\nset to 1 by default, but can be\nmodified from the local management\nbus by writing into Function 0. All\nother Functions assume the value\nset in Function 0s Power\nManagement Capabilities Register.",
        "reset": "0x01"
      },
      {
        "name": "PSDCS",
        "bits": "31",
        "sw": "R",
        "description": "PME Support for D3(cold) State [PSDCS]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D3cold state. Because\nthe device does not have aux power,\nthis bit is hardwired to 0.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "POWER_MANAGEMENT_CONTROL/STATUS_REPORT",
    "address": "@0x84",
    "description": "Power Management Control/Status Report\nThis optional register is not\nimplemented in the PCIe core. This\nfield is hardwired to  0.",
    "bit_ranges": [
      {
        "name": "PS",
        "bits": "1:0",
        "sw": "R/W",
        "description": "Power State [PS]\nIndicates the power state this\nFunction is currently in. This field\ncan be read by the software to\nmonitor the current power state, or\ncan be written to cause a transition\nto a new state. The valid settings are\n00 (state D0), 01 (state D1) and 11\n(state D3hot). The software should\nnot write any other value into this\nfield. This field can also be written\nfrom the local management bus\nindependently for each VF  Function.",
        "reset": "0x0"
      },
      {
        "name": "R4",
        "bits": "2",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "NSR",
        "bits": "3",
        "sw": "R",
        "description": "No Soft Reset [NSR]\nWhen this bit is set to 1, the\nFunction will maintain all its state in\nthe PM state D3hot. The software is\nnot required to re-initialize the\nFunction registers on the transition\nback to D0. This bit is set to 1 by\ndefault, but can be modified\nindependently for each VF from the\nlocal management  bus.",
        "reset": "0x01"
      },
      {
        "name": "R3",
        "bits": "7:4",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PE",
        "bits": "8",
        "sw": "R/W",
        "description": "PME Enable [PE]\nSetting this bit enables the\nnotification of PME events from the\nassociated Function. This bit can be\nset also by writing into this register\nfrom the local management bus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "14:9",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PMES",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "PME Status [PMES]\nWhen PME notification is enabled,\nwriting a 1 into this bit position from\nthe local management bus sets this\nbit and causes the core to send a\nPME message from the associated\nFunction. When the Root Complex\nprocesses this message, it will turn\noff this bit by writing a 1 into this bit\nposition though a Config Write. This\nbit can be set or cleared from the\nlocal management bus, by writing a\n1 or 0, respectively. It can only be\ncleared from the configuration path\n(by writing a 1).",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "23:16",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DR",
        "bits": "31:24",
        "sw": "R",
        "description": "Data Register [DR]\nThis optional register is not\nimplemented in the PCIe core. This\nfield is hardwired to  0.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x88 + [0..1 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_CONTROL",
    "address": "@0x90",
    "description": "MSI Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nSpecifies that the capability structure is\nfor MSI. Hardwired to 05 hex.",
        "reset": "0x05"
      },
      {
        "name": "CP",
        "bits": "15:8",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nPointer to the next PCI Capability\nStructure.   The value read from this\nread-only field is the corresponding\npointer in the MSI Capability Structure of\nthe Physical Function this VF is attached\nto. The setting is common across all the\nVirtual Functions.",
        "reset": "8'hb0"
      },
      {
        "name": "ME",
        "bits": "16",
        "sw": "R/W",
        "description": "MSI Enable [ME]\nSet by the configuration program to\nenable the   MSI feature. This field can\nalso be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "MMC",
        "bits": "19:17",
        "sw": "R",
        "description": "Multiple Message Capable [MMC]\nEncodes the number of distinct messages\nthat the core is capable of generating for\nthis Function (000 = 1, 001 = 2, 010 = 4,\n011 = 8, 100 = 16, 101= 32). Thus, this\nfield defines the number of the interrupt\nvectors for this Function. The core allows\nup to 32 distinct messages, but the\nsetting of this field must be based on the\nnumber of interrupt inputs of the core\nthat are actually used by the client. For\nexample, if the client logic uses 8 of the\n32 distinct MSI interrupt inputs of the\ncore for this Function, then the value of\nthis field must be set to 011. This field\ncan be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "MME",
        "bits": "22:20",
        "sw": "R/W",
        "description": "Multiple Message Enable [MME]\nEncodes the number of distinct messages\nthat the core is programmed to generate\nfor this Function (000 = 1, 001 = 2, 010\n= 4, 011 = 8, 100 = 16, 101= 32). This\nsetting must be based on the number of\ninterrupt inputs of the core that are\nactually used",
        "reset": "0x0"
      },
      {
        "name": "AC64",
        "bits": "23",
        "sw": "R",
        "description": "64-Bit Address Capable [AC64]\nSet to 1 to indicate that the device is\ncapable of generating 64-bit addresses\nfor MSI  messages.",
        "reset": "0x1"
      },
      {
        "name": "MC",
        "bits": "24",
        "sw": "R",
        "description": "MSI masking capable [MC]\ncan be modified using localmanagement interface",
        "reset": "0x1"
      },
      {
        "name": "R0",
        "bits": "31:25",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MESSAGE_LOW_ADDRESS",
    "address": "@0x94",
    "description": "MSI Message Low Address Register\nLower bits of the address to be used\nin MSI messages. This field can also\nbe written from the local\nmanagement bus.",
    "bit_ranges": [
      {
        "name": "R1",
        "bits": "1:0",
        "sw": "R",
        "description": "Reserved [R1]\nThe two lower bits of the address are\nhardwired to 0 to align the address\non a double-word  boundary.",
        "reset": "0x0"
      },
      {
        "name": "MAL",
        "bits": "31:2",
        "sw": "R/W",
        "description": "Message Address Low [MAL]\nLower bits of the address to be used\nin MSI messages. This field can also\nbe written from the local\nmanagement bus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MESSAGE_HIGH_ADDRESS",
    "address": "@0x98",
    "description": "MSI Message High Address Register\nContains bits 63:32 of the 64-bit\naddress to be used in MSI Messages.\nA value of 0 specifies that 32-bit\naddresses are to be used in the\nmessages. This field can also be\nwritten from the local management\nbus.",
    "bit_ranges": [
      {
        "name": "MAH",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Message Address High [MAH]\nContains bits 63:32 of the 64-bit\naddress to be used in MSI Messages.\nA value of 0 specifies that 32-bit\naddresses are to be used in the\nmessages. This field can also be\nwritten from the local management\nbus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MESSAGE_DATA",
    "address": "@0x9c",
    "description": "MSI Message Data Register\nHardwired to 0",
    "bit_ranges": [
      {
        "name": "MD",
        "bits": "15:0",
        "sw": "R/W",
        "description": "Message Data [MD]\nMessage data to be used for this\nFunction. This field can also be\nwritten from the local management\nbus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R2]\nHardwired to 0",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MASK",
    "address": "@0xa0",
    "description": "MSI Mask Register\nPlease note that if the Multiple\nMessage Capable field is changed\nfrom the local management APB bus,\nthen the width of this field also\nchanges correspondingly",
    "bit_ranges": [
      {
        "name": "MM",
        "bits": "0",
        "sw": "R/W",
        "description": "MSI Mask [MM]\nMask bits for MSI interrupts. The\nMultiple Message Capable field of the\nMSI Control Register specifies the\nnumber of distinct interrupts for the\nFunction, which determines the\nnumber of valid mask bits. Please\nnote that if the Multiple Message\nCapable field is changed from the\nlocal management APB bus, then the\nwidth of the MSI Mask field also\nchanges  correspondingly",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31:1",
        "sw": "R",
        "description": "Reserved [R0]\nPlease note that if the Multiple\nMessage Capable field is changed\nfrom the local management APB bus,\nthen the width of this field also\nchanges correspondingly",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_PENDING_BITS",
    "address": "@0xa4",
    "description": "MSI Pending Bits Register\nPlease note that if the Multiple\nMessage Capable field is changed\nfrom the local management APB bus,\nthen the width of this field also\nchanges correspondingly",
    "bit_ranges": [
      {
        "name": "MP",
        "bits": "0",
        "sw": "R",
        "description": "MSI Pending Bits [MP]\nPending bits for MSI interrupts. This\nregister contains the MSI pending\ninterrupt bits, one for each of the\ninterrupt levels. This field can be\nwritten from the local management\nAPB bus. The Multiple Message\nCapable field of the MSI Control\nRegister specifies the number of\ndistinct interrupts for the Function,\nwhich determines the number of\nvalid pending bits. Please note that if\nthe Multiple Message Capable field is\nchanged from the local management\nAPB bus, then the width of the MSI\nPending Bits field also changes\ncorrespondingly",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31:1",
        "sw": "R",
        "description": "Reserved [R0]\nPlease note that if the Multiple\nMessage Capable field is changed\nfrom the local management APB bus,\nthen the width of this field also\nchanges correspondingly",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0xa8 + [0..1 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_X_CONTROL",
    "address": "@0xb0",
    "description": "MSI-X Control Register\nSet by the configuration program to\nenable the MSI-X feature. This field\ncan also be written from the local\nmanagement bus.",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nIdentifies that the capability\nstructure is for MSI-X. This field is\nset by default to 11 hex. It can be\nrewritten independently for each\nFunction from the local management\nbus.",
        "reset": "0x11"
      },
      {
        "name": "CP",
        "bits": "15:8",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nContains a pointer to the next PCI\nCapability Structure. The value read\nfrom this read-only  field is the\ncorresponding pointer in the MSI-X\nCapability Structure of the Physical\nFunction this VF is attached to.",
        "reset": "8'hc0"
      },
      {
        "name": "MSIXTS",
        "bits": "26:16",
        "sw": "R",
        "description": "MSI-X Table Size [MSIXTS]\nSpecifies the size of the MSI-X Table,\nthat is, the number of interrupt\nvectors defined for the Function. The\nprogrammed value is 1 minus the\nsize of the table (that is, this field is\nset to 0 if the table size is 1.). It can\nbe re-written independently for each\nFunction from the local management\nbus.",
        "reset": "11'h0"
      },
      {
        "name": "R0",
        "bits": "29:27",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "FM",
        "bits": "30",
        "sw": "R/W",
        "description": "Function Mask [FM]\nThis bit serves as a global mask to\nall the interrupt conditions\nassociated with this Function. When\nthis bit is set, the core will not send\nout MSI messages from this\nFunction. This field can also be\nwritten from the local management\nbus.",
        "reset": "0x0"
      },
      {
        "name": "MSIXE",
        "bits": "31",
        "sw": "R/W",
        "description": "MSI-X Enable [MSIXE]\nSet by the configuration program to\nenable the MSI-X feature. This field\ncan also be written from the local\nmanagement bus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_X_TABLE_OFFSET",
    "address": "@0xb4",
    "description": "MSI-X Table Offset Register\nOffset of the memory address where\nthe MSI-   X Table is located,\nrelative to the selected BAR. The\nthree least significant bits of the\naddress are omitted, as the\naddresses are QWORD  aligned.",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Indicator Register [BARI]\nIdentifies the BAR corresponding to\nthe memory address range where\nthe MSI-X Table is located (000 =\nBAR 0, 001 = BAR 1, ... , 101 = BAR\n5).",
        "reset": "3'd0"
      },
      {
        "name": "TO",
        "bits": "31:3",
        "sw": "R",
        "description": "Table Offset [TO]\nOffset of the memory address where\nthe MSI-   X Table is located,\nrelative to the selected BAR. The\nthree least significant bits of the\naddress are omitted, as the\naddresses are QWORD  aligned.",
        "reset": "29'h0"
      }
    ]
  },
  {
    "name": "MSI_X_PENDING_INTERRUPT",
    "address": "@0xb8",
    "description": "MSI-X Pending Interrupt Register\nOffset of the memory address where\nthe PBA is located, relative to the\nselected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD  aligned.",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Indicator Register [BARI]\nIdentifies the BAR corresponding to\nthe memory address range where\nthe PBA Structure is located (000 =\nBAR 0, 001 = BAR 1, ... , 101 = BAR\n5).\nThe value programmed must be the\nsame as the BAR Indicator\nconfigured in the MSI-X TableOffset\nRegister.Identifies the BAR\ncorresponding to the memory\naddress range where the PBA\nStructure is located (000 = BAR 0,\n001 =  BAR1, ... , 101 = BAR 5).\nThe value programmed must be the\nsame as the BAR Indicator\nconfigured in the MSI-X Table Offset\nRegister.",
        "reset": "3'd0"
      },
      {
        "name": "PO",
        "bits": "31:3",
        "sw": "R",
        "description": "PBA Offset [PO]\nOffset of the memory address where\nthe PBA is located, relative to the\nselected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD  aligned.",
        "reset": "29'h1"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0xbc",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_CAPABILITY_LIST",
    "address": "@0xc0",
    "description": "PCI Express Capability List Register\nReserved",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nSpecifies Capability ID assigned by\nPCI SIG for this structure. This field\nis hardwired to 10  hex.",
        "reset": "0x010"
      },
      {
        "name": "NCP",
        "bits": "15:8",
        "sw": "R",
        "description": "Next Capability Pointer [NCP]\nPoints to the next PCI capability\nstructure. Set to 0 because this is\nthe last capability  structure.",
        "reset": "0x0"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nIdentifies the version number of the\ncapability structure. The value\ndepends on the value of  the strap\ninput PCIE_GENERATION_SEL If\nPCIE_GENERATION_SEL indicates\nGen 2 or later generations, then the\nvalue is 2 else 1.",
        "reset": "0x02"
      },
      {
        "name": "DT",
        "bits": "23:20",
        "sw": "R",
        "description": "Device Type [DT]\nIndicates the type of device\nimplementing this Function. This\nfield is hardwired to 0 in the EP\nmode.",
        "reset": "0x0"
      },
      {
        "name": "SS",
        "bits": "24",
        "sw": "R",
        "description": "Slot Status [SS]\nSet to 1 when the link connected to\na slot. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "IMN",
        "bits": "29:25",
        "sw": "R",
        "description": "Interrupt Message Number [IMN]\nIdentifies the MSI or MSI-X interrupt\nvector for the interrupt message\ngenerated corresponding to the\nstatus bits in the Slot Status\nRegister, Root Status Register, or this\ncapability structure. This field must\nbe defined based on the chosen\ninterrupt mode - MSI or MSI-X. This\nfield is hardwired to  0.",
        "reset": "0x0"
      },
      {
        "name": "TRS",
        "bits": "30",
        "sw": "R",
        "description": "TCS Routing Supported [TRS]\nWhen set to 1, this bit indicates that\nthe device supports routing of\nTrusted Configuration Requests. Not\nvalid for Endpoints. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CAPABILITIES",
    "address": "@0xc4",
    "description": "PCI Express Device Capabilities Register\nReserved",
    "bit_ranges": [
      {
        "name": "MPS",
        "bits": "2:0",
        "sw": "R",
        "description": "Max Payload Size [MPS]\nSpecifies maximum payload size\nsupported by the device. This field\nreflects the setting of the\ncorresponding field in the PCIe\nDevice Capability Register of PF 0",
        "reset": "3'b001"
      },
      {
        "name": "PFS",
        "bits": "4:3",
        "sw": "R",
        "description": "Phantom Functions Supported [PFS]\nThis field is used to extend the tag\nfield by combining unused Function\nbits with the tag bits. This field is\nhardwired to 00 to disable this\nfeature.",
        "reset": "0x0"
      },
      {
        "name": "ETFS",
        "bits": "5",
        "sw": "R",
        "description": "Extended Tag Field Supported [ETFS]\nSet when device allows the tag field\nto be extended from 5 to 8 bits. This\nfield reflects the setting of the\ncorresponding field in the PCIe\nDevice Capability Register of PF  0.",
        "reset": "0x0"
      },
      {
        "name": "AL0SL",
        "bits": "8:6",
        "sw": "R",
        "description": "Acceptable L0S Latency [AL0SL]\nSpecifies acceptable latency that the\nEndpoint can tolerate while\ntransitioning from L0S to L0. This\nfield reflects the setting of the\ncorresponding field in the PCIe\nDevice Capability Register of PF  0.",
        "reset": "0x4"
      },
      {
        "name": "AL1SL",
        "bits": "11:9",
        "sw": "R",
        "description": "Acceptable L1 Latency [AL1SL]\nSpecifies acceptable latency that the\nEndpoint can tolerate while\ntransitioning from L1 to L0. This field\nreflects the setting of the\ncorresponding field in the PCIe\nDevice Capability Register of PF  0.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "14:12",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RBER",
        "bits": "15",
        "sw": "R",
        "description": "Role- Based Error Reporting [RBER]\nThis field reflects the setting of the\ncorresponding field in the PCIe\nDevice Capability Register of PF 0.",
        "reset": "0x01"
      },
      {
        "name": "R2",
        "bits": "17:16",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "CSPLV",
        "bits": "25:18",
        "sw": "R",
        "description": "Captured Slot Power Limit Value [CSPLV]\nThis field reflects the setting of the\ncorresponding field in the PCIe\nDevice Capability Register of PF 0.",
        "reset": "0x0"
      },
      {
        "name": "CPLS",
        "bits": "27:26",
        "sw": "R",
        "description": "Captured Power Limit Scale [CPLS]\nThis field reflects the setting of the\ncorresponding field in the PCIe\nDevice Capability Register of PF 0.",
        "reset": "0x0"
      },
      {
        "name": "FLRC",
        "bits": "28",
        "sw": "R",
        "description": "FLR Capable [FLRC]\nSet when device has Function-Level\nReset capability. Hardwired to 1.",
        "reset": "0x01"
      },
      {
        "name": "R3",
        "bits": "31:29",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CONTROL_AND_STATUS",
    "address": "@0xc8",
    "description": "PCI Express Device Control and Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "ECER",
        "bits": "0",
        "sw": "R",
        "description": "Enable Correctable Error Reporting [ECER]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "ENFER",
        "bits": "1",
        "sw": "R",
        "description": "Enable Non- Fatal Error Reporting [ENFER]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "EFER",
        "bits": "2",
        "sw": "R",
        "description": "Enable Fatal Error Reporting [EFER]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "EURR",
        "bits": "3",
        "sw": "R",
        "description": "Enable Unsupported Request Reporting [EURR]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "ERO",
        "bits": "4",
        "sw": "R",
        "description": "Enable Relaxed Ordering [ERO]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MPS",
        "bits": "7:5",
        "sw": "R",
        "description": "Max Payload Size [MPS]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "ETFE",
        "bits": "8",
        "sw": "R",
        "description": "Extended Tag Field Enable [ETFE]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "EPF",
        "bits": "9",
        "sw": "R",
        "description": "Enable Phantom Functions [EPF]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "EAP",
        "bits": "10",
        "sw": "R",
        "description": "Enable Aux Power [EAP]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "EBS",
        "bits": "11",
        "sw": "R",
        "description": "Enable No Snoop [EBS]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MRRS",
        "bits": "14:12",
        "sw": "R",
        "description": "Max Read Request Size [MRRS]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "FLR",
        "bits": "15",
        "sw": "R/W",
        "description": "Function- Level Reset [FLR]\nWriting a 1 into this bit position\ngenerated a Function-Level Reset\nfor the selected VF. This bit reads as\n0.",
        "reset": "0x0"
      },
      {
        "name": "CED",
        "bits": "16",
        "sw": "R/WOCLR",
        "description": "Correctable Error Detected [CED]\nSet to 1 by the core when it detects\na correctable error, regardless of\nwhether error reporting is enabled\nor not, and regardless of whether\nthe error is masked",
        "reset": "0x0"
      },
      {
        "name": "NFER",
        "bits": "17",
        "sw": "R/WOCLR",
        "description": "Non-Fatal Error Detected [NFER]\nSet to 1 by the core when it detects\na non-fatal error, regardless of\nwhether error reporting is enabled\nor not, and regardless of whether\nthe error is masked.",
        "reset": "0x0"
      },
      {
        "name": "FED",
        "bits": "18",
        "sw": "R/WOCLR",
        "description": "Fatal Error Detected [FED]\nSet to 1 by the core when it detects\na fatal error, regardless of whether\nerror reporting is enabled or not,\nand regardless of whether the error\nis  masked.",
        "reset": "0x0"
      },
      {
        "name": "URD",
        "bits": "19",
        "sw": "R/WOCLR",
        "description": "Unsupported Request Detected [URD]\nSet to 1 by the core when it\nreceives an unsupported request,\nregardless of whether its reporting\nis enabled or  not.",
        "reset": "0x0"
      },
      {
        "name": "APD",
        "bits": "20",
        "sw": "R",
        "description": "Aux Power Detected [APD]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "TP",
        "bits": "21",
        "sw": "R",
        "description": "Transaction Pending [TP]\nIndicates if any of the Non-Posted\nrequests issued by the VF are still\npending.",
        "reset": "0x0"
      },
      {
        "name": "R4",
        "bits": "31:22",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LINK_CAPABILITIES",
    "address": "@0xcc",
    "description": "Link Capabilities Register\nSpecifies the port number assigned\nto the PCI Express link connected to\nthis  device.",
    "bit_ranges": [
      {
        "name": "MLS",
        "bits": "3:0",
        "sw": "R",
        "description": "Maximum Link Speed [MLS]\nIndicates the maximum speed\nsupported by the link. (2.5 GT/s, 5\nGT/s per lane). This field is\nhardwired to 0001 (2.5GT/s) when\nthe strap input\nPCIE_GENERATION_SEL is set to 0,\nto 0010 (5GT/s) when the strap is\nset to 1.",
        "reset": "0x2"
      },
      {
        "name": "MLW",
        "bits": "9:4",
        "sw": "R",
        "description": "Maximum Link Width [MLW]\nIndicates the maximum number of\nlanes supported by the device. This\nfield is hardwired based on the\nsetting of the LANE_COUNT_IN strap\ninput.",
        "reset": "6'd4"
      },
      {
        "name": "ASPM",
        "bits": "11:10",
        "sw": "R",
        "description": "Active State Power Management [ASPM]\nIndicates the level of ASPM support\nprovided by the device. This field\ncan be re-written independently for\neach Function from the local\nmanagement bus. When SRIS is\nenabled in local management\nregister bit, L0s capability is not\nsupported and is forced low.",
        "reset": "2'b11"
      },
      {
        "name": "L0SEL",
        "bits": "14:12",
        "sw": "R",
        "description": "L0S Exit Latency [L0SEL]\nSpecifies the time required for the\ndevice to transition from L0S to L0.\nThis parameter is dependent on the\nPhysical Layer implementation. It is\nset by default to the value define in\nreg_defaults.h. It can be re-written\nindependently for each Function\nfrom the local management  bus.",
        "reset": "0x2"
      },
      {
        "name": "L1EL",
        "bits": "17:15",
        "sw": "R",
        "description": "L1 Exit Latency [L1EL]\nSpecifies the exit latency from L1\nstate. This parameter is dependent\non the Physical Layer\nimplementation. It is set by default\nto the value define in\nreg_defaults.h. It can be re-written\nindependently for each Function\nfrom the local management bus.",
        "reset": "0x3"
      },
      {
        "name": "CPM",
        "bits": "18",
        "sw": "R",
        "description": "Clock Power Management [CPM]\nIndicates that the device supports\nremoval of referenc clocks. It is set\nby default to the value of the define\nin reg_defaults.h. It can be re-\nwritten independently for each\nfunction from the local management\nbus.",
        "reset": "0x0"
      },
      {
        "name": "SDERC",
        "bits": "19",
        "sw": "R",
        "description": "Surprise Down Error Reporting Capability [SDERC]\nIndicates the capability of the device\nto report a Surprise Down error\ncondition. This bit is hardwired to 0,\nas this version of the core does not\nsupport the feature.",
        "reset": "0x0"
      },
      {
        "name": "DLLARC",
        "bits": "20",
        "sw": "R",
        "description": "Data Link Layer Active Reporting Capability [DLLARC]\nSet to 1 if the device is capable of\nreporting that the DL Control and\nManagement State Machine has\nreached the DL Active state. This bit\nis hardwired to 0, as this version of\nthe core does not support the\nfeature.",
        "reset": "0x0"
      },
      {
        "name": "LBNC",
        "bits": "21",
        "sw": "R",
        "description": "Link Bandwidth Notification Capability [LBNC]\nA value of 1b indicates support for\nthe Link Bandwidth Notification\nstatus and interrupt mechanisms.\nReserved for  Endpoint.",
        "reset": "0x0"
      },
      {
        "name": "AOC",
        "bits": "22",
        "sw": "R",
        "description": "ASPM Optionality Compliance [AOC]\nSetting this bit indicates that the\ndevice supports the ASPM\nOptionality feature. It can be turned\noff by writing a 0 to this bit position\nthrough the local management bus.",
        "reset": "0x1"
      },
      {
        "name": "R5",
        "bits": "23",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PN",
        "bits": "31:24",
        "sw": "R",
        "description": "Port Number [PN]\nSpecifies the port number assigned\nto the PCI Express link connected to\nthis  device.",
        "reset": "8'h0"
      }
    ]
  },
  {
    "name": "RESERVE",
    "address": "@0xd0 + [0..4 * 0x4]",
    "description": "Reserve\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CAPABILITIES_2",
    "address": "@0xe4",
    "description": "PCI Express Device Capabilities Register 2\nReserved",
    "bit_ranges": [
      {
        "name": "CTR",
        "bits": "3:0",
        "sw": "R",
        "description": "Completion Timeout Ranges [CTR]\nSpecifies the Completion Timeout\nvalues supported by the device. This\nfield is set by default to 0010 (10\nms - 250 ms). The actual timeout\nvalues are in two programmable\nlocal management registers, which\nallow the timeout settings of the two\nsub-ranges within Range B to be\nprogrammed independently.",
        "reset": "0x02"
      },
      {
        "name": "CTDS",
        "bits": "4",
        "sw": "R",
        "description": "Completion Timeout Disable Supported [CTDS]\nA 1 in this field indicates that the\nassociated Function supports the\ncapability to turn off its Completion\ntimeout. This bit is set to 1 by\ndefault, but can be re-written\nindependently for each Function\nfrom the local management bus.",
        "reset": "0x01"
      },
      {
        "name": "AFS",
        "bits": "5",
        "sw": "R",
        "description": "ARI forwarding support [AFS]\nARI  forwarding supported.",
        "reset": "0x0"
      },
      {
        "name": "OPRS",
        "bits": "6",
        "sw": "R",
        "description": "OP routing supported [OPRS]\nAtomic OP routing  supported.",
        "reset": "0x0"
      },
      {
        "name": "BAOCS32",
        "bits": "7",
        "sw": "R",
        "description": "32-Bit Atomic Op Completer Supported [BAOCS32]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "BAOCS64",
        "bits": "8",
        "sw": "R",
        "description": "64-Bit Atomic Op Completer Supported [BAOCS64]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "BAOCS128",
        "bits": "9",
        "sw": "R",
        "description": "128-Bit CAS Atomic Op Completer Supported [BAOCS128]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R12",
        "bits": "10",
        "sw": "R",
        "description": "Reserved [R12]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "LMS",
        "bits": "11",
        "sw": "R",
        "description": "LTR Mechanism Supported [LMS]\nA 1 in this bit position indicates that\nthe Function supports the Latency\nTolerance Reporting (LTR) Capability.\nThis bit is set to 1 by default, but\ncan be turned off for all Physical\nFunctions by writing into PF 0.",
        "reset": "0x01"
      },
      {
        "name": "TCS",
        "bits": "13:12",
        "sw": "R",
        "description": "TPH Completer Supported [TCS]\nThese bits, when set, indicate that\nthe Function is capable of serving as\na completer for requests with\nTransaction Processing Hints (TPH).\nIt can be turned off for all Physical\nFunctions by writing into PF 0.\nDefined Encodings are: 00b TPH and\nExtended TPH Completer not\nsupported. 01b TPH Completer\nsupported; Extended TPH Completer\nnot supported. 10b Reserved. 11b\nBoth TPH and Extended TPH\nCompleter supported.",
        "reset": "0x01"
      },
      {
        "name": "R13",
        "bits": "17:14",
        "sw": "R",
        "description": "Reserved [R13]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "OPFFS",
        "bits": "19:18",
        "sw": "R",
        "description": "OBFF Supported [OPFFS]\nA 1 in this bit position indicates that\nthe Function supports the Optimized\nBuffer Flush/Fill (OBFF) capability\nusing message signaling.",
        "reset": "0x1"
      },
      {
        "name": "EXFS",
        "bits": "20",
        "sw": "R",
        "description": "Extended Format Field Supported [EXFS]\nIndicates that the Function supports\nthe 3-bit definition of the Fmt field\nin the TLP header. This bit is\nhardwired to 1 for all Physical\nFunctions.",
        "reset": "0x0"
      },
      {
        "name": "EEPS",
        "bits": "21",
        "sw": "R",
        "description": "End-End TLP Prefix Supported [EEPS]\nIndicates whether the Function\nsupports End-End TLP Prefixes. A 1\nin this field indicates that the\nFunction supports receiving TLPs\ncontaining End- End TLP Prefixes.",
        "reset": "0x0"
      },
      {
        "name": "MEEP",
        "bits": "23:22",
        "sw": "R",
        "description": "Max End- End TLP Prefixes [MEEP]\nIndicates the maximum number of\nEnd-End TLP Prefixes supported by\nthe Function. The supported values\nare: 01b 1 End-End TLP Prefix 10b 2\nEnd- End TLP Prefixes",
        "reset": "0x0"
      },
      {
        "name": "R14",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R14]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0xe8 + [0..5 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ADVANCED_ERROR_REPORTING_(AER)_ENHANCED_CAPABILITY_HEADER",
    "address": "@0x100",
    "description": "Advanced Error Reporting (AER) Enhanced Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe PCI Express AER Extended\nCapability Structure (0001  hex).",
        "reset": "0x01"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field reflects the\nsetting of the corresponding field in\nthe AER Enhanced Capability Header\nRegister of PF  0.",
        "reset": "4'h2"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h140"
      }
    ]
  },
  {
    "name": "UNCORRECTABLE_ERROR_STATUS",
    "address": "@0x104",
    "description": "Uncorrectable Error Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "R0",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DLPER",
        "bits": "4",
        "sw": "R",
        "description": "Data Link Protocol Error Status [DLPER]\nThis bit is not implemented for\nVirtual Functions. Hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "11:5",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PTS",
        "bits": "12",
        "sw": "R/WOCLR",
        "description": "Poisoned TLP Status [PTS]\nThis bit is set when the core\nreceives a poisoned TLP from the\nlink, targeted at this VF. This\nerror is Function-specific. This\nerror is considered non- fatal by\ndefault. The error is reported by\nsending an ERR_NONFATAL\nmessage. The header of the\nreceived TLP with error is logged\nin the Header Log Registers\nassociated with the VF.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "FCPES",
        "bits": "13",
        "sw": "R",
        "description": "Flow Control Protocol Error Status [FCPES]\nThis bit is not implemented for\nVirtual Functions. Hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "CTS",
        "bits": "14",
        "sw": "R/WOCLR",
        "description": "Completion Timeout Status [CTS]\nThis bit is set when the\ncompletion timer associated with\nan outstanding request times\nout. This error is Function-\nspecific. This error is considered\nnon-fatal by default. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "CAS",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "Completer Abort Status [CAS]\nThis bit is set when the core has\nreturned the Completer Abort\n(CA) status to a request received\nfrom the link. This error is\nFunction-specific. The header of\nthe received request that caused\nthe error is logged in the Header\nLog Registers. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "UCS",
        "bits": "16",
        "sw": "R/WOCLR",
        "description": "Unexpected Completion Status [UCS]\nThis bit is set when the core has\nreceived an unexpected\nCompletion packet from the link.\nThis error is not Function-\nspecific.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "Rcvr_Overflow\n_Status",
        "bits": "17",
        "sw": "R",
        "description": "Receiver Overflow Status [Rcvr_Overflow _Status]\nThis bit is not implemented for\nVirtual Functions. Hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "Malformed_TL_Status",
        "bits": "18",
        "sw": "R",
        "description": "Malformed TLP Status [Malformed_TL_Status]\nThis bit is not implemented for\nVirtual Functions. Hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "ECRC_Err_Stat us",
        "bits": "19",
        "sw": "R",
        "description": "ECRC Error Status [ECRC_Err_Stat us]\nThis bit is not implemented for\nVirtual Functions. Hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "URES",
        "bits": "20",
        "sw": "R/WOCLR",
        "description": "Unsupported Request Error Status [URES]\nThis bit is set when the core has\nreceived a request from the link\nthat it does not support. This\nerror is not Function-specific.\nThis error is considered non-fatal\nby default. In the special case\ndescribed in Sections 6.2.3.2.4.1\nof the PCI Express Specifications,\nthe error is reported by sending\nan ERR_COR message. In all\nother cases, the error is reported\nby sending an ERR_NONFATAL\nmessage. The header of the\nreceived request that caused the\nerror is logged in the Header Log\nRegisters. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "21",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "Uncorr_Int_Err_status",
        "bits": "22",
        "sw": "R",
        "description": "Uncorrectable Internal Error Status [Uncorr_Int_Err_status]\nThis bit is not implemented for\nVirtual Functions. Hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "31:23",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "UNCORRECTABLE_ERROR_MASK",
    "address": "@0x108",
    "description": "Uncorrectable Error Mask Register\n(no description)",
    "bit_ranges": [
      {
        "name": "R4",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [R4]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "UNCORRECTABLE_ERROR_SEVERITY",
    "address": "@0x10c",
    "description": "Uncorrectable Error Severity Register\n(no description)",
    "bit_ranges": [
      {
        "name": "R8",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [R8]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "CORRECTABLE_ERROR_STATUS",
    "address": "@0x110",
    "description": "Correctable Error Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "RES",
        "bits": "0",
        "sw": "R",
        "description": "Receiver Error Status [RES]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R12",
        "bits": "5:1",
        "sw": "R",
        "description": "Reserved [R12]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "BTPS",
        "bits": "6",
        "sw": "R",
        "description": "Bad TP Status [BTPS]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "BDS",
        "bits": "7",
        "sw": "R",
        "description": "Bad DLLP Status [BDS]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "RNRS",
        "bits": "8",
        "sw": "R",
        "description": "Replay Number Rollover Status [RNRS]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R13",
        "bits": "11:9",
        "sw": "R",
        "description": "Reserved [R13]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RTTS",
        "bits": "12",
        "sw": "R",
        "description": "Replay Timer Timeout Status [RTTS]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "ANFES",
        "bits": "13",
        "sw": "R/WOCLR",
        "description": "Advisory Non- Fatal Error Status [ANFES]\nThis bit is set when an uncorrectable\nerror occurs, which is determined to\nbelong to one of the special cases\ndescribed in Section 6.2.3.2.4 of the\nPCI Express 2.0 Specifications. This\ncauses the core to generate an\nERR_COR message in place of an\nERR_NONFATAL message. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "CIES",
        "bits": "14",
        "sw": "R",
        "description": "Corrected Internal Error Status [CIES]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "HLOS",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "Header Log Overflow Status [HLOS]\nThis bit is set on a Header Log\nRegister overflow, that is, when the\nheader could not be logged in the\nHeader Log Register because it is\noccupied by a previous header.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "R14",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R14]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "CORRECTABLE_ERROR_MASK",
    "address": "@0x114",
    "description": "Correctable Error Mask Register\n(no description)",
    "bit_ranges": [
      {
        "name": "REM",
        "bits": "0",
        "sw": "R",
        "description": "Receiver Error Mask [REM]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R15",
        "bits": "5:1",
        "sw": "R",
        "description": "Reserved [R15]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "BTM",
        "bits": "6",
        "sw": "R",
        "description": "Bad TLP Mask [BTM]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "BDM",
        "bits": "7",
        "sw": "R",
        "description": "Bad DLLP Mask [BDM]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "RNRM",
        "bits": "8",
        "sw": "R",
        "description": "Replay Number Rollover Mask [RNRM]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R16",
        "bits": "11:9",
        "sw": "R",
        "description": "Reserved [R16]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RTTM",
        "bits": "12",
        "sw": "R",
        "description": "Replay Timer Timeout Mask [RTTM]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "ANFEM",
        "bits": "13",
        "sw": "R",
        "description": "Advisory Non-Fatal Error Mask [ANFEM]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "CIEM",
        "bits": "14",
        "sw": "R",
        "description": "Corrected Internal Error Mask [CIEM]\nThis bit is not implemented for\nVirtual Functions. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "HLOM",
        "bits": "15",
        "sw": "R",
        "description": "Header Log Overflow Mask [HLOM]\nThis bit, when set, masks the\ngeneration of error messages in\nresponse to a Header Log register\noverflow. STICKY. Header logs are\nshared across Vfs hence this field is\nreserved. This field is reserved since\nHeader log sharing is selected for\nthis configuration.",
        "reset": "0x0"
      },
      {
        "name": "R17",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R17]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ADVANCED_ERROR_CAPABILITIES_AND_CONTROL",
    "address": "@0x118",
    "description": "Advanced Error Capabilities and Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "FER",
        "bits": "4:0",
        "sw": "R",
        "description": "First Error Pointer [FER]\nThis is a 5-bit pointer to the bit\nposition in the Uncorrectable Error\nStatus Register corresponding to the\nerror that was detected first. When\nthere are multiple bits set in the\nUncorrectable Error Status Register,\nthis field informs the software which\nerror was observed first. To prevent\nthe field from being overwritten\nbefore software was able to read it,\nthis field is not updated while the\nstatus bit pointed by it in the\nUncorrectable Error Status Register\nremains set. After the software\nclears this status bit, a subsequent\nerror condition that sets any bit in\nthe Uncorrectable Error Status\nRegister will update the First Error\nPointer. Any uncorrectable error\ntype, including the special cases\nwhere the error is reported using an\nERR_COR message, will set the First\nError Pointer (assuming the software\nhas reset the error pointed by it in\nthe Uncorrectable Error Status\nRegister). STICKY.",
        "reset": "0x0"
      },
      {
        "name": "EGC",
        "bits": "5",
        "sw": "R",
        "description": "ECRC Generation Capability [EGC]\nThis read-only bit indicates to the\nsoftware that the device is capable\nof generating ECRC in packets\ntransmitted on the link. This bit is\nhardwired to 0. The setting of the\ncorresponding bit in the Advanced\nError Capabilities and Control\nRegister of PF 0 applies to all Virtual\nFunctions.",
        "reset": "0x0"
      },
      {
        "name": "EEG",
        "bits": "6",
        "sw": "R",
        "description": "Enable ECRC Generation [EEG]\nEnables the ECRC generation on the\ntransmit side of the core. This bit is\nhardwired to 0. The setting of the\ncorresponding bit in the Advanced\nError Capabilities and Control\nRegister of PF0 applies to all Virtual\nFunctions.",
        "reset": "0x0"
      },
      {
        "name": "ECCAP",
        "bits": "7",
        "sw": "R",
        "description": "ECRC Check Capability [ECCAP]\nThis read-only bit indicates to the\nsoftware that the device is capable\nof checking ECRC in packets received\nfrom the link. This bit is hardwired\nto0. This setting of the\ncorresponding bit in the Advanced\nError Capabilities and Control\nRegister of PF 0 applies to all Virtual\nFunctions.",
        "reset": "0x0"
      },
      {
        "name": "ECC",
        "bits": "8",
        "sw": "R",
        "description": "Enable ECRC Check [ECC]\nSetting this bit enables ECRC\nchecking on the receive side of the\ncore. This bit is hardwired to 0. The\nsetting of the corresponding bit in\nthe Advanced Error Capabilities and\nControl Register of PF 0 applies to all\nVirtual  Functions.",
        "reset": "0x0"
      },
      {
        "name": "MHRC",
        "bits": "9",
        "sw": "R",
        "description": "Multiple Header Recording Capable [MHRC]\nThis bit is set when the Function has\nthe capability to log more than one\nerror header in its Header Log\nRegisters. It is hardwired to  0.",
        "reset": "0x0"
      },
      {
        "name": "MHRE",
        "bits": "10",
        "sw": "R",
        "description": "Multiple Header Recording Enable [MHRE]\nSetting this bit enables the Function\nto log multiple error headers in its\nHeader Log Registers. It is hardwired\nto 0",
        "reset": "0x0"
      },
      {
        "name": "R18",
        "bits": "31:11",
        "sw": "R",
        "description": "Reserved [R18]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_0",
    "address": "@0x11c",
    "description": "Header Log Register 0\nFirst DWORD of captured TLP header\nSTICKY.",
    "bit_ranges": [
      {
        "name": "HD0",
        "bits": "31:0",
        "sw": "R",
        "description": "Header DWORD 0 [HD0]\nFirst DWORD of captured TLP header\nSTICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_1",
    "address": "@0x120",
    "description": "Header Log Register 1\nSecond DWORD of captured TLP\nheader STICKY.",
    "bit_ranges": [
      {
        "name": "HD1",
        "bits": "31:0",
        "sw": "R",
        "description": "Header DWORD 1 [HD1]\nSecond DWORD of captured TLP\nheader STICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_2",
    "address": "@0x124",
    "description": "Header Log Register 2\nThird DWORD of captured TLP\nheader  STICKY.",
    "bit_ranges": [
      {
        "name": "HD2",
        "bits": "31:0",
        "sw": "R",
        "description": "Header DWORD 2 [HD2]\nThird DWORD of captured TLP\nheader  STICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_3",
    "address": "@0x128",
    "description": "Header Log Register 3\nFourth DWORD of captured TLP\nheader  STICKY.",
    "bit_ranges": [
      {
        "name": "HD3",
        "bits": "31:0",
        "sw": "R",
        "description": "Header DWORD 3 [HD3]\nFourth DWORD of captured TLP\nheader  STICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x12c + [0..2 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ARI_EXTENDED_CAPABILITY_HEADER",
    "address": "@0x140",
    "description": "ARI Extended Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PCCID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PCCID]\nThis field is hardwired to the\nCapability ID assigned by PCI-SIG to\nthe ARI Extended Capability (000E\nhex).",
        "reset": "0x0E"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG-assigned value for\nthe version   of the capability\nstructure. This field is taken from the\nsetting of the corresponding field in\nthe ARI Extended Capability Header\nRegister of PF  0.",
        "reset": "0x01"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h274"
      }
    ]
  },
  {
    "name": "ARI_CAPABILITY_AND_ARI_CONTROL",
    "address": "@0x144",
    "description": "ARI Capability Register and ARI Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "R13",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [R13]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x148 + [0..74 * 0x4]",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [RSVD]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_REQUESTER_ENHANCED_CAPABILITY_HEADER",
    "address": "@0x274",
    "description": "TPH Requester Enhanced Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe TPH Requester Capability.",
        "reset": "0x0017"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 1, but can be modified for all VFs\nby writing  into this register field of\nPhysical Function 0 from the local\nmanagement bus.",
        "reset": "0x1"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h0"
      }
    ]
  },
  {
    "name": "TPH_REQUESTER_CAPABILITY",
    "address": "@0x278",
    "description": "TPH Requester Capability Register\nReserved",
    "bit_ranges": [
      {
        "name": "NSTM",
        "bits": "0",
        "sw": "R",
        "description": "No ST Mode Supported [NSTM]\nWhen set to 1, indicates that this\nFunction supports the 'No ST Mode'\nfor the generation of TPH Steering\nTags. In the No ST Mode, the device\nmust use a Steering Tag value of 0\nfor all requests. This bit is hardwired\nto 1, as all TPH Requesters are\nrequired to support the No ST Mode\nof operation.",
        "reset": "0x1"
      },
      {
        "name": "IVMS",
        "bits": "1",
        "sw": "R",
        "description": "Interrupt Vector Mode Supported [IVMS]\nA setting of 1 indicates that the\nFunction supports the Interrupt\nVector Mode for TPH Steering Tag\ngeneration. In the Interrupt Vector\nMode, Steering Tags are attached to\nMSI/MSI-X interrupt requests. The\nSteering Tag for each interrupt\nrequest is selected by the MSI/MSI-X\ninterrupt vector number. This bit is\nset to 1 by default, but can be\nmodified from the local management\nbus.",
        "reset": "0x1"
      },
      {
        "name": "DSMS",
        "bits": "2",
        "sw": "R",
        "description": "Device- Specific Mode Supported [DSMS]\nA setting of 1 indicates that the\nFunction supports the Device-\nSpecific Mode for TPH Steering Tag\ngeneration. In this mode, the\nSteering Tags are supplied by the\nclient for each request through the\nHAL master interface. The client\ntypically chooses the Steering Tag\nvalues from the ST Table, but is not\nrequired to do so. This bit is set to 1\nby default, but can be modified from\nthe local management bus.",
        "reset": "0x1"
      },
      {
        "name": "R0",
        "bits": "7:3",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "ERS",
        "bits": "8",
        "sw": "R",
        "description": "Extended TPH Requester Supported [ERS]\nWhen set to 1, indicates that the\nFunction is capable of generating\nrequests with a TPH TLP Prefix.",
        "reset": "0x0"
      },
      {
        "name": "STTL",
        "bits": "10:9",
        "sw": "R",
        "description": "ST Table Location [STTL]\nThe setting of this field indicates if a\nSteering Tag Table is implemented\nfor this Function, and its location if\npresent. (00 = ST Table not present,\n01 = ST Table in the TPH Requester\nCapability Structure, 10 = ST values\nstored in the MSI-X Table in client\nRAM, 11 = reserved.). This field can\nbe modified from the local\nmanagement  bus.",
        "reset": "0x1"
      },
      {
        "name": "R1",
        "bits": "15:11",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "STTS",
        "bits": "26:16",
        "sw": "R",
        "description": "ST Table Size [STTS]\nSpecifies the number of entries in\nthe Steering Tag Table (0 = 1 entry,\n1 = 2 entries, and so on). Max limit\nis 64 entries when the ST Table is\nlocated in the TPH Requester\nCapability Structure, and 2048\nentries when located in the MSI-X\ntable. Each entry is 16 bits long. This\nfield can be modified from the local\nmanagement  bus.",
        "reset": "11'd7"
      },
      {
        "name": "R2",
        "bits": "31:27",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_REQUESTER_CONTROL",
    "address": "@0x27c",
    "description": "TPH Requester Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "STM",
        "bits": "2:0",
        "sw": "R/W",
        "description": "ST Mode [STM]\nThis field selects the ST mode (000\n= No Steering Tag Mode, 001 =\nInterrupt Vector Mode, 010 =\nDevice-Specific Mode, other values\nare reserved). The\nVF_TPH_ST_MODE output of the\ncore reflects the setting of this\nregister field (bits 3:0  for VF 0 and\nso on). This field can also be written\nfrom the local management  bus.",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "7:3",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "5'h00"
      },
      {
        "name": "TRE",
        "bits": "9:8",
        "sw": "R/W",
        "description": "TPH Requester Enable [TRE]\nWhen set the Function is allowed to\ngenerate requests with Transaction\nProcessing Hints. Defined Encodings\nare: 00b Function operating as a\nRequester is not permitted to issue\nRequests with TPH or Extended TPH.\n01b Function operating as a\nRequester is permitted to issue\nRequests with TPH and is not\npermitted to issue Requests with\nExtended TPH. 10b Reserved. 11b\nFunction operating as a Requester is\npermitted to issue Requests with TPH\nand Extended TPH.",
        "reset": "0x00"
      },
      {
        "name": "R10",
        "bits": "31:10",
        "sw": "R",
        "description": "Reserved [R10]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_ST_TABLE_0",
    "address": "0x280",
    "description": "TPH ST Table 0\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
    "bit_ranges": [
      {
        "name": "ST0L",
        "bits": "7:0",
        "sw": "R/W",
        "description": "ST 0 Lower [ST0L]\nLower 8 bits of the first Steering Tag.\nThis is the 8- bit Steering Tag sent\nout in  requests.",
        "reset": "0x0"
      },
      {
        "name": "ST0U",
        "bits": "15:8",
        "sw": "R",
        "description": "ST 0 Upper [ST0U]\nThis field is used for the upper 8 bits\nof the first Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      },
      {
        "name": "ST1L",
        "bits": "23:16",
        "sw": "R/W",
        "description": "ST 1 Lower [ST1L]\nLower 8 bits of the second Steering\nTag. This is the 8-bit Steering Tag\nsent out in  requests.",
        "reset": "0x0"
      },
      {
        "name": "ST1U",
        "bits": "31:24",
        "sw": "R",
        "description": "ST 1 Upper [ST1U]\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_ST_TABLE_1",
    "address": "0x284",
    "description": "TPH ST Table 1\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
    "bit_ranges": [
      {
        "name": "ST0L",
        "bits": "7:0",
        "sw": "R/W",
        "description": "ST 0 Lower [ST0L]\nLower 8 bits of the first Steering Tag.\nThis is the 8- bit Steering Tag sent\nout in  requests.",
        "reset": "0x0"
      },
      {
        "name": "ST0U",
        "bits": "15:8",
        "sw": "R",
        "description": "ST 0 Upper [ST0U]\nThis field is used for the upper 8 bits\nof the first Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      },
      {
        "name": "ST1L",
        "bits": "23:16",
        "sw": "R/W",
        "description": "ST 1 Lower [ST1L]\nLower 8 bits of the second Steering\nTag. This is the 8-bit Steering Tag\nsent out in  requests.",
        "reset": "0x0"
      },
      {
        "name": "ST1U",
        "bits": "31:24",
        "sw": "R",
        "description": "ST 1 Upper [ST1U]\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_ST_TABLE_2",
    "address": "0x288",
    "description": "TPH ST Table 2\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
    "bit_ranges": [
      {
        "name": "ST0L",
        "bits": "7:0",
        "sw": "R/W",
        "description": "ST 0 Lower [ST0L]\nLower 8 bits of the first Steering Tag.\nThis is the 8- bit Steering Tag sent\nout in  requests.",
        "reset": "0x0"
      },
      {
        "name": "ST0U",
        "bits": "15:8",
        "sw": "R",
        "description": "ST 0 Upper [ST0U]\nThis field is used for the upper 8 bits\nof the first Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      },
      {
        "name": "ST1L",
        "bits": "23:16",
        "sw": "R/W",
        "description": "ST 1 Lower [ST1L]\nLower 8 bits of the second Steering\nTag. This is the 8-bit Steering Tag\nsent out in  requests.",
        "reset": "0x0"
      },
      {
        "name": "ST1U",
        "bits": "31:24",
        "sw": "R",
        "description": "ST 1 Upper [ST1U]\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TPH_ST_TABLE_3",
    "address": "0x280",
    "description": "TPH ST Table 3\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
    "bit_ranges": [
      {
        "name": "ST0L",
        "bits": "7:0",
        "sw": "R/W",
        "description": "ST 0 Lower [ST0L]\nLower 8 bits of the first Steering Tag.\nThis is the 8- bit Steering Tag sent\nout in  requests.",
        "reset": "0x0"
      },
      {
        "name": "ST0U",
        "bits": "15:8",
        "sw": "R",
        "description": "ST 0 Upper [ST0U]\nThis field is used for the upper 8 bits\nof the first Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      },
      {
        "name": "ST1L",
        "bits": "23:16",
        "sw": "R/W",
        "description": "ST 1 Lower [ST1L]\nLower 8 bits of the second Steering\nTag. This is the 8-bit Steering Tag\nsent out in  requests.",
        "reset": "0x0"
      },
      {
        "name": "ST1U",
        "bits": "31:24",
        "sw": "R",
        "description": "ST 1 Upper [ST1U]\nThis field is used for the upper 8 bits\nof the second Steering Tag when\nExtended TPH Requester support is\nenabled.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VENDOR_ID_AND_DEVICE_ID",
    "address": "@0x0",
    "description": "Vendor ID and Device ID\nDevice ID assigned by the\nmanufacturer of the device. On\npower-up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field  can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
    "bit_ranges": [
      {
        "name": "VID",
        "bits": "15:0",
        "sw": "R",
        "description": "Vendor ID [VID]\nThis is the Vendor ID assigned by\nPCI SIG to the manufacturer of the\ndevice. The Vendor ID is set in the\nVendor ID Register within the local\nmanagement  register block.",
        "reset": "16'h17cd"
      },
      {
        "name": "DID",
        "bits": "31:16",
        "sw": "R",
        "description": "Device ID [DID]\nDevice ID assigned by the\nmanufacturer of the device. On\npower-up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field  can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "16'h100"
      }
    ]
  },
  {
    "name": "COMMAND_AND_STATUS",
    "address": "@0x4",
    "description": "Command and Status Register\nThis bit is set when the core has\nreceived a poisoned TLP. The Parity\nError Response enable bit (bit 6) has\nno effect on the setting   of this bit.\nThis field can also be cleared from\nthe local management bus APB by\nwriting a 1 into this bit position. This\nfield can be forced  to 1 from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
    "bit_ranges": [
      {
        "name": "ISE",
        "bits": "0",
        "sw": "R/W",
        "description": "IO-Space Enable [ISE]\nEnables IO accesses through the\ncore for this PCI Function.",
        "reset": "0x0"
      },
      {
        "name": "MSE",
        "bits": "1",
        "sw": "R/W",
        "description": "Mem-Space Enable [MSE]\nEnables memory accesses through\nthe core for this PCI Function.",
        "reset": "0x0"
      },
      {
        "name": "BE",
        "bits": "2",
        "sw": "R/W",
        "description": "Bus-Master Enable [BE]\nEnables the device to issue memory\nand I/O requests from this\nFunction.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "5:3",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PERE",
        "bits": "6",
        "sw": "R/W",
        "description": "Parity Error Response Enable [PERE]\nWhen this bit is 1, the core sets the\nMaster Data Parity Error status bit\nwhen it detects the following error\nconditions: (i) The core receives a\npoisoned completion from the link in\nresponse to a request. (ii) The core\nsends out a poisoned write request\non the link (this may be because an\nunderflow occurred during the\npacket transfer at the host interface\nof the core.). When this bit is 0, the\nMaster Data Parity Error status bit is\nnever  set.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "7",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "SE",
        "bits": "8",
        "sw": "R/W",
        "description": "SERR Enable [SE]\nEnables the reporting of fatal and\nnon-fatal errors detected by the core\nto the Root  Complex.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "9",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "IMD",
        "bits": "10",
        "sw": "R/W",
        "description": "INTx Message Disabled [IMD]\nEnables or disables the transmission\nof INTx Assert and De-assert\nmessages from the core. The setting\nof this bit has no effect on the\noperation of the core in the RC\nmode.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "15:11",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R4",
        "bits": "18:16",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "IS",
        "bits": "19",
        "sw": "R",
        "description": "Interrupt Status [IS]\nThis bit is valid only when the core is\nconfigured to support legacy\ninterrupts. Indicates that the core\nhas a pending interrupt, that is, the\ncore has sent an Assert_INTx\nmessage but has not transmitted a\ncorresponding  Deassert_INTx\nmessage.",
        "reset": "0x0"
      },
      {
        "name": "CL",
        "bits": "20",
        "sw": "R",
        "description": "Capabilities List [CL]\nIndicates the presence of PCI\nExtended Capabilities registers. This\nbit is hardwired to  1.",
        "reset": "0x1"
      },
      {
        "name": "R5",
        "bits": "23:21",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MDPE",
        "bits": "24",
        "sw": "R/WOCLR",
        "description": "Master Data Parity Error [MDPE]\nWhen the Parity Error Response\nenable bit is 1, the core sets this bit\nwhen it detects the following error\nconditions: (i) The core receives a\npoisoned request from the link. (ii)\nThe core has sent a Poisoned\nCompletion downstream to the link\nThis bit remains 0 when the Parity\nError Response enable bit is 0. This\nfield can be forced to 1 from the APB\nbus by setting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "R6",
        "bits": "26:25",
        "sw": "R",
        "description": "Reserved [R6]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "STA",
        "bits": "27",
        "sw": "R/WOCLR",
        "description": "Signaled Target Abort [STA]\nThis bit is set when the core has\nsent a completion to the link with\nthe Completer Abort status. This\nfield can also be cleared from the\nlocal management APB bus by\nwriting a 1 into this bit position. This\nfield can be forced to 1 from the APB\nbus by setting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x0"
      },
      {
        "name": "RTA",
        "bits": "28",
        "sw": "R/WOCLR",
        "description": "Received Target Abort [RTA]\nThis bit is set when the core has\nreceived a completion from the link\nwith the Completer Abort status.\nThis field can also be cleared from\nthe local management APB bus by\nwriting a 1 into this bit position. This\nfield can be written from the APB\nbus by setting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x0"
      },
      {
        "name": "RMA",
        "bits": "29",
        "sw": "R/WOCLR",
        "description": "Received Master Abort [RMA]\nThis bit is set when the core has\nreceived a completion from the link\nwith the Unsupported Request\nstatus. This field can also be cleared\nfrom the local management APB bus\nby writing a 1 into this bit position\nThis field can be forced to 1 from the\nAPB bus by setting [21] bit high  of\nthe pcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x0"
      },
      {
        "name": "SSE",
        "bits": "30",
        "sw": "R/WOCLR",
        "description": "Signaled System Error [SSE]\nThe core sets this bit (i)On receiving\nan error message from the link, if\nSERR-Enable in PCI Command\nRegister is 1 and SERR-Enable in the\nBridge Control Register is also 1.\n(ii)On any internal Fatal/Non-Fatal\nerror detected, if SERR-Enable in PCI\nCommand Register is 1. This field\ncan also be cleared from the local\nmanagement APB bus by writing a 1\ninto this bit position. This field can\nbe forced to 1 from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "DPE",
        "bits": "31",
        "sw": "R/WOCLR",
        "description": "Detected Parity Error [DPE]\nThis bit is set when the core has\nreceived a poisoned TLP. The Parity\nError Response enable bit (bit 6) has\nno effect on the setting   of this bit.\nThis field can also be cleared from\nthe local management bus APB by\nwriting a 1 into this bit position. This\nfield can be forced  to 1 from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "REVISION_ID_AND_CLASS_CODE",
    "address": "@0x8",
    "description": "Revision ID and Class Code Register\nIdentifies the function of the device.\nOn power- up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
    "bit_ranges": [
      {
        "name": "RID",
        "bits": "7:0",
        "sw": "R",
        "description": "Revision ID [RID]\nAssigned by the manufacturer of the\ndevice to identify the revision\nnumber of the device. This field can\nbe written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register  write.",
        "reset": "8'h0"
      },
      {
        "name": "PIB",
        "bits": "15:8",
        "sw": "R",
        "description": "Programming Interface Byte [PIB]\nIdentifies the register set layout of\nthe device. This field can be written\nfrom the APB bus by setting [21] bit\nhigh of the pcie_mgmt_APB_ADDR\nduring a local management register\nwrite.",
        "reset": "0x0"
      },
      {
        "name": "SCC",
        "bits": "23:16",
        "sw": "R",
        "description": "Sub-Class Code [SCC]\nIdentifies a sub-category within the\nselected function. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "8'h0"
      },
      {
        "name": "CC",
        "bits": "31:24",
        "sw": "R",
        "description": "Class Code [CC]\nIdentifies the function of the device.\nOn power- up, the core sets it to the\nvalue defined in the RTL file\nreg_defaults.h. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "8'h0"
      }
    ]
  },
  {
    "name": "BIST,_HEADER_TYPE,_LATENCY_TIMER_AND_CACHE_LINE_SIZE_S",
    "address": "@0xc",
    "description": "BIST, Header Type, Latency Timer and Cache Line Size Registers\nBIST control register. This field can\nbe written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
    "bit_ranges": [
      {
        "name": "CLS",
        "bits": "7:0",
        "sw": "R/W",
        "description": "Cache Line Size [CLS]\nCache Line Size Register defined in\nPCI Specifications 3.0. This field can\nbe read or written, both from the\nlink and from the local management\nbus, but its value is not used.",
        "reset": "0x0"
      },
      {
        "name": "LT",
        "bits": "15:8",
        "sw": "R",
        "description": "Latency Timer [LT]\nThis is an unused field and is\nhardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "HT",
        "bits": "22:16",
        "sw": "R",
        "description": "Header Type [HT]\nIdentifies format of header. This field\nis hardwired to 1.",
        "reset": "0x1"
      },
      {
        "name": "DT",
        "bits": "23",
        "sw": "R",
        "description": "Device Type [DT]\nIdentifies whether the device\nsupports a single Function or\nmultiple Functions. Hardwired to\nzero",
        "reset": "0x0"
      },
      {
        "name": "BR",
        "bits": "31:24",
        "sw": "R",
        "description": "BIST Register [BR]\nBIST control register. This field can\nbe written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ROOT_COMPLEX_BASE_ADDRESS_0",
    "address": "@0x10",
    "description": "Root Complex Base Address Register 0\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in Root Complex BAR\nConfiguration Register. All other bits\nare not writeable, and are read as\n0's.",
    "bit_ranges": [
      {
        "name": "MSI0",
        "bits": "0",
        "sw": "R",
        "description": "BAR Type [MSI0]\nSpecifies whether this BAR defines a\nmemory address range or an I/O\naddress range (0 = memory, 1 =\nI/O). The value read in this field is\ndetermined by the setting of Root\nComplex BAR Configuration\nRegister.",
        "reset": "0x0"
      },
      {
        "name": "R7",
        "bits": "1",
        "sw": "R",
        "description": "Reserved [R7]\nThis bit is hardwired to 0 for both\nmemory and I/O BARs.",
        "reset": "0x0"
      },
      {
        "name": "S0",
        "bits": "2",
        "sw": "R",
        "description": "Size [S0]\nFor memory BAR: This bit reads as\n0 when BAR 0 is configured as a 32-\nbit BAR, and as 1 when configured\nas a 64-bit BAR. For IO BAR: This is\nbit 3 of the base address. The value\nread in this field is determined by\nthe setting of Root Complex BAR\nConfiguration Register.",
        "reset": "0x1"
      },
      {
        "name": "P0",
        "bits": "3",
        "sw": "R",
        "description": "Prefetchability [P0]\nFor memory BAR: This bit reads as\n1 when BAR 0 is configured as a\nprefetchable BAR, and as 0 when\nconfigured as a non-prefetchable\nBAR. For IO BAR: This is bit 3 of the\nbase address. The value read in this\nfield is determined by the setting of\nRoot Complex BAR Configuration\nRegister.",
        "reset": "0x0"
      },
      {
        "name": "BAMR0",
        "bits": "21:4",
        "sw": "R",
        "description": "Base Address - RO part [BAMR0]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in Root Complex BAR\nConfiguration Register. All other bits\nare not writeable, and are read as\n0's.",
        "reset": "0x0"
      },
      {
        "name": "BAMRW",
        "bits": "31:22",
        "sw": "R/W",
        "description": "Base Address - RW part [BAMRW]\nThis field defines the base address\nof the memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in Root Complex BAR\nConfiguration Register. All other bits\nare not writeable, and are read as\n0's.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ROOT_COMPLEX_BASE_ADDRESS_1",
    "address": "@0x14",
    "description": "Root Complex Base Address Register 1\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in Root Complex BAR\nConfiguration Register. All other bits\nare not writeable, and are read as\n0's.",
    "bit_ranges": [
      {
        "name": "BAMRW",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Base Address [BAMRW]\nThis field defines the base address of\nthe memory address range. The\nnumber of implemented bits in this\nfield determines the BAR aperture\nconfigured in Root Complex BAR\nConfiguration Register. All other bits\nare not writeable, and are read as\n0's.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PRIMARY_BUS_NUMBER,_SECONDARY_BUS_NUMBER,_SUBORDINATE_BUS_NUMBER,_SECONDARY_LATENCY_TIMER",
    "address": "@0x18",
    "description": "Primary Bus Number, Secondary Bus Number, Subordinate Bus Number, Secondary Latency Timer\nThis field is not  implemented.",
    "bit_ranges": [
      {
        "name": "PBN",
        "bits": "7:0",
        "sw": "R/W",
        "description": "Primary Bus Number [PBN]\nThis field can be read and written\nfrom the local management bus, but\nits value is not used within the core.",
        "reset": "0x0"
      },
      {
        "name": "SBN",
        "bits": "15:8",
        "sw": "R/W",
        "description": "Secondary Bus Number [SBN]\nThis field can be read and written\nfrom the local management bus, but\nits value is not used within the core.",
        "reset": "0x0"
      },
      {
        "name": "SUBN",
        "bits": "23:16",
        "sw": "R/W",
        "description": "Subordinate Bus Number [SUBN]\nThis field can be read and written\nfrom the local management bus, but\nits value is not used within the core.",
        "reset": "0x0"
      },
      {
        "name": "SLTN",
        "bits": "31:24",
        "sw": "R",
        "description": "Secondary Latency Timer [SLTN]\nThis field is not  implemented.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "IO_BASE,_IO_LIMIT,_SECONDARY_STATUS",
    "address": "@0x1c",
    "description": "IO Base, IO Limit, Secondary Status Register\nThe core does not set this bit by\nitself. This bit can be cleared by\nwriting a 1 into this bit position from\nthe local management APB bus. This\nfield can be forced to 1 or 0 from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
    "bit_ranges": [
      {
        "name": "IOBS1",
        "bits": "0",
        "sw": "R",
        "description": "Type1 cfg IO bar size [IOBS1]\nvalue set in Type1 cfg IO bar size(bit\n20 of RC BAR CONFIG register). If\ntype1 cfg IO bar enable bit(bit 19 in\nRC BAR CONFIG register) is not set,\nthen this field will be hard coded to\n0.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "3:1",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "IBR",
        "bits": "7:4",
        "sw": "R",
        "description": "IO Base Register [IBR]\nThis field can be read and written\nfrom the local management bus if IO\nBAR is enabled in the Root Complex\nBAR configuration register, else it is\nhardwired to zero. Its value is not\nused within the core.",
        "reset": "0x0"
      },
      {
        "name": "IOBS2",
        "bits": "8",
        "sw": "R",
        "description": "Type1 cfg IO bar size [IOBS2]\nvalue set in Type1 cfg IO bar size(bit\n20 of RC BAR CONFIG register).If\ntype1 cfg IObar enable bit(bit 19 in\nRC BAR CONFIG register) is not set,\nthen this field will be hard coded to\n0.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "11:9",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "ILR",
        "bits": "15:12",
        "sw": "R",
        "description": "IO Limit Register [ILR]\nThis field can be read and written\nfrom the local management bus if IO\nBAR is enabled in the Root Complex\nBAR configuration register, else it is\nhardwired to zero. Its value is not\nused within the core.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "23:16",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MPE",
        "bits": "24",
        "sw": "R/WOCLR",
        "description": "Master Data Parity Error [MPE]\nThe core does not set this bit by\nitself. This bit can be cleared by\nwriting a 1 into this bit position from\nthe local management APB bus. This\nfield can be forced to 1 or 0 from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.\nNote that this bit can be set only\nwhen the Parity Error Response\nEnable bit is set in the Bridge Control\nRegister",
        "reset": "0x0"
      },
      {
        "name": "R4",
        "bits": "26:25",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "STA",
        "bits": "27",
        "sw": "R/WOCLR",
        "description": "Signaled Target Abort [STA]\nThe core does not set this bit by\nitself. This bit can be cleared by\nwriting a 1 into this bit position from\nthe local management APB bus. This\nfield can be forced to 1 or 0 from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "RTA",
        "bits": "28",
        "sw": "R/WOCLR",
        "description": "Recieved Target Abort [RTA]\nThe core does not set this bit by\nitself. This bit can be cleared by\nwriting a 1 into this bit position from\nthe local management APB bus. This\nfield can be forced to 1 or 0 from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "RMA",
        "bits": "29",
        "sw": "R/WOCLR",
        "description": "Received Master Abort [RMA]\nThe core does not set this bit by\nitself. This bit can be cleared by\nwriting a 1 into this bit position from\nthe local management APB bus. This\nfield can be forced to 1 or 0 from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "RSE",
        "bits": "30",
        "sw": "R/WOCLR",
        "description": "Received System Error [RSE]\nThe core does not set this bit by\nitself. This bit can be cleared by\nwriting a 1 into this bit position from\nthe local management APB bus. This\nfield can be forced to 1 or 0 from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "DPE",
        "bits": "31",
        "sw": "R/WOCLR",
        "description": "Detected Parity Error [DPE]\nThe core does not set this bit by\nitself. This bit can be cleared by\nwriting a 1 into this bit position from\nthe local management APB bus. This\nfield can be forced to 1 or 0 from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MEMORY_BASE,_MEMORY_LIMIT",
    "address": "@0x20",
    "description": "Memory Base, Memory Limit\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
    "bit_ranges": [
      {
        "name": "R1",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MBR",
        "bits": "15:4",
        "sw": "R/W",
        "description": "Memory Base Register [MBR]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "12'h0"
      },
      {
        "name": "R2",
        "bits": "19:16",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "MLR",
        "bits": "31:20",
        "sw": "R/W",
        "description": "Memory Limit Register [MLR]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "12'h0"
      }
    ]
  },
  {
    "name": "PREFETCHABLE_MEMORY_BASE,_PREFETCHABLE_MEMORY_LIMIT",
    "address": "@0x24",
    "description": "Prefetchable Memory Base, Prefetchable Memory Limit\nThis field can be read and written\nfrom the local management APB bus\nif prefetchable memory is enabled in\nthe Root Complex BAR configuration\nregister, else it is hardwired to zero.\nIts value is not used within the core.",
    "bit_ranges": [
      {
        "name": "PMBR",
        "bits": "15:0",
        "sw": "R",
        "description": "Prefetchable Memory Base Register [PMBR]\nThis field can be read and written\nfrom the local management APB bus\nif prefetchable memory is enabled in\nthe Root Complex BAR configuration\nregister, else it is hardwired to zero.\nIts value is not used within the core.",
        "reset": "16'h0"
      },
      {
        "name": "PMLR",
        "bits": "31:16",
        "sw": "R",
        "description": "Prefetchable Memory Limit Register [PMLR]\nThis field can be read and written\nfrom the local management APB bus\nif prefetchable memory is enabled in\nthe Root Complex BAR configuration\nregister, else it is hardwired to zero.\nIts value is not used within the core.",
        "reset": "16'h0"
      }
    ]
  },
  {
    "name": "PREFETCHABLE_BASE_UPPER",
    "address": "@0x28",
    "description": "Prefetchable Base Upper\nThis field can be read and written\nfrom the local management APB bus\nif 64bit prefetchable memory is\nenabled in the Root Complex BAR\nconfiguration register, else it is\nhardwired to zero. Its value is not\nused within the  core.",
    "bit_ranges": [
      {
        "name": "PBRU",
        "bits": "31:0",
        "sw": "R",
        "description": "Prefetchable Base Register Upper [PBRU]\nThis field can be read and written\nfrom the local management APB bus\nif 64bit prefetchable memory is\nenabled in the Root Complex BAR\nconfiguration register, else it is\nhardwired to zero. Its value is not\nused within the  core.",
        "reset": "32'h0"
      }
    ]
  },
  {
    "name": "PREFETCHABLE_LIMIT_UPPER",
    "address": "@0x2c",
    "description": "Prefetchable Limit Upper\nThis field can be read and written\nfrom the local management APB bus\nif 64bit prefetchable memory is\nenabled in the Root Complex BAR\nconfiguration register, else it is\nhardwired to zero. Its value is not\nused within the  core.",
    "bit_ranges": [
      {
        "name": "PLRU",
        "bits": "31:0",
        "sw": "R",
        "description": "Prefetchable Limit Register Upper [PLRU]\nThis field can be read and written\nfrom the local management APB bus\nif 64bit prefetchable memory is\nenabled in the Root Complex BAR\nconfiguration register, else it is\nhardwired to zero. Its value is not\nused within the  core.",
        "reset": "32'h0"
      }
    ]
  },
  {
    "name": "IO_BASE_UPPER,_IO_LIMIT_UPPER",
    "address": "@0x30",
    "description": "IO Base Upper, IO Limit Upper\nThis field can be read and written\nfrom the local management bus if\n32bit IO BAR is enabled in the Root\nComplex BAR configuration register,\nelse it is hardwired to zero. Its value\nis not used within the core.",
    "bit_ranges": [
      {
        "name": "IBRU",
        "bits": "15:0",
        "sw": "R",
        "description": "IO Base Register Upper [IBRU]\nThis field can be read and written\nfrom the local management bus if\n32bit IO BAR is enabled in the Root\nComplex BAR configuration register,\nelse it is hardwired to zero. Its value\nis not used within the core.",
        "reset": "0x0"
      },
      {
        "name": "ILR",
        "bits": "31:16",
        "sw": "R",
        "description": "IO Limit Register Upper [ILR]\nThis field can be read and written\nfrom the local management bus if\n32bit IO BAR is enabled in the Root\nComplex BAR configuration register,\nelse it is hardwired to zero. Its value\nis not used within the core.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "CAPABILITIES_POINTER",
    "address": "@0x34",
    "description": "Capabilities Pointer\nReserved",
    "bit_ranges": [
      {
        "name": "CP",
        "bits": "7:0",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nContains pointer to the first PCI\nCapability Structure. This field is set\nby default to the value defined in the\nRTL file reg_defaults.h. It can be re-\nwritten independently for every\nFunction from the local management\nAPB bus.",
        "reset": "0x80"
      },
      {
        "name": "R15",
        "bits": "31:8",
        "sw": "R",
        "description": "Reserved [R15]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RESERVED",
    "address": "@0x38",
    "description": "Reserved\nReserved",
    "bit_ranges": [
      {
        "name": "rsvd",
        "bits": "31:0",
        "sw": "R",
        "description": "Reserved [rsvd]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "INTERRUPT_LINE,_INTERRUPT_PIN_AND_BRIDGE_CONTROL",
    "address": "@0x3c",
    "description": "Interrupt Line, Interrupt Pin Register and Bridge Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "ILR",
        "bits": "7:0",
        "sw": "R/W",
        "description": "Interrupt Line Register [ILR]\nThis field can be read and written\nfrom the local management bus, but\nits value is not used within the core.\nThe given reset value is for PF0.",
        "reset": "8'hff"
      },
      {
        "name": "IPR",
        "bits": "10:8",
        "sw": "R",
        "description": "Interrupt Pin Register [IPR]\nIdentifies the interrupt input (A, B,\nC, D) to which this Functions\ninterrupt output is connected to\n(01= INTA, 02 = INTB, 03 = INTC,\n04 = INTD).  The\nassignment of interrupt inputs to\nFunctions is fixed when the core is\nconfigured. This field can be re-\nwritten independently for each\nFunction from the local management\nbus. Default values - PF0: 01 (INTA),\nPF1: 02 (INTB).",
        "reset": "0x01"
      },
      {
        "name": "R5",
        "bits": "15:11",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PERE",
        "bits": "16",
        "sw": "R/W",
        "description": "Parity Error Response Enable [PERE]\nThis field can be read and written\nfrom the local management APB bus.\nIt is used only to enable the Master\nData Parity Error bit in the\nSecondary Status Register.",
        "reset": "0x0"
      },
      {
        "name": "BCSE",
        "bits": "17",
        "sw": "R/W",
        "description": "Bridge Control SERR Enable [BCSE]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "0x0"
      },
      {
        "name": "ISAE",
        "bits": "18",
        "sw": "R/W",
        "description": "ISA Enable [ISAE]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "0x0"
      },
      {
        "name": "VGAE",
        "bits": "19",
        "sw": "R/W",
        "description": "VGA Enable [VGAE]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "0x0"
      },
      {
        "name": "VGA16D",
        "bits": "20",
        "sw": "R/W",
        "description": "VGA 16 DEcode [VGA16D]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "0x0"
      },
      {
        "name": "R21",
        "bits": "21",
        "sw": "R",
        "description": "Reserved [R21]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "BCRSBR",
        "bits": "22",
        "sw": "R/W",
        "description": "Bridge Control Register Secondary Bus Reset [BCRSBR]\nThis field can be read and written\nfrom the local management APB bus.\nWhen set, it initiates a hot reset on\nthe link.",
        "reset": "0x0"
      },
      {
        "name": "R23",
        "bits": "31:23",
        "sw": "R",
        "description": "Reserved [R23]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "POWER_MANAGEMENT_CAPABILITIES",
    "address": "@0x80",
    "description": "Power Management Capabilities Register\nIndicates whether the Function is\ncapable   of sending PME messages\nwhen in the D3cold state. This field\ncan be written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nIdentifies that the capability\nstructure is for Power Management.\nThis field is set by default to 01 hex.\nThis field can be written from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x01"
      },
      {
        "name": "CP",
        "bits": "15:8",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nContains pointer to the next PCI\nCapability Structure. The core sets it\nto the value defined in the RTL file\nreg_defaults.h. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "8'h90"
      },
      {
        "name": "VID",
        "bits": "18:16",
        "sw": "R",
        "description": "Version ID [VID]\nIndicates the version of the PCI Bus\nPower Management Specifications\nthat the Function implements. This\nfield is set by default to   011\n(Version 1.2). This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x3"
      },
      {
        "name": "PC",
        "bits": "19",
        "sw": "R",
        "description": "PME Clock [PC]\nNot applicable to PCI Express. This\nbit is hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "20",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DSI",
        "bits": "21",
        "sw": "R",
        "description": "Device Specific Initialization Bit [DSI]\nThis bit, when set, indicates that the\ndevice   requires additional\nconfiguration steps beyond setting\nup its PCI configuration space, to\nbring it to the D0 active state from\nthe D0 uninitialized state. This bit is\nhardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "MCRAPS",
        "bits": "24:22",
        "sw": "R",
        "description": "Max Current Required from Aux Power Supply [MCRAPS]\nSpecifies the maximum current\ndrawn by the device from the aux\npower source in the D3cold state.\nThis field is not implemented in\ndevices not supporting PME\nnotification when in the D3cold\nstate, and is therefore hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "D1S",
        "bits": "25",
        "sw": "R",
        "description": "D1 Support [D1S]\nSet if the Function supports the D1\npower state. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x1"
      },
      {
        "name": "D2S",
        "bits": "26",
        "sw": "R",
        "description": "D2 Support [D2S]\nSet if the Function supports the D2\npower state. Currently hardwired to\n0.",
        "reset": "0x0"
      },
      {
        "name": "PSD0S",
        "bits": "27",
        "sw": "R",
        "description": "PME Support for D0 State [PSD0S]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D0 state. This field can\nbe written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register  write.",
        "reset": "0x01"
      },
      {
        "name": "PSD1S",
        "bits": "28",
        "sw": "R",
        "description": "PME Support for D1 State [PSD1S]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D1 state.  This bit is set\nto 1 by default, but can be modified\nfrom the local management bus by\nwriting into Function 0. All other\nFunctions assume the  value\nset in Function 0s Power\nManagement Capabilities Register.",
        "reset": "0x1"
      },
      {
        "name": "PSD2S",
        "bits": "29",
        "sw": "R",
        "description": "PME Support for D2 State [PSD2S]\nIndicates whether the Function is\ncapable of sending PME messages\nwhen in the D2 state.  This bit is\nhardwired to 0 because D2 state is\nnot supported.",
        "reset": "0x0"
      },
      {
        "name": "PSDHS",
        "bits": "30",
        "sw": "R",
        "description": "PME Support for D3(hot) State [PSDHS]\nIndicates whether the Function is\ncapable  of sending PME messages\nwhen in the D3hot state. This field\ncan be written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x01"
      },
      {
        "name": "PSDCS",
        "bits": "31",
        "sw": "R",
        "description": "PME Support for D3(cold) State [PSDCS]\nIndicates whether the Function is\ncapable   of sending PME messages\nwhen in the D3cold state. This field\ncan be written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x1"
      }
    ]
  },
  {
    "name": "POWER_MANAGEMENT_CONTROL/STATUS_REPORT",
    "address": "@0x84",
    "description": "Power Management Control/Status Report\nThis optional register is not\nimplemented in the PCIe core. This\nfield is hardwired to  0.",
    "bit_ranges": [
      {
        "name": "PS",
        "bits": "1:0",
        "sw": "R/W",
        "description": "Power State [PS]\nThis field can also be read or written\nfrom the local management APBbus.",
        "reset": "0x0"
      },
      {
        "name": "R4",
        "bits": "2",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "NSR",
        "bits": "3",
        "sw": "R",
        "description": "No Soft Reset [NSR]\nThis bit is set to 1 by default. This\nfield can be written from the APB bus\nby setting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x01"
      },
      {
        "name": "R3",
        "bits": "7:4",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PE",
        "bits": "8",
        "sw": "R/W",
        "description": "PME Enable [PE]\nThis bit can be set or cleared from\nthe local management APB bus, by\nwriting a 1 or 0, respectively.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "14:9",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PMES",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "PME Status [PMES]\nThis field can be written from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "23:16",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DR",
        "bits": "31:24",
        "sw": "R",
        "description": "Data Register [DR]\nThis optional register is not\nimplemented in the PCIe core. This\nfield is hardwired to  0.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_CONTROL",
    "address": "@0x90",
    "description": "MSI Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "CID1",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID1]\nSpecifies that the capability structure is\nfor MSI. Hardwired to 05 hex.",
        "reset": "0x05"
      },
      {
        "name": "CP1",
        "bits": "15:8",
        "sw": "R",
        "description": "Capabilities Pointer [CP1]\nPointer to the next PCI Capability\nStructure.   This can be modified from\nthe local management bus. This field can\nbe written from the local management\nbus.",
        "reset": "8'hb0"
      },
      {
        "name": "ME",
        "bits": "16",
        "sw": "R/W",
        "description": "MSI Enable [ME]\nSet by the configuration program to\nenable the   MSI feature. This field can\nalso be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "MMC",
        "bits": "19:17",
        "sw": "R",
        "description": "Multiple Message Capable [MMC]\nEncodes the number of distinct messages\nthat the core is capable of generating for\nthis Function (000 = 1, 001 = 2, 010 =\n4, 011 = 8, 100 = 16, 101= 32). Thus,\nthis field defines the number of the\ninterrupt vectors for this Function. The\ncore allows up to 32 distinct messages,\nbut the setting of this field must be\nbased on the number of interrupt inputs\nof the core that are actually used by the\nclient. For example, if the client logic\nuses 8 of the 32 distinct MSI interrupt\ninputs of the core for this Function, then\nthe value of this field must be set to 011.\nThis field can be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "MME",
        "bits": "22:20",
        "sw": "R/W",
        "description": "Multiple Message Enable [MME]\nEncodes the number of distinct messages\nthat the core is programmed to generate\nfor this Function (000 = 1, 001 = 2, 010\n= 4, 011 = 8, 100 = 16, 101 = 32). This\nsetting must be based on the number of\ninterrupt inputs of the core that are\nactually used   by this Function. This\nfield can be written from the local\nmanagement bus.",
        "reset": "0x0"
      },
      {
        "name": "BAC64",
        "bits": "23",
        "sw": "R",
        "description": "64-Bit Address Capable [BAC64]\nSet to 1 to indicate that the device is\ncapable of generating 64-bit addresses\nfor MSI messages. Can be modified using\nlocal management interface",
        "reset": "0x01"
      },
      {
        "name": "MC",
        "bits": "24",
        "sw": "R",
        "description": "MSI masking capable [MC]\ncan be modified using local management\ninterface",
        "reset": "0x01"
      },
      {
        "name": "R0",
        "bits": "31:25",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MESSAGE_LOW_ADDRESS",
    "address": "@0x94",
    "description": "MSI Message Low Address Register\nLower bits of the address to be used\nin MSI messages. This field can also\nbe written from the local\nmanagement bus.",
    "bit_ranges": [
      {
        "name": "R1",
        "bits": "1:0",
        "sw": "R",
        "description": "Reserved [R1]\nThe two lower bits of the address are\nhardwired to 0 to align the address\non a double-word  boundary.",
        "reset": "0x0"
      },
      {
        "name": "MAL",
        "bits": "31:2",
        "sw": "R/W",
        "description": "Message Address Low [MAL]\nLower bits of the address to be used\nin MSI messages. This field can also\nbe written from the local\nmanagement bus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MESSAGE_HIGH_ADDRESS",
    "address": "@0x98",
    "description": "MSI Message High Address Register\nContains bits 63:32 of the 64-bit\naddress to be used in MSI Messages.\nA value of 0 specifies that 32-bit\naddresses are to be used in the\nmessages. This field can also be\nwritten from the local management\nbus.",
    "bit_ranges": [
      {
        "name": "MAH",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Message Address High [MAH]\nContains bits 63:32 of the 64-bit\naddress to be used in MSI Messages.\nA value of 0 specifies that 32-bit\naddresses are to be used in the\nmessages. This field can also be\nwritten from the local management\nbus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MESSAGE_DATA",
    "address": "@0x9c",
    "description": "MSI Message Data Register\nHardwired to 0",
    "bit_ranges": [
      {
        "name": "MD",
        "bits": "15:0",
        "sw": "R/W",
        "description": "Message Data [MD]\nMessage data to be used for this\nFunction. This field can also be\nwritten from the local management\nbus.",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R2]\nHardwired to 0",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_MASK",
    "address": "@0xa0",
    "description": "MSI Mask Register\nRSVD",
    "bit_ranges": [
      {
        "name": "MM",
        "bits": "0",
        "sw": "R/W",
        "description": "MSI Mask [MM]\nMask bits for MSI interrupts. The\nMultiple  Message Capable field of\nthe MSI Control Register specifies\nthe number of distinct interrupts for\nthe Function, which determines the\nnumber of valid mask bits.",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "31:1",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "31'h00000000"
      }
    ]
  },
  {
    "name": "MSI_PENDING_BITS",
    "address": "@0xa4",
    "description": "MSI Pending Bits Register\nRSVD",
    "bit_ranges": [
      {
        "name": "MP",
        "bits": "0",
        "sw": "R",
        "description": "MSI Pending Bits [MP]\nPending bits for MSI interrupts. This\nfield can be written from the APB\ninterface to refelct the current\npending status.",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "31:1",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "31'h00000000"
      }
    ]
  },
  {
    "name": "MSI_X_CONTROL",
    "address": "@0xb0",
    "description": "MSI-X Control Register\nSet by the configuration program to\nenable the MSI-X feature. This field\ncan also be written from the local\nmanagement bus.",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nIdentifies that the capability\nstructure is for MSI-X. This field is\nset by default to 11 hex. It can be\nrewritten independently for each\nFunction from the local management\nbus.",
        "reset": "0x11"
      },
      {
        "name": "CP",
        "bits": "15:8",
        "sw": "R",
        "description": "Capabilities Pointer [CP]\nContains pointer to the next PCI\nCapability Structure. This is set to\npoint to the PCI Express Capability\nStructure at 30 hex. This can be\nrewritten independently for each\nFunction from the local management\nbus.",
        "reset": "8'hc0"
      },
      {
        "name": "MSIXTS",
        "bits": "26:16",
        "sw": "R",
        "description": "MSI-X Table Size [MSIXTS]\nSpecifies the size of the MSI-X Table,\nthat   is, the number of interrupt\nvectors defined   for the Function.\nThe programmed value is 1 minus\nthe size of the table (that is, this\nfield   is set to 0 if the table size is\n1.). It can be re- written\nindependently for each Function\nfrom the local management bus.",
        "reset": "11'h0"
      },
      {
        "name": "R0",
        "bits": "29:27",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "FM",
        "bits": "30",
        "sw": "R/W",
        "description": "Function Mask [FM]\nThis bit serves as a global mask to\nall the interrupt conditions\nassociated with this Function. When\nthis bit is set, the core will not send\nout MSI-X messages from this\nFunction. This field can also be\nwritten from the local management\nbus.",
        "reset": "0x0"
      },
      {
        "name": "MSIXE",
        "bits": "31",
        "sw": "R/W",
        "description": "MSI-X Enable [MSIXE]\nSet by the configuration program to\nenable the MSI-X feature. This field\ncan also be written from the local\nmanagement bus.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "MSI_X_TABLE_OFFSET",
    "address": "@0xb4",
    "description": "MSI-X Table Offset Register\nOffset of the memory address where\nthe MSI- X Table is located, relative\nto the selected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD aligned.",
    "bit_ranges": [
      {
        "name": "BARI",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Indicator Register [BARI]\nIdentifies the BAR corresponding to\nthe memory address range where\nthe MSI-X Table is located (000 =\nBAR 0, 001 = BAR 1, ... , 101 = BAR\n5).",
        "reset": "3'd0"
      },
      {
        "name": "TO",
        "bits": "31:3",
        "sw": "R",
        "description": "Table Offset [TO]\nOffset of the memory address where\nthe MSI- X Table is located, relative\nto the selected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD aligned.",
        "reset": "29'h0"
      }
    ]
  },
  {
    "name": "MSI_X_PENDING_INTERRUPT",
    "address": "@0xb8",
    "description": "MSI-X Pending Interrupt Register\nOffset of the memory address where\nthe PBA is located, relative to the\nselected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD aligned.",
    "bit_ranges": [
      {
        "name": "BARI1",
        "bits": "2:0",
        "sw": "R",
        "description": "BAR Indicator Register [BARI1]\nIdentifies the BAR corresponding to\nthe memory address range where\nthe PBA Structure is located (000 =\nBAR 0, 001 = BAR 1, ... , 101 = BAR\n5). The value programmed must be\nthe same as the BAR Indicator\nconfigured in the MSI-X Table Offset\nRegister. Identifies the BAR\ncorresponding to the memory\naddress range where the PBA\nStructure is located (000 = BAR 0,\n001 = BAR1, ... , 101 = BAR 5). The\nvalue programmed must be the\nsame as the BAR Indicator\nconfigured in the MSI-X Table Offset\nRegister.",
        "reset": "3'd0"
      },
      {
        "name": "PBAO",
        "bits": "31:3",
        "sw": "R",
        "description": "PBA Offset [PBAO]\nOffset of the memory address where\nthe PBA is located, relative to the\nselected BAR. The three least\nsignificant bits of the address are\nomitted, as the addresses are\nQWORD aligned.",
        "reset": "29'h1"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_CAPABILITY_LIST",
    "address": "@0xc0",
    "description": "PCI Express Capability List Register\nReserved",
    "bit_ranges": [
      {
        "name": "CID",
        "bits": "7:0",
        "sw": "R",
        "description": "Capability ID [CID]\nSpecifies Capability ID assigned by\nPCI SIG for this structure. This field\nis hardwired to 10  hex.",
        "reset": "0x010"
      },
      {
        "name": "NCP",
        "bits": "15:8",
        "sw": "R",
        "description": "Next Capability Pointer [NCP]\nPoints to the next PCI capability\nstructure. Set to 0 because this is\nthe last capability  structure.",
        "reset": "0x0"
      },
      {
        "name": "PCV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [PCV]\nIdentifies the version number of the\ncapability structure. The value\ndepends on the value of the strap\ninput PCIE_GENERATION_SEL\nIf PCIE_GENERATION_SEL indicates\nGen 2 or later generations, then the\nvalue is 2 else 1. Can be modified\nusing local management interface\nafter asserting input signal\nMGMT_TYPE1_CONFIG_REG_ACCESS\nhigh.",
        "reset": "0x2"
      },
      {
        "name": "DT",
        "bits": "23:20",
        "sw": "R",
        "description": "Device Type [DT]\nIndicates the type of device\nimplementing this Function. This field\nis hardwired to 4 in the RP mode.",
        "reset": "0x4"
      },
      {
        "name": "SI",
        "bits": "24",
        "sw": "R",
        "description": "Slot Implemented [SI]\nWhen Set, this bit indicates that the\nLink associated with this Port is\nconnected to a slot",
        "reset": "1'b1"
      },
      {
        "name": "IMN",
        "bits": "29:25",
        "sw": "R",
        "description": "Interrupt Message Number [IMN]\nIdentifies the MSI or MSI-X interrupt\nvector for the interrupt message\ngenerated corresponding to the\nstatus bits in the Slot Status\nRegister, Root Status Register, or this\ncapability structure. This field must\nbe defined based on the chosen\ninterrupt mode - MSI or MSI-X. This\nfield is hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "TRS",
        "bits": "30",
        "sw": "R",
        "description": "TCS Routing Supported [TRS]\nWhen set to 1, this bit indicates that\nthe device supports routing of\nTrusted Configuration Requests. Not\nvalid for Endpoints. Hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CAPABILITIES",
    "address": "@0xc4",
    "description": "PCI Express Device Capabilities Register\nReserved",
    "bit_ranges": [
      {
        "name": "MP",
        "bits": "2:0",
        "sw": "R",
        "description": "Max Payload Size [MP]\nSpecifies maximum payload size\nsupported by the device. This field\ncan be written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "3'b001"
      },
      {
        "name": "PFS",
        "bits": "4:3",
        "sw": "R",
        "description": "Phantom Functions Supported [PFS]\nThis field is used to extend the tag\nfield by combining unused Function\nbits with the tag bits. This field is\nhardwired to 00 to disable this\nfeature.",
        "reset": "0x0"
      },
      {
        "name": "ETFS",
        "bits": "5",
        "sw": "R",
        "description": "Extended Tag Field Supported [ETFS]\nhard coded to zero .",
        "reset": "0x0"
      },
      {
        "name": "AL0L",
        "bits": "8:6",
        "sw": "R",
        "description": "Acceptable L0S Latency [AL0L]\nSpecifies acceptable latency that the\nEndpoint can tolerate while\ntransitioning from L0S to L0. This\nfield can be written from the APB bus\nby setting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "AL1L",
        "bits": "11:9",
        "sw": "R",
        "description": "Acceptable L1 Latency [AL1L]\nSpecifies acceptable latency that the\nEndpoint can tolerate while\ntransitioning from L1 to L0. This field\ncan be written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register  write.",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "14:12",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RER",
        "bits": "15",
        "sw": "R",
        "description": "Role- Based Error Reporting [RER]\nEnables role-based error reporting.\nThis field can be written from the\nAPB bus by setting [21] bit  high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "1'b1"
      },
      {
        "name": "R4",
        "bits": "17:16",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "CSP",
        "bits": "25:18",
        "sw": "R",
        "description": "Captured Slot Power Limit Value [CSP]\nSpecifies upper limit on power\nsupplied by slot. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "CPLS",
        "bits": "27:26",
        "sw": "R",
        "description": "Captured Power Limit Scale [CPLS]\nSpecifies the scale used by Slot\nPower Limit Value. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "FLRC",
        "bits": "28",
        "sw": "R",
        "description": "Function level reset capability [FLRC]\nA value of 1b indicates the Function\nsupports the optional Function Level\nReset mechanism",
        "reset": "0x0"
      },
      {
        "name": "R5",
        "bits": "31:29",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CONTROL_AND_STATUS",
    "address": "@0xc8",
    "description": "PCI Express Device Control and Status Register\n(no description)",
    "bit_ranges": [
      {
        "name": "ECER",
        "bits": "0",
        "sw": "R/W",
        "description": "Enable Correctable Error Reporting [ECER]\nThis bit is not used by the core in\nRoot Port  mode.",
        "reset": "0x0"
      },
      {
        "name": "ENFER",
        "bits": "1",
        "sw": "R/W",
        "description": "Enable Non- Fatal Error Reporting [ENFER]\nThis bit is not used by the core in\nRoot Port  mode.",
        "reset": "0x0"
      },
      {
        "name": "EFER",
        "bits": "2",
        "sw": "R/W",
        "description": "Enable Fatal Error Reporting [EFER]\nThis bit is not used by the core in\nRoot Port  mode.",
        "reset": "0x0"
      },
      {
        "name": "EURR",
        "bits": "3",
        "sw": "R/W",
        "description": "Enable Unsupported Request Reporting [EURR]\nEnables the sending of error\nmessages by the core on receiving\nunsupported  requests.",
        "reset": "0x0"
      },
      {
        "name": "ERO",
        "bits": "4",
        "sw": "R/W",
        "description": "Enable Relaxed Ordering [ERO]\nWhen set, this bit indicates that the\ndevice is allowed to set the Relaxed\nOrdering bit in the Attributes field of\ntransactions initiated from it. when\nthe transactions do not require\nStrong Ordering.",
        "reset": "0x1"
      },
      {
        "name": "MP",
        "bits": "7:5",
        "sw": "R/W",
        "description": "Max Payload Size [MP]\nSpecifies the maximum TLP payload\nsize configured. The device must be\nable to receive a TLP of this\nmaximum size, and should not\ngenerate TLP's larger than this\nvalue. Software must set this field\nbased on the maximum payload size\nin the Device Capabilities Register,\nand the capability of the other side.",
        "reset": "0x0"
      },
      {
        "name": "ETE",
        "bits": "8",
        "sw": "R",
        "description": "Extended Tag Enable [ETE]\nextended tag not enabled. Hence\nhard coded to zero .",
        "reset": "0x0"
      },
      {
        "name": "PFE",
        "bits": "9",
        "sw": "R",
        "description": "phantum functions enable [PFE]\nHardwired to 0",
        "reset": "0x0"
      },
      {
        "name": "APPME",
        "bits": "10",
        "sw": "R",
        "description": "aux power PM enable [APPME]\nHardwired to 0",
        "reset": "0x0"
      },
      {
        "name": "ENS",
        "bits": "11",
        "sw": "R/W",
        "description": "Enable no snoop [ENS]\nIf this bit is Set, the Function is\npermitted to Set   the No Snoop bit\nin the Requester Attributes of\ntransactions it initiates that do not\nrequire hardware enforced cache\ncoherency.",
        "reset": "0x1"
      },
      {
        "name": "MRR",
        "bits": "14:12",
        "sw": "R/W",
        "description": "Max Read Request Size [MRR]\nSpecifies the maximum size allowed\nin read requests generated by the\ndevice.",
        "reset": "3'b010"
      },
      {
        "name": "R7",
        "bits": "15",
        "sw": "R",
        "description": "Reserved [R7]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "CED",
        "bits": "16",
        "sw": "R/WOCLR",
        "description": "Correctable Error Detected [CED]\nSet to 1 by the core when it detects\na correctable error, regardless of\nwhether the error is  masked.",
        "reset": "0x0"
      },
      {
        "name": "NFED",
        "bits": "17",
        "sw": "R/WOCLR",
        "description": "Non-Fatal Error Detected [NFED]\nSet to 1 by the core when it detects\na non-fatal error, regardless of\nwhether the error is  masked.",
        "reset": "0x0"
      },
      {
        "name": "FED",
        "bits": "18",
        "sw": "R/WOCLR",
        "description": "Fatal Error Detected [FED]\nSet to 1 by the core when it detects\na fatal error, regardless of whether\nthe error is  masked.",
        "reset": "0x0"
      },
      {
        "name": "URD",
        "bits": "19",
        "sw": "R/WOCLR",
        "description": "Unsupported Request Detected [URD]\nSet to 1 by the core when it receives\nan unsupported request.",
        "reset": "0x0"
      },
      {
        "name": "APD",
        "bits": "20",
        "sw": "R",
        "description": "Aux Power Detected [APD]\nSet when auxiliary power is detected\nby the device. This is an unused\nfield.",
        "reset": "0x0"
      },
      {
        "name": "TP",
        "bits": "21",
        "sw": "R",
        "description": "Transaction Pending [TP]\nIndicates if any of the Non-Posted\nrequests issued by the RC are still\npending.",
        "reset": "0x0"
      },
      {
        "name": "R8",
        "bits": "31:22",
        "sw": "R",
        "description": "Reserved [R8]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LINK_CAPABILITIES",
    "address": "@0xcc",
    "description": "Link Capabilities Register\nSpecifies the port number assigned\nto the PCI Express link connected to\nthis device. This field can be written\nfrom the APB bus by setting [21] bit\nhigh of the pcie_mgmt_APB_ADDR\nduring a local management register\nwrite.",
    "bit_ranges": [
      {
        "name": "MLS",
        "bits": "3:0",
        "sw": "R",
        "description": "Max Link Speed [MLS]\nIndicates the speeds supported by\nthe link (2.5 GT/s, 5 GT/s per lane).\nThis field is hardwired to 0001\n(2.5GT/s) when the strap input\nPCIE_GENERATION_SEL is set to 0,\nto 0010 (5GT/s) when the strap is\nset to  1.",
        "reset": "0x2"
      },
      {
        "name": "MLW",
        "bits": "9:4",
        "sw": "R",
        "description": "Max Link Width [MLW]\nIndicates the maximum number of\nlanes supported by the device. This\nfield is hardwired based on the\nsetting of the LANE_COUNT_IN strap\ninput.",
        "reset": "0x4"
      },
      {
        "name": "ASPM",
        "bits": "11:10",
        "sw": "R",
        "description": "Active State Power Management [ASPM]\nIndicates the level of ASPM support\nprovided by the device. This field\ncan be written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x3"
      },
      {
        "name": "L0EL",
        "bits": "14:12",
        "sw": "R",
        "description": "L0S Exit Latency [L0EL]\nSpecifies the time required for the\ndevice to transition from L0S to L0.\nThis parameter is dependent on the\nPhysical Layer implementation. This\nfield can be written from the APB\nbus by setting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x2"
      },
      {
        "name": "L1EL",
        "bits": "17:15",
        "sw": "R",
        "description": "L1 Exit Latency [L1EL]\nSpecifies the exit latency from L1\nstate. This parameter is dependent\non the Physical Layer\nimplementation. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x3"
      },
      {
        "name": "CPM",
        "bits": "18",
        "sw": "R",
        "description": "Clock Power Management [CPM]\nIndicates that the device supports\nremoval of reference clocks. Not\nsupported in this version of the core.\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "SERC",
        "bits": "19",
        "sw": "R",
        "description": "Surprise Down Error Reporting Capability [SERC]\nIndicates the capability of the device\nto report a Surprise Down error\ncondition. This bit is hardwired to 0,\nas this version of the core does not\nsupport the feature.",
        "reset": "0x0"
      },
      {
        "name": "DARC",
        "bits": "20",
        "sw": "R",
        "description": "Data Link Layer Active Reporting Capability [DARC]\nSet to 1 if the device is capable of\nreporting that the DL Control and\nManagement State Machine has\nreached the DL_Active state. This bit\nis hardwired to 0, as this version of\nthe core does not support the\nfeature.",
        "reset": "0x0"
      },
      {
        "name": "LBNC",
        "bits": "21",
        "sw": "R",
        "description": "Link Bandwidth Notification Capability [LBNC]\nA value of 1b indicates support for\nthe Link Bandwidth Notification\nstatus and interrupt mechanisms.\nThis field can be written from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x1"
      },
      {
        "name": "ASPMOC",
        "bits": "22",
        "sw": "R",
        "description": "ASPM Optionality Compliance [ASPMOC]\nA 1 in this position indicates the\ndevice supports the ASPM\nOptionality feature. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x1"
      },
      {
        "name": "R9",
        "bits": "23",
        "sw": "R",
        "description": "Reserved [R9]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PN",
        "bits": "31:24",
        "sw": "R",
        "description": "Port Number [PN]\nSpecifies the port number assigned\nto the PCI Express link connected to\nthis device. This field can be written\nfrom the APB bus by setting [21] bit\nhigh of the pcie_mgmt_APB_ADDR\nduring a local management register\nwrite.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LINK_CONTROL_AND_STATUS",
    "address": "@0xd0",
    "description": "Link Control and Status Register\nThis bit is Set by hardware to\nindicate that hardware has\nautonomously changed Link speed\nor width, without the Port\ntransitioning through DL_Down\nstatus, for reasons other than to\nattempt to correct unreliable Link\noperation. This triggers an interrupt\nto be generated through\nPHY_INTERRUPT_OUT if enabled.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0.",
    "bit_ranges": [
      {
        "name": "ASPMC",
        "bits": "1:0",
        "sw": "R/W",
        "description": "Active State Power Management Control [ASPMC]\nControls the level of ASPM support\non the PCI Express link associated\nwith the function. The valid setting\nare 00: ASPM disabled 01: L0s entry\nenabled, L1 disabled 10: L1 entry\nenabled, L0s disabled 11: Both L0s\nand L1 enabled. Note that these\nControl bits can be enabled only if\nthe corresponding ASPM Support bit\nis 1.",
        "reset": "0x0"
      },
      {
        "name": "R10",
        "bits": "2",
        "sw": "R",
        "description": "Reserved [R10]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RCB",
        "bits": "3",
        "sw": "R",
        "description": "Read Completion Boundary [RCB]\nIndicates the Read Completion\nBoundary of the Root Port (0 = 64\nbytes, 1 = 128 bytes). This field can\nbe written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x0"
      },
      {
        "name": "LD",
        "bits": "4",
        "sw": "R/W",
        "description": "Link Disable [LD]\nWriting a 1 to this bit position\ncauses the LTSSM to go to the\nDisable Link state. The LTSSM stays\nin the Disable Link state while this\nbit is set.",
        "reset": "0x0"
      },
      {
        "name": "RL",
        "bits": "5",
        "sw": "R",
        "description": "Retrain Link [RL]\nSetting this bit to 1 causes the\nLTSSM to initiate link training. This\nbit always reads as 0.",
        "reset": "0x0"
      },
      {
        "name": "CCC",
        "bits": "6",
        "sw": "R/W",
        "description": "Common Clock Configuration [CCC]\nA value of 0 indicates that the\nreference clock of this device is\nasynchronous to that of the\nupstream device. A value of 1\nindicates that the reference clock is\ncommon.",
        "reset": "0x0"
      },
      {
        "name": "ES",
        "bits": "7",
        "sw": "R/W",
        "description": "Extended Synch [ES]\nSet to 1 to extend the sequence of\nordered sets transmitted while\nexiting from the L0S  state.",
        "reset": "0x0"
      },
      {
        "name": "ECPM",
        "bits": "8",
        "sw": "R",
        "description": "Enable Clock Power Management [ECPM]\nThis field is hardwired to 0 when the\ncore is in the RC mode.",
        "reset": "0x0"
      },
      {
        "name": "R9",
        "bits": "9",
        "sw": "R",
        "description": "Reserved [R9]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "LBMIE",
        "bits": "10",
        "sw": "R/W",
        "description": "Link Bandwidth Management Interrupt Enable [LBMIE]\nWhen Set, this bit enables the\ngeneration of an interrupt to\nindicate that the Link Bandwidth\nManagement Status bit has been\nSet. This enables an interrupt to be\ngenerated through\nPHY_INTERRUPT_OUT if triggered.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0.",
        "reset": "0x0"
      },
      {
        "name": "LABIE",
        "bits": "11",
        "sw": "R/W",
        "description": "Link Autonomous Bandwidth Interrupt Enable [LABIE]\nWhen Set, this bit enables the\ngeneration of an interrupt to\nindicate that the Link Autonomous\nBandwidth Status bit has been Set.\nThis enables an interrupt to be\ngenerated through\nPHY_INTERRUPT_OUT if triggered.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0.",
        "reset": "0x0"
      },
      {
        "name": "R11",
        "bits": "15:12",
        "sw": "R",
        "description": "Reserved [R11]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "NLS",
        "bits": "19:16",
        "sw": "R",
        "description": "Negotiated Link Speed [NLS]\nNegotiated link speed of the device.\nThe only supported speed ids are\n2.5 GT/s per lane (0001),5 GT/s per\nlane (0010) .",
        "reset": "0x1"
      },
      {
        "name": "NLW",
        "bits": "25:20",
        "sw": "R",
        "description": "Negotiated Link Width [NLW]\nSet at the end of link training to the\nactual link width negotiated between\nthe two sides.",
        "reset": "0x4"
      },
      {
        "name": "R12",
        "bits": "26",
        "sw": "R",
        "description": "Reserved [R12]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "LTS",
        "bits": "27",
        "sw": "R",
        "description": "Link Training Status [LTS]\nThis bit is set to 1 when the LTSSM\nis in the Recovery or Configuration\nstates, or if a 1 has been written to\nthe Retrain Link bit but the link\ntraining has not yet begun.",
        "reset": "0x0"
      },
      {
        "name": "SCC",
        "bits": "28",
        "sw": "R",
        "description": "Slot Clock Configuration [SCC]\nIndicates that the device uses the\nreference clock provided by the\nconnector. This field can be written\nfrom the APB bus by setting [21] bit\nhigh of the pcie_mgmt_APB_ADDR\nduring a local management register\nwrite.",
        "reset": "0x0"
      },
      {
        "name": "DA",
        "bits": "29",
        "sw": "R",
        "description": "Data Link Layer Active [DA]\nIndicates the status of the Data Link\nLayer. Set   to 1 when the DL\nControl and Management State\nMachine has reached the DL_Active\nstate. This bit is hardwired to 0 in\nthis version of the  core.",
        "reset": "0x0"
      },
      {
        "name": "LBMS",
        "bits": "30",
        "sw": "R/WOCLR",
        "description": "Link Bandwidth Management Status [LBMS]\nThis bit is Set by hardware to\nindicate that either link training has\ncompleted following write to retrain\nlink bit, or when HW has changed\nlink speed or width to attempt to\ncorrect unreliable link operation.\nThis triggers an interrupt to be\ngenerated through\nPHY_INTERRUPT_OUT if enabled.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0.",
        "reset": "0x0"
      },
      {
        "name": "LABS",
        "bits": "31",
        "sw": "R/WOCLR",
        "description": "Link Autonomous Bandwidth Status [LABS]\nThis bit is Set by hardware to\nindicate that hardware has\nautonomously changed Link speed\nor width, without the Port\ntransitioning through DL_Down\nstatus, for reasons other than to\nattempt to correct unreliable Link\noperation. This triggers an interrupt\nto be generated through\nPHY_INTERRUPT_OUT if enabled.\nHardwired to 0 if Link Bandwidth\nNotification Capability is 0.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SLOT_CAPABILITY",
    "address": "@0xd4",
    "description": "Slot Capability Register\nThis field indicates the physical\nslot number attached to this Port.\nThis field must be hardware\ninitialized to a value that assigns\na slot number that is unique\nwithin the chassis, regardless of\nthe form factor associated with\nthe slot. This field must be\ninitialized to zero for Ports\nconnected to devices  that are\neither integrated on the system\nboard or integrated within the\nsame silicon as the Switch device\nor Root Port.",
    "bit_ranges": [
      {
        "name": "ABPRSNT",
        "bits": "0",
        "sw": "R/W",
        "description": "Attention Button Present [ABPRSNT]\nWhen Set, this bit indicates that\nan Attention Button for this slot is\nelectrically controlled by the\nchassis.",
        "reset": "1'b0"
      },
      {
        "name": "PCP",
        "bits": "1",
        "sw": "R/W",
        "description": "Power Controller Present [PCP]\nWhen Set, this bit indicates that a\nsoftware programmable Power\nController is implemented for this\nslot/adapter (depending on form\nfactor).",
        "reset": "1'b0"
      },
      {
        "name": "MRLSP",
        "bits": "2",
        "sw": "R/W",
        "description": "MRL Sensor Present [MRLSP]\nWhen Set, this bit indicates that\nan MRL Sensor is implemented on\nthe chassis for this  slot.",
        "reset": "1'b0"
      },
      {
        "name": "AIP",
        "bits": "3",
        "sw": "R/W",
        "description": "Attention Indicator Present [AIP]\nWhen Set, this bit indicates that\nan Attention Indicator is\nelectrically controlled by the\nchassis.",
        "reset": "1'b0"
      },
      {
        "name": "PIP",
        "bits": "4",
        "sw": "R/W",
        "description": "Power Indicator Present [PIP]\nWhen Set, this bit indicates that a\nPower Indicator  is electrically\ncontrolled by the chassis for this\nslot.",
        "reset": "1'b0"
      },
      {
        "name": "HPS",
        "bits": "5",
        "sw": "R/W",
        "description": "Hot-Plug Surprise [HPS]\nWhen Set, this bit indicates that\nan adapter present in this slot\nmight be removed from the\nsystem without any prior\nnotification. This is a form factor\nspecific capability. This bit is an\nindication to the operating system\nto allow for such removal without\nimpacting continued software\noperation.",
        "reset": "1'b0"
      },
      {
        "name": "HPC",
        "bits": "6",
        "sw": "R/W",
        "description": "Hot-Plug Capable [HPC]\nWhen Set, this bit indicates that\nthis slot is capable of supporting\nhot-plug operations.",
        "reset": "1'b0"
      },
      {
        "name": "SPLV",
        "bits": "14:7",
        "sw": "R/W",
        "description": "Slot Power Limit Value [SPLV]\nIn combination with the Slot\nPower Limit Scale value, specifies\nthe upper limit on power supplied\nby the slot (see Section 6.9) or by\nother means to the adapter.\nPower limit (in Watts) is\ncalculated by multiplying the\nvalue in this field by the value in\nthe Slot Power Limit Scale field\nexcept when the Slot Power Limit\nScale field equals 00b (1.0x) and\nSlot Power Limit Value exceeds\nEFh, the following alternative\nencodings are used: F0h = 250 W\nSlot Power Limit F1h = 275 W\nSlot Power Limit F2h = 300 W\nSlot Power Limit F3h to FFh=\nReserved for Slot Power Limit\nvalues above 300 W This register\nmust be implemented if the Slot\nImplemented bit is Set. Writes to\nthis register also cause the Port to\nsend the Set_Slot_Power_Limit\nMessage. The default value prior\nto hardware/ firmware\ninitialization is 0000 0000b.",
        "reset": "8'b00000000"
      },
      {
        "name": "SPLS",
        "bits": "16:15",
        "sw": "R/W",
        "description": "Slot Power Limit Scale [SPLS]\nSpecifies the scale used for the\nSlot Power Limit Value. Range of\nValues: 00b = 1.0x 01b = 0.1x\n10b = 0.01x 11b = 0.001x This\nregister must be implemented if\nthe Slot Implemented bit is Set.\nWrites to this register also cause\nthe Port to send the\nSet_Slot_Power_Limit Message.\nThe default value prior to\nhardware/firmware initialization is\n00b.",
        "reset": "2'b00"
      },
      {
        "name": "EIP",
        "bits": "17",
        "sw": "R/W",
        "description": "Electromechanical Interlock Present [EIP]\nWhen Set, this bit indicates that\nan Electromechanical Interlock is\nimplemented on the chassis for\nthis slot.",
        "reset": "1'b0"
      },
      {
        "name": "NCCS",
        "bits": "18",
        "sw": "R/W",
        "description": "No Command Completed Support [NCCS]\nWhen Set, this bit indicates that\nthis slot does not generate\nsoftware notification when an\nissued command is completed by\nthe Hot-Plug Controller. This bit is\nonly permitted to be Set if the\nhot-plug capable Port is able to\naccept writes to all fields of the\nSlot Control register without delay\nbetween successive writes.",
        "reset": "1'b0"
      },
      {
        "name": "PSN",
        "bits": "31:19",
        "sw": "R/W",
        "description": "Physical Slot Number [PSN]\nThis field indicates the physical\nslot number attached to this Port.\nThis field must be hardware\ninitialized to a value that assigns\na slot number that is unique\nwithin the chassis, regardless of\nthe form factor associated with\nthe slot. This field must be\ninitialized to zero for Ports\nconnected to devices  that are\neither integrated on the system\nboard or integrated within the\nsame silicon as the Switch device\nor Root Port.",
        "reset": "13'd0"
      }
    ]
  },
  {
    "name": "SLOT_CONTROL_AND_STATUS",
    "address": "@0xd8",
    "description": "Slot Control and Status Register\n(no description)",
    "bit_ranges": [
      {
        "name": "ABPE",
        "bits": "0",
        "sw": "R/W",
        "description": "Attention Button Pressed Enable [ABPE]\nWhen Set to 1b, this bit enables\nsoftware notification on an\nattention button pressed event. If\nthe Attention Button Present bit in\nthe Slot Capabilities register is 0b,\nthis bit is permitted to be read-\nonly with a value of 0b. Default\nvalue of this bit is 0b.",
        "reset": "1'b0"
      },
      {
        "name": "PFDE",
        "bits": "1",
        "sw": "R/W",
        "description": "Power Fault Detected Enable [PFDE]\nWhen Set, this bit enables\nsoftware notification on a power\nfault event If a Power Controller\nthat supports power fault detection\nis not implemented, this bit is\npermitted to be read-only with a\nvalue of 0b. Default value of this\nbit is  0b.",
        "reset": "1'b0"
      },
      {
        "name": "MSCE",
        "bits": "2",
        "sw": "R/W",
        "description": "MRL Sensor Changed Enable [MSCE]\nWhen Set, this bit enables\nsoftware notification on  a MRL\nsensor changed event If the MRL\nSensor Present bit in the Slot\nCapabilities register is Clear, this\nbit is permitted to be read-only\nwith a value of 0b. Default value of\nthis bit is  0b.",
        "reset": "1'b0"
      },
      {
        "name": "PDCE",
        "bits": "3",
        "sw": "R/W",
        "description": "Presence Detect Changed Enable [PDCE]\nWhen Set, this bit enables\nsoftware notification on a presence\ndetect changed event. If the Hot-\nPlug Capable bit in the Slot\nCapabilities register is 0b, this bit\nis permitted to be read-only with a\nvalue of 0b. Default value of this\nbit is  0b.",
        "reset": "1'b0"
      },
      {
        "name": "CCIE",
        "bits": "4",
        "sw": "R/W",
        "description": "Command Completed Interrupt Enable [CCIE]\nIf Command Completed\nnotification is supported (if the No\nCommand Completed Support bit\nin the Slot Capabilities register is\n0b), when Set,   this bit enables\nsoftware notification when a hot-\nplug command is completed by the\nHot-Plug Controller. If Command\nCompleted notification  is not\nsupported, this bit must be\nhardwired to 0b. Default value of\nthis bit is 0b.",
        "reset": "1'b0"
      },
      {
        "name": "HPIE",
        "bits": "5",
        "sw": "R/W",
        "description": "Hot-Plug Interrupt Enable [HPIE]\nWhen Set, this bit enables\ngeneration of an interrupt on\nenabled hot-plug events. If the Hot\nPlug Capable bit in the Slot\nCapabilities register is Clear, this\nbit is permitted to be read-only\nwith a value of 0b. Default value of\nthis bit is 0b.",
        "reset": "1'b0"
      },
      {
        "name": "AIC",
        "bits": "7:6",
        "sw": "R/W",
        "description": "Attention Indicator Control [AIC]\nIf an Attention Indicator is\nimplemented, writes to this field\nset the Attention Indicator to the\nwritten state. Reads of this field\nmust reflect the value  from the\nlatest write, Defined encodings\nare: 00b Reserved 01b On 10b\nBlink 11b Off",
        "reset": "2'b11"
      },
      {
        "name": "PIC",
        "bits": "9:8",
        "sw": "R/W",
        "description": "Power Indicator Control [PIC]\nIf a Power Indicator is\nimplemented, writes to this field\nset the Power Indicator to the\nwritten state. Reads of this field\nmust reflect the value from the\nlatest write, Defined encodings\nare: 00b Reserved 01b On 10b\nBlink 11b Off",
        "reset": "2'b11"
      },
      {
        "name": "PCC",
        "bits": "10",
        "sw": "R/W",
        "description": "Power Controller Control [PCC]\nIf a Power Controller is\nimplemented, this bit when written\nsets the power state of the slot per\nthe defined encodings. Reads of\nthis bit must reflect the value from\nthe latest write, even if the\ncorresponding hot-plug command\nis not complete, unless software\nissues a write, if required to,\nwithout waiting for the previous\ncommand to complete in which\ncase the read value is undefined.\nThe defined encodings are: 0b\nPower On 1b Power Off",
        "reset": "1'b1"
      },
      {
        "name": "EMIC",
        "bits": "11",
        "sw": "R/W",
        "description": "Electromechanical Interlock Control [EMIC]\nIf an Electromechanical Interlock is\nimplemented, a write of 1b to this\nbit causes the state of the interlock\nto toggle. A write of 0b to this bit\nhas no effect. A read of this bit\nalways returns a 0b.",
        "reset": "1'b0"
      },
      {
        "name": "DLLSCE",
        "bits": "12",
        "sw": "R/W",
        "description": "Data Link Layer State Changed Enable [DLLSCE]\nIf the Data Link Layer Link Active\nReporting capability is 1b, this bit\nenables software notification when\nData Link Layer Link  Active bit is\nchanged. If the Data Link Layer\nLink Active Reporting Capable bit is\n0b, this bit is permitted to be read-\nonly with a value of 0b. Default\nvalue of this bit is 0b.",
        "reset": "1'b0"
      },
      {
        "name": "RSCS1",
        "bits": "15:13",
        "sw": "R",
        "description": "Reserved [RSCS1]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "ABPRSD",
        "bits": "16",
        "sw": "R/WOCLR",
        "description": "Attention Button Pressed [ABPRSD]\nIf an Attention Button is\nimplemented, this bit is Set when\nthe attention button is pressed. If\nan Attention Button is not\nsupported, this bit must not be\nSet.",
        "reset": "0x0"
      },
      {
        "name": "PFD",
        "bits": "17",
        "sw": "R/WOCLR",
        "description": "Power Fault Detected [PFD]\nIf a Power Controller that supports\npower fault detection is\nimplemented, this bit is Set when\nthe Power Controller detects a\npower fault at this slot. Note that,\ndepending on hardware capability,\nit is possible that a power fault can\nbe detected at any time,\nindependent of the Power\nController Control setting or the\noccupancy of the slot. If power\nfault detection is not supported,\nthis bit must not be  Set.",
        "reset": "0x0"
      },
      {
        "name": "MRLSC",
        "bits": "18",
        "sw": "R/WOCLR",
        "description": "MRL Sensor Changed [MRLSC]\nIf an MRL sensor is implemented,\nthis bit is Set when a MRL Sensor\nstate change is detected. If an MRL\nsensor is not implemented, this bit\nmust not be Set.",
        "reset": "0x0"
      },
      {
        "name": "PDC",
        "bits": "19",
        "sw": "R/WOCLR",
        "description": "Presence Detect Changed [PDC]\nThis bit is set when the value\nreported in the Presence Detect\nState bit is  changed.",
        "reset": "0x0"
      },
      {
        "name": "CMDCMPL",
        "bits": "20",
        "sw": "R/WOCLR",
        "description": "Command Completed [CMDCMPL]\nIf Command Completed\nnotification is supported (if the No\nCommand Completed Support bit\nin the Slot Capabilities register is\n0b), this bit is Set when a hot-plug\ncommand has completed and the\nHot-Plug Controller is ready to\naccept a subsequent command.\nThe Command Completed status\nbit is Set as an indication to host\nsoftware that the Hot- Plug\nController has processed the\nprevious command and is ready to\nreceive the next command; it\nprovides no guarantee that the\naction corresponding to the\ncommand is complete. If\nCommand Completed notification\nis not supported, this bit must be\nhardwired to 0b.",
        "reset": "0x0"
      },
      {
        "name": "MRLSS",
        "bits": "21",
        "sw": "R",
        "description": "MRL Sensor State [MRLSS]\nThis bit reports the status of the\nMRL sensor if implemented.\nDefined encodings are: 0b MRL\nClosed 1b MRL Open",
        "reset": "0x0"
      },
      {
        "name": "PDS",
        "bits": "22",
        "sw": "R",
        "description": "Presence Detect State [PDS]\nThis bit indicates the presence of\nan adapter in the slot, reflected by\nthe logical \u201cOR\u201d of the Physical\nLayer in-band presence detect\nmechanism and, if present, any\nout-of-band presence detect\nmechanism defined for the slot\u2019s\ncorresponding form factor. Note\nthat the in-band presence detect\nmechanism requires that power be\napplied to an adapter for its\npresence to be detected.\nConsequently, form factors that\nrequire a power controller for hot-\nplug must implement a physical\npin presence detect mechanism.\nDefined encodings are: 0b Slot\nEmpty 1b Card Present in slot.",
        "reset": "0x0"
      },
      {
        "name": "EMIS",
        "bits": "23",
        "sw": "R",
        "description": "Electromechanical Interlock Status [EMIS]\nIf an Electromechanical Interlock is\nimplemented, this bit indicates the\nstatus of the Electromechanical\nInterlock. Defined encodings\nare: 0b Electromechanical\nInterlock Disengaged 1b\nElectromechanical  Interlock\nEngaged",
        "reset": "0x0"
      },
      {
        "name": "DLLSC",
        "bits": "24",
        "sw": "R/WOCLR",
        "description": "Data Link Layer State Changed [DLLSC]\nThis bit is Set when the value\nreported in the Data Link Layer\nLink Active bit of the Link Status\nregister is changed. In response to\na Data Link Layer State Changed\nevent, software must read the\nData Link Layer Link Active bit of\nthe Link Status register to\ndetermine if the Link is active\nbefore initiating configuration\ncycles to the hot plugged device.",
        "reset": "0x0"
      },
      {
        "name": "RSCS2",
        "bits": "31:25",
        "sw": "R",
        "description": "Reserved [RSCS2]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ROOT_CONTROL_AND_CAPABILITY",
    "address": "@0xdc",
    "description": "Root Control and Capability Register\nReserved",
    "bit_ranges": [
      {
        "name": "SECEE",
        "bits": "0",
        "sw": "R/W",
        "description": "System Error on Correctable Error Enable [SECEE]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "0x0"
      },
      {
        "name": "SENFEE",
        "bits": "1",
        "sw": "R/W",
        "description": "System Error on Non-Fatal Error Enable [SENFEE]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "0x0"
      },
      {
        "name": "PMEIE",
        "bits": "2",
        "sw": "R/W",
        "description": "PME Interrupt Enable [PMEIE]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "0x0"
      },
      {
        "name": "CRSSVE",
        "bits": "3",
        "sw": "R/W",
        "description": "CRS Software Visibility Enable [CRSSVE]\nThis field can be read and written\nfrom the local management APB bus,\nbut its value is not used within the\ncore.",
        "reset": "0x0"
      },
      {
        "name": "R28",
        "bits": "31:4",
        "sw": "R",
        "description": "Reserved [R28]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ROOT_STATUS",
    "address": "@0xe0",
    "description": "Root Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "PMERID",
        "bits": "15:0",
        "sw": "R",
        "description": "PME Requester ID [PMERID]\nThis field can be written from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x0"
      },
      {
        "name": "PMES",
        "bits": "16",
        "sw": "R/WOCLR",
        "description": "PME Status [PMES]\nThis field is not set by the core but\ncan be cleared by writing a 1 from\nthe local management APB bus. This\nfield can be written from the APB bus\nby setting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "PMEP",
        "bits": "17",
        "sw": "R",
        "description": "PME Pending [PMEP]\nThis field can be written from the\nAPB bus by setting [21] bit high of\nthe pcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x0"
      },
      {
        "name": "R18",
        "bits": "31:18",
        "sw": "R",
        "description": "Reserved [R18]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CAPABILITIES_2",
    "address": "@0xe4",
    "description": "PCI Express Device Capabilities 2 Register\nReserved",
    "bit_ranges": [
      {
        "name": "CTR",
        "bits": "3:0",
        "sw": "R",
        "description": "Completion Timeout Ranges [CTR]\nSpecifies the Completion Timeout\nvalues supported by the device. This\nfield is set by default to 0010 (10 ms\n- 250 ms), but can be modified from\nthe local management APB bus. The\nactual timeout values are in two\nprogrammable local management\nregisters, which allow the timeout\nsettings of the two sub-ranges\nwithin Range B to be programmed\nindependently. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "4'b0010"
      },
      {
        "name": "CTDS",
        "bits": "4",
        "sw": "R",
        "description": "Completion Timeout Disable Supported [CTDS]\nA 1 in this field indicates that the\nassociated Function supports the\ncapability to turn off its Completion\ntimeout. This field can be written\nfrom the APB bus by setting [21] bit\nhigh  of the pcie_mgmt_APB_ADDR\nduring a local management register\nwrite",
        "reset": "1'b1"
      },
      {
        "name": "AFS",
        "bits": "5",
        "sw": "R",
        "description": "ARI Forwarding Supported [AFS]\nA 1 in this bit indicates that the\ndevice is able to forward TLPs with\nfunction number greater than 8. This\nfield can be written from the APB\nbus by setting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x1"
      },
      {
        "name": "AOPRS",
        "bits": "6",
        "sw": "R",
        "description": "Atomic OP routing supported [AOPRS]\nApplicable only to Switch Upstream\nPorts, Switch Downstream Ports, and\nRoot Ports; must be 0b for other\nFunction types. This bit must be set\nto 1b if the Port supports this\noptional capability. This field can be\nwritten from the APB bus by setting\n[21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management  register write.",
        "reset": "0x1"
      },
      {
        "name": "ACS32",
        "bits": "7",
        "sw": "R",
        "description": "32-Bit Atomic Op Completer Supported [ACS32]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "ACS64",
        "bits": "8",
        "sw": "R",
        "description": "64-bit Atomic Op Completer Supported [ACS64]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "ACS128",
        "bits": "9",
        "sw": "R",
        "description": "128-bit CAS Atomic Op Completer Supported [ACS128]\nHardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R14",
        "bits": "10",
        "sw": "R",
        "description": "Reserved [R14]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "LMS",
        "bits": "11",
        "sw": "R",
        "description": "LTR mechanism supported [LMS]\nA value of 1b indicates support for\nthe optional Latency Tolerance\nReporting (LTR) mechanism. This\nfield can be written from the APB\nbus by setting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write.",
        "reset": "0x1"
      },
      {
        "name": "TPHC",
        "bits": "12",
        "sw": "R",
        "description": "TPH Completer Supported [TPHC]\nThese bits, when set, indicate that\nthe Function is capable of serving as\na completer for requests with\nTransaction Processing Hints (TPH).\nIt can be turned off for all Physical\nFunctions by writing into PF 0.\nDefined Encodings are: 00b TPH and\nExtended TPH Completer not\nsupported. 01b TPH Completer\nsupported; Extended TPH Completer\nnot supported. 10b Reserved. 11b\nBoth TPH and Extended TPH\nCompleter supported.",
        "reset": "0x01"
      },
      {
        "name": "RSVD",
        "bits": "13",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "1'h0"
      },
      {
        "name": "R15",
        "bits": "17:14",
        "sw": "R",
        "description": "Reserved [R15]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "OBFF",
        "bits": "19:18",
        "sw": "R",
        "description": "OBFF Supported [OBFF]\nA 1 in this bit position indicates that\nthe Function supports the Optimized\nBuffer Flush/Fill (OBFF) capability\nusing message signaling. This field\ncan  be written from the APB bus by\nsetting [21] bit high of the\npcie_mgmt_APB_ADDR during a\nlocal management register write",
        "reset": "0x1"
      },
      {
        "name": "EXFS",
        "bits": "20",
        "sw": "R",
        "description": "Extended Format Field Supported [EXFS]\nIndicates that the Function supports\nthe 3-bit definition of the Fmt field in\nthe TLP header. This bit is hardwired\nto 1 for all Physical  Functions.",
        "reset": "0x0"
      },
      {
        "name": "EEPS",
        "bits": "21",
        "sw": "R",
        "description": "End-End TLP Prefix Supported [EEPS]\nhard coded to zero.",
        "reset": "0x0"
      },
      {
        "name": "MEEP",
        "bits": "23:22",
        "sw": "R",
        "description": "Max End- End TLP Prefixes [MEEP]\nhard coded to zero.",
        "reset": "0x0"
      },
      {
        "name": "R16",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R16]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PCI_EXPRESS_DEVICE_CONTROL_AND_STATUS_2",
    "address": "@0xe8",
    "description": "PCI Express Device Control and Status 2 Register\n(no description)",
    "bit_ranges": [
      {
        "name": "CTV",
        "bits": "3:0",
        "sw": "R/W",
        "description": "Completion Timeout Value [CTV]\nSpecifies the Completion Timeout\nvalue for the device. Allowable\nvalues are 0101 (sub-range 1) and\n0110 (sub-range 2). The\ncorresponding timeout values are\nstored in the local management\nregister's Completion Timeout\nInterval Registers 0 and 1,\nrespectively.",
        "reset": "0x0"
      },
      {
        "name": "CTD",
        "bits": "4",
        "sw": "R/W",
        "description": "Completion Timeout Disable [CTD]\nSetting this bit disables the\nCompletion Timeout in the device.",
        "reset": "0x0"
      },
      {
        "name": "AFE",
        "bits": "5",
        "sw": "R/W",
        "description": "ARI Forwarding Enable [AFE]\nA 1 in this filed indicates that the\nport treats fields 7:0 of the ID as\nfunction number while converting a\nType 1 config packet to type 0 config\npacket.",
        "reset": "0x0"
      },
      {
        "name": "AORE",
        "bits": "6",
        "sw": "R",
        "description": "Atomic Op Requester Enable [AORE]\nThis bit must be set to enable the\ngeneration of Atomic Op Requests. If\nthe client logic attempts to send an\nAtomic Op when this bit is not set,\nlogic in the core will nullify the TLP\non its way to the link.",
        "reset": "0x0"
      },
      {
        "name": "R18",
        "bits": "7",
        "sw": "R",
        "description": "Reserved [R18]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "IRE",
        "bits": "8",
        "sw": "R",
        "description": "IDO Request Enable [IRE]\nWhen this bit is 1, the RC is allowed\nto set the ID- based Ordering (IDO)\nAttribute bit in the requests it\ngenerates.",
        "reset": "0x0"
      },
      {
        "name": "ICE",
        "bits": "9",
        "sw": "R",
        "description": "IDO Completion Enable [ICE]\nWhen this bit is 1, the RC is allowed\nto set the ID-based Ordering (IDO)\nAttribute bit in the Completions it\ngenerates.",
        "reset": "0x0"
      },
      {
        "name": "LTRME",
        "bits": "10",
        "sw": "R/W",
        "description": "LTR Mechanism Enable [LTRME]\nThis must be set to 1 to enable the\nLatency Tolerance Reporting\nMechanism. This bit is implemented\nonly in PF 0. Its default value is 1,\nbut can be modified from the local\nmanagement bus. This bit is read-\nonly in PF 1.",
        "reset": "0x0"
      },
      {
        "name": "R19",
        "bits": "12:11",
        "sw": "R",
        "description": "Reserved [R19]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "OBFFE",
        "bits": "14:13",
        "sw": "R/W",
        "description": "OBFF Enable [OBFFE]\nEnables the Optimized Buffer\nFlush/Fill (OBFF) capability in the\ndevice. Valid settings are 00\n(disabled), 01 (Variation A), and 10\n(Variation B).",
        "reset": "0x0"
      },
      {
        "name": "R20",
        "bits": "31:15",
        "sw": "R",
        "description": "Reserved [R20]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LINK_CAPABILITIES_2",
    "address": "@0xec",
    "description": "Link Capabilities Register 2\nRSVD",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "0",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "1'h0"
      },
      {
        "name": "SLSV",
        "bits": "2:1",
        "sw": "R",
        "description": "Supported Link Speeds Vector [SLSV]\nThis field indicates the supported\nlink speeds of   the core. For each\nbit, a value of 1 indicates that   the\ncorresponding link speed is\nsupported, while a value of 0\nindicates that the corresponding\nspeed is not supported. This field is\nRsvdP for Gen1, Gen2\nconfigurations.",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "31:3",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "29'h00000000"
      }
    ]
  },
  {
    "name": "LINK_CONTROL_AND_STATUS_2",
    "address": "@0xf0",
    "description": "Link Control and Status 2 Register\nReserved",
    "bit_ranges": [
      {
        "name": "TLS",
        "bits": "3:0",
        "sw": "R/W",
        "description": "Target Link Speed [TLS]\nThis field sets the target speed when\nthe software forces the link into\nCompliance mode by setting the\nEnter Compliance bit in this register\n(0001= 2.5 GT/s, 0010 = 5 GT/s,\n0100 = 8 GT/s).  The default value\nof this field is 0001 (2.5 GT/s) when\nthe PCIE_GENERATION_SEL[1:0]\nstrap pins of the core are set to 0,\n0010 (5 GT/s) when the strap is set\nto 1. STICKY.",
        "reset": ""
      },
      {
        "name": "EC",
        "bits": "4",
        "sw": "R/W",
        "description": "Enter Compliance [EC]\nThis bit is used to force the Endpoint\ndevice to enter the Compliance\nmode. Software sets this bit to 1\nand initiates a hot reset to force the\ndevice into the Compliance mode.\nThe target speed for the Compliance\nmode is determined by the Target\nLink Speed field of this register.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "HASD",
        "bits": "5",
        "sw": "R/W",
        "description": "Hardware Autonomous Speed Disable [HASD]\nWhen this bit is set, the LTSSM is\nprevented from changing the\noperating speed of the link, other\nthan reducing the speed to correct\nunreliable operation of the link.\nSTICKY",
        "reset": "0x0"
      },
      {
        "name": "SD",
        "bits": "6",
        "sw": "R/W",
        "description": "Selectable De- Emphasis [SD]\nThis bit selects the de-emphasis\nlevel when the core is operating at 5\nGT/s (0 = -6 dB, 1 = -3.5 dB).",
        "reset": "0x0"
      },
      {
        "name": "TM",
        "bits": "9:7",
        "sw": "R/W",
        "description": "Transmit Margin [TM]\nThis field is intended for debug and\ncompliance testing purposes only. It\ncontrols the non- deemphasized\nvoltage level at the transmitter\noutputs. Its encodings are: 000 =\nNormal operating range, 001 = 800\n- 1200 mV for full swing and 400 -\n700 mV for half swing, 010 - 111 =\nSee PCI Express Base Specification\n2.0. This field is reset to 0 when th\nLTSSM enters the\nPolling.Configuration substate during\nlink training. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "EMC",
        "bits": "10",
        "sw": "R/W",
        "description": "Enter Modified Compliance [EMC]\nThis field is intended for debug and\ncompliance testing purposes only. If\nthis bit is set to 1, the device will\ntransmit the Modified Compliance\nPattern when the LTSSM enters the\nPolling.Compliance substate. STICKY",
        "reset": "0x0"
      },
      {
        "name": "CS",
        "bits": "11",
        "sw": "R/W",
        "description": "Compliance SOS [CS]\nWhen this bit is set to 1, the device\nwill transmit SKP ordered sets\nbetween compliance patterns.\nSTICKY",
        "reset": "0x0"
      },
      {
        "name": "CD",
        "bits": "15:12",
        "sw": "R/W",
        "description": "Compliance De- Emphasis [CD]\nThis bit sets the de-emphasis level\n(for 5 GT/s operation) or the\nTransmitter Preset level (for 8 GT/s\noperation) when the LTSSM enters\nthe Polling.Compliance state\nbecause of software setting the\nEnter Compliance bit in this register.\nIt is used only when the link is\nrunning at 5 GT/s or 8 GT/s. At 5\nGT/s, the only valid setting are 0 (-\n6dB) and 1 (-3.5 dB).  STICKY",
        "reset": "0x0"
      },
      {
        "name": "CDEL",
        "bits": "16",
        "sw": "R",
        "description": "Current De- Emphasis Level [CDEL]\nThis status bit indicates the current\noperating de- emphasis level of the\ntransmitter (0 = -6dB, 1 = -3.5dB).",
        "reset": "0x1"
      },
      {
        "name": "R20",
        "bits": "21:17",
        "sw": "R",
        "description": "Reserved [R20]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R19",
        "bits": "31:22",
        "sw": "R",
        "description": "Reserved [R19]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ADVANCED_ERROR_REPORTING_(AER)_ENHANCED_CAPABILITY_HEADER",
    "address": "@0x100",
    "description": "Advanced Error Reporting (AER) Enhanced Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe PCI Express AER Extended\nCapability Structure (0001  hex).",
        "reset": "16'h1"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 4'h2.",
        "reset": "0x2"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h274"
      }
    ]
  },
  {
    "name": "UNCORRECTABLE_ERROR_STATUS",
    "address": "@0x104",
    "description": "Uncorrectable Error Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "R25",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R25]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "DLPE",
        "bits": "4",
        "sw": "R/WOCLR",
        "description": "Data Link Protocol Error Status [DLPE]\nThis bit is set when the core\nreceives an Ack or Nak DLLP whose\nsequence does not correspond to\nthat of an unacknowledged TLP or\nthat of the last acknowledged TLP\n(for details, refer to the PCI Express\nBase Specifications).",
        "reset": "0x0"
      },
      {
        "name": "R26",
        "bits": "11:5",
        "sw": "R",
        "description": "Reserved [R26]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PT",
        "bits": "12",
        "sw": "R/WOCLR",
        "description": "Poisoned TLP Status [PT]\nThis bit is set when the core\nreceives a poisoned TLP from the\nlink. This error is considered non-\nfatal by default. The header of the\nreceived TLP with error is logged in\nthe Header Log  Registers.",
        "reset": "0x0"
      },
      {
        "name": "FCPE",
        "bits": "13",
        "sw": "R/WOCLR",
        "description": "Flow Control Protocol Error Status [FCPE]\nThis bit is set when certain\nviolations of the flow control\nprotocol are detected by the  core.",
        "reset": "0x0"
      },
      {
        "name": "CT",
        "bits": "14",
        "sw": "R/WOCLR",
        "description": "Completion Timeout Status [CT]\nThis bit is set when the completion\ntimer associated with an\noutstanding request times out. This\nerror is considered non-fatal by\ndefault.",
        "reset": "0x0"
      },
      {
        "name": "CA",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "Completer Abort Status [CA]\nThis bit is set when the core has\nreturned the Completer Abort (CA)\nstatus to a request received from\nthe link. This error is considered\nnon-fatal by default, except for the\nspecial cases outlined in PCI Express\nBase Specification 2.0. The header\nof the received request that caused\nthe error is logged in the Header\nLog Registers.",
        "reset": "0x0"
      },
      {
        "name": "UC",
        "bits": "16",
        "sw": "R/WOCLR",
        "description": "Unexpected Completion Status [UC]\nThis bit is set when the core has\nreceived an unexpected Completion\npacket from the link.",
        "reset": "0x0"
      },
      {
        "name": "RO",
        "bits": "17",
        "sw": "R/WOCLR",
        "description": "Receiver Overflow Status [RO]\nThis bit is set when the core\nreceives a TLP in violation of the\nreceive credit currently available.",
        "reset": "0x0"
      },
      {
        "name": "MT",
        "bits": "18",
        "sw": "R/WOCLR",
        "description": "Malformed TLP Status [MT]\nThis bit is set when the core\nreceives a malformed TLP from the\nlink. This error is considered fatal by\ndefault. The header of the received\nTLP with error is logged in the\nHeader Log  Registers.",
        "reset": "0x0"
      },
      {
        "name": "EE",
        "bits": "19",
        "sw": "R/WOCLR",
        "description": "ECRC Error Status [EE]\nThis bit is set when the core has\ndetected an ECRC error in a\nreceived TLP.",
        "reset": "0x0"
      },
      {
        "name": "URE",
        "bits": "20",
        "sw": "R/WOCLR",
        "description": "Unsupported Request Error Status [URE]\nThis bit is set when the core has\nreceived a request from the link that\nit does not support. This error is not\nFunction-specific. This error is\nconsidered non-fatal by default,\nexcept for the special case outlined\nin PCI Express Base Specification\n2.0. The header of the received\nrequest that caused the error is\nlogged in the Header Log\nRegisters.",
        "reset": "0x0"
      },
      {
        "name": "R27",
        "bits": "21",
        "sw": "R",
        "description": "Reserved [R27]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "UIE",
        "bits": "22",
        "sw": "R/WOCLR",
        "description": "Uncorrectable Internal Error Status [UIE]\nThis bit is set when the core has\ndetected an internal uncorrectable\nerror (HAL parity error or an\nuncorrectable ECC error while\nreading from any of the RAMs). This\nbit is also set in response to the\nclient signaling an internal error\nthrough the input\nUNCORRECTABLE_ERROR_IN. This\nerror is considered fatal by default.",
        "reset": "0x0"
      },
      {
        "name": "R28",
        "bits": "31:23",
        "sw": "R",
        "description": "Reserved [R28]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "UNCORRECTABLE_ERROR_MASK",
    "address": "@0x108",
    "description": "Uncorrectable Error Mask Register\nReserved",
    "bit_ranges": [
      {
        "name": "R29",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R29]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DLPER",
        "bits": "4",
        "sw": "R/W",
        "description": "Data Link Protocol Error Mask [DLPER]\nThis bit is set to mask the reporting\nof Data Link Protocol Errors.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "R30",
        "bits": "11:5",
        "sw": "R",
        "description": "Reserved [R30]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "PTM",
        "bits": "12",
        "sw": "R/W",
        "description": "Poisoned TLP Mask [PTM]\nThis bit is set to mask the reporting\nof a Poisoned TLP. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "FCPER",
        "bits": "13",
        "sw": "R/W",
        "description": "Flow Control Protocol Error Mask [FCPER]\nThis bit is set to mask the reporting\nof Flow Control Protocol Errors.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "CTM",
        "bits": "14",
        "sw": "R/W",
        "description": "Completion Timeout Mask [CTM]\nThis bit is set to mask the reporting\nof Completion Timeouts. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "CAM",
        "bits": "15",
        "sw": "R/W",
        "description": "Completer Abort Mask [CAM]\nThis bit is set to mask the reporting\nof the core sending a Completer\nAbort.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "UCM",
        "bits": "16",
        "sw": "R/W",
        "description": "Unexpected Completion Mask [UCM]\nThis bit is set to mask the reporting\nof unexpected Completions received\nby the core.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "ROM",
        "bits": "17",
        "sw": "R/W",
        "description": "Receiver Overflow Mask [ROM]\nThis bit is set to mask the reporting\nof violations of receive credit.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "MTM",
        "bits": "18",
        "sw": "R/W",
        "description": "Malformed TLP Mask [MTM]\nThis bit is set to mask the reporting\nof malformed TLPs received from\nthe link.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "EEM",
        "bits": "19",
        "sw": "R/W",
        "description": "ECRC Error Mask [EEM]\nThis bit is set to mask the reporting\nof ECRC errors. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "UREM",
        "bits": "20",
        "sw": "R/W",
        "description": "Unsupported Request Error Mask [UREM]\nThis bit is set to mask the reporting\nof unexpected requests received\nfrom the link.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R31",
        "bits": "21",
        "sw": "R",
        "description": "Reserved [R31]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "UIEM",
        "bits": "22",
        "sw": "R/W",
        "description": "Uncorrectable Internal Error Mask [UIEM]\nThis bit is set to mask the reporting\nof internal errors. STICKY.",
        "reset": "0x1"
      },
      {
        "name": "R32",
        "bits": "31:23",
        "sw": "R",
        "description": "Reserved [R32]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "UNCORRECTABLE_ERROR_SEVERITY",
    "address": "@0x10c",
    "description": "Uncorrectable Error Severity Register\n(no description)",
    "bit_ranges": [
      {
        "name": "R33",
        "bits": "3:0",
        "sw": "R",
        "description": "Reserved [R33]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DLPES",
        "bits": "4",
        "sw": "R/W",
        "description": "Data Link Protocol Error Severity [DLPES]\nSeverity of Data Link Protocol\nErrors (0 = Non- Fatal, 1 = Fatal).\nSTICKY.",
        "reset": "1'b1"
      },
      {
        "name": "SDES",
        "bits": "5",
        "sw": "R",
        "description": "surprise down error severity [SDES]\nsurprise down error severity. This\nfield is hard coded to 1.",
        "reset": "1'b1"
      },
      {
        "name": "R35",
        "bits": "11:6",
        "sw": "R",
        "description": "Reserved [R35]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "PTS",
        "bits": "12",
        "sw": "R/W",
        "description": "Poisoned TLP Severity [PTS]\nSeverity of a Poisoned TLP error (0\n= Non-Fatal, 1= Fatal). STICKY.",
        "reset": "0x0"
      },
      {
        "name": "FCPES",
        "bits": "13",
        "sw": "R/W",
        "description": "Flow Control Protocol Error Severity [FCPES]\nSeverity of a Flow Control Protocol\nError (0 = Non-Fatal, 1 = Fatal).\nSTICKY.",
        "reset": "1'b1"
      },
      {
        "name": "CTS",
        "bits": "14",
        "sw": "R/W",
        "description": "Completion Timeout Severity [CTS]\nSeverity of Completion Timeouts (0\n= Non-Fatal, 1= Fatal). STICKY.",
        "reset": "0x0"
      },
      {
        "name": "CAS",
        "bits": "15",
        "sw": "R/W",
        "description": "Completer Abort Severity [CAS]\nSeverity of sending a Completer\nAbort (0 = Non- Fatal, 1 = Fatal).\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "UCS",
        "bits": "16",
        "sw": "R/W",
        "description": "Unexpected Completion Severity [UCS]\nSeverity of unexpected\nCompletions received by the core\n(0 = Non-Fatal, 1 = Fatal).\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "ROS",
        "bits": "17",
        "sw": "R/W",
        "description": "Receiver Overflow Severity [ROS]\nSeverity of receive credit violations\n(0 = Non- Fatal, 1 = Fatal).\nSTICKY.",
        "reset": "1'b1"
      },
      {
        "name": "MTS",
        "bits": "18",
        "sw": "R/W",
        "description": "Malformed TLP Severity [MTS]\nSeverity of malformed TLPs\nreceived from the link (0 = Non-\nFatal, 1 = Fatal).  STICKY.",
        "reset": "1'b1"
      },
      {
        "name": "EES",
        "bits": "19",
        "sw": "R/W",
        "description": "ECRC Error Severity [EES]\nSeverity of ECRC errors (0 = Non-\nFatal, 1 = Fatal). STICKY.",
        "reset": "0x0"
      },
      {
        "name": "URES",
        "bits": "20",
        "sw": "R/W",
        "description": "Unsupported Request Error Severity [URES]\nSeverity of unexpected requests\nreceived from the link (0 = Non-\nFatal, 1 = Fatal).  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "R36",
        "bits": "21",
        "sw": "R",
        "description": "Reserved [R36]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "Uncorr_Intrnal_\nErr_Svrty",
        "bits": "22",
        "sw": "R/W",
        "description": "Uncorrectable Internal Error Severity [Uncorr_Intrnal_ Err_Svrty]\nSeverity of internal errors (0 =\nNon-Fatal, 1 =Fatal).",
        "reset": "1'b1"
      },
      {
        "name": "R37",
        "bits": "31:23",
        "sw": "R",
        "description": "Reserved [R37]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "CORRECTABLE_ERROR_STATUS",
    "address": "@0x110",
    "description": "Correctable Error Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "RES",
        "bits": "0",
        "sw": "R/WOCLR",
        "description": "Receiver Error Status [RES]\nThis bit is set when an error is\ndetected in the receive side of the\nPhysical Layer of the core (e.g. an\n8b10b decode error).",
        "reset": "0x0"
      },
      {
        "name": "R37",
        "bits": "5:1",
        "sw": "R",
        "description": "Reserved [R37]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "BTS",
        "bits": "6",
        "sw": "R/WOCLR",
        "description": "Bad TP Status [BTS]\nThis bit is set when an error is\ndetected in a received TLP by the\nData Link Layer of the core the\nconditions causing this error are (1)\nan LCRC error, (2) the packet\nterminates with EDB symbol, but its\nLCRC field does not equal the\ninverted value of the calculated\nCRC.",
        "reset": "0x0"
      },
      {
        "name": "BDS",
        "bits": "7",
        "sw": "R/WOCLR",
        "description": "Bad DLLP Status [BDS]\nThis bit is set when an LCRC error is\ndetected in a received DLLP, and no\nerrors were detected by the Physical\nLayer.",
        "reset": "0x0"
      },
      {
        "name": "RNRS",
        "bits": "8",
        "sw": "R/WOCLR",
        "description": "Replay Number Rollover Status [RNRS]\nThis bit is set when the replay count\nrolls over after three re-\ntransmissions of a TLP at the Data\nLink Layer of the core.",
        "reset": "0x0"
      },
      {
        "name": "R38",
        "bits": "11:9",
        "sw": "R",
        "description": "Reserved [R38]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RTTS",
        "bits": "12",
        "sw": "R/WOCLR",
        "description": "Replay Timer Timeout Status [RTTS]\nThis bit is set when the replay timer\nin the Data Link Layer of the core\ntimes out, causing the core to re-\ntransmit a TLP.",
        "reset": "0x0"
      },
      {
        "name": "ANES",
        "bits": "13",
        "sw": "R/WOCLR",
        "description": "Advisory Non- Fatal Error Status [ANES]\nThis bit is set when an uncorrectable\nerror occurs, which is determined to\nbelong to one of the   special cases\ndescribed in the PCI Express Base\nSpecification 2.0. This causes the\ncore to assert the\nCORRECTABLE_ERROR_OUT output\nin place  of\nNON_FATAL_ERROR_OUT.",
        "reset": "0x0"
      },
      {
        "name": "CIES",
        "bits": "14",
        "sw": "R/WOCLR",
        "description": "Corrected Internal Error Status [CIES]\nThis bit is set when the core has\ndetected an internal correctable\nerror condition (a correctable ECC\nerror while reading from any of the\nRAMs). This bit is also set in\nresponse to the client signaling an\ninternal error through the input\nCORRECTABLE_ERROR_IN.",
        "reset": "0x0"
      },
      {
        "name": "HLOS",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "Header Log Overflow Status [HLOS]\nThis bit is set on a Header Log\nRegister overflow, that is, when the\nheader could not be logged in the\nHeader Log Register because it is\noccupied by a previous header.",
        "reset": "0x0"
      },
      {
        "name": "R39",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R39]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "CORRECTABLE_ERROR_MASK",
    "address": "@0x114",
    "description": "Correctable Error Mask Register\nReserved",
    "bit_ranges": [
      {
        "name": "REM",
        "bits": "0",
        "sw": "R/W",
        "description": "Receiver Error Mask [REM]\nThis bit, when set, masks the\nreporting of Physical Layer errors.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "R40",
        "bits": "5:1",
        "sw": "R",
        "description": "Reserved [R40]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "BTM",
        "bits": "6",
        "sw": "R/W",
        "description": "Bad TP Mask [BTM]\nThis bit, when set, masks the\nreporting of an error in response to a\n'Bad TLP' received.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "BDM",
        "bits": "7",
        "sw": "R/W",
        "description": "Bad DLLP Mask [BDM]\nThis bit, when set, masks the\nreporting of an error in response to a\n'Bad DLLP' received.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "RNRM",
        "bits": "8",
        "sw": "R/W",
        "description": "Replay Number Rollover Mask [RNRM]\nThis bit, when set, masks the\nreporting of an error in response to a\nReplay Number Rollover event.\nSTICKY.",
        "reset": "0x0"
      },
      {
        "name": "R41",
        "bits": "11:9",
        "sw": "R",
        "description": "Reserved [R41]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RTTM",
        "bits": "12",
        "sw": "R/W",
        "description": "Replay Timer Timeout Mask [RTTM]\nThis bit, when set, masks the\nreporting of an error in response to a\nReplay Timer timeout event. STICKY.",
        "reset": "0x0"
      },
      {
        "name": "ANEM",
        "bits": "13",
        "sw": "R/W",
        "description": "Advisory Non- Fatal Error Mask [ANEM]\nThis bit, when set, masks the\nreporting of an error in response to\nan uncorrectable error occurrence,\nwhich is determined to belong to one\nof the special cases in the PCI\nExpress Base Specification 2.0.\nSTICKY.",
        "reset": "0x1"
      },
      {
        "name": "CIEM",
        "bits": "14",
        "sw": "R/W",
        "description": "Corrected Internal Error Mask [CIEM]\nThis bit, when set, masks the\nreporting of an error in response to a\ncorrected internal error condition.\nSTICKY.",
        "reset": "1'b1"
      },
      {
        "name": "HLOM",
        "bits": "15",
        "sw": "R/W",
        "description": "Header Log Overflow Mask [HLOM]\nThis bit, when set, masks the\nreporting of an error in response to a\nHeader Log register overflow.\nSTICKY.",
        "reset": "1'b1"
      },
      {
        "name": "R42",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R42]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ADVANCED_ERROR_CAPABILITIES_AND_CONTROL",
    "address": "@0x118",
    "description": "Advanced Error Capabilities and Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "FEP",
        "bits": "4:0",
        "sw": "R",
        "description": "First Error Pointer [FEP]\nThis is a 5-bit pointer to the bit\nposition in the Uncorrectable Error\nStatus Register corresponding to the\nerror that was detected first. When\nthere are multiple bits set in the\nUncorrectable Error Status Register,\nthis field informs the software which\nerror was observed first. To prevent\nthe field from being overwritten\nbefore the software is able to read it,\nthis field is not updated while the\nstatus bit it points to in the\nUncorrectable  Error Status Register\nremains set. After the software\nclears this status bit, a subsequent\nerror condition that sets any bit in\nthe Uncorrectable Error Status\nRegister will update the First Error\nPointer. Any uncorrectable error\ntype, including the special cases\nwhere the error is reported using an\nERR_COR message, will set the First\nError Pointer (assuming the software\nhas reset the error pointed by it in\nthe Uncorrectable Error Status\nRegister). STICKY.",
        "reset": "0x0"
      },
      {
        "name": "EGC",
        "bits": "5",
        "sw": "R",
        "description": "ECRC Generation Capability [EGC]\nThis read-only bit indicates to the\nsoftware that the device is capable\nof generating ECRC in packets\ntransmitted on the link.",
        "reset": "0x1"
      },
      {
        "name": "EEG",
        "bits": "6",
        "sw": "R/W",
        "description": "Enable ECRC Generation [EEG]\nSetting this bit enables the ECRC\ngeneration on the transmit side of\nthe core. This bit is writable from the\nlocal management bus.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "ECC",
        "bits": "7",
        "sw": "R",
        "description": "ECRC Check Capability [ECC]\nThis read-only bit indicates to the\nsoftware that the device is capable\nof checking ECRC in packets received\nfrom the link.",
        "reset": "0x1"
      },
      {
        "name": "EEC",
        "bits": "8",
        "sw": "R/W",
        "description": "Enable ECRC Check [EEC]\nSetting this bit enables ECRC\nchecking on the receive side of the\ncore. This bit is writable from the\nlocal management bus.  STICKY.",
        "reset": "0x0"
      },
      {
        "name": "MHRC",
        "bits": "9",
        "sw": "R",
        "description": "Multiple Header Recording Capable [MHRC]\nThis bit is set when the RC has the\ncapability to log more than one error\nheader in its Header Log Registers.\nIt is hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "MHRE",
        "bits": "10",
        "sw": "R",
        "description": "Multiple Header Recording Enable [MHRE]\nSetting this bit enables the RC to log\nmultiple error headers in its Header\nLog Registers. It is hardwired to 0.",
        "reset": "0x0"
      },
      {
        "name": "R43",
        "bits": "31:11",
        "sw": "R",
        "description": "Reserved [R43]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_0",
    "address": "@0x11c",
    "description": "Header Log Register 0\nFirst Dword of captured TLP header.\nSTICKY.",
    "bit_ranges": [
      {
        "name": "HD0",
        "bits": "31:0",
        "sw": "R",
        "description": "Header Dword 0 [HD0]\nFirst Dword of captured TLP header.\nSTICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_1",
    "address": "@0x120",
    "description": "Header Log Register 1\nSecond Dword of captured TLP\nheader.  STICKY.",
    "bit_ranges": [
      {
        "name": "HD1",
        "bits": "31:0",
        "sw": "R",
        "description": "Header Dword 1 [HD1]\nSecond Dword of captured TLP\nheader.  STICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_2",
    "address": "@0x124",
    "description": "Header Log Register 2\nThird Dword of captured TLP header.\nSTICKY.",
    "bit_ranges": [
      {
        "name": "HD2",
        "bits": "31:0",
        "sw": "R",
        "description": "Header Dword 2 [HD2]\nThird Dword of captured TLP header.\nSTICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "HEADER_LOG_3",
    "address": "@0x128",
    "description": "Header Log Register 3\nFourth Dword of captured TLP\nheader.  STICKY.",
    "bit_ranges": [
      {
        "name": "HD3",
        "bits": "31:0",
        "sw": "R",
        "description": "Header Dword 3 [HD3]\nFourth Dword of captured TLP\nheader.  STICKY.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ROOT_ERROR_COMMAND",
    "address": "@0x12c",
    "description": "Root Error Command Register\nReserved",
    "bit_ranges": [
      {
        "name": "CERE",
        "bits": "0",
        "sw": "R/W",
        "description": "Correctable Error Reporting Enable [CERE]\nIf this bit is set, the core will active\nits CORRECTABLE_ERROR_OUT\noutput in response to an error\nmessage received from the link.",
        "reset": "0x0"
      },
      {
        "name": "NFERE",
        "bits": "1",
        "sw": "R/W",
        "description": "Non-Fatal Error Reporting Enable [NFERE]\nIf this bit is set, the core will active\nits NON_FATAL_ERROR_OUT output\nin response to an error message\nreceived from the link.",
        "reset": "0x0"
      },
      {
        "name": "FERE",
        "bits": "2",
        "sw": "R/W",
        "description": "Fatal Error Reporting Enable [FERE]\nIf this bit is set, the core will active\nits FATAL_ERROR_OUT output in\nresponse to an error message\nreceived from the link.",
        "reset": "0x0"
      },
      {
        "name": "R44",
        "bits": "31:3",
        "sw": "R",
        "description": "Reserved [R44]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ROOT_ERROR_STATUS",
    "address": "@0x130",
    "description": "Root Error Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "ECR",
        "bits": "0",
        "sw": "R/WOCLR",
        "description": "Correctable Error Message Received [ECR]\nThis bit is set when the RC receives\na Correctable error message from\nthe link.  STICKY",
        "reset": "0x0"
      },
      {
        "name": "MECR",
        "bits": "1",
        "sw": "R/WOCLR",
        "description": "Multiple Correctable Error Messages Received [MECR]\nThis bit is set when the RC receives\na Correctable error message from\nthe link, if the ERR_COR received bit\nis already set.  STICKY",
        "reset": "0x0"
      },
      {
        "name": "EFNR",
        "bits": "2",
        "sw": "R/WOCLR",
        "description": "Fatal/Non- Fatal Error Message Received [EFNR]\nThis bit is set when the RC receives\neither a Fatal or Non-Fatal error\nmessage from the link.  STICKY",
        "reset": "0x0"
      },
      {
        "name": "MEFNR",
        "bits": "3",
        "sw": "R/WOCLR",
        "description": "Multiple Fatal/ Non- Fatal Error Messages Received [MEFNR]\nThis bit is set when the RC receives\neither a Fatal or Non-Fatal error\nmessage from the link, and the\nERR_FATAL/NONFATAL Received bit\nis already set. STICKY",
        "reset": "0x0"
      },
      {
        "name": "FUF",
        "bits": "4",
        "sw": "R/WOCLR",
        "description": "First Uncorrectable Fatal [FUF]\nThis bit, when set, indicates that the\nfirst Uncorrectable error message\nreceived was for a Fatal error.\nSTICKY",
        "reset": "0x0"
      },
      {
        "name": "NEMR",
        "bits": "5",
        "sw": "R/WOCLR",
        "description": "Non-Fatal Error Messages Received [NEMR]\nThis bit, when set, indicates that the\nRC has received one or more Non-\nFatal error messages from the link.\nSTICKY",
        "reset": "0x0"
      },
      {
        "name": "FEMR",
        "bits": "6",
        "sw": "R/WOCLR",
        "description": "Fatal Error Messages Received [FEMR]\nThis bit, when set, indicates that the\nRC has received one or more Fatal\nerror messages from the link.\nSTICKY",
        "reset": "0x0"
      },
      {
        "name": "R45",
        "bits": "31:7",
        "sw": "R",
        "description": "Reserved [R45]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ERROR_SOURCE_IDENTIFICATION",
    "address": "@0x134",
    "description": "Error Source Identification Register\nThis field captures and stores the\nRequester ID from an ERR_FATAL or\nERROR_NONFATAL message\nreceived by the RC, if the\nERR_FATAL or NONFATAL Received\nbit was not set at the time the\nmessage was received.  STICKY",
    "bit_ranges": [
      {
        "name": "ECSI",
        "bits": "15:0",
        "sw": "R",
        "description": "Correctable Error Message Source ID [ECSI]\nThis field captures and stores the\nRequester ID from an ERR_COR\nmessage received by the RC, if the\nERR_COR bit was not set at the\ntime the message was received.\nSTICKY",
        "reset": "0x0"
      },
      {
        "name": "EFNSI",
        "bits": "31:16",
        "sw": "R",
        "description": "Fatal/Non- Fatal Error Message Source ID [EFNSI]\nThis field captures and stores the\nRequester ID from an ERR_FATAL or\nERROR_NONFATAL message\nreceived by the RC, if the\nERR_FATAL or NONFATAL Received\nbit was not set at the time the\nmessage was received.  STICKY",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "L1_PM_SUBSTATES_EXTENDED_CAPABILITY_HEADER",
    "address": "@0x900",
    "description": "L1 PM Substates Extended Capability Header Register\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
    "bit_ranges": [
      {
        "name": "PECID",
        "bits": "15:0",
        "sw": "R",
        "description": "PCI Express Extended Capability ID [PECID]\nThis field is hardwired to the\nCapability ID assigned by PCI SIG to\nthe L1 PM Substates Extended\nCapability Structure (001E  hex).",
        "reset": "0x01e"
      },
      {
        "name": "CV",
        "bits": "19:16",
        "sw": "R",
        "description": "Capability Version [CV]\nSpecifies the SIG assigned value for\nthe version of the capability\nstructure. This field is set by default\nto 1, but can be modified from the\nlocal management bus.",
        "reset": "0x01"
      },
      {
        "name": "NCO",
        "bits": "31:20",
        "sw": "R",
        "description": "Next Capability Offset [NCO]\nIndicates offset to the next PCI\nExpress capability structure. The\ndefault next pointer value is dynamic\nand is dependent on whether the\nstrap or LMI bits are set.",
        "reset": "12'h0"
      }
    ]
  },
  {
    "name": "L1_PM_SUBSTATES_CAPABILITIES",
    "address": "@0x904",
    "description": "L1 PM Substates Capabilities Register\nRSVD",
    "bit_ranges": [
      {
        "name": "RSVD",
        "bits": "1:0",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "2'h0"
      },
      {
        "name": "L1ASPML12SUPP",
        "bits": "2",
        "sw": "R",
        "description": "ASPML1.2Supported [L1ASPML12SUPP]\n(no description)",
        "reset": "0x1"
      },
      {
        "name": "L1ASPML11SUPP",
        "bits": "3",
        "sw": "R",
        "description": "ASPML1.1Supported [L1ASPML11SUPP]\n(no description)",
        "reset": "0x1"
      },
      {
        "name": "L1PMSUPP",
        "bits": "4",
        "sw": "R",
        "description": "L1 PML Supported [L1PMSUPP]\n(no description)",
        "reset": "0x1"
      },
      {
        "name": "RSVD",
        "bits": "7:5",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "3'h0"
      },
      {
        "name": "L1PrtCmMdReStrTime",
        "bits": "15:8",
        "sw": "R",
        "description": "Port Common Mode Restore Time[L1PrtCmMdReStrTime]\n(no description)",
        "reset": "8'hff"
      },
      {
        "name": "L1PrtPvrOnScale",
        "bits": "17:16",
        "sw": "R",
        "description": "Port Power-On Time Scale [L1PrtPvrOnScale]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "18",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "1'h0"
      },
      {
        "name": "R0",
        "bits": "23:19",
        "sw": "R",
        "description": "Port Power- On Time Value [R0]\n(no description)",
        "reset": "0x5"
      },
      {
        "name": "RSVD",
        "bits": "31:24",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "8'h00"
      }
    ]
  },
  {
    "name": "L1_PM_SUBSTATES_CONTROL_1",
    "address": "@0x908",
    "description": "L1 PM Substates Control 1 Register\n(no description)",
    "bit_ranges": [
      {
        "name": "L1PML12EN",
        "bits": "0",
        "sw": "R/W",
        "description": "PML1.2 Enable [L1PML12EN]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "L1PML11EN",
        "bits": "1",
        "sw": "R/W",
        "description": "PML1.1 Enable [L1PML11EN]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "L1ASPML12EN",
        "bits": "2",
        "sw": "R/W",
        "description": "ASPML1.2 Enable [L1ASPML12EN]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "L1ASPML11EN",
        "bits": "3",
        "sw": "R/W",
        "description": "ASPML1.1 Enable [L1ASPML11EN]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "7:4",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "4'h0"
      },
      {
        "name": "L1CmMdReStrTime",
        "bits": "15:8",
        "sw": "R/W",
        "description": "Common Mode Restore Time [L1CmMdReStrTime]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "L1ThrshldVal",
        "bits": "25:16",
        "sw": "R/W",
        "description": "LTR L1.2 Threshold Value [L1ThrshldVal]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "28:26",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "3'h0"
      },
      {
        "name": "L1ThrshldSc",
        "bits": "31:29",
        "sw": "R/W",
        "description": "LTR L1.2 Threshold Scale [L1ThrshldSc]\n(no description)",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "L1_PM_SUBSTATES_CONTROL_2",
    "address": "@0x90c",
    "description": "L1 PM Substates Control 2 Register\nRSVD",
    "bit_ranges": [
      {
        "name": "L1PwrOnSc",
        "bits": "1:0",
        "sw": "R/W",
        "description": "T_POWER_ON Scale [L1PwrOnSc]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "RSVD",
        "bits": "2",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "1'h0"
      },
      {
        "name": "L1PwrOnVal",
        "bits": "7:3",
        "sw": "R/W",
        "description": "T_POWER_ON Value [L1PwrOnVal]\n(no description)",
        "reset": "0x5"
      },
      {
        "name": "RSVD",
        "bits": "31:8",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "24'h000000"
      }
    ]
  },
  {
    "name": "PHYSICAL_LAYER_CONFIGURATION_0",
    "address": "@0x0",
    "description": "Physical Layer Configuration Register 0\nWhen the core is operating as a Root\nPort, setting this to 1 causes the\nLTSSM to initiate a loopback and\nbecome the loopback master. This\nbit is not used in the EndPoint Mode.",
    "bit_ranges": [
      {
        "name": "LS",
        "bits": "0",
        "sw": "R",
        "description": "Link Status [LS]\nCurrent state of link (1 = link\ntraining complete, 0 = link training\nnot  complete).",
        "reset": ""
      },
      {
        "name": "NLC",
        "bits": "2:1",
        "sw": "R",
        "description": "Negotiated Lane Count [NLC]\nLane count negotiated with other\nside during link training (00 = x1, 01\n= x2, 10 = x4, 11 =  x8).",
        "reset": "0x0 0x2"
      },
      {
        "name": "NS",
        "bits": "4:3",
        "sw": "R",
        "description": "Negotiated Speed [NS]\nCurrent operating speed of link (00\n= 2.5G, 01 = 5G, 10 = 8G).",
        "reset": "0x0"
      },
      {
        "name": "LTD",
        "bits": "5",
        "sw": "R",
        "description": "Link Training Direction [LTD]\nThe state of this bit indicates\nwhether the core completed link\ntraining as an upstream port or a\ndownstream port (0 = upstream, 1\n= downstream). Default value\ndepends on CORE_TYPE strap pin.",
        "reset": "0x1"
      },
      {
        "name": "APER",
        "bits": "6",
        "sw": "R/W",
        "description": "Phy Error Reporting [APER]\nIf set to 0, the core will only report\nthose errors that caused a TLP or\nDLLP to be dropped because of a\ndetected phy error, TLP framing\nerror or DLLP framing error. When\nset to 1, the core will report all\ndetected phy errors regardless of\nwhether a TLP or DLLP was dropped\nbut does not include TLP nor DLLP\nframing errors. Detected phy errors\ninclude:- received errors indicated\non PIPE RxStatus interface, and TLP\nor DLLP framing errors depending on\nthe programmed value of this bit.",
        "reset": "0x0"
      },
      {
        "name": "TSS",
        "bits": "7",
        "sw": "R/W",
        "description": "Tx Swing Setting [TSS]\nThis bit drives the PIPE_TX_SWING\noutput of the core.",
        "reset": "0x0"
      },
      {
        "name": "RFC",
        "bits": "15:8",
        "sw": "R",
        "description": "Received FTS Count for 2.5 GT/s speed [RFC]\nFTS count received from the other\nside during link training for use at\nthe 2.5 GT/s link speed. The core\ntransmits this many FTS sequences\nwhile exiting the L0S state, when\noperating at the  2.5 GT/s speed.",
        "reset": "0x0"
      },
      {
        "name": "RLID",
        "bits": "23:16",
        "sw": "R",
        "description": "Received Link ID [RLID]\nLink ID received from other side\nduring link training.",
        "reset": "0x0"
      },
      {
        "name": "LTSSM",
        "bits": "29:24",
        "sw": "R",
        "description": "LTSSM State [LTSSM]\nCurrent state of the LTSSM. The\nencoding of the states is given in\nAppendix C.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "30",
        "sw": "R",
        "description": "Remote Linkwidth Upconfigure Capability Status [R0]\nA 1 in this field indicates that the\nremote node advertised Link Width\nUp configure Capability in the\ntraining sequences in the\nConfiguration. Complete state when\nthe link came up. A 0 indicates that\nthe remote node did not set the Link\nUp configure bit.",
        "reset": "0x0"
      },
      {
        "name": "MLE",
        "bits": "31",
        "sw": "R/W",
        "description": "Master Loopback Enable [MLE]\nWhen the core is operating as a Root\nPort, setting this to 1 causes the\nLTSSM to initiate a loopback and\nbecome the loopback master. This\nbit is not used in the EndPoint Mode.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PHYSICAL_LAYER_CONFIGURATION_1",
    "address": "@0x4",
    "description": "Physical Layer Configuration Register 1\nFTS count transmitted by the core in\nTS1/TS2 sequences during link\ntraining. This value must  be set\nbased on the time needed by the\nreceiver to acquire sync while exiting\nfrom L0S  state.",
    "bit_ranges": [
      {
        "name": "TLI",
        "bits": "7:0",
        "sw": "R/W",
        "description": "Transmitted Link ID [TLI]\nLink ID transmitted by the device in\ntraining sequences in the Root Port\nmode.",
        "reset": "0x0"
      },
      {
        "name": "TFC1",
        "bits": "15:8",
        "sw": "R/W",
        "description": "Transmitted FTS Count at 2.5 GT/s Speed [TFC1]\nFTS count transmitted by the core in\nTS1/TS2 sequences during link\ntraining. This value must be set\nbased on the time needed by the\nreceiver on the other side to acquire\nsync while exiting from L0S state.",
        "reset": "0x80"
      },
      {
        "name": "TFC2",
        "bits": "23:16",
        "sw": "R/W",
        "description": "Transmitted FTS Count at 5 GT/s Speed [TFC2]\nFTS count transmitted by the core in\nTS1/TS2 sequences during link\ntraining. This value must  be set\nbased on the time needed by the\nreceiver to acquire sync while exiting\nfrom L0S  state.",
        "reset": "0x80"
      },
      {
        "name": "TFC3",
        "bits": "31:24",
        "sw": "R/W",
        "description": "Transmitted FTS Count at 8 GT/s Speed [TFC3]\nFTS count transmitted by the core in\nTS1/TS2 sequences during link\ntraining. This value must  be set\nbased on the time needed by the\nreceiver to acquire sync while exiting\nfrom L0S  state.",
        "reset": "0x40"
      }
    ]
  },
  {
    "name": "DATA_LINK_LAYER_TIMER_CONFIGURATION",
    "address": "@0x8",
    "description": "Data Link Layer Timer Configuration Register\nReserved",
    "bit_ranges": [
      {
        "name": "TSRT",
        "bits": "8:0",
        "sw": "R/W",
        "description": "Transmit- Side Replay Timeout Adjustment [TSRT]\nAdditional transmit-side replay timer\ntimeout interval. This 9-bit value is\nadded as a signed 2's complement\nnumber to the internal replay timer\ntimeout value computed by the core\nbased on the PCI Express\nSpecifications. This enables the user\nto make minor adjustments to the\nspec-defined replay timer settings.\nIts value is in multiples of 4ns\n(maximum = +1020 ns, minimum =\n-1024  ns).",
        "reset": "0x0"
      },
      {
        "name": "R9",
        "bits": "15:9",
        "sw": "R",
        "description": "Reserved [R9]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RSART",
        "bits": "24:16",
        "sw": "R/W",
        "description": "Receive-Side ACK-NAK Replay Timeout Adjustment [RSART]\nAdditional receive side ACK-NAK\ntimer timeout interval. This 9-bit\nvalue is added as a signed 2's\ncomplement number to the internal\nACK-NAK timer timeout value\ncomputed by the core based on the\nPCI Express Specifications. This\nenables the user to make minor\nadjustments to the spec-defined\nreplay timer settings. Its value is in\nmultiples of 4 ns (maximum =\n+1020 ns, minimum = -1024 ns).",
        "reset": "0x0"
      },
      {
        "name": "R25",
        "bits": "31:25",
        "sw": "R",
        "description": "Reserved [R25]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RECEIVE_CREDIT_LIMIT_0_VC0",
    "address": "@0xc",
    "description": "Receive Credit Limit Register 0 VC0\nNon-Posted payload credit limit\nadvertised by the core for VC 0 (in\nunits of 4  Dwords).",
    "bit_ranges": [
      {
        "name": "PPC",
        "bits": "11:0",
        "sw": "R/W",
        "description": "Posted Payload Credit VC0 [PPC]\nPosted payload credit limit\nadvertised by the core for VC 0 (in\nunits of 4  Dwords).",
        "reset": "0xe0"
      },
      {
        "name": "PHC",
        "bits": "19:12",
        "sw": "R/W",
        "description": "Posted Header Credit VC0 [PHC]\nPosted header credit limit advertised\nby the core for VC 0 (in number of\npackets).",
        "reset": "0x20"
      },
      {
        "name": "NPPC",
        "bits": "31:20",
        "sw": "R/W",
        "description": "Non- Posted Payload Credit VC0 [NPPC]\nNon-Posted payload credit limit\nadvertised by the core for VC 0 (in\nunits of 4  Dwords).",
        "reset": "0x20"
      }
    ]
  },
  {
    "name": "RECEIVE_CREDIT_LIMIT_1_VC0",
    "address": "@0x10",
    "description": "Receive Credit Limit Register 1 VC0\nCompletion header credit limit\nadvertised by the core for VC 0 (in\nnumber of  packets).",
    "bit_ranges": [
      {
        "name": "NPHCL",
        "bits": "7:0",
        "sw": "R/W",
        "description": "Non- Posted Header Credit Limit VC0 [NPHCL]\nNon-Posted header credit limit\nadvertised by the core for VC 0 (in\nnumber of packets).",
        "reset": "0x20"
      },
      {
        "name": "CPC",
        "bits": "19:8",
        "sw": "R/W",
        "description": "Completion Payload Credit VC0 [CPC]\nCompletion payload credit limit\nadvertised by the core for VC 0 (in\nunits of 4  Dwords).",
        "reset": "0x0"
      },
      {
        "name": "R2",
        "bits": "23:20",
        "sw": "R",
        "description": "Reserved [R2]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "CHC",
        "bits": "31:24",
        "sw": "R/W",
        "description": "Completion Header Credit VC0 [CHC]\nCompletion header credit limit\nadvertised by the core for VC 0 (in\nnumber of  packets).",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TRANSMIT_CREDIT_LIMIT_0_VC0",
    "address": "@0x14",
    "description": "Transmit Credit Limit Register 0 VC0\nNon-Posted payload credit limit\nreceived by the core for Link 0 (in\nunits of 4  Dwords).",
    "bit_ranges": [
      {
        "name": "PPC",
        "bits": "11:0",
        "sw": "R",
        "description": "Posted Payload Credit VC0 [PPC]\nPosted payload credit limit received\nby the core for this link (in units of 4\nDwords).",
        "reset": "0x0"
      },
      {
        "name": "PHC",
        "bits": "19:12",
        "sw": "R",
        "description": "Posted Header Credit VC0 [PHC]\nPosted header credit limit received\nby the core for this link (in number\nof  packets).",
        "reset": "0x0"
      },
      {
        "name": "NPPC",
        "bits": "31:20",
        "sw": "R",
        "description": "Non- Posted Payload Credit VC0 [NPPC]\nNon-Posted payload credit limit\nreceived by the core for Link 0 (in\nunits of 4  Dwords).",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TRANSMIT_CREDIT_LIMIT_1_VC0",
    "address": "@0x18",
    "description": "Transmit Credit Limit Register 1 VC0\nCompletion header credit limit\nreceived by the core for VC 0 (in\nnumber of  packets).",
    "bit_ranges": [
      {
        "name": "NPHC",
        "bits": "7:0",
        "sw": "R",
        "description": "Non- Posted Header Credit VC0 [NPHC]\nNon-Posted header credit limit\nreceived by the core for VC 0 (in\nnumber of  packets).",
        "reset": "0x0"
      },
      {
        "name": "CPC",
        "bits": "19:8",
        "sw": "R",
        "description": "Completion Payload Credit VC0 [CPC]\nCompletion payload credit limit\nreceived by the core for VC 0 (in\nunits of 4  Dwords).",
        "reset": "0x0"
      },
      {
        "name": "R3",
        "bits": "23:20",
        "sw": "R",
        "description": "Reserved [R3]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "CHC",
        "bits": "31:24",
        "sw": "R",
        "description": "Completion Header Credit VC0 [CHC]\nCompletion header credit limit\nreceived by the core for VC 0 (in\nnumber of  packets).",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TRANSMIT_CREDIT_UPDATE_INTERVAL_CONFIGURATION_0",
    "address": "@0x1c",
    "description": "Transmit Credit Update Interval Configuration Register 0\nMinimum credit update interval for\nnon-posted transactions. The core\nfollows this minimum interval\nbetween issuing posted credit\nupdates on the link. This is to limit\nthe bandwidth use of credit updates.\nIf new credit becomes available in\nthe receive FIFO since the last\nupdate was sent, the core will issue\na new update only after this interval\nhas elapsed since the last update.\nThe value is in units of 4 ns. This\nfield is re-written by the internal\nlogic when the negotiated link width\nor link speed changes, to correspond\nto the default values defined in\ndefines.h. The user may override this\ndefault value by writing into this\nregister field. The value written will\nbe lost on a change in the negotiated\nlink width/speed.",
    "bit_ranges": [
      {
        "name": "MPUI",
        "bits": "15:0",
        "sw": "R/W",
        "description": "Minimum Posted Update Interval [MPUI]\nMinimum credit update interval for\nposted transactions. The core follows\nthis minimum interval between\nissuing posted credit updates on the\nlink. This is to limit the bandwidth\nuse of credit updates. If new credit\nbecomes available in the receive\nFIFO since the last update was sent,\nthe core will issue a new update only\nafter this interval has elapsed since\nthe last update. The value is in units\nof 4 ns. This field is re-written by the\ninternal logic when the negotiated\nlink width   or link speed changes,\nto correspond to the default values\ndefined in defines.h. The user may\noverride this default value by writing\ninto this register field. The value\nwritten will be lost on a change in\nthe negotiated  link width/speed.",
        "reset": "16'd16"
      },
      {
        "name": "MNUI",
        "bits": "31:16",
        "sw": "R/W",
        "description": "Minimum Non- Posted Update Interval [MNUI]\nMinimum credit update interval for\nnon-posted transactions. The core\nfollows this minimum interval\nbetween issuing posted credit\nupdates on the link. This is to limit\nthe bandwidth use of credit updates.\nIf new credit becomes available in\nthe receive FIFO since the last\nupdate was sent, the core will issue\na new update only after this interval\nhas elapsed since the last update.\nThe value is in units of 4 ns. This\nfield is re-written by the internal\nlogic when the negotiated link width\nor link speed changes, to correspond\nto the default values defined in\ndefines.h. The user may override this\ndefault value by writing into this\nregister field. The value written will\nbe lost on a change in the negotiated\nlink width/speed.",
        "reset": "16'd16"
      }
    ]
  },
  {
    "name": "TRANSMIT_CREDIT_UPDATE_INTERVAL_CONFIGURATION_1",
    "address": "@0x20",
    "description": "Transmit Credit Update Interval Configuration Register 1\nMaximum credit update interval for\nall transactions. If no new credit has\nbecome available since the last\nupdate, the core will repeat the last\nupdate after this interval. This is to\nrecover from any losses of credit\nupdate packets. The value is in units\nof 4 ns. This field could be re-written\nby the internal logic when the\nnegotiated link width or link speed\nchanges, to correspond to the\ndefault values defined in defines.h.\nThe user may override this default\nvalue by writing into this register\nfield. The value written will be lost\non a change in the negotiated link\nwidth/speed.",
    "bit_ranges": [
      {
        "name": "CUI",
        "bits": "15:0",
        "sw": "R/W",
        "description": "Minimum Completion Update Interval [CUI]\nhas elapsed since the last update.\nThe value is in units of 4 ns. This\nparameter is not used when the\nCompletion credit is infinity.",
        "reset": ""
      },
      {
        "name": "MUI",
        "bits": "31:16",
        "sw": "R/W",
        "description": "Maximum Update Interval [MUI]\nMaximum credit update interval for\nall transactions. If no new credit has\nbecome available since the last\nupdate, the core will repeat the last\nupdate after this interval. This is to\nrecover from any losses of credit\nupdate packets. The value is in units\nof 4 ns. This field could be re-written\nby the internal logic when the\nnegotiated link width or link speed\nchanges, to correspond to the\ndefault values defined in defines.h.\nThe user may override this default\nvalue by writing into this register\nfield. The value written will be lost\non a change in the negotiated link\nwidth/speed.",
        "reset": "16'd938"
      }
    ]
  },
  {
    "name": "L0S_TIMEOUT_LIMIT",
    "address": "@0x24",
    "description": "L0S Timeout Limit Register\nReserved",
    "bit_ranges": [
      {
        "name": "LT",
        "bits": "15:0",
        "sw": "R/W",
        "description": "L0S Timeout [LT]\nContains the timeout value (in units\nof 4ns) for transitioning to the L0S\npower state. Setting this parameter\nto 0 permanently disables the\ntransition to the L0S power state.",
        "reset": "0x02EE"
      },
      {
        "name": "R4",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R4]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TRANSMIT_TLP_COUNT",
    "address": "@0x28",
    "description": "Transmit TLP Count Register\nCount of TLPs transmitted",
    "bit_ranges": [
      {
        "name": "TTC",
        "bits": "31:0",
        "sw": "R/WOCLR",
        "description": "Transmit TLP Count [TTC]\nCount of TLPs transmitted",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "TRANSMIT_TLP_PAYLOAD_DWORD_COUNT",
    "address": "@0x2c",
    "description": "Transmit TLP Payload Dword Count Register\nCount of TLPs payload Dwords\ntransmitted",
    "bit_ranges": [
      {
        "name": "TTPBC",
        "bits": "31:0",
        "sw": "R/WOCLR",
        "description": "Transmit TLP Payload Byte Count [TTPBC]\nCount of TLPs payload Dwords\ntransmitted",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RECEIVE_TLP_COUNT",
    "address": "@0x30",
    "description": "Receive TLP Count Register\nCount of TLPs received",
    "bit_ranges": [
      {
        "name": "RTC",
        "bits": "31:0",
        "sw": "R/WOCLR",
        "description": "Receive TLP Count [RTC]\nCount of TLPs received",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RECEIVE_TLP_PAYLOAD_DWORD_COUNT",
    "address": "@0x34",
    "description": "Receive TLP Payload Dword Count Register\nCount of TLP payload Dwords\nreceived",
    "bit_ranges": [
      {
        "name": "RTPDC",
        "bits": "31:0",
        "sw": "R/WOCLR",
        "description": "Receive TLP Payload Byte Count [RTPDC]\nCount of TLP payload Dwords\nreceived",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "COMPLETION_TIMEOUT_LIMIT_0",
    "address": "@0x38",
    "description": "Completion Timeout Limit Register 0\nReserved",
    "bit_ranges": [
      {
        "name": "CTL",
        "bits": "23:0",
        "sw": "R/W",
        "description": "Completion Timeout Limit [CTL]\nTimeout limit for completion timers\n(in 4 ns cycles).",
        "reset": "0xBEBC20"
      },
      {
        "name": "R5",
        "bits": "31:24",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "COMPLETION_TIMEOUT_LIMIT_1",
    "address": "@0x3c",
    "description": "Completion Timeout Limit Register 1\nReserved",
    "bit_ranges": [
      {
        "name": "CTL",
        "bits": "27:0",
        "sw": "R/W",
        "description": "Completion Timeout Limit [CTL]\nTimeout limit for completion timers\n(in 4 ns cycles).",
        "reset": "28'd50_000_000"
      },
      {
        "name": "R6",
        "bits": "31:28",
        "sw": "R",
        "description": "Reserved [R6]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "L1_STATE_RE_ENTRY_DELAY",
    "address": "@0x40",
    "description": "L1 State Re-Entry Delay Register\nDelay to re-enter L1 after no activity\n(in units of 4 ns).",
    "bit_ranges": [
      {
        "name": "L1RD",
        "bits": "31:0",
        "sw": "R/W",
        "description": "L1 Re- Entry Delay [L1RD]\nDelay to re-enter L1 after no activity\n(in units of 4 ns).",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VENDOR_ID",
    "address": "@0x44",
    "description": "Vendor ID Register\nSubsystem Vendor ID",
    "bit_ranges": [
      {
        "name": "VID",
        "bits": "15:0",
        "sw": "R/W",
        "description": "Vendor ID [VID]\nVendor ID",
        "reset": "16'h17cd"
      },
      {
        "name": "SVID",
        "bits": "31:16",
        "sw": "R/W",
        "description": "Subsystem Vendor ID [SVID]\nSubsystem Vendor ID",
        "reset": "16'h17cd"
      }
    ]
  },
  {
    "name": "ASPM_L1_ENTRY_TIMEOUT_DELAY",
    "address": "@0x48",
    "description": "ASPM L1 Entry Timeout Delay Register\nReserved",
    "bit_ranges": [
      {
        "name": "L1T",
        "bits": "19:0",
        "sw": "R/W",
        "description": "L1 Timeout [L1T]\nContains the timeout value (in units\nof 4 ns) for transitioning to the L1\npower state. Setting it to 0\npermanently disables the transition\nto the L1 power state.",
        "reset": "20'd1500"
      },
      {
        "name": "R7",
        "bits": "31:20",
        "sw": "R",
        "description": "Reserved [R7]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PME_TURNOFF_ACK_DELAY",
    "address": "@0x4c",
    "description": "PME TurnOff Ack Delay Register\nReserved",
    "bit_ranges": [
      {
        "name": "PTOAD",
        "bits": "15:0",
        "sw": "R/W",
        "description": "PME Turnoff Ack Delay [PTOAD]\nTime in microseconds between the\ncore receiving a PME_TurnOff\nmessage TLP and the core sending a\nPME_TO_Ack response to it. This\nfield must be set to a non-zero value\nin order for the core to send a\nresponse. Setting this field to 0\nsuppresses the core's response to\nPME_TurnOff message, so that the\nclient may transmit the PME_TO_Ack\nmessage through the master\ninterface.",
        "reset": "0x64"
      },
      {
        "name": "R7",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R7]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LINKWIDTH_CONTROL",
    "address": "@0x50",
    "description": "Linkwidth Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "TLM",
        "bits": "3:0",
        "sw": "R/W",
        "description": "Target Lane Map [TLM]\nThis field contains the bitmap of the\nlanes to be included in forming the\nlink during the re-training. If the\ntarget lane map includes lanes that\nwere inactive when retraining is\ninitiated, then both the core and its\nlink partner must support the\nLinkWidth Upconfigure Capability to\nbe able to activate those lanes. The\nuser can check if the remote node\nhas this capability by reading the\nRemote Link Upconfigure Capability\nStatus bit in Physical Layer\nConfiguration Register 0 after the\nlink first came up.",
        "reset": "4'b1111"
      },
      {
        "name": "R0",
        "bits": "15:4",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RL",
        "bits": "16",
        "sw": "R/W",
        "description": "Retrain Link [RL]\nWriting a 1 into this field results in\nthe core re- training the link to\nchange its width. When setting this\nbit to 1, the software must also set\nthe target lane-map field to indicate\nthe lanes it desires to be part of the\nlink. The core will attempt to form a\nlink with this set of lanes. The link\nformed at the end of the retraining\nmay include all of these lanes (if\nboth nodes agree on them during re-\ntraining), or the largest subset that\nboth sides were able to activate. This\nbit is cleared by the internal logic of\nthe core after the re-training has\nbeen completed and link has reached\nthe L0 state. Software must wait for\nthe bit to be clear before setting it\nagain to change the link width.",
        "reset": "0x0"
      },
      {
        "name": "R1",
        "bits": "31:17",
        "sw": "R",
        "description": "Reserved [R1]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SRIS_CONTROL",
    "address": "@0x74",
    "description": "SRIS Control Register\nReserved",
    "bit_ranges": [
      {
        "name": "SRISE",
        "bits": "0",
        "sw": "R/W",
        "description": "SRIS Enable [SRISE]\nSetting this bit enables SRIS mode\nin the PHY layer. This bit should be\nbefore link training begins by holding\nthe LINK_TRAINING_ENABLE input\nto 1'b0.",
        "reset": "0x0"
      },
      {
        "name": "R31",
        "bits": "31:1",
        "sw": "R",
        "description": "Reserved [R31]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SHADOW_REGISTER_HEADER_LOG_0",
    "address": "@0x100",
    "description": "Shadow register header log 0\nThe value here will be reflected in\nthe target function's header log\nregister when f/w sets any bit In\nthe shadow error register. If the\nheader log is already set in the\nfunction's AER space, the value\nhere may not get written and a\nheader log overflow bit would get\nset. This register holds [31:0]\nvalue  of the TLP header.",
    "bit_ranges": [
      {
        "name": "SHDW_HDR_LOG_0",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Shadow header log 0 [SHDW_HDR_LOG_0]\nThe value here will be reflected in\nthe target function's header log\nregister when f/w sets any bit In\nthe shadow error register. If the\nheader log is already set in the\nfunction's AER space, the value\nhere may not get written and a\nheader log overflow bit would get\nset. This register holds [31:0]\nvalue  of the TLP header.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SHADOW_REGISTER_HEADER_LOG_1",
    "address": "@0x104",
    "description": "Shadow register header log 1\nThe value here will be reflected in\nthe target function's header log\nregister when f/w sets any bit In\nthe shadow error register. If the\nheader log is already set in the\nfunction's AER space, the value\nhere may not get written and a\nheader log overflow bit would get\nset. This register holds [63:32]\nvalue  of the TLP header.",
    "bit_ranges": [
      {
        "name": "SHDW_HDR_LOG_1",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Shadow header log 1 [SHDW_HDR_LOG_1]\nThe value here will be reflected in\nthe target function's header log\nregister when f/w sets any bit In\nthe shadow error register. If the\nheader log is already set in the\nfunction's AER space, the value\nhere may not get written and a\nheader log overflow bit would get\nset. This register holds [63:32]\nvalue  of the TLP header.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SHADOW_REGISTER_HEADER_LOG_2",
    "address": "@0x108",
    "description": "Shadow register header log 2\nThe value here will be reflected in\nthe target function's header log\nregister when f/w sets any bit In\nthe shadow error register. If the\nheader log is already set in the\nfunction's AER space, the value\nhere may not get written and a\nheader log overflow bit would get\nset. This register holds [95:64]\nvalue  of the TLP header.",
    "bit_ranges": [
      {
        "name": "SHDW_HDR_LOG_2",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Shadow header log 2 [SHDW_HDR_LOG_2]\nThe value here will be reflected in\nthe target function's header log\nregister when f/w sets any bit In\nthe shadow error register. If the\nheader log is already set in the\nfunction's AER space, the value\nhere may not get written and a\nheader log overflow bit would get\nset. This register holds [95:64]\nvalue  of the TLP header.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SHADOW_REGISTER_HEADER_LOG_3",
    "address": "@0x10c",
    "description": "Shadow register header log 3\nThe value here will be reflected in\nthe target function's header log\nregister when f/w sets any bit In\nthe shadow error register. If the\nheader log is already set in the\nfunction's AER space, the value\nhere may not get written and a\nheader log overflow bit would get\nset. This register holds [127:96]\nvalue  of the TLP header.",
    "bit_ranges": [
      {
        "name": "SHDW_HDR_LOG_3",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Shadow header log 3 [SHDW_HDR_LOG_3]\nThe value here will be reflected in\nthe target function's header log\nregister when f/w sets any bit In\nthe shadow error register. If the\nheader log is already set in the\nfunction's AER space, the value\nhere may not get written and a\nheader log overflow bit would get\nset. This register holds [127:96]\nvalue  of the TLP header.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SHADOW_REGISTER_FUNCTION_NUMBER.",
    "address": "@0x110",
    "description": "Shadow register function number.\nReserved",
    "bit_ranges": [
      {
        "name": "SHDW_FUNC_NUM",
        "bits": "7:0",
        "sw": "R/W",
        "description": "Shadow register target function number [SHDW_FUNC_NUM\nThe value here will be the target function number when f/w sets any bit in the shadow error register.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31:8",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "SHADOW_UR_ERROR",
    "address": "@0x114",
    "description": "Shadow Register UR Error\nReserved",
    "bit_ranges": [
      {
        "name": "P_UR_ERR",
        "bits": "0",
        "sw": "W",
        "description": "Posted UR Error [P_UR_ERR]\nIf this bit is set, the corresponding\nposted UR error bits will be set in\nthe AER and device status registers\nof the target function.",
        "reset": "0x0"
      },
      {
        "name": "NP_UR_ERR",
        "bits": "1",
        "sw": "W",
        "description": "Non Posted Error [NP_UR_ERR]\nIf this bit is set, the corresponding\nnon-posted UR error bits will be set\nin the AER and device status\nregisters of the target function.",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31:2",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "NEGOTIATED_LANE_MAP",
    "address": "@0x200",
    "description": "Negotiated Lane Map Register\nReserved",
    "bit_ranges": [
      {
        "name": "NLM",
        "bits": "3:0",
        "sw": "R",
        "description": "Negotiated Lane Map [NLM]\nBit i of this field is set to 1 at the end\nof link training if Lane i is part of the\nPCIe link. The value of this field is\nvalid only when the link is in L0 or\nL0s states.",
        "reset": "0x0"
      },
      {
        "name": "R70",
        "bits": "15:4",
        "sw": "R",
        "description": "Reserved [R70]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "LRS",
        "bits": "16",
        "sw": "R",
        "description": "Lane Reversal Status [LRS]\nThis bit set by the core at the end of\nlink training if the LTSSM had to\nreverse the lane numbers to form\nthe link.",
        "reset": "0x0"
      },
      {
        "name": "R71",
        "bits": "31:17",
        "sw": "R",
        "description": "Reserved [R71]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "RECEIVE_FTS_COUNT",
    "address": "@0x204",
    "description": "Receive FTS Count Register\nReserved",
    "bit_ranges": [
      {
        "name": "RFC5S",
        "bits": "7:0",
        "sw": "R",
        "description": "Received FTS Count for 5GT/s Speed [RFC5S]\nFTS count received from the other\nside during link training for use at\nthe 5 GT/s link speed. The core\ntransmits this many FTS sequences\nwhile  exiting the L0S state, when\noperating at the 5 GT/s speed.",
        "reset": "0x0"
      },
      {
        "name": "R7",
        "bits": "15:8",
        "sw": "R",
        "description": "Reserved [R7]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R72",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R72]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "DEBUG_MUX_CONTROL",
    "address": "@0x208",
    "description": "Debug Mux Control Register\nSetting this bit to 0 causes all the\nenabled Functions to report an error\nwhen a Type-1 configuration access\nis received by the core, targeted at\nany Function. Setting it to 1 limits\nthe error reporting to the type-0\nFunction whose number matches\nwith the Function number specified\nin the request. If the Function\nnumber in the request refers to an\nunimplemented or disabled\nFunction, all enabled Functions\nreport the error regardless of the\nsetting of this bit.",
    "bit_ranges": [
      {
        "name": "MS",
        "bits": "3:0",
        "sw": "R/W",
        "description": "Mux Select [MS]\nBits 3:2 select the module and bits\n1:0 select the group of signals\nwithin the module that are driven on\nthe debug bus. The assignments of\nsignals on the debug outputs of the\ncore are given in Appendix B.",
        "reset": "0x0"
      },
      {
        "name": "R8",
        "bits": "8:4",
        "sw": "R",
        "description": "Reserved [R8]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "R99",
        "bits": "9",
        "sw": "R",
        "description": "Reserved [R99]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R1010",
        "bits": "10",
        "sw": "R",
        "description": "Reserved [R1010]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R1111",
        "bits": "11",
        "sw": "R/W",
        "description": "Disable Client TX MUX arbitration [R1111]\nWhen this bit is 1, Disable Client TX\nMUX Completion and PNP request\narbitration, logic added to prevent\nPNP requests from starving when\ncompletions are present",
        "reset": "0x0"
      },
      {
        "name": "R1212",
        "bits": "12",
        "sw": "R",
        "description": "Reserved [R1212]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "R1313",
        "bits": "13",
        "sw": "R",
        "description": "Reserved [R1313]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "DSSPLM",
        "bits": "14",
        "sw": "R/W",
        "description": "Disable Set Slot Power Limit Message [DSSPLM]\nDisable sending Set Slot Power Limit\nMessage if the Slot Capability\nregister is configured",
        "reset": "0x0"
      },
      {
        "name": "FDS",
        "bits": "15",
        "sw": "R/W",
        "description": "Force Disable Scrambling [FDS]\nDisable  Scrambling/Descrambling\nin Gen1/Gen2.",
        "reset": "0x0"
      },
      {
        "name": "AWRPRI",
        "bits": "16",
        "sw": "R/W",
        "description": "Enable AXI Bridge Write Priority [AWRPRI]\nWhen this bit is 1, the AXI bridge\nplaces a write request on the HAL\nMaster interface in preference over\na read request if both AXI write and\nAXI read requests are available to\nbe asserted on the same clock cycle.",
        "reset": "0x0"
      },
      {
        "name": "R8B",
        "bits": "17",
        "sw": "R",
        "description": "Reserved [R8B]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "R1918",
        "bits": "19:18",
        "sw": "R",
        "description": "Reserved [R1918]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "DCIVMC",
        "bits": "20",
        "sw": "R/W",
        "description": "Disable checking of invalid message codes [DCIVMC]\nWhen this bit is 1, the core will not\ncheck for invalid message codes.\nThis bit should normally set to 0, as\nthe invalid message code checking\nis mandatory in the PCIe 3.0\nspecifications.",
        "reset": "0x0"
      },
      {
        "name": "R21",
        "bits": "22:21",
        "sw": "R",
        "description": "Reserved [R21]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DLUC",
        "bits": "23",
        "sw": "R/W",
        "description": "Disable Link Upconfigure Capability [DLUC]\nThe user may set this bit to turn off\nthe link upconfigure capability of the\ncore. Setting this  bit prevents the\ncore from advertising the link\nupconfigure capability in training\nsequences transmitted in the\nConfiguration.Complete  state.",
        "reset": "0x0"
      },
      {
        "name": "EFLT",
        "bits": "24",
        "sw": "R/W",
        "description": "Enable Fast Link Training [EFLT]\nThis bit is provided to shorten the\nlink training time to facilitate fast\nsimulation of the design, especially\nat the gate level. Enabling this bit\nhas the following effects: 1. The\n1ms, 2ms, 12ms, 24ms, 32ms and\n48ms timeout intervals in the LTSSM\nare shortened by a factor of 500. 2.\nIn the Polling.Active state of the\nLTSSM, only 16 training sequences\nare required to be transmitted\n(Instead of 1024) to make the\ntransition to the Configuration state.\nThis bit should not be set during\nnormal operation of the core.",
        "reset": "0x0"
      },
      {
        "name": "ESPC",
        "bits": "25",
        "sw": "R/W",
        "description": "Enable Slot Power Capture [ESPC]\nWhen this bit is set to 1, the core\nwill capture the Slot Power Limit\nValue and Slot Power Limit   Scale\nparameters from a\nSet_Slot_Power_Limit message\nreceived in the Device Capabilities\nRegister. When this bit is 0, the\ncapture is disabled. This bit is valid\nonly when the core is configured\nas an EndPoint. It has no effect\nwhen the core is a Root Complex.",
        "reset": "0x0"
      },
      {
        "name": "R26",
        "bits": "26",
        "sw": "R",
        "description": "Reserved [R26]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R27",
        "bits": "27",
        "sw": "R",
        "description": "Reserved [R27]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "DEI",
        "bits": "28",
        "sw": "R/W",
        "description": "Disable Electrical Idle Infer in L0 State [DEI]\nSetting this bit to 1 disables the\ninferring of electrical idle in the L0\nstate. Electrical idle is inferred when\nno flow control updates and no SKP\nsequences are received within an\ninterval of 128 us. This bit should\nnot be set during normal operation,\nbut is useful for testing.",
        "reset": "0x0"
      },
      {
        "name": "DFCUT",
        "bits": "29",
        "sw": "R/W",
        "description": "Disable Flow Control Update Timeout [DFCUT]\nWhen this bit is 0, the core will time\nout and re-train the link when no\nFlow Control Update DLLPs are\nreceived from the link within an\ninterval of 128 us. Setting this bit to\n1 disables\nthis timeout. When the advertised\nreceive credit of the link partner is\ninfinity for the header and payload\nof all credit types, this timeout is\nalways suppressed. The setting of\nthis bit has no effect in this case.\nThis bit should not be set during\nnormal operation, but is useful for\ntesting.",
        "reset": "0x0"
      },
      {
        "name": "DOC",
        "bits": "30",
        "sw": "R/W",
        "description": "Disable Ordering Checks [DOC]\nSetting this bit to 1 disables the\nordering check in the core between\nCompletions and Posted requests\nreceived from the link.",
        "reset": "0x0"
      },
      {
        "name": "EFSRTCA",
        "bits": "31",
        "sw": "R/W",
        "description": "Enable Function- Specific Reporting of Type-1 Configuration Accesses [EFSRTCA]\nSetting this bit to 0 causes all the\nenabled Functions to report an error\nwhen a Type-1 configuration access\nis received by the core, targeted at\nany Function. Setting it to 1 limits\nthe error reporting to the type-0\nFunction whose number matches\nwith the Function number specified\nin the request. If the Function\nnumber in the request refers to an\nunimplemented or disabled\nFunction, all enabled Functions\nreport the error regardless of the\nsetting of this bit.",
        "reset": "0x01"
      }
    ]
  },
  {
    "name": "LOCAL_ERROR_AND_STATUS",
    "address": "@0x20c",
    "description": "Local Error and Status Register\nReserved",
    "bit_ranges": [
      {
        "name": "PRFPE",
        "bits": "0",
        "sw": "R/WOCLR",
        "description": "PNP RX FIFO Parity Error [PRFPE]\nParity error detected while reading\nfrom the PNP Receive FIFO RAM.",
        "reset": "0x0"
      },
      {
        "name": "CRFPE",
        "bits": "1",
        "sw": "R/WOCLR",
        "description": "Completion RX FIFO Parity Error [CRFPE]\nParity error detected while reading\nfrom the Completion Receive FIFO\nRAM.",
        "reset": "0x0"
      },
      {
        "name": "RRPE",
        "bits": "2",
        "sw": "R/WOCLR",
        "description": "Replay RAM Parity Error [RRPE]\nParity error detected while reading\nfrom Replay Buffer RAM.",
        "reset": "0x0"
      },
      {
        "name": "PRFO",
        "bits": "3",
        "sw": "R/WOCLR",
        "description": "PNP RX FIFO Overflow [PRFO]\nOverflow occurred in the PNP\nReceive  FIFO.",
        "reset": "0x0"
      },
      {
        "name": "CRFO",
        "bits": "4",
        "sw": "R/WOCLR",
        "description": "Completion RX FIFO Overflow [CRFO]\nOverflow occurred in the Completion\nReceive FIFO.",
        "reset": "0x0"
      },
      {
        "name": "RT",
        "bits": "5",
        "sw": "R/WOCLR",
        "description": "Replay Timeout [RT]\nReplay timer timed out",
        "reset": "0x0"
      },
      {
        "name": "RTR",
        "bits": "6",
        "sw": "R/WOCLR",
        "description": "Replay Timer Rollover [RTR]\nReplay timer rolled over after 4\ntransmissions of the same TLP.",
        "reset": "0x0"
      },
      {
        "name": "PE",
        "bits": "7",
        "sw": "R/WOCLR",
        "description": "Phy Error [PE]\nPhy error detected on receive  side.",
        "reset": "0x0"
      },
      {
        "name": "MTR",
        "bits": "8",
        "sw": "R/WOCLR",
        "description": "Malformed TLP Received [MTR]\nMalformed TLP received from the\nlink.",
        "reset": "0x0"
      },
      {
        "name": "UCR",
        "bits": "9",
        "sw": "R/WOCLR",
        "description": "Unexpected Completion Received [UCR]\nUnexpected Completion received\nfrom the  link.",
        "reset": "0x0"
      },
      {
        "name": "FCE",
        "bits": "10",
        "sw": "R/WOCLR",
        "description": "Flow Control Error [FCE]\nAn error was observed in the flow\ncontrol advertisements from the\nother  side.",
        "reset": "0x0"
      },
      {
        "name": "CT",
        "bits": "11",
        "sw": "R/WOCLR",
        "description": "Completion Timeout [CT]\nA request timed out waiting for\ncompletion.",
        "reset": "0x0"
      },
      {
        "name": "R12",
        "bits": "12",
        "sw": "R",
        "description": "Reserved [R12]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R13",
        "bits": "16:13",
        "sw": "R",
        "description": "Reserved [R13]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R17",
        "bits": "17",
        "sw": "R",
        "description": "Reserved [R17]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "UTC",
        "bits": "18",
        "sw": "R/WOCLR",
        "description": "Unmapped TC [UTC]\nUnmapped TC error",
        "reset": "0x0"
      },
      {
        "name": "MMVC",
        "bits": "19",
        "sw": "R/WOCLR",
        "description": "MSI Mask Value Change [MMVC]\nThis status bit is set whenever the\nMSI mask register value in the MSI\ncapability register changes value in\nANY of the functions in the controller",
        "reset": "0x0"
      },
      {
        "name": "R22",
        "bits": "20",
        "sw": "R",
        "description": "Reserved [R22]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R9",
        "bits": "31:21",
        "sw": "R",
        "description": "Reserved [R9]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LOCAL_INTERRUPT_MASK",
    "address": "@0x210",
    "description": "Local Interrupt Mask Register\nReserved",
    "bit_ranges": [
      {
        "name": "PRFPE",
        "bits": "0",
        "sw": "R/W",
        "description": "PNP RX FIFO Parity Error [PRFPE]\nParity error detected while reading\nfrom the PNP Receive FIFO RAM.",
        "reset": "1'b1"
      },
      {
        "name": "CRFPE",
        "bits": "1",
        "sw": "R/W",
        "description": "Completion RX FIFO Parity Error [CRFPE]\nParity error detected while reading\nfrom the Completion Receive FIFO\nRAM.",
        "reset": "1'b1"
      },
      {
        "name": "RRPE",
        "bits": "2",
        "sw": "R/W",
        "description": "Replay RAM Parity Error [RRPE]\nParity error detected while reading\nfrom Replay Buffer RAM.",
        "reset": "1'b1"
      },
      {
        "name": "PRFO",
        "bits": "3",
        "sw": "R/W",
        "description": "PNP RX FIFO Overflow [PRFO]\nOverflow occurred in the PNP\nReceive  FIFO.",
        "reset": "1'b1"
      },
      {
        "name": "CRFO",
        "bits": "4",
        "sw": "R/W",
        "description": "Completion RX FIFO Overflow [CRFO]\nOverflow occurred in the Completion\nReceive FIFO.",
        "reset": "1'b1"
      },
      {
        "name": "RT",
        "bits": "5",
        "sw": "R/W",
        "description": "Replay Timeout [RT]\nReplay timer timed out",
        "reset": "1'b1"
      },
      {
        "name": "RTR",
        "bits": "6",
        "sw": "R/W",
        "description": "Replay Timer Rollover [RTR]\nReplay timer rolled over after 4\ntransmissions of the same TLP.",
        "reset": "1'b1"
      },
      {
        "name": "PE",
        "bits": "7",
        "sw": "R/W",
        "description": "Phy Error [PE]\nPhy error detected on receive  side.",
        "reset": "1'b1"
      },
      {
        "name": "MTR",
        "bits": "8",
        "sw": "R/W",
        "description": "Malformed TLP Received [MTR]\nMalformed TLP received from the\nlink.",
        "reset": "1'b1"
      },
      {
        "name": "UCR",
        "bits": "9",
        "sw": "R/W",
        "description": "Unexpected Completion Received [UCR]\nUnexpected Completion received\nfrom the link.",
        "reset": "1'b1"
      },
      {
        "name": "FCE",
        "bits": "10",
        "sw": "R/W",
        "description": "Flow Control Error [FCE]\nAn error was observed in the flow\ncontrol advertisements from the\nother  side.",
        "reset": "1'b1"
      },
      {
        "name": "CT",
        "bits": "11",
        "sw": "R/W",
        "description": "Completion Timeout [CT]\nA request timed out waiting for\ncompletion.",
        "reset": "1'b1"
      },
      {
        "name": "R12",
        "bits": "12",
        "sw": "R",
        "description": "Reserved [R12]\nReserved",
        "reset": "1'b0"
      },
      {
        "name": "R13",
        "bits": "16:13",
        "sw": "R",
        "description": "Reserved [R13]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R17",
        "bits": "17",
        "sw": "R",
        "description": "Reserved [R17]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "UTC",
        "bits": "18",
        "sw": "R/W",
        "description": "Unmapped TC [UTC]\nUnmapped TC error",
        "reset": "0x1"
      },
      {
        "name": "MMVC",
        "bits": "19",
        "sw": "R/W",
        "description": "MSI Mask Value Change [MMVC]\nMSI mask register value in the MSI\ncapability register changes value in\nANY of the functions in the controller",
        "reset": "0x1"
      },
      {
        "name": "R45",
        "bits": "20",
        "sw": "R",
        "description": "Reserved [R45]\nReserved",
        "reset": "1'b0"
      },
      {
        "name": "R9",
        "bits": "31:21",
        "sw": "R",
        "description": "Reserved [R9]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LCRC_ERROR_COUNT",
    "address": "@0x214",
    "description": "LCRC Error Count Register\nReserved",
    "bit_ranges": [
      {
        "name": "LEC",
        "bits": "15:0",
        "sw": "R/WOCLR",
        "description": "LCRC Eror Count [LEC]\nNumber of TLPs received with LCRC\nerrors.",
        "reset": "0x0"
      },
      {
        "name": "R11",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R11]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ECC_CORRECTABLE_ERROR_COUNT",
    "address": "@0x218",
    "description": "ECC Correctable Error Count Register\nNumber of correctable errors\ndetected while reading from the TPH\nSteering Tag RAM. This is an 8-bit\nsaturating counter that can be\ncleared by writing all 1s into it.",
    "bit_ranges": [
      {
        "name": "PFRCER",
        "bits": "7:0",
        "sw": "R/WOCLR",
        "description": "PNP FIFO RAM Correctable Error Count [PFRCER]\nNumber of correctable errors\ndetected while reading from the PNP\nFIFO RAM. This is an 8-bit saturating\ncounter that can be cleared by\nwriting all 1's into it.",
        "reset": "0x0"
      },
      {
        "name": "SFRCER",
        "bits": "15:8",
        "sw": "R/WOCLR",
        "description": "SC FIFO RAM Correctable Error Count [SFRCER]\nNumber of correctable errors\ndetected while reading from the SC\nFIFO RAM. This is an 8-bit saturating\ncounter that can be cleared by\nwriting all 1's into it.",
        "reset": "0x0"
      },
      {
        "name": "RRCER",
        "bits": "23:16",
        "sw": "R/WOCLR",
        "description": "Replay RAM Correctable Error Count [RRCER]\nNumber of correctable errors\ndetected while reading from the\nReplay Buffer RAM. This is an 8- bit\nsaturating counter that can be\ncleared by writing all 1's into it.",
        "reset": "0x0"
      },
      {
        "name": "R12",
        "bits": "31:24",
        "sw": "R/WOCLR",
        "description": "TPH ST RAM Correctable Error Count [R12]\nNumber of correctable errors\ndetected while reading from the TPH\nSteering Tag RAM. This is an 8-bit\nsaturating counter that can be\ncleared by writing all 1s into it.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LTR_SNOOP/NO_SNOOP_LATENCY",
    "address": "@0x21c",
    "description": "LTR Snoop/No-Snoop Latency Register\nThe client software must set this bit\nto 1 to set the Snoop Latency\nRequirement bit in the LTR message\nto be sent.",
    "bit_ranges": [
      {
        "name": "NSLV",
        "bits": "9:0",
        "sw": "R/W",
        "description": "No-Snoop Latency Value [NSLV]\nThe client software must program\nthis field with the value to be sent in\nthe No-Snoop Latency Value field of\nthe LTR  message.",
        "reset": "0x0"
      },
      {
        "name": "NSLS",
        "bits": "12:10",
        "sw": "R/W",
        "description": "No-Snoop Latency Scale [NSLS]\nThe client software must program\nthis field with  the value to be sent\nin the No-Snoop Latency Scale field\nof the LTR message.",
        "reset": "0x0"
      },
      {
        "name": "R12",
        "bits": "14:13",
        "sw": "R",
        "description": "Reserved [R12]\n(no description)",
        "reset": "0x0"
      },
      {
        "name": "NSLR",
        "bits": "15",
        "sw": "R/W",
        "description": "No-Snoop Latency Requirement [NSLR]\nThe client software must set this bit\nto 1 to set the No-Snoop Latency\nRequirement bit in the LTR message\nto be sent.",
        "reset": "0x0"
      },
      {
        "name": "SLV",
        "bits": "25:16",
        "sw": "R/W",
        "description": "Snoop Latency Value [SLV]\nThe client software must program\nthis field with the value to be sent in\nthe Snoop Latency Value field of the\nLTR message.",
        "reset": "0x0"
      },
      {
        "name": "SLS",
        "bits": "28:26",
        "sw": "R/W",
        "description": "Snoop Latency Scale [SLS]\nThe client software must program\nthis field with the value to be sent in\nthe Snoop Latency Scale field of the\nLTR message.",
        "reset": "0x0"
      },
      {
        "name": "R13",
        "bits": "30:29",
        "sw": "R",
        "description": "Reserved [R13]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "SL",
        "bits": "31",
        "sw": "R/W",
        "description": "Snoop Latency [SL]\nThe client software must set this bit\nto 1 to set the Snoop Latency\nRequirement bit in the LTR message\nto be sent.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "LTR_MESSAGE_GENERATION_CONTROL",
    "address": "@0x220",
    "description": "LTR Message Generation Control Register\nRSVD",
    "bit_ranges": [
      {
        "name": "MLI",
        "bits": "9:0",
        "sw": "R/W",
        "description": "Minimum LTR Interval [MLI]\nThis field specifies the minimum\nspacing between LTR messages\ntransmitted by the core in units of\nmicroseconds. The PCI Express\nSpecifications recommend sending\nno more than two LTR messages\nwithin a 500 microsecond interval.\nThe core will wait for the minimum\ndelay specified by this field after\nsending an LTR message, before\ntransmitting a new LTR  message.",
        "reset": "0xFA"
      },
      {
        "name": "SLM",
        "bits": "10",
        "sw": "R",
        "description": "Send LTR Message [SLM]\nSetting this bit causes the core to\ntransmit an LTR message with the\nparameters specified in the LTR\nSnoop/No-Snoop Latency Register\n(Section 8.4.2.9). This bit is cleared\nby the core on transmitting the LTR\nmessage, and stays set until then.\nClient software must read this\nregister and verify that this bit is 0\nbefore setting it again to send a new\nmessage. This field becomes writable\nwhen LTR mechanism is enabled in\ndevice control-2 register.",
        "reset": "0x0"
      },
      {
        "name": "TMLMET",
        "bits": "11",
        "sw": "R/W",
        "description": "Transmit Message on LTR Mechanism Enable Transition [TMLMET]\nWhen this bit is set to 1, the core will\nautomatically transmit an LTR\nmessage whenever the LTR\nMechanism Enable bit in the Device\nControl 2 Register changes from 0 to\n1, with the parameters specified in\nthe LTR Snoop/No-Snoop Latency\nRegister. When this bit is 1, the core\nwill also transmit an LTR message\nwhenever the LTR Mechanism Enable\nbit is cleared, if the following\nconditions are both true: 1. The core\nsent at least\none LTR message since the LTR\nMechanism Enable bit was last set.\n2. The most recent LTR message\ntransmitted by the core had as least\none of the Requirement bits set. The\ncore will set the Requirement bits in\nthis LTR message to 0. When this bit\n11 is 0, the core will not, by itself,\nsend any LTR messages in response\nto state changes of the LTR\nMechanism Enable bit. Client logic\nmay monitor the state of the\nLTR_MECHANISM_ ENABLE output of\nthe core and transmit LTR messages\nthrough the master interface, in\nresponse to its state changes.",
        "reset": "0x1"
      },
      {
        "name": "TMFPSC",
        "bits": "12",
        "sw": "R/W",
        "description": "Transmit Message on Function Power State Change [TMFPSC]\nWhen this bit is set to 1, the core will\nautomatically transmit an LTR\nmessage when all the Functions in\nthe core have transitioned to a non-\nD0 power state, provided that the\nfollowing conditions are both true: 1.\nThe core sent at least one LTR\nmessage since the Data Link layer\nlast transitioned from down to up\nstate. 2. The most recent LTR\nmessage transmitted by the core had\nas least one of the Requirement bits\nset. The core will set the\nRequirement bits in this LTR\nmessage to 0. When this bit 12 is 0,\nthe core will not, by itself, send any\nLTR messages in response to\nFunction Power State changes. Client\nlogic may monitor the\nFUNCTION_POWER_STATE outputs\nof the core and transmit LTR\nmessages through the master\ninterface, in response to changes in\ntheir states.",
        "reset": "0x1"
      },
      {
        "name": "RSVD",
        "bits": "31:13",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "19'h00000"
      }
    ]
  },
  {
    "name": "PME_SERVICE_TIMEOUT_DELAY",
    "address": "@0x224",
    "description": "PME Service Timeout Delay Register\nReserved",
    "bit_ranges": [
      {
        "name": "PSTD",
        "bits": "19:0",
        "sw": "R/W",
        "description": "PME Service Timeout Delay [PSTD]\nSpecifies the timeout delay for\nretransmission of PM_PME\nmessages. The value is in units of\nmicroseconds. The actual time\nelapsed has  a +1 microseconds\ntolerance from the value\nprogrammed.",
        "reset": "0x186A0"
      },
      {
        "name": "DPMOPS",
        "bits": "20",
        "sw": "R/W",
        "description": "Disable PME message on PM Status [DPMOPS]\nWhen this bit is set, core will not\nautomatically send a PME message,\nwhen PM Status bit in PMCSR\nregister is set",
        "reset": "0x0"
      },
      {
        "name": "R21",
        "bits": "31:21",
        "sw": "R",
        "description": "Reserved [R21]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ROOT_PORT_REQUESTOR_ID",
    "address": "@0x228",
    "description": "Root Port Requestor ID Register\nReserved",
    "bit_ranges": [
      {
        "name": "RPRI",
        "bits": "15:0",
        "sw": "R/W",
        "description": "Root Port Requestor ID [RPRI]\nRID (bus, device and function\nnumbers) for all TLPs internally\ngenerated by Root  Port",
        "reset": "0x0"
      },
      {
        "name": "R0",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R0]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "END_POINT_BUS_AND_DEVICE_NUMBER",
    "address": "@0x22c",
    "description": "End Point Bus and Device Number Register\nReserved",
    "bit_ranges": [
      {
        "name": "EPDN",
        "bits": "4:0",
        "sw": "R",
        "description": "Device Number [EPDN]\nDevice Number captured by Function\n0 in End Point mode",
        "reset": "0x0"
      },
      {
        "name": "R5",
        "bits": "7:5",
        "sw": "R",
        "description": "Reserved [R5]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "EPBN",
        "bits": "15:8",
        "sw": "R",
        "description": "Bus Number [EPBN]\nBus Number captured by Function 0\nin End Point mode",
        "reset": "0x0"
      },
      {
        "name": "R16",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R16]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PHYSICAL_FUNCTION_BAR_CONFIGURATION_0",
    "address": "@0x240",
    "description": "Physical Function BAR Configuration Register 0\nSpecifies the configuration of BAR3.\nThe various encodings are: 000:\nDisabled 001: 32bit IO BAR 010-\n011: Reserved 100: 32bit memory\nBAR, non prefetchable 101: 32bit\nmemory BAR, prefetchable 110-111:\nReserved",
    "bit_ranges": [
      {
        "name": "BAR0A",
        "bits": "4:0",
        "sw": "R/W",
        "description": "BAR 0 Aperture [BAR0A]\nSpecifies the aperture of the 32-bit\nBAR 0 or 64bit BAR0-1. For 32-bit\nBAR 0, the valid encodings are:\n00000 = 128 B, 00001 = 256 B,\n00010 = 512B, 00011 = 1 KB,\n00100 = 2 KB, 00101 = 4 KB,00110\n= 8 KB, 00111 = 16 KB, 01000 = 32\nKB,01001 = 64 KB, 01010 = 128 KB,\n01011 = 256KB, 01100 = 512 KB,\n01101 = 1 MB, 01110 =2 MB, 01111\n= 4 MB, 10000 = 8 MB, 10001 =16\nMB, 10010 = 32 MB, 10011 = 64\nMB, 10100= 128 MB, 10101 = 256\nMB, 10110 = 512 MB,10111 = 1 GB,\n11000 = 2 GB\nFor 64-bit BAR0-1, the valid\nencodings are: 00000 = 128 B,\n00001 =256 B, 00010 = 512 B,\n00011 = 1 KB, 00100 =2 KB, 00101\n= 4 KB, 00110 = 8 KB, 00111 =\n16KB, 01000 = 32 KB, 01001 = 64\nKB, 01010 = 128\nKB, 01011 = 256 KB, 01100 = 512\nKB, 01101 =1 MB, 01110 = 2 MB,\n01111 = 4 MB, 10000 = 8MB, 10001\n= 16 MB, 10010 = 32 MB, 10011 =\n64MB, 10100 = 128 MB, 10101 =\n256 MB, 10110= 512 MB, 10111 = 1\nGB, 11000 = 2 GB, 11001= 4 GB,\n11010 = 8 GB, 11011 = 16 GB,\n11100 =32 GB, 11101 = 64 GB,\n11110 = 128 GB, 11111 =256 GB",
        "reset": "5'hf"
      },
      {
        "name": "BAR0C",
        "bits": "7:5",
        "sw": "R/W",
        "description": "BAR 0 Control [BAR0C]\nSpecifies the configuration of BAR0.\nThe various encodings are: 000:\nDisabled 001: 32bit IO BAR 010-\n011: Reserved 100: 32bit memory\nBAR, non prefetchable 101: 32bit\nmemory BAR, prefetchable 110:\n64bit memory BAR, non prefetchable\n111: 64bit memory BAR,\nprefetchable",
        "reset": "3'h6"
      },
      {
        "name": "BAR1A",
        "bits": "12:8",
        "sw": "R/W",
        "description": "BAR 1 Aperture [BAR1A]\nSpecifies the aperture of the BAR 1\nwhen it is configured as a 32-bit\nBAR. For 32-bit BAR 1, the valid\nencodings are: 00000 = 128 B,\n00001 = 256 B, 00010 = 512 B,\n00011 = 1 KB, 00100 =2 KB, 00101\n= 4 KB, 00110 = 8 KB, 00111 =\n16KB, 01000 = 32 KB, 01001 = 64\nKB, 01010 = 128KB, 01011 = 256\nKB, 01100 = 512 KB, 01101 =1 MB,\n01110 = 2 MB, 01111 = 4 MB,\n10000 = 8MB, 10001 = 16 MB,\n10010 = 32 MB, 10011 = 64MB,\n10100 = 128 MB, 10101 = 256 MB,\n10110 =512 MB, 10111 = 1 GB,\n11000 = 2 GB",
        "reset": "5'hf"
      },
      {
        "name": "BAR1C",
        "bits": "15:13",
        "sw": "R/W",
        "description": "BAR 1 Control [BAR1C]\nSpecifies the configuration of BAR1.\nThe various encodings are: 000:\nDisabled 001: 32bit IO BAR 010-\n011: Reserved 100: 32bit memory\nBAR, non prefetchable 101: 32bit\nmemory BAR, prefetchable 110-111:\nReserved",
        "reset": "3'h4"
      },
      {
        "name": "BAR2A",
        "bits": "20:16",
        "sw": "R/W",
        "description": "BAR 2 Aperture [BAR2A]\nSpecifies the aperture of the 32-bit\nBAR 2 or 64bit BAR2-3. For 32-bit\nBAR 2, the valid encodings are:\n00000 = 128 B, 00001 = 256 B,\n00010 = 512B, 00011 = 1 KB,\n00100 = 2 KB, 00101 = 4 KB,00110\n= 8 KB, 00111 = 16 KB, 01000 = 32\nKB,01001 = 64 KB, 01010 = 128 KB,\n01011 = 256KB, 01100 = 512 KB,\n01101 = 1 MB, 01110 =2 MB, 01111\n= 4 MB, 10000 = 8 MB, 10001 =16\nMB, 10010 = 32 MB, 10011 = 64\nMB, 10100= 128 MB, 10101 = 256\nMB, 10110 = 512 MB,10111 = 1 GB,\n11000 = 2 GB For 64-bit BAR2-3,\nthe valid encodings are: 00000 =\n128 B, 00001 = 256 B, 00010 = 512\nB, 00011 = 1 KB, 00100 =2 KB,\n00101 = 4 KB, 00110 = 8 KB, 00111\n= 16KB, 01000 = 32 KB, 01001 =\n64 KB, 01010 = 128\nKB, 01011 = 256 KB, 01100 = 512\nKB, 01101 =1 MB, 01110 = 2 MB,\n01111 = 4 MB, 10000 = 8MB, 10001\n= 16 MB, 10010 = 32 MB, 10011 =\n64MB, 10100 = 128 MB, 10101 =\n256 MB, 10110= 512 MB, 10111 = 1\nGB, 11000 = 2 GB, 11001= 4 GB,\n11010 = 8 GB, 11011 = 16 GB,\n11100 =32 GB, 11101 = 64 GB,\n11110 = 128 GB, 11111 =256 GB",
        "reset": "5'hf"
      },
      {
        "name": "BAR2C",
        "bits": "23:21",
        "sw": "R/W",
        "description": "BAR 2 Control [BAR2C]\nSpecifies the configuration of BAR2.\nThe various encodings are: 000:\nDisabled 001: 32bit IO BAR 010-\n011: Reserved 100: 32bit memory\nBAR, non prefetchable 101: 32bit\nmemory BAR, prefetchable 110:\n64bit memory BAR, non prefetchable\n111: 64bit memory BAR,\nprefetchable",
        "reset": "3'h6"
      },
      {
        "name": "BAR3A",
        "bits": "28:24",
        "sw": "R/W",
        "description": "BAR 3 Aperture [BAR3A]\nSpecifies the aperture of the BAR 3\nwhen it is configured as a 32-bit\nBAR. For 32-bit BAR 3, the valid\nencodings are: 00000 = 128 B,\n00001 = 256 B, 00010 = 512 B,\n00011 = 1 KB, 00100 =2 KB, 00101\n= 4 KB, 00110 = 8 KB, 00111 =\n16KB, 01000 = 32 KB, 01001 = 64\nKB, 01010 = 128KB, 01011 = 256\nKB, 01100 = 512 KB, 01101 =1 MB,\n01110 = 2 MB, 01111 = 4 MB,\n10000 = 8MB, 10001 = 16 MB,\n10010 = 32 MB, 10011 = 64MB,\n10100 = 128 MB, 10101 = 256 MB,\n10110 =512 MB, 10111 = 1 GB,\n11000 = 2 GB",
        "reset": "5'hf"
      },
      {
        "name": "BAR3C",
        "bits": "31:29",
        "sw": "R/W",
        "description": "BAR 3 Control [BAR3C]\nSpecifies the configuration of BAR3.\nThe various encodings are: 000:\nDisabled 001: 32bit IO BAR 010-\n011: Reserved 100: 32bit memory\nBAR, non prefetchable 101: 32bit\nmemory BAR, prefetchable 110-111:\nReserved",
        "reset": "3'h4"
      }
    ]
  },
  {
    "name": "PHYSICAL_FUNCTION_BAR_CONFIGURATION_1",
    "address": "@0x244",
    "description": "Physical Function BAR Configuration Register 1\nSetting this bit to 1 enables the\nResizable BAR Capability in the PCI\nExpress Configuration Space of the\nassociated Function. When the\nResizable BAR Capability is enabled,\nthe apertures of the memory BARs of\nthe corresponding Function are  no\nlonger selected by the fields in this\nregister, but by the setting of the\nregisters in the Resizable BAR\nCapability Structure.",
    "bit_ranges": [
      {
        "name": "BAR4A",
        "bits": "4:0",
        "sw": "R/W",
        "description": "BAR 4 Aperture [BAR4A]\nSpecifies the aperture of the 32-bit\nBAR 4 or 64bit BAR4-5. For 32-bit\nBAR 4, the valid encodings are:\n00000 = 128 B, 00001 = 256 B,\n00010 = 512B, 00011 = 1 KB,\n00100 = 2 KB, 00101 = 4 KB,00110\n= 8 KB, 00111 = 16 KB, 01000 = 32\nKB,01001 = 64 KB, 01010 = 128 KB,\n01011 = 256KB, 01100 = 512 KB,\n01101 = 1 MB, 01110 =2 MB, 01111\n= 4 MB, 10000 = 8 MB, 10001 =16\nMB, 10010 = 32 MB, 10011 = 64\nMB, 10100= 128 MB, 10101 = 256\nMB, 10110 = 512 MB,10111 = 1 GB,\n11000 = 2 GB\nFor64-bit BAR4-5, the valid\nencodings are: 00000 = 128 B,\n00001 =256 B, 00010 = 512 B,\n00011 = 1 KB, 00100 =2 KB, 00101\n= 4 KB, 00110 = 8 KB, 00111 =\n16KB, 01000 = 32 KB, 01001 = 64\nKB, 01010 = 128KB, 01011 = 256\nKB, 01100 = 512 KB, 01101 =1 MB,\n01110 = 2 MB, 01111 = 4 MB,\n10000 = 8MB, 10001 = 16 MB,\n10010 = 32 MB, 10011 = 64MB,\n10100 = 128 MB, 10101 = 256 MB,\n10110= 512 MB, 10111 = 1 GB,\n11000 = 2 GB, 11001= 4 GB, 11010\n= 8 GB, 11011 = 16 GB, 11100 =32\nGB, 11101 = 64 GB, 11110 = 128\nGB, 11111 = 256 GB",
        "reset": ""
      },
      {
        "name": "BAR4C",
        "bits": "7:5",
        "sw": "R/W",
        "description": "BAR 4 Control [BAR4C]\nSpecifies the configuration of BAR4.\nThe various encodings are: 000:\nDisabled 001: 32bit IO BAR 010-\n011: Reserved 100: 32bit memory\nBAR, non prefetchable 101: 32bit\nmemory BAR, prefetchable 110:\n64bit memory BAR, non prefetchable\n111: 64bit memory BAR,\nprefetchable",
        "reset": "3'h6"
      },
      {
        "name": "BAR5A",
        "bits": "12:8",
        "sw": "R/W",
        "description": "BAR 5 Aperture [BAR5A]\nSpecifies the aperture of the BAR 5\nwhen it is configured as a 32-bit\nBAR. For 32-bit BAR 5, the valid\nencodings are: 00000 = 128 B,\n00001 = 256 B, 00010 = 512 B,\n00011 = 1 KB, 00100 =2 KB, 00101\n= 4 KB, 00110 = 8 KB, 00111 =\n16KB, 01000 = 32 KB, 01001 = 64\nKB, 01010 = 128KB, 01011 = 256\nKB, 01100 = 512 KB, 01101 =1 MB,\n01110 = 2 MB, 01111 = 4 MB,\n10000 = 8MB, 10001 = 16 MB,\n10010 = 32 MB, 10011 = 64MB,\n10100 = 128 MB, 10101 = 256 MB,\n10110 =512 MB, 10111 = 1 GB,\n11000 = 2 GB",
        "reset": "5'hf"
      },
      {
        "name": "BAR5C",
        "bits": "15:13",
        "sw": "R/W",
        "description": "BAR 5 Control [BAR5C]\nSpecifies the configuration of BAR5.\nThe various encodings are: 000:\nDisabled 001: 32bit IO BAR 010-\n011: Reserved 100: 32bit memory\nBAR, non prefetchable 101: 32bit\nmemory BAR, prefetchable 110-111:\nReserved",
        "reset": "3'h4"
      },
      {
        "name": "R16",
        "bits": "23:16",
        "sw": "R",
        "description": "Reserved [R16]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "R24",
        "bits": "30:24",
        "sw": "R",
        "description": "Reserved [R24]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "ERBC",
        "bits": "31",
        "sw": "R/W",
        "description": "Enable Resizable BAR Capability [ERBC]\nSetting this bit to 1 enables the\nResizable BAR Capability in the PCI\nExpress Configuration Space of the\nassociated Function. When the\nResizable BAR Capability is enabled,\nthe apertures of the memory BARs of\nthe corresponding Function are  no\nlonger selected by the fields in this\nregister, but by the setting of the\nregisters in the Resizable BAR\nCapability Structure.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "VIRTUAL_FUNCTION_BAR_CONFIGURATION_0",
    "address": "@0x280",
    "description": "Virtual Function BAR Configuration Register 0\nSpecifies the configuration of VF\nBAR3. The various encodings are:\n000:  Disabled 001-011: Reserved\n100: 32bit memory BAR, non\nprefetchable 101: 32bit memory\nBAR, prefetchable 110-111:\nReserved",
    "bit_ranges": [
      {
        "name": "VFBAR0A",
        "bits": "4:0",
        "sw": "R/W",
        "description": "VF BAR 0 Aperture [VFBAR0A]\nSpecifies the aperture of the 32-bit\nVF BAR 0 or 64bit VF BAR0-1. The\nencodings are: 00000 = 128 Bytes,\n0001 = 256 Bytes, 0010 = 512\nBytes, 0011 = 1 Kbytes, 00100 = 2\nKbytes, 00101 = 4Kbytes, 00110 =\n8 Kbytes, 00111 = 16 Kbytes, 01000\n= 32 Kbytes, 01001 = 64 Kbytes,\n01010= 128 Kbytes, 01011 = 256\nKbytes, 01100 = 512 Kbytes, 01101\n= 1 Mbyte, 01110 = 2 Mbytes,\n01111 = 4 Mbytes, 10000 = 8\nMbytes, 10001 = 16 Mbytes, 10010\n= 32 Mbytes, 10011 = 64 Mbytes,\n10100 = 128 Mbytes, 10101 = 256\nMbytes,10110 = 512 Mbytes, 10111\n= 1 Gbyte, 11000 =2 Gbytes, 11001\n= 4 Gbytes, 11010 = 8\nGbytes,11011 = 16 Gbytes, 11100 =\n32 Gbytes, 11101= 64 Gbytes,\n11110 = 128 Gbytes, 11111 = 256\nGbytes",
        "reset": "5'hf"
      },
      {
        "name": "VFBAR0C",
        "bits": "7:5",
        "sw": "R/W",
        "description": "VF BAR 0 Control [VFBAR0C]\nSpecifies the configuration of VF\nBAR0. The various encodings are:\n000:  Disabled 001-011: Reserved\n100: 32bit memory BAR, non\nprefetchable 101: 32bit memory\nBAR, prefetchable 110: 64bit\nmemory BAR, non prefetchable 111:\n64bit memory BAR,  prefetchable",
        "reset": "3'h6"
      },
      {
        "name": "VFBAR1A",
        "bits": "12:8",
        "sw": "R/W",
        "description": "VF BAR 1 Aperture [VFBAR1A]\nSpecifies the aperture of the VF BAR\n1 when it is configured as a 32-bit\nBAR. The encodings are: 00000 =\n128 Bytes, 0001 = 256 Bytes, 0010\n=512 Bytes, 0011 = 1 Kbytes,\n00100 = 2 Kbytes, 00101 = 4\nKbytes, 00110 = 8 Kbytes, 00111 =\n16Kbytes, 01000 = 32 Kbytes,\n01001 = 64 Kbytes,01010 = 128\nKbytes, 01011 = 256 Kbytes, 01100\n= 512 Kbytes, 01101 = 1 Mbyte,\n01110 = 2 Mbytes, 01111 = 4\nMbytes, 10000 = 8 Mbytes, 10001 =\n16Mbytes, 10010 = 32 Mbytes,\n10011 = 64 Mbytes,10100 = 128\nMbytes, 10101 = 256\nMbytes,10110= 512 Mbytes, 10111\n= 1 Gbyte, 11000 = 2  Gbytes",
        "reset": "5'hf"
      },
      {
        "name": "VFBAR1C",
        "bits": "15:13",
        "sw": "R/W",
        "description": "VF BAR 1 Control [VFBAR1C]\nSpecifies the configuration of VF\nBAR1. The various encodings are:\n000:  Disabled 001-011: Reserved\n100: 32bit memory BAR, non\nprefetchable 101: 32bit memory\nBAR, prefetchable 110-111:\nReserved",
        "reset": "3'h4"
      },
      {
        "name": "VFBAR2A",
        "bits": "20:16",
        "sw": "R/W",
        "description": "VF BAR 2 Aperture [VFBAR2A]\nSpecifies the aperture of the 32-bit\nVF BAR 2 or 64bit VF BAR2-3. The\nencodings are: 00000 = 128 Bytes,\n0001 = 256 Bytes, 0010 = 512\nBytes, 0011 = 1 Kbytes, 00100 = 2\nKbytes, 00101 = 4Kbytes, 00110 =\n8 Kbytes, 00111 = 16 Kbytes,01000\n= 32 Kbytes, 01001 = 64 Kbytes,\n01010= 128 Kbytes, 01011 = 256\nKbytes, 01100 = 512Kbytes, 01101\n= 1 Mbyte, 01110 = 2 Mbytes,\n01111 = 4 Mbytes, 10000 = 8\nMbytes, 10001 = 16 Mbytes, 10010\n= 32 Mbytes, 10011 = 64 Mbytes,\n10100 = 128 Mbytes, 10101 = 256\nMbytes, 10110 = 512 Mbytes, 10111\n= 1 Gbyte, 11000 =2 Gbytes, 11001\n= 4 Gbytes, 11010 = 8  Gbytes,\n11011 = 16 Gbytes, 11100 = 32\nGbytes, 11101= 64 Gbytes, 11110 =\n128 Gbytes, 11111 = 256 Gbytes",
        "reset": "5'hf"
      },
      {
        "name": "VFBAR2C",
        "bits": "23:21",
        "sw": "R/W",
        "description": "VF BAR 2 Control [VFBAR2C]\nSpecifies the configuration of VF\nBAR2. The various encodings are:\n000:  Disabled\n001-011: Reserved 100: 32bit\nmemory BAR, non prefetchable 101:\n32bit memory BAR, prefetchable\n110: 64bit memory BAR, non\nprefetchable 111: 64bit memory\nBAR,  prefetchable",
        "reset": "3'h6"
      },
      {
        "name": "VFBAR3A",
        "bits": "28:24",
        "sw": "R/W",
        "description": "VF BAR 3 Aperture [VFBAR3A]\nSpecifies the aperture of the VF BAR\n3 when it is configured as a 32-bit\nBAR. The encodings are: 00000 =\n128 Bytes, 0001 = 256 Bytes, 0010\n=512 Bytes, 0011 = 1 Kbytes,\n00100 = 2 Kbytes, 00101 = 4\nKbytes, 00110 = 8 Kbytes, 00111 =\n16Kbytes, 01000 = 32 Kbytes,\n01001 = 64 Kbytes, 01010 = 128\nKbytes, 01011 = 256 Kbytes, 01100\n= 512 Kbytes, 01101 = 1 Mbyte,\n01110 = 2 Mbytes, 01111 = 4\nMbytes, 10000 = 8 Mbytes, 10001 =\n16 Mbytes, 10010 = 32 Mbytes,\n10011 = 64 Mbytes, 10100 = 128\nMbytes, 10101 = 256 Mbytes, 10110\n= 512 Mbytes, 10111 = 1 Gbyte,\n11000 = 2  Gbytes",
        "reset": "5'hf"
      },
      {
        "name": "VFBAR3C",
        "bits": "31:29",
        "sw": "R/W",
        "description": "VF BAR 3 Control [VFBAR3C]\nSpecifies the configuration of VF\nBAR3. The various encodings are:\n000:  Disabled 001-011: Reserved\n100: 32bit memory BAR, non\nprefetchable 101: 32bit memory\nBAR, prefetchable 110-111:\nReserved",
        "reset": "3'h4"
      }
    ]
  },
  {
    "name": "VIRTUAL_FUNCTION_BAR_CONFIGURATION_1",
    "address": "@0x284",
    "description": "Virtual Function BAR Configuration Register 1\nReserved",
    "bit_ranges": [
      {
        "name": "VFBAR4A",
        "bits": "4:0",
        "sw": "R/W",
        "description": "VF BAR 4 Aperture [VFBAR4A]\nSpecifies the aperture of the 32-bit\nVF BAR 4 or 64bit VF BAR4-5. The\nencodings are: 00000 = 128 Bytes,\n0001 = 256 Bytes, 0010 = 512\nBytes, 0011 = 1 Kbytes, 00100 = 2\nKbytes, 00101 = 4Kbytes, 00110 =\n8 Kbytes, 00111 = 16 Kbytes,\n01000 = 32 Kbytes, 01001 = 64\nKbytes, 01010= 128 Kbytes, 01011\n= 256 Kbytes, 01100 = 512 Kbytes,\n01101 = 1 Mbyte, 01110 = 2\nMbytes, 01111 = 4 Mbytes, 10000 =\n8 Mbytes, 10001 = 16 Mbytes,\n10010 = 32 Mbytes, 10011 = 64\nMbytes,10100 = 128 Mbytes, 10101\n= 256 Mbytes,10110 = 512 Mbytes,\n10111 = 1 Gbyte, 11000 = 2\nGbytes, 11001 = 4 Gbytes, 11010 =\n8 Gbytes, 11011 = 16 Gbytes,\n11100 = 32 Gbytes, 11101 = 64\nGbytes, 11110 = 128 Gbytes, 11111\n= 256 Gbytes",
        "reset": "5'hf"
      },
      {
        "name": "VFBAR4C",
        "bits": "7:5",
        "sw": "R/W",
        "description": "VF BAR 4 Control [VFBAR4C]\nSpecifies the configuration of VF\nBAR4. The various encodings are:\n000:  Disabled 001-011: Reserved\n100: 32bit memory BAR, non\nprefetchable 101: 32bit memory\nBAR, prefetchable 110: 64bit\nmemory BAR, non prefetchable 111:\n64bit memory BAR,  prefetchable",
        "reset": "3'h6"
      },
      {
        "name": "VFBAR5A",
        "bits": "12:8",
        "sw": "R/W",
        "description": "VF BAR 5 Aperture [VFBAR5A]\nSpecifies the aperture of the VF BAR\n5 when it is configured as a 32-bit\nBAR. The encodings are: 00000 =\n128 Bytes, 0001 = 256 Bytes, 0010\n= 512 Bytes, 0011 = 1 Kbytes,\n00100 = 2 Kbytes, 00101 = 4\nKbytes, 00110 = 8 Kbytes, 00111 =\n16 Kbytes, 01000 = 32 Kbytes,\n01001 = 64 Kbytes, 01010 = 128\nKbytes, 01011 = 256 Kbytes, 01100\n= 512 Kbytes, 01101 = 1 Mbyte,\n01110 = 2 Mbytes, 01111 = 4\nMbytes, 10000 = 8 Mbytes, 10001 =\n16 Mbytes, 10010 = 32 Mbytes,\n10011 = 64 Mbytes, 10100 = 128\nMbytes, 10101 = 256 Mbytes,\n10110 = 512 Mbytes, 10111 = 1\nGbyte, 11000 = 2  Gbytes",
        "reset": "5'hf"
      },
      {
        "name": "VFBAR5C",
        "bits": "15:13",
        "sw": "R/W",
        "description": "VF BAR 5 Control [VFBAR5C]\nSpecifies the configuration of VF\nBAR5. The various encodings are:\n000:  Disabled 001-011: Reserved\n100: 32bit memory BAR, non\nprefetchable 101: 32bit memory\nBAR, prefetchable 110-111:\nReserved",
        "reset": "3'h4"
      },
      {
        "name": "R16",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [R16]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "PHYSICAL_FUNCTION_CONFIGURATION",
    "address": "@0x2c0",
    "description": "Physical Function Configuration Register\nReserved",
    "bit_ranges": [
      {
        "name": "F0E",
        "bits": "0",
        "sw": "R",
        "description": "Function 0 Enable [F0E]\nEnable for Function 0. This bit is\nhardwired to  1.",
        "reset": "0x01"
      },
      {
        "name": "R",
        "bits": "31:1",
        "sw": "R",
        "description": "Reserved [R]\nReserved",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "ROOT_COMPLEX_BAR_CONFIGURATION",
    "address": "@0x300",
    "description": "Root Complex BAR Configuration Register\nThis bit must be set to 1 to enable\nBAR checking in the RC mode. When\nthis bit is set to 0, the core will\nforward all incoming memory\nrequests to the client logic without\nchecking their address  ranges.",
    "bit_ranges": [
      {
        "name": "RCBAR0A",
        "bits": "5:0",
        "sw": "R/W",
        "description": "RC BAR 0 Aperture [RCBAR0A]\nThis field specifies the aperture of\nthe RC BAR 0. The encodings are:\n0000 = 4, 00001 =8B, ..... 01_1111\n= 8G, ....10_0100 =  256G.",
        "reset": "0x14"
      },
      {
        "name": "RCBAR0C",
        "bits": "8:6",
        "sw": "R/W",
        "description": "RC BAR 0 control [RCBAR0C]\nSpecifies the configuration of RC\nBAR0. The various encodings are:\n000: Disabled 001: 32bit IO BAR\n010-011: Reserved 100: 32bit\nmemory BAR, non prefetchable 101:\n32bit memory BAR, prefetchable\n110: 64bit memory BAR, non\nprefetchable 111: 64bit memory\nBAR, prefetchable",
        "reset": "0x6"
      },
      {
        "name": "RCBAR1A",
        "bits": "13:9",
        "sw": "R/W",
        "description": "RC BAR 1 Aperture [RCBAR1A]\nThis field specifies the aperture of\nthe RC BAR 1. The encodings are:\n0000 = 4, 00001 =8B, ..... 1_1101\n= 2G",
        "reset": "0x14"
      },
      {
        "name": "RCBAR1C",
        "bits": "16:14",
        "sw": "R/W",
        "description": "RC BAR 1 control [RCBAR1C]\nSpecifies the configuration of RC\nBAR1. The various encodings are:\n000: Disabled 001: 32bit IO BAR\n010-011: Reserved 100: 32bit\nmemory BAR, non prefetchable 101:\n32bit memory BAR, prefetchable\n110-111: Reserved",
        "reset": "0x4"
      },
      {
        "name": "RCBARPME",
        "bits": "17",
        "sw": "R/W",
        "description": "Type1 cfg prefetchable mem bar enable [RCBARPME]\nEnable for Prefetchable memory\nbase and limit registers in type1\nconfig  space",
        "reset": "0x0"
      },
      {
        "name": "RCBARPMS",
        "bits": "18",
        "sw": "R/W",
        "description": "Type1 cfg prefetchable mem bar size [RCBARPMS]\nWidth of Prefetchable Memory Base\nand Limit registers in type1 config\nspace. 0=32 bits,  1=64bits",
        "reset": "0x0"
      },
      {
        "name": "RCBARPIE",
        "bits": "19",
        "sw": "R/W",
        "description": "Type1 cfg IO bar enable [RCBARPIE]\nEnable for IO Base and Limit\nregisters in type1 config space",
        "reset": "0x0"
      },
      {
        "name": "RCBARPIS",
        "bits": "20",
        "sw": "R/W",
        "description": "Type1 cfg IO bar size [RCBARPIS]\nWidth of IO Base and Limit registers\nin type1 config space. 0=32 bits,\n1=64bits",
        "reset": "0x0"
      },
      {
        "name": "R10",
        "bits": "30:21",
        "sw": "R",
        "description": "Reserved [R10]\nReserved",
        "reset": "0x0"
      },
      {
        "name": "RCBCE",
        "bits": "31",
        "sw": "R/W",
        "description": "RC BAR Check Enable [RCBCE]\nThis bit must be set to 1 to enable\nBAR checking in the RC mode. When\nthis bit is set to 0, the core will\nforward all incoming memory\nrequests to the client logic without\nchecking their address  ranges.",
        "reset": "0x0"
      }
    ]
  },
  {
    "name": "OUTBOUND_REGION_ADDRESS_0",
    "address": "@0x0",
    "description": "Outbound Region Address 0\nLower 32-bits of Address Register\nfor region N",
    "bit_ranges": [
      {
        "name": "5:0",
        "bits": "5:0",
        "sw": "R/W",
        "description": "Number_bits [5:0] [num_bits]\nNumber of bits of the addres sthat\nare  valid",
        "reset": "6'h00"
      },
      {
        "name": "rsvd",
        "bits": "7:6",
        "sw": "R",
        "description": "Reserved [rsvd]\nBits 7 and 6 are reserved",
        "reset": "2'b00"
      },
      {
        "name": "31:8",
        "bits": "31:8",
        "sw": "R/W",
        "description": "Address bits [31:8] [data]\nLower 32-bits of Address Register\nfor region N",
        "reset": "24'h00000000"
      }
    ]
  },
  {
    "name": "OUTBOUND_REGION_ADDRESS_1",
    "address": "@0x4",
    "description": "Outbound Region Address 1\nUpper 32-bits of Address Register\nfor region  N",
    "bit_ranges": [
      {
        "name": "63:32",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Address bits [63:32] [data]\nUpper 32-bits of Address Register\nfor region  N",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "OUTBOUND_REGION_DESCRIPTOR_0",
    "address": "@0x8",
    "description": "Outbound Region Descriptor 0\nLowest 32-bits of Address Register\nfor region  N",
    "bit_ranges": [
      {
        "name": "31:0",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Descriptor bits [31:0] [data]\nLowest 32-bits of Address Register\nfor region  N",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "OUTBOUND_REGION_DESCRIPTOR_1",
    "address": "@0xc",
    "description": "Outbound Region Descriptor 1\nLower middle 32-bits of Address\nRegister for region N",
    "bit_ranges": [
      {
        "name": "63:32",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Descriptor bits [63:32] [data]\nLower middle 32-bits of Address\nRegister for region N",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "OUTBOUND_REGION_DESCRIPTOR_2",
    "address": "@0x10",
    "description": "Outbound Region Descriptor 2\nUpper middle 32-bits of Address\nRegister for region N",
    "bit_ranges": [
      {
        "name": "95:64",
        "bits": "15:0",
        "sw": "R/W",
        "description": "Descriptor bits [95:64] [data]\nUpper middle 32-bits of Address\nRegister for region N",
        "reset": "16'h00000000"
      },
      {
        "name": "95:64",
        "bits": "31:16",
        "sw": "R",
        "description": "Descriptor bits [95:64] [rsvd]\nUpper middle 32-bits of Address\nRegister for region N",
        "reset": "16'h00000000"
      }
    ]
  },
  {
    "name": "OUTBOUND_REGION_DESCRIPTOR_3",
    "address": "@0x14",
    "description": "Outbound Region Descriptor 3\nUpmost 32-bits of Address Register\nfor region  N",
    "bit_ranges": [
      {
        "name": "127:96",
        "bits": "31:0",
        "sw": "R",
        "description": "Descriptor bits [127:96] [data]\nUpmost 32-bits of Address Register\nfor region  N",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "RP_INBOUND_BAR_ADDRESS_TRANSLATION_0",
    "address": "@0x0",
    "description": "RP Inbound BAR Address Translation 0\nBits [31:8] of Address Register for\nBAR N",
    "bit_ranges": [
      {
        "name": "5:0",
        "bits": "5:0",
        "sw": "R/W",
        "description": "Number_bits [5:0] [num_bits]\nNumber of bits - 1 of the PCIE\naddress passed through",
        "reset": "6'h00"
      },
      {
        "name": "rsvd0",
        "bits": "7:6",
        "sw": "R",
        "description": "Reserved [rsvd0]\nBits 7 and 6 are reserved",
        "reset": "2'b00"
      },
      {
        "name": "31:8",
        "bits": "31:8",
        "sw": "R/W",
        "description": "Address bits [31:8] [data]\nBits [31:8] of Address Register for\nBAR N",
        "reset": "24'h00000000"
      }
    ]
  },
  {
    "name": "RP_INBOUND_BAR_ADDRESS_TRANSLATION_1",
    "address": "@0x4",
    "description": "RP Inbound BAR Address Translation 1\nBits [63:32] of Address Register for\nBAR  N",
    "bit_ranges": [
      {
        "name": "63:32",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Address bits [63:32] [data]\nBits [63:32] of Address Register for\nBAR  N",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "LINK_DOWN_INDICATION_BIT",
    "address": "@0x24",
    "description": "Link down indication bit\nRSVD",
    "bit_ranges": [
      {
        "name": "clear_link_down_bit",
        "bits": "0",
        "sw": "R/W",
        "description": "Link down indication bit [clear_link_down_bit]\nThis bit will be set when link\ndown reset comes. client should\nclear this bit before issueing\nnew traffic",
        "reset": "1'h0"
      },
      {
        "name": "RSVD",
        "bits": "31:1",
        "sw": "R",
        "description": "RSVD\nRSVD",
        "reset": "31'h00000000"
      }
    ]
  },
  {
    "name": "EP_INBOUND_BAR_ADDRESS_TRANSLATION_0",
    "address": "@0x0",
    "description": "EP Inbound BAR Address Translation 0\nBits [31:0] of Address Register for\nBAR  N",
    "bit_ranges": [
      {
        "name": "31:0",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Address bits [31:0] [data]\nBits [31:0] of Address Register for\nBAR  N",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "EP_INBOUND_BAR_ADDRESS_TRANSLATION_1",
    "address": "@0x4",
    "description": "EP Inbound BAR Address Translation 1\nBits [63:32] of Address Register for\nBAR  N",
    "bit_ranges": [
      {
        "name": "63:32",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Address bits [63:32] [data]\nBits [63:32] of Address Register for\nBAR  N",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_0_CONTROL",
    "address": "@0x0",
    "description": "PCIe DMA Channel 0 Control Register\nReserved for future use",
    "bit_ranges": [
      {
        "name": "go",
        "bits": "0",
        "sw": "R/W",
        "description": "Go command bit [go]\nKicks off the uDMA channel\ncontroller to fetch valid Outbound or\nInbound linked  list",
        "reset": "1'b0"
      },
      {
        "name": "ob_not_ib",
        "bits": "1",
        "sw": "R/W",
        "description": "Inbound or outbound select [ob_not_ib]\nDetermines the direction of the DMA\ntransfer",
        "reset": "1'b0"
      },
      {
        "name": "reserve_30",
        "bits": "31:2",
        "sw": "R",
        "description": "Reserved [reserve_30]\nReserved for future use",
        "reset": "30'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_0_START_POINTER_LOWER",
    "address": "@0x4",
    "description": "PCIe DMA Channel 0 Start Pointer Lower Register\nLower 32-bits Pointer Address\nRegisters",
    "bit_ranges": [
      {
        "name": "ptr",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Start pointer Lower DWORD [ptr]\nLower 32-bits Pointer Address\nRegisters",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_0_START_POINTER_UPPER",
    "address": "@0x8",
    "description": "PCIe DMA Channel 0 Start Pointer Upper Register\nUpper 32-bits Pointer Address\nRegisters",
    "bit_ranges": [
      {
        "name": "ptr",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Start Pointer Upper DWORD [ptr]\nUpper 32-bits Pointer Address\nRegisters",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_0_ATTRIBUTE_LOWER",
    "address": "@0xc",
    "description": "PCIe DMA Channel 0 Attribute Lower Register\nLower 32-bits Attribute Values used\nwhen fetching and returning link list\ndescriptors",
    "bit_ranges": [
      {
        "name": "attr",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Descriptor Attributes Lower DWORD [attr]\nLower 32-bits Attribute Values used\nwhen fetching and returning link list\ndescriptors",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_0_ATTRIBUTE_UPPER",
    "address": "@0x10",
    "description": "PCIe DMA Channel 0 Attribute Upper Register\nUpper 32-bit Attribute Values used\nwhen fetching and returning link list\ndescriptors",
    "bit_ranges": [
      {
        "name": "attr",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Descriptor Attributes Upper DWORD [attr]\nUpper 32-bit Attribute Values used\nwhen fetching and returning link list\ndescriptors",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_1_CONTROL",
    "address": "@0x14",
    "description": "PCIe DMA Channel 1 Control Register\nReserved for future use",
    "bit_ranges": [
      {
        "name": "go",
        "bits": "0",
        "sw": "R/W",
        "description": "Go command bit [go]\nKicks off the uDMA channel\ncontroller to fetch valid Outbound or\nInbound linked list",
        "reset": "1'b0"
      },
      {
        "name": "ob_not_ib",
        "bits": "1",
        "sw": "R/W",
        "description": "Inbound or outbound select [ob_not_ib]\nDetermines the direction of the DMA\ntransfer",
        "reset": "1'b0"
      },
      {
        "name": "reserve_30",
        "bits": "31:2",
        "sw": "R",
        "description": "Reserved [reserve_30]\nReserved for future use",
        "reset": "30'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_1_START_POINTER_LOWER",
    "address": "@0x18",
    "description": "PCIe DMA Channel 1 Start Pointer Lower Register\nLower 32-bits Pointer Address\nRegisters",
    "bit_ranges": [
      {
        "name": "ptr",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Start pointer Lower DWORD [ptr]\nLower 32-bits Pointer Address\nRegisters",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_1_START_POINTER_UPPER",
    "address": "@0x1c",
    "description": "PCIe DMA Channel 1 Start Pointer Upper Register\nUpper 32-bits Pointer Address\nRegisters",
    "bit_ranges": [
      {
        "name": "ptr",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Start Pointer Upper DWORD [ptr]\nUpper 32-bits Pointer Address\nRegisters",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_1_ATTRIBUTE_LOWER",
    "address": "@0x20",
    "description": "PCIe DMA Channel 1 Attribute Lower Register\nLower 32-bits Attribute Values used\nwhen fetching and returning link list\ndescriptors",
    "bit_ranges": [
      {
        "name": "attr",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Descriptor Attributes Lower DWORD [attr]\nLower 32-bits Attribute Values used\nwhen fetching and returning link list\ndescriptors",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CHANNEL_1_ATTRIBUTE_UPPER",
    "address": "@0x24",
    "description": "PCIe DMA Channel 1 Attribute Upper Register\nUpper 32-bit Attribute Values used\nwhen fetching and returning link list\ndescriptors",
    "bit_ranges": [
      {
        "name": "attr",
        "bits": "31:0",
        "sw": "R/W",
        "description": "Descriptor Attributes Upper DWORD [attr]\nUpper 32-bit Attribute Values used\nwhen fetching and returning link list\ndescriptors",
        "reset": "32'h00000000"
      }
    ]
  },
  {
    "name": "PCIE_DMA_INTERRUPT",
    "address": "@0xa0",
    "description": "PCIe DMA Interrupt Register\n",
    "bit_ranges": [
      {
        "name": "ch0_done_int",
        "bits": "0",
        "sw": "R/WOCLR",
        "description": "Channel 0 Done Interrupt [ch0_done_int]\nChannel 0 Done Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch1_done_int",
        "bits": "1",
        "sw": "R/WOCLR",
        "description": "Channel 1 Done Interrupt [ch1_done_int]\nChannel 1 Done Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch2_done_int",
        "bits": "2",
        "sw": "R/WOCLR",
        "description": "Channel 2 Done Interrupt [ch2_done_int]\nChannel 2 Done Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch3_done_int",
        "bits": "3",
        "sw": "R/WOCLR",
        "description": "Channel 3 Done Interrupt [ch3_done_int]\nChannel 3 Done Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch4_done_int",
        "bits": "4",
        "sw": "R/WOCLR",
        "description": "Channel 4 Done Interrupt [ch4_done_int]\nChannel 4 Done Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch5_done_int",
        "bits": "5",
        "sw": "R/WOCLR",
        "description": "Channel 5 Done Interrupt [ch5_done_int]\nChannel 5 Done Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch6_done_int",
        "bits": "6",
        "sw": "R/WOCLR",
        "description": "Channel 6 Done Interrupt [ch6_done_int]\nChannel 6 Done Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch7_done_int",
        "bits": "7",
        "sw": "R/WOCLR",
        "description": "Channel 7 Done Interrupt [ch7_done_int]\nChannel 7 Done Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch0_error_int",
        "bits": "8",
        "sw": "R/WOCLR",
        "description": "Channel 0 Error Interrupt [ch0_error_int]\nChannel 0 Error Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch1_error_int",
        "bits": "9",
        "sw": "R/WOCLR",
        "description": "Channel 1 Error Interrupt [ch1_error_int]\nChannel 1 Error Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch2_error_int",
        "bits": "10",
        "sw": "R/WOCLR",
        "description": "Channel 2 Error Interrupt [ch2_error_int]\nChannel 2 Error Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch3_error_int",
        "bits": "11",
        "sw": "R/WOCLR",
        "description": "Channel 3 Error Interrupt [ch3_error_int]\nChannel 3 Error Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch4_error_int",
        "bits": "12",
        "sw": "R/WOCLR",
        "description": "Channel 4 Error Interrupt [ch4_error_int]\nChannel 4 Error Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch5_error_int",
        "bits": "13",
        "sw": "R/WOCLR",
        "description": "Channel 5 Error Interrupt [ch5_error_int]\nChannel 5 Error Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch6_error_int",
        "bits": "14",
        "sw": "R/WOCLR",
        "description": "Channel 6 Error Interrupt [ch6_error_int]\nChannel 6 Error Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "ch7_error_int",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "Channel 7 Error Interrupt [ch7_error_int]\nChannel 7 Error Interrupt\nRegisterInterrupt, Sticky (individual\nbits)",
        "reset": "1'b0"
      },
      {
        "name": "reserve_16",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [reserve_16]\n",
        "reset": "16'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_INTERRUPT_ENABLE",
    "address": "@0xa4",
    "description": "PCIe DMA Interrupt Enable Register\n",
    "bit_ranges": [
      {
        "name": "ch0_done_ena",
        "bits": "0",
        "sw": "R/WOCLR",
        "description": "Channel 0 Done Enable Interrupt [ch0_done_ena]\nAssert to 1 to enable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch1_done_ena",
        "bits": "1",
        "sw": "R/WOCLR",
        "description": "Channel 1 Done Enable Interrupt [ch1_done_ena]\nAssert to 1 to enable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch2_done_ena",
        "bits": "2",
        "sw": "R/WOCLR",
        "description": "Channel 2 Done Enable Interrupt [ch2_done_ena]\nAssert to 1 to enable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch3_done_ena",
        "bits": "3",
        "sw": "R/WOCLR",
        "description": "Channel 3 Done Enable Interrupt [ch3_done_ena]\nAssert to 1 to enable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch4_done_ena",
        "bits": "4",
        "sw": "R/WOCLR",
        "description": "Channel 4 Done Enable Interrupt [ch4_done_ena]\nAssert to 1 to enable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch5_done_ena",
        "bits": "5",
        "sw": "R/WOCLR",
        "description": "Channel 5 Done Enable Interrupt [ch5_done_ena]\nAssert to 1 to enable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch6_done_ena",
        "bits": "6",
        "sw": "R/WOCLR",
        "description": "Channel 6 Done Enable Interrupt [ch6_done_ena]\nAssert to 1 to enable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch7_done_ena",
        "bits": "7",
        "sw": "R/WOCLR",
        "description": "Channel 7 Done Enable Interrupt [ch7_done_ena]\nAssert to 1 to enable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch0_error_ena",
        "bits": "8",
        "sw": "R/WOCLR",
        "description": "Channel 0 Error Enable Interrupt [ch0_error_ena]\nAssert to 1 to enable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch1_error_ena",
        "bits": "9",
        "sw": "R/WOCLR",
        "description": "Channel 1 Error Enable Interrupt [ch1_error_ena]\nAssert to 1 to enable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch2_error_ena",
        "bits": "10",
        "sw": "R/WOCLR",
        "description": "Channel 2 Error Enable Interrupt [ch2_error_ena]\nAssert to 1 to enable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch3_error_ena",
        "bits": "11",
        "sw": "R/WOCLR",
        "description": "Channel 3 Error Enable Interrupt [ch3_error_ena]\nAssert to 1 to enable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch4_error_ena",
        "bits": "12",
        "sw": "R/WOCLR",
        "description": "Channel 4 Error Enable Interrupt [ch4_error_ena]\nAssert to 1 to enable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch5_error_ena",
        "bits": "13",
        "sw": "R/WOCLR",
        "description": "Channel 5 Error Enable Interrupt [ch5_error_ena]\nAssert to 1 to enable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch6_error_ena",
        "bits": "14",
        "sw": "R/WOCLR",
        "description": "Channel 6 Error Enable Interrupt [ch6_error_ena]\nAssert to 1 to enable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch7_error_ena",
        "bits": "15",
        "sw": "R/WOCLR",
        "description": "Channel 7 Error Enable Interrupt [ch7_error_ena]\nAssert to 1 to enable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "reserve_16",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [reserve_16]\n",
        "reset": "16'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_INTERRUPT_DISABLE",
    "address": "@0xa8",
    "description": "PCIe DMA Interrupt Disable Register\n",
    "bit_ranges": [
      {
        "name": "ch0_done_dis",
        "bits": "0",
        "sw": "R/WOSET",
        "description": "Channel 0 Done Disable Interrupt [ch0_done_dis]\nAssert to 1 to disable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch1_done_dis",
        "bits": "1",
        "sw": "R/WOSET",
        "description": "Channel 1 Done Disable Interrupt [ch1_done_dis]\nAssert to 1 to disable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch2_done_dis",
        "bits": "2",
        "sw": "R/WOSET",
        "description": "Channel 2 Done Disable Interrupt [ch2_done_dis]\nAssert to 1 to disable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch3_done_dis",
        "bits": "3",
        "sw": "R/WOSET",
        "description": "Channel 3 Done Disable Interrupt [ch3_done_dis]\nAssert to 1 to disable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch4_done_dis",
        "bits": "4",
        "sw": "R/WOSET",
        "description": "Channel 4 Done Disable Interrupt [ch4_done_dis]\nAssert to 1 to disable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch5_done_dis",
        "bits": "5",
        "sw": "R/WOSET",
        "description": "Channel 5 Done Disable Interrupt [ch5_done_dis]\nAssert to 1 to disable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch6_done_dis",
        "bits": "6",
        "sw": "R/WOSET",
        "description": "Channel 6 Done Disable Interrupt [ch6_done_dis]\nAssert to 1 to disable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch7_done_dis",
        "bits": "7",
        "sw": "R/WOSET",
        "description": "Channel 7 Done Disable Interrupt [ch7_done_dis]\nAssert to 1 to disable done\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch0_error_dis",
        "bits": "8",
        "sw": "R/WOSET",
        "description": "Channel 0 Error Disable Interrupt [ch0_error_dis]\nAssert to 1 to disable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch1_error_dis",
        "bits": "9",
        "sw": "R/WOSET",
        "description": "Channel 1 Error Disable Interrupt [ch1_error_dis]\nAssert to 1 to disable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch2_error_dis",
        "bits": "10",
        "sw": "R/WOSET",
        "description": "Channel 2 Error Disable Interrupt [ch2_error_dis]\nAssert to 1 to disable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch3_error_dis",
        "bits": "11",
        "sw": "R/WOSET",
        "description": "Channel 3 Error Disable Interrupt [ch3_error_dis]\nAssert to 1 to disable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch4_error_dis",
        "bits": "12",
        "sw": "R/WOSET",
        "description": "Channel 4 Error Disable Interrupt [ch4_error_dis]\nAssert to 1 to disable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch5_error_dis",
        "bits": "13",
        "sw": "R/WOSET",
        "description": "Channel 5 Error Disable Interrupt [ch5_error_dis]\nAssert to 1 to disable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch6_error_dis",
        "bits": "14",
        "sw": "R/WOSET",
        "description": "Channel 6 Error Disable Interrupt [ch6_error_dis]\nAssert to 1 to disable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "ch7_error_dis",
        "bits": "15",
        "sw": "R/WOSET",
        "description": "Channel 7 Error Disable Interrupt [ch7_error_dis]\nAssert to 1 to disable error\ninterrupts to be generated",
        "reset": "1'b1"
      },
      {
        "name": "reserve_16",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [reserve_16]\n",
        "reset": "16'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_INBOUND_BUFFER_UNCORRECTED_ECC_ERRORS",
    "address": "@0xac",
    "description": "PCIe DMA Inbound Buffer Uncorrected ECC Errors\nReserved for future use",
    "bit_ranges": [
      {
        "name": "total",
        "bits": "15:0",
        "sw": "R",
        "description": "ECC Error Reg [total]\nECC Error Detection  Register",
        "reset": "16'd0"
      },
      {
        "name": "reserve_16",
        "bits": "31:16",
        "sw": "R",
        "description": "reserved_16 [reserve_16]\nReserved for future use",
        "reset": "16'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_INBOUND_BUFFER_CORRECTED_ECC_ERRORS",
    "address": "@0xb0",
    "description": "PCIe DMA Inbound Buffer corrected ECC Errors\nReserved for future use",
    "bit_ranges": [
      {
        "name": "total",
        "bits": "15:0",
        "sw": "R",
        "description": "ECC Error Reg [total]\nECC Error Detection  Register",
        "reset": "16'd0"
      },
      {
        "name": "reserve_16",
        "bits": "31:16",
        "sw": "R",
        "description": "reserved_16 [reserve_16]\nReserved for future use",
        "reset": "16'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_OUTBOUND_BUFFER_UNCORRECTED_ECC_ERRORS",
    "address": "@0xb4",
    "description": "PCIe DMA Outbound Buffer Uncorrected ECC Errors\nReserved for future use",
    "bit_ranges": [
      {
        "name": "total",
        "bits": "15:0",
        "sw": "R",
        "description": "ECC Error Reg [total]\nECC Error Detection  Register",
        "reset": "16'd0"
      },
      {
        "name": "reserve_16",
        "bits": "31:16",
        "sw": "R",
        "description": "reserved_16 [reserve_16]\nReserved for future use",
        "reset": "16'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_OUTBOUND_BUFFER_CORRECTED_ECC_ERRORS",
    "address": "@0xb8",
    "description": "PCIe DMA Outbound Buffer corrected ECC Errors\nReserved for future use",
    "bit_ranges": [
      {
        "name": "total",
        "bits": "15:0",
        "sw": "R",
        "description": "ECC Error Reg [total]\nECC Error Detection  Register",
        "reset": "16'd0"
      },
      {
        "name": "reserve_16",
        "bits": "31:16",
        "sw": "R",
        "description": "reserved_16 [reserve_16]\nReserved for future use",
        "reset": "16'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CAPABILITY_AND_VERSION",
    "address": "@0xf8",
    "description": "PCIe DMA Capability and Version Register\nReserved for future use",
    "bit_ranges": [
      {
        "name": "MIN_VER",
        "bits": "7:0",
        "sw": "R",
        "description": "min_ver\nMinor Version No",
        "reset": "8'd1"
      },
      {
        "name": "MAJ_VER",
        "bits": "15:8",
        "sw": "R",
        "description": "maj_ver\nMajor Version No",
        "reset": "8'd0"
      },
      {
        "name": "reserve_16",
        "bits": "31:16",
        "sw": "R",
        "description": "reserved_16 [reserve_16]\nReserved for future use",
        "reset": "16'd0"
      }
    ]
  },
  {
    "name": "PCIE_DMA_CONFIGURATION",
    "address": "@0xfc",
    "description": "PCIe DMA Configuration Register\nReserved for future use",
    "bit_ranges": [
      {
        "name": "NUM_CHANNELS",
        "bits": "3:0",
        "sw": "R",
        "description": "num_channels\nNumber of uDMA  Channels",
        "reset": "4'd2"
      },
      {
        "name": "NUM_PARTITIONS",
        "bits": "7:4",
        "sw": "R",
        "description": "num_partitions\nNumber of DPRAM  Partitions",
        "reset": "4'd2"
      },
      {
        "name": "PARTITION_SIZE",
        "bits": "11:8",
        "sw": "R",
        "description": "partition_size\nSize of each Partition",
        "reset": "4'd5"
      },
      {
        "name": "SYS_AW_GT_32",
        "bits": "12",
        "sw": "R",
        "description": "sys_aw_gt_32\nSys Addr Width > 32-bits",
        "reset": "1'd0"
      },
      {
        "name": "SYS_TW_GT_32",
        "bits": "13",
        "sw": "R",
        "description": "sys_tw_gt_32\nSys Attr Width > 32-bits",
        "reset": "1'd0"
      },
      {
        "name": "EXT_AW_GT_32",
        "bits": "14",
        "sw": "R",
        "description": "ext_aw_gt_32\nExt Addr Width > 32-bits",
        "reset": "1'd1"
      },
      {
        "name": "EXT_TW_GT_32",
        "bits": "15",
        "sw": "R",
        "description": "ext_tw_gt_32\nExt Attr Width > 32-bits",
        "reset": "1'd1"
      },
      {
        "name": "reserve_16",
        "bits": "31:16",
        "sw": "R",
        "description": "Reserved [reserve_16]\nReserved for future use",
        "reset": "16'd0"
      }
    ]
  }
]