Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 28 13:09:16 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_methodology -file GateKeeper_BD_wrapper_methodology_drc_routed.rpt -pb GateKeeper_BD_wrapper_methodology_drc_routed.pb -rpx GateKeeper_BD_wrapper_methodology_drc_routed.rpx
| Design       : GateKeeper_BD_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 99
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation                             | 80         |
| TIMING-18 | Warning  | Missing input or output delay                     | 14         |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 5          |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[10]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[5]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[11]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[11]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[9]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[9]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[12]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[14]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[5]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[11]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[9]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[15]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[13]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.292 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/CE (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.315 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.331 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.331 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.352 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.426 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.443 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.538 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -2.246 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -2.246 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -2.246 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -2.246 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[7]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.294 ns between GateKeeper_BD_i/control_parametros_0/inst/window_reg[5]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.298 ns between GateKeeper_BD_i/control_parametros_0/inst/window_reg[5]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.308 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/state_reg/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.391 ns between GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/R (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -2.428 ns between GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.430 ns between GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on JA10 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 3)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 7)
Related violations: <none>

XDCC-2#4 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 9)
Related violations: <none>

XDCC-2#5 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[4] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 11)
Related violations: <none>


