// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmult_accel_matmult_accel,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.016000,HLS_SYN_LAT=76302,HLS_SYN_TPT=none,HLS_SYN_MEM=96,HLS_SYN_DSP=0,HLS_SYN_FF=36440,HLS_SYN_LUT=24330,HLS_VERSION=2020_2}" *)

module matmult_accel (
        ap_clk,
        ap_rst_n,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_pp1_stage0 = 15'd8;
parameter    ap_ST_fsm_pp1_stage1 = 15'd16;
parameter    ap_ST_fsm_pp1_stage2 = 15'd32;
parameter    ap_ST_fsm_pp1_stage3 = 15'd64;
parameter    ap_ST_fsm_pp1_stage4 = 15'd128;
parameter    ap_ST_fsm_pp1_stage5 = 15'd256;
parameter    ap_ST_fsm_pp1_stage6 = 15'd512;
parameter    ap_ST_fsm_pp1_stage7 = 15'd1024;
parameter    ap_ST_fsm_state13 = 15'd2048;
parameter    ap_ST_fsm_state14 = 15'd4096;
parameter    ap_ST_fsm_pp2_stage0 = 15'd8192;
parameter    ap_ST_fsm_state18 = 15'd16384;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [3:0] in_r_TKEEP;
input  [3:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [31:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [3:0] out_r_TKEEP;
output  [3:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg    in_r_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln34_fu_2627_p2;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln47_reg_3214;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln62_reg_3286;
reg    ap_enable_reg_pp2_iter2;
reg   [0:0] icmp_ln62_reg_3286_pp2_iter1_reg;
reg   [10:0] i_1_reg_2535;
reg   [10:0] i_2_reg_2546;
wire   [10:0] add_ln34_fu_2621_p2;
reg    ap_block_state2;
wire   [10:0] add_ln47_fu_2681_p2;
reg   [10:0] add_ln47_reg_3209;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state4_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln47_fu_2687_p2;
reg   [3:0] trunc_ln_reg_3218;
wire   [5:0] trunc_ln55_fu_2703_p1;
reg   [5:0] trunc_ln55_reg_3222;
wire   [9:0] shl_ln_fu_2727_p3;
reg   [9:0] shl_ln_reg_3227;
reg    ap_block_state5_pp1_stage1_iter0;
reg    ap_block_pp1_stage1_11001;
wire   [31:0] bitcast_ln55_1_fu_2758_p1;
reg   [31:0] bitcast_ln55_1_reg_3245;
wire   [10:0] add_ln62_fu_3154_p2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state15_pp2_stage0_iter0;
reg    ap_block_state16_pp2_stage0_iter1;
reg    ap_block_state16_io;
reg    ap_block_state17_pp2_stage0_iter2;
reg    ap_block_state17_io;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln62_fu_3160_p2;
wire   [0:0] last_V_fu_3172_p2;
reg   [0:0] last_V_reg_3300;
wire    ap_CS_fsm_state3;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state4;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_state11_pp1_stage7_iter0;
wire    ap_block_pp1_stage7_subdone;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_CS_fsm_state14;
wire    grp_kernel_mmult_float_s_fu_2557_ap_ready;
wire    grp_kernel_mmult_float_s_fu_2557_ap_done;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state15;
reg   [9:0] l_A_0_address0;
reg    l_A_0_ce0;
reg    l_A_0_we0;
wire   [31:0] l_A_0_d0;
wire   [31:0] l_A_0_q0;
reg    l_A_0_ce1;
wire   [31:0] l_A_0_q1;
reg   [9:0] l_A_1_address0;
reg    l_A_1_ce0;
reg    l_A_1_we0;
wire   [31:0] l_A_1_q0;
reg    l_A_1_ce1;
wire   [31:0] l_A_1_q1;
reg   [9:0] l_A_2_address0;
reg    l_A_2_ce0;
reg    l_A_2_we0;
wire   [31:0] l_A_2_q0;
reg    l_A_2_ce1;
wire   [31:0] l_A_2_q1;
reg   [9:0] l_A_3_address0;
reg    l_A_3_ce0;
reg    l_A_3_we0;
wire   [31:0] l_A_3_q0;
reg    l_A_3_ce1;
wire   [31:0] l_A_3_q1;
reg   [9:0] l_A_4_address0;
reg    l_A_4_ce0;
reg    l_A_4_we0;
wire   [31:0] l_A_4_q0;
reg    l_A_4_ce1;
wire   [31:0] l_A_4_q1;
reg   [9:0] l_A_5_address0;
reg    l_A_5_ce0;
reg    l_A_5_we0;
wire   [31:0] l_A_5_q0;
reg    l_A_5_ce1;
wire   [31:0] l_A_5_q1;
reg   [9:0] l_A_6_address0;
reg    l_A_6_ce0;
reg    l_A_6_we0;
wire   [31:0] l_A_6_q0;
reg    l_A_6_ce1;
wire   [31:0] l_A_6_q1;
reg   [9:0] l_A_7_address0;
reg    l_A_7_ce0;
reg    l_A_7_we0;
wire   [31:0] l_A_7_q0;
reg    l_A_7_ce1;
wire   [31:0] l_A_7_q1;
reg   [9:0] l_A_8_address0;
reg    l_A_8_ce0;
reg    l_A_8_we0;
wire   [31:0] l_A_8_q0;
reg    l_A_8_ce1;
wire   [31:0] l_A_8_q1;
reg   [9:0] l_A_9_address0;
reg    l_A_9_ce0;
reg    l_A_9_we0;
wire   [31:0] l_A_9_q0;
reg    l_A_9_ce1;
wire   [31:0] l_A_9_q1;
reg   [9:0] l_A_10_address0;
reg    l_A_10_ce0;
reg    l_A_10_we0;
wire   [31:0] l_A_10_q0;
reg    l_A_10_ce1;
wire   [31:0] l_A_10_q1;
reg   [9:0] l_A_11_address0;
reg    l_A_11_ce0;
reg    l_A_11_we0;
wire   [31:0] l_A_11_q0;
reg    l_A_11_ce1;
wire   [31:0] l_A_11_q1;
reg   [9:0] l_A_12_address0;
reg    l_A_12_ce0;
reg    l_A_12_we0;
wire   [31:0] l_A_12_q0;
reg    l_A_12_ce1;
wire   [31:0] l_A_12_q1;
reg   [9:0] l_A_13_address0;
reg    l_A_13_ce0;
reg    l_A_13_we0;
wire   [31:0] l_A_13_q0;
reg    l_A_13_ce1;
wire   [31:0] l_A_13_q1;
reg   [9:0] l_A_14_address0;
reg    l_A_14_ce0;
reg    l_A_14_we0;
wire   [31:0] l_A_14_q0;
reg    l_A_14_ce1;
wire   [31:0] l_A_14_q1;
reg   [9:0] l_A_15_address0;
reg    l_A_15_ce0;
reg    l_A_15_we0;
wire   [31:0] l_A_15_q0;
reg    l_A_15_ce1;
wire   [31:0] l_A_15_q1;
reg   [9:0] l_B_0_address0;
reg    l_B_0_ce0;
reg    l_B_0_we0;
reg   [31:0] l_B_0_d0;
wire   [31:0] l_B_0_q0;
reg   [9:0] l_B_0_address1;
reg    l_B_0_ce1;
reg    l_B_0_we1;
reg   [31:0] l_B_0_d1;
wire   [31:0] l_B_0_q1;
reg   [9:0] l_B_1_address0;
reg    l_B_1_ce0;
reg    l_B_1_we0;
reg   [31:0] l_B_1_d0;
wire   [31:0] l_B_1_q0;
reg   [9:0] l_B_1_address1;
reg    l_B_1_ce1;
reg    l_B_1_we1;
reg   [31:0] l_B_1_d1;
wire   [31:0] l_B_1_q1;
reg   [9:0] l_B_2_address0;
reg    l_B_2_ce0;
reg    l_B_2_we0;
reg   [31:0] l_B_2_d0;
wire   [31:0] l_B_2_q0;
reg   [9:0] l_B_2_address1;
reg    l_B_2_ce1;
reg    l_B_2_we1;
reg   [31:0] l_B_2_d1;
wire   [31:0] l_B_2_q1;
reg   [9:0] l_B_3_address0;
reg    l_B_3_ce0;
reg    l_B_3_we0;
reg   [31:0] l_B_3_d0;
wire   [31:0] l_B_3_q0;
reg   [9:0] l_B_3_address1;
reg    l_B_3_ce1;
reg    l_B_3_we1;
reg   [31:0] l_B_3_d1;
wire   [31:0] l_B_3_q1;
reg   [9:0] l_B_4_address0;
reg    l_B_4_ce0;
reg    l_B_4_we0;
reg   [31:0] l_B_4_d0;
wire   [31:0] l_B_4_q0;
reg   [9:0] l_B_4_address1;
reg    l_B_4_ce1;
reg    l_B_4_we1;
reg   [31:0] l_B_4_d1;
wire   [31:0] l_B_4_q1;
reg   [9:0] l_B_5_address0;
reg    l_B_5_ce0;
reg    l_B_5_we0;
reg   [31:0] l_B_5_d0;
wire   [31:0] l_B_5_q0;
reg   [9:0] l_B_5_address1;
reg    l_B_5_ce1;
reg    l_B_5_we1;
reg   [31:0] l_B_5_d1;
wire   [31:0] l_B_5_q1;
reg   [9:0] l_B_6_address0;
reg    l_B_6_ce0;
reg    l_B_6_we0;
reg   [31:0] l_B_6_d0;
wire   [31:0] l_B_6_q0;
reg   [9:0] l_B_6_address1;
reg    l_B_6_ce1;
reg    l_B_6_we1;
reg   [31:0] l_B_6_d1;
wire   [31:0] l_B_6_q1;
reg   [9:0] l_B_7_address0;
reg    l_B_7_ce0;
reg    l_B_7_we0;
reg   [31:0] l_B_7_d0;
wire   [31:0] l_B_7_q0;
reg   [9:0] l_B_7_address1;
reg    l_B_7_ce1;
reg    l_B_7_we1;
reg   [31:0] l_B_7_d1;
wire   [31:0] l_B_7_q1;
reg   [9:0] l_B_8_address0;
reg    l_B_8_ce0;
reg    l_B_8_we0;
reg   [31:0] l_B_8_d0;
wire   [31:0] l_B_8_q0;
reg   [9:0] l_B_8_address1;
reg    l_B_8_ce1;
reg    l_B_8_we1;
reg   [31:0] l_B_8_d1;
wire   [31:0] l_B_8_q1;
reg   [9:0] l_B_9_address0;
reg    l_B_9_ce0;
reg    l_B_9_we0;
reg   [31:0] l_B_9_d0;
wire   [31:0] l_B_9_q0;
reg   [9:0] l_B_9_address1;
reg    l_B_9_ce1;
reg    l_B_9_we1;
reg   [31:0] l_B_9_d1;
wire   [31:0] l_B_9_q1;
reg   [9:0] l_B_10_address0;
reg    l_B_10_ce0;
reg    l_B_10_we0;
reg   [31:0] l_B_10_d0;
wire   [31:0] l_B_10_q0;
reg   [9:0] l_B_10_address1;
reg    l_B_10_ce1;
reg    l_B_10_we1;
reg   [31:0] l_B_10_d1;
wire   [31:0] l_B_10_q1;
reg   [9:0] l_B_11_address0;
reg    l_B_11_ce0;
reg    l_B_11_we0;
reg   [31:0] l_B_11_d0;
wire   [31:0] l_B_11_q0;
reg   [9:0] l_B_11_address1;
reg    l_B_11_ce1;
reg    l_B_11_we1;
reg   [31:0] l_B_11_d1;
wire   [31:0] l_B_11_q1;
reg   [9:0] l_B_12_address0;
reg    l_B_12_ce0;
reg    l_B_12_we0;
reg   [31:0] l_B_12_d0;
wire   [31:0] l_B_12_q0;
reg   [9:0] l_B_12_address1;
reg    l_B_12_ce1;
reg    l_B_12_we1;
reg   [31:0] l_B_12_d1;
wire   [31:0] l_B_12_q1;
reg   [9:0] l_B_13_address0;
reg    l_B_13_ce0;
reg    l_B_13_we0;
reg   [31:0] l_B_13_d0;
wire   [31:0] l_B_13_q0;
reg   [9:0] l_B_13_address1;
reg    l_B_13_ce1;
reg    l_B_13_we1;
reg   [31:0] l_B_13_d1;
wire   [31:0] l_B_13_q1;
reg   [9:0] l_B_14_address0;
reg    l_B_14_ce0;
reg    l_B_14_we0;
reg   [31:0] l_B_14_d0;
wire   [31:0] l_B_14_q0;
reg   [9:0] l_B_14_address1;
reg    l_B_14_ce1;
reg    l_B_14_we1;
reg   [31:0] l_B_14_d1;
wire   [31:0] l_B_14_q1;
reg   [9:0] l_B_15_address0;
reg    l_B_15_ce0;
reg    l_B_15_we0;
reg   [31:0] l_B_15_d0;
wire   [31:0] l_B_15_q0;
reg   [9:0] l_B_15_address1;
reg    l_B_15_ce1;
reg    l_B_15_we1;
reg   [31:0] l_B_15_d1;
wire   [31:0] l_B_15_q1;
reg   [9:0] l_C_0_address0;
reg    l_C_0_ce0;
reg    l_C_0_we0;
wire   [31:0] l_C_0_q0;
reg   [9:0] l_C_15_address0;
reg    l_C_15_ce0;
reg    l_C_15_we0;
wire   [31:0] l_C_15_q0;
wire    grp_kernel_mmult_float_s_fu_2557_ap_start;
wire    grp_kernel_mmult_float_s_fu_2557_ap_idle;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_0_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_0_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_0_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_0_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_1_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_1_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_1_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_1_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_2_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_2_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_2_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_2_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_3_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_3_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_3_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_3_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_4_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_4_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_4_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_4_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_5_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_5_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_5_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_5_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_6_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_6_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_6_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_6_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_7_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_7_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_7_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_7_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_8_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_8_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_8_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_8_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_9_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_9_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_9_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_9_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_10_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_10_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_10_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_10_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_11_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_11_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_11_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_11_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_12_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_12_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_12_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_12_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_13_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_13_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_13_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_13_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_14_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_14_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_14_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_14_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_15_address0;
wire    grp_kernel_mmult_float_s_fu_2557_a_15_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_a_15_address1;
wire    grp_kernel_mmult_float_s_fu_2557_a_15_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_0_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_0_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_0_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_0_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_1_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_1_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_1_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_1_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_2_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_2_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_2_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_2_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_3_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_3_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_3_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_3_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_4_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_4_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_4_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_4_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_5_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_5_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_5_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_5_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_6_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_6_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_6_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_6_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_7_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_7_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_7_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_7_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_8_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_8_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_8_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_8_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_9_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_9_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_9_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_9_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_10_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_10_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_10_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_10_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_11_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_11_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_11_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_11_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_12_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_12_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_12_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_12_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_13_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_13_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_13_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_13_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_14_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_14_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_14_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_14_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_15_address0;
wire    grp_kernel_mmult_float_s_fu_2557_b_15_ce0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_b_15_address1;
wire    grp_kernel_mmult_float_s_fu_2557_b_15_ce1;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_0_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_0_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_0_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_0_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_1_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_1_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_1_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_1_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_2_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_2_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_2_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_2_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_3_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_3_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_3_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_3_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_4_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_4_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_4_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_4_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_5_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_5_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_5_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_5_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_6_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_6_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_6_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_6_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_7_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_7_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_7_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_7_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_8_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_8_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_8_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_8_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_9_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_9_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_9_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_9_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_10_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_10_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_10_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_10_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_11_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_11_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_11_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_11_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_12_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_12_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_12_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_12_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_13_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_13_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_13_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_13_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_14_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_14_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_14_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_14_d0;
wire   [9:0] grp_kernel_mmult_float_s_fu_2557_out_15_address0;
wire    grp_kernel_mmult_float_s_fu_2557_out_15_ce0;
wire    grp_kernel_mmult_float_s_fu_2557_out_15_we0;
wire   [31:0] grp_kernel_mmult_float_s_fu_2557_out_15_d0;
reg   [10:0] i_reg_2524;
reg   [10:0] ap_phi_mux_i_1_phi_fu_2539_p4;
wire    ap_block_pp1_stage0;
reg    grp_kernel_mmult_float_s_fu_2557_ap_start_reg;
wire    ap_CS_fsm_state13;
wire   [63:0] i_cast_fu_2633_p1;
wire   [63:0] zext_ln55_fu_2734_p1;
wire   [63:0] zext_ln55_1_fu_2784_p1;
wire   [63:0] zext_ln55_2_fu_2809_p1;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
wire   [63:0] zext_ln55_3_fu_2834_p1;
wire   [63:0] zext_ln55_4_fu_2859_p1;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
wire   [63:0] zext_ln55_5_fu_2884_p1;
wire   [63:0] zext_ln55_6_fu_2909_p1;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
wire   [63:0] zext_ln55_7_fu_2934_p1;
wire   [63:0] zext_ln55_8_fu_2959_p1;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
wire   [63:0] zext_ln55_9_fu_2984_p1;
wire   [63:0] zext_ln55_10_fu_3009_p1;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_pp1_stage6;
wire   [63:0] zext_ln55_11_fu_3034_p1;
wire   [63:0] zext_ln55_12_fu_3059_p1;
wire    ap_block_pp1_stage7;
wire   [63:0] zext_ln55_13_fu_3084_p1;
wire   [63:0] zext_ln55_14_fu_3109_p1;
wire   [63:0] zext_ln55_15_fu_3134_p1;
wire   [63:0] i_2_cast_fu_3166_p1;
reg    ap_block_pp2_stage0_01001;
wire   [31:0] bitcast_ln42_1_fu_2662_p1;
wire   [31:0] bitcast_ln55_fu_2707_p1;
wire    ap_block_state6_pp1_stage2_iter0;
wire    ap_block_pp1_stage2_11001;
wire    ap_block_state7_pp1_stage3_iter0;
wire    ap_block_pp1_stage3_11001;
wire    ap_block_state8_pp1_stage4_iter0;
wire    ap_block_pp1_stage4_11001;
wire    ap_block_state9_pp1_stage5_iter0;
wire    ap_block_pp1_stage5_11001;
wire    ap_block_state10_pp1_stage6_iter0;
wire    ap_block_pp1_stage6_11001;
wire    ap_block_pp1_stage7_11001;
wire   [0:0] grp_fu_2613_p3;
wire   [31:0] zext_ln708_fu_2658_p1;
wire   [31:0] zext_ln708_1_fu_2754_p1;
wire   [9:0] or_ln55_fu_2778_p2;
wire   [9:0] or_ln55_1_fu_2804_p2;
wire   [9:0] or_ln55_2_fu_2829_p2;
wire   [9:0] or_ln55_3_fu_2854_p2;
wire   [9:0] or_ln55_4_fu_2879_p2;
wire   [9:0] or_ln55_5_fu_2904_p2;
wire   [9:0] or_ln55_6_fu_2929_p2;
wire   [9:0] or_ln55_7_fu_2954_p2;
wire   [9:0] or_ln55_8_fu_2979_p2;
wire   [9:0] or_ln55_9_fu_3004_p2;
wire   [9:0] or_ln55_10_fu_3029_p2;
wire   [9:0] or_ln55_11_fu_3054_p2;
wire   [9:0] or_ln55_12_fu_3079_p2;
wire   [9:0] or_ln55_13_fu_3104_p2;
wire   [9:0] or_ln55_14_fu_3129_p2;
wire   [31:0] bitcast_ln68_1_fu_3182_p1;
wire   [31:0] bitcast_ln68_fu_3178_p1;
wire   [0:0] trunc_ln68_fu_3186_p1;
wire    ap_CS_fsm_state18;
wire    regslice_both_out_V_data_V_U_apdone_blk;
reg   [14:0] ap_NS_fsm;
reg    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp1_stage4_subdone;
wire    ap_block_pp1_stage5_subdone;
wire    ap_block_pp1_stage6_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    regslice_both_in_V_data_V_U_apdone_blk;
wire   [31:0] in_r_TDATA_int_regslice;
wire    in_r_TVALID_int_regslice;
reg    in_r_TREADY_int_regslice;
wire    regslice_both_in_V_data_V_U_ack_in;
wire    regslice_both_in_V_keep_V_U_apdone_blk;
wire   [3:0] in_r_TKEEP_int_regslice;
wire    regslice_both_in_V_keep_V_U_vld_out;
wire    regslice_both_in_V_keep_V_U_ack_in;
wire    regslice_both_in_V_strb_V_U_apdone_blk;
wire   [3:0] in_r_TSTRB_int_regslice;
wire    regslice_both_in_V_strb_V_U_vld_out;
wire    regslice_both_in_V_strb_V_U_ack_in;
wire    regslice_both_in_V_last_V_U_apdone_blk;
wire   [0:0] in_r_TLAST_int_regslice;
wire    regslice_both_in_V_last_V_U_vld_out;
wire    regslice_both_in_V_last_V_U_ack_in;
wire   [31:0] out_r_TDATA_int_regslice;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_V_data_V_U_vld_out;
wire    regslice_both_out_V_keep_V_U_apdone_blk;
wire    regslice_both_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_V_keep_V_U_vld_out;
wire    regslice_both_out_V_strb_V_U_apdone_blk;
wire    regslice_both_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_V_strb_V_U_vld_out;
wire    regslice_both_out_V_last_V_U_apdone_blk;
wire    regslice_both_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 grp_kernel_mmult_float_s_fu_2557_ap_start_reg = 1'b0;
end

matmult_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_0_address0),
    .ce0(l_A_0_ce0),
    .we0(l_A_0_we0),
    .d0(l_A_0_d0),
    .q0(l_A_0_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_0_address1),
    .ce1(l_A_0_ce1),
    .q1(l_A_0_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_1_address0),
    .ce0(l_A_1_ce0),
    .we0(l_A_1_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_1_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_1_address1),
    .ce1(l_A_1_ce1),
    .q1(l_A_1_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_2_address0),
    .ce0(l_A_2_ce0),
    .we0(l_A_2_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_2_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_2_address1),
    .ce1(l_A_2_ce1),
    .q1(l_A_2_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_3_address0),
    .ce0(l_A_3_ce0),
    .we0(l_A_3_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_3_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_3_address1),
    .ce1(l_A_3_ce1),
    .q1(l_A_3_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_4_address0),
    .ce0(l_A_4_ce0),
    .we0(l_A_4_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_4_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_4_address1),
    .ce1(l_A_4_ce1),
    .q1(l_A_4_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_5_address0),
    .ce0(l_A_5_ce0),
    .we0(l_A_5_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_5_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_5_address1),
    .ce1(l_A_5_ce1),
    .q1(l_A_5_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_6_address0),
    .ce0(l_A_6_ce0),
    .we0(l_A_6_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_6_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_6_address1),
    .ce1(l_A_6_ce1),
    .q1(l_A_6_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_7_address0),
    .ce0(l_A_7_ce0),
    .we0(l_A_7_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_7_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_7_address1),
    .ce1(l_A_7_ce1),
    .q1(l_A_7_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_8_address0),
    .ce0(l_A_8_ce0),
    .we0(l_A_8_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_8_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_8_address1),
    .ce1(l_A_8_ce1),
    .q1(l_A_8_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_9_address0),
    .ce0(l_A_9_ce0),
    .we0(l_A_9_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_9_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_9_address1),
    .ce1(l_A_9_ce1),
    .q1(l_A_9_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_10_address0),
    .ce0(l_A_10_ce0),
    .we0(l_A_10_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_10_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_10_address1),
    .ce1(l_A_10_ce1),
    .q1(l_A_10_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_11_address0),
    .ce0(l_A_11_ce0),
    .we0(l_A_11_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_11_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_11_address1),
    .ce1(l_A_11_ce1),
    .q1(l_A_11_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_12_address0),
    .ce0(l_A_12_ce0),
    .we0(l_A_12_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_12_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_12_address1),
    .ce1(l_A_12_ce1),
    .q1(l_A_12_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_13_address0),
    .ce0(l_A_13_ce0),
    .we0(l_A_13_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_13_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_13_address1),
    .ce1(l_A_13_ce1),
    .q1(l_A_13_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_14_address0),
    .ce0(l_A_14_ce0),
    .we0(l_A_14_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_14_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_14_address1),
    .ce1(l_A_14_ce1),
    .q1(l_A_14_q1)
);

matmult_accel_l_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_A_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_A_15_address0),
    .ce0(l_A_15_ce0),
    .we0(l_A_15_we0),
    .d0(bitcast_ln42_1_fu_2662_p1),
    .q0(l_A_15_q0),
    .address1(grp_kernel_mmult_float_s_fu_2557_a_15_address1),
    .ce1(l_A_15_ce1),
    .q1(l_A_15_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_0_address0),
    .ce0(l_B_0_ce0),
    .we0(l_B_0_we0),
    .d0(l_B_0_d0),
    .q0(l_B_0_q0),
    .address1(l_B_0_address1),
    .ce1(l_B_0_ce1),
    .we1(l_B_0_we1),
    .d1(l_B_0_d1),
    .q1(l_B_0_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_1_address0),
    .ce0(l_B_1_ce0),
    .we0(l_B_1_we0),
    .d0(l_B_1_d0),
    .q0(l_B_1_q0),
    .address1(l_B_1_address1),
    .ce1(l_B_1_ce1),
    .we1(l_B_1_we1),
    .d1(l_B_1_d1),
    .q1(l_B_1_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_2_address0),
    .ce0(l_B_2_ce0),
    .we0(l_B_2_we0),
    .d0(l_B_2_d0),
    .q0(l_B_2_q0),
    .address1(l_B_2_address1),
    .ce1(l_B_2_ce1),
    .we1(l_B_2_we1),
    .d1(l_B_2_d1),
    .q1(l_B_2_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_3_address0),
    .ce0(l_B_3_ce0),
    .we0(l_B_3_we0),
    .d0(l_B_3_d0),
    .q0(l_B_3_q0),
    .address1(l_B_3_address1),
    .ce1(l_B_3_ce1),
    .we1(l_B_3_we1),
    .d1(l_B_3_d1),
    .q1(l_B_3_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_4_address0),
    .ce0(l_B_4_ce0),
    .we0(l_B_4_we0),
    .d0(l_B_4_d0),
    .q0(l_B_4_q0),
    .address1(l_B_4_address1),
    .ce1(l_B_4_ce1),
    .we1(l_B_4_we1),
    .d1(l_B_4_d1),
    .q1(l_B_4_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_5_address0),
    .ce0(l_B_5_ce0),
    .we0(l_B_5_we0),
    .d0(l_B_5_d0),
    .q0(l_B_5_q0),
    .address1(l_B_5_address1),
    .ce1(l_B_5_ce1),
    .we1(l_B_5_we1),
    .d1(l_B_5_d1),
    .q1(l_B_5_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_6_address0),
    .ce0(l_B_6_ce0),
    .we0(l_B_6_we0),
    .d0(l_B_6_d0),
    .q0(l_B_6_q0),
    .address1(l_B_6_address1),
    .ce1(l_B_6_ce1),
    .we1(l_B_6_we1),
    .d1(l_B_6_d1),
    .q1(l_B_6_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_7_address0),
    .ce0(l_B_7_ce0),
    .we0(l_B_7_we0),
    .d0(l_B_7_d0),
    .q0(l_B_7_q0),
    .address1(l_B_7_address1),
    .ce1(l_B_7_ce1),
    .we1(l_B_7_we1),
    .d1(l_B_7_d1),
    .q1(l_B_7_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_8_address0),
    .ce0(l_B_8_ce0),
    .we0(l_B_8_we0),
    .d0(l_B_8_d0),
    .q0(l_B_8_q0),
    .address1(l_B_8_address1),
    .ce1(l_B_8_ce1),
    .we1(l_B_8_we1),
    .d1(l_B_8_d1),
    .q1(l_B_8_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_9_address0),
    .ce0(l_B_9_ce0),
    .we0(l_B_9_we0),
    .d0(l_B_9_d0),
    .q0(l_B_9_q0),
    .address1(l_B_9_address1),
    .ce1(l_B_9_ce1),
    .we1(l_B_9_we1),
    .d1(l_B_9_d1),
    .q1(l_B_9_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_10_address0),
    .ce0(l_B_10_ce0),
    .we0(l_B_10_we0),
    .d0(l_B_10_d0),
    .q0(l_B_10_q0),
    .address1(l_B_10_address1),
    .ce1(l_B_10_ce1),
    .we1(l_B_10_we1),
    .d1(l_B_10_d1),
    .q1(l_B_10_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_11_address0),
    .ce0(l_B_11_ce0),
    .we0(l_B_11_we0),
    .d0(l_B_11_d0),
    .q0(l_B_11_q0),
    .address1(l_B_11_address1),
    .ce1(l_B_11_ce1),
    .we1(l_B_11_we1),
    .d1(l_B_11_d1),
    .q1(l_B_11_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_12_address0),
    .ce0(l_B_12_ce0),
    .we0(l_B_12_we0),
    .d0(l_B_12_d0),
    .q0(l_B_12_q0),
    .address1(l_B_12_address1),
    .ce1(l_B_12_ce1),
    .we1(l_B_12_we1),
    .d1(l_B_12_d1),
    .q1(l_B_12_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_13_address0),
    .ce0(l_B_13_ce0),
    .we0(l_B_13_we0),
    .d0(l_B_13_d0),
    .q0(l_B_13_q0),
    .address1(l_B_13_address1),
    .ce1(l_B_13_ce1),
    .we1(l_B_13_we1),
    .d1(l_B_13_d1),
    .q1(l_B_13_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_14_address0),
    .ce0(l_B_14_ce0),
    .we0(l_B_14_we0),
    .d0(l_B_14_d0),
    .q0(l_B_14_q0),
    .address1(l_B_14_address1),
    .ce1(l_B_14_ce1),
    .we1(l_B_14_we1),
    .d1(l_B_14_d1),
    .q1(l_B_14_q1)
);

matmult_accel_l_B_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_B_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_B_15_address0),
    .ce0(l_B_15_ce0),
    .we0(l_B_15_we0),
    .d0(l_B_15_d0),
    .q0(l_B_15_q0),
    .address1(l_B_15_address1),
    .ce1(l_B_15_ce1),
    .we1(l_B_15_we1),
    .d1(l_B_15_d1),
    .q1(l_B_15_q1)
);

matmult_accel_l_C_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_C_0_address0),
    .ce0(l_C_0_ce0),
    .we0(l_C_0_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_0_d0),
    .q0(l_C_0_q0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_1_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_1_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_1_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_1_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_2_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_2_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_2_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_2_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_3_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_3_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_3_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_3_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_4_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_4_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_4_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_4_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_5_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_5_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_5_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_5_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_6_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_6_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_6_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_6_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_7_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_7_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_7_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_7_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_8_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_8_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_8_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_8_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_9_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_9_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_9_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_9_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_10_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_10_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_10_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_10_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_11_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_11_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_11_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_11_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_12_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_12_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_12_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_12_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_13_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_13_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_13_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_13_d0)
);

matmult_accel_l_C_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_kernel_mmult_float_s_fu_2557_out_14_address0),
    .ce0(grp_kernel_mmult_float_s_fu_2557_out_14_ce0),
    .we0(grp_kernel_mmult_float_s_fu_2557_out_14_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_14_d0)
);

matmult_accel_l_C_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
l_C_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_C_15_address0),
    .ce0(l_C_15_ce0),
    .we0(l_C_15_we0),
    .d0(grp_kernel_mmult_float_s_fu_2557_out_15_d0),
    .q0(l_C_15_q0)
);

matmult_accel_kernel_mmult_float_s grp_kernel_mmult_float_s_fu_2557(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mmult_float_s_fu_2557_ap_start),
    .ap_done(grp_kernel_mmult_float_s_fu_2557_ap_done),
    .ap_idle(grp_kernel_mmult_float_s_fu_2557_ap_idle),
    .ap_ready(grp_kernel_mmult_float_s_fu_2557_ap_ready),
    .a_0_address0(grp_kernel_mmult_float_s_fu_2557_a_0_address0),
    .a_0_ce0(grp_kernel_mmult_float_s_fu_2557_a_0_ce0),
    .a_0_q0(l_A_0_q0),
    .a_0_address1(grp_kernel_mmult_float_s_fu_2557_a_0_address1),
    .a_0_ce1(grp_kernel_mmult_float_s_fu_2557_a_0_ce1),
    .a_0_q1(l_A_0_q1),
    .a_1_address0(grp_kernel_mmult_float_s_fu_2557_a_1_address0),
    .a_1_ce0(grp_kernel_mmult_float_s_fu_2557_a_1_ce0),
    .a_1_q0(l_A_1_q0),
    .a_1_address1(grp_kernel_mmult_float_s_fu_2557_a_1_address1),
    .a_1_ce1(grp_kernel_mmult_float_s_fu_2557_a_1_ce1),
    .a_1_q1(l_A_1_q1),
    .a_2_address0(grp_kernel_mmult_float_s_fu_2557_a_2_address0),
    .a_2_ce0(grp_kernel_mmult_float_s_fu_2557_a_2_ce0),
    .a_2_q0(l_A_2_q0),
    .a_2_address1(grp_kernel_mmult_float_s_fu_2557_a_2_address1),
    .a_2_ce1(grp_kernel_mmult_float_s_fu_2557_a_2_ce1),
    .a_2_q1(l_A_2_q1),
    .a_3_address0(grp_kernel_mmult_float_s_fu_2557_a_3_address0),
    .a_3_ce0(grp_kernel_mmult_float_s_fu_2557_a_3_ce0),
    .a_3_q0(l_A_3_q0),
    .a_3_address1(grp_kernel_mmult_float_s_fu_2557_a_3_address1),
    .a_3_ce1(grp_kernel_mmult_float_s_fu_2557_a_3_ce1),
    .a_3_q1(l_A_3_q1),
    .a_4_address0(grp_kernel_mmult_float_s_fu_2557_a_4_address0),
    .a_4_ce0(grp_kernel_mmult_float_s_fu_2557_a_4_ce0),
    .a_4_q0(l_A_4_q0),
    .a_4_address1(grp_kernel_mmult_float_s_fu_2557_a_4_address1),
    .a_4_ce1(grp_kernel_mmult_float_s_fu_2557_a_4_ce1),
    .a_4_q1(l_A_4_q1),
    .a_5_address0(grp_kernel_mmult_float_s_fu_2557_a_5_address0),
    .a_5_ce0(grp_kernel_mmult_float_s_fu_2557_a_5_ce0),
    .a_5_q0(l_A_5_q0),
    .a_5_address1(grp_kernel_mmult_float_s_fu_2557_a_5_address1),
    .a_5_ce1(grp_kernel_mmult_float_s_fu_2557_a_5_ce1),
    .a_5_q1(l_A_5_q1),
    .a_6_address0(grp_kernel_mmult_float_s_fu_2557_a_6_address0),
    .a_6_ce0(grp_kernel_mmult_float_s_fu_2557_a_6_ce0),
    .a_6_q0(l_A_6_q0),
    .a_6_address1(grp_kernel_mmult_float_s_fu_2557_a_6_address1),
    .a_6_ce1(grp_kernel_mmult_float_s_fu_2557_a_6_ce1),
    .a_6_q1(l_A_6_q1),
    .a_7_address0(grp_kernel_mmult_float_s_fu_2557_a_7_address0),
    .a_7_ce0(grp_kernel_mmult_float_s_fu_2557_a_7_ce0),
    .a_7_q0(l_A_7_q0),
    .a_7_address1(grp_kernel_mmult_float_s_fu_2557_a_7_address1),
    .a_7_ce1(grp_kernel_mmult_float_s_fu_2557_a_7_ce1),
    .a_7_q1(l_A_7_q1),
    .a_8_address0(grp_kernel_mmult_float_s_fu_2557_a_8_address0),
    .a_8_ce0(grp_kernel_mmult_float_s_fu_2557_a_8_ce0),
    .a_8_q0(l_A_8_q0),
    .a_8_address1(grp_kernel_mmult_float_s_fu_2557_a_8_address1),
    .a_8_ce1(grp_kernel_mmult_float_s_fu_2557_a_8_ce1),
    .a_8_q1(l_A_8_q1),
    .a_9_address0(grp_kernel_mmult_float_s_fu_2557_a_9_address0),
    .a_9_ce0(grp_kernel_mmult_float_s_fu_2557_a_9_ce0),
    .a_9_q0(l_A_9_q0),
    .a_9_address1(grp_kernel_mmult_float_s_fu_2557_a_9_address1),
    .a_9_ce1(grp_kernel_mmult_float_s_fu_2557_a_9_ce1),
    .a_9_q1(l_A_9_q1),
    .a_10_address0(grp_kernel_mmult_float_s_fu_2557_a_10_address0),
    .a_10_ce0(grp_kernel_mmult_float_s_fu_2557_a_10_ce0),
    .a_10_q0(l_A_10_q0),
    .a_10_address1(grp_kernel_mmult_float_s_fu_2557_a_10_address1),
    .a_10_ce1(grp_kernel_mmult_float_s_fu_2557_a_10_ce1),
    .a_10_q1(l_A_10_q1),
    .a_11_address0(grp_kernel_mmult_float_s_fu_2557_a_11_address0),
    .a_11_ce0(grp_kernel_mmult_float_s_fu_2557_a_11_ce0),
    .a_11_q0(l_A_11_q0),
    .a_11_address1(grp_kernel_mmult_float_s_fu_2557_a_11_address1),
    .a_11_ce1(grp_kernel_mmult_float_s_fu_2557_a_11_ce1),
    .a_11_q1(l_A_11_q1),
    .a_12_address0(grp_kernel_mmult_float_s_fu_2557_a_12_address0),
    .a_12_ce0(grp_kernel_mmult_float_s_fu_2557_a_12_ce0),
    .a_12_q0(l_A_12_q0),
    .a_12_address1(grp_kernel_mmult_float_s_fu_2557_a_12_address1),
    .a_12_ce1(grp_kernel_mmult_float_s_fu_2557_a_12_ce1),
    .a_12_q1(l_A_12_q1),
    .a_13_address0(grp_kernel_mmult_float_s_fu_2557_a_13_address0),
    .a_13_ce0(grp_kernel_mmult_float_s_fu_2557_a_13_ce0),
    .a_13_q0(l_A_13_q0),
    .a_13_address1(grp_kernel_mmult_float_s_fu_2557_a_13_address1),
    .a_13_ce1(grp_kernel_mmult_float_s_fu_2557_a_13_ce1),
    .a_13_q1(l_A_13_q1),
    .a_14_address0(grp_kernel_mmult_float_s_fu_2557_a_14_address0),
    .a_14_ce0(grp_kernel_mmult_float_s_fu_2557_a_14_ce0),
    .a_14_q0(l_A_14_q0),
    .a_14_address1(grp_kernel_mmult_float_s_fu_2557_a_14_address1),
    .a_14_ce1(grp_kernel_mmult_float_s_fu_2557_a_14_ce1),
    .a_14_q1(l_A_14_q1),
    .a_15_address0(grp_kernel_mmult_float_s_fu_2557_a_15_address0),
    .a_15_ce0(grp_kernel_mmult_float_s_fu_2557_a_15_ce0),
    .a_15_q0(l_A_15_q0),
    .a_15_address1(grp_kernel_mmult_float_s_fu_2557_a_15_address1),
    .a_15_ce1(grp_kernel_mmult_float_s_fu_2557_a_15_ce1),
    .a_15_q1(l_A_15_q1),
    .b_0_address0(grp_kernel_mmult_float_s_fu_2557_b_0_address0),
    .b_0_ce0(grp_kernel_mmult_float_s_fu_2557_b_0_ce0),
    .b_0_q0(l_B_0_q0),
    .b_0_address1(grp_kernel_mmult_float_s_fu_2557_b_0_address1),
    .b_0_ce1(grp_kernel_mmult_float_s_fu_2557_b_0_ce1),
    .b_0_q1(l_B_0_q1),
    .b_1_address0(grp_kernel_mmult_float_s_fu_2557_b_1_address0),
    .b_1_ce0(grp_kernel_mmult_float_s_fu_2557_b_1_ce0),
    .b_1_q0(l_B_1_q0),
    .b_1_address1(grp_kernel_mmult_float_s_fu_2557_b_1_address1),
    .b_1_ce1(grp_kernel_mmult_float_s_fu_2557_b_1_ce1),
    .b_1_q1(l_B_1_q1),
    .b_2_address0(grp_kernel_mmult_float_s_fu_2557_b_2_address0),
    .b_2_ce0(grp_kernel_mmult_float_s_fu_2557_b_2_ce0),
    .b_2_q0(l_B_2_q0),
    .b_2_address1(grp_kernel_mmult_float_s_fu_2557_b_2_address1),
    .b_2_ce1(grp_kernel_mmult_float_s_fu_2557_b_2_ce1),
    .b_2_q1(l_B_2_q1),
    .b_3_address0(grp_kernel_mmult_float_s_fu_2557_b_3_address0),
    .b_3_ce0(grp_kernel_mmult_float_s_fu_2557_b_3_ce0),
    .b_3_q0(l_B_3_q0),
    .b_3_address1(grp_kernel_mmult_float_s_fu_2557_b_3_address1),
    .b_3_ce1(grp_kernel_mmult_float_s_fu_2557_b_3_ce1),
    .b_3_q1(l_B_3_q1),
    .b_4_address0(grp_kernel_mmult_float_s_fu_2557_b_4_address0),
    .b_4_ce0(grp_kernel_mmult_float_s_fu_2557_b_4_ce0),
    .b_4_q0(l_B_4_q0),
    .b_4_address1(grp_kernel_mmult_float_s_fu_2557_b_4_address1),
    .b_4_ce1(grp_kernel_mmult_float_s_fu_2557_b_4_ce1),
    .b_4_q1(l_B_4_q1),
    .b_5_address0(grp_kernel_mmult_float_s_fu_2557_b_5_address0),
    .b_5_ce0(grp_kernel_mmult_float_s_fu_2557_b_5_ce0),
    .b_5_q0(l_B_5_q0),
    .b_5_address1(grp_kernel_mmult_float_s_fu_2557_b_5_address1),
    .b_5_ce1(grp_kernel_mmult_float_s_fu_2557_b_5_ce1),
    .b_5_q1(l_B_5_q1),
    .b_6_address0(grp_kernel_mmult_float_s_fu_2557_b_6_address0),
    .b_6_ce0(grp_kernel_mmult_float_s_fu_2557_b_6_ce0),
    .b_6_q0(l_B_6_q0),
    .b_6_address1(grp_kernel_mmult_float_s_fu_2557_b_6_address1),
    .b_6_ce1(grp_kernel_mmult_float_s_fu_2557_b_6_ce1),
    .b_6_q1(l_B_6_q1),
    .b_7_address0(grp_kernel_mmult_float_s_fu_2557_b_7_address0),
    .b_7_ce0(grp_kernel_mmult_float_s_fu_2557_b_7_ce0),
    .b_7_q0(l_B_7_q0),
    .b_7_address1(grp_kernel_mmult_float_s_fu_2557_b_7_address1),
    .b_7_ce1(grp_kernel_mmult_float_s_fu_2557_b_7_ce1),
    .b_7_q1(l_B_7_q1),
    .b_8_address0(grp_kernel_mmult_float_s_fu_2557_b_8_address0),
    .b_8_ce0(grp_kernel_mmult_float_s_fu_2557_b_8_ce0),
    .b_8_q0(l_B_8_q0),
    .b_8_address1(grp_kernel_mmult_float_s_fu_2557_b_8_address1),
    .b_8_ce1(grp_kernel_mmult_float_s_fu_2557_b_8_ce1),
    .b_8_q1(l_B_8_q1),
    .b_9_address0(grp_kernel_mmult_float_s_fu_2557_b_9_address0),
    .b_9_ce0(grp_kernel_mmult_float_s_fu_2557_b_9_ce0),
    .b_9_q0(l_B_9_q0),
    .b_9_address1(grp_kernel_mmult_float_s_fu_2557_b_9_address1),
    .b_9_ce1(grp_kernel_mmult_float_s_fu_2557_b_9_ce1),
    .b_9_q1(l_B_9_q1),
    .b_10_address0(grp_kernel_mmult_float_s_fu_2557_b_10_address0),
    .b_10_ce0(grp_kernel_mmult_float_s_fu_2557_b_10_ce0),
    .b_10_q0(l_B_10_q0),
    .b_10_address1(grp_kernel_mmult_float_s_fu_2557_b_10_address1),
    .b_10_ce1(grp_kernel_mmult_float_s_fu_2557_b_10_ce1),
    .b_10_q1(l_B_10_q1),
    .b_11_address0(grp_kernel_mmult_float_s_fu_2557_b_11_address0),
    .b_11_ce0(grp_kernel_mmult_float_s_fu_2557_b_11_ce0),
    .b_11_q0(l_B_11_q0),
    .b_11_address1(grp_kernel_mmult_float_s_fu_2557_b_11_address1),
    .b_11_ce1(grp_kernel_mmult_float_s_fu_2557_b_11_ce1),
    .b_11_q1(l_B_11_q1),
    .b_12_address0(grp_kernel_mmult_float_s_fu_2557_b_12_address0),
    .b_12_ce0(grp_kernel_mmult_float_s_fu_2557_b_12_ce0),
    .b_12_q0(l_B_12_q0),
    .b_12_address1(grp_kernel_mmult_float_s_fu_2557_b_12_address1),
    .b_12_ce1(grp_kernel_mmult_float_s_fu_2557_b_12_ce1),
    .b_12_q1(l_B_12_q1),
    .b_13_address0(grp_kernel_mmult_float_s_fu_2557_b_13_address0),
    .b_13_ce0(grp_kernel_mmult_float_s_fu_2557_b_13_ce0),
    .b_13_q0(l_B_13_q0),
    .b_13_address1(grp_kernel_mmult_float_s_fu_2557_b_13_address1),
    .b_13_ce1(grp_kernel_mmult_float_s_fu_2557_b_13_ce1),
    .b_13_q1(l_B_13_q1),
    .b_14_address0(grp_kernel_mmult_float_s_fu_2557_b_14_address0),
    .b_14_ce0(grp_kernel_mmult_float_s_fu_2557_b_14_ce0),
    .b_14_q0(l_B_14_q0),
    .b_14_address1(grp_kernel_mmult_float_s_fu_2557_b_14_address1),
    .b_14_ce1(grp_kernel_mmult_float_s_fu_2557_b_14_ce1),
    .b_14_q1(l_B_14_q1),
    .b_15_address0(grp_kernel_mmult_float_s_fu_2557_b_15_address0),
    .b_15_ce0(grp_kernel_mmult_float_s_fu_2557_b_15_ce0),
    .b_15_q0(l_B_15_q0),
    .b_15_address1(grp_kernel_mmult_float_s_fu_2557_b_15_address1),
    .b_15_ce1(grp_kernel_mmult_float_s_fu_2557_b_15_ce1),
    .b_15_q1(l_B_15_q1),
    .out_0_address0(grp_kernel_mmult_float_s_fu_2557_out_0_address0),
    .out_0_ce0(grp_kernel_mmult_float_s_fu_2557_out_0_ce0),
    .out_0_we0(grp_kernel_mmult_float_s_fu_2557_out_0_we0),
    .out_0_d0(grp_kernel_mmult_float_s_fu_2557_out_0_d0),
    .out_1_address0(grp_kernel_mmult_float_s_fu_2557_out_1_address0),
    .out_1_ce0(grp_kernel_mmult_float_s_fu_2557_out_1_ce0),
    .out_1_we0(grp_kernel_mmult_float_s_fu_2557_out_1_we0),
    .out_1_d0(grp_kernel_mmult_float_s_fu_2557_out_1_d0),
    .out_2_address0(grp_kernel_mmult_float_s_fu_2557_out_2_address0),
    .out_2_ce0(grp_kernel_mmult_float_s_fu_2557_out_2_ce0),
    .out_2_we0(grp_kernel_mmult_float_s_fu_2557_out_2_we0),
    .out_2_d0(grp_kernel_mmult_float_s_fu_2557_out_2_d0),
    .out_3_address0(grp_kernel_mmult_float_s_fu_2557_out_3_address0),
    .out_3_ce0(grp_kernel_mmult_float_s_fu_2557_out_3_ce0),
    .out_3_we0(grp_kernel_mmult_float_s_fu_2557_out_3_we0),
    .out_3_d0(grp_kernel_mmult_float_s_fu_2557_out_3_d0),
    .out_4_address0(grp_kernel_mmult_float_s_fu_2557_out_4_address0),
    .out_4_ce0(grp_kernel_mmult_float_s_fu_2557_out_4_ce0),
    .out_4_we0(grp_kernel_mmult_float_s_fu_2557_out_4_we0),
    .out_4_d0(grp_kernel_mmult_float_s_fu_2557_out_4_d0),
    .out_5_address0(grp_kernel_mmult_float_s_fu_2557_out_5_address0),
    .out_5_ce0(grp_kernel_mmult_float_s_fu_2557_out_5_ce0),
    .out_5_we0(grp_kernel_mmult_float_s_fu_2557_out_5_we0),
    .out_5_d0(grp_kernel_mmult_float_s_fu_2557_out_5_d0),
    .out_6_address0(grp_kernel_mmult_float_s_fu_2557_out_6_address0),
    .out_6_ce0(grp_kernel_mmult_float_s_fu_2557_out_6_ce0),
    .out_6_we0(grp_kernel_mmult_float_s_fu_2557_out_6_we0),
    .out_6_d0(grp_kernel_mmult_float_s_fu_2557_out_6_d0),
    .out_7_address0(grp_kernel_mmult_float_s_fu_2557_out_7_address0),
    .out_7_ce0(grp_kernel_mmult_float_s_fu_2557_out_7_ce0),
    .out_7_we0(grp_kernel_mmult_float_s_fu_2557_out_7_we0),
    .out_7_d0(grp_kernel_mmult_float_s_fu_2557_out_7_d0),
    .out_8_address0(grp_kernel_mmult_float_s_fu_2557_out_8_address0),
    .out_8_ce0(grp_kernel_mmult_float_s_fu_2557_out_8_ce0),
    .out_8_we0(grp_kernel_mmult_float_s_fu_2557_out_8_we0),
    .out_8_d0(grp_kernel_mmult_float_s_fu_2557_out_8_d0),
    .out_9_address0(grp_kernel_mmult_float_s_fu_2557_out_9_address0),
    .out_9_ce0(grp_kernel_mmult_float_s_fu_2557_out_9_ce0),
    .out_9_we0(grp_kernel_mmult_float_s_fu_2557_out_9_we0),
    .out_9_d0(grp_kernel_mmult_float_s_fu_2557_out_9_d0),
    .out_10_address0(grp_kernel_mmult_float_s_fu_2557_out_10_address0),
    .out_10_ce0(grp_kernel_mmult_float_s_fu_2557_out_10_ce0),
    .out_10_we0(grp_kernel_mmult_float_s_fu_2557_out_10_we0),
    .out_10_d0(grp_kernel_mmult_float_s_fu_2557_out_10_d0),
    .out_11_address0(grp_kernel_mmult_float_s_fu_2557_out_11_address0),
    .out_11_ce0(grp_kernel_mmult_float_s_fu_2557_out_11_ce0),
    .out_11_we0(grp_kernel_mmult_float_s_fu_2557_out_11_we0),
    .out_11_d0(grp_kernel_mmult_float_s_fu_2557_out_11_d0),
    .out_12_address0(grp_kernel_mmult_float_s_fu_2557_out_12_address0),
    .out_12_ce0(grp_kernel_mmult_float_s_fu_2557_out_12_ce0),
    .out_12_we0(grp_kernel_mmult_float_s_fu_2557_out_12_we0),
    .out_12_d0(grp_kernel_mmult_float_s_fu_2557_out_12_d0),
    .out_13_address0(grp_kernel_mmult_float_s_fu_2557_out_13_address0),
    .out_13_ce0(grp_kernel_mmult_float_s_fu_2557_out_13_ce0),
    .out_13_we0(grp_kernel_mmult_float_s_fu_2557_out_13_we0),
    .out_13_d0(grp_kernel_mmult_float_s_fu_2557_out_13_d0),
    .out_14_address0(grp_kernel_mmult_float_s_fu_2557_out_14_address0),
    .out_14_ce0(grp_kernel_mmult_float_s_fu_2557_out_14_ce0),
    .out_14_we0(grp_kernel_mmult_float_s_fu_2557_out_14_we0),
    .out_14_d0(grp_kernel_mmult_float_s_fu_2557_out_14_d0),
    .out_15_address0(grp_kernel_mmult_float_s_fu_2557_out_15_address0),
    .out_15_ce0(grp_kernel_mmult_float_s_fu_2557_out_15_ce0),
    .out_15_we0(grp_kernel_mmult_float_s_fu_2557_out_15_we0),
    .out_15_d0(grp_kernel_mmult_float_s_fu_2557_out_15_d0)
);

matmult_accel_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_data_V_U_ack_in),
    .data_out(in_r_TDATA_int_regslice),
    .vld_out(in_r_TVALID_int_regslice),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_V_data_V_U_apdone_blk)
);

matmult_accel_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TKEEP),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_keep_V_U_ack_in),
    .data_out(in_r_TKEEP_int_regslice),
    .vld_out(regslice_both_in_V_keep_V_U_vld_out),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_V_keep_V_U_apdone_blk)
);

matmult_accel_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TSTRB),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_strb_V_U_ack_in),
    .data_out(in_r_TSTRB_int_regslice),
    .vld_out(regslice_both_in_V_strb_V_U_vld_out),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_V_strb_V_U_apdone_blk)
);

matmult_accel_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TLAST),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_last_V_U_ack_in),
    .data_out(in_r_TLAST_int_regslice),
    .vld_out(regslice_both_in_V_last_V_U_vld_out),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_V_last_V_U_apdone_blk)
);

matmult_accel_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_V_data_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_data_V_U_apdone_blk)
);

matmult_accel_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_keep_V_U_ack_in_dummy),
    .data_out(out_r_TKEEP),
    .vld_out(regslice_both_out_V_keep_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_keep_V_U_apdone_blk)
);

matmult_accel_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_strb_V_U_ack_in_dummy),
    .data_out(out_r_TSTRB),
    .vld_out(regslice_both_out_V_strb_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_strb_V_U_apdone_blk)
);

matmult_accel_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(last_V_reg_3300),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_last_V_U_ack_in_dummy),
    .data_out(out_r_TLAST),
    .vld_out(regslice_both_out_V_last_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage7_subdone) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state15))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((grp_kernel_mmult_float_s_fu_2557_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state15)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state15);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if (((grp_kernel_mmult_float_s_fu_2557_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mmult_float_s_fu_2557_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_kernel_mmult_float_s_fu_2557_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mmult_float_s_fu_2557_ap_ready == 1'b1)) begin
            grp_kernel_mmult_float_s_fu_2557_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_1_reg_2535 <= 11'd0;
    end else if (((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_1_reg_2535 <= add_ln47_reg_3209;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_kernel_mmult_float_s_fu_2557_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        i_2_reg_2546 <= 11'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln62_fu_3160_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        i_2_reg_2546 <= add_ln62_fu_3154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_2524 <= 11'd0;
    end else if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_2524 <= add_ln34_fu_2621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln47_reg_3209 <= add_ln47_fu_2681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        bitcast_ln55_1_reg_3245[0] <= bitcast_ln55_1_fu_2758_p1[0];
        shl_ln_reg_3227[9 : 4] <= shl_ln_fu_2727_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln47_reg_3214 <= icmp_ln47_fu_2687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln62_reg_3286 <= icmp_ln62_fu_3160_p2;
        icmp_ln62_reg_3286_pp2_iter1_reg <= icmp_ln62_reg_3286;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln62_fu_3160_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        last_V_reg_3300 <= last_V_fu_3172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln47_fu_2687_p2 == 1'd0))) begin
        trunc_ln55_reg_3222 <= trunc_ln55_fu_2703_p1;
        trunc_ln_reg_3218 <= {{ap_phi_mux_i_1_phi_fu_2539_p4[9:6]}};
    end
end

always @ (*) begin
    if ((icmp_ln47_fu_2687_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln62_fu_3160_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_1_phi_fu_2539_p4 = add_ln47_reg_3209;
    end else begin
        ap_phi_mux_i_1_phi_fu_2539_p4 = i_1_reg_2535;
    end
end

always @ (*) begin
    if (((regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        in_r_TDATA_blk_n = in_r_TVALID_int_regslice;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | (~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        in_r_TREADY_int_regslice = 1'b1;
    end else begin
        in_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_0_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_0_address0 = grp_kernel_mmult_float_s_fu_2557_a_0_address0;
    end else begin
        l_A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_0_ce0 = grp_kernel_mmult_float_s_fu_2557_a_0_ce0;
    end else begin
        l_A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_0_ce1 = grp_kernel_mmult_float_s_fu_2557_a_0_ce1;
    end else begin
        l_A_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_0_we0 = 1'b1;
    end else begin
        l_A_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_10_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_10_address0 = grp_kernel_mmult_float_s_fu_2557_a_10_address0;
    end else begin
        l_A_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_10_ce0 = grp_kernel_mmult_float_s_fu_2557_a_10_ce0;
    end else begin
        l_A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_10_ce1 = grp_kernel_mmult_float_s_fu_2557_a_10_ce1;
    end else begin
        l_A_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_10_we0 = 1'b1;
    end else begin
        l_A_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_11_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_11_address0 = grp_kernel_mmult_float_s_fu_2557_a_11_address0;
    end else begin
        l_A_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_11_ce0 = grp_kernel_mmult_float_s_fu_2557_a_11_ce0;
    end else begin
        l_A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_11_ce1 = grp_kernel_mmult_float_s_fu_2557_a_11_ce1;
    end else begin
        l_A_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_11_we0 = 1'b1;
    end else begin
        l_A_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_12_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_12_address0 = grp_kernel_mmult_float_s_fu_2557_a_12_address0;
    end else begin
        l_A_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_12_ce0 = grp_kernel_mmult_float_s_fu_2557_a_12_ce0;
    end else begin
        l_A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_12_ce1 = grp_kernel_mmult_float_s_fu_2557_a_12_ce1;
    end else begin
        l_A_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_12_we0 = 1'b1;
    end else begin
        l_A_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_13_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_13_address0 = grp_kernel_mmult_float_s_fu_2557_a_13_address0;
    end else begin
        l_A_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_13_ce0 = grp_kernel_mmult_float_s_fu_2557_a_13_ce0;
    end else begin
        l_A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_13_ce1 = grp_kernel_mmult_float_s_fu_2557_a_13_ce1;
    end else begin
        l_A_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_13_we0 = 1'b1;
    end else begin
        l_A_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_14_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_14_address0 = grp_kernel_mmult_float_s_fu_2557_a_14_address0;
    end else begin
        l_A_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_14_ce0 = grp_kernel_mmult_float_s_fu_2557_a_14_ce0;
    end else begin
        l_A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_14_ce1 = grp_kernel_mmult_float_s_fu_2557_a_14_ce1;
    end else begin
        l_A_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_14_we0 = 1'b1;
    end else begin
        l_A_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_15_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_15_address0 = grp_kernel_mmult_float_s_fu_2557_a_15_address0;
    end else begin
        l_A_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_15_ce0 = grp_kernel_mmult_float_s_fu_2557_a_15_ce0;
    end else begin
        l_A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_15_ce1 = grp_kernel_mmult_float_s_fu_2557_a_15_ce1;
    end else begin
        l_A_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_15_we0 = 1'b1;
    end else begin
        l_A_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_1_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_1_address0 = grp_kernel_mmult_float_s_fu_2557_a_1_address0;
    end else begin
        l_A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_1_ce0 = grp_kernel_mmult_float_s_fu_2557_a_1_ce0;
    end else begin
        l_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_1_ce1 = grp_kernel_mmult_float_s_fu_2557_a_1_ce1;
    end else begin
        l_A_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_1_we0 = 1'b1;
    end else begin
        l_A_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_2_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_2_address0 = grp_kernel_mmult_float_s_fu_2557_a_2_address0;
    end else begin
        l_A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_2_ce0 = grp_kernel_mmult_float_s_fu_2557_a_2_ce0;
    end else begin
        l_A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_2_ce1 = grp_kernel_mmult_float_s_fu_2557_a_2_ce1;
    end else begin
        l_A_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_2_we0 = 1'b1;
    end else begin
        l_A_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_3_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_3_address0 = grp_kernel_mmult_float_s_fu_2557_a_3_address0;
    end else begin
        l_A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_3_ce0 = grp_kernel_mmult_float_s_fu_2557_a_3_ce0;
    end else begin
        l_A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_3_ce1 = grp_kernel_mmult_float_s_fu_2557_a_3_ce1;
    end else begin
        l_A_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_3_we0 = 1'b1;
    end else begin
        l_A_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_4_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_4_address0 = grp_kernel_mmult_float_s_fu_2557_a_4_address0;
    end else begin
        l_A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_4_ce0 = grp_kernel_mmult_float_s_fu_2557_a_4_ce0;
    end else begin
        l_A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_4_ce1 = grp_kernel_mmult_float_s_fu_2557_a_4_ce1;
    end else begin
        l_A_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_4_we0 = 1'b1;
    end else begin
        l_A_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_5_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_5_address0 = grp_kernel_mmult_float_s_fu_2557_a_5_address0;
    end else begin
        l_A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_5_ce0 = grp_kernel_mmult_float_s_fu_2557_a_5_ce0;
    end else begin
        l_A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_5_ce1 = grp_kernel_mmult_float_s_fu_2557_a_5_ce1;
    end else begin
        l_A_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_5_we0 = 1'b1;
    end else begin
        l_A_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_6_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_6_address0 = grp_kernel_mmult_float_s_fu_2557_a_6_address0;
    end else begin
        l_A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_6_ce0 = grp_kernel_mmult_float_s_fu_2557_a_6_ce0;
    end else begin
        l_A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_6_ce1 = grp_kernel_mmult_float_s_fu_2557_a_6_ce1;
    end else begin
        l_A_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_6_we0 = 1'b1;
    end else begin
        l_A_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_7_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_7_address0 = grp_kernel_mmult_float_s_fu_2557_a_7_address0;
    end else begin
        l_A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_7_ce0 = grp_kernel_mmult_float_s_fu_2557_a_7_ce0;
    end else begin
        l_A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_7_ce1 = grp_kernel_mmult_float_s_fu_2557_a_7_ce1;
    end else begin
        l_A_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_7_we0 = 1'b1;
    end else begin
        l_A_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_8_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_8_address0 = grp_kernel_mmult_float_s_fu_2557_a_8_address0;
    end else begin
        l_A_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_8_ce0 = grp_kernel_mmult_float_s_fu_2557_a_8_ce0;
    end else begin
        l_A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_8_ce1 = grp_kernel_mmult_float_s_fu_2557_a_8_ce1;
    end else begin
        l_A_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_8_we0 = 1'b1;
    end else begin
        l_A_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        l_A_9_address0 = i_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_9_address0 = grp_kernel_mmult_float_s_fu_2557_a_9_address0;
    end else begin
        l_A_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_9_ce0 = grp_kernel_mmult_float_s_fu_2557_a_9_ce0;
    end else begin
        l_A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_A_9_ce1 = grp_kernel_mmult_float_s_fu_2557_a_9_ce1;
    end else begin
        l_A_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_A_9_we0 = 1'b1;
    end else begin
        l_A_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_0_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_0_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_0_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_0_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_0_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_0_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_0_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_0_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_0_address0 = grp_kernel_mmult_float_s_fu_2557_b_0_address0;
    end else begin
        l_B_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_0_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_0_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_0_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_0_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_0_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_0_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_0_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_0_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_0_address1 = grp_kernel_mmult_float_s_fu_2557_b_0_address1;
    end else begin
        l_B_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_0_ce0 = grp_kernel_mmult_float_s_fu_2557_b_0_ce0;
    end else begin
        l_B_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_0_ce1 = grp_kernel_mmult_float_s_fu_2557_b_0_ce1;
    end else begin
        l_B_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_0_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_0_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_0_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_0_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd0)))) begin
        l_B_0_we0 = 1'b1;
    end else begin
        l_B_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd0)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd0)))) begin
        l_B_0_we1 = 1'b1;
    end else begin
        l_B_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_10_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_10_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_10_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_10_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_10_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_10_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_10_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_10_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_10_address0 = grp_kernel_mmult_float_s_fu_2557_b_10_address0;
    end else begin
        l_B_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_10_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_10_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_10_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_10_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_10_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_10_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_10_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_10_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_10_address1 = grp_kernel_mmult_float_s_fu_2557_b_10_address1;
    end else begin
        l_B_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_10_ce0 = grp_kernel_mmult_float_s_fu_2557_b_10_ce0;
    end else begin
        l_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_10_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_10_ce1 = grp_kernel_mmult_float_s_fu_2557_b_10_ce1;
    end else begin
        l_B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_10_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_10_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_10_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_10_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd10)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd10)))) begin
        l_B_10_we0 = 1'b1;
    end else begin
        l_B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd10)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd10)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd10)))) begin
        l_B_10_we1 = 1'b1;
    end else begin
        l_B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_11_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_11_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_11_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_11_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_11_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_11_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_11_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_11_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_11_address0 = grp_kernel_mmult_float_s_fu_2557_b_11_address0;
    end else begin
        l_B_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_11_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_11_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_11_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_11_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_11_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_11_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_11_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_11_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_11_address1 = grp_kernel_mmult_float_s_fu_2557_b_11_address1;
    end else begin
        l_B_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_11_ce0 = grp_kernel_mmult_float_s_fu_2557_b_11_ce0;
    end else begin
        l_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_11_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_11_ce1 = grp_kernel_mmult_float_s_fu_2557_b_11_ce1;
    end else begin
        l_B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_11_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_11_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_11_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_11_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd11)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd11)))) begin
        l_B_11_we0 = 1'b1;
    end else begin
        l_B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd11)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd11)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd11)))) begin
        l_B_11_we1 = 1'b1;
    end else begin
        l_B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_12_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_12_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_12_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_12_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_12_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_12_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_12_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_12_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_12_address0 = grp_kernel_mmult_float_s_fu_2557_b_12_address0;
    end else begin
        l_B_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_12_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_12_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_12_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_12_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_12_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_12_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_12_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_12_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_12_address1 = grp_kernel_mmult_float_s_fu_2557_b_12_address1;
    end else begin
        l_B_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_12_ce0 = grp_kernel_mmult_float_s_fu_2557_b_12_ce0;
    end else begin
        l_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_12_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_12_ce1 = grp_kernel_mmult_float_s_fu_2557_b_12_ce1;
    end else begin
        l_B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_12_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_12_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_12_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_12_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd12)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd12)))) begin
        l_B_12_we0 = 1'b1;
    end else begin
        l_B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd12)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd12)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd12)))) begin
        l_B_12_we1 = 1'b1;
    end else begin
        l_B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_13_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_13_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_13_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_13_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_13_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_13_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_13_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_13_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_13_address0 = grp_kernel_mmult_float_s_fu_2557_b_13_address0;
    end else begin
        l_B_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_13_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_13_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_13_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_13_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_13_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_13_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_13_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_13_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_13_address1 = grp_kernel_mmult_float_s_fu_2557_b_13_address1;
    end else begin
        l_B_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_13_ce0 = grp_kernel_mmult_float_s_fu_2557_b_13_ce0;
    end else begin
        l_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_13_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_13_ce1 = grp_kernel_mmult_float_s_fu_2557_b_13_ce1;
    end else begin
        l_B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_13_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_13_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_13_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_13_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd13)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd13)))) begin
        l_B_13_we0 = 1'b1;
    end else begin
        l_B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd13)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd13)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd13)))) begin
        l_B_13_we1 = 1'b1;
    end else begin
        l_B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_14_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_14_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_14_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_14_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_14_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_14_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_14_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_14_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_14_address0 = grp_kernel_mmult_float_s_fu_2557_b_14_address0;
    end else begin
        l_B_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_14_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_14_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_14_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_14_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_14_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_14_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_14_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_14_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_14_address1 = grp_kernel_mmult_float_s_fu_2557_b_14_address1;
    end else begin
        l_B_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_14_ce0 = grp_kernel_mmult_float_s_fu_2557_b_14_ce0;
    end else begin
        l_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_14_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_14_ce1 = grp_kernel_mmult_float_s_fu_2557_b_14_ce1;
    end else begin
        l_B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_14_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_14_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_14_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_14_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd14)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd14)))) begin
        l_B_14_we0 = 1'b1;
    end else begin
        l_B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd14)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd14)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd14)))) begin
        l_B_14_we1 = 1'b1;
    end else begin
        l_B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_15_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_15_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_15_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_15_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_15_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_15_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_15_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_15_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_15_address0 = grp_kernel_mmult_float_s_fu_2557_b_15_address0;
    end else begin
        l_B_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_15_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_15_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_15_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_15_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_15_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_15_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_15_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_15_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_15_address1 = grp_kernel_mmult_float_s_fu_2557_b_15_address1;
    end else begin
        l_B_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_15_ce0 = grp_kernel_mmult_float_s_fu_2557_b_15_ce0;
    end else begin
        l_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_15_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_15_ce1 = grp_kernel_mmult_float_s_fu_2557_b_15_ce1;
    end else begin
        l_B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_15_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_15_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_15_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_15_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd15)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd15)))) begin
        l_B_15_we0 = 1'b1;
    end else begin
        l_B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd15)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd15)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd15)))) begin
        l_B_15_we1 = 1'b1;
    end else begin
        l_B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_1_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_1_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_1_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_1_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_1_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_1_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_1_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_1_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_1_address0 = grp_kernel_mmult_float_s_fu_2557_b_1_address0;
    end else begin
        l_B_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_1_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_1_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_1_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_1_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_1_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_1_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_1_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_1_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_1_address1 = grp_kernel_mmult_float_s_fu_2557_b_1_address1;
    end else begin
        l_B_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_1_ce0 = grp_kernel_mmult_float_s_fu_2557_b_1_ce0;
    end else begin
        l_B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_1_ce1 = grp_kernel_mmult_float_s_fu_2557_b_1_ce1;
    end else begin
        l_B_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_1_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_1_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_1_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_1_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd1)))) begin
        l_B_1_we0 = 1'b1;
    end else begin
        l_B_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd1)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd1)))) begin
        l_B_1_we1 = 1'b1;
    end else begin
        l_B_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_2_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_2_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_2_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_2_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_2_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_2_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_2_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_2_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_2_address0 = grp_kernel_mmult_float_s_fu_2557_b_2_address0;
    end else begin
        l_B_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_2_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_2_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_2_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_2_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_2_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_2_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_2_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_2_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_2_address1 = grp_kernel_mmult_float_s_fu_2557_b_2_address1;
    end else begin
        l_B_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_2_ce0 = grp_kernel_mmult_float_s_fu_2557_b_2_ce0;
    end else begin
        l_B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_2_ce1 = grp_kernel_mmult_float_s_fu_2557_b_2_ce1;
    end else begin
        l_B_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_2_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_2_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_2_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_2_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd2)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd2)))) begin
        l_B_2_we0 = 1'b1;
    end else begin
        l_B_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd2)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd2)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd2)))) begin
        l_B_2_we1 = 1'b1;
    end else begin
        l_B_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_3_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_3_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_3_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_3_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_3_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_3_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_3_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_3_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_3_address0 = grp_kernel_mmult_float_s_fu_2557_b_3_address0;
    end else begin
        l_B_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_3_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_3_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_3_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_3_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_3_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_3_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_3_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_3_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_3_address1 = grp_kernel_mmult_float_s_fu_2557_b_3_address1;
    end else begin
        l_B_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_3_ce0 = grp_kernel_mmult_float_s_fu_2557_b_3_ce0;
    end else begin
        l_B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_3_ce1 = grp_kernel_mmult_float_s_fu_2557_b_3_ce1;
    end else begin
        l_B_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_3_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_3_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_3_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_3_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd3)))) begin
        l_B_3_we0 = 1'b1;
    end else begin
        l_B_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd3)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd3)))) begin
        l_B_3_we1 = 1'b1;
    end else begin
        l_B_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_4_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_4_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_4_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_4_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_4_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_4_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_4_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_4_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_4_address0 = grp_kernel_mmult_float_s_fu_2557_b_4_address0;
    end else begin
        l_B_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_4_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_4_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_4_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_4_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_4_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_4_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_4_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_4_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_4_address1 = grp_kernel_mmult_float_s_fu_2557_b_4_address1;
    end else begin
        l_B_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_4_ce0 = grp_kernel_mmult_float_s_fu_2557_b_4_ce0;
    end else begin
        l_B_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_4_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_4_ce1 = grp_kernel_mmult_float_s_fu_2557_b_4_ce1;
    end else begin
        l_B_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_4_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_4_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_4_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_4_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd4)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd4)))) begin
        l_B_4_we0 = 1'b1;
    end else begin
        l_B_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd4)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd4)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd4)))) begin
        l_B_4_we1 = 1'b1;
    end else begin
        l_B_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_5_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_5_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_5_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_5_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_5_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_5_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_5_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_5_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_5_address0 = grp_kernel_mmult_float_s_fu_2557_b_5_address0;
    end else begin
        l_B_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_5_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_5_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_5_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_5_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_5_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_5_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_5_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_5_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_5_address1 = grp_kernel_mmult_float_s_fu_2557_b_5_address1;
    end else begin
        l_B_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_5_ce0 = grp_kernel_mmult_float_s_fu_2557_b_5_ce0;
    end else begin
        l_B_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_5_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_5_ce1 = grp_kernel_mmult_float_s_fu_2557_b_5_ce1;
    end else begin
        l_B_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_5_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_5_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_5_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_5_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd5)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd5)))) begin
        l_B_5_we0 = 1'b1;
    end else begin
        l_B_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd5)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd5)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd5)))) begin
        l_B_5_we1 = 1'b1;
    end else begin
        l_B_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_6_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_6_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_6_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_6_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_6_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_6_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_6_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_6_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_6_address0 = grp_kernel_mmult_float_s_fu_2557_b_6_address0;
    end else begin
        l_B_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_6_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_6_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_6_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_6_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_6_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_6_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_6_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_6_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_6_address1 = grp_kernel_mmult_float_s_fu_2557_b_6_address1;
    end else begin
        l_B_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_6_ce0 = grp_kernel_mmult_float_s_fu_2557_b_6_ce0;
    end else begin
        l_B_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_6_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_6_ce1 = grp_kernel_mmult_float_s_fu_2557_b_6_ce1;
    end else begin
        l_B_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_6_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_6_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_6_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_6_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd6)))) begin
        l_B_6_we0 = 1'b1;
    end else begin
        l_B_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd6)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd6)))) begin
        l_B_6_we1 = 1'b1;
    end else begin
        l_B_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_7_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_7_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_7_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_7_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_7_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_7_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_7_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_7_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_7_address0 = grp_kernel_mmult_float_s_fu_2557_b_7_address0;
    end else begin
        l_B_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_7_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_7_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_7_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_7_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_7_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_7_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_7_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_7_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_7_address1 = grp_kernel_mmult_float_s_fu_2557_b_7_address1;
    end else begin
        l_B_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_7_ce0 = grp_kernel_mmult_float_s_fu_2557_b_7_ce0;
    end else begin
        l_B_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_7_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_7_ce1 = grp_kernel_mmult_float_s_fu_2557_b_7_ce1;
    end else begin
        l_B_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_7_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_7_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_7_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_7_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd7)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd7)))) begin
        l_B_7_we0 = 1'b1;
    end else begin
        l_B_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd7)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd7)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd7)))) begin
        l_B_7_we1 = 1'b1;
    end else begin
        l_B_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_8_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_8_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_8_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_8_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_8_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_8_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_8_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_8_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_8_address0 = grp_kernel_mmult_float_s_fu_2557_b_8_address0;
    end else begin
        l_B_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_8_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_8_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_8_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_8_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_8_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_8_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_8_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_8_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_8_address1 = grp_kernel_mmult_float_s_fu_2557_b_8_address1;
    end else begin
        l_B_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_8_ce0 = grp_kernel_mmult_float_s_fu_2557_b_8_ce0;
    end else begin
        l_B_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_8_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_8_ce1 = grp_kernel_mmult_float_s_fu_2557_b_8_ce1;
    end else begin
        l_B_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_8_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_8_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_8_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_8_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd8)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd8)))) begin
        l_B_8_we0 = 1'b1;
    end else begin
        l_B_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd8)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd8)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd8)))) begin
        l_B_8_we1 = 1'b1;
    end else begin
        l_B_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_9_address0 = zext_ln55_15_fu_3134_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_9_address0 = zext_ln55_13_fu_3084_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_9_address0 = zext_ln55_11_fu_3034_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_9_address0 = zext_ln55_9_fu_2984_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_9_address0 = zext_ln55_7_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_9_address0 = zext_ln55_5_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_9_address0 = zext_ln55_3_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_9_address0 = zext_ln55_1_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_9_address0 = grp_kernel_mmult_float_s_fu_2557_b_9_address0;
    end else begin
        l_B_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_B_9_address1 = zext_ln55_14_fu_3109_p1;
    end else if (((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        l_B_9_address1 = zext_ln55_12_fu_3059_p1;
    end else if (((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        l_B_9_address1 = zext_ln55_10_fu_3009_p1;
    end else if (((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        l_B_9_address1 = zext_ln55_8_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        l_B_9_address1 = zext_ln55_6_fu_2909_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        l_B_9_address1 = zext_ln55_4_fu_2859_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        l_B_9_address1 = zext_ln55_2_fu_2809_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_9_address1 = zext_ln55_fu_2734_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_9_address1 = grp_kernel_mmult_float_s_fu_2557_b_9_address1;
    end else begin
        l_B_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_9_ce0 = grp_kernel_mmult_float_s_fu_2557_b_9_ce0;
    end else begin
        l_B_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        l_B_9_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_B_9_ce1 = grp_kernel_mmult_float_s_fu_2557_b_9_ce1;
    end else begin
        l_B_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_9_d0 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_9_d0 = bitcast_ln55_1_fu_2758_p1;
    end else begin
        l_B_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        l_B_9_d1 = bitcast_ln55_1_reg_3245;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        l_B_9_d1 = bitcast_ln55_fu_2707_p1;
    end else begin
        l_B_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd9)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd9)))) begin
        l_B_9_we0 = 1'b1;
    end else begin
        l_B_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (trunc_ln_reg_3218 == 4'd9)) | ((icmp_ln47_reg_3214 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (trunc_ln_reg_3218 == 4'd9)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln_reg_3218 == 4'd9)))) begin
        l_B_9_we1 = 1'b1;
    end else begin
        l_B_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        l_C_0_address0 = i_2_cast_fu_3166_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_C_0_address0 = grp_kernel_mmult_float_s_fu_2557_out_0_address0;
    end else begin
        l_C_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        l_C_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_C_0_ce0 = grp_kernel_mmult_float_s_fu_2557_out_0_ce0;
    end else begin
        l_C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_C_0_we0 = grp_kernel_mmult_float_s_fu_2557_out_0_we0;
    end else begin
        l_C_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        l_C_15_address0 = i_2_cast_fu_3166_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_C_15_address0 = grp_kernel_mmult_float_s_fu_2557_out_15_address0;
    end else begin
        l_C_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        l_C_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l_C_15_ce0 = grp_kernel_mmult_float_s_fu_2557_out_15_ce0;
    end else begin
        l_C_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l_C_15_we0 = grp_kernel_mmult_float_s_fu_2557_out_15_we0;
    end else begin
        l_C_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln62_reg_3286_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((icmp_ln62_reg_3286 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln62_reg_3286 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0)) & (icmp_ln34_fu_2627_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln47_fu_2687_p2 == 1'd1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln47_fu_2687_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_kernel_mmult_float_s_fu_2557_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln62_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln62_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln34_fu_2621_p2 = (i_reg_2524 + 11'd1);

assign add_ln47_fu_2681_p2 = (ap_phi_mux_i_1_phi_fu_2539_p4 + 11'd1);

assign add_ln62_fu_3154_p2 = (i_2_reg_2546 + 11'd1);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((icmp_ln47_reg_3214 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((icmp_ln47_reg_3214 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (in_r_TVALID_int_regslice == 1'b0));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = (((icmp_ln62_reg_3286_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (out_r_TREADY_int_regslice == 1'b0)) | ((icmp_ln62_reg_3286 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (out_r_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((ap_enable_reg_pp2_iter2 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((icmp_ln62_reg_3286_pp2_iter1_reg == 1'd0) & (out_r_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((icmp_ln62_reg_3286 == 1'd0) & (out_r_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((ap_enable_reg_pp2_iter2 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((icmp_ln62_reg_3286_pp2_iter1_reg == 1'd0) & (out_r_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((icmp_ln62_reg_3286 == 1'd0) & (out_r_TREADY_int_regslice == 1'b0)))));
end

assign ap_block_state10_pp1_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_io = ((icmp_ln62_reg_3286 == 1'd0) & (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp2_stage0_iter1 = ((icmp_ln62_reg_3286 == 1'd0) & (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state17_io = ((icmp_ln62_reg_3286_pp2_iter1_reg == 1'd0) & (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp2_stage0_iter2 = ((icmp_ln62_reg_3286_pp2_iter1_reg == 1'd0) & (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((icmp_ln34_fu_2627_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0));
end

assign ap_block_state4_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp1_stage1_iter0 = ((icmp_ln47_reg_3214 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0));
end

assign ap_block_state6_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln42_1_fu_2662_p1 = zext_ln708_fu_2658_p1;

assign bitcast_ln55_1_fu_2758_p1 = zext_ln708_1_fu_2754_p1;

assign bitcast_ln55_fu_2707_p1 = in_r_TDATA_int_regslice;

assign bitcast_ln68_1_fu_3182_p1 = l_C_15_q0;

assign bitcast_ln68_fu_3178_p1 = l_C_0_q0;

assign grp_fu_2613_p3 = in_r_TDATA_int_regslice[32'd31];

assign grp_kernel_mmult_float_s_fu_2557_ap_start = grp_kernel_mmult_float_s_fu_2557_ap_start_reg;

assign i_2_cast_fu_3166_p1 = i_2_reg_2546;

assign i_cast_fu_2633_p1 = i_reg_2524;

assign icmp_ln34_fu_2627_p2 = ((i_reg_2524 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_2687_p2 = ((ap_phi_mux_i_1_phi_fu_2539_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_3160_p2 = ((i_2_reg_2546 == 11'd1024) ? 1'b1 : 1'b0);

assign in_r_TREADY = regslice_both_in_V_data_V_U_ack_in;

assign l_A_0_d0 = in_r_TDATA_int_regslice;

assign last_V_fu_3172_p2 = ((i_2_reg_2546 == 11'd1023) ? 1'b1 : 1'b0);

assign or_ln55_10_fu_3029_p2 = (shl_ln_reg_3227 | 10'd11);

assign or_ln55_11_fu_3054_p2 = (shl_ln_reg_3227 | 10'd12);

assign or_ln55_12_fu_3079_p2 = (shl_ln_reg_3227 | 10'd13);

assign or_ln55_13_fu_3104_p2 = (shl_ln_reg_3227 | 10'd14);

assign or_ln55_14_fu_3129_p2 = (shl_ln_reg_3227 | 10'd15);

assign or_ln55_1_fu_2804_p2 = (shl_ln_reg_3227 | 10'd2);

assign or_ln55_2_fu_2829_p2 = (shl_ln_reg_3227 | 10'd3);

assign or_ln55_3_fu_2854_p2 = (shl_ln_reg_3227 | 10'd4);

assign or_ln55_4_fu_2879_p2 = (shl_ln_reg_3227 | 10'd5);

assign or_ln55_5_fu_2904_p2 = (shl_ln_reg_3227 | 10'd6);

assign or_ln55_6_fu_2929_p2 = (shl_ln_reg_3227 | 10'd7);

assign or_ln55_7_fu_2954_p2 = (shl_ln_reg_3227 | 10'd8);

assign or_ln55_8_fu_2979_p2 = (shl_ln_reg_3227 | 10'd9);

assign or_ln55_9_fu_3004_p2 = (shl_ln_reg_3227 | 10'd10);

assign or_ln55_fu_2778_p2 = (shl_ln_fu_2727_p3 | 10'd1);

assign out_r_TDATA_int_regslice = {|(trunc_ln68_fu_3186_p1), bitcast_ln68_fu_3178_p1[31 - 1:0]};

assign out_r_TVALID = regslice_both_out_V_data_V_U_vld_out;

assign shl_ln_fu_2727_p3 = {{trunc_ln55_reg_3222}, {4'd0}};

assign trunc_ln55_fu_2703_p1 = ap_phi_mux_i_1_phi_fu_2539_p4[5:0];

assign trunc_ln68_fu_3186_p1 = bitcast_ln68_1_fu_3182_p1[0:0];

assign zext_ln55_10_fu_3009_p1 = or_ln55_9_fu_3004_p2;

assign zext_ln55_11_fu_3034_p1 = or_ln55_10_fu_3029_p2;

assign zext_ln55_12_fu_3059_p1 = or_ln55_11_fu_3054_p2;

assign zext_ln55_13_fu_3084_p1 = or_ln55_12_fu_3079_p2;

assign zext_ln55_14_fu_3109_p1 = or_ln55_13_fu_3104_p2;

assign zext_ln55_15_fu_3134_p1 = or_ln55_14_fu_3129_p2;

assign zext_ln55_1_fu_2784_p1 = or_ln55_fu_2778_p2;

assign zext_ln55_2_fu_2809_p1 = or_ln55_1_fu_2804_p2;

assign zext_ln55_3_fu_2834_p1 = or_ln55_2_fu_2829_p2;

assign zext_ln55_4_fu_2859_p1 = or_ln55_3_fu_2854_p2;

assign zext_ln55_5_fu_2884_p1 = or_ln55_4_fu_2879_p2;

assign zext_ln55_6_fu_2909_p1 = or_ln55_5_fu_2904_p2;

assign zext_ln55_7_fu_2934_p1 = or_ln55_6_fu_2929_p2;

assign zext_ln55_8_fu_2959_p1 = or_ln55_7_fu_2954_p2;

assign zext_ln55_9_fu_2984_p1 = or_ln55_8_fu_2979_p2;

assign zext_ln55_fu_2734_p1 = shl_ln_fu_2727_p3;

assign zext_ln708_1_fu_2754_p1 = grp_fu_2613_p3;

assign zext_ln708_fu_2658_p1 = grp_fu_2613_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_3227[3:0] <= 4'b0000;
    bitcast_ln55_1_reg_3245[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //matmult_accel
