

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:2,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_Wehuum
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dPBt9x"
Running: cat _ptx_dPBt9x | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4HCW2J
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4HCW2J --output-file  /dev/null 2> _ptx_dPBt9xinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dPBt9x _ptx2_4HCW2J _ptx_dPBt9xinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 14 14:28:14 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 228256 (ipc=228.3) sim_rate=57064 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 14:28:16 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 470016 (ipc=313.3) sim_rate=78336 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 14:28:18 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,6,0) tid=(15,9,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(7,0,0) tid=(11,13,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 797192 (ipc=398.6) sim_rate=88576 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 14:28:21 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,2,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 900036 (ipc=360.0) sim_rate=90003 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 14:28:22 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,1,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1013552 (ipc=337.9) sim_rate=84462 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 14:28:24 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,0,0) tid=(7,9,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,4,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1353328 (ipc=386.7) sim_rate=90221 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 14 14:28:27 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(6,4,0) tid=(15,13,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,3,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1696944 (ipc=424.2) sim_rate=89312 (inst/sec) elapsed = 0:0:00:19 / Sat Apr 14 14:28:31 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,4,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884784 (ipc=418.8) sim_rate=85672 (inst/sec) elapsed = 0:0:00:22 / Sat Apr 14 14:28:34 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(4,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2048068 (ipc=409.6) sim_rate=81922 (inst/sec) elapsed = 0:0:00:25 / Sat Apr 14 14:28:37 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(3,2,0) tid=(2,9,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,4,0) tid=(14,13,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,7,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2275176 (ipc=413.7) sim_rate=78454 (inst/sec) elapsed = 0:0:00:29 / Sat Apr 14 14:28:41 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,3,0) tid=(10,13,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(7,5,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2501247 (ipc=416.9) sim_rate=75795 (inst/sec) elapsed = 0:0:00:33 / Sat Apr 14 14:28:45 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,4,0) tid=(6,13,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,0,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2671664 (ipc=411.0) sim_rate=68504 (inst/sec) elapsed = 0:0:00:39 / Sat Apr 14 14:28:51 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(3,2,0) tid=(14,6,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,4,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2890053 (ipc=412.9) sim_rate=62827 (inst/sec) elapsed = 0:0:00:46 / Sat Apr 14 14:28:58 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,7,0) tid=(4,11,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(7,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(5,0,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3224397 (ipc=429.9) sim_rate=59711 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 14:29:06 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,2,0) tid=(8,3,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,3,0) tid=(4,1,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3517135 (ipc=439.6) sim_rate=55827 (inst/sec) elapsed = 0:0:01:03 / Sat Apr 14 14:29:15 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,5,0) tid=(4,8,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,2,0) tid=(2,13,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3790104 (ipc=445.9) sim_rate=52640 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 14 14:29:24 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(5,1,0) tid=(10,14,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,2,0) tid=(12,11,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(6,1,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4075363 (ipc=452.8) sim_rate=49699 (inst/sec) elapsed = 0:0:01:22 / Sat Apr 14 14:29:34 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,6,0) tid=(9,13,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,0,0) tid=(6,9,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,0,0) tid=(11,15,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4313926 (ipc=454.1) sim_rate=46890 (inst/sec) elapsed = 0:0:01:32 / Sat Apr 14 14:29:44 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,6,0) tid=(7,9,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(5,3,0) tid=(11,14,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4528936 (ipc=452.9) sim_rate=43970 (inst/sec) elapsed = 0:0:01:43 / Sat Apr 14 14:29:55 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(4,2,0) tid=(14,2,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(5,0,0) tid=(4,14,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,1,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4802522 (ipc=457.4) sim_rate=42127 (inst/sec) elapsed = 0:0:01:54 / Sat Apr 14 14:30:06 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(6,2,0) tid=(7,11,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(5,15,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 5020365 (ipc=456.4) sim_rate=39844 (inst/sec) elapsed = 0:0:02:06 / Sat Apr 14 14:30:18 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(7,3,0) tid=(5,4,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,5,0) tid=(9,15,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5280088 (ipc=459.1) sim_rate=37986 (inst/sec) elapsed = 0:0:02:19 / Sat Apr 14 14:30:31 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,0,0) tid=(6,9,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(6,5,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5466614 (ipc=455.6) sim_rate=35964 (inst/sec) elapsed = 0:0:02:32 / Sat Apr 14 14:30:44 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(5,0,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5636727 (ipc=450.9) sim_rate=34161 (inst/sec) elapsed = 0:0:02:45 / Sat Apr 14 14:30:57 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(7,5,0) tid=(3,8,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,4,0) tid=(8,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,5,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5863872 (ipc=451.1) sim_rate=32577 (inst/sec) elapsed = 0:0:03:00 / Sat Apr 14 14:31:12 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13107,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(13108,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13108,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(13109,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13110,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(13111,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13115,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(13116,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13117,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13128,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13132,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13133,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13135,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13143,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13159,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13163,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,4,0) tid=(4,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13170,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13187,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13187,0), 3 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(2,7,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13483,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6078245 (ipc=450.2) sim_rate=31170 (inst/sec) elapsed = 0:0:03:15 / Sat Apr 14 14:31:27 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,6,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13595,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13650,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13693,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13702,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13731,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13763,0), 3 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(4,6,0) tid=(0,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13820,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13834,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13848,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13870,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13910,0), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,5,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13962,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13966,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13990,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6349651 (ipc=453.5) sim_rate=30093 (inst/sec) elapsed = 0:0:03:31 / Sat Apr 14 14:31:43 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,5,0) tid=(8,4,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(7,7,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6544141 (ipc=451.3) sim_rate=28828 (inst/sec) elapsed = 0:0:03:47 / Sat Apr 14 14:31:59 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,5,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6774803 (ipc=451.7) sim_rate=27765 (inst/sec) elapsed = 0:0:04:04 / Sat Apr 14 14:32:16 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(5,7,0) tid=(12,8,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6960427 (ipc=449.1) sim_rate=26566 (inst/sec) elapsed = 0:0:04:22 / Sat Apr 14 14:32:34 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(6,3,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15694,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15699,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15707,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15734,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(7,5,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15904,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15917,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15926,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15947,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15964,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7131358 (ipc=445.7) sim_rate=25469 (inst/sec) elapsed = 0:0:04:40 / Sat Apr 14 14:32:52 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16020,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16040,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16122,0), 2 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,7,0) tid=(2,9,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16216,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16311,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16411,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7283494 (ipc=441.4) sim_rate=24441 (inst/sec) elapsed = 0:0:04:58 / Sat Apr 14 14:33:10 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(2,6,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7394122 (ipc=434.9) sim_rate=23399 (inst/sec) elapsed = 0:0:05:16 / Sat Apr 14 14:33:28 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17026,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17036,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17071,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17156,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17277,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17318,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17321,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17347,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7474520 (ipc=427.1) sim_rate=22718 (inst/sec) elapsed = 0:0:05:29 / Sat Apr 14 14:33:41 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17551,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17596,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(2,6,0) tid=(9,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17713,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7529728 (ipc=418.3) sim_rate=22544 (inst/sec) elapsed = 0:0:05:34 / Sat Apr 14 14:33:46 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18001,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18137,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18180,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18300,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7565283 (ipc=408.9) sim_rate=22448 (inst/sec) elapsed = 0:0:05:37 / Sat Apr 14 14:33:49 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(5,7,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7605226 (ipc=400.3) sim_rate=22434 (inst/sec) elapsed = 0:0:05:39 / Sat Apr 14 14:33:51 2018
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7643738 (ipc=392.0) sim_rate=22350 (inst/sec) elapsed = 0:0:05:42 / Sat Apr 14 14:33:54 2018
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7675247 (ipc=383.8) sim_rate=22247 (inst/sec) elapsed = 0:0:05:45 / Sat Apr 14 14:33:57 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,7,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7690859 (ipc=375.2) sim_rate=22163 (inst/sec) elapsed = 0:0:05:47 / Sat Apr 14 14:33:59 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20781,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20824,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20839,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20849,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20850
gpu_sim_insn = 7699119
gpu_ipc =     369.2623
gpu_tot_sim_cycle = 20850
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     369.2623
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5657
gpu_stall_icnt2sh    = 7863
gpu_total_sim_rate=22060
RFC_cache:
	RFC_total_cache_accesses = 433328
	RFC_total_cache_misses = 207356
	RFC_total_cache_miss_rate = 0.4785
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5522
	L1I_total_cache_miss_rate = 0.0296
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 166, Miss = 60, Miss_rate = 0.361, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 167, Miss = 58, Miss_rate = 0.347, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 168, Miss = 59, Miss_rate = 0.351, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[4]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 164, Miss = 59, Miss_rate = 0.360, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[7]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 861
	L1D_total_cache_miss_rate = 0.3859
	L1D_total_cache_pending_hits = 1056
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 226054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208210
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 181314
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5522
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 854
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58682	W0_Idle:48170	W0_Scoreboard:91296	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6832 {8:854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2120 {8:265,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116144 {136:854,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36040 {136:265,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 796 
averagemflatency = 334 
max_icnt2mem_latency = 553 
max_icnt2sh_latency = 20849 
mrq_lat_table:66 	4 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337 	621 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	887 	298 	72 	41 	38 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36 	443 	352 	38 	0 	0 	0 	0 	0 	0 	175 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4488         0         0         0         0         0         0         0         0      2134      2132         0         0         0         0 
dram[1]:      1296      6885         0         0         0         0         0         0         0         0      2132      2131         0         0         0         0 
dram[2]:      1618     12797         0         0         0         0         0         0         0         0      2174      2137         0         0         0         0 
dram[3]:      3360         0         0         0         0         0         0         0         0         0      2178      2141         0         0         0         0 
dram[4]:      4135         0         0         0         0         0         0         0         0         0      2129      2149         0         0         0         0 
dram[5]:      5403         0         0         0         0         0         0         0         0         0      2125      2147         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        6347      6191    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        5578      4877    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        6482      4563    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        5257      5123    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none        9546      6023    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none        8517      6100    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       584       592         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       403       434         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       526       513         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       412       568         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       796       473         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       669       458         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27521 n_nop=27485 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002035
n_activity=308 dram_eff=0.1818
bk0: 6a 27448i bk1: 4a 27498i bk2: 0a 27520i bk3: 0a 27521i bk4: 0a 27521i bk5: 0a 27521i bk6: 0a 27522i bk7: 0a 27522i bk8: 0a 27522i bk9: 0a 27523i bk10: 8a 27486i bk11: 10a 27475i bk12: 0a 27519i bk13: 0a 27520i bk14: 0a 27520i bk15: 0a 27520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000763054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27521 n_nop=27489 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.002035
n_activity=251 dram_eff=0.2231
bk0: 4a 27501i bk1: 4a 27500i bk2: 0a 27519i bk3: 0a 27520i bk4: 0a 27521i bk5: 0a 27522i bk6: 0a 27522i bk7: 0a 27522i bk8: 0a 27522i bk9: 0a 27523i bk10: 8a 27489i bk11: 12a 27476i bk12: 0a 27519i bk13: 0a 27520i bk14: 0a 27520i bk15: 0a 27520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000218015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27521 n_nop=27491 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.001889
n_activity=256 dram_eff=0.2031
bk0: 4a 27501i bk1: 2a 27504i bk2: 0a 27520i bk3: 0a 27520i bk4: 0a 27521i bk5: 0a 27521i bk6: 0a 27522i bk7: 0a 27522i bk8: 0a 27523i bk9: 0a 27523i bk10: 8a 27492i bk11: 12a 27482i bk12: 0a 27519i bk13: 0a 27519i bk14: 0a 27520i bk15: 0a 27520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000581374
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27521 n_nop=27496 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.001599
n_activity=207 dram_eff=0.2126
bk0: 4a 27500i bk1: 0a 27520i bk2: 0a 27521i bk3: 0a 27521i bk4: 0a 27521i bk5: 0a 27521i bk6: 0a 27521i bk7: 0a 27522i bk8: 0a 27523i bk9: 0a 27523i bk10: 8a 27493i bk11: 10a 27485i bk12: 0a 27519i bk13: 0a 27519i bk14: 0a 27520i bk15: 0a 27520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000472367
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27521 n_nop=27494 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.001744
n_activity=203 dram_eff=0.2365
bk0: 4a 27500i bk1: 0a 27520i bk2: 0a 27520i bk3: 0a 27520i bk4: 0a 27521i bk5: 0a 27522i bk6: 0a 27522i bk7: 0a 27522i bk8: 0a 27522i bk9: 0a 27522i bk10: 12a 27483i bk11: 8a 27489i bk12: 0a 27519i bk13: 0a 27520i bk14: 0a 27521i bk15: 0a 27521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000399695
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27521 n_nop=27494 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.001744
n_activity=204 dram_eff=0.2353
bk0: 4a 27500i bk1: 0a 27520i bk2: 0a 27520i bk3: 0a 27520i bk4: 0a 27521i bk5: 0a 27522i bk6: 0a 27522i bk7: 0a 27522i bk8: 0a 27522i bk9: 0a 27522i bk10: 12a 27481i bk11: 8a 27490i bk12: 0a 27519i bk13: 0a 27520i bk14: 0a 27521i bk15: 0a 27521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000545038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 126, Miss = 7, Miss_rate = 0.056, Pending_hits = 19, Reservation_fails = 532
L2_cache_bank[1]: Access = 117, Miss = 7, Miss_rate = 0.060, Pending_hits = 21, Reservation_fails = 598
L2_cache_bank[2]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 588
L2_cache_bank[3]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 336
L2_cache_bank[4]: Access = 111, Miss = 6, Miss_rate = 0.054, Pending_hits = 17, Reservation_fails = 503
L2_cache_bank[5]: Access = 123, Miss = 7, Miss_rate = 0.057, Pending_hits = 20, Reservation_fails = 310
L2_cache_bank[6]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 17, Reservation_fails = 459
L2_cache_bank[7]: Access = 84, Miss = 5, Miss_rate = 0.060, Pending_hits = 12, Reservation_fails = 171
L2_cache_bank[8]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 23, Reservation_fails = 583
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 208
L2_cache_bank[10]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 423
L2_cache_bank[11]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 12, Reservation_fails = 189
L2_total_cache_accesses = 1373
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4900
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3229
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 197
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1562
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5879
icnt_total_pkts_simt_to_mem=1722
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5058
	minimum = 6
	maximum = 318
Network latency average = 16.075
	minimum = 6
	maximum = 318
Slowest packet = 647
Flit latency average = 14.3032
	minimum = 6
	maximum = 318
Slowest flit = 1169
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00487788
	minimum = 0.00364508 (at node 26)
	maximum = 0.00738609 (at node 23)
Accepted packet rate average = 0.00487788
	minimum = 0.00364508 (at node 26)
	maximum = 0.00738609 (at node 23)
Injected flit rate average = 0.0135021
	minimum = 0.00513189 (at node 0)
	maximum = 0.0304077 (at node 23)
Accepted flit rate average= 0.0135021
	minimum = 0.00489209 (at node 24)
	maximum = 0.0197122 (at node 6)
Injected packet length average = 2.76803
Accepted packet length average = 2.76803
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 49 sec (349 sec)
gpgpu_simulation_rate = 22060 (inst/sec)
gpgpu_simulation_rate = 59 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20850)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20850)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20850)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20850)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,1,0) tid=(14,10,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,4,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 21350  inst.: 7898639 (ipc=399.0) sim_rate=21405 (inst/sec) elapsed = 0:0:06:09 / Sat Apr 14 14:34:21 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,1,0) tid=(14,8,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(7,4,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 21850  inst.: 8155399 (ipc=456.3) sim_rate=20911 (inst/sec) elapsed = 0:0:06:30 / Sat Apr 14 14:34:42 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,3,0) tid=(10,12,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(4,4,0) tid=(14,4,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(4,4,0) tid=(2,1,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(4,6,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 22350  inst.: 8505643 (ipc=537.7) sim_rate=20644 (inst/sec) elapsed = 0:0:06:52 / Sat Apr 14 14:35:04 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(1,6,0) tid=(2,15,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,0,0) tid=(2,12,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(6,0,0) tid=(14,5,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,1,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 22850  inst.: 8898715 (ipc=599.8) sim_rate=20503 (inst/sec) elapsed = 0:0:07:14 / Sat Apr 14 14:35:26 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,2,0) tid=(10,8,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(6,2,0) tid=(10,10,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,0,0) tid=(5,14,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,2,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 23350  inst.: 9260427 (ipc=624.5) sim_rate=20263 (inst/sec) elapsed = 0:0:07:37 / Sat Apr 14 14:35:49 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,5,0) tid=(10,10,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(3,2,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 23850  inst.: 9533606 (ipc=611.5) sim_rate=19861 (inst/sec) elapsed = 0:0:08:00 / Sat Apr 14 14:36:12 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,1,0) tid=(2,15,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(3,1,0) tid=(1,14,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,0,0) tid=(12,2,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 24350  inst.: 9857207 (ipc=616.6) sim_rate=19519 (inst/sec) elapsed = 0:0:08:25 / Sat Apr 14 14:36:37 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,5,0) tid=(12,15,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,2,0) tid=(2,15,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(4,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 24850  inst.: 10171939 (ipc=618.2) sim_rate=19228 (inst/sec) elapsed = 0:0:08:49 / Sat Apr 14 14:37:01 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(6,0,0) tid=(4,5,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(4,2,0) tid=(11,7,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(7,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 25350  inst.: 10492580 (ipc=620.8) sim_rate=18905 (inst/sec) elapsed = 0:0:09:15 / Sat Apr 14 14:37:27 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,0,0) tid=(9,11,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,4,0) tid=(1,10,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(6,0,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 25850  inst.: 10712738 (ipc=602.7) sim_rate=18470 (inst/sec) elapsed = 0:0:09:40 / Sat Apr 14 14:37:52 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(0,2,0) tid=(5,13,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(2,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(3,2,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 26350  inst.: 11004738 (ipc=601.0) sim_rate=18129 (inst/sec) elapsed = 0:0:10:07 / Sat Apr 14 14:38:19 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,2,0) tid=(6,8,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,3,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 26850  inst.: 11234904 (ipc=589.3) sim_rate=17720 (inst/sec) elapsed = 0:0:10:34 / Sat Apr 14 14:38:46 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(4,2,0) tid=(10,6,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(6,2,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 27350  inst.: 11469444 (ipc=580.0) sim_rate=17325 (inst/sec) elapsed = 0:0:11:02 / Sat Apr 14 14:39:14 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(3,1,0) tid=(8,5,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,3,0) tid=(8,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(2,1,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 27850  inst.: 11690275 (ipc=570.2) sim_rate=16942 (inst/sec) elapsed = 0:0:11:30 / Sat Apr 14 14:39:42 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,2,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 28350  inst.: 11911699 (ipc=561.7) sim_rate=16567 (inst/sec) elapsed = 0:0:11:59 / Sat Apr 14 14:40:11 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1,6,0) tid=(8,5,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,7,0) tid=(9,4,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,3,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 28850  inst.: 12185766 (ipc=560.8) sim_rate=16291 (inst/sec) elapsed = 0:0:12:28 / Sat Apr 14 14:40:40 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,7,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8233,20850), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8234,20850)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8246,20850), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8247,20850)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8249,20850), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8250,20850)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(6,5,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8339,20850), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8340,20850)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8361,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8373,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8402,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8462,20850), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29350  inst.: 12449004 (ipc=558.8) sim_rate=15980 (inst/sec) elapsed = 0:0:12:59 / Sat Apr 14 14:41:11 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(6,5,0) tid=(14,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8505,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8508,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8532,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8546,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8609,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8647,20850), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(7,5,0) tid=(2,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8707,20850), 3 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(5,3,0) tid=(11,14,0)
GPGPU-Sim uArch: cycles simulated: 29850  inst.: 12721860 (ipc=558.1) sim_rate=15706 (inst/sec) elapsed = 0:0:13:30 / Sat Apr 14 14:41:42 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(2,5,0) tid=(5,13,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(7,7,0) tid=(10,3,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(5,3,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 30350  inst.: 12965923 (ipc=554.4) sim_rate=15435 (inst/sec) elapsed = 0:0:14:00 / Sat Apr 14 14:42:12 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,3,0) tid=(3,12,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(3,3,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9856,20850), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9962,20850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30850  inst.: 13207571 (ipc=550.8) sim_rate=15163 (inst/sec) elapsed = 0:0:14:31 / Sat Apr 14 14:42:43 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10001,20850), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10026,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10039,20850), 2 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,4,0) tid=(4,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10148,20850), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10179,20850), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10183,20850), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(6,3,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10271,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10305,20850), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10328,20850), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10331,20850), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10381,20850), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10381,20850), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10451,20850), 3 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(7,6,0) tid=(1,15,0)
GPGPU-Sim uArch: cycles simulated: 31350  inst.: 13425627 (ipc=545.4) sim_rate=14884 (inst/sec) elapsed = 0:0:15:02 / Sat Apr 14 14:43:14 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(5,4,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 31850  inst.: 13680445 (ipc=543.8) sim_rate=14647 (inst/sec) elapsed = 0:0:15:34 / Sat Apr 14 14:43:46 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,6,0) tid=(2,9,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(7,6,0) tid=(11,5,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,6,0) tid=(10,11,0)
GPGPU-Sim uArch: cycles simulated: 32350  inst.: 13937435 (ipc=542.5) sim_rate=14427 (inst/sec) elapsed = 0:0:16:06 / Sat Apr 14 14:44:18 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(3,7,0) tid=(4,7,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(7,4,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 32850  inst.: 14162759 (ipc=538.6) sim_rate=14191 (inst/sec) elapsed = 0:0:16:38 / Sat Apr 14 14:44:50 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(4,7,0) tid=(0,7,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(7,5,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 33350  inst.: 14385132 (ipc=534.9) sim_rate=13952 (inst/sec) elapsed = 0:0:17:11 / Sat Apr 14 14:45:23 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(5,7,0) tid=(14,4,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,7,0) tid=(5,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12979,20850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33850  inst.: 14568588 (ipc=528.4) sim_rate=13679 (inst/sec) elapsed = 0:0:17:45 / Sat Apr 14 14:45:57 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13013,20850), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13022,20850), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13039,20850), 1 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13151,20850), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13176,20850), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13277,20850), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13325,20850), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(3,7,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13356,20850), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13406,20850), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13467,20850), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13494,20850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34350  inst.: 14744664 (ipc=521.9) sim_rate=13416 (inst/sec) elapsed = 0:0:18:19 / Sat Apr 14 14:46:31 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13520,20850), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13587,20850), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1,6,0) tid=(5,1,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,6,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 34850  inst.: 14896222 (ipc=514.1) sim_rate=13147 (inst/sec) elapsed = 0:0:18:53 / Sat Apr 14 14:47:05 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14025,20850), 2 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 35350  inst.: 15040235 (ipc=506.3) sim_rate=12887 (inst/sec) elapsed = 0:0:19:27 / Sat Apr 14 14:47:39 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,6,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14952,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 35850  inst.: 15162615 (ipc=497.6) sim_rate=12624 (inst/sec) elapsed = 0:0:20:01 / Sat Apr 14 14:48:13 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15021,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(6,7,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15118,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15136,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15142,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15156,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15435,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15473,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36350  inst.: 15231879 (ipc=486.0) sim_rate=12434 (inst/sec) elapsed = 0:0:20:25 / Sat Apr 14 14:48:37 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15503,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15573,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15577,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15769,20850), 1 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,7,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 36850  inst.: 15282193 (ipc=473.9) sim_rate=12364 (inst/sec) elapsed = 0:0:20:36 / Sat Apr 14 14:48:48 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16077,20850), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16130,20850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37350  inst.: 15313921 (ipc=461.5) sim_rate=12290 (inst/sec) elapsed = 0:0:20:46 / Sat Apr 14 14:48:58 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16600,20850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37850  inst.: 15348965 (ipc=450.0) sim_rate=12220 (inst/sec) elapsed = 0:0:20:56 / Sat Apr 14 14:49:08 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,7,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 38350  inst.: 15381934 (ipc=439.0) sim_rate=12150 (inst/sec) elapsed = 0:0:21:06 / Sat Apr 14 14:49:18 2018
GPGPU-Sim uArch: cycles simulated: 38850  inst.: 15398078 (ipc=427.7) sim_rate=12058 (inst/sec) elapsed = 0:0:21:17 / Sat Apr 14 14:49:29 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18105,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18136,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18176,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18180,20850), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 10.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18181
gpu_sim_insn = 7699119
gpu_ipc =     423.4706
gpu_tot_sim_cycle = 39031
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     394.5130
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5658
gpu_stall_icnt2sh    = 8025
gpu_total_sim_rate=12039
RFC_cache:
	RFC_total_cache_accesses = 866656
	RFC_total_cache_misses = 414172
	RFC_total_cache_miss_rate = 0.4779
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6430
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[1]: Access = 310, Miss = 76, Miss_rate = 0.245, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[2]: Access = 313, Miss = 76, Miss_rate = 0.243, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[3]: Access = 306, Miss = 75, Miss_rate = 0.245, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[4]: Access = 282, Miss = 73, Miss_rate = 0.259, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[5]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[6]: Access = 330, Miss = 78, Miss_rate = 0.236, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[7]: Access = 284, Miss = 76, Miss_rate = 0.268, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[8]: Access = 303, Miss = 74, Miss_rate = 0.244, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[9]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[10]: Access = 310, Miss = 74, Miss_rate = 0.239, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[11]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[12]: Access = 282, Miss = 71, Miss_rate = 0.252, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[13]: Access = 304, Miss = 72, Miss_rate = 0.237, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[14]: Access = 282, Miss = 71, Miss_rate = 0.252, Pending_hits = 78, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1109
	L1D_total_cache_miss_rate = 0.2485
	L1D_total_cache_pending_hits = 1152
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 454223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367242
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6430
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1342, 1525, 1652, 1652, 1525, 1342, 1158, 1158, 1340, 1522, 1650, 1650, 1522, 1340, 1158, 1158, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1338, 1518, 1644, 1322, 1259, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101933	W0_Idle:64542	W0_Scoreboard:163777	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2832 {8:354,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48144 {136:354,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 796 
averagemflatency = 277 
max_icnt2mem_latency = 553 
max_icnt2sh_latency = 39030 
mrq_lat_table:66 	4 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	815 	621 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1385 	364 	75 	41 	38 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	187 	531 	352 	38 	0 	0 	0 	0 	0 	0 	175 	184 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4488         0         0         0         0         0         0         0         0      2134      2132         0         0         0         0 
dram[1]:      1296      6885         0         0         0         0         0         0         0         0      2132      2131         0         0         0         0 
dram[2]:      1618     12797         0         0         0         0         0         0         0         0      2174      2137         0         0         0         0 
dram[3]:      3360         0         0         0         0         0         0         0         0         0      2178      2141         0         0         0         0 
dram[4]:      4135         0         0         0         0         0         0         0         0         0      2129      2149         0         0         0         0 
dram[5]:      5403         0         0         0         0         0         0         0         0         0      2125      2147         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        7544      7350    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        6793      5724    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        7710      5360    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        6477      6224    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       11163      7219    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       10198      7255    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       584       592         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       403       434         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       526       513         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       412       568         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       796       473         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       669       458         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=51483 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001087
n_activity=308 dram_eff=0.1818
bk0: 6a 51446i bk1: 4a 51496i bk2: 0a 51518i bk3: 0a 51519i bk4: 0a 51519i bk5: 0a 51519i bk6: 0a 51520i bk7: 0a 51520i bk8: 0a 51520i bk9: 0a 51521i bk10: 8a 51484i bk11: 10a 51473i bk12: 0a 51517i bk13: 0a 51518i bk14: 0a 51518i bk15: 0a 51518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000407617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=51487 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.001087
n_activity=251 dram_eff=0.2231
bk0: 4a 51499i bk1: 4a 51498i bk2: 0a 51517i bk3: 0a 51518i bk4: 0a 51519i bk5: 0a 51520i bk6: 0a 51520i bk7: 0a 51520i bk8: 0a 51520i bk9: 0a 51521i bk10: 8a 51487i bk11: 12a 51474i bk12: 0a 51517i bk13: 0a 51518i bk14: 0a 51518i bk15: 0a 51518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000116462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=51489 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.001009
n_activity=256 dram_eff=0.2031
bk0: 4a 51499i bk1: 2a 51502i bk2: 0a 51518i bk3: 0a 51518i bk4: 0a 51519i bk5: 0a 51519i bk6: 0a 51520i bk7: 0a 51520i bk8: 0a 51521i bk9: 0a 51521i bk10: 8a 51490i bk11: 12a 51480i bk12: 0a 51517i bk13: 0a 51517i bk14: 0a 51518i bk15: 0a 51518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000310565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=51494 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0008541
n_activity=207 dram_eff=0.2126
bk0: 4a 51498i bk1: 0a 51518i bk2: 0a 51519i bk3: 0a 51519i bk4: 0a 51519i bk5: 0a 51519i bk6: 0a 51519i bk7: 0a 51520i bk8: 0a 51521i bk9: 0a 51521i bk10: 8a 51491i bk11: 10a 51483i bk12: 0a 51517i bk13: 0a 51517i bk14: 0a 51518i bk15: 0a 51518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000252334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=51492 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009317
n_activity=203 dram_eff=0.2365
bk0: 4a 51498i bk1: 0a 51518i bk2: 0a 51518i bk3: 0a 51518i bk4: 0a 51519i bk5: 0a 51520i bk6: 0a 51520i bk7: 0a 51520i bk8: 0a 51520i bk9: 0a 51520i bk10: 12a 51481i bk11: 8a 51487i bk12: 0a 51517i bk13: 0a 51518i bk14: 0a 51519i bk15: 0a 51519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000213513
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=51492 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009317
n_activity=204 dram_eff=0.2353
bk0: 4a 51498i bk1: 0a 51518i bk2: 0a 51518i bk3: 0a 51518i bk4: 0a 51519i bk5: 0a 51520i bk6: 0a 51520i bk7: 0a 51520i bk8: 0a 51520i bk9: 0a 51520i bk10: 12a 51479i bk11: 8a 51488i bk12: 0a 51517i bk13: 0a 51518i bk14: 0a 51519i bk15: 0a 51519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000291155

========= L2 cache stats =========
L2_cache_bank[0]: Access = 179, Miss = 7, Miss_rate = 0.039, Pending_hits = 19, Reservation_fails = 532
L2_cache_bank[1]: Access = 172, Miss = 7, Miss_rate = 0.041, Pending_hits = 21, Reservation_fails = 598
L2_cache_bank[2]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 588
L2_cache_bank[3]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 24, Reservation_fails = 336
L2_cache_bank[4]: Access = 162, Miss = 6, Miss_rate = 0.037, Pending_hits = 17, Reservation_fails = 503
L2_cache_bank[5]: Access = 176, Miss = 7, Miss_rate = 0.040, Pending_hits = 20, Reservation_fails = 310
L2_cache_bank[6]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 17, Reservation_fails = 459
L2_cache_bank[7]: Access = 122, Miss = 5, Miss_rate = 0.041, Pending_hits = 12, Reservation_fails = 171
L2_cache_bank[8]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 23, Reservation_fails = 583
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 208
L2_cache_bank[10]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 22, Reservation_fails = 423
L2_cache_bank[11]: Access = 108, Miss = 4, Miss_rate = 0.037, Pending_hits = 12, Reservation_fails = 189
L2_total_cache_accesses = 1940
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0392
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4900
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3229
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 286
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1562
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7758
icnt_total_pkts_simt_to_mem=2638
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.23545
	minimum = 6
	maximum = 34
Network latency average = 8.6649
	minimum = 6
	maximum = 34
Slowest packet = 2749
Flit latency average = 7.49911
	minimum = 6
	maximum = 34
Slowest flit = 7604
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0023101
	minimum = 0.00176008 (at node 26)
	maximum = 0.0045102 (at node 23)
Accepted packet rate average = 0.0023101
	minimum = 0.00176008 (at node 26)
	maximum = 0.0045102 (at node 23)
Injected flit rate average = 0.00569377
	minimum = 0.00308014 (at node 1)
	maximum = 0.0150707 (at node 23)
Accepted flit rate average= 0.00569377
	minimum = 0.00308014 (at node 18)
	maximum = 0.00814037 (at node 10)
Injected packet length average = 2.46473
Accepted packet length average = 2.46473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 19 sec (1279 sec)
gpgpu_simulation_rate = 12039 (inst/sec)
gpgpu_simulation_rate = 30 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39031)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39031)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39031)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39031)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,1,0) tid=(13,15,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,0,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 39531  inst.: 15597726 (ipc=399.0) sim_rate=11852 (inst/sec) elapsed = 0:0:21:56 / Sat Apr 14 14:50:08 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,4,0) tid=(13,5,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,2,0) tid=(5,12,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(4,4,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 40031  inst.: 15849830 (ipc=451.6) sim_rate=11723 (inst/sec) elapsed = 0:0:22:32 / Sat Apr 14 14:50:44 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(2,3,0) tid=(1,11,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(6,5,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 40531  inst.: 16203730 (ipc=537.0) sim_rate=11657 (inst/sec) elapsed = 0:0:23:10 / Sat Apr 14 14:51:22 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(3,4,0) tid=(9,15,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(6,0,0) tid=(1,14,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 41031  inst.: 16592602 (ipc=597.2) sim_rate=11619 (inst/sec) elapsed = 0:0:23:48 / Sat Apr 14 14:52:00 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(6,1,0) tid=(4,7,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,0,0) tid=(4,7,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(4,2,0) tid=(4,2,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(0,3,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 41531  inst.: 16956883 (ipc=623.5) sim_rate=11558 (inst/sec) elapsed = 0:0:24:27 / Sat Apr 14 14:52:39 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(5,0,0) tid=(1,13,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1,6,0) tid=(6,2,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(0,0,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 42031  inst.: 17230010 (ipc=610.6) sim_rate=11440 (inst/sec) elapsed = 0:0:25:06 / Sat Apr 14 14:53:18 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(3,3,0) tid=(3,8,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(2,1,0) tid=(13,9,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(2,4,0) tid=(9,8,0)
GPGPU-Sim uArch: cycles simulated: 42531  inst.: 17555790 (ipc=616.4) sim_rate=11355 (inst/sec) elapsed = 0:0:25:46 / Sat Apr 14 14:53:58 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(7,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,0,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 43031  inst.: 17860905 (ipc=615.7) sim_rate=11254 (inst/sec) elapsed = 0:0:26:27 / Sat Apr 14 14:54:39 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(6,3,0) tid=(10,10,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(7,1,0) tid=(12,2,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 43531  inst.: 18188980 (ipc=620.2) sim_rate=11172 (inst/sec) elapsed = 0:0:27:08 / Sat Apr 14 14:55:20 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,1,0) tid=(11,12,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1,1,0) tid=(5,8,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(4,3,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 44031  inst.: 18414470 (ipc=603.2) sim_rate=11033 (inst/sec) elapsed = 0:0:27:49 / Sat Apr 14 14:56:01 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(7,2,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 44531  inst.: 18698183 (ipc=600.0) sim_rate=10928 (inst/sec) elapsed = 0:0:28:31 / Sat Apr 14 14:56:43 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,2,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 45031  inst.: 18933278 (ipc=589.2) sim_rate=10794 (inst/sec) elapsed = 0:0:29:14 / Sat Apr 14 14:57:26 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(5,2,0) tid=(11,12,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,0,0) tid=(14,5,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(2,1,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 45531  inst.: 19169766 (ipc=580.2) sim_rate=10667 (inst/sec) elapsed = 0:0:29:57 / Sat Apr 14 14:58:09 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(2,1,0) tid=(8,4,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(7,1,0) tid=(6,14,0)
GPGPU-Sim uArch: cycles simulated: 46031  inst.: 19393656 (ipc=570.8) sim_rate=10534 (inst/sec) elapsed = 0:0:30:41 / Sat Apr 14 14:58:53 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(2,0,0) tid=(13,14,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,1,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 46531  inst.: 19629364 (ipc=564.2) sim_rate=10407 (inst/sec) elapsed = 0:0:31:26 / Sat Apr 14 14:59:38 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(4,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(2,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 47031  inst.: 19895479 (ipc=562.2) sim_rate=10303 (inst/sec) elapsed = 0:0:32:11 / Sat Apr 14 15:00:23 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(4,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1,4,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8267,39031), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8268,39031)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8359,39031), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8360,39031)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8378,39031), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8379,39031)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8382,39031), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8383,39031)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(3,5,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8476,39031), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47531  inst.: 20157422 (ipc=559.9) sim_rate=10195 (inst/sec) elapsed = 0:0:32:57 / Sat Apr 14 15:01:09 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8515,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8541,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8549,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8578,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8616,39031), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(2,5,0) tid=(12,14,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8651,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8685,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8687,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8722,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8764,39031), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,3,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 48031  inst.: 20414836 (ipc=557.4) sim_rate=10091 (inst/sec) elapsed = 0:0:33:43 / Sat Apr 14 15:01:55 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(7,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,4,0) tid=(12,9,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(7,2,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 48531  inst.: 20663747 (ipc=554.3) sim_rate=9982 (inst/sec) elapsed = 0:0:34:30 / Sat Apr 14 15:02:42 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(2,7,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9962,39031), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49031  inst.: 20901677 (ipc=550.3) sim_rate=9868 (inst/sec) elapsed = 0:0:35:18 / Sat Apr 14 15:03:30 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10013,39031), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(7,7,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10052,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10084,39031), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10090,39031), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10151,39031), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10204,39031), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10223,39031), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10319,39031), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10341,39031), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10358,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10361,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10434,39031), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10463,39031), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(4,5,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 49531  inst.: 21123061 (ipc=545.2) sim_rate=9752 (inst/sec) elapsed = 0:0:36:06 / Sat Apr 14 15:04:18 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10531,39031), 2 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,6,0) tid=(7,9,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1,5,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 50031  inst.: 21370221 (ipc=542.9) sim_rate=9647 (inst/sec) elapsed = 0:0:36:55 / Sat Apr 14 15:05:07 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(6,3,0) tid=(12,5,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,4,0) tid=(14,9,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 50531  inst.: 21632451 (ipc=542.1) sim_rate=9550 (inst/sec) elapsed = 0:0:37:45 / Sat Apr 14 15:05:57 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(5,5,0) tid=(12,8,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,5,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 51031  inst.: 21857731 (ipc=538.3) sim_rate=9441 (inst/sec) elapsed = 0:0:38:35 / Sat Apr 14 15:06:47 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(2,4,0) tid=(7,11,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(6,7,0) tid=(12,3,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(6,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 51531  inst.: 22080444 (ipc=534.6) sim_rate=9332 (inst/sec) elapsed = 0:0:39:26 / Sat Apr 14 15:07:38 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(7,7,0) tid=(2,7,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(4,5,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 52031  inst.: 22273386 (ipc=528.9) sim_rate=9211 (inst/sec) elapsed = 0:0:40:18 / Sat Apr 14 15:08:30 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13027,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13037,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13081,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13085,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13092,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13217,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13244,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13283,39031), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13310,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13348,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13421,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13481,39031), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13498,39031), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 52531  inst.: 22440117 (ipc=521.6) sim_rate=9088 (inst/sec) elapsed = 0:0:41:09 / Sat Apr 14 15:09:21 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(0,6,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13893,39031), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(7,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 53031  inst.: 22587333 (ipc=513.5) sim_rate=8959 (inst/sec) elapsed = 0:0:42:01 / Sat Apr 14 15:10:13 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,6,0) tid=(6,8,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14238,39031), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 53531  inst.: 22742842 (ipc=506.5) sim_rate=8835 (inst/sec) elapsed = 0:0:42:54 / Sat Apr 14 15:11:06 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(0,7,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 54031  inst.: 22851817 (ipc=496.9) sim_rate=8702 (inst/sec) elapsed = 0:0:43:46 / Sat Apr 14 15:11:58 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15004,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(6,7,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15045,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15052,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15101,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15120,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15151,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15197,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15330,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54531  inst.: 22925402 (ipc=485.6) sim_rate=8625 (inst/sec) elapsed = 0:0:44:18 / Sat Apr 14 15:12:30 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15510,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15521,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15577,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(4,7,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 55031  inst.: 22969992 (ipc=473.2) sim_rate=8590 (inst/sec) elapsed = 0:0:44:34 / Sat Apr 14 15:12:46 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16114,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16247,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16381,39031), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16410,39031), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55531  inst.: 23008384 (ipc=461.2) sim_rate=8556 (inst/sec) elapsed = 0:0:44:49 / Sat Apr 14 15:13:01 2018
GPGPU-Sim uArch: cycles simulated: 56031  inst.: 23044934 (ipc=449.8) sim_rate=8522 (inst/sec) elapsed = 0:0:45:04 / Sat Apr 14 15:13:16 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,7,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 56531  inst.: 23074593 (ipc=438.6) sim_rate=8486 (inst/sec) elapsed = 0:0:45:19 / Sat Apr 14 15:13:31 2018
GPGPU-Sim uArch: cycles simulated: 57031  inst.: 23094365 (ipc=427.6) sim_rate=8447 (inst/sec) elapsed = 0:0:45:34 / Sat Apr 14 15:13:46 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18137,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18175,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18217,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18434,39031), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 2.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18435
gpu_sim_insn = 7699119
gpu_ipc =     417.6360
gpu_tot_sim_cycle = 57466
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     401.9308
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5659
gpu_stall_icnt2sh    = 8135
gpu_total_sim_rate=8429
RFC_cache:
	RFC_total_cache_accesses = 1299984
	RFC_total_cache_misses = 621115
	RFC_total_cache_miss_rate = 0.4778
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7357
	L1I_total_cache_miss_rate = 0.0131
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 430, Miss = 88, Miss_rate = 0.205, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[1]: Access = 474, Miss = 93, Miss_rate = 0.196, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[2]: Access = 479, Miss = 91, Miss_rate = 0.190, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[3]: Access = 450, Miss = 90, Miss_rate = 0.200, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[4]: Access = 428, Miss = 89, Miss_rate = 0.208, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[5]: Access = 424, Miss = 86, Miss_rate = 0.203, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[6]: Access = 470, Miss = 93, Miss_rate = 0.198, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[7]: Access = 426, Miss = 90, Miss_rate = 0.211, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[8]: Access = 445, Miss = 90, Miss_rate = 0.202, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[9]: Access = 434, Miss = 92, Miss_rate = 0.212, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[10]: Access = 453, Miss = 92, Miss_rate = 0.203, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[11]: Access = 460, Miss = 91, Miss_rate = 0.198, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[12]: Access = 446, Miss = 88, Miss_rate = 0.197, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[13]: Access = 448, Miss = 89, Miss_rate = 0.199, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[14]: Access = 426, Miss = 87, Miss_rate = 0.204, Pending_hits = 86, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1349
	L1D_total_cache_miss_rate = 0.2016
	L1D_total_cache_pending_hits = 1239
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 682280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 622441
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 553151
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7357
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1500, 1842, 2025, 2477, 2477, 2287, 2013, 1737, 1737, 2009, 2281, 2472, 2472, 2281, 2009, 1737, 1737, 2009, 2280, 2469, 2469, 2280, 2009, 1737, 1737, 2007, 2277, 2466, 2144, 2018, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1326
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145911	W0_Idle:81319	W0_Scoreboard:234902	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10608 {8:1326,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3552 {8:444,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 180336 {136:1326,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 60384 {136:444,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 796 
averagemflatency = 246 
max_icnt2mem_latency = 553 
max_icnt2sh_latency = 57465 
mrq_lat_table:66 	4 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1287 	621 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1897 	411 	78 	41 	38 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	334 	617 	352 	38 	0 	0 	0 	0 	0 	0 	175 	184 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4488         0         0         0         0         0         0         0         0      2134      2132         0         0         0         0 
dram[1]:      1296      6885         0         0         0         0         0         0         0         0      2132      2131         0         0         0         0 
dram[2]:      1618     12797         0         0         0         0         0         0         0         0      2174      2137         0         0         0         0 
dram[3]:      3360         0         0         0         0         0         0         0         0         0      2178      2141         0         0         0         0 
dram[4]:      4135         0         0         0         0         0         0         0         0         0      2129      2149         0         0         0         0 
dram[5]:      5403         0         0         0         0         0         0         0         0         0      2125      2147         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        8744      8450    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        8009      6575    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        8909      6158    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        7694      7282    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       12761      8413    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       11800      8412    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       584       592         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       403       434         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       526       513         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       412       568         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       796       473         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       669       458         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75852 n_nop=75816 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007383
n_activity=308 dram_eff=0.1818
bk0: 6a 75779i bk1: 4a 75829i bk2: 0a 75851i bk3: 0a 75852i bk4: 0a 75852i bk5: 0a 75852i bk6: 0a 75853i bk7: 0a 75853i bk8: 0a 75853i bk9: 0a 75854i bk10: 8a 75817i bk11: 10a 75806i bk12: 0a 75850i bk13: 0a 75851i bk14: 0a 75851i bk15: 0a 75851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000276855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75852 n_nop=75820 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0007383
n_activity=251 dram_eff=0.2231
bk0: 4a 75832i bk1: 4a 75831i bk2: 0a 75850i bk3: 0a 75851i bk4: 0a 75852i bk5: 0a 75853i bk6: 0a 75853i bk7: 0a 75853i bk8: 0a 75853i bk9: 0a 75854i bk10: 8a 75820i bk11: 12a 75807i bk12: 0a 75850i bk13: 0a 75851i bk14: 0a 75851i bk15: 0a 75851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.91014e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75852 n_nop=75822 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0006855
n_activity=256 dram_eff=0.2031
bk0: 4a 75832i bk1: 2a 75835i bk2: 0a 75851i bk3: 0a 75851i bk4: 0a 75852i bk5: 0a 75852i bk6: 0a 75853i bk7: 0a 75853i bk8: 0a 75854i bk9: 0a 75854i bk10: 8a 75823i bk11: 12a 75813i bk12: 0a 75850i bk13: 0a 75850i bk14: 0a 75851i bk15: 0a 75851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000210937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75852 n_nop=75827 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0005801
n_activity=207 dram_eff=0.2126
bk0: 4a 75831i bk1: 0a 75851i bk2: 0a 75852i bk3: 0a 75852i bk4: 0a 75852i bk5: 0a 75852i bk6: 0a 75852i bk7: 0a 75853i bk8: 0a 75854i bk9: 0a 75854i bk10: 8a 75824i bk11: 10a 75816i bk12: 0a 75850i bk13: 0a 75850i bk14: 0a 75851i bk15: 0a 75851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000171386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75852 n_nop=75825 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006328
n_activity=203 dram_eff=0.2365
bk0: 4a 75831i bk1: 0a 75851i bk2: 0a 75851i bk3: 0a 75851i bk4: 0a 75852i bk5: 0a 75853i bk6: 0a 75853i bk7: 0a 75853i bk8: 0a 75853i bk9: 0a 75853i bk10: 12a 75814i bk11: 8a 75820i bk12: 0a 75850i bk13: 0a 75851i bk14: 0a 75852i bk15: 0a 75852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145019
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75852 n_nop=75825 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006328
n_activity=204 dram_eff=0.2353
bk0: 4a 75831i bk1: 0a 75851i bk2: 0a 75851i bk3: 0a 75851i bk4: 0a 75852i bk5: 0a 75853i bk6: 0a 75853i bk7: 0a 75853i bk8: 0a 75853i bk9: 0a 75853i bk10: 12a 75812i bk11: 8a 75821i bk12: 0a 75850i bk13: 0a 75851i bk14: 0a 75852i bk15: 0a 75852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000197754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 232, Miss = 7, Miss_rate = 0.030, Pending_hits = 19, Reservation_fails = 532
L2_cache_bank[1]: Access = 225, Miss = 7, Miss_rate = 0.031, Pending_hits = 21, Reservation_fails = 598
L2_cache_bank[2]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 18, Reservation_fails = 588
L2_cache_bank[3]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 24, Reservation_fails = 336
L2_cache_bank[4]: Access = 215, Miss = 6, Miss_rate = 0.028, Pending_hits = 17, Reservation_fails = 503
L2_cache_bank[5]: Access = 228, Miss = 7, Miss_rate = 0.031, Pending_hits = 20, Reservation_fails = 310
L2_cache_bank[6]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 17, Reservation_fails = 459
L2_cache_bank[7]: Access = 158, Miss = 5, Miss_rate = 0.032, Pending_hits = 12, Reservation_fails = 171
L2_cache_bank[8]: Access = 318, Miss = 8, Miss_rate = 0.025, Pending_hits = 23, Reservation_fails = 583
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 208
L2_cache_bank[10]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 22, Reservation_fails = 423
L2_cache_bank[11]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 189
L2_total_cache_accesses = 2502
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0304
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4900
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3229
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 376
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1562
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9612
icnt_total_pkts_simt_to_mem=3549
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.10142
	minimum = 6
	maximum = 34
Network latency average = 8.59698
	minimum = 6
	maximum = 34
Slowest packet = 3890
Flit latency average = 7.42025
	minimum = 6
	maximum = 34
Slowest flit = 10406
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225818
	minimum = 0.00173583 (at node 26)
	maximum = 0.00444806 (at node 23)
Accepted packet rate average = 0.00225818
	minimum = 0.00173583 (at node 26)
	maximum = 0.00444806 (at node 23)
Injected flit rate average = 0.00555505
	minimum = 0.00292921 (at node 6)
	maximum = 0.014863 (at node 23)
Accepted flit rate average= 0.00555505
	minimum = 0.0030377 (at node 18)
	maximum = 0.00857065 (at node 1)
Injected packet length average = 2.45996
Accepted packet length average = 2.45996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 40 sec (2740 sec)
gpgpu_simulation_rate = 8429 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57466)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57466)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57466)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57466)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(2,1,0) tid=(12,4,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(3,2,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 57966  inst.: 23296717 (ipc=398.7) sim_rate=8338 (inst/sec) elapsed = 0:0:46:34 / Sat Apr 14 15:14:46 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(3,1,0) tid=(12,12,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(6,0,0) tid=(0,13,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2,4,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 58466  inst.: 23552469 (ipc=455.1) sim_rate=8266 (inst/sec) elapsed = 0:0:47:29 / Sat Apr 14 15:15:41 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,2,0) tid=(8,7,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(6,4,0) tid=(12,11,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(3,4,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 58966  inst.: 23905653 (ipc=538.9) sim_rate=8229 (inst/sec) elapsed = 0:0:48:25 / Sat Apr 14 15:16:37 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(6,0,0) tid=(12,13,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(5,0,0) tid=(4,12,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(1,2,0) tid=(4,8,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 59466  inst.: 24296953 (ipc=599.8) sim_rate=8205 (inst/sec) elapsed = 0:0:49:21 / Sat Apr 14 15:17:33 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(6,2,0) tid=(4,12,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(3,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(4,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 59966  inst.: 24656873 (ipc=623.8) sim_rate=8169 (inst/sec) elapsed = 0:0:50:18 / Sat Apr 14 15:18:30 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(2,2,0) tid=(9,13,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(5,0,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 60466  inst.: 24934554 (ipc=612.4) sim_rate=8108 (inst/sec) elapsed = 0:0:51:15 / Sat Apr 14 15:19:27 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(6,0,0) tid=(9,7,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(2,1,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 60966  inst.: 25249051 (ipc=614.8) sim_rate=8059 (inst/sec) elapsed = 0:0:52:13 / Sat Apr 14 15:20:25 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(4,4,0) tid=(12,7,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(4,2,0) tid=(14,5,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(2,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 61466  inst.: 25568506 (ipc=617.8) sim_rate=8010 (inst/sec) elapsed = 0:0:53:12 / Sat Apr 14 15:21:24 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(5,0,0) tid=(12,1,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,5,0) tid=(10,7,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(0,2,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 61966  inst.: 25887571 (ipc=620.0) sim_rate=7962 (inst/sec) elapsed = 0:0:54:11 / Sat Apr 14 15:22:23 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,1,0) tid=(9,12,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(1,4,0) tid=(4,13,0)
GPGPU-Sim uArch: cycles simulated: 62466  inst.: 26106086 (ipc=601.7) sim_rate=7884 (inst/sec) elapsed = 0:0:55:11 / Sat Apr 14 15:23:23 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(2,0,0) tid=(7,13,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,1,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 62966  inst.: 26400636 (ipc=600.6) sim_rate=7831 (inst/sec) elapsed = 0:0:56:11 / Sat Apr 14 15:24:23 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(4,5,0) tid=(6,12,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(1,1,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 63466  inst.: 26633315 (ipc=589.3) sim_rate=7760 (inst/sec) elapsed = 0:0:57:12 / Sat Apr 14 15:25:24 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(1,0,0) tid=(13,1,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(5,0,0) tid=(13,4,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(7,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 63966  inst.: 26867677 (ipc=580.0) sim_rate=7689 (inst/sec) elapsed = 0:0:58:14 / Sat Apr 14 15:26:26 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(3,3,0) tid=(8,2,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(4,3,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 64466  inst.: 27097022 (ipc=571.4) sim_rate=7620 (inst/sec) elapsed = 0:0:59:16 / Sat Apr 14 15:27:28 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(6,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(3,4,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 64966  inst.: 27313543 (ipc=562.2) sim_rate=7549 (inst/sec) elapsed = 0:1:00:18 / Sat Apr 14 15:28:30 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(3,1,0) tid=(9,4,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(0,3,0) tid=(15,9,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 65466  inst.: 27585065 (ipc=561.0) sim_rate=7493 (inst/sec) elapsed = 0:1:01:21 / Sat Apr 14 15:29:33 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(6,3,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8182,57466), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8183,57466)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(7,3,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8299,57466), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8300,57466)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8308,57466), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8309,57466)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8309,57466), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8310,57466)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8329,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8329,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8377,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8401,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8435,57466), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,7,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8446,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8495,57466), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 65966  inst.: 27845976 (ipc=558.7) sim_rate=7437 (inst/sec) elapsed = 0:1:02:24 / Sat Apr 14 15:30:36 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8546,57466), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(2,3,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8690,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8736,57466), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(6,5,0) tid=(10,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8825,57466), 3 CTAs running
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(1,6,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 66466  inst.: 28117854 (ipc=557.8) sim_rate=7383 (inst/sec) elapsed = 0:1:03:28 / Sat Apr 14 15:31:40 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3,4,0) tid=(12,15,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,7,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 66966  inst.: 28351793 (ipc=553.1) sim_rate=7320 (inst/sec) elapsed = 0:1:04:33 / Sat Apr 14 15:32:45 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(2,6,0) tid=(14,3,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(2,4,0) tid=(6,5,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 67466  inst.: 28601737 (ipc=550.4) sim_rate=7261 (inst/sec) elapsed = 0:1:05:39 / Sat Apr 14 15:33:51 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10024,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10043,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10073,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10093,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10099,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10107,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10127,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10149,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10200,57466), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(7,7,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10252,57466), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10252,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10255,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10273,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10311,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10357,57466), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(7,3,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 67966  inst.: 28816006 (ipc=544.6) sim_rate=7196 (inst/sec) elapsed = 0:1:06:44 / Sat Apr 14 15:34:56 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(7,4,0) tid=(11,9,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,4,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 68466  inst.: 29072367 (ipc=543.2) sim_rate=7141 (inst/sec) elapsed = 0:1:07:51 / Sat Apr 14 15:36:03 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(7,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 68966  inst.: 29333582 (ipc=542.3) sim_rate=7088 (inst/sec) elapsed = 0:1:08:58 / Sat Apr 14 15:37:10 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(6,6,0) tid=(6,10,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,7,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 69466  inst.: 29551387 (ipc=537.8) sim_rate=7026 (inst/sec) elapsed = 0:1:10:06 / Sat Apr 14 15:38:18 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(2,7,0) tid=(8,3,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(2,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(1,4,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 69966  inst.: 29781307 (ipc=534.7) sim_rate=6968 (inst/sec) elapsed = 0:1:11:14 / Sat Apr 14 15:39:26 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(1,6,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12962,57466), 1 CTAs running
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(6,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 70466  inst.: 29962057 (ipc=528.1) sim_rate=6900 (inst/sec) elapsed = 0:1:12:22 / Sat Apr 14 15:40:34 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13078,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13109,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13148,57466), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(6,6,0) tid=(12,15,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13284,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13301,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13371,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13379,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13381,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13422,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13443,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13450,57466), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13453,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13459,57466), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 70966  inst.: 30138256 (ipc=521.5) sim_rate=6830 (inst/sec) elapsed = 0:1:13:32 / Sat Apr 14 15:41:44 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(6,5,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13557,57466), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(4,7,0) tid=(1,11,0)
GPGPU-Sim uArch: cycles simulated: 71466  inst.: 30294666 (ipc=514.1) sim_rate=6760 (inst/sec) elapsed = 0:1:14:41 / Sat Apr 14 15:42:53 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(2,7,0) tid=(15,10,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(7,6,0) tid=(14,3,0)
GPGPU-Sim uArch: cycles simulated: 71966  inst.: 30442649 (ipc=506.6) sim_rate=6689 (inst/sec) elapsed = 0:1:15:51 / Sat Apr 14 15:44:03 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(1,6,0) tid=(4,13,0)
GPGPU-Sim uArch: cycles simulated: 72466  inst.: 30562139 (ipc=497.7) sim_rate=6613 (inst/sec) elapsed = 0:1:17:01 / Sat Apr 14 15:45:13 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15061,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15069,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15081,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15109,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15181,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15184,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15208,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15472,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72966  inst.: 30630808 (ipc=486.0) sim_rate=6564 (inst/sec) elapsed = 0:1:17:46 / Sat Apr 14 15:45:58 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15512,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15528,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15528,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(5,5,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 73466  inst.: 30679795 (ipc=473.9) sim_rate=6547 (inst/sec) elapsed = 0:1:18:06 / Sat Apr 14 15:46:18 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16081,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16120,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16396,57466), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16448,57466), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73966  inst.: 30713567 (ipc=461.6) sim_rate=6526 (inst/sec) elapsed = 0:1:18:26 / Sat Apr 14 15:46:38 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 74466  inst.: 30747139 (ipc=450.0) sim_rate=6507 (inst/sec) elapsed = 0:1:18:45 / Sat Apr 14 15:46:57 2018
GPGPU-Sim uArch: cycles simulated: 74966  inst.: 30780584 (ipc=439.0) sim_rate=6486 (inst/sec) elapsed = 0:1:19:05 / Sat Apr 14 15:47:17 2018
GPGPU-Sim uArch: cycles simulated: 75466  inst.: 30796292 (ipc=427.7) sim_rate=6463 (inst/sec) elapsed = 0:1:19:25 / Sat Apr 14 15:47:37 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18089,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18107,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18115,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18242,57466), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 5.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18243
gpu_sim_insn = 7699119
gpu_ipc =     422.0314
gpu_tot_sim_cycle = 75709
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     406.7743
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5660
gpu_stall_icnt2sh    = 8329
gpu_total_sim_rate=6457
RFC_cache:
	RFC_total_cache_accesses = 1733312
	RFC_total_cache_misses = 827939
	RFC_total_cache_miss_rate = 0.4777
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8271
	L1I_total_cache_miss_rate = 0.0111
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 570, Miss = 105, Miss_rate = 0.184, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[1]: Access = 616, Miss = 110, Miss_rate = 0.179, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[2]: Access = 621, Miss = 108, Miss_rate = 0.174, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[3]: Access = 616, Miss = 108, Miss_rate = 0.175, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[4]: Access = 571, Miss = 104, Miss_rate = 0.182, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[5]: Access = 594, Miss = 103, Miss_rate = 0.173, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[6]: Access = 634, Miss = 106, Miss_rate = 0.167, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[7]: Access = 570, Miss = 104, Miss_rate = 0.182, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[8]: Access = 589, Miss = 105, Miss_rate = 0.178, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[9]: Access = 596, Miss = 106, Miss_rate = 0.178, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[10]: Access = 593, Miss = 108, Miss_rate = 0.182, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 606, Miss = 108, Miss_rate = 0.178, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[12]: Access = 590, Miss = 106, Miss_rate = 0.180, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[13]: Access = 594, Miss = 107, Miss_rate = 0.180, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[14]: Access = 564, Miss = 102, Miss_rate = 0.181, Pending_hits = 91, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1590
	L1D_total_cache_miss_rate = 0.1782
	L1D_total_cache_pending_hits = 1325
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 910456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 829499
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 739073
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8271
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2000, 2511, 2784, 3299, 3299, 3046, 2682, 2316, 2316, 2678, 3040, 3294, 3294, 3040, 2678, 2316, 2316, 2678, 3039, 3291, 3291, 3039, 2678, 2316, 2316, 2677, 3037, 3289, 2644, 2518, 2000, 2000, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1560
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:189375	W0_Idle:98137	W0_Scoreboard:306330	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12480 {8:1560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4280 {8:535,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212160 {136:1560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 72760 {136:535,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 796 
averagemflatency = 228 
max_icnt2mem_latency = 553 
max_icnt2sh_latency = 75708 
mrq_lat_table:66 	4 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1760 	621 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2400 	469 	81 	41 	38 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	457 	728 	352 	38 	0 	0 	0 	0 	0 	0 	175 	184 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4488         0         0         0         0         0         0         0         0      2134      2132         0         0         0         0 
dram[1]:      1296      6885         0         0         0         0         0         0         0         0      2132      2131         0         0         0         0 
dram[2]:      1618     12797         0         0         0         0         0         0         0         0      2174      2137         0         0         0         0 
dram[3]:      3360         0         0         0         0         0         0         0         0         0      2178      2141         0         0         0         0 
dram[4]:      4135         0         0         0         0         0         0         0         0         0      2129      2149         0         0         0         0 
dram[5]:      5403         0         0         0         0         0         0         0         0         0      2125      2147         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        9968      9551    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        9232      7459    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       10124      6965    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        8914      8307    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       14375      9619    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       13490      9565    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       584       592         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       403       434         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       526       513         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       412       568         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       796       473         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       669       458         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99932 n_nop=99896 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005604
n_activity=308 dram_eff=0.1818
bk0: 6a 99859i bk1: 4a 99909i bk2: 0a 99931i bk3: 0a 99932i bk4: 0a 99932i bk5: 0a 99932i bk6: 0a 99933i bk7: 0a 99933i bk8: 0a 99933i bk9: 0a 99934i bk10: 8a 99897i bk11: 10a 99886i bk12: 0a 99930i bk13: 0a 99931i bk14: 0a 99931i bk15: 0a 99931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000210143
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99932 n_nop=99900 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0005604
n_activity=251 dram_eff=0.2231
bk0: 4a 99912i bk1: 4a 99911i bk2: 0a 99930i bk3: 0a 99931i bk4: 0a 99932i bk5: 0a 99933i bk6: 0a 99933i bk7: 0a 99933i bk8: 0a 99933i bk9: 0a 99934i bk10: 8a 99900i bk11: 12a 99887i bk12: 0a 99930i bk13: 0a 99931i bk14: 0a 99931i bk15: 0a 99931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.00408e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99932 n_nop=99902 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0005204
n_activity=256 dram_eff=0.2031
bk0: 4a 99912i bk1: 2a 99915i bk2: 0a 99931i bk3: 0a 99931i bk4: 0a 99932i bk5: 0a 99932i bk6: 0a 99933i bk7: 0a 99933i bk8: 0a 99934i bk9: 0a 99934i bk10: 8a 99903i bk11: 12a 99893i bk12: 0a 99930i bk13: 0a 99930i bk14: 0a 99931i bk15: 0a 99931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99932 n_nop=99907 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0004403
n_activity=207 dram_eff=0.2126
bk0: 4a 99911i bk1: 0a 99931i bk2: 0a 99932i bk3: 0a 99932i bk4: 0a 99932i bk5: 0a 99932i bk6: 0a 99932i bk7: 0a 99933i bk8: 0a 99934i bk9: 0a 99934i bk10: 8a 99904i bk11: 10a 99896i bk12: 0a 99930i bk13: 0a 99930i bk14: 0a 99931i bk15: 0a 99931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000130088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99932 n_nop=99905 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0004803
n_activity=203 dram_eff=0.2365
bk0: 4a 99911i bk1: 0a 99931i bk2: 0a 99931i bk3: 0a 99931i bk4: 0a 99932i bk5: 0a 99933i bk6: 0a 99933i bk7: 0a 99933i bk8: 0a 99933i bk9: 0a 99933i bk10: 12a 99894i bk11: 8a 99900i bk12: 0a 99930i bk13: 0a 99931i bk14: 0a 99932i bk15: 0a 99932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110075
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99932 n_nop=99905 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0004803
n_activity=204 dram_eff=0.2353
bk0: 4a 99911i bk1: 0a 99931i bk2: 0a 99931i bk3: 0a 99931i bk4: 0a 99932i bk5: 0a 99933i bk6: 0a 99933i bk7: 0a 99933i bk8: 0a 99933i bk9: 0a 99933i bk10: 12a 99892i bk11: 8a 99901i bk12: 0a 99930i bk13: 0a 99931i bk14: 0a 99932i bk15: 0a 99932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000150102

========= L2 cache stats =========
L2_cache_bank[0]: Access = 285, Miss = 7, Miss_rate = 0.025, Pending_hits = 19, Reservation_fails = 532
L2_cache_bank[1]: Access = 278, Miss = 7, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 598
L2_cache_bank[2]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 588
L2_cache_bank[3]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 24, Reservation_fails = 336
L2_cache_bank[4]: Access = 267, Miss = 6, Miss_rate = 0.022, Pending_hits = 17, Reservation_fails = 503
L2_cache_bank[5]: Access = 281, Miss = 7, Miss_rate = 0.025, Pending_hits = 20, Reservation_fails = 310
L2_cache_bank[6]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 17, Reservation_fails = 459
L2_cache_bank[7]: Access = 193, Miss = 5, Miss_rate = 0.026, Pending_hits = 12, Reservation_fails = 171
L2_cache_bank[8]: Access = 401, Miss = 8, Miss_rate = 0.020, Pending_hits = 23, Reservation_fails = 583
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 10, Reservation_fails = 208
L2_cache_bank[10]: Access = 356, Miss = 8, Miss_rate = 0.022, Pending_hits = 22, Reservation_fails = 423
L2_cache_bank[11]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 189
L2_total_cache_accesses = 3066
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4900
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3229
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 467
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1562
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11476
icnt_total_pkts_simt_to_mem=4462
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.47163
	minimum = 6
	maximum = 34
Network latency average = 8.80319
	minimum = 6
	maximum = 34
Slowest packet = 5006
Flit latency average = 7.69968
	minimum = 6
	maximum = 34
Slowest flit = 13163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00229007
	minimum = 0.0017541 (at node 26)
	maximum = 0.00454969 (at node 23)
Accepted packet rate average = 0.00229007
	minimum = 0.0017541 (at node 26)
	maximum = 0.00454969 (at node 23)
Injected flit rate average = 0.00563788
	minimum = 0.00301486 (at node 2)
	maximum = 0.0152935 (at node 23)
Accepted flit rate average= 0.00563788
	minimum = 0.00306967 (at node 18)
	maximum = 0.00756455 (at node 3)
Injected packet length average = 2.46188
Accepted packet length average = 2.46188
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 29 sec (4769 sec)
gpgpu_simulation_rate = 6457 (inst/sec)
gpgpu_simulation_rate = 15 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75709)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75709)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75709)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75709)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,5,0) tid=(11,13,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(1,5,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 76209  inst.: 30995868 (ipc=398.8) sim_rate=6402 (inst/sec) elapsed = 0:1:20:41 / Sat Apr 14 15:48:53 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(2,6,0) tid=(11,15,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(5,0,0) tid=(11,6,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(1,4,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 76709  inst.: 31253276 (ipc=456.8) sim_rate=6361 (inst/sec) elapsed = 0:1:21:53 / Sat Apr 14 15:50:05 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(2,6,0) tid=(11,4,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(5,4,0) tid=(11,6,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 77209  inst.: 31607164 (ipc=540.5) sim_rate=6339 (inst/sec) elapsed = 0:1:23:06 / Sat Apr 14 15:51:18 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(2,7,0) tid=(15,4,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(3,2,0) tid=(3,3,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(0,0,0) tid=(11,10,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(4,0,0) tid=(2,15,0)
GPGPU-Sim uArch: cycles simulated: 77709  inst.: 31998668 (ipc=601.1) sim_rate=6323 (inst/sec) elapsed = 0:1:24:20 / Sat Apr 14 15:52:32 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(7,1,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 78209  inst.: 32357800 (ipc=624.5) sim_rate=6302 (inst/sec) elapsed = 0:1:25:34 / Sat Apr 14 15:53:46 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(1,0,0) tid=(12,10,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(4,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 78709  inst.: 32633291 (ipc=612.3) sim_rate=6264 (inst/sec) elapsed = 0:1:26:49 / Sat Apr 14 15:55:01 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(3,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(6,3,0) tid=(9,8,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(5,3,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 79209  inst.: 32949380 (ipc=615.1) sim_rate=6235 (inst/sec) elapsed = 0:1:28:04 / Sat Apr 14 15:56:16 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(6,0,0) tid=(2,11,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(1,2,0) tid=(11,4,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(4,1,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 79709  inst.: 33268671 (ipc=618.0) sim_rate=6206 (inst/sec) elapsed = 0:1:29:20 / Sat Apr 14 15:57:32 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(6,0,0) tid=(5,14,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(5,3,0) tid=(14,4,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(0,1,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 80209  inst.: 33591833 (ipc=621.2) sim_rate=6178 (inst/sec) elapsed = 0:1:30:37 / Sat Apr 14 15:58:49 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(6,3,0) tid=(4,9,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(6,2,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 80709  inst.: 33807443 (ipc=602.2) sim_rate=6131 (inst/sec) elapsed = 0:1:31:54 / Sat Apr 14 16:00:06 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(7,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(5,2,0) tid=(0,6,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(2,1,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 81209  inst.: 34102563 (ipc=601.1) sim_rate=6099 (inst/sec) elapsed = 0:1:33:11 / Sat Apr 14 16:01:23 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(6,1,0) tid=(6,11,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(3,0,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 81709  inst.: 34331832 (ipc=589.2) sim_rate=6056 (inst/sec) elapsed = 0:1:34:29 / Sat Apr 14 16:02:41 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(0,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(3,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(7,3,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 82209  inst.: 34567604 (ipc=580.2) sim_rate=6013 (inst/sec) elapsed = 0:1:35:48 / Sat Apr 14 16:04:00 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(7,6,0) tid=(7,11,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 82709  inst.: 34790408 (ipc=570.6) sim_rate=5969 (inst/sec) elapsed = 0:1:37:08 / Sat Apr 14 16:05:20 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(6,1,0) tid=(9,8,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(0,1,0) tid=(10,1,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(7,3,0) tid=(4,13,0)
GPGPU-Sim uArch: cycles simulated: 83209  inst.: 35018433 (ipc=562.9) sim_rate=5927 (inst/sec) elapsed = 0:1:38:28 / Sat Apr 14 16:06:40 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(2,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 83709  inst.: 35288665 (ipc=561.5) sim_rate=5892 (inst/sec) elapsed = 0:1:39:49 / Sat Apr 14 16:08:01 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(7,1,0) tid=(8,7,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(1,2,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8275,75709), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8276,75709)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8315,75709), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8316,75709)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8335,75709), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8336,75709)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8353,75709), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8354,75709)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(5,5,0) tid=(12,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8397,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8401,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8440,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8464,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8487,75709), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84209  inst.: 35559467 (ipc=560.4) sim_rate=5857 (inst/sec) elapsed = 0:1:41:11 / Sat Apr 14 16:09:23 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8503,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8534,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8552,75709), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(2,3,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8598,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8668,75709), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(0,7,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8818,75709), 3 CTAs running
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(7,6,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 84709  inst.: 35818245 (ipc=558.0) sim_rate=5821 (inst/sec) elapsed = 0:1:42:33 / Sat Apr 14 16:10:45 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(2,4,0) tid=(10,13,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 85209  inst.: 36061837 (ipc=554.2) sim_rate=5782 (inst/sec) elapsed = 0:1:43:56 / Sat Apr 14 16:12:08 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(2,4,0) tid=(6,5,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(1,2,0) tid=(0,9,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(4,6,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9968,75709), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9996,75709), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 85709  inst.: 36301998 (ipc=550.6) sim_rate=5743 (inst/sec) elapsed = 0:1:45:20 / Sat Apr 14 16:13:32 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10017,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10088,75709), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10121,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10122,75709), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(7,5,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10198,75709), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10230,75709), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10289,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10318,75709), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10319,75709), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10325,75709), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10359,75709), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(4,4,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10391,75709), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 86209  inst.: 36519763 (ipc=545.1) sim_rate=5702 (inst/sec) elapsed = 0:1:46:44 / Sat Apr 14 16:14:56 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(2,7,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10658,75709), 2 CTAs running
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(3,6,0) tid=(14,14,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(3,7,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 86709  inst.: 36782401 (ipc=544.2) sim_rate=5668 (inst/sec) elapsed = 0:1:48:09 / Sat Apr 14 16:16:21 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 87209  inst.: 37036085 (ipc=542.6) sim_rate=5634 (inst/sec) elapsed = 0:1:49:33 / Sat Apr 14 16:17:45 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(2,7,0) tid=(9,3,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(5,4,0) tid=(2,13,0)
GPGPU-Sim uArch: cycles simulated: 87709  inst.: 37267505 (ipc=539.3) sim_rate=5596 (inst/sec) elapsed = 0:1:50:59 / Sat Apr 14 16:19:11 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(1,7,0) tid=(5,13,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(4,4,0) tid=(2,15,0)
GPGPU-Sim uArch: cycles simulated: 88209  inst.: 37482862 (ipc=534.9) sim_rate=5557 (inst/sec) elapsed = 0:1:52:24 / Sat Apr 14 16:20:36 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(0,7,0) tid=(3,5,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(3,5,0) tid=(2,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12932,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12975,75709), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 88709  inst.: 37668625 (ipc=528.6) sim_rate=5515 (inst/sec) elapsed = 0:1:53:50 / Sat Apr 14 16:22:02 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13057,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13064,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13073,75709), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(4,4,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13193,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13357,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13429,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13454,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13459,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13465,75709), 1 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(3,6,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13479,75709), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 89209  inst.: 37840577 (ipc=521.8) sim_rate=5471 (inst/sec) elapsed = 0:1:55:16 / Sat Apr 14 16:23:28 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13552,75709), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13651,75709), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(3,6,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 89709  inst.: 37993957 (ipc=514.1) sim_rate=5426 (inst/sec) elapsed = 0:1:56:42 / Sat Apr 14 16:24:54 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(3,6,0) tid=(14,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14161,75709), 2 CTAs running
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(1,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 90209  inst.: 38141190 (ipc=506.5) sim_rate=5380 (inst/sec) elapsed = 0:1:58:09 / Sat Apr 14 16:26:21 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(5,7,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 90709  inst.: 38261074 (ipc=497.6) sim_rate=5331 (inst/sec) elapsed = 0:1:59:36 / Sat Apr 14 16:27:48 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15015,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15018,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15130,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15132,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15150,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15157,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15186,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(6,7,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15473,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15489,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91209  inst.: 38329304 (ipc=486.0) sim_rate=5299 (inst/sec) elapsed = 0:2:00:32 / Sat Apr 14 16:28:44 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15505,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15520,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15813,75709), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 91709  inst.: 38377438 (ipc=473.8) sim_rate=5289 (inst/sec) elapsed = 0:2:00:56 / Sat Apr 14 16:29:08 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16159,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16463,75709), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16472,75709), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 92209  inst.: 38410958 (ipc=461.5) sim_rate=5276 (inst/sec) elapsed = 0:2:01:20 / Sat Apr 14 16:29:32 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(6,7,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 92709  inst.: 38446072 (ipc=450.0) sim_rate=5262 (inst/sec) elapsed = 0:2:01:45 / Sat Apr 14 16:29:57 2018
GPGPU-Sim uArch: cycles simulated: 93209  inst.: 38478699 (ipc=439.0) sim_rate=5250 (inst/sec) elapsed = 0:2:02:09 / Sat Apr 14 16:30:21 2018
GPGPU-Sim uArch: cycles simulated: 93709  inst.: 38495227 (ipc=427.7) sim_rate=5235 (inst/sec) elapsed = 0:2:02:33 / Sat Apr 14 16:30:45 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18022,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18172,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18217,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18220,75709), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 12.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18221
gpu_sim_insn = 7699119
gpu_ipc =     422.5410
gpu_tot_sim_cycle = 93930
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     409.8328
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5661
gpu_stall_icnt2sh    = 8432
gpu_total_sim_rate=5229
RFC_cache:
	RFC_total_cache_accesses = 2166640
	RFC_total_cache_misses = 1034890
	RFC_total_cache_miss_rate = 0.4776
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9190
	L1I_total_cache_miss_rate = 0.0098
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 714, Miss = 119, Miss_rate = 0.167, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[1]: Access = 778, Miss = 124, Miss_rate = 0.159, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[2]: Access = 761, Miss = 123, Miss_rate = 0.162, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[3]: Access = 762, Miss = 124, Miss_rate = 0.163, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[4]: Access = 715, Miss = 119, Miss_rate = 0.166, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[5]: Access = 740, Miss = 121, Miss_rate = 0.164, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[6]: Access = 772, Miss = 123, Miss_rate = 0.159, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[7]: Access = 710, Miss = 121, Miss_rate = 0.170, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[8]: Access = 753, Miss = 122, Miss_rate = 0.162, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 738, Miss = 123, Miss_rate = 0.167, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[10]: Access = 735, Miss = 125, Miss_rate = 0.170, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 773, Miss = 124, Miss_rate = 0.160, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[12]: Access = 760, Miss = 123, Miss_rate = 0.162, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[13]: Access = 736, Miss = 122, Miss_rate = 0.166, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[14]: Access = 708, Miss = 116, Miss_rate = 0.164, Pending_hits = 97, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1829
	L1D_total_cache_miss_rate = 0.1640
	L1D_total_cache_pending_hits = 1415
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1138504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1036681
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924990
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9190
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2500, 3011, 3284, 4121, 4121, 3805, 3351, 2895, 2895, 3347, 3799, 4116, 4116, 3799, 3347, 2895, 2895, 3347, 3798, 4113, 4113, 3798, 3347, 2895, 2895, 3346, 3796, 4111, 3466, 3277, 2500, 2500, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1791
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:233073	W0_Idle:114633	W0_Scoreboard:377686	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14328 {8:1791,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 5008 {8:626,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243576 {136:1791,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 85136 {136:626,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 796 
averagemflatency = 215 
max_icnt2mem_latency = 553 
max_icnt2sh_latency = 93929 
mrq_lat_table:66 	4 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2230 	621 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2902 	525 	84 	41 	38 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	594 	822 	352 	38 	0 	0 	0 	0 	0 	0 	175 	184 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4488         0         0         0         0         0         0         0         0      2134      2132         0         0         0         0 
dram[1]:      1296      6885         0         0         0         0         0         0         0         0      2132      2131         0         0         0         0 
dram[2]:      1618     12797         0         0         0         0         0         0         0         0      2174      2137         0         0         0         0 
dram[3]:      3360         0         0         0         0         0         0         0         0         0      2178      2141         0         0         0         0 
dram[4]:      4135         0         0         0         0         0         0         0         0         0      2129      2149         0         0         0         0 
dram[5]:      5403         0         0         0         0         0         0         0         0         0      2125      2147         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       11165     10596    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       10445      8317    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       11338      7763    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       10139      9293    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       15977     10812    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       15152     10719    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       584       592         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       403       434         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       526       513         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       412       568         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       796       473         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       669       458         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123983 n_nop=123947 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004517
n_activity=308 dram_eff=0.1818
bk0: 6a 123910i bk1: 4a 123960i bk2: 0a 123982i bk3: 0a 123983i bk4: 0a 123983i bk5: 0a 123983i bk6: 0a 123984i bk7: 0a 123984i bk8: 0a 123984i bk9: 0a 123985i bk10: 8a 123948i bk11: 10a 123937i bk12: 0a 123981i bk13: 0a 123982i bk14: 0a 123982i bk15: 0a 123982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000169378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123983 n_nop=123951 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0004517
n_activity=251 dram_eff=0.2231
bk0: 4a 123963i bk1: 4a 123962i bk2: 0a 123981i bk3: 0a 123982i bk4: 0a 123983i bk5: 0a 123984i bk6: 0a 123984i bk7: 0a 123984i bk8: 0a 123984i bk9: 0a 123985i bk10: 8a 123951i bk11: 12a 123938i bk12: 0a 123981i bk13: 0a 123982i bk14: 0a 123982i bk15: 0a 123982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.83937e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123983 n_nop=123953 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0004194
n_activity=256 dram_eff=0.2031
bk0: 4a 123963i bk1: 2a 123966i bk2: 0a 123982i bk3: 0a 123982i bk4: 0a 123983i bk5: 0a 123983i bk6: 0a 123984i bk7: 0a 123984i bk8: 0a 123985i bk9: 0a 123985i bk10: 8a 123954i bk11: 12a 123944i bk12: 0a 123981i bk13: 0a 123981i bk14: 0a 123982i bk15: 0a 123982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00012905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123983 n_nop=123958 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0003549
n_activity=207 dram_eff=0.2126
bk0: 4a 123962i bk1: 0a 123982i bk2: 0a 123983i bk3: 0a 123983i bk4: 0a 123983i bk5: 0a 123983i bk6: 0a 123983i bk7: 0a 123984i bk8: 0a 123985i bk9: 0a 123985i bk10: 8a 123955i bk11: 10a 123947i bk12: 0a 123981i bk13: 0a 123981i bk14: 0a 123982i bk15: 0a 123982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123983 n_nop=123956 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003871
n_activity=203 dram_eff=0.2365
bk0: 4a 123962i bk1: 0a 123982i bk2: 0a 123982i bk3: 0a 123982i bk4: 0a 123983i bk5: 0a 123984i bk6: 0a 123984i bk7: 0a 123984i bk8: 0a 123984i bk9: 0a 123984i bk10: 12a 123945i bk11: 8a 123951i bk12: 0a 123981i bk13: 0a 123982i bk14: 0a 123983i bk15: 0a 123983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.87218e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123983 n_nop=123956 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003871
n_activity=204 dram_eff=0.2353
bk0: 4a 123962i bk1: 0a 123982i bk2: 0a 123982i bk3: 0a 123982i bk4: 0a 123983i bk5: 0a 123984i bk6: 0a 123984i bk7: 0a 123984i bk8: 0a 123984i bk9: 0a 123984i bk10: 12a 123943i bk11: 8a 123952i bk12: 0a 123981i bk13: 0a 123982i bk14: 0a 123983i bk15: 0a 123983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000120984

========= L2 cache stats =========
L2_cache_bank[0]: Access = 338, Miss = 7, Miss_rate = 0.021, Pending_hits = 19, Reservation_fails = 532
L2_cache_bank[1]: Access = 329, Miss = 7, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 598
L2_cache_bank[2]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 18, Reservation_fails = 588
L2_cache_bank[3]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 24, Reservation_fails = 336
L2_cache_bank[4]: Access = 318, Miss = 6, Miss_rate = 0.019, Pending_hits = 17, Reservation_fails = 503
L2_cache_bank[5]: Access = 335, Miss = 7, Miss_rate = 0.021, Pending_hits = 20, Reservation_fails = 310
L2_cache_bank[6]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 17, Reservation_fails = 459
L2_cache_bank[7]: Access = 227, Miss = 5, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 171
L2_cache_bank[8]: Access = 484, Miss = 8, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 583
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 208
L2_cache_bank[10]: Access = 424, Miss = 8, Miss_rate = 0.019, Pending_hits = 22, Reservation_fails = 423
L2_cache_bank[11]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 189
L2_total_cache_accesses = 3627
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0210
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4900
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3229
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 558
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1562
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13325
icnt_total_pkts_simt_to_mem=5372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.14439
	minimum = 6
	maximum = 34
Network latency average = 8.62656
	minimum = 6
	maximum = 34
Slowest packet = 6138
Flit latency average = 7.47445
	minimum = 6
	maximum = 34
Slowest flit = 15944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00228064
	minimum = 0.00175622 (at node 26)
	maximum = 0.00455518 (at node 23)
Accepted packet rate average = 0.00228064
	minimum = 0.00175622 (at node 26)
	maximum = 0.00455518 (at node 23)
Injected flit rate average = 0.0056081
	minimum = 0.0030185 (at node 4)
	maximum = 0.015312 (at node 23)
Accepted flit rate average= 0.0056081
	minimum = 0.00307338 (at node 18)
	maximum = 0.0081225 (at node 12)
Injected packet length average = 2.459
Accepted packet length average = 2.459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 41 sec (7361 sec)
gpgpu_simulation_rate = 5229 (inst/sec)
gpgpu_simulation_rate = 12 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93930)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93930)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93930)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93930)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(4,1,0) tid=(10,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(5,1,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 94430  inst.: 38694987 (ipc=398.8) sim_rate=5194 (inst/sec) elapsed = 0:2:04:09 / Sat Apr 14 16:32:21 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(6,1,0) tid=(10,6,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(1,0,0) tid=(6,9,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(6,0,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 94930  inst.: 38948387 (ipc=452.8) sim_rate=5166 (inst/sec) elapsed = 0:2:05:39 / Sat Apr 14 16:33:51 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(3,5,0) tid=(14,4,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(3,5,0) tid=(2,5,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(6,0,0) tid=(2,13,0)
GPGPU-Sim uArch: cycles simulated: 95430  inst.: 39304503 (ipc=539.3) sim_rate=5151 (inst/sec) elapsed = 0:2:07:09 / Sat Apr 14 16:35:21 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,1,0) tid=(2,4,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(3,2,0) tid=(14,10,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(6,1,0) tid=(10,8,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(3,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 95930  inst.: 39693587 (ipc=599.0) sim_rate=5141 (inst/sec) elapsed = 0:2:08:40 / Sat Apr 14 16:36:52 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(5,3,0) tid=(14,11,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(1,2,0) tid=(10,2,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 96430  inst.: 40051647 (ipc=622.4) sim_rate=5128 (inst/sec) elapsed = 0:2:10:10 / Sat Apr 14 16:38:22 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(3,3,0) tid=(14,13,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(2,2,0) tid=(8,5,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(5,2,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 96930  inst.: 40323980 (ipc=609.5) sim_rate=5104 (inst/sec) elapsed = 0:2:11:40 / Sat Apr 14 16:39:52 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(1,2,0) tid=(10,11,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(7,3,0) tid=(15,4,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(6,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 97430  inst.: 40640234 (ipc=612.8) sim_rate=5086 (inst/sec) elapsed = 0:2:13:10 / Sat Apr 14 16:41:22 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(2,4,0) tid=(1,5,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(7,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(2,4,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 97930  inst.: 40957550 (ipc=615.5) sim_rate=5068 (inst/sec) elapsed = 0:2:14:41 / Sat Apr 14 16:42:53 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(2,5,0) tid=(3,12,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(5,0,0) tid=(8,4,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,0,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 98430  inst.: 41279255 (ipc=618.6) sim_rate=5050 (inst/sec) elapsed = 0:2:16:13 / Sat Apr 14 16:44:25 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(4,2,0) tid=(4,2,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(6,4,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 98930  inst.: 41499097 (ipc=600.7) sim_rate=5021 (inst/sec) elapsed = 0:2:17:44 / Sat Apr 14 16:45:56 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(5,3,0) tid=(11,13,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(3,5,0) tid=(6,3,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(4,0,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 99430  inst.: 41792718 (ipc=599.5) sim_rate=5000 (inst/sec) elapsed = 0:2:19:17 / Sat Apr 14 16:47:29 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(6,1,0) tid=(5,10,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(4,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(2,7,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 99930  inst.: 42025663 (ipc=588.3) sim_rate=4974 (inst/sec) elapsed = 0:2:20:49 / Sat Apr 14 16:49:01 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(2,1,0) tid=(6,3,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(7,0,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 100430  inst.: 42264406 (ipc=579.8) sim_rate=4947 (inst/sec) elapsed = 0:2:22:23 / Sat Apr 14 16:50:35 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(6,1,0) tid=(7,13,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(4,1,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 100930  inst.: 42490337 (ipc=570.7) sim_rate=4920 (inst/sec) elapsed = 0:2:23:56 / Sat Apr 14 16:52:08 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,0,0) tid=(10,4,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(2,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(0,6,0) tid=(13,9,0)
GPGPU-Sim uArch: cycles simulated: 101430  inst.: 42715823 (ipc=562.7) sim_rate=4892 (inst/sec) elapsed = 0:2:25:30 / Sat Apr 14 16:53:42 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(0,2,0) tid=(15,14,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(0,6,0) tid=(0,13,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(7,0,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 101930  inst.: 42984715 (ipc=561.1) sim_rate=4870 (inst/sec) elapsed = 0:2:27:05 / Sat Apr 14 16:55:17 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(1,4,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8259,93930), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8260,93930)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8279,93930), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8280,93930)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8321,93930), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8322,93930)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(6,3,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8355,93930), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8356,93930)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8370,93930), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8415,93930), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8421,93930), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8460,93930), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8496,93930), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 102430  inst.: 43256265 (ipc=560.1) sim_rate=4849 (inst/sec) elapsed = 0:2:28:40 / Sat Apr 14 16:56:52 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8517,93930), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8535,93930), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(6,3,0) tid=(4,8,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8546,93930), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8570,93930), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8659,93930), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(0,2,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8788,93930), 3 CTAs running
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,5,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 102930  inst.: 43510510 (ipc=557.2) sim_rate=4826 (inst/sec) elapsed = 0:2:30:15 / Sat Apr 14 16:58:27 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(5,5,0) tid=(2,4,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(2,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 103430  inst.: 43754950 (ipc=553.6) sim_rate=4801 (inst/sec) elapsed = 0:2:31:52 / Sat Apr 14 17:00:04 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(5,4,0) tid=(10,6,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,5,0) tid=(12,8,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(6,3,0) tid=(5,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9979,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9981,93930), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9984,93930), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 103930  inst.: 43994369 (ipc=549.9) sim_rate=4777 (inst/sec) elapsed = 0:2:33:29 / Sat Apr 14 17:01:41 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10034,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10043,93930), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10088,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10128,93930), 2 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(5,4,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10202,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10247,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10277,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10304,93930), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(3,4,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10401,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10402,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10410,93930), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 104430  inst.: 44214980 (ipc=544.7) sim_rate=4749 (inst/sec) elapsed = 0:2:35:09 / Sat Apr 14 17:03:21 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(1,6,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10594,93930), 3 CTAs running
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(3,5,0) tid=(11,0,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,7,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 104930  inst.: 44472229 (ipc=543.3) sim_rate=4726 (inst/sec) elapsed = 0:2:36:50 / Sat Apr 14 17:05:02 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(5,6,0) tid=(3,7,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(3,4,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 105430  inst.: 44730211 (ipc=542.1) sim_rate=4704 (inst/sec) elapsed = 0:2:38:28 / Sat Apr 14 17:06:40 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(3,7,0) tid=(11,5,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(4,6,0) tid=(9,15,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(6,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 105930  inst.: 44955364 (ipc=538.3) sim_rate=4674 (inst/sec) elapsed = 0:2:40:18 / Sat Apr 14 17:08:30 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(2,6,0) tid=(5,6,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(4,4,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 106430  inst.: 45176078 (ipc=534.4) sim_rate=4635 (inst/sec) elapsed = 0:2:42:25 / Sat Apr 14 17:10:37 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(3,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(4,5,0) tid=(9,8,0)
GPGPU-Sim uArch: cycles simulated: 106930  inst.: 45364875 (ipc=528.4) sim_rate=4594 (inst/sec) elapsed = 0:2:44:33 / Sat Apr 14 17:12:45 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13049,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13058,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13074,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13075,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13093,93930), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(2,7,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13321,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13337,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13359,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13379,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13438,93930), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 107430  inst.: 45533426 (ipc=521.3) sim_rate=4557 (inst/sec) elapsed = 0:2:46:30 / Sat Apr 14 17:14:42 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13510,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13550,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13589,93930), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13595,93930), 2 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,7,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 107930  inst.: 45688408 (ipc=513.8) sim_rate=4528 (inst/sec) elapsed = 0:2:48:10 / Sat Apr 14 17:16:22 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(5,7,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14099,93930), 2 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(4,7,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 108430  inst.: 45837013 (ipc=506.3) sim_rate=4492 (inst/sec) elapsed = 0:2:50:03 / Sat Apr 14 17:18:15 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(6,7,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 108930  inst.: 45952727 (ipc=497.1) sim_rate=4448 (inst/sec) elapsed = 0:2:52:09 / Sat Apr 14 17:20:21 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15045,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15045,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15051,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15083,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15100,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15152,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15184,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15234,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(2,6,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15477,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109430  inst.: 46018649 (ipc=485.4) sim_rate=4423 (inst/sec) elapsed = 0:2:53:23 / Sat Apr 14 17:21:35 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15506,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15519,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109930  inst.: 46069765 (ipc=473.4) sim_rate=4413 (inst/sec) elapsed = 0:2:53:59 / Sat Apr 14 17:22:11 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16147,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16329,93930), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(7,7,0) tid=(12,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16380,93930), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16390,93930), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 110430  inst.: 46108973 (ipc=461.4) sim_rate=4402 (inst/sec) elapsed = 0:2:54:34 / Sat Apr 14 17:22:46 2018
GPGPU-Sim uArch: cycles simulated: 110930  inst.: 46138381 (ipc=449.6) sim_rate=4389 (inst/sec) elapsed = 0:2:55:10 / Sat Apr 14 17:23:22 2018
GPGPU-Sim uArch: cycles simulated: 111430  inst.: 46171433 (ipc=438.6) sim_rate=4378 (inst/sec) elapsed = 0:2:55:44 / Sat Apr 14 17:23:56 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17997,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 111930  inst.: 46191082 (ipc=427.5) sim_rate=4365 (inst/sec) elapsed = 0:2:56:20 / Sat Apr 14 17:24:32 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18120,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18179,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,7,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 112430  inst.: 46194714 (ipc=416.2) sim_rate=4361 (inst/sec) elapsed = 0:2:56:31 / Sat Apr 14 17:24:43 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18617,93930), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 12.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18618
gpu_sim_insn = 7699119
gpu_ipc =     413.5309
gpu_tot_sim_cycle = 112548
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     410.4445
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5662
gpu_stall_icnt2sh    = 8582
gpu_total_sim_rate=4361
RFC_cache:
	RFC_total_cache_accesses = 2599968
	RFC_total_cache_misses = 1241786
	RFC_total_cache_miss_rate = 0.4776
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10109
	L1I_total_cache_miss_rate = 0.0090
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 856, Miss = 134, Miss_rate = 0.157, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[1]: Access = 920, Miss = 141, Miss_rate = 0.153, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[2]: Access = 927, Miss = 141, Miss_rate = 0.152, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[3]: Access = 927, Miss = 140, Miss_rate = 0.151, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[4]: Access = 861, Miss = 136, Miss_rate = 0.158, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[5]: Access = 882, Miss = 136, Miss_rate = 0.154, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[6]: Access = 916, Miss = 137, Miss_rate = 0.150, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 878, Miss = 135, Miss_rate = 0.154, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[8]: Access = 895, Miss = 136, Miss_rate = 0.152, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[9]: Access = 878, Miss = 138, Miss_rate = 0.157, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[10]: Access = 881, Miss = 139, Miss_rate = 0.158, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[11]: Access = 917, Miss = 141, Miss_rate = 0.154, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[12]: Access = 926, Miss = 141, Miss_rate = 0.152, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[13]: Access = 874, Miss = 138, Miss_rate = 0.158, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[14]: Access = 848, Miss = 133, Miss_rate = 0.157, Pending_hits = 101, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2066
	L1D_total_cache_miss_rate = 0.1543
	L1D_total_cache_pending_hits = 1497
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1366616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1243807
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110907
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10109
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3000, 3680, 4043, 4943, 4943, 4564, 4020, 3474, 3474, 4016, 4558, 4938, 4938, 4558, 4016, 3474, 3474, 4016, 4557, 4935, 4935, 4557, 4016, 3474, 3474, 4015, 4555, 4933, 3966, 3777, 3000, 3000, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2021
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:277017	W0_Idle:131300	W0_Scoreboard:448431	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16168 {8:2021,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5736 {8:717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 274856 {136:2021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 97512 {136:717,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 796 
averagemflatency = 205 
max_icnt2mem_latency = 553 
max_icnt2sh_latency = 112547 
mrq_lat_table:66 	4 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2699 	621 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3411 	573 	87 	41 	38 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	728 	918 	352 	38 	0 	0 	0 	0 	0 	0 	175 	184 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	122 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4488         0         0         0         0         0         0         0         0      2134      2132         0         0         0         0 
dram[1]:      1296      6885         0         0         0         0         0         0         0         0      2132      2131         0         0         0         0 
dram[2]:      1618     12797         0         0         0         0         0         0         0         0      2174      2137         0         0         0         0 
dram[3]:      3360         0         0         0         0         0         0         0         0         0      2178      2141         0         0         0         0 
dram[4]:      4135         0         0         0         0         0         0         0         0         0      2129      2149         0         0         0         0 
dram[5]:      5403         0         0         0         0         0         0         0         0         0      2125      2147         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       12379     11632    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       11663      9203    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       12540      8562    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11358     10285    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       17579     12000    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       16790     11879    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       584       592         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       403       434         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       526       513         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       412       568         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       796       473         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       669       458         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148558 n_nop=148522 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.000377
n_activity=308 dram_eff=0.1818
bk0: 6a 148485i bk1: 4a 148535i bk2: 0a 148557i bk3: 0a 148558i bk4: 0a 148558i bk5: 0a 148558i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148559i bk9: 0a 148560i bk10: 8a 148523i bk11: 10a 148512i bk12: 0a 148556i bk13: 0a 148557i bk14: 0a 148557i bk15: 0a 148557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000141359
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148558 n_nop=148526 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.000377
n_activity=251 dram_eff=0.2231
bk0: 4a 148538i bk1: 4a 148537i bk2: 0a 148556i bk3: 0a 148557i bk4: 0a 148558i bk5: 0a 148559i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148559i bk9: 0a 148560i bk10: 8a 148526i bk11: 12a 148513i bk12: 0a 148556i bk13: 0a 148557i bk14: 0a 148557i bk15: 0a 148557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.03883e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148558 n_nop=148528 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.00035
n_activity=256 dram_eff=0.2031
bk0: 4a 148538i bk1: 2a 148541i bk2: 0a 148557i bk3: 0a 148557i bk4: 0a 148558i bk5: 0a 148558i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148560i bk9: 0a 148560i bk10: 8a 148529i bk11: 12a 148519i bk12: 0a 148556i bk13: 0a 148556i bk14: 0a 148557i bk15: 0a 148557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000107702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148558 n_nop=148533 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002962
n_activity=207 dram_eff=0.2126
bk0: 4a 148537i bk1: 0a 148557i bk2: 0a 148558i bk3: 0a 148558i bk4: 0a 148558i bk5: 0a 148558i bk6: 0a 148558i bk7: 0a 148559i bk8: 0a 148560i bk9: 0a 148560i bk10: 8a 148530i bk11: 10a 148522i bk12: 0a 148556i bk13: 0a 148556i bk14: 0a 148557i bk15: 0a 148557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.75079e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148558 n_nop=148531 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003231
n_activity=203 dram_eff=0.2365
bk0: 4a 148537i bk1: 0a 148557i bk2: 0a 148557i bk3: 0a 148557i bk4: 0a 148558i bk5: 0a 148559i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148559i bk9: 0a 148559i bk10: 12a 148520i bk11: 8a 148526i bk12: 0a 148556i bk13: 0a 148557i bk14: 0a 148558i bk15: 0a 148558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.40452e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148558 n_nop=148531 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003231
n_activity=204 dram_eff=0.2353
bk0: 4a 148537i bk1: 0a 148557i bk2: 0a 148557i bk3: 0a 148557i bk4: 0a 148558i bk5: 0a 148559i bk6: 0a 148559i bk7: 0a 148559i bk8: 0a 148559i bk9: 0a 148559i bk10: 12a 148518i bk11: 8a 148527i bk12: 0a 148556i bk13: 0a 148557i bk14: 0a 148558i bk15: 0a 148558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000100971

========= L2 cache stats =========
L2_cache_bank[0]: Access = 391, Miss = 7, Miss_rate = 0.018, Pending_hits = 19, Reservation_fails = 532
L2_cache_bank[1]: Access = 381, Miss = 7, Miss_rate = 0.018, Pending_hits = 21, Reservation_fails = 598
L2_cache_bank[2]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 588
L2_cache_bank[3]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 336
L2_cache_bank[4]: Access = 369, Miss = 6, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 503
L2_cache_bank[5]: Access = 389, Miss = 7, Miss_rate = 0.018, Pending_hits = 20, Reservation_fails = 310
L2_cache_bank[6]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 17, Reservation_fails = 459
L2_cache_bank[7]: Access = 261, Miss = 5, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 171
L2_cache_bank[8]: Access = 566, Miss = 8, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 583
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 10, Reservation_fails = 208
L2_cache_bank[10]: Access = 491, Miss = 8, Miss_rate = 0.016, Pending_hits = 22, Reservation_fails = 423
L2_cache_bank[11]: Access = 236, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 189
L2_total_cache_accesses = 4187
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0182
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4900
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3229
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 649
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1562
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15169
icnt_total_pkts_simt_to_mem=6281
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.18661
	minimum = 6
	maximum = 34
Network latency average = 8.62232
	minimum = 6
	maximum = 34
Slowest packet = 7255
Flit latency average = 7.49219
	minimum = 6
	maximum = 34
Slowest flit = 18698
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00222803
	minimum = 0.00171877 (at node 26)
	maximum = 0.00440434 (at node 23)
Accepted packet rate average = 0.00222803
	minimum = 0.00171877 (at node 26)
	maximum = 0.00440434 (at node 23)
Injected flit rate average = 0.00547658
	minimum = 0.00295413 (at node 1)
	maximum = 0.0147169 (at node 23)
Accepted flit rate average= 0.00547658
	minimum = 0.00300784 (at node 18)
	maximum = 0.00789558 (at node 3)
Injected packet length average = 2.45804
Accepted packet length average = 2.45804
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 56 min, 32 sec (10592 sec)
gpgpu_simulation_rate = 4361 (inst/sec)
gpgpu_simulation_rate = 10 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112548)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112548)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112548)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112548)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(0,7,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 113048  inst.: 46394266 (ipc=399.1) sim_rate=4324 (inst/sec) elapsed = 0:2:58:48 / Sat Apr 14 17:27:00 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(5,3,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 113548  inst.: 46649438 (ipc=454.7) sim_rate=4293 (inst/sec) elapsed = 0:3:01:05 / Sat Apr 14 17:29:17 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(1,2,0) tid=(9,10,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(6,3,0) tid=(1,9,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(6,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 114048  inst.: 46958946 (ipc=509.5) sim_rate=4267 (inst/sec) elapsed = 0:3:03:24 / Sat Apr 14 17:31:36 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(2,2,0) tid=(9,3,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(6,2,0) tid=(9,7,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(4,3,0) tid=(13,0,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(2,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 114548  inst.: 47332538 (ipc=568.9) sim_rate=4247 (inst/sec) elapsed = 0:3:05:44 / Sat Apr 14 17:33:56 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(2,1,0) tid=(10,6,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(2,1,0) tid=(12,3,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,1,0) tid=(6,8,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(4,0,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 115048  inst.: 47698696 (ipc=601.6) sim_rate=4227 (inst/sec) elapsed = 0:3:08:03 / Sat Apr 14 17:36:15 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,5,0) tid=(12,0,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(1,3,0) tid=(1,13,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(6,0,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 115548  inst.: 47994855 (ipc=600.0) sim_rate=4202 (inst/sec) elapsed = 0:3:10:21 / Sat Apr 14 17:38:33 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(3,7,0) tid=(14,15,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(3,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(2,1,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 116048  inst.: 48318314 (ipc=606.7) sim_rate=4179 (inst/sec) elapsed = 0:3:12:40 / Sat Apr 14 17:40:52 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(7,2,0) tid=(9,15,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(6,4,0) tid=(12,13,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,5,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 116548  inst.: 48611197 (ipc=604.1) sim_rate=4154 (inst/sec) elapsed = 0:3:15:00 / Sat Apr 14 17:43:12 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(5,2,0) tid=(1,13,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(2,0,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4287,112548), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(4288,112548)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4329,112548), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(4330,112548)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4352,112548), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(4353,112548)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4355,112548), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(4356,112548)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(4,2,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4385,112548), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117048  inst.: 48913833 (ipc=604.2) sim_rate=4130 (inst/sec) elapsed = 0:3:17:21 / Sat Apr 14 17:45:33 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(7,2,0) tid=(8,0,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(4,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(2,5,0) tid=(13,10,0)
GPGPU-Sim uArch: cycles simulated: 117548  inst.: 49183325 (ipc=597.7) sim_rate=4104 (inst/sec) elapsed = 0:3:19:42 / Sat Apr 14 17:47:54 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(1,1,0) tid=(1,15,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5341,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5345,112548), 3 CTAs running
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(6,2,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 118048  inst.: 49494528 (ipc=600.0) sim_rate=4082 (inst/sec) elapsed = 0:3:22:03 / Sat Apr 14 17:50:15 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(1,2,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5608,112548), 3 CTAs running
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(1,5,0) tid=(10,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5806,112548), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5872,112548), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,2,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5933,112548), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118548  inst.: 49768986 (ipc=595.7) sim_rate=4058 (inst/sec) elapsed = 0:3:24:24 / Sat Apr 14 17:52:36 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(3,2,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6226,112548), 3 CTAs running
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,1,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6304,112548), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6360,112548), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(3,6,0) tid=(5,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6417,112548), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6479,112548), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6482,112548), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 119048  inst.: 50082084 (ipc=598.1) sim_rate=4036 (inst/sec) elapsed = 0:3:26:46 / Sat Apr 14 17:54:58 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(1,2,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6589,112548), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6596,112548), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6629,112548), 2 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(3,7,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6782,112548), 2 CTAs running
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(5,6,0) tid=(14,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6877,112548), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119548  inst.: 50371592 (ipc=596.7) sim_rate=4013 (inst/sec) elapsed = 0:3:29:09 / Sat Apr 14 17:57:21 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7055,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7176,112548), 1 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(5,5,0) tid=(2,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7217,112548), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7271,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7378,112548), 2 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(1,4,0) tid=(11,15,0)
GPGPU-Sim uArch: cycles simulated: 120048  inst.: 50662088 (ipc=595.6) sim_rate=3991 (inst/sec) elapsed = 0:3:31:33 / Sat Apr 14 17:59:45 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(7,7,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7622,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7630,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7657,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7677,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7685,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7688,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7692,112548), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(6,6,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7783,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7867,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7927,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 120548  inst.: 50907572 (ipc=589.1) sim_rate=3965 (inst/sec) elapsed = 0:3:33:56 / Sat Apr 14 18:02:08 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8111,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8134,112548), 1 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(6,5,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8192,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8238,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8239,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8275,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8288,112548), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8328,112548), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,7,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8366,112548), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121048  inst.: 51147388 (ipc=582.7) sim_rate=3943 (inst/sec) elapsed = 0:3:36:11 / Sat Apr 14 18:04:23 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8505,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(4,7,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8639,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8662,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8789,112548), 1 CTAs running
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(1,6,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8841,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 121548  inst.: 51344172 (ipc=572.2) sim_rate=3921 (inst/sec) elapsed = 0:3:38:14 / Sat Apr 14 18:06:26 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(1,6,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9298,112548), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9370,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,7,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9396,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9433,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9460,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9474,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122048  inst.: 51497004 (ipc=558.1) sim_rate=3900 (inst/sec) elapsed = 0:3:40:04 / Sat Apr 14 18:08:16 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9538,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9580,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9612,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9613,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9772,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122548  inst.: 51543036 (ipc=534.8) sim_rate=3893 (inst/sec) elapsed = 0:3:40:37 / Sat Apr 14 18:08:49 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10025,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10456,112548), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10457
gpu_sim_insn = 5361506
gpu_ipc =     512.7193
gpu_tot_sim_cycle = 123005
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     419.1392
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5663
gpu_stall_icnt2sh    = 8657
gpu_total_sim_rate=3893
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 1367572
	RFC_total_cache_miss_rate = 0.4790
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 10987
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 941, Miss = 149, Miss_rate = 0.158, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1000, Miss = 155, Miss_rate = 0.155, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1001, Miss = 157, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[3]: Access = 971, Miss = 150, Miss_rate = 0.154, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[4]: Access = 869, Miss = 136, Miss_rate = 0.157, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[5]: Access = 882, Miss = 136, Miss_rate = 0.154, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[6]: Access = 958, Miss = 146, Miss_rate = 0.152, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 958, Miss = 151, Miss_rate = 0.158, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[8]: Access = 980, Miss = 152, Miss_rate = 0.155, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[9]: Access = 962, Miss = 154, Miss_rate = 0.160, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[10]: Access = 950, Miss = 156, Miss_rate = 0.164, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[11]: Access = 941, Miss = 147, Miss_rate = 0.156, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[12]: Access = 926, Miss = 141, Miss_rate = 0.152, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[13]: Access = 902, Miss = 143, Miss_rate = 0.159, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[14]: Access = 923, Miss = 146, Miss_rate = 0.158, Pending_hits = 101, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2219
	L1D_total_cache_miss_rate = 0.1567
	L1D_total_cache_pending_hits = 1498
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1496496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224194
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10987
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3362, 4042, 4405, 5537, 5537, 5158, 4551, 3915, 3915, 4547, 5152, 5532, 5532, 5152, 4547, 3915, 3915, 4549, 4919, 5297, 5297, 4919, 4378, 3836, 3836, 4377, 4917, 5295, 4328, 4139, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2164
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305713	W0_Idle:142411	W0_Scoreboard:478697	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17312 {8:2164,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6344 {8:793,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294304 {136:2164,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107848 {136:793,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 796 
averagemflatency = 201 
max_icnt2mem_latency = 553 
max_icnt2sh_latency = 120413 
mrq_lat_table:66 	4 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2968 	621 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3662 	659 	95 	41 	38 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	810 	975 	356 	38 	0 	0 	0 	0 	0 	0 	175 	184 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	129 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4488         0         0         0         0         0         0         0         0      2134      2132         0         0         0         0 
dram[1]:      1296      6885         0         0         0         0         0         0         0         0      2132      2131         0         0         0         0 
dram[2]:      1618     12797         0         0         0         0         0         0         0         0      2174      2137         0         0         0         0 
dram[3]:      3360         0         0         0         0         0         0         0         0         0      2178      2141         0         0         0         0 
dram[4]:      4135         0         0         0         0         0         0         0         0         0      2129      2149         0         0         0         0 
dram[5]:      5403         0         0         0         0         0         0         0         0         0      2125      2147         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       13087     12315    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12371      9724    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       13247      9032    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       12087     10930    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       18366     12697    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       17769     12548    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       584       592         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       403       434         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       526       513         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       412       568         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       796       473         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       669       458         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162324 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003449
n_activity=308 dram_eff=0.1818
bk0: 6a 162287i bk1: 4a 162337i bk2: 0a 162359i bk3: 0a 162360i bk4: 0a 162360i bk5: 0a 162360i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162361i bk9: 0a 162362i bk10: 8a 162325i bk11: 10a 162314i bk12: 0a 162358i bk13: 0a 162359i bk14: 0a 162359i bk15: 0a 162359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162328 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003449
n_activity=251 dram_eff=0.2231
bk0: 4a 162340i bk1: 4a 162339i bk2: 0a 162358i bk3: 0a 162359i bk4: 0a 162360i bk5: 0a 162361i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162361i bk9: 0a 162362i bk10: 8a 162328i bk11: 12a 162315i bk12: 0a 162358i bk13: 0a 162359i bk14: 0a 162359i bk15: 0a 162359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.69549e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162330 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003203
n_activity=256 dram_eff=0.2031
bk0: 4a 162340i bk1: 2a 162343i bk2: 0a 162359i bk3: 0a 162359i bk4: 0a 162360i bk5: 0a 162360i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162362i bk9: 0a 162362i bk10: 8a 162331i bk11: 12a 162321i bk12: 0a 162358i bk13: 0a 162358i bk14: 0a 162359i bk15: 0a 162359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.85464e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162335 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.000271
n_activity=207 dram_eff=0.2126
bk0: 4a 162339i bk1: 0a 162359i bk2: 0a 162360i bk3: 0a 162360i bk4: 0a 162360i bk5: 0a 162360i bk6: 0a 162360i bk7: 0a 162361i bk8: 0a 162362i bk9: 0a 162362i bk10: 8a 162332i bk11: 10a 162324i bk12: 0a 162358i bk13: 0a 162358i bk14: 0a 162359i bk15: 0a 162359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.0069e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162333 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002956
n_activity=203 dram_eff=0.2365
bk0: 4a 162339i bk1: 0a 162359i bk2: 0a 162359i bk3: 0a 162359i bk4: 0a 162360i bk5: 0a 162361i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162361i bk9: 0a 162361i bk10: 12a 162322i bk11: 8a 162328i bk12: 0a 162358i bk13: 0a 162359i bk14: 0a 162360i bk15: 0a 162360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.77507e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162333 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002956
n_activity=204 dram_eff=0.2353
bk0: 4a 162339i bk1: 0a 162359i bk2: 0a 162359i bk3: 0a 162359i bk4: 0a 162360i bk5: 0a 162361i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162361i bk9: 0a 162361i bk10: 12a 162320i bk11: 8a 162329i bk12: 0a 162358i bk13: 0a 162359i bk14: 0a 162360i bk15: 0a 162360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.23873e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 427, Miss = 7, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 532
L2_cache_bank[1]: Access = 417, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 598
L2_cache_bank[2]: Access = 296, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 588
L2_cache_bank[3]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 336
L2_cache_bank[4]: Access = 404, Miss = 6, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 503
L2_cache_bank[5]: Access = 423, Miss = 7, Miss_rate = 0.017, Pending_hits = 20, Reservation_fails = 310
L2_cache_bank[6]: Access = 297, Miss = 6, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 459
L2_cache_bank[7]: Access = 282, Miss = 5, Miss_rate = 0.018, Pending_hits = 12, Reservation_fails = 171
L2_cache_bank[8]: Access = 613, Miss = 8, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 583
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 208
L2_cache_bank[10]: Access = 530, Miss = 8, Miss_rate = 0.015, Pending_hits = 22, Reservation_fails = 423
L2_cache_bank[11]: Access = 254, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 189
L2_total_cache_accesses = 4532
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4900
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3229
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 725
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1562
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16390
icnt_total_pkts_simt_to_mem=6902
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.513
	minimum = 6
	maximum = 39
Network latency average = 9.54348
	minimum = 6
	maximum = 34
Slowest packet = 8381
Flit latency average = 8.30402
	minimum = 6
	maximum = 34
Slowest flit = 21457
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00244387
	minimum = 0.000286889 (at node 5)
	maximum = 0.0044946 (at node 23)
Accepted packet rate average = 0.00244387
	minimum = 0.000286889 (at node 5)
	maximum = 0.0044946 (at node 23)
Injected flit rate average = 0.00652407
	minimum = 0.000286889 (at node 5)
	maximum = 0.0155876 (at node 23)
Accepted flit rate average= 0.00652407
	minimum = 0.00143445 (at node 5)
	maximum = 0.0115712 (at node 7)
Injected packet length average = 2.66957
Accepted packet length average = 2.66957
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 40 min, 40 sec (13240 sec)
gpgpu_simulation_rate = 3893 (inst/sec)
gpgpu_simulation_rate = 9 (cycle/sec)
timer: 34381257913148
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 123005
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     419.1392
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5663
gpu_stall_icnt2sh    = 8657
gpu_total_sim_rate=3893
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 1367572
	RFC_total_cache_miss_rate = 0.4790
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 10987
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 941, Miss = 149, Miss_rate = 0.158, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1000, Miss = 155, Miss_rate = 0.155, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1001, Miss = 157, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[3]: Access = 971, Miss = 150, Miss_rate = 0.154, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[4]: Access = 869, Miss = 136, Miss_rate = 0.157, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[5]: Access = 882, Miss = 136, Miss_rate = 0.154, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[6]: Access = 958, Miss = 146, Miss_rate = 0.152, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 958, Miss = 151, Miss_rate = 0.158, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[8]: Access = 980, Miss = 152, Miss_rate = 0.155, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[9]: Access = 962, Miss = 154, Miss_rate = 0.160, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[10]: Access = 950, Miss = 156, Miss_rate = 0.164, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[11]: Access = 941, Miss = 147, Miss_rate = 0.156, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[12]: Access = 926, Miss = 141, Miss_rate = 0.152, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[13]: Access = 902, Miss = 143, Miss_rate = 0.159, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[14]: Access = 923, Miss = 146, Miss_rate = 0.158, Pending_hits = 101, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2219
	L1D_total_cache_miss_rate = 0.1567
	L1D_total_cache_pending_hits = 1498
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1496496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224194
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10987
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3362, 4042, 4405, 5537, 5537, 5158, 4551, 3915, 3915, 4547, 5152, 5532, 5532, 5152, 4547, 3915, 3915, 4549, 4919, 5297, 5297, 4919, 4378, 3836, 3836, 4377, 4917, 5295, 4328, 4139, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2164
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305713	W0_Idle:142411	W0_Scoreboard:478697	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17312 {8:2164,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6344 {8:793,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294304 {136:2164,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107848 {136:793,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 796 
averagemflatency = 201 
max_icnt2mem_latency = 553 
max_icnt2sh_latency = 120413 
mrq_lat_table:66 	4 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2968 	621 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3662 	659 	95 	41 	38 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	810 	975 	356 	38 	0 	0 	0 	0 	0 	0 	175 	184 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	129 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4488         0         0         0         0         0         0         0         0      2134      2132         0         0         0         0 
dram[1]:      1296      6885         0         0         0         0         0         0         0         0      2132      2131         0         0         0         0 
dram[2]:      1618     12797         0         0         0         0         0         0         0         0      2174      2137         0         0         0         0 
dram[3]:      3360         0         0         0         0         0         0         0         0         0      2178      2141         0         0         0         0 
dram[4]:      4135         0         0         0         0         0         0         0         0         0      2129      2149         0         0         0         0 
dram[5]:      5403         0         0         0         0         0         0         0         0         0      2125      2147         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       13087     12315    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12371      9724    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       13247      9032    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       12087     10930    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       18366     12697    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       17769     12548    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       584       592         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       403       434         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       526       513         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       412       568         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       796       473         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       669       458         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162324 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003449
n_activity=308 dram_eff=0.1818
bk0: 6a 162287i bk1: 4a 162337i bk2: 0a 162359i bk3: 0a 162360i bk4: 0a 162360i bk5: 0a 162360i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162361i bk9: 0a 162362i bk10: 8a 162325i bk11: 10a 162314i bk12: 0a 162358i bk13: 0a 162359i bk14: 0a 162359i bk15: 0a 162359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162328 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003449
n_activity=251 dram_eff=0.2231
bk0: 4a 162340i bk1: 4a 162339i bk2: 0a 162358i bk3: 0a 162359i bk4: 0a 162360i bk5: 0a 162361i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162361i bk9: 0a 162362i bk10: 8a 162328i bk11: 12a 162315i bk12: 0a 162358i bk13: 0a 162359i bk14: 0a 162359i bk15: 0a 162359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.69549e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162330 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003203
n_activity=256 dram_eff=0.2031
bk0: 4a 162340i bk1: 2a 162343i bk2: 0a 162359i bk3: 0a 162359i bk4: 0a 162360i bk5: 0a 162360i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162362i bk9: 0a 162362i bk10: 8a 162331i bk11: 12a 162321i bk12: 0a 162358i bk13: 0a 162358i bk14: 0a 162359i bk15: 0a 162359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.85464e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162335 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.000271
n_activity=207 dram_eff=0.2126
bk0: 4a 162339i bk1: 0a 162359i bk2: 0a 162360i bk3: 0a 162360i bk4: 0a 162360i bk5: 0a 162360i bk6: 0a 162360i bk7: 0a 162361i bk8: 0a 162362i bk9: 0a 162362i bk10: 8a 162332i bk11: 10a 162324i bk12: 0a 162358i bk13: 0a 162358i bk14: 0a 162359i bk15: 0a 162359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.0069e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162333 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002956
n_activity=203 dram_eff=0.2365
bk0: 4a 162339i bk1: 0a 162359i bk2: 0a 162359i bk3: 0a 162359i bk4: 0a 162360i bk5: 0a 162361i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162361i bk9: 0a 162361i bk10: 12a 162322i bk11: 8a 162328i bk12: 0a 162358i bk13: 0a 162359i bk14: 0a 162360i bk15: 0a 162360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.77507e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162360 n_nop=162333 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002956
n_activity=204 dram_eff=0.2353
bk0: 4a 162339i bk1: 0a 162359i bk2: 0a 162359i bk3: 0a 162359i bk4: 0a 162360i bk5: 0a 162361i bk6: 0a 162361i bk7: 0a 162361i bk8: 0a 162361i bk9: 0a 162361i bk10: 12a 162320i bk11: 8a 162329i bk12: 0a 162358i bk13: 0a 162359i bk14: 0a 162360i bk15: 0a 162360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.23873e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 427, Miss = 7, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 532
L2_cache_bank[1]: Access = 417, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 598
L2_cache_bank[2]: Access = 296, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 588
L2_cache_bank[3]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 336
L2_cache_bank[4]: Access = 404, Miss = 6, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 503
L2_cache_bank[5]: Access = 423, Miss = 7, Miss_rate = 0.017, Pending_hits = 20, Reservation_fails = 310
L2_cache_bank[6]: Access = 297, Miss = 6, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 459
L2_cache_bank[7]: Access = 282, Miss = 5, Miss_rate = 0.018, Pending_hits = 12, Reservation_fails = 171
L2_cache_bank[8]: Access = 613, Miss = 8, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 583
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 208
L2_cache_bank[10]: Access = 530, Miss = 8, Miss_rate = 0.015, Pending_hits = 22, Reservation_fails = 423
L2_cache_bank[11]: Access = 254, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 189
L2_total_cache_accesses = 4532
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4900
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3229
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 725
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1562
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16390
icnt_total_pkts_simt_to_mem=6902
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
total_error=0.000000667
avg_error=0.000000001

PASSED
