Hazard
======

**Hazard** is a Mips-Compatible RISC-CPU. It supports classical 5-level pipeline and supports Interrupt/Exception function.

Hazard is implemented by Verilog HDL.
