$date
	Tue Nov 19 00:18:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_p2_dff $end
$var wire 2 ! state [1:0] $end
$var wire 1 " B $end
$var wire 1 # A $end
$var reg 1 $ clk $end
$var reg 1 % res $end
$var reg 1 & x $end
$scope module p $end
$var wire 1 ' Da $end
$var wire 1 ( Db $end
$var wire 1 $ clk $end
$var wire 1 % res $end
$var wire 1 & x $end
$var wire 1 " B $end
$var wire 1 # A $end
$scope module d1 $end
$var wire 1 $ Clk $end
$var wire 1 ' D $end
$var wire 1 % rst $end
$var reg 1 # Q $end
$upscope $end
$scope module d2 $end
$var wire 1 $ Clk $end
$var wire 1 ( D $end
$var wire 1 % rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
0'
0&
1%
0$
x#
x"
bx !
$end
#5
0(
0#
b0 !
0"
0%
1$
#10
1(
1%
0$
1'
1&
#15
1"
b11 !
1#
1$
#20
0$
#25
1$
#30
0$
0'
0&
#35
b1 !
0#
1$
#40
0$
#45
1$
#50
0(
0$
1'
1&
#55
0"
b10 !
1#
1$
#60
0$
#65
1$
#70
0$
0'
0&
#75
b0 !
0#
1$
#80
0$
#85
1$
#90
1(
0$
1'
1&
#95
1"
b11 !
1#
1$
#100
0$
#105
1$
#110
0$
0'
0&
#115
b1 !
0#
1$
#120
0$
#125
1$
#130
0(
0$
1'
1&
#135
0"
b10 !
1#
1$
#140
0$
#145
1$
#150
0$
0'
0&
#155
b0 !
0#
1$
#160
0$
#165
1$
#170
1(
0$
1'
1&
#175
1"
b11 !
1#
1$
#180
0$
#185
1$
#190
0$
0'
0&
#195
b1 !
0#
1$
#200
0$
#205
1$
#210
0(
0$
1'
1&
#215
0"
b10 !
1#
1$
#220
0$
#225
1$
#230
0$
0'
0&
#235
b0 !
0#
1$
#240
0$
#245
1$
#250
1(
0$
1'
1&
