// Seed: 2023679079
module module_0 (
    output wand id_0
);
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5
);
  wire id_7;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  assign id_4 = id_5;
  wire id_8;
  supply1 id_9;
  id_10 :
  assert property (@(posedge id_9) 1)
  else $display(id_6);
  wire id_11;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4,
      id_1
  );
  assign id_3 = "";
endmodule
