// Seed: 536413407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_15;
endmodule
module module_1 #(
    parameter id_17 = 32'd30
) (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    output tri id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri1 id_6
);
  wor id_8;
  parameter id_9 = 1;
  wire id_10;
  wire id_11;
  assign id_11 = id_8 * id_1;
  assign id_3  = -1;
  parameter id_12 = $unsigned(14);
  ;
  logic id_13, id_14 = {1};
  logic id_15 = id_6;
  wire [-1 'b0 : -1] id_16;
  always_ff @(-1 or posedge id_11);
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_10,
      id_13,
      id_16,
      id_11,
      id_12,
      id_14,
      id_15,
      id_12,
      id_8,
      id_9,
      id_10,
      id_16
  );
  wire _id_17;
  assign id_8 = 1;
  wire [-1 : id_17] id_18;
endmodule
