// Seed: 3467224552
`timescale 1 ps / 1ps
`define pp_15 0
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output logic id_3
);
  logic id_4 = 1;
  logic id_5;
  assign id_1 = id_4;
endmodule
module module_1 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    input id_11,
    input logic id_12,
    output logic id_13
    , id_15,
    inout id_14
);
  assign id_13 = 1;
  logic id_16;
  type_29(
      id_9[1 : 1], 1, 1'b0, 1, 1, id_6, 1, (id_0), 1, id_8, 1, 1'b0, id_13, id_3
  );
  logic id_17, id_18, id_19;
  logic id_20;
  type_32(
      id_4, 1'b0, 1, id_10
  );
  assign id_1 = 1'b0;
  initial id_19 = id_16;
  logic id_21 = 1;
endmodule
`define pp_16 0
