[{"name":"謝祥圓","email":"","latestUpdate":"2016-02-29 13:36:27","objective":"最佳化組合邏輯之演算法，可規劃邏輯元件，組合邏輯之VLSI設計，使用MSI與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，VLSI之設計與測試技巧，各種CALD軟體工具介紹。","schedule":"1. 2/27　　 課程概述與評分標準\n         CH1 – Review of Logic Design Fundamentals (1)\n 2. 3/5　　 CH1 – Review of Logic Design Fundamentals(1) (2)\n 3. 3/12 CH2 – Introduction to Verilog (1)\n 4. 3/19 CH2 – Introduction to Verilog (2)\n 5. 3/26 CH2 – Introduction to Verilog (3)\n 6. 4/2　　 CH3 – Introduction to Programmable Logic Devices &amp; 小考\n 7. 4/9　　 CH4 – Design Example (1)\n 8. 4/16 CH4 – Design Example (2)\n 9. 4/23 期中考\n10. 4/30 CH5 – SM Charts and Microprogramming (1)\n11. 5/7　　 CH5 – SM Charts and Microprogramming (2)\n12. 5/14 CH6 – Designing with Field Programmable Gate Arrays\n13. 5/21 CH7 – Floating-Point Arithmetic &amp; 小考\n14. 5/28 CH8 – Additional Topics in Verilog\n15. 6/4　　 運動會補假(放假)\n16. 6/11 CH9 – Design of a RISC Microprocessor\n17. 6/18 CH10 – Hardware Testing and Design for Testability\n18. 6/25 期末考","scorePolicy":"(1). 平常成績佔30% (含點名與小考等)。\n    a). 點名兩次(10%)。\n    b). 小考兩次(20%)。\n(2). 期中考試佔35%。\n(3). 期末專題佔35%。","materials":"Charles Roth，”Digital Systems Design Using Verilog”，International  Edition，CENGAGE Learning (蒼海圖書有限公司)，2014年。(ISBN-13: 978-1-305-12074-7)\n\n老師聯絡方式\nyuanmadoka@gmail.com\n或\nhyhsieh@ntut.edu.tw","foreignLanguageTextbooks":false}]
