

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   84 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:700.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:700000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000142857142857
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5823297ec22ceb7244fb68f6724e345c  /home/gpgpu-sim/ECE523_Repo/benchmarks/test/particlefilter_float-rodinia-3.1
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=ex_particle_CUDA_float_seq.cu
self exe links to: /home/gpgpu-sim/ECE523_Repo/benchmarks/test/particlefilter_float-rodinia-3.1
Running md5sum using "md5sum /home/gpgpu-sim/ECE523_Repo/benchmarks/test/particlefilter_float-rodinia-3.1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/ECE523_Repo/benchmarks/test/particlefilter_float-rodinia-3.1 > _cuobjdump_complete_output_ZxLuNo"
Parsing file _cuobjdump_complete_output_ZxLuNo
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: ex_particle_CUDA_float_seq.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ : hostFun 0x0x402740, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "__cudart_i2opi_d" from 0x100 to 0x190 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__internal_trig_reduction_slowpathd_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__internal_trig_reduction_slowpathd_param_1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x80 to 0xa8
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '__internal_trig_reduction_slowpathd'...   done.
GPGPU-Sim PTX: finding reconvergence points for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: Finding dominators for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: Finding immediate dominators for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: Finding postdominators for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: Finding immediate postdominators for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: pre-decoding instructions for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: reconvergence points for __internal_trig_reduction_slowpathd...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a0 (_1.ptx:66) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:105) mov.u32 %r21, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b0 (_1.ptx:69) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:105) mov.u32 %r21, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x150 (_1.ptx:102) @%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:105) mov.u32 %r21, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b0 (_1.ptx:121) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_1.ptx:138) shr.u64 %rl49, %rl75, 62;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x280 (_1.ptx:161) @%p6 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:181) clz.b64 %r11, %rl79;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c0 (_1.ptx:174) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:181) clz.b64 %r11, %rl79;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2e0 (_1.ptx:184) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:195) mov.u64 %rl58, -3958705157555305931;
GPGPU-Sim PTX: ... end of reconvergence points for __internal_trig_reduction_slowpathd
GPGPU-Sim PTX: ... done pre-decoding instructions for '__internal_trig_reduction_slowpathd'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z17calcLikelihoodSumPhPiii_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z17calcLikelihoodSumPhPiii_param_1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z17calcLikelihoodSumPhPiii_param_2" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z17calcLikelihoodSumPhPiii_param_3" from 0x1c to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z17calcLikelihoodSumPhPiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: Finding dominators for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: reconvergence points for _Z17calcLikelihoodSumPhPiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d8 (_1.ptx:245) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (_1.ptx:354) st.param.f64[func_retval0+0], %fd30;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3e8 (_1.ptx:248) bra.uni BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (_1.ptx:354) st.param.f64[func_retval0+0], %fd30;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4b8 (_1.ptx:289) @%p2 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (_1.ptx:309) add.s32 %r20, %r6, -228;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x500 (_1.ptx:306) @%p5 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (_1.ptx:309) add.s32 %r20, %r6, -228;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x528 (_1.ptx:316) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:339) sub.f64 %fd24, %fd27, %fd29;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x580 (_1.ptx:335) @%p7 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:339) sub.f64 %fd24, %fd27, %fd29;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5c0 (_1.ptx:350) @%p8 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (_1.ptx:354) st.param.f64[func_retval0+0], %fd30;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17calcLikelihoodSumPhPiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17calcLikelihoodSumPhPiii'.
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7cdfCalcPdS_i_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7cdfCalcPdS_i_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7cdfCalcPdS_i_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z7cdfCalcPdS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: reconvergence points for _Z7cdfCalcPdS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x608 (_1.ptx:378) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:408) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x690 (_1.ptx:404) @%p2 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:408) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7cdfCalcPdS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7cdfCalcPdS_i'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7d_randuPii_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7d_randuPii_param_1" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z7d_randuPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7d_randuPii'...
GPGPU-Sim PTX: Finding dominators for '_Z7d_randuPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7d_randuPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7d_randuPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7d_randuPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7d_randuPii'...
GPGPU-Sim PTX: reconvergence points for _Z7d_randuPii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7d_randuPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7d_randuPii'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7d_randnPii_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7d_randnPii_param_1" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot4" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x28 to 0x30
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7d_randnPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7d_randnPii'...
GPGPU-Sim PTX: Finding dominators for '_Z7d_randnPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7d_randnPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7d_randnPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7d_randnPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7d_randnPii'...
GPGPU-Sim PTX: reconvergence points for _Z7d_randnPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x840 (_1.ptx:510) @%p1 bra BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa38 (_1.ptx:635) mov.b64 {%temp, %r44}, %fd116;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8a8 (_1.ptx:533) @%p2 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:562) add.s32 %r4, %r43, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8b0 (_1.ptx:534) bra.uni BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:562) add.s32 %r4, %r43, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x910 (_1.ptx:569) @%p3 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (_1.ptx:619) and.b32 %r33, %r4, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x990 (_1.ptx:593) bra.uni BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (_1.ptx:619) and.b32 %r33, %r4, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa20 (_1.ptx:624) bra.uni BB4_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa38 (_1.ptx:635) mov.b64 {%temp, %r44}, %fd116;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa60 (_1.ptx:647) @%p7 bra BB4_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa78 (_1.ptx:653) @%p8 bra BB4_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:657) @%p9 bra BB4_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa98 (_1.ptx:661) @%p10 bra BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xab0 (_1.ptx:666) bra.uni BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xac0 (_1.ptx:671) bra.uni BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xad0 (_1.ptx:676) bra.uni BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xae0 (_1.ptx:681) @%p11 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb18 (_1.ptx:703) shr.s32 %r36, %r44, 20;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xaf0 (_1.ptx:684) bra.uni BB4_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb18 (_1.ptx:703) shr.s32 %r36, %r44, 20;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xb48 (_1.ptx:712) @%p12 bra BB4_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:734) add.f64 %fd67, %fd115, 0d3FF0000000000000;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb50 (_1.ptx:713) bra.uni BB4_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:734) add.f64 %fd67, %fd115, 0d3FF0000000000000;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7d_randnPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7d_randnPii'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z13updateWeightsPdS_i_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z13updateWeightsPdS_i_param_1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z13updateWeightsPdS_i_param_2" from 0x18 to 0x1c
GPGPU-Sim PTX: instruction assembly for function '_Z13updateWeightsPdS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13updateWeightsPdS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd28 (_1.ptx:841) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (_1.ptx:981) st.param.f64[func_retval0+0], %fd50;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xd38 (_1.ptx:844) bra.uni BB5_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (_1.ptx:981) st.param.f64[func_retval0+0], %fd50;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xda0 (_1.ptx:869) @%p4 bra BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:966) mul.f64 %fd48, %fd3, %fd49;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xdd8 (_1.ptx:880) bra.uni BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:966) mul.f64 %fd48, %fd3, %fd49;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xee8 (_1.ptx:935) @%p7 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:966) mul.f64 %fd48, %fd3, %fd49;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xf50 (_1.ptx:955) bra.uni BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:966) mul.f64 %fd48, %fd3, %fd49;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xfb0 (_1.ptx:977) @%p9 bra BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (_1.ptx:981) st.param.f64[func_retval0+0], %fd50;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13updateWeightsPdS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13updateWeightsPdS_i'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12findIndexBinPdiid_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12findIndexBinPdiid_param_1" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12findIndexBinPdiid_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12findIndexBinPdiid_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: instruction assembly for function '_Z12findIndexBinPdiid'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: Finding dominators for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: Finding postdominators for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: reconvergence points for _Z12findIndexBinPdiid...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xfe0 (_1.ptx:1002) @%p1 bra BB6_11;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1000 (_1.ptx:1010) @%p2 bra BB6_11;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1060 (_1.ptx:1027) @%p3 bra BB6_10;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1070 (_1.ptx:1031) @%p4 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1090 (_1.ptx:1038) @%p5 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10a8 (_1.ptx:1043) @%p6 bra BB6_10;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x10d0 (_1.ptx:1050) @%p9 bra BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:1072) add.s32 %r19, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1051) bra.uni BB6_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:1072) add.s32 %r19, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1128 (_1.ptx:1068) @%p12 bra BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:1072) add.s32 %r19, %r27, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1178 (_1.ptx:1086) bra.uni BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:1009) setp.le.s32 %p2, %r25, %r26;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12findIndexBinPdiid
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12findIndexBinPdiid'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16dev_round_doubled_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z16dev_round_doubled'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: Finding dominators for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: Finding postdominators for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: reconvergence points for _Z16dev_round_doubled...
GPGPU-Sim PTX: ... end of reconvergence points for _Z16dev_round_doubled
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16dev_round_doubled'.
GPGPU-Sim PTX: instruction assembly for function '_Z17find_index_kernelPdS_S_S_S_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z17find_index_kernelPdS_S_S_S_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1250 (_1.ptx:1153) @%p1 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1340 (_1.ptx:1200) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1288 (_1.ptx:1165) @%p2 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1181) setp.eq.s32 %p4, %r21, -1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1298 (_1.ptx:1168) bra.uni BB8_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1181) setp.eq.s32 %p4, %r21, -1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c8 (_1.ptx:1177) @%p3 bra BB8_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1181) setp.eq.s32 %p4, %r21, -1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1358 (_1.ptx:1207) bra.uni BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1278 (_1.ptx:1162) ld.param.u32 %r20, [_Z17find_index_kernelPdS_S_S_S_S_S_i_param_7];
GPGPU-Sim PTX: ... end of reconvergence points for _Z17find_index_kernelPdS_S_S_S_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17find_index_kernelPdS_S_S_S_S_S_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_19424_36_non_const_u1" from 0x0 to 0x8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_19424_40_non_const_sumWeights" from 0x8 to 0x10 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24normalize_weights_kernelPdiS_S_S_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z24normalize_weights_kernelPdiS_S_S_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13e0 (_1.ptx:1248) @%p3 bra BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f8 (_1.ptx:1256) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1418 (_1.ptx:1261) @%p4 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_1.ptx:1275) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1460 (_1.ptx:1278) @%p5 bra BB9_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a0 (_1.ptx:1341) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1488 (_1.ptx:1286) @%p6 bra BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1508 (_1.ptx:1312) ld.param.u32 %r31, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_1];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1500 (_1.ptx:1309) @%p7 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1508 (_1.ptx:1312) ld.param.u32 %r31, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_1];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x15a8 (_1.ptx:1343) @!%p1 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c0 (_1.ptx:1351) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x15c8 (_1.ptx:1353) @%p2 bra BB9_13;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z24normalize_weights_kernelPdiS_S_S_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24normalize_weights_kernelPdiS_S_S_Pi'.
GPGPU-Sim PTX: instruction assembly for function '_Z10sum_kernelPdi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: Finding dominators for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: Finding postdominators for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: reconvergence points for _Z10sum_kernelPdi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1668 (_1.ptx:1398) @%p1 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x16a8 (_1.ptx:1415) @%p2 bra BB10_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_1.ptx:1441) st.global.f64 [%rl1], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x16b8 (_1.ptx:1418) bra.uni BB10_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_1.ptx:1441) st.global.f64 [%rl1], %fd10;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1710 (_1.ptx:1437) @%p3 bra BB10_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_1.ptx:1441) st.global.f64 [%rl1], %fd10;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10sum_kernelPdi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10sum_kernelPdi'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_19475_36_non_const_buffer" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x18 to 0x20
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning temp_param_reg was declared previous at _1.ptx:1606 skipping new declaration
GPGPU-Sim PTX: Warning param0 was declared previous at _1.ptx:1607 skipping new declaration
GPGPU-Sim PTX: Warning param1 was declared previous at _1.ptx:1610 skipping new declaration
GPGPU-Sim PTX: Warning retval0 was declared previous at _1.ptx:1612 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x17e0 (_1.ptx:1508) @%p4 bra BB11_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2420 (_1.ptx:2261) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1950 (_1.ptx:1574) @%p5 bra BB11_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_1.ptx:1699) mov.b64 {%temp, %r232}, %fd318;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x19b8 (_1.ptx:1597) @%p6 bra BB11_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_1.ptx:1626) add.s32 %r11, %r231, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19c0 (_1.ptx:1598) bra.uni BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_1.ptx:1626) add.s32 %r11, %r231, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a20 (_1.ptx:1633) @%p7 bra BB11_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1683) and.b32 %r85, %r11, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1aa0 (_1.ptx:1657) bra.uni BB11_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1683) and.b32 %r85, %r11, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1b30 (_1.ptx:1688) bra.uni BB11_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_1.ptx:1699) mov.b64 {%temp, %r232}, %fd318;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1b70 (_1.ptx:1711) @%p11 bra BB11_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1717) @%p12 bra BB11_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1b98 (_1.ptx:1721) @%p13 bra BB11_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1ba8 (_1.ptx:1725) @%p14 bra BB11_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1bc0 (_1.ptx:1730) bra.uni BB11_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1bd0 (_1.ptx:1735) bra.uni BB11_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1be0 (_1.ptx:1740) bra.uni BB11_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1bf0 (_1.ptx:1745) @%p15 bra BB11_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c28 (_1.ptx:1767) shr.s32 %r88, %r232, 20;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1c00 (_1.ptx:1748) bra.uni BB11_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c28 (_1.ptx:1767) shr.s32 %r88, %r232, 20;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1c58 (_1.ptx:1776) @%p16 bra BB11_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c90 (_1.ptx:1798) add.f64 %fd120, %fd317, 0d3FF0000000000000;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1c60 (_1.ptx:1777) bra.uni BB11_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c90 (_1.ptx:1798) add.f64 %fd120, %fd317, 0d3FF0000000000000;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1f40 (_1.ptx:1942) @%p17 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_1.ptx:2067) mov.b64 {%temp, %r237}, %fd323;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1fa8 (_1.ptx:1965) @%p18 bra BB11_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_1.ptx:1994) add.s32 %r25, %r236, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1fb0 (_1.ptx:1966) bra.uni BB11_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_1.ptx:1994) add.s32 %r25, %r236, 1;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2010 (_1.ptx:2001) @%p19 bra BB11_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2100 (_1.ptx:2051) and.b32 %r119, %r25, 2;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2090 (_1.ptx:2025) bra.uni BB11_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2100 (_1.ptx:2051) and.b32 %r119, %r25, 2;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2120 (_1.ptx:2056) bra.uni BB11_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_1.ptx:2067) mov.b64 {%temp, %r237}, %fd323;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2160 (_1.ptx:2079) @%p23 bra BB11_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2178 (_1.ptx:2085) @%p24 bra BB11_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2188 (_1.ptx:2089) @%p25 bra BB11_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2198 (_1.ptx:2093) @%p26 bra BB11_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x21b0 (_1.ptx:2098) bra.uni BB11_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x21c0 (_1.ptx:2103) bra.uni BB11_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x21d0 (_1.ptx:2108) bra.uni BB11_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x21e0 (_1.ptx:2113) @%p27 bra BB11_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2218 (_1.ptx:2135) shr.s32 %r122, %r237, 20;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x21f0 (_1.ptx:2116) bra.uni BB11_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2218 (_1.ptx:2135) shr.s32 %r122, %r237, 20;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2248 (_1.ptx:2144) @%p28 bra BB11_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2280 (_1.ptx:2166) add.f64 %fd209, %fd322, 0d3FF0000000000000;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x2250 (_1.ptx:2145) bra.uni BB11_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2280 (_1.ptx:2166) add.f64 %fd209, %fd322, 0d3FF0000000000000;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x2438 (_1.ptx:2265) @%p29 bra BB11_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (_1.ptx:2584) mov.u32 %r230, %tid.x;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2458 (_1.ptx:2271) @%p30 bra BB11_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (_1.ptx:2339) @%p1 bra BB11_50;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x25d0 (_1.ptx:2335) @%p32 bra BB11_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (_1.ptx:2339) @%p1 bra BB11_50;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x25d8 (_1.ptx:2339) @%p1 bra BB11_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_1.ptx:2446) ld.param.u64 %rl92, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_7];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x25e8 (_1.ptx:2342) bra.uni BB11_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_1.ptx:2446) ld.param.u64 %rl92, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_7];
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x26c0 (_1.ptx:2382) @%p3 bra BB11_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2710 (_1.ptx:2402) add.s32 %r173, %r43, -228;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x2708 (_1.ptx:2399) @%p34 bra BB11_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2710 (_1.ptx:2402) add.s32 %r173, %r43, -228;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2730 (_1.ptx:2409) @%p3 bra BB11_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2790 (_1.ptx:2432) sub.f64 %fd270, %fd325, %fd327;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2788 (_1.ptx:2428) @%p36 bra BB11_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2790 (_1.ptx:2432) sub.f64 %fd270, %fd325, %fd327;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x27c8 (_1.ptx:2443) @%p37 bra BB11_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_1.ptx:2446) ld.param.u64 %rl92, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_7];
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2850 (_1.ptx:2474) @%p40 bra BB11_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2573) ld.param.u64 %rl95, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2898 (_1.ptx:2488) bra.uni BB11_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2573) ld.param.u64 %rl95, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x29a8 (_1.ptx:2543) @%p43 bra BB11_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2573) ld.param.u64 %rl95, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2a10 (_1.ptx:2563) bra.uni BB11_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2573) ld.param.u64 %rl95, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2aa8 (_1.ptx:2596) @%p45 bra BB11_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (_1.ptx:2608) bar.sync 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2b00 (_1.ptx:2614) @%p46 bra BB11_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2641) mov.u32 %r229, %tid.x;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2b10 (_1.ptx:2619) @%p47 bra BB11_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b50 (_1.ptx:2633) bar.sync 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2b68 (_1.ptx:2637) @%p48 bra BB11_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2641) mov.u32 %r229, %tid.x;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2b80 (_1.ptx:2644) @%p49 bra BB11_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc0 (_1.ptx:2658) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_myQBpW"
Running: cat _ptx_myQBpW | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_p30N1t
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_p30N1t --output-file  /dev/null 2> _ptx_myQBpWinfo"
GPGPU-Sim PTX: Kernel '_Z10sum_kernelPdi' : regs=18, lmem=0, smem=0, cmem=204
GPGPU-Sim PTX: Kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' : regs=13, lmem=0, smem=0, cmem=236
GPGPU-Sim PTX: Kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' : regs=38, lmem=0, smem=4096, cmem=392
GPGPU-Sim PTX: Kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' : regs=25, lmem=0, smem=16, cmem=264
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_myQBpW _ptx2_p30N1t _ptx_myQBpWinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z10sum_kernelPdi : hostFun 0x0x401180, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24normalize_weights_kernelPdiS_S_S_Pi : hostFun 0x0x402470, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17find_index_kernelPdS_S_S_S_S_S_i : hostFun 0x0x402380, fat_cubin_handle = 1
VIDEO SEQUENCE TOOK 0.052311
TIME TO SEND TO GPU: 0.036836

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 1024 (ipc= 2.0) sim_rate=512 (inst/sec) elapsed = 0:0:00:02 / Tue Jan 29 18:29:39 2019
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 37136 (ipc=14.9) sim_rate=12378 (inst/sec) elapsed = 0:0:00:03 / Tue Jan 29 18:29:40 2019
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 56864 (ipc=11.4) sim_rate=14216 (inst/sec) elapsed = 0:0:00:04 / Tue Jan 29 18:29:41 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 115388 (ipc=15.4) sim_rate=23077 (inst/sec) elapsed = 0:0:00:05 / Tue Jan 29 18:29:42 2019
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 143204 (ipc=15.1) sim_rate=23867 (inst/sec) elapsed = 0:0:00:06 / Tue Jan 29 18:29:43 2019
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 181959 (ipc=15.2) sim_rate=25994 (inst/sec) elapsed = 0:0:00:07 / Tue Jan 29 18:29:44 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,0,0) tid=(364,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 234586 (ipc=16.8) sim_rate=29323 (inst/sec) elapsed = 0:0:00:08 / Tue Jan 29 18:29:45 2019
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 264154 (ipc=16.5) sim_rate=29350 (inst/sec) elapsed = 0:0:00:09 / Tue Jan 29 18:29:46 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(264,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 309858 (ipc=17.2) sim_rate=30985 (inst/sec) elapsed = 0:0:00:10 / Tue Jan 29 18:29:47 2019
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 354618 (ipc=17.7) sim_rate=32238 (inst/sec) elapsed = 0:0:00:11 / Tue Jan 29 18:29:48 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 396010 (ipc=18.0) sim_rate=33000 (inst/sec) elapsed = 0:0:00:12 / Tue Jan 29 18:29:49 2019
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 441034 (ipc=18.4) sim_rate=33925 (inst/sec) elapsed = 0:0:00:13 / Tue Jan 29 18:29:50 2019
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 484698 (ipc=18.6) sim_rate=34621 (inst/sec) elapsed = 0:0:00:14 / Tue Jan 29 18:29:51 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(448,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 514226 (ipc=18.7) sim_rate=34281 (inst/sec) elapsed = 0:0:00:15 / Tue Jan 29 18:29:52 2019
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 562018 (ipc=19.1) sim_rate=35126 (inst/sec) elapsed = 0:0:00:16 / Tue Jan 29 18:29:53 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,0,0) tid=(304,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 601866 (ipc=19.1) sim_rate=35403 (inst/sec) elapsed = 0:0:00:17 / Tue Jan 29 18:29:54 2019
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 649386 (ipc=19.4) sim_rate=36077 (inst/sec) elapsed = 0:0:00:18 / Tue Jan 29 18:29:55 2019
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 691418 (ipc=19.5) sim_rate=36390 (inst/sec) elapsed = 0:0:00:19 / Tue Jan 29 18:29:56 2019
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 723138 (ipc=19.5) sim_rate=36156 (inst/sec) elapsed = 0:0:00:20 / Tue Jan 29 18:29:57 2019
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 766754 (ipc=19.7) sim_rate=36512 (inst/sec) elapsed = 0:0:00:21 / Tue Jan 29 18:29:58 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 811490 (ipc=19.8) sim_rate=36885 (inst/sec) elapsed = 0:0:00:22 / Tue Jan 29 18:29:59 2019
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 854298 (ipc=19.9) sim_rate=37143 (inst/sec) elapsed = 0:0:00:23 / Tue Jan 29 18:30:00 2019
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 887690 (ipc=19.9) sim_rate=36987 (inst/sec) elapsed = 0:0:00:24 / Tue Jan 29 18:30:01 2019
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 929218 (ipc=20.0) sim_rate=37168 (inst/sec) elapsed = 0:0:00:25 / Tue Jan 29 18:30:02 2019
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 969586 (ipc=20.0) sim_rate=37291 (inst/sec) elapsed = 0:0:00:26 / Tue Jan 29 18:30:03 2019
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,0,0) tid=(464,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 1015650 (ipc=20.1) sim_rate=37616 (inst/sec) elapsed = 0:0:00:27 / Tue Jan 29 18:30:04 2019
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 1060090 (ipc=20.2) sim_rate=37860 (inst/sec) elapsed = 0:0:00:28 / Tue Jan 29 18:30:05 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 1102450 (ipc=20.2) sim_rate=38015 (inst/sec) elapsed = 0:0:00:29 / Tue Jan 29 18:30:06 2019
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 1155538 (ipc=20.3) sim_rate=38517 (inst/sec) elapsed = 0:0:00:30 / Tue Jan 29 18:30:07 2019
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,0,0) tid=(336,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 1199466 (ipc=20.3) sim_rate=38692 (inst/sec) elapsed = 0:0:00:31 / Tue Jan 29 18:30:08 2019
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 1244146 (ipc=20.4) sim_rate=38879 (inst/sec) elapsed = 0:0:00:32 / Tue Jan 29 18:30:09 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 1289866 (ipc=20.5) sim_rate=39086 (inst/sec) elapsed = 0:0:00:33 / Tue Jan 29 18:30:10 2019
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 1331202 (ipc=20.5) sim_rate=39153 (inst/sec) elapsed = 0:0:00:34 / Tue Jan 29 18:30:11 2019
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 1363322 (ipc=20.5) sim_rate=38952 (inst/sec) elapsed = 0:0:00:35 / Tue Jan 29 18:30:12 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 1408162 (ipc=20.6) sim_rate=39115 (inst/sec) elapsed = 0:0:00:36 / Tue Jan 29 18:30:13 2019
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 1449194 (ipc=20.6) sim_rate=39167 (inst/sec) elapsed = 0:0:00:37 / Tue Jan 29 18:30:14 2019
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(456,0,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 1495314 (ipc=20.6) sim_rate=39350 (inst/sec) elapsed = 0:0:00:38 / Tue Jan 29 18:30:15 2019
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 1536698 (ipc=20.6) sim_rate=39402 (inst/sec) elapsed = 0:0:00:39 / Tue Jan 29 18:30:16 2019
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 1580090 (ipc=20.7) sim_rate=39502 (inst/sec) elapsed = 0:0:00:40 / Tue Jan 29 18:30:17 2019
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 1626066 (ipc=20.7) sim_rate=39660 (inst/sec) elapsed = 0:0:00:41 / Tue Jan 29 18:30:18 2019
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 1667386 (ipc=20.7) sim_rate=39699 (inst/sec) elapsed = 0:0:00:42 / Tue Jan 29 18:30:19 2019
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 1678554 (ipc=20.7) sim_rate=39036 (inst/sec) elapsed = 0:0:00:43 / Tue Jan 29 18:30:20 2019
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 1687794 (ipc=20.7) sim_rate=38358 (inst/sec) elapsed = 0:0:00:44 / Tue Jan 29 18:30:21 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 1698434 (ipc=20.7) sim_rate=37742 (inst/sec) elapsed = 0:0:00:45 / Tue Jan 29 18:30:22 2019
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 1708098 (ipc=20.7) sim_rate=37132 (inst/sec) elapsed = 0:0:00:46 / Tue Jan 29 18:30:23 2019
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 1719322 (ipc=20.7) sim_rate=36581 (inst/sec) elapsed = 0:0:00:47 / Tue Jan 29 18:30:24 2019
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 1729818 (ipc=20.7) sim_rate=36037 (inst/sec) elapsed = 0:0:00:48 / Tue Jan 29 18:30:25 2019
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 1741730 (ipc=20.7) sim_rate=35545 (inst/sec) elapsed = 0:0:00:49 / Tue Jan 29 18:30:26 2019
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 1748130 (ipc=20.7) sim_rate=34962 (inst/sec) elapsed = 0:0:00:50 / Tue Jan 29 18:30:27 2019
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 1759322 (ipc=20.7) sim_rate=34496 (inst/sec) elapsed = 0:0:00:51 / Tue Jan 29 18:30:28 2019
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 1772810 (ipc=20.7) sim_rate=33449 (inst/sec) elapsed = 0:0:00:53 / Tue Jan 29 18:30:30 2019
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 1780666 (ipc=20.7) sim_rate=32975 (inst/sec) elapsed = 0:0:00:54 / Tue Jan 29 18:30:31 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 1791882 (ipc=20.7) sim_rate=32579 (inst/sec) elapsed = 0:0:00:55 / Tue Jan 29 18:30:32 2019
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 1802242 (ipc=20.7) sim_rate=32182 (inst/sec) elapsed = 0:0:00:56 / Tue Jan 29 18:30:33 2019
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 1811826 (ipc=20.7) sim_rate=31786 (inst/sec) elapsed = 0:0:00:57 / Tue Jan 29 18:30:34 2019
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 1823754 (ipc=20.7) sim_rate=31444 (inst/sec) elapsed = 0:0:00:58 / Tue Jan 29 18:30:35 2019
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 1836010 (ipc=20.7) sim_rate=31118 (inst/sec) elapsed = 0:0:00:59 / Tue Jan 29 18:30:36 2019
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 1845170 (ipc=20.7) sim_rate=30752 (inst/sec) elapsed = 0:0:01:00 / Tue Jan 29 18:30:37 2019
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 1857170 (ipc=20.8) sim_rate=29954 (inst/sec) elapsed = 0:0:01:02 / Tue Jan 29 18:30:39 2019
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 1867458 (ipc=20.7) sim_rate=29642 (inst/sec) elapsed = 0:0:01:03 / Tue Jan 29 18:30:40 2019
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 1881346 (ipc=20.8) sim_rate=29396 (inst/sec) elapsed = 0:0:01:04 / Tue Jan 29 18:30:41 2019
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 1889730 (ipc=20.8) sim_rate=29072 (inst/sec) elapsed = 0:0:01:05 / Tue Jan 29 18:30:42 2019
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 1900546 (ipc=20.8) sim_rate=28796 (inst/sec) elapsed = 0:0:01:06 / Tue Jan 29 18:30:43 2019
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 1909362 (ipc=20.8) sim_rate=28497 (inst/sec) elapsed = 0:0:01:07 / Tue Jan 29 18:30:44 2019
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 1919818 (ipc=20.8) sim_rate=28232 (inst/sec) elapsed = 0:0:01:08 / Tue Jan 29 18:30:45 2019
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 1932426 (ipc=20.8) sim_rate=28006 (inst/sec) elapsed = 0:0:01:09 / Tue Jan 29 18:30:46 2019
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 1943658 (ipc=20.8) sim_rate=27766 (inst/sec) elapsed = 0:0:01:10 / Tue Jan 29 18:30:47 2019
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 1955818 (ipc=20.8) sim_rate=27546 (inst/sec) elapsed = 0:0:01:11 / Tue Jan 29 18:30:48 2019
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 1964898 (ipc=20.8) sim_rate=26916 (inst/sec) elapsed = 0:0:01:13 / Tue Jan 29 18:30:50 2019
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 1977170 (ipc=20.8) sim_rate=26718 (inst/sec) elapsed = 0:0:01:14 / Tue Jan 29 18:30:51 2019
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 1986186 (ipc=20.8) sim_rate=26482 (inst/sec) elapsed = 0:0:01:15 / Tue Jan 29 18:30:52 2019
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 1998234 (ipc=20.8) sim_rate=26292 (inst/sec) elapsed = 0:0:01:16 / Tue Jan 29 18:30:53 2019
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 2006794 (ipc=20.8) sim_rate=26062 (inst/sec) elapsed = 0:0:01:17 / Tue Jan 29 18:30:54 2019
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 2014674 (ipc=20.8) sim_rate=25829 (inst/sec) elapsed = 0:0:01:18 / Tue Jan 29 18:30:55 2019
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 2026122 (ipc=20.8) sim_rate=25647 (inst/sec) elapsed = 0:0:01:19 / Tue Jan 29 18:30:56 2019
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 2036954 (ipc=20.8) sim_rate=25461 (inst/sec) elapsed = 0:0:01:20 / Tue Jan 29 18:30:57 2019
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 2041922 (ipc=20.7) sim_rate=25208 (inst/sec) elapsed = 0:0:01:21 / Tue Jan 29 18:30:58 2019
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 2052938 (ipc=20.7) sim_rate=25035 (inst/sec) elapsed = 0:0:01:22 / Tue Jan 29 18:30:59 2019
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 2063418 (ipc=20.7) sim_rate=24564 (inst/sec) elapsed = 0:0:01:24 / Tue Jan 29 18:31:01 2019
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 2074146 (ipc=20.7) sim_rate=24401 (inst/sec) elapsed = 0:0:01:25 / Tue Jan 29 18:31:02 2019
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 2080802 (ipc=20.7) sim_rate=24195 (inst/sec) elapsed = 0:0:01:26 / Tue Jan 29 18:31:03 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 2092882 (ipc=20.7) sim_rate=24056 (inst/sec) elapsed = 0:0:01:27 / Tue Jan 29 18:31:04 2019
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 2102242 (ipc=20.7) sim_rate=23889 (inst/sec) elapsed = 0:0:01:28 / Tue Jan 29 18:31:05 2019
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 2111522 (ipc=20.7) sim_rate=23724 (inst/sec) elapsed = 0:0:01:29 / Tue Jan 29 18:31:06 2019
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 2114570 (ipc=20.6) sim_rate=23495 (inst/sec) elapsed = 0:0:01:30 / Tue Jan 29 18:31:07 2019
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 2125154 (ipc=20.6) sim_rate=23353 (inst/sec) elapsed = 0:0:01:31 / Tue Jan 29 18:31:08 2019
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 2136978 (ipc=20.6) sim_rate=23228 (inst/sec) elapsed = 0:0:01:32 / Tue Jan 29 18:31:09 2019
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 2142434 (ipc=20.6) sim_rate=23036 (inst/sec) elapsed = 0:0:01:33 / Tue Jan 29 18:31:10 2019
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 2156146 (ipc=20.6) sim_rate=22937 (inst/sec) elapsed = 0:0:01:34 / Tue Jan 29 18:31:11 2019
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 2167474 (ipc=20.6) sim_rate=22815 (inst/sec) elapsed = 0:0:01:35 / Tue Jan 29 18:31:12 2019
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 2172170 (ipc=20.6) sim_rate=22626 (inst/sec) elapsed = 0:0:01:36 / Tue Jan 29 18:31:13 2019
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 2181258 (ipc=20.6) sim_rate=22487 (inst/sec) elapsed = 0:0:01:37 / Tue Jan 29 18:31:14 2019
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 2187634 (ipc=20.5) sim_rate=22322 (inst/sec) elapsed = 0:0:01:38 / Tue Jan 29 18:31:15 2019
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 2196698 (ipc=20.5) sim_rate=22188 (inst/sec) elapsed = 0:0:01:39 / Tue Jan 29 18:31:16 2019
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 2207946 (ipc=20.5) sim_rate=22079 (inst/sec) elapsed = 0:0:01:40 / Tue Jan 29 18:31:17 2019
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 2215898 (ipc=20.5) sim_rate=21939 (inst/sec) elapsed = 0:0:01:41 / Tue Jan 29 18:31:18 2019
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 2223322 (ipc=20.5) sim_rate=21585 (inst/sec) elapsed = 0:0:01:43 / Tue Jan 29 18:31:20 2019
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 2233458 (ipc=20.5) sim_rate=21475 (inst/sec) elapsed = 0:0:01:44 / Tue Jan 29 18:31:21 2019
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 2238802 (ipc=20.4) sim_rate=21321 (inst/sec) elapsed = 0:0:01:45 / Tue Jan 29 18:31:22 2019
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 2247274 (ipc=20.4) sim_rate=21200 (inst/sec) elapsed = 0:0:01:46 / Tue Jan 29 18:31:23 2019
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 2260498 (ipc=20.5) sim_rate=21126 (inst/sec) elapsed = 0:0:01:47 / Tue Jan 29 18:31:24 2019
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 2271258 (ipc=20.5) sim_rate=21030 (inst/sec) elapsed = 0:0:01:48 / Tue Jan 29 18:31:25 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,0,0) tid=(416,0,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 2276658 (ipc=20.4) sim_rate=20886 (inst/sec) elapsed = 0:0:01:49 / Tue Jan 29 18:31:26 2019
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 2283194 (ipc=20.4) sim_rate=20756 (inst/sec) elapsed = 0:0:01:50 / Tue Jan 29 18:31:27 2019
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 2294818 (ipc=20.4) sim_rate=20674 (inst/sec) elapsed = 0:0:01:51 / Tue Jan 29 18:31:28 2019
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 2304258 (ipc=20.4) sim_rate=20573 (inst/sec) elapsed = 0:0:01:52 / Tue Jan 29 18:31:29 2019
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 2310714 (ipc=20.4) sim_rate=20448 (inst/sec) elapsed = 0:0:01:53 / Tue Jan 29 18:31:30 2019
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 2319090 (ipc=20.3) sim_rate=20342 (inst/sec) elapsed = 0:0:01:54 / Tue Jan 29 18:31:31 2019
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 2329370 (ipc=20.3) sim_rate=20255 (inst/sec) elapsed = 0:0:01:55 / Tue Jan 29 18:31:32 2019
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 2339818 (ipc=20.3) sim_rate=20170 (inst/sec) elapsed = 0:0:01:56 / Tue Jan 29 18:31:33 2019
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 2348194 (ipc=20.3) sim_rate=20070 (inst/sec) elapsed = 0:0:01:57 / Tue Jan 29 18:31:34 2019
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 2357666 (ipc=20.3) sim_rate=19812 (inst/sec) elapsed = 0:0:01:59 / Tue Jan 29 18:31:36 2019
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 2360898 (ipc=20.3) sim_rate=19674 (inst/sec) elapsed = 0:0:02:00 / Tue Jan 29 18:31:37 2019
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 2371378 (ipc=20.3) sim_rate=19598 (inst/sec) elapsed = 0:0:02:01 / Tue Jan 29 18:31:38 2019
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 2383850 (ipc=20.3) sim_rate=19539 (inst/sec) elapsed = 0:0:02:02 / Tue Jan 29 18:31:39 2019
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 2391266 (ipc=20.3) sim_rate=19441 (inst/sec) elapsed = 0:0:02:03 / Tue Jan 29 18:31:40 2019
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 2399602 (ipc=20.2) sim_rate=19351 (inst/sec) elapsed = 0:0:02:04 / Tue Jan 29 18:31:41 2019
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 2404626 (ipc=20.2) sim_rate=19237 (inst/sec) elapsed = 0:0:02:05 / Tue Jan 29 18:31:42 2019
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 2412466 (ipc=20.2) sim_rate=19146 (inst/sec) elapsed = 0:0:02:06 / Tue Jan 29 18:31:43 2019
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 2422674 (ipc=20.2) sim_rate=19076 (inst/sec) elapsed = 0:0:02:07 / Tue Jan 29 18:31:44 2019
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 2432242 (ipc=20.2) sim_rate=19001 (inst/sec) elapsed = 0:0:02:08 / Tue Jan 29 18:31:45 2019
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 2437234 (ipc=20.1) sim_rate=18893 (inst/sec) elapsed = 0:0:02:09 / Tue Jan 29 18:31:46 2019
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 2444074 (ipc=20.1) sim_rate=18800 (inst/sec) elapsed = 0:0:02:10 / Tue Jan 29 18:31:47 2019
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 2453610 (ipc=20.1) sim_rate=18729 (inst/sec) elapsed = 0:0:02:11 / Tue Jan 29 18:31:48 2019
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 2461146 (ipc=20.1) sim_rate=18645 (inst/sec) elapsed = 0:0:02:12 / Tue Jan 29 18:31:49 2019
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 2471922 (ipc=20.1) sim_rate=18447 (inst/sec) elapsed = 0:0:02:14 / Tue Jan 29 18:31:51 2019
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 2476946 (ipc=20.1) sim_rate=18347 (inst/sec) elapsed = 0:0:02:15 / Tue Jan 29 18:31:52 2019
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 2481874 (ipc=20.0) sim_rate=18249 (inst/sec) elapsed = 0:0:02:16 / Tue Jan 29 18:31:53 2019
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 2491298 (ipc=20.0) sim_rate=18184 (inst/sec) elapsed = 0:0:02:17 / Tue Jan 29 18:31:54 2019
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 2500018 (ipc=20.0) sim_rate=18116 (inst/sec) elapsed = 0:0:02:18 / Tue Jan 29 18:31:55 2019
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 2509794 (ipc=20.0) sim_rate=18056 (inst/sec) elapsed = 0:0:02:19 / Tue Jan 29 18:31:56 2019
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 2521866 (ipc=20.0) sim_rate=18013 (inst/sec) elapsed = 0:0:02:20 / Tue Jan 29 18:31:57 2019
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 2527314 (ipc=20.0) sim_rate=17797 (inst/sec) elapsed = 0:0:02:22 / Tue Jan 29 18:31:59 2019
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 2532042 (ipc=19.9) sim_rate=17706 (inst/sec) elapsed = 0:0:02:23 / Tue Jan 29 18:32:00 2019
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 2538410 (ipc=19.9) sim_rate=17627 (inst/sec) elapsed = 0:0:02:24 / Tue Jan 29 18:32:01 2019
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 2546890 (ipc=19.9) sim_rate=17564 (inst/sec) elapsed = 0:0:02:25 / Tue Jan 29 18:32:02 2019
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 2559066 (ipc=19.9) sim_rate=17527 (inst/sec) elapsed = 0:0:02:26 / Tue Jan 29 18:32:03 2019
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 2564522 (ipc=19.9) sim_rate=17445 (inst/sec) elapsed = 0:0:02:27 / Tue Jan 29 18:32:04 2019
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 2573162 (ipc=19.9) sim_rate=17386 (inst/sec) elapsed = 0:0:02:28 / Tue Jan 29 18:32:05 2019
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 2579754 (ipc=19.8) sim_rate=17313 (inst/sec) elapsed = 0:0:02:29 / Tue Jan 29 18:32:06 2019
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 2588354 (ipc=19.8) sim_rate=17255 (inst/sec) elapsed = 0:0:02:30 / Tue Jan 29 18:32:07 2019
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 2595074 (ipc=19.8) sim_rate=17185 (inst/sec) elapsed = 0:0:02:31 / Tue Jan 29 18:32:08 2019
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 2604690 (ipc=19.8) sim_rate=17136 (inst/sec) elapsed = 0:0:02:32 / Tue Jan 29 18:32:09 2019
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 2609962 (ipc=19.8) sim_rate=17058 (inst/sec) elapsed = 0:0:02:33 / Tue Jan 29 18:32:10 2019
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 2623074 (ipc=19.8) sim_rate=17032 (inst/sec) elapsed = 0:0:02:34 / Tue Jan 29 18:32:11 2019
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 2628498 (ipc=19.8) sim_rate=16958 (inst/sec) elapsed = 0:0:02:35 / Tue Jan 29 18:32:12 2019
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 2637194 (ipc=19.8) sim_rate=16905 (inst/sec) elapsed = 0:0:02:36 / Tue Jan 29 18:32:13 2019
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 2641674 (ipc=19.7) sim_rate=16825 (inst/sec) elapsed = 0:0:02:37 / Tue Jan 29 18:32:14 2019
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 2649898 (ipc=19.7) sim_rate=16771 (inst/sec) elapsed = 0:0:02:38 / Tue Jan 29 18:32:15 2019
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 2654170 (ipc=19.7) sim_rate=16692 (inst/sec) elapsed = 0:0:02:39 / Tue Jan 29 18:32:16 2019
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 2665714 (ipc=19.7) sim_rate=16660 (inst/sec) elapsed = 0:0:02:40 / Tue Jan 29 18:32:17 2019
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 2671674 (ipc=19.6) sim_rate=16594 (inst/sec) elapsed = 0:0:02:41 / Tue Jan 29 18:32:18 2019
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 2682634 (ipc=19.7) sim_rate=16559 (inst/sec) elapsed = 0:0:02:42 / Tue Jan 29 18:32:19 2019
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 2688138 (ipc=19.6) sim_rate=16491 (inst/sec) elapsed = 0:0:02:43 / Tue Jan 29 18:32:20 2019
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 2695922 (ipc=19.6) sim_rate=16438 (inst/sec) elapsed = 0:0:02:44 / Tue Jan 29 18:32:21 2019
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 2700122 (ipc=19.6) sim_rate=16364 (inst/sec) elapsed = 0:0:02:45 / Tue Jan 29 18:32:22 2019
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 2708954 (ipc=19.6) sim_rate=16319 (inst/sec) elapsed = 0:0:02:46 / Tue Jan 29 18:32:23 2019
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 2716346 (ipc=19.5) sim_rate=16265 (inst/sec) elapsed = 0:0:02:47 / Tue Jan 29 18:32:24 2019
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 2724978 (ipc=19.5) sim_rate=16220 (inst/sec) elapsed = 0:0:02:48 / Tue Jan 29 18:32:25 2019
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 2731042 (ipc=19.5) sim_rate=16160 (inst/sec) elapsed = 0:0:02:49 / Tue Jan 29 18:32:26 2019
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 2739554 (ipc=19.5) sim_rate=16115 (inst/sec) elapsed = 0:0:02:50 / Tue Jan 29 18:32:27 2019
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 2751346 (ipc=19.5) sim_rate=16089 (inst/sec) elapsed = 0:0:02:51 / Tue Jan 29 18:32:28 2019
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 2759866 (ipc=19.5) sim_rate=16045 (inst/sec) elapsed = 0:0:02:52 / Tue Jan 29 18:32:29 2019
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 2766010 (ipc=19.5) sim_rate=15988 (inst/sec) elapsed = 0:0:02:53 / Tue Jan 29 18:32:30 2019
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 2772794 (ipc=19.5) sim_rate=15935 (inst/sec) elapsed = 0:0:02:54 / Tue Jan 29 18:32:31 2019
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 2777370 (ipc=19.4) sim_rate=15870 (inst/sec) elapsed = 0:0:02:55 / Tue Jan 29 18:32:32 2019
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 2788354 (ipc=19.4) sim_rate=15842 (inst/sec) elapsed = 0:0:02:56 / Tue Jan 29 18:32:33 2019
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 2795962 (ipc=19.4) sim_rate=15796 (inst/sec) elapsed = 0:0:02:57 / Tue Jan 29 18:32:34 2019
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 2807370 (ipc=19.4) sim_rate=15771 (inst/sec) elapsed = 0:0:02:58 / Tue Jan 29 18:32:35 2019
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 2815082 (ipc=19.4) sim_rate=15726 (inst/sec) elapsed = 0:0:02:59 / Tue Jan 29 18:32:36 2019
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 2821322 (ipc=19.4) sim_rate=15674 (inst/sec) elapsed = 0:0:03:00 / Tue Jan 29 18:32:37 2019
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 2828994 (ipc=19.4) sim_rate=15629 (inst/sec) elapsed = 0:0:03:01 / Tue Jan 29 18:32:38 2019
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 2838466 (ipc=19.4) sim_rate=15595 (inst/sec) elapsed = 0:0:03:02 / Tue Jan 29 18:32:39 2019
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(336,0,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 2846754 (ipc=19.4) sim_rate=15556 (inst/sec) elapsed = 0:0:03:03 / Tue Jan 29 18:32:40 2019
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 2855194 (ipc=19.4) sim_rate=15517 (inst/sec) elapsed = 0:0:03:04 / Tue Jan 29 18:32:41 2019
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 2859482 (ipc=19.3) sim_rate=15456 (inst/sec) elapsed = 0:0:03:05 / Tue Jan 29 18:32:42 2019
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 2869274 (ipc=19.3) sim_rate=15426 (inst/sec) elapsed = 0:0:03:06 / Tue Jan 29 18:32:43 2019
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 2877586 (ipc=19.3) sim_rate=15306 (inst/sec) elapsed = 0:0:03:08 / Tue Jan 29 18:32:45 2019
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 2886186 (ipc=19.3) sim_rate=15270 (inst/sec) elapsed = 0:0:03:09 / Tue Jan 29 18:32:46 2019
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 2892042 (ipc=19.3) sim_rate=15221 (inst/sec) elapsed = 0:0:03:10 / Tue Jan 29 18:32:47 2019
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 2903218 (ipc=19.3) sim_rate=15200 (inst/sec) elapsed = 0:0:03:11 / Tue Jan 29 18:32:48 2019
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 2904530 (ipc=19.2) sim_rate=15127 (inst/sec) elapsed = 0:0:03:12 / Tue Jan 29 18:32:49 2019
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 2919218 (ipc=19.3) sim_rate=15125 (inst/sec) elapsed = 0:0:03:13 / Tue Jan 29 18:32:50 2019
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 2921842 (ipc=19.2) sim_rate=15061 (inst/sec) elapsed = 0:0:03:14 / Tue Jan 29 18:32:51 2019
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 2930994 (ipc=19.2) sim_rate=15030 (inst/sec) elapsed = 0:0:03:15 / Tue Jan 29 18:32:52 2019
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 2937546 (ipc=19.2) sim_rate=14987 (inst/sec) elapsed = 0:0:03:16 / Tue Jan 29 18:32:53 2019
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 2956074 (ipc=19.2) sim_rate=15005 (inst/sec) elapsed = 0:0:03:17 / Tue Jan 29 18:32:54 2019
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 2986938 (ipc=19.1) sim_rate=15085 (inst/sec) elapsed = 0:0:03:18 / Tue Jan 29 18:32:55 2019
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 3021522 (ipc=19.1) sim_rate=15183 (inst/sec) elapsed = 0:0:03:19 / Tue Jan 29 18:32:56 2019
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 3061826 (ipc=19.0) sim_rate=15309 (inst/sec) elapsed = 0:0:03:20 / Tue Jan 29 18:32:57 2019
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 3091834 (ipc=19.0) sim_rate=15382 (inst/sec) elapsed = 0:0:03:21 / Tue Jan 29 18:32:58 2019
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 3130634 (ipc=18.9) sim_rate=15498 (inst/sec) elapsed = 0:0:03:22 / Tue Jan 29 18:32:59 2019
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 3166506 (ipc=18.8) sim_rate=15598 (inst/sec) elapsed = 0:0:03:23 / Tue Jan 29 18:33:00 2019
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 3201354 (ipc=18.8) sim_rate=15692 (inst/sec) elapsed = 0:0:03:24 / Tue Jan 29 18:33:01 2019
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(360,0,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 3237450 (ipc=18.8) sim_rate=15792 (inst/sec) elapsed = 0:0:03:25 / Tue Jan 29 18:33:02 2019
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 3266770 (ipc=18.7) sim_rate=15858 (inst/sec) elapsed = 0:0:03:26 / Tue Jan 29 18:33:03 2019
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 3298778 (ipc=18.7) sim_rate=15936 (inst/sec) elapsed = 0:0:03:27 / Tue Jan 29 18:33:04 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 3340546 (ipc=18.7) sim_rate=16060 (inst/sec) elapsed = 0:0:03:28 / Tue Jan 29 18:33:05 2019
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 3375578 (ipc=18.6) sim_rate=16151 (inst/sec) elapsed = 0:0:03:29 / Tue Jan 29 18:33:06 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 3409762 (ipc=18.6) sim_rate=16236 (inst/sec) elapsed = 0:0:03:30 / Tue Jan 29 18:33:07 2019
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 3445450 (ipc=18.5) sim_rate=16329 (inst/sec) elapsed = 0:0:03:31 / Tue Jan 29 18:33:08 2019
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 3481922 (ipc=18.5) sim_rate=16424 (inst/sec) elapsed = 0:0:03:32 / Tue Jan 29 18:33:09 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(336,0,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 3519362 (ipc=18.5) sim_rate=16522 (inst/sec) elapsed = 0:0:03:33 / Tue Jan 29 18:33:10 2019
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 3556458 (ipc=18.4) sim_rate=16618 (inst/sec) elapsed = 0:0:03:34 / Tue Jan 29 18:33:11 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 3590906 (ipc=18.4) sim_rate=16701 (inst/sec) elapsed = 0:0:03:35 / Tue Jan 29 18:33:12 2019
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 3619194 (ipc=18.3) sim_rate=16755 (inst/sec) elapsed = 0:0:03:36 / Tue Jan 29 18:33:13 2019
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 3659602 (ipc=18.3) sim_rate=16864 (inst/sec) elapsed = 0:0:03:37 / Tue Jan 29 18:33:14 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 3694354 (ipc=18.3) sim_rate=16946 (inst/sec) elapsed = 0:0:03:38 / Tue Jan 29 18:33:15 2019
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 3728394 (ipc=18.2) sim_rate=17024 (inst/sec) elapsed = 0:0:03:39 / Tue Jan 29 18:33:16 2019
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 3763914 (ipc=18.2) sim_rate=17108 (inst/sec) elapsed = 0:0:03:40 / Tue Jan 29 18:33:17 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(400,0,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 3801730 (ipc=18.2) sim_rate=17202 (inst/sec) elapsed = 0:0:03:41 / Tue Jan 29 18:33:18 2019
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 3833962 (ipc=18.2) sim_rate=17270 (inst/sec) elapsed = 0:0:03:42 / Tue Jan 29 18:33:19 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 3870514 (ipc=18.1) sim_rate=17356 (inst/sec) elapsed = 0:0:03:43 / Tue Jan 29 18:33:20 2019
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 3907826 (ipc=18.1) sim_rate=17445 (inst/sec) elapsed = 0:0:03:44 / Tue Jan 29 18:33:21 2019
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 3934778 (ipc=18.0) sim_rate=17487 (inst/sec) elapsed = 0:0:03:45 / Tue Jan 29 18:33:22 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 3969290 (ipc=18.0) sim_rate=17563 (inst/sec) elapsed = 0:0:03:46 / Tue Jan 29 18:33:23 2019
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 4006930 (ipc=18.0) sim_rate=17651 (inst/sec) elapsed = 0:0:03:47 / Tue Jan 29 18:33:24 2019
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 4036610 (ipc=18.0) sim_rate=17704 (inst/sec) elapsed = 0:0:03:48 / Tue Jan 29 18:33:25 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 4071802 (ipc=17.9) sim_rate=17780 (inst/sec) elapsed = 0:0:03:49 / Tue Jan 29 18:33:26 2019
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 4097058 (ipc=17.9) sim_rate=17813 (inst/sec) elapsed = 0:0:03:50 / Tue Jan 29 18:33:27 2019
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 4135554 (ipc=17.9) sim_rate=17902 (inst/sec) elapsed = 0:0:03:51 / Tue Jan 29 18:33:28 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(272,0,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 4168522 (ipc=17.9) sim_rate=17967 (inst/sec) elapsed = 0:0:03:52 / Tue Jan 29 18:33:29 2019
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 4200978 (ipc=17.8) sim_rate=18029 (inst/sec) elapsed = 0:0:03:53 / Tue Jan 29 18:33:30 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 4242090 (ipc=17.8) sim_rate=18128 (inst/sec) elapsed = 0:0:03:54 / Tue Jan 29 18:33:31 2019
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 4274154 (ipc=17.8) sim_rate=18187 (inst/sec) elapsed = 0:0:03:55 / Tue Jan 29 18:33:32 2019
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 4309538 (ipc=17.8) sim_rate=18260 (inst/sec) elapsed = 0:0:03:56 / Tue Jan 29 18:33:33 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(472,0,0)
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 4339802 (ipc=17.7) sim_rate=18311 (inst/sec) elapsed = 0:0:03:57 / Tue Jan 29 18:33:34 2019
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 4374058 (ipc=17.7) sim_rate=18378 (inst/sec) elapsed = 0:0:03:58 / Tue Jan 29 18:33:35 2019
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 4407106 (ipc=17.7) sim_rate=18439 (inst/sec) elapsed = 0:0:03:59 / Tue Jan 29 18:33:36 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 4444490 (ipc=17.7) sim_rate=18518 (inst/sec) elapsed = 0:0:04:00 / Tue Jan 29 18:33:37 2019
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 4473706 (ipc=17.6) sim_rate=18563 (inst/sec) elapsed = 0:0:04:01 / Tue Jan 29 18:33:38 2019
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 4509306 (ipc=17.6) sim_rate=18633 (inst/sec) elapsed = 0:0:04:02 / Tue Jan 29 18:33:39 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 4540922 (ipc=17.6) sim_rate=18686 (inst/sec) elapsed = 0:0:04:03 / Tue Jan 29 18:33:40 2019
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 4566618 (ipc=17.6) sim_rate=18715 (inst/sec) elapsed = 0:0:04:04 / Tue Jan 29 18:33:41 2019
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 4609186 (ipc=17.6) sim_rate=18813 (inst/sec) elapsed = 0:0:04:05 / Tue Jan 29 18:33:42 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,0,0) tid=(368,0,0)
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 4647754 (ipc=17.5) sim_rate=18893 (inst/sec) elapsed = 0:0:04:06 / Tue Jan 29 18:33:43 2019
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 4671410 (ipc=17.5) sim_rate=18912 (inst/sec) elapsed = 0:0:04:07 / Tue Jan 29 18:33:44 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(400,0,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 4708314 (ipc=17.5) sim_rate=18985 (inst/sec) elapsed = 0:0:04:08 / Tue Jan 29 18:33:45 2019
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 4740394 (ipc=17.5) sim_rate=19037 (inst/sec) elapsed = 0:0:04:09 / Tue Jan 29 18:33:46 2019
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 4772402 (ipc=17.4) sim_rate=19089 (inst/sec) elapsed = 0:0:04:10 / Tue Jan 29 18:33:47 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(440,0,0)
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 4807130 (ipc=17.4) sim_rate=19151 (inst/sec) elapsed = 0:0:04:11 / Tue Jan 29 18:33:48 2019
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 4831250 (ipc=17.3) sim_rate=19171 (inst/sec) elapsed = 0:0:04:12 / Tue Jan 29 18:33:49 2019
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 4864946 (ipc=17.3) sim_rate=19229 (inst/sec) elapsed = 0:0:04:13 / Tue Jan 29 18:33:50 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(272,0,0)
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 4892602 (ipc=17.3) sim_rate=19262 (inst/sec) elapsed = 0:0:04:14 / Tue Jan 29 18:33:51 2019
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 4914282 (ipc=17.3) sim_rate=19271 (inst/sec) elapsed = 0:0:04:15 / Tue Jan 29 18:33:52 2019
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 4931890 (ipc=17.3) sim_rate=19265 (inst/sec) elapsed = 0:0:04:16 / Tue Jan 29 18:33:53 2019
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 4952970 (ipc=17.3) sim_rate=19272 (inst/sec) elapsed = 0:0:04:17 / Tue Jan 29 18:33:54 2019
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 4974450 (ipc=17.3) sim_rate=19280 (inst/sec) elapsed = 0:0:04:18 / Tue Jan 29 18:33:55 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,0,0) tid=(408,0,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 5001946 (ipc=17.2) sim_rate=19312 (inst/sec) elapsed = 0:0:04:19 / Tue Jan 29 18:33:56 2019
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 5029106 (ipc=17.2) sim_rate=19342 (inst/sec) elapsed = 0:0:04:20 / Tue Jan 29 18:33:57 2019
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 5053402 (ipc=17.2) sim_rate=19361 (inst/sec) elapsed = 0:0:04:21 / Tue Jan 29 18:33:58 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(312,0,0)
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 5080066 (ipc=17.2) sim_rate=19389 (inst/sec) elapsed = 0:0:04:22 / Tue Jan 29 18:33:59 2019
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 5105698 (ipc=17.1) sim_rate=19413 (inst/sec) elapsed = 0:0:04:23 / Tue Jan 29 18:34:00 2019
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 5134994 (ipc=17.1) sim_rate=19450 (inst/sec) elapsed = 0:0:04:24 / Tue Jan 29 18:34:01 2019
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 5163922 (ipc=17.1) sim_rate=19486 (inst/sec) elapsed = 0:0:04:25 / Tue Jan 29 18:34:02 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,0,0) tid=(472,0,0)
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 5190650 (ipc=17.0) sim_rate=19513 (inst/sec) elapsed = 0:0:04:26 / Tue Jan 29 18:34:03 2019
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 5218738 (ipc=17.0) sim_rate=19545 (inst/sec) elapsed = 0:0:04:27 / Tue Jan 29 18:34:04 2019
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 5247090 (ipc=17.0) sim_rate=19578 (inst/sec) elapsed = 0:0:04:28 / Tue Jan 29 18:34:05 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,0,0) tid=(392,0,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 5279634 (ipc=17.0) sim_rate=19626 (inst/sec) elapsed = 0:0:04:29 / Tue Jan 29 18:34:06 2019
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 5303226 (ipc=16.9) sim_rate=19641 (inst/sec) elapsed = 0:0:04:30 / Tue Jan 29 18:34:07 2019
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 5330274 (ipc=16.9) sim_rate=19668 (inst/sec) elapsed = 0:0:04:31 / Tue Jan 29 18:34:08 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,0,0) tid=(400,0,0)
GPGPU-Sim uArch: cycles simulated: 317500  inst.: 5363922 (ipc=16.9) sim_rate=19720 (inst/sec) elapsed = 0:0:04:32 / Tue Jan 29 18:34:09 2019
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 5387026 (ipc=16.9) sim_rate=19732 (inst/sec) elapsed = 0:0:04:33 / Tue Jan 29 18:34:10 2019
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 5411802 (ipc=16.8) sim_rate=19751 (inst/sec) elapsed = 0:0:04:34 / Tue Jan 29 18:34:11 2019
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 5441322 (ipc=16.8) sim_rate=19786 (inst/sec) elapsed = 0:0:04:35 / Tue Jan 29 18:34:12 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 5466210 (ipc=16.8) sim_rate=19805 (inst/sec) elapsed = 0:0:04:36 / Tue Jan 29 18:34:13 2019
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 5487474 (ipc=16.7) sim_rate=19810 (inst/sec) elapsed = 0:0:04:37 / Tue Jan 29 18:34:14 2019
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 5513650 (ipc=16.7) sim_rate=19833 (inst/sec) elapsed = 0:0:04:38 / Tue Jan 29 18:34:15 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,0,0) tid=(464,0,0)
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 5544162 (ipc=16.6) sim_rate=19871 (inst/sec) elapsed = 0:0:04:39 / Tue Jan 29 18:34:16 2019
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 5572058 (ipc=16.6) sim_rate=19900 (inst/sec) elapsed = 0:0:04:40 / Tue Jan 29 18:34:17 2019
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 5593450 (ipc=16.6) sim_rate=19905 (inst/sec) elapsed = 0:0:04:41 / Tue Jan 29 18:34:18 2019
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 5620050 (ipc=16.5) sim_rate=19929 (inst/sec) elapsed = 0:0:04:42 / Tue Jan 29 18:34:19 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,0,0) tid=(360,0,0)
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 5633258 (ipc=16.5) sim_rate=19905 (inst/sec) elapsed = 0:0:04:43 / Tue Jan 29 18:34:20 2019
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 5636914 (ipc=16.5) sim_rate=19848 (inst/sec) elapsed = 0:0:04:44 / Tue Jan 29 18:34:21 2019
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 5647066 (ipc=16.5) sim_rate=19814 (inst/sec) elapsed = 0:0:04:45 / Tue Jan 29 18:34:22 2019
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 5651826 (ipc=16.5) sim_rate=19761 (inst/sec) elapsed = 0:0:04:46 / Tue Jan 29 18:34:23 2019
GPGPU-Sim uArch: cycles simulated: 343500  inst.: 5657650 (ipc=16.5) sim_rate=19713 (inst/sec) elapsed = 0:0:04:47 / Tue Jan 29 18:34:24 2019
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 5662250 (ipc=16.5) sim_rate=19660 (inst/sec) elapsed = 0:0:04:48 / Tue Jan 29 18:34:25 2019
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 5666354 (ipc=16.4) sim_rate=19606 (inst/sec) elapsed = 0:0:04:49 / Tue Jan 29 18:34:26 2019
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 5670170 (ipc=16.4) sim_rate=19552 (inst/sec) elapsed = 0:0:04:50 / Tue Jan 29 18:34:27 2019
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 5678210 (ipc=16.4) sim_rate=19512 (inst/sec) elapsed = 0:0:04:51 / Tue Jan 29 18:34:28 2019
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 5681346 (ipc=16.4) sim_rate=19456 (inst/sec) elapsed = 0:0:04:52 / Tue Jan 29 18:34:29 2019
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 5684842 (ipc=16.4) sim_rate=19402 (inst/sec) elapsed = 0:0:04:53 / Tue Jan 29 18:34:30 2019
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 5689634 (ipc=16.4) sim_rate=19352 (inst/sec) elapsed = 0:0:04:54 / Tue Jan 29 18:34:31 2019
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 5692642 (ipc=16.4) sim_rate=19297 (inst/sec) elapsed = 0:0:04:55 / Tue Jan 29 18:34:32 2019
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 5699346 (ipc=16.3) sim_rate=19254 (inst/sec) elapsed = 0:0:04:56 / Tue Jan 29 18:34:33 2019
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 5702874 (ipc=16.3) sim_rate=19201 (inst/sec) elapsed = 0:0:04:57 / Tue Jan 29 18:34:34 2019
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 5707338 (ipc=16.3) sim_rate=19152 (inst/sec) elapsed = 0:0:04:58 / Tue Jan 29 18:34:35 2019
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 5710082 (ipc=16.3) sim_rate=19097 (inst/sec) elapsed = 0:0:04:59 / Tue Jan 29 18:34:36 2019
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 5716658 (ipc=16.3) sim_rate=19055 (inst/sec) elapsed = 0:0:05:00 / Tue Jan 29 18:34:37 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,0,0) tid=(440,0,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 5722226 (ipc=16.3) sim_rate=19010 (inst/sec) elapsed = 0:0:05:01 / Tue Jan 29 18:34:38 2019
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 5725090 (ipc=16.2) sim_rate=18957 (inst/sec) elapsed = 0:0:05:02 / Tue Jan 29 18:34:39 2019
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 5728194 (ipc=16.2) sim_rate=18904 (inst/sec) elapsed = 0:0:05:03 / Tue Jan 29 18:34:40 2019
GPGPU-Sim uArch: cycles simulated: 353500  inst.: 5731074 (ipc=16.2) sim_rate=18852 (inst/sec) elapsed = 0:0:05:04 / Tue Jan 29 18:34:41 2019
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 5737698 (ipc=16.2) sim_rate=18812 (inst/sec) elapsed = 0:0:05:05 / Tue Jan 29 18:34:42 2019
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 5739906 (ipc=16.2) sim_rate=18757 (inst/sec) elapsed = 0:0:05:06 / Tue Jan 29 18:34:43 2019
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 5743434 (ipc=16.2) sim_rate=18708 (inst/sec) elapsed = 0:0:05:07 / Tue Jan 29 18:34:44 2019
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 5748802 (ipc=16.1) sim_rate=18664 (inst/sec) elapsed = 0:0:05:08 / Tue Jan 29 18:34:45 2019
GPGPU-Sim uArch: cycles simulated: 357000  inst.: 5752346 (ipc=16.1) sim_rate=18616 (inst/sec) elapsed = 0:0:05:09 / Tue Jan 29 18:34:46 2019
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 5754922 (ipc=16.1) sim_rate=18564 (inst/sec) elapsed = 0:0:05:10 / Tue Jan 29 18:34:47 2019
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 5757914 (ipc=16.1) sim_rate=18514 (inst/sec) elapsed = 0:0:05:11 / Tue Jan 29 18:34:48 2019
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 5763874 (ipc=16.1) sim_rate=18473 (inst/sec) elapsed = 0:0:05:12 / Tue Jan 29 18:34:49 2019
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 5766514 (ipc=16.0) sim_rate=18423 (inst/sec) elapsed = 0:0:05:13 / Tue Jan 29 18:34:50 2019
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 5770170 (ipc=16.0) sim_rate=18376 (inst/sec) elapsed = 0:0:05:14 / Tue Jan 29 18:34:51 2019
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 5772370 (ipc=16.0) sim_rate=18324 (inst/sec) elapsed = 0:0:05:15 / Tue Jan 29 18:34:52 2019
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 5776058 (ipc=16.0) sim_rate=18278 (inst/sec) elapsed = 0:0:05:16 / Tue Jan 29 18:34:53 2019
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 5778850 (ipc=16.0) sim_rate=18229 (inst/sec) elapsed = 0:0:05:17 / Tue Jan 29 18:34:54 2019
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 5780986 (ipc=15.9) sim_rate=18179 (inst/sec) elapsed = 0:0:05:18 / Tue Jan 29 18:34:55 2019
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 5782874 (ipc=15.9) sim_rate=18128 (inst/sec) elapsed = 0:0:05:19 / Tue Jan 29 18:34:56 2019
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 5792978 (ipc=15.9) sim_rate=18103 (inst/sec) elapsed = 0:0:05:20 / Tue Jan 29 18:34:57 2019
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 5807346 (ipc=15.9) sim_rate=18091 (inst/sec) elapsed = 0:0:05:21 / Tue Jan 29 18:34:58 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,0,0) tid=(256,0,0)
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 5824006 (ipc=16.0) sim_rate=18086 (inst/sec) elapsed = 0:0:05:22 / Tue Jan 29 18:34:59 2019
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 5830802 (ipc=16.0) sim_rate=18052 (inst/sec) elapsed = 0:0:05:23 / Tue Jan 29 18:35:00 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (365681,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 5832818 (ipc=15.9) sim_rate=18002 (inst/sec) elapsed = 0:0:05:24 / Tue Jan 29 18:35:01 2019
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 5834194 (ipc=15.9) sim_rate=17951 (inst/sec) elapsed = 0:0:05:25 / Tue Jan 29 18:35:02 2019
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 5838194 (ipc=15.9) sim_rate=17908 (inst/sec) elapsed = 0:0:05:26 / Tue Jan 29 18:35:03 2019
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 5839154 (ipc=15.9) sim_rate=17856 (inst/sec) elapsed = 0:0:05:27 / Tue Jan 29 18:35:04 2019
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 5840658 (ipc=15.8) sim_rate=17806 (inst/sec) elapsed = 0:0:05:28 / Tue Jan 29 18:35:05 2019
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 5842066 (ipc=15.8) sim_rate=17757 (inst/sec) elapsed = 0:0:05:29 / Tue Jan 29 18:35:06 2019
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 5843666 (ipc=15.8) sim_rate=17708 (inst/sec) elapsed = 0:0:05:30 / Tue Jan 29 18:35:07 2019
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 5845490 (ipc=15.7) sim_rate=17660 (inst/sec) elapsed = 0:0:05:31 / Tue Jan 29 18:35:08 2019
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 5846674 (ipc=15.7) sim_rate=17610 (inst/sec) elapsed = 0:0:05:32 / Tue Jan 29 18:35:09 2019
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 5848178 (ipc=15.7) sim_rate=17562 (inst/sec) elapsed = 0:0:05:33 / Tue Jan 29 18:35:10 2019
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 5850226 (ipc=15.6) sim_rate=17515 (inst/sec) elapsed = 0:0:05:34 / Tue Jan 29 18:35:11 2019
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 5851186 (ipc=15.6) sim_rate=17466 (inst/sec) elapsed = 0:0:05:35 / Tue Jan 29 18:35:12 2019
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 5852690 (ipc=15.6) sim_rate=17418 (inst/sec) elapsed = 0:0:05:36 / Tue Jan 29 18:35:13 2019
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 5854162 (ipc=15.6) sim_rate=17371 (inst/sec) elapsed = 0:0:05:37 / Tue Jan 29 18:35:14 2019
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 5855698 (ipc=15.5) sim_rate=17324 (inst/sec) elapsed = 0:0:05:38 / Tue Jan 29 18:35:15 2019
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 5857522 (ipc=15.5) sim_rate=17278 (inst/sec) elapsed = 0:0:05:39 / Tue Jan 29 18:35:16 2019
GPGPU-Sim uArch: cycles simulated: 378500  inst.: 5858706 (ipc=15.5) sim_rate=17231 (inst/sec) elapsed = 0:0:05:40 / Tue Jan 29 18:35:17 2019
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 5860210 (ipc=15.4) sim_rate=17185 (inst/sec) elapsed = 0:0:05:41 / Tue Jan 29 18:35:18 2019
GPGPU-Sim uArch: cycles simulated: 380500  inst.: 5865810 (ipc=15.4) sim_rate=17151 (inst/sec) elapsed = 0:0:05:42 / Tue Jan 29 18:35:19 2019
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 5875410 (ipc=15.4) sim_rate=17129 (inst/sec) elapsed = 0:0:05:43 / Tue Jan 29 18:35:20 2019
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 5891666 (ipc=15.4) sim_rate=17126 (inst/sec) elapsed = 0:0:05:44 / Tue Jan 29 18:35:21 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (382096,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 1.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 382097
gpu_sim_insn = 5901458
gpu_ipc =      15.4449
gpu_tot_sim_cycle = 382097
gpu_tot_sim_insn = 5901458
gpu_tot_ipc =      15.4449
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 313535
gpu_total_sim_rate=17105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 103194
	L1I_total_cache_misses = 546
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 78897, Miss = 69670, Miss_rate = 0.883, Pending_hits = 252, Reservation_fails = 205547
	L1D_cache_core[2]: Access = 75434, Miss = 66587, Miss_rate = 0.883, Pending_hits = 209, Reservation_fails = 199153
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 154331
	L1D_total_cache_misses = 136257
	L1D_total_cache_miss_rate = 0.8829
	L1D_total_cache_pending_hits = 461
	L1D_total_cache_reservation_fails = 404700
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 20578
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 656
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300083
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20450
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 69269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104607
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 10
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 102648
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 546
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6371520
gpgpu_n_tot_w_icount = 199110
gpgpu_n_stall_shd_mem = 543774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 64
gpgpu_n_mem_read_global = 66924
gpgpu_n_mem_write_global = 69507
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 422000
gpgpu_n_store_insn = 80002
gpgpu_n_shmem_insn = 5092
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 643218
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 656
gpgpu_stall_shd_mem[c_mem][bk_conf] = 656
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 542965
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:781097	W0_Idle:62952	W0_Scoreboard:452425	W1:28	W2:14	W3:13	W4:43	W5:16	W6:0	W7:0	W8:6067	W9:0	W10:0	W11:0	W12:0	W13:0	W14:224	W15:517	W16:420	W17:469	W18:182	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:191117
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 535392 {8:66924,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2828120 {40:69004,72:7,136:496,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 8512 {40:2,136:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9101664 {136:66924,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 556056 {8:69507,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 512 {8:64,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 638 
averagemflatency = 204 
max_icnt2mem_latency = 82 
max_icnt2sh_latency = 382096 
mrq_lat_table:2853 	84 	131 	206 	367 	530 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	116693 	19634 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	54649 	9912 	71875 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4208 	11269 	22866 	24134 	4437 	14 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	826 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	714 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        64         0         0        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:         8        64         0         0        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64         8         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        10         0         0        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        16         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        14         0         0        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      5585     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      8723     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 19.250000 15.200000 64.000000 64.000000 42.000000 42.000000 32.000000 31.333334 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 19.000000 10.857142 64.000000 64.000000 42.000000 42.000000 32.000000 31.000000 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 19.000000 13.666667 64.000000 64.000000 42.000000 44.000000 32.000000 32.666668 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 12.666667 13.666667 64.000000 64.000000 41.000000 44.000000 31.000000 32.666668 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 24.666666 40.000000 64.000000 64.000000 42.000000 44.000000 31.333334 32.666668 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 24.666666 16.600000 64.000000 64.000000 42.000000 43.000000 31.333334 32.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5152/169 = 30.485207
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        40        32        32        42        42        54        52        33        32         2         2         0         0        20        21 
dram[1]:        40        40        32        32        42        42        54        51        32        32         2         2         0         0        20        22 
dram[2]:        40        42        32        32        42        44        54        54        32        33         2         2         0         0        20        22 
dram[3]:        40        42        32        32        41        44        52        54        33        32         2         2         0         0        20        22 
dram[4]:        38        40        32        32        42        44        52        54        32        33         2         1         0         0        22        22 
dram[5]:        38        43        32        32        42        43        52        53        32        32         2         0         0         0        22        22 
total reads: 2678
min_bank_accesses = 0!
chip skew: 451/443 = 1.02
number of total write accesses:
dram[0]:        36        36        32        32        42        42        42        42        32        30         0         0         0         0        20        20 
dram[1]:        36        36        32        32        42        42        42        42        32        30         0         0         0         0        20        22 
dram[2]:        36        40        32        32        42        44        42        44        32        30         0         0         0         0        20        22 
dram[3]:        36        40        32        32        41        44        41        44        32        30         0         0         0         0        20        22 
dram[4]:        36        40        32        32        42        44        42        44        32        30         0         1         0         0        20        22 
dram[5]:        36        40        32        32        42        43        42        43        31        30         0         0         0         0        20        22 
total reads: 2474
min_bank_accesses = 0!
chip skew: 417/406 = 1.03
average mf latency per bank:
dram[0]:       5297      5388      6173      5935      4810      5079      4353      4417      6384      5518       721       756    none      none        6340      6567
dram[1]:       5424      5507      6291      6208      5288      5707      4354      4591      5915      5859       729       737    none      none        6388      6460
dram[2]:       5331      4928      5972      6007      4874      4868      4278      4166      5702      5582       762       724    none      none        6161      6040
dram[3]:       5380      5078      6158      6273      5365      5345      4536      4293      6197      5696       762       700    none      none        6211      6419
dram[4]:       5461      5146      5955      6186      4964      5098      4402      4260      5585      6142       767       197    none      none        6103      6352
dram[5]:       6130      5073      6632      6436      5785      5668      4915      4489      6736      5973       757    none      none      none        7939      6466
maximum mf latency per bank:
dram[0]:        597       518       568       505       520       511       610       531       608       514       293       331         0         0       562       438
dram[1]:        622       592       552       598       579       564       555       606       537       608       302       293         0         0       563       573
dram[2]:        535       484       472       521       525       547       550       527       490       491       330       275         0         0       444       477
dram[3]:        523       470       525       582       534       543       559       588       552       509       330       276         0         0       423       420
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       462       497
dram[5]:        515       502       542       532       480       558       507       632       533       562       331         0         0         0       468       516
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382097 n_nop=380707 n_act=30 n_pre=16 n_req=851 n_rd=890 n_write=454 bw_util=0.007035
n_activity=8556 dram_eff=0.3142
bk0: 82a 380629i bk1: 80a 380645i bk2: 64a 380971i bk3: 64a 380897i bk4: 84a 380444i bk5: 84a 380341i bk6: 108a 380361i bk7: 104a 380302i bk8: 66a 380783i bk9: 64a 380933i bk10: 4a 382068i bk11: 4a 382060i bk12: 0a 382097i bk13: 0a 382099i bk14: 40a 381554i bk15: 42a 381401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0664098
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382097 n_nop=380711 n_act=29 n_pre=15 n_req=851 n_rd=886 n_write=456 bw_util=0.007024
n_activity=8440 dram_eff=0.318
bk0: 80a 380604i bk1: 80a 380582i bk2: 64a 380783i bk3: 64a 380848i bk4: 84a 380419i bk5: 84a 380375i bk6: 108a 380408i bk7: 102a 380190i bk8: 64a 380710i bk9: 64a 380820i bk10: 4a 382069i bk11: 4a 382066i bk12: 0a 382092i bk13: 0a 382098i bk14: 40a 381454i bk15: 44a 381298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0683596
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382097 n_nop=380679 n_act=29 n_pre=15 n_req=867 n_rd=902 n_write=472 bw_util=0.007192
n_activity=8788 dram_eff=0.3127
bk0: 80a 380807i bk1: 84a 380576i bk2: 64a 380968i bk3: 64a 380761i bk4: 84a 380376i bk5: 88a 380339i bk6: 108a 380409i bk7: 108a 380251i bk8: 64a 380924i bk9: 66a 380987i bk10: 4a 382063i bk11: 4a 382072i bk12: 0a 382094i bk13: 0a 382096i bk14: 40a 381558i bk15: 44a 381384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0585401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382097 n_nop=380687 n_act=31 n_pre=17 n_req=862 n_rd=896 n_write=466 bw_util=0.007129
n_activity=8686 dram_eff=0.3136
bk0: 80a 380557i bk1: 84a 380625i bk2: 64a 380871i bk3: 64a 380809i bk4: 82a 380343i bk5: 88a 380307i bk6: 104a 380331i bk7: 108a 380233i bk8: 66a 380833i bk9: 64a 380982i bk10: 4a 382065i bk11: 4a 382068i bk12: 0a 382090i bk13: 0a 382094i bk14: 40a 381496i bk15: 44a 381359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0666716
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382097 n_nop=380698 n_act=24 n_pre=10 n_req=863 n_rd=892 n_write=473 bw_util=0.007145
n_activity=8412 dram_eff=0.3245
bk0: 76a 380743i bk1: 80a 380690i bk2: 64a 380981i bk3: 64a 380805i bk4: 84a 380310i bk5: 88a 380280i bk6: 104a 380327i bk7: 108a 380271i bk8: 64a 380858i bk9: 66a 380836i bk10: 4a 382051i bk11: 2a 382067i bk12: 0a 382094i bk13: 0a 382098i bk14: 44a 381424i bk15: 44a 381260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0692887
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382097 n_nop=380703 n_act=27 n_pre=14 n_req=858 n_rd=890 n_write=463 bw_util=0.007082
n_activity=8715 dram_eff=0.3105
bk0: 76a 380655i bk1: 86a 380589i bk2: 64a 380793i bk3: 64a 380935i bk4: 84a 380585i bk5: 86a 380417i bk6: 104a 380401i bk7: 106a 380412i bk8: 64a 380861i bk9: 64a 381048i bk10: 4a 382062i bk11: 0a 382091i bk12: 0a 382094i bk13: 0a 382097i bk14: 44a 381449i bk15: 44a 381443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0621073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11386, Miss = 224, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 11245, Miss = 221, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 11332, Miss = 222, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 11453, Miss = 221, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 11178, Miss = 222, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 11294, Miss = 229, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 11395, Miss = 220, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 11387, Miss = 228, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 11246, Miss = 220, Miss_rate = 0.020, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 11463, Miss = 226, Miss_rate = 0.020, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 11707, Miss = 220, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11483, Miss = 225, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 136569
L2_total_cache_misses = 2678
L2_total_cache_miss_rate = 0.0196
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2410
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=404553
icnt_total_pkts_simt_to_mem=207821
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.4036
	minimum = 6
	maximum = 354
Network latency average = 23.1154
	minimum = 6
	maximum = 271
Slowest packet = 100657
Flit latency average = 28.9116
	minimum = 6
	maximum = 271
Slowest flit = 280948
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0264755
	minimum = 0 (at node 0)
	maximum = 0.182752 (at node 1)
Accepted packet rate average = 0.0264755
	minimum = 0 (at node 0)
	maximum = 0.182752 (at node 1)
Injected flit rate average = 0.059358
	minimum = 0 (at node 0)
	maximum = 0.278228 (at node 1)
Accepted flit rate average= 0.059358
	minimum = 0 (at node 0)
	maximum = 0.540891 (at node 1)
Injected packet length average = 2.24199
Accepted packet length average = 2.24199
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 354 (1 samples)
Network latency average = 23.1154 (1 samples)
	minimum = 6 (1 samples)
	maximum = 271 (1 samples)
Flit latency average = 28.9116 (1 samples)
	minimum = 6 (1 samples)
	maximum = 271 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0264755 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.182752 (1 samples)
Accepted packet rate average = 0.0264755 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.182752 (1 samples)
Injected flit rate average = 0.059358 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.278228 (1 samples)
Accepted flit rate average = 0.059358 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.540891 (1 samples)
Injected packet size average = 2.24199 (1 samples)
Accepted packet size average = 2.24199 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 45 sec (345 sec)
gpgpu_simulation_rate = 17105 (inst/sec)
gpgpu_simulation_rate = 1107 (cycle/sec)
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,382097)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,382097)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,0,0) tid=(464,0,0)
GPGPU-Sim uArch: cycles simulated: 382597  inst.: 5908530 (ipc=14.1) sim_rate=17126 (inst/sec) elapsed = 0:0:05:45 / Tue Jan 29 18:35:22 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (536,382097), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 383097  inst.: 5910645 (ipc= 9.2) sim_rate=17082 (inst/sec) elapsed = 0:0:05:46 / Tue Jan 29 18:35:23 2019
GPGPU-Sim uArch: cycles simulated: 383597  inst.: 5910701 (ipc= 6.2) sim_rate=17033 (inst/sec) elapsed = 0:0:05:47 / Tue Jan 29 18:35:24 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1630,382097), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 3.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 2 
gpu_sim_cycle = 1631
gpu_sim_insn = 9243
gpu_ipc =       5.6671
gpu_tot_sim_cycle = 383728
gpu_tot_sim_insn = 5910701
gpu_tot_ipc =      15.4034
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 313535
gpu_total_sim_rate=17033

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 103405
	L1I_total_cache_misses = 580
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 78897, Miss = 69670, Miss_rate = 0.883, Pending_hits = 252, Reservation_fails = 205547
	L1D_cache_core[2]: Access = 75434, Miss = 66587, Miss_rate = 0.883, Pending_hits = 209, Reservation_fails = 199153
	L1D_cache_core[3]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 154334
	L1D_total_cache_misses = 136258
	L1D_total_cache_miss_rate = 0.8829
	L1D_total_cache_pending_hits = 461
	L1D_total_cache_reservation_fails = 404700
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 20611
	L1C_total_cache_misses = 160
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 656
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300083
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20451
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 69269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104607
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 10
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 102825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 580
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6382656
gpgpu_n_tot_w_icount = 199458
gpgpu_n_stall_shd_mem = 543774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 64
gpgpu_n_mem_read_global = 66925
gpgpu_n_mem_write_global = 69508
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 6
gpgpu_n_load_insn  = 422002
gpgpu_n_store_insn = 80003
gpgpu_n_shmem_insn = 5092
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 644243
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 656
gpgpu_stall_shd_mem[c_mem][bk_conf] = 656
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 542965
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:781098	W0_Idle:65819	W0_Scoreboard:453571	W1:56	W2:14	W3:13	W4:43	W5:16	W6:0	W7:0	W8:6067	W9:0	W10:0	W11:0	W12:0	W13:0	W14:224	W15:517	W16:420	W17:469	W18:182	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:191436
traffic_breakdown_coretomem[CONST_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 535400 {8:66925,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2828160 {40:69005,72:7,136:496,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 8512 {40:2,136:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 432 {72:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9101800 {136:66925,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 556064 {8:69508,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 512 {8:64,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 638 
averagemflatency = 204 
max_icnt2mem_latency = 82 
max_icnt2sh_latency = 383727 
mrq_lat_table:2855 	84 	131 	206 	367 	530 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	116697 	19634 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	54657 	9912 	71875 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4211 	11269 	22866 	24134 	4437 	14 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	827 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	717 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        64         0         0        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:         8        64         0         0        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64         8         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        10         0         0        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        14         0         0        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      5585     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      8723     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 19.250000 15.200000 64.000000 64.000000 42.000000 42.000000 32.000000 31.333334 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 19.000000 10.857142 64.000000 64.000000 42.000000 42.000000 32.000000 31.000000 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 19.000000 13.666667 64.000000 64.000000 42.000000 44.000000 32.000000 32.666668 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 12.666667 13.666667 64.000000 64.000000 41.000000 44.000000 31.000000 32.666668 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 24.666666 27.333334 64.000000 64.000000 42.000000 44.000000 31.333334 32.666668 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 24.666666 16.600000 64.000000 64.000000 42.000000 43.000000 31.333334 32.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5154/170 = 30.317648
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        40        32        32        42        42        54        52        33        32         2         2         0         0        20        21 
dram[1]:        40        40        32        32        42        42        54        51        32        32         2         2         0         0        20        22 
dram[2]:        40        42        32        32        42        44        54        54        32        33         2         2         0         0        20        22 
dram[3]:        40        42        32        32        41        44        52        54        33        32         2         2         0         0        20        22 
dram[4]:        38        42        32        32        42        44        52        54        32        33         2         1         0         0        22        22 
dram[5]:        38        43        32        32        42        43        52        53        32        32         2         0         0         0        22        22 
total reads: 2680
min_bank_accesses = 0!
chip skew: 451/443 = 1.02
number of total write accesses:
dram[0]:        36        36        32        32        42        42        42        42        32        30         0         0         0         0        20        20 
dram[1]:        36        36        32        32        42        42        42        42        32        30         0         0         0         0        20        22 
dram[2]:        36        40        32        32        42        44        42        44        32        30         0         0         0         0        20        22 
dram[3]:        36        40        32        32        41        44        41        44        32        30         0         0         0         0        20        22 
dram[4]:        36        40        32        32        42        44        42        44        32        30         0         1         0         0        20        22 
dram[5]:        36        40        32        32        42        43        42        43        31        30         0         0         0         0        20        22 
total reads: 2474
min_bank_accesses = 0!
chip skew: 417/406 = 1.03
average mf latency per bank:
dram[0]:       5301      5388      6173      5935      4810      5079      4353      4417      6384      5518       721       756    none      none        6340      6567
dram[1]:       5424      5507      6291      6208      5288      5707      4354      4591      5915      5859       729       737    none      none        6388      6460
dram[2]:       5331      4928      5972      6007      4874      4868      4278      4166      5702      5582       762       724    none      none        6161      6040
dram[3]:       5380      5078      6158      6273      5365      5345      4536      4293      6197      5696       762       700    none      none        6211      6419
dram[4]:       5461      5020      5955      6186      4964      5098      4402      4260      5585      6142       767       339    none      none        6103      6352
dram[5]:       6130      5073      6632      6436      5785      5668      4915      4489      6736      5973       757    none      none      none        7939      6466
maximum mf latency per bank:
dram[0]:        597       518       568       505       520       511       610       531       608       514       293       331         0         0       562       438
dram[1]:        622       592       552       598       579       564       555       606       537       608       302       293         0         0       563       573
dram[2]:        535       484       472       521       525       547       550       527       490       491       330       275         0         0       444       477
dram[3]:        523       470       525       582       534       543       559       588       552       509       330       276         0         0       423       420
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       462       497
dram[5]:        515       502       542       532       480       558       507       632       533       562       331         0         0         0       468       516
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383728 n_nop=382338 n_act=30 n_pre=16 n_req=851 n_rd=890 n_write=454 bw_util=0.007005
n_activity=8556 dram_eff=0.3142
bk0: 82a 382260i bk1: 80a 382276i bk2: 64a 382602i bk3: 64a 382528i bk4: 84a 382075i bk5: 84a 381972i bk6: 108a 381992i bk7: 104a 381933i bk8: 66a 382414i bk9: 64a 382564i bk10: 4a 383699i bk11: 4a 383691i bk12: 0a 383728i bk13: 0a 383730i bk14: 40a 383185i bk15: 42a 383032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0661276
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383728 n_nop=382342 n_act=29 n_pre=15 n_req=851 n_rd=886 n_write=456 bw_util=0.006995
n_activity=8440 dram_eff=0.318
bk0: 80a 382235i bk1: 80a 382213i bk2: 64a 382414i bk3: 64a 382479i bk4: 84a 382050i bk5: 84a 382006i bk6: 108a 382039i bk7: 102a 381821i bk8: 64a 382341i bk9: 64a 382451i bk10: 4a 383700i bk11: 4a 383697i bk12: 0a 383723i bk13: 0a 383729i bk14: 40a 383085i bk15: 44a 382929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.068069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383728 n_nop=382310 n_act=29 n_pre=15 n_req=867 n_rd=902 n_write=472 bw_util=0.007161
n_activity=8788 dram_eff=0.3127
bk0: 80a 382438i bk1: 84a 382207i bk2: 64a 382599i bk3: 64a 382392i bk4: 84a 382007i bk5: 88a 381970i bk6: 108a 382040i bk7: 108a 381882i bk8: 64a 382555i bk9: 66a 382618i bk10: 4a 383694i bk11: 4a 383703i bk12: 0a 383725i bk13: 0a 383727i bk14: 40a 383189i bk15: 44a 383015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0582913
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383728 n_nop=382318 n_act=31 n_pre=17 n_req=862 n_rd=896 n_write=466 bw_util=0.007099
n_activity=8686 dram_eff=0.3136
bk0: 80a 382188i bk1: 84a 382256i bk2: 64a 382502i bk3: 64a 382440i bk4: 82a 381974i bk5: 88a 381938i bk6: 104a 381962i bk7: 108a 381864i bk8: 66a 382464i bk9: 64a 382613i bk10: 4a 383696i bk11: 4a 383699i bk12: 0a 383721i bk13: 0a 383725i bk14: 40a 383127i bk15: 44a 382990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0663882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383728 n_nop=382323 n_act=25 n_pre=11 n_req=865 n_rd=896 n_write=473 bw_util=0.007135
n_activity=8479 dram_eff=0.3229
bk0: 76a 382375i bk1: 84a 382289i bk2: 64a 382611i bk3: 64a 382435i bk4: 84a 381940i bk5: 88a 381910i bk6: 104a 381958i bk7: 108a 381902i bk8: 64a 382489i bk9: 66a 382467i bk10: 4a 383682i bk11: 2a 383698i bk12: 0a 383725i bk13: 0a 383729i bk14: 44a 383056i bk15: 44a 382892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0689942
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383728 n_nop=382334 n_act=27 n_pre=14 n_req=858 n_rd=890 n_write=463 bw_util=0.007052
n_activity=8715 dram_eff=0.3105
bk0: 76a 382286i bk1: 86a 382220i bk2: 64a 382424i bk3: 64a 382566i bk4: 84a 382216i bk5: 86a 382048i bk6: 104a 382032i bk7: 106a 382043i bk8: 64a 382492i bk9: 64a 382679i bk10: 4a 383693i bk11: 0a 383722i bk12: 0a 383725i bk13: 0a 383728i bk14: 44a 383080i bk15: 44a 383074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0618433

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11388, Miss = 224, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 11245, Miss = 221, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 11332, Miss = 222, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 11453, Miss = 221, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 11178, Miss = 222, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 11294, Miss = 229, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 11395, Miss = 220, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 11387, Miss = 228, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 11246, Miss = 220, Miss_rate = 0.020, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 11468, Miss = 228, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 11707, Miss = 220, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11484, Miss = 225, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 136577
L2_total_cache_misses = 2680
L2_total_cache_miss_rate = 0.0196
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2410
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 37
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=404585
icnt_total_pkts_simt_to_mem=207830
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8
	minimum = 6
	maximum = 15
Network latency average = 7.75
	minimum = 6
	maximum = 11
Slowest packet = 273141
Flit latency average = 6.17073
	minimum = 6
	maximum = 8
Slowest flit = 612375
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000363331
	minimum = 0 (at node 0)
	maximum = 0.00367872 (at node 3)
Accepted packet rate average = 0.000363331
	minimum = 0 (at node 0)
	maximum = 0.00367872 (at node 3)
Injected flit rate average = 0.000931035
	minimum = 0 (at node 0)
	maximum = 0.0128755 (at node 24)
Accepted flit rate average= 0.000931035
	minimum = 0 (at node 0)
	maximum = 0.0147149 (at node 3)
Injected packet length average = 2.5625
Accepted packet length average = 2.5625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7018 (2 samples)
	minimum = 6 (2 samples)
	maximum = 184.5 (2 samples)
Network latency average = 15.4327 (2 samples)
	minimum = 6 (2 samples)
	maximum = 141 (2 samples)
Flit latency average = 17.5412 (2 samples)
	minimum = 6 (2 samples)
	maximum = 139.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0134194 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0932154 (2 samples)
Accepted packet rate average = 0.0134194 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0932154 (2 samples)
Injected flit rate average = 0.0301445 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.145552 (2 samples)
Accepted flit rate average = 0.0301445 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.277803 (2 samples)
Injected packet size average = 2.24633 (2 samples)
Accepted packet size average = 2.24633 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 47 sec (347 sec)
gpgpu_simulation_rate = 17033 (inst/sec)
gpgpu_simulation_rate = 1105 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,383728)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,383728)
GPGPU-Sim uArch: cycles simulated: 384228  inst.: 5914797 (ipc= 8.2) sim_rate=16996 (inst/sec) elapsed = 0:0:05:48 / Tue Jan 29 18:35:25 2019
GPGPU-Sim uArch: cycles simulated: 384728  inst.: 5930095 (ipc=19.4) sim_rate=16991 (inst/sec) elapsed = 0:0:05:49 / Tue Jan 29 18:35:26 2019
GPGPU-Sim uArch: cycles simulated: 385728  inst.: 5936871 (ipc=13.1) sim_rate=16962 (inst/sec) elapsed = 0:0:05:50 / Tue Jan 29 18:35:27 2019
GPGPU-Sim uArch: cycles simulated: 386228  inst.: 5937575 (ipc=10.7) sim_rate=16916 (inst/sec) elapsed = 0:0:05:51 / Tue Jan 29 18:35:28 2019
GPGPU-Sim uArch: cycles simulated: 386728  inst.: 5938343 (ipc= 9.2) sim_rate=16870 (inst/sec) elapsed = 0:0:05:52 / Tue Jan 29 18:35:29 2019
GPGPU-Sim uArch: cycles simulated: 387728  inst.: 5943291 (ipc= 8.1) sim_rate=16836 (inst/sec) elapsed = 0:0:05:53 / Tue Jan 29 18:35:30 2019
GPGPU-Sim uArch: cycles simulated: 388228  inst.: 5945710 (ipc= 7.8) sim_rate=16795 (inst/sec) elapsed = 0:0:05:54 / Tue Jan 29 18:35:31 2019
GPGPU-Sim uArch: cycles simulated: 388728  inst.: 5946026 (ipc= 7.1) sim_rate=16749 (inst/sec) elapsed = 0:0:05:55 / Tue Jan 29 18:35:32 2019
GPGPU-Sim uArch: cycles simulated: 389728  inst.: 5946610 (ipc= 6.0) sim_rate=16703 (inst/sec) elapsed = 0:0:05:56 / Tue Jan 29 18:35:33 2019
GPGPU-Sim uArch: cycles simulated: 390228  inst.: 5948802 (ipc= 5.9) sim_rate=16663 (inst/sec) elapsed = 0:0:05:57 / Tue Jan 29 18:35:34 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6778,383728), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 391228  inst.: 5948944 (ipc= 5.1) sim_rate=16617 (inst/sec) elapsed = 0:0:05:58 / Tue Jan 29 18:35:35 2019
GPGPU-Sim uArch: cycles simulated: 391728  inst.: 5948972 (ipc= 4.8) sim_rate=16570 (inst/sec) elapsed = 0:0:05:59 / Tue Jan 29 18:35:36 2019
GPGPU-Sim uArch: cycles simulated: 392728  inst.: 5949042 (ipc= 4.3) sim_rate=16525 (inst/sec) elapsed = 0:0:06:00 / Tue Jan 29 18:35:37 2019
GPGPU-Sim uArch: cycles simulated: 393728  inst.: 5949112 (ipc= 3.8) sim_rate=16479 (inst/sec) elapsed = 0:0:06:01 / Tue Jan 29 18:35:38 2019
GPGPU-Sim uArch: cycles simulated: 394228  inst.: 5949153 (ipc= 3.7) sim_rate=16434 (inst/sec) elapsed = 0:0:06:02 / Tue Jan 29 18:35:39 2019
GPGPU-Sim uArch: cycles simulated: 395228  inst.: 5949210 (ipc= 3.3) sim_rate=16389 (inst/sec) elapsed = 0:0:06:03 / Tue Jan 29 18:35:40 2019
GPGPU-Sim uArch: cycles simulated: 396228  inst.: 5949280 (ipc= 3.1) sim_rate=16344 (inst/sec) elapsed = 0:0:06:04 / Tue Jan 29 18:35:41 2019
GPGPU-Sim uArch: cycles simulated: 396728  inst.: 5949322 (ipc= 3.0) sim_rate=16299 (inst/sec) elapsed = 0:0:06:05 / Tue Jan 29 18:35:42 2019
GPGPU-Sim uArch: cycles simulated: 397728  inst.: 5949392 (ipc= 2.8) sim_rate=16255 (inst/sec) elapsed = 0:0:06:06 / Tue Jan 29 18:35:43 2019
GPGPU-Sim uArch: cycles simulated: 398728  inst.: 5949451 (ipc= 2.6) sim_rate=16211 (inst/sec) elapsed = 0:0:06:07 / Tue Jan 29 18:35:44 2019
GPGPU-Sim uArch: cycles simulated: 399228  inst.: 5949490 (ipc= 2.5) sim_rate=16167 (inst/sec) elapsed = 0:0:06:08 / Tue Jan 29 18:35:45 2019
GPGPU-Sim uArch: cycles simulated: 400228  inst.: 5949560 (ipc= 2.4) sim_rate=16123 (inst/sec) elapsed = 0:0:06:09 / Tue Jan 29 18:35:46 2019
GPGPU-Sim uArch: cycles simulated: 401228  inst.: 5949628 (ipc= 2.2) sim_rate=16080 (inst/sec) elapsed = 0:0:06:10 / Tue Jan 29 18:35:47 2019
GPGPU-Sim uArch: cycles simulated: 401728  inst.: 5949658 (ipc= 2.2) sim_rate=16036 (inst/sec) elapsed = 0:0:06:11 / Tue Jan 29 18:35:48 2019
GPGPU-Sim uArch: cycles simulated: 402728  inst.: 5949728 (ipc= 2.1) sim_rate=15993 (inst/sec) elapsed = 0:0:06:12 / Tue Jan 29 18:35:49 2019
GPGPU-Sim uArch: cycles simulated: 403728  inst.: 5949798 (ipc= 2.0) sim_rate=15951 (inst/sec) elapsed = 0:0:06:13 / Tue Jan 29 18:35:50 2019
GPGPU-Sim uArch: cycles simulated: 404228  inst.: 5949840 (ipc= 1.9) sim_rate=15908 (inst/sec) elapsed = 0:0:06:14 / Tue Jan 29 18:35:51 2019
GPGPU-Sim uArch: cycles simulated: 405228  inst.: 5949897 (ipc= 1.8) sim_rate=15866 (inst/sec) elapsed = 0:0:06:15 / Tue Jan 29 18:35:52 2019
GPGPU-Sim uArch: cycles simulated: 406228  inst.: 5949969 (ipc= 1.7) sim_rate=15824 (inst/sec) elapsed = 0:0:06:16 / Tue Jan 29 18:35:53 2019
GPGPU-Sim uArch: cycles simulated: 406728  inst.: 5950008 (ipc= 1.7) sim_rate=15782 (inst/sec) elapsed = 0:0:06:17 / Tue Jan 29 18:35:54 2019
GPGPU-Sim uArch: cycles simulated: 407728  inst.: 5950070 (ipc= 1.6) sim_rate=15740 (inst/sec) elapsed = 0:0:06:18 / Tue Jan 29 18:35:55 2019
GPGPU-Sim uArch: cycles simulated: 408228  inst.: 5950106 (ipc= 1.6) sim_rate=15699 (inst/sec) elapsed = 0:0:06:19 / Tue Jan 29 18:35:56 2019
GPGPU-Sim uArch: cycles simulated: 409228  inst.: 5950176 (ipc= 1.5) sim_rate=15658 (inst/sec) elapsed = 0:0:06:20 / Tue Jan 29 18:35:57 2019
GPGPU-Sim uArch: cycles simulated: 410228  inst.: 5950246 (ipc= 1.5) sim_rate=15617 (inst/sec) elapsed = 0:0:06:21 / Tue Jan 29 18:35:58 2019
GPGPU-Sim uArch: cycles simulated: 410728  inst.: 5950288 (ipc= 1.5) sim_rate=15576 (inst/sec) elapsed = 0:0:06:22 / Tue Jan 29 18:35:59 2019
GPGPU-Sim uArch: cycles simulated: 411728  inst.: 5950344 (ipc= 1.4) sim_rate=15536 (inst/sec) elapsed = 0:0:06:23 / Tue Jan 29 18:36:00 2019
GPGPU-Sim uArch: cycles simulated: 412228  inst.: 5950386 (ipc= 1.4) sim_rate=15495 (inst/sec) elapsed = 0:0:06:24 / Tue Jan 29 18:36:01 2019
GPGPU-Sim uArch: cycles simulated: 413228  inst.: 5950456 (ipc= 1.3) sim_rate=15455 (inst/sec) elapsed = 0:0:06:25 / Tue Jan 29 18:36:02 2019
GPGPU-Sim uArch: cycles simulated: 413728  inst.: 5950486 (ipc= 1.3) sim_rate=15415 (inst/sec) elapsed = 0:0:06:26 / Tue Jan 29 18:36:03 2019
GPGPU-Sim uArch: cycles simulated: 414728  inst.: 5950554 (ipc= 1.3) sim_rate=15376 (inst/sec) elapsed = 0:0:06:27 / Tue Jan 29 18:36:04 2019
GPGPU-Sim uArch: cycles simulated: 415228  inst.: 5950587 (ipc= 1.3) sim_rate=15336 (inst/sec) elapsed = 0:0:06:28 / Tue Jan 29 18:36:05 2019
GPGPU-Sim uArch: cycles simulated: 416228  inst.: 5950662 (ipc= 1.2) sim_rate=15297 (inst/sec) elapsed = 0:0:06:29 / Tue Jan 29 18:36:06 2019
GPGPU-Sim uArch: cycles simulated: 416728  inst.: 5950694 (ipc= 1.2) sim_rate=15258 (inst/sec) elapsed = 0:0:06:30 / Tue Jan 29 18:36:07 2019
GPGPU-Sim uArch: cycles simulated: 417728  inst.: 5950763 (ipc= 1.2) sim_rate=15219 (inst/sec) elapsed = 0:0:06:31 / Tue Jan 29 18:36:08 2019
GPGPU-Sim uArch: cycles simulated: 418728  inst.: 5950834 (ipc= 1.1) sim_rate=15180 (inst/sec) elapsed = 0:0:06:32 / Tue Jan 29 18:36:09 2019
GPGPU-Sim uArch: cycles simulated: 419728  inst.: 5950904 (ipc= 1.1) sim_rate=15142 (inst/sec) elapsed = 0:0:06:33 / Tue Jan 29 18:36:10 2019
GPGPU-Sim uArch: cycles simulated: 420228  inst.: 5950932 (ipc= 1.1) sim_rate=15103 (inst/sec) elapsed = 0:0:06:34 / Tue Jan 29 18:36:11 2019
GPGPU-Sim uArch: cycles simulated: 421228  inst.: 5951002 (ipc= 1.1) sim_rate=15065 (inst/sec) elapsed = 0:0:06:35 / Tue Jan 29 18:36:12 2019
GPGPU-Sim uArch: cycles simulated: 421728  inst.: 5951031 (ipc= 1.1) sim_rate=15027 (inst/sec) elapsed = 0:0:06:36 / Tue Jan 29 18:36:13 2019
GPGPU-Sim uArch: cycles simulated: 422728  inst.: 5951105 (ipc= 1.0) sim_rate=14990 (inst/sec) elapsed = 0:0:06:37 / Tue Jan 29 18:36:14 2019
GPGPU-Sim uArch: cycles simulated: 423728  inst.: 5951176 (ipc= 1.0) sim_rate=14952 (inst/sec) elapsed = 0:0:06:38 / Tue Jan 29 18:36:15 2019
GPGPU-Sim uArch: cycles simulated: 424728  inst.: 5951240 (ipc= 1.0) sim_rate=14915 (inst/sec) elapsed = 0:0:06:39 / Tue Jan 29 18:36:16 2019
GPGPU-Sim uArch: cycles simulated: 425228  inst.: 5951280 (ipc= 1.0) sim_rate=14878 (inst/sec) elapsed = 0:0:06:40 / Tue Jan 29 18:36:17 2019
GPGPU-Sim uArch: cycles simulated: 426228  inst.: 5951352 (ipc= 1.0) sim_rate=14841 (inst/sec) elapsed = 0:0:06:41 / Tue Jan 29 18:36:18 2019
GPGPU-Sim uArch: cycles simulated: 426728  inst.: 5951380 (ipc= 0.9) sim_rate=14804 (inst/sec) elapsed = 0:0:06:42 / Tue Jan 29 18:36:19 2019
GPGPU-Sim uArch: cycles simulated: 427728  inst.: 5951450 (ipc= 0.9) sim_rate=14767 (inst/sec) elapsed = 0:0:06:43 / Tue Jan 29 18:36:20 2019
GPGPU-Sim uArch: cycles simulated: 428728  inst.: 5951520 (ipc= 0.9) sim_rate=14731 (inst/sec) elapsed = 0:0:06:44 / Tue Jan 29 18:36:21 2019
GPGPU-Sim uArch: cycles simulated: 429228  inst.: 5951549 (ipc= 0.9) sim_rate=14695 (inst/sec) elapsed = 0:0:06:45 / Tue Jan 29 18:36:22 2019
GPGPU-Sim uArch: cycles simulated: 430228  inst.: 5951620 (ipc= 0.9) sim_rate=14659 (inst/sec) elapsed = 0:0:06:46 / Tue Jan 29 18:36:23 2019
GPGPU-Sim uArch: cycles simulated: 431228  inst.: 5951688 (ipc= 0.9) sim_rate=14623 (inst/sec) elapsed = 0:0:06:47 / Tue Jan 29 18:36:24 2019
GPGPU-Sim uArch: cycles simulated: 431728  inst.: 5951722 (ipc= 0.9) sim_rate=14587 (inst/sec) elapsed = 0:0:06:48 / Tue Jan 29 18:36:25 2019
GPGPU-Sim uArch: cycles simulated: 432728  inst.: 5951798 (ipc= 0.8) sim_rate=14552 (inst/sec) elapsed = 0:0:06:49 / Tue Jan 29 18:36:26 2019
GPGPU-Sim uArch: cycles simulated: 433228  inst.: 5951828 (ipc= 0.8) sim_rate=14516 (inst/sec) elapsed = 0:0:06:50 / Tue Jan 29 18:36:27 2019
GPGPU-Sim uArch: cycles simulated: 434228  inst.: 5951898 (ipc= 0.8) sim_rate=14481 (inst/sec) elapsed = 0:0:06:51 / Tue Jan 29 18:36:28 2019
GPGPU-Sim uArch: cycles simulated: 435228  inst.: 5951968 (ipc= 0.8) sim_rate=14446 (inst/sec) elapsed = 0:0:06:52 / Tue Jan 29 18:36:29 2019
GPGPU-Sim uArch: cycles simulated: 436228  inst.: 5952038 (ipc= 0.8) sim_rate=14411 (inst/sec) elapsed = 0:0:06:53 / Tue Jan 29 18:36:30 2019
GPGPU-Sim uArch: cycles simulated: 436728  inst.: 5952066 (ipc= 0.8) sim_rate=14376 (inst/sec) elapsed = 0:0:06:54 / Tue Jan 29 18:36:31 2019
GPGPU-Sim uArch: cycles simulated: 437728  inst.: 5952136 (ipc= 0.8) sim_rate=14342 (inst/sec) elapsed = 0:0:06:55 / Tue Jan 29 18:36:32 2019
GPGPU-Sim uArch: cycles simulated: 438228  inst.: 5952167 (ipc= 0.8) sim_rate=14308 (inst/sec) elapsed = 0:0:06:56 / Tue Jan 29 18:36:33 2019
GPGPU-Sim uArch: cycles simulated: 439228  inst.: 5952240 (ipc= 0.7) sim_rate=14273 (inst/sec) elapsed = 0:0:06:57 / Tue Jan 29 18:36:34 2019
GPGPU-Sim uArch: cycles simulated: 440228  inst.: 5952304 (ipc= 0.7) sim_rate=14239 (inst/sec) elapsed = 0:0:06:58 / Tue Jan 29 18:36:35 2019
GPGPU-Sim uArch: cycles simulated: 441228  inst.: 5952374 (ipc= 0.7) sim_rate=14206 (inst/sec) elapsed = 0:0:06:59 / Tue Jan 29 18:36:36 2019
GPGPU-Sim uArch: cycles simulated: 441728  inst.: 5952416 (ipc= 0.7) sim_rate=14172 (inst/sec) elapsed = 0:0:07:00 / Tue Jan 29 18:36:37 2019
GPGPU-Sim uArch: cycles simulated: 442728  inst.: 5952486 (ipc= 0.7) sim_rate=14138 (inst/sec) elapsed = 0:0:07:01 / Tue Jan 29 18:36:38 2019
GPGPU-Sim uArch: cycles simulated: 443728  inst.: 5952542 (ipc= 0.7) sim_rate=14105 (inst/sec) elapsed = 0:0:07:02 / Tue Jan 29 18:36:39 2019
GPGPU-Sim uArch: cycles simulated: 444228  inst.: 5952584 (ipc= 0.7) sim_rate=14072 (inst/sec) elapsed = 0:0:07:03 / Tue Jan 29 18:36:40 2019
GPGPU-Sim uArch: cycles simulated: 445228  inst.: 5952654 (ipc= 0.7) sim_rate=14039 (inst/sec) elapsed = 0:0:07:04 / Tue Jan 29 18:36:41 2019
GPGPU-Sim uArch: cycles simulated: 446228  inst.: 5952724 (ipc= 0.7) sim_rate=14006 (inst/sec) elapsed = 0:0:07:05 / Tue Jan 29 18:36:42 2019
GPGPU-Sim uArch: cycles simulated: 446728  inst.: 5952752 (ipc= 0.7) sim_rate=13973 (inst/sec) elapsed = 0:0:07:06 / Tue Jan 29 18:36:43 2019
GPGPU-Sim uArch: cycles simulated: 447728  inst.: 5952822 (ipc= 0.7) sim_rate=13941 (inst/sec) elapsed = 0:0:07:07 / Tue Jan 29 18:36:44 2019
GPGPU-Sim uArch: cycles simulated: 448728  inst.: 5952892 (ipc= 0.6) sim_rate=13908 (inst/sec) elapsed = 0:0:07:08 / Tue Jan 29 18:36:45 2019
GPGPU-Sim uArch: cycles simulated: 449228  inst.: 5952934 (ipc= 0.6) sim_rate=13876 (inst/sec) elapsed = 0:0:07:09 / Tue Jan 29 18:36:46 2019
GPGPU-Sim uArch: cycles simulated: 450228  inst.: 5952990 (ipc= 0.6) sim_rate=13844 (inst/sec) elapsed = 0:0:07:10 / Tue Jan 29 18:36:47 2019
GPGPU-Sim uArch: cycles simulated: 451228  inst.: 5953060 (ipc= 0.6) sim_rate=13812 (inst/sec) elapsed = 0:0:07:11 / Tue Jan 29 18:36:48 2019
GPGPU-Sim uArch: cycles simulated: 451728  inst.: 5953102 (ipc= 0.6) sim_rate=13780 (inst/sec) elapsed = 0:0:07:12 / Tue Jan 29 18:36:49 2019
GPGPU-Sim uArch: cycles simulated: 452728  inst.: 5953172 (ipc= 0.6) sim_rate=13748 (inst/sec) elapsed = 0:0:07:13 / Tue Jan 29 18:36:50 2019
GPGPU-Sim uArch: cycles simulated: 453728  inst.: 5953229 (ipc= 0.6) sim_rate=13717 (inst/sec) elapsed = 0:0:07:14 / Tue Jan 29 18:36:51 2019
GPGPU-Sim uArch: cycles simulated: 454228  inst.: 5953270 (ipc= 0.6) sim_rate=13685 (inst/sec) elapsed = 0:0:07:15 / Tue Jan 29 18:36:52 2019
GPGPU-Sim uArch: cycles simulated: 455228  inst.: 5953340 (ipc= 0.6) sim_rate=13654 (inst/sec) elapsed = 0:0:07:16 / Tue Jan 29 18:36:53 2019
GPGPU-Sim uArch: cycles simulated: 456228  inst.: 5953409 (ipc= 0.6) sim_rate=13623 (inst/sec) elapsed = 0:0:07:17 / Tue Jan 29 18:36:54 2019
GPGPU-Sim uArch: cycles simulated: 456728  inst.: 5953438 (ipc= 0.6) sim_rate=13592 (inst/sec) elapsed = 0:0:07:18 / Tue Jan 29 18:36:55 2019
GPGPU-Sim uArch: cycles simulated: 457728  inst.: 5953508 (ipc= 0.6) sim_rate=13561 (inst/sec) elapsed = 0:0:07:19 / Tue Jan 29 18:36:56 2019
GPGPU-Sim uArch: cycles simulated: 458728  inst.: 5953578 (ipc= 0.6) sim_rate=13530 (inst/sec) elapsed = 0:0:07:20 / Tue Jan 29 18:36:57 2019
GPGPU-Sim uArch: cycles simulated: 459228  inst.: 5953620 (ipc= 0.6) sim_rate=13500 (inst/sec) elapsed = 0:0:07:21 / Tue Jan 29 18:36:58 2019
GPGPU-Sim uArch: cycles simulated: 460228  inst.: 5953676 (ipc= 0.6) sim_rate=13469 (inst/sec) elapsed = 0:0:07:22 / Tue Jan 29 18:36:59 2019
GPGPU-Sim uArch: cycles simulated: 461228  inst.: 5953747 (ipc= 0.6) sim_rate=13439 (inst/sec) elapsed = 0:0:07:23 / Tue Jan 29 18:37:00 2019
GPGPU-Sim uArch: cycles simulated: 461728  inst.: 5953788 (ipc= 0.6) sim_rate=13409 (inst/sec) elapsed = 0:0:07:24 / Tue Jan 29 18:37:01 2019
GPGPU-Sim uArch: cycles simulated: 462728  inst.: 5953857 (ipc= 0.5) sim_rate=13379 (inst/sec) elapsed = 0:0:07:25 / Tue Jan 29 18:37:02 2019
GPGPU-Sim uArch: cycles simulated: 463228  inst.: 5953886 (ipc= 0.5) sim_rate=13349 (inst/sec) elapsed = 0:0:07:26 / Tue Jan 29 18:37:03 2019
GPGPU-Sim uArch: cycles simulated: 464228  inst.: 5953956 (ipc= 0.5) sim_rate=13319 (inst/sec) elapsed = 0:0:07:27 / Tue Jan 29 18:37:04 2019
GPGPU-Sim uArch: cycles simulated: 465228  inst.: 5954026 (ipc= 0.5) sim_rate=13290 (inst/sec) elapsed = 0:0:07:28 / Tue Jan 29 18:37:05 2019
GPGPU-Sim uArch: cycles simulated: 466228  inst.: 5954096 (ipc= 0.5) sim_rate=13260 (inst/sec) elapsed = 0:0:07:29 / Tue Jan 29 18:37:06 2019
GPGPU-Sim uArch: cycles simulated: 469728  inst.: 5954334 (ipc= 0.5) sim_rate=13231 (inst/sec) elapsed = 0:0:07:30 / Tue Jan 29 18:37:07 2019
GPGPU-Sim uArch: cycles simulated: 473728  inst.: 5954614 (ipc= 0.5) sim_rate=13203 (inst/sec) elapsed = 0:0:07:31 / Tue Jan 29 18:37:08 2019
GPGPU-Sim uArch: cycles simulated: 477728  inst.: 5954882 (ipc= 0.5) sim_rate=13174 (inst/sec) elapsed = 0:0:07:32 / Tue Jan 29 18:37:09 2019
GPGPU-Sim uArch: cycles simulated: 481728  inst.: 5955160 (ipc= 0.5) sim_rate=13146 (inst/sec) elapsed = 0:0:07:33 / Tue Jan 29 18:37:10 2019
GPGPU-Sim uArch: cycles simulated: 485228  inst.: 5955399 (ipc= 0.4) sim_rate=13117 (inst/sec) elapsed = 0:0:07:34 / Tue Jan 29 18:37:11 2019
GPGPU-Sim uArch: cycles simulated: 489228  inst.: 5955677 (ipc= 0.4) sim_rate=13089 (inst/sec) elapsed = 0:0:07:35 / Tue Jan 29 18:37:12 2019
GPGPU-Sim uArch: cycles simulated: 492728  inst.: 5955916 (ipc= 0.4) sim_rate=13061 (inst/sec) elapsed = 0:0:07:36 / Tue Jan 29 18:37:13 2019
GPGPU-Sim uArch: cycles simulated: 496728  inst.: 5956194 (ipc= 0.4) sim_rate=13033 (inst/sec) elapsed = 0:0:07:37 / Tue Jan 29 18:37:14 2019
GPGPU-Sim uArch: cycles simulated: 500728  inst.: 5956463 (ipc= 0.4) sim_rate=13005 (inst/sec) elapsed = 0:0:07:38 / Tue Jan 29 18:37:15 2019
GPGPU-Sim uArch: cycles simulated: 504728  inst.: 5956742 (ipc= 0.4) sim_rate=12977 (inst/sec) elapsed = 0:0:07:39 / Tue Jan 29 18:37:16 2019
GPGPU-Sim uArch: cycles simulated: 508728  inst.: 5957009 (ipc= 0.4) sim_rate=12950 (inst/sec) elapsed = 0:0:07:40 / Tue Jan 29 18:37:17 2019
GPGPU-Sim uArch: cycles simulated: 512728  inst.: 5957288 (ipc= 0.4) sim_rate=12922 (inst/sec) elapsed = 0:0:07:41 / Tue Jan 29 18:37:18 2019
GPGPU-Sim uArch: cycles simulated: 516728  inst.: 5957568 (ipc= 0.4) sim_rate=12895 (inst/sec) elapsed = 0:0:07:42 / Tue Jan 29 18:37:19 2019
GPGPU-Sim uArch: cycles simulated: 520228  inst.: 5957806 (ipc= 0.3) sim_rate=12867 (inst/sec) elapsed = 0:0:07:43 / Tue Jan 29 18:37:20 2019
GPGPU-Sim uArch: cycles simulated: 524228  inst.: 5958086 (ipc= 0.3) sim_rate=12840 (inst/sec) elapsed = 0:0:07:44 / Tue Jan 29 18:37:21 2019
GPGPU-Sim uArch: cycles simulated: 528228  inst.: 5958352 (ipc= 0.3) sim_rate=12813 (inst/sec) elapsed = 0:0:07:45 / Tue Jan 29 18:37:22 2019
GPGPU-Sim uArch: cycles simulated: 531728  inst.: 5958590 (ipc= 0.3) sim_rate=12786 (inst/sec) elapsed = 0:0:07:46 / Tue Jan 29 18:37:23 2019
GPGPU-Sim uArch: cycles simulated: 535728  inst.: 5958870 (ipc= 0.3) sim_rate=12759 (inst/sec) elapsed = 0:0:07:47 / Tue Jan 29 18:37:24 2019
GPGPU-Sim uArch: cycles simulated: 539728  inst.: 5959150 (ipc= 0.3) sim_rate=12733 (inst/sec) elapsed = 0:0:07:48 / Tue Jan 29 18:37:25 2019
GPGPU-Sim uArch: cycles simulated: 543228  inst.: 5959388 (ipc= 0.3) sim_rate=12706 (inst/sec) elapsed = 0:0:07:49 / Tue Jan 29 18:37:26 2019
GPGPU-Sim uArch: cycles simulated: 547228  inst.: 5959668 (ipc= 0.3) sim_rate=12680 (inst/sec) elapsed = 0:0:07:50 / Tue Jan 29 18:37:27 2019
GPGPU-Sim uArch: cycles simulated: 551228  inst.: 5959934 (ipc= 0.3) sim_rate=12653 (inst/sec) elapsed = 0:0:07:51 / Tue Jan 29 18:37:28 2019
GPGPU-Sim uArch: cycles simulated: 554728  inst.: 5960172 (ipc= 0.3) sim_rate=12627 (inst/sec) elapsed = 0:0:07:52 / Tue Jan 29 18:37:29 2019
GPGPU-Sim uArch: cycles simulated: 558728  inst.: 5960452 (ipc= 0.3) sim_rate=12601 (inst/sec) elapsed = 0:0:07:53 / Tue Jan 29 18:37:30 2019
GPGPU-Sim uArch: cycles simulated: 562228  inst.: 5960690 (ipc= 0.3) sim_rate=12575 (inst/sec) elapsed = 0:0:07:54 / Tue Jan 29 18:37:31 2019
GPGPU-Sim uArch: cycles simulated: 565728  inst.: 5960933 (ipc= 0.3) sim_rate=12549 (inst/sec) elapsed = 0:0:07:55 / Tue Jan 29 18:37:32 2019
GPGPU-Sim uArch: cycles simulated: 569228  inst.: 5961180 (ipc= 0.3) sim_rate=12523 (inst/sec) elapsed = 0:0:07:56 / Tue Jan 29 18:37:33 2019
GPGPU-Sim uArch: cycles simulated: 573228  inst.: 5961449 (ipc= 0.3) sim_rate=12497 (inst/sec) elapsed = 0:0:07:57 / Tue Jan 29 18:37:34 2019
GPGPU-Sim uArch: cycles simulated: 576728  inst.: 5961697 (ipc= 0.3) sim_rate=12472 (inst/sec) elapsed = 0:0:07:58 / Tue Jan 29 18:37:35 2019
GPGPU-Sim uArch: cycles simulated: 580728  inst.: 5961964 (ipc= 0.3) sim_rate=12446 (inst/sec) elapsed = 0:0:07:59 / Tue Jan 29 18:37:36 2019
GPGPU-Sim uArch: cycles simulated: 583728  inst.: 5962170 (ipc= 0.3) sim_rate=12421 (inst/sec) elapsed = 0:0:08:00 / Tue Jan 29 18:37:37 2019
GPGPU-Sim uArch: cycles simulated: 587728  inst.: 5962440 (ipc= 0.3) sim_rate=12395 (inst/sec) elapsed = 0:0:08:01 / Tue Jan 29 18:37:38 2019
GPGPU-Sim uArch: cycles simulated: 591228  inst.: 5962687 (ipc= 0.3) sim_rate=12370 (inst/sec) elapsed = 0:0:08:02 / Tue Jan 29 18:37:39 2019
GPGPU-Sim uArch: cycles simulated: 594728  inst.: 5969409 (ipc= 0.3) sim_rate=12359 (inst/sec) elapsed = 0:0:08:03 / Tue Jan 29 18:37:40 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (211128,383728), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 5.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 3 
gpu_sim_cycle = 211129
gpu_sim_insn = 58708
gpu_ipc =       0.2781
gpu_tot_sim_cycle = 594857
gpu_tot_sim_insn = 5969409
gpu_tot_ipc =      10.0350
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 313861
gpu_total_sim_rate=12359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 112374
	L1I_total_cache_misses = 713
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 78897, Miss = 69670, Miss_rate = 0.883, Pending_hits = 252, Reservation_fails = 205547
	L1D_cache_core[2]: Access = 75434, Miss = 66587, Miss_rate = 0.883, Pending_hits = 209, Reservation_fails = 199153
	L1D_cache_core[3]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 157529
	L1D_total_cache_misses = 137514
	L1D_total_cache_miss_rate = 0.8729
	L1D_total_cache_pending_hits = 461
	L1D_total_cache_reservation_fails = 404806
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 21836
	L1C_total_cache_misses = 224
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 874
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300083
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21612
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 224
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 69395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104713
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 10
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111661
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 713
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6877376
gpgpu_n_tot_w_icount = 214918
gpgpu_n_stall_shd_mem = 544191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 64
gpgpu_n_mem_read_global = 68055
gpgpu_n_mem_write_global = 70636
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 425006
gpgpu_n_store_insn = 83005
gpgpu_n_shmem_insn = 7096
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 652388
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 874
gpgpu_stall_shd_mem[c_mem][bk_conf] = 874
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 543164
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:787552	W0_Idle:286543	W0_Scoreboard:646775	W1:14075	W2:14	W3:13	W4:43	W5:16	W6:0	W7:0	W8:6083	W9:0	W10:0	W11:0	W12:0	W13:0	W14:224	W15:517	W16:420	W17:469	W18:182	W19:0	W20:0	W21:0	W22:0	W23:0	W24:1	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:192860
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 544440 {8:68055,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2885248 {40:70007,72:9,136:620,}
traffic_breakdown_coretomem[INST_ACC_R] = 688 {8:86,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 8512 {40:2,136:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9255480 {136:68055,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 565088 {8:70636,}
traffic_breakdown_memtocore[INST_ACC_R] = 11696 {136:86,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 512 {8:64,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 638 
averagemflatency = 203 
max_icnt2mem_latency = 82 
max_icnt2sh_latency = 594856 
mrq_lat_table:3021 	84 	161 	232 	395 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118887 	19704 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	56793 	10000 	71898 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5258 	11304 	22884 	24166 	4437 	14 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	364 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1134 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        64         0         0        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:         8        64         0         0        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64         0         0        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        14         0         0        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      5585     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      8723     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 19.250000 15.200000 64.000000 64.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 19.000000 11.142858 64.000000 64.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 19.000000 12.000000 64.000000 64.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 12.666667 12.000000 64.000000 64.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 24.666666 27.333334 64.000000 64.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 24.666666 16.600000 64.000000 64.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5411/172 = 31.459303
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        40        32        32        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        40        42        32        32        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        40        44        32        32        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        40        44        32        32        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        38        42        32        32        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        38        43        32        32        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2812
min_bank_accesses = 0!
chip skew: 473/466 = 1.02
number of total write accesses:
dram[0]:        36        36        32        32        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        36        36        32        32        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        36        40        32        32        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        36        40        32        32        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        36        40        32        32        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        36        40        32        32        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2599
min_bank_accesses = 0!
chip skew: 439/427 = 1.03
average mf latency per bank:
dram[0]:       5305      5388      6173      5935      4810      5079      3834      3800      6384      5523       721       756    none      none        6340      6567
dram[1]:       5424      5366      6291      6208      5288      5707      3801      4000      5915      5859       729       737    none      none        6388      6460
dram[2]:       5331      4811      5972      6007      4874      4868      3735      3737      5702      5582       762       724    none      none        6161      6040
dram[3]:       5380      4957      6158      6273      5365      5345      3934      3845      6197      5696       762       700    none      none        6211      6419
dram[4]:       5461      5020      5955      6186      4964      5098      3786      3815      5585      6142       767       482    none      none        6103      6352
dram[5]:       6130      5073      6632      6436      5785      5668      4196      4000      6736      5973       757    none      none      none        7939      6466
maximum mf latency per bank:
dram[0]:        597       518       568       505       520       511       610       531       608       514       293       331         0         0       562       438
dram[1]:        622       592       552       598       579       564       555       606       537       608       302       293         0         0       563       573
dram[2]:        535       484       472       521       525       547       550       527       490       491       330       275         0         0       444       477
dram[3]:        523       470       525       582       534       543       559       588       552       509       330       276         0         0       423       420
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       462       497
dram[5]:        515       502       542       532       480       558       507       632       533       562       331         0         0         0       468       516
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594857 n_nop=593391 n_act=30 n_pre=16 n_req=894 n_rd=934 n_write=486 bw_util=0.004774
n_activity=9150 dram_eff=0.3104
bk0: 82a 593389i bk1: 80a 593405i bk2: 64a 593731i bk3: 64a 593657i bk4: 84a 593204i bk5: 84a 593101i bk6: 128a 592945i bk7: 128a 592831i bk8: 66a 593543i bk9: 64a 593693i bk10: 4a 594828i bk11: 4a 594820i bk12: 0a 594857i bk13: 0a 594859i bk14: 40a 594314i bk15: 42a 594161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.043007
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594857 n_nop=593394 n_act=29 n_pre=15 n_req=895 n_rd=932 n_write=487 bw_util=0.004771
n_activity=9018 dram_eff=0.3147
bk0: 80a 593364i bk1: 84a 593334i bk2: 64a 593543i bk3: 64a 593608i bk4: 84a 593179i bk5: 84a 593135i bk6: 128a 592955i bk7: 124a 592721i bk8: 64a 593470i bk9: 64a 593580i bk10: 4a 594829i bk11: 4a 594826i bk12: 0a 594852i bk13: 0a 594858i bk14: 40a 594214i bk15: 44a 594058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.044335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594857 n_nop=593363 n_act=30 n_pre=16 n_req=909 n_rd=946 n_write=502 bw_util=0.004868
n_activity=9405 dram_eff=0.3079
bk0: 80a 593568i bk1: 88a 593304i bk2: 64a 593727i bk3: 64a 593520i bk4: 84a 593135i bk5: 88a 593098i bk6: 128a 592967i bk7: 128a 592816i bk8: 64a 593683i bk9: 66a 593747i bk10: 4a 594823i bk11: 4a 594833i bk12: 0a 594855i bk13: 0a 594857i bk14: 40a 594319i bk15: 44a 594145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0379974
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000af00, atomic=0 1 entries : 0x7ff528340660 :  mf: uid=700018, sid05:w15, part=3, addr=0x8000af00, load , size=128, unknown  status = IN_PARTITION_DRAM (594856), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594857 n_nop=593371 n_act=32 n_pre=18 n_req=904 n_rd=940 n_write=496 bw_util=0.004828
n_activity=9264 dram_eff=0.31
bk0: 80a 593318i bk1: 88a 593353i bk2: 64a 593630i bk3: 64a 593568i bk4: 82a 593102i bk5: 88a 593066i bk6: 124a 592871i bk7: 128a 592784i bk8: 66a 593592i bk9: 64a 593742i bk10: 4a 594825i bk11: 4a 594829i bk12: 0a 594851i bk13: 0a 594855i bk14: 40a 594257i bk15: 44a 594120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0432507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594857 n_nop=593376 n_act=25 n_pre=11 n_req=909 n_rd=940 n_write=505 bw_util=0.004858
n_activity=9053 dram_eff=0.3192
bk0: 76a 593504i bk1: 84a 593418i bk2: 64a 593740i bk3: 64a 593564i bk4: 84a 593069i bk5: 88a 593039i bk6: 128a 592832i bk7: 128a 592829i bk8: 64a 593618i bk9: 66a 593596i bk10: 4a 594811i bk11: 2a 594827i bk12: 0a 594854i bk13: 0a 594858i bk14: 44a 594185i bk15: 44a 594021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0449251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594857 n_nop=593390 n_act=27 n_pre=14 n_req=900 n_rd=932 n_write=494 bw_util=0.004794
n_activity=9291 dram_eff=0.307
bk0: 76a 593415i bk1: 86a 593349i bk2: 64a 593553i bk3: 64a 593695i bk4: 84a 593345i bk5: 86a 593177i bk6: 128a 592930i bk7: 124a 593003i bk8: 64a 593621i bk9: 64a 593808i bk10: 4a 594822i bk11: 0a 594851i bk12: 0a 594854i bk13: 0a 594857i bk14: 44a 594209i bk15: 44a 594203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0402382

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11539, Miss = 234, Miss_rate = 0.020, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 11463, Miss = 233, Miss_rate = 0.020, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 11478, Miss = 232, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 11672, Miss = 234, Miss_rate = 0.020, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 11324, Miss = 232, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 11511, Miss = 241, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 11541, Miss = 230, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 11604, Miss = 240, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 11462, Miss = 232, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 11686, Miss = 238, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 11923, Miss = 232, Miss_rate = 0.019, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 11646, Miss = 234, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 138849
L2_total_cache_misses = 2812
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 92
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 43
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=411429
icnt_total_pkts_simt_to_mem=211604
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.39217
	minimum = 6
	maximum = 122
Network latency average = 8.09551
	minimum = 6
	maximum = 105
Slowest packet = 273263
Flit latency average = 7.20305
	minimum = 6
	maximum = 101
Slowest flit = 612704
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000797125
	minimum = 0 (at node 0)
	maximum = 0.0102828 (at node 5)
Accepted packet rate average = 0.000797125
	minimum = 0 (at node 0)
	maximum = 0.0102828 (at node 5)
Injected flit rate average = 0.00186265
	minimum = 0 (at node 0)
	maximum = 0.0162413 (at node 5)
Accepted flit rate average= 0.00186265
	minimum = 0 (at node 0)
	maximum = 0.0312084 (at node 5)
Injected packet length average = 2.33671
Accepted packet length average = 2.33671
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2652 (3 samples)
	minimum = 6 (3 samples)
	maximum = 163.667 (3 samples)
Network latency average = 12.987 (3 samples)
	minimum = 6 (3 samples)
	maximum = 129 (3 samples)
Flit latency average = 14.0951 (3 samples)
	minimum = 6 (3 samples)
	maximum = 126.667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.009212 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0655712 (3 samples)
Accepted packet rate average = 0.009212 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0655712 (3 samples)
Injected flit rate average = 0.0207172 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.102448 (3 samples)
Accepted flit rate average = 0.0207172 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.195605 (3 samples)
Injected packet size average = 2.24894 (3 samples)
Accepted packet size average = 2.24894 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 3 sec (483 sec)
gpgpu_simulation_rate = 12359 (inst/sec)
gpgpu_simulation_rate = 1231 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,594857)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,594857)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,0,0) tid=(264,0,0)
GPGPU-Sim uArch: cycles simulated: 596857  inst.: 6045661 (ipc=38.1) sim_rate=12491 (inst/sec) elapsed = 0:0:08:04 / Tue Jan 29 18:37:41 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(1,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 598857  inst.: 6208115 (ipc=59.7) sim_rate=12800 (inst/sec) elapsed = 0:0:08:05 / Tue Jan 29 18:37:42 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(400,0,0)
GPGPU-Sim uArch: cycles simulated: 600857  inst.: 6368394 (ipc=66.5) sim_rate=13103 (inst/sec) elapsed = 0:0:08:06 / Tue Jan 29 18:37:43 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,0,0) tid=(379,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 602857  inst.: 6532060 (ipc=70.3) sim_rate=13412 (inst/sec) elapsed = 0:0:08:07 / Tue Jan 29 18:37:44 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 604857  inst.: 6691763 (ipc=72.2) sim_rate=13712 (inst/sec) elapsed = 0:0:08:08 / Tue Jan 29 18:37:45 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(416,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 606857  inst.: 6859940 (ipc=74.2) sim_rate=14028 (inst/sec) elapsed = 0:0:08:09 / Tue Jan 29 18:37:46 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 608357  inst.: 6979140 (ipc=74.8) sim_rate=14243 (inst/sec) elapsed = 0:0:08:10 / Tue Jan 29 18:37:47 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 610357  inst.: 7142901 (ipc=75.7) sim_rate=14547 (inst/sec) elapsed = 0:0:08:11 / Tue Jan 29 18:37:48 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(1,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 612357  inst.: 7305660 (ipc=76.4) sim_rate=14848 (inst/sec) elapsed = 0:0:08:12 / Tue Jan 29 18:37:49 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,0,0) tid=(446,0,0)
GPGPU-Sim uArch: cycles simulated: 613857  inst.: 7427517 (ipc=76.7) sim_rate=15065 (inst/sec) elapsed = 0:0:08:13 / Tue Jan 29 18:37:50 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(1,0,0) tid=(375,0,0)
GPGPU-Sim uArch: cycles simulated: 615357  inst.: 7551549 (ipc=77.2) sim_rate=15286 (inst/sec) elapsed = 0:0:08:14 / Tue Jan 29 18:37:51 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,0,0) tid=(298,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,0,0) tid=(338,0,0)
GPGPU-Sim uArch: cycles simulated: 617357  inst.: 7712618 (ipc=77.5) sim_rate=15581 (inst/sec) elapsed = 0:0:08:15 / Tue Jan 29 18:37:52 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 619357  inst.: 7871567 (ipc=77.6) sim_rate=15870 (inst/sec) elapsed = 0:0:08:16 / Tue Jan 29 18:37:53 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,0,0) tid=(463,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(1,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 621357  inst.: 8031092 (ipc=77.8) sim_rate=16159 (inst/sec) elapsed = 0:0:08:17 / Tue Jan 29 18:37:54 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 623357  inst.: 8183534 (ipc=77.7) sim_rate=16432 (inst/sec) elapsed = 0:0:08:18 / Tue Jan 29 18:37:55 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 625357  inst.: 8332745 (ipc=77.5) sim_rate=16698 (inst/sec) elapsed = 0:0:08:19 / Tue Jan 29 18:37:56 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1,0,0) tid=(288,0,0)
GPGPU-Sim uArch: cycles simulated: 626857  inst.: 8439014 (ipc=77.2) sim_rate=16878 (inst/sec) elapsed = 0:0:08:20 / Tue Jan 29 18:37:57 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(1,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 628857  inst.: 8578257 (ipc=76.7) sim_rate=17122 (inst/sec) elapsed = 0:0:08:21 / Tue Jan 29 18:37:58 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 630357  inst.: 8680603 (ipc=76.4) sim_rate=17292 (inst/sec) elapsed = 0:0:08:22 / Tue Jan 29 18:37:59 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 632857  inst.: 8833035 (ipc=75.4) sim_rate=17560 (inst/sec) elapsed = 0:0:08:23 / Tue Jan 29 18:38:00 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 634857  inst.: 8946076 (ipc=74.4) sim_rate=17750 (inst/sec) elapsed = 0:0:08:24 / Tue Jan 29 18:38:01 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 636857  inst.: 9053356 (ipc=73.4) sim_rate=17927 (inst/sec) elapsed = 0:0:08:25 / Tue Jan 29 18:38:02 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,0,0) tid=(377,0,0)
GPGPU-Sim uArch: cycles simulated: 638357  inst.: 9126986 (ipc=72.6) sim_rate=18037 (inst/sec) elapsed = 0:0:08:26 / Tue Jan 29 18:38:03 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 640857  inst.: 9236089 (ipc=71.0) sim_rate=18217 (inst/sec) elapsed = 0:0:08:27 / Tue Jan 29 18:38:04 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46510,594857), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 642857  inst.: 9317753 (ipc=69.8) sim_rate=18342 (inst/sec) elapsed = 0:0:08:28 / Tue Jan 29 18:38:05 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 645357  inst.: 9418073 (ipc=68.3) sim_rate=18503 (inst/sec) elapsed = 0:0:08:29 / Tue Jan 29 18:38:06 2019
GPGPU-Sim uArch: cycles simulated: 647357  inst.: 9498361 (ipc=67.2) sim_rate=18624 (inst/sec) elapsed = 0:0:08:30 / Tue Jan 29 18:38:07 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,0,0) tid=(370,0,0)
GPGPU-Sim uArch: cycles simulated: 649857  inst.: 9595545 (ipc=65.9) sim_rate=18777 (inst/sec) elapsed = 0:0:08:31 / Tue Jan 29 18:38:08 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 652357  inst.: 9696153 (ipc=64.8) sim_rate=18937 (inst/sec) elapsed = 0:0:08:32 / Tue Jan 29 18:38:09 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 654857  inst.: 9798033 (ipc=63.8) sim_rate=19099 (inst/sec) elapsed = 0:0:08:33 / Tue Jan 29 18:38:10 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 657357  inst.: 9898721 (ipc=62.9) sim_rate=19258 (inst/sec) elapsed = 0:0:08:34 / Tue Jan 29 18:38:11 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 659857  inst.: 9999329 (ipc=62.0) sim_rate=19416 (inst/sec) elapsed = 0:0:08:35 / Tue Jan 29 18:38:12 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 662357  inst.: 10099337 (ipc=61.2) sim_rate=19572 (inst/sec) elapsed = 0:0:08:36 / Tue Jan 29 18:38:13 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 664857  inst.: 10195786 (ipc=60.4) sim_rate=19721 (inst/sec) elapsed = 0:0:08:37 / Tue Jan 29 18:38:14 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 667357  inst.: 10294401 (ipc=59.7) sim_rate=19873 (inst/sec) elapsed = 0:0:08:38 / Tue Jan 29 18:38:15 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 669357  inst.: 10372183 (ipc=59.1) sim_rate=19984 (inst/sec) elapsed = 0:0:08:39 / Tue Jan 29 18:38:16 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 672357  inst.: 10489170 (ipc=58.3) sim_rate=20171 (inst/sec) elapsed = 0:0:08:40 / Tue Jan 29 18:38:17 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,0,0) tid=(426,0,0)
GPGPU-Sim uArch: cycles simulated: 674857  inst.: 10584888 (ipc=57.7) sim_rate=20316 (inst/sec) elapsed = 0:0:08:41 / Tue Jan 29 18:38:18 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,0,0) tid=(323,0,0)
GPGPU-Sim uArch: cycles simulated: 677357  inst.: 10683643 (ipc=57.1) sim_rate=20466 (inst/sec) elapsed = 0:0:08:42 / Tue Jan 29 18:38:19 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 679857  inst.: 10780985 (ipc=56.6) sim_rate=20613 (inst/sec) elapsed = 0:0:08:43 / Tue Jan 29 18:38:20 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 682357  inst.: 10874680 (ipc=56.1) sim_rate=20753 (inst/sec) elapsed = 0:0:08:44 / Tue Jan 29 18:38:21 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,0,0) tid=(452,0,0)
GPGPU-Sim uArch: cycles simulated: 684857  inst.: 10970017 (ipc=55.6) sim_rate=20895 (inst/sec) elapsed = 0:0:08:45 / Tue Jan 29 18:38:22 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,0,0) tid=(323,0,0)
GPGPU-Sim uArch: cycles simulated: 687357  inst.: 11064641 (ipc=55.1) sim_rate=21035 (inst/sec) elapsed = 0:0:08:46 / Tue Jan 29 18:38:23 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1,0,0) tid=(382,0,0)
GPGPU-Sim uArch: cycles simulated: 689857  inst.: 11154110 (ipc=54.6) sim_rate=21165 (inst/sec) elapsed = 0:0:08:47 / Tue Jan 29 18:38:24 2019
GPGPU-Sim uArch: cycles simulated: 690357  inst.: 11169859 (ipc=54.5) sim_rate=21155 (inst/sec) elapsed = 0:0:08:48 / Tue Jan 29 18:38:25 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(1,0,0) tid=(355,0,0)
GPGPU-Sim uArch: cycles simulated: 691357  inst.: 11205568 (ipc=54.3) sim_rate=21182 (inst/sec) elapsed = 0:0:08:49 / Tue Jan 29 18:38:26 2019
GPGPU-Sim uArch: cycles simulated: 691857  inst.: 11221997 (ipc=54.2) sim_rate=21173 (inst/sec) elapsed = 0:0:08:50 / Tue Jan 29 18:38:27 2019
GPGPU-Sim uArch: cycles simulated: 692357  inst.: 11239785 (ipc=54.1) sim_rate=21167 (inst/sec) elapsed = 0:0:08:51 / Tue Jan 29 18:38:28 2019
GPGPU-Sim uArch: cycles simulated: 692857  inst.: 11253685 (ipc=53.9) sim_rate=21153 (inst/sec) elapsed = 0:0:08:52 / Tue Jan 29 18:38:29 2019
GPGPU-Sim uArch: cycles simulated: 693857  inst.: 11283150 (ipc=53.7) sim_rate=21169 (inst/sec) elapsed = 0:0:08:53 / Tue Jan 29 18:38:30 2019
GPGPU-Sim uArch: cycles simulated: 694357  inst.: 11298959 (ipc=53.6) sim_rate=21159 (inst/sec) elapsed = 0:0:08:54 / Tue Jan 29 18:38:31 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(1,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 694857  inst.: 11314780 (ipc=53.5) sim_rate=21149 (inst/sec) elapsed = 0:0:08:55 / Tue Jan 29 18:38:32 2019
GPGPU-Sim uArch: cycles simulated: 695857  inst.: 11341244 (ipc=53.2) sim_rate=21159 (inst/sec) elapsed = 0:0:08:56 / Tue Jan 29 18:38:33 2019
GPGPU-Sim uArch: cycles simulated: 696357  inst.: 11353047 (ipc=53.0) sim_rate=21141 (inst/sec) elapsed = 0:0:08:57 / Tue Jan 29 18:38:34 2019
GPGPU-Sim uArch: cycles simulated: 696857  inst.: 11366963 (ipc=52.9) sim_rate=21128 (inst/sec) elapsed = 0:0:08:58 / Tue Jan 29 18:38:35 2019
GPGPU-Sim uArch: cycles simulated: 697357  inst.: 11377082 (ipc=52.8) sim_rate=21107 (inst/sec) elapsed = 0:0:08:59 / Tue Jan 29 18:38:36 2019
GPGPU-Sim uArch: cycles simulated: 698357  inst.: 11401280 (ipc=52.5) sim_rate=21113 (inst/sec) elapsed = 0:0:09:00 / Tue Jan 29 18:38:37 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 698857  inst.: 11410572 (ipc=52.3) sim_rate=21091 (inst/sec) elapsed = 0:0:09:01 / Tue Jan 29 18:38:38 2019
GPGPU-Sim uArch: cycles simulated: 699857  inst.: 11429157 (ipc=52.0) sim_rate=21087 (inst/sec) elapsed = 0:0:09:02 / Tue Jan 29 18:38:39 2019
GPGPU-Sim uArch: cycles simulated: 700357  inst.: 11439052 (ipc=51.8) sim_rate=21066 (inst/sec) elapsed = 0:0:09:03 / Tue Jan 29 18:38:40 2019
GPGPU-Sim uArch: cycles simulated: 701357  inst.: 11455423 (ipc=51.5) sim_rate=21057 (inst/sec) elapsed = 0:0:09:04 / Tue Jan 29 18:38:41 2019
GPGPU-Sim uArch: cycles simulated: 701857  inst.: 11461500 (ipc=51.3) sim_rate=21030 (inst/sec) elapsed = 0:0:09:05 / Tue Jan 29 18:38:42 2019
GPGPU-Sim uArch: cycles simulated: 702357  inst.: 11469032 (ipc=51.2) sim_rate=21005 (inst/sec) elapsed = 0:0:09:06 / Tue Jan 29 18:38:43 2019
GPGPU-Sim uArch: cycles simulated: 703357  inst.: 11481021 (ipc=50.8) sim_rate=20989 (inst/sec) elapsed = 0:0:09:07 / Tue Jan 29 18:38:44 2019
GPGPU-Sim uArch: cycles simulated: 703857  inst.: 11486596 (ipc=50.6) sim_rate=20960 (inst/sec) elapsed = 0:0:09:08 / Tue Jan 29 18:38:45 2019
GPGPU-Sim uArch: cycles simulated: 704857  inst.: 11494360 (ipc=50.2) sim_rate=20936 (inst/sec) elapsed = 0:0:09:09 / Tue Jan 29 18:38:46 2019
GPGPU-Sim uArch: cycles simulated: 705357  inst.: 11497356 (ipc=50.0) sim_rate=20904 (inst/sec) elapsed = 0:0:09:10 / Tue Jan 29 18:38:47 2019
GPGPU-Sim uArch: cycles simulated: 706357  inst.: 11501719 (ipc=49.6) sim_rate=20874 (inst/sec) elapsed = 0:0:09:11 / Tue Jan 29 18:38:48 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 707357  inst.: 11504122 (ipc=49.2) sim_rate=20840 (inst/sec) elapsed = 0:0:09:12 / Tue Jan 29 18:38:49 2019
GPGPU-Sim uArch: cycles simulated: 707857  inst.: 11504485 (ipc=49.0) sim_rate=20803 (inst/sec) elapsed = 0:0:09:13 / Tue Jan 29 18:38:50 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (113293,594857), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 8.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 113294
gpu_sim_insn = 5535636
gpu_ipc =      48.8608
gpu_tot_sim_cycle = 708151
gpu_tot_sim_insn = 11505045
gpu_tot_ipc =      16.2466
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 314007
gpu_total_sim_rate=20804

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 247889
	L1I_total_cache_misses = 836
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 78897, Miss = 69670, Miss_rate = 0.883, Pending_hits = 252, Reservation_fails = 205547
	L1D_cache_core[2]: Access = 75434, Miss = 66587, Miss_rate = 0.883, Pending_hits = 209, Reservation_fails = 199153
	L1D_cache_core[3]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[7]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 609
	L1D_cache_core[8]: Access = 36429, Miss = 220, Miss_rate = 0.006, Pending_hits = 376, Reservation_fails = 3720
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 206886
	L1D_total_cache_misses = 137926
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 995
	L1D_total_cache_reservation_fails = 409135
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 38948
	L1C_total_cache_misses = 288
	L1C_total_cache_miss_rate = 0.0074
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1092
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 304412
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38660
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 69521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104713
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 10
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 247053
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 836
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 12848576
gpgpu_n_tot_w_icount = 401518
gpgpu_n_stall_shd_mem = 564255
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 64
gpgpu_n_mem_read_global = 68341
gpgpu_n_mem_write_global = 70762
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 1427030
gpgpu_n_store_insn = 85005
gpgpu_n_shmem_insn = 7096
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1160568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1092
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1092
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 563010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:800381	W0_Idle:307996	W0_Scoreboard:745529	W1:14427	W2:366	W3:365	W4:395	W5:368	W6:352	W7:352	W8:17352	W9:341	W10:341	W11:341	W12:341	W13:341	W14:565	W15:858	W16:761	W17:810	W18:523	W19:341	W20:341	W21:341	W22:341	W23:341	W24:342	W25:341	W26:341	W27:341	W28:341	W29:341	W30:341	W31:342	W32:357884
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 546728 {8:68341,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2902256 {40:70007,72:11,136:744,}
traffic_breakdown_coretomem[INST_ACC_R] = 752 {8:94,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 8512 {40:2,136:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 720 {72:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9294376 {136:68341,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 566096 {8:70762,}
traffic_breakdown_memtocore[INST_ACC_R] = 12784 {136:94,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 512 {8:64,}

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 638 
averagemflatency = 203 
max_icnt2mem_latency = 82 
max_icnt2sh_latency = 708150 
mrq_lat_table:3024 	84 	161 	232 	395 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119299 	19706 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57119 	10096 	71898 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5484 	11326 	22904 	24186 	4437 	14 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	490 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1241 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        64         0         0        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:         8        64         0         0        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64         0         0        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        14         0         0        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      5585     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      8723     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 19.250000 15.600000 64.000000 64.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 19.000000 11.142858 64.000000 64.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 19.000000 12.000000 64.000000 64.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 12.666667 12.000000 64.000000 64.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 24.666666 27.333334 64.000000 64.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.000000 16.600000 64.000000 64.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5414/172 = 31.476744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        42        32        32        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        40        42        32        32        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        40        44        32        32        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        40        44        32        32        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        38        42        32        32        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        39        43        32        32        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2815
min_bank_accesses = 0!
chip skew: 473/466 = 1.02
number of total write accesses:
dram[0]:        36        36        32        32        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        36        36        32        32        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        36        40        32        32        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        36        40        32        32        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        36        40        32        32        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        36        40        32        32        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2599
min_bank_accesses = 0!
chip skew: 439/427 = 1.03
average mf latency per bank:
dram[0]:       5308      5250      6173      5935      4827      5097      3867      3835      6384      5523       721       756    none      none        6340      6567
dram[1]:       5424      5366      6291      6208      5305      5726      3832      4031      5915      5859       729       737    none      none        6388      6460
dram[2]:       5331      4811      5972      6007      4891      4888      3768      3765      5702      5582       762       724    none      none        6161      6040
dram[3]:       5380      4957      6158      6273      5381      5365      3965      3874      6197      5696       762       700    none      none        6211      6419
dram[4]:       5461      5020      5955      6186      4981      5118      3822      3844      5585      6142       767       482    none      none        6103      6352
dram[5]:       6049      5073      6632      6436      5802      5688      4228      4028      6736      5973       757    none      none      none        7939      6466
maximum mf latency per bank:
dram[0]:        597       518       568       505       520       511       610       531       608       514       293       331         0         0       562       438
dram[1]:        622       592       552       598       579       564       555       606       537       608       302       293         0         0       563       573
dram[2]:        535       484       472       521       525       547       550       527       490       491       330       275         0         0       444       477
dram[3]:        523       470       525       582       534       543       559       588       552       509       330       276         0         0       423       420
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       462       497
dram[5]:        515       502       542       532       480       558       507       632       533       562       331         0         0         0       468       516
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708151 n_nop=706681 n_act=30 n_pre=16 n_req=896 n_rd=938 n_write=486 bw_util=0.004022
n_activity=9180 dram_eff=0.3102
bk0: 82a 706683i bk1: 84a 706691i bk2: 64a 707025i bk3: 64a 706951i bk4: 84a 706498i bk5: 84a 706395i bk6: 128a 706239i bk7: 128a 706125i bk8: 66a 706837i bk9: 64a 706987i bk10: 4a 708122i bk11: 4a 708114i bk12: 0a 708151i bk13: 0a 708153i bk14: 40a 707608i bk15: 42a 707455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0361265
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708151 n_nop=706688 n_act=29 n_pre=15 n_req=895 n_rd=932 n_write=487 bw_util=0.004008
n_activity=9018 dram_eff=0.3147
bk0: 80a 706658i bk1: 84a 706628i bk2: 64a 706837i bk3: 64a 706902i bk4: 84a 706473i bk5: 84a 706429i bk6: 128a 706249i bk7: 124a 706015i bk8: 64a 706764i bk9: 64a 706874i bk10: 4a 708123i bk11: 4a 708120i bk12: 0a 708146i bk13: 0a 708152i bk14: 40a 707508i bk15: 44a 707352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0372421
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708151 n_nop=706657 n_act=30 n_pre=16 n_req=909 n_rd=946 n_write=502 bw_util=0.00409
n_activity=9405 dram_eff=0.3079
bk0: 80a 706862i bk1: 88a 706598i bk2: 64a 707021i bk3: 64a 706814i bk4: 84a 706429i bk5: 88a 706392i bk6: 128a 706261i bk7: 128a 706110i bk8: 64a 706977i bk9: 66a 707041i bk10: 4a 708117i bk11: 4a 708127i bk12: 0a 708149i bk13: 0a 708151i bk14: 40a 707613i bk15: 44a 707439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0319183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708151 n_nop=706665 n_act=32 n_pre=18 n_req=904 n_rd=940 n_write=496 bw_util=0.004056
n_activity=9275 dram_eff=0.3096
bk0: 80a 706612i bk1: 88a 706647i bk2: 64a 706924i bk3: 64a 706862i bk4: 82a 706396i bk5: 88a 706360i bk6: 124a 706165i bk7: 128a 706078i bk8: 66a 706886i bk9: 64a 707036i bk10: 4a 708119i bk11: 4a 708123i bk12: 0a 708145i bk13: 0a 708149i bk14: 40a 707551i bk15: 44a 707414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0363312
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708151 n_nop=706670 n_act=25 n_pre=11 n_req=909 n_rd=940 n_write=505 bw_util=0.004081
n_activity=9053 dram_eff=0.3192
bk0: 76a 706798i bk1: 84a 706712i bk2: 64a 707034i bk3: 64a 706858i bk4: 84a 706363i bk5: 88a 706333i bk6: 128a 706126i bk7: 128a 706123i bk8: 64a 706912i bk9: 66a 706890i bk10: 4a 708105i bk11: 2a 708121i bk12: 0a 708148i bk13: 0a 708152i bk14: 44a 707479i bk15: 44a 707315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0377377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708151 n_nop=706682 n_act=27 n_pre=14 n_req=901 n_rd=934 n_write=494 bw_util=0.004033
n_activity=9306 dram_eff=0.3069
bk0: 78a 706705i bk1: 86a 706643i bk2: 64a 706847i bk3: 64a 706989i bk4: 84a 706639i bk5: 86a 706471i bk6: 128a 706224i bk7: 124a 706297i bk8: 64a 706915i bk9: 64a 707102i bk10: 4a 708116i bk11: 0a 708145i bk12: 0a 708148i bk13: 0a 708151i bk14: 44a 707503i bk15: 44a 707497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0338007

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11575, Miss = 234, Miss_rate = 0.020, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 11503, Miss = 235, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 11512, Miss = 232, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 11709, Miss = 234, Miss_rate = 0.020, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 11358, Miss = 232, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 11545, Miss = 241, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 11573, Miss = 230, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 11638, Miss = 240, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 11498, Miss = 232, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 11720, Miss = 238, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 11961, Miss = 233, Miss_rate = 0.019, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 11679, Miss = 234, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 139271
L2_total_cache_misses = 2815
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=413031
icnt_total_pkts_simt_to_mem=212526
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8104
	minimum = 6
	maximum = 122
Network latency average = 10.8412
	minimum = 6
	maximum = 97
Slowest packet = 277773
Flit latency average = 9.54358
	minimum = 6
	maximum = 93
Slowest flit = 623172
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000275913
	minimum = 0 (at node 0)
	maximum = 0.00198598 (at node 8)
Accepted packet rate average = 0.000275913
	minimum = 0 (at node 0)
	maximum = 0.00198598 (at node 8)
Injected flit rate average = 0.000825123
	minimum = 0 (at node 0)
	maximum = 0.00413967 (at node 8)
Accepted flit rate average= 0.000825123
	minimum = 0 (at node 0)
	maximum = 0.00772327 (at node 8)
Injected packet length average = 2.99052
Accepted packet length average = 2.99052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4015 (4 samples)
	minimum = 6 (4 samples)
	maximum = 153.25 (4 samples)
Network latency average = 12.4505 (4 samples)
	minimum = 6 (4 samples)
	maximum = 121 (4 samples)
Flit latency average = 12.9573 (4 samples)
	minimum = 6 (4 samples)
	maximum = 118.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00697798 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0496749 (4 samples)
Accepted packet rate average = 0.00697798 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0496749 (4 samples)
Injected flit rate average = 0.0157442 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0778711 (4 samples)
Accepted flit rate average = 0.0157442 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.148635 (4 samples)
Injected packet size average = 2.25627 (4 samples)
Accepted packet size average = 2.25627 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 13 sec (553 sec)
gpgpu_simulation_rate = 20804 (inst/sec)
gpgpu_simulation_rate = 1280 (cycle/sec)
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,708151)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,708151)
GPGPU-Sim uArch: cycles simulated: 708651  inst.: 11517333 (ipc=24.6) sim_rate=20789 (inst/sec) elapsed = 0:0:09:14 / Tue Jan 29 18:38:51 2019
GPGPU-Sim uArch: cycles simulated: 709151  inst.: 11531901 (ipc=26.9) sim_rate=20778 (inst/sec) elapsed = 0:0:09:15 / Tue Jan 29 18:38:52 2019
GPGPU-Sim uArch: cycles simulated: 709651  inst.: 11538653 (ipc=22.4) sim_rate=20752 (inst/sec) elapsed = 0:0:09:16 / Tue Jan 29 18:38:53 2019
GPGPU-Sim uArch: cycles simulated: 710151  inst.: 11548293 (ipc=21.6) sim_rate=20733 (inst/sec) elapsed = 0:0:09:17 / Tue Jan 29 18:38:54 2019
GPGPU-Sim uArch: cycles simulated: 710651  inst.: 11549261 (ipc=17.7) sim_rate=20697 (inst/sec) elapsed = 0:0:09:18 / Tue Jan 29 18:38:55 2019
GPGPU-Sim uArch: cycles simulated: 711651  inst.: 11557045 (ipc=14.9) sim_rate=20674 (inst/sec) elapsed = 0:0:09:19 / Tue Jan 29 18:38:56 2019
GPGPU-Sim uArch: cycles simulated: 712151  inst.: 11558197 (ipc=13.3) sim_rate=20639 (inst/sec) elapsed = 0:0:09:20 / Tue Jan 29 18:38:57 2019
GPGPU-Sim uArch: cycles simulated: 712651  inst.: 11561621 (ipc=12.6) sim_rate=20608 (inst/sec) elapsed = 0:0:09:21 / Tue Jan 29 18:38:58 2019
GPGPU-Sim uArch: cycles simulated: 713151  inst.: 11572041 (ipc=13.4) sim_rate=20590 (inst/sec) elapsed = 0:0:09:22 / Tue Jan 29 18:38:59 2019
GPGPU-Sim uArch: cycles simulated: 713651  inst.: 11588459 (ipc=15.2) sim_rate=20583 (inst/sec) elapsed = 0:0:09:23 / Tue Jan 29 18:39:00 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,0,0) tid=(392,0,0)
GPGPU-Sim uArch: cycles simulated: 714151  inst.: 11602982 (ipc=16.3) sim_rate=20572 (inst/sec) elapsed = 0:0:09:24 / Tue Jan 29 18:39:01 2019
GPGPU-Sim uArch: cycles simulated: 714651  inst.: 11624880 (ipc=18.4) sim_rate=20538 (inst/sec) elapsed = 0:0:09:26 / Tue Jan 29 18:39:03 2019
GPGPU-Sim uArch: cycles simulated: 715151  inst.: 11638275 (ipc=19.0) sim_rate=20526 (inst/sec) elapsed = 0:0:09:27 / Tue Jan 29 18:39:04 2019
GPGPU-Sim uArch: cycles simulated: 715651  inst.: 11641555 (ipc=18.2) sim_rate=20495 (inst/sec) elapsed = 0:0:09:28 / Tue Jan 29 18:39:05 2019
GPGPU-Sim uArch: cycles simulated: 716151  inst.: 11646099 (ipc=17.6) sim_rate=20467 (inst/sec) elapsed = 0:0:09:29 / Tue Jan 29 18:39:06 2019
GPGPU-Sim uArch: cycles simulated: 716651  inst.: 11647459 (ipc=16.8) sim_rate=20434 (inst/sec) elapsed = 0:0:09:30 / Tue Jan 29 18:39:07 2019
GPGPU-Sim uArch: cycles simulated: 717151  inst.: 11653355 (ipc=16.5) sim_rate=20408 (inst/sec) elapsed = 0:0:09:31 / Tue Jan 29 18:39:08 2019
GPGPU-Sim uArch: cycles simulated: 717651  inst.: 11661380 (ipc=16.5) sim_rate=20387 (inst/sec) elapsed = 0:0:09:32 / Tue Jan 29 18:39:09 2019
GPGPU-Sim uArch: cycles simulated: 718151  inst.: 11675909 (ipc=17.1) sim_rate=20341 (inst/sec) elapsed = 0:0:09:34 / Tue Jan 29 18:39:11 2019
GPGPU-Sim uArch: cycles simulated: 718651  inst.: 11687824 (ipc=17.4) sim_rate=20326 (inst/sec) elapsed = 0:0:09:35 / Tue Jan 29 18:39:12 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 719151  inst.: 11699999 (ipc=17.7) sim_rate=20312 (inst/sec) elapsed = 0:0:09:36 / Tue Jan 29 18:39:13 2019
GPGPU-Sim uArch: cycles simulated: 719651  inst.: 11711401 (ipc=17.9) sim_rate=20297 (inst/sec) elapsed = 0:0:09:37 / Tue Jan 29 18:39:14 2019
GPGPU-Sim uArch: cycles simulated: 720151  inst.: 11724099 (ipc=18.3) sim_rate=20283 (inst/sec) elapsed = 0:0:09:38 / Tue Jan 29 18:39:15 2019
GPGPU-Sim uArch: cycles simulated: 720651  inst.: 11739715 (ipc=18.8) sim_rate=20275 (inst/sec) elapsed = 0:0:09:39 / Tue Jan 29 18:39:16 2019
GPGPU-Sim uArch: cycles simulated: 721151  inst.: 11756019 (ipc=19.3) sim_rate=20268 (inst/sec) elapsed = 0:0:09:40 / Tue Jan 29 18:39:17 2019
GPGPU-Sim uArch: cycles simulated: 721651  inst.: 11760139 (ipc=18.9) sim_rate=20241 (inst/sec) elapsed = 0:0:09:41 / Tue Jan 29 18:39:18 2019
GPGPU-Sim uArch: cycles simulated: 722151  inst.: 11765195 (ipc=18.6) sim_rate=20180 (inst/sec) elapsed = 0:0:09:43 / Tue Jan 29 18:39:20 2019
GPGPU-Sim uArch: cycles simulated: 722651  inst.: 11783403 (ipc=19.2) sim_rate=20177 (inst/sec) elapsed = 0:0:09:44 / Tue Jan 29 18:39:21 2019
GPGPU-Sim uArch: cycles simulated: 723151  inst.: 11789099 (ipc=18.9) sim_rate=20152 (inst/sec) elapsed = 0:0:09:45 / Tue Jan 29 18:39:22 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 723651  inst.: 11801827 (ipc=19.1) sim_rate=20139 (inst/sec) elapsed = 0:0:09:46 / Tue Jan 29 18:39:23 2019
GPGPU-Sim uArch: cycles simulated: 724151  inst.: 11811747 (ipc=19.2) sim_rate=20122 (inst/sec) elapsed = 0:0:09:47 / Tue Jan 29 18:39:24 2019
GPGPU-Sim uArch: cycles simulated: 724651  inst.: 11824035 (ipc=19.3) sim_rate=20108 (inst/sec) elapsed = 0:0:09:48 / Tue Jan 29 18:39:25 2019
GPGPU-Sim uArch: cycles simulated: 725151  inst.: 11831779 (ipc=19.2) sim_rate=20087 (inst/sec) elapsed = 0:0:09:49 / Tue Jan 29 18:39:26 2019
GPGPU-Sim uArch: cycles simulated: 725651  inst.: 11846523 (ipc=19.5) sim_rate=20078 (inst/sec) elapsed = 0:0:09:50 / Tue Jan 29 18:39:27 2019
GPGPU-Sim uArch: cycles simulated: 726151  inst.: 11854555 (ipc=19.4) sim_rate=20058 (inst/sec) elapsed = 0:0:09:51 / Tue Jan 29 18:39:28 2019
GPGPU-Sim uArch: cycles simulated: 726651  inst.: 11866027 (ipc=19.5) sim_rate=20043 (inst/sec) elapsed = 0:0:09:52 / Tue Jan 29 18:39:29 2019
GPGPU-Sim uArch: cycles simulated: 727151  inst.: 11876427 (ipc=19.5) sim_rate=19993 (inst/sec) elapsed = 0:0:09:54 / Tue Jan 29 18:39:31 2019
GPGPU-Sim uArch: cycles simulated: 727651  inst.: 11888379 (ipc=19.7) sim_rate=19980 (inst/sec) elapsed = 0:0:09:55 / Tue Jan 29 18:39:32 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 728151  inst.: 11897339 (ipc=19.6) sim_rate=19961 (inst/sec) elapsed = 0:0:09:56 / Tue Jan 29 18:39:33 2019
GPGPU-Sim uArch: cycles simulated: 728651  inst.: 11911659 (ipc=19.8) sim_rate=19952 (inst/sec) elapsed = 0:0:09:57 / Tue Jan 29 18:39:34 2019
GPGPU-Sim uArch: cycles simulated: 729151  inst.: 11918059 (ipc=19.7) sim_rate=19929 (inst/sec) elapsed = 0:0:09:58 / Tue Jan 29 18:39:35 2019
GPGPU-Sim uArch: cycles simulated: 729651  inst.: 11929675 (ipc=19.8) sim_rate=19915 (inst/sec) elapsed = 0:0:09:59 / Tue Jan 29 18:39:36 2019
GPGPU-Sim uArch: cycles simulated: 730151  inst.: 11942027 (ipc=19.9) sim_rate=19903 (inst/sec) elapsed = 0:0:10:00 / Tue Jan 29 18:39:37 2019
GPGPU-Sim uArch: cycles simulated: 730651  inst.: 11950131 (ipc=19.8) sim_rate=19883 (inst/sec) elapsed = 0:0:10:01 / Tue Jan 29 18:39:38 2019
GPGPU-Sim uArch: cycles simulated: 731151  inst.: 11962643 (ipc=19.9) sim_rate=19838 (inst/sec) elapsed = 0:0:10:03 / Tue Jan 29 18:39:40 2019
GPGPU-Sim uArch: cycles simulated: 731651  inst.: 11973291 (ipc=19.9) sim_rate=19823 (inst/sec) elapsed = 0:0:10:04 / Tue Jan 29 18:39:41 2019
GPGPU-Sim uArch: cycles simulated: 732151  inst.: 11987755 (ipc=20.1) sim_rate=19814 (inst/sec) elapsed = 0:0:10:05 / Tue Jan 29 18:39:42 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 732651  inst.: 11996747 (ipc=20.1) sim_rate=19796 (inst/sec) elapsed = 0:0:10:06 / Tue Jan 29 18:39:43 2019
GPGPU-Sim uArch: cycles simulated: 733151  inst.: 12007211 (ipc=20.1) sim_rate=19781 (inst/sec) elapsed = 0:0:10:07 / Tue Jan 29 18:39:44 2019
GPGPU-Sim uArch: cycles simulated: 733651  inst.: 12018299 (ipc=20.1) sim_rate=19766 (inst/sec) elapsed = 0:0:10:08 / Tue Jan 29 18:39:45 2019
GPGPU-Sim uArch: cycles simulated: 734151  inst.: 12029691 (ipc=20.2) sim_rate=19753 (inst/sec) elapsed = 0:0:10:09 / Tue Jan 29 18:39:46 2019
GPGPU-Sim uArch: cycles simulated: 734651  inst.: 12040843 (ipc=20.2) sim_rate=19739 (inst/sec) elapsed = 0:0:10:10 / Tue Jan 29 18:39:47 2019
GPGPU-Sim uArch: cycles simulated: 735151  inst.: 12053067 (ipc=20.3) sim_rate=19694 (inst/sec) elapsed = 0:0:10:12 / Tue Jan 29 18:39:49 2019
GPGPU-Sim uArch: cycles simulated: 735651  inst.: 12061467 (ipc=20.2) sim_rate=19676 (inst/sec) elapsed = 0:0:10:13 / Tue Jan 29 18:39:50 2019
GPGPU-Sim uArch: cycles simulated: 736151  inst.: 12070619 (ipc=20.2) sim_rate=19658 (inst/sec) elapsed = 0:0:10:14 / Tue Jan 29 18:39:51 2019
GPGPU-Sim uArch: cycles simulated: 736651  inst.: 12084219 (ipc=20.3) sim_rate=19649 (inst/sec) elapsed = 0:0:10:15 / Tue Jan 29 18:39:52 2019
GPGPU-Sim uArch: cycles simulated: 737151  inst.: 12093019 (ipc=20.3) sim_rate=19631 (inst/sec) elapsed = 0:0:10:16 / Tue Jan 29 18:39:53 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1,0,0) tid=(257,0,0)
GPGPU-Sim uArch: cycles simulated: 737651  inst.: 12104379 (ipc=20.3) sim_rate=19618 (inst/sec) elapsed = 0:0:10:17 / Tue Jan 29 18:39:54 2019
GPGPU-Sim uArch: cycles simulated: 738151  inst.: 12115547 (ipc=20.4) sim_rate=19604 (inst/sec) elapsed = 0:0:10:18 / Tue Jan 29 18:39:55 2019
GPGPU-Sim uArch: cycles simulated: 738651  inst.: 12127067 (ipc=20.4) sim_rate=19591 (inst/sec) elapsed = 0:0:10:19 / Tue Jan 29 18:39:56 2019
GPGPU-Sim uArch: cycles simulated: 739151  inst.: 12136467 (ipc=20.4) sim_rate=19574 (inst/sec) elapsed = 0:0:10:20 / Tue Jan 29 18:39:57 2019
GPGPU-Sim uArch: cycles simulated: 739651  inst.: 12148099 (ipc=20.4) sim_rate=19530 (inst/sec) elapsed = 0:0:10:22 / Tue Jan 29 18:39:59 2019
GPGPU-Sim uArch: cycles simulated: 740151  inst.: 12160043 (ipc=20.5) sim_rate=19518 (inst/sec) elapsed = 0:0:10:23 / Tue Jan 29 18:40:00 2019
GPGPU-Sim uArch: cycles simulated: 740651  inst.: 12170595 (ipc=20.5) sim_rate=19504 (inst/sec) elapsed = 0:0:10:24 / Tue Jan 29 18:40:01 2019
GPGPU-Sim uArch: cycles simulated: 741151  inst.: 12180291 (ipc=20.5) sim_rate=19488 (inst/sec) elapsed = 0:0:10:25 / Tue Jan 29 18:40:02 2019
GPGPU-Sim uArch: cycles simulated: 741651  inst.: 12191459 (ipc=20.5) sim_rate=19475 (inst/sec) elapsed = 0:0:10:26 / Tue Jan 29 18:40:03 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 742151  inst.: 12203899 (ipc=20.6) sim_rate=19432 (inst/sec) elapsed = 0:0:10:28 / Tue Jan 29 18:40:05 2019
GPGPU-Sim uArch: cycles simulated: 742651  inst.: 12215827 (ipc=20.6) sim_rate=19421 (inst/sec) elapsed = 0:0:10:29 / Tue Jan 29 18:40:06 2019
GPGPU-Sim uArch: cycles simulated: 743151  inst.: 12221667 (ipc=20.5) sim_rate=19399 (inst/sec) elapsed = 0:0:10:30 / Tue Jan 29 18:40:07 2019
GPGPU-Sim uArch: cycles simulated: 743651  inst.: 12235139 (ipc=20.6) sim_rate=19390 (inst/sec) elapsed = 0:0:10:31 / Tue Jan 29 18:40:08 2019
GPGPU-Sim uArch: cycles simulated: 744151  inst.: 12246075 (ipc=20.6) sim_rate=19376 (inst/sec) elapsed = 0:0:10:32 / Tue Jan 29 18:40:09 2019
GPGPU-Sim uArch: cycles simulated: 744651  inst.: 12260635 (ipc=20.7) sim_rate=19369 (inst/sec) elapsed = 0:0:10:33 / Tue Jan 29 18:40:10 2019
GPGPU-Sim uArch: cycles simulated: 745151  inst.: 12268155 (ipc=20.6) sim_rate=19350 (inst/sec) elapsed = 0:0:10:34 / Tue Jan 29 18:40:11 2019
GPGPU-Sim uArch: cycles simulated: 745651  inst.: 12274267 (ipc=20.5) sim_rate=19329 (inst/sec) elapsed = 0:0:10:35 / Tue Jan 29 18:40:12 2019
GPGPU-Sim uArch: cycles simulated: 746151  inst.: 12290691 (ipc=20.7) sim_rate=19294 (inst/sec) elapsed = 0:0:10:37 / Tue Jan 29 18:40:14 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1,0,0) tid=(345,0,0)
GPGPU-Sim uArch: cycles simulated: 746651  inst.: 12301523 (ipc=20.7) sim_rate=19281 (inst/sec) elapsed = 0:0:10:38 / Tue Jan 29 18:40:15 2019
GPGPU-Sim uArch: cycles simulated: 747151  inst.: 12310307 (ipc=20.6) sim_rate=19264 (inst/sec) elapsed = 0:0:10:39 / Tue Jan 29 18:40:16 2019
GPGPU-Sim uArch: cycles simulated: 747651  inst.: 12321467 (ipc=20.7) sim_rate=19252 (inst/sec) elapsed = 0:0:10:40 / Tue Jan 29 18:40:17 2019
GPGPU-Sim uArch: cycles simulated: 748151  inst.: 12331099 (ipc=20.7) sim_rate=19237 (inst/sec) elapsed = 0:0:10:41 / Tue Jan 29 18:40:18 2019
GPGPU-Sim uArch: cycles simulated: 748651  inst.: 12340283 (ipc=20.6) sim_rate=19221 (inst/sec) elapsed = 0:0:10:42 / Tue Jan 29 18:40:19 2019
GPGPU-Sim uArch: cycles simulated: 749151  inst.: 12354699 (ipc=20.7) sim_rate=19214 (inst/sec) elapsed = 0:0:10:43 / Tue Jan 29 18:40:20 2019
GPGPU-Sim uArch: cycles simulated: 749651  inst.: 12366499 (ipc=20.8) sim_rate=19202 (inst/sec) elapsed = 0:0:10:44 / Tue Jan 29 18:40:21 2019
GPGPU-Sim uArch: cycles simulated: 750151  inst.: 12377699 (ipc=20.8) sim_rate=19190 (inst/sec) elapsed = 0:0:10:45 / Tue Jan 29 18:40:22 2019
GPGPU-Sim uArch: cycles simulated: 750651  inst.: 12384675 (ipc=20.7) sim_rate=19171 (inst/sec) elapsed = 0:0:10:46 / Tue Jan 29 18:40:23 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 751151  inst.: 12396715 (ipc=20.7) sim_rate=19130 (inst/sec) elapsed = 0:0:10:48 / Tue Jan 29 18:40:25 2019
GPGPU-Sim uArch: cycles simulated: 751651  inst.: 12409843 (ipc=20.8) sim_rate=19121 (inst/sec) elapsed = 0:0:10:49 / Tue Jan 29 18:40:26 2019
GPGPU-Sim uArch: cycles simulated: 752151  inst.: 12419339 (ipc=20.8) sim_rate=19106 (inst/sec) elapsed = 0:0:10:50 / Tue Jan 29 18:40:27 2019
GPGPU-Sim uArch: cycles simulated: 752651  inst.: 12428427 (ipc=20.8) sim_rate=19091 (inst/sec) elapsed = 0:0:10:51 / Tue Jan 29 18:40:28 2019
GPGPU-Sim uArch: cycles simulated: 753151  inst.: 12440707 (ipc=20.8) sim_rate=19080 (inst/sec) elapsed = 0:0:10:52 / Tue Jan 29 18:40:29 2019
GPGPU-Sim uArch: cycles simulated: 753651  inst.: 12451459 (ipc=20.8) sim_rate=19068 (inst/sec) elapsed = 0:0:10:53 / Tue Jan 29 18:40:30 2019
GPGPU-Sim uArch: cycles simulated: 754151  inst.: 12461347 (ipc=20.8) sim_rate=19054 (inst/sec) elapsed = 0:0:10:54 / Tue Jan 29 18:40:31 2019
GPGPU-Sim uArch: cycles simulated: 754651  inst.: 12477763 (ipc=20.9) sim_rate=19020 (inst/sec) elapsed = 0:0:10:56 / Tue Jan 29 18:40:33 2019
GPGPU-Sim uArch: cycles simulated: 755151  inst.: 12485203 (ipc=20.9) sim_rate=19003 (inst/sec) elapsed = 0:0:10:57 / Tue Jan 29 18:40:34 2019
GPGPU-Sim uArch: cycles simulated: 755651  inst.: 12493395 (ipc=20.8) sim_rate=18986 (inst/sec) elapsed = 0:0:10:58 / Tue Jan 29 18:40:35 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 756151  inst.: 12505963 (ipc=20.9) sim_rate=18977 (inst/sec) elapsed = 0:0:10:59 / Tue Jan 29 18:40:36 2019
GPGPU-Sim uArch: cycles simulated: 756651  inst.: 12515499 (ipc=20.8) sim_rate=18962 (inst/sec) elapsed = 0:0:11:00 / Tue Jan 29 18:40:37 2019
GPGPU-Sim uArch: cycles simulated: 757151  inst.: 12531035 (ipc=20.9) sim_rate=18957 (inst/sec) elapsed = 0:0:11:01 / Tue Jan 29 18:40:38 2019
GPGPU-Sim uArch: cycles simulated: 757651  inst.: 12537723 (ipc=20.9) sim_rate=18910 (inst/sec) elapsed = 0:0:11:03 / Tue Jan 29 18:40:40 2019
GPGPU-Sim uArch: cycles simulated: 758151  inst.: 12550387 (ipc=20.9) sim_rate=18901 (inst/sec) elapsed = 0:0:11:04 / Tue Jan 29 18:40:41 2019
GPGPU-Sim uArch: cycles simulated: 758651  inst.: 12560723 (ipc=20.9) sim_rate=18888 (inst/sec) elapsed = 0:0:11:05 / Tue Jan 29 18:40:42 2019
GPGPU-Sim uArch: cycles simulated: 759151  inst.: 12572875 (ipc=20.9) sim_rate=18878 (inst/sec) elapsed = 0:0:11:06 / Tue Jan 29 18:40:43 2019
GPGPU-Sim uArch: cycles simulated: 759651  inst.: 12582971 (ipc=20.9) sim_rate=18865 (inst/sec) elapsed = 0:0:11:07 / Tue Jan 29 18:40:44 2019
GPGPU-Sim uArch: cycles simulated: 760151  inst.: 12593083 (ipc=20.9) sim_rate=18851 (inst/sec) elapsed = 0:0:11:08 / Tue Jan 29 18:40:45 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 760651  inst.: 12605363 (ipc=21.0) sim_rate=18842 (inst/sec) elapsed = 0:0:11:09 / Tue Jan 29 18:40:46 2019
GPGPU-Sim uArch: cycles simulated: 761151  inst.: 12614387 (ipc=20.9) sim_rate=18799 (inst/sec) elapsed = 0:0:11:11 / Tue Jan 29 18:40:48 2019
GPGPU-Sim uArch: cycles simulated: 761651  inst.: 12626419 (ipc=21.0) sim_rate=18789 (inst/sec) elapsed = 0:0:11:12 / Tue Jan 29 18:40:49 2019
GPGPU-Sim uArch: cycles simulated: 762151  inst.: 12636499 (ipc=21.0) sim_rate=18776 (inst/sec) elapsed = 0:0:11:13 / Tue Jan 29 18:40:50 2019
GPGPU-Sim uArch: cycles simulated: 762651  inst.: 12644459 (ipc=20.9) sim_rate=18760 (inst/sec) elapsed = 0:0:11:14 / Tue Jan 29 18:40:51 2019
GPGPU-Sim uArch: cycles simulated: 763151  inst.: 12658899 (ipc=21.0) sim_rate=18753 (inst/sec) elapsed = 0:0:11:15 / Tue Jan 29 18:40:52 2019
GPGPU-Sim uArch: cycles simulated: 763651  inst.: 12668955 (ipc=21.0) sim_rate=18741 (inst/sec) elapsed = 0:0:11:16 / Tue Jan 29 18:40:53 2019
GPGPU-Sim uArch: cycles simulated: 764151  inst.: 12678243 (ipc=20.9) sim_rate=18727 (inst/sec) elapsed = 0:0:11:17 / Tue Jan 29 18:40:54 2019
GPGPU-Sim uArch: cycles simulated: 764651  inst.: 12689467 (ipc=21.0) sim_rate=18716 (inst/sec) elapsed = 0:0:11:18 / Tue Jan 29 18:40:55 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 765151  inst.: 12703419 (ipc=21.0) sim_rate=18709 (inst/sec) elapsed = 0:0:11:19 / Tue Jan 29 18:40:56 2019
GPGPU-Sim uArch: cycles simulated: 765651  inst.: 12714491 (ipc=21.0) sim_rate=18670 (inst/sec) elapsed = 0:0:11:21 / Tue Jan 29 18:40:58 2019
GPGPU-Sim uArch: cycles simulated: 766151  inst.: 12720379 (ipc=21.0) sim_rate=18651 (inst/sec) elapsed = 0:0:11:22 / Tue Jan 29 18:40:59 2019
GPGPU-Sim uArch: cycles simulated: 766651  inst.: 12734459 (ipc=21.0) sim_rate=18644 (inst/sec) elapsed = 0:0:11:23 / Tue Jan 29 18:41:00 2019
GPGPU-Sim uArch: cycles simulated: 767151  inst.: 12743227 (ipc=21.0) sim_rate=18630 (inst/sec) elapsed = 0:0:11:24 / Tue Jan 29 18:41:01 2019
GPGPU-Sim uArch: cycles simulated: 767651  inst.: 12755595 (ipc=21.0) sim_rate=18621 (inst/sec) elapsed = 0:0:11:25 / Tue Jan 29 18:41:02 2019
GPGPU-Sim uArch: cycles simulated: 768151  inst.: 12765859 (ipc=21.0) sim_rate=18582 (inst/sec) elapsed = 0:0:11:27 / Tue Jan 29 18:41:04 2019
GPGPU-Sim uArch: cycles simulated: 768651  inst.: 12779147 (ipc=21.1) sim_rate=18574 (inst/sec) elapsed = 0:0:11:28 / Tue Jan 29 18:41:05 2019
GPGPU-Sim uArch: cycles simulated: 769151  inst.: 12786907 (ipc=21.0) sim_rate=18558 (inst/sec) elapsed = 0:0:11:29 / Tue Jan 29 18:41:06 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1,0,0) tid=(385,0,0)
GPGPU-Sim uArch: cycles simulated: 769651  inst.: 12796379 (ipc=21.0) sim_rate=18518 (inst/sec) elapsed = 0:0:11:31 / Tue Jan 29 18:41:08 2019
GPGPU-Sim uArch: cycles simulated: 770151  inst.: 12809819 (ipc=21.0) sim_rate=18511 (inst/sec) elapsed = 0:0:11:32 / Tue Jan 29 18:41:09 2019
GPGPU-Sim uArch: cycles simulated: 770651  inst.: 12818875 (ipc=21.0) sim_rate=18497 (inst/sec) elapsed = 0:0:11:33 / Tue Jan 29 18:41:10 2019
GPGPU-Sim uArch: cycles simulated: 771151  inst.: 12830155 (ipc=21.0) sim_rate=18487 (inst/sec) elapsed = 0:0:11:34 / Tue Jan 29 18:41:11 2019
GPGPU-Sim uArch: cycles simulated: 771651  inst.: 12841475 (ipc=21.0) sim_rate=18476 (inst/sec) elapsed = 0:0:11:35 / Tue Jan 29 18:41:12 2019
GPGPU-Sim uArch: cycles simulated: 772151  inst.: 12854051 (ipc=21.1) sim_rate=18441 (inst/sec) elapsed = 0:0:11:37 / Tue Jan 29 18:41:14 2019
GPGPU-Sim uArch: cycles simulated: 772651  inst.: 12866195 (ipc=21.1) sim_rate=18432 (inst/sec) elapsed = 0:0:11:38 / Tue Jan 29 18:41:15 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 774651  inst.: 12909739 (ipc=21.1) sim_rate=18468 (inst/sec) elapsed = 0:0:11:39 / Tue Jan 29 18:41:16 2019
GPGPU-Sim uArch: cycles simulated: 776651  inst.: 12951683 (ipc=21.1) sim_rate=18502 (inst/sec) elapsed = 0:0:11:40 / Tue Jan 29 18:41:17 2019
GPGPU-Sim uArch: cycles simulated: 778651  inst.: 12990955 (ipc=21.1) sim_rate=18532 (inst/sec) elapsed = 0:0:11:41 / Tue Jan 29 18:41:18 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 781151  inst.: 13048083 (ipc=21.1) sim_rate=18587 (inst/sec) elapsed = 0:0:11:42 / Tue Jan 29 18:41:19 2019
GPGPU-Sim uArch: cycles simulated: 783151  inst.: 13092731 (ipc=21.2) sim_rate=18624 (inst/sec) elapsed = 0:0:11:43 / Tue Jan 29 18:41:20 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 785151  inst.: 13134683 (ipc=21.2) sim_rate=18657 (inst/sec) elapsed = 0:0:11:44 / Tue Jan 29 18:41:21 2019
GPGPU-Sim uArch: cycles simulated: 787651  inst.: 13188099 (ipc=21.2) sim_rate=18706 (inst/sec) elapsed = 0:0:11:45 / Tue Jan 29 18:41:22 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 789651  inst.: 13229219 (ipc=21.2) sim_rate=18738 (inst/sec) elapsed = 0:0:11:46 / Tue Jan 29 18:41:23 2019
GPGPU-Sim uArch: cycles simulated: 791651  inst.: 13275243 (ipc=21.2) sim_rate=18776 (inst/sec) elapsed = 0:0:11:47 / Tue Jan 29 18:41:24 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 793651  inst.: 13321307 (ipc=21.2) sim_rate=18815 (inst/sec) elapsed = 0:0:11:48 / Tue Jan 29 18:41:25 2019
GPGPU-Sim uArch: cycles simulated: 795651  inst.: 13368091 (ipc=21.3) sim_rate=18854 (inst/sec) elapsed = 0:0:11:49 / Tue Jan 29 18:41:26 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(0,0,0) tid=(345,0,0)
GPGPU-Sim uArch: cycles simulated: 797651  inst.: 13410011 (ipc=21.3) sim_rate=18887 (inst/sec) elapsed = 0:0:11:50 / Tue Jan 29 18:41:27 2019
GPGPU-Sim uArch: cycles simulated: 799651  inst.: 13454403 (ipc=21.3) sim_rate=18923 (inst/sec) elapsed = 0:0:11:51 / Tue Jan 29 18:41:28 2019
GPGPU-Sim uArch: cycles simulated: 801151  inst.: 13483963 (ipc=21.3) sim_rate=18938 (inst/sec) elapsed = 0:0:11:52 / Tue Jan 29 18:41:29 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(0,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 803151  inst.: 13524659 (ipc=21.3) sim_rate=18968 (inst/sec) elapsed = 0:0:11:53 / Tue Jan 29 18:41:30 2019
GPGPU-Sim uArch: cycles simulated: 805151  inst.: 13560987 (ipc=21.2) sim_rate=18992 (inst/sec) elapsed = 0:0:11:54 / Tue Jan 29 18:41:31 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 807151  inst.: 13598835 (ipc=21.1) sim_rate=19019 (inst/sec) elapsed = 0:0:11:55 / Tue Jan 29 18:41:32 2019
GPGPU-Sim uArch: cycles simulated: 809151  inst.: 13637515 (ipc=21.1) sim_rate=19046 (inst/sec) elapsed = 0:0:11:56 / Tue Jan 29 18:41:33 2019
GPGPU-Sim uArch: cycles simulated: 811151  inst.: 13677083 (ipc=21.1) sim_rate=19075 (inst/sec) elapsed = 0:0:11:57 / Tue Jan 29 18:41:34 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(0,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 813151  inst.: 13711571 (ipc=21.0) sim_rate=19096 (inst/sec) elapsed = 0:0:11:58 / Tue Jan 29 18:41:35 2019
GPGPU-Sim uArch: cycles simulated: 815151  inst.: 13744851 (ipc=20.9) sim_rate=19116 (inst/sec) elapsed = 0:0:11:59 / Tue Jan 29 18:41:36 2019
GPGPU-Sim uArch: cycles simulated: 817151  inst.: 13776251 (ipc=20.8) sim_rate=19133 (inst/sec) elapsed = 0:0:12:00 / Tue Jan 29 18:41:37 2019
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 818651  inst.: 13803299 (ipc=20.8) sim_rate=19144 (inst/sec) elapsed = 0:0:12:01 / Tue Jan 29 18:41:38 2019
GPGPU-Sim uArch: cycles simulated: 820651  inst.: 13837235 (ipc=20.7) sim_rate=19165 (inst/sec) elapsed = 0:0:12:02 / Tue Jan 29 18:41:39 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1,0,0) tid=(361,0,0)
GPGPU-Sim uArch: cycles simulated: 822651  inst.: 13873459 (ipc=20.7) sim_rate=19188 (inst/sec) elapsed = 0:0:12:03 / Tue Jan 29 18:41:40 2019
GPGPU-Sim uArch: cycles simulated: 824651  inst.: 13904059 (ipc=20.6) sim_rate=19204 (inst/sec) elapsed = 0:0:12:04 / Tue Jan 29 18:41:41 2019
GPGPU-Sim uArch: cycles simulated: 826651  inst.: 13942195 (ipc=20.6) sim_rate=19230 (inst/sec) elapsed = 0:0:12:05 / Tue Jan 29 18:41:42 2019
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 829151  inst.: 13980459 (ipc=20.5) sim_rate=19256 (inst/sec) elapsed = 0:0:12:06 / Tue Jan 29 18:41:43 2019
GPGPU-Sim uArch: cycles simulated: 831151  inst.: 14011211 (ipc=20.4) sim_rate=19272 (inst/sec) elapsed = 0:0:12:07 / Tue Jan 29 18:41:44 2019
GPGPU-Sim uArch: cycles simulated: 833151  inst.: 14044403 (ipc=20.3) sim_rate=19291 (inst/sec) elapsed = 0:0:12:08 / Tue Jan 29 18:41:45 2019
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 835151  inst.: 14073683 (ipc=20.2) sim_rate=19305 (inst/sec) elapsed = 0:0:12:09 / Tue Jan 29 18:41:46 2019
GPGPU-Sim uArch: cycles simulated: 837151  inst.: 14107499 (ipc=20.2) sim_rate=19325 (inst/sec) elapsed = 0:0:12:10 / Tue Jan 29 18:41:47 2019
GPGPU-Sim uArch: cycles simulated: 839151  inst.: 14139675 (ipc=20.1) sim_rate=19342 (inst/sec) elapsed = 0:0:12:11 / Tue Jan 29 18:41:48 2019
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 841151  inst.: 14168883 (ipc=20.0) sim_rate=19356 (inst/sec) elapsed = 0:0:12:12 / Tue Jan 29 18:41:49 2019
GPGPU-Sim uArch: cycles simulated: 843151  inst.: 14204443 (ipc=20.0) sim_rate=19378 (inst/sec) elapsed = 0:0:12:13 / Tue Jan 29 18:41:50 2019
GPGPU-Sim uArch: cycles simulated: 845151  inst.: 14233571 (ipc=19.9) sim_rate=19391 (inst/sec) elapsed = 0:0:12:14 / Tue Jan 29 18:41:51 2019
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,0,0) tid=(257,0,0)
GPGPU-Sim uArch: cycles simulated: 847151  inst.: 14262491 (ipc=19.8) sim_rate=19404 (inst/sec) elapsed = 0:0:12:15 / Tue Jan 29 18:41:52 2019
GPGPU-Sim uArch: cycles simulated: 849151  inst.: 14291651 (ipc=19.8) sim_rate=19418 (inst/sec) elapsed = 0:0:12:16 / Tue Jan 29 18:41:53 2019
GPGPU-Sim uArch: cycles simulated: 851151  inst.: 14322059 (ipc=19.7) sim_rate=19432 (inst/sec) elapsed = 0:0:12:17 / Tue Jan 29 18:41:54 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(0,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 853151  inst.: 14354875 (ipc=19.7) sim_rate=19451 (inst/sec) elapsed = 0:0:12:18 / Tue Jan 29 18:41:55 2019
GPGPU-Sim uArch: cycles simulated: 854651  inst.: 14383531 (ipc=19.6) sim_rate=19463 (inst/sec) elapsed = 0:0:12:19 / Tue Jan 29 18:41:56 2019
GPGPU-Sim uArch: cycles simulated: 856651  inst.: 14414707 (ipc=19.6) sim_rate=19479 (inst/sec) elapsed = 0:0:12:20 / Tue Jan 29 18:41:57 2019
GPGPU-Sim uArch: cycles simulated: 857651  inst.: 14428571 (ipc=19.6) sim_rate=19471 (inst/sec) elapsed = 0:0:12:21 / Tue Jan 29 18:41:58 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 859651  inst.: 14459331 (ipc=19.5) sim_rate=19486 (inst/sec) elapsed = 0:0:12:22 / Tue Jan 29 18:41:59 2019
GPGPU-Sim uArch: cycles simulated: 861151  inst.: 14480539 (ipc=19.4) sim_rate=19489 (inst/sec) elapsed = 0:0:12:23 / Tue Jan 29 18:42:00 2019
GPGPU-Sim uArch: cycles simulated: 863151  inst.: 14514603 (ipc=19.4) sim_rate=19508 (inst/sec) elapsed = 0:0:12:24 / Tue Jan 29 18:42:01 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(0,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 864651  inst.: 14537635 (ipc=19.4) sim_rate=19513 (inst/sec) elapsed = 0:0:12:25 / Tue Jan 29 18:42:02 2019
GPGPU-Sim uArch: cycles simulated: 866151  inst.: 14557067 (ipc=19.3) sim_rate=19513 (inst/sec) elapsed = 0:0:12:26 / Tue Jan 29 18:42:03 2019
GPGPU-Sim uArch: cycles simulated: 868151  inst.: 14589643 (ipc=19.3) sim_rate=19530 (inst/sec) elapsed = 0:0:12:27 / Tue Jan 29 18:42:04 2019
GPGPU-Sim uArch: cycles simulated: 870151  inst.: 14617387 (ipc=19.2) sim_rate=19541 (inst/sec) elapsed = 0:0:12:28 / Tue Jan 29 18:42:05 2019
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 871651  inst.: 14639611 (ipc=19.2) sim_rate=19545 (inst/sec) elapsed = 0:0:12:29 / Tue Jan 29 18:42:06 2019
GPGPU-Sim uArch: cycles simulated: 873151  inst.: 14664763 (ipc=19.1) sim_rate=19553 (inst/sec) elapsed = 0:0:12:30 / Tue Jan 29 18:42:07 2019
GPGPU-Sim uArch: cycles simulated: 875151  inst.: 14696739 (ipc=19.1) sim_rate=19569 (inst/sec) elapsed = 0:0:12:31 / Tue Jan 29 18:42:08 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 876651  inst.: 14723755 (ipc=19.1) sim_rate=19579 (inst/sec) elapsed = 0:0:12:32 / Tue Jan 29 18:42:09 2019
GPGPU-Sim uArch: cycles simulated: 878651  inst.: 14750275 (ipc=19.0) sim_rate=19588 (inst/sec) elapsed = 0:0:12:33 / Tue Jan 29 18:42:10 2019
GPGPU-Sim uArch: cycles simulated: 880151  inst.: 14769131 (ipc=19.0) sim_rate=19587 (inst/sec) elapsed = 0:0:12:34 / Tue Jan 29 18:42:11 2019
GPGPU-Sim uArch: cycles simulated: 882151  inst.: 14803043 (ipc=19.0) sim_rate=19606 (inst/sec) elapsed = 0:0:12:35 / Tue Jan 29 18:42:12 2019
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(0,0,0) tid=(273,0,0)
GPGPU-Sim uArch: cycles simulated: 884151  inst.: 14833267 (ipc=18.9) sim_rate=19620 (inst/sec) elapsed = 0:0:12:36 / Tue Jan 29 18:42:13 2019
GPGPU-Sim uArch: cycles simulated: 886151  inst.: 14867899 (ipc=18.9) sim_rate=19640 (inst/sec) elapsed = 0:0:12:37 / Tue Jan 29 18:42:14 2019
GPGPU-Sim uArch: cycles simulated: 887651  inst.: 14888395 (ipc=18.8) sim_rate=19641 (inst/sec) elapsed = 0:0:12:38 / Tue Jan 29 18:42:15 2019
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,0,0) tid=(289,0,0)
GPGPU-Sim uArch: cycles simulated: 889651  inst.: 14918843 (ipc=18.8) sim_rate=19655 (inst/sec) elapsed = 0:0:12:39 / Tue Jan 29 18:42:16 2019
GPGPU-Sim uArch: cycles simulated: 891651  inst.: 14944819 (ipc=18.7) sim_rate=19664 (inst/sec) elapsed = 0:0:12:40 / Tue Jan 29 18:42:17 2019
GPGPU-Sim uArch: cycles simulated: 893651  inst.: 14976723 (ipc=18.7) sim_rate=19680 (inst/sec) elapsed = 0:0:12:41 / Tue Jan 29 18:42:18 2019
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 895651  inst.: 15008835 (ipc=18.7) sim_rate=19696 (inst/sec) elapsed = 0:0:12:42 / Tue Jan 29 18:42:19 2019
GPGPU-Sim uArch: cycles simulated: 897651  inst.: 15038851 (ipc=18.6) sim_rate=19710 (inst/sec) elapsed = 0:0:12:43 / Tue Jan 29 18:42:20 2019
GPGPU-Sim uArch: cycles simulated: 899151  inst.: 15061227 (ipc=18.6) sim_rate=19713 (inst/sec) elapsed = 0:0:12:44 / Tue Jan 29 18:42:21 2019
GPGPU-Sim uArch: cycles simulated: 901151  inst.: 15091819 (ipc=18.6) sim_rate=19727 (inst/sec) elapsed = 0:0:12:45 / Tue Jan 29 18:42:22 2019
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 903151  inst.: 15123219 (ipc=18.6) sim_rate=19743 (inst/sec) elapsed = 0:0:12:46 / Tue Jan 29 18:42:23 2019
GPGPU-Sim uArch: cycles simulated: 905151  inst.: 15159475 (ipc=18.6) sim_rate=19764 (inst/sec) elapsed = 0:0:12:47 / Tue Jan 29 18:42:24 2019
GPGPU-Sim uArch: cycles simulated: 905651  inst.: 15161555 (ipc=18.5) sim_rate=19741 (inst/sec) elapsed = 0:0:12:48 / Tue Jan 29 18:42:25 2019
GPGPU-Sim uArch: cycles simulated: 906151  inst.: 15169259 (ipc=18.5) sim_rate=19725 (inst/sec) elapsed = 0:0:12:49 / Tue Jan 29 18:42:26 2019
GPGPU-Sim uArch: cycles simulated: 906651  inst.: 15179339 (ipc=18.5) sim_rate=19713 (inst/sec) elapsed = 0:0:12:50 / Tue Jan 29 18:42:27 2019
GPGPU-Sim uArch: cycles simulated: 907151  inst.: 15184347 (ipc=18.5) sim_rate=19694 (inst/sec) elapsed = 0:0:12:51 / Tue Jan 29 18:42:28 2019
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(0,0,0) tid=(417,0,0)
GPGPU-Sim uArch: cycles simulated: 907651  inst.: 15194715 (ipc=18.5) sim_rate=19682 (inst/sec) elapsed = 0:0:12:52 / Tue Jan 29 18:42:29 2019
GPGPU-Sim uArch: cycles simulated: 908151  inst.: 15198203 (ipc=18.5) sim_rate=19661 (inst/sec) elapsed = 0:0:12:53 / Tue Jan 29 18:42:30 2019
GPGPU-Sim uArch: cycles simulated: 908651  inst.: 15209115 (ipc=18.5) sim_rate=19650 (inst/sec) elapsed = 0:0:12:54 / Tue Jan 29 18:42:31 2019
GPGPU-Sim uArch: cycles simulated: 909151  inst.: 15216211 (ipc=18.5) sim_rate=19633 (inst/sec) elapsed = 0:0:12:55 / Tue Jan 29 18:42:32 2019
GPGPU-Sim uArch: cycles simulated: 909651  inst.: 15222675 (ipc=18.4) sim_rate=19616 (inst/sec) elapsed = 0:0:12:56 / Tue Jan 29 18:42:33 2019
GPGPU-Sim uArch: cycles simulated: 910151  inst.: 15229267 (ipc=18.4) sim_rate=19600 (inst/sec) elapsed = 0:0:12:57 / Tue Jan 29 18:42:34 2019
GPGPU-Sim uArch: cycles simulated: 910651  inst.: 15240083 (ipc=18.4) sim_rate=19563 (inst/sec) elapsed = 0:0:12:59 / Tue Jan 29 18:42:36 2019
GPGPU-Sim uArch: cycles simulated: 911151  inst.: 15244683 (ipc=18.4) sim_rate=19544 (inst/sec) elapsed = 0:0:13:00 / Tue Jan 29 18:42:37 2019
GPGPU-Sim uArch: cycles simulated: 911651  inst.: 15254299 (ipc=18.4) sim_rate=19531 (inst/sec) elapsed = 0:0:13:01 / Tue Jan 29 18:42:38 2019
GPGPU-Sim uArch: cycles simulated: 912151  inst.: 15259003 (ipc=18.4) sim_rate=19512 (inst/sec) elapsed = 0:0:13:02 / Tue Jan 29 18:42:39 2019
GPGPU-Sim uArch: cycles simulated: 912651  inst.: 15269331 (ipc=18.4) sim_rate=19501 (inst/sec) elapsed = 0:0:13:03 / Tue Jan 29 18:42:40 2019
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(0,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 913151  inst.: 15278211 (ipc=18.4) sim_rate=19487 (inst/sec) elapsed = 0:0:13:04 / Tue Jan 29 18:42:41 2019
GPGPU-Sim uArch: cycles simulated: 913651  inst.: 15284355 (ipc=18.4) sim_rate=19470 (inst/sec) elapsed = 0:0:13:05 / Tue Jan 29 18:42:42 2019
GPGPU-Sim uArch: cycles simulated: 914151  inst.: 15293827 (ipc=18.4) sim_rate=19457 (inst/sec) elapsed = 0:0:13:06 / Tue Jan 29 18:42:43 2019
GPGPU-Sim uArch: cycles simulated: 914651  inst.: 15298819 (ipc=18.4) sim_rate=19439 (inst/sec) elapsed = 0:0:13:07 / Tue Jan 29 18:42:44 2019
GPGPU-Sim uArch: cycles simulated: 915151  inst.: 15305595 (ipc=18.4) sim_rate=19423 (inst/sec) elapsed = 0:0:13:08 / Tue Jan 29 18:42:45 2019
GPGPU-Sim uArch: cycles simulated: 915651  inst.: 15315707 (ipc=18.4) sim_rate=19411 (inst/sec) elapsed = 0:0:13:09 / Tue Jan 29 18:42:46 2019
GPGPU-Sim uArch: cycles simulated: 916151  inst.: 15319643 (ipc=18.3) sim_rate=19391 (inst/sec) elapsed = 0:0:13:10 / Tue Jan 29 18:42:47 2019
GPGPU-Sim uArch: cycles simulated: 916651  inst.: 15329211 (ipc=18.3) sim_rate=19379 (inst/sec) elapsed = 0:0:13:11 / Tue Jan 29 18:42:48 2019
GPGPU-Sim uArch: cycles simulated: 917151  inst.: 15335259 (ipc=18.3) sim_rate=19362 (inst/sec) elapsed = 0:0:13:12 / Tue Jan 29 18:42:49 2019
GPGPU-Sim uArch: cycles simulated: 917651  inst.: 15342267 (ipc=18.3) sim_rate=19347 (inst/sec) elapsed = 0:0:13:13 / Tue Jan 29 18:42:50 2019
GPGPU-Sim uArch: cycles simulated: 918151  inst.: 15353547 (ipc=18.3) sim_rate=19336 (inst/sec) elapsed = 0:0:13:14 / Tue Jan 29 18:42:51 2019
GPGPU-Sim uArch: cycles simulated: 918651  inst.: 15358571 (ipc=18.3) sim_rate=19294 (inst/sec) elapsed = 0:0:13:16 / Tue Jan 29 18:42:53 2019
GPGPU-Sim uArch: cycles simulated: 919151  inst.: 15369987 (ipc=18.3) sim_rate=19284 (inst/sec) elapsed = 0:0:13:17 / Tue Jan 29 18:42:54 2019
GPGPU-Sim uArch: cycles simulated: 919651  inst.: 15371107 (ipc=18.3) sim_rate=19262 (inst/sec) elapsed = 0:0:13:18 / Tue Jan 29 18:42:55 2019
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,0,0) tid=(409,0,0)
GPGPU-Sim uArch: cycles simulated: 920151  inst.: 15383619 (ipc=18.3) sim_rate=19253 (inst/sec) elapsed = 0:0:13:19 / Tue Jan 29 18:42:56 2019
GPGPU-Sim uArch: cycles simulated: 920651  inst.: 15389187 (ipc=18.3) sim_rate=19236 (inst/sec) elapsed = 0:0:13:20 / Tue Jan 29 18:42:57 2019
GPGPU-Sim uArch: cycles simulated: 921151  inst.: 15398947 (ipc=18.3) sim_rate=19224 (inst/sec) elapsed = 0:0:13:21 / Tue Jan 29 18:42:58 2019
GPGPU-Sim uArch: cycles simulated: 921651  inst.: 15406219 (ipc=18.3) sim_rate=19209 (inst/sec) elapsed = 0:0:13:22 / Tue Jan 29 18:42:59 2019
GPGPU-Sim uArch: cycles simulated: 922151  inst.: 15411723 (ipc=18.3) sim_rate=19192 (inst/sec) elapsed = 0:0:13:23 / Tue Jan 29 18:43:00 2019
GPGPU-Sim uArch: cycles simulated: 922651  inst.: 15422563 (ipc=18.3) sim_rate=19182 (inst/sec) elapsed = 0:0:13:24 / Tue Jan 29 18:43:01 2019
GPGPU-Sim uArch: cycles simulated: 923151  inst.: 15426291 (ipc=18.2) sim_rate=19163 (inst/sec) elapsed = 0:0:13:25 / Tue Jan 29 18:43:02 2019
GPGPU-Sim uArch: cycles simulated: 923651  inst.: 15437779 (ipc=18.2) sim_rate=19153 (inst/sec) elapsed = 0:0:13:26 / Tue Jan 29 18:43:03 2019
GPGPU-Sim uArch: cycles simulated: 924151  inst.: 15443411 (ipc=18.2) sim_rate=19136 (inst/sec) elapsed = 0:0:13:27 / Tue Jan 29 18:43:04 2019
GPGPU-Sim uArch: cycles simulated: 924651  inst.: 15445971 (ipc=18.2) sim_rate=19116 (inst/sec) elapsed = 0:0:13:28 / Tue Jan 29 18:43:05 2019
GPGPU-Sim uArch: cycles simulated: 925151  inst.: 15461547 (ipc=18.2) sim_rate=19111 (inst/sec) elapsed = 0:0:13:29 / Tue Jan 29 18:43:06 2019
GPGPU-Sim uArch: cycles simulated: 925651  inst.: 15462987 (ipc=18.2) sim_rate=19090 (inst/sec) elapsed = 0:0:13:30 / Tue Jan 29 18:43:07 2019
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 926151  inst.: 15473467 (ipc=18.2) sim_rate=19055 (inst/sec) elapsed = 0:0:13:32 / Tue Jan 29 18:43:09 2019
GPGPU-Sim uArch: cycles simulated: 926651  inst.: 15481451 (ipc=18.2) sim_rate=19042 (inst/sec) elapsed = 0:0:13:33 / Tue Jan 29 18:43:10 2019
GPGPU-Sim uArch: cycles simulated: 927151  inst.: 15484971 (ipc=18.2) sim_rate=19023 (inst/sec) elapsed = 0:0:13:34 / Tue Jan 29 18:43:11 2019
GPGPU-Sim uArch: cycles simulated: 927651  inst.: 15499539 (ipc=18.2) sim_rate=19017 (inst/sec) elapsed = 0:0:13:35 / Tue Jan 29 18:43:12 2019
GPGPU-Sim uArch: cycles simulated: 928151  inst.: 15502867 (ipc=18.2) sim_rate=18998 (inst/sec) elapsed = 0:0:13:36 / Tue Jan 29 18:43:13 2019
GPGPU-Sim uArch: cycles simulated: 928651  inst.: 15509611 (ipc=18.2) sim_rate=18983 (inst/sec) elapsed = 0:0:13:37 / Tue Jan 29 18:43:14 2019
GPGPU-Sim uArch: cycles simulated: 929151  inst.: 15519259 (ipc=18.2) sim_rate=18972 (inst/sec) elapsed = 0:0:13:38 / Tue Jan 29 18:43:15 2019
GPGPU-Sim uArch: cycles simulated: 929651  inst.: 15525371 (ipc=18.2) sim_rate=18956 (inst/sec) elapsed = 0:0:13:39 / Tue Jan 29 18:43:16 2019
GPGPU-Sim uArch: cycles simulated: 930151  inst.: 15535867 (ipc=18.2) sim_rate=18923 (inst/sec) elapsed = 0:0:13:41 / Tue Jan 29 18:43:18 2019
GPGPU-Sim uArch: cycles simulated: 930651  inst.: 15539963 (ipc=18.1) sim_rate=18905 (inst/sec) elapsed = 0:0:13:42 / Tue Jan 29 18:43:19 2019
GPGPU-Sim uArch: cycles simulated: 931151  inst.: 15553971 (ipc=18.2) sim_rate=18899 (inst/sec) elapsed = 0:0:13:43 / Tue Jan 29 18:43:20 2019
GPGPU-Sim uArch: cycles simulated: 931651  inst.: 15555699 (ipc=18.1) sim_rate=18878 (inst/sec) elapsed = 0:0:13:44 / Tue Jan 29 18:43:21 2019
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 932151  inst.: 15563443 (ipc=18.1) sim_rate=18864 (inst/sec) elapsed = 0:0:13:45 / Tue Jan 29 18:43:22 2019
GPGPU-Sim uArch: cycles simulated: 932651  inst.: 15570995 (ipc=18.1) sim_rate=18851 (inst/sec) elapsed = 0:0:13:46 / Tue Jan 29 18:43:23 2019
GPGPU-Sim uArch: cycles simulated: 933151  inst.: 15573651 (ipc=18.1) sim_rate=18831 (inst/sec) elapsed = 0:0:13:47 / Tue Jan 29 18:43:24 2019
GPGPU-Sim uArch: cycles simulated: 933651  inst.: 15590363 (ipc=18.1) sim_rate=18806 (inst/sec) elapsed = 0:0:13:49 / Tue Jan 29 18:43:26 2019
GPGPU-Sim uArch: cycles simulated: 934151  inst.: 15593843 (ipc=18.1) sim_rate=18787 (inst/sec) elapsed = 0:0:13:50 / Tue Jan 29 18:43:27 2019
GPGPU-Sim uArch: cycles simulated: 934651  inst.: 15605859 (ipc=18.1) sim_rate=18779 (inst/sec) elapsed = 0:0:13:51 / Tue Jan 29 18:43:28 2019
GPGPU-Sim uArch: cycles simulated: 935151  inst.: 15612099 (ipc=18.1) sim_rate=18764 (inst/sec) elapsed = 0:0:13:52 / Tue Jan 29 18:43:29 2019
GPGPU-Sim uArch: cycles simulated: 935651  inst.: 15623707 (ipc=18.1) sim_rate=18755 (inst/sec) elapsed = 0:0:13:53 / Tue Jan 29 18:43:30 2019
GPGPU-Sim uArch: cycles simulated: 936151  inst.: 15630203 (ipc=18.1) sim_rate=18741 (inst/sec) elapsed = 0:0:13:54 / Tue Jan 29 18:43:31 2019
GPGPU-Sim uArch: cycles simulated: 936651  inst.: 15636923 (ipc=18.1) sim_rate=18726 (inst/sec) elapsed = 0:0:13:55 / Tue Jan 29 18:43:32 2019
GPGPU-Sim uArch: cycles simulated: 937151  inst.: 15644379 (ipc=18.1) sim_rate=18713 (inst/sec) elapsed = 0:0:13:56 / Tue Jan 29 18:43:33 2019
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 937651  inst.: 15653115 (ipc=18.1) sim_rate=18701 (inst/sec) elapsed = 0:0:13:57 / Tue Jan 29 18:43:34 2019
GPGPU-Sim uArch: cycles simulated: 938151  inst.: 15660427 (ipc=18.1) sim_rate=18687 (inst/sec) elapsed = 0:0:13:58 / Tue Jan 29 18:43:35 2019
GPGPU-Sim uArch: cycles simulated: 938651  inst.: 15668651 (ipc=18.1) sim_rate=18653 (inst/sec) elapsed = 0:0:14:00 / Tue Jan 29 18:43:37 2019
GPGPU-Sim uArch: cycles simulated: 939151  inst.: 15675563 (ipc=18.1) sim_rate=18639 (inst/sec) elapsed = 0:0:14:01 / Tue Jan 29 18:43:38 2019
GPGPU-Sim uArch: cycles simulated: 939651  inst.: 15686915 (ipc=18.1) sim_rate=18630 (inst/sec) elapsed = 0:0:14:02 / Tue Jan 29 18:43:39 2019
GPGPU-Sim uArch: cycles simulated: 940151  inst.: 15694947 (ipc=18.1) sim_rate=18617 (inst/sec) elapsed = 0:0:14:03 / Tue Jan 29 18:43:40 2019
GPGPU-Sim uArch: cycles simulated: 940651  inst.: 15703971 (ipc=18.1) sim_rate=18606 (inst/sec) elapsed = 0:0:14:04 / Tue Jan 29 18:43:41 2019
GPGPU-Sim uArch: cycles simulated: 941151  inst.: 15707523 (ipc=18.0) sim_rate=18588 (inst/sec) elapsed = 0:0:14:05 / Tue Jan 29 18:43:42 2019
GPGPU-Sim uArch: cycles simulated: 941651  inst.: 15717163 (ipc=18.0) sim_rate=18578 (inst/sec) elapsed = 0:0:14:06 / Tue Jan 29 18:43:43 2019
GPGPU-Sim uArch: cycles simulated: 942151  inst.: 15720779 (ipc=18.0) sim_rate=18560 (inst/sec) elapsed = 0:0:14:07 / Tue Jan 29 18:43:44 2019
GPGPU-Sim uArch: cycles simulated: 942651  inst.: 15728563 (ipc=18.0) sim_rate=18547 (inst/sec) elapsed = 0:0:14:08 / Tue Jan 29 18:43:45 2019
GPGPU-Sim uArch: cycles simulated: 943151  inst.: 15736083 (ipc=18.0) sim_rate=18534 (inst/sec) elapsed = 0:0:14:09 / Tue Jan 29 18:43:46 2019
GPGPU-Sim uArch: cycles simulated: 943651  inst.: 15742131 (ipc=18.0) sim_rate=18520 (inst/sec) elapsed = 0:0:14:10 / Tue Jan 29 18:43:47 2019
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 944151  inst.: 15751507 (ipc=18.0) sim_rate=18509 (inst/sec) elapsed = 0:0:14:11 / Tue Jan 29 18:43:48 2019
GPGPU-Sim uArch: cycles simulated: 944651  inst.: 15757803 (ipc=18.0) sim_rate=18495 (inst/sec) elapsed = 0:0:14:12 / Tue Jan 29 18:43:49 2019
GPGPU-Sim uArch: cycles simulated: 945151  inst.: 15768171 (ipc=18.0) sim_rate=18485 (inst/sec) elapsed = 0:0:14:13 / Tue Jan 29 18:43:50 2019
GPGPU-Sim uArch: cycles simulated: 945651  inst.: 15773619 (ipc=18.0) sim_rate=18470 (inst/sec) elapsed = 0:0:14:14 / Tue Jan 29 18:43:51 2019
GPGPU-Sim uArch: cycles simulated: 946151  inst.: 15782579 (ipc=18.0) sim_rate=18459 (inst/sec) elapsed = 0:0:14:15 / Tue Jan 29 18:43:52 2019
GPGPU-Sim uArch: cycles simulated: 946651  inst.: 15785171 (ipc=17.9) sim_rate=18419 (inst/sec) elapsed = 0:0:14:17 / Tue Jan 29 18:43:54 2019
GPGPU-Sim uArch: cycles simulated: 947151  inst.: 15799035 (ipc=18.0) sim_rate=18413 (inst/sec) elapsed = 0:0:14:18 / Tue Jan 29 18:43:55 2019
GPGPU-Sim uArch: cycles simulated: 947651  inst.: 15801723 (ipc=17.9) sim_rate=18395 (inst/sec) elapsed = 0:0:14:19 / Tue Jan 29 18:43:56 2019
GPGPU-Sim uArch: cycles simulated: 948151  inst.: 15810571 (ipc=17.9) sim_rate=18384 (inst/sec) elapsed = 0:0:14:20 / Tue Jan 29 18:43:57 2019
GPGPU-Sim uArch: cycles simulated: 948651  inst.: 15818707 (ipc=17.9) sim_rate=18372 (inst/sec) elapsed = 0:0:14:21 / Tue Jan 29 18:43:58 2019
GPGPU-Sim uArch: cycles simulated: 949151  inst.: 15826835 (ipc=17.9) sim_rate=18360 (inst/sec) elapsed = 0:0:14:22 / Tue Jan 29 18:43:59 2019
GPGPU-Sim uArch: cycles simulated: 949651  inst.: 15834115 (ipc=17.9) sim_rate=18347 (inst/sec) elapsed = 0:0:14:23 / Tue Jan 29 18:44:00 2019
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,0,0) tid=(401,0,0)
GPGPU-Sim uArch: cycles simulated: 950151  inst.: 15842267 (ipc=17.9) sim_rate=18335 (inst/sec) elapsed = 0:0:14:24 / Tue Jan 29 18:44:01 2019
GPGPU-Sim uArch: cycles simulated: 950651  inst.: 15848251 (ipc=17.9) sim_rate=18321 (inst/sec) elapsed = 0:0:14:25 / Tue Jan 29 18:44:02 2019
GPGPU-Sim uArch: cycles simulated: 951151  inst.: 15855219 (ipc=17.9) sim_rate=18308 (inst/sec) elapsed = 0:0:14:26 / Tue Jan 29 18:44:03 2019
GPGPU-Sim uArch: cycles simulated: 951651  inst.: 15861587 (ipc=17.9) sim_rate=18294 (inst/sec) elapsed = 0:0:14:27 / Tue Jan 29 18:44:04 2019
GPGPU-Sim uArch: cycles simulated: 952151  inst.: 15869971 (ipc=17.9) sim_rate=18283 (inst/sec) elapsed = 0:0:14:28 / Tue Jan 29 18:44:05 2019
GPGPU-Sim uArch: cycles simulated: 952651  inst.: 15879587 (ipc=17.9) sim_rate=18252 (inst/sec) elapsed = 0:0:14:30 / Tue Jan 29 18:44:07 2019
GPGPU-Sim uArch: cycles simulated: 953151  inst.: 15886075 (ipc=17.9) sim_rate=18238 (inst/sec) elapsed = 0:0:14:31 / Tue Jan 29 18:44:08 2019
GPGPU-Sim uArch: cycles simulated: 953651  inst.: 15895035 (ipc=17.9) sim_rate=18228 (inst/sec) elapsed = 0:0:14:32 / Tue Jan 29 18:44:09 2019
GPGPU-Sim uArch: cycles simulated: 954151  inst.: 15901435 (ipc=17.9) sim_rate=18214 (inst/sec) elapsed = 0:0:14:33 / Tue Jan 29 18:44:10 2019
GPGPU-Sim uArch: cycles simulated: 954651  inst.: 15910299 (ipc=17.9) sim_rate=18204 (inst/sec) elapsed = 0:0:14:34 / Tue Jan 29 18:44:11 2019
GPGPU-Sim uArch: cycles simulated: 955151  inst.: 15914467 (ipc=17.9) sim_rate=18187 (inst/sec) elapsed = 0:0:14:35 / Tue Jan 29 18:44:12 2019
GPGPU-Sim uArch: cycles simulated: 955651  inst.: 15924091 (ipc=17.9) sim_rate=18178 (inst/sec) elapsed = 0:0:14:36 / Tue Jan 29 18:44:13 2019
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 956151  inst.: 15928699 (ipc=17.8) sim_rate=18162 (inst/sec) elapsed = 0:0:14:37 / Tue Jan 29 18:44:14 2019
GPGPU-Sim uArch: cycles simulated: 956651  inst.: 15938347 (ipc=17.8) sim_rate=18153 (inst/sec) elapsed = 0:0:14:38 / Tue Jan 29 18:44:15 2019
GPGPU-Sim uArch: cycles simulated: 957151  inst.: 15945675 (ipc=17.8) sim_rate=18140 (inst/sec) elapsed = 0:0:14:39 / Tue Jan 29 18:44:16 2019
GPGPU-Sim uArch: cycles simulated: 957651  inst.: 15955427 (ipc=17.8) sim_rate=18131 (inst/sec) elapsed = 0:0:14:40 / Tue Jan 29 18:44:17 2019
GPGPU-Sim uArch: cycles simulated: 958151  inst.: 15963027 (ipc=17.8) sim_rate=18119 (inst/sec) elapsed = 0:0:14:41 / Tue Jan 29 18:44:18 2019
GPGPU-Sim uArch: cycles simulated: 958651  inst.: 15971267 (ipc=17.8) sim_rate=18108 (inst/sec) elapsed = 0:0:14:42 / Tue Jan 29 18:44:19 2019
GPGPU-Sim uArch: cycles simulated: 959151  inst.: 15977067 (ipc=17.8) sim_rate=18094 (inst/sec) elapsed = 0:0:14:43 / Tue Jan 29 18:44:20 2019
GPGPU-Sim uArch: cycles simulated: 959651  inst.: 15984531 (ipc=17.8) sim_rate=18082 (inst/sec) elapsed = 0:0:14:44 / Tue Jan 29 18:44:21 2019
GPGPU-Sim uArch: cycles simulated: 960151  inst.: 15990419 (ipc=17.8) sim_rate=18068 (inst/sec) elapsed = 0:0:14:45 / Tue Jan 29 18:44:22 2019
GPGPU-Sim uArch: cycles simulated: 960651  inst.: 15999443 (ipc=17.8) sim_rate=18037 (inst/sec) elapsed = 0:0:14:47 / Tue Jan 29 18:44:24 2019
GPGPU-Sim uArch: cycles simulated: 961151  inst.: 16004843 (ipc=17.8) sim_rate=18023 (inst/sec) elapsed = 0:0:14:48 / Tue Jan 29 18:44:25 2019
GPGPU-Sim uArch: cycles simulated: 961651  inst.: 16012363 (ipc=17.8) sim_rate=18011 (inst/sec) elapsed = 0:0:14:49 / Tue Jan 29 18:44:26 2019
GPGPU-Sim uArch: cycles simulated: 962151  inst.: 16019915 (ipc=17.8) sim_rate=17999 (inst/sec) elapsed = 0:0:14:50 / Tue Jan 29 18:44:27 2019
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1,0,0) tid=(481,0,0)
GPGPU-Sim uArch: cycles simulated: 962651  inst.: 16029107 (ipc=17.8) sim_rate=17990 (inst/sec) elapsed = 0:0:14:51 / Tue Jan 29 18:44:28 2019
GPGPU-Sim uArch: cycles simulated: 963151  inst.: 16034675 (ipc=17.8) sim_rate=17976 (inst/sec) elapsed = 0:0:14:52 / Tue Jan 29 18:44:29 2019
GPGPU-Sim uArch: cycles simulated: 963651  inst.: 16045883 (ipc=17.8) sim_rate=17968 (inst/sec) elapsed = 0:0:14:53 / Tue Jan 29 18:44:30 2019
GPGPU-Sim uArch: cycles simulated: 964151  inst.: 16051163 (ipc=17.8) sim_rate=17954 (inst/sec) elapsed = 0:0:14:54 / Tue Jan 29 18:44:31 2019
GPGPU-Sim uArch: cycles simulated: 964651  inst.: 16061299 (ipc=17.8) sim_rate=17945 (inst/sec) elapsed = 0:0:14:55 / Tue Jan 29 18:44:32 2019
GPGPU-Sim uArch: cycles simulated: 965151  inst.: 16066963 (ipc=17.8) sim_rate=17931 (inst/sec) elapsed = 0:0:14:56 / Tue Jan 29 18:44:33 2019
GPGPU-Sim uArch: cycles simulated: 965651  inst.: 16076755 (ipc=17.8) sim_rate=17922 (inst/sec) elapsed = 0:0:14:57 / Tue Jan 29 18:44:34 2019
GPGPU-Sim uArch: cycles simulated: 966151  inst.: 16083155 (ipc=17.7) sim_rate=17890 (inst/sec) elapsed = 0:0:14:59 / Tue Jan 29 18:44:36 2019
GPGPU-Sim uArch: cycles simulated: 966651  inst.: 16092547 (ipc=17.7) sim_rate=17880 (inst/sec) elapsed = 0:0:15:00 / Tue Jan 29 18:44:37 2019
GPGPU-Sim uArch: cycles simulated: 967151  inst.: 16097819 (ipc=17.7) sim_rate=17866 (inst/sec) elapsed = 0:0:15:01 / Tue Jan 29 18:44:38 2019
GPGPU-Sim uArch: cycles simulated: 967651  inst.: 16108371 (ipc=17.7) sim_rate=17858 (inst/sec) elapsed = 0:0:15:02 / Tue Jan 29 18:44:39 2019
GPGPU-Sim uArch: cycles simulated: 968151  inst.: 16111691 (ipc=17.7) sim_rate=17842 (inst/sec) elapsed = 0:0:15:03 / Tue Jan 29 18:44:40 2019
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,0,0) tid=(409,0,0)
GPGPU-Sim uArch: cycles simulated: 968651  inst.: 16119275 (ipc=17.7) sim_rate=17831 (inst/sec) elapsed = 0:0:15:04 / Tue Jan 29 18:44:41 2019
GPGPU-Sim uArch: cycles simulated: 969151  inst.: 16130251 (ipc=17.7) sim_rate=17803 (inst/sec) elapsed = 0:0:15:06 / Tue Jan 29 18:44:43 2019
GPGPU-Sim uArch: cycles simulated: 969651  inst.: 16139651 (ipc=17.7) sim_rate=17794 (inst/sec) elapsed = 0:0:15:07 / Tue Jan 29 18:44:44 2019
GPGPU-Sim uArch: cycles simulated: 970151  inst.: 16145331 (ipc=17.7) sim_rate=17781 (inst/sec) elapsed = 0:0:15:08 / Tue Jan 29 18:44:45 2019
GPGPU-Sim uArch: cycles simulated: 970651  inst.: 16150179 (ipc=17.7) sim_rate=17766 (inst/sec) elapsed = 0:0:15:09 / Tue Jan 29 18:44:46 2019
GPGPU-Sim uArch: cycles simulated: 971151  inst.: 16158371 (ipc=17.7) sim_rate=17756 (inst/sec) elapsed = 0:0:15:10 / Tue Jan 29 18:44:47 2019
GPGPU-Sim uArch: cycles simulated: 971651  inst.: 16166451 (ipc=17.7) sim_rate=17745 (inst/sec) elapsed = 0:0:15:11 / Tue Jan 29 18:44:48 2019
GPGPU-Sim uArch: cycles simulated: 972151  inst.: 16175363 (ipc=17.7) sim_rate=17736 (inst/sec) elapsed = 0:0:15:12 / Tue Jan 29 18:44:49 2019
GPGPU-Sim uArch: cycles simulated: 972651  inst.: 16180875 (ipc=17.7) sim_rate=17722 (inst/sec) elapsed = 0:0:15:13 / Tue Jan 29 18:44:50 2019
GPGPU-Sim uArch: cycles simulated: 973151  inst.: 16188523 (ipc=17.7) sim_rate=17711 (inst/sec) elapsed = 0:0:15:14 / Tue Jan 29 18:44:51 2019
GPGPU-Sim uArch: cycles simulated: 973651  inst.: 16196523 (ipc=17.7) sim_rate=17701 (inst/sec) elapsed = 0:0:15:15 / Tue Jan 29 18:44:52 2019
GPGPU-Sim uArch: cycles simulated: 974151  inst.: 16200147 (ipc=17.7) sim_rate=17685 (inst/sec) elapsed = 0:0:15:16 / Tue Jan 29 18:44:53 2019
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 974651  inst.: 16206987 (ipc=17.6) sim_rate=17673 (inst/sec) elapsed = 0:0:15:17 / Tue Jan 29 18:44:54 2019
GPGPU-Sim uArch: cycles simulated: 975151  inst.: 16215291 (ipc=17.6) sim_rate=17663 (inst/sec) elapsed = 0:0:15:18 / Tue Jan 29 18:44:55 2019
GPGPU-Sim uArch: cycles simulated: 975651  inst.: 16222939 (ipc=17.6) sim_rate=17652 (inst/sec) elapsed = 0:0:15:19 / Tue Jan 29 18:44:56 2019
GPGPU-Sim uArch: cycles simulated: 976151  inst.: 16232395 (ipc=17.6) sim_rate=17643 (inst/sec) elapsed = 0:0:15:20 / Tue Jan 29 18:44:57 2019
GPGPU-Sim uArch: cycles simulated: 976651  inst.: 16236731 (ipc=17.6) sim_rate=17629 (inst/sec) elapsed = 0:0:15:21 / Tue Jan 29 18:44:58 2019
GPGPU-Sim uArch: cycles simulated: 977151  inst.: 16245659 (ipc=17.6) sim_rate=17620 (inst/sec) elapsed = 0:0:15:22 / Tue Jan 29 18:44:59 2019
GPGPU-Sim uArch: cycles simulated: 977651  inst.: 16253491 (ipc=17.6) sim_rate=17609 (inst/sec) elapsed = 0:0:15:23 / Tue Jan 29 18:45:00 2019
GPGPU-Sim uArch: cycles simulated: 978151  inst.: 16261059 (ipc=17.6) sim_rate=17598 (inst/sec) elapsed = 0:0:15:24 / Tue Jan 29 18:45:01 2019
GPGPU-Sim uArch: cycles simulated: 978651  inst.: 16268795 (ipc=17.6) sim_rate=17587 (inst/sec) elapsed = 0:0:15:25 / Tue Jan 29 18:45:02 2019
GPGPU-Sim uArch: cycles simulated: 979151  inst.: 16276163 (ipc=17.6) sim_rate=17576 (inst/sec) elapsed = 0:0:15:26 / Tue Jan 29 18:45:03 2019
GPGPU-Sim uArch: cycles simulated: 979651  inst.: 16281403 (ipc=17.6) sim_rate=17563 (inst/sec) elapsed = 0:0:15:27 / Tue Jan 29 18:45:04 2019
GPGPU-Sim uArch: cycles simulated: 980151  inst.: 16289643 (ipc=17.6) sim_rate=17553 (inst/sec) elapsed = 0:0:15:28 / Tue Jan 29 18:45:05 2019
GPGPU-Sim uArch: cycles simulated: 980651  inst.: 16297483 (ipc=17.6) sim_rate=17543 (inst/sec) elapsed = 0:0:15:29 / Tue Jan 29 18:45:06 2019
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,0,0) tid=(361,0,0)
GPGPU-Sim uArch: cycles simulated: 981151  inst.: 16305291 (ipc=17.6) sim_rate=17532 (inst/sec) elapsed = 0:0:15:30 / Tue Jan 29 18:45:07 2019
GPGPU-Sim uArch: cycles simulated: 981651  inst.: 16311875 (ipc=17.6) sim_rate=17520 (inst/sec) elapsed = 0:0:15:31 / Tue Jan 29 18:45:08 2019
GPGPU-Sim uArch: cycles simulated: 982151  inst.: 16317891 (ipc=17.6) sim_rate=17508 (inst/sec) elapsed = 0:0:15:32 / Tue Jan 29 18:45:09 2019
GPGPU-Sim uArch: cycles simulated: 982651  inst.: 16324195 (ipc=17.6) sim_rate=17496 (inst/sec) elapsed = 0:0:15:33 / Tue Jan 29 18:45:10 2019
GPGPU-Sim uArch: cycles simulated: 983151  inst.: 16332611 (ipc=17.6) sim_rate=17468 (inst/sec) elapsed = 0:0:15:35 / Tue Jan 29 18:45:12 2019
GPGPU-Sim uArch: cycles simulated: 985151  inst.: 16359515 (ipc=17.5) sim_rate=17478 (inst/sec) elapsed = 0:0:15:36 / Tue Jan 29 18:45:13 2019
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 987651  inst.: 16397555 (ipc=17.5) sim_rate=17500 (inst/sec) elapsed = 0:0:15:37 / Tue Jan 29 18:45:14 2019
GPGPU-Sim uArch: cycles simulated: 989651  inst.: 16425763 (ipc=17.5) sim_rate=17511 (inst/sec) elapsed = 0:0:15:38 / Tue Jan 29 18:45:15 2019
GPGPU-Sim uArch: cycles simulated: 992151  inst.: 16464451 (ipc=17.5) sim_rate=17534 (inst/sec) elapsed = 0:0:15:39 / Tue Jan 29 18:45:16 2019
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 994651  inst.: 16495675 (ipc=17.4) sim_rate=17548 (inst/sec) elapsed = 0:0:15:40 / Tue Jan 29 18:45:17 2019
GPGPU-Sim uArch: cycles simulated: 997151  inst.: 16526171 (ipc=17.4) sim_rate=17562 (inst/sec) elapsed = 0:0:15:41 / Tue Jan 29 18:45:18 2019
GPGPU-Sim uArch: cycles simulated: 999651  inst.: 16556147 (ipc=17.3) sim_rate=17575 (inst/sec) elapsed = 0:0:15:42 / Tue Jan 29 18:45:19 2019
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 1001651  inst.: 16580475 (ipc=17.3) sim_rate=17582 (inst/sec) elapsed = 0:0:15:43 / Tue Jan 29 18:45:20 2019
GPGPU-Sim uArch: cycles simulated: 1004151  inst.: 16614379 (ipc=17.3) sim_rate=17599 (inst/sec) elapsed = 0:0:15:44 / Tue Jan 29 18:45:21 2019
GPGPU-Sim uArch: cycles simulated: 1006651  inst.: 16645035 (ipc=17.2) sim_rate=17613 (inst/sec) elapsed = 0:0:15:45 / Tue Jan 29 18:45:22 2019
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1,0,0) tid=(305,0,0)
GPGPU-Sim uArch: cycles simulated: 1008651  inst.: 16673179 (ipc=17.2) sim_rate=17624 (inst/sec) elapsed = 0:0:15:46 / Tue Jan 29 18:45:23 2019
GPGPU-Sim uArch: cycles simulated: 1011151  inst.: 16705891 (ipc=17.2) sim_rate=17640 (inst/sec) elapsed = 0:0:15:47 / Tue Jan 29 18:45:24 2019
GPGPU-Sim uArch: cycles simulated: 1013151  inst.: 16732259 (ipc=17.1) sim_rate=17650 (inst/sec) elapsed = 0:0:15:48 / Tue Jan 29 18:45:25 2019
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 1015651  inst.: 16765011 (ipc=17.1) sim_rate=17665 (inst/sec) elapsed = 0:0:15:49 / Tue Jan 29 18:45:26 2019
GPGPU-Sim uArch: cycles simulated: 1018151  inst.: 16798739 (ipc=17.1) sim_rate=17682 (inst/sec) elapsed = 0:0:15:50 / Tue Jan 29 18:45:27 2019
GPGPU-Sim uArch: cycles simulated: 1020651  inst.: 16833243 (ipc=17.1) sim_rate=17700 (inst/sec) elapsed = 0:0:15:51 / Tue Jan 29 18:45:28 2019
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(0,0,0) tid=(441,0,0)
GPGPU-Sim uArch: cycles simulated: 1023151  inst.: 16860699 (ipc=17.0) sim_rate=17710 (inst/sec) elapsed = 0:0:15:52 / Tue Jan 29 18:45:29 2019
GPGPU-Sim uArch: cycles simulated: 1025651  inst.: 16890955 (ipc=17.0) sim_rate=17723 (inst/sec) elapsed = 0:0:15:53 / Tue Jan 29 18:45:30 2019
GPGPU-Sim uArch: cycles simulated: 1027651  inst.: 16911827 (ipc=16.9) sim_rate=17727 (inst/sec) elapsed = 0:0:15:54 / Tue Jan 29 18:45:31 2019
GPGPU-Sim uArch: cycles simulated: 1030651  inst.: 16945059 (ipc=16.9) sim_rate=17743 (inst/sec) elapsed = 0:0:15:55 / Tue Jan 29 18:45:32 2019
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1,0,0) tid=(361,0,0)
GPGPU-Sim uArch: cycles simulated: 1033151  inst.: 16972739 (ipc=16.8) sim_rate=17753 (inst/sec) elapsed = 0:0:15:56 / Tue Jan 29 18:45:33 2019
GPGPU-Sim uArch: cycles simulated: 1035651  inst.: 17001699 (ipc=16.8) sim_rate=17765 (inst/sec) elapsed = 0:0:15:57 / Tue Jan 29 18:45:34 2019
GPGPU-Sim uArch: cycles simulated: 1038151  inst.: 17032611 (ipc=16.8) sim_rate=17779 (inst/sec) elapsed = 0:0:15:58 / Tue Jan 29 18:45:35 2019
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1,0,0) tid=(473,0,0)
GPGPU-Sim uArch: cycles simulated: 1040651  inst.: 17058363 (ipc=16.7) sim_rate=17787 (inst/sec) elapsed = 0:0:15:59 / Tue Jan 29 18:45:36 2019
GPGPU-Sim uArch: cycles simulated: 1043151  inst.: 17086467 (ipc=16.7) sim_rate=17798 (inst/sec) elapsed = 0:0:16:00 / Tue Jan 29 18:45:37 2019
GPGPU-Sim uArch: cycles simulated: 1045651  inst.: 17112515 (ipc=16.6) sim_rate=17806 (inst/sec) elapsed = 0:0:16:01 / Tue Jan 29 18:45:38 2019
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,0,0) tid=(433,0,0)
GPGPU-Sim uArch: cycles simulated: 1048151  inst.: 17134435 (ipc=16.6) sim_rate=17811 (inst/sec) elapsed = 0:0:16:02 / Tue Jan 29 18:45:39 2019
GPGPU-Sim uArch: cycles simulated: 1050151  inst.: 17153211 (ipc=16.5) sim_rate=17812 (inst/sec) elapsed = 0:0:16:03 / Tue Jan 29 18:45:40 2019
GPGPU-Sim uArch: cycles simulated: 1053151  inst.: 17173283 (ipc=16.4) sim_rate=17814 (inst/sec) elapsed = 0:0:16:04 / Tue Jan 29 18:45:41 2019
GPGPU-Sim uArch: cycles simulated: 1055651  inst.: 17191419 (ipc=16.4) sim_rate=17814 (inst/sec) elapsed = 0:0:16:05 / Tue Jan 29 18:45:42 2019
GPGPU-Sim uArch: cycles simulated: 1058651  inst.: 17214107 (ipc=16.3) sim_rate=17819 (inst/sec) elapsed = 0:0:16:06 / Tue Jan 29 18:45:43 2019
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,0,0) tid=(481,0,0)
GPGPU-Sim uArch: cycles simulated: 1060651  inst.: 17227011 (ipc=16.2) sim_rate=17814 (inst/sec) elapsed = 0:0:16:07 / Tue Jan 29 18:45:44 2019
GPGPU-Sim uArch: cycles simulated: 1062651  inst.: 17241731 (ipc=16.2) sim_rate=17811 (inst/sec) elapsed = 0:0:16:08 / Tue Jan 29 18:45:45 2019
GPGPU-Sim uArch: cycles simulated: 1065151  inst.: 17260531 (ipc=16.1) sim_rate=17812 (inst/sec) elapsed = 0:0:16:09 / Tue Jan 29 18:45:46 2019
GPGPU-Sim uArch: cycles simulated: 1067151  inst.: 17270771 (ipc=16.1) sim_rate=17804 (inst/sec) elapsed = 0:0:16:10 / Tue Jan 29 18:45:47 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (360847,708151), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 1069151  inst.: 17317467 (ipc=16.1) sim_rate=17834 (inst/sec) elapsed = 0:0:16:11 / Tue Jan 29 18:45:48 2019
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(0,0,0) tid=(489,0,0)
GPGPU-Sim uArch: cycles simulated: 1071151  inst.: 17324027 (ipc=16.0) sim_rate=17823 (inst/sec) elapsed = 0:0:16:12 / Tue Jan 29 18:45:49 2019
GPGPU-Sim uArch: cycles simulated: 1073651  inst.: 17333435 (ipc=15.9) sim_rate=17814 (inst/sec) elapsed = 0:0:16:13 / Tue Jan 29 18:45:50 2019
GPGPU-Sim uArch: cycles simulated: 1076651  inst.: 17343995 (ipc=15.8) sim_rate=17806 (inst/sec) elapsed = 0:0:16:14 / Tue Jan 29 18:45:51 2019
GPGPU-Sim uArch: cycles simulated: 1080151  inst.: 17352667 (ipc=15.7) sim_rate=17797 (inst/sec) elapsed = 0:0:16:15 / Tue Jan 29 18:45:52 2019
GPGPU-Sim uArch: cycles simulated: 1083651  inst.: 17359323 (ipc=15.6) sim_rate=17786 (inst/sec) elapsed = 0:0:16:16 / Tue Jan 29 18:45:53 2019
GPGPU-Sim uArch: cycles simulated: 1087151  inst.: 17365563 (ipc=15.5) sim_rate=17774 (inst/sec) elapsed = 0:0:16:17 / Tue Jan 29 18:45:54 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (381494,708151), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 9.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 381495
gpu_sim_insn = 5901542
gpu_ipc =      15.4695
gpu_tot_sim_cycle = 1089646
gpu_tot_sim_insn = 17406587
gpu_tot_ipc =      15.9745
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 605606
gpu_total_sim_rate=17798

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 350933
	L1I_total_cache_misses = 1232
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 78897, Miss = 69670, Miss_rate = 0.883, Pending_hits = 252, Reservation_fails = 205547
	L1D_cache_core[2]: Access = 75434, Miss = 66587, Miss_rate = 0.883, Pending_hits = 209, Reservation_fails = 199153
	L1D_cache_core[3]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[7]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 609
	L1D_cache_core[8]: Access = 36429, Miss = 220, Miss_rate = 0.006, Pending_hits = 376, Reservation_fails = 3720
	L1D_cache_core[9]: Access = 78897, Miss = 69146, Miss_rate = 0.876, Pending_hits = 248, Reservation_fails = 202004
	L1D_cache_core[10]: Access = 75434, Miss = 66550, Miss_rate = 0.882, Pending_hits = 238, Reservation_fails = 197157
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 361217
	L1D_total_cache_misses = 273622
	L1D_total_cache_miss_rate = 0.7575
	L1D_total_cache_pending_hits = 1481
	L1D_total_cache_reservation_fails = 808296
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 59526
	L1C_total_cache_misses = 416
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1486
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 599448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59110
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 208834
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 349701
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1232
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 19220096
gpgpu_n_tot_w_icount = 600628
gpgpu_n_stall_shd_mem = 1102228
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 128
gpgpu_n_mem_read_global = 134706
gpgpu_n_mem_write_global = 140269
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1849030
gpgpu_n_store_insn = 165007
gpgpu_n_shmem_insn = 12188
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1803786
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1486
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1486
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 306
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1100436
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1581587	W0_Idle:360787	W0_Scoreboard:1197134	W1:14455	W2:380	W3:394	W4:409	W5:397	W6:352	W7:352	W8:23419	W9:341	W10:341	W11:341	W12:341	W13:341	W14:678	W15:1257	W16:1558	W17:1194	W18:642	W19:341	W20:341	W21:341	W22:341	W23:341	W24:342	W25:341	W26:341	W27:341	W28:341	W29:341	W30:341	W31:342	W32:549001
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1077648 {8:134706,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5730376 {40:139011,72:18,136:1240,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 17024 {40:4,136:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1008 {72:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18320016 {136:134706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1122152 {8:140269,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1024 {8:128,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 638 
averagemflatency = 201 
max_icnt2mem_latency = 86 
max_icnt2sh_latency = 1089645 
mrq_lat_table:3088 	84 	196 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	239017 	35885 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	110914 	20274 	143846 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9767 	22133 	45467 	48871 	8460 	22 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	28 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1969 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 17.000000 13.666667 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 16.799999 10.250000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 16.799999 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 12.000000 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 19.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 19.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5542/196 = 28.275511
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        44        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        44        44        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        44        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        44        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        40        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        41        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2879
min_bank_accesses = 0!
chip skew: 485/475 = 1.02
number of total write accesses:
dram[0]:        40        38        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        40        38        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        40        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        40        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        38        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        38        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2663
min_bank_accesses = 0!
chip skew: 448/439 = 1.02
average mf latency per bank:
dram[0]:       9544      9898     10717     11008      9550     10075      7392      7265     12764     11043      1304      1381    none      none       12479     13245
dram[1]:       9711     10099     10863     11391     10323     11310      7307      7599     11638     11547      1329      1373    none      none       12596     12782
dram[2]:       9668      9128     10561     11060      9723      9640      7343      7166     11434     11096      1383      1345    none      none       12329     12060
dram[3]:       9718      9401     10758     11530     10586     10578      7589      7360     12300     11265      1417      1317    none      none       12365     12729
dram[4]:      10405      9581     10998     11417      9852     10248      7277      7327     11259     12294      1389       622    none      none       12108     12618
dram[5]:      11125      9577     11941     11869     11147     11174      7930      7666     13018     11866      1383    none      none      none       15552     12693
maximum mf latency per bank:
dram[0]:        597       518       568       505       520       511       610       531       608       514       293       331         0         0       562       458
dram[1]:        622       592       552       598       579       564       555       606       537       608       302       293         0         0       563       573
dram[2]:        535       563       472       521       525       547       550       527       490       505       330       275         0         0       508       477
dram[3]:        523       619       525       582       534       565       559       589       552       580       330       276         0         0       423       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       462       497
dram[5]:        526       565       542       532       480       558       507       632       533       562       331         0         0         0       468       516
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089646 n_nop=1088120 n_act=34 n_pre=20 n_req=920 n_rd=962 n_write=510 bw_util=0.002702
n_activity=9616 dram_eff=0.3062
bk0: 90a 1088078i bk1: 88a 1088132i bk2: 72a 1088418i bk3: 68a 1088388i bk4: 84a 1087989i bk5: 84a 1087887i bk6: 128a 1087731i bk7: 128a 1087618i bk8: 66a 1088331i bk9: 64a 1088482i bk10: 4a 1089618i bk11: 4a 1089610i bk12: 0a 1089647i bk13: 0a 1089650i bk14: 40a 1089105i bk15: 42a 1088953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0236205
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089646 n_nop=1088127 n_act=33 n_pre=19 n_req=919 n_rd=956 n_write=511 bw_util=0.002693
n_activity=9458 dram_eff=0.3102
bk0: 88a 1088065i bk1: 88a 1088069i bk2: 72a 1088229i bk3: 68a 1088339i bk4: 84a 1087964i bk5: 84a 1087920i bk6: 128a 1087741i bk7: 124a 1087508i bk8: 64a 1088258i bk9: 64a 1088369i bk10: 4a 1089619i bk11: 4a 1089616i bk12: 0a 1089642i bk13: 0a 1089649i bk14: 40a 1089005i bk15: 44a 1088850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0243382
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089646 n_nop=1088096 n_act=34 n_pre=20 n_req=933 n_rd=970 n_write=526 bw_util=0.002746
n_activity=9845 dram_eff=0.3039
bk0: 88a 1088268i bk1: 92a 1088039i bk2: 72a 1088424i bk3: 68a 1088252i bk4: 84a 1087921i bk5: 88a 1087885i bk6: 128a 1087755i bk7: 128a 1087604i bk8: 64a 1088471i bk9: 66a 1088535i bk10: 4a 1089611i bk11: 4a 1089621i bk12: 0a 1089645i bk13: 0a 1089648i bk14: 40a 1089110i bk15: 44a 1088936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0208462
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089646 n_nop=1088106 n_act=36 n_pre=22 n_req=928 n_rd=964 n_write=518 bw_util=0.00272
n_activity=9709 dram_eff=0.3053
bk0: 88a 1088022i bk1: 92a 1088088i bk2: 72a 1088330i bk3: 68a 1088299i bk4: 82a 1087888i bk5: 88a 1087852i bk6: 124a 1087657i bk7: 128a 1087570i bk8: 66a 1088379i bk9: 64a 1088530i bk10: 4a 1089613i bk11: 4a 1089618i bk12: 0a 1089642i bk13: 0a 1089646i bk14: 40a 1089050i bk15: 44a 1088913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0237086
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089646 n_nop=1088125 n_act=29 n_pre=15 n_req=925 n_rd=956 n_write=521 bw_util=0.002711
n_activity=9377 dram_eff=0.315
bk0: 80a 1088241i bk1: 88a 1088153i bk2: 68a 1088473i bk3: 68a 1088295i bk4: 84a 1087855i bk5: 88a 1087825i bk6: 128a 1087619i bk7: 128a 1087616i bk8: 64a 1088406i bk9: 66a 1088385i bk10: 4a 1089600i bk11: 2a 1089617i bk12: 0a 1089644i bk13: 0a 1089648i bk14: 44a 1088976i bk15: 44a 1088812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0246172
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089646 n_nop=1088137 n_act=31 n_pre=18 n_req=917 n_rd=950 n_write=510 bw_util=0.00268
n_activity=9630 dram_eff=0.3032
bk0: 82a 1088147i bk1: 90a 1088083i bk2: 68a 1088286i bk3: 68a 1088426i bk4: 84a 1088131i bk5: 86a 1087963i bk6: 128a 1087718i bk7: 124a 1087791i bk8: 64a 1088409i bk9: 64a 1088597i bk10: 4a 1089611i bk11: 0a 1089641i bk12: 0a 1089644i bk13: 0a 1089647i bk14: 44a 1089000i bk15: 44a 1088994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0220585

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22914, Miss = 242, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 22744, Miss = 239, Miss_rate = 0.011, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 22788, Miss = 240, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 23133, Miss = 238, Miss_rate = 0.010, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 22485, Miss = 240, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 22756, Miss = 245, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 22961, Miss = 238, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 22972, Miss = 244, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 22684, Miss = 236, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 23159, Miss = 242, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 23574, Miss = 237, Miss_rate = 0.010, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 23111, Miss = 238, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 275281
L2_total_cache_misses = 2879
L2_total_cache_miss_rate = 0.0105
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 137734
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=814789
icnt_total_pkts_simt_to_mem=419788
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.1029
	minimum = 6
	maximum = 313
Network latency average = 22.959
	minimum = 6
	maximum = 237
Slowest packet = 278659
Flit latency average = 28.8575
	minimum = 6
	maximum = 233
Slowest flit = 1090079
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0264088
	minimum = 0 (at node 0)
	maximum = 0.181662 (at node 9)
Accepted packet rate average = 0.0264088
	minimum = 0 (at node 0)
	maximum = 0.181662 (at node 9)
Injected flit rate average = 0.0591261
	minimum = 0 (at node 0)
	maximum = 0.277288 (at node 9)
Accepted flit rate average= 0.0591261
	minimum = 0 (at node 0)
	maximum = 0.534851 (at node 9)
Injected packet length average = 2.23888
Accepted packet length average = 2.23888
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3418 (5 samples)
	minimum = 6 (5 samples)
	maximum = 185.2 (5 samples)
Network latency average = 14.5522 (5 samples)
	minimum = 6 (5 samples)
	maximum = 144.2 (5 samples)
Flit latency average = 16.1373 (5 samples)
	minimum = 6 (5 samples)
	maximum = 141.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0108641 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0760722 (5 samples)
Accepted packet rate average = 0.0108641 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0760722 (5 samples)
Injected flit rate average = 0.0244206 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.117754 (5 samples)
Accepted flit rate average = 0.0244206 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.225878 (5 samples)
Injected packet size average = 2.24782 (5 samples)
Accepted packet size average = 2.24782 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 18 sec (978 sec)
gpgpu_simulation_rate = 17798 (inst/sec)
gpgpu_simulation_rate = 1114 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1089646)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1089646)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1,0,0) tid=(329,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (392,1089646), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 1090146  inst.: 17415774 (ipc=18.4) sim_rate=17807 (inst/sec) elapsed = 0:0:16:18 / Tue Jan 29 18:45:55 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1366,1089646), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 11.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 6 
gpu_sim_cycle = 1367
gpu_sim_insn = 9243
gpu_ipc =       6.7615
gpu_tot_sim_cycle = 1091013
gpu_tot_sim_insn = 17415830
gpu_tot_ipc =      15.9630
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 605606
gpu_total_sim_rate=17807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 351144
	L1I_total_cache_misses = 1266
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 78897, Miss = 69670, Miss_rate = 0.883, Pending_hits = 252, Reservation_fails = 205547
	L1D_cache_core[2]: Access = 75434, Miss = 66587, Miss_rate = 0.883, Pending_hits = 209, Reservation_fails = 199153
	L1D_cache_core[3]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[7]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 609
	L1D_cache_core[8]: Access = 36429, Miss = 220, Miss_rate = 0.006, Pending_hits = 376, Reservation_fails = 3720
	L1D_cache_core[9]: Access = 78897, Miss = 69146, Miss_rate = 0.876, Pending_hits = 248, Reservation_fails = 202004
	L1D_cache_core[10]: Access = 75434, Miss = 66550, Miss_rate = 0.882, Pending_hits = 238, Reservation_fails = 197157
	L1D_cache_core[11]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 361220
	L1D_total_cache_misses = 273623
	L1D_total_cache_miss_rate = 0.7575
	L1D_total_cache_pending_hits = 1481
	L1D_total_cache_reservation_fails = 808296
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 59559
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0075
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1486
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 599448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59111
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 208834
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 349878
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1266
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 19231232
gpgpu_n_tot_w_icount = 600976
gpgpu_n_stall_shd_mem = 1102228
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 128
gpgpu_n_mem_read_global = 134707
gpgpu_n_mem_write_global = 140270
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 16
gpgpu_n_load_insn  = 1849032
gpgpu_n_store_insn = 165008
gpgpu_n_shmem_insn = 12188
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1804811
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1486
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1486
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 306
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1100436
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1581589	W0_Idle:362838	W0_Scoreboard:1198279	W1:14483	W2:380	W3:394	W4:409	W5:397	W6:352	W7:352	W8:23419	W9:341	W10:341	W11:341	W12:341	W13:341	W14:678	W15:1257	W16:1558	W17:1194	W18:642	W19:341	W20:341	W21:341	W22:341	W23:341	W24:342	W25:341	W26:341	W27:341	W28:341	W29:341	W30:341	W31:343	W32:549320
traffic_breakdown_coretomem[CONST_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1077656 {8:134707,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5730416 {40:139012,72:18,136:1240,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 17024 {40:4,136:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1152 {72:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18320152 {136:134707,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1122160 {8:140270,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1024 {8:128,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 638 
averagemflatency = 201 
max_icnt2mem_latency = 86 
max_icnt2sh_latency = 1091012 
mrq_lat_table:3088 	84 	196 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	239021 	35885 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	110922 	20274 	143846 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9770 	22133 	45467 	48871 	8460 	22 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	29 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1971 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 17.000000 13.666667 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 16.799999 10.250000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 16.799999 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 12.000000 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 19.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 19.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5542/196 = 28.275511
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        44        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        44        44        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        44        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        44        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        40        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        41        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2879
min_bank_accesses = 0!
chip skew: 485/475 = 1.02
number of total write accesses:
dram[0]:        40        38        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        40        38        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        40        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        40        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        38        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        38        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2663
min_bank_accesses = 0!
chip skew: 448/439 = 1.02
average mf latency per bank:
dram[0]:       9547      9898     10717     11008      9550     10075      7392      7265     12764     11043      1304      1381    none      none       12479     13245
dram[1]:       9711     10099     10863     11391     10323     11310      7307      7599     11638     11547      1329      1373    none      none       12596     12782
dram[2]:       9668      9128     10561     11060      9723      9640      7343      7166     11434     11096      1383      1345    none      none       12329     12060
dram[3]:       9718      9401     10758     11530     10586     10578      7589      7360     12300     11265      1417      1317    none      none       12365     12729
dram[4]:      10405      9581     10998     11417      9852     10248      7277      7327     11259     12294      1389       763    none      none       12108     12618
dram[5]:      11125      9577     11941     11869     11147     11174      7930      7666     13018     11866      1383    none      none      none       15552     12693
maximum mf latency per bank:
dram[0]:        597       518       568       505       520       511       610       531       608       514       293       331         0         0       562       458
dram[1]:        622       592       552       598       579       564       555       606       537       608       302       293         0         0       563       573
dram[2]:        535       563       472       521       525       547       550       527       490       505       330       275         0         0       508       477
dram[3]:        523       619       525       582       534       565       559       589       552       580       330       276         0         0       423       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       462       497
dram[5]:        526       565       542       532       480       558       507       632       533       562       331         0         0         0       468       516
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091013 n_nop=1089487 n_act=34 n_pre=20 n_req=920 n_rd=962 n_write=510 bw_util=0.002698
n_activity=9616 dram_eff=0.3062
bk0: 90a 1089445i bk1: 88a 1089499i bk2: 72a 1089785i bk3: 68a 1089755i bk4: 84a 1089356i bk5: 84a 1089254i bk6: 128a 1089098i bk7: 128a 1088985i bk8: 66a 1089698i bk9: 64a 1089849i bk10: 4a 1090985i bk11: 4a 1090977i bk12: 0a 1091014i bk13: 0a 1091017i bk14: 40a 1090472i bk15: 42a 1090320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0235909
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091013 n_nop=1089494 n_act=33 n_pre=19 n_req=919 n_rd=956 n_write=511 bw_util=0.002689
n_activity=9458 dram_eff=0.3102
bk0: 88a 1089432i bk1: 88a 1089436i bk2: 72a 1089596i bk3: 68a 1089706i bk4: 84a 1089331i bk5: 84a 1089287i bk6: 128a 1089108i bk7: 124a 1088875i bk8: 64a 1089625i bk9: 64a 1089736i bk10: 4a 1090986i bk11: 4a 1090983i bk12: 0a 1091009i bk13: 0a 1091016i bk14: 40a 1090372i bk15: 44a 1090217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0243077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091013 n_nop=1089463 n_act=34 n_pre=20 n_req=933 n_rd=970 n_write=526 bw_util=0.002742
n_activity=9845 dram_eff=0.3039
bk0: 88a 1089635i bk1: 92a 1089406i bk2: 72a 1089791i bk3: 68a 1089619i bk4: 84a 1089288i bk5: 88a 1089252i bk6: 128a 1089122i bk7: 128a 1088971i bk8: 64a 1089838i bk9: 66a 1089902i bk10: 4a 1090978i bk11: 4a 1090988i bk12: 0a 1091012i bk13: 0a 1091015i bk14: 40a 1090477i bk15: 44a 1090303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0208201
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091013 n_nop=1089473 n_act=36 n_pre=22 n_req=928 n_rd=964 n_write=518 bw_util=0.002717
n_activity=9709 dram_eff=0.3053
bk0: 88a 1089389i bk1: 92a 1089455i bk2: 72a 1089697i bk3: 68a 1089666i bk4: 82a 1089255i bk5: 88a 1089219i bk6: 124a 1089024i bk7: 128a 1088937i bk8: 66a 1089746i bk9: 64a 1089897i bk10: 4a 1090980i bk11: 4a 1090985i bk12: 0a 1091009i bk13: 0a 1091013i bk14: 40a 1090417i bk15: 44a 1090280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0236789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091013 n_nop=1089492 n_act=29 n_pre=15 n_req=925 n_rd=956 n_write=521 bw_util=0.002708
n_activity=9377 dram_eff=0.315
bk0: 80a 1089608i bk1: 88a 1089520i bk2: 68a 1089840i bk3: 68a 1089662i bk4: 84a 1089222i bk5: 88a 1089192i bk6: 128a 1088986i bk7: 128a 1088983i bk8: 64a 1089773i bk9: 66a 1089752i bk10: 4a 1090967i bk11: 2a 1090984i bk12: 0a 1091011i bk13: 0a 1091015i bk14: 44a 1090343i bk15: 44a 1090179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0245863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091013 n_nop=1089504 n_act=31 n_pre=18 n_req=917 n_rd=950 n_write=510 bw_util=0.002676
n_activity=9630 dram_eff=0.3032
bk0: 82a 1089514i bk1: 90a 1089450i bk2: 68a 1089653i bk3: 68a 1089793i bk4: 84a 1089498i bk5: 86a 1089330i bk6: 128a 1089085i bk7: 124a 1089158i bk8: 64a 1089776i bk9: 64a 1089964i bk10: 4a 1090978i bk11: 0a 1091008i bk12: 0a 1091011i bk13: 0a 1091014i bk14: 44a 1090367i bk15: 44a 1090361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0220309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22916, Miss = 242, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 22744, Miss = 239, Miss_rate = 0.011, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 22788, Miss = 240, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 23133, Miss = 238, Miss_rate = 0.010, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 22485, Miss = 240, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 22756, Miss = 245, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 22961, Miss = 238, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 22972, Miss = 244, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 22684, Miss = 236, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 23164, Miss = 242, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 23574, Miss = 237, Miss_rate = 0.010, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 23112, Miss = 238, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 275289
L2_total_cache_misses = 2879
L2_total_cache_miss_rate = 0.0105
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 137735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=814821
icnt_total_pkts_simt_to_mem=419797
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8125
	minimum = 6
	maximum = 12
Network latency average = 7.75
	minimum = 6
	maximum = 11
Slowest packet = 550565
Flit latency average = 6.17073
	minimum = 6
	maximum = 8
Slowest flit = 1234578
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000433499
	minimum = 0 (at node 0)
	maximum = 0.00438917 (at node 11)
Accepted packet rate average = 0.000433499
	minimum = 0 (at node 0)
	maximum = 0.00438917 (at node 11)
Injected flit rate average = 0.00111084
	minimum = 0 (at node 0)
	maximum = 0.0153621 (at node 24)
Accepted flit rate average= 0.00111084
	minimum = 0 (at node 0)
	maximum = 0.0175567 (at node 11)
Injected packet length average = 2.5625
Accepted packet length average = 2.5625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7536 (6 samples)
	minimum = 6 (6 samples)
	maximum = 156.333 (6 samples)
Network latency average = 13.4185 (6 samples)
	minimum = 6 (6 samples)
	maximum = 122 (6 samples)
Flit latency average = 14.4762 (6 samples)
	minimum = 6 (6 samples)
	maximum = 119 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0091257 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0641251 (6 samples)
Accepted packet rate average = 0.0091257 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0641251 (6 samples)
Injected flit rate average = 0.0205356 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.100689 (6 samples)
Accepted flit rate average = 0.0205356 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.191158 (6 samples)
Injected packet size average = 2.25031 (6 samples)
Accepted packet size average = 2.25031 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 18 sec (978 sec)
gpgpu_simulation_rate = 17807 (inst/sec)
gpgpu_simulation_rate = 1115 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1091013)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1091013)
GPGPU-Sim uArch: cycles simulated: 1092013  inst.: 17440872 (ipc=25.0) sim_rate=17814 (inst/sec) elapsed = 0:0:16:19 / Tue Jan 29 18:45:56 2019
GPGPU-Sim uArch: cycles simulated: 1094513  inst.: 17448418 (ipc= 9.3) sim_rate=17804 (inst/sec) elapsed = 0:0:16:20 / Tue Jan 29 18:45:57 2019
GPGPU-Sim uArch: cycles simulated: 1097013  inst.: 17454009 (ipc= 6.4) sim_rate=17792 (inst/sec) elapsed = 0:0:16:21 / Tue Jan 29 18:45:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6037,1091013), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 1100013  inst.: 17454227 (ipc= 4.3) sim_rate=17774 (inst/sec) elapsed = 0:0:16:22 / Tue Jan 29 18:45:59 2019
GPGPU-Sim uArch: cycles simulated: 1103013  inst.: 17454437 (ipc= 3.2) sim_rate=17756 (inst/sec) elapsed = 0:0:16:23 / Tue Jan 29 18:46:00 2019
GPGPU-Sim uArch: cycles simulated: 1106013  inst.: 17454647 (ipc= 2.6) sim_rate=17738 (inst/sec) elapsed = 0:0:16:24 / Tue Jan 29 18:46:01 2019
GPGPU-Sim uArch: cycles simulated: 1109513  inst.: 17454899 (ipc= 2.1) sim_rate=17720 (inst/sec) elapsed = 0:0:16:25 / Tue Jan 29 18:46:02 2019
GPGPU-Sim uArch: cycles simulated: 1112513  inst.: 17455109 (ipc= 1.8) sim_rate=17702 (inst/sec) elapsed = 0:0:16:26 / Tue Jan 29 18:46:03 2019
GPGPU-Sim uArch: cycles simulated: 1115513  inst.: 17455319 (ipc= 1.6) sim_rate=17685 (inst/sec) elapsed = 0:0:16:27 / Tue Jan 29 18:46:04 2019
GPGPU-Sim uArch: cycles simulated: 1118513  inst.: 17455532 (ipc= 1.4) sim_rate=17667 (inst/sec) elapsed = 0:0:16:28 / Tue Jan 29 18:46:05 2019
GPGPU-Sim uArch: cycles simulated: 1121513  inst.: 17455752 (ipc= 1.3) sim_rate=17649 (inst/sec) elapsed = 0:0:16:29 / Tue Jan 29 18:46:06 2019
GPGPU-Sim uArch: cycles simulated: 1125013  inst.: 17455992 (ipc= 1.2) sim_rate=17632 (inst/sec) elapsed = 0:0:16:30 / Tue Jan 29 18:46:07 2019
GPGPU-Sim uArch: cycles simulated: 1128013  inst.: 17456211 (ipc= 1.1) sim_rate=17614 (inst/sec) elapsed = 0:0:16:31 / Tue Jan 29 18:46:08 2019
GPGPU-Sim uArch: cycles simulated: 1131513  inst.: 17456453 (ipc= 1.0) sim_rate=17597 (inst/sec) elapsed = 0:0:16:32 / Tue Jan 29 18:46:09 2019
GPGPU-Sim uArch: cycles simulated: 1134013  inst.: 17456635 (ipc= 0.9) sim_rate=17579 (inst/sec) elapsed = 0:0:16:33 / Tue Jan 29 18:46:10 2019
GPGPU-Sim uArch: cycles simulated: 1137013  inst.: 17456845 (ipc= 0.9) sim_rate=17562 (inst/sec) elapsed = 0:0:16:34 / Tue Jan 29 18:46:11 2019
GPGPU-Sim uArch: cycles simulated: 1140513  inst.: 17457097 (ipc= 0.8) sim_rate=17544 (inst/sec) elapsed = 0:0:16:35 / Tue Jan 29 18:46:12 2019
GPGPU-Sim uArch: cycles simulated: 1143513  inst.: 17457307 (ipc= 0.8) sim_rate=17527 (inst/sec) elapsed = 0:0:16:36 / Tue Jan 29 18:46:13 2019
GPGPU-Sim uArch: cycles simulated: 1146513  inst.: 17457517 (ipc= 0.8) sim_rate=17510 (inst/sec) elapsed = 0:0:16:37 / Tue Jan 29 18:46:14 2019
GPGPU-Sim uArch: cycles simulated: 1150013  inst.: 17457769 (ipc= 0.7) sim_rate=17492 (inst/sec) elapsed = 0:0:16:38 / Tue Jan 29 18:46:15 2019
GPGPU-Sim uArch: cycles simulated: 1153013  inst.: 17457979 (ipc= 0.7) sim_rate=17475 (inst/sec) elapsed = 0:0:16:39 / Tue Jan 29 18:46:16 2019
GPGPU-Sim uArch: cycles simulated: 1156513  inst.: 17458231 (ipc= 0.6) sim_rate=17458 (inst/sec) elapsed = 0:0:16:40 / Tue Jan 29 18:46:17 2019
GPGPU-Sim uArch: cycles simulated: 1159513  inst.: 17458441 (ipc= 0.6) sim_rate=17441 (inst/sec) elapsed = 0:0:16:41 / Tue Jan 29 18:46:18 2019
GPGPU-Sim uArch: cycles simulated: 1162513  inst.: 17458652 (ipc= 0.6) sim_rate=17423 (inst/sec) elapsed = 0:0:16:42 / Tue Jan 29 18:46:19 2019
GPGPU-Sim uArch: cycles simulated: 1165513  inst.: 17458871 (ipc= 0.6) sim_rate=17406 (inst/sec) elapsed = 0:0:16:43 / Tue Jan 29 18:46:20 2019
GPGPU-Sim uArch: cycles simulated: 1169013  inst.: 17459113 (ipc= 0.6) sim_rate=17389 (inst/sec) elapsed = 0:0:16:44 / Tue Jan 29 18:46:21 2019
GPGPU-Sim uArch: cycles simulated: 1172013  inst.: 17459329 (ipc= 0.5) sim_rate=17372 (inst/sec) elapsed = 0:0:16:45 / Tue Jan 29 18:46:22 2019
GPGPU-Sim uArch: cycles simulated: 1174513  inst.: 17459505 (ipc= 0.5) sim_rate=17355 (inst/sec) elapsed = 0:0:16:46 / Tue Jan 29 18:46:23 2019
GPGPU-Sim uArch: cycles simulated: 1177513  inst.: 17459716 (ipc= 0.5) sim_rate=17338 (inst/sec) elapsed = 0:0:16:47 / Tue Jan 29 18:46:24 2019
GPGPU-Sim uArch: cycles simulated: 1180513  inst.: 17459934 (ipc= 0.5) sim_rate=17321 (inst/sec) elapsed = 0:0:16:48 / Tue Jan 29 18:46:25 2019
GPGPU-Sim uArch: cycles simulated: 1183513  inst.: 17460149 (ipc= 0.5) sim_rate=17304 (inst/sec) elapsed = 0:0:16:49 / Tue Jan 29 18:46:26 2019
GPGPU-Sim uArch: cycles simulated: 1186513  inst.: 17460359 (ipc= 0.5) sim_rate=17287 (inst/sec) elapsed = 0:0:16:50 / Tue Jan 29 18:46:27 2019
GPGPU-Sim uArch: cycles simulated: 1189513  inst.: 17460569 (ipc= 0.5) sim_rate=17270 (inst/sec) elapsed = 0:0:16:51 / Tue Jan 29 18:46:28 2019
GPGPU-Sim uArch: cycles simulated: 1193013  inst.: 17460821 (ipc= 0.4) sim_rate=17253 (inst/sec) elapsed = 0:0:16:52 / Tue Jan 29 18:46:29 2019
GPGPU-Sim uArch: cycles simulated: 1196013  inst.: 17461031 (ipc= 0.4) sim_rate=17236 (inst/sec) elapsed = 0:0:16:53 / Tue Jan 29 18:46:30 2019
GPGPU-Sim uArch: cycles simulated: 1199013  inst.: 17461241 (ipc= 0.4) sim_rate=17220 (inst/sec) elapsed = 0:0:16:54 / Tue Jan 29 18:46:31 2019
GPGPU-Sim uArch: cycles simulated: 1202513  inst.: 17461493 (ipc= 0.4) sim_rate=17203 (inst/sec) elapsed = 0:0:16:55 / Tue Jan 29 18:46:32 2019
GPGPU-Sim uArch: cycles simulated: 1206013  inst.: 17461745 (ipc= 0.4) sim_rate=17186 (inst/sec) elapsed = 0:0:16:56 / Tue Jan 29 18:46:33 2019
GPGPU-Sim uArch: cycles simulated: 1209013  inst.: 17461955 (ipc= 0.4) sim_rate=17170 (inst/sec) elapsed = 0:0:16:57 / Tue Jan 29 18:46:34 2019
GPGPU-Sim uArch: cycles simulated: 1211513  inst.: 17462135 (ipc= 0.4) sim_rate=17153 (inst/sec) elapsed = 0:0:16:58 / Tue Jan 29 18:46:35 2019
GPGPU-Sim uArch: cycles simulated: 1212513  inst.: 17462207 (ipc= 0.4) sim_rate=17136 (inst/sec) elapsed = 0:0:16:59 / Tue Jan 29 18:46:36 2019
GPGPU-Sim uArch: cycles simulated: 1213513  inst.: 17462277 (ipc= 0.4) sim_rate=17119 (inst/sec) elapsed = 0:0:17:00 / Tue Jan 29 18:46:37 2019
GPGPU-Sim uArch: cycles simulated: 1214513  inst.: 17462346 (ipc= 0.4) sim_rate=17103 (inst/sec) elapsed = 0:0:17:01 / Tue Jan 29 18:46:38 2019
GPGPU-Sim uArch: cycles simulated: 1215013  inst.: 17462375 (ipc= 0.4) sim_rate=17086 (inst/sec) elapsed = 0:0:17:02 / Tue Jan 29 18:46:39 2019
GPGPU-Sim uArch: cycles simulated: 1216013  inst.: 17462447 (ipc= 0.4) sim_rate=17069 (inst/sec) elapsed = 0:0:17:03 / Tue Jan 29 18:46:40 2019
GPGPU-Sim uArch: cycles simulated: 1216513  inst.: 17462487 (ipc= 0.4) sim_rate=17053 (inst/sec) elapsed = 0:0:17:04 / Tue Jan 29 18:46:41 2019
GPGPU-Sim uArch: cycles simulated: 1217513  inst.: 17462557 (ipc= 0.4) sim_rate=17036 (inst/sec) elapsed = 0:0:17:05 / Tue Jan 29 18:46:42 2019
GPGPU-Sim uArch: cycles simulated: 1218513  inst.: 17462627 (ipc= 0.4) sim_rate=17020 (inst/sec) elapsed = 0:0:17:06 / Tue Jan 29 18:46:43 2019
GPGPU-Sim uArch: cycles simulated: 1219013  inst.: 17462667 (ipc= 0.4) sim_rate=17003 (inst/sec) elapsed = 0:0:17:07 / Tue Jan 29 18:46:44 2019
GPGPU-Sim uArch: cycles simulated: 1220013  inst.: 17462739 (ipc= 0.4) sim_rate=16987 (inst/sec) elapsed = 0:0:17:08 / Tue Jan 29 18:46:45 2019
GPGPU-Sim uArch: cycles simulated: 1221013  inst.: 17462809 (ipc= 0.4) sim_rate=16970 (inst/sec) elapsed = 0:0:17:09 / Tue Jan 29 18:46:46 2019
GPGPU-Sim uArch: cycles simulated: 1221513  inst.: 17462837 (ipc= 0.4) sim_rate=16954 (inst/sec) elapsed = 0:0:17:10 / Tue Jan 29 18:46:47 2019
GPGPU-Sim uArch: cycles simulated: 1222513  inst.: 17462908 (ipc= 0.4) sim_rate=16937 (inst/sec) elapsed = 0:0:17:11 / Tue Jan 29 18:46:48 2019
GPGPU-Sim uArch: cycles simulated: 1223513  inst.: 17462980 (ipc= 0.4) sim_rate=16921 (inst/sec) elapsed = 0:0:17:12 / Tue Jan 29 18:46:49 2019
GPGPU-Sim uArch: cycles simulated: 1224013  inst.: 17463018 (ipc= 0.4) sim_rate=16905 (inst/sec) elapsed = 0:0:17:13 / Tue Jan 29 18:46:50 2019
GPGPU-Sim uArch: cycles simulated: 1225013  inst.: 17463089 (ipc= 0.4) sim_rate=16888 (inst/sec) elapsed = 0:0:17:14 / Tue Jan 29 18:46:51 2019
GPGPU-Sim uArch: cycles simulated: 1225513  inst.: 17463126 (ipc= 0.4) sim_rate=16872 (inst/sec) elapsed = 0:0:17:15 / Tue Jan 29 18:46:52 2019
GPGPU-Sim uArch: cycles simulated: 1226513  inst.: 17463200 (ipc= 0.3) sim_rate=16856 (inst/sec) elapsed = 0:0:17:16 / Tue Jan 29 18:46:53 2019
GPGPU-Sim uArch: cycles simulated: 1227513  inst.: 17463271 (ipc= 0.3) sim_rate=16840 (inst/sec) elapsed = 0:0:17:17 / Tue Jan 29 18:46:54 2019
GPGPU-Sim uArch: cycles simulated: 1228013  inst.: 17463299 (ipc= 0.3) sim_rate=16823 (inst/sec) elapsed = 0:0:17:18 / Tue Jan 29 18:46:55 2019
GPGPU-Sim uArch: cycles simulated: 1229013  inst.: 17463369 (ipc= 0.3) sim_rate=16807 (inst/sec) elapsed = 0:0:17:19 / Tue Jan 29 18:46:56 2019
GPGPU-Sim uArch: cycles simulated: 1230013  inst.: 17463440 (ipc= 0.3) sim_rate=16791 (inst/sec) elapsed = 0:0:17:20 / Tue Jan 29 18:46:57 2019
GPGPU-Sim uArch: cycles simulated: 1230513  inst.: 17463481 (ipc= 0.3) sim_rate=16775 (inst/sec) elapsed = 0:0:17:21 / Tue Jan 29 18:46:58 2019
GPGPU-Sim uArch: cycles simulated: 1231513  inst.: 17463551 (ipc= 0.3) sim_rate=16759 (inst/sec) elapsed = 0:0:17:22 / Tue Jan 29 18:46:59 2019
GPGPU-Sim uArch: cycles simulated: 1232013  inst.: 17463584 (ipc= 0.3) sim_rate=16743 (inst/sec) elapsed = 0:0:17:23 / Tue Jan 29 18:47:00 2019
GPGPU-Sim uArch: cycles simulated: 1233013  inst.: 17463659 (ipc= 0.3) sim_rate=16727 (inst/sec) elapsed = 0:0:17:24 / Tue Jan 29 18:47:01 2019
GPGPU-Sim uArch: cycles simulated: 1233513  inst.: 17463690 (ipc= 0.3) sim_rate=16711 (inst/sec) elapsed = 0:0:17:25 / Tue Jan 29 18:47:02 2019
GPGPU-Sim uArch: cycles simulated: 1234513  inst.: 17463761 (ipc= 0.3) sim_rate=16695 (inst/sec) elapsed = 0:0:17:26 / Tue Jan 29 18:47:03 2019
GPGPU-Sim uArch: cycles simulated: 1235513  inst.: 17463831 (ipc= 0.3) sim_rate=16679 (inst/sec) elapsed = 0:0:17:27 / Tue Jan 29 18:47:04 2019
GPGPU-Sim uArch: cycles simulated: 1236013  inst.: 17463873 (ipc= 0.3) sim_rate=16664 (inst/sec) elapsed = 0:0:17:28 / Tue Jan 29 18:47:05 2019
GPGPU-Sim uArch: cycles simulated: 1237013  inst.: 17463943 (ipc= 0.3) sim_rate=16648 (inst/sec) elapsed = 0:0:17:29 / Tue Jan 29 18:47:06 2019
GPGPU-Sim uArch: cycles simulated: 1238013  inst.: 17464013 (ipc= 0.3) sim_rate=16632 (inst/sec) elapsed = 0:0:17:30 / Tue Jan 29 18:47:07 2019
GPGPU-Sim uArch: cycles simulated: 1238513  inst.: 17464043 (ipc= 0.3) sim_rate=16616 (inst/sec) elapsed = 0:0:17:31 / Tue Jan 29 18:47:08 2019
GPGPU-Sim uArch: cycles simulated: 1239513  inst.: 17464117 (ipc= 0.3) sim_rate=16600 (inst/sec) elapsed = 0:0:17:32 / Tue Jan 29 18:47:09 2019
GPGPU-Sim uArch: cycles simulated: 1240013  inst.: 17464153 (ipc= 0.3) sim_rate=16585 (inst/sec) elapsed = 0:0:17:33 / Tue Jan 29 18:47:10 2019
GPGPU-Sim uArch: cycles simulated: 1241013  inst.: 17464223 (ipc= 0.3) sim_rate=16569 (inst/sec) elapsed = 0:0:17:34 / Tue Jan 29 18:47:11 2019
GPGPU-Sim uArch: cycles simulated: 1242013  inst.: 17464293 (ipc= 0.3) sim_rate=16553 (inst/sec) elapsed = 0:0:17:35 / Tue Jan 29 18:47:12 2019
GPGPU-Sim uArch: cycles simulated: 1242513  inst.: 17464335 (ipc= 0.3) sim_rate=16538 (inst/sec) elapsed = 0:0:17:36 / Tue Jan 29 18:47:13 2019
GPGPU-Sim uArch: cycles simulated: 1243513  inst.: 17464405 (ipc= 0.3) sim_rate=16522 (inst/sec) elapsed = 0:0:17:37 / Tue Jan 29 18:47:14 2019
GPGPU-Sim uArch: cycles simulated: 1244013  inst.: 17464433 (ipc= 0.3) sim_rate=16507 (inst/sec) elapsed = 0:0:17:38 / Tue Jan 29 18:47:15 2019
GPGPU-Sim uArch: cycles simulated: 1245013  inst.: 17464504 (ipc= 0.3) sim_rate=16491 (inst/sec) elapsed = 0:0:17:39 / Tue Jan 29 18:47:16 2019
GPGPU-Sim uArch: cycles simulated: 1246013  inst.: 17464576 (ipc= 0.3) sim_rate=16476 (inst/sec) elapsed = 0:0:17:40 / Tue Jan 29 18:47:17 2019
GPGPU-Sim uArch: cycles simulated: 1246513  inst.: 17464615 (ipc= 0.3) sim_rate=16460 (inst/sec) elapsed = 0:0:17:41 / Tue Jan 29 18:47:18 2019
GPGPU-Sim uArch: cycles simulated: 1247513  inst.: 17464685 (ipc= 0.3) sim_rate=16445 (inst/sec) elapsed = 0:0:17:42 / Tue Jan 29 18:47:19 2019
GPGPU-Sim uArch: cycles simulated: 1248513  inst.: 17464755 (ipc= 0.3) sim_rate=16429 (inst/sec) elapsed = 0:0:17:43 / Tue Jan 29 18:47:20 2019
GPGPU-Sim uArch: cycles simulated: 1249013  inst.: 17464796 (ipc= 0.3) sim_rate=16414 (inst/sec) elapsed = 0:0:17:44 / Tue Jan 29 18:47:21 2019
GPGPU-Sim uArch: cycles simulated: 1250013  inst.: 17464867 (ipc= 0.3) sim_rate=16398 (inst/sec) elapsed = 0:0:17:45 / Tue Jan 29 18:47:22 2019
GPGPU-Sim uArch: cycles simulated: 1251013  inst.: 17464937 (ipc= 0.3) sim_rate=16383 (inst/sec) elapsed = 0:0:17:46 / Tue Jan 29 18:47:23 2019
GPGPU-Sim uArch: cycles simulated: 1251513  inst.: 17464965 (ipc= 0.3) sim_rate=16368 (inst/sec) elapsed = 0:0:17:47 / Tue Jan 29 18:47:24 2019
GPGPU-Sim uArch: cycles simulated: 1252513  inst.: 17465035 (ipc= 0.3) sim_rate=16353 (inst/sec) elapsed = 0:0:17:48 / Tue Jan 29 18:47:25 2019
GPGPU-Sim uArch: cycles simulated: 1253013  inst.: 17465077 (ipc= 0.3) sim_rate=16337 (inst/sec) elapsed = 0:0:17:49 / Tue Jan 29 18:47:26 2019
GPGPU-Sim uArch: cycles simulated: 1254013  inst.: 17465147 (ipc= 0.3) sim_rate=16322 (inst/sec) elapsed = 0:0:17:50 / Tue Jan 29 18:47:27 2019
GPGPU-Sim uArch: cycles simulated: 1255013  inst.: 17465217 (ipc= 0.3) sim_rate=16307 (inst/sec) elapsed = 0:0:17:51 / Tue Jan 29 18:47:28 2019
GPGPU-Sim uArch: cycles simulated: 1255513  inst.: 17465255 (ipc= 0.3) sim_rate=16292 (inst/sec) elapsed = 0:0:17:52 / Tue Jan 29 18:47:29 2019
GPGPU-Sim uArch: cycles simulated: 1256513  inst.: 17465327 (ipc= 0.3) sim_rate=16277 (inst/sec) elapsed = 0:0:17:53 / Tue Jan 29 18:47:30 2019
GPGPU-Sim uArch: cycles simulated: 1257013  inst.: 17465357 (ipc= 0.3) sim_rate=16261 (inst/sec) elapsed = 0:0:17:54 / Tue Jan 29 18:47:31 2019
GPGPU-Sim uArch: cycles simulated: 1258013  inst.: 17465427 (ipc= 0.3) sim_rate=16246 (inst/sec) elapsed = 0:0:17:55 / Tue Jan 29 18:47:32 2019
GPGPU-Sim uArch: cycles simulated: 1258513  inst.: 17465469 (ipc= 0.3) sim_rate=16231 (inst/sec) elapsed = 0:0:17:56 / Tue Jan 29 18:47:33 2019
GPGPU-Sim uArch: cycles simulated: 1259513  inst.: 17465539 (ipc= 0.3) sim_rate=16216 (inst/sec) elapsed = 0:0:17:57 / Tue Jan 29 18:47:34 2019
GPGPU-Sim uArch: cycles simulated: 1260513  inst.: 17465609 (ipc= 0.3) sim_rate=16201 (inst/sec) elapsed = 0:0:17:58 / Tue Jan 29 18:47:35 2019
GPGPU-Sim uArch: cycles simulated: 1261013  inst.: 17465639 (ipc= 0.3) sim_rate=16186 (inst/sec) elapsed = 0:0:17:59 / Tue Jan 29 18:47:36 2019
GPGPU-Sim uArch: cycles simulated: 1262013  inst.: 17465712 (ipc= 0.3) sim_rate=16171 (inst/sec) elapsed = 0:0:18:00 / Tue Jan 29 18:47:37 2019
GPGPU-Sim uArch: cycles simulated: 1263013  inst.: 17465786 (ipc= 0.3) sim_rate=16157 (inst/sec) elapsed = 0:0:18:01 / Tue Jan 29 18:47:38 2019
GPGPU-Sim uArch: cycles simulated: 1263513  inst.: 17465819 (ipc= 0.3) sim_rate=16142 (inst/sec) elapsed = 0:0:18:02 / Tue Jan 29 18:47:39 2019
GPGPU-Sim uArch: cycles simulated: 1264513  inst.: 17465889 (ipc= 0.3) sim_rate=16127 (inst/sec) elapsed = 0:0:18:03 / Tue Jan 29 18:47:40 2019
GPGPU-Sim uArch: cycles simulated: 1265513  inst.: 17465959 (ipc= 0.3) sim_rate=16112 (inst/sec) elapsed = 0:0:18:04 / Tue Jan 29 18:47:41 2019
GPGPU-Sim uArch: cycles simulated: 1266013  inst.: 17466001 (ipc= 0.3) sim_rate=16097 (inst/sec) elapsed = 0:0:18:05 / Tue Jan 29 18:47:42 2019
GPGPU-Sim uArch: cycles simulated: 1267013  inst.: 17466071 (ipc= 0.3) sim_rate=16082 (inst/sec) elapsed = 0:0:18:06 / Tue Jan 29 18:47:43 2019
GPGPU-Sim uArch: cycles simulated: 1267513  inst.: 17466100 (ipc= 0.3) sim_rate=16068 (inst/sec) elapsed = 0:0:18:07 / Tue Jan 29 18:47:44 2019
GPGPU-Sim uArch: cycles simulated: 1268513  inst.: 17466170 (ipc= 0.3) sim_rate=16053 (inst/sec) elapsed = 0:0:18:08 / Tue Jan 29 18:47:45 2019
GPGPU-Sim uArch: cycles simulated: 1269513  inst.: 17466244 (ipc= 0.3) sim_rate=16038 (inst/sec) elapsed = 0:0:18:09 / Tue Jan 29 18:47:46 2019
GPGPU-Sim uArch: cycles simulated: 1270013  inst.: 17466281 (ipc= 0.3) sim_rate=16024 (inst/sec) elapsed = 0:0:18:10 / Tue Jan 29 18:47:47 2019
GPGPU-Sim uArch: cycles simulated: 1271013  inst.: 17466351 (ipc= 0.3) sim_rate=16009 (inst/sec) elapsed = 0:0:18:11 / Tue Jan 29 18:47:48 2019
GPGPU-Sim uArch: cycles simulated: 1272013  inst.: 17466421 (ipc= 0.3) sim_rate=15994 (inst/sec) elapsed = 0:0:18:12 / Tue Jan 29 18:47:49 2019
GPGPU-Sim uArch: cycles simulated: 1272513  inst.: 17466463 (ipc= 0.3) sim_rate=15980 (inst/sec) elapsed = 0:0:18:13 / Tue Jan 29 18:47:50 2019
GPGPU-Sim uArch: cycles simulated: 1273513  inst.: 17466533 (ipc= 0.3) sim_rate=15965 (inst/sec) elapsed = 0:0:18:14 / Tue Jan 29 18:47:51 2019
GPGPU-Sim uArch: cycles simulated: 1274513  inst.: 17466602 (ipc= 0.3) sim_rate=15951 (inst/sec) elapsed = 0:0:18:15 / Tue Jan 29 18:47:52 2019
GPGPU-Sim uArch: cycles simulated: 1275013  inst.: 17466631 (ipc= 0.3) sim_rate=15936 (inst/sec) elapsed = 0:0:18:16 / Tue Jan 29 18:47:53 2019
GPGPU-Sim uArch: cycles simulated: 1276013  inst.: 17466702 (ipc= 0.3) sim_rate=15922 (inst/sec) elapsed = 0:0:18:17 / Tue Jan 29 18:47:54 2019
GPGPU-Sim uArch: cycles simulated: 1277013  inst.: 17466776 (ipc= 0.3) sim_rate=15907 (inst/sec) elapsed = 0:0:18:18 / Tue Jan 29 18:47:55 2019
GPGPU-Sim uArch: cycles simulated: 1277513  inst.: 17466813 (ipc= 0.3) sim_rate=15893 (inst/sec) elapsed = 0:0:18:19 / Tue Jan 29 18:47:56 2019
GPGPU-Sim uArch: cycles simulated: 1278513  inst.: 17466883 (ipc= 0.3) sim_rate=15878 (inst/sec) elapsed = 0:0:18:20 / Tue Jan 29 18:47:57 2019
GPGPU-Sim uArch: cycles simulated: 1279013  inst.: 17466923 (ipc= 0.3) sim_rate=15864 (inst/sec) elapsed = 0:0:18:21 / Tue Jan 29 18:47:58 2019
GPGPU-Sim uArch: cycles simulated: 1280013  inst.: 17466995 (ipc= 0.3) sim_rate=15850 (inst/sec) elapsed = 0:0:18:22 / Tue Jan 29 18:47:59 2019
GPGPU-Sim uArch: cycles simulated: 1280513  inst.: 17467023 (ipc= 0.3) sim_rate=15835 (inst/sec) elapsed = 0:0:18:23 / Tue Jan 29 18:48:00 2019
GPGPU-Sim uArch: cycles simulated: 1281513  inst.: 17467093 (ipc= 0.3) sim_rate=15821 (inst/sec) elapsed = 0:0:18:24 / Tue Jan 29 18:48:01 2019
GPGPU-Sim uArch: cycles simulated: 1282013  inst.: 17467135 (ipc= 0.3) sim_rate=15807 (inst/sec) elapsed = 0:0:18:25 / Tue Jan 29 18:48:02 2019
GPGPU-Sim uArch: cycles simulated: 1283013  inst.: 17467205 (ipc= 0.3) sim_rate=15793 (inst/sec) elapsed = 0:0:18:26 / Tue Jan 29 18:48:03 2019
GPGPU-Sim uArch: cycles simulated: 1283513  inst.: 17467235 (ipc= 0.3) sim_rate=15778 (inst/sec) elapsed = 0:0:18:27 / Tue Jan 29 18:48:04 2019
GPGPU-Sim uArch: cycles simulated: 1284513  inst.: 17467308 (ipc= 0.3) sim_rate=15764 (inst/sec) elapsed = 0:0:18:28 / Tue Jan 29 18:48:05 2019
GPGPU-Sim uArch: cycles simulated: 1285013  inst.: 17467345 (ipc= 0.3) sim_rate=15750 (inst/sec) elapsed = 0:0:18:29 / Tue Jan 29 18:48:06 2019
GPGPU-Sim uArch: cycles simulated: 1286013  inst.: 17467415 (ipc= 0.3) sim_rate=15736 (inst/sec) elapsed = 0:0:18:30 / Tue Jan 29 18:48:07 2019
GPGPU-Sim uArch: cycles simulated: 1286513  inst.: 17467455 (ipc= 0.3) sim_rate=15722 (inst/sec) elapsed = 0:0:18:31 / Tue Jan 29 18:48:08 2019
GPGPU-Sim uArch: cycles simulated: 1287513  inst.: 17467527 (ipc= 0.3) sim_rate=15708 (inst/sec) elapsed = 0:0:18:32 / Tue Jan 29 18:48:09 2019
GPGPU-Sim uArch: cycles simulated: 1288013  inst.: 17467555 (ipc= 0.3) sim_rate=15694 (inst/sec) elapsed = 0:0:18:33 / Tue Jan 29 18:48:10 2019
GPGPU-Sim uArch: cycles simulated: 1289013  inst.: 17467625 (ipc= 0.3) sim_rate=15680 (inst/sec) elapsed = 0:0:18:34 / Tue Jan 29 18:48:11 2019
GPGPU-Sim uArch: cycles simulated: 1289513  inst.: 17467667 (ipc= 0.3) sim_rate=15666 (inst/sec) elapsed = 0:0:18:35 / Tue Jan 29 18:48:12 2019
GPGPU-Sim uArch: cycles simulated: 1290513  inst.: 17467737 (ipc= 0.3) sim_rate=15652 (inst/sec) elapsed = 0:0:18:36 / Tue Jan 29 18:48:13 2019
GPGPU-Sim uArch: cycles simulated: 1291513  inst.: 17467807 (ipc= 0.3) sim_rate=15638 (inst/sec) elapsed = 0:0:18:37 / Tue Jan 29 18:48:14 2019
GPGPU-Sim uArch: cycles simulated: 1292013  inst.: 17467835 (ipc= 0.3) sim_rate=15624 (inst/sec) elapsed = 0:0:18:38 / Tue Jan 29 18:48:15 2019
GPGPU-Sim uArch: cycles simulated: 1293013  inst.: 17471434 (ipc= 0.3) sim_rate=15613 (inst/sec) elapsed = 0:0:18:39 / Tue Jan 29 18:48:16 2019
GPGPU-Sim uArch: cycles simulated: 1293513  inst.: 17471722 (ipc= 0.3) sim_rate=15599 (inst/sec) elapsed = 0:0:18:40 / Tue Jan 29 18:48:17 2019
GPGPU-Sim uArch: cycles simulated: 1294513  inst.: 17473578 (ipc= 0.3) sim_rate=15587 (inst/sec) elapsed = 0:0:18:41 / Tue Jan 29 18:48:18 2019
GPGPU-Sim uArch: cycles simulated: 1295013  inst.: 17474538 (ipc= 0.3) sim_rate=15574 (inst/sec) elapsed = 0:0:18:42 / Tue Jan 29 18:48:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (204115,1091013), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 13.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 7 
gpu_sim_cycle = 204116
gpu_sim_insn = 58708
gpu_ipc =       0.2876
gpu_tot_sim_cycle = 1295129
gpu_tot_sim_insn = 17474538
gpu_tot_ipc =      13.4925
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 605932
gpu_total_sim_rate=15574

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 360109
	L1I_total_cache_misses = 1395
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 78897, Miss = 69670, Miss_rate = 0.883, Pending_hits = 252, Reservation_fails = 205547
	L1D_cache_core[2]: Access = 75434, Miss = 66587, Miss_rate = 0.883, Pending_hits = 209, Reservation_fails = 199153
	L1D_cache_core[3]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[7]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 609
	L1D_cache_core[8]: Access = 36429, Miss = 220, Miss_rate = 0.006, Pending_hits = 376, Reservation_fails = 3720
	L1D_cache_core[9]: Access = 78897, Miss = 69146, Miss_rate = 0.876, Pending_hits = 248, Reservation_fails = 202004
	L1D_cache_core[10]: Access = 75434, Miss = 66550, Miss_rate = 0.882, Pending_hits = 238, Reservation_fails = 197157
	L1D_cache_core[11]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 47
	L1D_total_cache_accesses = 364415
	L1D_total_cache_misses = 274879
	L1D_total_cache_miss_rate = 0.7543
	L1D_total_cache_pending_hits = 1481
	L1D_total_cache_reservation_fails = 808400
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 60784
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1704
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 135837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 599448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 208938
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 358714
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1395
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 19725952
gpgpu_n_tot_w_icount = 616436
gpgpu_n_stall_shd_mem = 1102643
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 128
gpgpu_n_mem_read_global = 135837
gpgpu_n_mem_write_global = 141398
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 18
gpgpu_n_load_insn  = 1852036
gpgpu_n_store_insn = 168010
gpgpu_n_shmem_insn = 14192
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1812956
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1704
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1704
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 306
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1100633
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1588059	W0_Idle:574400	W0_Scoreboard:1385121	W1:28502	W2:380	W3:394	W4:409	W5:397	W6:352	W7:352	W8:23435	W9:341	W10:341	W11:341	W12:341	W13:341	W14:678	W15:1257	W16:1558	W17:1194	W18:642	W19:341	W20:341	W21:341	W22:341	W23:341	W24:343	W25:341	W26:341	W27:341	W28:341	W29:341	W30:341	W31:343	W32:550744
traffic_breakdown_coretomem[CONST_ACC_R] = 144 {8:18,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1086696 {8:135837,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5787504 {40:140014,72:20,136:1364,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 17024 {40:4,136:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1296 {72:18,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18473832 {136:135837,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1131184 {8:141398,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1024 {8:128,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 638 
averagemflatency = 201 
max_icnt2mem_latency = 86 
max_icnt2sh_latency = 1295128 
mrq_lat_table:3088 	84 	196 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	241266 	35900 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113058 	20362 	143870 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10817 	22168 	45485 	48903 	8460 	22 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	1157 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2377 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 17.000000 13.666667 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 16.799999 10.250000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 16.799999 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 12.000000 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 19.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 19.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5542/196 = 28.275511
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        44        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        44        44        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        44        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        44        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        40        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        41        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2879
min_bank_accesses = 0!
chip skew: 485/475 = 1.02
number of total write accesses:
dram[0]:        40        38        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        40        38        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        40        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        40        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        38        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        38        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2663
min_bank_accesses = 0!
chip skew: 448/439 = 1.02
average mf latency per bank:
dram[0]:       9551      9898     10717     11008      9550     10075      7579      7530     12764     11047      1304      1381    none      none       12479     13245
dram[1]:       9711     10099     10863     11391     10323     11310      7491      7871     11638     11547      1329      1373    none      none       12596     12782
dram[2]:       9668      9128     10561     11060      9723      9640      7524      7428     11434     11096      1383      1345    none      none       12329     12060
dram[3]:       9718      9401     10758     11530     10586     10578      7776      7625     12300     11265      1417      1317    none      none       12365     12729
dram[4]:      10405      9581     10998     11417      9852     10248      7540      7590     11259     12294      1389       906    none      none       12108     12618
dram[5]:      11125      9577     11941     11869     11147     11174      8194      7873     13018     11866      1383    none      none      none       15552     12693
maximum mf latency per bank:
dram[0]:        597       518       568       505       520       511       610       531       608       514       293       331         0         0       562       458
dram[1]:        622       592       552       598       579       564       555       606       537       608       302       293         0         0       563       573
dram[2]:        535       563       472       521       525       547       550       527       490       505       330       275         0         0       508       477
dram[3]:        523       619       525       582       534       565       559       589       552       580       330       276         0         0       423       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       462       497
dram[5]:        526       565       542       532       480       558       507       632       533       562       331         0         0         0       468       516
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295129 n_nop=1293603 n_act=34 n_pre=20 n_req=920 n_rd=962 n_write=510 bw_util=0.002273
n_activity=9616 dram_eff=0.3062
bk0: 90a 1293561i bk1: 88a 1293615i bk2: 72a 1293901i bk3: 68a 1293871i bk4: 84a 1293472i bk5: 84a 1293370i bk6: 128a 1293214i bk7: 128a 1293101i bk8: 66a 1293814i bk9: 64a 1293965i bk10: 4a 1295101i bk11: 4a 1295093i bk12: 0a 1295130i bk13: 0a 1295133i bk14: 40a 1294588i bk15: 42a 1294436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0198729
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295129 n_nop=1293610 n_act=33 n_pre=19 n_req=919 n_rd=956 n_write=511 bw_util=0.002265
n_activity=9458 dram_eff=0.3102
bk0: 88a 1293548i bk1: 88a 1293552i bk2: 72a 1293712i bk3: 68a 1293822i bk4: 84a 1293447i bk5: 84a 1293403i bk6: 128a 1293224i bk7: 124a 1292991i bk8: 64a 1293741i bk9: 64a 1293852i bk10: 4a 1295102i bk11: 4a 1295099i bk12: 0a 1295125i bk13: 0a 1295132i bk14: 40a 1294488i bk15: 44a 1294333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295129 n_nop=1293579 n_act=34 n_pre=20 n_req=933 n_rd=970 n_write=526 bw_util=0.00231
n_activity=9845 dram_eff=0.3039
bk0: 88a 1293751i bk1: 92a 1293522i bk2: 72a 1293907i bk3: 68a 1293735i bk4: 84a 1293404i bk5: 88a 1293368i bk6: 128a 1293238i bk7: 128a 1293087i bk8: 64a 1293954i bk9: 66a 1294018i bk10: 4a 1295094i bk11: 4a 1295104i bk12: 0a 1295128i bk13: 0a 1295131i bk14: 40a 1294593i bk15: 44a 1294419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0175388
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295129 n_nop=1293589 n_act=36 n_pre=22 n_req=928 n_rd=964 n_write=518 bw_util=0.002289
n_activity=9709 dram_eff=0.3053
bk0: 88a 1293505i bk1: 92a 1293571i bk2: 72a 1293813i bk3: 68a 1293782i bk4: 82a 1293371i bk5: 88a 1293335i bk6: 124a 1293140i bk7: 128a 1293053i bk8: 66a 1293862i bk9: 64a 1294013i bk10: 4a 1295096i bk11: 4a 1295101i bk12: 0a 1295125i bk13: 0a 1295129i bk14: 40a 1294533i bk15: 44a 1294396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.019947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295129 n_nop=1293608 n_act=29 n_pre=15 n_req=925 n_rd=956 n_write=521 bw_util=0.002281
n_activity=9377 dram_eff=0.315
bk0: 80a 1293724i bk1: 88a 1293636i bk2: 68a 1293956i bk3: 68a 1293778i bk4: 84a 1293338i bk5: 88a 1293308i bk6: 128a 1293102i bk7: 128a 1293099i bk8: 64a 1293889i bk9: 66a 1293868i bk10: 4a 1295083i bk11: 2a 1295100i bk12: 0a 1295127i bk13: 0a 1295131i bk14: 44a 1294459i bk15: 44a 1294295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0207114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295129 n_nop=1293620 n_act=31 n_pre=18 n_req=917 n_rd=950 n_write=510 bw_util=0.002255
n_activity=9630 dram_eff=0.3032
bk0: 82a 1293630i bk1: 90a 1293566i bk2: 68a 1293769i bk3: 68a 1293909i bk4: 84a 1293614i bk5: 86a 1293446i bk6: 128a 1293201i bk7: 124a 1293274i bk8: 64a 1293892i bk9: 64a 1294080i bk10: 4a 1295094i bk11: 0a 1295124i bk12: 0a 1295127i bk13: 0a 1295130i bk14: 44a 1294483i bk15: 44a 1294477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0185588

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23067, Miss = 242, Miss_rate = 0.010, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 22962, Miss = 239, Miss_rate = 0.010, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 22934, Miss = 240, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 23352, Miss = 238, Miss_rate = 0.010, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 22631, Miss = 240, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 22973, Miss = 245, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 23107, Miss = 238, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 23189, Miss = 244, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 22900, Miss = 236, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 23382, Miss = 242, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 23790, Miss = 237, Miss_rate = 0.010, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 23274, Miss = 238, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 277561
L2_total_cache_misses = 2879
L2_total_cache_miss_rate = 0.0104
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 105
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=821665
icnt_total_pkts_simt_to_mem=423571
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.3838
	minimum = 6
	maximum = 122
Network latency average = 8.09067
	minimum = 6
	maximum = 105
Slowest packet = 550687
Flit latency average = 7.19797
	minimum = 6
	maximum = 101
Slowest flit = 1234907
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000824513
	minimum = 0 (at node 0)
	maximum = 0.0106361 (at node 13)
Accepted packet rate average = 0.000824513
	minimum = 0 (at node 0)
	maximum = 0.0106361 (at node 13)
Injected flit rate average = 0.00192665
	minimum = 0 (at node 0)
	maximum = 0.0167993 (at node 13)
Accepted flit rate average= 0.00192665
	minimum = 0 (at node 0)
	maximum = 0.0322807 (at node 13)
Injected packet length average = 2.33671
Accepted packet length average = 2.33671
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7008 (7 samples)
	minimum = 6 (7 samples)
	maximum = 151.429 (7 samples)
Network latency average = 12.6574 (7 samples)
	minimum = 6 (7 samples)
	maximum = 119.571 (7 samples)
Flit latency average = 13.4365 (7 samples)
	minimum = 6 (7 samples)
	maximum = 116.429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00793981 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0564838 (7 samples)
Accepted packet rate average = 0.00793981 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0564838 (7 samples)
Injected flit rate average = 0.0178772 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0887048 (7 samples)
Accepted flit rate average = 0.0178772 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.168461 (7 samples)
Injected packet size average = 2.25159 (7 samples)
Accepted packet size average = 2.25159 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 42 sec (1122 sec)
gpgpu_simulation_rate = 15574 (inst/sec)
gpgpu_simulation_rate = 1154 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1295129)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1295129)
GPGPU-Sim uArch: cycles simulated: 1295629  inst.: 17493586 (ipc=38.1) sim_rate=15577 (inst/sec) elapsed = 0:0:18:43 / Tue Jan 29 18:48:20 2019
GPGPU-Sim uArch: cycles simulated: 1296129  inst.: 17503882 (ipc=29.3) sim_rate=15572 (inst/sec) elapsed = 0:0:18:44 / Tue Jan 29 18:48:21 2019
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 1296629  inst.: 17538636 (ipc=42.7) sim_rate=15589 (inst/sec) elapsed = 0:0:18:45 / Tue Jan 29 18:48:22 2019
GPGPU-Sim uArch: cycles simulated: 1297129  inst.: 17581186 (ipc=53.3) sim_rate=15599 (inst/sec) elapsed = 0:0:18:47 / Tue Jan 29 18:48:24 2019
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,0,0) tid=(422,0,0)
GPGPU-Sim uArch: cycles simulated: 1297629  inst.: 17623920 (ipc=59.8) sim_rate=15624 (inst/sec) elapsed = 0:0:18:48 / Tue Jan 29 18:48:25 2019
GPGPU-Sim uArch: cycles simulated: 1298129  inst.: 17665973 (ipc=63.8) sim_rate=15633 (inst/sec) elapsed = 0:0:18:50 / Tue Jan 29 18:48:27 2019
GPGPU-Sim uArch: cycles simulated: 1298629  inst.: 17701667 (ipc=64.9) sim_rate=15651 (inst/sec) elapsed = 0:0:18:51 / Tue Jan 29 18:48:28 2019
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 1299129  inst.: 17743767 (ipc=67.3) sim_rate=15660 (inst/sec) elapsed = 0:0:18:53 / Tue Jan 29 18:48:30 2019
GPGPU-Sim uArch: cycles simulated: 1299629  inst.: 17785875 (ipc=69.2) sim_rate=15684 (inst/sec) elapsed = 0:0:18:54 / Tue Jan 29 18:48:31 2019
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 1300129  inst.: 17827543 (ipc=70.6) sim_rate=15693 (inst/sec) elapsed = 0:0:18:56 / Tue Jan 29 18:48:33 2019
GPGPU-Sim uArch: cycles simulated: 1300629  inst.: 17860521 (ipc=70.2) sim_rate=15708 (inst/sec) elapsed = 0:0:18:57 / Tue Jan 29 18:48:34 2019
GPGPU-Sim uArch: cycles simulated: 1301129  inst.: 17903053 (ipc=71.4) sim_rate=15732 (inst/sec) elapsed = 0:0:18:58 / Tue Jan 29 18:48:35 2019
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 1301629  inst.: 17945773 (ipc=72.5) sim_rate=15741 (inst/sec) elapsed = 0:0:19:00 / Tue Jan 29 18:48:37 2019
GPGPU-Sim uArch: cycles simulated: 1302129  inst.: 17988203 (ipc=73.4) sim_rate=15765 (inst/sec) elapsed = 0:0:19:01 / Tue Jan 29 18:48:38 2019
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 1302629  inst.: 18023574 (ipc=73.2) sim_rate=15768 (inst/sec) elapsed = 0:0:19:03 / Tue Jan 29 18:48:40 2019
GPGPU-Sim uArch: cycles simulated: 1303129  inst.: 18065930 (ipc=73.9) sim_rate=15791 (inst/sec) elapsed = 0:0:19:04 / Tue Jan 29 18:48:41 2019
GPGPU-Sim uArch: cycles simulated: 1303629  inst.: 18107849 (ipc=74.5) sim_rate=15814 (inst/sec) elapsed = 0:0:19:05 / Tue Jan 29 18:48:42 2019
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,0,0) tid=(350,0,0)
GPGPU-Sim uArch: cycles simulated: 1304129  inst.: 18149343 (ipc=75.0) sim_rate=15823 (inst/sec) elapsed = 0:0:19:07 / Tue Jan 29 18:48:44 2019
GPGPU-Sim uArch: cycles simulated: 1304629  inst.: 18187372 (ipc=75.0) sim_rate=15842 (inst/sec) elapsed = 0:0:19:08 / Tue Jan 29 18:48:45 2019
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 1305129  inst.: 18228449 (ipc=75.4) sim_rate=15864 (inst/sec) elapsed = 0:0:19:09 / Tue Jan 29 18:48:46 2019
GPGPU-Sim uArch: cycles simulated: 1305629  inst.: 18271017 (ipc=75.9) sim_rate=15874 (inst/sec) elapsed = 0:0:19:11 / Tue Jan 29 18:48:48 2019
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 1306129  inst.: 18313394 (ipc=76.3) sim_rate=15897 (inst/sec) elapsed = 0:0:19:12 / Tue Jan 29 18:48:49 2019
GPGPU-Sim uArch: cycles simulated: 1306629  inst.: 18354084 (ipc=76.5) sim_rate=15918 (inst/sec) elapsed = 0:0:19:13 / Tue Jan 29 18:48:50 2019
GPGPU-Sim uArch: cycles simulated: 1307129  inst.: 18391574 (ipc=76.4) sim_rate=15937 (inst/sec) elapsed = 0:0:19:14 / Tue Jan 29 18:48:51 2019
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1307629  inst.: 18433265 (ipc=76.7) sim_rate=15945 (inst/sec) elapsed = 0:0:19:16 / Tue Jan 29 18:48:53 2019
GPGPU-Sim uArch: cycles simulated: 1308129  inst.: 18474890 (ipc=77.0) sim_rate=15967 (inst/sec) elapsed = 0:0:19:17 / Tue Jan 29 18:48:54 2019
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,0,0) tid=(493,0,0)
GPGPU-Sim uArch: cycles simulated: 1308629  inst.: 18515982 (ipc=77.1) sim_rate=15989 (inst/sec) elapsed = 0:0:19:18 / Tue Jan 29 18:48:55 2019
GPGPU-Sim uArch: cycles simulated: 1309129  inst.: 18555095 (ipc=77.2) sim_rate=16009 (inst/sec) elapsed = 0:0:19:19 / Tue Jan 29 18:48:56 2019
GPGPU-Sim uArch: cycles simulated: 1309629  inst.: 18597307 (ipc=77.4) sim_rate=16018 (inst/sec) elapsed = 0:0:19:21 / Tue Jan 29 18:48:58 2019
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 1310129  inst.: 18636614 (ipc=77.5) sim_rate=16038 (inst/sec) elapsed = 0:0:19:22 / Tue Jan 29 18:48:59 2019
GPGPU-Sim uArch: cycles simulated: 1310629  inst.: 18678494 (ipc=77.7) sim_rate=16046 (inst/sec) elapsed = 0:0:19:24 / Tue Jan 29 18:49:01 2019
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 1311129  inst.: 18716840 (ipc=77.6) sim_rate=16065 (inst/sec) elapsed = 0:0:19:25 / Tue Jan 29 18:49:02 2019
GPGPU-Sim uArch: cycles simulated: 1311629  inst.: 18757050 (ipc=77.7) sim_rate=16086 (inst/sec) elapsed = 0:0:19:26 / Tue Jan 29 18:49:03 2019
GPGPU-Sim uArch: cycles simulated: 1312129  inst.: 18797447 (ipc=77.8) sim_rate=16093 (inst/sec) elapsed = 0:0:19:28 / Tue Jan 29 18:49:05 2019
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 1312629  inst.: 18839968 (ipc=78.0) sim_rate=16116 (inst/sec) elapsed = 0:0:19:29 / Tue Jan 29 18:49:06 2019
GPGPU-Sim uArch: cycles simulated: 1313129  inst.: 18881282 (ipc=78.2) sim_rate=16124 (inst/sec) elapsed = 0:0:19:31 / Tue Jan 29 18:49:08 2019
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 1313629  inst.: 18918317 (ipc=78.0) sim_rate=16141 (inst/sec) elapsed = 0:0:19:32 / Tue Jan 29 18:49:09 2019
GPGPU-Sim uArch: cycles simulated: 1314129  inst.: 18959805 (ipc=78.2) sim_rate=16163 (inst/sec) elapsed = 0:0:19:33 / Tue Jan 29 18:49:10 2019
GPGPU-Sim uArch: cycles simulated: 1314629  inst.: 19001345 (ipc=78.3) sim_rate=16171 (inst/sec) elapsed = 0:0:19:35 / Tue Jan 29 18:49:12 2019
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 1315129  inst.: 19040883 (ipc=78.3) sim_rate=16191 (inst/sec) elapsed = 0:0:19:36 / Tue Jan 29 18:49:13 2019
GPGPU-Sim uArch: cycles simulated: 1315629  inst.: 19080580 (ipc=78.3) sim_rate=16211 (inst/sec) elapsed = 0:0:19:37 / Tue Jan 29 18:49:14 2019
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 1316129  inst.: 19122992 (ipc=78.5) sim_rate=16233 (inst/sec) elapsed = 0:0:19:38 / Tue Jan 29 18:49:15 2019
GPGPU-Sim uArch: cycles simulated: 1316629  inst.: 19162800 (ipc=78.5) sim_rate=16239 (inst/sec) elapsed = 0:0:19:40 / Tue Jan 29 18:49:17 2019
GPGPU-Sim uArch: cycles simulated: 1317129  inst.: 19204493 (ipc=78.6) sim_rate=16261 (inst/sec) elapsed = 0:0:19:41 / Tue Jan 29 18:49:18 2019
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 1317629  inst.: 19243658 (ipc=78.6) sim_rate=16280 (inst/sec) elapsed = 0:0:19:42 / Tue Jan 29 18:49:19 2019
GPGPU-Sim uArch: cycles simulated: 1318129  inst.: 19283907 (ipc=78.7) sim_rate=16300 (inst/sec) elapsed = 0:0:19:43 / Tue Jan 29 18:49:20 2019
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 1318629  inst.: 19326244 (ipc=78.8) sim_rate=16322 (inst/sec) elapsed = 0:0:19:44 / Tue Jan 29 18:49:21 2019
GPGPU-Sim uArch: cycles simulated: 1319129  inst.: 19366705 (ipc=78.8) sim_rate=16329 (inst/sec) elapsed = 0:0:19:46 / Tue Jan 29 18:49:23 2019
GPGPU-Sim uArch: cycles simulated: 1319629  inst.: 19403483 (ipc=78.7) sim_rate=16346 (inst/sec) elapsed = 0:0:19:47 / Tue Jan 29 18:49:24 2019
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,0,0) tid=(359,0,0)
GPGPU-Sim uArch: cycles simulated: 1320129  inst.: 19444663 (ipc=78.8) sim_rate=16367 (inst/sec) elapsed = 0:0:19:48 / Tue Jan 29 18:49:25 2019
GPGPU-Sim uArch: cycles simulated: 1320629  inst.: 19482779 (ipc=78.8) sim_rate=16385 (inst/sec) elapsed = 0:0:19:49 / Tue Jan 29 18:49:26 2019
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 1321129  inst.: 19525044 (ipc=78.9) sim_rate=16393 (inst/sec) elapsed = 0:0:19:51 / Tue Jan 29 18:49:28 2019
GPGPU-Sim uArch: cycles simulated: 1321629  inst.: 19563906 (ipc=78.8) sim_rate=16412 (inst/sec) elapsed = 0:0:19:52 / Tue Jan 29 18:49:29 2019
GPGPU-Sim uArch: cycles simulated: 1322129  inst.: 19600562 (ipc=78.7) sim_rate=16429 (inst/sec) elapsed = 0:0:19:53 / Tue Jan 29 18:49:30 2019
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,0,0) tid=(464,0,0)
GPGPU-Sim uArch: cycles simulated: 1322629  inst.: 19641144 (ipc=78.8) sim_rate=16436 (inst/sec) elapsed = 0:0:19:55 / Tue Jan 29 18:49:32 2019
GPGPU-Sim uArch: cycles simulated: 1323129  inst.: 19678703 (ipc=78.7) sim_rate=16453 (inst/sec) elapsed = 0:0:19:56 / Tue Jan 29 18:49:33 2019
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,0,0) tid=(334,0,0)
GPGPU-Sim uArch: cycles simulated: 1323629  inst.: 19719592 (ipc=78.8) sim_rate=16460 (inst/sec) elapsed = 0:0:19:58 / Tue Jan 29 18:49:35 2019
GPGPU-Sim uArch: cycles simulated: 1324129  inst.: 19756682 (ipc=78.7) sim_rate=16477 (inst/sec) elapsed = 0:0:19:59 / Tue Jan 29 18:49:36 2019
GPGPU-Sim uArch: cycles simulated: 1324629  inst.: 19793179 (ipc=78.6) sim_rate=16494 (inst/sec) elapsed = 0:0:20:00 / Tue Jan 29 18:49:37 2019
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 1325129  inst.: 19831915 (ipc=78.6) sim_rate=16512 (inst/sec) elapsed = 0:0:20:01 / Tue Jan 29 18:49:38 2019
GPGPU-Sim uArch: cycles simulated: 1325629  inst.: 19868190 (ipc=78.5) sim_rate=16529 (inst/sec) elapsed = 0:0:20:02 / Tue Jan 29 18:49:39 2019
GPGPU-Sim uArch: cycles simulated: 1326129  inst.: 19902607 (ipc=78.3) sim_rate=16530 (inst/sec) elapsed = 0:0:20:04 / Tue Jan 29 18:49:41 2019
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 1326629  inst.: 19938682 (ipc=78.2) sim_rate=16546 (inst/sec) elapsed = 0:0:20:05 / Tue Jan 29 18:49:42 2019
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,0,0) tid=(462,0,0)
GPGPU-Sim uArch: cycles simulated: 1328129  inst.: 20043069 (ipc=77.8) sim_rate=16619 (inst/sec) elapsed = 0:0:20:06 / Tue Jan 29 18:49:43 2019
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,0,0) tid=(456,0,0)
GPGPU-Sim uArch: cycles simulated: 1330129  inst.: 20179618 (ipc=77.3) sim_rate=16718 (inst/sec) elapsed = 0:0:20:07 / Tue Jan 29 18:49:44 2019
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 1332129  inst.: 20308757 (ipc=76.6) sim_rate=16811 (inst/sec) elapsed = 0:0:20:08 / Tue Jan 29 18:49:45 2019
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,0,0) tid=(472,0,0)
GPGPU-Sim uArch: cycles simulated: 1334629  inst.: 20448660 (ipc=75.3) sim_rate=16913 (inst/sec) elapsed = 0:0:20:09 / Tue Jan 29 18:49:46 2019
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 1336629  inst.: 20557234 (ipc=74.3) sim_rate=16989 (inst/sec) elapsed = 0:0:20:10 / Tue Jan 29 18:49:47 2019
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1,0,0) tid=(478,0,0)
GPGPU-Sim uArch: cycles simulated: 1339129  inst.: 20675347 (ipc=72.7) sim_rate=17072 (inst/sec) elapsed = 0:0:20:11 / Tue Jan 29 18:49:48 2019
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46296,1295129), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 1341629  inst.: 20782506 (ipc=71.1) sim_rate=17147 (inst/sec) elapsed = 0:0:20:12 / Tue Jan 29 18:49:49 2019
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1,0,0) tid=(371,0,0)
GPGPU-Sim uArch: cycles simulated: 1344129  inst.: 20883570 (ipc=69.6) sim_rate=17216 (inst/sec) elapsed = 0:0:20:13 / Tue Jan 29 18:49:50 2019
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 1346629  inst.: 20984034 (ipc=68.1) sim_rate=17285 (inst/sec) elapsed = 0:0:20:14 / Tue Jan 29 18:49:51 2019
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 1349629  inst.: 21102258 (ipc=66.6) sim_rate=17368 (inst/sec) elapsed = 0:0:20:15 / Tue Jan 29 18:49:52 2019
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1,0,0) tid=(379,0,0)
GPGPU-Sim uArch: cycles simulated: 1352129  inst.: 21202730 (ipc=65.4) sim_rate=17436 (inst/sec) elapsed = 0:0:20:16 / Tue Jan 29 18:49:53 2019
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 1354629  inst.: 21303586 (ipc=64.4) sim_rate=17505 (inst/sec) elapsed = 0:0:20:17 / Tue Jan 29 18:49:54 2019
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1,0,0) tid=(339,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 1357629  inst.: 21425370 (ipc=63.2) sim_rate=17590 (inst/sec) elapsed = 0:0:20:18 / Tue Jan 29 18:49:55 2019
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 1360129  inst.: 21525434 (ipc=62.3) sim_rate=17658 (inst/sec) elapsed = 0:0:20:19 / Tue Jan 29 18:49:56 2019
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 1363129  inst.: 21644690 (ipc=61.3) sim_rate=17741 (inst/sec) elapsed = 0:0:20:20 / Tue Jan 29 18:49:57 2019
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 1365629  inst.: 21746053 (ipc=60.6) sim_rate=17810 (inst/sec) elapsed = 0:0:20:21 / Tue Jan 29 18:49:58 2019
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1,0,0) tid=(264,0,0)
GPGPU-Sim uArch: cycles simulated: 1368129  inst.: 21842916 (ipc=59.8) sim_rate=17874 (inst/sec) elapsed = 0:0:20:22 / Tue Jan 29 18:49:59 2019
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,0,0) tid=(297,0,0)
GPGPU-Sim uArch: cycles simulated: 1370629  inst.: 21941562 (ipc=59.2) sim_rate=17940 (inst/sec) elapsed = 0:0:20:23 / Tue Jan 29 18:50:00 2019
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 1373129  inst.: 22034444 (ipc=58.5) sim_rate=18001 (inst/sec) elapsed = 0:0:20:24 / Tue Jan 29 18:50:01 2019
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1,0,0) tid=(393,0,0)
GPGPU-Sim uArch: cycles simulated: 1375629  inst.: 22133123 (ipc=57.9) sim_rate=18067 (inst/sec) elapsed = 0:0:20:25 / Tue Jan 29 18:50:02 2019
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1,0,0) tid=(306,0,0)
GPGPU-Sim uArch: cycles simulated: 1378629  inst.: 22248399 (ipc=57.2) sim_rate=18147 (inst/sec) elapsed = 0:0:20:26 / Tue Jan 29 18:50:03 2019
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 1381129  inst.: 22346853 (ipc=56.7) sim_rate=18212 (inst/sec) elapsed = 0:0:20:27 / Tue Jan 29 18:50:04 2019
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1,0,0) tid=(422,0,0)
GPGPU-Sim uArch: cycles simulated: 1383629  inst.: 22440333 (ipc=56.1) sim_rate=18273 (inst/sec) elapsed = 0:0:20:28 / Tue Jan 29 18:50:05 2019
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,0,0) tid=(432,0,0)
GPGPU-Sim uArch: cycles simulated: 1386629  inst.: 22552997 (ipc=55.5) sim_rate=18350 (inst/sec) elapsed = 0:0:20:29 / Tue Jan 29 18:50:06 2019
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1,0,0) tid=(305,0,0)
GPGPU-Sim uArch: cycles simulated: 1388629  inst.: 22626098 (ipc=55.1) sim_rate=18395 (inst/sec) elapsed = 0:0:20:30 / Tue Jan 29 18:50:07 2019
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,0,0) tid=(288,0,0)
GPGPU-Sim uArch: cycles simulated: 1391629  inst.: 22726642 (ipc=54.4) sim_rate=18461 (inst/sec) elapsed = 0:0:20:31 / Tue Jan 29 18:50:08 2019
GPGPU-Sim uArch: cycles simulated: 1394129  inst.: 22804612 (ipc=53.8) sim_rate=18510 (inst/sec) elapsed = 0:0:20:32 / Tue Jan 29 18:50:09 2019
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 1397129  inst.: 22884994 (ipc=53.0) sim_rate=18560 (inst/sec) elapsed = 0:0:20:33 / Tue Jan 29 18:50:10 2019
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 1400129  inst.: 22946948 (ipc=52.1) sim_rate=18595 (inst/sec) elapsed = 0:0:20:34 / Tue Jan 29 18:50:11 2019
GPGPU-Sim uArch: cycles simulated: 1403129  inst.: 22989364 (ipc=51.1) sim_rate=18614 (inst/sec) elapsed = 0:0:20:35 / Tue Jan 29 18:50:12 2019
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 1405629  inst.: 23009591 (ipc=50.1) sim_rate=18616 (inst/sec) elapsed = 0:0:20:36 / Tue Jan 29 18:50:13 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113002,1295129), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 1.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 113003
gpu_sim_insn = 5541004
gpu_ipc =      49.0341
gpu_tot_sim_cycle = 1408132
gpu_tot_sim_insn = 23015542
gpu_tot_ipc =      16.3447
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 605980
gpu_total_sim_rate=18620

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 495751
	L1I_total_cache_misses = 1517
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 835
	L1D_cache_core[1]: Access = 115341, Miss = 69888, Miss_rate = 0.606, Pending_hits = 634, Reservation_fails = 209210
	L1D_cache_core[2]: Access = 75434, Miss = 66587, Miss_rate = 0.883, Pending_hits = 209, Reservation_fails = 199153
	L1D_cache_core[3]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[7]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 609
	L1D_cache_core[8]: Access = 36429, Miss = 220, Miss_rate = 0.006, Pending_hits = 376, Reservation_fails = 3720
	L1D_cache_core[9]: Access = 78897, Miss = 69146, Miss_rate = 0.876, Pending_hits = 248, Reservation_fails = 202004
	L1D_cache_core[10]: Access = 75434, Miss = 66550, Miss_rate = 0.882, Pending_hits = 238, Reservation_fails = 197157
	L1D_cache_core[11]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 47
	L1D_total_cache_accesses = 413787
	L1D_total_cache_misses = 275289
	L1D_total_cache_miss_rate = 0.6653
	L1D_total_cache_pending_hits = 2023
	L1D_total_cache_reservation_fails = 812898
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 77912
	L1C_total_cache_misses = 544
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1813
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 136121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 603946
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 77368
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 208938
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 494234
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1517
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 25702784
gpgpu_n_tot_w_icount = 803212
gpgpu_n_stall_shd_mem = 1122750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 128
gpgpu_n_mem_read_global = 136121
gpgpu_n_mem_write_global = 141524
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 19
gpgpu_n_load_insn  = 2855036
gpgpu_n_store_insn = 170010
gpgpu_n_shmem_insn = 14192
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2321624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 306
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1120631
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1600363	W0_Idle:595110	W0_Scoreboard:1483957	W1:28854	W2:732	W3:746	W4:761	W5:749	W6:704	W7:704	W8:34715	W9:682	W10:682	W11:682	W12:682	W13:682	W14:1019	W15:1598	W16:1899	W17:1535	W18:983	W19:682	W20:682	W21:682	W22:682	W23:682	W24:684	W25:682	W26:682	W27:682	W28:682	W29:682	W30:682	W31:684	W32:715933
traffic_breakdown_coretomem[CONST_ACC_R] = 152 {8:19,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1088968 {8:136121,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5804512 {40:140014,72:22,136:1488,}
traffic_breakdown_coretomem[INST_ACC_R] = 1504 {8:188,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 17024 {40:4,136:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1368 {72:19,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18512456 {136:136121,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1132192 {8:141524,}
traffic_breakdown_memtocore[INST_ACC_R] = 25568 {136:188,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1024 {8:128,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 638 
averagemflatency = 201 
max_icnt2mem_latency = 86 
max_icnt2sh_latency = 1408131 
mrq_lat_table:3088 	84 	196 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	241672 	35905 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113379 	20460 	143870 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11033 	22192 	45506 	48927 	8460 	22 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	1283 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2484 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 17.000000 13.666667 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 16.799999 10.250000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 16.799999 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 12.000000 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 19.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 19.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5542/196 = 28.275511
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        44        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        44        44        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        44        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        44        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        40        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        41        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2879
min_bank_accesses = 0!
chip skew: 485/475 = 1.02
number of total write accesses:
dram[0]:        40        38        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        40        38        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        40        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        40        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        38        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        38        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2663
min_bank_accesses = 0!
chip skew: 448/439 = 1.02
average mf latency per bank:
dram[0]:       9552      9898     10717     11008      9567     10093      7611      7565     12764     11047      1304      1381    none      none       12479     13245
dram[1]:       9711     10099     10863     11391     10340     11328      7521      7902     11638     11547      1329      1373    none      none       12596     12782
dram[2]:       9668      9128     10561     11060      9741      9660      7558      7456     11434     11096      1383      1345    none      none       12329     12060
dram[3]:       9718      9401     10758     11530     10602     10598      7806      7653     12300     11265      1417      1317    none      none       12365     12729
dram[4]:      10405      9581     10998     11417      9870     10268      7577      7618     11259     12294      1389       906    none      none       12108     12618
dram[5]:      11125      9577     11941     11869     11165     11193      8228      7901     13018     11866      1383    none      none      none       15552     12693
maximum mf latency per bank:
dram[0]:        597       518       568       505       520       511       610       531       608       514       293       331         0         0       562       458
dram[1]:        622       592       552       598       579       564       555       606       537       608       302       293         0         0       563       573
dram[2]:        535       563       472       521       525       547       550       527       490       505       330       275         0         0       508       477
dram[3]:        523       619       525       582       534       565       559       589       552       580       330       276         0         0       423       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       462       497
dram[5]:        526       565       542       532       480       558       507       632       533       562       331         0         0         0       468       516
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1408132 n_nop=1406606 n_act=34 n_pre=20 n_req=920 n_rd=962 n_write=510 bw_util=0.002091
n_activity=9616 dram_eff=0.3062
bk0: 90a 1406564i bk1: 88a 1406618i bk2: 72a 1406904i bk3: 68a 1406874i bk4: 84a 1406475i bk5: 84a 1406373i bk6: 128a 1406217i bk7: 128a 1406104i bk8: 66a 1406817i bk9: 64a 1406968i bk10: 4a 1408104i bk11: 4a 1408096i bk12: 0a 1408133i bk13: 0a 1408136i bk14: 40a 1407591i bk15: 42a 1407439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0182781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1408132 n_nop=1406613 n_act=33 n_pre=19 n_req=919 n_rd=956 n_write=511 bw_util=0.002084
n_activity=9458 dram_eff=0.3102
bk0: 88a 1406551i bk1: 88a 1406555i bk2: 72a 1406715i bk3: 68a 1406825i bk4: 84a 1406450i bk5: 84a 1406406i bk6: 128a 1406227i bk7: 124a 1405994i bk8: 64a 1406744i bk9: 64a 1406855i bk10: 4a 1408105i bk11: 4a 1408102i bk12: 0a 1408128i bk13: 0a 1408135i bk14: 40a 1407491i bk15: 44a 1407336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0188335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1408132 n_nop=1406582 n_act=34 n_pre=20 n_req=933 n_rd=970 n_write=526 bw_util=0.002125
n_activity=9845 dram_eff=0.3039
bk0: 88a 1406754i bk1: 92a 1406525i bk2: 72a 1406910i bk3: 68a 1406738i bk4: 84a 1406407i bk5: 88a 1406371i bk6: 128a 1406241i bk7: 128a 1406090i bk8: 64a 1406957i bk9: 66a 1407021i bk10: 4a 1408097i bk11: 4a 1408107i bk12: 0a 1408131i bk13: 0a 1408134i bk14: 40a 1407596i bk15: 44a 1407422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0161313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1408132 n_nop=1406592 n_act=36 n_pre=22 n_req=928 n_rd=964 n_write=518 bw_util=0.002105
n_activity=9709 dram_eff=0.3053
bk0: 88a 1406508i bk1: 92a 1406574i bk2: 72a 1406816i bk3: 68a 1406785i bk4: 82a 1406374i bk5: 88a 1406338i bk6: 124a 1406143i bk7: 128a 1406056i bk8: 66a 1406865i bk9: 64a 1407016i bk10: 4a 1408099i bk11: 4a 1408104i bk12: 0a 1408128i bk13: 0a 1408132i bk14: 40a 1407536i bk15: 44a 1407399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0183463
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1408132 n_nop=1406611 n_act=29 n_pre=15 n_req=925 n_rd=956 n_write=521 bw_util=0.002098
n_activity=9377 dram_eff=0.315
bk0: 80a 1406727i bk1: 88a 1406639i bk2: 68a 1406959i bk3: 68a 1406781i bk4: 84a 1406341i bk5: 88a 1406311i bk6: 128a 1406105i bk7: 128a 1406102i bk8: 64a 1406892i bk9: 66a 1406871i bk10: 4a 1408086i bk11: 2a 1408103i bk12: 0a 1408130i bk13: 0a 1408134i bk14: 44a 1407462i bk15: 44a 1407298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0190494
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1408132 n_nop=1406623 n_act=31 n_pre=18 n_req=917 n_rd=950 n_write=510 bw_util=0.002074
n_activity=9630 dram_eff=0.3032
bk0: 82a 1406633i bk1: 90a 1406569i bk2: 68a 1406772i bk3: 68a 1406912i bk4: 84a 1406617i bk5: 86a 1406449i bk6: 128a 1406204i bk7: 124a 1406277i bk8: 64a 1406895i bk9: 64a 1407083i bk10: 4a 1408097i bk11: 0a 1408127i bk12: 0a 1408130i bk13: 0a 1408133i bk14: 44a 1407486i bk15: 44a 1407480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0170694

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23102, Miss = 242, Miss_rate = 0.010, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 23002, Miss = 239, Miss_rate = 0.010, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 22968, Miss = 240, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 23388, Miss = 238, Miss_rate = 0.010, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 22665, Miss = 240, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 23007, Miss = 245, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 23139, Miss = 238, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 23223, Miss = 244, Miss_rate = 0.011, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 22936, Miss = 236, Miss_rate = 0.010, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 23416, Miss = 242, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 23828, Miss = 237, Miss_rate = 0.010, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 23306, Miss = 238, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 277980
L2_total_cache_misses = 2879
L2_total_cache_miss_rate = 0.0104
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 113
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=823254
icnt_total_pkts_simt_to_mem=424490
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3938
	minimum = 6
	maximum = 116
Network latency average = 11.6516
	minimum = 6
	maximum = 102
Slowest packet = 555202
Flit latency average = 10.7967
	minimum = 6
	maximum = 98
Slowest flit = 1245504
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274657
	minimum = 0 (at node 2)
	maximum = 0.00196455 (at node 1)
Accepted packet rate average = 0.000274657
	minimum = 0 (at node 2)
	maximum = 0.00196455 (at node 1)
Injected flit rate average = 0.000822004
	minimum = 0 (at node 2)
	maximum = 0.00412378 (at node 1)
Accepted flit rate average= 0.000822004
	minimum = 0 (at node 2)
	maximum = 0.00762812 (at node 1)
Injected packet length average = 2.99284
Accepted packet length average = 2.99284
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4124 (8 samples)
	minimum = 6 (8 samples)
	maximum = 147 (8 samples)
Network latency average = 12.5317 (8 samples)
	minimum = 6 (8 samples)
	maximum = 117.375 (8 samples)
Flit latency average = 13.1065 (8 samples)
	minimum = 6 (8 samples)
	maximum = 114.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00698167 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0496689 (8 samples)
Accepted packet rate average = 0.00698167 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0496689 (8 samples)
Injected flit rate average = 0.0157453 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0781322 (8 samples)
Accepted flit rate average = 0.0157453 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.148357 (8 samples)
Injected packet size average = 2.25523 (8 samples)
Accepted packet size average = 2.25523 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 36 sec (1236 sec)
gpgpu_simulation_rate = 18620 (inst/sec)
gpgpu_simulation_rate = 1139 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1408132)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1408132)
GPGPU-Sim uArch: cycles simulated: 1408632  inst.: 23041046 (ipc=51.0) sim_rate=18626 (inst/sec) elapsed = 0:0:20:37 / Tue Jan 29 18:50:14 2019
GPGPU-Sim uArch: cycles simulated: 1410632  inst.: 23060878 (ipc=18.1) sim_rate=18627 (inst/sec) elapsed = 0:0:20:38 / Tue Jan 29 18:50:15 2019
GPGPU-Sim uArch: cycles simulated: 1413132  inst.: 23090271 (ipc=14.9) sim_rate=18636 (inst/sec) elapsed = 0:0:20:39 / Tue Jan 29 18:50:16 2019
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 1415132  inst.: 23148880 (ipc=19.0) sim_rate=18668 (inst/sec) elapsed = 0:0:20:40 / Tue Jan 29 18:50:17 2019
GPGPU-Sim uArch: cycles simulated: 1417632  inst.: 23179648 (ipc=17.3) sim_rate=18678 (inst/sec) elapsed = 0:0:20:41 / Tue Jan 29 18:50:18 2019
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,0,0) tid=(315,0,0)
GPGPU-Sim uArch: cycles simulated: 1420132  inst.: 23244276 (ipc=19.1) sim_rate=18715 (inst/sec) elapsed = 0:0:20:42 / Tue Jan 29 18:50:19 2019
GPGPU-Sim uArch: cycles simulated: 1422132  inst.: 23288260 (ipc=19.5) sim_rate=18735 (inst/sec) elapsed = 0:0:20:43 / Tue Jan 29 18:50:20 2019
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 1424132  inst.: 23327756 (ipc=19.5) sim_rate=18752 (inst/sec) elapsed = 0:0:20:44 / Tue Jan 29 18:50:21 2019
GPGPU-Sim uArch: cycles simulated: 1425632  inst.: 23361612 (ipc=19.8) sim_rate=18764 (inst/sec) elapsed = 0:0:20:45 / Tue Jan 29 18:50:22 2019
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 1427632  inst.: 23403868 (ipc=19.9) sim_rate=18783 (inst/sec) elapsed = 0:0:20:46 / Tue Jan 29 18:50:23 2019
GPGPU-Sim uArch: cycles simulated: 1429632  inst.: 23447764 (ipc=20.1) sim_rate=18803 (inst/sec) elapsed = 0:0:20:47 / Tue Jan 29 18:50:24 2019
GPGPU-Sim uArch: cycles simulated: 1431632  inst.: 23491692 (ipc=20.3) sim_rate=18823 (inst/sec) elapsed = 0:0:20:48 / Tue Jan 29 18:50:25 2019
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,0,0) tid=(338,0,0)
GPGPU-Sim uArch: cycles simulated: 1433632  inst.: 23536636 (ipc=20.4) sim_rate=18844 (inst/sec) elapsed = 0:0:20:49 / Tue Jan 29 18:50:26 2019
GPGPU-Sim uArch: cycles simulated: 1435132  inst.: 23566868 (ipc=20.4) sim_rate=18853 (inst/sec) elapsed = 0:0:20:50 / Tue Jan 29 18:50:27 2019
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(1,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 1437132  inst.: 23611036 (ipc=20.5) sim_rate=18873 (inst/sec) elapsed = 0:0:20:51 / Tue Jan 29 18:50:28 2019
GPGPU-Sim uArch: cycles simulated: 1439132  inst.: 23655116 (ipc=20.6) sim_rate=18893 (inst/sec) elapsed = 0:0:20:52 / Tue Jan 29 18:50:29 2019
GPGPU-Sim uArch: cycles simulated: 1440632  inst.: 23687676 (ipc=20.7) sim_rate=18904 (inst/sec) elapsed = 0:0:20:53 / Tue Jan 29 18:50:30 2019
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 1442632  inst.: 23733380 (ipc=20.8) sim_rate=18926 (inst/sec) elapsed = 0:0:20:54 / Tue Jan 29 18:50:31 2019
GPGPU-Sim uArch: cycles simulated: 1444132  inst.: 23763748 (ipc=20.8) sim_rate=18935 (inst/sec) elapsed = 0:0:20:55 / Tue Jan 29 18:50:32 2019
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(0,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 1446132  inst.: 23804700 (ipc=20.8) sim_rate=18952 (inst/sec) elapsed = 0:0:20:56 / Tue Jan 29 18:50:33 2019
GPGPU-Sim uArch: cycles simulated: 1447632  inst.: 23837772 (ipc=20.8) sim_rate=18964 (inst/sec) elapsed = 0:0:20:57 / Tue Jan 29 18:50:34 2019
GPGPU-Sim uArch: cycles simulated: 1449632  inst.: 23883964 (ipc=20.9) sim_rate=18985 (inst/sec) elapsed = 0:0:20:58 / Tue Jan 29 18:50:35 2019
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(0,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 1451632  inst.: 23926220 (ipc=20.9) sim_rate=19004 (inst/sec) elapsed = 0:0:20:59 / Tue Jan 29 18:50:36 2019
GPGPU-Sim uArch: cycles simulated: 1452632  inst.: 23948740 (ipc=21.0) sim_rate=19006 (inst/sec) elapsed = 0:0:21:00 / Tue Jan 29 18:50:37 2019
GPGPU-Sim uArch: cycles simulated: 1453632  inst.: 23971884 (ipc=21.0) sim_rate=19010 (inst/sec) elapsed = 0:0:21:01 / Tue Jan 29 18:50:38 2019
GPGPU-Sim uArch: cycles simulated: 1454632  inst.: 23994516 (ipc=21.1) sim_rate=19013 (inst/sec) elapsed = 0:0:21:02 / Tue Jan 29 18:50:39 2019
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(0,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 1455632  inst.: 24013388 (ipc=21.0) sim_rate=19012 (inst/sec) elapsed = 0:0:21:03 / Tue Jan 29 18:50:40 2019
GPGPU-Sim uArch: cycles simulated: 1457132  inst.: 24046348 (ipc=21.0) sim_rate=19024 (inst/sec) elapsed = 0:0:21:04 / Tue Jan 29 18:50:41 2019
GPGPU-Sim uArch: cycles simulated: 1458632  inst.: 24079516 (ipc=21.1) sim_rate=19035 (inst/sec) elapsed = 0:0:21:05 / Tue Jan 29 18:50:42 2019
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 1460632  inst.: 24121244 (ipc=21.1) sim_rate=19053 (inst/sec) elapsed = 0:0:21:06 / Tue Jan 29 18:50:43 2019
GPGPU-Sim uArch: cycles simulated: 1462132  inst.: 24154148 (ipc=21.1) sim_rate=19064 (inst/sec) elapsed = 0:0:21:07 / Tue Jan 29 18:50:44 2019
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 1464132  inst.: 24197756 (ipc=21.1) sim_rate=19083 (inst/sec) elapsed = 0:0:21:08 / Tue Jan 29 18:50:45 2019
GPGPU-Sim uArch: cycles simulated: 1465632  inst.: 24232572 (ipc=21.2) sim_rate=19095 (inst/sec) elapsed = 0:0:21:09 / Tue Jan 29 18:50:46 2019
GPGPU-Sim uArch: cycles simulated: 1467632  inst.: 24273604 (ipc=21.1) sim_rate=19113 (inst/sec) elapsed = 0:0:21:10 / Tue Jan 29 18:50:47 2019
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 1469132  inst.: 24303956 (ipc=21.1) sim_rate=19121 (inst/sec) elapsed = 0:0:21:11 / Tue Jan 29 18:50:48 2019
GPGPU-Sim uArch: cycles simulated: 1470632  inst.: 24334988 (ipc=21.1) sim_rate=19131 (inst/sec) elapsed = 0:0:21:12 / Tue Jan 29 18:50:49 2019
GPGPU-Sim uArch: cycles simulated: 1472132  inst.: 24373812 (ipc=21.2) sim_rate=19146 (inst/sec) elapsed = 0:0:21:13 / Tue Jan 29 18:50:50 2019
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 1473632  inst.: 24401708 (ipc=21.2) sim_rate=19153 (inst/sec) elapsed = 0:0:21:14 / Tue Jan 29 18:50:51 2019
GPGPU-Sim uArch: cycles simulated: 1474632  inst.: 24425836 (ipc=21.2) sim_rate=19157 (inst/sec) elapsed = 0:0:21:15 / Tue Jan 29 18:50:52 2019
GPGPU-Sim uArch: cycles simulated: 1476132  inst.: 24456444 (ipc=21.2) sim_rate=19166 (inst/sec) elapsed = 0:0:21:16 / Tue Jan 29 18:50:53 2019
GPGPU-Sim uArch: cycles simulated: 1477132  inst.: 24479412 (ipc=21.2) sim_rate=19169 (inst/sec) elapsed = 0:0:21:17 / Tue Jan 29 18:50:54 2019
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(1,0,0) tid=(298,0,0)
GPGPU-Sim uArch: cycles simulated: 1478632  inst.: 24510748 (ipc=21.2) sim_rate=19178 (inst/sec) elapsed = 0:0:21:18 / Tue Jan 29 18:50:55 2019
GPGPU-Sim uArch: cycles simulated: 1479132  inst.: 24522524 (ipc=21.2) sim_rate=19173 (inst/sec) elapsed = 0:0:21:19 / Tue Jan 29 18:50:56 2019
GPGPU-Sim uArch: cycles simulated: 1480132  inst.: 24541460 (ipc=21.2) sim_rate=19173 (inst/sec) elapsed = 0:0:21:20 / Tue Jan 29 18:50:57 2019
GPGPU-Sim uArch: cycles simulated: 1482132  inst.: 24587996 (ipc=21.2) sim_rate=19194 (inst/sec) elapsed = 0:0:21:21 / Tue Jan 29 18:50:58 2019
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(1,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 1483632  inst.: 24616732 (ipc=21.2) sim_rate=19201 (inst/sec) elapsed = 0:0:21:22 / Tue Jan 29 18:50:59 2019
GPGPU-Sim uArch: cycles simulated: 1485132  inst.: 24651556 (ipc=21.2) sim_rate=19213 (inst/sec) elapsed = 0:0:21:23 / Tue Jan 29 18:51:00 2019
GPGPU-Sim uArch: cycles simulated: 1486132  inst.: 24673444 (ipc=21.3) sim_rate=19216 (inst/sec) elapsed = 0:0:21:24 / Tue Jan 29 18:51:01 2019
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1488132  inst.: 24714524 (ipc=21.2) sim_rate=19218 (inst/sec) elapsed = 0:0:21:26 / Tue Jan 29 18:51:03 2019
GPGPU-Sim uArch: cycles simulated: 1488632  inst.: 24728268 (ipc=21.3) sim_rate=19213 (inst/sec) elapsed = 0:0:21:27 / Tue Jan 29 18:51:04 2019
GPGPU-Sim uArch: cycles simulated: 1489132  inst.: 24736868 (ipc=21.3) sim_rate=19205 (inst/sec) elapsed = 0:0:21:28 / Tue Jan 29 18:51:05 2019
GPGPU-Sim uArch: cycles simulated: 1489632  inst.: 24750244 (ipc=21.3) sim_rate=19186 (inst/sec) elapsed = 0:0:21:30 / Tue Jan 29 18:51:07 2019
GPGPU-Sim uArch: cycles simulated: 1490132  inst.: 24758396 (ipc=21.3) sim_rate=19177 (inst/sec) elapsed = 0:0:21:31 / Tue Jan 29 18:51:08 2019
GPGPU-Sim uArch: cycles simulated: 1490632  inst.: 24771980 (ipc=21.3) sim_rate=19173 (inst/sec) elapsed = 0:0:21:32 / Tue Jan 29 18:51:09 2019
GPGPU-Sim uArch: cycles simulated: 1491132  inst.: 24781388 (ipc=21.3) sim_rate=19165 (inst/sec) elapsed = 0:0:21:33 / Tue Jan 29 18:51:10 2019
GPGPU-Sim uArch: cycles simulated: 1491632  inst.: 24794340 (ipc=21.3) sim_rate=19146 (inst/sec) elapsed = 0:0:21:35 / Tue Jan 29 18:51:12 2019
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(0,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 1492132  inst.: 24803940 (ipc=21.3) sim_rate=19138 (inst/sec) elapsed = 0:0:21:36 / Tue Jan 29 18:51:13 2019
GPGPU-Sim uArch: cycles simulated: 1492632  inst.: 24813892 (ipc=21.3) sim_rate=19131 (inst/sec) elapsed = 0:0:21:37 / Tue Jan 29 18:51:14 2019
GPGPU-Sim uArch: cycles simulated: 1493132  inst.: 24830700 (ipc=21.4) sim_rate=19129 (inst/sec) elapsed = 0:0:21:38 / Tue Jan 29 18:51:15 2019
GPGPU-Sim uArch: cycles simulated: 1493632  inst.: 24841460 (ipc=21.4) sim_rate=19123 (inst/sec) elapsed = 0:0:21:39 / Tue Jan 29 18:51:16 2019
GPGPU-Sim uArch: cycles simulated: 1494132  inst.: 24850716 (ipc=21.3) sim_rate=19101 (inst/sec) elapsed = 0:0:21:41 / Tue Jan 29 18:51:18 2019
GPGPU-Sim uArch: cycles simulated: 1494632  inst.: 24862324 (ipc=21.4) sim_rate=19095 (inst/sec) elapsed = 0:0:21:42 / Tue Jan 29 18:51:19 2019
GPGPU-Sim uArch: cycles simulated: 1495132  inst.: 24872516 (ipc=21.3) sim_rate=19088 (inst/sec) elapsed = 0:0:21:43 / Tue Jan 29 18:51:20 2019
GPGPU-Sim uArch: cycles simulated: 1495632  inst.: 24883788 (ipc=21.4) sim_rate=19082 (inst/sec) elapsed = 0:0:21:44 / Tue Jan 29 18:51:21 2019
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(1,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 1496132  inst.: 24895852 (ipc=21.4) sim_rate=19077 (inst/sec) elapsed = 0:0:21:45 / Tue Jan 29 18:51:22 2019
GPGPU-Sim uArch: cycles simulated: 1496632  inst.: 24907676 (ipc=21.4) sim_rate=19071 (inst/sec) elapsed = 0:0:21:46 / Tue Jan 29 18:51:23 2019
GPGPU-Sim uArch: cycles simulated: 1497132  inst.: 24916604 (ipc=21.4) sim_rate=19063 (inst/sec) elapsed = 0:0:21:47 / Tue Jan 29 18:51:24 2019
GPGPU-Sim uArch: cycles simulated: 1497632  inst.: 24925748 (ipc=21.3) sim_rate=19056 (inst/sec) elapsed = 0:0:21:48 / Tue Jan 29 18:51:25 2019
GPGPU-Sim uArch: cycles simulated: 1498132  inst.: 24938196 (ipc=21.4) sim_rate=19051 (inst/sec) elapsed = 0:0:21:49 / Tue Jan 29 18:51:26 2019
GPGPU-Sim uArch: cycles simulated: 1498632  inst.: 24946540 (ipc=21.3) sim_rate=19043 (inst/sec) elapsed = 0:0:21:50 / Tue Jan 29 18:51:27 2019
GPGPU-Sim uArch: cycles simulated: 1499132  inst.: 24958388 (ipc=21.3) sim_rate=19037 (inst/sec) elapsed = 0:0:21:51 / Tue Jan 29 18:51:28 2019
GPGPU-Sim uArch: cycles simulated: 1499632  inst.: 24968348 (ipc=21.3) sim_rate=19016 (inst/sec) elapsed = 0:0:21:53 / Tue Jan 29 18:51:30 2019
GPGPU-Sim uArch: cycles simulated: 1500132  inst.: 24980388 (ipc=21.4) sim_rate=19010 (inst/sec) elapsed = 0:0:21:54 / Tue Jan 29 18:51:31 2019
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(0,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 1500632  inst.: 24994620 (ipc=21.4) sim_rate=19007 (inst/sec) elapsed = 0:0:21:55 / Tue Jan 29 18:51:32 2019
GPGPU-Sim uArch: cycles simulated: 1501132  inst.: 24999108 (ipc=21.3) sim_rate=18996 (inst/sec) elapsed = 0:0:21:56 / Tue Jan 29 18:51:33 2019
GPGPU-Sim uArch: cycles simulated: 1501632  inst.: 25008924 (ipc=21.3) sim_rate=18989 (inst/sec) elapsed = 0:0:21:57 / Tue Jan 29 18:51:34 2019
GPGPU-Sim uArch: cycles simulated: 1502132  inst.: 25020076 (ipc=21.3) sim_rate=18983 (inst/sec) elapsed = 0:0:21:58 / Tue Jan 29 18:51:35 2019
GPGPU-Sim uArch: cycles simulated: 1502632  inst.: 25029708 (ipc=21.3) sim_rate=18976 (inst/sec) elapsed = 0:0:21:59 / Tue Jan 29 18:51:36 2019
GPGPU-Sim uArch: cycles simulated: 1503132  inst.: 25041452 (ipc=21.3) sim_rate=18970 (inst/sec) elapsed = 0:0:22:00 / Tue Jan 29 18:51:37 2019
GPGPU-Sim uArch: cycles simulated: 1503632  inst.: 25048228 (ipc=21.3) sim_rate=18961 (inst/sec) elapsed = 0:0:22:01 / Tue Jan 29 18:51:38 2019
GPGPU-Sim uArch: cycles simulated: 1504132  inst.: 25061228 (ipc=21.3) sim_rate=18957 (inst/sec) elapsed = 0:0:22:02 / Tue Jan 29 18:51:39 2019
GPGPU-Sim uArch: cycles simulated: 1504632  inst.: 25070020 (ipc=21.3) sim_rate=18949 (inst/sec) elapsed = 0:0:22:03 / Tue Jan 29 18:51:40 2019
GPGPU-Sim uArch: cycles simulated: 1505132  inst.: 25079188 (ipc=21.3) sim_rate=18941 (inst/sec) elapsed = 0:0:22:04 / Tue Jan 29 18:51:41 2019
GPGPU-Sim uArch: cycles simulated: 1505632  inst.: 25084212 (ipc=21.2) sim_rate=18931 (inst/sec) elapsed = 0:0:22:05 / Tue Jan 29 18:51:42 2019
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,0,0) tid=(482,0,0)
GPGPU-Sim uArch: cycles simulated: 1506132  inst.: 25097740 (ipc=21.2) sim_rate=18913 (inst/sec) elapsed = 0:0:22:07 / Tue Jan 29 18:51:44 2019
GPGPU-Sim uArch: cycles simulated: 1506632  inst.: 25106364 (ipc=21.2) sim_rate=18905 (inst/sec) elapsed = 0:0:22:08 / Tue Jan 29 18:51:45 2019
GPGPU-Sim uArch: cycles simulated: 1507132  inst.: 25116436 (ipc=21.2) sim_rate=18898 (inst/sec) elapsed = 0:0:22:09 / Tue Jan 29 18:51:46 2019
GPGPU-Sim uArch: cycles simulated: 1507632  inst.: 25124620 (ipc=21.2) sim_rate=18890 (inst/sec) elapsed = 0:0:22:10 / Tue Jan 29 18:51:47 2019
GPGPU-Sim uArch: cycles simulated: 1508132  inst.: 25135516 (ipc=21.2) sim_rate=18884 (inst/sec) elapsed = 0:0:22:11 / Tue Jan 29 18:51:48 2019
GPGPU-Sim uArch: cycles simulated: 1508632  inst.: 25145212 (ipc=21.2) sim_rate=18877 (inst/sec) elapsed = 0:0:22:12 / Tue Jan 29 18:51:49 2019
GPGPU-Sim uArch: cycles simulated: 1509132  inst.: 25153996 (ipc=21.2) sim_rate=18870 (inst/sec) elapsed = 0:0:22:13 / Tue Jan 29 18:51:50 2019
GPGPU-Sim uArch: cycles simulated: 1509632  inst.: 25164508 (ipc=21.2) sim_rate=18863 (inst/sec) elapsed = 0:0:22:14 / Tue Jan 29 18:51:51 2019
GPGPU-Sim uArch: cycles simulated: 1510132  inst.: 25174228 (ipc=21.2) sim_rate=18857 (inst/sec) elapsed = 0:0:22:15 / Tue Jan 29 18:51:52 2019
GPGPU-Sim uArch: cycles simulated: 1510632  inst.: 25181580 (ipc=21.1) sim_rate=18848 (inst/sec) elapsed = 0:0:22:16 / Tue Jan 29 18:51:53 2019
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 1511132  inst.: 25191108 (ipc=21.1) sim_rate=18841 (inst/sec) elapsed = 0:0:22:17 / Tue Jan 29 18:51:54 2019
GPGPU-Sim uArch: cycles simulated: 1511632  inst.: 25198212 (ipc=21.1) sim_rate=18832 (inst/sec) elapsed = 0:0:22:18 / Tue Jan 29 18:51:55 2019
GPGPU-Sim uArch: cycles simulated: 1512132  inst.: 25207388 (ipc=21.1) sim_rate=18825 (inst/sec) elapsed = 0:0:22:19 / Tue Jan 29 18:51:56 2019
GPGPU-Sim uArch: cycles simulated: 1512632  inst.: 25219148 (ipc=21.1) sim_rate=18806 (inst/sec) elapsed = 0:0:22:21 / Tue Jan 29 18:51:58 2019
GPGPU-Sim uArch: cycles simulated: 1513132  inst.: 25228564 (ipc=21.1) sim_rate=18799 (inst/sec) elapsed = 0:0:22:22 / Tue Jan 29 18:51:59 2019
GPGPU-Sim uArch: cycles simulated: 1513632  inst.: 25235844 (ipc=21.0) sim_rate=18790 (inst/sec) elapsed = 0:0:22:23 / Tue Jan 29 18:52:00 2019
GPGPU-Sim uArch: cycles simulated: 1514132  inst.: 25243396 (ipc=21.0) sim_rate=18782 (inst/sec) elapsed = 0:0:22:24 / Tue Jan 29 18:52:01 2019
GPGPU-Sim uArch: cycles simulated: 1514632  inst.: 25255660 (ipc=21.0) sim_rate=18777 (inst/sec) elapsed = 0:0:22:25 / Tue Jan 29 18:52:02 2019
GPGPU-Sim uArch: cycles simulated: 1515132  inst.: 25264532 (ipc=21.0) sim_rate=18770 (inst/sec) elapsed = 0:0:22:26 / Tue Jan 29 18:52:03 2019
GPGPU-Sim uArch: cycles simulated: 1515632  inst.: 25269108 (ipc=21.0) sim_rate=18759 (inst/sec) elapsed = 0:0:22:27 / Tue Jan 29 18:52:04 2019
GPGPU-Sim uArch: cycles simulated: 1516132  inst.: 25278556 (ipc=21.0) sim_rate=18752 (inst/sec) elapsed = 0:0:22:28 / Tue Jan 29 18:52:05 2019
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 1516632  inst.: 25287716 (ipc=20.9) sim_rate=18745 (inst/sec) elapsed = 0:0:22:29 / Tue Jan 29 18:52:06 2019
GPGPU-Sim uArch: cycles simulated: 1517132  inst.: 25296756 (ipc=20.9) sim_rate=18738 (inst/sec) elapsed = 0:0:22:30 / Tue Jan 29 18:52:07 2019
GPGPU-Sim uArch: cycles simulated: 1517632  inst.: 25303796 (ipc=20.9) sim_rate=18729 (inst/sec) elapsed = 0:0:22:31 / Tue Jan 29 18:52:08 2019
GPGPU-Sim uArch: cycles simulated: 1518132  inst.: 25312852 (ipc=20.9) sim_rate=18722 (inst/sec) elapsed = 0:0:22:32 / Tue Jan 29 18:52:09 2019
GPGPU-Sim uArch: cycles simulated: 1518632  inst.: 25319700 (ipc=20.9) sim_rate=18713 (inst/sec) elapsed = 0:0:22:33 / Tue Jan 29 18:52:10 2019
GPGPU-Sim uArch: cycles simulated: 1519132  inst.: 25330284 (ipc=20.9) sim_rate=18693 (inst/sec) elapsed = 0:0:22:35 / Tue Jan 29 18:52:12 2019
GPGPU-Sim uArch: cycles simulated: 1519632  inst.: 25340860 (ipc=20.9) sim_rate=18687 (inst/sec) elapsed = 0:0:22:36 / Tue Jan 29 18:52:13 2019
GPGPU-Sim uArch: cycles simulated: 1520132  inst.: 25348756 (ipc=20.8) sim_rate=18679 (inst/sec) elapsed = 0:0:22:37 / Tue Jan 29 18:52:14 2019
GPGPU-Sim uArch: cycles simulated: 1520632  inst.: 25357292 (ipc=20.8) sim_rate=18672 (inst/sec) elapsed = 0:0:22:38 / Tue Jan 29 18:52:15 2019
GPGPU-Sim uArch: cycles simulated: 1521132  inst.: 25365692 (ipc=20.8) sim_rate=18664 (inst/sec) elapsed = 0:0:22:39 / Tue Jan 29 18:52:16 2019
GPGPU-Sim uArch: cycles simulated: 1521632  inst.: 25371548 (ipc=20.8) sim_rate=18655 (inst/sec) elapsed = 0:0:22:40 / Tue Jan 29 18:52:17 2019
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 1522132  inst.: 25382908 (ipc=20.8) sim_rate=18650 (inst/sec) elapsed = 0:0:22:41 / Tue Jan 29 18:52:18 2019
GPGPU-Sim uArch: cycles simulated: 1522632  inst.: 25395028 (ipc=20.8) sim_rate=18645 (inst/sec) elapsed = 0:0:22:42 / Tue Jan 29 18:52:19 2019
GPGPU-Sim uArch: cycles simulated: 1523132  inst.: 25401932 (ipc=20.8) sim_rate=18636 (inst/sec) elapsed = 0:0:22:43 / Tue Jan 29 18:52:20 2019
GPGPU-Sim uArch: cycles simulated: 1523632  inst.: 25409308 (ipc=20.7) sim_rate=18628 (inst/sec) elapsed = 0:0:22:44 / Tue Jan 29 18:52:21 2019
GPGPU-Sim uArch: cycles simulated: 1524132  inst.: 25414428 (ipc=20.7) sim_rate=18618 (inst/sec) elapsed = 0:0:22:45 / Tue Jan 29 18:52:22 2019
GPGPU-Sim uArch: cycles simulated: 1524632  inst.: 25426484 (ipc=20.7) sim_rate=18600 (inst/sec) elapsed = 0:0:22:47 / Tue Jan 29 18:52:24 2019
GPGPU-Sim uArch: cycles simulated: 1525132  inst.: 25436196 (ipc=20.7) sim_rate=18593 (inst/sec) elapsed = 0:0:22:48 / Tue Jan 29 18:52:25 2019
GPGPU-Sim uArch: cycles simulated: 1525632  inst.: 25441820 (ipc=20.6) sim_rate=18584 (inst/sec) elapsed = 0:0:22:49 / Tue Jan 29 18:52:26 2019
GPGPU-Sim uArch: cycles simulated: 1526132  inst.: 25448316 (ipc=20.6) sim_rate=18575 (inst/sec) elapsed = 0:0:22:50 / Tue Jan 29 18:52:27 2019
GPGPU-Sim uArch: cycles simulated: 1526632  inst.: 25456060 (ipc=20.6) sim_rate=18567 (inst/sec) elapsed = 0:0:22:51 / Tue Jan 29 18:52:28 2019
GPGPU-Sim uArch: cycles simulated: 1527132  inst.: 25463108 (ipc=20.6) sim_rate=18559 (inst/sec) elapsed = 0:0:22:52 / Tue Jan 29 18:52:29 2019
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(1,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 1527632  inst.: 25473324 (ipc=20.6) sim_rate=18553 (inst/sec) elapsed = 0:0:22:53 / Tue Jan 29 18:52:30 2019
GPGPU-Sim uArch: cycles simulated: 1528132  inst.: 25485324 (ipc=20.6) sim_rate=18548 (inst/sec) elapsed = 0:0:22:54 / Tue Jan 29 18:52:31 2019
GPGPU-Sim uArch: cycles simulated: 1528632  inst.: 25488556 (ipc=20.5) sim_rate=18537 (inst/sec) elapsed = 0:0:22:55 / Tue Jan 29 18:52:32 2019
GPGPU-Sim uArch: cycles simulated: 1529132  inst.: 25501100 (ipc=20.5) sim_rate=18532 (inst/sec) elapsed = 0:0:22:56 / Tue Jan 29 18:52:33 2019
GPGPU-Sim uArch: cycles simulated: 1529632  inst.: 25507276 (ipc=20.5) sim_rate=18523 (inst/sec) elapsed = 0:0:22:57 / Tue Jan 29 18:52:34 2019
GPGPU-Sim uArch: cycles simulated: 1530132  inst.: 25511980 (ipc=20.5) sim_rate=18513 (inst/sec) elapsed = 0:0:22:58 / Tue Jan 29 18:52:35 2019
GPGPU-Sim uArch: cycles simulated: 1530632  inst.: 25520196 (ipc=20.4) sim_rate=18506 (inst/sec) elapsed = 0:0:22:59 / Tue Jan 29 18:52:36 2019
GPGPU-Sim uArch: cycles simulated: 1531132  inst.: 25531492 (ipc=20.5) sim_rate=18501 (inst/sec) elapsed = 0:0:23:00 / Tue Jan 29 18:52:37 2019
GPGPU-Sim uArch: cycles simulated: 1531632  inst.: 25538484 (ipc=20.4) sim_rate=18492 (inst/sec) elapsed = 0:0:23:01 / Tue Jan 29 18:52:38 2019
GPGPU-Sim uArch: cycles simulated: 1532132  inst.: 25544236 (ipc=20.4) sim_rate=18470 (inst/sec) elapsed = 0:0:23:03 / Tue Jan 29 18:52:40 2019
GPGPU-Sim uArch: cycles simulated: 1532632  inst.: 25553260 (ipc=20.4) sim_rate=18463 (inst/sec) elapsed = 0:0:23:04 / Tue Jan 29 18:52:41 2019
GPGPU-Sim uArch: cycles simulated: 1533132  inst.: 25562500 (ipc=20.4) sim_rate=18456 (inst/sec) elapsed = 0:0:23:05 / Tue Jan 29 18:52:42 2019
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(1,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 1533632  inst.: 25569428 (ipc=20.3) sim_rate=18448 (inst/sec) elapsed = 0:0:23:06 / Tue Jan 29 18:52:43 2019
GPGPU-Sim uArch: cycles simulated: 1534132  inst.: 25575252 (ipc=20.3) sim_rate=18439 (inst/sec) elapsed = 0:0:23:07 / Tue Jan 29 18:52:44 2019
GPGPU-Sim uArch: cycles simulated: 1534632  inst.: 25583724 (ipc=20.3) sim_rate=18432 (inst/sec) elapsed = 0:0:23:08 / Tue Jan 29 18:52:45 2019
GPGPU-Sim uArch: cycles simulated: 1535132  inst.: 25593260 (ipc=20.3) sim_rate=18425 (inst/sec) elapsed = 0:0:23:09 / Tue Jan 29 18:52:46 2019
GPGPU-Sim uArch: cycles simulated: 1535632  inst.: 25604332 (ipc=20.3) sim_rate=18420 (inst/sec) elapsed = 0:0:23:10 / Tue Jan 29 18:52:47 2019
GPGPU-Sim uArch: cycles simulated: 1536132  inst.: 25611164 (ipc=20.3) sim_rate=18412 (inst/sec) elapsed = 0:0:23:11 / Tue Jan 29 18:52:48 2019
GPGPU-Sim uArch: cycles simulated: 1536632  inst.: 25617236 (ipc=20.2) sim_rate=18403 (inst/sec) elapsed = 0:0:23:12 / Tue Jan 29 18:52:49 2019
GPGPU-Sim uArch: cycles simulated: 1537132  inst.: 25623444 (ipc=20.2) sim_rate=18394 (inst/sec) elapsed = 0:0:23:13 / Tue Jan 29 18:52:50 2019
GPGPU-Sim uArch: cycles simulated: 1537632  inst.: 25635484 (ipc=20.2) sim_rate=18389 (inst/sec) elapsed = 0:0:23:14 / Tue Jan 29 18:52:51 2019
GPGPU-Sim uArch: cycles simulated: 1538132  inst.: 25640860 (ipc=20.2) sim_rate=18380 (inst/sec) elapsed = 0:0:23:15 / Tue Jan 29 18:52:52 2019
GPGPU-Sim uArch: cycles simulated: 1538632  inst.: 25650076 (ipc=20.2) sim_rate=18373 (inst/sec) elapsed = 0:0:23:16 / Tue Jan 29 18:52:53 2019
GPGPU-Sim uArch: cycles simulated: 1539132  inst.: 25658548 (ipc=20.2) sim_rate=18366 (inst/sec) elapsed = 0:0:23:17 / Tue Jan 29 18:52:54 2019
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(0,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 1539632  inst.: 25668756 (ipc=20.2) sim_rate=18361 (inst/sec) elapsed = 0:0:23:18 / Tue Jan 29 18:52:55 2019
GPGPU-Sim uArch: cycles simulated: 1540132  inst.: 25675668 (ipc=20.2) sim_rate=18339 (inst/sec) elapsed = 0:0:23:20 / Tue Jan 29 18:52:57 2019
GPGPU-Sim uArch: cycles simulated: 1540632  inst.: 25682516 (ipc=20.1) sim_rate=18331 (inst/sec) elapsed = 0:0:23:21 / Tue Jan 29 18:52:58 2019
GPGPU-Sim uArch: cycles simulated: 1541132  inst.: 25688724 (ipc=20.1) sim_rate=18322 (inst/sec) elapsed = 0:0:23:22 / Tue Jan 29 18:52:59 2019
GPGPU-Sim uArch: cycles simulated: 1541632  inst.: 25697140 (ipc=20.1) sim_rate=18315 (inst/sec) elapsed = 0:0:23:23 / Tue Jan 29 18:53:00 2019
GPGPU-Sim uArch: cycles simulated: 1542132  inst.: 25708820 (ipc=20.1) sim_rate=18311 (inst/sec) elapsed = 0:0:23:24 / Tue Jan 29 18:53:01 2019
GPGPU-Sim uArch: cycles simulated: 1542632  inst.: 25712388 (ipc=20.1) sim_rate=18300 (inst/sec) elapsed = 0:0:23:25 / Tue Jan 29 18:53:02 2019
GPGPU-Sim uArch: cycles simulated: 1543132  inst.: 25722468 (ipc=20.1) sim_rate=18294 (inst/sec) elapsed = 0:0:23:26 / Tue Jan 29 18:53:03 2019
GPGPU-Sim uArch: cycles simulated: 1543632  inst.: 25729092 (ipc=20.0) sim_rate=18273 (inst/sec) elapsed = 0:0:23:28 / Tue Jan 29 18:53:05 2019
GPGPU-Sim uArch: cycles simulated: 1544132  inst.: 25739644 (ipc=20.0) sim_rate=18268 (inst/sec) elapsed = 0:0:23:29 / Tue Jan 29 18:53:06 2019
GPGPU-Sim uArch: cycles simulated: 1544632  inst.: 25745020 (ipc=20.0) sim_rate=18258 (inst/sec) elapsed = 0:0:23:30 / Tue Jan 29 18:53:07 2019
GPGPU-Sim uArch: cycles simulated: 1545132  inst.: 25753372 (ipc=20.0) sim_rate=18251 (inst/sec) elapsed = 0:0:23:31 / Tue Jan 29 18:53:08 2019
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(1,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 1545632  inst.: 25760924 (ipc=20.0) sim_rate=18244 (inst/sec) elapsed = 0:0:23:32 / Tue Jan 29 18:53:09 2019
GPGPU-Sim uArch: cycles simulated: 1546132  inst.: 25769756 (ipc=20.0) sim_rate=18237 (inst/sec) elapsed = 0:0:23:33 / Tue Jan 29 18:53:10 2019
GPGPU-Sim uArch: cycles simulated: 1546632  inst.: 25773676 (ipc=19.9) sim_rate=18227 (inst/sec) elapsed = 0:0:23:34 / Tue Jan 29 18:53:11 2019
GPGPU-Sim uArch: cycles simulated: 1547132  inst.: 25780300 (ipc=19.9) sim_rate=18219 (inst/sec) elapsed = 0:0:23:35 / Tue Jan 29 18:53:12 2019
GPGPU-Sim uArch: cycles simulated: 1547632  inst.: 25788804 (ipc=19.9) sim_rate=18212 (inst/sec) elapsed = 0:0:23:36 / Tue Jan 29 18:53:13 2019
GPGPU-Sim uArch: cycles simulated: 1548132  inst.: 25797076 (ipc=19.9) sim_rate=18205 (inst/sec) elapsed = 0:0:23:37 / Tue Jan 29 18:53:14 2019
GPGPU-Sim uArch: cycles simulated: 1548632  inst.: 25807836 (ipc=19.9) sim_rate=18187 (inst/sec) elapsed = 0:0:23:39 / Tue Jan 29 18:53:16 2019
GPGPU-Sim uArch: cycles simulated: 1549132  inst.: 25814676 (ipc=19.9) sim_rate=18179 (inst/sec) elapsed = 0:0:23:40 / Tue Jan 29 18:53:17 2019
GPGPU-Sim uArch: cycles simulated: 1549632  inst.: 25823252 (ipc=19.8) sim_rate=18172 (inst/sec) elapsed = 0:0:23:41 / Tue Jan 29 18:53:18 2019
GPGPU-Sim uArch: cycles simulated: 1550132  inst.: 25828844 (ipc=19.8) sim_rate=18163 (inst/sec) elapsed = 0:0:23:42 / Tue Jan 29 18:53:19 2019
GPGPU-Sim uArch: cycles simulated: 1550632  inst.: 25838148 (ipc=19.8) sim_rate=18157 (inst/sec) elapsed = 0:0:23:43 / Tue Jan 29 18:53:20 2019
GPGPU-Sim uArch: cycles simulated: 1551132  inst.: 25842740 (ipc=19.8) sim_rate=18147 (inst/sec) elapsed = 0:0:23:44 / Tue Jan 29 18:53:21 2019
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(1,0,0) tid=(482,0,0)
GPGPU-Sim uArch: cycles simulated: 1551632  inst.: 25852340 (ipc=19.8) sim_rate=18141 (inst/sec) elapsed = 0:0:23:45 / Tue Jan 29 18:53:22 2019
GPGPU-Sim uArch: cycles simulated: 1552132  inst.: 25861140 (ipc=19.8) sim_rate=18135 (inst/sec) elapsed = 0:0:23:46 / Tue Jan 29 18:53:23 2019
GPGPU-Sim uArch: cycles simulated: 1552632  inst.: 25871444 (ipc=19.8) sim_rate=18129 (inst/sec) elapsed = 0:0:23:47 / Tue Jan 29 18:53:24 2019
GPGPU-Sim uArch: cycles simulated: 1553132  inst.: 25873716 (ipc=19.7) sim_rate=18106 (inst/sec) elapsed = 0:0:23:49 / Tue Jan 29 18:53:26 2019
GPGPU-Sim uArch: cycles simulated: 1553632  inst.: 25882924 (ipc=19.7) sim_rate=18099 (inst/sec) elapsed = 0:0:23:50 / Tue Jan 29 18:53:27 2019
GPGPU-Sim uArch: cycles simulated: 1554132  inst.: 25891700 (ipc=19.7) sim_rate=18093 (inst/sec) elapsed = 0:0:23:51 / Tue Jan 29 18:53:28 2019
GPGPU-Sim uArch: cycles simulated: 1554632  inst.: 25898796 (ipc=19.7) sim_rate=18085 (inst/sec) elapsed = 0:0:23:52 / Tue Jan 29 18:53:29 2019
GPGPU-Sim uArch: cycles simulated: 1555132  inst.: 25908444 (ipc=19.7) sim_rate=18079 (inst/sec) elapsed = 0:0:23:53 / Tue Jan 29 18:53:30 2019
GPGPU-Sim uArch: cycles simulated: 1555632  inst.: 25911868 (ipc=19.6) sim_rate=18069 (inst/sec) elapsed = 0:0:23:54 / Tue Jan 29 18:53:31 2019
GPGPU-Sim uArch: cycles simulated: 1556132  inst.: 25923324 (ipc=19.6) sim_rate=18065 (inst/sec) elapsed = 0:0:23:55 / Tue Jan 29 18:53:32 2019
GPGPU-Sim uArch: cycles simulated: 1556632  inst.: 25928060 (ipc=19.6) sim_rate=18055 (inst/sec) elapsed = 0:0:23:56 / Tue Jan 29 18:53:33 2019
GPGPU-Sim uArch: cycles simulated: 1557132  inst.: 25938260 (ipc=19.6) sim_rate=18050 (inst/sec) elapsed = 0:0:23:57 / Tue Jan 29 18:53:34 2019
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(0,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 1557632  inst.: 25944596 (ipc=19.6) sim_rate=18042 (inst/sec) elapsed = 0:0:23:58 / Tue Jan 29 18:53:35 2019
GPGPU-Sim uArch: cycles simulated: 1558132  inst.: 25952788 (ipc=19.6) sim_rate=18035 (inst/sec) elapsed = 0:0:23:59 / Tue Jan 29 18:53:36 2019
GPGPU-Sim uArch: cycles simulated: 1558632  inst.: 25960468 (ipc=19.6) sim_rate=18028 (inst/sec) elapsed = 0:0:24:00 / Tue Jan 29 18:53:37 2019
GPGPU-Sim uArch: cycles simulated: 1559132  inst.: 25968124 (ipc=19.6) sim_rate=18020 (inst/sec) elapsed = 0:0:24:01 / Tue Jan 29 18:53:38 2019
GPGPU-Sim uArch: cycles simulated: 1559632  inst.: 25974524 (ipc=19.5) sim_rate=18012 (inst/sec) elapsed = 0:0:24:02 / Tue Jan 29 18:53:39 2019
GPGPU-Sim uArch: cycles simulated: 1560132  inst.: 25985748 (ipc=19.5) sim_rate=18008 (inst/sec) elapsed = 0:0:24:03 / Tue Jan 29 18:53:40 2019
GPGPU-Sim uArch: cycles simulated: 1560632  inst.: 25991364 (ipc=19.5) sim_rate=17999 (inst/sec) elapsed = 0:0:24:04 / Tue Jan 29 18:53:41 2019
GPGPU-Sim uArch: cycles simulated: 1561132  inst.: 25999908 (ipc=19.5) sim_rate=17993 (inst/sec) elapsed = 0:0:24:05 / Tue Jan 29 18:53:42 2019
GPGPU-Sim uArch: cycles simulated: 1561632  inst.: 26008292 (ipc=19.5) sim_rate=17986 (inst/sec) elapsed = 0:0:24:06 / Tue Jan 29 18:53:43 2019
GPGPU-Sim uArch: cycles simulated: 1562132  inst.: 26011652 (ipc=19.5) sim_rate=17976 (inst/sec) elapsed = 0:0:24:07 / Tue Jan 29 18:53:44 2019
GPGPU-Sim uArch: cycles simulated: 1562632  inst.: 26021220 (ipc=19.5) sim_rate=17958 (inst/sec) elapsed = 0:0:24:09 / Tue Jan 29 18:53:46 2019
GPGPU-Sim uArch: cycles simulated: 1563132  inst.: 26027036 (ipc=19.4) sim_rate=17949 (inst/sec) elapsed = 0:0:24:10 / Tue Jan 29 18:53:47 2019
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 1563632  inst.: 26036700 (ipc=19.4) sim_rate=17943 (inst/sec) elapsed = 0:0:24:11 / Tue Jan 29 18:53:48 2019
GPGPU-Sim uArch: cycles simulated: 1564132  inst.: 26042332 (ipc=19.4) sim_rate=17935 (inst/sec) elapsed = 0:0:24:12 / Tue Jan 29 18:53:49 2019
GPGPU-Sim uArch: cycles simulated: 1564632  inst.: 26053508 (ipc=19.4) sim_rate=17930 (inst/sec) elapsed = 0:0:24:13 / Tue Jan 29 18:53:50 2019
GPGPU-Sim uArch: cycles simulated: 1565132  inst.: 26061660 (ipc=19.4) sim_rate=17924 (inst/sec) elapsed = 0:0:24:14 / Tue Jan 29 18:53:51 2019
GPGPU-Sim uArch: cycles simulated: 1565632  inst.: 26070924 (ipc=19.4) sim_rate=17918 (inst/sec) elapsed = 0:0:24:15 / Tue Jan 29 18:53:52 2019
GPGPU-Sim uArch: cycles simulated: 1566132  inst.: 26074732 (ipc=19.4) sim_rate=17908 (inst/sec) elapsed = 0:0:24:16 / Tue Jan 29 18:53:53 2019
GPGPU-Sim uArch: cycles simulated: 1568132  inst.: 26103876 (ipc=19.3) sim_rate=17916 (inst/sec) elapsed = 0:0:24:17 / Tue Jan 29 18:53:54 2019
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(1,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 1570632  inst.: 26146388 (ipc=19.3) sim_rate=17933 (inst/sec) elapsed = 0:0:24:18 / Tue Jan 29 18:53:55 2019
GPGPU-Sim uArch: cycles simulated: 1572632  inst.: 26179916 (ipc=19.2) sim_rate=17943 (inst/sec) elapsed = 0:0:24:19 / Tue Jan 29 18:53:56 2019
GPGPU-Sim uArch: cycles simulated: 1575132  inst.: 26212908 (ipc=19.1) sim_rate=17954 (inst/sec) elapsed = 0:0:24:20 / Tue Jan 29 18:53:57 2019
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 1577632  inst.: 26255716 (ipc=19.1) sim_rate=17971 (inst/sec) elapsed = 0:0:24:21 / Tue Jan 29 18:53:58 2019
GPGPU-Sim uArch: cycles simulated: 1579632  inst.: 26284476 (ipc=19.1) sim_rate=17978 (inst/sec) elapsed = 0:0:24:22 / Tue Jan 29 18:53:59 2019
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 1582132  inst.: 26323396 (ipc=19.0) sim_rate=17992 (inst/sec) elapsed = 0:0:24:23 / Tue Jan 29 18:54:00 2019
GPGPU-Sim uArch: cycles simulated: 1584132  inst.: 26351388 (ipc=19.0) sim_rate=17999 (inst/sec) elapsed = 0:0:24:24 / Tue Jan 29 18:54:01 2019
GPGPU-Sim uArch: cycles simulated: 1586632  inst.: 26389860 (ipc=18.9) sim_rate=18013 (inst/sec) elapsed = 0:0:24:25 / Tue Jan 29 18:54:02 2019
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 1588632  inst.: 26423044 (ipc=18.9) sim_rate=18023 (inst/sec) elapsed = 0:0:24:26 / Tue Jan 29 18:54:03 2019
GPGPU-Sim uArch: cycles simulated: 1590632  inst.: 26451628 (ipc=18.8) sim_rate=18031 (inst/sec) elapsed = 0:0:24:27 / Tue Jan 29 18:54:04 2019
GPGPU-Sim uArch: cycles simulated: 1592632  inst.: 26489172 (ipc=18.8) sim_rate=18044 (inst/sec) elapsed = 0:0:24:28 / Tue Jan 29 18:54:05 2019
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(1,0,0) tid=(298,0,0)
GPGPU-Sim uArch: cycles simulated: 1595132  inst.: 26523404 (ipc=18.8) sim_rate=18055 (inst/sec) elapsed = 0:0:24:29 / Tue Jan 29 18:54:06 2019
GPGPU-Sim uArch: cycles simulated: 1597132  inst.: 26552300 (ipc=18.7) sim_rate=18062 (inst/sec) elapsed = 0:0:24:30 / Tue Jan 29 18:54:07 2019
GPGPU-Sim uArch: cycles simulated: 1599132  inst.: 26587132 (ipc=18.7) sim_rate=18074 (inst/sec) elapsed = 0:0:24:31 / Tue Jan 29 18:54:08 2019
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(1,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 1601632  inst.: 26621172 (ipc=18.6) sim_rate=18085 (inst/sec) elapsed = 0:0:24:32 / Tue Jan 29 18:54:09 2019
GPGPU-Sim uArch: cycles simulated: 1603632  inst.: 26650812 (ipc=18.6) sim_rate=18092 (inst/sec) elapsed = 0:0:24:33 / Tue Jan 29 18:54:10 2019
GPGPU-Sim uArch: cycles simulated: 1605632  inst.: 26683012 (ipc=18.6) sim_rate=18102 (inst/sec) elapsed = 0:0:24:34 / Tue Jan 29 18:54:11 2019
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 1607632  inst.: 26712412 (ipc=18.5) sim_rate=18110 (inst/sec) elapsed = 0:0:24:35 / Tue Jan 29 18:54:12 2019
GPGPU-Sim uArch: cycles simulated: 1609632  inst.: 26740324 (ipc=18.5) sim_rate=18116 (inst/sec) elapsed = 0:0:24:36 / Tue Jan 29 18:54:13 2019
GPGPU-Sim uArch: cycles simulated: 1612132  inst.: 26781508 (ipc=18.5) sim_rate=18132 (inst/sec) elapsed = 0:0:24:37 / Tue Jan 29 18:54:14 2019
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(0,0,0) tid=(506,0,0)
GPGPU-Sim uArch: cycles simulated: 1614132  inst.: 26813612 (ipc=18.4) sim_rate=18141 (inst/sec) elapsed = 0:0:24:38 / Tue Jan 29 18:54:15 2019
GPGPU-Sim uArch: cycles simulated: 1616132  inst.: 26842132 (ipc=18.4) sim_rate=18148 (inst/sec) elapsed = 0:0:24:39 / Tue Jan 29 18:54:16 2019
GPGPU-Sim uArch: cycles simulated: 1618132  inst.: 26875468 (ipc=18.4) sim_rate=18159 (inst/sec) elapsed = 0:0:24:40 / Tue Jan 29 18:54:17 2019
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(0,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 1620632  inst.: 26912244 (ipc=18.3) sim_rate=18171 (inst/sec) elapsed = 0:0:24:41 / Tue Jan 29 18:54:18 2019
GPGPU-Sim uArch: cycles simulated: 1622632  inst.: 26943604 (ipc=18.3) sim_rate=18180 (inst/sec) elapsed = 0:0:24:42 / Tue Jan 29 18:54:19 2019
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 1624632  inst.: 26973508 (ipc=18.3) sim_rate=18188 (inst/sec) elapsed = 0:0:24:43 / Tue Jan 29 18:54:20 2019
GPGPU-Sim uArch: cycles simulated: 1626632  inst.: 27004164 (ipc=18.3) sim_rate=18196 (inst/sec) elapsed = 0:0:24:44 / Tue Jan 29 18:54:21 2019
GPGPU-Sim uArch: cycles simulated: 1628632  inst.: 27040060 (ipc=18.3) sim_rate=18208 (inst/sec) elapsed = 0:0:24:45 / Tue Jan 29 18:54:22 2019
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 1631132  inst.: 27073452 (ipc=18.2) sim_rate=18219 (inst/sec) elapsed = 0:0:24:46 / Tue Jan 29 18:54:23 2019
GPGPU-Sim uArch: cycles simulated: 1633132  inst.: 27102180 (ipc=18.2) sim_rate=18226 (inst/sec) elapsed = 0:0:24:47 / Tue Jan 29 18:54:24 2019
GPGPU-Sim uArch: cycles simulated: 1635132  inst.: 27134756 (ipc=18.1) sim_rate=18235 (inst/sec) elapsed = 0:0:24:48 / Tue Jan 29 18:54:25 2019
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 1637132  inst.: 27164716 (ipc=18.1) sim_rate=18243 (inst/sec) elapsed = 0:0:24:49 / Tue Jan 29 18:54:26 2019
GPGPU-Sim uArch: cycles simulated: 1639132  inst.: 27193932 (ipc=18.1) sim_rate=18250 (inst/sec) elapsed = 0:0:24:50 / Tue Jan 29 18:54:27 2019
GPGPU-Sim uArch: cycles simulated: 1641132  inst.: 27226236 (ipc=18.1) sim_rate=18260 (inst/sec) elapsed = 0:0:24:51 / Tue Jan 29 18:54:28 2019
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(0,0,0) tid=(458,0,0)
GPGPU-Sim uArch: cycles simulated: 1643132  inst.: 27254292 (ipc=18.0) sim_rate=18266 (inst/sec) elapsed = 0:0:24:52 / Tue Jan 29 18:54:29 2019
GPGPU-Sim uArch: cycles simulated: 1645632  inst.: 27295428 (ipc=18.0) sim_rate=18282 (inst/sec) elapsed = 0:0:24:53 / Tue Jan 29 18:54:30 2019
GPGPU-Sim uArch: cycles simulated: 1647632  inst.: 27321564 (ipc=18.0) sim_rate=18287 (inst/sec) elapsed = 0:0:24:54 / Tue Jan 29 18:54:31 2019
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(0,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 1649632  inst.: 27353412 (ipc=18.0) sim_rate=18296 (inst/sec) elapsed = 0:0:24:55 / Tue Jan 29 18:54:32 2019
GPGPU-Sim uArch: cycles simulated: 1651632  inst.: 27383916 (ipc=17.9) sim_rate=18304 (inst/sec) elapsed = 0:0:24:56 / Tue Jan 29 18:54:33 2019
GPGPU-Sim uArch: cycles simulated: 1653632  inst.: 27412932 (ipc=17.9) sim_rate=18311 (inst/sec) elapsed = 0:0:24:57 / Tue Jan 29 18:54:34 2019
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(1,0,0) tid=(274,0,0)
GPGPU-Sim uArch: cycles simulated: 1655632  inst.: 27443476 (ipc=17.9) sim_rate=18320 (inst/sec) elapsed = 0:0:24:58 / Tue Jan 29 18:54:35 2019
GPGPU-Sim uArch: cycles simulated: 1657632  inst.: 27473932 (ipc=17.9) sim_rate=18328 (inst/sec) elapsed = 0:0:24:59 / Tue Jan 29 18:54:36 2019
GPGPU-Sim uArch: cycles simulated: 1659632  inst.: 27502556 (ipc=17.8) sim_rate=18335 (inst/sec) elapsed = 0:0:25:00 / Tue Jan 29 18:54:37 2019
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(1,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 1661632  inst.: 27536364 (ipc=17.8) sim_rate=18345 (inst/sec) elapsed = 0:0:25:01 / Tue Jan 29 18:54:38 2019
GPGPU-Sim uArch: cycles simulated: 1663632  inst.: 27559172 (ipc=17.8) sim_rate=18348 (inst/sec) elapsed = 0:0:25:02 / Tue Jan 29 18:54:39 2019
GPGPU-Sim uArch: cycles simulated: 1665632  inst.: 27589468 (ipc=17.8) sim_rate=18356 (inst/sec) elapsed = 0:0:25:03 / Tue Jan 29 18:54:40 2019
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 1667632  inst.: 27620700 (ipc=17.7) sim_rate=18364 (inst/sec) elapsed = 0:0:25:04 / Tue Jan 29 18:54:41 2019
GPGPU-Sim uArch: cycles simulated: 1669632  inst.: 27651492 (ipc=17.7) sim_rate=18373 (inst/sec) elapsed = 0:0:25:05 / Tue Jan 29 18:54:42 2019
GPGPU-Sim uArch: cycles simulated: 1671632  inst.: 27681620 (ipc=17.7) sim_rate=18380 (inst/sec) elapsed = 0:0:25:06 / Tue Jan 29 18:54:43 2019
GPGPU-Sim uArch: cycles simulated: 1673632  inst.: 27708972 (ipc=17.7) sim_rate=18386 (inst/sec) elapsed = 0:0:25:07 / Tue Jan 29 18:54:44 2019
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 1675632  inst.: 27737756 (ipc=17.7) sim_rate=18393 (inst/sec) elapsed = 0:0:25:08 / Tue Jan 29 18:54:45 2019
GPGPU-Sim uArch: cycles simulated: 1677632  inst.: 27765308 (ipc=17.6) sim_rate=18399 (inst/sec) elapsed = 0:0:25:09 / Tue Jan 29 18:54:46 2019
GPGPU-Sim uArch: cycles simulated: 1679632  inst.: 27796252 (ipc=17.6) sim_rate=18408 (inst/sec) elapsed = 0:0:25:10 / Tue Jan 29 18:54:47 2019
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 1681632  inst.: 27822700 (ipc=17.6) sim_rate=18413 (inst/sec) elapsed = 0:0:25:11 / Tue Jan 29 18:54:48 2019
GPGPU-Sim uArch: cycles simulated: 1683632  inst.: 27851364 (ipc=17.6) sim_rate=18420 (inst/sec) elapsed = 0:0:25:12 / Tue Jan 29 18:54:49 2019
GPGPU-Sim uArch: cycles simulated: 1685632  inst.: 27876524 (ipc=17.5) sim_rate=18424 (inst/sec) elapsed = 0:0:25:13 / Tue Jan 29 18:54:50 2019
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(0,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 1687632  inst.: 27907220 (ipc=17.5) sim_rate=18432 (inst/sec) elapsed = 0:0:25:14 / Tue Jan 29 18:54:51 2019
GPGPU-Sim uArch: cycles simulated: 1689632  inst.: 27930996 (ipc=17.5) sim_rate=18436 (inst/sec) elapsed = 0:0:25:15 / Tue Jan 29 18:54:52 2019
GPGPU-Sim uArch: cycles simulated: 1691632  inst.: 27956500 (ipc=17.4) sim_rate=18440 (inst/sec) elapsed = 0:0:25:16 / Tue Jan 29 18:54:53 2019
GPGPU-Sim uArch: cycles simulated: 1693632  inst.: 27983692 (ipc=17.4) sim_rate=18446 (inst/sec) elapsed = 0:0:25:17 / Tue Jan 29 18:54:54 2019
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 1695632  inst.: 28011508 (ipc=17.4) sim_rate=18452 (inst/sec) elapsed = 0:0:25:18 / Tue Jan 29 18:54:55 2019
GPGPU-Sim uArch: cycles simulated: 1697632  inst.: 28036604 (ipc=17.3) sim_rate=18457 (inst/sec) elapsed = 0:0:25:19 / Tue Jan 29 18:54:56 2019
GPGPU-Sim uArch: cycles simulated: 1700132  inst.: 28068740 (ipc=17.3) sim_rate=18466 (inst/sec) elapsed = 0:0:25:20 / Tue Jan 29 18:54:57 2019
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(1,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 1702132  inst.: 28096436 (ipc=17.3) sim_rate=18472 (inst/sec) elapsed = 0:0:25:21 / Tue Jan 29 18:54:58 2019
GPGPU-Sim uArch: cycles simulated: 1704132  inst.: 28125660 (ipc=17.3) sim_rate=18479 (inst/sec) elapsed = 0:0:25:22 / Tue Jan 29 18:54:59 2019
GPGPU-Sim uArch: cycles simulated: 1706132  inst.: 28156596 (ipc=17.3) sim_rate=18487 (inst/sec) elapsed = 0:0:25:23 / Tue Jan 29 18:55:00 2019
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(0,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 1708132  inst.: 28177836 (ipc=17.2) sim_rate=18489 (inst/sec) elapsed = 0:0:25:24 / Tue Jan 29 18:55:01 2019
GPGPU-Sim uArch: cycles simulated: 1710132  inst.: 28204908 (ipc=17.2) sim_rate=18495 (inst/sec) elapsed = 0:0:25:25 / Tue Jan 29 18:55:02 2019
GPGPU-Sim uArch: cycles simulated: 1712132  inst.: 28228956 (ipc=17.1) sim_rate=18498 (inst/sec) elapsed = 0:0:25:26 / Tue Jan 29 18:55:03 2019
GPGPU-Sim uArch: cycles simulated: 1714132  inst.: 28250164 (ipc=17.1) sim_rate=18500 (inst/sec) elapsed = 0:0:25:27 / Tue Jan 29 18:55:04 2019
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 1716632  inst.: 28283860 (ipc=17.1) sim_rate=18510 (inst/sec) elapsed = 0:0:25:28 / Tue Jan 29 18:55:05 2019
GPGPU-Sim uArch: cycles simulated: 1718632  inst.: 28308196 (ipc=17.0) sim_rate=18514 (inst/sec) elapsed = 0:0:25:29 / Tue Jan 29 18:55:06 2019
GPGPU-Sim uArch: cycles simulated: 1720632  inst.: 28333380 (ipc=17.0) sim_rate=18518 (inst/sec) elapsed = 0:0:25:30 / Tue Jan 29 18:55:07 2019
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(0,0,0) tid=(370,0,0)
GPGPU-Sim uArch: cycles simulated: 1723132  inst.: 28364292 (ipc=17.0) sim_rate=18526 (inst/sec) elapsed = 0:0:25:31 / Tue Jan 29 18:55:08 2019
GPGPU-Sim uArch: cycles simulated: 1725132  inst.: 28385164 (ipc=16.9) sim_rate=18528 (inst/sec) elapsed = 0:0:25:32 / Tue Jan 29 18:55:09 2019
GPGPU-Sim uArch: cycles simulated: 1727632  inst.: 28411204 (ipc=16.9) sim_rate=18533 (inst/sec) elapsed = 0:0:25:33 / Tue Jan 29 18:55:10 2019
GPGPU-Sim uArch: cycles simulated: 1729632  inst.: 28435764 (ipc=16.9) sim_rate=18537 (inst/sec) elapsed = 0:0:25:34 / Tue Jan 29 18:55:11 2019
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(1,0,0) tid=(418,0,0)
GPGPU-Sim uArch: cycles simulated: 1732132  inst.: 28464068 (ipc=16.8) sim_rate=18543 (inst/sec) elapsed = 0:0:25:35 / Tue Jan 29 18:55:12 2019
GPGPU-Sim uArch: cycles simulated: 1734632  inst.: 28487836 (ipc=16.8) sim_rate=18546 (inst/sec) elapsed = 0:0:25:36 / Tue Jan 29 18:55:13 2019
GPGPU-Sim uArch: cycles simulated: 1736632  inst.: 28510892 (ipc=16.7) sim_rate=18549 (inst/sec) elapsed = 0:0:25:37 / Tue Jan 29 18:55:14 2019
GPGPU-Sim uArch: cycles simulated: 1739132  inst.: 28538444 (ipc=16.7) sim_rate=18555 (inst/sec) elapsed = 0:0:25:38 / Tue Jan 29 18:55:15 2019
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 1741632  inst.: 28564692 (ipc=16.6) sim_rate=18560 (inst/sec) elapsed = 0:0:25:39 / Tue Jan 29 18:55:16 2019
GPGPU-Sim uArch: cycles simulated: 1743632  inst.: 28588420 (ipc=16.6) sim_rate=18563 (inst/sec) elapsed = 0:0:25:40 / Tue Jan 29 18:55:17 2019
GPGPU-Sim uArch: cycles simulated: 1745632  inst.: 28608948 (ipc=16.6) sim_rate=18565 (inst/sec) elapsed = 0:0:25:41 / Tue Jan 29 18:55:18 2019
GPGPU-Sim uArch: cycles simulated: 1748132  inst.: 28634596 (ipc=16.5) sim_rate=18569 (inst/sec) elapsed = 0:0:25:42 / Tue Jan 29 18:55:19 2019
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(0,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 1750632  inst.: 28659932 (ipc=16.5) sim_rate=18574 (inst/sec) elapsed = 0:0:25:43 / Tue Jan 29 18:55:20 2019
GPGPU-Sim uArch: cycles simulated: 1753132  inst.: 28681932 (ipc=16.4) sim_rate=18576 (inst/sec) elapsed = 0:0:25:44 / Tue Jan 29 18:55:21 2019
GPGPU-Sim uArch: cycles simulated: 1755632  inst.: 28700876 (ipc=16.4) sim_rate=18576 (inst/sec) elapsed = 0:0:25:45 / Tue Jan 29 18:55:22 2019
GPGPU-Sim uArch: cycles simulated: 1757632  inst.: 28718012 (ipc=16.3) sim_rate=18575 (inst/sec) elapsed = 0:0:25:46 / Tue Jan 29 18:55:23 2019
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(1,0,0) tid=(482,0,0)
GPGPU-Sim uArch: cycles simulated: 1760132  inst.: 28731684 (ipc=16.2) sim_rate=18572 (inst/sec) elapsed = 0:0:25:47 / Tue Jan 29 18:55:24 2019
GPGPU-Sim uArch: cycles simulated: 1762632  inst.: 28746268 (ipc=16.2) sim_rate=18569 (inst/sec) elapsed = 0:0:25:48 / Tue Jan 29 18:55:25 2019
GPGPU-Sim uArch: cycles simulated: 1765132  inst.: 28760820 (ipc=16.1) sim_rate=18567 (inst/sec) elapsed = 0:0:25:49 / Tue Jan 29 18:55:26 2019
GPGPU-Sim uArch: cycles simulated: 1766132  inst.: 28766076 (ipc=16.1) sim_rate=18558 (inst/sec) elapsed = 0:0:25:50 / Tue Jan 29 18:55:27 2019
GPGPU-Sim uArch: cycles simulated: 1766632  inst.: 28769740 (ipc=16.1) sim_rate=18549 (inst/sec) elapsed = 0:0:25:51 / Tue Jan 29 18:55:28 2019
GPGPU-Sim uArch: cycles simulated: 1767132  inst.: 28772172 (ipc=16.0) sim_rate=18538 (inst/sec) elapsed = 0:0:25:52 / Tue Jan 29 18:55:29 2019
GPGPU-Sim uArch: cycles simulated: 1767632  inst.: 28775892 (ipc=16.0) sim_rate=18529 (inst/sec) elapsed = 0:0:25:53 / Tue Jan 29 18:55:30 2019
GPGPU-Sim uArch: cycles simulated: 1768632  inst.: 28780924 (ipc=16.0) sim_rate=18520 (inst/sec) elapsed = 0:0:25:54 / Tue Jan 29 18:55:31 2019
GPGPU-Sim uArch: cycles simulated: 1769132  inst.: 28785332 (ipc=16.0) sim_rate=18511 (inst/sec) elapsed = 0:0:25:55 / Tue Jan 29 18:55:32 2019
GPGPU-Sim uArch: cycles simulated: 1769632  inst.: 28787460 (ipc=16.0) sim_rate=18500 (inst/sec) elapsed = 0:0:25:56 / Tue Jan 29 18:55:33 2019
GPGPU-Sim uArch: cycles simulated: 1770132  inst.: 28790716 (ipc=16.0) sim_rate=18491 (inst/sec) elapsed = 0:0:25:57 / Tue Jan 29 18:55:34 2019
GPGPU-Sim uArch: cycles simulated: 1770632  inst.: 28792484 (ipc=15.9) sim_rate=18480 (inst/sec) elapsed = 0:0:25:58 / Tue Jan 29 18:55:35 2019
GPGPU-Sim uArch: cycles simulated: 1771632  inst.: 28802092 (ipc=15.9) sim_rate=18474 (inst/sec) elapsed = 0:0:25:59 / Tue Jan 29 18:55:36 2019
GPGPU-Sim uArch: cycles simulated: 1772132  inst.: 28808188 (ipc=15.9) sim_rate=18466 (inst/sec) elapsed = 0:0:26:00 / Tue Jan 29 18:55:37 2019
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(1,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 1772632  inst.: 28827644 (ipc=15.9) sim_rate=18467 (inst/sec) elapsed = 0:0:26:01 / Tue Jan 29 18:55:38 2019
GPGPU-Sim uArch: cycles simulated: 1773132  inst.: 28841653 (ipc=16.0) sim_rate=18464 (inst/sec) elapsed = 0:0:26:02 / Tue Jan 29 18:55:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (365254,1408132), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 1773632  inst.: 28844924 (ipc=15.9) sim_rate=18454 (inst/sec) elapsed = 0:0:26:03 / Tue Jan 29 18:55:40 2019
GPGPU-Sim uArch: cycles simulated: 1774132  inst.: 28847324 (ipc=15.9) sim_rate=18444 (inst/sec) elapsed = 0:0:26:04 / Tue Jan 29 18:55:41 2019
GPGPU-Sim uArch: cycles simulated: 1775132  inst.: 28850524 (ipc=15.9) sim_rate=18434 (inst/sec) elapsed = 0:0:26:05 / Tue Jan 29 18:55:42 2019
GPGPU-Sim uArch: cycles simulated: 1776132  inst.: 28853692 (ipc=15.9) sim_rate=18425 (inst/sec) elapsed = 0:0:26:06 / Tue Jan 29 18:55:43 2019
GPGPU-Sim uArch: cycles simulated: 1776632  inst.: 28855388 (ipc=15.8) sim_rate=18414 (inst/sec) elapsed = 0:0:26:07 / Tue Jan 29 18:55:44 2019
GPGPU-Sim uArch: cycles simulated: 1777632  inst.: 28858012 (ipc=15.8) sim_rate=18404 (inst/sec) elapsed = 0:0:26:08 / Tue Jan 29 18:55:45 2019
GPGPU-Sim uArch: cycles simulated: 1778132  inst.: 28860796 (ipc=15.8) sim_rate=18394 (inst/sec) elapsed = 0:0:26:09 / Tue Jan 29 18:55:46 2019
GPGPU-Sim uArch: cycles simulated: 1779132  inst.: 28862364 (ipc=15.8) sim_rate=18383 (inst/sec) elapsed = 0:0:26:10 / Tue Jan 29 18:55:47 2019
GPGPU-Sim uArch: cycles simulated: 1780132  inst.: 28864348 (ipc=15.7) sim_rate=18373 (inst/sec) elapsed = 0:0:26:11 / Tue Jan 29 18:55:48 2019
GPGPU-Sim uArch: cycles simulated: 1780632  inst.: 28865308 (ipc=15.7) sim_rate=18362 (inst/sec) elapsed = 0:0:26:12 / Tue Jan 29 18:55:49 2019
GPGPU-Sim uArch: cycles simulated: 1781632  inst.: 28867356 (ipc=15.7) sim_rate=18351 (inst/sec) elapsed = 0:0:26:13 / Tue Jan 29 18:55:50 2019
GPGPU-Sim uArch: cycles simulated: 1782132  inst.: 28868316 (ipc=15.6) sim_rate=18340 (inst/sec) elapsed = 0:0:26:14 / Tue Jan 29 18:55:51 2019
GPGPU-Sim uArch: cycles simulated: 1783132  inst.: 28869820 (ipc=15.6) sim_rate=18330 (inst/sec) elapsed = 0:0:26:15 / Tue Jan 29 18:55:52 2019
GPGPU-Sim uArch: cycles simulated: 1784132  inst.: 28871868 (ipc=15.6) sim_rate=18319 (inst/sec) elapsed = 0:0:26:16 / Tue Jan 29 18:55:53 2019
GPGPU-Sim uArch: cycles simulated: 1784632  inst.: 28872828 (ipc=15.6) sim_rate=18308 (inst/sec) elapsed = 0:0:26:17 / Tue Jan 29 18:55:54 2019
GPGPU-Sim uArch: cycles simulated: 1785632  inst.: 28874652 (ipc=15.5) sim_rate=18298 (inst/sec) elapsed = 0:0:26:18 / Tue Jan 29 18:55:55 2019
GPGPU-Sim uArch: cycles simulated: 1786632  inst.: 28876220 (ipc=15.5) sim_rate=18287 (inst/sec) elapsed = 0:0:26:19 / Tue Jan 29 18:55:56 2019
GPGPU-Sim uArch: cycles simulated: 1787132  inst.: 28880220 (ipc=15.5) sim_rate=18278 (inst/sec) elapsed = 0:0:26:20 / Tue Jan 29 18:55:57 2019
GPGPU-Sim uArch: cycles simulated: 1788132  inst.: 28901068 (ipc=15.5) sim_rate=18280 (inst/sec) elapsed = 0:0:26:21 / Tue Jan 29 18:55:58 2019
GPGPU-Sim uArch: cycles simulated: 1788632  inst.: 28915573 (ipc=15.5) sim_rate=18277 (inst/sec) elapsed = 0:0:26:22 / Tue Jan 29 18:55:59 2019
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (380798,1408132), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 2.

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 380799
gpu_sim_insn = 5901542
gpu_ipc =      15.4978
gpu_tot_sim_cycle = 1788931
gpu_tot_sim_insn = 28917084
gpu_tot_ipc =      16.1644
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 138
gpu_stall_icnt2sh    = 909119
gpu_total_sim_rate=18278

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 598771
	L1I_total_cache_misses = 1889
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 835
	L1D_cache_core[1]: Access = 115341, Miss = 69888, Miss_rate = 0.606, Pending_hits = 634, Reservation_fails = 209210
	L1D_cache_core[2]: Access = 154331, Miss = 135717, Miss_rate = 0.879, Pending_hits = 458, Reservation_fails = 401836
	L1D_cache_core[3]: Access = 75437, Miss = 66098, Miss_rate = 0.876, Pending_hits = 255, Reservation_fails = 197636
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[7]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 609
	L1D_cache_core[8]: Access = 36429, Miss = 220, Miss_rate = 0.006, Pending_hits = 376, Reservation_fails = 3720
	L1D_cache_core[9]: Access = 78897, Miss = 69146, Miss_rate = 0.876, Pending_hits = 248, Reservation_fails = 202004
	L1D_cache_core[10]: Access = 75434, Miss = 66550, Miss_rate = 0.882, Pending_hits = 238, Reservation_fails = 197157
	L1D_cache_core[11]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 47
	L1D_total_cache_accesses = 568118
	L1D_total_cache_misses = 410516
	L1D_total_cache_miss_rate = 0.7226
	L1D_total_cache_pending_hits = 2527
	L1D_total_cache_reservation_fails = 1213217
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 98490
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1901
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 202015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 900641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97914
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 312562
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 596882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1889
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 32074304
gpgpu_n_tot_w_icount = 1002322
gpgpu_n_stall_shd_mem = 1661575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 192
gpgpu_n_mem_read_global = 202015
gpgpu_n_mem_write_global = 211031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 3277036
gpgpu_n_store_insn = 250012
gpgpu_n_shmem_insn = 19284
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2964842
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1901
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1901
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 459
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1659215
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2382537	W0_Idle:656469	W0_Scoreboard:1933448	W1:28882	W2:746	W3:746	W4:833	W5:749	W6:704	W7:704	W8:40782	W9:682	W10:682	W11:682	W12:740	W13:827	W14:1122	W15:1901	W16:2493	W17:1841	W18:1083	W19:827	W20:740	W21:682	W22:682	W23:682	W24:684	W25:682	W26:682	W27:682	W28:682	W29:682	W30:682	W31:684	W32:907050
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1616120 {8:202015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8632632 {40:209018,72:29,136:1984,}
traffic_breakdown_coretomem[INST_ACC_R] = 2056 {8:257,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 25536 {40:6,136:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27474040 {136:202015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1688248 {8:211031,}
traffic_breakdown_memtocore[INST_ACC_R] = 34952 {136:257,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1536 {8:192,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 201 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 1788930 
mrq_lat_table:3122 	84 	226 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	360080 	52846 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	167054 	30171 	215952 	338 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15232 	33044 	67941 	73032 	12755 	31 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	70854 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3216 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 18.600000 15.000000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 11.250000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 13.142858 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 21.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 21.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5606/196 = 28.602041
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        48        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        48        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        44        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        45        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2911
min_bank_accesses = 0!
chip skew: 489/479 = 1.02
number of total write accesses:
dram[0]:        44        42        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        42        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        42        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        42        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2695
min_bank_accesses = 0!
chip skew: 452/446 = 1.01
average mf latency per bank:
dram[0]:      13059     13483     16071     16572     14307     15085     11098     11040     19071     16504      1912      1997    none      none       18630     19917
dram[1]:      13351     13688     16358     16952     15663     16785     11168     11477     17514     17034      1904      1997    none      none       19174     18983
dram[2]:      13074     13606     15713     16542     14416     14433     10953     10836     16931     16488      1985      1926    none      none       18313     18112
dram[3]:      13272     14005     16111     17204     15875     15740     11468     11165     18340     16676      2032      1922    none      none       18660     19043
dram[4]:      14070     14347     16346     17104     14685     15313     10953     11122     16681     18301      2010      1046    none      none       18075     18860
dram[5]:      15233     14391     17844     17868     16893     16813     12035     11672     19408     17636      2002    none      none      none       23597     19069
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       472       521       525       547       550       527       490       505       330       275         0         0       508       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       531       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       497
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       500       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788931 n_nop=1787373 n_act=34 n_pre=20 n_req=936 n_rd=978 n_write=526 bw_util=0.001681
n_activity=9848 dram_eff=0.3054
bk0: 98a 1787291i bk1: 96a 1787345i bk2: 72a 1787703i bk3: 68a 1787673i bk4: 84a 1787274i bk5: 84a 1787172i bk6: 128a 1787016i bk7: 128a 1786903i bk8: 66a 1787616i bk9: 64a 1787767i bk10: 4a 1788903i bk11: 4a 1788895i bk12: 0a 1788932i bk13: 0a 1788935i bk14: 40a 1788390i bk15: 42a 1788238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0144008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788931 n_nop=1787382 n_act=33 n_pre=19 n_req=935 n_rd=972 n_write=525 bw_util=0.001674
n_activity=9684 dram_eff=0.3092
bk0: 96a 1787278i bk1: 96a 1787288i bk2: 72a 1787514i bk3: 68a 1787624i bk4: 84a 1787249i bk5: 84a 1787205i bk6: 128a 1787026i bk7: 124a 1786793i bk8: 64a 1787543i bk9: 64a 1787654i bk10: 4a 1788904i bk11: 4a 1788901i bk12: 0a 1788927i bk13: 0a 1788934i bk14: 40a 1788290i bk15: 44a 1788135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0148346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788931 n_nop=1787365 n_act=34 n_pre=20 n_req=941 n_rd=978 n_write=534 bw_util=0.00169
n_activity=9961 dram_eff=0.3036
bk0: 96a 1787481i bk1: 92a 1787324i bk2: 72a 1787709i bk3: 68a 1787537i bk4: 84a 1787206i bk5: 88a 1787170i bk6: 128a 1787040i bk7: 128a 1786889i bk8: 64a 1787756i bk9: 66a 1787820i bk10: 4a 1788896i bk11: 4a 1788906i bk12: 0a 1788930i bk13: 0a 1788933i bk14: 40a 1788395i bk15: 44a 1788221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0127042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788931 n_nop=1787375 n_act=36 n_pre=22 n_req=936 n_rd=972 n_write=526 bw_util=0.001675
n_activity=9825 dram_eff=0.3049
bk0: 96a 1787235i bk1: 92a 1787373i bk2: 72a 1787615i bk3: 68a 1787584i bk4: 82a 1787173i bk5: 88a 1787137i bk6: 124a 1786942i bk7: 128a 1786855i bk8: 66a 1787664i bk9: 64a 1787815i bk10: 4a 1788898i bk11: 4a 1788903i bk12: 0a 1788927i bk13: 0a 1788931i bk14: 40a 1788335i bk15: 44a 1788198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0144477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788931 n_nop=1787394 n_act=29 n_pre=15 n_req=933 n_rd=964 n_write=529 bw_util=0.001669
n_activity=9493 dram_eff=0.3145
bk0: 88a 1787454i bk1: 88a 1787438i bk2: 68a 1787758i bk3: 68a 1787580i bk4: 84a 1787140i bk5: 88a 1787110i bk6: 128a 1786904i bk7: 128a 1786901i bk8: 64a 1787691i bk9: 66a 1787670i bk10: 4a 1788885i bk11: 2a 1788902i bk12: 0a 1788929i bk13: 0a 1788933i bk14: 44a 1788261i bk15: 44a 1788097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0150011
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788931 n_nop=1787406 n_act=31 n_pre=18 n_req=925 n_rd=958 n_write=518 bw_util=0.00165
n_activity=9746 dram_eff=0.3029
bk0: 90a 1787360i bk1: 90a 1787368i bk2: 68a 1787571i bk3: 68a 1787711i bk4: 84a 1787416i bk5: 86a 1787248i bk6: 128a 1787003i bk7: 124a 1787076i bk8: 64a 1787694i bk9: 64a 1787882i bk10: 4a 1788896i bk11: 0a 1788926i bk12: 0a 1788929i bk13: 0a 1788932i bk14: 44a 1788285i bk15: 44a 1788279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0134427

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34424, Miss = 246, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 34188, Miss = 243, Miss_rate = 0.007, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 34199, Miss = 244, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 34765, Miss = 242, Miss_rate = 0.007, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 33753, Miss = 244, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 34189, Miss = 245, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 34453, Miss = 242, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 34501, Miss = 244, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 34110, Miss = 240, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 34820, Miss = 242, Miss_rate = 0.007, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 35415, Miss = 241, Miss_rate = 0.007, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 34698, Miss = 238, Miss_rate = 0.007, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 413515
L2_total_cache_misses = 2911
L2_total_cache_miss_rate = 0.0070
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 201781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 208496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 182
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1222643
icnt_total_pkts_simt_to_mem=631277
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.4299
	minimum = 6
	maximum = 334
Network latency average = 23.1408
	minimum = 6
	maximum = 273
Slowest packet = 556061
Flit latency average = 28.9881
	minimum = 6
	maximum = 273
Slowest flit = 1411602
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0263646
	minimum = 0 (at node 0)
	maximum = 0.181946 (at node 2)
Accepted packet rate average = 0.0263646
	minimum = 0 (at node 0)
	maximum = 0.181946 (at node 2)
Injected flit rate average = 0.0589575
	minimum = 0 (at node 0)
	maximum = 0.277748 (at node 2)
Accepted flit rate average= 0.0589575
	minimum = 0 (at node 0)
	maximum = 0.535603 (at node 2)
Injected packet length average = 2.23623
Accepted packet length average = 2.23623
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.081 (9 samples)
	minimum = 6 (9 samples)
	maximum = 167.778 (9 samples)
Network latency average = 13.7105 (9 samples)
	minimum = 6 (9 samples)
	maximum = 134.667 (9 samples)
Flit latency average = 14.8711 (9 samples)
	minimum = 6 (9 samples)
	maximum = 131.778 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00913533 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0643664 (9 samples)
Accepted packet rate average = 0.00913533 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0643664 (9 samples)
Injected flit rate average = 0.0205467 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.100312 (9 samples)
Accepted flit rate average = 0.0205467 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.191384 (9 samples)
Injected packet size average = 2.24914 (9 samples)
Accepted packet size average = 2.24914 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 22 sec (1582 sec)
gpgpu_simulation_rate = 18278 (inst/sec)
gpgpu_simulation_rate = 1130 (cycle/sec)
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1788931)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1788931)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (110,1788931), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 1789431  inst.: 28926271 (ipc=18.4) sim_rate=18273 (inst/sec) elapsed = 0:0:26:23 / Tue Jan 29 18:56:00 2019
GPGPU-Sim uArch: cycles simulated: 1789931  inst.: 28926327 (ipc= 9.2) sim_rate=18261 (inst/sec) elapsed = 0:0:26:24 / Tue Jan 29 18:56:01 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1089,1788931), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 4.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 10 
gpu_sim_cycle = 1090
gpu_sim_insn = 9243
gpu_ipc =       8.4798
gpu_tot_sim_cycle = 1790021
gpu_tot_sim_insn = 28926327
gpu_tot_ipc =      16.1598
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 138
gpu_stall_icnt2sh    = 909119
gpu_total_sim_rate=18261

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 598950
	L1I_total_cache_misses = 1891
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 835
	L1D_cache_core[1]: Access = 115341, Miss = 69888, Miss_rate = 0.606, Pending_hits = 634, Reservation_fails = 209210
	L1D_cache_core[2]: Access = 154331, Miss = 135717, Miss_rate = 0.879, Pending_hits = 458, Reservation_fails = 401836
	L1D_cache_core[3]: Access = 75437, Miss = 66098, Miss_rate = 0.876, Pending_hits = 255, Reservation_fails = 197636
	L1D_cache_core[4]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[7]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 158, Reservation_fails = 609
	L1D_cache_core[8]: Access = 36429, Miss = 220, Miss_rate = 0.006, Pending_hits = 376, Reservation_fails = 3720
	L1D_cache_core[9]: Access = 78897, Miss = 69146, Miss_rate = 0.876, Pending_hits = 248, Reservation_fails = 202004
	L1D_cache_core[10]: Access = 75434, Miss = 66550, Miss_rate = 0.882, Pending_hits = 238, Reservation_fails = 197157
	L1D_cache_core[11]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 47
	L1D_total_cache_accesses = 568121
	L1D_total_cache_misses = 410517
	L1D_total_cache_miss_rate = 0.7226
	L1D_total_cache_pending_hits = 2527
	L1D_total_cache_reservation_fails = 1213217
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 98523
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1901
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 202016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 900641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97947
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 312562
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 597059
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1891
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 32085440
gpgpu_n_tot_w_icount = 1002670
gpgpu_n_stall_shd_mem = 1661575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 192
gpgpu_n_mem_read_global = 202016
gpgpu_n_mem_write_global = 211032
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 3277038
gpgpu_n_store_insn = 250013
gpgpu_n_shmem_insn = 19284
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2965867
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1901
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1901
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 459
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1659215
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2382541	W0_Idle:657934	W0_Scoreboard:1934059	W1:28910	W2:746	W3:746	W4:833	W5:749	W6:704	W7:704	W8:40782	W9:682	W10:682	W11:682	W12:740	W13:827	W14:1122	W15:1901	W16:2493	W17:1841	W18:1083	W19:827	W20:740	W21:682	W22:682	W23:682	W24:684	W25:682	W26:682	W27:682	W28:682	W29:682	W30:682	W31:685	W32:907369
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1616128 {8:202016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8632672 {40:209019,72:29,136:1984,}
traffic_breakdown_coretomem[INST_ACC_R] = 2072 {8:259,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 25536 {40:6,136:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27474176 {136:202016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1688256 {8:211032,}
traffic_breakdown_memtocore[INST_ACC_R] = 35224 {136:259,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1536 {8:192,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 201 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 1790020 
mrq_lat_table:3122 	84 	226 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	360082 	52846 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	167058 	30171 	215952 	338 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15233 	33044 	67941 	73032 	12755 	31 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	70855 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3218 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 18.600000 15.000000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 11.250000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 13.142858 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 21.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 21.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5606/196 = 28.602041
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        48        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        48        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        44        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        45        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2911
min_bank_accesses = 0!
chip skew: 489/479 = 1.02
number of total write accesses:
dram[0]:        44        42        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        42        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        42        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        42        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2695
min_bank_accesses = 0!
chip skew: 452/446 = 1.01
average mf latency per bank:
dram[0]:      13059     13483     16071     16572     14307     15085     11098     11040     19071     16504      1912      1997    none      none       18630     19917
dram[1]:      13351     13688     16358     16952     15663     16785     11168     11477     17514     17034      1904      1997    none      none       19174     18983
dram[2]:      13074     13606     15713     16542     14416     14433     10953     10836     16931     16488      1985      1926    none      none       18313     18112
dram[3]:      13272     14005     16111     17204     15875     15740     11468     11165     18340     16676      2032      1922    none      none       18660     19043
dram[4]:      14070     14347     16346     17104     14685     15313     10953     11122     16681     18301      2010      1188    none      none       18075     18860
dram[5]:      15233     14391     17844     17868     16893     16813     12035     11672     19408     17636      2002    none      none      none       23597     19069
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       472       521       525       547       550       527       490       505       330       275         0         0       508       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       531       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       497
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       500       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1790021 n_nop=1788463 n_act=34 n_pre=20 n_req=936 n_rd=978 n_write=526 bw_util=0.00168
n_activity=9848 dram_eff=0.3054
bk0: 98a 1788381i bk1: 96a 1788435i bk2: 72a 1788793i bk3: 68a 1788763i bk4: 84a 1788364i bk5: 84a 1788262i bk6: 128a 1788106i bk7: 128a 1787993i bk8: 66a 1788706i bk9: 64a 1788857i bk10: 4a 1789993i bk11: 4a 1789985i bk12: 0a 1790022i bk13: 0a 1790025i bk14: 40a 1789480i bk15: 42a 1789328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.014392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1790021 n_nop=1788472 n_act=33 n_pre=19 n_req=935 n_rd=972 n_write=525 bw_util=0.001673
n_activity=9684 dram_eff=0.3092
bk0: 96a 1788368i bk1: 96a 1788378i bk2: 72a 1788604i bk3: 68a 1788714i bk4: 84a 1788339i bk5: 84a 1788295i bk6: 128a 1788116i bk7: 124a 1787883i bk8: 64a 1788633i bk9: 64a 1788744i bk10: 4a 1789994i bk11: 4a 1789991i bk12: 0a 1790017i bk13: 0a 1790024i bk14: 40a 1789380i bk15: 44a 1789225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0148255
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1790021 n_nop=1788455 n_act=34 n_pre=20 n_req=941 n_rd=978 n_write=534 bw_util=0.001689
n_activity=9961 dram_eff=0.3036
bk0: 96a 1788571i bk1: 92a 1788414i bk2: 72a 1788799i bk3: 68a 1788627i bk4: 84a 1788296i bk5: 88a 1788260i bk6: 128a 1788130i bk7: 128a 1787979i bk8: 64a 1788846i bk9: 66a 1788910i bk10: 4a 1789986i bk11: 4a 1789996i bk12: 0a 1790020i bk13: 0a 1790023i bk14: 40a 1789485i bk15: 44a 1789311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0126965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1790021 n_nop=1788465 n_act=36 n_pre=22 n_req=936 n_rd=972 n_write=526 bw_util=0.001674
n_activity=9825 dram_eff=0.3049
bk0: 96a 1788325i bk1: 92a 1788463i bk2: 72a 1788705i bk3: 68a 1788674i bk4: 82a 1788263i bk5: 88a 1788227i bk6: 124a 1788032i bk7: 128a 1787945i bk8: 66a 1788754i bk9: 64a 1788905i bk10: 4a 1789988i bk11: 4a 1789993i bk12: 0a 1790017i bk13: 0a 1790021i bk14: 40a 1789425i bk15: 44a 1789288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0144389
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1790021 n_nop=1788484 n_act=29 n_pre=15 n_req=933 n_rd=964 n_write=529 bw_util=0.001668
n_activity=9493 dram_eff=0.3145
bk0: 88a 1788544i bk1: 88a 1788528i bk2: 68a 1788848i bk3: 68a 1788670i bk4: 84a 1788230i bk5: 88a 1788200i bk6: 128a 1787994i bk7: 128a 1787991i bk8: 64a 1788781i bk9: 66a 1788760i bk10: 4a 1789975i bk11: 2a 1789992i bk12: 0a 1790019i bk13: 0a 1790023i bk14: 44a 1789351i bk15: 44a 1789187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.014992
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1790021 n_nop=1788496 n_act=31 n_pre=18 n_req=925 n_rd=958 n_write=518 bw_util=0.001649
n_activity=9746 dram_eff=0.3029
bk0: 90a 1788450i bk1: 90a 1788458i bk2: 68a 1788661i bk3: 68a 1788801i bk4: 84a 1788506i bk5: 86a 1788338i bk6: 128a 1788093i bk7: 124a 1788166i bk8: 64a 1788784i bk9: 64a 1788972i bk10: 4a 1789986i bk11: 0a 1790016i bk12: 0a 1790019i bk13: 0a 1790022i bk14: 44a 1789375i bk15: 44a 1789369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0134345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34424, Miss = 246, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 34188, Miss = 243, Miss_rate = 0.007, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 34199, Miss = 244, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 34765, Miss = 242, Miss_rate = 0.007, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 33753, Miss = 244, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 34189, Miss = 245, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 34453, Miss = 242, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 34501, Miss = 244, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 34110, Miss = 240, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 34823, Miss = 242, Miss_rate = 0.007, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 35415, Miss = 241, Miss_rate = 0.007, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 34699, Miss = 238, Miss_rate = 0.007, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 413519
L2_total_cache_misses = 2911
L2_total_cache_miss_rate = 0.0070
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 201782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 208497
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 184
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1222659
icnt_total_pkts_simt_to_mem=631282
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.625
	minimum = 6
	maximum = 10
Network latency average = 7.625
	minimum = 6
	maximum = 10
Slowest packet = 827031
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1853920
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 4)
Accepted packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 4)
Injected flit rate average = 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0100917 (at node 24)
Accepted flit rate average= 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0146789 (at node 4)
Injected packet length average = 2.625
Accepted packet length average = 2.625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2354 (10 samples)
	minimum = 6 (10 samples)
	maximum = 152 (10 samples)
Network latency average = 13.1019 (10 samples)
	minimum = 6 (10 samples)
	maximum = 122.2 (10 samples)
Flit latency average = 13.984 (10 samples)
	minimum = 6 (10 samples)
	maximum = 119.2 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00824898 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0582967 (10 samples)
Accepted packet rate average = 0.00824898 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0582967 (10 samples)
Injected flit rate average = 0.0185633 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0912897 (10 samples)
Accepted flit rate average = 0.0185633 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.173714 (10 samples)
Injected packet size average = 2.25038 (10 samples)
Accepted packet size average = 2.25038 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 24 sec (1584 sec)
gpgpu_simulation_rate = 18261 (inst/sec)
gpgpu_simulation_rate = 1130 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1790021)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1790021)
GPGPU-Sim uArch: cycles simulated: 1790521  inst.: 28948537 (ipc=44.4) sim_rate=18264 (inst/sec) elapsed = 0:0:26:25 / Tue Jan 29 18:56:02 2019
GPGPU-Sim uArch: cycles simulated: 1791021  inst.: 28952081 (ipc=25.8) sim_rate=18254 (inst/sec) elapsed = 0:0:26:26 / Tue Jan 29 18:56:03 2019
GPGPU-Sim uArch: cycles simulated: 1791521  inst.: 28952817 (ipc=17.7) sim_rate=18243 (inst/sec) elapsed = 0:0:26:27 / Tue Jan 29 18:56:04 2019
GPGPU-Sim uArch: cycles simulated: 1792521  inst.: 28954257 (ipc=11.2) sim_rate=18233 (inst/sec) elapsed = 0:0:26:28 / Tue Jan 29 18:56:05 2019
GPGPU-Sim uArch: cycles simulated: 1793021  inst.: 28956339 (ipc=10.0) sim_rate=18222 (inst/sec) elapsed = 0:0:26:29 / Tue Jan 29 18:56:06 2019
GPGPU-Sim uArch: cycles simulated: 1793521  inst.: 28961273 (ipc=10.0) sim_rate=18214 (inst/sec) elapsed = 0:0:26:30 / Tue Jan 29 18:56:07 2019
GPGPU-Sim uArch: cycles simulated: 1794521  inst.: 28961825 (ipc= 7.9) sim_rate=18203 (inst/sec) elapsed = 0:0:26:31 / Tue Jan 29 18:56:08 2019
GPGPU-Sim uArch: cycles simulated: 1795021  inst.: 28962120 (ipc= 7.2) sim_rate=18192 (inst/sec) elapsed = 0:0:26:32 / Tue Jan 29 18:56:09 2019
GPGPU-Sim uArch: cycles simulated: 1795521  inst.: 28963986 (ipc= 6.8) sim_rate=18182 (inst/sec) elapsed = 0:0:26:33 / Tue Jan 29 18:56:10 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5900,1790021), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 1796021  inst.: 28964542 (ipc= 6.4) sim_rate=18170 (inst/sec) elapsed = 0:0:26:34 / Tue Jan 29 18:56:11 2019
GPGPU-Sim uArch: cycles simulated: 1797021  inst.: 28964612 (ipc= 5.5) sim_rate=18159 (inst/sec) elapsed = 0:0:26:35 / Tue Jan 29 18:56:12 2019
GPGPU-Sim uArch: cycles simulated: 1797521  inst.: 28964653 (ipc= 5.1) sim_rate=18148 (inst/sec) elapsed = 0:0:26:36 / Tue Jan 29 18:56:13 2019
GPGPU-Sim uArch: cycles simulated: 1798521  inst.: 28964724 (ipc= 4.5) sim_rate=18136 (inst/sec) elapsed = 0:0:26:37 / Tue Jan 29 18:56:14 2019
GPGPU-Sim uArch: cycles simulated: 1799521  inst.: 28964794 (ipc= 4.0) sim_rate=18125 (inst/sec) elapsed = 0:0:26:38 / Tue Jan 29 18:56:15 2019
GPGPU-Sim uArch: cycles simulated: 1800021  inst.: 28964822 (ipc= 3.8) sim_rate=18114 (inst/sec) elapsed = 0:0:26:39 / Tue Jan 29 18:56:16 2019
GPGPU-Sim uArch: cycles simulated: 1801021  inst.: 28964893 (ipc= 3.5) sim_rate=18103 (inst/sec) elapsed = 0:0:26:40 / Tue Jan 29 18:56:17 2019
GPGPU-Sim uArch: cycles simulated: 1802021  inst.: 28964965 (ipc= 3.2) sim_rate=18091 (inst/sec) elapsed = 0:0:26:41 / Tue Jan 29 18:56:18 2019
GPGPU-Sim uArch: cycles simulated: 1802521  inst.: 28965003 (ipc= 3.1) sim_rate=18080 (inst/sec) elapsed = 0:0:26:42 / Tue Jan 29 18:56:19 2019
GPGPU-Sim uArch: cycles simulated: 1803521  inst.: 28965074 (ipc= 2.9) sim_rate=18069 (inst/sec) elapsed = 0:0:26:43 / Tue Jan 29 18:56:20 2019
GPGPU-Sim uArch: cycles simulated: 1804021  inst.: 28965112 (ipc= 2.8) sim_rate=18058 (inst/sec) elapsed = 0:0:26:44 / Tue Jan 29 18:56:21 2019
GPGPU-Sim uArch: cycles simulated: 1805021  inst.: 28965186 (ipc= 2.6) sim_rate=18046 (inst/sec) elapsed = 0:0:26:45 / Tue Jan 29 18:56:22 2019
GPGPU-Sim uArch: cycles simulated: 1805521  inst.: 28965214 (ipc= 2.5) sim_rate=18035 (inst/sec) elapsed = 0:0:26:46 / Tue Jan 29 18:56:23 2019
GPGPU-Sim uArch: cycles simulated: 1806521  inst.: 28965284 (ipc= 2.4) sim_rate=18024 (inst/sec) elapsed = 0:0:26:47 / Tue Jan 29 18:56:24 2019
GPGPU-Sim uArch: cycles simulated: 1807021  inst.: 28965326 (ipc= 2.3) sim_rate=18013 (inst/sec) elapsed = 0:0:26:48 / Tue Jan 29 18:56:25 2019
GPGPU-Sim uArch: cycles simulated: 1808021  inst.: 28965396 (ipc= 2.2) sim_rate=18002 (inst/sec) elapsed = 0:0:26:49 / Tue Jan 29 18:56:26 2019
GPGPU-Sim uArch: cycles simulated: 1809021  inst.: 28965466 (ipc= 2.1) sim_rate=17990 (inst/sec) elapsed = 0:0:26:50 / Tue Jan 29 18:56:27 2019
GPGPU-Sim uArch: cycles simulated: 1809521  inst.: 28965496 (ipc= 2.0) sim_rate=17979 (inst/sec) elapsed = 0:0:26:51 / Tue Jan 29 18:56:28 2019
GPGPU-Sim uArch: cycles simulated: 1810521  inst.: 28965570 (ipc= 1.9) sim_rate=17968 (inst/sec) elapsed = 0:0:26:52 / Tue Jan 29 18:56:29 2019
GPGPU-Sim uArch: cycles simulated: 1811521  inst.: 28965644 (ipc= 1.8) sim_rate=17957 (inst/sec) elapsed = 0:0:26:53 / Tue Jan 29 18:56:30 2019
GPGPU-Sim uArch: cycles simulated: 1812021  inst.: 28965675 (ipc= 1.8) sim_rate=17946 (inst/sec) elapsed = 0:0:26:54 / Tue Jan 29 18:56:31 2019
GPGPU-Sim uArch: cycles simulated: 1813021  inst.: 28965746 (ipc= 1.7) sim_rate=17935 (inst/sec) elapsed = 0:0:26:55 / Tue Jan 29 18:56:32 2019
GPGPU-Sim uArch: cycles simulated: 1814021  inst.: 28965816 (ipc= 1.6) sim_rate=17924 (inst/sec) elapsed = 0:0:26:56 / Tue Jan 29 18:56:33 2019
GPGPU-Sim uArch: cycles simulated: 1814521  inst.: 28965858 (ipc= 1.6) sim_rate=17913 (inst/sec) elapsed = 0:0:26:57 / Tue Jan 29 18:56:34 2019
GPGPU-Sim uArch: cycles simulated: 1815521  inst.: 28965928 (ipc= 1.6) sim_rate=17902 (inst/sec) elapsed = 0:0:26:58 / Tue Jan 29 18:56:35 2019
GPGPU-Sim uArch: cycles simulated: 1816521  inst.: 28965998 (ipc= 1.5) sim_rate=17891 (inst/sec) elapsed = 0:0:26:59 / Tue Jan 29 18:56:36 2019
GPGPU-Sim uArch: cycles simulated: 1817021  inst.: 28966029 (ipc= 1.5) sim_rate=17880 (inst/sec) elapsed = 0:0:27:00 / Tue Jan 29 18:56:37 2019
GPGPU-Sim uArch: cycles simulated: 1818021  inst.: 28966102 (ipc= 1.4) sim_rate=17869 (inst/sec) elapsed = 0:0:27:01 / Tue Jan 29 18:56:38 2019
GPGPU-Sim uArch: cycles simulated: 1819021  inst.: 28966175 (ipc= 1.4) sim_rate=17858 (inst/sec) elapsed = 0:0:27:02 / Tue Jan 29 18:56:39 2019
GPGPU-Sim uArch: cycles simulated: 1819521  inst.: 28966208 (ipc= 1.4) sim_rate=17847 (inst/sec) elapsed = 0:0:27:03 / Tue Jan 29 18:56:40 2019
GPGPU-Sim uArch: cycles simulated: 1820521  inst.: 28966278 (ipc= 1.3) sim_rate=17836 (inst/sec) elapsed = 0:0:27:04 / Tue Jan 29 18:56:41 2019
GPGPU-Sim uArch: cycles simulated: 1821021  inst.: 28966320 (ipc= 1.3) sim_rate=17825 (inst/sec) elapsed = 0:0:27:05 / Tue Jan 29 18:56:42 2019
GPGPU-Sim uArch: cycles simulated: 1822021  inst.: 28966390 (ipc= 1.3) sim_rate=17814 (inst/sec) elapsed = 0:0:27:06 / Tue Jan 29 18:56:43 2019
GPGPU-Sim uArch: cycles simulated: 1822521  inst.: 28966418 (ipc= 1.2) sim_rate=17803 (inst/sec) elapsed = 0:0:27:07 / Tue Jan 29 18:56:44 2019
GPGPU-Sim uArch: cycles simulated: 1823521  inst.: 28966489 (ipc= 1.2) sim_rate=17792 (inst/sec) elapsed = 0:0:27:08 / Tue Jan 29 18:56:45 2019
GPGPU-Sim uArch: cycles simulated: 1824521  inst.: 28966561 (ipc= 1.2) sim_rate=17781 (inst/sec) elapsed = 0:0:27:09 / Tue Jan 29 18:56:46 2019
GPGPU-Sim uArch: cycles simulated: 1825021  inst.: 28966600 (ipc= 1.2) sim_rate=17770 (inst/sec) elapsed = 0:0:27:10 / Tue Jan 29 18:56:47 2019
GPGPU-Sim uArch: cycles simulated: 1826021  inst.: 28966670 (ipc= 1.1) sim_rate=17760 (inst/sec) elapsed = 0:0:27:11 / Tue Jan 29 18:56:48 2019
GPGPU-Sim uArch: cycles simulated: 1827021  inst.: 28966740 (ipc= 1.1) sim_rate=17749 (inst/sec) elapsed = 0:0:27:12 / Tue Jan 29 18:56:49 2019
GPGPU-Sim uArch: cycles simulated: 1827521  inst.: 28966782 (ipc= 1.1) sim_rate=17738 (inst/sec) elapsed = 0:0:27:13 / Tue Jan 29 18:56:50 2019
GPGPU-Sim uArch: cycles simulated: 1828521  inst.: 28966852 (ipc= 1.1) sim_rate=17727 (inst/sec) elapsed = 0:0:27:14 / Tue Jan 29 18:56:51 2019
GPGPU-Sim uArch: cycles simulated: 1829521  inst.: 28966922 (ipc= 1.0) sim_rate=17716 (inst/sec) elapsed = 0:0:27:15 / Tue Jan 29 18:56:52 2019
GPGPU-Sim uArch: cycles simulated: 1830021  inst.: 28966950 (ipc= 1.0) sim_rate=17705 (inst/sec) elapsed = 0:0:27:16 / Tue Jan 29 18:56:53 2019
GPGPU-Sim uArch: cycles simulated: 1831021  inst.: 28967020 (ipc= 1.0) sim_rate=17695 (inst/sec) elapsed = 0:0:27:17 / Tue Jan 29 18:56:54 2019
GPGPU-Sim uArch: cycles simulated: 1831521  inst.: 28967062 (ipc= 1.0) sim_rate=17684 (inst/sec) elapsed = 0:0:27:18 / Tue Jan 29 18:56:55 2019
GPGPU-Sim uArch: cycles simulated: 1832021  inst.: 28967092 (ipc= 1.0) sim_rate=17673 (inst/sec) elapsed = 0:0:27:19 / Tue Jan 29 18:56:56 2019
GPGPU-Sim uArch: cycles simulated: 1833021  inst.: 28967166 (ipc= 0.9) sim_rate=17662 (inst/sec) elapsed = 0:0:27:20 / Tue Jan 29 18:56:57 2019
GPGPU-Sim uArch: cycles simulated: 1833521  inst.: 28967202 (ipc= 0.9) sim_rate=17652 (inst/sec) elapsed = 0:0:27:21 / Tue Jan 29 18:56:58 2019
GPGPU-Sim uArch: cycles simulated: 1834021  inst.: 28967240 (ipc= 0.9) sim_rate=17641 (inst/sec) elapsed = 0:0:27:22 / Tue Jan 29 18:56:59 2019
GPGPU-Sim uArch: cycles simulated: 1834521  inst.: 28967272 (ipc= 0.9) sim_rate=17630 (inst/sec) elapsed = 0:0:27:23 / Tue Jan 29 18:57:00 2019
GPGPU-Sim uArch: cycles simulated: 1835521  inst.: 28967342 (ipc= 0.9) sim_rate=17620 (inst/sec) elapsed = 0:0:27:24 / Tue Jan 29 18:57:01 2019
GPGPU-Sim uArch: cycles simulated: 1836021  inst.: 28967384 (ipc= 0.9) sim_rate=17609 (inst/sec) elapsed = 0:0:27:25 / Tue Jan 29 18:57:02 2019
GPGPU-Sim uArch: cycles simulated: 1836521  inst.: 28967412 (ipc= 0.9) sim_rate=17598 (inst/sec) elapsed = 0:0:27:26 / Tue Jan 29 18:57:03 2019
GPGPU-Sim uArch: cycles simulated: 1837021  inst.: 28967454 (ipc= 0.9) sim_rate=17588 (inst/sec) elapsed = 0:0:27:27 / Tue Jan 29 18:57:04 2019
GPGPU-Sim uArch: cycles simulated: 1837521  inst.: 28967482 (ipc= 0.9) sim_rate=17577 (inst/sec) elapsed = 0:0:27:28 / Tue Jan 29 18:57:05 2019
GPGPU-Sim uArch: cycles simulated: 1838521  inst.: 28967553 (ipc= 0.9) sim_rate=17566 (inst/sec) elapsed = 0:0:27:29 / Tue Jan 29 18:57:06 2019
GPGPU-Sim uArch: cycles simulated: 1839021  inst.: 28967594 (ipc= 0.8) sim_rate=17556 (inst/sec) elapsed = 0:0:27:30 / Tue Jan 29 18:57:07 2019
GPGPU-Sim uArch: cycles simulated: 1839521  inst.: 28967625 (ipc= 0.8) sim_rate=17545 (inst/sec) elapsed = 0:0:27:31 / Tue Jan 29 18:57:08 2019
GPGPU-Sim uArch: cycles simulated: 1840521  inst.: 28967697 (ipc= 0.8) sim_rate=17534 (inst/sec) elapsed = 0:0:27:32 / Tue Jan 29 18:57:09 2019
GPGPU-Sim uArch: cycles simulated: 1841021  inst.: 28967734 (ipc= 0.8) sim_rate=17524 (inst/sec) elapsed = 0:0:27:33 / Tue Jan 29 18:57:10 2019
GPGPU-Sim uArch: cycles simulated: 1841521  inst.: 28967771 (ipc= 0.8) sim_rate=17513 (inst/sec) elapsed = 0:0:27:34 / Tue Jan 29 18:57:11 2019
GPGPU-Sim uArch: cycles simulated: 1842521  inst.: 28967845 (ipc= 0.8) sim_rate=17503 (inst/sec) elapsed = 0:0:27:35 / Tue Jan 29 18:57:12 2019
GPGPU-Sim uArch: cycles simulated: 1843021  inst.: 28967874 (ipc= 0.8) sim_rate=17492 (inst/sec) elapsed = 0:0:27:36 / Tue Jan 29 18:57:13 2019
GPGPU-Sim uArch: cycles simulated: 1843521  inst.: 28967915 (ipc= 0.8) sim_rate=17482 (inst/sec) elapsed = 0:0:27:37 / Tue Jan 29 18:57:14 2019
GPGPU-Sim uArch: cycles simulated: 1844521  inst.: 28967986 (ipc= 0.8) sim_rate=17471 (inst/sec) elapsed = 0:0:27:38 / Tue Jan 29 18:57:15 2019
GPGPU-Sim uArch: cycles simulated: 1845021  inst.: 28968014 (ipc= 0.8) sim_rate=17461 (inst/sec) elapsed = 0:0:27:39 / Tue Jan 29 18:57:16 2019
GPGPU-Sim uArch: cycles simulated: 1845521  inst.: 28968056 (ipc= 0.8) sim_rate=17450 (inst/sec) elapsed = 0:0:27:40 / Tue Jan 29 18:57:17 2019
GPGPU-Sim uArch: cycles simulated: 1846521  inst.: 28968126 (ipc= 0.7) sim_rate=17440 (inst/sec) elapsed = 0:0:27:41 / Tue Jan 29 18:57:18 2019
GPGPU-Sim uArch: cycles simulated: 1847021  inst.: 28968156 (ipc= 0.7) sim_rate=17429 (inst/sec) elapsed = 0:0:27:42 / Tue Jan 29 18:57:19 2019
GPGPU-Sim uArch: cycles simulated: 1847521  inst.: 28968196 (ipc= 0.7) sim_rate=17419 (inst/sec) elapsed = 0:0:27:43 / Tue Jan 29 18:57:20 2019
GPGPU-Sim uArch: cycles simulated: 1848521  inst.: 28968266 (ipc= 0.7) sim_rate=17408 (inst/sec) elapsed = 0:0:27:44 / Tue Jan 29 18:57:21 2019
GPGPU-Sim uArch: cycles simulated: 1849021  inst.: 28968304 (ipc= 0.7) sim_rate=17398 (inst/sec) elapsed = 0:0:27:45 / Tue Jan 29 18:57:22 2019
GPGPU-Sim uArch: cycles simulated: 1849521  inst.: 28968336 (ipc= 0.7) sim_rate=17387 (inst/sec) elapsed = 0:0:27:46 / Tue Jan 29 18:57:23 2019
GPGPU-Sim uArch: cycles simulated: 1850521  inst.: 28968406 (ipc= 0.7) sim_rate=17377 (inst/sec) elapsed = 0:0:27:47 / Tue Jan 29 18:57:24 2019
GPGPU-Sim uArch: cycles simulated: 1851021  inst.: 28968448 (ipc= 0.7) sim_rate=17367 (inst/sec) elapsed = 0:0:27:48 / Tue Jan 29 18:57:25 2019
GPGPU-Sim uArch: cycles simulated: 1852021  inst.: 28968518 (ipc= 0.7) sim_rate=17356 (inst/sec) elapsed = 0:0:27:49 / Tue Jan 29 18:57:26 2019
GPGPU-Sim uArch: cycles simulated: 1852521  inst.: 28968546 (ipc= 0.7) sim_rate=17346 (inst/sec) elapsed = 0:0:27:50 / Tue Jan 29 18:57:27 2019
GPGPU-Sim uArch: cycles simulated: 1853021  inst.: 28968587 (ipc= 0.7) sim_rate=17336 (inst/sec) elapsed = 0:0:27:51 / Tue Jan 29 18:57:28 2019
GPGPU-Sim uArch: cycles simulated: 1854021  inst.: 28968658 (ipc= 0.7) sim_rate=17325 (inst/sec) elapsed = 0:0:27:52 / Tue Jan 29 18:57:29 2019
GPGPU-Sim uArch: cycles simulated: 1854521  inst.: 28968688 (ipc= 0.7) sim_rate=17315 (inst/sec) elapsed = 0:0:27:53 / Tue Jan 29 18:57:30 2019
GPGPU-Sim uArch: cycles simulated: 1855521  inst.: 28968762 (ipc= 0.6) sim_rate=17305 (inst/sec) elapsed = 0:0:27:54 / Tue Jan 29 18:57:31 2019
GPGPU-Sim uArch: cycles simulated: 1856521  inst.: 28968835 (ipc= 0.6) sim_rate=17294 (inst/sec) elapsed = 0:0:27:55 / Tue Jan 29 18:57:32 2019
GPGPU-Sim uArch: cycles simulated: 1857021  inst.: 28968868 (ipc= 0.6) sim_rate=17284 (inst/sec) elapsed = 0:0:27:56 / Tue Jan 29 18:57:33 2019
GPGPU-Sim uArch: cycles simulated: 1858021  inst.: 28968938 (ipc= 0.6) sim_rate=17274 (inst/sec) elapsed = 0:0:27:57 / Tue Jan 29 18:57:34 2019
GPGPU-Sim uArch: cycles simulated: 1858521  inst.: 28968980 (ipc= 0.6) sim_rate=17263 (inst/sec) elapsed = 0:0:27:58 / Tue Jan 29 18:57:35 2019
GPGPU-Sim uArch: cycles simulated: 1859521  inst.: 28969050 (ipc= 0.6) sim_rate=17253 (inst/sec) elapsed = 0:0:27:59 / Tue Jan 29 18:57:36 2019
GPGPU-Sim uArch: cycles simulated: 1860521  inst.: 28969120 (ipc= 0.6) sim_rate=17243 (inst/sec) elapsed = 0:0:28:00 / Tue Jan 29 18:57:37 2019
GPGPU-Sim uArch: cycles simulated: 1861021  inst.: 28969149 (ipc= 0.6) sim_rate=17233 (inst/sec) elapsed = 0:0:28:01 / Tue Jan 29 18:57:38 2019
GPGPU-Sim uArch: cycles simulated: 1862021  inst.: 28969221 (ipc= 0.6) sim_rate=17223 (inst/sec) elapsed = 0:0:28:02 / Tue Jan 29 18:57:39 2019
GPGPU-Sim uArch: cycles simulated: 1862521  inst.: 28969259 (ipc= 0.6) sim_rate=17212 (inst/sec) elapsed = 0:0:28:03 / Tue Jan 29 18:57:40 2019
GPGPU-Sim uArch: cycles simulated: 1863521  inst.: 28969330 (ipc= 0.6) sim_rate=17202 (inst/sec) elapsed = 0:0:28:04 / Tue Jan 29 18:57:41 2019
GPGPU-Sim uArch: cycles simulated: 1864021  inst.: 28969367 (ipc= 0.6) sim_rate=17192 (inst/sec) elapsed = 0:0:28:05 / Tue Jan 29 18:57:42 2019
GPGPU-Sim uArch: cycles simulated: 1865021  inst.: 28969441 (ipc= 0.6) sim_rate=17182 (inst/sec) elapsed = 0:0:28:06 / Tue Jan 29 18:57:43 2019
GPGPU-Sim uArch: cycles simulated: 1866021  inst.: 28969512 (ipc= 0.6) sim_rate=17172 (inst/sec) elapsed = 0:0:28:07 / Tue Jan 29 18:57:44 2019
GPGPU-Sim uArch: cycles simulated: 1866521  inst.: 28969540 (ipc= 0.6) sim_rate=17162 (inst/sec) elapsed = 0:0:28:08 / Tue Jan 29 18:57:45 2019
GPGPU-Sim uArch: cycles simulated: 1867521  inst.: 28969610 (ipc= 0.6) sim_rate=17151 (inst/sec) elapsed = 0:0:28:09 / Tue Jan 29 18:57:46 2019
GPGPU-Sim uArch: cycles simulated: 1868021  inst.: 28969652 (ipc= 0.6) sim_rate=17141 (inst/sec) elapsed = 0:0:28:10 / Tue Jan 29 18:57:47 2019
GPGPU-Sim uArch: cycles simulated: 1869021  inst.: 28969722 (ipc= 0.5) sim_rate=17131 (inst/sec) elapsed = 0:0:28:11 / Tue Jan 29 18:57:48 2019
GPGPU-Sim uArch: cycles simulated: 1869521  inst.: 28969752 (ipc= 0.5) sim_rate=17121 (inst/sec) elapsed = 0:0:28:12 / Tue Jan 29 18:57:49 2019
GPGPU-Sim uArch: cycles simulated: 1870521  inst.: 28969826 (ipc= 0.5) sim_rate=17111 (inst/sec) elapsed = 0:0:28:13 / Tue Jan 29 18:57:50 2019
GPGPU-Sim uArch: cycles simulated: 1871021  inst.: 28969862 (ipc= 0.5) sim_rate=17101 (inst/sec) elapsed = 0:0:28:14 / Tue Jan 29 18:57:51 2019
GPGPU-Sim uArch: cycles simulated: 1871521  inst.: 28969900 (ipc= 0.5) sim_rate=17091 (inst/sec) elapsed = 0:0:28:15 / Tue Jan 29 18:57:52 2019
GPGPU-Sim uArch: cycles simulated: 1872021  inst.: 28969931 (ipc= 0.5) sim_rate=17081 (inst/sec) elapsed = 0:0:28:16 / Tue Jan 29 18:57:53 2019
GPGPU-Sim uArch: cycles simulated: 1873021  inst.: 28970002 (ipc= 0.5) sim_rate=17071 (inst/sec) elapsed = 0:0:28:17 / Tue Jan 29 18:57:54 2019
GPGPU-Sim uArch: cycles simulated: 1873521  inst.: 28970044 (ipc= 0.5) sim_rate=17061 (inst/sec) elapsed = 0:0:28:18 / Tue Jan 29 18:57:55 2019
GPGPU-Sim uArch: cycles simulated: 1874021  inst.: 28970072 (ipc= 0.5) sim_rate=17051 (inst/sec) elapsed = 0:0:28:19 / Tue Jan 29 18:57:56 2019
GPGPU-Sim uArch: cycles simulated: 1875021  inst.: 28970142 (ipc= 0.5) sim_rate=17041 (inst/sec) elapsed = 0:0:28:20 / Tue Jan 29 18:57:57 2019
GPGPU-Sim uArch: cycles simulated: 1875521  inst.: 28970184 (ipc= 0.5) sim_rate=17031 (inst/sec) elapsed = 0:0:28:21 / Tue Jan 29 18:57:58 2019
GPGPU-Sim uArch: cycles simulated: 1876521  inst.: 28970254 (ipc= 0.5) sim_rate=17021 (inst/sec) elapsed = 0:0:28:22 / Tue Jan 29 18:57:59 2019
GPGPU-Sim uArch: cycles simulated: 1877021  inst.: 28970284 (ipc= 0.5) sim_rate=17011 (inst/sec) elapsed = 0:0:28:23 / Tue Jan 29 18:58:00 2019
GPGPU-Sim uArch: cycles simulated: 1877521  inst.: 28970324 (ipc= 0.5) sim_rate=17001 (inst/sec) elapsed = 0:0:28:24 / Tue Jan 29 18:58:01 2019
GPGPU-Sim uArch: cycles simulated: 1878521  inst.: 28970394 (ipc= 0.5) sim_rate=16991 (inst/sec) elapsed = 0:0:28:25 / Tue Jan 29 18:58:02 2019
GPGPU-Sim uArch: cycles simulated: 1879021  inst.: 28970431 (ipc= 0.5) sim_rate=16981 (inst/sec) elapsed = 0:0:28:26 / Tue Jan 29 18:58:03 2019
GPGPU-Sim uArch: cycles simulated: 1880021  inst.: 28970504 (ipc= 0.5) sim_rate=16971 (inst/sec) elapsed = 0:0:28:27 / Tue Jan 29 18:58:04 2019
GPGPU-Sim uArch: cycles simulated: 1880521  inst.: 28970534 (ipc= 0.5) sim_rate=16961 (inst/sec) elapsed = 0:0:28:28 / Tue Jan 29 18:58:05 2019
GPGPU-Sim uArch: cycles simulated: 1881521  inst.: 28970603 (ipc= 0.5) sim_rate=16951 (inst/sec) elapsed = 0:0:28:29 / Tue Jan 29 18:58:06 2019
GPGPU-Sim uArch: cycles simulated: 1882521  inst.: 28970674 (ipc= 0.5) sim_rate=16941 (inst/sec) elapsed = 0:0:28:30 / Tue Jan 29 18:58:07 2019
GPGPU-Sim uArch: cycles simulated: 1883021  inst.: 28970716 (ipc= 0.5) sim_rate=16932 (inst/sec) elapsed = 0:0:28:31 / Tue Jan 29 18:58:08 2019
GPGPU-Sim uArch: cycles simulated: 1884021  inst.: 28970786 (ipc= 0.5) sim_rate=16922 (inst/sec) elapsed = 0:0:28:32 / Tue Jan 29 18:58:09 2019
GPGPU-Sim uArch: cycles simulated: 1884521  inst.: 28970817 (ipc= 0.5) sim_rate=16912 (inst/sec) elapsed = 0:0:28:33 / Tue Jan 29 18:58:10 2019
GPGPU-Sim uArch: cycles simulated: 1885521  inst.: 28970889 (ipc= 0.5) sim_rate=16902 (inst/sec) elapsed = 0:0:28:34 / Tue Jan 29 18:58:11 2019
GPGPU-Sim uArch: cycles simulated: 1886021  inst.: 28970926 (ipc= 0.5) sim_rate=16892 (inst/sec) elapsed = 0:0:28:35 / Tue Jan 29 18:58:12 2019
GPGPU-Sim uArch: cycles simulated: 1887021  inst.: 28970996 (ipc= 0.5) sim_rate=16882 (inst/sec) elapsed = 0:0:28:36 / Tue Jan 29 18:58:13 2019
GPGPU-Sim uArch: cycles simulated: 1888021  inst.: 28971066 (ipc= 0.5) sim_rate=16873 (inst/sec) elapsed = 0:0:28:37 / Tue Jan 29 18:58:14 2019
GPGPU-Sim uArch: cycles simulated: 1888521  inst.: 28971108 (ipc= 0.5) sim_rate=16863 (inst/sec) elapsed = 0:0:28:38 / Tue Jan 29 18:58:15 2019
GPGPU-Sim uArch: cycles simulated: 1889521  inst.: 28971178 (ipc= 0.5) sim_rate=16853 (inst/sec) elapsed = 0:0:28:39 / Tue Jan 29 18:58:16 2019
GPGPU-Sim uArch: cycles simulated: 1890521  inst.: 28971248 (ipc= 0.4) sim_rate=16843 (inst/sec) elapsed = 0:0:28:40 / Tue Jan 29 18:58:17 2019
GPGPU-Sim uArch: cycles simulated: 1891021  inst.: 28971276 (ipc= 0.4) sim_rate=16833 (inst/sec) elapsed = 0:0:28:41 / Tue Jan 29 18:58:18 2019
GPGPU-Sim uArch: cycles simulated: 1892021  inst.: 28971348 (ipc= 0.4) sim_rate=16824 (inst/sec) elapsed = 0:0:28:42 / Tue Jan 29 18:58:19 2019
GPGPU-Sim uArch: cycles simulated: 1892521  inst.: 28971388 (ipc= 0.4) sim_rate=16814 (inst/sec) elapsed = 0:0:28:43 / Tue Jan 29 18:58:20 2019
GPGPU-Sim uArch: cycles simulated: 1893521  inst.: 28971458 (ipc= 0.4) sim_rate=16804 (inst/sec) elapsed = 0:0:28:44 / Tue Jan 29 18:58:21 2019
GPGPU-Sim uArch: cycles simulated: 1894021  inst.: 28971496 (ipc= 0.4) sim_rate=16795 (inst/sec) elapsed = 0:0:28:45 / Tue Jan 29 18:58:22 2019
GPGPU-Sim uArch: cycles simulated: 1895021  inst.: 28971568 (ipc= 0.4) sim_rate=16785 (inst/sec) elapsed = 0:0:28:46 / Tue Jan 29 18:58:23 2019
GPGPU-Sim uArch: cycles simulated: 1895521  inst.: 28971598 (ipc= 0.4) sim_rate=16775 (inst/sec) elapsed = 0:0:28:47 / Tue Jan 29 18:58:24 2019
GPGPU-Sim uArch: cycles simulated: 1896521  inst.: 28971668 (ipc= 0.4) sim_rate=16766 (inst/sec) elapsed = 0:0:28:48 / Tue Jan 29 18:58:25 2019
GPGPU-Sim uArch: cycles simulated: 1897021  inst.: 28971710 (ipc= 0.4) sim_rate=16756 (inst/sec) elapsed = 0:0:28:49 / Tue Jan 29 18:58:26 2019
GPGPU-Sim uArch: cycles simulated: 1897521  inst.: 28971738 (ipc= 0.4) sim_rate=16746 (inst/sec) elapsed = 0:0:28:50 / Tue Jan 29 18:58:27 2019
GPGPU-Sim uArch: cycles simulated: 1898521  inst.: 28971808 (ipc= 0.4) sim_rate=16737 (inst/sec) elapsed = 0:0:28:51 / Tue Jan 29 18:58:28 2019
GPGPU-Sim uArch: cycles simulated: 1899021  inst.: 28971850 (ipc= 0.4) sim_rate=16727 (inst/sec) elapsed = 0:0:28:52 / Tue Jan 29 18:58:29 2019
GPGPU-Sim uArch: cycles simulated: 1900021  inst.: 28971920 (ipc= 0.4) sim_rate=16717 (inst/sec) elapsed = 0:0:28:53 / Tue Jan 29 18:58:30 2019
GPGPU-Sim uArch: cycles simulated: 1901021  inst.: 28971990 (ipc= 0.4) sim_rate=16708 (inst/sec) elapsed = 0:0:28:54 / Tue Jan 29 18:58:31 2019
GPGPU-Sim uArch: cycles simulated: 1901521  inst.: 28972027 (ipc= 0.4) sim_rate=16698 (inst/sec) elapsed = 0:0:28:55 / Tue Jan 29 18:58:32 2019
GPGPU-Sim uArch: cycles simulated: 1902521  inst.: 28972100 (ipc= 0.4) sim_rate=16688 (inst/sec) elapsed = 0:0:28:56 / Tue Jan 29 18:58:33 2019
GPGPU-Sim uArch: cycles simulated: 1903021  inst.: 28972130 (ipc= 0.4) sim_rate=16679 (inst/sec) elapsed = 0:0:28:57 / Tue Jan 29 18:58:34 2019
GPGPU-Sim uArch: cycles simulated: 1904021  inst.: 28972200 (ipc= 0.4) sim_rate=16669 (inst/sec) elapsed = 0:0:28:58 / Tue Jan 29 18:58:35 2019
GPGPU-Sim uArch: cycles simulated: 1904521  inst.: 28972242 (ipc= 0.4) sim_rate=16660 (inst/sec) elapsed = 0:0:28:59 / Tue Jan 29 18:58:36 2019
GPGPU-Sim uArch: cycles simulated: 1905521  inst.: 28972312 (ipc= 0.4) sim_rate=16650 (inst/sec) elapsed = 0:0:29:00 / Tue Jan 29 18:58:37 2019
GPGPU-Sim uArch: cycles simulated: 1906021  inst.: 28972341 (ipc= 0.4) sim_rate=16641 (inst/sec) elapsed = 0:0:29:01 / Tue Jan 29 18:58:38 2019
GPGPU-Sim uArch: cycles simulated: 1907021  inst.: 28972411 (ipc= 0.4) sim_rate=16631 (inst/sec) elapsed = 0:0:29:02 / Tue Jan 29 18:58:39 2019
GPGPU-Sim uArch: cycles simulated: 1908021  inst.: 28972485 (ipc= 0.4) sim_rate=16622 (inst/sec) elapsed = 0:0:29:03 / Tue Jan 29 18:58:40 2019
GPGPU-Sim uArch: cycles simulated: 1908521  inst.: 28972522 (ipc= 0.4) sim_rate=16612 (inst/sec) elapsed = 0:0:29:04 / Tue Jan 29 18:58:41 2019
GPGPU-Sim uArch: cycles simulated: 1909521  inst.: 28972592 (ipc= 0.4) sim_rate=16603 (inst/sec) elapsed = 0:0:29:05 / Tue Jan 29 18:58:42 2019
GPGPU-Sim uArch: cycles simulated: 1910021  inst.: 28972632 (ipc= 0.4) sim_rate=16593 (inst/sec) elapsed = 0:0:29:06 / Tue Jan 29 18:58:43 2019
GPGPU-Sim uArch: cycles simulated: 1911021  inst.: 28972704 (ipc= 0.4) sim_rate=16584 (inst/sec) elapsed = 0:0:29:07 / Tue Jan 29 18:58:44 2019
GPGPU-Sim uArch: cycles simulated: 1912021  inst.: 28972774 (ipc= 0.4) sim_rate=16574 (inst/sec) elapsed = 0:0:29:08 / Tue Jan 29 18:58:45 2019
GPGPU-Sim uArch: cycles simulated: 1912521  inst.: 28972802 (ipc= 0.4) sim_rate=16565 (inst/sec) elapsed = 0:0:29:09 / Tue Jan 29 18:58:46 2019
GPGPU-Sim uArch: cycles simulated: 1913521  inst.: 28972872 (ipc= 0.4) sim_rate=16555 (inst/sec) elapsed = 0:0:29:10 / Tue Jan 29 18:58:47 2019
GPGPU-Sim uArch: cycles simulated: 1914021  inst.: 28972914 (ipc= 0.4) sim_rate=16546 (inst/sec) elapsed = 0:0:29:11 / Tue Jan 29 18:58:48 2019
GPGPU-Sim uArch: cycles simulated: 1914521  inst.: 28972944 (ipc= 0.4) sim_rate=16537 (inst/sec) elapsed = 0:0:29:12 / Tue Jan 29 18:58:49 2019
GPGPU-Sim uArch: cycles simulated: 1915521  inst.: 28973018 (ipc= 0.4) sim_rate=16527 (inst/sec) elapsed = 0:0:29:13 / Tue Jan 29 18:58:50 2019
GPGPU-Sim uArch: cycles simulated: 1916021  inst.: 28973054 (ipc= 0.4) sim_rate=16518 (inst/sec) elapsed = 0:0:29:14 / Tue Jan 29 18:58:51 2019
GPGPU-Sim uArch: cycles simulated: 1917021  inst.: 28973124 (ipc= 0.4) sim_rate=16508 (inst/sec) elapsed = 0:0:29:15 / Tue Jan 29 18:58:52 2019
GPGPU-Sim uArch: cycles simulated: 1918021  inst.: 28973194 (ipc= 0.4) sim_rate=16499 (inst/sec) elapsed = 0:0:29:16 / Tue Jan 29 18:58:53 2019
GPGPU-Sim uArch: cycles simulated: 1918521  inst.: 28973236 (ipc= 0.4) sim_rate=16490 (inst/sec) elapsed = 0:0:29:17 / Tue Jan 29 18:58:54 2019
GPGPU-Sim uArch: cycles simulated: 1919521  inst.: 28973306 (ipc= 0.4) sim_rate=16480 (inst/sec) elapsed = 0:0:29:18 / Tue Jan 29 18:58:55 2019
GPGPU-Sim uArch: cycles simulated: 1920021  inst.: 28973334 (ipc= 0.4) sim_rate=16471 (inst/sec) elapsed = 0:0:29:19 / Tue Jan 29 18:58:56 2019
GPGPU-Sim uArch: cycles simulated: 1921021  inst.: 28973404 (ipc= 0.4) sim_rate=16462 (inst/sec) elapsed = 0:0:29:20 / Tue Jan 29 18:58:57 2019
GPGPU-Sim uArch: cycles simulated: 1922021  inst.: 28973476 (ipc= 0.4) sim_rate=16452 (inst/sec) elapsed = 0:0:29:21 / Tue Jan 29 18:58:58 2019
GPGPU-Sim uArch: cycles simulated: 1922521  inst.: 28973515 (ipc= 0.4) sim_rate=16443 (inst/sec) elapsed = 0:0:29:22 / Tue Jan 29 18:58:59 2019
GPGPU-Sim uArch: cycles simulated: 1923521  inst.: 28973586 (ipc= 0.4) sim_rate=16434 (inst/sec) elapsed = 0:0:29:23 / Tue Jan 29 18:59:00 2019
GPGPU-Sim uArch: cycles simulated: 1924521  inst.: 28973656 (ipc= 0.4) sim_rate=16424 (inst/sec) elapsed = 0:0:29:24 / Tue Jan 29 18:59:01 2019
GPGPU-Sim uArch: cycles simulated: 1928021  inst.: 28973908 (ipc= 0.3) sim_rate=16415 (inst/sec) elapsed = 0:0:29:25 / Tue Jan 29 18:59:02 2019
GPGPU-Sim uArch: cycles simulated: 1932021  inst.: 28974187 (ipc= 0.3) sim_rate=16406 (inst/sec) elapsed = 0:0:29:26 / Tue Jan 29 18:59:03 2019
GPGPU-Sim uArch: cycles simulated: 1936021  inst.: 28974468 (ipc= 0.3) sim_rate=16397 (inst/sec) elapsed = 0:0:29:27 / Tue Jan 29 18:59:04 2019
GPGPU-Sim uArch: cycles simulated: 1939521  inst.: 28974720 (ipc= 0.3) sim_rate=16388 (inst/sec) elapsed = 0:0:29:28 / Tue Jan 29 18:59:05 2019
GPGPU-Sim uArch: cycles simulated: 1943521  inst.: 28975000 (ipc= 0.3) sim_rate=16379 (inst/sec) elapsed = 0:0:29:29 / Tue Jan 29 18:59:06 2019
GPGPU-Sim uArch: cycles simulated: 1947021  inst.: 28975252 (ipc= 0.3) sim_rate=16370 (inst/sec) elapsed = 0:0:29:30 / Tue Jan 29 18:59:07 2019
GPGPU-Sim uArch: cycles simulated: 1951021  inst.: 28975532 (ipc= 0.3) sim_rate=16361 (inst/sec) elapsed = 0:0:29:31 / Tue Jan 29 18:59:08 2019
GPGPU-Sim uArch: cycles simulated: 1955021  inst.: 28975824 (ipc= 0.3) sim_rate=16352 (inst/sec) elapsed = 0:0:29:32 / Tue Jan 29 18:59:09 2019
GPGPU-Sim uArch: cycles simulated: 1958521  inst.: 28976064 (ipc= 0.3) sim_rate=16342 (inst/sec) elapsed = 0:0:29:33 / Tue Jan 29 18:59:10 2019
GPGPU-Sim uArch: cycles simulated: 1962521  inst.: 28976356 (ipc= 0.3) sim_rate=16333 (inst/sec) elapsed = 0:0:29:34 / Tue Jan 29 18:59:11 2019
GPGPU-Sim uArch: cycles simulated: 1966021  inst.: 28976596 (ipc= 0.3) sim_rate=16324 (inst/sec) elapsed = 0:0:29:35 / Tue Jan 29 18:59:12 2019
GPGPU-Sim uArch: cycles simulated: 1970021  inst.: 28976888 (ipc= 0.3) sim_rate=16315 (inst/sec) elapsed = 0:0:29:36 / Tue Jan 29 18:59:13 2019
GPGPU-Sim uArch: cycles simulated: 1973521  inst.: 28977128 (ipc= 0.3) sim_rate=16306 (inst/sec) elapsed = 0:0:29:37 / Tue Jan 29 18:59:14 2019
GPGPU-Sim uArch: cycles simulated: 1977521  inst.: 28977420 (ipc= 0.3) sim_rate=16297 (inst/sec) elapsed = 0:0:29:38 / Tue Jan 29 18:59:15 2019
GPGPU-Sim uArch: cycles simulated: 1981021  inst.: 28977660 (ipc= 0.3) sim_rate=16288 (inst/sec) elapsed = 0:0:29:39 / Tue Jan 29 18:59:16 2019
GPGPU-Sim uArch: cycles simulated: 1984021  inst.: 28977878 (ipc= 0.3) sim_rate=16279 (inst/sec) elapsed = 0:0:29:40 / Tue Jan 29 18:59:17 2019
GPGPU-Sim uArch: cycles simulated: 1987521  inst.: 28978122 (ipc= 0.3) sim_rate=16270 (inst/sec) elapsed = 0:0:29:41 / Tue Jan 29 18:59:18 2019
GPGPU-Sim uArch: cycles simulated: 1991021  inst.: 28979369 (ipc= 0.3) sim_rate=16262 (inst/sec) elapsed = 0:0:29:42 / Tue Jan 29 18:59:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (203615,1790021), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 6.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 11 
gpu_sim_cycle = 203616
gpu_sim_insn = 58708
gpu_ipc =       0.2883
gpu_tot_sim_cycle = 1993637
gpu_tot_sim_insn = 28985035
gpu_tot_ipc =      14.5388
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 138
gpu_stall_icnt2sh    = 909119
gpu_total_sim_rate=16265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 607838
	L1I_total_cache_misses = 1943
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 835
	L1D_cache_core[1]: Access = 115341, Miss = 69888, Miss_rate = 0.606, Pending_hits = 634, Reservation_fails = 209210
	L1D_cache_core[2]: Access = 154331, Miss = 135717, Miss_rate = 0.879, Pending_hits = 458, Reservation_fails = 401836
	L1D_cache_core[3]: Access = 75437, Miss = 66098, Miss_rate = 0.876, Pending_hits = 255, Reservation_fails = 197636
	L1D_cache_core[4]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 656
	L1D_cache_core[8]: Access = 36429, Miss = 220, Miss_rate = 0.006, Pending_hits = 376, Reservation_fails = 3720
	L1D_cache_core[9]: Access = 78897, Miss = 69146, Miss_rate = 0.876, Pending_hits = 248, Reservation_fails = 202004
	L1D_cache_core[10]: Access = 75434, Miss = 66550, Miss_rate = 0.882, Pending_hits = 238, Reservation_fails = 197157
	L1D_cache_core[11]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 47
	L1D_total_cache_accesses = 571316
	L1D_total_cache_misses = 411772
	L1D_total_cache_miss_rate = 0.7207
	L1D_total_cache_pending_hits = 2527
	L1D_total_cache_reservation_fails = 1213311
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 99748
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1901
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 203145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 900641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99172
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 312656
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 605895
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1943
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 32580160
gpgpu_n_tot_w_icount = 1018130
gpgpu_n_stall_shd_mem = 1661762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 192
gpgpu_n_mem_read_global = 203145
gpgpu_n_mem_write_global = 212160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 3280042
gpgpu_n_store_insn = 253015
gpgpu_n_shmem_insn = 21288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2974012
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1901
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1901
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 459
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1659402
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2388665	W0_Idle:868533	W0_Scoreboard:2120936	W1:42929	W2:746	W3:746	W4:833	W5:749	W6:704	W7:704	W8:40798	W9:682	W10:682	W11:682	W12:740	W13:827	W14:1122	W15:1901	W16:2493	W17:1841	W18:1083	W19:827	W20:740	W21:682	W22:682	W23:682	W24:685	W25:682	W26:682	W27:682	W28:682	W29:682	W30:682	W31:685	W32:908793
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1625160 {8:203145,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8689760 {40:210021,72:31,136:2108,}
traffic_breakdown_coretomem[INST_ACC_R] = 2120 {8:265,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 25536 {40:6,136:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27627720 {136:203145,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1697280 {8:212160,}
traffic_breakdown_memtocore[INST_ACC_R] = 36040 {136:265,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1536 {8:192,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 201 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 1993636 
mrq_lat_table:3122 	84 	226 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	362325 	52860 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	169200 	30254 	215968 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16274 	33082 	67957 	73060 	12761 	31 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	71983 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3624 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 18.600000 15.000000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 11.250000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 13.142858 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 21.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 21.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5606/196 = 28.602041
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        48        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        48        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        44        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        45        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2911
min_bank_accesses = 0!
chip skew: 489/479 = 1.02
number of total write accesses:
dram[0]:        44        42        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        42        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        42        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        42        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2695
min_bank_accesses = 0!
chip skew: 452/446 = 1.01
average mf latency per bank:
dram[0]:      13059     13483     16071     16572     14307     15085     11285     11304     19071     16508      1912      1997    none      none       18630     19917
dram[1]:      13351     13688     16358     16952     15663     16785     11350     11748     17514     17034      1904      1997    none      none       19174     18983
dram[2]:      13074     13606     15713     16542     14416     14433     11136     11098     16931     16488      1985      1926    none      none       18313     18112
dram[3]:      13272     14005     16111     17204     15875     15740     11655     11427     18340     16676      2032      1922    none      none       18660     19043
dram[4]:      14070     14347     16346     17104     14685     15313     11218     11384     16681     18301      2010      1259    none      none       18075     18860
dram[5]:      15233     14391     17844     17868     16893     16813     12300     11878     19408     17636      2002    none      none      none       23597     19069
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       472       521       525       547       550       527       490       505       330       275         0         0       508       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       531       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       497
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       500       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993637 n_nop=1992079 n_act=34 n_pre=20 n_req=936 n_rd=978 n_write=526 bw_util=0.001509
n_activity=9848 dram_eff=0.3054
bk0: 98a 1991997i bk1: 96a 1992051i bk2: 72a 1992409i bk3: 68a 1992379i bk4: 84a 1991980i bk5: 84a 1991878i bk6: 128a 1991722i bk7: 128a 1991609i bk8: 66a 1992322i bk9: 64a 1992473i bk10: 4a 1993609i bk11: 4a 1993601i bk12: 0a 1993638i bk13: 0a 1993641i bk14: 40a 1993096i bk15: 42a 1992944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0129221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993637 n_nop=1992088 n_act=33 n_pre=19 n_req=935 n_rd=972 n_write=525 bw_util=0.001502
n_activity=9684 dram_eff=0.3092
bk0: 96a 1991984i bk1: 96a 1991994i bk2: 72a 1992220i bk3: 68a 1992330i bk4: 84a 1991955i bk5: 84a 1991911i bk6: 128a 1991732i bk7: 124a 1991499i bk8: 64a 1992249i bk9: 64a 1992360i bk10: 4a 1993610i bk11: 4a 1993607i bk12: 0a 1993633i bk13: 0a 1993640i bk14: 40a 1992996i bk15: 44a 1992841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0133113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993637 n_nop=1992071 n_act=34 n_pre=20 n_req=941 n_rd=978 n_write=534 bw_util=0.001517
n_activity=9961 dram_eff=0.3036
bk0: 96a 1992187i bk1: 92a 1992030i bk2: 72a 1992415i bk3: 68a 1992243i bk4: 84a 1991912i bk5: 88a 1991876i bk6: 128a 1991746i bk7: 128a 1991595i bk8: 64a 1992462i bk9: 66a 1992526i bk10: 4a 1993602i bk11: 4a 1993612i bk12: 0a 1993636i bk13: 0a 1993639i bk14: 40a 1993101i bk15: 44a 1992927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0113998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993637 n_nop=1992081 n_act=36 n_pre=22 n_req=936 n_rd=972 n_write=526 bw_util=0.001503
n_activity=9825 dram_eff=0.3049
bk0: 96a 1991941i bk1: 92a 1992079i bk2: 72a 1992321i bk3: 68a 1992290i bk4: 82a 1991879i bk5: 88a 1991843i bk6: 124a 1991648i bk7: 128a 1991561i bk8: 66a 1992370i bk9: 64a 1992521i bk10: 4a 1993604i bk11: 4a 1993609i bk12: 0a 1993633i bk13: 0a 1993637i bk14: 40a 1993041i bk15: 44a 1992904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0129642
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993637 n_nop=1992100 n_act=29 n_pre=15 n_req=933 n_rd=964 n_write=529 bw_util=0.001498
n_activity=9493 dram_eff=0.3145
bk0: 88a 1992160i bk1: 88a 1992144i bk2: 68a 1992464i bk3: 68a 1992286i bk4: 84a 1991846i bk5: 88a 1991816i bk6: 128a 1991610i bk7: 128a 1991607i bk8: 64a 1992397i bk9: 66a 1992376i bk10: 4a 1993591i bk11: 2a 1993608i bk12: 0a 1993635i bk13: 0a 1993639i bk14: 44a 1992967i bk15: 44a 1992803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0134608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993637 n_nop=1992112 n_act=31 n_pre=18 n_req=925 n_rd=958 n_write=518 bw_util=0.001481
n_activity=9746 dram_eff=0.3029
bk0: 90a 1992066i bk1: 90a 1992074i bk2: 68a 1992277i bk3: 68a 1992417i bk4: 84a 1992122i bk5: 86a 1991954i bk6: 128a 1991709i bk7: 124a 1991782i bk8: 64a 1992400i bk9: 64a 1992588i bk10: 4a 1993602i bk11: 0a 1993632i bk12: 0a 1993635i bk13: 0a 1993638i bk14: 44a 1992991i bk15: 44a 1992985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0120624

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34573, Miss = 246, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 34406, Miss = 243, Miss_rate = 0.007, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 34345, Miss = 244, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 34981, Miss = 242, Miss_rate = 0.007, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 33899, Miss = 244, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 34405, Miss = 245, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 34599, Miss = 242, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 34717, Miss = 244, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 34326, Miss = 240, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 35039, Miss = 242, Miss_rate = 0.007, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 35631, Miss = 241, Miss_rate = 0.007, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 34861, Miss = 238, Miss_rate = 0.007, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 415782
L2_total_cache_misses = 2911
L2_total_cache_miss_rate = 0.0070
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 190
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1229462
icnt_total_pkts_simt_to_mem=635047
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46575
	minimum = 6
	maximum = 140
Network latency average = 8.31485
	minimum = 6
	maximum = 129
Slowest packet = 827092
Flit latency average = 7.72568
	minimum = 6
	maximum = 125
Slowest flit = 1854071
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000823264
	minimum = 0 (at node 0)
	maximum = 0.0106278 (at node 6)
Accepted packet rate average = 0.000823264
	minimum = 0 (at node 0)
	maximum = 0.0106278 (at node 6)
Injected flit rate average = 0.00192228
	minimum = 0 (at node 0)
	maximum = 0.0168061 (at node 6)
Accepted flit rate average= 0.00192228
	minimum = 0 (at node 0)
	maximum = 0.0321979 (at node 6)
Injected packet length average = 2.33495
Accepted packet length average = 2.33495
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.62 (11 samples)
	minimum = 6 (11 samples)
	maximum = 150.909 (11 samples)
Network latency average = 12.6667 (11 samples)
	minimum = 6 (11 samples)
	maximum = 122.818 (11 samples)
Flit latency average = 13.4151 (11 samples)
	minimum = 6 (11 samples)
	maximum = 119.727 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00757392 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0539632 (11 samples)
Accepted packet rate average = 0.00757392 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0539632 (11 samples)
Injected flit rate average = 0.0170505 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0845184 (11 samples)
Accepted flit rate average = 0.0170505 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.160849 (11 samples)
Injected packet size average = 2.25122 (11 samples)
Accepted packet size average = 2.25122 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 42 sec (1782 sec)
gpgpu_simulation_rate = 16265 (inst/sec)
gpgpu_simulation_rate = 1118 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1993637)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1993637)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(0,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 1994137  inst.: 29017868 (ipc=65.7) sim_rate=16274 (inst/sec) elapsed = 0:0:29:43 / Tue Jan 29 18:59:20 2019
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(1,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 1996137  inst.: 29170276 (ipc=74.1) sim_rate=16351 (inst/sec) elapsed = 0:0:29:44 / Tue Jan 29 18:59:21 2019
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(1,0,0) tid=(271,0,0)
GPGPU-Sim uArch: cycles simulated: 1997637  inst.: 29292688 (ipc=76.9) sim_rate=16410 (inst/sec) elapsed = 0:0:29:45 / Tue Jan 29 18:59:22 2019
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(1,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1999637  inst.: 29459984 (ipc=79.2) sim_rate=16494 (inst/sec) elapsed = 0:0:29:46 / Tue Jan 29 18:59:23 2019
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,0,0) tid=(257,0,0)
GPGPU-Sim uArch: cycles simulated: 2001137  inst.: 29578730 (ipc=79.2) sim_rate=16552 (inst/sec) elapsed = 0:0:29:47 / Tue Jan 29 18:59:24 2019
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(1,0,0) tid=(452,0,0)
GPGPU-Sim uArch: cycles simulated: 2002637  inst.: 29703726 (ipc=79.9) sim_rate=16612 (inst/sec) elapsed = 0:0:29:48 / Tue Jan 29 18:59:25 2019
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(1,0,0) tid=(277,0,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(1,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 2004637  inst.: 29867751 (ipc=80.2) sim_rate=16695 (inst/sec) elapsed = 0:0:29:49 / Tue Jan 29 18:59:26 2019
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,0,0) tid=(296,0,0)
GPGPU-Sim uArch: cycles simulated: 2006137  inst.: 29989944 (ipc=80.4) sim_rate=16754 (inst/sec) elapsed = 0:0:29:50 / Tue Jan 29 18:59:27 2019
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 2008137  inst.: 30153575 (ipc=80.6) sim_rate=16836 (inst/sec) elapsed = 0:0:29:51 / Tue Jan 29 18:59:28 2019
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(1,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 2009637  inst.: 30274651 (ipc=80.6) sim_rate=16894 (inst/sec) elapsed = 0:0:29:52 / Tue Jan 29 18:59:29 2019
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2011137  inst.: 30398506 (ipc=80.8) sim_rate=16953 (inst/sec) elapsed = 0:0:29:53 / Tue Jan 29 18:59:30 2019
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,0,0) tid=(320,0,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,0,0) tid=(414,0,0)
GPGPU-Sim uArch: cycles simulated: 2013137  inst.: 30560404 (ipc=80.8) sim_rate=17034 (inst/sec) elapsed = 0:0:29:54 / Tue Jan 29 18:59:31 2019
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 2014637  inst.: 30679197 (ipc=80.7) sim_rate=17091 (inst/sec) elapsed = 0:0:29:55 / Tue Jan 29 18:59:32 2019
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(1,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 2016137  inst.: 30798863 (ipc=80.6) sim_rate=17148 (inst/sec) elapsed = 0:0:29:56 / Tue Jan 29 18:59:33 2019
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,0,0) tid=(342,0,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,0,0) tid=(377,0,0)
GPGPU-Sim uArch: cycles simulated: 2018137  inst.: 30954261 (ipc=80.4) sim_rate=17225 (inst/sec) elapsed = 0:0:29:57 / Tue Jan 29 18:59:34 2019
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,0,0) tid=(496,0,0)
GPGPU-Sim uArch: cycles simulated: 2019637  inst.: 31074646 (ipc=80.4) sim_rate=17282 (inst/sec) elapsed = 0:0:29:58 / Tue Jan 29 18:59:35 2019
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,0,0) tid=(358,0,0)
GPGPU-Sim uArch: cycles simulated: 2021137  inst.: 31189782 (ipc=80.2) sim_rate=17337 (inst/sec) elapsed = 0:0:29:59 / Tue Jan 29 18:59:36 2019
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(1,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(0,0,0) tid=(460,0,0)
GPGPU-Sim uArch: cycles simulated: 2023137  inst.: 31337729 (ipc=79.8) sim_rate=17409 (inst/sec) elapsed = 0:0:30:00 / Tue Jan 29 18:59:37 2019
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(1,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 2024637  inst.: 31445713 (ipc=79.4) sim_rate=17460 (inst/sec) elapsed = 0:0:30:01 / Tue Jan 29 18:59:38 2019
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(0,0,0) tid=(471,0,0)
GPGPU-Sim uArch: cycles simulated: 2026137  inst.: 31554430 (ipc=79.1) sim_rate=17510 (inst/sec) elapsed = 0:0:30:02 / Tue Jan 29 18:59:39 2019
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(1,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 2028137  inst.: 31684234 (ipc=78.2) sim_rate=17573 (inst/sec) elapsed = 0:0:30:03 / Tue Jan 29 18:59:40 2019
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 2030137  inst.: 31807872 (ipc=77.3) sim_rate=17631 (inst/sec) elapsed = 0:0:30:04 / Tue Jan 29 18:59:41 2019
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(1,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 2032137  inst.: 31922876 (ipc=76.3) sim_rate=17685 (inst/sec) elapsed = 0:0:30:05 / Tue Jan 29 18:59:42 2019
GPGPU-Sim uArch: cycles simulated: 2033637  inst.: 32002522 (ipc=75.4) sim_rate=17720 (inst/sec) elapsed = 0:0:30:06 / Tue Jan 29 18:59:43 2019
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(1,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 2035637  inst.: 32101146 (ipc=74.2) sim_rate=17764 (inst/sec) elapsed = 0:0:30:07 / Tue Jan 29 18:59:44 2019
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,0,0) tid=(465,0,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(1,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 2038137  inst.: 32212837 (ipc=72.5) sim_rate=17816 (inst/sec) elapsed = 0:0:30:08 / Tue Jan 29 18:59:45 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45236,1993637), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 2040137  inst.: 32294419 (ipc=71.2) sim_rate=17852 (inst/sec) elapsed = 0:0:30:09 / Tue Jan 29 18:59:46 2019
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(1,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 2042137  inst.: 32374595 (ipc=69.9) sim_rate=17886 (inst/sec) elapsed = 0:0:30:10 / Tue Jan 29 18:59:47 2019
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(1,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 2044637  inst.: 32474915 (ipc=68.4) sim_rate=17932 (inst/sec) elapsed = 0:0:30:11 / Tue Jan 29 18:59:48 2019
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(1,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 2047137  inst.: 32575579 (ipc=67.1) sim_rate=17977 (inst/sec) elapsed = 0:0:30:12 / Tue Jan 29 18:59:49 2019
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(1,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 2049637  inst.: 32676339 (ipc=65.9) sim_rate=18023 (inst/sec) elapsed = 0:0:30:13 / Tue Jan 29 18:59:50 2019
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,0,0) tid=(284,0,0)
GPGPU-Sim uArch: cycles simulated: 2051637  inst.: 32756395 (ipc=65.0) sim_rate=18057 (inst/sec) elapsed = 0:0:30:14 / Tue Jan 29 18:59:51 2019
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(1,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 2054137  inst.: 32857715 (ipc=64.0) sim_rate=18103 (inst/sec) elapsed = 0:0:30:15 / Tue Jan 29 18:59:52 2019
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(1,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 2056137  inst.: 32939091 (ipc=63.3) sim_rate=18138 (inst/sec) elapsed = 0:0:30:16 / Tue Jan 29 18:59:53 2019
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(1,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 2058137  inst.: 33018723 (ipc=62.5) sim_rate=18172 (inst/sec) elapsed = 0:0:30:17 / Tue Jan 29 18:59:54 2019
GPGPU-Sim uArch: cycles simulated: 2060137  inst.: 33097955 (ipc=61.8) sim_rate=18205 (inst/sec) elapsed = 0:0:30:18 / Tue Jan 29 18:59:55 2019
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(1,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 2062137  inst.: 33178483 (ipc=61.2) sim_rate=18239 (inst/sec) elapsed = 0:0:30:19 / Tue Jan 29 18:59:56 2019
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(1,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 2064137  inst.: 33257824 (ipc=60.6) sim_rate=18273 (inst/sec) elapsed = 0:0:30:20 / Tue Jan 29 18:59:57 2019
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(1,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 2066137  inst.: 33334469 (ipc=60.0) sim_rate=18305 (inst/sec) elapsed = 0:0:30:21 / Tue Jan 29 18:59:58 2019
GPGPU-Sim uArch: cycles simulated: 2067637  inst.: 33392390 (ipc=59.6) sim_rate=18327 (inst/sec) elapsed = 0:0:30:22 / Tue Jan 29 18:59:59 2019
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(1,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 2069137  inst.: 33451266 (ipc=59.2) sim_rate=18349 (inst/sec) elapsed = 0:0:30:23 / Tue Jan 29 19:00:00 2019
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(1,0,0) tid=(441,0,0)
GPGPU-Sim uArch: cycles simulated: 2071137  inst.: 33528016 (ipc=58.6) sim_rate=18381 (inst/sec) elapsed = 0:0:30:24 / Tue Jan 29 19:00:01 2019
GPGPU-Sim uArch: cycles simulated: 2072637  inst.: 33589542 (ipc=58.3) sim_rate=18405 (inst/sec) elapsed = 0:0:30:25 / Tue Jan 29 19:00:02 2019
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(1,0,0) tid=(286,0,0)
GPGPU-Sim uArch: cycles simulated: 2074637  inst.: 33666667 (ipc=57.8) sim_rate=18437 (inst/sec) elapsed = 0:0:30:26 / Tue Jan 29 19:00:03 2019
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(1,0,0) tid=(274,0,0)
GPGPU-Sim uArch: cycles simulated: 2076137  inst.: 33726080 (ipc=57.5) sim_rate=18459 (inst/sec) elapsed = 0:0:30:27 / Tue Jan 29 19:00:04 2019
GPGPU-Sim uArch: cycles simulated: 2078137  inst.: 33801547 (ipc=57.0) sim_rate=18490 (inst/sec) elapsed = 0:0:30:28 / Tue Jan 29 19:00:05 2019
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(1,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 2080637  inst.: 33899291 (ipc=56.5) sim_rate=18534 (inst/sec) elapsed = 0:0:30:29 / Tue Jan 29 19:00:06 2019
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(1,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 2083137  inst.: 33994133 (ipc=56.0) sim_rate=18576 (inst/sec) elapsed = 0:0:30:30 / Tue Jan 29 19:00:07 2019
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(1,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 2085137  inst.: 34070133 (ipc=55.6) sim_rate=18607 (inst/sec) elapsed = 0:0:30:31 / Tue Jan 29 19:00:08 2019
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(1,0,0) tid=(304,0,0)
GPGPU-Sim uArch: cycles simulated: 2087637  inst.: 34160326 (ipc=55.1) sim_rate=18646 (inst/sec) elapsed = 0:0:30:32 / Tue Jan 29 19:00:09 2019
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(1,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 2090137  inst.: 34245728 (ipc=54.5) sim_rate=18682 (inst/sec) elapsed = 0:0:30:33 / Tue Jan 29 19:00:10 2019
GPGPU-Sim uArch: cycles simulated: 2092137  inst.: 34306798 (ipc=54.0) sim_rate=18705 (inst/sec) elapsed = 0:0:30:34 / Tue Jan 29 19:00:11 2019
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 2094637  inst.: 34375247 (ipc=53.4) sim_rate=18733 (inst/sec) elapsed = 0:0:30:35 / Tue Jan 29 19:00:12 2019
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(1,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 2097137  inst.: 34432415 (ipc=52.6) sim_rate=18754 (inst/sec) elapsed = 0:0:30:36 / Tue Jan 29 19:00:13 2019
GPGPU-Sim uArch: cycles simulated: 2099637  inst.: 34477493 (ipc=51.8) sim_rate=18768 (inst/sec) elapsed = 0:0:30:37 / Tue Jan 29 19:00:14 2019
GPGPU-Sim uArch: cycles simulated: 2102137  inst.: 34507291 (ipc=50.9) sim_rate=18774 (inst/sec) elapsed = 0:0:30:38 / Tue Jan 29 19:00:15 2019
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(1,0,0) tid=(480,0,0)
GPGPU-Sim uArch: cycles simulated: 2105137  inst.: 34524246 (ipc=49.7) sim_rate=18773 (inst/sec) elapsed = 0:0:30:39 / Tue Jan 29 19:00:16 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (112758,1993637), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 9.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 112759
gpu_sim_insn = 5541004
gpu_ipc =      49.1402
gpu_tot_sim_cycle = 2106396
gpu_tot_sim_insn = 34526039
gpu_tot_ipc =      16.3910
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 138
gpu_stall_icnt2sh    = 909119
gpu_total_sim_rate=18774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 743418
	L1I_total_cache_misses = 2003
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 835
	L1D_cache_core[1]: Access = 115341, Miss = 69888, Miss_rate = 0.606, Pending_hits = 634, Reservation_fails = 209210
	L1D_cache_core[2]: Access = 154331, Miss = 135717, Miss_rate = 0.879, Pending_hits = 458, Reservation_fails = 401836
	L1D_cache_core[3]: Access = 75437, Miss = 66098, Miss_rate = 0.876, Pending_hits = 255, Reservation_fails = 197636
	L1D_cache_core[4]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 656
	L1D_cache_core[8]: Access = 49357, Miss = 412, Miss_rate = 0.008, Pending_hits = 534, Reservation_fails = 4034
	L1D_cache_core[9]: Access = 115341, Miss = 69364, Miss_rate = 0.601, Pending_hits = 623, Reservation_fails = 205494
	L1D_cache_core[10]: Access = 75434, Miss = 66550, Miss_rate = 0.882, Pending_hits = 238, Reservation_fails = 197157
	L1D_cache_core[11]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 47
	L1D_total_cache_accesses = 620688
	L1D_total_cache_misses = 412182
	L1D_total_cache_miss_rate = 0.6641
	L1D_total_cache_pending_hits = 3060
	L1D_total_cache_reservation_fails = 1217115
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 116876
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1901
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 201721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 203429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 904445
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116300
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 312656
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 741415
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2003
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 38556992
gpgpu_n_tot_w_icount = 1204906
gpgpu_n_stall_shd_mem = 1681066
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 192
gpgpu_n_mem_read_global = 203429
gpgpu_n_mem_write_global = 212286
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 4283042
gpgpu_n_store_insn = 255015
gpgpu_n_shmem_insn = 21288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3482680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1901
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1901
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 459
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1678706
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2399890	W0_Idle:888592	W0_Scoreboard:2218894	W1:43281	W2:1098	W3:1098	W4:1185	W5:1101	W6:1056	W7:1056	W8:52078	W9:1023	W10:1023	W11:1023	W12:1081	W13:1168	W14:1463	W15:2242	W16:2834	W17:2182	W18:1424	W19:1168	W20:1081	W21:1023	W22:1023	W23:1023	W24:1026	W25:1023	W26:1023	W27:1023	W28:1023	W29:1023	W30:1023	W31:1026	W32:1073982
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1627432 {8:203429,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8706768 {40:210021,72:33,136:2232,}
traffic_breakdown_coretomem[INST_ACC_R] = 2152 {8:269,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 25536 {40:6,136:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27666344 {136:203429,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1698288 {8:212286,}
traffic_breakdown_memtocore[INST_ACC_R] = 36584 {136:269,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1536 {8:192,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 201 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 2106395 
mrq_lat_table:3122 	84 	226 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	362734 	52861 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	169533 	30335 	215968 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16495 	33122 	67969 	73071 	12761 	31 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	18 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3734 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 18.600000 15.000000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 11.250000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 13.142858 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 21.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 21.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5606/196 = 28.602041
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        48        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        48        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        44        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        45        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2911
min_bank_accesses = 0!
chip skew: 489/479 = 1.02
number of total write accesses:
dram[0]:        44        42        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        42        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        42        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        42        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2695
min_bank_accesses = 0!
chip skew: 452/446 = 1.01
average mf latency per bank:
dram[0]:      13059     13483     16071     16572     14324     15102     11316     11338     19071     16508      1912      1997    none      none       18630     19917
dram[1]:      13351     13688     16358     16952     15680     16802     11381     11779     17514     17034      1904      1997    none      none       19174     18983
dram[2]:      13074     13606     15713     16542     14433     14453     11167     11126     16931     16488      1985      1926    none      none       18313     18112
dram[3]:      13272     14005     16111     17204     15891     15760     11686     11454     18340     16676      2032      1922    none      none       18660     19043
dram[4]:      14070     14347     16346     17104     14703     15333     11252     11412     16681     18301      2010      1259    none      none       18075     18860
dram[5]:      15233     14391     17844     17868     16911     16832     12333     11905     19408     17636      2002    none      none      none       23597     19069
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       472       521       525       547       550       527       490       505       330       275         0         0       508       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       531       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       497
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       500       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106396 n_nop=2104838 n_act=34 n_pre=20 n_req=936 n_rd=978 n_write=526 bw_util=0.001428
n_activity=9848 dram_eff=0.3054
bk0: 98a 2104756i bk1: 96a 2104810i bk2: 72a 2105168i bk3: 68a 2105138i bk4: 84a 2104739i bk5: 84a 2104637i bk6: 128a 2104481i bk7: 128a 2104368i bk8: 66a 2105081i bk9: 64a 2105232i bk10: 4a 2106368i bk11: 4a 2106360i bk12: 0a 2106397i bk13: 0a 2106400i bk14: 40a 2105855i bk15: 42a 2105703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0122304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106396 n_nop=2104847 n_act=33 n_pre=19 n_req=935 n_rd=972 n_write=525 bw_util=0.001421
n_activity=9684 dram_eff=0.3092
bk0: 96a 2104743i bk1: 96a 2104753i bk2: 72a 2104979i bk3: 68a 2105089i bk4: 84a 2104714i bk5: 84a 2104670i bk6: 128a 2104491i bk7: 124a 2104258i bk8: 64a 2105008i bk9: 64a 2105119i bk10: 4a 2106369i bk11: 4a 2106366i bk12: 0a 2106392i bk13: 0a 2106399i bk14: 40a 2105755i bk15: 44a 2105600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0125988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106396 n_nop=2104830 n_act=34 n_pre=20 n_req=941 n_rd=978 n_write=534 bw_util=0.001436
n_activity=9961 dram_eff=0.3036
bk0: 96a 2104946i bk1: 92a 2104789i bk2: 72a 2105174i bk3: 68a 2105002i bk4: 84a 2104671i bk5: 88a 2104635i bk6: 128a 2104505i bk7: 128a 2104354i bk8: 64a 2105221i bk9: 66a 2105285i bk10: 4a 2106361i bk11: 4a 2106371i bk12: 0a 2106395i bk13: 0a 2106398i bk14: 40a 2105860i bk15: 44a 2105686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0107895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106396 n_nop=2104840 n_act=36 n_pre=22 n_req=936 n_rd=972 n_write=526 bw_util=0.001422
n_activity=9825 dram_eff=0.3049
bk0: 96a 2104700i bk1: 92a 2104838i bk2: 72a 2105080i bk3: 68a 2105049i bk4: 82a 2104638i bk5: 88a 2104602i bk6: 124a 2104407i bk7: 128a 2104320i bk8: 66a 2105129i bk9: 64a 2105280i bk10: 4a 2106363i bk11: 4a 2106368i bk12: 0a 2106392i bk13: 0a 2106396i bk14: 40a 2105800i bk15: 44a 2105663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0122702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106396 n_nop=2104859 n_act=29 n_pre=15 n_req=933 n_rd=964 n_write=529 bw_util=0.001418
n_activity=9493 dram_eff=0.3145
bk0: 88a 2104919i bk1: 88a 2104903i bk2: 68a 2105223i bk3: 68a 2105045i bk4: 84a 2104605i bk5: 88a 2104575i bk6: 128a 2104369i bk7: 128a 2104366i bk8: 64a 2105156i bk9: 66a 2105135i bk10: 4a 2106350i bk11: 2a 2106367i bk12: 0a 2106394i bk13: 0a 2106398i bk14: 44a 2105726i bk15: 44a 2105562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0127402
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106396 n_nop=2104871 n_act=31 n_pre=18 n_req=925 n_rd=958 n_write=518 bw_util=0.001401
n_activity=9746 dram_eff=0.3029
bk0: 90a 2104825i bk1: 90a 2104833i bk2: 68a 2105036i bk3: 68a 2105176i bk4: 84a 2104881i bk5: 86a 2104713i bk6: 128a 2104468i bk7: 124a 2104541i bk8: 64a 2105159i bk9: 64a 2105347i bk10: 4a 2106361i bk11: 0a 2106391i bk12: 0a 2106394i bk13: 0a 2106397i bk14: 44a 2105750i bk15: 44a 2105744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0114167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34607, Miss = 246, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 34444, Miss = 243, Miss_rate = 0.007, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 34379, Miss = 244, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 35016, Miss = 242, Miss_rate = 0.007, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 33933, Miss = 244, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 34439, Miss = 245, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 34631, Miss = 242, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 34751, Miss = 244, Miss_rate = 0.007, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 34362, Miss = 240, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 35073, Miss = 242, Miss_rate = 0.007, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 35668, Miss = 241, Miss_rate = 0.007, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 34893, Miss = 238, Miss_rate = 0.007, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 416196
L2_total_cache_misses = 2911
L2_total_cache_miss_rate = 0.0070
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209751
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 194
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1231028
icnt_total_pkts_simt_to_mem=635961
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8696
	minimum = 6
	maximum = 110
Network latency average = 10.3333
	minimum = 6
	maximum = 93
Slowest packet = 831677
Flit latency average = 9.1129
	minimum = 6
	maximum = 89
Slowest flit = 1864834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271966
	minimum = 0 (at node 0)
	maximum = 0.0019688 (at node 9)
Accepted packet rate average = 0.000271966
	minimum = 0 (at node 0)
	maximum = 0.0019688 (at node 9)
Injected flit rate average = 0.000814586
	minimum = 0 (at node 0)
	maximum = 0.00413271 (at node 9)
Accepted flit rate average= 0.000814586
	minimum = 0 (at node 0)
	maximum = 0.00764462 (at node 9)
Injected packet length average = 2.99517
Accepted packet length average = 2.99517
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3074 (12 samples)
	minimum = 6 (12 samples)
	maximum = 147.5 (12 samples)
Network latency average = 12.4723 (12 samples)
	minimum = 6 (12 samples)
	maximum = 120.333 (12 samples)
Flit latency average = 13.0565 (12 samples)
	minimum = 6 (12 samples)
	maximum = 117.167 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00696542 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0496303 (12 samples)
Accepted packet rate average = 0.00696542 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0496303 (12 samples)
Injected flit rate average = 0.0156975 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0778196 (12 samples)
Accepted flit rate average = 0.0156975 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.148082 (12 samples)
Injected packet size average = 2.25364 (12 samples)
Accepted packet size average = 2.25364 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 39 sec (1839 sec)
gpgpu_simulation_rate = 18774 (inst/sec)
gpgpu_simulation_rate = 1145 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,2106396)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,2106396)
GPGPU-Sim uArch: cycles simulated: 2107396  inst.: 34554615 (ipc=28.6) sim_rate=18779 (inst/sec) elapsed = 0:0:30:40 / Tue Jan 29 19:00:17 2019
GPGPU-Sim uArch: cycles simulated: 2109396  inst.: 34577687 (ipc=17.2) sim_rate=18782 (inst/sec) elapsed = 0:0:30:41 / Tue Jan 29 19:00:18 2019
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(0,0,0) tid=(261,0,0)
GPGPU-Sim uArch: cycles simulated: 2111896  inst.: 34617147 (ipc=16.6) sim_rate=18793 (inst/sec) elapsed = 0:0:30:42 / Tue Jan 29 19:00:19 2019
GPGPU-Sim uArch: cycles simulated: 2113396  inst.: 34659765 (ipc=19.1) sim_rate=18806 (inst/sec) elapsed = 0:0:30:43 / Tue Jan 29 19:00:20 2019
GPGPU-Sim uArch: cycles simulated: 2114396  inst.: 34667509 (ipc=17.7) sim_rate=18800 (inst/sec) elapsed = 0:0:30:44 / Tue Jan 29 19:00:21 2019
GPGPU-Sim uArch: cycles simulated: 2114896  inst.: 34669301 (ipc=16.9) sim_rate=18790 (inst/sec) elapsed = 0:0:30:45 / Tue Jan 29 19:00:22 2019
GPGPU-Sim uArch: cycles simulated: 2115896  inst.: 34688559 (ipc=17.1) sim_rate=18791 (inst/sec) elapsed = 0:0:30:46 / Tue Jan 29 19:00:23 2019
GPGPU-Sim uArch: cycles simulated: 2116396  inst.: 34701275 (ipc=17.5) sim_rate=18787 (inst/sec) elapsed = 0:0:30:47 / Tue Jan 29 19:00:24 2019
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(0,0,0) tid=(284,0,0)
GPGPU-Sim uArch: cycles simulated: 2116896  inst.: 34714502 (ipc=17.9) sim_rate=18784 (inst/sec) elapsed = 0:0:30:48 / Tue Jan 29 19:00:25 2019
GPGPU-Sim uArch: cycles simulated: 2117396  inst.: 34726705 (ipc=18.2) sim_rate=18781 (inst/sec) elapsed = 0:0:30:49 / Tue Jan 29 19:00:26 2019
GPGPU-Sim uArch: cycles simulated: 2117896  inst.: 34734785 (ipc=18.2) sim_rate=18775 (inst/sec) elapsed = 0:0:30:50 / Tue Jan 29 19:00:27 2019
GPGPU-Sim uArch: cycles simulated: 2118396  inst.: 34754745 (ipc=19.1) sim_rate=18776 (inst/sec) elapsed = 0:0:30:51 / Tue Jan 29 19:00:28 2019
GPGPU-Sim uArch: cycles simulated: 2118896  inst.: 34764649 (ipc=19.1) sim_rate=18771 (inst/sec) elapsed = 0:0:30:52 / Tue Jan 29 19:00:29 2019
GPGPU-Sim uArch: cycles simulated: 2119396  inst.: 34780617 (ipc=19.6) sim_rate=18769 (inst/sec) elapsed = 0:0:30:53 / Tue Jan 29 19:00:30 2019
GPGPU-Sim uArch: cycles simulated: 2119896  inst.: 34783721 (ipc=19.1) sim_rate=18761 (inst/sec) elapsed = 0:0:30:54 / Tue Jan 29 19:00:31 2019
GPGPU-Sim uArch: cycles simulated: 2120396  inst.: 34791753 (ipc=19.0) sim_rate=18755 (inst/sec) elapsed = 0:0:30:55 / Tue Jan 29 19:00:32 2019
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 2120896  inst.: 34803601 (ipc=19.1) sim_rate=18751 (inst/sec) elapsed = 0:0:30:56 / Tue Jan 29 19:00:33 2019
GPGPU-Sim uArch: cycles simulated: 2121396  inst.: 34813961 (ipc=19.2) sim_rate=18737 (inst/sec) elapsed = 0:0:30:58 / Tue Jan 29 19:00:35 2019
GPGPU-Sim uArch: cycles simulated: 2121896  inst.: 34825737 (ipc=19.3) sim_rate=18733 (inst/sec) elapsed = 0:0:30:59 / Tue Jan 29 19:00:36 2019
GPGPU-Sim uArch: cycles simulated: 2122396  inst.: 34837609 (ipc=19.5) sim_rate=18729 (inst/sec) elapsed = 0:0:31:00 / Tue Jan 29 19:00:37 2019
GPGPU-Sim uArch: cycles simulated: 2122896  inst.: 34846697 (ipc=19.4) sim_rate=18724 (inst/sec) elapsed = 0:0:31:01 / Tue Jan 29 19:00:38 2019
GPGPU-Sim uArch: cycles simulated: 2123396  inst.: 34856201 (ipc=19.4) sim_rate=18719 (inst/sec) elapsed = 0:0:31:02 / Tue Jan 29 19:00:39 2019
GPGPU-Sim uArch: cycles simulated: 2123896  inst.: 34869097 (ipc=19.6) sim_rate=18716 (inst/sec) elapsed = 0:0:31:03 / Tue Jan 29 19:00:40 2019
GPGPU-Sim uArch: cycles simulated: 2124396  inst.: 34881097 (ipc=19.7) sim_rate=18713 (inst/sec) elapsed = 0:0:31:04 / Tue Jan 29 19:00:41 2019
GPGPU-Sim uArch: cycles simulated: 2124896  inst.: 34891457 (ipc=19.8) sim_rate=18708 (inst/sec) elapsed = 0:0:31:05 / Tue Jan 29 19:00:42 2019
GPGPU-Sim uArch: cycles simulated: 2125396  inst.: 34901209 (ipc=19.7) sim_rate=18703 (inst/sec) elapsed = 0:0:31:06 / Tue Jan 29 19:00:43 2019
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(1,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 2125896  inst.: 34910649 (ipc=19.7) sim_rate=18698 (inst/sec) elapsed = 0:0:31:07 / Tue Jan 29 19:00:44 2019
GPGPU-Sim uArch: cycles simulated: 2126396  inst.: 34925401 (ipc=20.0) sim_rate=18696 (inst/sec) elapsed = 0:0:31:08 / Tue Jan 29 19:00:45 2019
GPGPU-Sim uArch: cycles simulated: 2126896  inst.: 34933809 (ipc=19.9) sim_rate=18691 (inst/sec) elapsed = 0:0:31:09 / Tue Jan 29 19:00:46 2019
GPGPU-Sim uArch: cycles simulated: 2127396  inst.: 34946769 (ipc=20.0) sim_rate=18678 (inst/sec) elapsed = 0:0:31:11 / Tue Jan 29 19:00:48 2019
GPGPU-Sim uArch: cycles simulated: 2127896  inst.: 34957193 (ipc=20.1) sim_rate=18673 (inst/sec) elapsed = 0:0:31:12 / Tue Jan 29 19:00:49 2019
GPGPU-Sim uArch: cycles simulated: 2128396  inst.: 34966649 (ipc=20.0) sim_rate=18668 (inst/sec) elapsed = 0:0:31:13 / Tue Jan 29 19:00:50 2019
GPGPU-Sim uArch: cycles simulated: 2128896  inst.: 34975801 (ipc=20.0) sim_rate=18663 (inst/sec) elapsed = 0:0:31:14 / Tue Jan 29 19:00:51 2019
GPGPU-Sim uArch: cycles simulated: 2129396  inst.: 34987345 (ipc=20.1) sim_rate=18659 (inst/sec) elapsed = 0:0:31:15 / Tue Jan 29 19:00:52 2019
GPGPU-Sim uArch: cycles simulated: 2129896  inst.: 34999153 (ipc=20.1) sim_rate=18656 (inst/sec) elapsed = 0:0:31:16 / Tue Jan 29 19:00:53 2019
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(0,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 2130396  inst.: 35013137 (ipc=20.3) sim_rate=18653 (inst/sec) elapsed = 0:0:31:17 / Tue Jan 29 19:00:54 2019
GPGPU-Sim uArch: cycles simulated: 2130896  inst.: 35019369 (ipc=20.1) sim_rate=18647 (inst/sec) elapsed = 0:0:31:18 / Tue Jan 29 19:00:55 2019
GPGPU-Sim uArch: cycles simulated: 2131396  inst.: 35032137 (ipc=20.2) sim_rate=18644 (inst/sec) elapsed = 0:0:31:19 / Tue Jan 29 19:00:56 2019
GPGPU-Sim uArch: cycles simulated: 2131896  inst.: 35042281 (ipc=20.2) sim_rate=18629 (inst/sec) elapsed = 0:0:31:21 / Tue Jan 29 19:00:58 2019
GPGPU-Sim uArch: cycles simulated: 2132396  inst.: 35051969 (ipc=20.2) sim_rate=18624 (inst/sec) elapsed = 0:0:31:22 / Tue Jan 29 19:00:59 2019
GPGPU-Sim uArch: cycles simulated: 2132896  inst.: 35062425 (ipc=20.2) sim_rate=18620 (inst/sec) elapsed = 0:0:31:23 / Tue Jan 29 19:01:00 2019
GPGPU-Sim uArch: cycles simulated: 2133396  inst.: 35073561 (ipc=20.3) sim_rate=18616 (inst/sec) elapsed = 0:0:31:24 / Tue Jan 29 19:01:01 2019
GPGPU-Sim uArch: cycles simulated: 2133896  inst.: 35086897 (ipc=20.4) sim_rate=18613 (inst/sec) elapsed = 0:0:31:25 / Tue Jan 29 19:01:02 2019
GPGPU-Sim uArch: cycles simulated: 2134396  inst.: 35094321 (ipc=20.3) sim_rate=18607 (inst/sec) elapsed = 0:0:31:26 / Tue Jan 29 19:01:03 2019
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(0,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 2134896  inst.: 35109601 (ipc=20.5) sim_rate=18596 (inst/sec) elapsed = 0:0:31:28 / Tue Jan 29 19:01:05 2019
GPGPU-Sim uArch: cycles simulated: 2135396  inst.: 35116737 (ipc=20.4) sim_rate=18590 (inst/sec) elapsed = 0:0:31:29 / Tue Jan 29 19:01:06 2019
GPGPU-Sim uArch: cycles simulated: 2135896  inst.: 35130233 (ipc=20.5) sim_rate=18587 (inst/sec) elapsed = 0:0:31:30 / Tue Jan 29 19:01:07 2019
GPGPU-Sim uArch: cycles simulated: 2136396  inst.: 35137881 (ipc=20.4) sim_rate=18581 (inst/sec) elapsed = 0:0:31:31 / Tue Jan 29 19:01:08 2019
GPGPU-Sim uArch: cycles simulated: 2136896  inst.: 35153321 (ipc=20.6) sim_rate=18579 (inst/sec) elapsed = 0:0:31:32 / Tue Jan 29 19:01:09 2019
GPGPU-Sim uArch: cycles simulated: 2137396  inst.: 35160489 (ipc=20.5) sim_rate=18564 (inst/sec) elapsed = 0:0:31:34 / Tue Jan 29 19:01:11 2019
GPGPU-Sim uArch: cycles simulated: 2137896  inst.: 35171825 (ipc=20.5) sim_rate=18560 (inst/sec) elapsed = 0:0:31:35 / Tue Jan 29 19:01:12 2019
GPGPU-Sim uArch: cycles simulated: 2138396  inst.: 35183681 (ipc=20.6) sim_rate=18556 (inst/sec) elapsed = 0:0:31:36 / Tue Jan 29 19:01:13 2019
GPGPU-Sim uArch: cycles simulated: 2138896  inst.: 35196033 (ipc=20.6) sim_rate=18553 (inst/sec) elapsed = 0:0:31:37 / Tue Jan 29 19:01:14 2019
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(1,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 2139396  inst.: 35205281 (ipc=20.6) sim_rate=18538 (inst/sec) elapsed = 0:0:31:39 / Tue Jan 29 19:01:16 2019
GPGPU-Sim uArch: cycles simulated: 2139896  inst.: 35218169 (ipc=20.7) sim_rate=18535 (inst/sec) elapsed = 0:0:31:40 / Tue Jan 29 19:01:17 2019
GPGPU-Sim uArch: cycles simulated: 2140396  inst.: 35225961 (ipc=20.6) sim_rate=18530 (inst/sec) elapsed = 0:0:31:41 / Tue Jan 29 19:01:18 2019
GPGPU-Sim uArch: cycles simulated: 2140896  inst.: 35234569 (ipc=20.5) sim_rate=18525 (inst/sec) elapsed = 0:0:31:42 / Tue Jan 29 19:01:19 2019
GPGPU-Sim uArch: cycles simulated: 2141396  inst.: 35250177 (ipc=20.7) sim_rate=18523 (inst/sec) elapsed = 0:0:31:43 / Tue Jan 29 19:01:20 2019
GPGPU-Sim uArch: cycles simulated: 2141896  inst.: 35260817 (ipc=20.7) sim_rate=18519 (inst/sec) elapsed = 0:0:31:44 / Tue Jan 29 19:01:21 2019
GPGPU-Sim uArch: cycles simulated: 2142396  inst.: 35270577 (ipc=20.7) sim_rate=18514 (inst/sec) elapsed = 0:0:31:45 / Tue Jan 29 19:01:22 2019
GPGPU-Sim uArch: cycles simulated: 2142896  inst.: 35282481 (ipc=20.7) sim_rate=18511 (inst/sec) elapsed = 0:0:31:46 / Tue Jan 29 19:01:23 2019
GPGPU-Sim uArch: cycles simulated: 2143396  inst.: 35291249 (ipc=20.7) sim_rate=18506 (inst/sec) elapsed = 0:0:31:47 / Tue Jan 29 19:01:24 2019
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(0,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 2143896  inst.: 35303729 (ipc=20.7) sim_rate=18503 (inst/sec) elapsed = 0:0:31:48 / Tue Jan 29 19:01:25 2019
GPGPU-Sim uArch: cycles simulated: 2144396  inst.: 35314153 (ipc=20.7) sim_rate=18498 (inst/sec) elapsed = 0:0:31:49 / Tue Jan 29 19:01:26 2019
GPGPU-Sim uArch: cycles simulated: 2144896  inst.: 35324137 (ipc=20.7) sim_rate=18484 (inst/sec) elapsed = 0:0:31:51 / Tue Jan 29 19:01:28 2019
GPGPU-Sim uArch: cycles simulated: 2145396  inst.: 35334409 (ipc=20.7) sim_rate=18480 (inst/sec) elapsed = 0:0:31:52 / Tue Jan 29 19:01:29 2019
GPGPU-Sim uArch: cycles simulated: 2145896  inst.: 35346785 (ipc=20.8) sim_rate=18477 (inst/sec) elapsed = 0:0:31:53 / Tue Jan 29 19:01:30 2019
GPGPU-Sim uArch: cycles simulated: 2146396  inst.: 35358025 (ipc=20.8) sim_rate=18473 (inst/sec) elapsed = 0:0:31:54 / Tue Jan 29 19:01:31 2019
GPGPU-Sim uArch: cycles simulated: 2146896  inst.: 35369289 (ipc=20.8) sim_rate=18469 (inst/sec) elapsed = 0:0:31:55 / Tue Jan 29 19:01:32 2019
GPGPU-Sim uArch: cycles simulated: 2147396  inst.: 35377849 (ipc=20.8) sim_rate=18464 (inst/sec) elapsed = 0:0:31:56 / Tue Jan 29 19:01:33 2019
GPGPU-Sim uArch: cycles simulated: 2147896  inst.: 35391121 (ipc=20.8) sim_rate=18461 (inst/sec) elapsed = 0:0:31:57 / Tue Jan 29 19:01:34 2019
GPGPU-Sim uArch: cycles simulated: 2148396  inst.: 35400753 (ipc=20.8) sim_rate=18457 (inst/sec) elapsed = 0:0:31:58 / Tue Jan 29 19:01:35 2019
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(0,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 2148896  inst.: 35412073 (ipc=20.8) sim_rate=18453 (inst/sec) elapsed = 0:0:31:59 / Tue Jan 29 19:01:36 2019
GPGPU-Sim uArch: cycles simulated: 2149396  inst.: 35421321 (ipc=20.8) sim_rate=18448 (inst/sec) elapsed = 0:0:32:00 / Tue Jan 29 19:01:37 2019
GPGPU-Sim uArch: cycles simulated: 2149896  inst.: 35431289 (ipc=20.8) sim_rate=18444 (inst/sec) elapsed = 0:0:32:01 / Tue Jan 29 19:01:38 2019
GPGPU-Sim uArch: cycles simulated: 2150396  inst.: 35444025 (ipc=20.9) sim_rate=18441 (inst/sec) elapsed = 0:0:32:02 / Tue Jan 29 19:01:39 2019
GPGPU-Sim uArch: cycles simulated: 2150896  inst.: 35455281 (ipc=20.9) sim_rate=18437 (inst/sec) elapsed = 0:0:32:03 / Tue Jan 29 19:01:40 2019
GPGPU-Sim uArch: cycles simulated: 2151396  inst.: 35464577 (ipc=20.9) sim_rate=18432 (inst/sec) elapsed = 0:0:32:04 / Tue Jan 29 19:01:41 2019
GPGPU-Sim uArch: cycles simulated: 2151896  inst.: 35477017 (ipc=20.9) sim_rate=18429 (inst/sec) elapsed = 0:0:32:05 / Tue Jan 29 19:01:42 2019
GPGPU-Sim uArch: cycles simulated: 2152396  inst.: 35487985 (ipc=20.9) sim_rate=18425 (inst/sec) elapsed = 0:0:32:06 / Tue Jan 29 19:01:43 2019
GPGPU-Sim uArch: cycles simulated: 2152896  inst.: 35496433 (ipc=20.9) sim_rate=18420 (inst/sec) elapsed = 0:0:32:07 / Tue Jan 29 19:01:44 2019
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(1,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 2153396  inst.: 35507745 (ipc=20.9) sim_rate=18416 (inst/sec) elapsed = 0:0:32:08 / Tue Jan 29 19:01:45 2019
GPGPU-Sim uArch: cycles simulated: 2153896  inst.: 35519137 (ipc=20.9) sim_rate=18413 (inst/sec) elapsed = 0:0:32:09 / Tue Jan 29 19:01:46 2019
GPGPU-Sim uArch: cycles simulated: 2154396  inst.: 35529753 (ipc=20.9) sim_rate=18409 (inst/sec) elapsed = 0:0:32:10 / Tue Jan 29 19:01:47 2019
GPGPU-Sim uArch: cycles simulated: 2154896  inst.: 35542777 (ipc=21.0) sim_rate=18406 (inst/sec) elapsed = 0:0:32:11 / Tue Jan 29 19:01:48 2019
GPGPU-Sim uArch: cycles simulated: 2155396  inst.: 35550961 (ipc=20.9) sim_rate=18401 (inst/sec) elapsed = 0:0:32:12 / Tue Jan 29 19:01:49 2019
GPGPU-Sim uArch: cycles simulated: 2155896  inst.: 35566497 (ipc=21.0) sim_rate=18399 (inst/sec) elapsed = 0:0:32:13 / Tue Jan 29 19:01:50 2019
GPGPU-Sim uArch: cycles simulated: 2156396  inst.: 35578113 (ipc=21.0) sim_rate=18396 (inst/sec) elapsed = 0:0:32:14 / Tue Jan 29 19:01:51 2019
GPGPU-Sim uArch: cycles simulated: 2156896  inst.: 35585921 (ipc=21.0) sim_rate=18390 (inst/sec) elapsed = 0:0:32:15 / Tue Jan 29 19:01:52 2019
GPGPU-Sim uArch: cycles simulated: 2157396  inst.: 35594433 (ipc=20.9) sim_rate=18385 (inst/sec) elapsed = 0:0:32:16 / Tue Jan 29 19:01:53 2019
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(1,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 2157896  inst.: 35606777 (ipc=21.0) sim_rate=18382 (inst/sec) elapsed = 0:0:32:17 / Tue Jan 29 19:01:54 2019
GPGPU-Sim uArch: cycles simulated: 2158396  inst.: 35616841 (ipc=21.0) sim_rate=18378 (inst/sec) elapsed = 0:0:32:18 / Tue Jan 29 19:01:55 2019
GPGPU-Sim uArch: cycles simulated: 2158896  inst.: 35628809 (ipc=21.0) sim_rate=18374 (inst/sec) elapsed = 0:0:32:19 / Tue Jan 29 19:01:56 2019
GPGPU-Sim uArch: cycles simulated: 2159396  inst.: 35640073 (ipc=21.0) sim_rate=18371 (inst/sec) elapsed = 0:0:32:20 / Tue Jan 29 19:01:57 2019
GPGPU-Sim uArch: cycles simulated: 2159896  inst.: 35653473 (ipc=21.1) sim_rate=18368 (inst/sec) elapsed = 0:0:32:21 / Tue Jan 29 19:01:58 2019
GPGPU-Sim uArch: cycles simulated: 2160396  inst.: 35663361 (ipc=21.1) sim_rate=18364 (inst/sec) elapsed = 0:0:32:22 / Tue Jan 29 19:01:59 2019
GPGPU-Sim uArch: cycles simulated: 2160896  inst.: 35670785 (ipc=21.0) sim_rate=18358 (inst/sec) elapsed = 0:0:32:23 / Tue Jan 29 19:02:00 2019
GPGPU-Sim uArch: cycles simulated: 2161396  inst.: 35682209 (ipc=21.0) sim_rate=18355 (inst/sec) elapsed = 0:0:32:24 / Tue Jan 29 19:02:01 2019
GPGPU-Sim uArch: cycles simulated: 2161896  inst.: 35693617 (ipc=21.0) sim_rate=18351 (inst/sec) elapsed = 0:0:32:25 / Tue Jan 29 19:02:02 2019
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(1,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 2162396  inst.: 35706641 (ipc=21.1) sim_rate=18348 (inst/sec) elapsed = 0:0:32:26 / Tue Jan 29 19:02:03 2019
GPGPU-Sim uArch: cycles simulated: 2162896  inst.: 35715473 (ipc=21.1) sim_rate=18343 (inst/sec) elapsed = 0:0:32:27 / Tue Jan 29 19:02:04 2019
GPGPU-Sim uArch: cycles simulated: 2163396  inst.: 35727985 (ipc=21.1) sim_rate=18340 (inst/sec) elapsed = 0:0:32:28 / Tue Jan 29 19:02:05 2019
GPGPU-Sim uArch: cycles simulated: 2163896  inst.: 35736969 (ipc=21.1) sim_rate=18336 (inst/sec) elapsed = 0:0:32:29 / Tue Jan 29 19:02:06 2019
GPGPU-Sim uArch: cycles simulated: 2164396  inst.: 35748745 (ipc=21.1) sim_rate=18332 (inst/sec) elapsed = 0:0:32:30 / Tue Jan 29 19:02:07 2019
GPGPU-Sim uArch: cycles simulated: 2164896  inst.: 35759657 (ipc=21.1) sim_rate=18328 (inst/sec) elapsed = 0:0:32:31 / Tue Jan 29 19:02:08 2019
GPGPU-Sim uArch: cycles simulated: 2165396  inst.: 35770761 (ipc=21.1) sim_rate=18325 (inst/sec) elapsed = 0:0:32:32 / Tue Jan 29 19:02:09 2019
GPGPU-Sim uArch: cycles simulated: 2165896  inst.: 35783089 (ipc=21.1) sim_rate=18322 (inst/sec) elapsed = 0:0:32:33 / Tue Jan 29 19:02:10 2019
GPGPU-Sim uArch: cycles simulated: 2166396  inst.: 35790193 (ipc=21.1) sim_rate=18316 (inst/sec) elapsed = 0:0:32:34 / Tue Jan 29 19:02:11 2019
GPGPU-Sim uArch: cycles simulated: 2166896  inst.: 35799153 (ipc=21.0) sim_rate=18311 (inst/sec) elapsed = 0:0:32:35 / Tue Jan 29 19:02:12 2019
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(1,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 2167396  inst.: 35814569 (ipc=21.1) sim_rate=18310 (inst/sec) elapsed = 0:0:32:36 / Tue Jan 29 19:02:13 2019
GPGPU-Sim uArch: cycles simulated: 2167896  inst.: 35822825 (ipc=21.1) sim_rate=18304 (inst/sec) elapsed = 0:0:32:37 / Tue Jan 29 19:02:14 2019
GPGPU-Sim uArch: cycles simulated: 2168396  inst.: 35835033 (ipc=21.1) sim_rate=18301 (inst/sec) elapsed = 0:0:32:38 / Tue Jan 29 19:02:15 2019
GPGPU-Sim uArch: cycles simulated: 2168896  inst.: 35847961 (ipc=21.2) sim_rate=18299 (inst/sec) elapsed = 0:0:32:39 / Tue Jan 29 19:02:16 2019
GPGPU-Sim uArch: cycles simulated: 2169396  inst.: 35854201 (ipc=21.1) sim_rate=18283 (inst/sec) elapsed = 0:0:32:41 / Tue Jan 29 19:02:18 2019
GPGPU-Sim uArch: cycles simulated: 2169896  inst.: 35868305 (ipc=21.1) sim_rate=18281 (inst/sec) elapsed = 0:0:32:42 / Tue Jan 29 19:02:19 2019
GPGPU-Sim uArch: cycles simulated: 2170396  inst.: 35879537 (ipc=21.1) sim_rate=18277 (inst/sec) elapsed = 0:0:32:43 / Tue Jan 29 19:02:20 2019
GPGPU-Sim uArch: cycles simulated: 2170896  inst.: 35887505 (ipc=21.1) sim_rate=18272 (inst/sec) elapsed = 0:0:32:44 / Tue Jan 29 19:02:21 2019
GPGPU-Sim uArch: cycles simulated: 2171396  inst.: 35898697 (ipc=21.1) sim_rate=18269 (inst/sec) elapsed = 0:0:32:45 / Tue Jan 29 19:02:22 2019
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(1,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 2171896  inst.: 35911881 (ipc=21.2) sim_rate=18266 (inst/sec) elapsed = 0:0:32:46 / Tue Jan 29 19:02:23 2019
GPGPU-Sim uArch: cycles simulated: 2172396  inst.: 35921993 (ipc=21.2) sim_rate=18262 (inst/sec) elapsed = 0:0:32:47 / Tue Jan 29 19:02:24 2019
GPGPU-Sim uArch: cycles simulated: 2172896  inst.: 35932673 (ipc=21.2) sim_rate=18258 (inst/sec) elapsed = 0:0:32:48 / Tue Jan 29 19:02:25 2019
GPGPU-Sim uArch: cycles simulated: 2173396  inst.: 35943841 (ipc=21.2) sim_rate=18254 (inst/sec) elapsed = 0:0:32:49 / Tue Jan 29 19:02:26 2019
GPGPU-Sim uArch: cycles simulated: 2173896  inst.: 35954233 (ipc=21.2) sim_rate=18250 (inst/sec) elapsed = 0:0:32:50 / Tue Jan 29 19:02:27 2019
GPGPU-Sim uArch: cycles simulated: 2174396  inst.: 35963513 (ipc=21.1) sim_rate=18246 (inst/sec) elapsed = 0:0:32:51 / Tue Jan 29 19:02:28 2019
GPGPU-Sim uArch: cycles simulated: 2174896  inst.: 35976121 (ipc=21.2) sim_rate=18243 (inst/sec) elapsed = 0:0:32:52 / Tue Jan 29 19:02:29 2019
GPGPU-Sim uArch: cycles simulated: 2175396  inst.: 35984961 (ipc=21.1) sim_rate=18238 (inst/sec) elapsed = 0:0:32:53 / Tue Jan 29 19:02:30 2019
GPGPU-Sim uArch: cycles simulated: 2175896  inst.: 35998273 (ipc=21.2) sim_rate=18236 (inst/sec) elapsed = 0:0:32:54 / Tue Jan 29 19:02:31 2019
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(1,0,0) tid=(317,0,0)
GPGPU-Sim uArch: cycles simulated: 2176396  inst.: 36009913 (ipc=21.2) sim_rate=18232 (inst/sec) elapsed = 0:0:32:55 / Tue Jan 29 19:02:32 2019
GPGPU-Sim uArch: cycles simulated: 2176896  inst.: 36020137 (ipc=21.2) sim_rate=18228 (inst/sec) elapsed = 0:0:32:56 / Tue Jan 29 19:02:33 2019
GPGPU-Sim uArch: cycles simulated: 2177396  inst.: 36031665 (ipc=21.2) sim_rate=18225 (inst/sec) elapsed = 0:0:32:57 / Tue Jan 29 19:02:34 2019
GPGPU-Sim uArch: cycles simulated: 2177896  inst.: 36039585 (ipc=21.2) sim_rate=18220 (inst/sec) elapsed = 0:0:32:58 / Tue Jan 29 19:02:35 2019
GPGPU-Sim uArch: cycles simulated: 2178396  inst.: 36048833 (ipc=21.1) sim_rate=18215 (inst/sec) elapsed = 0:0:32:59 / Tue Jan 29 19:02:36 2019
GPGPU-Sim uArch: cycles simulated: 2178896  inst.: 36064641 (ipc=21.2) sim_rate=18214 (inst/sec) elapsed = 0:0:33:00 / Tue Jan 29 19:02:37 2019
GPGPU-Sim uArch: cycles simulated: 2179396  inst.: 36072441 (ipc=21.2) sim_rate=18209 (inst/sec) elapsed = 0:0:33:01 / Tue Jan 29 19:02:38 2019
GPGPU-Sim uArch: cycles simulated: 2179896  inst.: 36084089 (ipc=21.2) sim_rate=18205 (inst/sec) elapsed = 0:0:33:02 / Tue Jan 29 19:02:39 2019
GPGPU-Sim uArch: cycles simulated: 2180396  inst.: 36095225 (ipc=21.2) sim_rate=18202 (inst/sec) elapsed = 0:0:33:03 / Tue Jan 29 19:02:40 2019
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 2180896  inst.: 36105737 (ipc=21.2) sim_rate=18198 (inst/sec) elapsed = 0:0:33:04 / Tue Jan 29 19:02:41 2019
GPGPU-Sim uArch: cycles simulated: 2181396  inst.: 36116681 (ipc=21.2) sim_rate=18194 (inst/sec) elapsed = 0:0:33:05 / Tue Jan 29 19:02:42 2019
GPGPU-Sim uArch: cycles simulated: 2181896  inst.: 36128137 (ipc=21.2) sim_rate=18191 (inst/sec) elapsed = 0:0:33:06 / Tue Jan 29 19:02:43 2019
GPGPU-Sim uArch: cycles simulated: 2182396  inst.: 36136361 (ipc=21.2) sim_rate=18186 (inst/sec) elapsed = 0:0:33:07 / Tue Jan 29 19:02:44 2019
GPGPU-Sim uArch: cycles simulated: 2182896  inst.: 36149777 (ipc=21.2) sim_rate=18183 (inst/sec) elapsed = 0:0:33:08 / Tue Jan 29 19:02:45 2019
GPGPU-Sim uArch: cycles simulated: 2183396  inst.: 36159761 (ipc=21.2) sim_rate=18179 (inst/sec) elapsed = 0:0:33:09 / Tue Jan 29 19:02:46 2019
GPGPU-Sim uArch: cycles simulated: 2183896  inst.: 36172561 (ipc=21.2) sim_rate=18177 (inst/sec) elapsed = 0:0:33:10 / Tue Jan 29 19:02:47 2019
GPGPU-Sim uArch: cycles simulated: 2184396  inst.: 36178129 (ipc=21.2) sim_rate=18170 (inst/sec) elapsed = 0:0:33:11 / Tue Jan 29 19:02:48 2019
GPGPU-Sim uArch: cycles simulated: 2184896  inst.: 36193041 (ipc=21.2) sim_rate=18169 (inst/sec) elapsed = 0:0:33:12 / Tue Jan 29 19:02:49 2019
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(0,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 2185396  inst.: 36202409 (ipc=21.2) sim_rate=18164 (inst/sec) elapsed = 0:0:33:13 / Tue Jan 29 19:02:50 2019
GPGPU-Sim uArch: cycles simulated: 2185896  inst.: 36217225 (ipc=21.3) sim_rate=18163 (inst/sec) elapsed = 0:0:33:14 / Tue Jan 29 19:02:51 2019
GPGPU-Sim uArch: cycles simulated: 2186396  inst.: 36226577 (ipc=21.3) sim_rate=18158 (inst/sec) elapsed = 0:0:33:15 / Tue Jan 29 19:02:52 2019
GPGPU-Sim uArch: cycles simulated: 2186896  inst.: 36232177 (ipc=21.2) sim_rate=18152 (inst/sec) elapsed = 0:0:33:16 / Tue Jan 29 19:02:53 2019
GPGPU-Sim uArch: cycles simulated: 2187396  inst.: 36248017 (ipc=21.3) sim_rate=18151 (inst/sec) elapsed = 0:0:33:17 / Tue Jan 29 19:02:54 2019
GPGPU-Sim uArch: cycles simulated: 2187896  inst.: 36258769 (ipc=21.3) sim_rate=18147 (inst/sec) elapsed = 0:0:33:18 / Tue Jan 29 19:02:55 2019
GPGPU-Sim uArch: cycles simulated: 2188396  inst.: 36268105 (ipc=21.2) sim_rate=18143 (inst/sec) elapsed = 0:0:33:19 / Tue Jan 29 19:02:56 2019
GPGPU-Sim uArch: cycles simulated: 2188896  inst.: 36278121 (ipc=21.2) sim_rate=18139 (inst/sec) elapsed = 0:0:33:20 / Tue Jan 29 19:02:57 2019
GPGPU-Sim uArch: cycles simulated: 2189396  inst.: 36285681 (ipc=21.2) sim_rate=18133 (inst/sec) elapsed = 0:0:33:21 / Tue Jan 29 19:02:58 2019
GPGPU-Sim uArch: cycles simulated: 2189896  inst.: 36299569 (ipc=21.2) sim_rate=18131 (inst/sec) elapsed = 0:0:33:22 / Tue Jan 29 19:02:59 2019
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(1,0,0) tid=(461,0,0)
GPGPU-Sim uArch: cycles simulated: 2190396  inst.: 36312065 (ipc=21.3) sim_rate=18128 (inst/sec) elapsed = 0:0:33:23 / Tue Jan 29 19:03:00 2019
GPGPU-Sim uArch: cycles simulated: 2190896  inst.: 36321217 (ipc=21.2) sim_rate=18115 (inst/sec) elapsed = 0:0:33:25 / Tue Jan 29 19:03:02 2019
GPGPU-Sim uArch: cycles simulated: 2191396  inst.: 36330697 (ipc=21.2) sim_rate=18111 (inst/sec) elapsed = 0:0:33:26 / Tue Jan 29 19:03:03 2019
GPGPU-Sim uArch: cycles simulated: 2191896  inst.: 36340665 (ipc=21.2) sim_rate=18106 (inst/sec) elapsed = 0:0:33:27 / Tue Jan 29 19:03:04 2019
GPGPU-Sim uArch: cycles simulated: 2192396  inst.: 36355209 (ipc=21.3) sim_rate=18105 (inst/sec) elapsed = 0:0:33:28 / Tue Jan 29 19:03:05 2019
GPGPU-Sim uArch: cycles simulated: 2192896  inst.: 36365345 (ipc=21.3) sim_rate=18101 (inst/sec) elapsed = 0:0:33:29 / Tue Jan 29 19:03:06 2019
GPGPU-Sim uArch: cycles simulated: 2193396  inst.: 36374897 (ipc=21.3) sim_rate=18096 (inst/sec) elapsed = 0:0:33:30 / Tue Jan 29 19:03:07 2019
GPGPU-Sim uArch: cycles simulated: 2193896  inst.: 36382193 (ipc=21.2) sim_rate=18091 (inst/sec) elapsed = 0:0:33:31 / Tue Jan 29 19:03:08 2019
GPGPU-Sim uArch: cycles simulated: 2194396  inst.: 36393865 (ipc=21.2) sim_rate=18088 (inst/sec) elapsed = 0:0:33:32 / Tue Jan 29 19:03:09 2019
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2194896  inst.: 36405017 (ipc=21.2) sim_rate=18084 (inst/sec) elapsed = 0:0:33:33 / Tue Jan 29 19:03:10 2019
GPGPU-Sim uArch: cycles simulated: 2195396  inst.: 36415825 (ipc=21.2) sim_rate=18072 (inst/sec) elapsed = 0:0:33:35 / Tue Jan 29 19:03:12 2019
GPGPU-Sim uArch: cycles simulated: 2195896  inst.: 36426489 (ipc=21.2) sim_rate=18068 (inst/sec) elapsed = 0:0:33:36 / Tue Jan 29 19:03:13 2019
GPGPU-Sim uArch: cycles simulated: 2196396  inst.: 36435505 (ipc=21.2) sim_rate=18064 (inst/sec) elapsed = 0:0:33:37 / Tue Jan 29 19:03:14 2019
GPGPU-Sim uArch: cycles simulated: 2196896  inst.: 36447305 (ipc=21.2) sim_rate=18061 (inst/sec) elapsed = 0:0:33:38 / Tue Jan 29 19:03:15 2019
GPGPU-Sim uArch: cycles simulated: 2197396  inst.: 36458577 (ipc=21.2) sim_rate=18057 (inst/sec) elapsed = 0:0:33:39 / Tue Jan 29 19:03:16 2019
GPGPU-Sim uArch: cycles simulated: 2197896  inst.: 36471393 (ipc=21.3) sim_rate=18055 (inst/sec) elapsed = 0:0:33:40 / Tue Jan 29 19:03:17 2019
GPGPU-Sim uArch: cycles simulated: 2198396  inst.: 36480841 (ipc=21.2) sim_rate=18050 (inst/sec) elapsed = 0:0:33:41 / Tue Jan 29 19:03:18 2019
GPGPU-Sim uArch: cycles simulated: 2198896  inst.: 36492345 (ipc=21.3) sim_rate=18047 (inst/sec) elapsed = 0:0:33:42 / Tue Jan 29 19:03:19 2019
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 2199396  inst.: 36505865 (ipc=21.3) sim_rate=18045 (inst/sec) elapsed = 0:0:33:43 / Tue Jan 29 19:03:20 2019
GPGPU-Sim uArch: cycles simulated: 2199896  inst.: 36515777 (ipc=21.3) sim_rate=18041 (inst/sec) elapsed = 0:0:33:44 / Tue Jan 29 19:03:21 2019
GPGPU-Sim uArch: cycles simulated: 2200396  inst.: 36526193 (ipc=21.3) sim_rate=18028 (inst/sec) elapsed = 0:0:33:46 / Tue Jan 29 19:03:23 2019
GPGPU-Sim uArch: cycles simulated: 2200896  inst.: 36533537 (ipc=21.2) sim_rate=18023 (inst/sec) elapsed = 0:0:33:47 / Tue Jan 29 19:03:24 2019
GPGPU-Sim uArch: cycles simulated: 2201396  inst.: 36544593 (ipc=21.2) sim_rate=18020 (inst/sec) elapsed = 0:0:33:48 / Tue Jan 29 19:03:25 2019
GPGPU-Sim uArch: cycles simulated: 2201896  inst.: 36551849 (ipc=21.2) sim_rate=18014 (inst/sec) elapsed = 0:0:33:49 / Tue Jan 29 19:03:26 2019
GPGPU-Sim uArch: cycles simulated: 2203396  inst.: 36584529 (ipc=21.2) sim_rate=18021 (inst/sec) elapsed = 0:0:33:50 / Tue Jan 29 19:03:27 2019
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(1,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 2205896  inst.: 36631137 (ipc=21.2) sim_rate=18036 (inst/sec) elapsed = 0:0:33:51 / Tue Jan 29 19:03:28 2019
GPGPU-Sim uArch: cycles simulated: 2207896  inst.: 36663761 (ipc=21.1) sim_rate=18043 (inst/sec) elapsed = 0:0:33:52 / Tue Jan 29 19:03:29 2019
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 2210396  inst.: 36710769 (ipc=21.0) sim_rate=18057 (inst/sec) elapsed = 0:0:33:53 / Tue Jan 29 19:03:30 2019
GPGPU-Sim uArch: cycles simulated: 2212396  inst.: 36746281 (ipc=20.9) sim_rate=18066 (inst/sec) elapsed = 0:0:33:54 / Tue Jan 29 19:03:31 2019
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 2214896  inst.: 36785881 (ipc=20.8) sim_rate=18076 (inst/sec) elapsed = 0:0:33:55 / Tue Jan 29 19:03:32 2019
GPGPU-Sim uArch: cycles simulated: 2217396  inst.: 36830713 (ipc=20.8) sim_rate=18089 (inst/sec) elapsed = 0:0:33:56 / Tue Jan 29 19:03:33 2019
GPGPU-Sim uArch: cycles simulated: 2219396  inst.: 36867337 (ipc=20.7) sim_rate=18098 (inst/sec) elapsed = 0:0:33:57 / Tue Jan 29 19:03:34 2019
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(0,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 2221896  inst.: 36909889 (ipc=20.6) sim_rate=18110 (inst/sec) elapsed = 0:0:33:58 / Tue Jan 29 19:03:35 2019
GPGPU-Sim uArch: cycles simulated: 2223896  inst.: 36946329 (ipc=20.6) sim_rate=18119 (inst/sec) elapsed = 0:0:33:59 / Tue Jan 29 19:03:36 2019
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 2226396  inst.: 36984753 (ipc=20.5) sim_rate=18129 (inst/sec) elapsed = 0:0:34:00 / Tue Jan 29 19:03:37 2019
GPGPU-Sim uArch: cycles simulated: 2228396  inst.: 37018593 (ipc=20.4) sim_rate=18137 (inst/sec) elapsed = 0:0:34:01 / Tue Jan 29 19:03:38 2019
GPGPU-Sim uArch: cycles simulated: 2230896  inst.: 37059737 (ipc=20.4) sim_rate=18148 (inst/sec) elapsed = 0:0:34:02 / Tue Jan 29 19:03:39 2019
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(0,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 2232896  inst.: 37092961 (ipc=20.3) sim_rate=18156 (inst/sec) elapsed = 0:0:34:03 / Tue Jan 29 19:03:40 2019
GPGPU-Sim uArch: cycles simulated: 2234896  inst.: 37127025 (ipc=20.2) sim_rate=18163 (inst/sec) elapsed = 0:0:34:04 / Tue Jan 29 19:03:41 2019
GPGPU-Sim uArch: cycles simulated: 2237396  inst.: 37164017 (ipc=20.1) sim_rate=18173 (inst/sec) elapsed = 0:0:34:05 / Tue Jan 29 19:03:42 2019
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(0,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 2239396  inst.: 37195633 (ipc=20.1) sim_rate=18179 (inst/sec) elapsed = 0:0:34:06 / Tue Jan 29 19:03:43 2019
GPGPU-Sim uArch: cycles simulated: 2241896  inst.: 37236721 (ipc=20.0) sim_rate=18190 (inst/sec) elapsed = 0:0:34:07 / Tue Jan 29 19:03:44 2019
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 2243896  inst.: 37265497 (ipc=19.9) sim_rate=18196 (inst/sec) elapsed = 0:0:34:08 / Tue Jan 29 19:03:45 2019
GPGPU-Sim uArch: cycles simulated: 2246396  inst.: 37301249 (ipc=19.8) sim_rate=18204 (inst/sec) elapsed = 0:0:34:09 / Tue Jan 29 19:03:46 2019
GPGPU-Sim uArch: cycles simulated: 2248396  inst.: 37329833 (ipc=19.7) sim_rate=18209 (inst/sec) elapsed = 0:0:34:10 / Tue Jan 29 19:03:47 2019
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 2250896  inst.: 37371857 (ipc=19.7) sim_rate=18221 (inst/sec) elapsed = 0:0:34:11 / Tue Jan 29 19:03:48 2019
GPGPU-Sim uArch: cycles simulated: 2252896  inst.: 37404745 (ipc=19.6) sim_rate=18228 (inst/sec) elapsed = 0:0:34:12 / Tue Jan 29 19:03:49 2019
GPGPU-Sim uArch: cycles simulated: 2254896  inst.: 37433609 (ipc=19.6) sim_rate=18233 (inst/sec) elapsed = 0:0:34:13 / Tue Jan 29 19:03:50 2019
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(1,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 2256896  inst.: 37462161 (ipc=19.5) sim_rate=18238 (inst/sec) elapsed = 0:0:34:14 / Tue Jan 29 19:03:51 2019
GPGPU-Sim uArch: cycles simulated: 2259396  inst.: 37504361 (ipc=19.5) sim_rate=18250 (inst/sec) elapsed = 0:0:34:15 / Tue Jan 29 19:03:52 2019
GPGPU-Sim uArch: cycles simulated: 2261396  inst.: 37530241 (ipc=19.4) sim_rate=18254 (inst/sec) elapsed = 0:0:34:16 / Tue Jan 29 19:03:53 2019
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(1,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 2263396  inst.: 37561337 (ipc=19.3) sim_rate=18260 (inst/sec) elapsed = 0:0:34:17 / Tue Jan 29 19:03:54 2019
GPGPU-Sim uArch: cycles simulated: 2265896  inst.: 37598721 (ipc=19.3) sim_rate=18269 (inst/sec) elapsed = 0:0:34:18 / Tue Jan 29 19:03:55 2019
GPGPU-Sim uArch: cycles simulated: 2267896  inst.: 37632513 (ipc=19.2) sim_rate=18277 (inst/sec) elapsed = 0:0:34:19 / Tue Jan 29 19:03:56 2019
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(1,0,0) tid=(309,0,0)
GPGPU-Sim uArch: cycles simulated: 2269896  inst.: 37664161 (ipc=19.2) sim_rate=18283 (inst/sec) elapsed = 0:0:34:20 / Tue Jan 29 19:03:57 2019
GPGPU-Sim uArch: cycles simulated: 2271896  inst.: 37697105 (ipc=19.2) sim_rate=18290 (inst/sec) elapsed = 0:0:34:21 / Tue Jan 29 19:03:58 2019
GPGPU-Sim uArch: cycles simulated: 2273896  inst.: 37725929 (ipc=19.1) sim_rate=18295 (inst/sec) elapsed = 0:0:34:22 / Tue Jan 29 19:03:59 2019
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 2275896  inst.: 37760553 (ipc=19.1) sim_rate=18303 (inst/sec) elapsed = 0:0:34:23 / Tue Jan 29 19:04:00 2019
GPGPU-Sim uArch: cycles simulated: 2277896  inst.: 37787225 (ipc=19.0) sim_rate=18307 (inst/sec) elapsed = 0:0:34:24 / Tue Jan 29 19:04:01 2019
GPGPU-Sim uArch: cycles simulated: 2279896  inst.: 37814841 (ipc=19.0) sim_rate=18312 (inst/sec) elapsed = 0:0:34:25 / Tue Jan 29 19:04:02 2019
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 2281896  inst.: 37846945 (ipc=18.9) sim_rate=18318 (inst/sec) elapsed = 0:0:34:26 / Tue Jan 29 19:04:03 2019
GPGPU-Sim uArch: cycles simulated: 2283896  inst.: 37878297 (ipc=18.9) sim_rate=18325 (inst/sec) elapsed = 0:0:34:27 / Tue Jan 29 19:04:04 2019
GPGPU-Sim uArch: cycles simulated: 2285896  inst.: 37911193 (ipc=18.9) sim_rate=18332 (inst/sec) elapsed = 0:0:34:28 / Tue Jan 29 19:04:05 2019
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 2288396  inst.: 37939209 (ipc=18.8) sim_rate=18336 (inst/sec) elapsed = 0:0:34:29 / Tue Jan 29 19:04:06 2019
GPGPU-Sim uArch: cycles simulated: 2290396  inst.: 37973633 (ipc=18.7) sim_rate=18344 (inst/sec) elapsed = 0:0:34:30 / Tue Jan 29 19:04:07 2019
GPGPU-Sim uArch: cycles simulated: 2292396  inst.: 38004977 (ipc=18.7) sim_rate=18351 (inst/sec) elapsed = 0:0:34:31 / Tue Jan 29 19:04:08 2019
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 2294396  inst.: 38035473 (ipc=18.7) sim_rate=18356 (inst/sec) elapsed = 0:0:34:32 / Tue Jan 29 19:04:09 2019
GPGPU-Sim uArch: cycles simulated: 2295896  inst.: 38057657 (ipc=18.6) sim_rate=18358 (inst/sec) elapsed = 0:0:34:33 / Tue Jan 29 19:04:10 2019
GPGPU-Sim uArch: cycles simulated: 2297896  inst.: 38084249 (ipc=18.6) sim_rate=18362 (inst/sec) elapsed = 0:0:34:34 / Tue Jan 29 19:04:11 2019
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,0,0) tid=(453,0,0)
GPGPU-Sim uArch: cycles simulated: 2299896  inst.: 38116017 (ipc=18.6) sim_rate=18369 (inst/sec) elapsed = 0:0:34:35 / Tue Jan 29 19:04:12 2019
GPGPU-Sim uArch: cycles simulated: 2301896  inst.: 38147825 (ipc=18.5) sim_rate=18375 (inst/sec) elapsed = 0:0:34:36 / Tue Jan 29 19:04:13 2019
GPGPU-Sim uArch: cycles simulated: 2303896  inst.: 38176225 (ipc=18.5) sim_rate=18380 (inst/sec) elapsed = 0:0:34:37 / Tue Jan 29 19:04:14 2019
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(1,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 2305896  inst.: 38209193 (ipc=18.5) sim_rate=18387 (inst/sec) elapsed = 0:0:34:38 / Tue Jan 29 19:04:15 2019
GPGPU-Sim uArch: cycles simulated: 2307396  inst.: 38233089 (ipc=18.4) sim_rate=18390 (inst/sec) elapsed = 0:0:34:39 / Tue Jan 29 19:04:16 2019
GPGPU-Sim uArch: cycles simulated: 2309396  inst.: 38262217 (ipc=18.4) sim_rate=18395 (inst/sec) elapsed = 0:0:34:40 / Tue Jan 29 19:04:17 2019
GPGPU-Sim uArch: cycles simulated: 2310896  inst.: 38286721 (ipc=18.4) sim_rate=18398 (inst/sec) elapsed = 0:0:34:41 / Tue Jan 29 19:04:18 2019
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(1,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 2311896  inst.: 38300033 (ipc=18.4) sim_rate=18395 (inst/sec) elapsed = 0:0:34:42 / Tue Jan 29 19:04:19 2019
GPGPU-Sim uArch: cycles simulated: 2313396  inst.: 38323649 (ipc=18.3) sim_rate=18398 (inst/sec) elapsed = 0:0:34:43 / Tue Jan 29 19:04:20 2019
GPGPU-Sim uArch: cycles simulated: 2314896  inst.: 38347401 (ipc=18.3) sim_rate=18400 (inst/sec) elapsed = 0:0:34:44 / Tue Jan 29 19:04:21 2019
GPGPU-Sim uArch: cycles simulated: 2316896  inst.: 38375593 (ipc=18.3) sim_rate=18405 (inst/sec) elapsed = 0:0:34:45 / Tue Jan 29 19:04:22 2019
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 2318896  inst.: 38409809 (ipc=18.3) sim_rate=18413 (inst/sec) elapsed = 0:0:34:46 / Tue Jan 29 19:04:23 2019
GPGPU-Sim uArch: cycles simulated: 2320396  inst.: 38430801 (ipc=18.2) sim_rate=18414 (inst/sec) elapsed = 0:0:34:47 / Tue Jan 29 19:04:24 2019
GPGPU-Sim uArch: cycles simulated: 2322396  inst.: 38455737 (ipc=18.2) sim_rate=18417 (inst/sec) elapsed = 0:0:34:48 / Tue Jan 29 19:04:25 2019
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(1,0,0) tid=(341,0,0)
GPGPU-Sim uArch: cycles simulated: 2324396  inst.: 38486529 (ipc=18.2) sim_rate=18423 (inst/sec) elapsed = 0:0:34:49 / Tue Jan 29 19:04:26 2019
GPGPU-Sim uArch: cycles simulated: 2326396  inst.: 38521097 (ipc=18.2) sim_rate=18431 (inst/sec) elapsed = 0:0:34:50 / Tue Jan 29 19:04:27 2019
GPGPU-Sim uArch: cycles simulated: 2327896  inst.: 38542937 (ipc=18.1) sim_rate=18432 (inst/sec) elapsed = 0:0:34:51 / Tue Jan 29 19:04:28 2019
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 2329896  inst.: 38566569 (ipc=18.1) sim_rate=18435 (inst/sec) elapsed = 0:0:34:52 / Tue Jan 29 19:04:29 2019
GPGPU-Sim uArch: cycles simulated: 2331396  inst.: 38593185 (ipc=18.1) sim_rate=18439 (inst/sec) elapsed = 0:0:34:53 / Tue Jan 29 19:04:30 2019
GPGPU-Sim uArch: cycles simulated: 2333396  inst.: 38624993 (ipc=18.1) sim_rate=18445 (inst/sec) elapsed = 0:0:34:54 / Tue Jan 29 19:04:31 2019
GPGPU-Sim uArch: cycles simulated: 2335396  inst.: 38651913 (ipc=18.0) sim_rate=18449 (inst/sec) elapsed = 0:0:34:55 / Tue Jan 29 19:04:32 2019
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(1,0,0) tid=(301,0,0)
GPGPU-Sim uArch: cycles simulated: 2336896  inst.: 38681481 (ipc=18.0) sim_rate=18454 (inst/sec) elapsed = 0:0:34:56 / Tue Jan 29 19:04:33 2019
GPGPU-Sim uArch: cycles simulated: 2338896  inst.: 38708441 (ipc=18.0) sim_rate=18458 (inst/sec) elapsed = 0:0:34:57 / Tue Jan 29 19:04:34 2019
GPGPU-Sim uArch: cycles simulated: 2340896  inst.: 38741185 (ipc=18.0) sim_rate=18465 (inst/sec) elapsed = 0:0:34:58 / Tue Jan 29 19:04:35 2019
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 2342896  inst.: 38775265 (ipc=18.0) sim_rate=18473 (inst/sec) elapsed = 0:0:34:59 / Tue Jan 29 19:04:36 2019
GPGPU-Sim uArch: cycles simulated: 2343896  inst.: 38790425 (ipc=18.0) sim_rate=18471 (inst/sec) elapsed = 0:0:35:00 / Tue Jan 29 19:04:37 2019
GPGPU-Sim uArch: cycles simulated: 2345896  inst.: 38817881 (ipc=17.9) sim_rate=18475 (inst/sec) elapsed = 0:0:35:01 / Tue Jan 29 19:04:38 2019
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 2347896  inst.: 38846401 (ipc=17.9) sim_rate=18480 (inst/sec) elapsed = 0:0:35:02 / Tue Jan 29 19:04:39 2019
GPGPU-Sim uArch: cycles simulated: 2349896  inst.: 38877825 (ipc=17.9) sim_rate=18486 (inst/sec) elapsed = 0:0:35:03 / Tue Jan 29 19:04:40 2019
GPGPU-Sim uArch: cycles simulated: 2351896  inst.: 38910169 (ipc=17.9) sim_rate=18493 (inst/sec) elapsed = 0:0:35:04 / Tue Jan 29 19:04:41 2019
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 2353896  inst.: 38939409 (ipc=17.8) sim_rate=18498 (inst/sec) elapsed = 0:0:35:05 / Tue Jan 29 19:04:42 2019
GPGPU-Sim uArch: cycles simulated: 2355896  inst.: 38969425 (ipc=17.8) sim_rate=18504 (inst/sec) elapsed = 0:0:35:06 / Tue Jan 29 19:04:43 2019
GPGPU-Sim uArch: cycles simulated: 2357896  inst.: 39000921 (ipc=17.8) sim_rate=18510 (inst/sec) elapsed = 0:0:35:07 / Tue Jan 29 19:04:44 2019
GPGPU-Sim uArch: cycles simulated: 2359396  inst.: 39021969 (ipc=17.8) sim_rate=18511 (inst/sec) elapsed = 0:0:35:08 / Tue Jan 29 19:04:45 2019
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(1,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 2361396  inst.: 39052265 (ipc=17.7) sim_rate=18516 (inst/sec) elapsed = 0:0:35:09 / Tue Jan 29 19:04:46 2019
GPGPU-Sim uArch: cycles simulated: 2363396  inst.: 39078441 (ipc=17.7) sim_rate=18520 (inst/sec) elapsed = 0:0:35:10 / Tue Jan 29 19:04:47 2019
GPGPU-Sim uArch: cycles simulated: 2364896  inst.: 39102153 (ipc=17.7) sim_rate=18523 (inst/sec) elapsed = 0:0:35:11 / Tue Jan 29 19:04:48 2019
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 2366896  inst.: 39136649 (ipc=17.7) sim_rate=18530 (inst/sec) elapsed = 0:0:35:12 / Tue Jan 29 19:04:49 2019
GPGPU-Sim uArch: cycles simulated: 2368396  inst.: 39156409 (ipc=17.7) sim_rate=18531 (inst/sec) elapsed = 0:0:35:13 / Tue Jan 29 19:04:50 2019
GPGPU-Sim uArch: cycles simulated: 2370396  inst.: 39186201 (ipc=17.7) sim_rate=18536 (inst/sec) elapsed = 0:0:35:14 / Tue Jan 29 19:04:51 2019
GPGPU-Sim uArch: cycles simulated: 2372396  inst.: 39212665 (ipc=17.6) sim_rate=18540 (inst/sec) elapsed = 0:0:35:15 / Tue Jan 29 19:04:52 2019
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 2374396  inst.: 39240513 (ipc=17.6) sim_rate=18544 (inst/sec) elapsed = 0:0:35:16 / Tue Jan 29 19:04:53 2019
GPGPU-Sim uArch: cycles simulated: 2375396  inst.: 39255905 (ipc=17.6) sim_rate=18543 (inst/sec) elapsed = 0:0:35:17 / Tue Jan 29 19:04:54 2019
GPGPU-Sim uArch: cycles simulated: 2375896  inst.: 39262193 (ipc=17.6) sim_rate=18537 (inst/sec) elapsed = 0:0:35:18 / Tue Jan 29 19:04:55 2019
GPGPU-Sim uArch: cycles simulated: 2376396  inst.: 39271201 (ipc=17.6) sim_rate=18532 (inst/sec) elapsed = 0:0:35:19 / Tue Jan 29 19:04:56 2019
GPGPU-Sim uArch: cycles simulated: 2376896  inst.: 39276241 (ipc=17.6) sim_rate=18526 (inst/sec) elapsed = 0:0:35:20 / Tue Jan 29 19:04:57 2019
GPGPU-Sim uArch: cycles simulated: 2377396  inst.: 39284305 (ipc=17.6) sim_rate=18521 (inst/sec) elapsed = 0:0:35:21 / Tue Jan 29 19:04:58 2019
GPGPU-Sim uArch: cycles simulated: 2377896  inst.: 39293289 (ipc=17.6) sim_rate=18508 (inst/sec) elapsed = 0:0:35:23 / Tue Jan 29 19:05:00 2019
GPGPU-Sim uArch: cycles simulated: 2378396  inst.: 39300137 (ipc=17.6) sim_rate=18502 (inst/sec) elapsed = 0:0:35:24 / Tue Jan 29 19:05:01 2019
GPGPU-Sim uArch: cycles simulated: 2378896  inst.: 39307273 (ipc=17.5) sim_rate=18497 (inst/sec) elapsed = 0:0:35:25 / Tue Jan 29 19:05:02 2019
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 2379396  inst.: 39313353 (ipc=17.5) sim_rate=18491 (inst/sec) elapsed = 0:0:35:26 / Tue Jan 29 19:05:03 2019
GPGPU-Sim uArch: cycles simulated: 2379896  inst.: 39319825 (ipc=17.5) sim_rate=18486 (inst/sec) elapsed = 0:0:35:27 / Tue Jan 29 19:05:04 2019
GPGPU-Sim uArch: cycles simulated: 2380396  inst.: 39328505 (ipc=17.5) sim_rate=18481 (inst/sec) elapsed = 0:0:35:28 / Tue Jan 29 19:05:05 2019
GPGPU-Sim uArch: cycles simulated: 2380896  inst.: 39334489 (ipc=17.5) sim_rate=18475 (inst/sec) elapsed = 0:0:35:29 / Tue Jan 29 19:05:06 2019
GPGPU-Sim uArch: cycles simulated: 2381396  inst.: 39344657 (ipc=17.5) sim_rate=18471 (inst/sec) elapsed = 0:0:35:30 / Tue Jan 29 19:05:07 2019
GPGPU-Sim uArch: cycles simulated: 2381896  inst.: 39350129 (ipc=17.5) sim_rate=18465 (inst/sec) elapsed = 0:0:35:31 / Tue Jan 29 19:05:08 2019
GPGPU-Sim uArch: cycles simulated: 2382396  inst.: 39357457 (ipc=17.5) sim_rate=18460 (inst/sec) elapsed = 0:0:35:32 / Tue Jan 29 19:05:09 2019
GPGPU-Sim uArch: cycles simulated: 2382896  inst.: 39364281 (ipc=17.5) sim_rate=18454 (inst/sec) elapsed = 0:0:35:33 / Tue Jan 29 19:05:10 2019
GPGPU-Sim uArch: cycles simulated: 2383396  inst.: 39371329 (ipc=17.5) sim_rate=18449 (inst/sec) elapsed = 0:0:35:34 / Tue Jan 29 19:05:11 2019
GPGPU-Sim uArch: cycles simulated: 2383896  inst.: 39380001 (ipc=17.5) sim_rate=18436 (inst/sec) elapsed = 0:0:35:36 / Tue Jan 29 19:05:13 2019
GPGPU-Sim uArch: cycles simulated: 2384396  inst.: 39389617 (ipc=17.5) sim_rate=18432 (inst/sec) elapsed = 0:0:35:37 / Tue Jan 29 19:05:14 2019
GPGPU-Sim uArch: cycles simulated: 2384896  inst.: 39395897 (ipc=17.5) sim_rate=18426 (inst/sec) elapsed = 0:0:35:38 / Tue Jan 29 19:05:15 2019
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 2385396  inst.: 39401265 (ipc=17.5) sim_rate=18420 (inst/sec) elapsed = 0:0:35:39 / Tue Jan 29 19:05:16 2019
GPGPU-Sim uArch: cycles simulated: 2385896  inst.: 39409089 (ipc=17.5) sim_rate=18415 (inst/sec) elapsed = 0:0:35:40 / Tue Jan 29 19:05:17 2019
GPGPU-Sim uArch: cycles simulated: 2386396  inst.: 39416609 (ipc=17.5) sim_rate=18410 (inst/sec) elapsed = 0:0:35:41 / Tue Jan 29 19:05:18 2019
GPGPU-Sim uArch: cycles simulated: 2386896  inst.: 39425617 (ipc=17.5) sim_rate=18405 (inst/sec) elapsed = 0:0:35:42 / Tue Jan 29 19:05:19 2019
GPGPU-Sim uArch: cycles simulated: 2387396  inst.: 39428201 (ipc=17.4) sim_rate=18398 (inst/sec) elapsed = 0:0:35:43 / Tue Jan 29 19:05:20 2019
GPGPU-Sim uArch: cycles simulated: 2387896  inst.: 39436225 (ipc=17.4) sim_rate=18393 (inst/sec) elapsed = 0:0:35:44 / Tue Jan 29 19:05:21 2019
GPGPU-Sim uArch: cycles simulated: 2388396  inst.: 39444537 (ipc=17.4) sim_rate=18389 (inst/sec) elapsed = 0:0:35:45 / Tue Jan 29 19:05:22 2019
GPGPU-Sim uArch: cycles simulated: 2388896  inst.: 39452969 (ipc=17.4) sim_rate=18384 (inst/sec) elapsed = 0:0:35:46 / Tue Jan 29 19:05:23 2019
GPGPU-Sim uArch: cycles simulated: 2389396  inst.: 39459921 (ipc=17.4) sim_rate=18379 (inst/sec) elapsed = 0:0:35:47 / Tue Jan 29 19:05:24 2019
GPGPU-Sim uArch: cycles simulated: 2389896  inst.: 39465177 (ipc=17.4) sim_rate=18372 (inst/sec) elapsed = 0:0:35:48 / Tue Jan 29 19:05:25 2019
GPGPU-Sim uArch: cycles simulated: 2390396  inst.: 39473249 (ipc=17.4) sim_rate=18368 (inst/sec) elapsed = 0:0:35:49 / Tue Jan 29 19:05:26 2019
GPGPU-Sim uArch: cycles simulated: 2390896  inst.: 39480257 (ipc=17.4) sim_rate=18362 (inst/sec) elapsed = 0:0:35:50 / Tue Jan 29 19:05:27 2019
GPGPU-Sim uArch: cycles simulated: 2391396  inst.: 39486849 (ipc=17.4) sim_rate=18348 (inst/sec) elapsed = 0:0:35:52 / Tue Jan 29 19:05:29 2019
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(1,0,0) tid=(453,0,0)
GPGPU-Sim uArch: cycles simulated: 2391896  inst.: 39493961 (ipc=17.4) sim_rate=18343 (inst/sec) elapsed = 0:0:35:53 / Tue Jan 29 19:05:30 2019
GPGPU-Sim uArch: cycles simulated: 2392396  inst.: 39498825 (ipc=17.4) sim_rate=18337 (inst/sec) elapsed = 0:0:35:54 / Tue Jan 29 19:05:31 2019
GPGPU-Sim uArch: cycles simulated: 2392896  inst.: 39506657 (ipc=17.4) sim_rate=18332 (inst/sec) elapsed = 0:0:35:55 / Tue Jan 29 19:05:32 2019
GPGPU-Sim uArch: cycles simulated: 2393396  inst.: 39513305 (ipc=17.4) sim_rate=18327 (inst/sec) elapsed = 0:0:35:56 / Tue Jan 29 19:05:33 2019
GPGPU-Sim uArch: cycles simulated: 2393896  inst.: 39520065 (ipc=17.4) sim_rate=18321 (inst/sec) elapsed = 0:0:35:57 / Tue Jan 29 19:05:34 2019
GPGPU-Sim uArch: cycles simulated: 2394396  inst.: 39523561 (ipc=17.4) sim_rate=18314 (inst/sec) elapsed = 0:0:35:58 / Tue Jan 29 19:05:35 2019
GPGPU-Sim uArch: cycles simulated: 2394896  inst.: 39533393 (ipc=17.4) sim_rate=18310 (inst/sec) elapsed = 0:0:35:59 / Tue Jan 29 19:05:36 2019
GPGPU-Sim uArch: cycles simulated: 2395396  inst.: 39540337 (ipc=17.4) sim_rate=18305 (inst/sec) elapsed = 0:0:36:00 / Tue Jan 29 19:05:37 2019
GPGPU-Sim uArch: cycles simulated: 2395896  inst.: 39545689 (ipc=17.3) sim_rate=18299 (inst/sec) elapsed = 0:0:36:01 / Tue Jan 29 19:05:38 2019
GPGPU-Sim uArch: cycles simulated: 2396396  inst.: 39551577 (ipc=17.3) sim_rate=18293 (inst/sec) elapsed = 0:0:36:02 / Tue Jan 29 19:05:39 2019
GPGPU-Sim uArch: cycles simulated: 2396896  inst.: 39557385 (ipc=17.3) sim_rate=18288 (inst/sec) elapsed = 0:0:36:03 / Tue Jan 29 19:05:40 2019
GPGPU-Sim uArch: cycles simulated: 2397396  inst.: 39566281 (ipc=17.3) sim_rate=18283 (inst/sec) elapsed = 0:0:36:04 / Tue Jan 29 19:05:41 2019
GPGPU-Sim uArch: cycles simulated: 2397896  inst.: 39574097 (ipc=17.3) sim_rate=18279 (inst/sec) elapsed = 0:0:36:05 / Tue Jan 29 19:05:42 2019
GPGPU-Sim uArch: cycles simulated: 2398396  inst.: 39582241 (ipc=17.3) sim_rate=18274 (inst/sec) elapsed = 0:0:36:06 / Tue Jan 29 19:05:43 2019
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,0,0) tid=(461,0,0)
GPGPU-Sim uArch: cycles simulated: 2398896  inst.: 39587273 (ipc=17.3) sim_rate=18268 (inst/sec) elapsed = 0:0:36:07 / Tue Jan 29 19:05:44 2019
GPGPU-Sim uArch: cycles simulated: 2399396  inst.: 39593577 (ipc=17.3) sim_rate=18262 (inst/sec) elapsed = 0:0:36:08 / Tue Jan 29 19:05:45 2019
GPGPU-Sim uArch: cycles simulated: 2399896  inst.: 39603097 (ipc=17.3) sim_rate=18258 (inst/sec) elapsed = 0:0:36:09 / Tue Jan 29 19:05:46 2019
GPGPU-Sim uArch: cycles simulated: 2400396  inst.: 39612185 (ipc=17.3) sim_rate=18254 (inst/sec) elapsed = 0:0:36:10 / Tue Jan 29 19:05:47 2019
GPGPU-Sim uArch: cycles simulated: 2400896  inst.: 39615697 (ipc=17.3) sim_rate=18247 (inst/sec) elapsed = 0:0:36:11 / Tue Jan 29 19:05:48 2019
GPGPU-Sim uArch: cycles simulated: 2401396  inst.: 39622401 (ipc=17.3) sim_rate=18242 (inst/sec) elapsed = 0:0:36:12 / Tue Jan 29 19:05:49 2019
GPGPU-Sim uArch: cycles simulated: 2401896  inst.: 39625873 (ipc=17.3) sim_rate=18235 (inst/sec) elapsed = 0:0:36:13 / Tue Jan 29 19:05:50 2019
GPGPU-Sim uArch: cycles simulated: 2402396  inst.: 39634449 (ipc=17.3) sim_rate=18231 (inst/sec) elapsed = 0:0:36:14 / Tue Jan 29 19:05:51 2019
GPGPU-Sim uArch: cycles simulated: 2402896  inst.: 39643569 (ipc=17.3) sim_rate=18226 (inst/sec) elapsed = 0:0:36:15 / Tue Jan 29 19:05:52 2019
GPGPU-Sim uArch: cycles simulated: 2403396  inst.: 39647121 (ipc=17.2) sim_rate=18220 (inst/sec) elapsed = 0:0:36:16 / Tue Jan 29 19:05:53 2019
GPGPU-Sim uArch: cycles simulated: 2403896  inst.: 39652377 (ipc=17.2) sim_rate=18214 (inst/sec) elapsed = 0:0:36:17 / Tue Jan 29 19:05:54 2019
GPGPU-Sim uArch: cycles simulated: 2404396  inst.: 39659385 (ipc=17.2) sim_rate=18209 (inst/sec) elapsed = 0:0:36:18 / Tue Jan 29 19:05:55 2019
GPGPU-Sim uArch: cycles simulated: 2404896  inst.: 39670281 (ipc=17.2) sim_rate=18205 (inst/sec) elapsed = 0:0:36:19 / Tue Jan 29 19:05:56 2019
GPGPU-Sim uArch: cycles simulated: 2405396  inst.: 39676553 (ipc=17.2) sim_rate=18200 (inst/sec) elapsed = 0:0:36:20 / Tue Jan 29 19:05:57 2019
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(1,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 2405896  inst.: 39680881 (ipc=17.2) sim_rate=18193 (inst/sec) elapsed = 0:0:36:21 / Tue Jan 29 19:05:58 2019
GPGPU-Sim uArch: cycles simulated: 2406396  inst.: 39688721 (ipc=17.2) sim_rate=18189 (inst/sec) elapsed = 0:0:36:22 / Tue Jan 29 19:05:59 2019
GPGPU-Sim uArch: cycles simulated: 2406896  inst.: 39693793 (ipc=17.2) sim_rate=18183 (inst/sec) elapsed = 0:0:36:23 / Tue Jan 29 19:06:00 2019
GPGPU-Sim uArch: cycles simulated: 2407396  inst.: 39702881 (ipc=17.2) sim_rate=18178 (inst/sec) elapsed = 0:0:36:24 / Tue Jan 29 19:06:01 2019
GPGPU-Sim uArch: cycles simulated: 2407896  inst.: 39707041 (ipc=17.2) sim_rate=18172 (inst/sec) elapsed = 0:0:36:25 / Tue Jan 29 19:06:02 2019
GPGPU-Sim uArch: cycles simulated: 2408396  inst.: 39713673 (ipc=17.2) sim_rate=18158 (inst/sec) elapsed = 0:0:36:27 / Tue Jan 29 19:06:04 2019
GPGPU-Sim uArch: cycles simulated: 2408896  inst.: 39719081 (ipc=17.2) sim_rate=18153 (inst/sec) elapsed = 0:0:36:28 / Tue Jan 29 19:06:05 2019
GPGPU-Sim uArch: cycles simulated: 2409396  inst.: 39725177 (ipc=17.2) sim_rate=18147 (inst/sec) elapsed = 0:0:36:29 / Tue Jan 29 19:06:06 2019
GPGPU-Sim uArch: cycles simulated: 2409896  inst.: 39733785 (ipc=17.2) sim_rate=18143 (inst/sec) elapsed = 0:0:36:30 / Tue Jan 29 19:06:07 2019
GPGPU-Sim uArch: cycles simulated: 2410396  inst.: 39739633 (ipc=17.1) sim_rate=18137 (inst/sec) elapsed = 0:0:36:31 / Tue Jan 29 19:06:08 2019
GPGPU-Sim uArch: cycles simulated: 2410896  inst.: 39747057 (ipc=17.1) sim_rate=18132 (inst/sec) elapsed = 0:0:36:32 / Tue Jan 29 19:06:09 2019
GPGPU-Sim uArch: cycles simulated: 2411396  inst.: 39752313 (ipc=17.1) sim_rate=18126 (inst/sec) elapsed = 0:0:36:33 / Tue Jan 29 19:06:10 2019
GPGPU-Sim uArch: cycles simulated: 2411896  inst.: 39760201 (ipc=17.1) sim_rate=18122 (inst/sec) elapsed = 0:0:36:34 / Tue Jan 29 19:06:11 2019
GPGPU-Sim uArch: cycles simulated: 2412396  inst.: 39766081 (ipc=17.1) sim_rate=18116 (inst/sec) elapsed = 0:0:36:35 / Tue Jan 29 19:06:12 2019
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(1,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 2412896  inst.: 39773561 (ipc=17.1) sim_rate=18111 (inst/sec) elapsed = 0:0:36:36 / Tue Jan 29 19:06:13 2019
GPGPU-Sim uArch: cycles simulated: 2413396  inst.: 39778073 (ipc=17.1) sim_rate=18105 (inst/sec) elapsed = 0:0:36:37 / Tue Jan 29 19:06:14 2019
GPGPU-Sim uArch: cycles simulated: 2413896  inst.: 39784553 (ipc=17.1) sim_rate=18092 (inst/sec) elapsed = 0:0:36:39 / Tue Jan 29 19:06:16 2019
GPGPU-Sim uArch: cycles simulated: 2414396  inst.: 39791945 (ipc=17.1) sim_rate=18087 (inst/sec) elapsed = 0:0:36:40 / Tue Jan 29 19:06:17 2019
GPGPU-Sim uArch: cycles simulated: 2414896  inst.: 39796505 (ipc=17.1) sim_rate=18081 (inst/sec) elapsed = 0:0:36:41 / Tue Jan 29 19:06:18 2019
GPGPU-Sim uArch: cycles simulated: 2415396  inst.: 39800169 (ipc=17.1) sim_rate=18074 (inst/sec) elapsed = 0:0:36:42 / Tue Jan 29 19:06:19 2019
GPGPU-Sim uArch: cycles simulated: 2415896  inst.: 39807473 (ipc=17.1) sim_rate=18069 (inst/sec) elapsed = 0:0:36:43 / Tue Jan 29 19:06:20 2019
GPGPU-Sim uArch: cycles simulated: 2416396  inst.: 39814161 (ipc=17.1) sim_rate=18064 (inst/sec) elapsed = 0:0:36:44 / Tue Jan 29 19:06:21 2019
GPGPU-Sim uArch: cycles simulated: 2416896  inst.: 39820089 (ipc=17.1) sim_rate=18058 (inst/sec) elapsed = 0:0:36:45 / Tue Jan 29 19:06:22 2019
GPGPU-Sim uArch: cycles simulated: 2417396  inst.: 39826105 (ipc=17.0) sim_rate=18053 (inst/sec) elapsed = 0:0:36:46 / Tue Jan 29 19:06:23 2019
GPGPU-Sim uArch: cycles simulated: 2417896  inst.: 39833801 (ipc=17.0) sim_rate=18048 (inst/sec) elapsed = 0:0:36:47 / Tue Jan 29 19:06:24 2019
GPGPU-Sim uArch: cycles simulated: 2418396  inst.: 39840849 (ipc=17.0) sim_rate=18043 (inst/sec) elapsed = 0:0:36:48 / Tue Jan 29 19:06:25 2019
GPGPU-Sim uArch: cycles simulated: 2418896  inst.: 39844593 (ipc=17.0) sim_rate=18037 (inst/sec) elapsed = 0:0:36:49 / Tue Jan 29 19:06:26 2019
GPGPU-Sim uArch: cycles simulated: 2419396  inst.: 39851569 (ipc=17.0) sim_rate=18032 (inst/sec) elapsed = 0:0:36:50 / Tue Jan 29 19:06:27 2019
GPGPU-Sim uArch: cycles simulated: 2419896  inst.: 39856841 (ipc=17.0) sim_rate=18026 (inst/sec) elapsed = 0:0:36:51 / Tue Jan 29 19:06:28 2019
GPGPU-Sim uArch: cycles simulated: 2420396  inst.: 39862201 (ipc=17.0) sim_rate=18020 (inst/sec) elapsed = 0:0:36:52 / Tue Jan 29 19:06:29 2019
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(1,0,0) tid=(421,0,0)
GPGPU-Sim uArch: cycles simulated: 2420896  inst.: 39869401 (ipc=17.0) sim_rate=18015 (inst/sec) elapsed = 0:0:36:53 / Tue Jan 29 19:06:30 2019
GPGPU-Sim uArch: cycles simulated: 2421396  inst.: 39873481 (ipc=17.0) sim_rate=18009 (inst/sec) elapsed = 0:0:36:54 / Tue Jan 29 19:06:31 2019
GPGPU-Sim uArch: cycles simulated: 2421896  inst.: 39877473 (ipc=17.0) sim_rate=18003 (inst/sec) elapsed = 0:0:36:55 / Tue Jan 29 19:06:32 2019
GPGPU-Sim uArch: cycles simulated: 2422396  inst.: 39882953 (ipc=17.0) sim_rate=17997 (inst/sec) elapsed = 0:0:36:56 / Tue Jan 29 19:06:33 2019
GPGPU-Sim uArch: cycles simulated: 2422896  inst.: 39891281 (ipc=17.0) sim_rate=17993 (inst/sec) elapsed = 0:0:36:57 / Tue Jan 29 19:06:34 2019
GPGPU-Sim uArch: cycles simulated: 2423396  inst.: 39894697 (ipc=16.9) sim_rate=17986 (inst/sec) elapsed = 0:0:36:58 / Tue Jan 29 19:06:35 2019
GPGPU-Sim uArch: cycles simulated: 2423896  inst.: 39900465 (ipc=16.9) sim_rate=17981 (inst/sec) elapsed = 0:0:36:59 / Tue Jan 29 19:06:36 2019
GPGPU-Sim uArch: cycles simulated: 2424396  inst.: 39907961 (ipc=16.9) sim_rate=17976 (inst/sec) elapsed = 0:0:37:00 / Tue Jan 29 19:06:37 2019
GPGPU-Sim uArch: cycles simulated: 2424896  inst.: 39914321 (ipc=16.9) sim_rate=17971 (inst/sec) elapsed = 0:0:37:01 / Tue Jan 29 19:06:38 2019
GPGPU-Sim uArch: cycles simulated: 2425396  inst.: 39920249 (ipc=16.9) sim_rate=17965 (inst/sec) elapsed = 0:0:37:02 / Tue Jan 29 19:06:39 2019
GPGPU-Sim uArch: cycles simulated: 2425896  inst.: 39927593 (ipc=16.9) sim_rate=17961 (inst/sec) elapsed = 0:0:37:03 / Tue Jan 29 19:06:40 2019
GPGPU-Sim uArch: cycles simulated: 2426396  inst.: 39932153 (ipc=16.9) sim_rate=17955 (inst/sec) elapsed = 0:0:37:04 / Tue Jan 29 19:06:41 2019
GPGPU-Sim uArch: cycles simulated: 2426896  inst.: 39937857 (ipc=16.9) sim_rate=17949 (inst/sec) elapsed = 0:0:37:05 / Tue Jan 29 19:06:42 2019
GPGPU-Sim uArch: cycles simulated: 2427396  inst.: 39943833 (ipc=16.9) sim_rate=17944 (inst/sec) elapsed = 0:0:37:06 / Tue Jan 29 19:06:43 2019
GPGPU-Sim uArch: cycles simulated: 2427896  inst.: 39950385 (ipc=16.9) sim_rate=17939 (inst/sec) elapsed = 0:0:37:07 / Tue Jan 29 19:06:44 2019
GPGPU-Sim uArch: cycles simulated: 2428396  inst.: 39955185 (ipc=16.9) sim_rate=17933 (inst/sec) elapsed = 0:0:37:08 / Tue Jan 29 19:06:45 2019
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(1,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 2428896  inst.: 39959593 (ipc=16.8) sim_rate=17927 (inst/sec) elapsed = 0:0:37:09 / Tue Jan 29 19:06:46 2019
GPGPU-Sim uArch: cycles simulated: 2429396  inst.: 39964649 (ipc=16.8) sim_rate=17921 (inst/sec) elapsed = 0:0:37:10 / Tue Jan 29 19:06:47 2019
GPGPU-Sim uArch: cycles simulated: 2430396  inst.: 39980449 (ipc=16.8) sim_rate=17920 (inst/sec) elapsed = 0:0:37:11 / Tue Jan 29 19:06:48 2019
GPGPU-Sim uArch: cycles simulated: 2430896  inst.: 39985577 (ipc=16.8) sim_rate=17914 (inst/sec) elapsed = 0:0:37:12 / Tue Jan 29 19:06:49 2019
GPGPU-Sim uArch: cycles simulated: 2431396  inst.: 39990969 (ipc=16.8) sim_rate=17909 (inst/sec) elapsed = 0:0:37:13 / Tue Jan 29 19:06:50 2019
GPGPU-Sim uArch: cycles simulated: 2431896  inst.: 39997489 (ipc=16.8) sim_rate=17903 (inst/sec) elapsed = 0:0:37:14 / Tue Jan 29 19:06:51 2019
GPGPU-Sim uArch: cycles simulated: 2432396  inst.: 40003633 (ipc=16.8) sim_rate=17898 (inst/sec) elapsed = 0:0:37:15 / Tue Jan 29 19:06:52 2019
GPGPU-Sim uArch: cycles simulated: 2432896  inst.: 40006505 (ipc=16.8) sim_rate=17891 (inst/sec) elapsed = 0:0:37:16 / Tue Jan 29 19:06:53 2019
GPGPU-Sim uArch: cycles simulated: 2433396  inst.: 40012521 (ipc=16.8) sim_rate=17886 (inst/sec) elapsed = 0:0:37:17 / Tue Jan 29 19:06:54 2019
GPGPU-Sim uArch: cycles simulated: 2433896  inst.: 40018225 (ipc=16.8) sim_rate=17881 (inst/sec) elapsed = 0:0:37:18 / Tue Jan 29 19:06:55 2019
GPGPU-Sim uArch: cycles simulated: 2434396  inst.: 40023169 (ipc=16.8) sim_rate=17875 (inst/sec) elapsed = 0:0:37:19 / Tue Jan 29 19:06:56 2019
GPGPU-Sim uArch: cycles simulated: 2435396  inst.: 40034281 (ipc=16.7) sim_rate=17872 (inst/sec) elapsed = 0:0:37:20 / Tue Jan 29 19:06:57 2019
GPGPU-Sim uArch: cycles simulated: 2435896  inst.: 40038433 (ipc=16.7) sim_rate=17866 (inst/sec) elapsed = 0:0:37:21 / Tue Jan 29 19:06:58 2019
GPGPU-Sim uArch: cycles simulated: 2436396  inst.: 40042625 (ipc=16.7) sim_rate=17860 (inst/sec) elapsed = 0:0:37:22 / Tue Jan 29 19:06:59 2019
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(1,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 2436896  inst.: 40047865 (ipc=16.7) sim_rate=17854 (inst/sec) elapsed = 0:0:37:23 / Tue Jan 29 19:07:00 2019
GPGPU-Sim uArch: cycles simulated: 2437396  inst.: 40054825 (ipc=16.7) sim_rate=17849 (inst/sec) elapsed = 0:0:37:24 / Tue Jan 29 19:07:01 2019
GPGPU-Sim uArch: cycles simulated: 2437896  inst.: 40059873 (ipc=16.7) sim_rate=17844 (inst/sec) elapsed = 0:0:37:25 / Tue Jan 29 19:07:02 2019
GPGPU-Sim uArch: cycles simulated: 2438396  inst.: 40064737 (ipc=16.7) sim_rate=17838 (inst/sec) elapsed = 0:0:37:26 / Tue Jan 29 19:07:03 2019
GPGPU-Sim uArch: cycles simulated: 2438896  inst.: 40068105 (ipc=16.7) sim_rate=17831 (inst/sec) elapsed = 0:0:37:27 / Tue Jan 29 19:07:04 2019
GPGPU-Sim uArch: cycles simulated: 2439396  inst.: 40076313 (ipc=16.7) sim_rate=17827 (inst/sec) elapsed = 0:0:37:28 / Tue Jan 29 19:07:05 2019
GPGPU-Sim uArch: cycles simulated: 2439896  inst.: 40079745 (ipc=16.7) sim_rate=17821 (inst/sec) elapsed = 0:0:37:29 / Tue Jan 29 19:07:06 2019
GPGPU-Sim uArch: cycles simulated: 2440896  inst.: 40092281 (ipc=16.6) sim_rate=17818 (inst/sec) elapsed = 0:0:37:30 / Tue Jan 29 19:07:07 2019
GPGPU-Sim uArch: cycles simulated: 2441396  inst.: 40098153 (ipc=16.6) sim_rate=17813 (inst/sec) elapsed = 0:0:37:31 / Tue Jan 29 19:07:08 2019
GPGPU-Sim uArch: cycles simulated: 2441896  inst.: 40101753 (ipc=16.6) sim_rate=17807 (inst/sec) elapsed = 0:0:37:32 / Tue Jan 29 19:07:09 2019
GPGPU-Sim uArch: cycles simulated: 2442396  inst.: 40106593 (ipc=16.6) sim_rate=17801 (inst/sec) elapsed = 0:0:37:33 / Tue Jan 29 19:07:10 2019
GPGPU-Sim uArch: cycles simulated: 2442896  inst.: 40113817 (ipc=16.6) sim_rate=17796 (inst/sec) elapsed = 0:0:37:34 / Tue Jan 29 19:07:11 2019
GPGPU-Sim uArch: cycles simulated: 2443396  inst.: 40120385 (ipc=16.6) sim_rate=17791 (inst/sec) elapsed = 0:0:37:35 / Tue Jan 29 19:07:12 2019
GPGPU-Sim uArch: cycles simulated: 2443896  inst.: 40127777 (ipc=16.6) sim_rate=17787 (inst/sec) elapsed = 0:0:37:36 / Tue Jan 29 19:07:13 2019
GPGPU-Sim uArch: cycles simulated: 2444396  inst.: 40132185 (ipc=16.6) sim_rate=17781 (inst/sec) elapsed = 0:0:37:37 / Tue Jan 29 19:07:14 2019
GPGPU-Sim uArch: cycles simulated: 2444896  inst.: 40136265 (ipc=16.6) sim_rate=17775 (inst/sec) elapsed = 0:0:37:38 / Tue Jan 29 19:07:15 2019
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 2445396  inst.: 40142513 (ipc=16.6) sim_rate=17770 (inst/sec) elapsed = 0:0:37:39 / Tue Jan 29 19:07:16 2019
GPGPU-Sim uArch: cycles simulated: 2446396  inst.: 40152745 (ipc=16.5) sim_rate=17766 (inst/sec) elapsed = 0:0:37:40 / Tue Jan 29 19:07:17 2019
GPGPU-Sim uArch: cycles simulated: 2446896  inst.: 40157209 (ipc=16.5) sim_rate=17760 (inst/sec) elapsed = 0:0:37:41 / Tue Jan 29 19:07:18 2019
GPGPU-Sim uArch: cycles simulated: 2447396  inst.: 40163137 (ipc=16.5) sim_rate=17755 (inst/sec) elapsed = 0:0:37:42 / Tue Jan 29 19:07:19 2019
GPGPU-Sim uArch: cycles simulated: 2447896  inst.: 40168689 (ipc=16.5) sim_rate=17750 (inst/sec) elapsed = 0:0:37:43 / Tue Jan 29 19:07:20 2019
GPGPU-Sim uArch: cycles simulated: 2448396  inst.: 40173961 (ipc=16.5) sim_rate=17744 (inst/sec) elapsed = 0:0:37:44 / Tue Jan 29 19:07:21 2019
GPGPU-Sim uArch: cycles simulated: 2448896  inst.: 40178897 (ipc=16.5) sim_rate=17739 (inst/sec) elapsed = 0:0:37:45 / Tue Jan 29 19:07:22 2019
GPGPU-Sim uArch: cycles simulated: 2449896  inst.: 40185369 (ipc=16.5) sim_rate=17734 (inst/sec) elapsed = 0:0:37:46 / Tue Jan 29 19:07:23 2019
GPGPU-Sim uArch: cycles simulated: 2450396  inst.: 40188657 (ipc=16.5) sim_rate=17727 (inst/sec) elapsed = 0:0:37:47 / Tue Jan 29 19:07:24 2019
GPGPU-Sim uArch: cycles simulated: 2450896  inst.: 40191777 (ipc=16.4) sim_rate=17721 (inst/sec) elapsed = 0:0:37:48 / Tue Jan 29 19:07:25 2019
GPGPU-Sim uArch: cycles simulated: 2451396  inst.: 40196209 (ipc=16.4) sim_rate=17715 (inst/sec) elapsed = 0:0:37:49 / Tue Jan 29 19:07:26 2019
GPGPU-Sim uArch: cycles simulated: 2451896  inst.: 40199489 (ipc=16.4) sim_rate=17709 (inst/sec) elapsed = 0:0:37:50 / Tue Jan 29 19:07:27 2019
GPGPU-Sim uArch: cycles simulated: 2452896  inst.: 40206297 (ipc=16.4) sim_rate=17704 (inst/sec) elapsed = 0:0:37:51 / Tue Jan 29 19:07:28 2019
GPGPU-Sim uArch: cycles simulated: 2453396  inst.: 40210257 (ipc=16.4) sim_rate=17698 (inst/sec) elapsed = 0:0:37:52 / Tue Jan 29 19:07:29 2019
GPGPU-Sim uArch: cycles simulated: 2453896  inst.: 40214601 (ipc=16.4) sim_rate=17692 (inst/sec) elapsed = 0:0:37:53 / Tue Jan 29 19:07:30 2019
GPGPU-Sim uArch: cycles simulated: 2454396  inst.: 40218649 (ipc=16.4) sim_rate=17686 (inst/sec) elapsed = 0:0:37:54 / Tue Jan 29 19:07:31 2019
GPGPU-Sim uArch: cycles simulated: 2454896  inst.: 40222553 (ipc=16.3) sim_rate=17680 (inst/sec) elapsed = 0:0:37:55 / Tue Jan 29 19:07:32 2019
GPGPU-Sim uArch: cycles simulated: 2455896  inst.: 40230409 (ipc=16.3) sim_rate=17675 (inst/sec) elapsed = 0:0:37:56 / Tue Jan 29 19:07:33 2019
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 2456396  inst.: 40235137 (ipc=16.3) sim_rate=17670 (inst/sec) elapsed = 0:0:37:57 / Tue Jan 29 19:07:34 2019
GPGPU-Sim uArch: cycles simulated: 2456896  inst.: 40238921 (ipc=16.3) sim_rate=17664 (inst/sec) elapsed = 0:0:37:58 / Tue Jan 29 19:07:35 2019
GPGPU-Sim uArch: cycles simulated: 2457396  inst.: 40242081 (ipc=16.3) sim_rate=17657 (inst/sec) elapsed = 0:0:37:59 / Tue Jan 29 19:07:36 2019
GPGPU-Sim uArch: cycles simulated: 2457896  inst.: 40245561 (ipc=16.3) sim_rate=17651 (inst/sec) elapsed = 0:0:38:00 / Tue Jan 29 19:07:37 2019
GPGPU-Sim uArch: cycles simulated: 2458396  inst.: 40250105 (ipc=16.3) sim_rate=17645 (inst/sec) elapsed = 0:0:38:01 / Tue Jan 29 19:07:38 2019
GPGPU-Sim uArch: cycles simulated: 2459396  inst.: 40256793 (ipc=16.2) sim_rate=17641 (inst/sec) elapsed = 0:0:38:02 / Tue Jan 29 19:07:39 2019
GPGPU-Sim uArch: cycles simulated: 2459896  inst.: 40259113 (ipc=16.2) sim_rate=17634 (inst/sec) elapsed = 0:0:38:03 / Tue Jan 29 19:07:40 2019
GPGPU-Sim uArch: cycles simulated: 2460396  inst.: 40261921 (ipc=16.2) sim_rate=17627 (inst/sec) elapsed = 0:0:38:04 / Tue Jan 29 19:07:41 2019
GPGPU-Sim uArch: cycles simulated: 2460896  inst.: 40265097 (ipc=16.2) sim_rate=17621 (inst/sec) elapsed = 0:0:38:05 / Tue Jan 29 19:07:42 2019
GPGPU-Sim uArch: cycles simulated: 2461896  inst.: 40271505 (ipc=16.2) sim_rate=17616 (inst/sec) elapsed = 0:0:38:06 / Tue Jan 29 19:07:43 2019
GPGPU-Sim uArch: cycles simulated: 2462396  inst.: 40273929 (ipc=16.1) sim_rate=17609 (inst/sec) elapsed = 0:0:38:07 / Tue Jan 29 19:07:44 2019
GPGPU-Sim uArch: cycles simulated: 2462896  inst.: 40276913 (ipc=16.1) sim_rate=17603 (inst/sec) elapsed = 0:0:38:08 / Tue Jan 29 19:07:45 2019
GPGPU-Sim uArch: cycles simulated: 2463396  inst.: 40279969 (ipc=16.1) sim_rate=17597 (inst/sec) elapsed = 0:0:38:09 / Tue Jan 29 19:07:46 2019
GPGPU-Sim uArch: cycles simulated: 2464396  inst.: 40286129 (ipc=16.1) sim_rate=17592 (inst/sec) elapsed = 0:0:38:10 / Tue Jan 29 19:07:47 2019
GPGPU-Sim uArch: cycles simulated: 2464896  inst.: 40289193 (ipc=16.1) sim_rate=17585 (inst/sec) elapsed = 0:0:38:11 / Tue Jan 29 19:07:48 2019
GPGPU-Sim uArch: cycles simulated: 2465396  inst.: 40291401 (ipc=16.1) sim_rate=17579 (inst/sec) elapsed = 0:0:38:12 / Tue Jan 29 19:07:49 2019
GPGPU-Sim uArch: cycles simulated: 2465896  inst.: 40293281 (ipc=16.0) sim_rate=17572 (inst/sec) elapsed = 0:0:38:13 / Tue Jan 29 19:07:50 2019
GPGPU-Sim uArch: cycles simulated: 2466896  inst.: 40311841 (ipc=16.0) sim_rate=17572 (inst/sec) elapsed = 0:0:38:14 / Tue Jan 29 19:07:51 2019
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 2467396  inst.: 40329129 (ipc=16.1) sim_rate=17572 (inst/sec) elapsed = 0:0:38:15 / Tue Jan 29 19:07:52 2019
GPGPU-Sim uArch: cycles simulated: 2467896  inst.: 40339681 (ipc=16.1) sim_rate=17569 (inst/sec) elapsed = 0:0:38:16 / Tue Jan 29 19:07:53 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (361566,2106396), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 13 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 2468396  inst.: 40341409 (ipc=16.1) sim_rate=17562 (inst/sec) elapsed = 0:0:38:17 / Tue Jan 29 19:07:54 2019
GPGPU-Sim uArch: cycles simulated: 2468896  inst.: 40343745 (ipc=16.0) sim_rate=17556 (inst/sec) elapsed = 0:0:38:18 / Tue Jan 29 19:07:55 2019
GPGPU-Sim uArch: cycles simulated: 2469896  inst.: 40346977 (ipc=16.0) sim_rate=17549 (inst/sec) elapsed = 0:0:38:19 / Tue Jan 29 19:07:56 2019
GPGPU-Sim uArch: cycles simulated: 2470396  inst.: 40348897 (ipc=16.0) sim_rate=17542 (inst/sec) elapsed = 0:0:38:20 / Tue Jan 29 19:07:57 2019
GPGPU-Sim uArch: cycles simulated: 2471396  inst.: 40352961 (ipc=16.0) sim_rate=17537 (inst/sec) elapsed = 0:0:38:21 / Tue Jan 29 19:07:58 2019
GPGPU-Sim uArch: cycles simulated: 2474396  inst.: 40363393 (ipc=15.9) sim_rate=17534 (inst/sec) elapsed = 0:0:38:22 / Tue Jan 29 19:07:59 2019
GPGPU-Sim uArch: cycles simulated: 2478396  inst.: 40370721 (ipc=15.7) sim_rate=17529 (inst/sec) elapsed = 0:0:38:23 / Tue Jan 29 19:08:00 2019
GPGPU-Sim uArch: cycles simulated: 2481896  inst.: 40377313 (ipc=15.6) sim_rate=17524 (inst/sec) elapsed = 0:0:38:24 / Tue Jan 29 19:08:01 2019
GPGPU-Sim uArch: cycles simulated: 2485396  inst.: 40383585 (ipc=15.5) sim_rate=17519 (inst/sec) elapsed = 0:0:38:25 / Tue Jan 29 19:08:02 2019
GPGPU-Sim uArch: cycles simulated: 2488896  inst.: 40417793 (ipc=15.4) sim_rate=17527 (inst/sec) elapsed = 0:0:38:26 / Tue Jan 29 19:08:03 2019
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (383100,2106396), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 13 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 10.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 383101
gpu_sim_insn = 5901546
gpu_ipc =      15.4047
gpu_tot_sim_cycle = 2489497
gpu_tot_sim_insn = 40427585
gpu_tot_ipc =      16.2393
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1204437
gpu_total_sim_rate=17531

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 846445
	L1I_total_cache_misses = 2382
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 835
	L1D_cache_core[1]: Access = 115341, Miss = 69888, Miss_rate = 0.606, Pending_hits = 634, Reservation_fails = 209210
	L1D_cache_core[2]: Access = 154331, Miss = 135717, Miss_rate = 0.879, Pending_hits = 458, Reservation_fails = 401836
	L1D_cache_core[3]: Access = 75437, Miss = 66098, Miss_rate = 0.876, Pending_hits = 255, Reservation_fails = 197636
	L1D_cache_core[4]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 656
	L1D_cache_core[8]: Access = 49357, Miss = 412, Miss_rate = 0.008, Pending_hits = 534, Reservation_fails = 4034
	L1D_cache_core[9]: Access = 115341, Miss = 69364, Miss_rate = 0.601, Pending_hits = 623, Reservation_fails = 205494
	L1D_cache_core[10]: Access = 154331, Miss = 136015, Miss_rate = 0.881, Pending_hits = 499, Reservation_fails = 403385
	L1D_cache_core[11]: Access = 75437, Miss = 66495, Miss_rate = 0.881, Pending_hits = 260, Reservation_fails = 197092
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 47
	L1D_total_cache_accesses = 775019
	L1D_total_cache_misses = 548141
	L1D_total_cache_miss_rate = 0.7073
	L1D_total_cache_pending_hits = 3581
	L1D_total_cache_reservation_fails = 1620435
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.066
L1C_cache:
	L1C_total_cache_accesses = 137454
	L1C_total_cache_misses = 608
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1989
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 270058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1203781
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136846
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 277827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 416638
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 844063
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2382
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 44928512
gpgpu_n_tot_w_icount = 1404016
gpgpu_n_stall_shd_mem = 2222892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 256
gpgpu_n_mem_read_global = 270058
gpgpu_n_mem_write_global = 281793
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 4705042
gpgpu_n_store_insn = 335017
gpgpu_n_shmem_insn = 26380
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4125898
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1989
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1989
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 612
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2220291
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3181092	W0_Idle:943730	W0_Scoreboard:2672806	W1:43309	W2:1125	W3:1114	W4:1199	W5:1114	W6:1072	W7:1056	W8:58145	W9:1023	W10:1023	W11:1023	W12:1081	W13:1168	W14:1644	W15:2779	W16:3225	W17:2689	W18:1620	W19:1168	W20:1081	W21:1023	W22:1023	W23:1023	W24:1026	W25:1023	W26:1023	W27:1023	W28:1023	W29:1023	W30:1023	W31:1026	W32:1265099
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160464 {8:270058,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11534888 {40:279025,72:40,136:2728,}
traffic_breakdown_coretomem[INST_ACC_R] = 2704 {8:338,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34048 {40:8,136:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36727888 {136:270058,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2254344 {8:281793,}
traffic_breakdown_memtocore[INST_ACC_R] = 45968 {136:338,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2048 {8:256,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 201 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 2489496 
mrq_lat_table:3156 	84 	256 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	482203 	69541 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	223897 	39997 	288120 	452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20708 	43809 	90613 	97863 	17047 	39 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	69589 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4469 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 18.600000 15.666667 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 11.750000 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 13.142858 11.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 22.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 15.166667 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5670/196 = 28.928572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        48        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        48        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        46        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        47        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2943
min_bank_accesses = 0!
chip skew: 493/487 = 1.01
number of total write accesses:
dram[0]:        44        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        44        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        44        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        44        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        44        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2727
min_bank_accesses = 0!
chip skew: 459/451 = 1.02
average mf latency per bank:
dram[0]:      17366     17286     21467     21044     19008     20179     14854     14847     25440     22124      2514      2647    none      none       24715     26669
dram[1]:      17684     17381     21736     21273     20947     22244     14889     15306     23272     22597      2485      2642    none      none       25526     25238
dram[2]:      17428     17364     21136     20946     19394     19296     14732     14565     22689     22019      2595      2499    none      none       24510     24258
dram[3]:      17610     17840     21415     21677     21143     21003     15345     14936     24464     22269      2649      2552    none      none       24930     25428
dram[4]:      17891     18228     20511     21545     19567     20414     14643     14911     22189     24249      2645      1399    none      none       24074     25141
dram[5]:      19320     18287     22410     22400     22481     22384     16065     15609     25719     23434      2614    none      none      none       31291     25505
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       521       533       547       550       527       490       505       330       275         0         0       550       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       531       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       500       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489497 n_nop=2487923 n_act=34 n_pre=20 n_req=944 n_rd=986 n_write=534 bw_util=0.001221
n_activity=9964 dram_eff=0.3051
bk0: 98a 2487857i bk1: 100a 2487875i bk2: 72a 2488269i bk3: 72a 2488203i bk4: 84a 2487840i bk5: 84a 2487738i bk6: 128a 2487582i bk7: 128a 2487469i bk8: 66a 2488182i bk9: 64a 2488333i bk10: 4a 2489469i bk11: 4a 2489461i bk12: 0a 2489498i bk13: 0a 2489501i bk14: 40a 2488956i bk15: 42a 2488804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0103531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489497 n_nop=2487932 n_act=33 n_pre=19 n_req=943 n_rd=980 n_write=533 bw_util=0.001216
n_activity=9800 dram_eff=0.3088
bk0: 96a 2487844i bk1: 100a 2487818i bk2: 72a 2488080i bk3: 72a 2488154i bk4: 84a 2487815i bk5: 84a 2487771i bk6: 128a 2487592i bk7: 124a 2487359i bk8: 64a 2488109i bk9: 64a 2488220i bk10: 4a 2489470i bk11: 4a 2489467i bk12: 0a 2489493i bk13: 0a 2489500i bk14: 40a 2488856i bk15: 44a 2488701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0106648
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489497 n_nop=2487915 n_act=34 n_pre=20 n_req=949 n_rd=986 n_write=542 bw_util=0.001228
n_activity=10077 dram_eff=0.3033
bk0: 96a 2488047i bk1: 96a 2487854i bk2: 72a 2488275i bk3: 72a 2488067i bk4: 84a 2487772i bk5: 88a 2487736i bk6: 128a 2487606i bk7: 128a 2487455i bk8: 64a 2488322i bk9: 66a 2488386i bk10: 4a 2489462i bk11: 4a 2489472i bk12: 0a 2489496i bk13: 0a 2489499i bk14: 40a 2488961i bk15: 44a 2488787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00913397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489497 n_nop=2487925 n_act=36 n_pre=22 n_req=944 n_rd=980 n_write=534 bw_util=0.001216
n_activity=9941 dram_eff=0.3046
bk0: 96a 2487801i bk1: 96a 2487903i bk2: 72a 2488181i bk3: 72a 2488114i bk4: 82a 2487739i bk5: 88a 2487703i bk6: 124a 2487508i bk7: 128a 2487421i bk8: 66a 2488230i bk9: 64a 2488381i bk10: 4a 2489464i bk11: 4a 2489469i bk12: 0a 2489493i bk13: 0a 2489497i bk14: 40a 2488901i bk15: 44a 2488764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0103868
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489497 n_nop=2487928 n_act=29 n_pre=15 n_req=949 n_rd=980 n_write=545 bw_util=0.001225
n_activity=9725 dram_eff=0.3136
bk0: 92a 2487984i bk1: 92a 2487968i bk2: 72a 2488288i bk3: 72a 2488110i bk4: 84a 2487706i bk5: 88a 2487676i bk6: 128a 2487470i bk7: 128a 2487467i bk8: 64a 2488257i bk9: 66a 2488236i bk10: 4a 2489451i bk11: 2a 2489468i bk12: 0a 2489495i bk13: 0a 2489499i bk14: 44a 2488827i bk15: 44a 2488663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0107893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2489497 n_nop=2487942 n_act=31 n_pre=18 n_req=941 n_rd=974 n_write=532 bw_util=0.00121
n_activity=9972 dram_eff=0.302
bk0: 94a 2487890i bk1: 94a 2487901i bk2: 72a 2488101i bk3: 72a 2488244i bk4: 84a 2487982i bk5: 86a 2487814i bk6: 128a 2487569i bk7: 124a 2487642i bk8: 64a 2488260i bk9: 64a 2488448i bk10: 4a 2489462i bk11: 0a 2489492i bk12: 0a 2489495i bk13: 0a 2489498i bk14: 44a 2488851i bk15: 44a 2488845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00966701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45954, Miss = 246, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 45717, Miss = 247, Miss_rate = 0.005, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 45673, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 46439, Miss = 246, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 45097, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 45697, Miss = 249, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 46025, Miss = 242, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 46101, Miss = 248, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 45575, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 46534, Miss = 246, Miss_rate = 0.005, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 47305, Miss = 245, Miss_rate = 0.005, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 46349, Miss = 242, Miss_rate = 0.005, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 552466
L2_total_cache_misses = 2943
L2_total_cache_miss_rate = 0.0053
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 269824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 279258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 263
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1634092
icnt_total_pkts_simt_to_mem=843483
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.445
	minimum = 6
	maximum = 321
Network latency average = 23.1638
	minimum = 6
	maximum = 257
Slowest packet = 925892
Flit latency average = 29.1354
	minimum = 6
	maximum = 253
Slowest flit = 2101582
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0263483
	minimum = 0 (at node 0)
	maximum = 0.181728 (at node 10)
Accepted packet rate average = 0.0263483
	minimum = 0 (at node 0)
	maximum = 0.181728 (at node 10)
Injected flit rate average = 0.0590296
	minimum = 0 (at node 0)
	maximum = 0.276953 (at node 10)
Accepted flit rate average= 0.0590296
	minimum = 0 (at node 0)
	maximum = 0.536757 (at node 10)
Injected packet length average = 2.24035
Accepted packet length average = 2.24035
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4719 (13 samples)
	minimum = 6 (13 samples)
	maximum = 160.846 (13 samples)
Network latency average = 13.2947 (13 samples)
	minimum = 6 (13 samples)
	maximum = 130.846 (13 samples)
Flit latency average = 14.2934 (13 samples)
	minimum = 6 (13 samples)
	maximum = 127.615 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00845641 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0597916 (13 samples)
Accepted packet rate average = 0.00845641 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0597916 (13 samples)
Injected flit rate average = 0.0190308 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0931376 (13 samples)
Accepted flit rate average = 0.0190308 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.17798 (13 samples)
Injected packet size average = 2.25045 (13 samples)
Accepted packet size average = 2.25045 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 26 sec (2306 sec)
gpgpu_simulation_rate = 17531 (inst/sec)
gpgpu_simulation_rate = 1079 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,2489497)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,2489497)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110,2489497), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1089,2489497), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 12.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 14 
gpu_sim_cycle = 1090
gpu_sim_insn = 9243
gpu_ipc =       8.4798
gpu_tot_sim_cycle = 2490587
gpu_tot_sim_insn = 40436828
gpu_tot_ipc =      16.2359
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1204437
gpu_total_sim_rate=17535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 846624
	L1I_total_cache_misses = 2384
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12928, Miss = 192, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 835
	L1D_cache_core[1]: Access = 115341, Miss = 69888, Miss_rate = 0.606, Pending_hits = 634, Reservation_fails = 209210
	L1D_cache_core[2]: Access = 154331, Miss = 135717, Miss_rate = 0.879, Pending_hits = 458, Reservation_fails = 401836
	L1D_cache_core[3]: Access = 75437, Miss = 66098, Miss_rate = 0.876, Pending_hits = 255, Reservation_fails = 197636
	L1D_cache_core[4]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 656
	L1D_cache_core[8]: Access = 49357, Miss = 412, Miss_rate = 0.008, Pending_hits = 534, Reservation_fails = 4034
	L1D_cache_core[9]: Access = 115341, Miss = 69364, Miss_rate = 0.601, Pending_hits = 623, Reservation_fails = 205494
	L1D_cache_core[10]: Access = 154331, Miss = 136015, Miss_rate = 0.881, Pending_hits = 499, Reservation_fails = 403385
	L1D_cache_core[11]: Access = 75437, Miss = 66495, Miss_rate = 0.881, Pending_hits = 260, Reservation_fails = 197092
	L1D_cache_core[12]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 47
	L1D_total_cache_accesses = 775022
	L1D_total_cache_misses = 548142
	L1D_total_cache_miss_rate = 0.7073
	L1D_total_cache_pending_hits = 3581
	L1D_total_cache_reservation_fails = 1620435
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.066
L1C_cache:
	L1C_total_cache_accesses = 137487
	L1C_total_cache_misses = 608
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1989
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 270059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1203781
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136879
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 277827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 416638
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 844240
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 44939648
gpgpu_n_tot_w_icount = 1404364
gpgpu_n_stall_shd_mem = 2222892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 256
gpgpu_n_mem_read_global = 270059
gpgpu_n_mem_write_global = 281794
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 4705044
gpgpu_n_store_insn = 335018
gpgpu_n_shmem_insn = 26380
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4126923
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1989
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1989
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 612
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2220291
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3181096	W0_Idle:945196	W0_Scoreboard:2673416	W1:43337	W2:1125	W3:1114	W4:1199	W5:1114	W6:1072	W7:1056	W8:58145	W9:1023	W10:1023	W11:1023	W12:1081	W13:1168	W14:1644	W15:2779	W16:3225	W17:2689	W18:1620	W19:1168	W20:1081	W21:1023	W22:1023	W23:1023	W24:1026	W25:1023	W26:1023	W27:1023	W28:1023	W29:1023	W30:1023	W31:1027	W32:1265418
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160472 {8:270059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11534928 {40:279026,72:40,136:2728,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34048 {40:8,136:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36728024 {136:270059,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2254352 {8:281794,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2048 {8:256,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 201 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 2490586 
mrq_lat_table:3156 	84 	256 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	482205 	69541 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	223901 	39997 	288120 	452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20709 	43809 	90613 	97863 	17047 	39 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	69590 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4471 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 18.600000 15.666667 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 11.750000 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 13.142858 11.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 22.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 15.166667 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5670/196 = 28.928572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        48        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        48        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        46        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        47        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2943
min_bank_accesses = 0!
chip skew: 493/487 = 1.01
number of total write accesses:
dram[0]:        44        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        44        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        44        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        44        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        44        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2727
min_bank_accesses = 0!
chip skew: 459/451 = 1.02
average mf latency per bank:
dram[0]:      17366     17286     21467     21044     19008     20179     14854     14847     25440     22124      2514      2647    none      none       24715     26669
dram[1]:      17684     17381     21736     21273     20947     22244     14889     15306     23272     22597      2485      2642    none      none       25526     25238
dram[2]:      17428     17364     21136     20946     19394     19296     14732     14565     22689     22019      2595      2499    none      none       24510     24258
dram[3]:      17610     17840     21415     21677     21143     21003     15345     14936     24464     22269      2649      2552    none      none       24930     25428
dram[4]:      17891     18228     20511     21545     19567     20414     14643     14911     22189     24249      2645      1541    none      none       24074     25141
dram[5]:      19320     18287     22410     22400     22481     22384     16065     15609     25719     23434      2614    none      none      none       31291     25505
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       521       533       547       550       527       490       505       330       275         0         0       550       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       531       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       500       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2490587 n_nop=2489013 n_act=34 n_pre=20 n_req=944 n_rd=986 n_write=534 bw_util=0.001221
n_activity=9964 dram_eff=0.3051
bk0: 98a 2488947i bk1: 100a 2488965i bk2: 72a 2489359i bk3: 72a 2489293i bk4: 84a 2488930i bk5: 84a 2488828i bk6: 128a 2488672i bk7: 128a 2488559i bk8: 66a 2489272i bk9: 64a 2489423i bk10: 4a 2490559i bk11: 4a 2490551i bk12: 0a 2490588i bk13: 0a 2490591i bk14: 40a 2490046i bk15: 42a 2489894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0103486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2490587 n_nop=2489022 n_act=33 n_pre=19 n_req=943 n_rd=980 n_write=533 bw_util=0.001215
n_activity=9800 dram_eff=0.3088
bk0: 96a 2488934i bk1: 100a 2488908i bk2: 72a 2489170i bk3: 72a 2489244i bk4: 84a 2488905i bk5: 84a 2488861i bk6: 128a 2488682i bk7: 124a 2488449i bk8: 64a 2489199i bk9: 64a 2489310i bk10: 4a 2490560i bk11: 4a 2490557i bk12: 0a 2490583i bk13: 0a 2490590i bk14: 40a 2489946i bk15: 44a 2489791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0106601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2490587 n_nop=2489005 n_act=34 n_pre=20 n_req=949 n_rd=986 n_write=542 bw_util=0.001227
n_activity=10077 dram_eff=0.3033
bk0: 96a 2489137i bk1: 96a 2488944i bk2: 72a 2489365i bk3: 72a 2489157i bk4: 84a 2488862i bk5: 88a 2488826i bk6: 128a 2488696i bk7: 128a 2488545i bk8: 64a 2489412i bk9: 66a 2489476i bk10: 4a 2490552i bk11: 4a 2490562i bk12: 0a 2490586i bk13: 0a 2490589i bk14: 40a 2490051i bk15: 44a 2489877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00912998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2490587 n_nop=2489015 n_act=36 n_pre=22 n_req=944 n_rd=980 n_write=534 bw_util=0.001216
n_activity=9941 dram_eff=0.3046
bk0: 96a 2488891i bk1: 96a 2488993i bk2: 72a 2489271i bk3: 72a 2489204i bk4: 82a 2488829i bk5: 88a 2488793i bk6: 124a 2488598i bk7: 128a 2488511i bk8: 66a 2489320i bk9: 64a 2489471i bk10: 4a 2490554i bk11: 4a 2490559i bk12: 0a 2490583i bk13: 0a 2490587i bk14: 40a 2489991i bk15: 44a 2489854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0103823
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2490587 n_nop=2489018 n_act=29 n_pre=15 n_req=949 n_rd=980 n_write=545 bw_util=0.001225
n_activity=9725 dram_eff=0.3136
bk0: 92a 2489074i bk1: 92a 2489058i bk2: 72a 2489378i bk3: 72a 2489200i bk4: 84a 2488796i bk5: 88a 2488766i bk6: 128a 2488560i bk7: 128a 2488557i bk8: 64a 2489347i bk9: 66a 2489326i bk10: 4a 2490541i bk11: 2a 2490558i bk12: 0a 2490585i bk13: 0a 2490589i bk14: 44a 2489917i bk15: 44a 2489753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0107846
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2490587 n_nop=2489032 n_act=31 n_pre=18 n_req=941 n_rd=974 n_write=532 bw_util=0.001209
n_activity=9972 dram_eff=0.302
bk0: 94a 2488980i bk1: 94a 2488991i bk2: 72a 2489191i bk3: 72a 2489334i bk4: 84a 2489072i bk5: 86a 2488904i bk6: 128a 2488659i bk7: 124a 2488732i bk8: 64a 2489350i bk9: 64a 2489538i bk10: 4a 2490552i bk11: 0a 2490582i bk12: 0a 2490585i bk13: 0a 2490588i bk14: 44a 2489941i bk15: 44a 2489935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00966278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45954, Miss = 246, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 45717, Miss = 247, Miss_rate = 0.005, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 45673, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 46439, Miss = 246, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 45097, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 45697, Miss = 249, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 46025, Miss = 242, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 46101, Miss = 248, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 45575, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 46537, Miss = 246, Miss_rate = 0.005, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 47305, Miss = 245, Miss_rate = 0.005, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 46350, Miss = 242, Miss_rate = 0.005, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 552470
L2_total_cache_misses = 2943
L2_total_cache_miss_rate = 0.0053
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 269825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 279259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 265
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1634108
icnt_total_pkts_simt_to_mem=843488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.625
	minimum = 6
	maximum = 10
Network latency average = 7.625
	minimum = 6
	maximum = 10
Slowest packet = 1104933
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 2477575
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 12)
Accepted packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 12)
Injected flit rate average = 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0100917 (at node 24)
Accepted flit rate average= 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0146789 (at node 12)
Injected packet length average = 2.625
Accepted packet length average = 2.625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9114 (14 samples)
	minimum = 6 (14 samples)
	maximum = 150.071 (14 samples)
Network latency average = 12.8897 (14 samples)
	minimum = 6 (14 samples)
	maximum = 122.214 (14 samples)
Flit latency average = 13.701 (14 samples)
	minimum = 6 (14 samples)
	maximum = 118.929 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0078718 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0557829 (14 samples)
Accepted packet rate average = 0.0078718 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0557829 (14 samples)
Injected flit rate average = 0.0177224 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0872057 (14 samples)
Accepted flit rate average = 0.0177224 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.166315 (14 samples)
Injected packet size average = 2.25138 (14 samples)
Accepted packet size average = 2.25138 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 26 sec (2306 sec)
gpgpu_simulation_rate = 17535 (inst/sec)
gpgpu_simulation_rate = 1080 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,2490587)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,2490587)
GPGPU-Sim uArch: cycles simulated: 2491587  inst.: 40462582 (ipc=25.8) sim_rate=17539 (inst/sec) elapsed = 0:0:38:27 / Tue Jan 29 19:08:04 2019
GPGPU-Sim uArch: cycles simulated: 2494587  inst.: 40472039 (ipc= 8.8) sim_rate=17535 (inst/sec) elapsed = 0:0:38:28 / Tue Jan 29 19:08:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5900,2490587), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 2498087  inst.: 40475154 (ipc= 5.1) sim_rate=17529 (inst/sec) elapsed = 0:0:38:29 / Tue Jan 29 19:08:06 2019
GPGPU-Sim uArch: cycles simulated: 2502087  inst.: 40475435 (ipc= 3.4) sim_rate=17521 (inst/sec) elapsed = 0:0:38:30 / Tue Jan 29 19:08:07 2019
GPGPU-Sim uArch: cycles simulated: 2506087  inst.: 40475715 (ipc= 2.5) sim_rate=17514 (inst/sec) elapsed = 0:0:38:31 / Tue Jan 29 19:08:08 2019
GPGPU-Sim uArch: cycles simulated: 2509587  inst.: 40475967 (ipc= 2.1) sim_rate=17506 (inst/sec) elapsed = 0:0:38:32 / Tue Jan 29 19:08:09 2019
GPGPU-Sim uArch: cycles simulated: 2513587  inst.: 40476247 (ipc= 1.7) sim_rate=17499 (inst/sec) elapsed = 0:0:38:33 / Tue Jan 29 19:08:10 2019
GPGPU-Sim uArch: cycles simulated: 2517087  inst.: 40476499 (ipc= 1.5) sim_rate=17492 (inst/sec) elapsed = 0:0:38:34 / Tue Jan 29 19:08:11 2019
GPGPU-Sim uArch: cycles simulated: 2520587  inst.: 40476750 (ipc= 1.3) sim_rate=17484 (inst/sec) elapsed = 0:0:38:35 / Tue Jan 29 19:08:12 2019
GPGPU-Sim uArch: cycles simulated: 2524587  inst.: 40477031 (ipc= 1.2) sim_rate=17477 (inst/sec) elapsed = 0:0:38:36 / Tue Jan 29 19:08:13 2019
GPGPU-Sim uArch: cycles simulated: 2528087  inst.: 40477283 (ipc= 1.1) sim_rate=17469 (inst/sec) elapsed = 0:0:38:37 / Tue Jan 29 19:08:14 2019
GPGPU-Sim uArch: cycles simulated: 2532087  inst.: 40477563 (ipc= 1.0) sim_rate=17462 (inst/sec) elapsed = 0:0:38:38 / Tue Jan 29 19:08:15 2019
GPGPU-Sim uArch: cycles simulated: 2535587  inst.: 40477813 (ipc= 0.9) sim_rate=17454 (inst/sec) elapsed = 0:0:38:39 / Tue Jan 29 19:08:16 2019
GPGPU-Sim uArch: cycles simulated: 2539587  inst.: 40478095 (ipc= 0.8) sim_rate=17447 (inst/sec) elapsed = 0:0:38:40 / Tue Jan 29 19:08:17 2019
GPGPU-Sim uArch: cycles simulated: 2543087  inst.: 40478346 (ipc= 0.8) sim_rate=17440 (inst/sec) elapsed = 0:0:38:41 / Tue Jan 29 19:08:18 2019
GPGPU-Sim uArch: cycles simulated: 2547087  inst.: 40478627 (ipc= 0.7) sim_rate=17432 (inst/sec) elapsed = 0:0:38:42 / Tue Jan 29 19:08:19 2019
GPGPU-Sim uArch: cycles simulated: 2550587  inst.: 40478877 (ipc= 0.7) sim_rate=17425 (inst/sec) elapsed = 0:0:38:43 / Tue Jan 29 19:08:20 2019
GPGPU-Sim uArch: cycles simulated: 2554587  inst.: 40479159 (ipc= 0.7) sim_rate=17417 (inst/sec) elapsed = 0:0:38:44 / Tue Jan 29 19:08:21 2019
GPGPU-Sim uArch: cycles simulated: 2558087  inst.: 40479409 (ipc= 0.6) sim_rate=17410 (inst/sec) elapsed = 0:0:38:45 / Tue Jan 29 19:08:22 2019
GPGPU-Sim uArch: cycles simulated: 2561587  inst.: 40479650 (ipc= 0.6) sim_rate=17403 (inst/sec) elapsed = 0:0:38:46 / Tue Jan 29 19:08:23 2019
GPGPU-Sim uArch: cycles simulated: 2565087  inst.: 40479901 (ipc= 0.6) sim_rate=17395 (inst/sec) elapsed = 0:0:38:47 / Tue Jan 29 19:08:24 2019
GPGPU-Sim uArch: cycles simulated: 2569087  inst.: 40480182 (ipc= 0.6) sim_rate=17388 (inst/sec) elapsed = 0:0:38:48 / Tue Jan 29 19:08:25 2019
GPGPU-Sim uArch: cycles simulated: 2572587  inst.: 40480432 (ipc= 0.5) sim_rate=17381 (inst/sec) elapsed = 0:0:38:49 / Tue Jan 29 19:08:26 2019
GPGPU-Sim uArch: cycles simulated: 2576087  inst.: 40480685 (ipc= 0.5) sim_rate=17373 (inst/sec) elapsed = 0:0:38:50 / Tue Jan 29 19:08:27 2019
GPGPU-Sim uArch: cycles simulated: 2579587  inst.: 40480932 (ipc= 0.5) sim_rate=17366 (inst/sec) elapsed = 0:0:38:51 / Tue Jan 29 19:08:28 2019
GPGPU-Sim uArch: cycles simulated: 2583087  inst.: 40481175 (ipc= 0.5) sim_rate=17358 (inst/sec) elapsed = 0:0:38:52 / Tue Jan 29 19:08:29 2019
GPGPU-Sim uArch: cycles simulated: 2586587  inst.: 40481427 (ipc= 0.5) sim_rate=17351 (inst/sec) elapsed = 0:0:38:53 / Tue Jan 29 19:08:30 2019
GPGPU-Sim uArch: cycles simulated: 2590087  inst.: 40481679 (ipc= 0.5) sim_rate=17344 (inst/sec) elapsed = 0:0:38:54 / Tue Jan 29 19:08:31 2019
GPGPU-Sim uArch: cycles simulated: 2593587  inst.: 40481923 (ipc= 0.4) sim_rate=17337 (inst/sec) elapsed = 0:0:38:55 / Tue Jan 29 19:08:32 2019
GPGPU-Sim uArch: cycles simulated: 2597087  inst.: 40482169 (ipc= 0.4) sim_rate=17329 (inst/sec) elapsed = 0:0:38:56 / Tue Jan 29 19:08:33 2019
GPGPU-Sim uArch: cycles simulated: 2600587  inst.: 40482421 (ipc= 0.4) sim_rate=17322 (inst/sec) elapsed = 0:0:38:57 / Tue Jan 29 19:08:34 2019
GPGPU-Sim uArch: cycles simulated: 2604587  inst.: 40482701 (ipc= 0.4) sim_rate=17315 (inst/sec) elapsed = 0:0:38:58 / Tue Jan 29 19:08:35 2019
GPGPU-Sim uArch: cycles simulated: 2608087  inst.: 40482953 (ipc= 0.4) sim_rate=17307 (inst/sec) elapsed = 0:0:38:59 / Tue Jan 29 19:08:36 2019
GPGPU-Sim uArch: cycles simulated: 2611087  inst.: 40483163 (ipc= 0.4) sim_rate=17300 (inst/sec) elapsed = 0:0:39:00 / Tue Jan 29 19:08:37 2019
GPGPU-Sim uArch: cycles simulated: 2614587  inst.: 40483415 (ipc= 0.4) sim_rate=17293 (inst/sec) elapsed = 0:0:39:01 / Tue Jan 29 19:08:38 2019
GPGPU-Sim uArch: cycles simulated: 2617587  inst.: 40483625 (ipc= 0.4) sim_rate=17285 (inst/sec) elapsed = 0:0:39:02 / Tue Jan 29 19:08:39 2019
GPGPU-Sim uArch: cycles simulated: 2621587  inst.: 40483905 (ipc= 0.4) sim_rate=17278 (inst/sec) elapsed = 0:0:39:03 / Tue Jan 29 19:08:40 2019
GPGPU-Sim uArch: cycles simulated: 2624587  inst.: 40484124 (ipc= 0.4) sim_rate=17271 (inst/sec) elapsed = 0:0:39:04 / Tue Jan 29 19:08:41 2019
GPGPU-Sim uArch: cycles simulated: 2628087  inst.: 40484367 (ipc= 0.3) sim_rate=17264 (inst/sec) elapsed = 0:0:39:05 / Tue Jan 29 19:08:42 2019
GPGPU-Sim uArch: cycles simulated: 2631587  inst.: 40484619 (ipc= 0.3) sim_rate=17256 (inst/sec) elapsed = 0:0:39:06 / Tue Jan 29 19:08:43 2019
GPGPU-Sim uArch: cycles simulated: 2635087  inst.: 40484871 (ipc= 0.3) sim_rate=17249 (inst/sec) elapsed = 0:0:39:07 / Tue Jan 29 19:08:44 2019
GPGPU-Sim uArch: cycles simulated: 2638087  inst.: 40485081 (ipc= 0.3) sim_rate=17242 (inst/sec) elapsed = 0:0:39:08 / Tue Jan 29 19:08:45 2019
GPGPU-Sim uArch: cycles simulated: 2641587  inst.: 40485333 (ipc= 0.3) sim_rate=17235 (inst/sec) elapsed = 0:0:39:09 / Tue Jan 29 19:08:46 2019
GPGPU-Sim uArch: cycles simulated: 2645087  inst.: 40485573 (ipc= 0.3) sim_rate=17227 (inst/sec) elapsed = 0:0:39:10 / Tue Jan 29 19:08:47 2019
GPGPU-Sim uArch: cycles simulated: 2648587  inst.: 40485823 (ipc= 0.3) sim_rate=17220 (inst/sec) elapsed = 0:0:39:11 / Tue Jan 29 19:08:48 2019
GPGPU-Sim uArch: cycles simulated: 2652087  inst.: 40486075 (ipc= 0.3) sim_rate=17213 (inst/sec) elapsed = 0:0:39:12 / Tue Jan 29 19:08:49 2019
GPGPU-Sim uArch: cycles simulated: 2655587  inst.: 40486325 (ipc= 0.3) sim_rate=17206 (inst/sec) elapsed = 0:0:39:13 / Tue Jan 29 19:08:50 2019
GPGPU-Sim uArch: cycles simulated: 2659087  inst.: 40486565 (ipc= 0.3) sim_rate=17199 (inst/sec) elapsed = 0:0:39:14 / Tue Jan 29 19:08:51 2019
GPGPU-Sim uArch: cycles simulated: 2662087  inst.: 40486783 (ipc= 0.3) sim_rate=17191 (inst/sec) elapsed = 0:0:39:15 / Tue Jan 29 19:08:52 2019
GPGPU-Sim uArch: cycles simulated: 2665087  inst.: 40486999 (ipc= 0.3) sim_rate=17184 (inst/sec) elapsed = 0:0:39:16 / Tue Jan 29 19:08:53 2019
GPGPU-Sim uArch: cycles simulated: 2668587  inst.: 40487242 (ipc= 0.3) sim_rate=17177 (inst/sec) elapsed = 0:0:39:17 / Tue Jan 29 19:08:54 2019
GPGPU-Sim uArch: cycles simulated: 2671587  inst.: 40487461 (ipc= 0.3) sim_rate=17170 (inst/sec) elapsed = 0:0:39:18 / Tue Jan 29 19:08:55 2019
GPGPU-Sim uArch: cycles simulated: 2675087  inst.: 40487700 (ipc= 0.3) sim_rate=17163 (inst/sec) elapsed = 0:0:39:19 / Tue Jan 29 19:08:56 2019
GPGPU-Sim uArch: cycles simulated: 2678087  inst.: 40487921 (ipc= 0.3) sim_rate=17155 (inst/sec) elapsed = 0:0:39:20 / Tue Jan 29 19:08:57 2019
GPGPU-Sim uArch: cycles simulated: 2681587  inst.: 40488161 (ipc= 0.3) sim_rate=17148 (inst/sec) elapsed = 0:0:39:21 / Tue Jan 29 19:08:58 2019
GPGPU-Sim uArch: cycles simulated: 2685087  inst.: 40488413 (ipc= 0.3) sim_rate=17141 (inst/sec) elapsed = 0:0:39:22 / Tue Jan 29 19:08:59 2019
GPGPU-Sim uArch: cycles simulated: 2688587  inst.: 40488665 (ipc= 0.3) sim_rate=17134 (inst/sec) elapsed = 0:0:39:23 / Tue Jan 29 19:09:00 2019
GPGPU-Sim uArch: cycles simulated: 2691587  inst.: 40489870 (ipc= 0.3) sim_rate=17127 (inst/sec) elapsed = 0:0:39:24 / Tue Jan 29 19:09:01 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (203615,2490587), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 14.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 15 
gpu_sim_cycle = 203616
gpu_sim_insn = 58708
gpu_ipc =       0.2883
gpu_tot_sim_cycle = 2694203
gpu_tot_sim_insn = 40495536
gpu_tot_ipc =      15.0306
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1204437
gpu_total_sim_rate=17130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 855512
	L1I_total_cache_misses = 2436
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 882
	L1D_cache_core[1]: Access = 115341, Miss = 69888, Miss_rate = 0.606, Pending_hits = 634, Reservation_fails = 209210
	L1D_cache_core[2]: Access = 154331, Miss = 135717, Miss_rate = 0.879, Pending_hits = 458, Reservation_fails = 401836
	L1D_cache_core[3]: Access = 75437, Miss = 66098, Miss_rate = 0.876, Pending_hits = 255, Reservation_fails = 197636
	L1D_cache_core[4]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 656
	L1D_cache_core[8]: Access = 49357, Miss = 412, Miss_rate = 0.008, Pending_hits = 534, Reservation_fails = 4034
	L1D_cache_core[9]: Access = 115341, Miss = 69364, Miss_rate = 0.601, Pending_hits = 623, Reservation_fails = 205494
	L1D_cache_core[10]: Access = 154331, Miss = 136015, Miss_rate = 0.881, Pending_hits = 499, Reservation_fails = 403385
	L1D_cache_core[11]: Access = 75437, Miss = 66495, Miss_rate = 0.881, Pending_hits = 260, Reservation_fails = 197092
	L1D_cache_core[12]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 778217
	L1D_total_cache_misses = 549397
	L1D_total_cache_miss_rate = 0.7060
	L1D_total_cache_pending_hits = 3581
	L1D_total_cache_reservation_fails = 1620529
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 138712
	L1C_total_cache_misses = 608
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1989
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 271188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1203781
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 138104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 277953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 416732
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 853076
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 45434368
gpgpu_n_tot_w_icount = 1419824
gpgpu_n_stall_shd_mem = 2223079
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 256
gpgpu_n_mem_read_global = 271188
gpgpu_n_mem_write_global = 282922
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 4708048
gpgpu_n_store_insn = 338020
gpgpu_n_shmem_insn = 28384
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4135068
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1989
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1989
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 612
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2220478
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3187220	W0_Idle:1155795	W0_Scoreboard:2860293	W1:57356	W2:1125	W3:1114	W4:1199	W5:1114	W6:1072	W7:1056	W8:58161	W9:1023	W10:1023	W11:1023	W12:1081	W13:1168	W14:1644	W15:2779	W16:3225	W17:2689	W18:1620	W19:1168	W20:1081	W21:1023	W22:1023	W23:1023	W24:1027	W25:1023	W26:1023	W27:1023	W28:1023	W29:1023	W30:1023	W31:1027	W32:1266842
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2169504 {8:271188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11592016 {40:280028,72:42,136:2852,}
traffic_breakdown_coretomem[INST_ACC_R] = 2768 {8:346,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34048 {40:8,136:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36881568 {136:271188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2263376 {8:282922,}
traffic_breakdown_memtocore[INST_ACC_R] = 47056 {136:346,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2048 {8:256,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 2694202 
mrq_lat_table:3156 	84 	256 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	484448 	69555 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	226043 	40080 	288136 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21750 	43847 	90629 	97891 	17053 	39 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	70718 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4877 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 18.600000 15.666667 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 11.750000 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 13.142858 11.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 22.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 15.166667 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5670/196 = 28.928572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        48        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        48        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        46        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        47        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2943
min_bank_accesses = 0!
chip skew: 493/487 = 1.01
number of total write accesses:
dram[0]:        44        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        44        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        44        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        44        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        44        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2727
min_bank_accesses = 0!
chip skew: 459/451 = 1.02
average mf latency per bank:
dram[0]:      17366     17286     21467     21044     19008     20179     15041     15110     25440     22129      2514      2647    none      none       24715     26669
dram[1]:      17684     17381     21736     21273     20947     22244     15071     15578     23272     22597      2485      2642    none      none       25526     25238
dram[2]:      17428     17364     21136     20946     19394     19296     14914     14826     22689     22019      2595      2499    none      none       24510     24258
dram[3]:      17610     17840     21415     21677     21143     21003     15533     15198     24464     22269      2649      2552    none      none       24930     25428
dram[4]:      17891     18228     20511     21545     19567     20414     14908     15173     22189     24249      2645      1612    none      none       24074     25141
dram[5]:      19320     18287     22410     22400     22481     22384     16329     15815     25719     23434      2614    none      none      none       31291     25505
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       521       533       547       550       527       490       505       330       275         0         0       550       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       531       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       500       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2694203 n_nop=2692629 n_act=34 n_pre=20 n_req=944 n_rd=986 n_write=534 bw_util=0.001128
n_activity=9964 dram_eff=0.3051
bk0: 98a 2692563i bk1: 100a 2692581i bk2: 72a 2692975i bk3: 72a 2692909i bk4: 84a 2692546i bk5: 84a 2692444i bk6: 128a 2692288i bk7: 128a 2692175i bk8: 66a 2692888i bk9: 64a 2693039i bk10: 4a 2694175i bk11: 4a 2694167i bk12: 0a 2694204i bk13: 0a 2694207i bk14: 40a 2693662i bk15: 42a 2693510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00956647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2694203 n_nop=2692638 n_act=33 n_pre=19 n_req=943 n_rd=980 n_write=533 bw_util=0.001123
n_activity=9800 dram_eff=0.3088
bk0: 96a 2692550i bk1: 100a 2692524i bk2: 72a 2692786i bk3: 72a 2692860i bk4: 84a 2692521i bk5: 84a 2692477i bk6: 128a 2692298i bk7: 124a 2692065i bk8: 64a 2692815i bk9: 64a 2692926i bk10: 4a 2694176i bk11: 4a 2694173i bk12: 0a 2694199i bk13: 0a 2694206i bk14: 40a 2693562i bk15: 44a 2693407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00985449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2694203 n_nop=2692621 n_act=34 n_pre=20 n_req=949 n_rd=986 n_write=542 bw_util=0.001134
n_activity=10077 dram_eff=0.3033
bk0: 96a 2692753i bk1: 96a 2692560i bk2: 72a 2692981i bk3: 72a 2692773i bk4: 84a 2692478i bk5: 88a 2692442i bk6: 128a 2692312i bk7: 128a 2692161i bk8: 64a 2693028i bk9: 66a 2693092i bk10: 4a 2694168i bk11: 4a 2694178i bk12: 0a 2694202i bk13: 0a 2694205i bk14: 40a 2693667i bk15: 44a 2693493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00843997
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2694203 n_nop=2692631 n_act=36 n_pre=22 n_req=944 n_rd=980 n_write=534 bw_util=0.001124
n_activity=9941 dram_eff=0.3046
bk0: 96a 2692507i bk1: 96a 2692609i bk2: 72a 2692887i bk3: 72a 2692820i bk4: 82a 2692445i bk5: 88a 2692409i bk6: 124a 2692214i bk7: 128a 2692127i bk8: 66a 2692936i bk9: 64a 2693087i bk10: 4a 2694170i bk11: 4a 2694175i bk12: 0a 2694199i bk13: 0a 2694203i bk14: 40a 2693607i bk15: 44a 2693470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00959764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2694203 n_nop=2692634 n_act=29 n_pre=15 n_req=949 n_rd=980 n_write=545 bw_util=0.001132
n_activity=9725 dram_eff=0.3136
bk0: 92a 2692690i bk1: 92a 2692674i bk2: 72a 2692994i bk3: 72a 2692816i bk4: 84a 2692412i bk5: 88a 2692382i bk6: 128a 2692176i bk7: 128a 2692173i bk8: 64a 2692963i bk9: 66a 2692942i bk10: 4a 2694157i bk11: 2a 2694174i bk12: 0a 2694201i bk13: 0a 2694205i bk14: 44a 2693533i bk15: 44a 2693369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00996955
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2694203 n_nop=2692648 n_act=31 n_pre=18 n_req=941 n_rd=974 n_write=532 bw_util=0.001118
n_activity=9972 dram_eff=0.302
bk0: 94a 2692596i bk1: 94a 2692607i bk2: 72a 2692807i bk3: 72a 2692950i bk4: 84a 2692688i bk5: 86a 2692520i bk6: 128a 2692275i bk7: 124a 2692348i bk8: 64a 2692966i bk9: 64a 2693154i bk10: 4a 2694168i bk11: 0a 2694198i bk12: 0a 2694201i bk13: 0a 2694204i bk14: 44a 2693557i bk15: 44a 2693551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00893251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46103, Miss = 246, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 45935, Miss = 247, Miss_rate = 0.005, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 45819, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 46655, Miss = 246, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 45243, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 45913, Miss = 249, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 46171, Miss = 242, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 46317, Miss = 248, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 45791, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 46753, Miss = 246, Miss_rate = 0.005, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 47521, Miss = 245, Miss_rate = 0.005, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 46512, Miss = 242, Miss_rate = 0.005, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 554733
L2_total_cache_misses = 2943
L2_total_cache_miss_rate = 0.0053
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 270954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 271
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1640911
icnt_total_pkts_simt_to_mem=847253
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46575
	minimum = 6
	maximum = 140
Network latency average = 8.31485
	minimum = 6
	maximum = 129
Slowest packet = 1104994
Flit latency average = 7.72568
	minimum = 6
	maximum = 125
Slowest flit = 2477726
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000823264
	minimum = 0 (at node 1)
	maximum = 0.0106278 (at node 14)
Accepted packet rate average = 0.000823264
	minimum = 0 (at node 1)
	maximum = 0.0106278 (at node 14)
Injected flit rate average = 0.00192228
	minimum = 0 (at node 1)
	maximum = 0.0168061 (at node 14)
Accepted flit rate average= 0.00192228
	minimum = 0 (at node 1)
	maximum = 0.0321979 (at node 14)
Injected packet length average = 2.33495
Accepted packet length average = 2.33495
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4817 (15 samples)
	minimum = 6 (15 samples)
	maximum = 149.4 (15 samples)
Network latency average = 12.5847 (15 samples)
	minimum = 6 (15 samples)
	maximum = 122.667 (15 samples)
Flit latency average = 13.3026 (15 samples)
	minimum = 6 (15 samples)
	maximum = 119.333 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0074019 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0527726 (15 samples)
Accepted packet rate average = 0.0074019 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0527726 (15 samples)
Injected flit rate average = 0.016669 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0825124 (15 samples)
Accepted flit rate average = 0.016669 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.157374 (15 samples)
Injected packet size average = 2.252 (15 samples)
Accepted packet size average = 2.252 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 24 sec (2364 sec)
gpgpu_simulation_rate = 17130 (inst/sec)
gpgpu_simulation_rate = 1139 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,2694203)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,2694203)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(1,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 2694703  inst.: 40528474 (ipc=65.9) sim_rate=17136 (inst/sec) elapsed = 0:0:39:25 / Tue Jan 29 19:09:02 2019
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(1,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 2696203  inst.: 40638667 (ipc=71.6) sim_rate=17176 (inst/sec) elapsed = 0:0:39:26 / Tue Jan 29 19:09:03 2019
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,0,0) tid=(360,0,0)
GPGPU-Sim uArch: cycles simulated: 2698203  inst.: 40803405 (ipc=77.0) sim_rate=17238 (inst/sec) elapsed = 0:0:39:27 / Tue Jan 29 19:09:04 2019
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(1,0,0) tid=(295,0,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(1,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 2699703  inst.: 40925871 (ipc=78.2) sim_rate=17282 (inst/sec) elapsed = 0:0:39:28 / Tue Jan 29 19:09:05 2019
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 2701203  inst.: 41049149 (ipc=79.1) sim_rate=17327 (inst/sec) elapsed = 0:0:39:29 / Tue Jan 29 19:09:06 2019
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 2703203  inst.: 41211857 (ipc=79.6) sim_rate=17388 (inst/sec) elapsed = 0:0:39:30 / Tue Jan 29 19:09:07 2019
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(1,0,0) tid=(300,0,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 2704703  inst.: 41333642 (ipc=79.8) sim_rate=17432 (inst/sec) elapsed = 0:0:39:31 / Tue Jan 29 19:09:08 2019
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(1,0,0) tid=(461,0,0)
GPGPU-Sim uArch: cycles simulated: 2706203  inst.: 41453968 (ipc=79.9) sim_rate=17476 (inst/sec) elapsed = 0:0:39:32 / Tue Jan 29 19:09:09 2019
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(1,0,0) tid=(443,0,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(1,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 2708203  inst.: 41616035 (ipc=80.0) sim_rate=17537 (inst/sec) elapsed = 0:0:39:33 / Tue Jan 29 19:09:10 2019
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(1,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 2709703  inst.: 41740142 (ipc=80.3) sim_rate=17582 (inst/sec) elapsed = 0:0:39:34 / Tue Jan 29 19:09:11 2019
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(0,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 2711203  inst.: 41863112 (ipc=80.4) sim_rate=17626 (inst/sec) elapsed = 0:0:39:35 / Tue Jan 29 19:09:12 2019
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(1,0,0) tid=(472,0,0)
GPGPU-Sim uArch: cycles simulated: 2712703  inst.: 41984736 (ipc=80.5) sim_rate=17670 (inst/sec) elapsed = 0:0:39:36 / Tue Jan 29 19:09:13 2019
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(1,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 2714203  inst.: 42109592 (ipc=80.7) sim_rate=17715 (inst/sec) elapsed = 0:0:39:37 / Tue Jan 29 19:09:14 2019
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(0,0,0) tid=(359,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(1,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 2715703  inst.: 42229104 (ipc=80.6) sim_rate=17758 (inst/sec) elapsed = 0:0:39:38 / Tue Jan 29 19:09:15 2019
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 2717703  inst.: 42390790 (ipc=80.6) sim_rate=17818 (inst/sec) elapsed = 0:0:39:39 / Tue Jan 29 19:09:16 2019
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 2719203  inst.: 42508722 (ipc=80.5) sim_rate=17860 (inst/sec) elapsed = 0:0:39:40 / Tue Jan 29 19:09:17 2019
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,0,0) tid=(463,0,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(1,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 2720703  inst.: 42626340 (ipc=80.4) sim_rate=17902 (inst/sec) elapsed = 0:0:39:41 / Tue Jan 29 19:09:18 2019
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(0,0,0) tid=(328,0,0)
GPGPU-Sim uArch: cycles simulated: 2722203  inst.: 42740661 (ipc=80.2) sim_rate=17943 (inst/sec) elapsed = 0:0:39:42 / Tue Jan 29 19:09:19 2019
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(0,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 2723703  inst.: 42852069 (ipc=79.9) sim_rate=17982 (inst/sec) elapsed = 0:0:39:43 / Tue Jan 29 19:09:20 2019
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(1,0,0) tid=(355,0,0)
GPGPU-Sim uArch: cycles simulated: 2725703  inst.: 42994240 (ipc=79.3) sim_rate=18034 (inst/sec) elapsed = 0:0:39:44 / Tue Jan 29 19:09:21 2019
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(1,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 2727203  inst.: 43097361 (ipc=78.8) sim_rate=18070 (inst/sec) elapsed = 0:0:39:45 / Tue Jan 29 19:09:22 2019
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(0,0,0) tid=(414,0,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(0,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 2729203  inst.: 43226783 (ipc=78.0) sim_rate=18116 (inst/sec) elapsed = 0:0:39:46 / Tue Jan 29 19:09:23 2019
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 2730703  inst.: 43322551 (ipc=77.5) sim_rate=18149 (inst/sec) elapsed = 0:0:39:47 / Tue Jan 29 19:09:24 2019
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(1,0,0) tid=(362,0,0)
GPGPU-Sim uArch: cycles simulated: 2732703  inst.: 43437183 (ipc=76.4) sim_rate=18189 (inst/sec) elapsed = 0:0:39:48 / Tue Jan 29 19:09:25 2019
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(1,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 2734703  inst.: 43543424 (ipc=75.3) sim_rate=18226 (inst/sec) elapsed = 0:0:39:49 / Tue Jan 29 19:09:26 2019
GPGPU-Sim uArch: cycles simulated: 2736203  inst.: 43615505 (ipc=74.3) sim_rate=18249 (inst/sec) elapsed = 0:0:39:50 / Tue Jan 29 19:09:27 2019
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(0,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 2736703  inst.: 43639944 (ipc=74.0) sim_rate=18251 (inst/sec) elapsed = 0:0:39:51 / Tue Jan 29 19:09:28 2019
GPGPU-Sim uArch: cycles simulated: 2737203  inst.: 43663305 (ipc=73.7) sim_rate=18253 (inst/sec) elapsed = 0:0:39:52 / Tue Jan 29 19:09:29 2019
GPGPU-Sim uArch: cycles simulated: 2737703  inst.: 43683625 (ipc=73.3) sim_rate=18254 (inst/sec) elapsed = 0:0:39:53 / Tue Jan 29 19:09:30 2019
GPGPU-Sim uArch: cycles simulated: 2738203  inst.: 43705606 (ipc=73.0) sim_rate=18256 (inst/sec) elapsed = 0:0:39:54 / Tue Jan 29 19:09:31 2019
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(1,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 2738703  inst.: 43727232 (ipc=72.6) sim_rate=18257 (inst/sec) elapsed = 0:0:39:55 / Tue Jan 29 19:09:32 2019
GPGPU-Sim uArch: cycles simulated: 2739203  inst.: 43748584 (ipc=72.3) sim_rate=18259 (inst/sec) elapsed = 0:0:39:56 / Tue Jan 29 19:09:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45163,2694203), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 16 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 2739703  inst.: 43770152 (ipc=72.0) sim_rate=18260 (inst/sec) elapsed = 0:0:39:57 / Tue Jan 29 19:09:34 2019
GPGPU-Sim uArch: cycles simulated: 2740203  inst.: 43786752 (ipc=71.5) sim_rate=18259 (inst/sec) elapsed = 0:0:39:58 / Tue Jan 29 19:09:35 2019
GPGPU-Sim uArch: cycles simulated: 2740703  inst.: 43807840 (ipc=71.2) sim_rate=18260 (inst/sec) elapsed = 0:0:39:59 / Tue Jan 29 19:09:36 2019
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(1,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 2741203  inst.: 43828728 (ipc=70.9) sim_rate=18261 (inst/sec) elapsed = 0:0:40:00 / Tue Jan 29 19:09:37 2019
GPGPU-Sim uArch: cycles simulated: 2741703  inst.: 43849744 (ipc=70.6) sim_rate=18263 (inst/sec) elapsed = 0:0:40:01 / Tue Jan 29 19:09:38 2019
GPGPU-Sim uArch: cycles simulated: 2742703  inst.: 43888328 (ipc=70.0) sim_rate=18271 (inst/sec) elapsed = 0:0:40:02 / Tue Jan 29 19:09:39 2019
GPGPU-Sim uArch: cycles simulated: 2743203  inst.: 43909472 (ipc=69.7) sim_rate=18272 (inst/sec) elapsed = 0:0:40:03 / Tue Jan 29 19:09:40 2019
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 2743703  inst.: 43930480 (ipc=69.4) sim_rate=18273 (inst/sec) elapsed = 0:0:40:04 / Tue Jan 29 19:09:41 2019
GPGPU-Sim uArch: cycles simulated: 2744203  inst.: 43946976 (ipc=69.0) sim_rate=18273 (inst/sec) elapsed = 0:0:40:05 / Tue Jan 29 19:09:42 2019
GPGPU-Sim uArch: cycles simulated: 2744703  inst.: 43968184 (ipc=68.8) sim_rate=18274 (inst/sec) elapsed = 0:0:40:06 / Tue Jan 29 19:09:43 2019
GPGPU-Sim uArch: cycles simulated: 2745203  inst.: 43989096 (ipc=68.5) sim_rate=18275 (inst/sec) elapsed = 0:0:40:07 / Tue Jan 29 19:09:44 2019
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 2746203  inst.: 44029992 (ipc=68.0) sim_rate=18284 (inst/sec) elapsed = 0:0:40:08 / Tue Jan 29 19:09:45 2019
GPGPU-Sim uArch: cycles simulated: 2746703  inst.: 44047696 (ipc=67.7) sim_rate=18284 (inst/sec) elapsed = 0:0:40:09 / Tue Jan 29 19:09:46 2019
GPGPU-Sim uArch: cycles simulated: 2747203  inst.: 44068496 (ipc=67.4) sim_rate=18285 (inst/sec) elapsed = 0:0:40:10 / Tue Jan 29 19:09:47 2019
GPGPU-Sim uArch: cycles simulated: 2747703  inst.: 44089600 (ipc=67.2) sim_rate=18286 (inst/sec) elapsed = 0:0:40:11 / Tue Jan 29 19:09:48 2019
GPGPU-Sim uArch: cycles simulated: 2748203  inst.: 44110496 (ipc=66.9) sim_rate=18287 (inst/sec) elapsed = 0:0:40:12 / Tue Jan 29 19:09:49 2019
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(1,0,0) tid=(431,0,0)
GPGPU-Sim uArch: cycles simulated: 2748703  inst.: 44127640 (ipc=66.6) sim_rate=18287 (inst/sec) elapsed = 0:0:40:13 / Tue Jan 29 19:09:50 2019
GPGPU-Sim uArch: cycles simulated: 2749203  inst.: 44148472 (ipc=66.4) sim_rate=18288 (inst/sec) elapsed = 0:0:40:14 / Tue Jan 29 19:09:51 2019
GPGPU-Sim uArch: cycles simulated: 2749703  inst.: 44169272 (ipc=66.2) sim_rate=18289 (inst/sec) elapsed = 0:0:40:15 / Tue Jan 29 19:09:52 2019
GPGPU-Sim uArch: cycles simulated: 2750203  inst.: 44190120 (ipc=66.0) sim_rate=18290 (inst/sec) elapsed = 0:0:40:16 / Tue Jan 29 19:09:53 2019
GPGPU-Sim uArch: cycles simulated: 2750703  inst.: 44206352 (ipc=65.7) sim_rate=18289 (inst/sec) elapsed = 0:0:40:17 / Tue Jan 29 19:09:54 2019
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(1,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 2751703  inst.: 44248384 (ipc=65.3) sim_rate=18299 (inst/sec) elapsed = 0:0:40:18 / Tue Jan 29 19:09:55 2019
GPGPU-Sim uArch: cycles simulated: 2752203  inst.: 44269400 (ipc=65.1) sim_rate=18300 (inst/sec) elapsed = 0:0:40:19 / Tue Jan 29 19:09:56 2019
GPGPU-Sim uArch: cycles simulated: 2752703  inst.: 44287848 (ipc=64.8) sim_rate=18300 (inst/sec) elapsed = 0:0:40:20 / Tue Jan 29 19:09:57 2019
GPGPU-Sim uArch: cycles simulated: 2753203  inst.: 44306984 (ipc=64.6) sim_rate=18301 (inst/sec) elapsed = 0:0:40:21 / Tue Jan 29 19:09:58 2019
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(1,0,0) tid=(367,0,0)
GPGPU-Sim uArch: cycles simulated: 2753703  inst.: 44328016 (ipc=64.4) sim_rate=18302 (inst/sec) elapsed = 0:0:40:22 / Tue Jan 29 19:09:59 2019
GPGPU-Sim uArch: cycles simulated: 2754703  inst.: 44370080 (ipc=64.0) sim_rate=18312 (inst/sec) elapsed = 0:0:40:23 / Tue Jan 29 19:10:00 2019
GPGPU-Sim uArch: cycles simulated: 2755203  inst.: 44386608 (ipc=63.8) sim_rate=18311 (inst/sec) elapsed = 0:0:40:24 / Tue Jan 29 19:10:01 2019
GPGPU-Sim uArch: cycles simulated: 2755703  inst.: 44407688 (ipc=63.6) sim_rate=18312 (inst/sec) elapsed = 0:0:40:25 / Tue Jan 29 19:10:02 2019
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2756203  inst.: 44428704 (ipc=63.4) sim_rate=18313 (inst/sec) elapsed = 0:0:40:26 / Tue Jan 29 19:10:03 2019
GPGPU-Sim uArch: cycles simulated: 2756703  inst.: 44449592 (ipc=63.3) sim_rate=18314 (inst/sec) elapsed = 0:0:40:27 / Tue Jan 29 19:10:04 2019
GPGPU-Sim uArch: cycles simulated: 2757203  inst.: 44465896 (ipc=63.0) sim_rate=18313 (inst/sec) elapsed = 0:0:40:28 / Tue Jan 29 19:10:05 2019
GPGPU-Sim uArch: cycles simulated: 2757703  inst.: 44486832 (ipc=62.9) sim_rate=18314 (inst/sec) elapsed = 0:0:40:29 / Tue Jan 29 19:10:06 2019
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 2758703  inst.: 44528608 (ipc=62.5) sim_rate=18324 (inst/sec) elapsed = 0:0:40:30 / Tue Jan 29 19:10:07 2019
GPGPU-Sim uArch: cycles simulated: 2759203  inst.: 44545288 (ipc=62.3) sim_rate=18323 (inst/sec) elapsed = 0:0:40:31 / Tue Jan 29 19:10:08 2019
GPGPU-Sim uArch: cycles simulated: 2759703  inst.: 44566272 (ipc=62.1) sim_rate=18324 (inst/sec) elapsed = 0:0:40:32 / Tue Jan 29 19:10:09 2019
GPGPU-Sim uArch: cycles simulated: 2760203  inst.: 44587256 (ipc=62.0) sim_rate=18326 (inst/sec) elapsed = 0:0:40:33 / Tue Jan 29 19:10:10 2019
GPGPU-Sim uArch: cycles simulated: 2760703  inst.: 44608152 (ipc=61.8) sim_rate=18327 (inst/sec) elapsed = 0:0:40:34 / Tue Jan 29 19:10:11 2019
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(1,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 2761203  inst.: 44629200 (ipc=61.7) sim_rate=18328 (inst/sec) elapsed = 0:0:40:35 / Tue Jan 29 19:10:12 2019
GPGPU-Sim uArch: cycles simulated: 2762203  inst.: 44666672 (ipc=61.3) sim_rate=18336 (inst/sec) elapsed = 0:0:40:36 / Tue Jan 29 19:10:13 2019
GPGPU-Sim uArch: cycles simulated: 2762703  inst.: 44687576 (ipc=61.2) sim_rate=18337 (inst/sec) elapsed = 0:0:40:37 / Tue Jan 29 19:10:14 2019
GPGPU-Sim uArch: cycles simulated: 2763203  inst.: 44708632 (ipc=61.1) sim_rate=18338 (inst/sec) elapsed = 0:0:40:38 / Tue Jan 29 19:10:15 2019
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(1,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 2763703  inst.: 44726623 (ipc=60.9) sim_rate=18338 (inst/sec) elapsed = 0:0:40:39 / Tue Jan 29 19:10:16 2019
GPGPU-Sim uArch: cycles simulated: 2764203  inst.: 44747421 (ipc=60.7) sim_rate=18339 (inst/sec) elapsed = 0:0:40:40 / Tue Jan 29 19:10:17 2019
GPGPU-Sim uArch: cycles simulated: 2764703  inst.: 44768141 (ipc=60.6) sim_rate=18340 (inst/sec) elapsed = 0:0:40:41 / Tue Jan 29 19:10:18 2019
GPGPU-Sim uArch: cycles simulated: 2765703  inst.: 44804985 (ipc=60.3) sim_rate=18347 (inst/sec) elapsed = 0:0:40:42 / Tue Jan 29 19:10:19 2019
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,0,0) tid=(393,0,0)
GPGPU-Sim uArch: cycles simulated: 2766203  inst.: 44825136 (ipc=60.1) sim_rate=18348 (inst/sec) elapsed = 0:0:40:43 / Tue Jan 29 19:10:20 2019
GPGPU-Sim uArch: cycles simulated: 2766703  inst.: 44845093 (ipc=60.0) sim_rate=18349 (inst/sec) elapsed = 0:0:40:44 / Tue Jan 29 19:10:21 2019
GPGPU-Sim uArch: cycles simulated: 2767203  inst.: 44864936 (ipc=59.9) sim_rate=18349 (inst/sec) elapsed = 0:0:40:45 / Tue Jan 29 19:10:22 2019
GPGPU-Sim uArch: cycles simulated: 2767703  inst.: 44882816 (ipc=59.7) sim_rate=18349 (inst/sec) elapsed = 0:0:40:46 / Tue Jan 29 19:10:23 2019
GPGPU-Sim uArch: cycles simulated: 2768203  inst.: 44902669 (ipc=59.6) sim_rate=18350 (inst/sec) elapsed = 0:0:40:47 / Tue Jan 29 19:10:24 2019
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(1,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 2769203  inst.: 44943952 (ipc=59.3) sim_rate=18359 (inst/sec) elapsed = 0:0:40:48 / Tue Jan 29 19:10:25 2019
GPGPU-Sim uArch: cycles simulated: 2769703  inst.: 44961464 (ipc=59.2) sim_rate=18359 (inst/sec) elapsed = 0:0:40:49 / Tue Jan 29 19:10:26 2019
GPGPU-Sim uArch: cycles simulated: 2770203  inst.: 44980640 (ipc=59.0) sim_rate=18359 (inst/sec) elapsed = 0:0:40:50 / Tue Jan 29 19:10:27 2019
GPGPU-Sim uArch: cycles simulated: 2770703  inst.: 45000598 (ipc=58.9) sim_rate=18360 (inst/sec) elapsed = 0:0:40:51 / Tue Jan 29 19:10:28 2019
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(1,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 2771203  inst.: 45020324 (ipc=58.8) sim_rate=18360 (inst/sec) elapsed = 0:0:40:52 / Tue Jan 29 19:10:29 2019
GPGPU-Sim uArch: cycles simulated: 2771703  inst.: 45037792 (ipc=58.6) sim_rate=18360 (inst/sec) elapsed = 0:0:40:53 / Tue Jan 29 19:10:30 2019
GPGPU-Sim uArch: cycles simulated: 2772703  inst.: 45079097 (ipc=58.4) sim_rate=18369 (inst/sec) elapsed = 0:0:40:54 / Tue Jan 29 19:10:31 2019
GPGPU-Sim uArch: cycles simulated: 2773203  inst.: 45099430 (ipc=58.3) sim_rate=18370 (inst/sec) elapsed = 0:0:40:55 / Tue Jan 29 19:10:32 2019
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(1,0,0) tid=(374,0,0)
GPGPU-Sim uArch: cycles simulated: 2773703  inst.: 45117309 (ipc=58.1) sim_rate=18370 (inst/sec) elapsed = 0:0:40:56 / Tue Jan 29 19:10:33 2019
GPGPU-Sim uArch: cycles simulated: 2774203  inst.: 45137215 (ipc=58.0) sim_rate=18370 (inst/sec) elapsed = 0:0:40:57 / Tue Jan 29 19:10:34 2019
GPGPU-Sim uArch: cycles simulated: 2774703  inst.: 45156742 (ipc=57.9) sim_rate=18371 (inst/sec) elapsed = 0:0:40:58 / Tue Jan 29 19:10:35 2019
GPGPU-Sim uArch: cycles simulated: 2775203  inst.: 45176192 (ipc=57.8) sim_rate=18371 (inst/sec) elapsed = 0:0:40:59 / Tue Jan 29 19:10:36 2019
GPGPU-Sim uArch: cycles simulated: 2776203  inst.: 45214508 (ipc=57.5) sim_rate=18379 (inst/sec) elapsed = 0:0:41:00 / Tue Jan 29 19:10:37 2019
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(1,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 2776703  inst.: 45234841 (ipc=57.4) sim_rate=18380 (inst/sec) elapsed = 0:0:41:01 / Tue Jan 29 19:10:38 2019
GPGPU-Sim uArch: cycles simulated: 2777203  inst.: 45252917 (ipc=57.3) sim_rate=18380 (inst/sec) elapsed = 0:0:41:02 / Tue Jan 29 19:10:39 2019
GPGPU-Sim uArch: cycles simulated: 2777703  inst.: 45272809 (ipc=57.2) sim_rate=18381 (inst/sec) elapsed = 0:0:41:03 / Tue Jan 29 19:10:40 2019
GPGPU-Sim uArch: cycles simulated: 2778203  inst.: 45292062 (ipc=57.1) sim_rate=18381 (inst/sec) elapsed = 0:0:41:04 / Tue Jan 29 19:10:41 2019
GPGPU-Sim uArch: cycles simulated: 2778703  inst.: 45311432 (ipc=57.0) sim_rate=18381 (inst/sec) elapsed = 0:0:41:05 / Tue Jan 29 19:10:42 2019
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 2779703  inst.: 45348885 (ipc=56.8) sim_rate=18389 (inst/sec) elapsed = 0:0:41:06 / Tue Jan 29 19:10:43 2019
GPGPU-Sim uArch: cycles simulated: 2780203  inst.: 45368999 (ipc=56.7) sim_rate=18390 (inst/sec) elapsed = 0:0:41:07 / Tue Jan 29 19:10:44 2019
GPGPU-Sim uArch: cycles simulated: 2780703  inst.: 45386166 (ipc=56.5) sim_rate=18389 (inst/sec) elapsed = 0:0:41:08 / Tue Jan 29 19:10:45 2019
GPGPU-Sim uArch: cycles simulated: 2781203  inst.: 45405590 (ipc=56.4) sim_rate=18390 (inst/sec) elapsed = 0:0:41:09 / Tue Jan 29 19:10:46 2019
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(1,0,0) tid=(329,0,0)
GPGPU-Sim uArch: cycles simulated: 2781703  inst.: 45424662 (ipc=56.3) sim_rate=18390 (inst/sec) elapsed = 0:0:41:10 / Tue Jan 29 19:10:47 2019
GPGPU-Sim uArch: cycles simulated: 2782203  inst.: 45443388 (ipc=56.2) sim_rate=18390 (inst/sec) elapsed = 0:0:41:11 / Tue Jan 29 19:10:48 2019
GPGPU-Sim uArch: cycles simulated: 2782703  inst.: 45463723 (ipc=56.1) sim_rate=18391 (inst/sec) elapsed = 0:0:41:12 / Tue Jan 29 19:10:49 2019
GPGPU-Sim uArch: cycles simulated: 2783203  inst.: 45483582 (ipc=56.0) sim_rate=18392 (inst/sec) elapsed = 0:0:41:13 / Tue Jan 29 19:10:50 2019
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 2784203  inst.: 45520000 (ipc=55.8) sim_rate=18399 (inst/sec) elapsed = 0:0:41:14 / Tue Jan 29 19:10:51 2019
GPGPU-Sim uArch: cycles simulated: 2784703  inst.: 45538912 (ipc=55.7) sim_rate=18399 (inst/sec) elapsed = 0:0:41:15 / Tue Jan 29 19:10:52 2019
GPGPU-Sim uArch: cycles simulated: 2785203  inst.: 45557126 (ipc=55.6) sim_rate=18399 (inst/sec) elapsed = 0:0:41:16 / Tue Jan 29 19:10:53 2019
GPGPU-Sim uArch: cycles simulated: 2785703  inst.: 45576920 (ipc=55.5) sim_rate=18400 (inst/sec) elapsed = 0:0:41:17 / Tue Jan 29 19:10:54 2019
GPGPU-Sim uArch: cycles simulated: 2786203  inst.: 45596208 (ipc=55.4) sim_rate=18400 (inst/sec) elapsed = 0:0:41:18 / Tue Jan 29 19:10:55 2019
GPGPU-Sim uArch: cycles simulated: 2786703  inst.: 45613099 (ipc=55.3) sim_rate=18399 (inst/sec) elapsed = 0:0:41:19 / Tue Jan 29 19:10:56 2019
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,0,0) tid=(364,0,0)
GPGPU-Sim uArch: cycles simulated: 2787703  inst.: 45648108 (ipc=55.1) sim_rate=18406 (inst/sec) elapsed = 0:0:41:20 / Tue Jan 29 19:10:57 2019
GPGPU-Sim uArch: cycles simulated: 2788203  inst.: 45667108 (ipc=55.0) sim_rate=18406 (inst/sec) elapsed = 0:0:41:21 / Tue Jan 29 19:10:58 2019
GPGPU-Sim uArch: cycles simulated: 2788703  inst.: 45686323 (ipc=54.9) sim_rate=18407 (inst/sec) elapsed = 0:0:41:22 / Tue Jan 29 19:10:59 2019
GPGPU-Sim uArch: cycles simulated: 2789203  inst.: 45702122 (ipc=54.8) sim_rate=18406 (inst/sec) elapsed = 0:0:41:23 / Tue Jan 29 19:11:00 2019
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,0,0) tid=(470,0,0)
GPGPU-Sim uArch: cycles simulated: 2789703  inst.: 45720162 (ipc=54.7) sim_rate=18405 (inst/sec) elapsed = 0:0:41:24 / Tue Jan 29 19:11:01 2019
GPGPU-Sim uArch: cycles simulated: 2790703  inst.: 45753780 (ipc=54.5) sim_rate=18411 (inst/sec) elapsed = 0:0:41:25 / Tue Jan 29 19:11:02 2019
GPGPU-Sim uArch: cycles simulated: 2791203  inst.: 45771520 (ipc=54.4) sim_rate=18411 (inst/sec) elapsed = 0:0:41:26 / Tue Jan 29 19:11:03 2019
GPGPU-Sim uArch: cycles simulated: 2791703  inst.: 45785263 (ipc=54.3) sim_rate=18409 (inst/sec) elapsed = 0:0:41:27 / Tue Jan 29 19:11:04 2019
GPGPU-Sim uArch: cycles simulated: 2792203  inst.: 45801412 (ipc=54.1) sim_rate=18408 (inst/sec) elapsed = 0:0:41:28 / Tue Jan 29 19:11:05 2019
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(1,0,0) tid=(480,0,0)
GPGPU-Sim uArch: cycles simulated: 2793203  inst.: 45830414 (ipc=53.9) sim_rate=18413 (inst/sec) elapsed = 0:0:41:29 / Tue Jan 29 19:11:06 2019
GPGPU-Sim uArch: cycles simulated: 2793703  inst.: 45845560 (ipc=53.8) sim_rate=18411 (inst/sec) elapsed = 0:0:41:30 / Tue Jan 29 19:11:07 2019
GPGPU-Sim uArch: cycles simulated: 2794203  inst.: 45857722 (ipc=53.6) sim_rate=18409 (inst/sec) elapsed = 0:0:41:31 / Tue Jan 29 19:11:08 2019
GPGPU-Sim uArch: cycles simulated: 2794703  inst.: 45872451 (ipc=53.5) sim_rate=18407 (inst/sec) elapsed = 0:0:41:32 / Tue Jan 29 19:11:09 2019
GPGPU-Sim uArch: cycles simulated: 2795703  inst.: 45898116 (ipc=53.2) sim_rate=18410 (inst/sec) elapsed = 0:0:41:33 / Tue Jan 29 19:11:10 2019
GPGPU-Sim uArch: cycles simulated: 2796203  inst.: 45908625 (ipc=53.1) sim_rate=18407 (inst/sec) elapsed = 0:0:41:34 / Tue Jan 29 19:11:11 2019
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 2796703  inst.: 45921117 (ipc=52.9) sim_rate=18405 (inst/sec) elapsed = 0:0:41:35 / Tue Jan 29 19:11:12 2019
GPGPU-Sim uArch: cycles simulated: 2797703  inst.: 45941964 (ipc=52.6) sim_rate=18406 (inst/sec) elapsed = 0:0:41:36 / Tue Jan 29 19:11:13 2019
GPGPU-Sim uArch: cycles simulated: 2798203  inst.: 45952704 (ipc=52.5) sim_rate=18403 (inst/sec) elapsed = 0:0:41:37 / Tue Jan 29 19:11:14 2019
GPGPU-Sim uArch: cycles simulated: 2798703  inst.: 45960237 (ipc=52.3) sim_rate=18398 (inst/sec) elapsed = 0:0:41:38 / Tue Jan 29 19:11:15 2019
GPGPU-Sim uArch: cycles simulated: 2799203  inst.: 45970324 (ipc=52.1) sim_rate=18395 (inst/sec) elapsed = 0:0:41:39 / Tue Jan 29 19:11:16 2019
GPGPU-Sim uArch: cycles simulated: 2799703  inst.: 45977906 (ipc=52.0) sim_rate=18391 (inst/sec) elapsed = 0:0:41:40 / Tue Jan 29 19:11:17 2019
GPGPU-Sim uArch: cycles simulated: 2800703  inst.: 45992611 (ipc=51.6) sim_rate=18389 (inst/sec) elapsed = 0:0:41:41 / Tue Jan 29 19:11:18 2019
GPGPU-Sim uArch: cycles simulated: 2801203  inst.: 46000173 (ipc=51.4) sim_rate=18385 (inst/sec) elapsed = 0:0:41:42 / Tue Jan 29 19:11:19 2019
GPGPU-Sim uArch: cycles simulated: 2801703  inst.: 46005880 (ipc=51.3) sim_rate=18380 (inst/sec) elapsed = 0:0:41:43 / Tue Jan 29 19:11:20 2019
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(1,0,0) tid=(446,0,0)
GPGPU-Sim uArch: cycles simulated: 2802703  inst.: 46017392 (ipc=50.9) sim_rate=18377 (inst/sec) elapsed = 0:0:41:44 / Tue Jan 29 19:11:21 2019
GPGPU-Sim uArch: cycles simulated: 2803203  inst.: 46021316 (ipc=50.7) sim_rate=18371 (inst/sec) elapsed = 0:0:41:45 / Tue Jan 29 19:11:22 2019
GPGPU-Sim uArch: cycles simulated: 2804203  inst.: 46028666 (ipc=50.3) sim_rate=18367 (inst/sec) elapsed = 0:0:41:46 / Tue Jan 29 19:11:23 2019
GPGPU-Sim uArch: cycles simulated: 2804703  inst.: 46031541 (ipc=50.1) sim_rate=18361 (inst/sec) elapsed = 0:0:41:47 / Tue Jan 29 19:11:24 2019
GPGPU-Sim uArch: cycles simulated: 2805703  inst.: 46034634 (ipc=49.7) sim_rate=18355 (inst/sec) elapsed = 0:0:41:48 / Tue Jan 29 19:11:25 2019
GPGPU-Sim uArch: cycles simulated: 2806203  inst.: 46035599 (ipc=49.5) sim_rate=18348 (inst/sec) elapsed = 0:0:41:49 / Tue Jan 29 19:11:26 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (112811,2694203), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 2.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 112812
gpu_sim_insn = 5541004
gpu_ipc =      49.1171
gpu_tot_sim_cycle = 2807015
gpu_tot_sim_insn = 46036540
gpu_tot_ipc =      16.4005
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1204437
gpu_total_sim_rate=18341

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 991092
	L1I_total_cache_misses = 2496
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 882
	L1D_cache_core[1]: Access = 128269, Miss = 70080, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209591
	L1D_cache_core[2]: Access = 190775, Miss = 135935, Miss_rate = 0.713, Pending_hits = 830, Reservation_fails = 405441
	L1D_cache_core[3]: Access = 75437, Miss = 66098, Miss_rate = 0.876, Pending_hits = 255, Reservation_fails = 197636
	L1D_cache_core[4]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 656
	L1D_cache_core[8]: Access = 49357, Miss = 412, Miss_rate = 0.008, Pending_hits = 534, Reservation_fails = 4034
	L1D_cache_core[9]: Access = 115341, Miss = 69364, Miss_rate = 0.601, Pending_hits = 623, Reservation_fails = 205494
	L1D_cache_core[10]: Access = 154331, Miss = 136015, Miss_rate = 0.881, Pending_hits = 499, Reservation_fails = 403385
	L1D_cache_core[11]: Access = 75437, Miss = 66495, Miss_rate = 0.881, Pending_hits = 260, Reservation_fails = 197092
	L1D_cache_core[12]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 827589
	L1D_total_cache_misses = 549807
	L1D_total_cache_miss_rate = 0.6643
	L1D_total_cache_pending_hits = 4107
	L1D_total_cache_reservation_fails = 1624515
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 155840
	L1C_total_cache_misses = 608
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1989
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 271472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1207767
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 155232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 278079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 416732
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 988596
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2496
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 51411200
gpgpu_n_tot_w_icount = 1606600
gpgpu_n_stall_shd_mem = 2242565
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 256
gpgpu_n_mem_read_global = 271472
gpgpu_n_mem_write_global = 283048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 5711048
gpgpu_n_store_insn = 340020
gpgpu_n_shmem_insn = 28384
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4643736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1989
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1989
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 612
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2239964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3198477	W0_Idle:1175898	W0_Scoreboard:2958135	W1:57708	W2:1477	W3:1466	W4:1551	W5:1466	W6:1424	W7:1408	W8:69441	W9:1364	W10:1364	W11:1364	W12:1422	W13:1509	W14:1985	W15:3120	W16:3566	W17:3030	W18:1961	W19:1509	W20:1422	W21:1364	W22:1364	W23:1364	W24:1368	W25:1364	W26:1364	W27:1364	W28:1364	W29:1364	W30:1364	W31:1368	W32:1432031
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2171776 {8:271472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11609024 {40:280028,72:44,136:2976,}
traffic_breakdown_coretomem[INST_ACC_R] = 2800 {8:350,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34048 {40:8,136:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36920192 {136:271472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2264384 {8:283048,}
traffic_breakdown_memtocore[INST_ACC_R] = 47600 {136:350,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2048 {8:256,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 2807014 
mrq_lat_table:3156 	84 	256 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	484857 	69556 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	226378 	40159 	288136 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21972 	43882 	90645 	97902 	17053 	39 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	70844 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4986 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 18.600000 15.666667 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 11.750000 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 13.142858 11.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 22.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 15.166667 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5670/196 = 28.928572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        48        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        48        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        46        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        47        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2943
min_bank_accesses = 0!
chip skew: 493/487 = 1.01
number of total write accesses:
dram[0]:        44        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        44        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        44        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        44        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        44        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2727
min_bank_accesses = 0!
chip skew: 459/451 = 1.02
average mf latency per bank:
dram[0]:      17366     17286     21467     21044     19025     20197     15072     15144     25440     22129      2514      2647    none      none       24715     26669
dram[1]:      17684     17381     21736     21273     20965     22261     15102     15609     23272     22597      2485      2642    none      none       25526     25238
dram[2]:      17428     17364     21136     20946     19411     19316     14946     14854     22689     22019      2595      2499    none      none       24510     24258
dram[3]:      17610     17840     21415     21677     21159     21023     15563     15226     24464     22269      2649      2552    none      none       24930     25428
dram[4]:      17891     18228     20511     21545     19585     20433     14942     15201     22189     24249      2645      1612    none      none       24074     25141
dram[5]:      19320     18287     22410     22400     22499     22403     16363     15842     25719     23434      2614    none      none      none       31291     25505
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       521       533       547       550       527       490       505       330       275         0         0       550       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       531       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       500       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2807015 n_nop=2805441 n_act=34 n_pre=20 n_req=944 n_rd=986 n_write=534 bw_util=0.001083
n_activity=9964 dram_eff=0.3051
bk0: 98a 2805375i bk1: 100a 2805393i bk2: 72a 2805787i bk3: 72a 2805721i bk4: 84a 2805358i bk5: 84a 2805256i bk6: 128a 2805100i bk7: 128a 2804987i bk8: 66a 2805700i bk9: 64a 2805851i bk10: 4a 2806987i bk11: 4a 2806979i bk12: 0a 2807016i bk13: 0a 2807019i bk14: 40a 2806474i bk15: 42a 2806322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.009182
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2807015 n_nop=2805450 n_act=33 n_pre=19 n_req=943 n_rd=980 n_write=533 bw_util=0.001078
n_activity=9800 dram_eff=0.3088
bk0: 96a 2805362i bk1: 100a 2805336i bk2: 72a 2805598i bk3: 72a 2805672i bk4: 84a 2805333i bk5: 84a 2805289i bk6: 128a 2805110i bk7: 124a 2804877i bk8: 64a 2805627i bk9: 64a 2805738i bk10: 4a 2806988i bk11: 4a 2806985i bk12: 0a 2807011i bk13: 0a 2807018i bk14: 40a 2806374i bk15: 44a 2806219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00945845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2807015 n_nop=2805433 n_act=34 n_pre=20 n_req=949 n_rd=986 n_write=542 bw_util=0.001089
n_activity=10077 dram_eff=0.3033
bk0: 96a 2805565i bk1: 96a 2805372i bk2: 72a 2805793i bk3: 72a 2805585i bk4: 84a 2805290i bk5: 88a 2805254i bk6: 128a 2805124i bk7: 128a 2804973i bk8: 64a 2805840i bk9: 66a 2805904i bk10: 4a 2806980i bk11: 4a 2806990i bk12: 0a 2807014i bk13: 0a 2807017i bk14: 40a 2806479i bk15: 44a 2806305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00810078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2807015 n_nop=2805443 n_act=36 n_pre=22 n_req=944 n_rd=980 n_write=534 bw_util=0.001079
n_activity=9941 dram_eff=0.3046
bk0: 96a 2805319i bk1: 96a 2805421i bk2: 72a 2805699i bk3: 72a 2805632i bk4: 82a 2805257i bk5: 88a 2805221i bk6: 124a 2805026i bk7: 128a 2804939i bk8: 66a 2805748i bk9: 64a 2805899i bk10: 4a 2806982i bk11: 4a 2806987i bk12: 0a 2807011i bk13: 0a 2807015i bk14: 40a 2806419i bk15: 44a 2806282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00921192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2807015 n_nop=2805446 n_act=29 n_pre=15 n_req=949 n_rd=980 n_write=545 bw_util=0.001087
n_activity=9725 dram_eff=0.3136
bk0: 92a 2805502i bk1: 92a 2805486i bk2: 72a 2805806i bk3: 72a 2805628i bk4: 84a 2805224i bk5: 88a 2805194i bk6: 128a 2804988i bk7: 128a 2804985i bk8: 64a 2805775i bk9: 66a 2805754i bk10: 4a 2806969i bk11: 2a 2806986i bk12: 0a 2807013i bk13: 0a 2807017i bk14: 44a 2806345i bk15: 44a 2806181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00956888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2807015 n_nop=2805460 n_act=31 n_pre=18 n_req=941 n_rd=974 n_write=532 bw_util=0.001073
n_activity=9972 dram_eff=0.302
bk0: 94a 2805408i bk1: 94a 2805419i bk2: 72a 2805619i bk3: 72a 2805762i bk4: 84a 2805500i bk5: 86a 2805332i bk6: 128a 2805087i bk7: 124a 2805160i bk8: 64a 2805778i bk9: 64a 2805966i bk10: 4a 2806980i bk11: 0a 2807010i bk12: 0a 2807013i bk13: 0a 2807016i bk14: 44a 2806369i bk15: 44a 2806363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00857352

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46137, Miss = 246, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 45973, Miss = 247, Miss_rate = 0.005, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 45853, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 46690, Miss = 246, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 45277, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 45947, Miss = 249, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 46203, Miss = 242, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 46351, Miss = 248, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 45827, Miss = 244, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 46787, Miss = 246, Miss_rate = 0.005, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 47558, Miss = 245, Miss_rate = 0.005, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 46544, Miss = 242, Miss_rate = 0.005, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 555147
L2_total_cache_misses = 2943
L2_total_cache_miss_rate = 0.0053
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 271238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 275
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1642477
icnt_total_pkts_simt_to_mem=848167
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.901
	minimum = 6
	maximum = 110
Network latency average = 10.3708
	minimum = 6
	maximum = 93
Slowest packet = 1109579
Flit latency average = 9.18508
	minimum = 6
	maximum = 89
Slowest flit = 2488489
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271839
	minimum = 0 (at node 0)
	maximum = 0.00196788 (at node 2)
Accepted packet rate average = 0.000271839
	minimum = 0 (at node 0)
	maximum = 0.00196788 (at node 2)
Injected flit rate average = 0.000814203
	minimum = 0 (at node 0)
	maximum = 0.00413077 (at node 2)
Accepted flit rate average= 0.000814203
	minimum = 0 (at node 0)
	maximum = 0.00764103 (at node 2)
Injected packet length average = 2.99517
Accepted packet length average = 2.99517
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2579 (16 samples)
	minimum = 6 (16 samples)
	maximum = 146.938 (16 samples)
Network latency average = 12.4464 (16 samples)
	minimum = 6 (16 samples)
	maximum = 120.812 (16 samples)
Flit latency average = 13.0453 (16 samples)
	minimum = 6 (16 samples)
	maximum = 117.438 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00695627 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0495973 (16 samples)
Accepted packet rate average = 0.00695627 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0495973 (16 samples)
Injected flit rate average = 0.0156781 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0776136 (16 samples)
Accepted flit rate average = 0.0156781 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.148016 (16 samples)
Injected packet size average = 2.25381 (16 samples)
Accepted packet size average = 2.25381 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 50 sec (2510 sec)
gpgpu_simulation_rate = 18341 (inst/sec)
gpgpu_simulation_rate = 1118 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,2807015)
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,2807015)
GPGPU-Sim uArch: cycles simulated: 2807515  inst.: 46062044 (ipc=51.0) sim_rate=18344 (inst/sec) elapsed = 0:0:41:51 / Tue Jan 29 19:11:28 2019
GPGPU-Sim uArch: cycles simulated: 2808015  inst.: 46065372 (ipc=28.8) sim_rate=18338 (inst/sec) elapsed = 0:0:41:52 / Tue Jan 29 19:11:29 2019
GPGPU-Sim uArch: cycles simulated: 2808515  inst.: 46073772 (ipc=24.8) sim_rate=18334 (inst/sec) elapsed = 0:0:41:53 / Tue Jan 29 19:11:30 2019
GPGPU-Sim uArch: cycles simulated: 2809015  inst.: 46080340 (ipc=21.9) sim_rate=18329 (inst/sec) elapsed = 0:0:41:54 / Tue Jan 29 19:11:31 2019
GPGPU-Sim uArch: cycles simulated: 2809515  inst.: 46083348 (ipc=18.7) sim_rate=18323 (inst/sec) elapsed = 0:0:41:55 / Tue Jan 29 19:11:32 2019
GPGPU-Sim uArch: cycles simulated: 2810515  inst.: 46090204 (ipc=15.3) sim_rate=18318 (inst/sec) elapsed = 0:0:41:56 / Tue Jan 29 19:11:33 2019
GPGPU-Sim uArch: cycles simulated: 2811015  inst.: 46091164 (ipc=13.7) sim_rate=18311 (inst/sec) elapsed = 0:0:41:57 / Tue Jan 29 19:11:34 2019
GPGPU-Sim uArch: cycles simulated: 2811515  inst.: 46097406 (ipc=13.5) sim_rate=18307 (inst/sec) elapsed = 0:0:41:58 / Tue Jan 29 19:11:35 2019
GPGPU-Sim uArch: cycles simulated: 2812015  inst.: 46110925 (ipc=14.9) sim_rate=18305 (inst/sec) elapsed = 0:0:41:59 / Tue Jan 29 19:11:36 2019
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(0,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 2812515  inst.: 46127155 (ipc=16.5) sim_rate=18304 (inst/sec) elapsed = 0:0:42:00 / Tue Jan 29 19:11:37 2019
GPGPU-Sim uArch: cycles simulated: 2813015  inst.: 46143899 (ipc=17.9) sim_rate=18303 (inst/sec) elapsed = 0:0:42:01 / Tue Jan 29 19:11:38 2019
GPGPU-Sim uArch: cycles simulated: 2813515  inst.: 46164931 (ipc=19.8) sim_rate=18304 (inst/sec) elapsed = 0:0:42:02 / Tue Jan 29 19:11:39 2019
GPGPU-Sim uArch: cycles simulated: 2814015  inst.: 46171142 (ipc=19.2) sim_rate=18300 (inst/sec) elapsed = 0:0:42:03 / Tue Jan 29 19:11:40 2019
GPGPU-Sim uArch: cycles simulated: 2815015  inst.: 46177694 (ipc=17.6) sim_rate=18295 (inst/sec) elapsed = 0:0:42:04 / Tue Jan 29 19:11:41 2019
GPGPU-Sim uArch: cycles simulated: 2815515  inst.: 46180406 (ipc=16.9) sim_rate=18289 (inst/sec) elapsed = 0:0:42:05 / Tue Jan 29 19:11:42 2019
GPGPU-Sim uArch: cycles simulated: 2816015  inst.: 46187780 (ipc=16.8) sim_rate=18284 (inst/sec) elapsed = 0:0:42:06 / Tue Jan 29 19:11:43 2019
GPGPU-Sim uArch: cycles simulated: 2816515  inst.: 46199222 (ipc=17.1) sim_rate=18282 (inst/sec) elapsed = 0:0:42:07 / Tue Jan 29 19:11:44 2019
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(1,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 2817015  inst.: 46212310 (ipc=17.6) sim_rate=18280 (inst/sec) elapsed = 0:0:42:08 / Tue Jan 29 19:11:45 2019
GPGPU-Sim uArch: cycles simulated: 2817515  inst.: 46225762 (ipc=18.0) sim_rate=18278 (inst/sec) elapsed = 0:0:42:09 / Tue Jan 29 19:11:46 2019
GPGPU-Sim uArch: cycles simulated: 2818015  inst.: 46237424 (ipc=18.3) sim_rate=18275 (inst/sec) elapsed = 0:0:42:10 / Tue Jan 29 19:11:47 2019
GPGPU-Sim uArch: cycles simulated: 2819015  inst.: 46263828 (ipc=18.9) sim_rate=18271 (inst/sec) elapsed = 0:0:42:12 / Tue Jan 29 19:11:49 2019
GPGPU-Sim uArch: cycles simulated: 2820015  inst.: 46288996 (ipc=19.4) sim_rate=18267 (inst/sec) elapsed = 0:0:42:14 / Tue Jan 29 19:11:51 2019
GPGPU-Sim uArch: cycles simulated: 2821015  inst.: 46299252 (ipc=18.8) sim_rate=18264 (inst/sec) elapsed = 0:0:42:15 / Tue Jan 29 19:11:52 2019
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(0,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 2821515  inst.: 46313700 (ipc=19.1) sim_rate=18255 (inst/sec) elapsed = 0:0:42:17 / Tue Jan 29 19:11:54 2019
GPGPU-Sim uArch: cycles simulated: 2822015  inst.: 46327628 (ipc=19.4) sim_rate=18253 (inst/sec) elapsed = 0:0:42:18 / Tue Jan 29 19:11:55 2019
GPGPU-Sim uArch: cycles simulated: 2822515  inst.: 46336708 (ipc=19.4) sim_rate=18249 (inst/sec) elapsed = 0:0:42:19 / Tue Jan 29 19:11:56 2019
GPGPU-Sim uArch: cycles simulated: 2823015  inst.: 46348340 (ipc=19.5) sim_rate=18247 (inst/sec) elapsed = 0:0:42:20 / Tue Jan 29 19:11:57 2019
GPGPU-Sim uArch: cycles simulated: 2823515  inst.: 46359476 (ipc=19.6) sim_rate=18244 (inst/sec) elapsed = 0:0:42:21 / Tue Jan 29 19:11:58 2019
GPGPU-Sim uArch: cycles simulated: 2824015  inst.: 46369940 (ipc=19.6) sim_rate=18241 (inst/sec) elapsed = 0:0:42:22 / Tue Jan 29 19:11:59 2019
GPGPU-Sim uArch: cycles simulated: 2824515  inst.: 46377844 (ipc=19.5) sim_rate=18237 (inst/sec) elapsed = 0:0:42:23 / Tue Jan 29 19:12:00 2019
GPGPU-Sim uArch: cycles simulated: 2825015  inst.: 46388812 (ipc=19.6) sim_rate=18234 (inst/sec) elapsed = 0:0:42:24 / Tue Jan 29 19:12:01 2019
GPGPU-Sim uArch: cycles simulated: 2825515  inst.: 46401812 (ipc=19.7) sim_rate=18232 (inst/sec) elapsed = 0:0:42:25 / Tue Jan 29 19:12:02 2019
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 2826015  inst.: 46413196 (ipc=19.8) sim_rate=18229 (inst/sec) elapsed = 0:0:42:26 / Tue Jan 29 19:12:03 2019
GPGPU-Sim uArch: cycles simulated: 2826515  inst.: 46423580 (ipc=19.8) sim_rate=18226 (inst/sec) elapsed = 0:0:42:27 / Tue Jan 29 19:12:04 2019
GPGPU-Sim uArch: cycles simulated: 2827015  inst.: 46433868 (ipc=19.9) sim_rate=18223 (inst/sec) elapsed = 0:0:42:28 / Tue Jan 29 19:12:05 2019
GPGPU-Sim uArch: cycles simulated: 2827515  inst.: 46445780 (ipc=20.0) sim_rate=18221 (inst/sec) elapsed = 0:0:42:29 / Tue Jan 29 19:12:06 2019
GPGPU-Sim uArch: cycles simulated: 2828015  inst.: 46454996 (ipc=19.9) sim_rate=18217 (inst/sec) elapsed = 0:0:42:30 / Tue Jan 29 19:12:07 2019
GPGPU-Sim uArch: cycles simulated: 2828515  inst.: 46464380 (ipc=19.9) sim_rate=18214 (inst/sec) elapsed = 0:0:42:31 / Tue Jan 29 19:12:08 2019
GPGPU-Sim uArch: cycles simulated: 2829015  inst.: 46477532 (ipc=20.0) sim_rate=18212 (inst/sec) elapsed = 0:0:42:32 / Tue Jan 29 19:12:09 2019
GPGPU-Sim uArch: cycles simulated: 2829515  inst.: 46487988 (ipc=20.1) sim_rate=18209 (inst/sec) elapsed = 0:0:42:33 / Tue Jan 29 19:12:10 2019
GPGPU-Sim uArch: cycles simulated: 2830015  inst.: 46499764 (ipc=20.1) sim_rate=18206 (inst/sec) elapsed = 0:0:42:34 / Tue Jan 29 19:12:11 2019
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(0,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 2830515  inst.: 46508228 (ipc=20.1) sim_rate=18202 (inst/sec) elapsed = 0:0:42:35 / Tue Jan 29 19:12:12 2019
GPGPU-Sim uArch: cycles simulated: 2831015  inst.: 46521948 (ipc=20.2) sim_rate=18193 (inst/sec) elapsed = 0:0:42:37 / Tue Jan 29 19:12:14 2019
GPGPU-Sim uArch: cycles simulated: 2831515  inst.: 46531612 (ipc=20.2) sim_rate=18190 (inst/sec) elapsed = 0:0:42:38 / Tue Jan 29 19:12:15 2019
GPGPU-Sim uArch: cycles simulated: 2832015  inst.: 46542612 (ipc=20.2) sim_rate=18187 (inst/sec) elapsed = 0:0:42:39 / Tue Jan 29 19:12:16 2019
GPGPU-Sim uArch: cycles simulated: 2832515  inst.: 46551764 (ipc=20.2) sim_rate=18184 (inst/sec) elapsed = 0:0:42:40 / Tue Jan 29 19:12:17 2019
GPGPU-Sim uArch: cycles simulated: 2833015  inst.: 46561132 (ipc=20.2) sim_rate=18180 (inst/sec) elapsed = 0:0:42:41 / Tue Jan 29 19:12:18 2019
GPGPU-Sim uArch: cycles simulated: 2833515  inst.: 46576412 (ipc=20.4) sim_rate=18179 (inst/sec) elapsed = 0:0:42:42 / Tue Jan 29 19:12:19 2019
GPGPU-Sim uArch: cycles simulated: 2834015  inst.: 46583324 (ipc=20.3) sim_rate=18175 (inst/sec) elapsed = 0:0:42:43 / Tue Jan 29 19:12:20 2019
GPGPU-Sim uArch: cycles simulated: 2834515  inst.: 46599596 (ipc=20.5) sim_rate=18174 (inst/sec) elapsed = 0:0:42:44 / Tue Jan 29 19:12:21 2019
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 2835015  inst.: 46607052 (ipc=20.4) sim_rate=18170 (inst/sec) elapsed = 0:0:42:45 / Tue Jan 29 19:12:22 2019
GPGPU-Sim uArch: cycles simulated: 2835515  inst.: 46616364 (ipc=20.3) sim_rate=18166 (inst/sec) elapsed = 0:0:42:46 / Tue Jan 29 19:12:23 2019
GPGPU-Sim uArch: cycles simulated: 2836515  inst.: 46642116 (ipc=20.5) sim_rate=18169 (inst/sec) elapsed = 0:0:42:47 / Tue Jan 29 19:12:24 2019
GPGPU-Sim uArch: cycles simulated: 2838515  inst.: 46686540 (ipc=20.6) sim_rate=18180 (inst/sec) elapsed = 0:0:42:48 / Tue Jan 29 19:12:25 2019
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 2841015  inst.: 46736244 (ipc=20.6) sim_rate=18192 (inst/sec) elapsed = 0:0:42:49 / Tue Jan 29 19:12:26 2019
GPGPU-Sim uArch: cycles simulated: 2843515  inst.: 46792508 (ipc=20.7) sim_rate=18207 (inst/sec) elapsed = 0:0:42:50 / Tue Jan 29 19:12:27 2019
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(1,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 2845515  inst.: 46833372 (ipc=20.7) sim_rate=18216 (inst/sec) elapsed = 0:0:42:51 / Tue Jan 29 19:12:28 2019
GPGPU-Sim uArch: cycles simulated: 2848015  inst.: 46886028 (ipc=20.7) sim_rate=18229 (inst/sec) elapsed = 0:0:42:52 / Tue Jan 29 19:12:29 2019
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2850515  inst.: 46939508 (ipc=20.8) sim_rate=18243 (inst/sec) elapsed = 0:0:42:53 / Tue Jan 29 19:12:30 2019
GPGPU-Sim uArch: cycles simulated: 2852515  inst.: 46983484 (ipc=20.8) sim_rate=18253 (inst/sec) elapsed = 0:0:42:54 / Tue Jan 29 19:12:31 2019
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(0,0,0) tid=(259,0,0)
GPGPU-Sim uArch: cycles simulated: 2855015  inst.: 47038604 (ipc=20.9) sim_rate=18267 (inst/sec) elapsed = 0:0:42:55 / Tue Jan 29 19:12:32 2019
GPGPU-Sim uArch: cycles simulated: 2857515  inst.: 47093836 (ipc=20.9) sim_rate=18281 (inst/sec) elapsed = 0:0:42:56 / Tue Jan 29 19:12:33 2019
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(0,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 2859515  inst.: 47137852 (ipc=21.0) sim_rate=18291 (inst/sec) elapsed = 0:0:42:57 / Tue Jan 29 19:12:34 2019
GPGPU-Sim uArch: cycles simulated: 2862015  inst.: 47189156 (ipc=21.0) sim_rate=18304 (inst/sec) elapsed = 0:0:42:58 / Tue Jan 29 19:12:35 2019
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(1,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 2864515  inst.: 47245812 (ipc=21.0) sim_rate=18319 (inst/sec) elapsed = 0:0:42:59 / Tue Jan 29 19:12:36 2019
GPGPU-Sim uArch: cycles simulated: 2866515  inst.: 47289652 (ipc=21.1) sim_rate=18329 (inst/sec) elapsed = 0:0:43:00 / Tue Jan 29 19:12:37 2019
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 2869015  inst.: 47343732 (ipc=21.1) sim_rate=18343 (inst/sec) elapsed = 0:0:43:01 / Tue Jan 29 19:12:38 2019
GPGPU-Sim uArch: cycles simulated: 2871015  inst.: 47384828 (ipc=21.1) sim_rate=18351 (inst/sec) elapsed = 0:0:43:02 / Tue Jan 29 19:12:39 2019
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(1,0,0) tid=(347,0,0)
GPGPU-Sim uArch: cycles simulated: 2873515  inst.: 47438620 (ipc=21.1) sim_rate=18365 (inst/sec) elapsed = 0:0:43:03 / Tue Jan 29 19:12:40 2019
GPGPU-Sim uArch: cycles simulated: 2875515  inst.: 47483116 (ipc=21.1) sim_rate=18375 (inst/sec) elapsed = 0:0:43:04 / Tue Jan 29 19:12:41 2019
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(1,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 2877515  inst.: 47528756 (ipc=21.2) sim_rate=18386 (inst/sec) elapsed = 0:0:43:05 / Tue Jan 29 19:12:42 2019
GPGPU-Sim uArch: cycles simulated: 2880015  inst.: 47581004 (ipc=21.2) sim_rate=18399 (inst/sec) elapsed = 0:0:43:06 / Tue Jan 29 19:12:43 2019
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(0,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 2882015  inst.: 47624372 (ipc=21.2) sim_rate=18409 (inst/sec) elapsed = 0:0:43:07 / Tue Jan 29 19:12:44 2019
GPGPU-Sim uArch: cycles simulated: 2884015  inst.: 47670020 (ipc=21.2) sim_rate=18419 (inst/sec) elapsed = 0:0:43:08 / Tue Jan 29 19:12:45 2019
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 2886015  inst.: 47709396 (ipc=21.2) sim_rate=18427 (inst/sec) elapsed = 0:0:43:09 / Tue Jan 29 19:12:46 2019
GPGPU-Sim uArch: cycles simulated: 2888015  inst.: 47754748 (ipc=21.2) sim_rate=18438 (inst/sec) elapsed = 0:0:43:10 / Tue Jan 29 19:12:47 2019
GPGPU-Sim uArch: cycles simulated: 2889515  inst.: 47785812 (ipc=21.2) sim_rate=18442 (inst/sec) elapsed = 0:0:43:11 / Tue Jan 29 19:12:48 2019
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(1,0,0) tid=(443,0,0)
GPGPU-Sim uArch: cycles simulated: 2891015  inst.: 47820308 (ipc=21.2) sim_rate=18449 (inst/sec) elapsed = 0:0:43:12 / Tue Jan 29 19:12:49 2019
GPGPU-Sim uArch: cycles simulated: 2893015  inst.: 47862228 (ipc=21.2) sim_rate=18458 (inst/sec) elapsed = 0:0:43:13 / Tue Jan 29 19:12:50 2019
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 2895015  inst.: 47907108 (ipc=21.3) sim_rate=18468 (inst/sec) elapsed = 0:0:43:14 / Tue Jan 29 19:12:51 2019
GPGPU-Sim uArch: cycles simulated: 2897015  inst.: 47952492 (ipc=21.3) sim_rate=18478 (inst/sec) elapsed = 0:0:43:15 / Tue Jan 29 19:12:52 2019
GPGPU-Sim uArch: cycles simulated: 2899015  inst.: 47995708 (ipc=21.3) sim_rate=18488 (inst/sec) elapsed = 0:0:43:16 / Tue Jan 29 19:12:53 2019
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(1,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 2901015  inst.: 48039340 (ipc=21.3) sim_rate=18498 (inst/sec) elapsed = 0:0:43:17 / Tue Jan 29 19:12:54 2019
GPGPU-Sim uArch: cycles simulated: 2903015  inst.: 48077836 (ipc=21.3) sim_rate=18505 (inst/sec) elapsed = 0:0:43:18 / Tue Jan 29 19:12:55 2019
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(1,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 2905015  inst.: 48115124 (ipc=21.2) sim_rate=18512 (inst/sec) elapsed = 0:0:43:19 / Tue Jan 29 19:12:56 2019
GPGPU-Sim uArch: cycles simulated: 2907015  inst.: 48149804 (ipc=21.1) sim_rate=18519 (inst/sec) elapsed = 0:0:43:20 / Tue Jan 29 19:12:57 2019
GPGPU-Sim uArch: cycles simulated: 2909015  inst.: 48183796 (ipc=21.1) sim_rate=18525 (inst/sec) elapsed = 0:0:43:21 / Tue Jan 29 19:12:58 2019
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 2911015  inst.: 48220676 (ipc=21.0) sim_rate=18532 (inst/sec) elapsed = 0:0:43:22 / Tue Jan 29 19:12:59 2019
GPGPU-Sim uArch: cycles simulated: 2913015  inst.: 48253316 (ipc=20.9) sim_rate=18537 (inst/sec) elapsed = 0:0:43:23 / Tue Jan 29 19:13:00 2019
GPGPU-Sim uArch: cycles simulated: 2915015  inst.: 48288780 (ipc=20.9) sim_rate=18544 (inst/sec) elapsed = 0:0:43:24 / Tue Jan 29 19:13:01 2019
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 2917015  inst.: 48321572 (ipc=20.8) sim_rate=18549 (inst/sec) elapsed = 0:0:43:25 / Tue Jan 29 19:13:02 2019
GPGPU-Sim uArch: cycles simulated: 2919015  inst.: 48356620 (ipc=20.7) sim_rate=18555 (inst/sec) elapsed = 0:0:43:26 / Tue Jan 29 19:13:03 2019
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,0,0) tid=(315,0,0)
GPGPU-Sim uArch: cycles simulated: 2921015  inst.: 48394076 (ipc=20.7) sim_rate=18563 (inst/sec) elapsed = 0:0:43:27 / Tue Jan 29 19:13:04 2019
GPGPU-Sim uArch: cycles simulated: 2922515  inst.: 48422388 (ipc=20.7) sim_rate=18566 (inst/sec) elapsed = 0:0:43:28 / Tue Jan 29 19:13:05 2019
GPGPU-Sim uArch: cycles simulated: 2924515  inst.: 48451948 (ipc=20.6) sim_rate=18571 (inst/sec) elapsed = 0:0:43:29 / Tue Jan 29 19:13:06 2019
GPGPU-Sim uArch: cycles simulated: 2926015  inst.: 48479836 (ipc=20.5) sim_rate=18574 (inst/sec) elapsed = 0:0:43:30 / Tue Jan 29 19:13:07 2019
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(0,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 2928015  inst.: 48510908 (ipc=20.4) sim_rate=18579 (inst/sec) elapsed = 0:0:43:31 / Tue Jan 29 19:13:08 2019
GPGPU-Sim uArch: cycles simulated: 2930015  inst.: 48540684 (ipc=20.4) sim_rate=18583 (inst/sec) elapsed = 0:0:43:32 / Tue Jan 29 19:13:09 2019
GPGPU-Sim uArch: cycles simulated: 2931515  inst.: 48567444 (ipc=20.3) sim_rate=18586 (inst/sec) elapsed = 0:0:43:33 / Tue Jan 29 19:13:10 2019
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(1,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 2932515  inst.: 48580412 (ipc=20.3) sim_rate=18584 (inst/sec) elapsed = 0:0:43:34 / Tue Jan 29 19:13:11 2019
GPGPU-Sim uArch: cycles simulated: 2934015  inst.: 48604420 (ipc=20.2) sim_rate=18586 (inst/sec) elapsed = 0:0:43:35 / Tue Jan 29 19:13:12 2019
GPGPU-Sim uArch: cycles simulated: 2935515  inst.: 48629276 (ipc=20.2) sim_rate=18589 (inst/sec) elapsed = 0:0:43:36 / Tue Jan 29 19:13:13 2019
GPGPU-Sim uArch: cycles simulated: 2937515  inst.: 48659980 (ipc=20.1) sim_rate=18593 (inst/sec) elapsed = 0:0:43:37 / Tue Jan 29 19:13:14 2019
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(1,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 2939515  inst.: 48690244 (ipc=20.0) sim_rate=18598 (inst/sec) elapsed = 0:0:43:38 / Tue Jan 29 19:13:15 2019
GPGPU-Sim uArch: cycles simulated: 2941515  inst.: 48720556 (ipc=20.0) sim_rate=18602 (inst/sec) elapsed = 0:0:43:39 / Tue Jan 29 19:13:16 2019
GPGPU-Sim uArch: cycles simulated: 2943515  inst.: 48754916 (ipc=19.9) sim_rate=18608 (inst/sec) elapsed = 0:0:43:40 / Tue Jan 29 19:13:17 2019
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(1,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 2945015  inst.: 48780492 (ipc=19.9) sim_rate=18611 (inst/sec) elapsed = 0:0:43:41 / Tue Jan 29 19:13:18 2019
GPGPU-Sim uArch: cycles simulated: 2947015  inst.: 48813196 (ipc=19.8) sim_rate=18616 (inst/sec) elapsed = 0:0:43:42 / Tue Jan 29 19:13:19 2019
GPGPU-Sim uArch: cycles simulated: 2949015  inst.: 48844596 (ipc=19.8) sim_rate=18621 (inst/sec) elapsed = 0:0:43:43 / Tue Jan 29 19:13:20 2019
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(1,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 2951015  inst.: 48878004 (ipc=19.7) sim_rate=18627 (inst/sec) elapsed = 0:0:43:44 / Tue Jan 29 19:13:21 2019
GPGPU-Sim uArch: cycles simulated: 2953015  inst.: 48909932 (ipc=19.7) sim_rate=18632 (inst/sec) elapsed = 0:0:43:45 / Tue Jan 29 19:13:22 2019
GPGPU-Sim uArch: cycles simulated: 2955015  inst.: 48942340 (ipc=19.6) sim_rate=18637 (inst/sec) elapsed = 0:0:43:46 / Tue Jan 29 19:13:23 2019
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 2957015  inst.: 48967420 (ipc=19.5) sim_rate=18640 (inst/sec) elapsed = 0:0:43:47 / Tue Jan 29 19:13:24 2019
GPGPU-Sim uArch: cycles simulated: 2959015  inst.: 49002140 (ipc=19.5) sim_rate=18646 (inst/sec) elapsed = 0:0:43:48 / Tue Jan 29 19:13:25 2019
GPGPU-Sim uArch: cycles simulated: 2961015  inst.: 49029644 (ipc=19.4) sim_rate=18649 (inst/sec) elapsed = 0:0:43:49 / Tue Jan 29 19:13:26 2019
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(1,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 2962515  inst.: 49053772 (ipc=19.4) sim_rate=18651 (inst/sec) elapsed = 0:0:43:50 / Tue Jan 29 19:13:27 2019
GPGPU-Sim uArch: cycles simulated: 2964515  inst.: 49087700 (ipc=19.4) sim_rate=18657 (inst/sec) elapsed = 0:0:43:51 / Tue Jan 29 19:13:28 2019
GPGPU-Sim uArch: cycles simulated: 2966515  inst.: 49114380 (ipc=19.3) sim_rate=18660 (inst/sec) elapsed = 0:0:43:52 / Tue Jan 29 19:13:29 2019
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(0,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 2968515  inst.: 49147188 (ipc=19.3) sim_rate=18665 (inst/sec) elapsed = 0:0:43:53 / Tue Jan 29 19:13:30 2019
GPGPU-Sim uArch: cycles simulated: 2970515  inst.: 49175444 (ipc=19.2) sim_rate=18669 (inst/sec) elapsed = 0:0:43:54 / Tue Jan 29 19:13:31 2019
GPGPU-Sim uArch: cycles simulated: 2972515  inst.: 49206268 (ipc=19.2) sim_rate=18674 (inst/sec) elapsed = 0:0:43:55 / Tue Jan 29 19:13:32 2019
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 2974015  inst.: 49233828 (ipc=19.1) sim_rate=18677 (inst/sec) elapsed = 0:0:43:56 / Tue Jan 29 19:13:33 2019
GPGPU-Sim uArch: cycles simulated: 2976015  inst.: 49261756 (ipc=19.1) sim_rate=18680 (inst/sec) elapsed = 0:0:43:57 / Tue Jan 29 19:13:34 2019
GPGPU-Sim uArch: cycles simulated: 2978015  inst.: 49289260 (ipc=19.0) sim_rate=18684 (inst/sec) elapsed = 0:0:43:58 / Tue Jan 29 19:13:35 2019
GPGPU-Sim uArch: cycles simulated: 2979515  inst.: 49315204 (ipc=19.0) sim_rate=18687 (inst/sec) elapsed = 0:0:43:59 / Tue Jan 29 19:13:36 2019
GPGPU-Sim uArch: cycles simulated: 2980015  inst.: 49322852 (ipc=19.0) sim_rate=18682 (inst/sec) elapsed = 0:0:44:00 / Tue Jan 29 19:13:37 2019
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 2980515  inst.: 49329484 (ipc=19.0) sim_rate=18678 (inst/sec) elapsed = 0:0:44:01 / Tue Jan 29 19:13:38 2019
GPGPU-Sim uArch: cycles simulated: 2981015  inst.: 49339908 (ipc=19.0) sim_rate=18675 (inst/sec) elapsed = 0:0:44:02 / Tue Jan 29 19:13:39 2019
GPGPU-Sim uArch: cycles simulated: 2981515  inst.: 49347476 (ipc=19.0) sim_rate=18671 (inst/sec) elapsed = 0:0:44:03 / Tue Jan 29 19:13:40 2019
GPGPU-Sim uArch: cycles simulated: 2982015  inst.: 49357132 (ipc=19.0) sim_rate=18667 (inst/sec) elapsed = 0:0:44:04 / Tue Jan 29 19:13:41 2019
GPGPU-Sim uArch: cycles simulated: 2982515  inst.: 49362060 (ipc=18.9) sim_rate=18662 (inst/sec) elapsed = 0:0:44:05 / Tue Jan 29 19:13:42 2019
GPGPU-Sim uArch: cycles simulated: 2983015  inst.: 49368524 (ipc=18.9) sim_rate=18657 (inst/sec) elapsed = 0:0:44:06 / Tue Jan 29 19:13:43 2019
GPGPU-Sim uArch: cycles simulated: 2983515  inst.: 49378572 (ipc=18.9) sim_rate=18654 (inst/sec) elapsed = 0:0:44:07 / Tue Jan 29 19:13:44 2019
GPGPU-Sim uArch: cycles simulated: 2984015  inst.: 49383036 (ipc=18.9) sim_rate=18649 (inst/sec) elapsed = 0:0:44:08 / Tue Jan 29 19:13:45 2019
GPGPU-Sim uArch: cycles simulated: 2984515  inst.: 49385756 (ipc=18.9) sim_rate=18643 (inst/sec) elapsed = 0:0:44:09 / Tue Jan 29 19:13:46 2019
GPGPU-Sim uArch: cycles simulated: 2985015  inst.: 49394316 (ipc=18.9) sim_rate=18639 (inst/sec) elapsed = 0:0:44:10 / Tue Jan 29 19:13:47 2019
GPGPU-Sim uArch: cycles simulated: 2985515  inst.: 49399596 (ipc=18.8) sim_rate=18634 (inst/sec) elapsed = 0:0:44:11 / Tue Jan 29 19:13:48 2019
GPGPU-Sim uArch: cycles simulated: 2986015  inst.: 49411564 (ipc=18.9) sim_rate=18624 (inst/sec) elapsed = 0:0:44:13 / Tue Jan 29 19:13:50 2019
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(1,0,0) tid=(259,0,0)
GPGPU-Sim uArch: cycles simulated: 2986515  inst.: 49419100 (ipc=18.8) sim_rate=18620 (inst/sec) elapsed = 0:0:44:14 / Tue Jan 29 19:13:51 2019
GPGPU-Sim uArch: cycles simulated: 2987015  inst.: 49429492 (ipc=18.8) sim_rate=18617 (inst/sec) elapsed = 0:0:44:15 / Tue Jan 29 19:13:52 2019
GPGPU-Sim uArch: cycles simulated: 2987515  inst.: 49435508 (ipc=18.8) sim_rate=18612 (inst/sec) elapsed = 0:0:44:16 / Tue Jan 29 19:13:53 2019
GPGPU-Sim uArch: cycles simulated: 2988015  inst.: 49443540 (ipc=18.8) sim_rate=18608 (inst/sec) elapsed = 0:0:44:17 / Tue Jan 29 19:13:54 2019
GPGPU-Sim uArch: cycles simulated: 2988515  inst.: 49448660 (ipc=18.8) sim_rate=18603 (inst/sec) elapsed = 0:0:44:18 / Tue Jan 29 19:13:55 2019
GPGPU-Sim uArch: cycles simulated: 2989015  inst.: 49459620 (ipc=18.8) sim_rate=18600 (inst/sec) elapsed = 0:0:44:19 / Tue Jan 29 19:13:56 2019
GPGPU-Sim uArch: cycles simulated: 2989515  inst.: 49465444 (ipc=18.8) sim_rate=18596 (inst/sec) elapsed = 0:0:44:20 / Tue Jan 29 19:13:57 2019
GPGPU-Sim uArch: cycles simulated: 2990015  inst.: 49469980 (ipc=18.8) sim_rate=18590 (inst/sec) elapsed = 0:0:44:21 / Tue Jan 29 19:13:58 2019
GPGPU-Sim uArch: cycles simulated: 2990515  inst.: 49482580 (ipc=18.8) sim_rate=18581 (inst/sec) elapsed = 0:0:44:23 / Tue Jan 29 19:14:00 2019
GPGPU-Sim uArch: cycles simulated: 2991015  inst.: 49487620 (ipc=18.8) sim_rate=18576 (inst/sec) elapsed = 0:0:44:24 / Tue Jan 29 19:14:01 2019
GPGPU-Sim uArch: cycles simulated: 2991515  inst.: 49499460 (ipc=18.8) sim_rate=18573 (inst/sec) elapsed = 0:0:44:25 / Tue Jan 29 19:14:02 2019
GPGPU-Sim uArch: cycles simulated: 2992015  inst.: 49505476 (ipc=18.8) sim_rate=18569 (inst/sec) elapsed = 0:0:44:26 / Tue Jan 29 19:14:03 2019
GPGPU-Sim uArch: cycles simulated: 2992515  inst.: 49512004 (ipc=18.7) sim_rate=18564 (inst/sec) elapsed = 0:0:44:27 / Tue Jan 29 19:14:04 2019
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(1,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 2993015  inst.: 49522332 (ipc=18.7) sim_rate=18561 (inst/sec) elapsed = 0:0:44:28 / Tue Jan 29 19:14:05 2019
GPGPU-Sim uArch: cycles simulated: 2993515  inst.: 49524604 (ipc=18.7) sim_rate=18555 (inst/sec) elapsed = 0:0:44:29 / Tue Jan 29 19:14:06 2019
GPGPU-Sim uArch: cycles simulated: 2994015  inst.: 49535220 (ipc=18.7) sim_rate=18552 (inst/sec) elapsed = 0:0:44:30 / Tue Jan 29 19:14:07 2019
GPGPU-Sim uArch: cycles simulated: 2994515  inst.: 49541284 (ipc=18.7) sim_rate=18547 (inst/sec) elapsed = 0:0:44:31 / Tue Jan 29 19:14:08 2019
GPGPU-Sim uArch: cycles simulated: 2995015  inst.: 49548212 (ipc=18.7) sim_rate=18543 (inst/sec) elapsed = 0:0:44:32 / Tue Jan 29 19:14:09 2019
GPGPU-Sim uArch: cycles simulated: 2995515  inst.: 49557612 (ipc=18.7) sim_rate=18540 (inst/sec) elapsed = 0:0:44:33 / Tue Jan 29 19:14:10 2019
GPGPU-Sim uArch: cycles simulated: 2996015  inst.: 49565100 (ipc=18.7) sim_rate=18535 (inst/sec) elapsed = 0:0:44:34 / Tue Jan 29 19:14:11 2019
GPGPU-Sim uArch: cycles simulated: 2996515  inst.: 49574700 (ipc=18.7) sim_rate=18532 (inst/sec) elapsed = 0:0:44:35 / Tue Jan 29 19:14:12 2019
GPGPU-Sim uArch: cycles simulated: 2997015  inst.: 49579236 (ipc=18.6) sim_rate=18527 (inst/sec) elapsed = 0:0:44:36 / Tue Jan 29 19:14:13 2019
GPGPU-Sim uArch: cycles simulated: 2997515  inst.: 49590916 (ipc=18.7) sim_rate=18524 (inst/sec) elapsed = 0:0:44:37 / Tue Jan 29 19:14:14 2019
GPGPU-Sim uArch: cycles simulated: 2998015  inst.: 49592676 (ipc=18.6) sim_rate=18518 (inst/sec) elapsed = 0:0:44:38 / Tue Jan 29 19:14:15 2019
GPGPU-Sim uArch: cycles simulated: 2998515  inst.: 49601732 (ipc=18.6) sim_rate=18515 (inst/sec) elapsed = 0:0:44:39 / Tue Jan 29 19:14:16 2019
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(1,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 2999015  inst.: 49611236 (ipc=18.6) sim_rate=18511 (inst/sec) elapsed = 0:0:44:40 / Tue Jan 29 19:14:17 2019
GPGPU-Sim uArch: cycles simulated: 2999515  inst.: 49617164 (ipc=18.6) sim_rate=18506 (inst/sec) elapsed = 0:0:44:41 / Tue Jan 29 19:14:18 2019
GPGPU-Sim uArch: cycles simulated: 3000015  inst.: 49626612 (ipc=18.6) sim_rate=18503 (inst/sec) elapsed = 0:0:44:42 / Tue Jan 29 19:14:19 2019
GPGPU-Sim uArch: cycles simulated: 3000515  inst.: 49634068 (ipc=18.6) sim_rate=18492 (inst/sec) elapsed = 0:0:44:44 / Tue Jan 29 19:14:21 2019
GPGPU-Sim uArch: cycles simulated: 3001015  inst.: 49639796 (ipc=18.6) sim_rate=18487 (inst/sec) elapsed = 0:0:44:45 / Tue Jan 29 19:14:22 2019
GPGPU-Sim uArch: cycles simulated: 3001515  inst.: 49650516 (ipc=18.6) sim_rate=18484 (inst/sec) elapsed = 0:0:44:46 / Tue Jan 29 19:14:23 2019
GPGPU-Sim uArch: cycles simulated: 3002015  inst.: 49657556 (ipc=18.6) sim_rate=18480 (inst/sec) elapsed = 0:0:44:47 / Tue Jan 29 19:14:24 2019
GPGPU-Sim uArch: cycles simulated: 3002515  inst.: 49666444 (ipc=18.6) sim_rate=18477 (inst/sec) elapsed = 0:0:44:48 / Tue Jan 29 19:14:25 2019
GPGPU-Sim uArch: cycles simulated: 3003015  inst.: 49667916 (ipc=18.5) sim_rate=18470 (inst/sec) elapsed = 0:0:44:49 / Tue Jan 29 19:14:26 2019
GPGPU-Sim uArch: cycles simulated: 3003515  inst.: 49677836 (ipc=18.5) sim_rate=18467 (inst/sec) elapsed = 0:0:44:50 / Tue Jan 29 19:14:27 2019
GPGPU-Sim uArch: cycles simulated: 3004015  inst.: 49685772 (ipc=18.5) sim_rate=18463 (inst/sec) elapsed = 0:0:44:51 / Tue Jan 29 19:14:28 2019
GPGPU-Sim uArch: cycles simulated: 3004515  inst.: 49693716 (ipc=18.5) sim_rate=18459 (inst/sec) elapsed = 0:0:44:52 / Tue Jan 29 19:14:29 2019
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(1,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 3005015  inst.: 49702092 (ipc=18.5) sim_rate=18456 (inst/sec) elapsed = 0:0:44:53 / Tue Jan 29 19:14:30 2019
GPGPU-Sim uArch: cycles simulated: 3005515  inst.: 49708764 (ipc=18.5) sim_rate=18451 (inst/sec) elapsed = 0:0:44:54 / Tue Jan 29 19:14:31 2019
GPGPU-Sim uArch: cycles simulated: 3006015  inst.: 49718236 (ipc=18.5) sim_rate=18441 (inst/sec) elapsed = 0:0:44:56 / Tue Jan 29 19:14:33 2019
GPGPU-Sim uArch: cycles simulated: 3006515  inst.: 49722044 (ipc=18.5) sim_rate=18436 (inst/sec) elapsed = 0:0:44:57 / Tue Jan 29 19:14:34 2019
GPGPU-Sim uArch: cycles simulated: 3007015  inst.: 49737364 (ipc=18.5) sim_rate=18434 (inst/sec) elapsed = 0:0:44:58 / Tue Jan 29 19:14:35 2019
GPGPU-Sim uArch: cycles simulated: 3007515  inst.: 49738612 (ipc=18.5) sim_rate=18428 (inst/sec) elapsed = 0:0:44:59 / Tue Jan 29 19:14:36 2019
GPGPU-Sim uArch: cycles simulated: 3008015  inst.: 49751732 (ipc=18.5) sim_rate=18426 (inst/sec) elapsed = 0:0:45:00 / Tue Jan 29 19:14:37 2019
GPGPU-Sim uArch: cycles simulated: 3008515  inst.: 49754900 (ipc=18.5) sim_rate=18420 (inst/sec) elapsed = 0:0:45:01 / Tue Jan 29 19:14:38 2019
GPGPU-Sim uArch: cycles simulated: 3009015  inst.: 49761732 (ipc=18.4) sim_rate=18416 (inst/sec) elapsed = 0:0:45:02 / Tue Jan 29 19:14:39 2019
GPGPU-Sim uArch: cycles simulated: 3009515  inst.: 49771772 (ipc=18.4) sim_rate=18413 (inst/sec) elapsed = 0:0:45:03 / Tue Jan 29 19:14:40 2019
GPGPU-Sim uArch: cycles simulated: 3010015  inst.: 49778036 (ipc=18.4) sim_rate=18409 (inst/sec) elapsed = 0:0:45:04 / Tue Jan 29 19:14:41 2019
GPGPU-Sim uArch: cycles simulated: 3010515  inst.: 49789620 (ipc=18.4) sim_rate=18406 (inst/sec) elapsed = 0:0:45:05 / Tue Jan 29 19:14:42 2019
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 3011015  inst.: 49792260 (ipc=18.4) sim_rate=18400 (inst/sec) elapsed = 0:0:45:06 / Tue Jan 29 19:14:43 2019
GPGPU-Sim uArch: cycles simulated: 3011515  inst.: 49806660 (ipc=18.4) sim_rate=18399 (inst/sec) elapsed = 0:0:45:07 / Tue Jan 29 19:14:44 2019
GPGPU-Sim uArch: cycles simulated: 3012015  inst.: 49810308 (ipc=18.4) sim_rate=18393 (inst/sec) elapsed = 0:0:45:08 / Tue Jan 29 19:14:45 2019
GPGPU-Sim uArch: cycles simulated: 3012515  inst.: 49816892 (ipc=18.4) sim_rate=18389 (inst/sec) elapsed = 0:0:45:09 / Tue Jan 29 19:14:46 2019
GPGPU-Sim uArch: cycles simulated: 3013015  inst.: 49827260 (ipc=18.4) sim_rate=18379 (inst/sec) elapsed = 0:0:45:11 / Tue Jan 29 19:14:48 2019
GPGPU-Sim uArch: cycles simulated: 3013515  inst.: 49829980 (ipc=18.4) sim_rate=18373 (inst/sec) elapsed = 0:0:45:12 / Tue Jan 29 19:14:49 2019
GPGPU-Sim uArch: cycles simulated: 3014015  inst.: 49840452 (ipc=18.4) sim_rate=18370 (inst/sec) elapsed = 0:0:45:13 / Tue Jan 29 19:14:50 2019
GPGPU-Sim uArch: cycles simulated: 3014515  inst.: 49845956 (ipc=18.4) sim_rate=18366 (inst/sec) elapsed = 0:0:45:14 / Tue Jan 29 19:14:51 2019
GPGPU-Sim uArch: cycles simulated: 3015015  inst.: 49854628 (ipc=18.4) sim_rate=18362 (inst/sec) elapsed = 0:0:45:15 / Tue Jan 29 19:14:52 2019
GPGPU-Sim uArch: cycles simulated: 3015515  inst.: 49864940 (ipc=18.4) sim_rate=18359 (inst/sec) elapsed = 0:0:45:16 / Tue Jan 29 19:14:53 2019
GPGPU-Sim uArch: cycles simulated: 3016015  inst.: 49872076 (ipc=18.4) sim_rate=18355 (inst/sec) elapsed = 0:0:45:17 / Tue Jan 29 19:14:54 2019
GPGPU-Sim uArch: cycles simulated: 3016515  inst.: 49881580 (ipc=18.4) sim_rate=18352 (inst/sec) elapsed = 0:0:45:18 / Tue Jan 29 19:14:55 2019
GPGPU-Sim uArch: cycles simulated: 3017015  inst.: 49882668 (ipc=18.3) sim_rate=18345 (inst/sec) elapsed = 0:0:45:19 / Tue Jan 29 19:14:56 2019
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 3017515  inst.: 49894436 (ipc=18.3) sim_rate=18343 (inst/sec) elapsed = 0:0:45:20 / Tue Jan 29 19:14:57 2019
GPGPU-Sim uArch: cycles simulated: 3018015  inst.: 49900260 (ipc=18.3) sim_rate=18338 (inst/sec) elapsed = 0:0:45:21 / Tue Jan 29 19:14:58 2019
GPGPU-Sim uArch: cycles simulated: 3018515  inst.: 49908068 (ipc=18.3) sim_rate=18335 (inst/sec) elapsed = 0:0:45:22 / Tue Jan 29 19:14:59 2019
GPGPU-Sim uArch: cycles simulated: 3019015  inst.: 49914788 (ipc=18.3) sim_rate=18330 (inst/sec) elapsed = 0:0:45:23 / Tue Jan 29 19:15:00 2019
GPGPU-Sim uArch: cycles simulated: 3019515  inst.: 49923652 (ipc=18.3) sim_rate=18327 (inst/sec) elapsed = 0:0:45:24 / Tue Jan 29 19:15:01 2019
GPGPU-Sim uArch: cycles simulated: 3020015  inst.: 49931276 (ipc=18.3) sim_rate=18323 (inst/sec) elapsed = 0:0:45:25 / Tue Jan 29 19:15:02 2019
GPGPU-Sim uArch: cycles simulated: 3020515  inst.: 49937268 (ipc=18.3) sim_rate=18312 (inst/sec) elapsed = 0:0:45:27 / Tue Jan 29 19:15:04 2019
GPGPU-Sim uArch: cycles simulated: 3021015  inst.: 49946196 (ipc=18.3) sim_rate=18308 (inst/sec) elapsed = 0:0:45:28 / Tue Jan 29 19:15:05 2019
GPGPU-Sim uArch: cycles simulated: 3021515  inst.: 49952628 (ipc=18.3) sim_rate=18304 (inst/sec) elapsed = 0:0:45:29 / Tue Jan 29 19:15:06 2019
GPGPU-Sim uArch: cycles simulated: 3022015  inst.: 49960756 (ipc=18.3) sim_rate=18300 (inst/sec) elapsed = 0:0:45:30 / Tue Jan 29 19:15:07 2019
GPGPU-Sim uArch: cycles simulated: 3022515  inst.: 49966508 (ipc=18.2) sim_rate=18296 (inst/sec) elapsed = 0:0:45:31 / Tue Jan 29 19:15:08 2019
GPGPU-Sim uArch: cycles simulated: 3023015  inst.: 49970604 (ipc=18.2) sim_rate=18290 (inst/sec) elapsed = 0:0:45:32 / Tue Jan 29 19:15:09 2019
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 3023515  inst.: 49984460 (ipc=18.2) sim_rate=18289 (inst/sec) elapsed = 0:0:45:33 / Tue Jan 29 19:15:10 2019
GPGPU-Sim uArch: cycles simulated: 3024015  inst.: 49987020 (ipc=18.2) sim_rate=18283 (inst/sec) elapsed = 0:0:45:34 / Tue Jan 29 19:15:11 2019
GPGPU-Sim uArch: cycles simulated: 3024515  inst.: 49997620 (ipc=18.2) sim_rate=18280 (inst/sec) elapsed = 0:0:45:35 / Tue Jan 29 19:15:12 2019
GPGPU-Sim uArch: cycles simulated: 3025015  inst.: 50004916 (ipc=18.2) sim_rate=18276 (inst/sec) elapsed = 0:0:45:36 / Tue Jan 29 19:15:13 2019
GPGPU-Sim uArch: cycles simulated: 3025515  inst.: 50012788 (ipc=18.2) sim_rate=18272 (inst/sec) elapsed = 0:0:45:37 / Tue Jan 29 19:15:14 2019
GPGPU-Sim uArch: cycles simulated: 3026015  inst.: 50020892 (ipc=18.2) sim_rate=18269 (inst/sec) elapsed = 0:0:45:38 / Tue Jan 29 19:15:15 2019
GPGPU-Sim uArch: cycles simulated: 3026515  inst.: 50026204 (ipc=18.2) sim_rate=18264 (inst/sec) elapsed = 0:0:45:39 / Tue Jan 29 19:15:16 2019
GPGPU-Sim uArch: cycles simulated: 3027015  inst.: 50039324 (ipc=18.2) sim_rate=18255 (inst/sec) elapsed = 0:0:45:41 / Tue Jan 29 19:15:18 2019
GPGPU-Sim uArch: cycles simulated: 3027515  inst.: 50041660 (ipc=18.2) sim_rate=18250 (inst/sec) elapsed = 0:0:45:42 / Tue Jan 29 19:15:19 2019
GPGPU-Sim uArch: cycles simulated: 3028015  inst.: 50051700 (ipc=18.2) sim_rate=18247 (inst/sec) elapsed = 0:0:45:43 / Tue Jan 29 19:15:20 2019
GPGPU-Sim uArch: cycles simulated: 3028515  inst.: 50057972 (ipc=18.2) sim_rate=18242 (inst/sec) elapsed = 0:0:45:44 / Tue Jan 29 19:15:21 2019
GPGPU-Sim uArch: cycles simulated: 3029015  inst.: 50066740 (ipc=18.2) sim_rate=18239 (inst/sec) elapsed = 0:0:45:45 / Tue Jan 29 19:15:22 2019
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(1,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 3029515  inst.: 50073764 (ipc=18.1) sim_rate=18235 (inst/sec) elapsed = 0:0:45:46 / Tue Jan 29 19:15:23 2019
GPGPU-Sim uArch: cycles simulated: 3030015  inst.: 50084820 (ipc=18.2) sim_rate=18232 (inst/sec) elapsed = 0:0:45:47 / Tue Jan 29 19:15:24 2019
GPGPU-Sim uArch: cycles simulated: 3030515  inst.: 50091668 (ipc=18.1) sim_rate=18228 (inst/sec) elapsed = 0:0:45:48 / Tue Jan 29 19:15:25 2019
GPGPU-Sim uArch: cycles simulated: 3031015  inst.: 50096836 (ipc=18.1) sim_rate=18223 (inst/sec) elapsed = 0:0:45:49 / Tue Jan 29 19:15:26 2019
GPGPU-Sim uArch: cycles simulated: 3031515  inst.: 50108964 (ipc=18.1) sim_rate=18214 (inst/sec) elapsed = 0:0:45:51 / Tue Jan 29 19:15:28 2019
GPGPU-Sim uArch: cycles simulated: 3032015  inst.: 50115356 (ipc=18.1) sim_rate=18210 (inst/sec) elapsed = 0:0:45:52 / Tue Jan 29 19:15:29 2019
GPGPU-Sim uArch: cycles simulated: 3032515  inst.: 50122748 (ipc=18.1) sim_rate=18206 (inst/sec) elapsed = 0:0:45:53 / Tue Jan 29 19:15:30 2019
GPGPU-Sim uArch: cycles simulated: 3033015  inst.: 50130828 (ipc=18.1) sim_rate=18202 (inst/sec) elapsed = 0:0:45:54 / Tue Jan 29 19:15:31 2019
GPGPU-Sim uArch: cycles simulated: 3033515  inst.: 50135996 (ipc=18.1) sim_rate=18198 (inst/sec) elapsed = 0:0:45:55 / Tue Jan 29 19:15:32 2019
GPGPU-Sim uArch: cycles simulated: 3034015  inst.: 50146780 (ipc=18.1) sim_rate=18195 (inst/sec) elapsed = 0:0:45:56 / Tue Jan 29 19:15:33 2019
GPGPU-Sim uArch: cycles simulated: 3034515  inst.: 50152748 (ipc=18.1) sim_rate=18191 (inst/sec) elapsed = 0:0:45:57 / Tue Jan 29 19:15:34 2019
GPGPU-Sim uArch: cycles simulated: 3035015  inst.: 50161900 (ipc=18.1) sim_rate=18187 (inst/sec) elapsed = 0:0:45:58 / Tue Jan 29 19:15:35 2019
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(1,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 3035515  inst.: 50170724 (ipc=18.1) sim_rate=18184 (inst/sec) elapsed = 0:0:45:59 / Tue Jan 29 19:15:36 2019
GPGPU-Sim uArch: cycles simulated: 3036015  inst.: 50180452 (ipc=18.1) sim_rate=18181 (inst/sec) elapsed = 0:0:46:00 / Tue Jan 29 19:15:37 2019
GPGPU-Sim uArch: cycles simulated: 3036515  inst.: 50182836 (ipc=18.1) sim_rate=18175 (inst/sec) elapsed = 0:0:46:01 / Tue Jan 29 19:15:38 2019
GPGPU-Sim uArch: cycles simulated: 3037015  inst.: 50189516 (ipc=18.1) sim_rate=18171 (inst/sec) elapsed = 0:0:46:02 / Tue Jan 29 19:15:39 2019
GPGPU-Sim uArch: cycles simulated: 3037515  inst.: 50198732 (ipc=18.1) sim_rate=18168 (inst/sec) elapsed = 0:0:46:03 / Tue Jan 29 19:15:40 2019
GPGPU-Sim uArch: cycles simulated: 3038015  inst.: 50203228 (ipc=18.0) sim_rate=18156 (inst/sec) elapsed = 0:0:46:05 / Tue Jan 29 19:15:42 2019
GPGPU-Sim uArch: cycles simulated: 3038515  inst.: 50214276 (ipc=18.0) sim_rate=18154 (inst/sec) elapsed = 0:0:46:06 / Tue Jan 29 19:15:43 2019
GPGPU-Sim uArch: cycles simulated: 3039015  inst.: 50218516 (ipc=18.0) sim_rate=18149 (inst/sec) elapsed = 0:0:46:07 / Tue Jan 29 19:15:44 2019
GPGPU-Sim uArch: cycles simulated: 3039515  inst.: 50229140 (ipc=18.0) sim_rate=18146 (inst/sec) elapsed = 0:0:46:08 / Tue Jan 29 19:15:45 2019
GPGPU-Sim uArch: cycles simulated: 3040015  inst.: 50233172 (ipc=18.0) sim_rate=18141 (inst/sec) elapsed = 0:0:46:09 / Tue Jan 29 19:15:46 2019
GPGPU-Sim uArch: cycles simulated: 3040515  inst.: 50247468 (ipc=18.0) sim_rate=18139 (inst/sec) elapsed = 0:0:46:10 / Tue Jan 29 19:15:47 2019
GPGPU-Sim uArch: cycles simulated: 3041015  inst.: 50253004 (ipc=18.0) sim_rate=18135 (inst/sec) elapsed = 0:0:46:11 / Tue Jan 29 19:15:48 2019
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 3041515  inst.: 50264820 (ipc=18.0) sim_rate=18133 (inst/sec) elapsed = 0:0:46:12 / Tue Jan 29 19:15:49 2019
GPGPU-Sim uArch: cycles simulated: 3042015  inst.: 50270028 (ipc=18.0) sim_rate=18128 (inst/sec) elapsed = 0:0:46:13 / Tue Jan 29 19:15:50 2019
GPGPU-Sim uArch: cycles simulated: 3042515  inst.: 50277100 (ipc=18.0) sim_rate=18124 (inst/sec) elapsed = 0:0:46:14 / Tue Jan 29 19:15:51 2019
GPGPU-Sim uArch: cycles simulated: 3043015  inst.: 50282236 (ipc=18.0) sim_rate=18119 (inst/sec) elapsed = 0:0:46:15 / Tue Jan 29 19:15:52 2019
GPGPU-Sim uArch: cycles simulated: 3043515  inst.: 50290108 (ipc=18.0) sim_rate=18116 (inst/sec) elapsed = 0:0:46:16 / Tue Jan 29 19:15:53 2019
GPGPU-Sim uArch: cycles simulated: 3044015  inst.: 50299868 (ipc=18.0) sim_rate=18113 (inst/sec) elapsed = 0:0:46:17 / Tue Jan 29 19:15:54 2019
GPGPU-Sim uArch: cycles simulated: 3044515  inst.: 50308316 (ipc=18.0) sim_rate=18103 (inst/sec) elapsed = 0:0:46:19 / Tue Jan 29 19:15:56 2019
GPGPU-Sim uArch: cycles simulated: 3045015  inst.: 50315028 (ipc=18.0) sim_rate=18098 (inst/sec) elapsed = 0:0:46:20 / Tue Jan 29 19:15:57 2019
GPGPU-Sim uArch: cycles simulated: 3045515  inst.: 50318772 (ipc=18.0) sim_rate=18093 (inst/sec) elapsed = 0:0:46:21 / Tue Jan 29 19:15:58 2019
GPGPU-Sim uArch: cycles simulated: 3046015  inst.: 50328436 (ipc=18.0) sim_rate=18090 (inst/sec) elapsed = 0:0:46:22 / Tue Jan 29 19:15:59 2019
GPGPU-Sim uArch: cycles simulated: 3046515  inst.: 50335660 (ipc=18.0) sim_rate=18086 (inst/sec) elapsed = 0:0:46:23 / Tue Jan 29 19:16:00 2019
GPGPU-Sim uArch: cycles simulated: 3047015  inst.: 50346004 (ipc=18.0) sim_rate=18084 (inst/sec) elapsed = 0:0:46:24 / Tue Jan 29 19:16:01 2019
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 3047515  inst.: 50349220 (ipc=17.9) sim_rate=18078 (inst/sec) elapsed = 0:0:46:25 / Tue Jan 29 19:16:02 2019
GPGPU-Sim uArch: cycles simulated: 3048015  inst.: 50359132 (ipc=17.9) sim_rate=18075 (inst/sec) elapsed = 0:0:46:26 / Tue Jan 29 19:16:03 2019
GPGPU-Sim uArch: cycles simulated: 3048515  inst.: 50364092 (ipc=17.9) sim_rate=18071 (inst/sec) elapsed = 0:0:46:27 / Tue Jan 29 19:16:04 2019
GPGPU-Sim uArch: cycles simulated: 3049015  inst.: 50371228 (ipc=17.9) sim_rate=18067 (inst/sec) elapsed = 0:0:46:28 / Tue Jan 29 19:16:05 2019
GPGPU-Sim uArch: cycles simulated: 3049515  inst.: 50378692 (ipc=17.9) sim_rate=18063 (inst/sec) elapsed = 0:0:46:29 / Tue Jan 29 19:16:06 2019
GPGPU-Sim uArch: cycles simulated: 3050015  inst.: 50386980 (ipc=17.9) sim_rate=18059 (inst/sec) elapsed = 0:0:46:30 / Tue Jan 29 19:16:07 2019
GPGPU-Sim uArch: cycles simulated: 3050515  inst.: 50394940 (ipc=17.9) sim_rate=18056 (inst/sec) elapsed = 0:0:46:31 / Tue Jan 29 19:16:08 2019
GPGPU-Sim uArch: cycles simulated: 3051015  inst.: 50400412 (ipc=17.9) sim_rate=18045 (inst/sec) elapsed = 0:0:46:33 / Tue Jan 29 19:16:10 2019
GPGPU-Sim uArch: cycles simulated: 3051515  inst.: 50406844 (ipc=17.9) sim_rate=18041 (inst/sec) elapsed = 0:0:46:34 / Tue Jan 29 19:16:11 2019
GPGPU-Sim uArch: cycles simulated: 3052015  inst.: 50417420 (ipc=17.9) sim_rate=18038 (inst/sec) elapsed = 0:0:46:35 / Tue Jan 29 19:16:12 2019
GPGPU-Sim uArch: cycles simulated: 3052515  inst.: 50424476 (ipc=17.9) sim_rate=18034 (inst/sec) elapsed = 0:0:46:36 / Tue Jan 29 19:16:13 2019
GPGPU-Sim uArch: cycles simulated: 3053015  inst.: 50432252 (ipc=17.9) sim_rate=18030 (inst/sec) elapsed = 0:0:46:37 / Tue Jan 29 19:16:14 2019
GPGPU-Sim uArch: cycles simulated: 3053515  inst.: 50441292 (ipc=17.9) sim_rate=18027 (inst/sec) elapsed = 0:0:46:38 / Tue Jan 29 19:16:15 2019
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 3054015  inst.: 50446284 (ipc=17.9) sim_rate=18016 (inst/sec) elapsed = 0:0:46:40 / Tue Jan 29 19:16:17 2019
GPGPU-Sim uArch: cycles simulated: 3054515  inst.: 50454756 (ipc=17.9) sim_rate=18013 (inst/sec) elapsed = 0:0:46:41 / Tue Jan 29 19:16:18 2019
GPGPU-Sim uArch: cycles simulated: 3055015  inst.: 50462372 (ipc=17.8) sim_rate=18009 (inst/sec) elapsed = 0:0:46:42 / Tue Jan 29 19:16:19 2019
GPGPU-Sim uArch: cycles simulated: 3055515  inst.: 50469412 (ipc=17.8) sim_rate=18005 (inst/sec) elapsed = 0:0:46:43 / Tue Jan 29 19:16:20 2019
GPGPU-Sim uArch: cycles simulated: 3056015  inst.: 50475580 (ipc=17.8) sim_rate=18001 (inst/sec) elapsed = 0:0:46:44 / Tue Jan 29 19:16:21 2019
GPGPU-Sim uArch: cycles simulated: 3056515  inst.: 50484196 (ipc=17.8) sim_rate=17991 (inst/sec) elapsed = 0:0:46:46 / Tue Jan 29 19:16:23 2019
GPGPU-Sim uArch: cycles simulated: 3057015  inst.: 50489004 (ipc=17.8) sim_rate=17986 (inst/sec) elapsed = 0:0:46:47 / Tue Jan 29 19:16:24 2019
GPGPU-Sim uArch: cycles simulated: 3057515  inst.: 50497164 (ipc=17.8) sim_rate=17983 (inst/sec) elapsed = 0:0:46:48 / Tue Jan 29 19:16:25 2019
GPGPU-Sim uArch: cycles simulated: 3058015  inst.: 50503092 (ipc=17.8) sim_rate=17979 (inst/sec) elapsed = 0:0:46:49 / Tue Jan 29 19:16:26 2019
GPGPU-Sim uArch: cycles simulated: 3058515  inst.: 50512628 (ipc=17.8) sim_rate=17976 (inst/sec) elapsed = 0:0:46:50 / Tue Jan 29 19:16:27 2019
GPGPU-Sim uArch: cycles simulated: 3059015  inst.: 50520212 (ipc=17.8) sim_rate=17972 (inst/sec) elapsed = 0:0:46:51 / Tue Jan 29 19:16:28 2019
GPGPU-Sim uArch: cycles simulated: 3059515  inst.: 50526500 (ipc=17.8) sim_rate=17968 (inst/sec) elapsed = 0:0:46:52 / Tue Jan 29 19:16:29 2019
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(1,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 3060015  inst.: 50537204 (ipc=17.8) sim_rate=17965 (inst/sec) elapsed = 0:0:46:53 / Tue Jan 29 19:16:30 2019
GPGPU-Sim uArch: cycles simulated: 3060515  inst.: 50540500 (ipc=17.8) sim_rate=17960 (inst/sec) elapsed = 0:0:46:54 / Tue Jan 29 19:16:31 2019
GPGPU-Sim uArch: cycles simulated: 3061015  inst.: 50546020 (ipc=17.8) sim_rate=17955 (inst/sec) elapsed = 0:0:46:55 / Tue Jan 29 19:16:32 2019
GPGPU-Sim uArch: cycles simulated: 3061515  inst.: 50556284 (ipc=17.8) sim_rate=17953 (inst/sec) elapsed = 0:0:46:56 / Tue Jan 29 19:16:33 2019
GPGPU-Sim uArch: cycles simulated: 3063515  inst.: 50587572 (ipc=17.7) sim_rate=17957 (inst/sec) elapsed = 0:0:46:57 / Tue Jan 29 19:16:34 2019
GPGPU-Sim uArch: cycles simulated: 3065515  inst.: 50617620 (ipc=17.7) sim_rate=17962 (inst/sec) elapsed = 0:0:46:58 / Tue Jan 29 19:16:35 2019
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(1,0,0) tid=(307,0,0)
GPGPU-Sim uArch: cycles simulated: 3067515  inst.: 50647676 (ipc=17.7) sim_rate=17966 (inst/sec) elapsed = 0:0:46:59 / Tue Jan 29 19:16:36 2019
GPGPU-Sim uArch: cycles simulated: 3070015  inst.: 50683844 (ipc=17.7) sim_rate=17972 (inst/sec) elapsed = 0:0:47:00 / Tue Jan 29 19:16:37 2019
GPGPU-Sim uArch: cycles simulated: 3072015  inst.: 50713652 (ipc=17.6) sim_rate=17977 (inst/sec) elapsed = 0:0:47:01 / Tue Jan 29 19:16:38 2019
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(1,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 3074515  inst.: 50747532 (ipc=17.6) sim_rate=17982 (inst/sec) elapsed = 0:0:47:02 / Tue Jan 29 19:16:39 2019
GPGPU-Sim uArch: cycles simulated: 3077015  inst.: 50780796 (ipc=17.6) sim_rate=17988 (inst/sec) elapsed = 0:0:47:03 / Tue Jan 29 19:16:40 2019
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 3079015  inst.: 50813676 (ipc=17.6) sim_rate=17993 (inst/sec) elapsed = 0:0:47:04 / Tue Jan 29 19:16:41 2019
GPGPU-Sim uArch: cycles simulated: 3081015  inst.: 50836932 (ipc=17.5) sim_rate=17995 (inst/sec) elapsed = 0:0:47:05 / Tue Jan 29 19:16:42 2019
GPGPU-Sim uArch: cycles simulated: 3083515  inst.: 50870508 (ipc=17.5) sim_rate=18000 (inst/sec) elapsed = 0:0:47:06 / Tue Jan 29 19:16:43 2019
GPGPU-Sim uArch: cycles simulated: 3085515  inst.: 50901636 (ipc=17.5) sim_rate=18005 (inst/sec) elapsed = 0:0:47:07 / Tue Jan 29 19:16:44 2019
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(1,0,0) tid=(307,0,0)
GPGPU-Sim uArch: cycles simulated: 3088015  inst.: 50935388 (ipc=17.4) sim_rate=18011 (inst/sec) elapsed = 0:0:47:08 / Tue Jan 29 19:16:45 2019
GPGPU-Sim uArch: cycles simulated: 3090515  inst.: 50972436 (ipc=17.4) sim_rate=18017 (inst/sec) elapsed = 0:0:47:09 / Tue Jan 29 19:16:46 2019
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(1,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 3092515  inst.: 51002460 (ipc=17.4) sim_rate=18022 (inst/sec) elapsed = 0:0:47:10 / Tue Jan 29 19:16:47 2019
GPGPU-Sim uArch: cycles simulated: 3095015  inst.: 51035916 (ipc=17.4) sim_rate=18027 (inst/sec) elapsed = 0:0:47:11 / Tue Jan 29 19:16:48 2019
GPGPU-Sim uArch: cycles simulated: 3097015  inst.: 51064460 (ipc=17.3) sim_rate=18031 (inst/sec) elapsed = 0:0:47:12 / Tue Jan 29 19:16:49 2019
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(1,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 3099515  inst.: 51101164 (ipc=17.3) sim_rate=18037 (inst/sec) elapsed = 0:0:47:13 / Tue Jan 29 19:16:50 2019
GPGPU-Sim uArch: cycles simulated: 3102015  inst.: 51132212 (ipc=17.3) sim_rate=18042 (inst/sec) elapsed = 0:0:47:14 / Tue Jan 29 19:16:51 2019
GPGPU-Sim uArch: cycles simulated: 3104515  inst.: 51166828 (ipc=17.2) sim_rate=18048 (inst/sec) elapsed = 0:0:47:15 / Tue Jan 29 19:16:52 2019
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(0,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 3106515  inst.: 51193852 (ipc=17.2) sim_rate=18051 (inst/sec) elapsed = 0:0:47:16 / Tue Jan 29 19:16:53 2019
GPGPU-Sim uArch: cycles simulated: 3109015  inst.: 51224740 (ipc=17.2) sim_rate=18055 (inst/sec) elapsed = 0:0:47:17 / Tue Jan 29 19:16:54 2019
GPGPU-Sim uArch: cycles simulated: 3111515  inst.: 51256508 (ipc=17.1) sim_rate=18060 (inst/sec) elapsed = 0:0:47:18 / Tue Jan 29 19:16:55 2019
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,0,0) tid=(291,0,0)
GPGPU-Sim uArch: cycles simulated: 3114015  inst.: 51289492 (ipc=17.1) sim_rate=18066 (inst/sec) elapsed = 0:0:47:19 / Tue Jan 29 19:16:56 2019
GPGPU-Sim uArch: cycles simulated: 3116515  inst.: 51317812 (ipc=17.1) sim_rate=18069 (inst/sec) elapsed = 0:0:47:20 / Tue Jan 29 19:16:57 2019
GPGPU-Sim uArch: cycles simulated: 3119015  inst.: 51354012 (ipc=17.0) sim_rate=18076 (inst/sec) elapsed = 0:0:47:21 / Tue Jan 29 19:16:58 2019
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(1,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 3121015  inst.: 51376380 (ipc=17.0) sim_rate=18077 (inst/sec) elapsed = 0:0:47:22 / Tue Jan 29 19:16:59 2019
GPGPU-Sim uArch: cycles simulated: 3123015  inst.: 51398868 (ipc=17.0) sim_rate=18079 (inst/sec) elapsed = 0:0:47:23 / Tue Jan 29 19:17:00 2019
GPGPU-Sim uArch: cycles simulated: 3125515  inst.: 51424724 (ipc=16.9) sim_rate=18081 (inst/sec) elapsed = 0:0:47:24 / Tue Jan 29 19:17:01 2019
GPGPU-Sim uArch: cycles simulated: 3128015  inst.: 51454844 (ipc=16.9) sim_rate=18086 (inst/sec) elapsed = 0:0:47:25 / Tue Jan 29 19:17:02 2019
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(0,0,0) tid=(491,0,0)
GPGPU-Sim uArch: cycles simulated: 3130515  inst.: 51484124 (ipc=16.8) sim_rate=18089 (inst/sec) elapsed = 0:0:47:26 / Tue Jan 29 19:17:03 2019
GPGPU-Sim uArch: cycles simulated: 3132515  inst.: 51506020 (ipc=16.8) sim_rate=18091 (inst/sec) elapsed = 0:0:47:27 / Tue Jan 29 19:17:04 2019
GPGPU-Sim uArch: cycles simulated: 3135015  inst.: 51535804 (ipc=16.8) sim_rate=18095 (inst/sec) elapsed = 0:0:47:28 / Tue Jan 29 19:17:05 2019
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(1,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 3137515  inst.: 51562972 (ipc=16.7) sim_rate=18098 (inst/sec) elapsed = 0:0:47:29 / Tue Jan 29 19:17:06 2019
GPGPU-Sim uArch: cycles simulated: 3140015  inst.: 51588300 (ipc=16.7) sim_rate=18101 (inst/sec) elapsed = 0:0:47:30 / Tue Jan 29 19:17:07 2019
GPGPU-Sim uArch: cycles simulated: 3142515  inst.: 51615588 (ipc=16.6) sim_rate=18104 (inst/sec) elapsed = 0:0:47:31 / Tue Jan 29 19:17:08 2019
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(1,0,0) tid=(435,0,0)
GPGPU-Sim uArch: cycles simulated: 3145515  inst.: 51647364 (ipc=16.6) sim_rate=18109 (inst/sec) elapsed = 0:0:47:32 / Tue Jan 29 19:17:09 2019
GPGPU-Sim uArch: cycles simulated: 3148015  inst.: 51676732 (ipc=16.5) sim_rate=18113 (inst/sec) elapsed = 0:0:47:33 / Tue Jan 29 19:17:10 2019
GPGPU-Sim uArch: cycles simulated: 3151015  inst.: 51704564 (ipc=16.5) sim_rate=18116 (inst/sec) elapsed = 0:0:47:34 / Tue Jan 29 19:17:11 2019
GPGPU-Sim uArch: cycles simulated: 3153515  inst.: 51723172 (ipc=16.4) sim_rate=18116 (inst/sec) elapsed = 0:0:47:35 / Tue Jan 29 19:17:12 2019
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(0,0,0) tid=(435,0,0)
GPGPU-Sim uArch: cycles simulated: 3156015  inst.: 51742292 (ipc=16.3) sim_rate=18117 (inst/sec) elapsed = 0:0:47:36 / Tue Jan 29 19:17:13 2019
GPGPU-Sim uArch: cycles simulated: 3159015  inst.: 51765028 (ipc=16.3) sim_rate=18118 (inst/sec) elapsed = 0:0:47:37 / Tue Jan 29 19:17:14 2019
GPGPU-Sim uArch: cycles simulated: 3162015  inst.: 51785892 (ipc=16.2) sim_rate=18119 (inst/sec) elapsed = 0:0:47:38 / Tue Jan 29 19:17:15 2019
GPGPU-Sim uArch: cycles simulated: 3164515  inst.: 51800756 (ipc=16.1) sim_rate=18118 (inst/sec) elapsed = 0:0:47:39 / Tue Jan 29 19:17:16 2019
GPGPU-Sim uArch: cycles simulated: 3167515  inst.: 51815020 (ipc=16.0) sim_rate=18117 (inst/sec) elapsed = 0:0:47:40 / Tue Jan 29 19:17:17 2019
GPGPU-Sim uArch: cycles simulated: 3170515  inst.: 51828652 (ipc=15.9) sim_rate=18115 (inst/sec) elapsed = 0:0:47:41 / Tue Jan 29 19:17:18 2019
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(0,0,0) tid=(499,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (365694,2807015), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 17 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 3173015  inst.: 51872772 (ipc=15.9) sim_rate=18124 (inst/sec) elapsed = 0:0:47:42 / Tue Jan 29 19:17:19 2019
GPGPU-Sim uArch: cycles simulated: 3176015  inst.: 51877828 (ipc=15.8) sim_rate=18120 (inst/sec) elapsed = 0:0:47:43 / Tue Jan 29 19:17:20 2019
GPGPU-Sim uArch: cycles simulated: 3179515  inst.: 51884804 (ipc=15.7) sim_rate=18116 (inst/sec) elapsed = 0:0:47:44 / Tue Jan 29 19:17:21 2019
GPGPU-Sim uArch: cycles simulated: 3183015  inst.: 51890820 (ipc=15.6) sim_rate=18111 (inst/sec) elapsed = 0:0:47:45 / Tue Jan 29 19:17:22 2019
GPGPU-Sim uArch: cycles simulated: 3186515  inst.: 51897220 (ipc=15.4) sim_rate=18107 (inst/sec) elapsed = 0:0:47:46 / Tue Jan 29 19:17:23 2019
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(0,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (381818,2807015), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 17 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 3.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 381819
gpu_sim_insn = 5901544
gpu_ipc =      15.4564
gpu_tot_sim_cycle = 3188834
gpu_tot_sim_insn = 51938084
gpu_tot_ipc =      16.2875
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1507139
gpu_total_sim_rate=18122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094131
	L1I_total_cache_misses = 2887
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 882
	L1D_cache_core[1]: Access = 128269, Miss = 70080, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209591
	L1D_cache_core[2]: Access = 190775, Miss = 135935, Miss_rate = 0.713, Pending_hits = 830, Reservation_fails = 405441
	L1D_cache_core[3]: Access = 154334, Miss = 135401, Miss_rate = 0.877, Pending_hits = 490, Reservation_fails = 400744
	L1D_cache_core[4]: Access = 75437, Miss = 66301, Miss_rate = 0.879, Pending_hits = 265, Reservation_fails = 197242
	L1D_cache_core[5]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 656
	L1D_cache_core[8]: Access = 49357, Miss = 412, Miss_rate = 0.008, Pending_hits = 534, Reservation_fails = 4034
	L1D_cache_core[9]: Access = 115341, Miss = 69364, Miss_rate = 0.601, Pending_hits = 623, Reservation_fails = 205494
	L1D_cache_core[10]: Access = 154331, Miss = 136015, Miss_rate = 0.881, Pending_hits = 499, Reservation_fails = 403385
	L1D_cache_core[11]: Access = 75437, Miss = 66495, Miss_rate = 0.881, Pending_hits = 260, Reservation_fails = 197092
	L1D_cache_core[12]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 981920
	L1D_total_cache_misses = 685410
	L1D_total_cache_miss_rate = 0.6980
	L1D_total_cache_pending_hits = 4607
	L1D_total_cache_reservation_fails = 2024865
	L1D_cache_data_port_util = 0.056
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 176418
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2077
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 286699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 337739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1504416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 175778
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 520433
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1091244
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2887
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 57782720
gpgpu_n_tot_w_icount = 1805710
gpgpu_n_stall_shd_mem = 2781421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 320
gpgpu_n_mem_read_global = 337739
gpgpu_n_mem_write_global = 352555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 22
gpgpu_n_load_insn  = 6133048
gpgpu_n_store_insn = 420022
gpgpu_n_shmem_insn = 33476
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5286954
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2077
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 765
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2778579
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3973262	W0_Idle:1237463	W0_Scoreboard:3417729	W1:57736	W2:1491	W3:1482	W4:1594	W5:1479	W6:1424	W7:1408	W8:75508	W9:1364	W10:1364	W11:1364	W12:1422	W13:1509	W14:2085	W15:3484	W16:4450	W17:3391	W18:2064	W19:1509	W20:1422	W21:1364	W22:1364	W23:1364	W24:1368	W25:1364	W26:1364	W27:1364	W28:1364	W29:1364	W30:1364	W31:1368	W32:1623148
traffic_breakdown_coretomem[CONST_ACC_R] = 176 {8:22,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2701912 {8:337739,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14437144 {40:349032,72:51,136:3472,}
traffic_breakdown_coretomem[INST_ACC_R] = 3352 {8:419,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 42560 {40:10,136:310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1584 {72:22,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45932504 {136:337739,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2820440 {8:352555,}
traffic_breakdown_memtocore[INST_ACC_R] = 56984 {136:419,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2560 {8:320,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 3188833 
mrq_lat_table:3190 	84 	286 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	603342 	86881 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	280220 	50490 	359799 	546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26138 	54606 	112847 	122565 	21554 	51 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	140415 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5713 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 20.200001 15.666667 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.000000 11.750000 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.000000 12.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.285714 12.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 24.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 16.500000 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5734/196 = 29.255102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        52        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        52        52        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        52        52        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        50        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        51        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2975
min_bank_accesses = 0!
chip skew: 501/491 = 1.02
number of total write accesses:
dram[0]:        48        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        48        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        48        48        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        48        48        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        48        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        48        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2759
min_bank_accesses = 0!
chip skew: 464/455 = 1.02
average mf latency per bank:
dram[0]:      19929     21537     26866     26181     23704     25162     18553     18552     31737     27614      3113      3236    none      none       30784     33335
dram[1]:      20296     21668     27117     26505     26102     27742     18607     19147     29058     28207      3074      3260    none      none       31823     31473
dram[2]:      20172     19943     26518     26183     24354     24050     18531     18245     28458     27666      3218      3125    none      none       30808     30280
dram[3]:      20331     20546     26752     27091     26456     26258     19221     18729     30567     27882      3312      3142    none      none       31216     31789
dram[4]:      22298     20915     25665     26800     24410     25500     18360     18692     27767     30235      3259      1752    none      none       30061     31433
dram[5]:      24195     20972     28091     27914     28163     27862     20209     19469     32232     29249      3230    none      none      none       39267     31832
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       521       533       547       550       527       508       507       330       275         0         0       550       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       547       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       511       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3188834 n_nop=3187244 n_act=34 n_pre=20 n_req=952 n_rd=994 n_write=542 bw_util=0.0009634
n_activity=10080 dram_eff=0.3048
bk0: 106a 3187122i bk1: 100a 3187212i bk2: 72a 3187606i bk3: 72a 3187540i bk4: 84a 3187177i bk5: 84a 3187075i bk6: 128a 3186919i bk7: 128a 3186806i bk8: 66a 3187519i bk9: 64a 3187670i bk10: 4a 3188806i bk11: 4a 3188798i bk12: 0a 3188835i bk13: 0a 3188838i bk14: 40a 3188293i bk15: 42a 3188141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00808634
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3188834 n_nop=3187253 n_act=33 n_pre=19 n_req=951 n_rd=988 n_write=541 bw_util=0.000959
n_activity=9916 dram_eff=0.3084
bk0: 104a 3187109i bk1: 100a 3187155i bk2: 72a 3187417i bk3: 72a 3187491i bk4: 84a 3187152i bk5: 84a 3187108i bk6: 128a 3186929i bk7: 124a 3186696i bk8: 64a 3187446i bk9: 64a 3187557i bk10: 4a 3188807i bk11: 4a 3188804i bk12: 0a 3188830i bk13: 0a 3188837i bk14: 40a 3188193i bk15: 44a 3188038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00832969
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3188834 n_nop=3187220 n_act=34 n_pre=20 n_req=965 n_rd=1002 n_write=558 bw_util=0.0009784
n_activity=10309 dram_eff=0.3026
bk0: 104a 3187312i bk1: 104a 3187119i bk2: 72a 3187612i bk3: 72a 3187404i bk4: 84a 3187109i bk5: 88a 3187073i bk6: 128a 3186943i bk7: 128a 3186792i bk8: 64a 3187659i bk9: 66a 3187723i bk10: 4a 3188799i bk11: 4a 3188809i bk12: 0a 3188833i bk13: 0a 3188836i bk14: 40a 3188298i bk15: 44a 3188124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00713835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3188834 n_nop=3187232 n_act=36 n_pre=22 n_req=960 n_rd=996 n_write=548 bw_util=0.0009684
n_activity=10167 dram_eff=0.3037
bk0: 104a 3187072i bk1: 104a 3187168i bk2: 72a 3187518i bk3: 72a 3187451i bk4: 82a 3187076i bk5: 88a 3187040i bk6: 124a 3186845i bk7: 128a 3186758i bk8: 66a 3187567i bk9: 64a 3187718i bk10: 4a 3188801i bk11: 4a 3188806i bk12: 0a 3188830i bk13: 0a 3188834i bk14: 40a 3188238i bk15: 44a 3188101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00811457
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3188834 n_nop=3187249 n_act=29 n_pre=15 n_req=957 n_rd=988 n_write=553 bw_util=0.0009665
n_activity=9841 dram_eff=0.3132
bk0: 92a 3187321i bk1: 100a 3187233i bk2: 72a 3187625i bk3: 72a 3187447i bk4: 84a 3187043i bk5: 88a 3187013i bk6: 128a 3186807i bk7: 128a 3186804i bk8: 64a 3187594i bk9: 66a 3187573i bk10: 4a 3188788i bk11: 2a 3188805i bk12: 0a 3188832i bk13: 0a 3188836i bk14: 44a 3188164i bk15: 44a 3188000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0084269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3188834 n_nop=3187263 n_act=31 n_pre=18 n_req=949 n_rd=982 n_write=540 bw_util=0.0009546
n_activity=10088 dram_eff=0.3017
bk0: 94a 3187227i bk1: 102a 3187166i bk2: 72a 3187438i bk3: 72a 3187581i bk4: 84a 3187319i bk5: 86a 3187151i bk6: 128a 3186906i bk7: 124a 3186979i bk8: 64a 3187597i bk9: 64a 3187785i bk10: 4a 3188799i bk11: 0a 3188829i bk12: 0a 3188832i bk13: 0a 3188835i bk14: 44a 3188188i bk15: 44a 3188182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00755072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57477, Miss = 250, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 57186, Miss = 247, Miss_rate = 0.004, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 57155, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 58074, Miss = 246, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 56407, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 57159, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 57563, Miss = 246, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 57667, Miss = 252, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 57012, Miss = 244, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 58187, Miss = 250, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 59194, Miss = 245, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 57974, Miss = 246, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 691055
L2_total_cache_misses = 2975
L2_total_cache_miss_rate = 0.0043
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 350020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 224
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 344
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2043731
icnt_total_pkts_simt_to_mem=1055327
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.6749
	minimum = 6
	maximum = 333
Network latency average = 23.3429
	minimum = 6
	maximum = 239
Slowest packet = 1206178
Flit latency average = 29.2099
	minimum = 6
	maximum = 239
Slowest flit = 2657078
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0263666
	minimum = 0 (at node 0)
	maximum = 0.181908 (at node 3)
Accepted packet rate average = 0.0263666
	minimum = 0 (at node 0)
	maximum = 0.181908 (at node 3)
Injected flit rate average = 0.0590171
	minimum = 0 (at node 0)
	maximum = 0.277453 (at node 3)
Accepted flit rate average= 0.0590171
	minimum = 0 (at node 0)
	maximum = 0.536411 (at node 3)
Injected packet length average = 2.23833
Accepted packet length average = 2.23833
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
Packet latency average = 15.1648 (17 samples)
	minimum = 6 (17 samples)
	maximum = 157.882 (17 samples)
Network latency average = 13.0873 (17 samples)
	minimum = 6 (17 samples)
	maximum = 127.765 (17 samples)
Flit latency average = 13.9961 (17 samples)
	minimum = 6 (17 samples)
	maximum = 124.588 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.00809805 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0573803 (17 samples)
Accepted packet rate average = 0.00809805 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0573803 (17 samples)
Injected flit rate average = 0.0182275 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0893689 (17 samples)
Accepted flit rate average = 0.0182275 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.170863 (17 samples)
Injected packet size average = 2.25085 (17 samples)
Accepted packet size average = 2.25085 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 46 sec (2866 sec)
gpgpu_simulation_rate = 18122 (inst/sec)
gpgpu_simulation_rate = 1112 (cycle/sec)
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,3188834)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,3188834)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110,3188834), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 3189334  inst.: 51947271 (ipc=18.4) sim_rate=18119 (inst/sec) elapsed = 0:0:47:47 / Tue Jan 29 19:17:24 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1089,3188834), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 5.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 18 
gpu_sim_cycle = 1090
gpu_sim_insn = 9243
gpu_ipc =       8.4798
gpu_tot_sim_cycle = 3189924
gpu_tot_sim_insn = 51947327
gpu_tot_ipc =      16.2848
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1507139
gpu_total_sim_rate=18119

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094310
	L1I_total_cache_misses = 2889
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 882
	L1D_cache_core[1]: Access = 128269, Miss = 70080, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209591
	L1D_cache_core[2]: Access = 190775, Miss = 135935, Miss_rate = 0.713, Pending_hits = 830, Reservation_fails = 405441
	L1D_cache_core[3]: Access = 154334, Miss = 135401, Miss_rate = 0.877, Pending_hits = 490, Reservation_fails = 400744
	L1D_cache_core[4]: Access = 75437, Miss = 66301, Miss_rate = 0.879, Pending_hits = 265, Reservation_fails = 197242
	L1D_cache_core[5]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 656
	L1D_cache_core[8]: Access = 49357, Miss = 412, Miss_rate = 0.008, Pending_hits = 534, Reservation_fails = 4034
	L1D_cache_core[9]: Access = 115341, Miss = 69364, Miss_rate = 0.601, Pending_hits = 623, Reservation_fails = 205494
	L1D_cache_core[10]: Access = 154331, Miss = 136015, Miss_rate = 0.881, Pending_hits = 499, Reservation_fails = 403385
	L1D_cache_core[11]: Access = 75437, Miss = 66495, Miss_rate = 0.881, Pending_hits = 260, Reservation_fails = 197092
	L1D_cache_core[12]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 981923
	L1D_total_cache_misses = 685411
	L1D_total_cache_miss_rate = 0.6980
	L1D_total_cache_pending_hits = 4607
	L1D_total_cache_reservation_fails = 2024865
	L1D_cache_data_port_util = 0.056
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 176451
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2077
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 286700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 337740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1504416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 175811
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 520433
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1091421
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2889
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 57793856
gpgpu_n_tot_w_icount = 1806058
gpgpu_n_stall_shd_mem = 2781421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 320
gpgpu_n_mem_read_global = 337740
gpgpu_n_mem_write_global = 352556
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 22
gpgpu_n_load_insn  = 6133050
gpgpu_n_store_insn = 420023
gpgpu_n_shmem_insn = 33476
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5287979
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2077
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 765
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2778579
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3973266	W0_Idle:1238929	W0_Scoreboard:3418339	W1:57764	W2:1491	W3:1482	W4:1594	W5:1479	W6:1424	W7:1408	W8:75508	W9:1364	W10:1364	W11:1364	W12:1422	W13:1509	W14:2085	W15:3484	W16:4450	W17:3391	W18:2064	W19:1509	W20:1422	W21:1364	W22:1364	W23:1364	W24:1368	W25:1364	W26:1364	W27:1364	W28:1364	W29:1364	W30:1364	W31:1369	W32:1623467
traffic_breakdown_coretomem[CONST_ACC_R] = 176 {8:22,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2701920 {8:337740,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14437184 {40:349033,72:51,136:3472,}
traffic_breakdown_coretomem[INST_ACC_R] = 3368 {8:421,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 42560 {40:10,136:310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1584 {72:22,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45932640 {136:337740,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2820448 {8:352556,}
traffic_breakdown_memtocore[INST_ACC_R] = 57256 {136:421,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2560 {8:320,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 3189923 
mrq_lat_table:3190 	84 	286 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	603344 	86881 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	280224 	50490 	359799 	546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26139 	54606 	112847 	122565 	21554 	51 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	140416 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5715 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 20.200001 15.666667 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.000000 11.750000 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.000000 12.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.285714 12.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 24.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 16.500000 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5734/196 = 29.255102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        52        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        52        52        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        52        52        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        50        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        51        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2975
min_bank_accesses = 0!
chip skew: 501/491 = 1.02
number of total write accesses:
dram[0]:        48        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        48        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        48        48        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        48        48        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        48        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        48        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2759
min_bank_accesses = 0!
chip skew: 464/455 = 1.02
average mf latency per bank:
dram[0]:      19929     21537     26866     26181     23704     25162     18553     18552     31737     27614      3113      3236    none      none       30784     33335
dram[1]:      20296     21668     27117     26505     26102     27742     18607     19147     29058     28207      3074      3260    none      none       31823     31473
dram[2]:      20172     19943     26518     26183     24354     24050     18531     18245     28458     27666      3218      3125    none      none       30808     30280
dram[3]:      20331     20546     26752     27091     26456     26258     19221     18729     30567     27882      3312      3142    none      none       31216     31789
dram[4]:      22298     20915     25665     26800     24410     25500     18360     18692     27767     30235      3259      1894    none      none       30061     31433
dram[5]:      24195     20972     28091     27914     28163     27862     20209     19469     32232     29249      3230    none      none      none       39267     31832
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       521       533       547       550       527       508       507       330       275         0         0       550       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       547       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       511       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3189924 n_nop=3188334 n_act=34 n_pre=20 n_req=952 n_rd=994 n_write=542 bw_util=0.000963
n_activity=10080 dram_eff=0.3048
bk0: 106a 3188212i bk1: 100a 3188302i bk2: 72a 3188696i bk3: 72a 3188630i bk4: 84a 3188267i bk5: 84a 3188165i bk6: 128a 3188009i bk7: 128a 3187896i bk8: 66a 3188609i bk9: 64a 3188760i bk10: 4a 3189896i bk11: 4a 3189888i bk12: 0a 3189925i bk13: 0a 3189928i bk14: 40a 3189383i bk15: 42a 3189231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00808358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3189924 n_nop=3188343 n_act=33 n_pre=19 n_req=951 n_rd=988 n_write=541 bw_util=0.0009586
n_activity=9916 dram_eff=0.3084
bk0: 104a 3188199i bk1: 100a 3188245i bk2: 72a 3188507i bk3: 72a 3188581i bk4: 84a 3188242i bk5: 84a 3188198i bk6: 128a 3188019i bk7: 124a 3187786i bk8: 64a 3188536i bk9: 64a 3188647i bk10: 4a 3189897i bk11: 4a 3189894i bk12: 0a 3189920i bk13: 0a 3189927i bk14: 40a 3189283i bk15: 44a 3189128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00832684
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3189924 n_nop=3188310 n_act=34 n_pre=20 n_req=965 n_rd=1002 n_write=558 bw_util=0.0009781
n_activity=10309 dram_eff=0.3026
bk0: 104a 3188402i bk1: 104a 3188209i bk2: 72a 3188702i bk3: 72a 3188494i bk4: 84a 3188199i bk5: 88a 3188163i bk6: 128a 3188033i bk7: 128a 3187882i bk8: 64a 3188749i bk9: 66a 3188813i bk10: 4a 3189889i bk11: 4a 3189899i bk12: 0a 3189923i bk13: 0a 3189926i bk14: 40a 3189388i bk15: 44a 3189214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00713591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3189924 n_nop=3188322 n_act=36 n_pre=22 n_req=960 n_rd=996 n_write=548 bw_util=0.000968
n_activity=10167 dram_eff=0.3037
bk0: 104a 3188162i bk1: 104a 3188258i bk2: 72a 3188608i bk3: 72a 3188541i bk4: 82a 3188166i bk5: 88a 3188130i bk6: 124a 3187935i bk7: 128a 3187848i bk8: 66a 3188657i bk9: 64a 3188808i bk10: 4a 3189891i bk11: 4a 3189896i bk12: 0a 3189920i bk13: 0a 3189924i bk14: 40a 3189328i bk15: 44a 3189191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00811179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3189924 n_nop=3188339 n_act=29 n_pre=15 n_req=957 n_rd=988 n_write=553 bw_util=0.0009662
n_activity=9841 dram_eff=0.3132
bk0: 92a 3188411i bk1: 100a 3188323i bk2: 72a 3188715i bk3: 72a 3188537i bk4: 84a 3188133i bk5: 88a 3188103i bk6: 128a 3187897i bk7: 128a 3187894i bk8: 64a 3188684i bk9: 66a 3188663i bk10: 4a 3189878i bk11: 2a 3189895i bk12: 0a 3189922i bk13: 0a 3189926i bk14: 44a 3189254i bk15: 44a 3189090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00842403
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3189924 n_nop=3188353 n_act=31 n_pre=18 n_req=949 n_rd=982 n_write=540 bw_util=0.0009543
n_activity=10088 dram_eff=0.3017
bk0: 94a 3188317i bk1: 102a 3188256i bk2: 72a 3188528i bk3: 72a 3188671i bk4: 84a 3188409i bk5: 86a 3188241i bk6: 128a 3187996i bk7: 124a 3188069i bk8: 64a 3188687i bk9: 64a 3188875i bk10: 4a 3189889i bk11: 0a 3189919i bk12: 0a 3189922i bk13: 0a 3189925i bk14: 44a 3189278i bk15: 44a 3189272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00754814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57477, Miss = 250, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 57186, Miss = 247, Miss_rate = 0.004, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 57155, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 58074, Miss = 246, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 56407, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 57159, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 57563, Miss = 246, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 57667, Miss = 252, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 57012, Miss = 244, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 58190, Miss = 250, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 59194, Miss = 245, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 57975, Miss = 246, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 691059
L2_total_cache_misses = 2975
L2_total_cache_miss_rate = 0.0043
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 350021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 224
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 346
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2043747
icnt_total_pkts_simt_to_mem=1055332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.625
	minimum = 6
	maximum = 10
Network latency average = 7.625
	minimum = 6
	maximum = 10
Slowest packet = 1382111
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 3099058
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 5)
Accepted packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 5)
Injected flit rate average = 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0100917 (at node 24)
Accepted flit rate average= 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0146789 (at node 5)
Injected packet length average = 2.625
Accepted packet length average = 2.625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7459 (18 samples)
	minimum = 6 (18 samples)
	maximum = 149.667 (18 samples)
Network latency average = 12.7839 (18 samples)
	minimum = 6 (18 samples)
	maximum = 121.222 (18 samples)
Flit latency average = 13.5519 (18 samples)
	minimum = 6 (18 samples)
	maximum = 118 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.00766326 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0543964 (18 samples)
Accepted packet rate average = 0.00766326 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0543964 (18 samples)
Injected flit rate average = 0.0172545 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0849646 (18 samples)
Accepted flit rate average = 0.0172545 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.162186 (18 samples)
Injected packet size average = 2.25158 (18 samples)
Accepted packet size average = 2.25158 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 47 sec (2867 sec)
gpgpu_simulation_rate = 18119 (inst/sec)
gpgpu_simulation_rate = 1112 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,3189924)
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,3189924)
GPGPU-Sim uArch: cycles simulated: 3191424  inst.: 51973817 (ipc=17.7) sim_rate=18121 (inst/sec) elapsed = 0:0:47:48 / Tue Jan 29 19:17:25 2019
GPGPU-Sim uArch: cycles simulated: 3194424  inst.: 51982825 (ipc= 7.9) sim_rate=18118 (inst/sec) elapsed = 0:0:47:49 / Tue Jan 29 19:17:26 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5896,3189924), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 3197924  inst.: 51985682 (ipc= 4.8) sim_rate=18113 (inst/sec) elapsed = 0:0:47:50 / Tue Jan 29 19:17:27 2019
GPGPU-Sim uArch: cycles simulated: 3201924  inst.: 51985965 (ipc= 3.2) sim_rate=18107 (inst/sec) elapsed = 0:0:47:51 / Tue Jan 29 19:17:28 2019
GPGPU-Sim uArch: cycles simulated: 3205424  inst.: 51986214 (ipc= 2.5) sim_rate=18101 (inst/sec) elapsed = 0:0:47:52 / Tue Jan 29 19:17:29 2019
GPGPU-Sim uArch: cycles simulated: 3209424  inst.: 51986496 (ipc= 2.0) sim_rate=18094 (inst/sec) elapsed = 0:0:47:53 / Tue Jan 29 19:17:30 2019
GPGPU-Sim uArch: cycles simulated: 3212424  inst.: 51986716 (ipc= 1.8) sim_rate=18088 (inst/sec) elapsed = 0:0:47:54 / Tue Jan 29 19:17:31 2019
GPGPU-Sim uArch: cycles simulated: 3215924  inst.: 51986957 (ipc= 1.5) sim_rate=18082 (inst/sec) elapsed = 0:0:47:55 / Tue Jan 29 19:17:32 2019
GPGPU-Sim uArch: cycles simulated: 3219424  inst.: 51987208 (ipc= 1.4) sim_rate=18076 (inst/sec) elapsed = 0:0:47:56 / Tue Jan 29 19:17:33 2019
GPGPU-Sim uArch: cycles simulated: 3222924  inst.: 51987460 (ipc= 1.2) sim_rate=18070 (inst/sec) elapsed = 0:0:47:57 / Tue Jan 29 19:17:34 2019
GPGPU-Sim uArch: cycles simulated: 3226424  inst.: 51987708 (ipc= 1.1) sim_rate=18063 (inst/sec) elapsed = 0:0:47:58 / Tue Jan 29 19:17:35 2019
GPGPU-Sim uArch: cycles simulated: 3229924  inst.: 51987950 (ipc= 1.0) sim_rate=18057 (inst/sec) elapsed = 0:0:47:59 / Tue Jan 29 19:17:36 2019
GPGPU-Sim uArch: cycles simulated: 3233924  inst.: 51988240 (ipc= 0.9) sim_rate=18051 (inst/sec) elapsed = 0:0:48:00 / Tue Jan 29 19:17:37 2019
GPGPU-Sim uArch: cycles simulated: 3237424  inst.: 51988482 (ipc= 0.9) sim_rate=18045 (inst/sec) elapsed = 0:0:48:01 / Tue Jan 29 19:17:38 2019
GPGPU-Sim uArch: cycles simulated: 3240924  inst.: 51988734 (ipc= 0.8) sim_rate=18039 (inst/sec) elapsed = 0:0:48:02 / Tue Jan 29 19:17:39 2019
GPGPU-Sim uArch: cycles simulated: 3244924  inst.: 51989014 (ipc= 0.8) sim_rate=18032 (inst/sec) elapsed = 0:0:48:03 / Tue Jan 29 19:17:40 2019
GPGPU-Sim uArch: cycles simulated: 3248424  inst.: 51989266 (ipc= 0.7) sim_rate=18026 (inst/sec) elapsed = 0:0:48:04 / Tue Jan 29 19:17:41 2019
GPGPU-Sim uArch: cycles simulated: 3251924  inst.: 51989518 (ipc= 0.7) sim_rate=18020 (inst/sec) elapsed = 0:0:48:05 / Tue Jan 29 19:17:42 2019
GPGPU-Sim uArch: cycles simulated: 3255924  inst.: 51989798 (ipc= 0.6) sim_rate=18014 (inst/sec) elapsed = 0:0:48:06 / Tue Jan 29 19:17:43 2019
GPGPU-Sim uArch: cycles simulated: 3259424  inst.: 51990050 (ipc= 0.6) sim_rate=18008 (inst/sec) elapsed = 0:0:48:07 / Tue Jan 29 19:17:44 2019
GPGPU-Sim uArch: cycles simulated: 3262924  inst.: 51990293 (ipc= 0.6) sim_rate=18002 (inst/sec) elapsed = 0:0:48:08 / Tue Jan 29 19:17:45 2019
GPGPU-Sim uArch: cycles simulated: 3266424  inst.: 51990540 (ipc= 0.6) sim_rate=17996 (inst/sec) elapsed = 0:0:48:09 / Tue Jan 29 19:17:46 2019
GPGPU-Sim uArch: cycles simulated: 3269424  inst.: 51990752 (ipc= 0.5) sim_rate=17989 (inst/sec) elapsed = 0:0:48:10 / Tue Jan 29 19:17:47 2019
GPGPU-Sim uArch: cycles simulated: 3272924  inst.: 51991002 (ipc= 0.5) sim_rate=17983 (inst/sec) elapsed = 0:0:48:11 / Tue Jan 29 19:17:48 2019
GPGPU-Sim uArch: cycles simulated: 3275924  inst.: 51991212 (ipc= 0.5) sim_rate=17977 (inst/sec) elapsed = 0:0:48:12 / Tue Jan 29 19:17:49 2019
GPGPU-Sim uArch: cycles simulated: 3279424  inst.: 51991464 (ipc= 0.5) sim_rate=17971 (inst/sec) elapsed = 0:0:48:13 / Tue Jan 29 19:17:50 2019
GPGPU-Sim uArch: cycles simulated: 3282924  inst.: 51991716 (ipc= 0.5) sim_rate=17965 (inst/sec) elapsed = 0:0:48:14 / Tue Jan 29 19:17:51 2019
GPGPU-Sim uArch: cycles simulated: 3283924  inst.: 51991786 (ipc= 0.5) sim_rate=17959 (inst/sec) elapsed = 0:0:48:15 / Tue Jan 29 19:17:52 2019
GPGPU-Sim uArch: cycles simulated: 3284924  inst.: 51991856 (ipc= 0.5) sim_rate=17952 (inst/sec) elapsed = 0:0:48:16 / Tue Jan 29 19:17:53 2019
GPGPU-Sim uArch: cycles simulated: 3285924  inst.: 51991926 (ipc= 0.5) sim_rate=17946 (inst/sec) elapsed = 0:0:48:17 / Tue Jan 29 19:17:54 2019
GPGPU-Sim uArch: cycles simulated: 3286424  inst.: 51991963 (ipc= 0.5) sim_rate=17940 (inst/sec) elapsed = 0:0:48:18 / Tue Jan 29 19:17:55 2019
GPGPU-Sim uArch: cycles simulated: 3287424  inst.: 51992037 (ipc= 0.5) sim_rate=17934 (inst/sec) elapsed = 0:0:48:19 / Tue Jan 29 19:17:56 2019
GPGPU-Sim uArch: cycles simulated: 3288424  inst.: 51992108 (ipc= 0.5) sim_rate=17928 (inst/sec) elapsed = 0:0:48:20 / Tue Jan 29 19:17:57 2019
GPGPU-Sim uArch: cycles simulated: 3288924  inst.: 51992136 (ipc= 0.5) sim_rate=17922 (inst/sec) elapsed = 0:0:48:21 / Tue Jan 29 19:17:58 2019
GPGPU-Sim uArch: cycles simulated: 3289924  inst.: 51992206 (ipc= 0.4) sim_rate=17915 (inst/sec) elapsed = 0:0:48:22 / Tue Jan 29 19:17:59 2019
GPGPU-Sim uArch: cycles simulated: 3290924  inst.: 51992276 (ipc= 0.4) sim_rate=17909 (inst/sec) elapsed = 0:0:48:23 / Tue Jan 29 19:18:00 2019
GPGPU-Sim uArch: cycles simulated: 3291424  inst.: 51992318 (ipc= 0.4) sim_rate=17903 (inst/sec) elapsed = 0:0:48:24 / Tue Jan 29 19:18:01 2019
GPGPU-Sim uArch: cycles simulated: 3292424  inst.: 51992388 (ipc= 0.4) sim_rate=17897 (inst/sec) elapsed = 0:0:48:25 / Tue Jan 29 19:18:02 2019
GPGPU-Sim uArch: cycles simulated: 3292924  inst.: 51992422 (ipc= 0.4) sim_rate=17891 (inst/sec) elapsed = 0:0:48:26 / Tue Jan 29 19:18:03 2019
GPGPU-Sim uArch: cycles simulated: 3293924  inst.: 51992496 (ipc= 0.4) sim_rate=17885 (inst/sec) elapsed = 0:0:48:27 / Tue Jan 29 19:18:04 2019
GPGPU-Sim uArch: cycles simulated: 3294924  inst.: 51992568 (ipc= 0.4) sim_rate=17879 (inst/sec) elapsed = 0:0:48:28 / Tue Jan 29 19:18:05 2019
GPGPU-Sim uArch: cycles simulated: 3295424  inst.: 51992598 (ipc= 0.4) sim_rate=17873 (inst/sec) elapsed = 0:0:48:29 / Tue Jan 29 19:18:06 2019
GPGPU-Sim uArch: cycles simulated: 3296424  inst.: 51992668 (ipc= 0.4) sim_rate=17866 (inst/sec) elapsed = 0:0:48:30 / Tue Jan 29 19:18:07 2019
GPGPU-Sim uArch: cycles simulated: 3297424  inst.: 51992738 (ipc= 0.4) sim_rate=17860 (inst/sec) elapsed = 0:0:48:31 / Tue Jan 29 19:18:08 2019
GPGPU-Sim uArch: cycles simulated: 3297924  inst.: 51992780 (ipc= 0.4) sim_rate=17854 (inst/sec) elapsed = 0:0:48:32 / Tue Jan 29 19:18:09 2019
GPGPU-Sim uArch: cycles simulated: 3298924  inst.: 51992850 (ipc= 0.4) sim_rate=17848 (inst/sec) elapsed = 0:0:48:33 / Tue Jan 29 19:18:10 2019
GPGPU-Sim uArch: cycles simulated: 3299924  inst.: 51992920 (ipc= 0.4) sim_rate=17842 (inst/sec) elapsed = 0:0:48:34 / Tue Jan 29 19:18:11 2019
GPGPU-Sim uArch: cycles simulated: 3300424  inst.: 51992953 (ipc= 0.4) sim_rate=17836 (inst/sec) elapsed = 0:0:48:35 / Tue Jan 29 19:18:12 2019
GPGPU-Sim uArch: cycles simulated: 3301424  inst.: 51993027 (ipc= 0.4) sim_rate=17830 (inst/sec) elapsed = 0:0:48:36 / Tue Jan 29 19:18:13 2019
GPGPU-Sim uArch: cycles simulated: 3302424  inst.: 51993100 (ipc= 0.4) sim_rate=17824 (inst/sec) elapsed = 0:0:48:37 / Tue Jan 29 19:18:14 2019
GPGPU-Sim uArch: cycles simulated: 3302924  inst.: 51993130 (ipc= 0.4) sim_rate=17818 (inst/sec) elapsed = 0:0:48:38 / Tue Jan 29 19:18:15 2019
GPGPU-Sim uArch: cycles simulated: 3303924  inst.: 51993200 (ipc= 0.4) sim_rate=17811 (inst/sec) elapsed = 0:0:48:39 / Tue Jan 29 19:18:16 2019
GPGPU-Sim uArch: cycles simulated: 3304924  inst.: 51993270 (ipc= 0.4) sim_rate=17805 (inst/sec) elapsed = 0:0:48:40 / Tue Jan 29 19:18:17 2019
GPGPU-Sim uArch: cycles simulated: 3305424  inst.: 51993312 (ipc= 0.4) sim_rate=17799 (inst/sec) elapsed = 0:0:48:41 / Tue Jan 29 19:18:18 2019
GPGPU-Sim uArch: cycles simulated: 3306424  inst.: 51993382 (ipc= 0.4) sim_rate=17793 (inst/sec) elapsed = 0:0:48:42 / Tue Jan 29 19:18:19 2019
GPGPU-Sim uArch: cycles simulated: 3307424  inst.: 51993452 (ipc= 0.4) sim_rate=17787 (inst/sec) elapsed = 0:0:48:43 / Tue Jan 29 19:18:20 2019
GPGPU-Sim uArch: cycles simulated: 3307924  inst.: 51993485 (ipc= 0.4) sim_rate=17781 (inst/sec) elapsed = 0:0:48:44 / Tue Jan 29 19:18:21 2019
GPGPU-Sim uArch: cycles simulated: 3308924  inst.: 51993559 (ipc= 0.4) sim_rate=17775 (inst/sec) elapsed = 0:0:48:45 / Tue Jan 29 19:18:22 2019
GPGPU-Sim uArch: cycles simulated: 3309924  inst.: 51993632 (ipc= 0.4) sim_rate=17769 (inst/sec) elapsed = 0:0:48:46 / Tue Jan 29 19:18:23 2019
GPGPU-Sim uArch: cycles simulated: 3310424  inst.: 51993662 (ipc= 0.4) sim_rate=17763 (inst/sec) elapsed = 0:0:48:47 / Tue Jan 29 19:18:24 2019
GPGPU-Sim uArch: cycles simulated: 3311424  inst.: 51993732 (ipc= 0.4) sim_rate=17757 (inst/sec) elapsed = 0:0:48:48 / Tue Jan 29 19:18:25 2019
GPGPU-Sim uArch: cycles simulated: 3311924  inst.: 51993774 (ipc= 0.4) sim_rate=17751 (inst/sec) elapsed = 0:0:48:49 / Tue Jan 29 19:18:26 2019
GPGPU-Sim uArch: cycles simulated: 3312924  inst.: 51993843 (ipc= 0.4) sim_rate=17745 (inst/sec) elapsed = 0:0:48:50 / Tue Jan 29 19:18:27 2019
GPGPU-Sim uArch: cycles simulated: 3313924  inst.: 51993914 (ipc= 0.4) sim_rate=17739 (inst/sec) elapsed = 0:0:48:51 / Tue Jan 29 19:18:28 2019
GPGPU-Sim uArch: cycles simulated: 3314424  inst.: 51993944 (ipc= 0.4) sim_rate=17733 (inst/sec) elapsed = 0:0:48:52 / Tue Jan 29 19:18:29 2019
GPGPU-Sim uArch: cycles simulated: 3315424  inst.: 51994018 (ipc= 0.4) sim_rate=17727 (inst/sec) elapsed = 0:0:48:53 / Tue Jan 29 19:18:30 2019
GPGPU-Sim uArch: cycles simulated: 3316424  inst.: 51994090 (ipc= 0.4) sim_rate=17721 (inst/sec) elapsed = 0:0:48:54 / Tue Jan 29 19:18:31 2019
GPGPU-Sim uArch: cycles simulated: 3316924  inst.: 51994124 (ipc= 0.4) sim_rate=17715 (inst/sec) elapsed = 0:0:48:55 / Tue Jan 29 19:18:32 2019
GPGPU-Sim uArch: cycles simulated: 3317924  inst.: 51994194 (ipc= 0.4) sim_rate=17709 (inst/sec) elapsed = 0:0:48:56 / Tue Jan 29 19:18:33 2019
GPGPU-Sim uArch: cycles simulated: 3318424  inst.: 51994236 (ipc= 0.4) sim_rate=17703 (inst/sec) elapsed = 0:0:48:57 / Tue Jan 29 19:18:34 2019
GPGPU-Sim uArch: cycles simulated: 3319424  inst.: 51994306 (ipc= 0.4) sim_rate=17697 (inst/sec) elapsed = 0:0:48:58 / Tue Jan 29 19:18:35 2019
GPGPU-Sim uArch: cycles simulated: 3319924  inst.: 51994334 (ipc= 0.4) sim_rate=17691 (inst/sec) elapsed = 0:0:48:59 / Tue Jan 29 19:18:36 2019
GPGPU-Sim uArch: cycles simulated: 3320924  inst.: 51994404 (ipc= 0.4) sim_rate=17685 (inst/sec) elapsed = 0:0:49:00 / Tue Jan 29 19:18:37 2019
GPGPU-Sim uArch: cycles simulated: 3321924  inst.: 51994476 (ipc= 0.4) sim_rate=17679 (inst/sec) elapsed = 0:0:49:01 / Tue Jan 29 19:18:38 2019
GPGPU-Sim uArch: cycles simulated: 3322924  inst.: 51994549 (ipc= 0.4) sim_rate=17673 (inst/sec) elapsed = 0:0:49:02 / Tue Jan 29 19:18:39 2019
GPGPU-Sim uArch: cycles simulated: 3323424  inst.: 51994586 (ipc= 0.4) sim_rate=17667 (inst/sec) elapsed = 0:0:49:03 / Tue Jan 29 19:18:40 2019
GPGPU-Sim uArch: cycles simulated: 3324424  inst.: 51994656 (ipc= 0.4) sim_rate=17661 (inst/sec) elapsed = 0:0:49:04 / Tue Jan 29 19:18:41 2019
GPGPU-Sim uArch: cycles simulated: 3325424  inst.: 51994726 (ipc= 0.3) sim_rate=17655 (inst/sec) elapsed = 0:0:49:05 / Tue Jan 29 19:18:42 2019
GPGPU-Sim uArch: cycles simulated: 3325924  inst.: 51994768 (ipc= 0.3) sim_rate=17649 (inst/sec) elapsed = 0:0:49:06 / Tue Jan 29 19:18:43 2019
GPGPU-Sim uArch: cycles simulated: 3326924  inst.: 51994838 (ipc= 0.3) sim_rate=17643 (inst/sec) elapsed = 0:0:49:07 / Tue Jan 29 19:18:44 2019
GPGPU-Sim uArch: cycles simulated: 3327924  inst.: 51994908 (ipc= 0.3) sim_rate=17637 (inst/sec) elapsed = 0:0:49:08 / Tue Jan 29 19:18:45 2019
GPGPU-Sim uArch: cycles simulated: 3328424  inst.: 51994937 (ipc= 0.3) sim_rate=17631 (inst/sec) elapsed = 0:0:49:09 / Tue Jan 29 19:18:46 2019
GPGPU-Sim uArch: cycles simulated: 3329424  inst.: 51995007 (ipc= 0.3) sim_rate=17625 (inst/sec) elapsed = 0:0:49:10 / Tue Jan 29 19:18:47 2019
GPGPU-Sim uArch: cycles simulated: 3330424  inst.: 51995081 (ipc= 0.3) sim_rate=17619 (inst/sec) elapsed = 0:0:49:11 / Tue Jan 29 19:18:48 2019
GPGPU-Sim uArch: cycles simulated: 3330924  inst.: 51995118 (ipc= 0.3) sim_rate=17613 (inst/sec) elapsed = 0:0:49:12 / Tue Jan 29 19:18:49 2019
GPGPU-Sim uArch: cycles simulated: 3331924  inst.: 51995187 (ipc= 0.3) sim_rate=17607 (inst/sec) elapsed = 0:0:49:13 / Tue Jan 29 19:18:50 2019
GPGPU-Sim uArch: cycles simulated: 3332924  inst.: 51995258 (ipc= 0.3) sim_rate=17601 (inst/sec) elapsed = 0:0:49:14 / Tue Jan 29 19:18:51 2019
GPGPU-Sim uArch: cycles simulated: 3333424  inst.: 51995300 (ipc= 0.3) sim_rate=17595 (inst/sec) elapsed = 0:0:49:15 / Tue Jan 29 19:18:52 2019
GPGPU-Sim uArch: cycles simulated: 3334424  inst.: 51995370 (ipc= 0.3) sim_rate=17589 (inst/sec) elapsed = 0:0:49:16 / Tue Jan 29 19:18:53 2019
GPGPU-Sim uArch: cycles simulated: 3335424  inst.: 51995440 (ipc= 0.3) sim_rate=17583 (inst/sec) elapsed = 0:0:49:17 / Tue Jan 29 19:18:54 2019
GPGPU-Sim uArch: cycles simulated: 3336424  inst.: 51995510 (ipc= 0.3) sim_rate=17577 (inst/sec) elapsed = 0:0:49:18 / Tue Jan 29 19:18:55 2019
GPGPU-Sim uArch: cycles simulated: 3336924  inst.: 51995540 (ipc= 0.3) sim_rate=17571 (inst/sec) elapsed = 0:0:49:19 / Tue Jan 29 19:18:56 2019
GPGPU-Sim uArch: cycles simulated: 3337924  inst.: 51995614 (ipc= 0.3) sim_rate=17566 (inst/sec) elapsed = 0:0:49:20 / Tue Jan 29 19:18:57 2019
GPGPU-Sim uArch: cycles simulated: 3338924  inst.: 51995686 (ipc= 0.3) sim_rate=17560 (inst/sec) elapsed = 0:0:49:21 / Tue Jan 29 19:18:58 2019
GPGPU-Sim uArch: cycles simulated: 3339424  inst.: 51995720 (ipc= 0.3) sim_rate=17554 (inst/sec) elapsed = 0:0:49:22 / Tue Jan 29 19:18:59 2019
GPGPU-Sim uArch: cycles simulated: 3340424  inst.: 51995790 (ipc= 0.3) sim_rate=17548 (inst/sec) elapsed = 0:0:49:23 / Tue Jan 29 19:19:00 2019
GPGPU-Sim uArch: cycles simulated: 3341424  inst.: 51995859 (ipc= 0.3) sim_rate=17542 (inst/sec) elapsed = 0:0:49:24 / Tue Jan 29 19:19:01 2019
GPGPU-Sim uArch: cycles simulated: 3341924  inst.: 51995902 (ipc= 0.3) sim_rate=17536 (inst/sec) elapsed = 0:0:49:25 / Tue Jan 29 19:19:02 2019
GPGPU-Sim uArch: cycles simulated: 3342924  inst.: 51995972 (ipc= 0.3) sim_rate=17530 (inst/sec) elapsed = 0:0:49:26 / Tue Jan 29 19:19:03 2019
GPGPU-Sim uArch: cycles simulated: 3343924  inst.: 51996042 (ipc= 0.3) sim_rate=17524 (inst/sec) elapsed = 0:0:49:27 / Tue Jan 29 19:19:04 2019
GPGPU-Sim uArch: cycles simulated: 3344424  inst.: 51996072 (ipc= 0.3) sim_rate=17518 (inst/sec) elapsed = 0:0:49:28 / Tue Jan 29 19:19:05 2019
GPGPU-Sim uArch: cycles simulated: 3345424  inst.: 51996145 (ipc= 0.3) sim_rate=17513 (inst/sec) elapsed = 0:0:49:29 / Tue Jan 29 19:19:06 2019
GPGPU-Sim uArch: cycles simulated: 3346424  inst.: 51996219 (ipc= 0.3) sim_rate=17507 (inst/sec) elapsed = 0:0:49:30 / Tue Jan 29 19:19:07 2019
GPGPU-Sim uArch: cycles simulated: 3346924  inst.: 51996252 (ipc= 0.3) sim_rate=17501 (inst/sec) elapsed = 0:0:49:31 / Tue Jan 29 19:19:08 2019
GPGPU-Sim uArch: cycles simulated: 3347924  inst.: 51996322 (ipc= 0.3) sim_rate=17495 (inst/sec) elapsed = 0:0:49:32 / Tue Jan 29 19:19:09 2019
GPGPU-Sim uArch: cycles simulated: 3348924  inst.: 51996392 (ipc= 0.3) sim_rate=17489 (inst/sec) elapsed = 0:0:49:33 / Tue Jan 29 19:19:10 2019
GPGPU-Sim uArch: cycles simulated: 3349424  inst.: 51996434 (ipc= 0.3) sim_rate=17483 (inst/sec) elapsed = 0:0:49:34 / Tue Jan 29 19:19:11 2019
GPGPU-Sim uArch: cycles simulated: 3350424  inst.: 51996504 (ipc= 0.3) sim_rate=17477 (inst/sec) elapsed = 0:0:49:35 / Tue Jan 29 19:19:12 2019
GPGPU-Sim uArch: cycles simulated: 3351424  inst.: 51996574 (ipc= 0.3) sim_rate=17471 (inst/sec) elapsed = 0:0:49:36 / Tue Jan 29 19:19:13 2019
GPGPU-Sim uArch: cycles simulated: 3351924  inst.: 51996603 (ipc= 0.3) sim_rate=17466 (inst/sec) elapsed = 0:0:49:37 / Tue Jan 29 19:19:14 2019
GPGPU-Sim uArch: cycles simulated: 3352924  inst.: 51996677 (ipc= 0.3) sim_rate=17460 (inst/sec) elapsed = 0:0:49:38 / Tue Jan 29 19:19:15 2019
GPGPU-Sim uArch: cycles simulated: 3353924  inst.: 51996751 (ipc= 0.3) sim_rate=17454 (inst/sec) elapsed = 0:0:49:39 / Tue Jan 29 19:19:16 2019
GPGPU-Sim uArch: cycles simulated: 3354424  inst.: 51996784 (ipc= 0.3) sim_rate=17448 (inst/sec) elapsed = 0:0:49:40 / Tue Jan 29 19:19:17 2019
GPGPU-Sim uArch: cycles simulated: 3355424  inst.: 51996854 (ipc= 0.3) sim_rate=17442 (inst/sec) elapsed = 0:0:49:41 / Tue Jan 29 19:19:18 2019
GPGPU-Sim uArch: cycles simulated: 3356424  inst.: 51996924 (ipc= 0.3) sim_rate=17436 (inst/sec) elapsed = 0:0:49:42 / Tue Jan 29 19:19:19 2019
GPGPU-Sim uArch: cycles simulated: 3356924  inst.: 51996966 (ipc= 0.3) sim_rate=17431 (inst/sec) elapsed = 0:0:49:43 / Tue Jan 29 19:19:20 2019
GPGPU-Sim uArch: cycles simulated: 3357924  inst.: 51997036 (ipc= 0.3) sim_rate=17425 (inst/sec) elapsed = 0:0:49:44 / Tue Jan 29 19:19:21 2019
GPGPU-Sim uArch: cycles simulated: 3358924  inst.: 51997106 (ipc= 0.3) sim_rate=17419 (inst/sec) elapsed = 0:0:49:45 / Tue Jan 29 19:19:22 2019
GPGPU-Sim uArch: cycles simulated: 3359424  inst.: 51997136 (ipc= 0.3) sim_rate=17413 (inst/sec) elapsed = 0:0:49:46 / Tue Jan 29 19:19:23 2019
GPGPU-Sim uArch: cycles simulated: 3360424  inst.: 51997209 (ipc= 0.3) sim_rate=17407 (inst/sec) elapsed = 0:0:49:47 / Tue Jan 29 19:19:24 2019
GPGPU-Sim uArch: cycles simulated: 3361424  inst.: 51997282 (ipc= 0.3) sim_rate=17402 (inst/sec) elapsed = 0:0:49:48 / Tue Jan 29 19:19:25 2019
GPGPU-Sim uArch: cycles simulated: 3361924  inst.: 51997316 (ipc= 0.3) sim_rate=17396 (inst/sec) elapsed = 0:0:49:49 / Tue Jan 29 19:19:26 2019
GPGPU-Sim uArch: cycles simulated: 3362924  inst.: 51997386 (ipc= 0.3) sim_rate=17390 (inst/sec) elapsed = 0:0:49:50 / Tue Jan 29 19:19:27 2019
GPGPU-Sim uArch: cycles simulated: 3363924  inst.: 51997456 (ipc= 0.3) sim_rate=17384 (inst/sec) elapsed = 0:0:49:51 / Tue Jan 29 19:19:28 2019
GPGPU-Sim uArch: cycles simulated: 3364424  inst.: 51997498 (ipc= 0.3) sim_rate=17378 (inst/sec) elapsed = 0:0:49:52 / Tue Jan 29 19:19:29 2019
GPGPU-Sim uArch: cycles simulated: 3365424  inst.: 51997568 (ipc= 0.3) sim_rate=17373 (inst/sec) elapsed = 0:0:49:53 / Tue Jan 29 19:19:30 2019
GPGPU-Sim uArch: cycles simulated: 3365924  inst.: 51997596 (ipc= 0.3) sim_rate=17367 (inst/sec) elapsed = 0:0:49:54 / Tue Jan 29 19:19:31 2019
GPGPU-Sim uArch: cycles simulated: 3366924  inst.: 51997667 (ipc= 0.3) sim_rate=17361 (inst/sec) elapsed = 0:0:49:55 / Tue Jan 29 19:19:32 2019
GPGPU-Sim uArch: cycles simulated: 3367424  inst.: 51997708 (ipc= 0.3) sim_rate=17355 (inst/sec) elapsed = 0:0:49:56 / Tue Jan 29 19:19:33 2019
GPGPU-Sim uArch: cycles simulated: 3367924  inst.: 51997741 (ipc= 0.3) sim_rate=17349 (inst/sec) elapsed = 0:0:49:57 / Tue Jan 29 19:19:34 2019
GPGPU-Sim uArch: cycles simulated: 3368924  inst.: 51997815 (ipc= 0.3) sim_rate=17344 (inst/sec) elapsed = 0:0:49:58 / Tue Jan 29 19:19:35 2019
GPGPU-Sim uArch: cycles simulated: 3369424  inst.: 51997848 (ipc= 0.3) sim_rate=17338 (inst/sec) elapsed = 0:0:49:59 / Tue Jan 29 19:19:36 2019
GPGPU-Sim uArch: cycles simulated: 3369924  inst.: 51997888 (ipc= 0.3) sim_rate=17332 (inst/sec) elapsed = 0:0:50:00 / Tue Jan 29 19:19:37 2019
GPGPU-Sim uArch: cycles simulated: 3370924  inst.: 51997960 (ipc= 0.3) sim_rate=17326 (inst/sec) elapsed = 0:0:50:01 / Tue Jan 29 19:19:38 2019
GPGPU-Sim uArch: cycles simulated: 3371424  inst.: 51997988 (ipc= 0.3) sim_rate=17321 (inst/sec) elapsed = 0:0:50:02 / Tue Jan 29 19:19:39 2019
GPGPU-Sim uArch: cycles simulated: 3372424  inst.: 51998058 (ipc= 0.3) sim_rate=17315 (inst/sec) elapsed = 0:0:50:03 / Tue Jan 29 19:19:40 2019
GPGPU-Sim uArch: cycles simulated: 3372924  inst.: 51998099 (ipc= 0.3) sim_rate=17309 (inst/sec) elapsed = 0:0:50:04 / Tue Jan 29 19:19:41 2019
GPGPU-Sim uArch: cycles simulated: 3373424  inst.: 51998128 (ipc= 0.3) sim_rate=17303 (inst/sec) elapsed = 0:0:50:05 / Tue Jan 29 19:19:42 2019
GPGPU-Sim uArch: cycles simulated: 3374424  inst.: 51998199 (ipc= 0.3) sim_rate=17298 (inst/sec) elapsed = 0:0:50:06 / Tue Jan 29 19:19:43 2019
GPGPU-Sim uArch: cycles simulated: 3374924  inst.: 51998240 (ipc= 0.3) sim_rate=17292 (inst/sec) elapsed = 0:0:50:07 / Tue Jan 29 19:19:44 2019
GPGPU-Sim uArch: cycles simulated: 3375924  inst.: 51998310 (ipc= 0.3) sim_rate=17286 (inst/sec) elapsed = 0:0:50:08 / Tue Jan 29 19:19:45 2019
GPGPU-Sim uArch: cycles simulated: 3376924  inst.: 51998380 (ipc= 0.3) sim_rate=17280 (inst/sec) elapsed = 0:0:50:09 / Tue Jan 29 19:19:46 2019
GPGPU-Sim uArch: cycles simulated: 3377424  inst.: 51998420 (ipc= 0.3) sim_rate=17275 (inst/sec) elapsed = 0:0:50:10 / Tue Jan 29 19:19:47 2019
GPGPU-Sim uArch: cycles simulated: 3378424  inst.: 51998492 (ipc= 0.3) sim_rate=17269 (inst/sec) elapsed = 0:0:50:11 / Tue Jan 29 19:19:48 2019
GPGPU-Sim uArch: cycles simulated: 3379424  inst.: 51998562 (ipc= 0.3) sim_rate=17263 (inst/sec) elapsed = 0:0:50:12 / Tue Jan 29 19:19:49 2019
GPGPU-Sim uArch: cycles simulated: 3379924  inst.: 51998590 (ipc= 0.3) sim_rate=17258 (inst/sec) elapsed = 0:0:50:13 / Tue Jan 29 19:19:50 2019
GPGPU-Sim uArch: cycles simulated: 3380924  inst.: 51998660 (ipc= 0.3) sim_rate=17252 (inst/sec) elapsed = 0:0:50:14 / Tue Jan 29 19:19:51 2019
GPGPU-Sim uArch: cycles simulated: 3381924  inst.: 51998732 (ipc= 0.3) sim_rate=17246 (inst/sec) elapsed = 0:0:50:15 / Tue Jan 29 19:19:52 2019
GPGPU-Sim uArch: cycles simulated: 3382424  inst.: 51998771 (ipc= 0.3) sim_rate=17240 (inst/sec) elapsed = 0:0:50:16 / Tue Jan 29 19:19:53 2019
GPGPU-Sim uArch: cycles simulated: 3383424  inst.: 51998842 (ipc= 0.3) sim_rate=17235 (inst/sec) elapsed = 0:0:50:17 / Tue Jan 29 19:19:54 2019
GPGPU-Sim uArch: cycles simulated: 3384424  inst.: 51998912 (ipc= 0.3) sim_rate=17229 (inst/sec) elapsed = 0:0:50:18 / Tue Jan 29 19:19:55 2019
GPGPU-Sim uArch: cycles simulated: 3384924  inst.: 51998952 (ipc= 0.3) sim_rate=17223 (inst/sec) elapsed = 0:0:50:19 / Tue Jan 29 19:19:56 2019
GPGPU-Sim uArch: cycles simulated: 3385924  inst.: 51999024 (ipc= 0.3) sim_rate=17218 (inst/sec) elapsed = 0:0:50:20 / Tue Jan 29 19:19:57 2019
GPGPU-Sim uArch: cycles simulated: 3386424  inst.: 51999052 (ipc= 0.3) sim_rate=17212 (inst/sec) elapsed = 0:0:50:21 / Tue Jan 29 19:19:58 2019
GPGPU-Sim uArch: cycles simulated: 3387424  inst.: 51999122 (ipc= 0.3) sim_rate=17206 (inst/sec) elapsed = 0:0:50:22 / Tue Jan 29 19:19:59 2019
GPGPU-Sim uArch: cycles simulated: 3388424  inst.: 51999192 (ipc= 0.3) sim_rate=17201 (inst/sec) elapsed = 0:0:50:23 / Tue Jan 29 19:20:00 2019
GPGPU-Sim uArch: cycles simulated: 3388924  inst.: 51999234 (ipc= 0.3) sim_rate=17195 (inst/sec) elapsed = 0:0:50:24 / Tue Jan 29 19:20:01 2019
GPGPU-Sim uArch: cycles simulated: 3389424  inst.: 51999263 (ipc= 0.3) sim_rate=17189 (inst/sec) elapsed = 0:0:50:25 / Tue Jan 29 19:20:02 2019
GPGPU-Sim uArch: cycles simulated: 3390424  inst.: 51999332 (ipc= 0.3) sim_rate=17184 (inst/sec) elapsed = 0:0:50:26 / Tue Jan 29 19:20:03 2019
GPGPU-Sim uArch: cycles simulated: 3390924  inst.: 52000369 (ipc= 0.3) sim_rate=17178 (inst/sec) elapsed = 0:0:50:27 / Tue Jan 29 19:20:04 2019
GPGPU-Sim uArch: cycles simulated: 3391924  inst.: 52003155 (ipc= 0.3) sim_rate=17174 (inst/sec) elapsed = 0:0:50:28 / Tue Jan 29 19:20:05 2019
GPGPU-Sim uArch: cycles simulated: 3392424  inst.: 52003379 (ipc= 0.3) sim_rate=17168 (inst/sec) elapsed = 0:0:50:29 / Tue Jan 29 19:20:06 2019
GPGPU-Sim uArch: cycles simulated: 3392924  inst.: 52005139 (ipc= 0.3) sim_rate=17163 (inst/sec) elapsed = 0:0:50:30 / Tue Jan 29 19:20:07 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (203614,3189924), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 7.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 19 
gpu_sim_cycle = 203615
gpu_sim_insn = 58708
gpu_ipc =       0.2883
gpu_tot_sim_cycle = 3393539
gpu_tot_sim_insn = 52006035
gpu_tot_ipc =      15.3250
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1507171
gpu_total_sim_rate=17158

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1103198
	L1I_total_cache_misses = 2941
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 882
	L1D_cache_core[1]: Access = 128269, Miss = 70080, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209591
	L1D_cache_core[2]: Access = 190775, Miss = 135935, Miss_rate = 0.713, Pending_hits = 830, Reservation_fails = 405441
	L1D_cache_core[3]: Access = 154334, Miss = 135401, Miss_rate = 0.877, Pending_hits = 490, Reservation_fails = 400744
	L1D_cache_core[4]: Access = 75437, Miss = 66301, Miss_rate = 0.879, Pending_hits = 265, Reservation_fails = 197242
	L1D_cache_core[5]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 49452, Miss = 476, Miss_rate = 0.010, Pending_hits = 534, Reservation_fails = 4081
	L1D_cache_core[9]: Access = 115341, Miss = 69364, Miss_rate = 0.601, Pending_hits = 623, Reservation_fails = 205494
	L1D_cache_core[10]: Access = 154331, Miss = 136015, Miss_rate = 0.881, Pending_hits = 499, Reservation_fails = 403385
	L1D_cache_core[11]: Access = 75437, Miss = 66495, Miss_rate = 0.881, Pending_hits = 260, Reservation_fails = 197092
	L1D_cache_core[12]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 985118
	L1D_total_cache_misses = 686641
	L1D_total_cache_miss_rate = 0.6970
	L1D_total_cache_pending_hits = 4607
	L1D_total_cache_reservation_fails = 2024959
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 177676
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2077
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 338869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1504416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 177036
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 520527
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1100257
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2941
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 58288576
gpgpu_n_tot_w_icount = 1821518
gpgpu_n_stall_shd_mem = 2781608
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 320
gpgpu_n_mem_read_global = 338869
gpgpu_n_mem_write_global = 353684
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 22
gpgpu_n_load_insn  = 6136054
gpgpu_n_store_insn = 423025
gpgpu_n_shmem_insn = 35480
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5296124
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2077
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 765
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2778766
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3979391	W0_Idle:1449530	W0_Scoreboard:3605203	W1:71783	W2:1491	W3:1482	W4:1594	W5:1479	W6:1424	W7:1408	W8:75524	W9:1364	W10:1364	W11:1364	W12:1422	W13:1509	W14:2085	W15:3484	W16:4450	W17:3391	W18:2064	W19:1509	W20:1422	W21:1364	W22:1364	W23:1364	W24:1369	W25:1364	W26:1364	W27:1364	W28:1364	W29:1364	W30:1364	W31:1369	W32:1624891
traffic_breakdown_coretomem[CONST_ACC_R] = 176 {8:22,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2710952 {8:338869,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14494272 {40:350035,72:53,136:3596,}
traffic_breakdown_coretomem[INST_ACC_R] = 3416 {8:427,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 42560 {40:10,136:310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1584 {72:22,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46086184 {136:338869,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2829472 {8:353684,}
traffic_breakdown_memtocore[INST_ACC_R] = 58072 {136:427,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2560 {8:320,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 3393538 
mrq_lat_table:3190 	84 	286 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	605586 	86896 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	282367 	50572 	359815 	568 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27179 	54646 	112861 	122594 	21560 	51 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	141544 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6121 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 20.200001 15.666667 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.000000 11.750000 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.000000 12.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.285714 12.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 24.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 16.500000 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5734/196 = 29.255102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        52        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        52        52        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        52        52        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        50        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        51        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2975
min_bank_accesses = 0!
chip skew: 501/491 = 1.02
number of total write accesses:
dram[0]:        48        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        48        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        48        48        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        48        48        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        48        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        48        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2759
min_bank_accesses = 0!
chip skew: 464/455 = 1.02
average mf latency per bank:
dram[0]:      19929     21537     26866     26181     23704     25162     18740     18815     31737     27619      3113      3236    none      none       30784     33335
dram[1]:      20296     21668     27117     26505     26102     27742     18790     19418     29058     28207      3074      3260    none      none       31823     31473
dram[2]:      20172     19943     26518     26183     24354     24050     18713     18507     28458     27666      3218      3125    none      none       30808     30280
dram[3]:      20331     20546     26752     27091     26456     26258     19409     18993     30567     27882      3312      3142    none      none       31216     31789
dram[4]:      22298     20915     25665     26800     24410     25500     18624     18954     27767     30235      3259      1965    none      none       30061     31433
dram[5]:      24195     20972     28091     27914     28163     27862     20473     19675     32232     29249      3230    none      none      none       39267     31832
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       521       533       547       550       527       508       507       330       275         0         0       550       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       547       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       511       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393539 n_nop=3391949 n_act=34 n_pre=20 n_req=952 n_rd=994 n_write=542 bw_util=0.0009052
n_activity=10080 dram_eff=0.3048
bk0: 106a 3391827i bk1: 100a 3391917i bk2: 72a 3392311i bk3: 72a 3392245i bk4: 84a 3391882i bk5: 84a 3391780i bk6: 128a 3391624i bk7: 128a 3391511i bk8: 66a 3392224i bk9: 64a 3392375i bk10: 4a 3393511i bk11: 4a 3393503i bk12: 0a 3393540i bk13: 0a 3393543i bk14: 40a 3392998i bk15: 42a 3392846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00759856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393539 n_nop=3391958 n_act=33 n_pre=19 n_req=951 n_rd=988 n_write=541 bw_util=0.0009011
n_activity=9916 dram_eff=0.3084
bk0: 104a 3391814i bk1: 100a 3391860i bk2: 72a 3392122i bk3: 72a 3392196i bk4: 84a 3391857i bk5: 84a 3391813i bk6: 128a 3391634i bk7: 124a 3391401i bk8: 64a 3392151i bk9: 64a 3392262i bk10: 4a 3393512i bk11: 4a 3393509i bk12: 0a 3393535i bk13: 0a 3393542i bk14: 40a 3392898i bk15: 44a 3392743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00782723
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393539 n_nop=3391925 n_act=34 n_pre=20 n_req=965 n_rd=1002 n_write=558 bw_util=0.0009194
n_activity=10309 dram_eff=0.3026
bk0: 104a 3392017i bk1: 104a 3391824i bk2: 72a 3392317i bk3: 72a 3392109i bk4: 84a 3391814i bk5: 88a 3391778i bk6: 128a 3391648i bk7: 128a 3391497i bk8: 64a 3392364i bk9: 66a 3392428i bk10: 4a 3393504i bk11: 4a 3393514i bk12: 0a 3393538i bk13: 0a 3393541i bk14: 40a 3393003i bk15: 44a 3392829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00670775
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393539 n_nop=3391937 n_act=36 n_pre=22 n_req=960 n_rd=996 n_write=548 bw_util=0.00091
n_activity=10167 dram_eff=0.3037
bk0: 104a 3391777i bk1: 104a 3391873i bk2: 72a 3392223i bk3: 72a 3392156i bk4: 82a 3391781i bk5: 88a 3391745i bk6: 124a 3391550i bk7: 128a 3391463i bk8: 66a 3392272i bk9: 64a 3392423i bk10: 4a 3393506i bk11: 4a 3393511i bk12: 0a 3393535i bk13: 0a 3393539i bk14: 40a 3392943i bk15: 44a 3392806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00762508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393539 n_nop=3391954 n_act=29 n_pre=15 n_req=957 n_rd=988 n_write=553 bw_util=0.0009082
n_activity=9841 dram_eff=0.3132
bk0: 92a 3392026i bk1: 100a 3391938i bk2: 72a 3392330i bk3: 72a 3392152i bk4: 84a 3391748i bk5: 88a 3391718i bk6: 128a 3391512i bk7: 128a 3391509i bk8: 64a 3392299i bk9: 66a 3392278i bk10: 4a 3393493i bk11: 2a 3393510i bk12: 0a 3393537i bk13: 0a 3393541i bk14: 44a 3392869i bk15: 44a 3392705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00791858
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393539 n_nop=3391968 n_act=31 n_pre=18 n_req=949 n_rd=982 n_write=540 bw_util=0.000897
n_activity=10088 dram_eff=0.3017
bk0: 94a 3391932i bk1: 102a 3391871i bk2: 72a 3392143i bk3: 72a 3392286i bk4: 84a 3392024i bk5: 86a 3391856i bk6: 128a 3391611i bk7: 124a 3391684i bk8: 64a 3392302i bk9: 64a 3392490i bk10: 4a 3393504i bk11: 0a 3393534i bk12: 0a 3393537i bk13: 0a 3393540i bk14: 44a 3392893i bk15: 44a 3392887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00709525

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57626, Miss = 250, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 57404, Miss = 247, Miss_rate = 0.004, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 57301, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 58290, Miss = 246, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 56553, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 57375, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 57709, Miss = 246, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 57883, Miss = 252, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 57228, Miss = 244, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 58406, Miss = 250, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 59410, Miss = 245, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 58137, Miss = 246, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 693322
L2_total_cache_misses = 2975
L2_total_cache_miss_rate = 0.0043
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 351149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 224
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2050550
icnt_total_pkts_simt_to_mem=1059097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45824
	minimum = 6
	maximum = 140
Network latency average = 8.29518
	minimum = 6
	maximum = 129
Slowest packet = 1382172
Flit latency average = 7.68698
	minimum = 6
	maximum = 125
Slowest flit = 3099209
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000823268
	minimum = 0 (at node 0)
	maximum = 0.0106279 (at node 7)
Accepted packet rate average = 0.000823268
	minimum = 0 (at node 0)
	maximum = 0.0106279 (at node 7)
Injected flit rate average = 0.00192229
	minimum = 0 (at node 0)
	maximum = 0.0168062 (at node 7)
Accepted flit rate average= 0.00192229
	minimum = 0 (at node 0)
	maximum = 0.032198 (at node 7)
Injected packet length average = 2.33495
Accepted packet length average = 2.33495
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.415 (19 samples)
	minimum = 6 (19 samples)
	maximum = 149.158 (19 samples)
Network latency average = 12.5476 (19 samples)
	minimum = 6 (19 samples)
	maximum = 121.632 (19 samples)
Flit latency average = 13.2432 (19 samples)
	minimum = 6 (19 samples)
	maximum = 118.368 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.00730326 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0520928 (19 samples)
Accepted packet rate average = 0.00730326 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0520928 (19 samples)
Injected flit rate average = 0.0164475 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0813773 (19 samples)
Accepted flit rate average = 0.0164475 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.155344 (19 samples)
Injected packet size average = 2.25208 (19 samples)
Accepted packet size average = 2.25208 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 31 sec (3031 sec)
gpgpu_simulation_rate = 17158 (inst/sec)
gpgpu_simulation_rate = 1119 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,3393539)
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,3393539)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(0,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 3394039  inst.: 52038903 (ipc=65.7) sim_rate=17163 (inst/sec) elapsed = 0:0:50:32 / Tue Jan 29 19:20:09 2019
GPGPU-Sim uArch: cycles simulated: 3394539  inst.: 52064219 (ipc=58.2) sim_rate=17165 (inst/sec) elapsed = 0:0:50:33 / Tue Jan 29 19:20:10 2019
GPGPU-Sim uArch: cycles simulated: 3395039  inst.: 52106580 (ipc=67.0) sim_rate=17168 (inst/sec) elapsed = 0:0:50:35 / Tue Jan 29 19:20:12 2019
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(1,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 3395539  inst.: 52149085 (ipc=71.5) sim_rate=17176 (inst/sec) elapsed = 0:0:50:36 / Tue Jan 29 19:20:13 2019
GPGPU-Sim uArch: cycles simulated: 3396039  inst.: 52191532 (ipc=74.2) sim_rate=17179 (inst/sec) elapsed = 0:0:50:38 / Tue Jan 29 19:20:15 2019
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(0,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 3396539  inst.: 52233138 (ipc=75.7) sim_rate=17187 (inst/sec) elapsed = 0:0:50:39 / Tue Jan 29 19:20:16 2019
GPGPU-Sim uArch: cycles simulated: 3397039  inst.: 52271834 (ipc=75.9) sim_rate=17189 (inst/sec) elapsed = 0:0:50:41 / Tue Jan 29 19:20:18 2019
GPGPU-Sim uArch: cycles simulated: 3397539  inst.: 52313744 (ipc=76.9) sim_rate=17197 (inst/sec) elapsed = 0:0:50:42 / Tue Jan 29 19:20:19 2019
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(0,0,0) tid=(336,0,0)
GPGPU-Sim uArch: cycles simulated: 3398039  inst.: 52354504 (ipc=77.4) sim_rate=17199 (inst/sec) elapsed = 0:0:50:44 / Tue Jan 29 19:20:21 2019
GPGPU-Sim uArch: cycles simulated: 3398539  inst.: 52397167 (ipc=78.2) sim_rate=17207 (inst/sec) elapsed = 0:0:50:45 / Tue Jan 29 19:20:22 2019
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(0,0,0) tid=(369,0,0)
GPGPU-Sim uArch: cycles simulated: 3399039  inst.: 52436220 (ipc=78.2) sim_rate=17214 (inst/sec) elapsed = 0:0:50:46 / Tue Jan 29 19:20:23 2019
GPGPU-Sim uArch: cycles simulated: 3399539  inst.: 52478700 (ipc=78.8) sim_rate=17217 (inst/sec) elapsed = 0:0:50:48 / Tue Jan 29 19:20:25 2019
GPGPU-Sim uArch: cycles simulated: 3400039  inst.: 52517976 (ipc=78.8) sim_rate=17224 (inst/sec) elapsed = 0:0:50:49 / Tue Jan 29 19:20:26 2019
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(0,0,0) tid=(402,0,0)
GPGPU-Sim uArch: cycles simulated: 3400539  inst.: 52559903 (ipc=79.1) sim_rate=17227 (inst/sec) elapsed = 0:0:50:51 / Tue Jan 29 19:20:28 2019
GPGPU-Sim uArch: cycles simulated: 3401039  inst.: 52597485 (ipc=78.9) sim_rate=17228 (inst/sec) elapsed = 0:0:50:53 / Tue Jan 29 19:20:30 2019
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(0,0,0) tid=(411,0,0)
GPGPU-Sim uArch: cycles simulated: 3401539  inst.: 52639548 (ipc=79.2) sim_rate=17236 (inst/sec) elapsed = 0:0:50:54 / Tue Jan 29 19:20:31 2019
GPGPU-Sim uArch: cycles simulated: 3402039  inst.: 52678415 (ipc=79.1) sim_rate=17237 (inst/sec) elapsed = 0:0:50:56 / Tue Jan 29 19:20:33 2019
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(0,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 3402539  inst.: 52721196 (ipc=79.5) sim_rate=17246 (inst/sec) elapsed = 0:0:50:57 / Tue Jan 29 19:20:34 2019
GPGPU-Sim uArch: cycles simulated: 3403039  inst.: 52760328 (ipc=79.4) sim_rate=17247 (inst/sec) elapsed = 0:0:50:59 / Tue Jan 29 19:20:36 2019
GPGPU-Sim uArch: cycles simulated: 3403539  inst.: 52801583 (ipc=79.6) sim_rate=17249 (inst/sec) elapsed = 0:0:51:01 / Tue Jan 29 19:20:38 2019
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(1,0,0) tid=(285,0,0)
GPGPU-Sim uArch: cycles simulated: 3404039  inst.: 52841983 (ipc=79.6) sim_rate=17257 (inst/sec) elapsed = 0:0:51:02 / Tue Jan 29 19:20:39 2019
GPGPU-Sim uArch: cycles simulated: 3404539  inst.: 52883742 (ipc=79.8) sim_rate=17259 (inst/sec) elapsed = 0:0:51:04 / Tue Jan 29 19:20:41 2019
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(0,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 3405039  inst.: 52925413 (ipc=79.9) sim_rate=17267 (inst/sec) elapsed = 0:0:51:05 / Tue Jan 29 19:20:42 2019
GPGPU-Sim uArch: cycles simulated: 3405539  inst.: 52963123 (ipc=79.8) sim_rate=17268 (inst/sec) elapsed = 0:0:51:07 / Tue Jan 29 19:20:44 2019
GPGPU-Sim uArch: cycles simulated: 3406039  inst.: 53005208 (ipc=79.9) sim_rate=17276 (inst/sec) elapsed = 0:0:51:08 / Tue Jan 29 19:20:45 2019
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(1,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 3406539  inst.: 53047786 (ipc=80.1) sim_rate=17279 (inst/sec) elapsed = 0:0:51:10 / Tue Jan 29 19:20:47 2019
GPGPU-Sim uArch: cycles simulated: 3407039  inst.: 53090195 (ipc=80.3) sim_rate=17287 (inst/sec) elapsed = 0:0:51:11 / Tue Jan 29 19:20:48 2019
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(0,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 3407539  inst.: 53126628 (ipc=80.0) sim_rate=17288 (inst/sec) elapsed = 0:0:51:13 / Tue Jan 29 19:20:50 2019
GPGPU-Sim uArch: cycles simulated: 3408039  inst.: 53168558 (ipc=80.2) sim_rate=17296 (inst/sec) elapsed = 0:0:51:14 / Tue Jan 29 19:20:51 2019
GPGPU-Sim uArch: cycles simulated: 3408539  inst.: 53210133 (ipc=80.3) sim_rate=17298 (inst/sec) elapsed = 0:0:51:16 / Tue Jan 29 19:20:53 2019
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(0,0,0) tid=(390,0,0)
GPGPU-Sim uArch: cycles simulated: 3409039  inst.: 53251219 (ipc=80.3) sim_rate=17300 (inst/sec) elapsed = 0:0:51:18 / Tue Jan 29 19:20:55 2019
GPGPU-Sim uArch: cycles simulated: 3409539  inst.: 53289870 (ipc=80.2) sim_rate=17307 (inst/sec) elapsed = 0:0:51:19 / Tue Jan 29 19:20:56 2019
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(0,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 3410039  inst.: 53332336 (ipc=80.4) sim_rate=17315 (inst/sec) elapsed = 0:0:51:20 / Tue Jan 29 19:20:57 2019
GPGPU-Sim uArch: cycles simulated: 3410539  inst.: 53374187 (ipc=80.5) sim_rate=17318 (inst/sec) elapsed = 0:0:51:22 / Tue Jan 29 19:20:59 2019
GPGPU-Sim uArch: cycles simulated: 3411039  inst.: 53413409 (ipc=80.4) sim_rate=17325 (inst/sec) elapsed = 0:0:51:23 / Tue Jan 29 19:21:00 2019
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(0,0,0) tid=(358,0,0)
GPGPU-Sim uArch: cycles simulated: 3411539  inst.: 53453408 (ipc=80.4) sim_rate=17332 (inst/sec) elapsed = 0:0:51:24 / Tue Jan 29 19:21:01 2019
GPGPU-Sim uArch: cycles simulated: 3412039  inst.: 53494211 (ipc=80.4) sim_rate=17340 (inst/sec) elapsed = 0:0:51:25 / Tue Jan 29 19:21:02 2019
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(0,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 3412539  inst.: 53534513 (ipc=80.4) sim_rate=17341 (inst/sec) elapsed = 0:0:51:27 / Tue Jan 29 19:21:04 2019
GPGPU-Sim uArch: cycles simulated: 3413039  inst.: 53576998 (ipc=80.6) sim_rate=17350 (inst/sec) elapsed = 0:0:51:28 / Tue Jan 29 19:21:05 2019
GPGPU-Sim uArch: cycles simulated: 3413539  inst.: 53619195 (ipc=80.7) sim_rate=17352 (inst/sec) elapsed = 0:0:51:30 / Tue Jan 29 19:21:07 2019
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(1,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 3414039  inst.: 53655760 (ipc=80.5) sim_rate=17358 (inst/sec) elapsed = 0:0:51:31 / Tue Jan 29 19:21:08 2019
GPGPU-Sim uArch: cycles simulated: 3414539  inst.: 53697398 (ipc=80.5) sim_rate=17366 (inst/sec) elapsed = 0:0:51:32 / Tue Jan 29 19:21:09 2019
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(1,0,0) tid=(370,0,0)
GPGPU-Sim uArch: cycles simulated: 3415039  inst.: 53738771 (ipc=80.6) sim_rate=17368 (inst/sec) elapsed = 0:0:51:34 / Tue Jan 29 19:21:11 2019
GPGPU-Sim uArch: cycles simulated: 3415539  inst.: 53779496 (ipc=80.6) sim_rate=17376 (inst/sec) elapsed = 0:0:51:35 / Tue Jan 29 19:21:12 2019
GPGPU-Sim uArch: cycles simulated: 3416039  inst.: 53818057 (ipc=80.5) sim_rate=17383 (inst/sec) elapsed = 0:0:51:36 / Tue Jan 29 19:21:13 2019
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(0,0,0) tid=(483,0,0)
GPGPU-Sim uArch: cycles simulated: 3416539  inst.: 53857135 (ipc=80.5) sim_rate=17390 (inst/sec) elapsed = 0:0:51:37 / Tue Jan 29 19:21:14 2019
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(0,0,0) tid=(502,0,0)
GPGPU-Sim uArch: cycles simulated: 3418539  inst.: 54014894 (ipc=80.4) sim_rate=17435 (inst/sec) elapsed = 0:0:51:38 / Tue Jan 29 19:21:15 2019
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(0,0,0) tid=(442,0,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(1,0,0) tid=(400,0,0)
GPGPU-Sim uArch: cycles simulated: 3420539  inst.: 54169044 (ipc=80.1) sim_rate=17479 (inst/sec) elapsed = 0:0:51:39 / Tue Jan 29 19:21:16 2019
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(1,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 3422039  inst.: 54286280 (ipc=80.0) sim_rate=17511 (inst/sec) elapsed = 0:0:51:40 / Tue Jan 29 19:21:17 2019
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(1,0,0) tid=(472,0,0)
GPGPU-Sim uArch: cycles simulated: 3423539  inst.: 54398600 (ipc=79.8) sim_rate=17542 (inst/sec) elapsed = 0:0:51:41 / Tue Jan 29 19:21:18 2019
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(1,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(1,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 3426039  inst.: 54575630 (ipc=79.1) sim_rate=17593 (inst/sec) elapsed = 0:0:51:42 / Tue Jan 29 19:21:19 2019
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 3428039  inst.: 54707499 (ipc=78.3) sim_rate=17630 (inst/sec) elapsed = 0:0:51:43 / Tue Jan 29 19:21:20 2019
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(0,0,0) tid=(499,0,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(1,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 3430539  inst.: 54862406 (ipc=77.2) sim_rate=17674 (inst/sec) elapsed = 0:0:51:44 / Tue Jan 29 19:21:21 2019
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(0,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 3432539  inst.: 54974948 (ipc=76.1) sim_rate=17705 (inst/sec) elapsed = 0:0:51:45 / Tue Jan 29 19:21:22 2019
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(0,0,0) tid=(446,0,0)
GPGPU-Sim uArch: cycles simulated: 3435039  inst.: 55100814 (ipc=74.6) sim_rate=17740 (inst/sec) elapsed = 0:0:51:46 / Tue Jan 29 19:21:23 2019
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(1,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 3437539  inst.: 55215800 (ipc=72.9) sim_rate=17771 (inst/sec) elapsed = 0:0:51:47 / Tue Jan 29 19:21:24 2019
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(1,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45289,3393539), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 20 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 3440039  inst.: 55318339 (ipc=71.2) sim_rate=17798 (inst/sec) elapsed = 0:0:51:48 / Tue Jan 29 19:21:25 2019
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(1,0,0) tid=(261,0,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(1,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 3442539  inst.: 55419971 (ipc=69.7) sim_rate=17825 (inst/sec) elapsed = 0:0:51:49 / Tue Jan 29 19:21:26 2019
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(1,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 3445539  inst.: 55540491 (ipc=68.0) sim_rate=17858 (inst/sec) elapsed = 0:0:51:50 / Tue Jan 29 19:21:27 2019
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(1,0,0) tid=(301,0,0)
GPGPU-Sim uArch: cycles simulated: 3448539  inst.: 55658971 (ipc=66.4) sim_rate=17891 (inst/sec) elapsed = 0:0:51:51 / Tue Jan 29 19:21:28 2019
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(1,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 3451039  inst.: 55758883 (ipc=65.3) sim_rate=17917 (inst/sec) elapsed = 0:0:51:52 / Tue Jan 29 19:21:29 2019
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(1,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 3454039  inst.: 55880579 (ipc=64.0) sim_rate=17950 (inst/sec) elapsed = 0:0:51:53 / Tue Jan 29 19:21:30 2019
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(1,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 3457039  inst.: 55997331 (ipc=62.9) sim_rate=17982 (inst/sec) elapsed = 0:0:51:54 / Tue Jan 29 19:21:31 2019
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(1,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 3459539  inst.: 56097755 (ipc=62.0) sim_rate=18008 (inst/sec) elapsed = 0:0:51:55 / Tue Jan 29 19:21:32 2019
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(1,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 3462539  inst.: 56219131 (ipc=61.1) sim_rate=18042 (inst/sec) elapsed = 0:0:51:56 / Tue Jan 29 19:21:33 2019
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(1,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 3465039  inst.: 56315484 (ipc=60.3) sim_rate=18067 (inst/sec) elapsed = 0:0:51:57 / Tue Jan 29 19:21:34 2019
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(1,0,0) tid=(388,0,0)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(1,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 3468039  inst.: 56433796 (ipc=59.4) sim_rate=18099 (inst/sec) elapsed = 0:0:51:58 / Tue Jan 29 19:21:35 2019
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(1,0,0) tid=(430,0,0)
GPGPU-Sim uArch: cycles simulated: 3471039  inst.: 56548291 (ipc=58.6) sim_rate=18130 (inst/sec) elapsed = 0:0:51:59 / Tue Jan 29 19:21:36 2019
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(1,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 3474039  inst.: 56667241 (ipc=57.9) sim_rate=18162 (inst/sec) elapsed = 0:0:52:00 / Tue Jan 29 19:21:37 2019
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(1,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 3476539  inst.: 56763416 (ipc=57.3) sim_rate=18187 (inst/sec) elapsed = 0:0:52:01 / Tue Jan 29 19:21:38 2019
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(1,0,0) tid=(414,0,0)
GPGPU-Sim uArch: cycles simulated: 3479039  inst.: 56859384 (ipc=56.8) sim_rate=18212 (inst/sec) elapsed = 0:0:52:02 / Tue Jan 29 19:21:39 2019
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(1,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 3482039  inst.: 56974222 (ipc=56.1) sim_rate=18243 (inst/sec) elapsed = 0:0:52:03 / Tue Jan 29 19:21:40 2019
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(1,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 3484539  inst.: 57067625 (ipc=55.6) sim_rate=18267 (inst/sec) elapsed = 0:0:52:04 / Tue Jan 29 19:21:41 2019
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(1,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 3487039  inst.: 57158607 (ipc=55.1) sim_rate=18290 (inst/sec) elapsed = 0:0:52:05 / Tue Jan 29 19:21:42 2019
GPGPU-Sim uArch: cycles simulated: 3488539  inst.: 57212621 (ipc=54.8) sim_rate=18302 (inst/sec) elapsed = 0:0:52:06 / Tue Jan 29 19:21:43 2019
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(1,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 3490039  inst.: 57264279 (ipc=54.5) sim_rate=18312 (inst/sec) elapsed = 0:0:52:07 / Tue Jan 29 19:21:44 2019
GPGPU-Sim uArch: cycles simulated: 3491539  inst.: 57311911 (ipc=54.1) sim_rate=18322 (inst/sec) elapsed = 0:0:52:08 / Tue Jan 29 19:21:45 2019
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(1,0,0) tid=(317,0,0)
GPGPU-Sim uArch: cycles simulated: 3493039  inst.: 57356059 (ipc=53.8) sim_rate=18330 (inst/sec) elapsed = 0:0:52:09 / Tue Jan 29 19:21:46 2019
GPGPU-Sim uArch: cycles simulated: 3494539  inst.: 57394705 (ipc=53.4) sim_rate=18336 (inst/sec) elapsed = 0:0:52:10 / Tue Jan 29 19:21:47 2019
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(1,0,0) tid=(375,0,0)
GPGPU-Sim uArch: cycles simulated: 3496539  inst.: 57441587 (ipc=52.8) sim_rate=18346 (inst/sec) elapsed = 0:0:52:11 / Tue Jan 29 19:21:48 2019
GPGPU-Sim uArch: cycles simulated: 3498039  inst.: 57470736 (ipc=52.3) sim_rate=18349 (inst/sec) elapsed = 0:0:52:12 / Tue Jan 29 19:21:49 2019
GPGPU-Sim uArch: cycles simulated: 3500039  inst.: 57503110 (ipc=51.6) sim_rate=18354 (inst/sec) elapsed = 0:0:52:13 / Tue Jan 29 19:21:50 2019
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(1,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 3501539  inst.: 57522479 (ipc=51.1) sim_rate=18354 (inst/sec) elapsed = 0:0:52:14 / Tue Jan 29 19:21:51 2019
GPGPU-Sim uArch: cycles simulated: 3503539  inst.: 57539165 (ipc=50.3) sim_rate=18353 (inst/sec) elapsed = 0:0:52:15 / Tue Jan 29 19:21:52 2019
GPGPU-Sim uArch: cycles simulated: 3505539  inst.: 57546098 (ipc=49.5) sim_rate=18350 (inst/sec) elapsed = 0:0:52:16 / Tue Jan 29 19:21:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (112811,3393539), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 20 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 10.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 112812
gpu_sim_insn = 5541004
gpu_ipc =      49.1171
gpu_tot_sim_cycle = 3506351
gpu_tot_sim_insn = 57547039
gpu_tot_ipc =      16.4122
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1507171
gpu_total_sim_rate=18350

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1238778
	L1I_total_cache_misses = 3001
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 882
	L1D_cache_core[1]: Access = 128269, Miss = 70080, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209591
	L1D_cache_core[2]: Access = 190775, Miss = 135935, Miss_rate = 0.713, Pending_hits = 830, Reservation_fails = 405441
	L1D_cache_core[3]: Access = 154334, Miss = 135401, Miss_rate = 0.877, Pending_hits = 490, Reservation_fails = 400744
	L1D_cache_core[4]: Access = 75437, Miss = 66301, Miss_rate = 0.879, Pending_hits = 265, Reservation_fails = 197242
	L1D_cache_core[5]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 49452, Miss = 476, Miss_rate = 0.010, Pending_hits = 534, Reservation_fails = 4081
	L1D_cache_core[9]: Access = 128269, Miss = 69556, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205893
	L1D_cache_core[10]: Access = 190775, Miss = 136233, Miss_rate = 0.714, Pending_hits = 871, Reservation_fails = 406990
	L1D_cache_core[11]: Access = 75437, Miss = 66495, Miss_rate = 0.881, Pending_hits = 260, Reservation_fails = 197092
	L1D_cache_core[12]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1034490
	L1D_total_cache_misses = 687051
	L1D_total_cache_miss_rate = 0.6641
	L1D_total_cache_pending_hits = 5140
	L1D_total_cache_reservation_fails = 2028963
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 194804
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2077
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 339153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1508420
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194164
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 520527
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1235777
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3001
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 64265408
gpgpu_n_tot_w_icount = 2008294
gpgpu_n_stall_shd_mem = 2801112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 320
gpgpu_n_mem_read_global = 339153
gpgpu_n_mem_write_global = 353810
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 22
gpgpu_n_load_insn  = 7139054
gpgpu_n_store_insn = 425025
gpgpu_n_shmem_insn = 35480
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5804792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2077
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 765
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2798270
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3990777	W0_Idle:1469550	W0_Scoreboard:3703251	W1:72135	W2:1843	W3:1834	W4:1946	W5:1831	W6:1776	W7:1760	W8:86804	W9:1705	W10:1705	W11:1705	W12:1763	W13:1850	W14:2426	W15:3825	W16:4791	W17:3732	W18:2405	W19:1850	W20:1763	W21:1705	W22:1705	W23:1705	W24:1710	W25:1705	W26:1705	W27:1705	W28:1705	W29:1705	W30:1705	W31:1710	W32:1790080
traffic_breakdown_coretomem[CONST_ACC_R] = 176 {8:22,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2713224 {8:339153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14511280 {40:350035,72:55,136:3720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3448 {8:431,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 42560 {40:10,136:310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1584 {72:22,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46124808 {136:339153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2830480 {8:353810,}
traffic_breakdown_memtocore[INST_ACC_R] = 58616 {136:431,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2560 {8:320,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 3506350 
mrq_lat_table:3190 	84 	286 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	605995 	86897 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	282701 	50652 	359815 	568 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27403 	54683 	112873 	122605 	21560 	51 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	141670 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6232 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 20.200001 15.666667 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.000000 11.750000 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.000000 12.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.285714 12.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 24.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 16.500000 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5734/196 = 29.255102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        52        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        52        52        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        52        52        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        50        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        51        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2975
min_bank_accesses = 0!
chip skew: 501/491 = 1.02
number of total write accesses:
dram[0]:        48        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        48        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        48        48        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        48        48        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        48        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        48        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2759
min_bank_accesses = 0!
chip skew: 464/455 = 1.02
average mf latency per bank:
dram[0]:      19929     21537     26866     26181     23722     25179     18771     18849     31737     27619      3113      3236    none      none       30784     33335
dram[1]:      20296     21668     27117     26505     26120     27759     18820     19449     29058     28207      3074      3260    none      none       31823     31473
dram[2]:      20172     19943     26518     26183     24371     24070     18745     18534     28458     27666      3218      3125    none      none       30808     30280
dram[3]:      20331     20546     26752     27091     26472     26278     19439     19020     30567     27882      3312      3142    none      none       31216     31789
dram[4]:      22298     20915     25665     26800     24427     25520     18659     18982     27767     30235      3259      1965    none      none       30061     31433
dram[5]:      24195     20972     28091     27914     28181     27881     20507     19702     32232     29249      3230    none      none      none       39267     31832
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       521       533       547       550       527       508       507       330       275         0         0       550       484
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       547       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       542       603       529       639       512       632       533       562       331         0         0         0       511       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3506351 n_nop=3504761 n_act=34 n_pre=20 n_req=952 n_rd=994 n_write=542 bw_util=0.0008761
n_activity=10080 dram_eff=0.3048
bk0: 106a 3504639i bk1: 100a 3504729i bk2: 72a 3505123i bk3: 72a 3505057i bk4: 84a 3504694i bk5: 84a 3504592i bk6: 128a 3504436i bk7: 128a 3504323i bk8: 66a 3505036i bk9: 64a 3505187i bk10: 4a 3506323i bk11: 4a 3506315i bk12: 0a 3506352i bk13: 0a 3506355i bk14: 40a 3505810i bk15: 42a 3505658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00735408
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3506351 n_nop=3504770 n_act=33 n_pre=19 n_req=951 n_rd=988 n_write=541 bw_util=0.0008721
n_activity=9916 dram_eff=0.3084
bk0: 104a 3504626i bk1: 100a 3504672i bk2: 72a 3504934i bk3: 72a 3505008i bk4: 84a 3504669i bk5: 84a 3504625i bk6: 128a 3504446i bk7: 124a 3504213i bk8: 64a 3504963i bk9: 64a 3505074i bk10: 4a 3506324i bk11: 4a 3506321i bk12: 0a 3506347i bk13: 0a 3506354i bk14: 40a 3505710i bk15: 44a 3505555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0075754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3506351 n_nop=3504737 n_act=34 n_pre=20 n_req=965 n_rd=1002 n_write=558 bw_util=0.0008898
n_activity=10309 dram_eff=0.3026
bk0: 104a 3504829i bk1: 104a 3504636i bk2: 72a 3505129i bk3: 72a 3504921i bk4: 84a 3504626i bk5: 88a 3504590i bk6: 128a 3504460i bk7: 128a 3504309i bk8: 64a 3505176i bk9: 66a 3505240i bk10: 4a 3506316i bk11: 4a 3506326i bk12: 0a 3506350i bk13: 0a 3506353i bk14: 40a 3505815i bk15: 44a 3505641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00649193
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3506351 n_nop=3504749 n_act=36 n_pre=22 n_req=960 n_rd=996 n_write=548 bw_util=0.0008807
n_activity=10167 dram_eff=0.3037
bk0: 104a 3504589i bk1: 104a 3504685i bk2: 72a 3505035i bk3: 72a 3504968i bk4: 82a 3504593i bk5: 88a 3504557i bk6: 124a 3504362i bk7: 128a 3504275i bk8: 66a 3505084i bk9: 64a 3505235i bk10: 4a 3506318i bk11: 4a 3506323i bk12: 0a 3506347i bk13: 0a 3506351i bk14: 40a 3505755i bk15: 44a 3505618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00737975
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3506351 n_nop=3504766 n_act=29 n_pre=15 n_req=957 n_rd=988 n_write=553 bw_util=0.000879
n_activity=9841 dram_eff=0.3132
bk0: 92a 3504838i bk1: 100a 3504750i bk2: 72a 3505142i bk3: 72a 3504964i bk4: 84a 3504560i bk5: 88a 3504530i bk6: 128a 3504324i bk7: 128a 3504321i bk8: 64a 3505111i bk9: 66a 3505090i bk10: 4a 3506305i bk11: 2a 3506322i bk12: 0a 3506349i bk13: 0a 3506353i bk14: 44a 3505681i bk15: 44a 3505517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00766381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3506351 n_nop=3504780 n_act=31 n_pre=18 n_req=949 n_rd=982 n_write=540 bw_util=0.0008681
n_activity=10088 dram_eff=0.3017
bk0: 94a 3504744i bk1: 102a 3504683i bk2: 72a 3504955i bk3: 72a 3505098i bk4: 84a 3504836i bk5: 86a 3504668i bk6: 128a 3504423i bk7: 124a 3504496i bk8: 64a 3505114i bk9: 64a 3505302i bk10: 4a 3506316i bk11: 0a 3506346i bk12: 0a 3506349i bk13: 0a 3506352i bk14: 44a 3505705i bk15: 44a 3505699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00686697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57660, Miss = 250, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 57442, Miss = 247, Miss_rate = 0.004, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 57335, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 58325, Miss = 246, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 56587, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 57409, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 57741, Miss = 246, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 57917, Miss = 252, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 57264, Miss = 244, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 58440, Miss = 250, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 59447, Miss = 245, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 58169, Miss = 246, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 693736
L2_total_cache_misses = 2975
L2_total_cache_miss_rate = 0.0043
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 351275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 224
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 356
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2052116
icnt_total_pkts_simt_to_mem=1060011
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8551
	minimum = 6
	maximum = 110
Network latency average = 10.3152
	minimum = 6
	maximum = 93
Slowest packet = 1386757
Flit latency average = 9.08508
	minimum = 6
	maximum = 89
Slowest flit = 3109972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271839
	minimum = 0 (at node 0)
	maximum = 0.00196788 (at node 10)
Accepted packet rate average = 0.000271839
	minimum = 0 (at node 0)
	maximum = 0.00196788 (at node 10)
Injected flit rate average = 0.000814203
	minimum = 0 (at node 0)
	maximum = 0.00413077 (at node 10)
Accepted flit rate average= 0.000814203
	minimum = 0 (at node 0)
	maximum = 0.00764103 (at node 10)
Injected packet length average = 2.99517
Accepted packet length average = 2.99517
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.237 (20 samples)
	minimum = 6 (20 samples)
	maximum = 147.2 (20 samples)
Network latency average = 12.436 (20 samples)
	minimum = 6 (20 samples)
	maximum = 120.2 (20 samples)
Flit latency average = 13.0353 (20 samples)
	minimum = 6 (20 samples)
	maximum = 116.9 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.00695169 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0495865 (20 samples)
Accepted packet rate average = 0.00695169 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0495865 (20 samples)
Injected flit rate average = 0.0156659 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.077515 (20 samples)
Accepted flit rate average = 0.0156659 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.147959 (20 samples)
Injected packet size average = 2.25353 (20 samples)
Accepted packet size average = 2.25353 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 16 sec (3136 sec)
gpgpu_simulation_rate = 18350 (inst/sec)
gpgpu_simulation_rate = 1118 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,3506351)
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,3506351)
GPGPU-Sim uArch: cycles simulated: 3507351  inst.: 57575711 (ipc=28.7) sim_rate=18353 (inst/sec) elapsed = 0:0:52:17 / Tue Jan 29 19:21:54 2019
GPGPU-Sim uArch: cycles simulated: 3508851  inst.: 57592791 (ipc=18.3) sim_rate=18353 (inst/sec) elapsed = 0:0:52:18 / Tue Jan 29 19:21:55 2019
GPGPU-Sim uArch: cycles simulated: 3510851  inst.: 57606639 (ipc=13.2) sim_rate=18351 (inst/sec) elapsed = 0:0:52:19 / Tue Jan 29 19:21:56 2019
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(0,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 3512351  inst.: 57654671 (ipc=17.9) sim_rate=18361 (inst/sec) elapsed = 0:0:52:20 / Tue Jan 29 19:21:57 2019
GPGPU-Sim uArch: cycles simulated: 3514351  inst.: 57688493 (ipc=17.7) sim_rate=18366 (inst/sec) elapsed = 0:0:52:21 / Tue Jan 29 19:21:58 2019
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(1,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 3516851  inst.: 57735842 (ipc=18.0) sim_rate=18375 (inst/sec) elapsed = 0:0:52:22 / Tue Jan 29 19:21:59 2019
GPGPU-Sim uArch: cycles simulated: 3518851  inst.: 57785773 (ipc=19.1) sim_rate=18385 (inst/sec) elapsed = 0:0:52:23 / Tue Jan 29 19:22:00 2019
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(0,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 3520351  inst.: 57810597 (ipc=18.8) sim_rate=18387 (inst/sec) elapsed = 0:0:52:24 / Tue Jan 29 19:22:01 2019
GPGPU-Sim uArch: cycles simulated: 3521851  inst.: 57845605 (ipc=19.3) sim_rate=18392 (inst/sec) elapsed = 0:0:52:25 / Tue Jan 29 19:22:02 2019
GPGPU-Sim uArch: cycles simulated: 3523351  inst.: 57881013 (ipc=19.6) sim_rate=18398 (inst/sec) elapsed = 0:0:52:26 / Tue Jan 29 19:22:03 2019
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(1,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 3525351  inst.: 57920173 (ipc=19.6) sim_rate=18404 (inst/sec) elapsed = 0:0:52:27 / Tue Jan 29 19:22:04 2019
GPGPU-Sim uArch: cycles simulated: 3527351  inst.: 57965589 (ipc=19.9) sim_rate=18413 (inst/sec) elapsed = 0:0:52:28 / Tue Jan 29 19:22:05 2019
GPGPU-Sim uArch: cycles simulated: 3528851  inst.: 57999381 (ipc=20.1) sim_rate=18418 (inst/sec) elapsed = 0:0:52:29 / Tue Jan 29 19:22:06 2019
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(0,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 3530851  inst.: 58041405 (ipc=20.2) sim_rate=18425 (inst/sec) elapsed = 0:0:52:30 / Tue Jan 29 19:22:07 2019
GPGPU-Sim uArch: cycles simulated: 3532851  inst.: 58085797 (ipc=20.3) sim_rate=18434 (inst/sec) elapsed = 0:0:52:31 / Tue Jan 29 19:22:08 2019
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 3534851  inst.: 58129909 (ipc=20.5) sim_rate=18442 (inst/sec) elapsed = 0:0:52:32 / Tue Jan 29 19:22:09 2019
GPGPU-Sim uArch: cycles simulated: 3536351  inst.: 58163269 (ipc=20.5) sim_rate=18446 (inst/sec) elapsed = 0:0:52:33 / Tue Jan 29 19:22:10 2019
GPGPU-Sim uArch: cycles simulated: 3538351  inst.: 58203469 (ipc=20.5) sim_rate=18453 (inst/sec) elapsed = 0:0:52:34 / Tue Jan 29 19:22:11 2019
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 3540351  inst.: 58249933 (ipc=20.7) sim_rate=18462 (inst/sec) elapsed = 0:0:52:35 / Tue Jan 29 19:22:12 2019
GPGPU-Sim uArch: cycles simulated: 3542351  inst.: 58289101 (ipc=20.6) sim_rate=18469 (inst/sec) elapsed = 0:0:52:36 / Tue Jan 29 19:22:13 2019
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(1,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 3544351  inst.: 58332245 (ipc=20.7) sim_rate=18477 (inst/sec) elapsed = 0:0:52:37 / Tue Jan 29 19:22:14 2019
GPGPU-Sim uArch: cycles simulated: 3545851  inst.: 58366293 (ipc=20.7) sim_rate=18482 (inst/sec) elapsed = 0:0:52:38 / Tue Jan 29 19:22:15 2019
GPGPU-Sim uArch: cycles simulated: 3547351  inst.: 58400357 (ipc=20.8) sim_rate=18486 (inst/sec) elapsed = 0:0:52:39 / Tue Jan 29 19:22:16 2019
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(1,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 3548851  inst.: 58434101 (ipc=20.9) sim_rate=18491 (inst/sec) elapsed = 0:0:52:40 / Tue Jan 29 19:22:17 2019
GPGPU-Sim uArch: cycles simulated: 3550351  inst.: 58460973 (ipc=20.8) sim_rate=18494 (inst/sec) elapsed = 0:0:52:41 / Tue Jan 29 19:22:18 2019
GPGPU-Sim uArch: cycles simulated: 3552351  inst.: 58508189 (ipc=20.9) sim_rate=18503 (inst/sec) elapsed = 0:0:52:42 / Tue Jan 29 19:22:19 2019
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(1,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 3554351  inst.: 58550469 (ipc=20.9) sim_rate=18511 (inst/sec) elapsed = 0:0:52:43 / Tue Jan 29 19:22:20 2019
GPGPU-Sim uArch: cycles simulated: 3555851  inst.: 58580765 (ipc=20.9) sim_rate=18514 (inst/sec) elapsed = 0:0:52:44 / Tue Jan 29 19:22:21 2019
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(1,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 3557851  inst.: 58626949 (ipc=21.0) sim_rate=18523 (inst/sec) elapsed = 0:0:52:45 / Tue Jan 29 19:22:22 2019
GPGPU-Sim uArch: cycles simulated: 3559851  inst.: 58671749 (ipc=21.0) sim_rate=18531 (inst/sec) elapsed = 0:0:52:46 / Tue Jan 29 19:22:23 2019
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(0,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 3561851  inst.: 58712173 (ipc=21.0) sim_rate=18538 (inst/sec) elapsed = 0:0:52:47 / Tue Jan 29 19:22:24 2019
GPGPU-Sim uArch: cycles simulated: 3563351  inst.: 58748133 (ipc=21.1) sim_rate=18544 (inst/sec) elapsed = 0:0:52:48 / Tue Jan 29 19:22:25 2019
GPGPU-Sim uArch: cycles simulated: 3565351  inst.: 58787733 (ipc=21.0) sim_rate=18550 (inst/sec) elapsed = 0:0:52:49 / Tue Jan 29 19:22:26 2019
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(0,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 3567351  inst.: 58834965 (ipc=21.1) sim_rate=18559 (inst/sec) elapsed = 0:0:52:50 / Tue Jan 29 19:22:27 2019
GPGPU-Sim uArch: cycles simulated: 3568351  inst.: 58856757 (ipc=21.1) sim_rate=18560 (inst/sec) elapsed = 0:0:52:51 / Tue Jan 29 19:22:28 2019
GPGPU-Sim uArch: cycles simulated: 3568851  inst.: 58863421 (ipc=21.1) sim_rate=18557 (inst/sec) elapsed = 0:0:52:52 / Tue Jan 29 19:22:29 2019
GPGPU-Sim uArch: cycles simulated: 3569351  inst.: 58872157 (ipc=21.0) sim_rate=18554 (inst/sec) elapsed = 0:0:52:53 / Tue Jan 29 19:22:30 2019
GPGPU-Sim uArch: cycles simulated: 3569851  inst.: 58888373 (ipc=21.1) sim_rate=18547 (inst/sec) elapsed = 0:0:52:55 / Tue Jan 29 19:22:32 2019
GPGPU-Sim uArch: cycles simulated: 3570351  inst.: 58896485 (ipc=21.1) sim_rate=18544 (inst/sec) elapsed = 0:0:52:56 / Tue Jan 29 19:22:33 2019
GPGPU-Sim uArch: cycles simulated: 3570851  inst.: 58908133 (ipc=21.1) sim_rate=18542 (inst/sec) elapsed = 0:0:52:57 / Tue Jan 29 19:22:34 2019
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(0,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 3571351  inst.: 58919269 (ipc=21.1) sim_rate=18539 (inst/sec) elapsed = 0:0:52:58 / Tue Jan 29 19:22:35 2019
GPGPU-Sim uArch: cycles simulated: 3571851  inst.: 58933269 (ipc=21.2) sim_rate=18538 (inst/sec) elapsed = 0:0:52:59 / Tue Jan 29 19:22:36 2019
GPGPU-Sim uArch: cycles simulated: 3572351  inst.: 58941789 (ipc=21.1) sim_rate=18535 (inst/sec) elapsed = 0:0:53:00 / Tue Jan 29 19:22:37 2019
GPGPU-Sim uArch: cycles simulated: 3572851  inst.: 58950557 (ipc=21.1) sim_rate=18532 (inst/sec) elapsed = 0:0:53:01 / Tue Jan 29 19:22:38 2019
GPGPU-Sim uArch: cycles simulated: 3573351  inst.: 58964117 (ipc=21.2) sim_rate=18524 (inst/sec) elapsed = 0:0:53:03 / Tue Jan 29 19:22:40 2019
GPGPU-Sim uArch: cycles simulated: 3573851  inst.: 58973397 (ipc=21.1) sim_rate=18521 (inst/sec) elapsed = 0:0:53:04 / Tue Jan 29 19:22:41 2019
GPGPU-Sim uArch: cycles simulated: 3574351  inst.: 58984293 (ipc=21.1) sim_rate=18519 (inst/sec) elapsed = 0:0:53:05 / Tue Jan 29 19:22:42 2019
GPGPU-Sim uArch: cycles simulated: 3574851  inst.: 58995549 (ipc=21.1) sim_rate=18517 (inst/sec) elapsed = 0:0:53:06 / Tue Jan 29 19:22:43 2019
GPGPU-Sim uArch: cycles simulated: 3575351  inst.: 59006869 (ipc=21.2) sim_rate=18514 (inst/sec) elapsed = 0:0:53:07 / Tue Jan 29 19:22:44 2019
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(1,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 3575851  inst.: 59017117 (ipc=21.2) sim_rate=18512 (inst/sec) elapsed = 0:0:53:08 / Tue Jan 29 19:22:45 2019
GPGPU-Sim uArch: cycles simulated: 3576351  inst.: 59029021 (ipc=21.2) sim_rate=18504 (inst/sec) elapsed = 0:0:53:10 / Tue Jan 29 19:22:47 2019
GPGPU-Sim uArch: cycles simulated: 3576851  inst.: 59037261 (ipc=21.1) sim_rate=18501 (inst/sec) elapsed = 0:0:53:11 / Tue Jan 29 19:22:48 2019
GPGPU-Sim uArch: cycles simulated: 3577351  inst.: 59050341 (ipc=21.2) sim_rate=18499 (inst/sec) elapsed = 0:0:53:12 / Tue Jan 29 19:22:49 2019
GPGPU-Sim uArch: cycles simulated: 3577851  inst.: 59060773 (ipc=21.2) sim_rate=18496 (inst/sec) elapsed = 0:0:53:13 / Tue Jan 29 19:22:50 2019
GPGPU-Sim uArch: cycles simulated: 3578351  inst.: 59070589 (ipc=21.2) sim_rate=18494 (inst/sec) elapsed = 0:0:53:14 / Tue Jan 29 19:22:51 2019
GPGPU-Sim uArch: cycles simulated: 3578851  inst.: 59082509 (ipc=21.2) sim_rate=18486 (inst/sec) elapsed = 0:0:53:16 / Tue Jan 29 19:22:53 2019
GPGPU-Sim uArch: cycles simulated: 3579351  inst.: 59093461 (ipc=21.2) sim_rate=18484 (inst/sec) elapsed = 0:0:53:17 / Tue Jan 29 19:22:54 2019
GPGPU-Sim uArch: cycles simulated: 3579851  inst.: 59105493 (ipc=21.2) sim_rate=18482 (inst/sec) elapsed = 0:0:53:18 / Tue Jan 29 19:22:55 2019
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(1,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 3580351  inst.: 59112973 (ipc=21.2) sim_rate=18478 (inst/sec) elapsed = 0:0:53:19 / Tue Jan 29 19:22:56 2019
GPGPU-Sim uArch: cycles simulated: 3580851  inst.: 59125485 (ipc=21.2) sim_rate=18476 (inst/sec) elapsed = 0:0:53:20 / Tue Jan 29 19:22:57 2019
GPGPU-Sim uArch: cycles simulated: 3581351  inst.: 59134661 (ipc=21.2) sim_rate=18473 (inst/sec) elapsed = 0:0:53:21 / Tue Jan 29 19:22:58 2019
GPGPU-Sim uArch: cycles simulated: 3581851  inst.: 59147941 (ipc=21.2) sim_rate=18466 (inst/sec) elapsed = 0:0:53:23 / Tue Jan 29 19:23:00 2019
GPGPU-Sim uArch: cycles simulated: 3582351  inst.: 59159765 (ipc=21.2) sim_rate=18464 (inst/sec) elapsed = 0:0:53:24 / Tue Jan 29 19:23:01 2019
GPGPU-Sim uArch: cycles simulated: 3582851  inst.: 59167253 (ipc=21.2) sim_rate=18460 (inst/sec) elapsed = 0:0:53:25 / Tue Jan 29 19:23:02 2019
GPGPU-Sim uArch: cycles simulated: 3583351  inst.: 59175861 (ipc=21.2) sim_rate=18457 (inst/sec) elapsed = 0:0:53:26 / Tue Jan 29 19:23:03 2019
GPGPU-Sim uArch: cycles simulated: 3583851  inst.: 59192213 (ipc=21.2) sim_rate=18457 (inst/sec) elapsed = 0:0:53:27 / Tue Jan 29 19:23:04 2019
GPGPU-Sim uArch: cycles simulated: 3584351  inst.: 59199917 (ipc=21.2) sim_rate=18448 (inst/sec) elapsed = 0:0:53:29 / Tue Jan 29 19:23:06 2019
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(0,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 3584851  inst.: 59213869 (ipc=21.2) sim_rate=18446 (inst/sec) elapsed = 0:0:53:30 / Tue Jan 29 19:23:07 2019
GPGPU-Sim uArch: cycles simulated: 3585351  inst.: 59219949 (ipc=21.2) sim_rate=18442 (inst/sec) elapsed = 0:0:53:31 / Tue Jan 29 19:23:08 2019
GPGPU-Sim uArch: cycles simulated: 3585851  inst.: 59230845 (ipc=21.2) sim_rate=18440 (inst/sec) elapsed = 0:0:53:32 / Tue Jan 29 19:23:09 2019
GPGPU-Sim uArch: cycles simulated: 3586351  inst.: 59243445 (ipc=21.2) sim_rate=18438 (inst/sec) elapsed = 0:0:53:33 / Tue Jan 29 19:23:10 2019
GPGPU-Sim uArch: cycles simulated: 3586851  inst.: 59255501 (ipc=21.2) sim_rate=18436 (inst/sec) elapsed = 0:0:53:34 / Tue Jan 29 19:23:11 2019
GPGPU-Sim uArch: cycles simulated: 3587351  inst.: 59264525 (ipc=21.2) sim_rate=18433 (inst/sec) elapsed = 0:0:53:35 / Tue Jan 29 19:23:12 2019
GPGPU-Sim uArch: cycles simulated: 3587851  inst.: 59277965 (ipc=21.2) sim_rate=18432 (inst/sec) elapsed = 0:0:53:36 / Tue Jan 29 19:23:13 2019
GPGPU-Sim uArch: cycles simulated: 3588351  inst.: 59288797 (ipc=21.2) sim_rate=18429 (inst/sec) elapsed = 0:0:53:37 / Tue Jan 29 19:23:14 2019
GPGPU-Sim uArch: cycles simulated: 3588851  inst.: 59301733 (ipc=21.3) sim_rate=18428 (inst/sec) elapsed = 0:0:53:38 / Tue Jan 29 19:23:15 2019
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(1,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 3589351  inst.: 59314941 (ipc=21.3) sim_rate=18426 (inst/sec) elapsed = 0:0:53:39 / Tue Jan 29 19:23:16 2019
GPGPU-Sim uArch: cycles simulated: 3589851  inst.: 59324917 (ipc=21.3) sim_rate=18423 (inst/sec) elapsed = 0:0:53:40 / Tue Jan 29 19:23:17 2019
GPGPU-Sim uArch: cycles simulated: 3590351  inst.: 59335429 (ipc=21.3) sim_rate=18421 (inst/sec) elapsed = 0:0:53:41 / Tue Jan 29 19:23:18 2019
GPGPU-Sim uArch: cycles simulated: 3590851  inst.: 59347965 (ipc=21.3) sim_rate=18419 (inst/sec) elapsed = 0:0:53:42 / Tue Jan 29 19:23:19 2019
GPGPU-Sim uArch: cycles simulated: 3591351  inst.: 59359653 (ipc=21.3) sim_rate=18417 (inst/sec) elapsed = 0:0:53:43 / Tue Jan 29 19:23:20 2019
GPGPU-Sim uArch: cycles simulated: 3591851  inst.: 59370621 (ipc=21.3) sim_rate=18409 (inst/sec) elapsed = 0:0:53:45 / Tue Jan 29 19:23:22 2019
GPGPU-Sim uArch: cycles simulated: 3592351  inst.: 59383085 (ipc=21.3) sim_rate=18407 (inst/sec) elapsed = 0:0:53:46 / Tue Jan 29 19:23:23 2019
GPGPU-Sim uArch: cycles simulated: 3592851  inst.: 59396693 (ipc=21.4) sim_rate=18406 (inst/sec) elapsed = 0:0:53:47 / Tue Jan 29 19:23:24 2019
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(0,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 3593351  inst.: 59409133 (ipc=21.4) sim_rate=18404 (inst/sec) elapsed = 0:0:53:48 / Tue Jan 29 19:23:25 2019
GPGPU-Sim uArch: cycles simulated: 3593851  inst.: 59418901 (ipc=21.4) sim_rate=18401 (inst/sec) elapsed = 0:0:53:49 / Tue Jan 29 19:23:26 2019
GPGPU-Sim uArch: cycles simulated: 3594351  inst.: 59429997 (ipc=21.4) sim_rate=18399 (inst/sec) elapsed = 0:0:53:50 / Tue Jan 29 19:23:27 2019
GPGPU-Sim uArch: cycles simulated: 3594851  inst.: 59439661 (ipc=21.4) sim_rate=18396 (inst/sec) elapsed = 0:0:53:51 / Tue Jan 29 19:23:28 2019
GPGPU-Sim uArch: cycles simulated: 3595351  inst.: 59447821 (ipc=21.4) sim_rate=18393 (inst/sec) elapsed = 0:0:53:52 / Tue Jan 29 19:23:29 2019
GPGPU-Sim uArch: cycles simulated: 3595851  inst.: 59459613 (ipc=21.4) sim_rate=18391 (inst/sec) elapsed = 0:0:53:53 / Tue Jan 29 19:23:30 2019
GPGPU-Sim uArch: cycles simulated: 3596351  inst.: 59471861 (ipc=21.4) sim_rate=18389 (inst/sec) elapsed = 0:0:53:54 / Tue Jan 29 19:23:31 2019
GPGPU-Sim uArch: cycles simulated: 3596851  inst.: 59480613 (ipc=21.4) sim_rate=18386 (inst/sec) elapsed = 0:0:53:55 / Tue Jan 29 19:23:32 2019
GPGPU-Sim uArch: cycles simulated: 3597351  inst.: 59493437 (ipc=21.4) sim_rate=18384 (inst/sec) elapsed = 0:0:53:56 / Tue Jan 29 19:23:33 2019
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(1,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 3597851  inst.: 59503941 (ipc=21.4) sim_rate=18382 (inst/sec) elapsed = 0:0:53:57 / Tue Jan 29 19:23:34 2019
GPGPU-Sim uArch: cycles simulated: 3598351  inst.: 59514557 (ipc=21.4) sim_rate=18374 (inst/sec) elapsed = 0:0:53:59 / Tue Jan 29 19:23:36 2019
GPGPU-Sim uArch: cycles simulated: 3598851  inst.: 59525133 (ipc=21.4) sim_rate=18371 (inst/sec) elapsed = 0:0:54:00 / Tue Jan 29 19:23:37 2019
GPGPU-Sim uArch: cycles simulated: 3599351  inst.: 59539853 (ipc=21.4) sim_rate=18370 (inst/sec) elapsed = 0:0:54:01 / Tue Jan 29 19:23:38 2019
GPGPU-Sim uArch: cycles simulated: 3599851  inst.: 59550381 (ipc=21.4) sim_rate=18368 (inst/sec) elapsed = 0:0:54:02 / Tue Jan 29 19:23:39 2019
GPGPU-Sim uArch: cycles simulated: 3600351  inst.: 59559717 (ipc=21.4) sim_rate=18365 (inst/sec) elapsed = 0:0:54:03 / Tue Jan 29 19:23:40 2019
GPGPU-Sim uArch: cycles simulated: 3600851  inst.: 59568741 (ipc=21.4) sim_rate=18357 (inst/sec) elapsed = 0:0:54:05 / Tue Jan 29 19:23:42 2019
GPGPU-Sim uArch: cycles simulated: 3601351  inst.: 59576821 (ipc=21.4) sim_rate=18353 (inst/sec) elapsed = 0:0:54:06 / Tue Jan 29 19:23:43 2019
GPGPU-Sim uArch: cycles simulated: 3601851  inst.: 59585485 (ipc=21.3) sim_rate=18350 (inst/sec) elapsed = 0:0:54:07 / Tue Jan 29 19:23:44 2019
GPGPU-Sim uArch: cycles simulated: 3602351  inst.: 59599029 (ipc=21.4) sim_rate=18349 (inst/sec) elapsed = 0:0:54:08 / Tue Jan 29 19:23:45 2019
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 3602851  inst.: 59606293 (ipc=21.3) sim_rate=18346 (inst/sec) elapsed = 0:0:54:09 / Tue Jan 29 19:23:46 2019
GPGPU-Sim uArch: cycles simulated: 3603351  inst.: 59613421 (ipc=21.3) sim_rate=18336 (inst/sec) elapsed = 0:0:54:11 / Tue Jan 29 19:23:48 2019
GPGPU-Sim uArch: cycles simulated: 3603851  inst.: 59620717 (ipc=21.3) sim_rate=18333 (inst/sec) elapsed = 0:0:54:12 / Tue Jan 29 19:23:49 2019
GPGPU-Sim uArch: cycles simulated: 3604351  inst.: 59635085 (ipc=21.3) sim_rate=18332 (inst/sec) elapsed = 0:0:54:13 / Tue Jan 29 19:23:50 2019
GPGPU-Sim uArch: cycles simulated: 3604851  inst.: 59643901 (ipc=21.3) sim_rate=18323 (inst/sec) elapsed = 0:0:54:15 / Tue Jan 29 19:23:52 2019
GPGPU-Sim uArch: cycles simulated: 3605351  inst.: 59650293 (ipc=21.2) sim_rate=18320 (inst/sec) elapsed = 0:0:54:16 / Tue Jan 29 19:23:53 2019
GPGPU-Sim uArch: cycles simulated: 3605851  inst.: 59659029 (ipc=21.2) sim_rate=18311 (inst/sec) elapsed = 0:0:54:18 / Tue Jan 29 19:23:55 2019
GPGPU-Sim uArch: cycles simulated: 3606351  inst.: 59668757 (ipc=21.2) sim_rate=18303 (inst/sec) elapsed = 0:0:54:20 / Tue Jan 29 19:23:57 2019
GPGPU-Sim uArch: cycles simulated: 3606851  inst.: 59678141 (ipc=21.2) sim_rate=18300 (inst/sec) elapsed = 0:0:54:21 / Tue Jan 29 19:23:58 2019
GPGPU-Sim uArch: cycles simulated: 3607351  inst.: 59684285 (ipc=21.2) sim_rate=18291 (inst/sec) elapsed = 0:0:54:23 / Tue Jan 29 19:24:00 2019
GPGPU-Sim uArch: cycles simulated: 3607851  inst.: 59695405 (ipc=21.2) sim_rate=18289 (inst/sec) elapsed = 0:0:54:24 / Tue Jan 29 19:24:01 2019
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(0,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 3608351  inst.: 59705789 (ipc=21.2) sim_rate=18281 (inst/sec) elapsed = 0:0:54:26 / Tue Jan 29 19:24:03 2019
GPGPU-Sim uArch: cycles simulated: 3608851  inst.: 59712669 (ipc=21.1) sim_rate=18277 (inst/sec) elapsed = 0:0:54:27 / Tue Jan 29 19:24:04 2019
GPGPU-Sim uArch: cycles simulated: 3609351  inst.: 59720613 (ipc=21.1) sim_rate=18274 (inst/sec) elapsed = 0:0:54:28 / Tue Jan 29 19:24:05 2019
GPGPU-Sim uArch: cycles simulated: 3609851  inst.: 59729893 (ipc=21.1) sim_rate=18271 (inst/sec) elapsed = 0:0:54:29 / Tue Jan 29 19:24:06 2019
GPGPU-Sim uArch: cycles simulated: 3610351  inst.: 59739141 (ipc=21.1) sim_rate=18263 (inst/sec) elapsed = 0:0:54:31 / Tue Jan 29 19:24:08 2019
GPGPU-Sim uArch: cycles simulated: 3610851  inst.: 59748869 (ipc=21.1) sim_rate=18260 (inst/sec) elapsed = 0:0:54:32 / Tue Jan 29 19:24:09 2019
GPGPU-Sim uArch: cycles simulated: 3611351  inst.: 59754069 (ipc=21.0) sim_rate=18256 (inst/sec) elapsed = 0:0:54:33 / Tue Jan 29 19:24:10 2019
GPGPU-Sim uArch: cycles simulated: 3611851  inst.: 59765397 (ipc=21.0) sim_rate=18248 (inst/sec) elapsed = 0:0:54:35 / Tue Jan 29 19:24:12 2019
GPGPU-Sim uArch: cycles simulated: 3612351  inst.: 59775053 (ipc=21.0) sim_rate=18246 (inst/sec) elapsed = 0:0:54:36 / Tue Jan 29 19:24:13 2019
GPGPU-Sim uArch: cycles simulated: 3612851  inst.: 59782765 (ipc=21.0) sim_rate=18243 (inst/sec) elapsed = 0:0:54:37 / Tue Jan 29 19:24:14 2019
GPGPU-Sim uArch: cycles simulated: 3613351  inst.: 59792797 (ipc=21.0) sim_rate=18240 (inst/sec) elapsed = 0:0:54:38 / Tue Jan 29 19:24:15 2019
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 3613851  inst.: 59800813 (ipc=21.0) sim_rate=18237 (inst/sec) elapsed = 0:0:54:39 / Tue Jan 29 19:24:16 2019
GPGPU-Sim uArch: cycles simulated: 3614351  inst.: 59806573 (ipc=20.9) sim_rate=18233 (inst/sec) elapsed = 0:0:54:40 / Tue Jan 29 19:24:17 2019
GPGPU-Sim uArch: cycles simulated: 3614851  inst.: 59815573 (ipc=20.9) sim_rate=18230 (inst/sec) elapsed = 0:0:54:41 / Tue Jan 29 19:24:18 2019
GPGPU-Sim uArch: cycles simulated: 3615351  inst.: 59821829 (ipc=20.9) sim_rate=18227 (inst/sec) elapsed = 0:0:54:42 / Tue Jan 29 19:24:19 2019
GPGPU-Sim uArch: cycles simulated: 3615851  inst.: 59833429 (ipc=20.9) sim_rate=18225 (inst/sec) elapsed = 0:0:54:43 / Tue Jan 29 19:24:20 2019
GPGPU-Sim uArch: cycles simulated: 3616351  inst.: 59842461 (ipc=20.9) sim_rate=18222 (inst/sec) elapsed = 0:0:54:44 / Tue Jan 29 19:24:21 2019
GPGPU-Sim uArch: cycles simulated: 3616851  inst.: 59849533 (ipc=20.8) sim_rate=18219 (inst/sec) elapsed = 0:0:54:45 / Tue Jan 29 19:24:22 2019
GPGPU-Sim uArch: cycles simulated: 3617351  inst.: 59858229 (ipc=20.8) sim_rate=18216 (inst/sec) elapsed = 0:0:54:46 / Tue Jan 29 19:24:23 2019
GPGPU-Sim uArch: cycles simulated: 3617851  inst.: 59863973 (ipc=20.8) sim_rate=18212 (inst/sec) elapsed = 0:0:54:47 / Tue Jan 29 19:24:24 2019
GPGPU-Sim uArch: cycles simulated: 3618351  inst.: 59875205 (ipc=20.8) sim_rate=18210 (inst/sec) elapsed = 0:0:54:48 / Tue Jan 29 19:24:25 2019
GPGPU-Sim uArch: cycles simulated: 3618851  inst.: 59884733 (ipc=20.8) sim_rate=18207 (inst/sec) elapsed = 0:0:54:49 / Tue Jan 29 19:24:26 2019
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(0,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 3619351  inst.: 59896589 (ipc=20.8) sim_rate=18205 (inst/sec) elapsed = 0:0:54:50 / Tue Jan 29 19:24:27 2019
GPGPU-Sim uArch: cycles simulated: 3619851  inst.: 59903333 (ipc=20.8) sim_rate=18202 (inst/sec) elapsed = 0:0:54:51 / Tue Jan 29 19:24:28 2019
GPGPU-Sim uArch: cycles simulated: 3620351  inst.: 59911821 (ipc=20.7) sim_rate=18193 (inst/sec) elapsed = 0:0:54:53 / Tue Jan 29 19:24:30 2019
GPGPU-Sim uArch: cycles simulated: 3620851  inst.: 59919821 (ipc=20.7) sim_rate=18190 (inst/sec) elapsed = 0:0:54:54 / Tue Jan 29 19:24:31 2019
GPGPU-Sim uArch: cycles simulated: 3621351  inst.: 59929005 (ipc=20.7) sim_rate=18187 (inst/sec) elapsed = 0:0:54:55 / Tue Jan 29 19:24:32 2019
GPGPU-Sim uArch: cycles simulated: 3621851  inst.: 59941413 (ipc=20.7) sim_rate=18186 (inst/sec) elapsed = 0:0:54:56 / Tue Jan 29 19:24:33 2019
GPGPU-Sim uArch: cycles simulated: 3622351  inst.: 59949749 (ipc=20.7) sim_rate=18183 (inst/sec) elapsed = 0:0:54:57 / Tue Jan 29 19:24:34 2019
GPGPU-Sim uArch: cycles simulated: 3622851  inst.: 59955381 (ipc=20.7) sim_rate=18179 (inst/sec) elapsed = 0:0:54:58 / Tue Jan 29 19:24:35 2019
GPGPU-Sim uArch: cycles simulated: 3623351  inst.: 59962917 (ipc=20.6) sim_rate=18170 (inst/sec) elapsed = 0:0:55:00 / Tue Jan 29 19:24:37 2019
GPGPU-Sim uArch: cycles simulated: 3623851  inst.: 59973349 (ipc=20.6) sim_rate=18168 (inst/sec) elapsed = 0:0:55:01 / Tue Jan 29 19:24:38 2019
GPGPU-Sim uArch: cycles simulated: 3624351  inst.: 59984309 (ipc=20.7) sim_rate=18166 (inst/sec) elapsed = 0:0:55:02 / Tue Jan 29 19:24:39 2019
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(0,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 3624851  inst.: 59988693 (ipc=20.6) sim_rate=18161 (inst/sec) elapsed = 0:0:55:03 / Tue Jan 29 19:24:40 2019
GPGPU-Sim uArch: cycles simulated: 3625351  inst.: 59997877 (ipc=20.6) sim_rate=18159 (inst/sec) elapsed = 0:0:55:04 / Tue Jan 29 19:24:41 2019
GPGPU-Sim uArch: cycles simulated: 3625851  inst.: 60006037 (ipc=20.6) sim_rate=18156 (inst/sec) elapsed = 0:0:55:05 / Tue Jan 29 19:24:42 2019
GPGPU-Sim uArch: cycles simulated: 3626351  inst.: 60015381 (ipc=20.6) sim_rate=18153 (inst/sec) elapsed = 0:0:55:06 / Tue Jan 29 19:24:43 2019
GPGPU-Sim uArch: cycles simulated: 3626851  inst.: 60022093 (ipc=20.5) sim_rate=18150 (inst/sec) elapsed = 0:0:55:07 / Tue Jan 29 19:24:44 2019
GPGPU-Sim uArch: cycles simulated: 3627351  inst.: 60028301 (ipc=20.5) sim_rate=18146 (inst/sec) elapsed = 0:0:55:08 / Tue Jan 29 19:24:45 2019
GPGPU-Sim uArch: cycles simulated: 3627851  inst.: 60037253 (ipc=20.5) sim_rate=18143 (inst/sec) elapsed = 0:0:55:09 / Tue Jan 29 19:24:46 2019
GPGPU-Sim uArch: cycles simulated: 3628351  inst.: 60045517 (ipc=20.5) sim_rate=18140 (inst/sec) elapsed = 0:0:55:10 / Tue Jan 29 19:24:47 2019
GPGPU-Sim uArch: cycles simulated: 3628851  inst.: 60055501 (ipc=20.5) sim_rate=18138 (inst/sec) elapsed = 0:0:55:11 / Tue Jan 29 19:24:48 2019
GPGPU-Sim uArch: cycles simulated: 3629351  inst.: 60062061 (ipc=20.4) sim_rate=18134 (inst/sec) elapsed = 0:0:55:12 / Tue Jan 29 19:24:49 2019
GPGPU-Sim uArch: cycles simulated: 3629851  inst.: 60071901 (ipc=20.4) sim_rate=18126 (inst/sec) elapsed = 0:0:55:14 / Tue Jan 29 19:24:51 2019
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(1,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 3630851  inst.: 60084477 (ipc=20.4) sim_rate=18125 (inst/sec) elapsed = 0:0:55:15 / Tue Jan 29 19:24:52 2019
GPGPU-Sim uArch: cycles simulated: 3631351  inst.: 60092925 (ipc=20.4) sim_rate=18116 (inst/sec) elapsed = 0:0:55:17 / Tue Jan 29 19:24:54 2019
GPGPU-Sim uArch: cycles simulated: 3631851  inst.: 60102773 (ipc=20.4) sim_rate=18114 (inst/sec) elapsed = 0:0:55:18 / Tue Jan 29 19:24:55 2019
GPGPU-Sim uArch: cycles simulated: 3632351  inst.: 60111221 (ipc=20.4) sim_rate=18111 (inst/sec) elapsed = 0:0:55:19 / Tue Jan 29 19:24:56 2019
GPGPU-Sim uArch: cycles simulated: 3632851  inst.: 60115221 (ipc=20.3) sim_rate=18106 (inst/sec) elapsed = 0:0:55:20 / Tue Jan 29 19:24:57 2019
GPGPU-Sim uArch: cycles simulated: 3633351  inst.: 60122533 (ipc=20.3) sim_rate=18103 (inst/sec) elapsed = 0:0:55:21 / Tue Jan 29 19:24:58 2019
GPGPU-Sim uArch: cycles simulated: 3633851  inst.: 60132349 (ipc=20.3) sim_rate=18101 (inst/sec) elapsed = 0:0:55:22 / Tue Jan 29 19:24:59 2019
GPGPU-Sim uArch: cycles simulated: 3634351  inst.: 60142805 (ipc=20.3) sim_rate=18098 (inst/sec) elapsed = 0:0:55:23 / Tue Jan 29 19:25:00 2019
GPGPU-Sim uArch: cycles simulated: 3634851  inst.: 60151621 (ipc=20.3) sim_rate=18096 (inst/sec) elapsed = 0:0:55:24 / Tue Jan 29 19:25:01 2019
GPGPU-Sim uArch: cycles simulated: 3635351  inst.: 60158277 (ipc=20.2) sim_rate=18092 (inst/sec) elapsed = 0:0:55:25 / Tue Jan 29 19:25:02 2019
GPGPU-Sim uArch: cycles simulated: 3635851  inst.: 60162373 (ipc=20.2) sim_rate=18088 (inst/sec) elapsed = 0:0:55:26 / Tue Jan 29 19:25:03 2019
GPGPU-Sim uArch: cycles simulated: 3636351  inst.: 60172701 (ipc=20.2) sim_rate=18086 (inst/sec) elapsed = 0:0:55:27 / Tue Jan 29 19:25:04 2019
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(1,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 3636851  inst.: 60181725 (ipc=20.2) sim_rate=18083 (inst/sec) elapsed = 0:0:55:28 / Tue Jan 29 19:25:05 2019
GPGPU-Sim uArch: cycles simulated: 3637351  inst.: 60189373 (ipc=20.2) sim_rate=18080 (inst/sec) elapsed = 0:0:55:29 / Tue Jan 29 19:25:06 2019
GPGPU-Sim uArch: cycles simulated: 3637851  inst.: 60197125 (ipc=20.2) sim_rate=18077 (inst/sec) elapsed = 0:0:55:30 / Tue Jan 29 19:25:07 2019
GPGPU-Sim uArch: cycles simulated: 3638351  inst.: 60206429 (ipc=20.1) sim_rate=18074 (inst/sec) elapsed = 0:0:55:31 / Tue Jan 29 19:25:08 2019
GPGPU-Sim uArch: cycles simulated: 3638851  inst.: 60213453 (ipc=20.1) sim_rate=18071 (inst/sec) elapsed = 0:0:55:32 / Tue Jan 29 19:25:09 2019
GPGPU-Sim uArch: cycles simulated: 3639351  inst.: 60220517 (ipc=20.1) sim_rate=18067 (inst/sec) elapsed = 0:0:55:33 / Tue Jan 29 19:25:10 2019
GPGPU-Sim uArch: cycles simulated: 3639851  inst.: 60229285 (ipc=20.1) sim_rate=18065 (inst/sec) elapsed = 0:0:55:34 / Tue Jan 29 19:25:11 2019
GPGPU-Sim uArch: cycles simulated: 3640351  inst.: 60237125 (ipc=20.1) sim_rate=18062 (inst/sec) elapsed = 0:0:55:35 / Tue Jan 29 19:25:12 2019
GPGPU-Sim uArch: cycles simulated: 3640851  inst.: 60245141 (ipc=20.1) sim_rate=18059 (inst/sec) elapsed = 0:0:55:36 / Tue Jan 29 19:25:13 2019
GPGPU-Sim uArch: cycles simulated: 3641351  inst.: 60251429 (ipc=20.0) sim_rate=18055 (inst/sec) elapsed = 0:0:55:37 / Tue Jan 29 19:25:14 2019
GPGPU-Sim uArch: cycles simulated: 3641851  inst.: 60258453 (ipc=20.0) sim_rate=18052 (inst/sec) elapsed = 0:0:55:38 / Tue Jan 29 19:25:15 2019
GPGPU-Sim uArch: cycles simulated: 3642351  inst.: 60267717 (ipc=20.0) sim_rate=18049 (inst/sec) elapsed = 0:0:55:39 / Tue Jan 29 19:25:16 2019
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(0,0,0) tid=(436,0,0)
GPGPU-Sim uArch: cycles simulated: 3642851  inst.: 60277365 (ipc=20.0) sim_rate=18047 (inst/sec) elapsed = 0:0:55:40 / Tue Jan 29 19:25:17 2019
GPGPU-Sim uArch: cycles simulated: 3643351  inst.: 60283893 (ipc=20.0) sim_rate=18043 (inst/sec) elapsed = 0:0:55:41 / Tue Jan 29 19:25:18 2019
GPGPU-Sim uArch: cycles simulated: 3643851  inst.: 60293133 (ipc=20.0) sim_rate=18041 (inst/sec) elapsed = 0:0:55:42 / Tue Jan 29 19:25:19 2019
GPGPU-Sim uArch: cycles simulated: 3644351  inst.: 60301733 (ipc=20.0) sim_rate=18038 (inst/sec) elapsed = 0:0:55:43 / Tue Jan 29 19:25:20 2019
GPGPU-Sim uArch: cycles simulated: 3644851  inst.: 60308525 (ipc=19.9) sim_rate=18034 (inst/sec) elapsed = 0:0:55:44 / Tue Jan 29 19:25:21 2019
GPGPU-Sim uArch: cycles simulated: 3645351  inst.: 60319597 (ipc=19.9) sim_rate=18032 (inst/sec) elapsed = 0:0:55:45 / Tue Jan 29 19:25:22 2019
GPGPU-Sim uArch: cycles simulated: 3645851  inst.: 60328717 (ipc=19.9) sim_rate=18030 (inst/sec) elapsed = 0:0:55:46 / Tue Jan 29 19:25:23 2019
GPGPU-Sim uArch: cycles simulated: 3646351  inst.: 60334157 (ipc=19.9) sim_rate=18026 (inst/sec) elapsed = 0:0:55:47 / Tue Jan 29 19:25:24 2019
GPGPU-Sim uArch: cycles simulated: 3646851  inst.: 60342429 (ipc=19.9) sim_rate=18023 (inst/sec) elapsed = 0:0:55:48 / Tue Jan 29 19:25:25 2019
GPGPU-Sim uArch: cycles simulated: 3647351  inst.: 60345565 (ipc=19.8) sim_rate=18018 (inst/sec) elapsed = 0:0:55:49 / Tue Jan 29 19:25:26 2019
GPGPU-Sim uArch: cycles simulated: 3647851  inst.: 60358133 (ipc=19.9) sim_rate=18017 (inst/sec) elapsed = 0:0:55:50 / Tue Jan 29 19:25:27 2019
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(1,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 3648351  inst.: 60363941 (ipc=19.8) sim_rate=18013 (inst/sec) elapsed = 0:0:55:51 / Tue Jan 29 19:25:28 2019
GPGPU-Sim uArch: cycles simulated: 3648851  inst.: 60375669 (ipc=19.9) sim_rate=18011 (inst/sec) elapsed = 0:0:55:52 / Tue Jan 29 19:25:29 2019
GPGPU-Sim uArch: cycles simulated: 3649351  inst.: 60379461 (ipc=19.8) sim_rate=18007 (inst/sec) elapsed = 0:0:55:53 / Tue Jan 29 19:25:30 2019
GPGPU-Sim uArch: cycles simulated: 3649851  inst.: 60392485 (ipc=19.8) sim_rate=18006 (inst/sec) elapsed = 0:0:55:54 / Tue Jan 29 19:25:31 2019
GPGPU-Sim uArch: cycles simulated: 3650351  inst.: 60397157 (ipc=19.8) sim_rate=18002 (inst/sec) elapsed = 0:0:55:55 / Tue Jan 29 19:25:32 2019
GPGPU-Sim uArch: cycles simulated: 3650851  inst.: 60406205 (ipc=19.8) sim_rate=17999 (inst/sec) elapsed = 0:0:55:56 / Tue Jan 29 19:25:33 2019
GPGPU-Sim uArch: cycles simulated: 3651351  inst.: 60411421 (ipc=19.8) sim_rate=17995 (inst/sec) elapsed = 0:0:55:57 / Tue Jan 29 19:25:34 2019
GPGPU-Sim uArch: cycles simulated: 3651851  inst.: 60425117 (ipc=19.8) sim_rate=17994 (inst/sec) elapsed = 0:0:55:58 / Tue Jan 29 19:25:35 2019
GPGPU-Sim uArch: cycles simulated: 3652351  inst.: 60426797 (ipc=19.7) sim_rate=17989 (inst/sec) elapsed = 0:0:55:59 / Tue Jan 29 19:25:36 2019
GPGPU-Sim uArch: cycles simulated: 3652851  inst.: 60437477 (ipc=19.7) sim_rate=17987 (inst/sec) elapsed = 0:0:56:00 / Tue Jan 29 19:25:37 2019
GPGPU-Sim uArch: cycles simulated: 3653351  inst.: 60442373 (ipc=19.7) sim_rate=17983 (inst/sec) elapsed = 0:0:56:01 / Tue Jan 29 19:25:38 2019
GPGPU-Sim uArch: cycles simulated: 3653851  inst.: 60450333 (ipc=19.7) sim_rate=17980 (inst/sec) elapsed = 0:0:56:02 / Tue Jan 29 19:25:39 2019
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(0,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 3655351  inst.: 60474149 (ipc=19.6) sim_rate=17982 (inst/sec) elapsed = 0:0:56:03 / Tue Jan 29 19:25:40 2019
GPGPU-Sim uArch: cycles simulated: 3657851  inst.: 60512261 (ipc=19.6) sim_rate=17988 (inst/sec) elapsed = 0:0:56:04 / Tue Jan 29 19:25:41 2019
GPGPU-Sim uArch: cycles simulated: 3659851  inst.: 60544045 (ipc=19.5) sim_rate=17992 (inst/sec) elapsed = 0:0:56:05 / Tue Jan 29 19:25:42 2019
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(0,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 3662351  inst.: 60578173 (ipc=19.4) sim_rate=17997 (inst/sec) elapsed = 0:0:56:06 / Tue Jan 29 19:25:43 2019
GPGPU-Sim uArch: cycles simulated: 3664351  inst.: 60613653 (ipc=19.4) sim_rate=18002 (inst/sec) elapsed = 0:0:56:07 / Tue Jan 29 19:25:44 2019
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(0,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 3666851  inst.: 60648869 (ipc=19.3) sim_rate=18007 (inst/sec) elapsed = 0:0:56:08 / Tue Jan 29 19:25:45 2019
GPGPU-Sim uArch: cycles simulated: 3667851  inst.: 60666301 (ipc=19.3) sim_rate=18007 (inst/sec) elapsed = 0:0:56:09 / Tue Jan 29 19:25:46 2019
GPGPU-Sim uArch: cycles simulated: 3668351  inst.: 60677837 (ipc=19.3) sim_rate=18005 (inst/sec) elapsed = 0:0:56:10 / Tue Jan 29 19:25:47 2019
GPGPU-Sim uArch: cycles simulated: 3668851  inst.: 60678637 (ipc=19.3) sim_rate=18000 (inst/sec) elapsed = 0:0:56:11 / Tue Jan 29 19:25:48 2019
GPGPU-Sim uArch: cycles simulated: 3669351  inst.: 60686989 (ipc=19.3) sim_rate=17997 (inst/sec) elapsed = 0:0:56:12 / Tue Jan 29 19:25:49 2019
GPGPU-Sim uArch: cycles simulated: 3669851  inst.: 60695421 (ipc=19.3) sim_rate=17994 (inst/sec) elapsed = 0:0:56:13 / Tue Jan 29 19:25:50 2019
GPGPU-Sim uArch: cycles simulated: 3670351  inst.: 60705085 (ipc=19.3) sim_rate=17992 (inst/sec) elapsed = 0:0:56:14 / Tue Jan 29 19:25:51 2019
GPGPU-Sim uArch: cycles simulated: 3670851  inst.: 60710893 (ipc=19.2) sim_rate=17988 (inst/sec) elapsed = 0:0:56:15 / Tue Jan 29 19:25:52 2019
GPGPU-Sim uArch: cycles simulated: 3671351  inst.: 60714925 (ipc=19.2) sim_rate=17984 (inst/sec) elapsed = 0:0:56:16 / Tue Jan 29 19:25:53 2019
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(1,0,0) tid=(364,0,0)
GPGPU-Sim uArch: cycles simulated: 3673851  inst.: 60758085 (ipc=19.2) sim_rate=17991 (inst/sec) elapsed = 0:0:56:17 / Tue Jan 29 19:25:54 2019
GPGPU-Sim uArch: cycles simulated: 3676351  inst.: 60793613 (ipc=19.1) sim_rate=17996 (inst/sec) elapsed = 0:0:56:18 / Tue Jan 29 19:25:55 2019
GPGPU-Sim uArch: cycles simulated: 3678351  inst.: 60824797 (ipc=19.1) sim_rate=18000 (inst/sec) elapsed = 0:0:56:19 / Tue Jan 29 19:25:56 2019
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(0,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 3680851  inst.: 60859869 (ipc=19.0) sim_rate=18005 (inst/sec) elapsed = 0:0:56:20 / Tue Jan 29 19:25:57 2019
GPGPU-Sim uArch: cycles simulated: 3683351  inst.: 60896405 (ipc=18.9) sim_rate=18011 (inst/sec) elapsed = 0:0:56:21 / Tue Jan 29 19:25:58 2019
GPGPU-Sim uArch: cycles simulated: 3685351  inst.: 60923397 (ipc=18.9) sim_rate=18014 (inst/sec) elapsed = 0:0:56:22 / Tue Jan 29 19:25:59 2019
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(0,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 3685851  inst.: 60930853 (ipc=18.9) sim_rate=18010 (inst/sec) elapsed = 0:0:56:23 / Tue Jan 29 19:26:00 2019
GPGPU-Sim uArch: cycles simulated: 3686351  inst.: 60940069 (ipc=18.9) sim_rate=18008 (inst/sec) elapsed = 0:0:56:24 / Tue Jan 29 19:26:01 2019
GPGPU-Sim uArch: cycles simulated: 3686851  inst.: 60946309 (ipc=18.8) sim_rate=18004 (inst/sec) elapsed = 0:0:56:25 / Tue Jan 29 19:26:02 2019
GPGPU-Sim uArch: cycles simulated: 3687351  inst.: 60955517 (ipc=18.8) sim_rate=18002 (inst/sec) elapsed = 0:0:56:26 / Tue Jan 29 19:26:03 2019
GPGPU-Sim uArch: cycles simulated: 3687851  inst.: 60963661 (ipc=18.8) sim_rate=17999 (inst/sec) elapsed = 0:0:56:27 / Tue Jan 29 19:26:04 2019
GPGPU-Sim uArch: cycles simulated: 3688351  inst.: 60969573 (ipc=18.8) sim_rate=17990 (inst/sec) elapsed = 0:0:56:29 / Tue Jan 29 19:26:06 2019
GPGPU-Sim uArch: cycles simulated: 3689351  inst.: 60987629 (ipc=18.8) sim_rate=17990 (inst/sec) elapsed = 0:0:56:30 / Tue Jan 29 19:26:07 2019
GPGPU-Sim uArch: cycles simulated: 3690851  inst.: 61007589 (ipc=18.8) sim_rate=17991 (inst/sec) elapsed = 0:0:56:31 / Tue Jan 29 19:26:08 2019
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(0,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 3692351  inst.: 61029037 (ipc=18.7) sim_rate=17992 (inst/sec) elapsed = 0:0:56:32 / Tue Jan 29 19:26:09 2019
GPGPU-Sim uArch: cycles simulated: 3693851  inst.: 61054485 (ipc=18.7) sim_rate=17994 (inst/sec) elapsed = 0:0:56:33 / Tue Jan 29 19:26:10 2019
GPGPU-Sim uArch: cycles simulated: 3695351  inst.: 61081789 (ipc=18.7) sim_rate=17996 (inst/sec) elapsed = 0:0:56:34 / Tue Jan 29 19:26:11 2019
GPGPU-Sim uArch: cycles simulated: 3696851  inst.: 61100141 (ipc=18.7) sim_rate=17997 (inst/sec) elapsed = 0:0:56:35 / Tue Jan 29 19:26:12 2019
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(1,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 3698351  inst.: 61119709 (ipc=18.6) sim_rate=17997 (inst/sec) elapsed = 0:0:56:36 / Tue Jan 29 19:26:13 2019
GPGPU-Sim uArch: cycles simulated: 3699851  inst.: 61143701 (ipc=18.6) sim_rate=7815 (inst/sec) elapsed = 0:2:10:23 / Tue Jan 29 20:40:00 2019
GPGPU-Sim uArch: cycles simulated: 3701351  inst.: 61168573 (ipc=18.6) sim_rate=7818 (inst/sec) elapsed = 0:2:10:24 / Tue Jan 29 20:40:01 2019
GPGPU-Sim uArch: cycles simulated: 3702851  inst.: 61190181 (ipc=18.5) sim_rate=7819 (inst/sec) elapsed = 0:2:10:25 / Tue Jan 29 20:40:02 2019
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(1,0,0) tid=(436,0,0)
GPGPU-Sim uArch: cycles simulated: 3704351  inst.: 61212637 (ipc=18.5) sim_rate=7821 (inst/sec) elapsed = 0:2:10:26 / Tue Jan 29 20:40:03 2019
GPGPU-Sim uArch: cycles simulated: 3705851  inst.: 61236093 (ipc=18.5) sim_rate=7823 (inst/sec) elapsed = 0:2:10:27 / Tue Jan 29 20:40:04 2019
GPGPU-Sim uArch: cycles simulated: 3707851  inst.: 61266229 (ipc=18.5) sim_rate=7826 (inst/sec) elapsed = 0:2:10:28 / Tue Jan 29 20:40:05 2019
GPGPU-Sim uArch: cycles simulated: 3709351  inst.: 61293549 (ipc=18.5) sim_rate=7829 (inst/sec) elapsed = 0:2:10:29 / Tue Jan 29 20:40:06 2019
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(0,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 3711851  inst.: 61328773 (ipc=18.4) sim_rate=7832 (inst/sec) elapsed = 0:2:10:30 / Tue Jan 29 20:40:07 2019
GPGPU-Sim uArch: cycles simulated: 3713851  inst.: 61358485 (ipc=18.4) sim_rate=7835 (inst/sec) elapsed = 0:2:10:31 / Tue Jan 29 20:40:08 2019
GPGPU-Sim uArch: cycles simulated: 3715851  inst.: 61384877 (ipc=18.3) sim_rate=7837 (inst/sec) elapsed = 0:2:10:32 / Tue Jan 29 20:40:09 2019
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(1,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 3717851  inst.: 61417205 (ipc=18.3) sim_rate=7840 (inst/sec) elapsed = 0:2:10:33 / Tue Jan 29 20:40:10 2019
GPGPU-Sim uArch: cycles simulated: 3719851  inst.: 61447517 (ipc=18.3) sim_rate=7843 (inst/sec) elapsed = 0:2:10:34 / Tue Jan 29 20:40:11 2019
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(1,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 3722351  inst.: 61487085 (ipc=18.2) sim_rate=7847 (inst/sec) elapsed = 0:2:10:35 / Tue Jan 29 20:40:12 2019
GPGPU-Sim uArch: cycles simulated: 3724351  inst.: 61516317 (ipc=18.2) sim_rate=7850 (inst/sec) elapsed = 0:2:10:36 / Tue Jan 29 20:40:13 2019
GPGPU-Sim uArch: cycles simulated: 3726351  inst.: 61547749 (ipc=18.2) sim_rate=7853 (inst/sec) elapsed = 0:2:10:37 / Tue Jan 29 20:40:14 2019
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(1,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 3728351  inst.: 61577853 (ipc=18.2) sim_rate=7856 (inst/sec) elapsed = 0:2:10:38 / Tue Jan 29 20:40:15 2019
GPGPU-Sim uArch: cycles simulated: 3730351  inst.: 61611533 (ipc=18.1) sim_rate=7859 (inst/sec) elapsed = 0:2:10:39 / Tue Jan 29 20:40:16 2019
GPGPU-Sim uArch: cycles simulated: 3732851  inst.: 61647077 (ipc=18.1) sim_rate=7863 (inst/sec) elapsed = 0:2:10:40 / Tue Jan 29 20:40:17 2019
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(1,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 3734351  inst.: 61670229 (ipc=18.1) sim_rate=7865 (inst/sec) elapsed = 0:2:10:41 / Tue Jan 29 20:40:18 2019
GPGPU-Sim uArch: cycles simulated: 3736851  inst.: 61706421 (ipc=18.0) sim_rate=7868 (inst/sec) elapsed = 0:2:10:42 / Tue Jan 29 20:40:19 2019
GPGPU-Sim uArch: cycles simulated: 3738851  inst.: 61738037 (ipc=18.0) sim_rate=7871 (inst/sec) elapsed = 0:2:10:43 / Tue Jan 29 20:40:20 2019
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(1,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 3741351  inst.: 61773301 (ipc=18.0) sim_rate=7875 (inst/sec) elapsed = 0:2:10:44 / Tue Jan 29 20:40:21 2019
GPGPU-Sim uArch: cycles simulated: 3743351  inst.: 61803781 (ipc=18.0) sim_rate=7878 (inst/sec) elapsed = 0:2:10:45 / Tue Jan 29 20:40:22 2019
GPGPU-Sim uArch: cycles simulated: 3745351  inst.: 61837245 (ipc=18.0) sim_rate=7881 (inst/sec) elapsed = 0:2:10:46 / Tue Jan 29 20:40:23 2019
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(1,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 3747351  inst.: 61867005 (ipc=17.9) sim_rate=7884 (inst/sec) elapsed = 0:2:10:47 / Tue Jan 29 20:40:24 2019
GPGPU-Sim uArch: cycles simulated: 3749851  inst.: 61901733 (ipc=17.9) sim_rate=7887 (inst/sec) elapsed = 0:2:10:48 / Tue Jan 29 20:40:25 2019
GPGPU-Sim uArch: cycles simulated: 3751851  inst.: 61932293 (ipc=17.9) sim_rate=7890 (inst/sec) elapsed = 0:2:10:49 / Tue Jan 29 20:40:26 2019
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(0,0,0) tid=(492,0,0)
GPGPU-Sim uArch: cycles simulated: 3754351  inst.: 61966381 (ipc=17.8) sim_rate=7893 (inst/sec) elapsed = 0:2:10:50 / Tue Jan 29 20:40:27 2019
GPGPU-Sim uArch: cycles simulated: 3756351  inst.: 61994765 (ipc=17.8) sim_rate=7896 (inst/sec) elapsed = 0:2:10:51 / Tue Jan 29 20:40:28 2019
GPGPU-Sim uArch: cycles simulated: 3758851  inst.: 62034805 (ipc=17.8) sim_rate=7900 (inst/sec) elapsed = 0:2:10:52 / Tue Jan 29 20:40:29 2019
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(1,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 3760851  inst.: 62062461 (ipc=17.7) sim_rate=7903 (inst/sec) elapsed = 0:2:10:53 / Tue Jan 29 20:40:30 2019
GPGPU-Sim uArch: cycles simulated: 3762851  inst.: 62094789 (ipc=17.7) sim_rate=7906 (inst/sec) elapsed = 0:2:10:54 / Tue Jan 29 20:40:31 2019
GPGPU-Sim uArch: cycles simulated: 3764851  inst.: 62121965 (ipc=17.7) sim_rate=7908 (inst/sec) elapsed = 0:2:10:55 / Tue Jan 29 20:40:32 2019
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(1,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 3766851  inst.: 62148741 (ipc=17.7) sim_rate=7910 (inst/sec) elapsed = 0:2:10:56 / Tue Jan 29 20:40:33 2019
GPGPU-Sim uArch: cycles simulated: 3769351  inst.: 62186549 (ipc=17.6) sim_rate=7914 (inst/sec) elapsed = 0:2:10:57 / Tue Jan 29 20:40:34 2019
GPGPU-Sim uArch: cycles simulated: 3771851  inst.: 62221949 (ipc=17.6) sim_rate=7918 (inst/sec) elapsed = 0:2:10:58 / Tue Jan 29 20:40:35 2019
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(0,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 3773851  inst.: 62252021 (ipc=17.6) sim_rate=7921 (inst/sec) elapsed = 0:2:10:59 / Tue Jan 29 20:40:36 2019
GPGPU-Sim uArch: cycles simulated: 3776351  inst.: 62286141 (ipc=17.6) sim_rate=7924 (inst/sec) elapsed = 0:2:11:00 / Tue Jan 29 20:40:37 2019
GPGPU-Sim uArch: cycles simulated: 3778351  inst.: 62310565 (ipc=17.5) sim_rate=7926 (inst/sec) elapsed = 0:2:11:01 / Tue Jan 29 20:40:38 2019
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(1,0,0) tid=(324,0,0)
GPGPU-Sim uArch: cycles simulated: 3780351  inst.: 62340365 (ipc=17.5) sim_rate=7929 (inst/sec) elapsed = 0:2:11:02 / Tue Jan 29 20:40:39 2019
GPGPU-Sim uArch: cycles simulated: 3782351  inst.: 62367757 (ipc=17.5) sim_rate=7931 (inst/sec) elapsed = 0:2:11:03 / Tue Jan 29 20:40:40 2019
GPGPU-Sim uArch: cycles simulated: 3784851  inst.: 62398109 (ipc=17.4) sim_rate=7934 (inst/sec) elapsed = 0:2:11:04 / Tue Jan 29 20:40:41 2019
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(0,0,0) tid=(436,0,0)
GPGPU-Sim uArch: cycles simulated: 3786851  inst.: 62430269 (ipc=17.4) sim_rate=7937 (inst/sec) elapsed = 0:2:11:05 / Tue Jan 29 20:40:42 2019
GPGPU-Sim uArch: cycles simulated: 3788851  inst.: 62459221 (ipc=17.4) sim_rate=7940 (inst/sec) elapsed = 0:2:11:06 / Tue Jan 29 20:40:43 2019
GPGPU-Sim uArch: cycles simulated: 3791351  inst.: 62495949 (ipc=17.4) sim_rate=7944 (inst/sec) elapsed = 0:2:11:07 / Tue Jan 29 20:40:44 2019
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(0,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 3793351  inst.: 62525677 (ipc=17.3) sim_rate=7946 (inst/sec) elapsed = 0:2:11:08 / Tue Jan 29 20:40:45 2019
GPGPU-Sim uArch: cycles simulated: 3795851  inst.: 62557909 (ipc=17.3) sim_rate=7949 (inst/sec) elapsed = 0:2:11:09 / Tue Jan 29 20:40:46 2019
GPGPU-Sim uArch: cycles simulated: 3797851  inst.: 62581773 (ipc=17.3) sim_rate=7951 (inst/sec) elapsed = 0:2:11:10 / Tue Jan 29 20:40:47 2019
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(1,0,0) tid=(292,0,0)
GPGPU-Sim uArch: cycles simulated: 3800351  inst.: 62622733 (ipc=17.3) sim_rate=7956 (inst/sec) elapsed = 0:2:11:11 / Tue Jan 29 20:40:48 2019
GPGPU-Sim uArch: cycles simulated: 3802851  inst.: 62656029 (ipc=17.2) sim_rate=7959 (inst/sec) elapsed = 0:2:11:12 / Tue Jan 29 20:40:49 2019
GPGPU-Sim uArch: cycles simulated: 3804851  inst.: 62683117 (ipc=17.2) sim_rate=7961 (inst/sec) elapsed = 0:2:11:13 / Tue Jan 29 20:40:50 2019
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(1,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 3806851  inst.: 62711333 (ipc=17.2) sim_rate=7964 (inst/sec) elapsed = 0:2:11:14 / Tue Jan 29 20:40:51 2019
GPGPU-Sim uArch: cycles simulated: 3809351  inst.: 62742533 (ipc=17.1) sim_rate=7967 (inst/sec) elapsed = 0:2:11:15 / Tue Jan 29 20:40:52 2019
GPGPU-Sim uArch: cycles simulated: 3811851  inst.: 62775357 (ipc=17.1) sim_rate=7970 (inst/sec) elapsed = 0:2:11:16 / Tue Jan 29 20:40:53 2019
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(0,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 3813851  inst.: 62799429 (ipc=17.1) sim_rate=7972 (inst/sec) elapsed = 0:2:11:17 / Tue Jan 29 20:40:54 2019
GPGPU-Sim uArch: cycles simulated: 3816351  inst.: 62831005 (ipc=17.0) sim_rate=7975 (inst/sec) elapsed = 0:2:11:18 / Tue Jan 29 20:40:55 2019
GPGPU-Sim uArch: cycles simulated: 3818851  inst.: 62863117 (ipc=17.0) sim_rate=7978 (inst/sec) elapsed = 0:2:11:19 / Tue Jan 29 20:40:56 2019
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(1,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 3821351  inst.: 62894301 (ipc=17.0) sim_rate=7981 (inst/sec) elapsed = 0:2:11:20 / Tue Jan 29 20:40:57 2019
GPGPU-Sim uArch: cycles simulated: 3823851  inst.: 62925933 (ipc=16.9) sim_rate=7984 (inst/sec) elapsed = 0:2:11:21 / Tue Jan 29 20:40:58 2019
GPGPU-Sim uArch: cycles simulated: 3825851  inst.: 62953333 (ipc=16.9) sim_rate=7986 (inst/sec) elapsed = 0:2:11:22 / Tue Jan 29 20:40:59 2019
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(1,0,0) tid=(484,0,0)
GPGPU-Sim uArch: cycles simulated: 3828351  inst.: 62982853 (ipc=16.9) sim_rate=7989 (inst/sec) elapsed = 0:2:11:23 / Tue Jan 29 20:41:00 2019
GPGPU-Sim uArch: cycles simulated: 3830851  inst.: 63012405 (ipc=16.8) sim_rate=7992 (inst/sec) elapsed = 0:2:11:24 / Tue Jan 29 20:41:01 2019
GPGPU-Sim uArch: cycles simulated: 3833351  inst.: 63045221 (ipc=16.8) sim_rate=7995 (inst/sec) elapsed = 0:2:11:25 / Tue Jan 29 20:41:02 2019
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(1,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 3835851  inst.: 63073685 (ipc=16.8) sim_rate=7998 (inst/sec) elapsed = 0:2:11:26 / Tue Jan 29 20:41:03 2019
GPGPU-Sim uArch: cycles simulated: 3838851  inst.: 63104413 (ipc=16.7) sim_rate=8001 (inst/sec) elapsed = 0:2:11:27 / Tue Jan 29 20:41:04 2019
GPGPU-Sim uArch: cycles simulated: 3841351  inst.: 63129381 (ipc=16.7) sim_rate=8003 (inst/sec) elapsed = 0:2:11:28 / Tue Jan 29 20:41:05 2019
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(1,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 3843851  inst.: 63159277 (ipc=16.6) sim_rate=8005 (inst/sec) elapsed = 0:2:11:29 / Tue Jan 29 20:41:06 2019
GPGPU-Sim uArch: cycles simulated: 3846851  inst.: 63194197 (ipc=16.6) sim_rate=8009 (inst/sec) elapsed = 0:2:11:30 / Tue Jan 29 20:41:07 2019
GPGPU-Sim uArch: cycles simulated: 3849351  inst.: 63214677 (ipc=16.5) sim_rate=8010 (inst/sec) elapsed = 0:2:11:31 / Tue Jan 29 20:41:08 2019
GPGPU-Sim uArch: cycles simulated: 3852351  inst.: 63238429 (ipc=16.4) sim_rate=8012 (inst/sec) elapsed = 0:2:11:32 / Tue Jan 29 20:41:09 2019
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(0,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 3854851  inst.: 63258677 (ipc=16.4) sim_rate=8014 (inst/sec) elapsed = 0:2:11:33 / Tue Jan 29 20:41:10 2019
GPGPU-Sim uArch: cycles simulated: 3857851  inst.: 63280405 (ipc=16.3) sim_rate=8016 (inst/sec) elapsed = 0:2:11:34 / Tue Jan 29 20:41:11 2019
GPGPU-Sim uArch: cycles simulated: 3860851  inst.: 63299997 (ipc=16.2) sim_rate=8017 (inst/sec) elapsed = 0:2:11:35 / Tue Jan 29 20:41:12 2019
GPGPU-Sim uArch: cycles simulated: 3863851  inst.: 63314557 (ipc=16.1) sim_rate=8018 (inst/sec) elapsed = 0:2:11:36 / Tue Jan 29 20:41:13 2019
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(1,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 3866351  inst.: 63358329 (ipc=16.1) sim_rate=8023 (inst/sec) elapsed = 0:2:11:37 / Tue Jan 29 20:41:14 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (360452,3506351), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 21 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 3869851  inst.: 63376421 (ipc=16.0) sim_rate=8024 (inst/sec) elapsed = 0:2:11:38 / Tue Jan 29 20:41:15 2019
GPGPU-Sim uArch: cycles simulated: 3873351  inst.: 63388261 (ipc=15.9) sim_rate=8024 (inst/sec) elapsed = 0:2:11:39 / Tue Jan 29 20:41:16 2019
GPGPU-Sim uArch: cycles simulated: 3877351  inst.: 63397509 (ipc=15.8) sim_rate=8025 (inst/sec) elapsed = 0:2:11:40 / Tue Jan 29 20:41:17 2019
GPGPU-Sim uArch: cycles simulated: 3880851  inst.: 63404325 (ipc=15.6) sim_rate=8024 (inst/sec) elapsed = 0:2:11:41 / Tue Jan 29 20:41:18 2019
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(0,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 3884351  inst.: 63429285 (ipc=15.6) sim_rate=8026 (inst/sec) elapsed = 0:2:11:42 / Tue Jan 29 20:41:19 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (378911,3506351), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 21 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 11.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 378912
gpu_sim_insn = 5901542
gpu_ipc =      15.5750
gpu_tot_sim_cycle = 3885263
gpu_tot_sim_insn = 63448581
gpu_tot_ipc =      16.3306
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1808613
gpu_total_sim_rate=8029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1341814
	L1I_total_cache_misses = 3389
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 882
	L1D_cache_core[1]: Access = 128269, Miss = 70080, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209591
	L1D_cache_core[2]: Access = 190775, Miss = 135935, Miss_rate = 0.713, Pending_hits = 830, Reservation_fails = 405441
	L1D_cache_core[3]: Access = 154334, Miss = 135401, Miss_rate = 0.877, Pending_hits = 490, Reservation_fails = 400744
	L1D_cache_core[4]: Access = 75437, Miss = 66301, Miss_rate = 0.879, Pending_hits = 265, Reservation_fails = 197242
	L1D_cache_core[5]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 49452, Miss = 476, Miss_rate = 0.010, Pending_hits = 534, Reservation_fails = 4081
	L1D_cache_core[9]: Access = 128269, Miss = 69556, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205893
	L1D_cache_core[10]: Access = 190775, Miss = 136233, Miss_rate = 0.714, Pending_hits = 871, Reservation_fails = 406990
	L1D_cache_core[11]: Access = 154334, Miss = 135556, Miss_rate = 0.878, Pending_hits = 526, Reservation_fails = 398893
	L1D_cache_core[12]: Access = 75437, Miss = 66617, Miss_rate = 0.883, Pending_hits = 251, Reservation_fails = 196057
	L1D_cache_core[13]: Access = 3100, Miss = 1192, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1188821
	L1D_total_cache_misses = 822728
	L1D_total_cache_miss_rate = 0.6921
	L1D_total_cache_pending_hits = 5657
	L1D_total_cache_reservation_fails = 2426821
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 215382
	L1C_total_cache_misses = 672
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2165
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 353964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 405499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1802349
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 214710
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 416845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 624456
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1338425
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 70636928
gpgpu_n_tot_w_icount = 2207404
gpgpu_n_stall_shd_mem = 3337476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 384
gpgpu_n_mem_read_global = 405499
gpgpu_n_mem_write_global = 423317
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 7561054
gpgpu_n_store_insn = 505027
gpgpu_n_shmem_insn = 40572
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6448010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2165
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2165
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 918
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3334393
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4760656	W0_Idle:1524710	W0_Scoreboard:4157858	W1:72163	W2:1857	W3:1834	W4:2018	W5:1831	W6:1776	W7:1760	W8:92871	W9:1705	W10:1705	W11:1705	W12:1763	W13:1850	W14:2474	W15:4354	W16:5443	W17:4276	W18:2444	W19:1850	W20:1763	W21:1705	W22:1705	W23:1705	W24:1710	W25:1705	W26:1705	W27:1705	W28:1705	W29:1705	W30:1705	W31:1710	W32:1981197
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3243992 {8:405499,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17339400 {40:419039,72:62,136:4216,}
traffic_breakdown_coretomem[INST_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 51072 {40:12,136:372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55147864 {136:405499,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386536 {8:423317,}
traffic_breakdown_memtocore[INST_ACC_R] = 68000 {136:500,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3072 {8:384,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 3885262 
mrq_lat_table:3224 	84 	316 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	724774 	103967 	482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	336571 	61068 	431413 	671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31694 	65469 	135315 	146957 	26028 	59 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	211241 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6955 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.000000 16.333334 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 12.250000 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 12.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.857142 12.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 23.500000 24.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 23.750000 16.500000 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5798/196 = 29.581633
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        52        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        52        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        52        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        52        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        48        50        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        49        51        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3007
min_bank_accesses = 0!
chip skew: 505/495 = 1.02
number of total write accesses:
dram[0]:        50        46        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        46        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        48        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        48        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        46        48        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        46        48        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2791
min_bank_accesses = 0!
chip skew: 468/462 = 1.01
average mf latency per bank:
dram[0]:      22927     24703     30521     29700     28400     30012     22309     22216     38123     33053      3693      3861    none      none       36915     39818
dram[1]:      23402     24894     30760     30076     31282     33192     22347     23005     34894     33894      3673      3899    none      none       38105     37673
dram[2]:      23209     24002     30040     31516     29179     28960     22203     22040     34111     33426      3841      3714    none      none       36799     36437
dram[3]:      23451     24612     30265     32458     31772     31507     23117     22504     36665     33470      3932      3736    none      none       37506     38157
dram[4]:      25602     25107     29143     32204     29275     30611     22049     22477     33416     36440      3876      2105    none      none       36160     37647
dram[5]:      27846     25177     31837     33483     33901     33439     24260     23384     38924     35165      3898    none      none      none       47400     38125
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       547       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3885263 n_nop=3883641 n_act=34 n_pre=20 n_req=968 n_rd=1010 n_write=558 bw_util=0.0008072
n_activity=10312 dram_eff=0.3041
bk0: 110a 3883515i bk1: 104a 3883605i bk2: 76a 3883999i bk3: 76a 3883933i bk4: 84a 3883606i bk5: 84a 3883504i bk6: 128a 3883348i bk7: 128a 3883235i bk8: 66a 3883948i bk9: 64a 3884099i bk10: 4a 3885235i bk11: 4a 3885227i bk12: 0a 3885264i bk13: 0a 3885267i bk14: 40a 3884722i bk15: 42a 3884570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00664305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3885263 n_nop=3883652 n_act=33 n_pre=19 n_req=967 n_rd=1004 n_write=555 bw_util=0.0008025
n_activity=10142 dram_eff=0.3074
bk0: 108a 3883502i bk1: 104a 3883551i bk2: 76a 3883810i bk3: 76a 3883887i bk4: 84a 3883581i bk5: 84a 3883537i bk6: 128a 3883358i bk7: 124a 3883125i bk8: 64a 3883875i bk9: 64a 3883986i bk10: 4a 3885236i bk11: 4a 3885233i bk12: 0a 3885259i bk13: 0a 3885266i bk14: 40a 3884622i bk15: 44a 3884467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00684124
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3885263 n_nop=3883633 n_act=34 n_pre=20 n_req=973 n_rd=1010 n_write=566 bw_util=0.0008113
n_activity=10425 dram_eff=0.3024
bk0: 108a 3883705i bk1: 104a 3883548i bk2: 76a 3884005i bk3: 72a 3883833i bk4: 84a 3883538i bk5: 88a 3883502i bk6: 128a 3883372i bk7: 128a 3883221i bk8: 64a 3884088i bk9: 66a 3884152i bk10: 4a 3885228i bk11: 4a 3885238i bk12: 0a 3885262i bk13: 0a 3885265i bk14: 40a 3884727i bk15: 44a 3884553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00586189
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3885263 n_nop=3883645 n_act=36 n_pre=22 n_req=968 n_rd=1004 n_write=556 bw_util=0.000803
n_activity=10283 dram_eff=0.3034
bk0: 108a 3883465i bk1: 104a 3883597i bk2: 76a 3883911i bk3: 72a 3883880i bk4: 82a 3883505i bk5: 88a 3883469i bk6: 124a 3883274i bk7: 128a 3883187i bk8: 66a 3883996i bk9: 64a 3884147i bk10: 4a 3885230i bk11: 4a 3885235i bk12: 0a 3885259i bk13: 0a 3885263i bk14: 40a 3884667i bk15: 44a 3884530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00666313
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3885263 n_nop=3883662 n_act=29 n_pre=15 n_req=965 n_rd=996 n_write=561 bw_util=0.0008015
n_activity=9957 dram_eff=0.3127
bk0: 96a 3883714i bk1: 100a 3883662i bk2: 76a 3884018i bk3: 72a 3883876i bk4: 84a 3883472i bk5: 88a 3883442i bk6: 128a 3883236i bk7: 128a 3883233i bk8: 64a 3884023i bk9: 66a 3884002i bk10: 4a 3885217i bk11: 2a 3885234i bk12: 0a 3885261i bk13: 0a 3885265i bk14: 44a 3884593i bk15: 44a 3884429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00691948
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3885263 n_nop=3883676 n_act=31 n_pre=18 n_req=957 n_rd=990 n_write=548 bw_util=0.0007917
n_activity=10204 dram_eff=0.3015
bk0: 98a 3883620i bk1: 102a 3883595i bk2: 76a 3883831i bk3: 72a 3884010i bk4: 84a 3883748i bk5: 86a 3883580i bk6: 128a 3883335i bk7: 124a 3883408i bk8: 64a 3884026i bk9: 64a 3884214i bk10: 4a 3885228i bk11: 0a 3885258i bk12: 0a 3885261i bk13: 0a 3885264i bk14: 44a 3884617i bk15: 44a 3884611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00620035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68987, Miss = 254, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 68678, Miss = 251, Miss_rate = 0.004, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 68573, Miss = 252, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 69730, Miss = 250, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 67705, Miss = 252, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 68644, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 69098, Miss = 250, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 69243, Miss = 252, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 68485, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 69899, Miss = 250, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 71066, Miss = 249, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 69615, Miss = 246, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 829723
L2_total_cache_misses = 3007
L2_total_cache_miss_rate = 0.0036
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420782
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 425
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2453765
icnt_total_pkts_simt_to_mem=1267250
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.4825
	minimum = 6
	maximum = 343
Network latency average = 23.2139
	minimum = 6
	maximum = 274
Slowest packet = 1478968
Flit latency average = 29.0467
	minimum = 6
	maximum = 270
Slowest flit = 3285147
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0265843
	minimum = 0 (at node 0)
	maximum = 0.182678 (at node 11)
Accepted packet rate average = 0.0265843
	minimum = 0 (at node 0)
	maximum = 0.182678 (at node 11)
Injected flit rate average = 0.0595162
	minimum = 0 (at node 0)
	maximum = 0.278957 (at node 11)
Accepted flit rate average= 0.0595162
	minimum = 0 (at node 0)
	maximum = 0.537399 (at node 11)
Injected packet length average = 2.23877
Accepted packet length average = 2.23877
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9629 (21 samples)
	minimum = 6 (21 samples)
	maximum = 156.524 (21 samples)
Network latency average = 12.9492 (21 samples)
	minimum = 6 (21 samples)
	maximum = 127.524 (21 samples)
Flit latency average = 13.7978 (21 samples)
	minimum = 6 (21 samples)
	maximum = 124.19 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.00788658 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0559242 (21 samples)
Accepted packet rate average = 0.00788658 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0559242 (21 samples)
Injected flit rate average = 0.017754 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0871074 (21 samples)
Accepted flit rate average = 0.017754 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.166504 (21 samples)
Injected packet size average = 2.25116 (21 samples)
Accepted packet size average = 2.25116 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 42 sec (7902 sec)
gpgpu_simulation_rate = 8029 (inst/sec)
gpgpu_simulation_rate = 491 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,3885263)
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,3885263)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (110,3885263), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 22 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1089,3885263), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 22 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 13.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 22 
gpu_sim_cycle = 1090
gpu_sim_insn = 9243
gpu_ipc =       8.4798
gpu_tot_sim_cycle = 3886353
gpu_tot_sim_insn = 63457824
gpu_tot_ipc =      16.3284
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1808613
gpu_total_sim_rate=8030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1341993
	L1I_total_cache_misses = 3391
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13023, Miss = 256, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 882
	L1D_cache_core[1]: Access = 128269, Miss = 70080, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209591
	L1D_cache_core[2]: Access = 190775, Miss = 135935, Miss_rate = 0.713, Pending_hits = 830, Reservation_fails = 405441
	L1D_cache_core[3]: Access = 154334, Miss = 135401, Miss_rate = 0.877, Pending_hits = 490, Reservation_fails = 400744
	L1D_cache_core[4]: Access = 75437, Miss = 66301, Miss_rate = 0.879, Pending_hits = 265, Reservation_fails = 197242
	L1D_cache_core[5]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 49452, Miss = 476, Miss_rate = 0.010, Pending_hits = 534, Reservation_fails = 4081
	L1D_cache_core[9]: Access = 128269, Miss = 69556, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205893
	L1D_cache_core[10]: Access = 190775, Miss = 136233, Miss_rate = 0.714, Pending_hits = 871, Reservation_fails = 406990
	L1D_cache_core[11]: Access = 154334, Miss = 135556, Miss_rate = 0.878, Pending_hits = 526, Reservation_fails = 398893
	L1D_cache_core[12]: Access = 75437, Miss = 66617, Miss_rate = 0.883, Pending_hits = 251, Reservation_fails = 196057
	L1D_cache_core[13]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1188824
	L1D_total_cache_misses = 822729
	L1D_total_cache_miss_rate = 0.6921
	L1D_total_cache_pending_hits = 5657
	L1D_total_cache_reservation_fails = 2426821
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 215415
	L1C_total_cache_misses = 672
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2165
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 353965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 405500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1802349
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 214743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 416845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 624456
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1338602
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3391
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 70648064
gpgpu_n_tot_w_icount = 2207752
gpgpu_n_stall_shd_mem = 3337476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 384
gpgpu_n_mem_read_global = 405500
gpgpu_n_mem_write_global = 423318
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 7561056
gpgpu_n_store_insn = 505028
gpgpu_n_shmem_insn = 40572
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6449035
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2165
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2165
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 918
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3334393
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4760660	W0_Idle:1526176	W0_Scoreboard:4158468	W1:72191	W2:1857	W3:1834	W4:2018	W5:1831	W6:1776	W7:1760	W8:92871	W9:1705	W10:1705	W11:1705	W12:1763	W13:1850	W14:2474	W15:4354	W16:5443	W17:4276	W18:2444	W19:1850	W20:1763	W21:1705	W22:1705	W23:1705	W24:1710	W25:1705	W26:1705	W27:1705	W28:1705	W29:1705	W30:1705	W31:1711	W32:1981516
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3244000 {8:405500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17339440 {40:419040,72:62,136:4216,}
traffic_breakdown_coretomem[INST_ACC_R] = 4016 {8:502,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 51072 {40:12,136:372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55148000 {136:405500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386544 {8:423318,}
traffic_breakdown_memtocore[INST_ACC_R] = 68272 {136:502,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3072 {8:384,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 3886352 
mrq_lat_table:3224 	84 	316 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	724776 	103967 	482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	336575 	61068 	431413 	671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31695 	65469 	135315 	146957 	26028 	59 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	211242 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6957 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.000000 16.333334 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 12.250000 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 12.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.857142 12.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 23.500000 24.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 23.750000 16.500000 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5798/196 = 29.581633
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        52        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        52        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        52        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        52        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        48        50        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        49        51        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3007
min_bank_accesses = 0!
chip skew: 505/495 = 1.02
number of total write accesses:
dram[0]:        50        46        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        46        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        48        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        48        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        46        48        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        46        48        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2791
min_bank_accesses = 0!
chip skew: 468/462 = 1.01
average mf latency per bank:
dram[0]:      22927     24703     30521     29700     28400     30012     22309     22216     38123     33053      3693      3861    none      none       36915     39818
dram[1]:      23402     24894     30760     30076     31282     33192     22347     23005     34894     33894      3673      3899    none      none       38105     37673
dram[2]:      23209     24002     30040     31516     29179     28960     22203     22040     34111     33426      3841      3714    none      none       36799     36437
dram[3]:      23451     24612     30265     32458     31772     31507     23117     22504     36665     33470      3932      3736    none      none       37506     38157
dram[4]:      25602     25107     29143     32204     29275     30611     22049     22477     33416     36440      3876      2247    none      none       36160     37647
dram[5]:      27846     25177     31837     33483     33901     33439     24260     23384     38924     35165      3898    none      none      none       47400     38125
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       547       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3886353 n_nop=3884731 n_act=34 n_pre=20 n_req=968 n_rd=1010 n_write=558 bw_util=0.0008069
n_activity=10312 dram_eff=0.3041
bk0: 110a 3884605i bk1: 104a 3884695i bk2: 76a 3885089i bk3: 76a 3885023i bk4: 84a 3884696i bk5: 84a 3884594i bk6: 128a 3884438i bk7: 128a 3884325i bk8: 66a 3885038i bk9: 64a 3885189i bk10: 4a 3886325i bk11: 4a 3886317i bk12: 0a 3886354i bk13: 0a 3886357i bk14: 40a 3885812i bk15: 42a 3885660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00664119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3886353 n_nop=3884742 n_act=33 n_pre=19 n_req=967 n_rd=1004 n_write=555 bw_util=0.0008023
n_activity=10142 dram_eff=0.3074
bk0: 108a 3884592i bk1: 104a 3884641i bk2: 76a 3884900i bk3: 76a 3884977i bk4: 84a 3884671i bk5: 84a 3884627i bk6: 128a 3884448i bk7: 124a 3884215i bk8: 64a 3884965i bk9: 64a 3885076i bk10: 4a 3886326i bk11: 4a 3886323i bk12: 0a 3886349i bk13: 0a 3886356i bk14: 40a 3885712i bk15: 44a 3885557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00683932
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3886353 n_nop=3884723 n_act=34 n_pre=20 n_req=973 n_rd=1010 n_write=566 bw_util=0.000811
n_activity=10425 dram_eff=0.3024
bk0: 108a 3884795i bk1: 104a 3884638i bk2: 76a 3885095i bk3: 72a 3884923i bk4: 84a 3884628i bk5: 88a 3884592i bk6: 128a 3884462i bk7: 128a 3884311i bk8: 64a 3885178i bk9: 66a 3885242i bk10: 4a 3886318i bk11: 4a 3886328i bk12: 0a 3886352i bk13: 0a 3886355i bk14: 40a 3885817i bk15: 44a 3885643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00586025
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3886353 n_nop=3884735 n_act=36 n_pre=22 n_req=968 n_rd=1004 n_write=556 bw_util=0.0008028
n_activity=10283 dram_eff=0.3034
bk0: 108a 3884555i bk1: 104a 3884687i bk2: 76a 3885001i bk3: 72a 3884970i bk4: 82a 3884595i bk5: 88a 3884559i bk6: 124a 3884364i bk7: 128a 3884277i bk8: 66a 3885086i bk9: 64a 3885237i bk10: 4a 3886320i bk11: 4a 3886325i bk12: 0a 3886349i bk13: 0a 3886353i bk14: 40a 3885757i bk15: 44a 3885620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00666126
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3886353 n_nop=3884752 n_act=29 n_pre=15 n_req=965 n_rd=996 n_write=561 bw_util=0.0008013
n_activity=9957 dram_eff=0.3127
bk0: 96a 3884804i bk1: 100a 3884752i bk2: 76a 3885108i bk3: 72a 3884966i bk4: 84a 3884562i bk5: 88a 3884532i bk6: 128a 3884326i bk7: 128a 3884323i bk8: 64a 3885113i bk9: 66a 3885092i bk10: 4a 3886307i bk11: 2a 3886324i bk12: 0a 3886351i bk13: 0a 3886355i bk14: 44a 3885683i bk15: 44a 3885519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00691754
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3886353 n_nop=3884766 n_act=31 n_pre=18 n_req=957 n_rd=990 n_write=548 bw_util=0.0007915
n_activity=10204 dram_eff=0.3015
bk0: 98a 3884710i bk1: 102a 3884685i bk2: 76a 3884921i bk3: 72a 3885100i bk4: 84a 3884838i bk5: 86a 3884670i bk6: 128a 3884425i bk7: 124a 3884498i bk8: 64a 3885116i bk9: 64a 3885304i bk10: 4a 3886318i bk11: 0a 3886348i bk12: 0a 3886351i bk13: 0a 3886354i bk14: 44a 3885707i bk15: 44a 3885701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00619861

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68987, Miss = 254, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 68678, Miss = 251, Miss_rate = 0.004, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 68573, Miss = 252, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 69730, Miss = 250, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 67705, Miss = 252, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 68644, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 69098, Miss = 250, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 69243, Miss = 252, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 68485, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 69902, Miss = 250, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 71066, Miss = 249, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 69616, Miss = 246, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 829727
L2_total_cache_misses = 3007
L2_total_cache_miss_rate = 0.0036
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 427
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2453781
icnt_total_pkts_simt_to_mem=1267255
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.625
	minimum = 6
	maximum = 10
Network latency average = 7.625
	minimum = 6
	maximum = 10
Slowest packet = 1659447
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 3721015
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 13)
Accepted packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 13)
Injected flit rate average = 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0100917 (at node 24)
Accepted flit rate average= 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0146789 (at node 13)
Injected packet length average = 2.625
Accepted packet length average = 2.625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6294 (22 samples)
	minimum = 6 (22 samples)
	maximum = 149.864 (22 samples)
Network latency average = 12.7072 (22 samples)
	minimum = 6 (22 samples)
	maximum = 122.182 (22 samples)
Flit latency average = 13.4433 (22 samples)
	minimum = 6 (22 samples)
	maximum = 118.818 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.00754045 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.053549 (22 samples)
Accepted packet rate average = 0.00754045 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.053549 (22 samples)
Injected flit rate average = 0.0169794 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0836067 (22 samples)
Accepted flit rate average = 0.0169794 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.159603 (22 samples)
Injected packet size average = 2.25177 (22 samples)
Accepted packet size average = 2.25177 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 42 sec (7902 sec)
gpgpu_simulation_rate = 8030 (inst/sec)
gpgpu_simulation_rate = 491 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,3886353)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,3886353)
GPGPU-Sim uArch: cycles simulated: 3886853  inst.: 63480034 (ipc=44.4) sim_rate=8032 (inst/sec) elapsed = 0:2:11:43 / Tue Jan 29 20:41:20 2019
GPGPU-Sim uArch: cycles simulated: 3890353  inst.: 63493035 (ipc= 8.8) sim_rate=8033 (inst/sec) elapsed = 0:2:11:44 / Tue Jan 29 20:41:21 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5900,3886353), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 3893853  inst.: 63496150 (ipc= 5.1) sim_rate=8032 (inst/sec) elapsed = 0:2:11:45 / Tue Jan 29 20:41:22 2019
GPGPU-Sim uArch: cycles simulated: 3897853  inst.: 63496431 (ipc= 3.4) sim_rate=8031 (inst/sec) elapsed = 0:2:11:46 / Tue Jan 29 20:41:23 2019
GPGPU-Sim uArch: cycles simulated: 3901853  inst.: 63496711 (ipc= 2.5) sim_rate=8030 (inst/sec) elapsed = 0:2:11:47 / Tue Jan 29 20:41:24 2019
GPGPU-Sim uArch: cycles simulated: 3905853  inst.: 63496993 (ipc= 2.0) sim_rate=8029 (inst/sec) elapsed = 0:2:11:48 / Tue Jan 29 20:41:25 2019
GPGPU-Sim uArch: cycles simulated: 3909853  inst.: 63497285 (ipc= 1.7) sim_rate=8028 (inst/sec) elapsed = 0:2:11:49 / Tue Jan 29 20:41:26 2019
GPGPU-Sim uArch: cycles simulated: 3913853  inst.: 63497565 (ipc= 1.4) sim_rate=8027 (inst/sec) elapsed = 0:2:11:50 / Tue Jan 29 20:41:27 2019
GPGPU-Sim uArch: cycles simulated: 3917353  inst.: 63497817 (ipc= 1.3) sim_rate=8026 (inst/sec) elapsed = 0:2:11:51 / Tue Jan 29 20:41:28 2019
GPGPU-Sim uArch: cycles simulated: 3921353  inst.: 63498097 (ipc= 1.2) sim_rate=8025 (inst/sec) elapsed = 0:2:11:52 / Tue Jan 29 20:41:29 2019
GPGPU-Sim uArch: cycles simulated: 3925353  inst.: 63498377 (ipc= 1.0) sim_rate=8024 (inst/sec) elapsed = 0:2:11:53 / Tue Jan 29 20:41:30 2019
GPGPU-Sim uArch: cycles simulated: 3929353  inst.: 63498663 (ipc= 0.9) sim_rate=8023 (inst/sec) elapsed = 0:2:11:54 / Tue Jan 29 20:41:31 2019
GPGPU-Sim uArch: cycles simulated: 3933353  inst.: 63498951 (ipc= 0.9) sim_rate=8022 (inst/sec) elapsed = 0:2:11:55 / Tue Jan 29 20:41:32 2019
GPGPU-Sim uArch: cycles simulated: 3937353  inst.: 63499231 (ipc= 0.8) sim_rate=8021 (inst/sec) elapsed = 0:2:11:56 / Tue Jan 29 20:41:33 2019
GPGPU-Sim uArch: cycles simulated: 3941353  inst.: 63499511 (ipc= 0.8) sim_rate=8020 (inst/sec) elapsed = 0:2:11:57 / Tue Jan 29 20:41:34 2019
GPGPU-Sim uArch: cycles simulated: 3945353  inst.: 63499801 (ipc= 0.7) sim_rate=8019 (inst/sec) elapsed = 0:2:11:58 / Tue Jan 29 20:41:35 2019
GPGPU-Sim uArch: cycles simulated: 3949353  inst.: 63500084 (ipc= 0.7) sim_rate=8018 (inst/sec) elapsed = 0:2:11:59 / Tue Jan 29 20:41:36 2019
GPGPU-Sim uArch: cycles simulated: 3953353  inst.: 63500365 (ipc= 0.6) sim_rate=8017 (inst/sec) elapsed = 0:2:12:00 / Tue Jan 29 20:41:37 2019
GPGPU-Sim uArch: cycles simulated: 3957353  inst.: 63500646 (ipc= 0.6) sim_rate=8016 (inst/sec) elapsed = 0:2:12:01 / Tue Jan 29 20:41:38 2019
GPGPU-Sim uArch: cycles simulated: 3961353  inst.: 63500938 (ipc= 0.6) sim_rate=8015 (inst/sec) elapsed = 0:2:12:02 / Tue Jan 29 20:41:39 2019
GPGPU-Sim uArch: cycles simulated: 3965353  inst.: 63501219 (ipc= 0.5) sim_rate=8014 (inst/sec) elapsed = 0:2:12:03 / Tue Jan 29 20:41:40 2019
GPGPU-Sim uArch: cycles simulated: 3968853  inst.: 63501469 (ipc= 0.5) sim_rate=8013 (inst/sec) elapsed = 0:2:12:04 / Tue Jan 29 20:41:41 2019
GPGPU-Sim uArch: cycles simulated: 3972853  inst.: 63501751 (ipc= 0.5) sim_rate=8012 (inst/sec) elapsed = 0:2:12:05 / Tue Jan 29 20:41:42 2019
GPGPU-Sim uArch: cycles simulated: 3976853  inst.: 63502031 (ipc= 0.5) sim_rate=8011 (inst/sec) elapsed = 0:2:12:06 / Tue Jan 29 20:41:43 2019
GPGPU-Sim uArch: cycles simulated: 3980853  inst.: 63502314 (ipc= 0.5) sim_rate=8010 (inst/sec) elapsed = 0:2:12:07 / Tue Jan 29 20:41:44 2019
GPGPU-Sim uArch: cycles simulated: 3984853  inst.: 63502605 (ipc= 0.5) sim_rate=8009 (inst/sec) elapsed = 0:2:12:08 / Tue Jan 29 20:41:45 2019
GPGPU-Sim uArch: cycles simulated: 3988853  inst.: 63502885 (ipc= 0.4) sim_rate=8008 (inst/sec) elapsed = 0:2:12:09 / Tue Jan 29 20:41:46 2019
GPGPU-Sim uArch: cycles simulated: 3992853  inst.: 63503165 (ipc= 0.4) sim_rate=8007 (inst/sec) elapsed = 0:2:12:10 / Tue Jan 29 20:41:47 2019
GPGPU-Sim uArch: cycles simulated: 3996853  inst.: 63503450 (ipc= 0.4) sim_rate=8006 (inst/sec) elapsed = 0:2:12:11 / Tue Jan 29 20:41:48 2019
GPGPU-Sim uArch: cycles simulated: 4000853  inst.: 63503739 (ipc= 0.4) sim_rate=8006 (inst/sec) elapsed = 0:2:12:12 / Tue Jan 29 20:41:49 2019
GPGPU-Sim uArch: cycles simulated: 4004853  inst.: 63504019 (ipc= 0.4) sim_rate=8005 (inst/sec) elapsed = 0:2:12:13 / Tue Jan 29 20:41:50 2019
GPGPU-Sim uArch: cycles simulated: 4008853  inst.: 63504299 (ipc= 0.4) sim_rate=8004 (inst/sec) elapsed = 0:2:12:14 / Tue Jan 29 20:41:51 2019
GPGPU-Sim uArch: cycles simulated: 4012853  inst.: 63504587 (ipc= 0.4) sim_rate=8003 (inst/sec) elapsed = 0:2:12:15 / Tue Jan 29 20:41:52 2019
GPGPU-Sim uArch: cycles simulated: 4016853  inst.: 63504873 (ipc= 0.4) sim_rate=8002 (inst/sec) elapsed = 0:2:12:16 / Tue Jan 29 20:41:53 2019
GPGPU-Sim uArch: cycles simulated: 4020853  inst.: 63505153 (ipc= 0.4) sim_rate=8001 (inst/sec) elapsed = 0:2:12:17 / Tue Jan 29 20:41:54 2019
GPGPU-Sim uArch: cycles simulated: 4024853  inst.: 63505434 (ipc= 0.3) sim_rate=8000 (inst/sec) elapsed = 0:2:12:18 / Tue Jan 29 20:41:55 2019
GPGPU-Sim uArch: cycles simulated: 4028853  inst.: 63505725 (ipc= 0.3) sim_rate=7999 (inst/sec) elapsed = 0:2:12:19 / Tue Jan 29 20:41:56 2019
GPGPU-Sim uArch: cycles simulated: 4032853  inst.: 63506007 (ipc= 0.3) sim_rate=7998 (inst/sec) elapsed = 0:2:12:20 / Tue Jan 29 20:41:57 2019
GPGPU-Sim uArch: cycles simulated: 4036853  inst.: 63506287 (ipc= 0.3) sim_rate=7997 (inst/sec) elapsed = 0:2:12:21 / Tue Jan 29 20:41:58 2019
GPGPU-Sim uArch: cycles simulated: 4040853  inst.: 63506569 (ipc= 0.3) sim_rate=7996 (inst/sec) elapsed = 0:2:12:22 / Tue Jan 29 20:41:59 2019
GPGPU-Sim uArch: cycles simulated: 4044853  inst.: 63506861 (ipc= 0.3) sim_rate=7995 (inst/sec) elapsed = 0:2:12:23 / Tue Jan 29 20:42:00 2019
GPGPU-Sim uArch: cycles simulated: 4048853  inst.: 63507141 (ipc= 0.3) sim_rate=7994 (inst/sec) elapsed = 0:2:12:24 / Tue Jan 29 20:42:01 2019
GPGPU-Sim uArch: cycles simulated: 4052853  inst.: 63507421 (ipc= 0.3) sim_rate=7993 (inst/sec) elapsed = 0:2:12:25 / Tue Jan 29 20:42:02 2019
GPGPU-Sim uArch: cycles simulated: 4056853  inst.: 63507706 (ipc= 0.3) sim_rate=7992 (inst/sec) elapsed = 0:2:12:26 / Tue Jan 29 20:42:03 2019
GPGPU-Sim uArch: cycles simulated: 4060853  inst.: 63507995 (ipc= 0.3) sim_rate=7991 (inst/sec) elapsed = 0:2:12:27 / Tue Jan 29 20:42:04 2019
GPGPU-Sim uArch: cycles simulated: 4064853  inst.: 63508275 (ipc= 0.3) sim_rate=7990 (inst/sec) elapsed = 0:2:12:28 / Tue Jan 29 20:42:05 2019
GPGPU-Sim uArch: cycles simulated: 4068853  inst.: 63508555 (ipc= 0.3) sim_rate=7989 (inst/sec) elapsed = 0:2:12:29 / Tue Jan 29 20:42:06 2019
GPGPU-Sim uArch: cycles simulated: 4072353  inst.: 63508807 (ipc= 0.3) sim_rate=7988 (inst/sec) elapsed = 0:2:12:30 / Tue Jan 29 20:42:07 2019
GPGPU-Sim uArch: cycles simulated: 4076353  inst.: 63509087 (ipc= 0.3) sim_rate=7987 (inst/sec) elapsed = 0:2:12:31 / Tue Jan 29 20:42:08 2019
GPGPU-Sim uArch: cycles simulated: 4080353  inst.: 63509375 (ipc= 0.3) sim_rate=7986 (inst/sec) elapsed = 0:2:12:32 / Tue Jan 29 20:42:09 2019
GPGPU-Sim uArch: cycles simulated: 4084853  inst.: 63509689 (ipc= 0.3) sim_rate=7985 (inst/sec) elapsed = 0:2:12:33 / Tue Jan 29 20:42:10 2019
GPGPU-Sim uArch: cycles simulated: 4088353  inst.: 63513652 (ipc= 0.3) sim_rate=7985 (inst/sec) elapsed = 0:2:12:34 / Tue Jan 29 20:42:11 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (203614,3886353), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 0.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 23 
gpu_sim_cycle = 203615
gpu_sim_insn = 58708
gpu_ipc =       0.2883
gpu_tot_sim_cycle = 4089968
gpu_tot_sim_insn = 63516532
gpu_tot_ipc =      15.5298
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1808613
gpu_total_sim_rate=7985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1350881
	L1I_total_cache_misses = 3443
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 128364, Miss = 70144, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209638
	L1D_cache_core[2]: Access = 190775, Miss = 135935, Miss_rate = 0.713, Pending_hits = 830, Reservation_fails = 405441
	L1D_cache_core[3]: Access = 154334, Miss = 135401, Miss_rate = 0.877, Pending_hits = 490, Reservation_fails = 400744
	L1D_cache_core[4]: Access = 75437, Miss = 66301, Miss_rate = 0.879, Pending_hits = 265, Reservation_fails = 197242
	L1D_cache_core[5]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 49452, Miss = 476, Miss_rate = 0.010, Pending_hits = 534, Reservation_fails = 4081
	L1D_cache_core[9]: Access = 128269, Miss = 69556, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205893
	L1D_cache_core[10]: Access = 190775, Miss = 136233, Miss_rate = 0.714, Pending_hits = 871, Reservation_fails = 406990
	L1D_cache_core[11]: Access = 154334, Miss = 135556, Miss_rate = 0.878, Pending_hits = 526, Reservation_fails = 398893
	L1D_cache_core[12]: Access = 75437, Miss = 66617, Miss_rate = 0.883, Pending_hits = 251, Reservation_fails = 196057
	L1D_cache_core[13]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1192019
	L1D_total_cache_misses = 823959
	L1D_total_cache_miss_rate = 0.6912
	L1D_total_cache_pending_hits = 5657
	L1D_total_cache_reservation_fails = 2426915
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 216640
	L1C_total_cache_misses = 672
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2165
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 354903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1802349
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 215968
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 416946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 624550
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1347438
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3443
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 71142784
gpgpu_n_tot_w_icount = 2223212
gpgpu_n_stall_shd_mem = 3337663
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 384
gpgpu_n_mem_read_global = 406629
gpgpu_n_mem_write_global = 424446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 7564060
gpgpu_n_store_insn = 508030
gpgpu_n_shmem_insn = 42576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6457180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2165
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2165
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 918
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3334580
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4766785	W0_Idle:1736774	W0_Scoreboard:4345343	W1:86210	W2:1857	W3:1834	W4:2018	W5:1831	W6:1776	W7:1760	W8:92887	W9:1705	W10:1705	W11:1705	W12:1763	W13:1850	W14:2474	W15:4354	W16:5443	W17:4276	W18:2444	W19:1850	W20:1763	W21:1705	W22:1705	W23:1705	W24:1711	W25:1705	W26:1705	W27:1705	W28:1705	W29:1705	W30:1705	W31:1711	W32:1982940
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3253032 {8:406629,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17396528 {40:420042,72:64,136:4340,}
traffic_breakdown_coretomem[INST_ACC_R] = 4064 {8:508,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 51072 {40:12,136:372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55301544 {136:406629,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3395568 {8:424446,}
traffic_breakdown_memtocore[INST_ACC_R] = 69088 {136:508,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3072 {8:384,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 4089967 
mrq_lat_table:3224 	84 	316 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	727021 	103979 	482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	338718 	61150 	431429 	693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32736 	65507 	135331 	146985 	26034 	59 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212370 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7363 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.000000 16.333334 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 12.250000 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 12.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.857142 12.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 23.500000 24.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 23.750000 16.500000 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5798/196 = 29.581633
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        52        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        52        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        52        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        52        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        48        50        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        49        51        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3007
min_bank_accesses = 0!
chip skew: 505/495 = 1.02
number of total write accesses:
dram[0]:        50        46        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        46        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        48        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        48        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        46        48        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        46        48        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2791
min_bank_accesses = 0!
chip skew: 468/462 = 1.01
average mf latency per bank:
dram[0]:      22927     24703     30521     29700     28400     30012     22495     22480     38123     33057      3693      3861    none      none       36915     39818
dram[1]:      23402     24894     30760     30076     31282     33192     22530     23276     34894     33894      3673      3899    none      none       38105     37673
dram[2]:      23209     24002     30040     31516     29179     28960     22386     22302     34111     33426      3841      3714    none      none       36799     36437
dram[3]:      23451     24612     30265     32458     31772     31507     23305     22766     36665     33470      3932      3736    none      none       37506     38157
dram[4]:      25602     25107     29143     32204     29275     30611     22314     22739     33416     36440      3876      2318    none      none       36160     37647
dram[5]:      27846     25177     31837     33483     33901     33439     24525     23590     38924     35165      3898    none      none      none       47400     38125
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       547       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4089968 n_nop=4088346 n_act=34 n_pre=20 n_req=968 n_rd=1010 n_write=558 bw_util=0.0007668
n_activity=10312 dram_eff=0.3041
bk0: 110a 4088220i bk1: 104a 4088310i bk2: 76a 4088704i bk3: 76a 4088638i bk4: 84a 4088311i bk5: 84a 4088209i bk6: 128a 4088053i bk7: 128a 4087940i bk8: 66a 4088653i bk9: 64a 4088804i bk10: 4a 4089940i bk11: 4a 4089932i bk12: 0a 4089969i bk13: 0a 4089972i bk14: 40a 4089427i bk15: 42a 4089275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00631056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4089968 n_nop=4088357 n_act=33 n_pre=19 n_req=967 n_rd=1004 n_write=555 bw_util=0.0007624
n_activity=10142 dram_eff=0.3074
bk0: 108a 4088207i bk1: 104a 4088256i bk2: 76a 4088515i bk3: 76a 4088592i bk4: 84a 4088286i bk5: 84a 4088242i bk6: 128a 4088063i bk7: 124a 4087830i bk8: 64a 4088580i bk9: 64a 4088691i bk10: 4a 4089941i bk11: 4a 4089938i bk12: 0a 4089964i bk13: 0a 4089971i bk14: 40a 4089327i bk15: 44a 4089172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00649883
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4089968 n_nop=4088338 n_act=34 n_pre=20 n_req=973 n_rd=1010 n_write=566 bw_util=0.0007707
n_activity=10425 dram_eff=0.3024
bk0: 108a 4088410i bk1: 104a 4088253i bk2: 76a 4088710i bk3: 72a 4088538i bk4: 84a 4088243i bk5: 88a 4088207i bk6: 128a 4088077i bk7: 128a 4087926i bk8: 64a 4088793i bk9: 66a 4088857i bk10: 4a 4089933i bk11: 4a 4089943i bk12: 0a 4089967i bk13: 0a 4089970i bk14: 40a 4089432i bk15: 44a 4089258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0055685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4089968 n_nop=4088350 n_act=36 n_pre=22 n_req=968 n_rd=1004 n_write=556 bw_util=0.0007628
n_activity=10283 dram_eff=0.3034
bk0: 108a 4088170i bk1: 104a 4088302i bk2: 76a 4088616i bk3: 72a 4088585i bk4: 82a 4088210i bk5: 88a 4088174i bk6: 124a 4087979i bk7: 128a 4087892i bk8: 66a 4088701i bk9: 64a 4088852i bk10: 4a 4089935i bk11: 4a 4089940i bk12: 0a 4089964i bk13: 0a 4089968i bk14: 40a 4089372i bk15: 44a 4089235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00632963
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4089968 n_nop=4088367 n_act=29 n_pre=15 n_req=965 n_rd=996 n_write=561 bw_util=0.0007614
n_activity=9957 dram_eff=0.3127
bk0: 96a 4088419i bk1: 100a 4088367i bk2: 76a 4088723i bk3: 72a 4088581i bk4: 84a 4088177i bk5: 88a 4088147i bk6: 128a 4087941i bk7: 128a 4087938i bk8: 64a 4088728i bk9: 66a 4088707i bk10: 4a 4089922i bk11: 2a 4089939i bk12: 0a 4089966i bk13: 0a 4089970i bk14: 44a 4089298i bk15: 44a 4089134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00657316
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4089968 n_nop=4088381 n_act=31 n_pre=18 n_req=957 n_rd=990 n_write=548 bw_util=0.0007521
n_activity=10204 dram_eff=0.3015
bk0: 98a 4088325i bk1: 102a 4088300i bk2: 76a 4088536i bk3: 72a 4088715i bk4: 84a 4088453i bk5: 86a 4088285i bk6: 128a 4088040i bk7: 124a 4088113i bk8: 64a 4088731i bk9: 64a 4088919i bk10: 4a 4089933i bk11: 0a 4089963i bk12: 0a 4089966i bk13: 0a 4089969i bk14: 44a 4089322i bk15: 44a 4089316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00589002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69136, Miss = 254, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 68896, Miss = 251, Miss_rate = 0.004, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 68719, Miss = 252, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 69946, Miss = 250, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 67851, Miss = 252, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 68860, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 69244, Miss = 250, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 69459, Miss = 252, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 68701, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 70118, Miss = 250, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 71282, Miss = 249, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 69778, Miss = 246, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 831990
L2_total_cache_misses = 3007
L2_total_cache_miss_rate = 0.0036
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 421911
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 433
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2460584
icnt_total_pkts_simt_to_mem=1271020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46045
	minimum = 6
	maximum = 140
Network latency average = 8.31198
	minimum = 6
	maximum = 129
Slowest packet = 1659509
Flit latency average = 7.72445
	minimum = 6
	maximum = 125
Slowest flit = 3721171
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000823268
	minimum = 0 (at node 2)
	maximum = 0.0106279 (at node 0)
Accepted packet rate average = 0.000823268
	minimum = 0 (at node 2)
	maximum = 0.0106279 (at node 0)
Injected flit rate average = 0.00192229
	minimum = 0 (at node 2)
	maximum = 0.0168062 (at node 0)
Accepted flit rate average= 0.00192229
	minimum = 0 (at node 2)
	maximum = 0.032198 (at node 0)
Injected packet length average = 2.33495
Accepted packet length average = 2.33495
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3612 (23 samples)
	minimum = 6 (23 samples)
	maximum = 149.435 (23 samples)
Network latency average = 12.5161 (23 samples)
	minimum = 6 (23 samples)
	maximum = 122.478 (23 samples)
Flit latency average = 13.1947 (23 samples)
	minimum = 6 (23 samples)
	maximum = 119.087 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0072484 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0516829 (23 samples)
Accepted packet rate average = 0.0072484 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0516829 (23 samples)
Injected flit rate average = 0.0163247 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0807024 (23 samples)
Accepted flit rate average = 0.0163247 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.154063 (23 samples)
Injected packet size average = 2.25219 (23 samples)
Accepted packet size average = 2.25219 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 12 min, 34 sec (7954 sec)
gpgpu_simulation_rate = 7985 (inst/sec)
gpgpu_simulation_rate = 514 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,4089968)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,4089968)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(0,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 4091468  inst.: 63616930 (ipc=66.9) sim_rate=7997 (inst/sec) elapsed = 0:2:12:35 / Tue Jan 29 20:42:12 2019
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(1,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(0,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 4093468  inst.: 63782357 (ipc=76.0) sim_rate=8016 (inst/sec) elapsed = 0:2:12:36 / Tue Jan 29 20:42:13 2019
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(1,0,0) tid=(299,0,0)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(0,0,0) tid=(358,0,0)
GPGPU-Sim uArch: cycles simulated: 4095468  inst.: 63946155 (ipc=78.1) sim_rate=8036 (inst/sec) elapsed = 0:2:12:37 / Tue Jan 29 20:42:14 2019
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(1,0,0) tid=(406,0,0)
GPGPU-Sim uArch: cycles simulated: 4097468  inst.: 64109115 (ipc=79.0) sim_rate=8055 (inst/sec) elapsed = 0:2:12:38 / Tue Jan 29 20:42:15 2019
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(0,0,0) tid=(466,0,0)
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(1,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 4099468  inst.: 64274154 (ipc=79.7) sim_rate=8075 (inst/sec) elapsed = 0:2:12:39 / Tue Jan 29 20:42:16 2019
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(1,0,0) tid=(390,0,0)
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(1,0,0) tid=(465,0,0)
GPGPU-Sim uArch: cycles simulated: 4101468  inst.: 64439525 (ipc=80.3) sim_rate=8095 (inst/sec) elapsed = 0:2:12:40 / Tue Jan 29 20:42:17 2019
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(0,0,0) tid=(321,0,0)
GPGPU-Sim uArch: cycles simulated: 4103468  inst.: 64602796 (ipc=80.5) sim_rate=8114 (inst/sec) elapsed = 0:2:12:41 / Tue Jan 29 20:42:18 2019
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(0,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(1,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 4105468  inst.: 64762982 (ipc=80.4) sim_rate=8134 (inst/sec) elapsed = 0:2:12:42 / Tue Jan 29 20:42:19 2019
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(0,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(0,0,0) tid=(456,0,0)
GPGPU-Sim uArch: cycles simulated: 4107468  inst.: 64924920 (ipc=80.5) sim_rate=8153 (inst/sec) elapsed = 0:2:12:43 / Tue Jan 29 20:42:20 2019
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(0,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(1,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 4109968  inst.: 65130764 (ipc=80.7) sim_rate=8178 (inst/sec) elapsed = 0:2:12:44 / Tue Jan 29 20:42:21 2019
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(1,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 4111968  inst.: 65290221 (ipc=80.6) sim_rate=8197 (inst/sec) elapsed = 0:2:12:45 / Tue Jan 29 20:42:22 2019
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(0,0,0) tid=(284,0,0)
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(1,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 4113968  inst.: 65450578 (ipc=80.6) sim_rate=8216 (inst/sec) elapsed = 0:2:12:46 / Tue Jan 29 20:42:23 2019
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(0,0,0) tid=(273,0,0)
GPGPU-Sim uArch: cycles simulated: 4115968  inst.: 65605505 (ipc=80.3) sim_rate=8234 (inst/sec) elapsed = 0:2:12:47 / Tue Jan 29 20:42:24 2019
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(1,0,0) tid=(372,0,0)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(1,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 4117968  inst.: 65759180 (ipc=80.1) sim_rate=8252 (inst/sec) elapsed = 0:2:12:48 / Tue Jan 29 20:42:25 2019
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(1,0,0) tid=(413,0,0)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(0,0,0) tid=(414,0,0)
GPGPU-Sim uArch: cycles simulated: 4120468  inst.: 65942845 (ipc=79.6) sim_rate=8274 (inst/sec) elapsed = 0:2:12:49 / Tue Jan 29 20:42:26 2019
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(0,0,0) tid=(494,0,0)
GPGPU-Sim uArch: cycles simulated: 4122468  inst.: 66085658 (ipc=79.1) sim_rate=8291 (inst/sec) elapsed = 0:2:12:50 / Tue Jan 29 20:42:27 2019
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(1,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 4124468  inst.: 66217430 (ipc=78.3) sim_rate=8307 (inst/sec) elapsed = 0:2:12:51 / Tue Jan 29 20:42:28 2019
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(0,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 4126968  inst.: 66373967 (ipc=77.2) sim_rate=8325 (inst/sec) elapsed = 0:2:12:52 / Tue Jan 29 20:42:29 2019
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(1,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 4129468  inst.: 66508188 (ipc=75.7) sim_rate=8341 (inst/sec) elapsed = 0:2:12:53 / Tue Jan 29 20:42:30 2019
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(1,0,0) tid=(426,0,0)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(1,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 4131968  inst.: 66635519 (ipc=74.3) sim_rate=8356 (inst/sec) elapsed = 0:2:12:54 / Tue Jan 29 20:42:31 2019
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(1,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 4134468  inst.: 66746294 (ipc=72.6) sim_rate=8369 (inst/sec) elapsed = 0:2:12:55 / Tue Jan 29 20:42:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45243,4089968), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(1,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 4136968  inst.: 66848788 (ipc=70.9) sim_rate=8381 (inst/sec) elapsed = 0:2:12:56 / Tue Jan 29 20:42:33 2019
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(1,0,0) tid=(326,0,0)
GPGPU-Sim uArch: cycles simulated: 4139968  inst.: 66965844 (ipc=69.0) sim_rate=8394 (inst/sec) elapsed = 0:2:12:57 / Tue Jan 29 20:42:34 2019
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(1,0,0) tid=(270,0,0)
GPGPU-Sim uArch: cycles simulated: 4142468  inst.: 67066076 (ipc=67.6) sim_rate=8406 (inst/sec) elapsed = 0:2:12:58 / Tue Jan 29 20:42:35 2019
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(1,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 4145468  inst.: 67187436 (ipc=66.1) sim_rate=8420 (inst/sec) elapsed = 0:2:12:59 / Tue Jan 29 20:42:36 2019
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(1,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 4148468  inst.: 67308404 (ipc=64.8) sim_rate=8434 (inst/sec) elapsed = 0:2:13:00 / Tue Jan 29 20:42:37 2019
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(1,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(1,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 4151468  inst.: 67426964 (ipc=63.6) sim_rate=8448 (inst/sec) elapsed = 0:2:13:01 / Tue Jan 29 20:42:38 2019
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(1,0,0) tid=(422,0,0)
GPGPU-Sim uArch: cycles simulated: 4154468  inst.: 67549180 (ipc=62.5) sim_rate=8462 (inst/sec) elapsed = 0:2:13:02 / Tue Jan 29 20:42:39 2019
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(1,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 4156968  inst.: 67649964 (ipc=61.7) sim_rate=8474 (inst/sec) elapsed = 0:2:13:03 / Tue Jan 29 20:42:40 2019
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(1,0,0) tid=(334,0,0)
GPGPU-Sim uArch: cycles simulated: 4159968  inst.: 67768619 (ipc=60.7) sim_rate=8488 (inst/sec) elapsed = 0:2:13:04 / Tue Jan 29 20:42:41 2019
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(1,0,0) tid=(416,0,0)
GPGPU-Sim uArch: cycles simulated: 4162968  inst.: 67887043 (ipc=59.9) sim_rate=8501 (inst/sec) elapsed = 0:2:13:05 / Tue Jan 29 20:42:42 2019
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(1,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 4165968  inst.: 68002447 (ipc=59.0) sim_rate=8515 (inst/sec) elapsed = 0:2:13:06 / Tue Jan 29 20:42:43 2019
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(1,0,0) tid=(426,0,0)
GPGPU-Sim uArch: cycles simulated: 4168968  inst.: 68120178 (ipc=58.3) sim_rate=8528 (inst/sec) elapsed = 0:2:13:07 / Tue Jan 29 20:42:44 2019
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(1,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 4171468  inst.: 68215038 (ipc=57.7) sim_rate=8539 (inst/sec) elapsed = 0:2:13:08 / Tue Jan 29 20:42:45 2019
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(1,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(1,0,0) tid=(297,0,0)
GPGPU-Sim uArch: cycles simulated: 4174468  inst.: 68332668 (ipc=57.0) sim_rate=8553 (inst/sec) elapsed = 0:2:13:09 / Tue Jan 29 20:42:46 2019
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(1,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 4177468  inst.: 68447327 (ipc=56.4) sim_rate=8566 (inst/sec) elapsed = 0:2:13:10 / Tue Jan 29 20:42:47 2019
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(1,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 4180468  inst.: 68561252 (ipc=55.7) sim_rate=8579 (inst/sec) elapsed = 0:2:13:11 / Tue Jan 29 20:42:48 2019
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(1,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 4183468  inst.: 68670295 (ipc=55.1) sim_rate=8592 (inst/sec) elapsed = 0:2:13:12 / Tue Jan 29 20:42:49 2019
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(1,0,0) tid=(464,0,0)
GPGPU-Sim uArch: cycles simulated: 4186468  inst.: 68776338 (ipc=54.5) sim_rate=8604 (inst/sec) elapsed = 0:2:13:13 / Tue Jan 29 20:42:50 2019
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(1,0,0) tid=(366,0,0)
GPGPU-Sim uArch: cycles simulated: 4189468  inst.: 68867196 (ipc=53.8) sim_rate=8614 (inst/sec) elapsed = 0:2:13:14 / Tue Jan 29 20:42:51 2019
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(1,0,0) tid=(423,0,0)
GPGPU-Sim uArch: cycles simulated: 4192468  inst.: 68942587 (ipc=52.9) sim_rate=8623 (inst/sec) elapsed = 0:2:13:15 / Tue Jan 29 20:42:52 2019
GPGPU-Sim uArch: cycles simulated: 4195468  inst.: 69000098 (ipc=52.0) sim_rate=8629 (inst/sec) elapsed = 0:2:13:16 / Tue Jan 29 20:42:53 2019
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(1,0,0) tid=(460,0,0)
GPGPU-Sim uArch: cycles simulated: 4198968  inst.: 69043056 (ipc=50.7) sim_rate=8633 (inst/sec) elapsed = 0:2:13:17 / Tue Jan 29 20:42:54 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (112754,4089968), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 3.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 24 
gpu_sim_cycle = 112755
gpu_sim_insn = 5541004
gpu_ipc =      49.1420
gpu_tot_sim_cycle = 4202723
gpu_tot_sim_insn = 69057536
gpu_tot_ipc =      16.4316
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 1808617
gpu_total_sim_rate=8634

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1486461
	L1I_total_cache_misses = 3503
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 128364, Miss = 70144, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209638
	L1D_cache_core[2]: Access = 203703, Miss = 136127, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405878
	L1D_cache_core[3]: Access = 190778, Miss = 135619, Miss_rate = 0.711, Pending_hits = 864, Reservation_fails = 404368
	L1D_cache_core[4]: Access = 75437, Miss = 66301, Miss_rate = 0.879, Pending_hits = 265, Reservation_fails = 197242
	L1D_cache_core[5]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 49452, Miss = 476, Miss_rate = 0.010, Pending_hits = 534, Reservation_fails = 4081
	L1D_cache_core[9]: Access = 128269, Miss = 69556, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205893
	L1D_cache_core[10]: Access = 190775, Miss = 136233, Miss_rate = 0.714, Pending_hits = 871, Reservation_fails = 406990
	L1D_cache_core[11]: Access = 154334, Miss = 135556, Miss_rate = 0.878, Pending_hits = 526, Reservation_fails = 398893
	L1D_cache_core[12]: Access = 75437, Miss = 66617, Miss_rate = 0.883, Pending_hits = 251, Reservation_fails = 196057
	L1D_cache_core[13]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1241391
	L1D_total_cache_misses = 824369
	L1D_total_cache_miss_rate = 0.6641
	L1D_total_cache_pending_hits = 6188
	L1D_total_cache_reservation_fails = 2430976
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 233768
	L1C_total_cache_misses = 672
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2165
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 403334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1806410
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233096
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 417072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 624550
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1482958
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3503
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 77119616
gpgpu_n_tot_w_icount = 2409988
gpgpu_n_stall_shd_mem = 3357224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 384
gpgpu_n_mem_read_global = 406913
gpgpu_n_mem_write_global = 424572
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 8567060
gpgpu_n_store_insn = 510030
gpgpu_n_shmem_insn = 42576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6965848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2165
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2165
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 918
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3354141
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4778142	W0_Idle:1756377	W0_Scoreboard:4443631	W1:86562	W2:2209	W3:2186	W4:2370	W5:2183	W6:2128	W7:2112	W8:104167	W9:2046	W10:2046	W11:2046	W12:2104	W13:2191	W14:2815	W15:4695	W16:5784	W17:4617	W18:2785	W19:2191	W20:2104	W21:2046	W22:2046	W23:2046	W24:2052	W25:2046	W26:2046	W27:2046	W28:2046	W29:2046	W30:2046	W31:2052	W32:2148129
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3255304 {8:406913,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17413536 {40:420042,72:66,136:4464,}
traffic_breakdown_coretomem[INST_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 51072 {40:12,136:372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55340168 {136:406913,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3396576 {8:424572,}
traffic_breakdown_memtocore[INST_ACC_R] = 69632 {136:512,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3072 {8:384,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 639 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 4202722 
mrq_lat_table:3224 	84 	316 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	727429 	103981 	482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	339052 	61230 	431429 	693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32960 	65543 	135345 	146995 	26034 	59 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	18 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7475 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.000000 16.333334 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 12.250000 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 12.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.857142 12.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 23.500000 24.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 23.750000 16.500000 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5798/196 = 29.581633
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        52        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        52        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        52        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        52        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        48        50        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        49        51        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3007
min_bank_accesses = 0!
chip skew: 505/495 = 1.02
number of total write accesses:
dram[0]:        50        46        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        46        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        48        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        48        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        46        48        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        46        48        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2791
min_bank_accesses = 0!
chip skew: 468/462 = 1.01
average mf latency per bank:
dram[0]:      22927     24703     30521     29700     28418     30029     22527     22514     38123     33057      3693      3861    none      none       36915     39818
dram[1]:      23402     24894     30760     30076     31300     33209     22560     23307     34894     33894      3673      3899    none      none       38105     37673
dram[2]:      23209     24002     30040     31516     29197     28980     22417     22330     34111     33426      3841      3714    none      none       36799     36437
dram[3]:      23451     24612     30265     32458     31788     31527     23336     22794     36665     33470      3932      3736    none      none       37506     38157
dram[4]:      25602     25107     29143     32204     29292     30631     22349     22767     33416     36440      3876      2318    none      none       36160     37647
dram[5]:      27846     25177     31837     33483     33918     33457     24557     23617     38924     35165      3898    none      none      none       47400     38125
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        523       619       547       582       534       565       559       589       552       580       330       276         0         0       547       542
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       477       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4202723 n_nop=4201101 n_act=34 n_pre=20 n_req=968 n_rd=1010 n_write=558 bw_util=0.0007462
n_activity=10312 dram_eff=0.3041
bk0: 110a 4200975i bk1: 104a 4201065i bk2: 76a 4201459i bk3: 76a 4201393i bk4: 84a 4201066i bk5: 84a 4200964i bk6: 128a 4200808i bk7: 128a 4200695i bk8: 66a 4201408i bk9: 64a 4201559i bk10: 4a 4202695i bk11: 4a 4202687i bk12: 0a 4202724i bk13: 0a 4202727i bk14: 40a 4202182i bk15: 42a 4202030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00614126
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4202723 n_nop=4201112 n_act=33 n_pre=19 n_req=967 n_rd=1004 n_write=555 bw_util=0.0007419
n_activity=10142 dram_eff=0.3074
bk0: 108a 4200962i bk1: 104a 4201011i bk2: 76a 4201270i bk3: 76a 4201347i bk4: 84a 4201041i bk5: 84a 4200997i bk6: 128a 4200818i bk7: 124a 4200585i bk8: 64a 4201335i bk9: 64a 4201446i bk10: 4a 4202696i bk11: 4a 4202693i bk12: 0a 4202719i bk13: 0a 4202726i bk14: 40a 4202082i bk15: 44a 4201927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00632447
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4202723 n_nop=4201093 n_act=34 n_pre=20 n_req=973 n_rd=1010 n_write=566 bw_util=0.00075
n_activity=10425 dram_eff=0.3024
bk0: 108a 4201165i bk1: 104a 4201008i bk2: 76a 4201465i bk3: 72a 4201293i bk4: 84a 4200998i bk5: 88a 4200962i bk6: 128a 4200832i bk7: 128a 4200681i bk8: 64a 4201548i bk9: 66a 4201612i bk10: 4a 4202688i bk11: 4a 4202698i bk12: 0a 4202722i bk13: 0a 4202725i bk14: 40a 4202187i bk15: 44a 4202013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00541911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4202723 n_nop=4201105 n_act=36 n_pre=22 n_req=968 n_rd=1004 n_write=556 bw_util=0.0007424
n_activity=10283 dram_eff=0.3034
bk0: 108a 4200925i bk1: 104a 4201057i bk2: 76a 4201371i bk3: 72a 4201340i bk4: 82a 4200965i bk5: 88a 4200929i bk6: 124a 4200734i bk7: 128a 4200647i bk8: 66a 4201456i bk9: 64a 4201607i bk10: 4a 4202690i bk11: 4a 4202695i bk12: 0a 4202719i bk13: 0a 4202723i bk14: 40a 4202127i bk15: 44a 4201990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00615982
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4202723 n_nop=4201122 n_act=29 n_pre=15 n_req=965 n_rd=996 n_write=561 bw_util=0.0007409
n_activity=9957 dram_eff=0.3127
bk0: 96a 4201174i bk1: 100a 4201122i bk2: 76a 4201478i bk3: 72a 4201336i bk4: 84a 4200932i bk5: 88a 4200902i bk6: 128a 4200696i bk7: 128a 4200693i bk8: 64a 4201483i bk9: 66a 4201462i bk10: 4a 4202677i bk11: 2a 4202694i bk12: 0a 4202721i bk13: 0a 4202725i bk14: 44a 4202053i bk15: 44a 4201889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0063968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4202723 n_nop=4201136 n_act=31 n_pre=18 n_req=957 n_rd=990 n_write=548 bw_util=0.0007319
n_activity=10204 dram_eff=0.3015
bk0: 98a 4201080i bk1: 102a 4201055i bk2: 76a 4201291i bk3: 72a 4201470i bk4: 84a 4201208i bk5: 86a 4201040i bk6: 128a 4200795i bk7: 124a 4200868i bk8: 64a 4201486i bk9: 64a 4201674i bk10: 4a 4202688i bk11: 0a 4202718i bk12: 0a 4202721i bk13: 0a 4202724i bk14: 44a 4202077i bk15: 44a 4202071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.005732

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69170, Miss = 254, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 68934, Miss = 251, Miss_rate = 0.004, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 68753, Miss = 252, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 69981, Miss = 250, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 67885, Miss = 252, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 68894, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 69276, Miss = 250, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 69493, Miss = 252, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 68737, Miss = 248, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 70152, Miss = 250, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 71319, Miss = 249, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 69810, Miss = 246, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 832404
L2_total_cache_misses = 3007
L2_total_cache_miss_rate = 0.0036
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 422037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 437
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2462150
icnt_total_pkts_simt_to_mem=1271934
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9287
	minimum = 6
	maximum = 116
Network latency average = 10.3708
	minimum = 6
	maximum = 105
Slowest packet = 1664092
Flit latency average = 9.17137
	minimum = 6
	maximum = 101
Slowest flit = 3731920
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271976
	minimum = 0 (at node 0)
	maximum = 0.00196887 (at node 3)
Accepted packet rate average = 0.000271976
	minimum = 0 (at node 0)
	maximum = 0.00196887 (at node 3)
Injected flit rate average = 0.000814614
	minimum = 0 (at node 0)
	maximum = 0.00413285 (at node 3)
Accepted flit rate average= 0.000814614
	minimum = 0 (at node 0)
	maximum = 0.00764489 (at node 3)
Injected packet length average = 2.99517
Accepted packet length average = 2.99517
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2182 (24 samples)
	minimum = 6 (24 samples)
	maximum = 148.042 (24 samples)
Network latency average = 12.4267 (24 samples)
	minimum = 6 (24 samples)
	maximum = 121.75 (24 samples)
Flit latency average = 13.027 (24 samples)
	minimum = 6 (24 samples)
	maximum = 118.333 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.00695772 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0496115 (24 samples)
Accepted packet rate average = 0.00695772 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0496115 (24 samples)
Injected flit rate average = 0.0156785 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.077512 (24 samples)
Accepted flit rate average = 0.0156785 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.147963 (24 samples)
Injected packet size average = 2.2534 (24 samples)
Accepted packet size average = 2.2534 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 13 min, 18 sec (7998 sec)
gpgpu_simulation_rate = 8634 (inst/sec)
gpgpu_simulation_rate = 525 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,4202723)
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,4202723)
GPGPU-Sim uArch: cycles simulated: 4203223  inst.: 69083040 (ipc=51.0) sim_rate=8637 (inst/sec) elapsed = 0:2:13:18 / Tue Jan 29 20:42:55 2019
GPGPU-Sim uArch: cycles simulated: 4205223  inst.: 69104408 (ipc=18.7) sim_rate=8639 (inst/sec) elapsed = 0:2:13:19 / Tue Jan 29 20:42:56 2019
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(0,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 4208223  inst.: 69148392 (ipc=16.5) sim_rate=8643 (inst/sec) elapsed = 0:2:13:20 / Tue Jan 29 20:42:57 2019
GPGPU-Sim uArch: cycles simulated: 4210723  inst.: 69199552 (ipc=17.8) sim_rate=8648 (inst/sec) elapsed = 0:2:13:21 / Tue Jan 29 20:42:58 2019
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(0,0,0) tid=(281,0,0)
GPGPU-Sim uArch: cycles simulated: 4213223  inst.: 69249750 (ipc=18.3) sim_rate=8654 (inst/sec) elapsed = 0:2:13:22 / Tue Jan 29 20:42:59 2019
GPGPU-Sim uArch: cycles simulated: 4215723  inst.: 69311222 (ipc=19.5) sim_rate=8660 (inst/sec) elapsed = 0:2:13:23 / Tue Jan 29 20:43:00 2019
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 4218223  inst.: 69356486 (ipc=19.3) sim_rate=8665 (inst/sec) elapsed = 0:2:13:24 / Tue Jan 29 20:43:01 2019
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(1,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 4220723  inst.: 69413694 (ipc=19.8) sim_rate=8671 (inst/sec) elapsed = 0:2:13:25 / Tue Jan 29 20:43:02 2019
GPGPU-Sim uArch: cycles simulated: 4223223  inst.: 69465462 (ipc=19.9) sim_rate=8676 (inst/sec) elapsed = 0:2:13:26 / Tue Jan 29 20:43:03 2019
GPGPU-Sim uArch: cycles simulated: 4225223  inst.: 69508734 (ipc=20.1) sim_rate=8680 (inst/sec) elapsed = 0:2:13:27 / Tue Jan 29 20:43:04 2019
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(1,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 4227723  inst.: 69564710 (ipc=20.3) sim_rate=8686 (inst/sec) elapsed = 0:2:13:28 / Tue Jan 29 20:43:05 2019
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(0,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 4230223  inst.: 69618390 (ipc=20.4) sim_rate=8692 (inst/sec) elapsed = 0:2:13:29 / Tue Jan 29 20:43:06 2019
GPGPU-Sim uArch: cycles simulated: 4232223  inst.: 69657422 (ipc=20.3) sim_rate=8696 (inst/sec) elapsed = 0:2:13:30 / Tue Jan 29 20:43:07 2019
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(1,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 4234723  inst.: 69714678 (ipc=20.5) sim_rate=8702 (inst/sec) elapsed = 0:2:13:31 / Tue Jan 29 20:43:08 2019
GPGPU-Sim uArch: cycles simulated: 4237223  inst.: 69766934 (ipc=20.6) sim_rate=8707 (inst/sec) elapsed = 0:2:13:32 / Tue Jan 29 20:43:09 2019
GPGPU-Sim uArch: cycles simulated: 4239223  inst.: 69812574 (ipc=20.7) sim_rate=8712 (inst/sec) elapsed = 0:2:13:33 / Tue Jan 29 20:43:10 2019
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(0,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 4241723  inst.: 69867286 (ipc=20.8) sim_rate=8718 (inst/sec) elapsed = 0:2:13:34 / Tue Jan 29 20:43:11 2019
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(1,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 4244223  inst.: 69921334 (ipc=20.8) sim_rate=8723 (inst/sec) elapsed = 0:2:13:35 / Tue Jan 29 20:43:12 2019
GPGPU-Sim uArch: cycles simulated: 4246223  inst.: 69966486 (ipc=20.9) sim_rate=8728 (inst/sec) elapsed = 0:2:13:36 / Tue Jan 29 20:43:13 2019
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 4248723  inst.: 70020966 (ipc=20.9) sim_rate=8734 (inst/sec) elapsed = 0:2:13:37 / Tue Jan 29 20:43:14 2019
GPGPU-Sim uArch: cycles simulated: 4251223  inst.: 70072374 (ipc=20.9) sim_rate=8739 (inst/sec) elapsed = 0:2:13:38 / Tue Jan 29 20:43:15 2019
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(1,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 4253723  inst.: 70128590 (ipc=21.0) sim_rate=8745 (inst/sec) elapsed = 0:2:13:39 / Tue Jan 29 20:43:16 2019
GPGPU-Sim uArch: cycles simulated: 4255723  inst.: 70173902 (ipc=21.1) sim_rate=8749 (inst/sec) elapsed = 0:2:13:40 / Tue Jan 29 20:43:17 2019
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(1,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 4258223  inst.: 70225590 (ipc=21.0) sim_rate=8755 (inst/sec) elapsed = 0:2:13:41 / Tue Jan 29 20:43:18 2019
GPGPU-Sim uArch: cycles simulated: 4260723  inst.: 70279790 (ipc=21.1) sim_rate=8760 (inst/sec) elapsed = 0:2:13:42 / Tue Jan 29 20:43:19 2019
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(0,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 4263223  inst.: 70335094 (ipc=21.1) sim_rate=8766 (inst/sec) elapsed = 0:2:13:43 / Tue Jan 29 20:43:20 2019
GPGPU-Sim uArch: cycles simulated: 4265223  inst.: 70376958 (ipc=21.1) sim_rate=8770 (inst/sec) elapsed = 0:2:13:44 / Tue Jan 29 20:43:21 2019
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(0,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 4267723  inst.: 70430654 (ipc=21.1) sim_rate=8776 (inst/sec) elapsed = 0:2:13:45 / Tue Jan 29 20:43:22 2019
GPGPU-Sim uArch: cycles simulated: 4270223  inst.: 70483110 (ipc=21.1) sim_rate=8781 (inst/sec) elapsed = 0:2:13:46 / Tue Jan 29 20:43:23 2019
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(0,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 4272223  inst.: 70530158 (ipc=21.2) sim_rate=8786 (inst/sec) elapsed = 0:2:13:47 / Tue Jan 29 20:43:24 2019
GPGPU-Sim uArch: cycles simulated: 4274723  inst.: 70583406 (ipc=21.2) sim_rate=8792 (inst/sec) elapsed = 0:2:13:48 / Tue Jan 29 20:43:25 2019
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(1,0,0) tid=(301,0,0)
GPGPU-Sim uArch: cycles simulated: 4277223  inst.: 70638422 (ipc=21.2) sim_rate=8797 (inst/sec) elapsed = 0:2:13:49 / Tue Jan 29 20:43:26 2019
GPGPU-Sim uArch: cycles simulated: 4279723  inst.: 70694262 (ipc=21.3) sim_rate=8803 (inst/sec) elapsed = 0:2:13:50 / Tue Jan 29 20:43:27 2019
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(1,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 4282223  inst.: 70745230 (ipc=21.2) sim_rate=8809 (inst/sec) elapsed = 0:2:13:51 / Tue Jan 29 20:43:28 2019
GPGPU-Sim uArch: cycles simulated: 4284223  inst.: 70787294 (ipc=21.2) sim_rate=8813 (inst/sec) elapsed = 0:2:13:52 / Tue Jan 29 20:43:29 2019
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(0,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 4286723  inst.: 70844870 (ipc=21.3) sim_rate=8819 (inst/sec) elapsed = 0:2:13:53 / Tue Jan 29 20:43:30 2019
GPGPU-Sim uArch: cycles simulated: 4289223  inst.: 70898814 (ipc=21.3) sim_rate=8824 (inst/sec) elapsed = 0:2:13:54 / Tue Jan 29 20:43:31 2019
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(1,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 4291223  inst.: 70944718 (ipc=21.3) sim_rate=8829 (inst/sec) elapsed = 0:2:13:55 / Tue Jan 29 20:43:32 2019
GPGPU-Sim uArch: cycles simulated: 4293723  inst.: 70994158 (ipc=21.3) sim_rate=8834 (inst/sec) elapsed = 0:2:13:56 / Tue Jan 29 20:43:33 2019
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(1,0,0) tid=(357,0,0)
GPGPU-Sim uArch: cycles simulated: 4295723  inst.: 71038206 (ipc=21.3) sim_rate=8838 (inst/sec) elapsed = 0:2:13:57 / Tue Jan 29 20:43:34 2019
GPGPU-Sim uArch: cycles simulated: 4298223  inst.: 71084166 (ipc=21.2) sim_rate=8843 (inst/sec) elapsed = 0:2:13:58 / Tue Jan 29 20:43:35 2019
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(0,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 4300723  inst.: 71130958 (ipc=21.2) sim_rate=8848 (inst/sec) elapsed = 0:2:13:59 / Tue Jan 29 20:43:36 2019
GPGPU-Sim uArch: cycles simulated: 4303223  inst.: 71181222 (ipc=21.1) sim_rate=8853 (inst/sec) elapsed = 0:2:14:00 / Tue Jan 29 20:43:37 2019
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(0,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 4305223  inst.: 71214470 (ipc=21.0) sim_rate=8856 (inst/sec) elapsed = 0:2:14:01 / Tue Jan 29 20:43:38 2019
GPGPU-Sim uArch: cycles simulated: 4307723  inst.: 71261470 (ipc=21.0) sim_rate=8861 (inst/sec) elapsed = 0:2:14:02 / Tue Jan 29 20:43:39 2019
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(1,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 4310223  inst.: 71307374 (ipc=20.9) sim_rate=8865 (inst/sec) elapsed = 0:2:14:03 / Tue Jan 29 20:43:40 2019
GPGPU-Sim uArch: cycles simulated: 4312723  inst.: 71347134 (ipc=20.8) sim_rate=8869 (inst/sec) elapsed = 0:2:14:04 / Tue Jan 29 20:43:41 2019
GPGPU-Sim uArch: cycles simulated: 4315223  inst.: 71381206 (ipc=20.7) sim_rate=8872 (inst/sec) elapsed = 0:2:14:05 / Tue Jan 29 20:43:42 2019
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(1,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 4317723  inst.: 71426182 (ipc=20.6) sim_rate=8877 (inst/sec) elapsed = 0:2:14:06 / Tue Jan 29 20:43:43 2019
GPGPU-Sim uArch: cycles simulated: 4320223  inst.: 71469742 (ipc=20.5) sim_rate=8881 (inst/sec) elapsed = 0:2:14:07 / Tue Jan 29 20:43:44 2019
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(0,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 4322223  inst.: 71497734 (ipc=20.4) sim_rate=8883 (inst/sec) elapsed = 0:2:14:08 / Tue Jan 29 20:43:45 2019
GPGPU-Sim uArch: cycles simulated: 4324723  inst.: 71537622 (ipc=20.3) sim_rate=8887 (inst/sec) elapsed = 0:2:14:09 / Tue Jan 29 20:43:46 2019
GPGPU-Sim uArch: cycles simulated: 4327223  inst.: 71577302 (ipc=20.2) sim_rate=8891 (inst/sec) elapsed = 0:2:14:10 / Tue Jan 29 20:43:47 2019
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(1,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 4329723  inst.: 71616382 (ipc=20.1) sim_rate=8895 (inst/sec) elapsed = 0:2:14:11 / Tue Jan 29 20:43:48 2019
GPGPU-Sim uArch: cycles simulated: 4331723  inst.: 71644766 (ipc=20.1) sim_rate=8897 (inst/sec) elapsed = 0:2:14:12 / Tue Jan 29 20:43:49 2019
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(0,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 4334223  inst.: 71687782 (ipc=20.0) sim_rate=8901 (inst/sec) elapsed = 0:2:14:13 / Tue Jan 29 20:43:50 2019
GPGPU-Sim uArch: cycles simulated: 4336723  inst.: 71726150 (ipc=19.9) sim_rate=8905 (inst/sec) elapsed = 0:2:14:14 / Tue Jan 29 20:43:51 2019
GPGPU-Sim uArch: cycles simulated: 4339223  inst.: 71763382 (ipc=19.8) sim_rate=8909 (inst/sec) elapsed = 0:2:14:15 / Tue Jan 29 20:43:52 2019
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(1,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 4341723  inst.: 71803726 (ipc=19.8) sim_rate=8913 (inst/sec) elapsed = 0:2:14:16 / Tue Jan 29 20:43:53 2019
GPGPU-Sim uArch: cycles simulated: 4343723  inst.: 71836286 (ipc=19.7) sim_rate=8916 (inst/sec) elapsed = 0:2:14:17 / Tue Jan 29 20:43:54 2019
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(1,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 4346223  inst.: 71872102 (ipc=19.6) sim_rate=8919 (inst/sec) elapsed = 0:2:14:18 / Tue Jan 29 20:43:55 2019
GPGPU-Sim uArch: cycles simulated: 4348723  inst.: 71914694 (ipc=19.6) sim_rate=8923 (inst/sec) elapsed = 0:2:14:19 / Tue Jan 29 20:43:56 2019
GPGPU-Sim uArch: cycles simulated: 4351223  inst.: 71953246 (ipc=19.5) sim_rate=8927 (inst/sec) elapsed = 0:2:14:20 / Tue Jan 29 20:43:57 2019
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(1,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 4353723  inst.: 71985486 (ipc=19.4) sim_rate=8930 (inst/sec) elapsed = 0:2:14:21 / Tue Jan 29 20:43:58 2019
GPGPU-Sim uArch: cycles simulated: 4355723  inst.: 72022510 (ipc=19.4) sim_rate=8933 (inst/sec) elapsed = 0:2:14:22 / Tue Jan 29 20:43:59 2019
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(0,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 4358223  inst.: 72061110 (ipc=19.3) sim_rate=8937 (inst/sec) elapsed = 0:2:14:23 / Tue Jan 29 20:44:00 2019
GPGPU-Sim uArch: cycles simulated: 4360723  inst.: 72097038 (ipc=19.2) sim_rate=8940 (inst/sec) elapsed = 0:2:14:24 / Tue Jan 29 20:44:01 2019
GPGPU-Sim uArch: cycles simulated: 4363223  inst.: 72133150 (ipc=19.2) sim_rate=8943 (inst/sec) elapsed = 0:2:14:25 / Tue Jan 29 20:44:02 2019
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(1,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 4365723  inst.: 72175302 (ipc=19.1) sim_rate=8948 (inst/sec) elapsed = 0:2:14:26 / Tue Jan 29 20:44:03 2019
GPGPU-Sim uArch: cycles simulated: 4368223  inst.: 72212390 (ipc=19.1) sim_rate=8951 (inst/sec) elapsed = 0:2:14:27 / Tue Jan 29 20:44:04 2019
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4370223  inst.: 72244158 (ipc=19.0) sim_rate=8954 (inst/sec) elapsed = 0:2:14:28 / Tue Jan 29 20:44:05 2019
GPGPU-Sim uArch: cycles simulated: 4372723  inst.: 72285934 (ipc=19.0) sim_rate=8958 (inst/sec) elapsed = 0:2:14:29 / Tue Jan 29 20:44:06 2019
GPGPU-Sim uArch: cycles simulated: 4374723  inst.: 72311174 (ipc=18.9) sim_rate=8960 (inst/sec) elapsed = 0:2:14:30 / Tue Jan 29 20:44:07 2019
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(0,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 4377223  inst.: 72351686 (ipc=18.9) sim_rate=8964 (inst/sec) elapsed = 0:2:14:31 / Tue Jan 29 20:44:08 2019
GPGPU-Sim uArch: cycles simulated: 4379723  inst.: 72392654 (ipc=18.8) sim_rate=8968 (inst/sec) elapsed = 0:2:14:32 / Tue Jan 29 20:44:09 2019
GPGPU-Sim uArch: cycles simulated: 4381723  inst.: 72419630 (ipc=18.8) sim_rate=8970 (inst/sec) elapsed = 0:2:14:33 / Tue Jan 29 20:44:10 2019
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(0,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 4384223  inst.: 72457950 (ipc=18.7) sim_rate=8974 (inst/sec) elapsed = 0:2:14:34 / Tue Jan 29 20:44:11 2019
GPGPU-Sim uArch: cycles simulated: 4386723  inst.: 72495126 (ipc=18.7) sim_rate=8977 (inst/sec) elapsed = 0:2:14:35 / Tue Jan 29 20:44:12 2019
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(0,0,0) tid=(341,0,0)
GPGPU-Sim uArch: cycles simulated: 4389223  inst.: 72539430 (ipc=18.7) sim_rate=8982 (inst/sec) elapsed = 0:2:14:36 / Tue Jan 29 20:44:13 2019
GPGPU-Sim uArch: cycles simulated: 4391223  inst.: 72566686 (ipc=18.6) sim_rate=8984 (inst/sec) elapsed = 0:2:14:37 / Tue Jan 29 20:44:14 2019
GPGPU-Sim uArch: cycles simulated: 4393723  inst.: 72607790 (ipc=18.6) sim_rate=8988 (inst/sec) elapsed = 0:2:14:38 / Tue Jan 29 20:44:15 2019
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(0,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 4396223  inst.: 72644294 (ipc=18.5) sim_rate=8991 (inst/sec) elapsed = 0:2:14:39 / Tue Jan 29 20:44:16 2019
GPGPU-Sim uArch: cycles simulated: 4398723  inst.: 72684294 (ipc=18.5) sim_rate=8995 (inst/sec) elapsed = 0:2:14:40 / Tue Jan 29 20:44:17 2019
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(0,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 4400723  inst.: 72711030 (ipc=18.5) sim_rate=8997 (inst/sec) elapsed = 0:2:14:41 / Tue Jan 29 20:44:18 2019
GPGPU-Sim uArch: cycles simulated: 4403223  inst.: 72750774 (ipc=18.4) sim_rate=9001 (inst/sec) elapsed = 0:2:14:42 / Tue Jan 29 20:44:19 2019
GPGPU-Sim uArch: cycles simulated: 4405723  inst.: 72788214 (ipc=18.4) sim_rate=9005 (inst/sec) elapsed = 0:2:14:43 / Tue Jan 29 20:44:20 2019
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(1,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 4408223  inst.: 72824566 (ipc=18.3) sim_rate=9008 (inst/sec) elapsed = 0:2:14:44 / Tue Jan 29 20:44:21 2019
GPGPU-Sim uArch: cycles simulated: 4410223  inst.: 72857438 (ipc=18.3) sim_rate=9011 (inst/sec) elapsed = 0:2:14:45 / Tue Jan 29 20:44:22 2019
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 4412723  inst.: 72892894 (ipc=18.3) sim_rate=9014 (inst/sec) elapsed = 0:2:14:46 / Tue Jan 29 20:44:23 2019
GPGPU-Sim uArch: cycles simulated: 4415223  inst.: 72932430 (ipc=18.2) sim_rate=9018 (inst/sec) elapsed = 0:2:14:47 / Tue Jan 29 20:44:24 2019
GPGPU-Sim uArch: cycles simulated: 4417223  inst.: 72961094 (ipc=18.2) sim_rate=9020 (inst/sec) elapsed = 0:2:14:48 / Tue Jan 29 20:44:25 2019
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(1,0,0) tid=(285,0,0)
GPGPU-Sim uArch: cycles simulated: 4419723  inst.: 72999790 (ipc=18.2) sim_rate=9024 (inst/sec) elapsed = 0:2:14:49 / Tue Jan 29 20:44:26 2019
GPGPU-Sim uArch: cycles simulated: 4422223  inst.: 73032022 (ipc=18.1) sim_rate=9027 (inst/sec) elapsed = 0:2:14:50 / Tue Jan 29 20:44:27 2019
GPGPU-Sim uArch: cycles simulated: 4424223  inst.: 73069710 (ipc=18.1) sim_rate=9030 (inst/sec) elapsed = 0:2:14:51 / Tue Jan 29 20:44:28 2019
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(1,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 4426723  inst.: 73105438 (ipc=18.1) sim_rate=9034 (inst/sec) elapsed = 0:2:14:52 / Tue Jan 29 20:44:29 2019
GPGPU-Sim uArch: cycles simulated: 4429223  inst.: 73145750 (ipc=18.0) sim_rate=9038 (inst/sec) elapsed = 0:2:14:53 / Tue Jan 29 20:44:30 2019
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(1,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 4431223  inst.: 73179342 (ipc=18.0) sim_rate=9041 (inst/sec) elapsed = 0:2:14:54 / Tue Jan 29 20:44:31 2019
GPGPU-Sim uArch: cycles simulated: 4433723  inst.: 73218182 (ipc=18.0) sim_rate=9044 (inst/sec) elapsed = 0:2:14:55 / Tue Jan 29 20:44:32 2019
GPGPU-Sim uArch: cycles simulated: 4436223  inst.: 73257542 (ipc=18.0) sim_rate=9048 (inst/sec) elapsed = 0:2:14:56 / Tue Jan 29 20:44:33 2019
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(0,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 4438723  inst.: 73294862 (ipc=18.0) sim_rate=9052 (inst/sec) elapsed = 0:2:14:57 / Tue Jan 29 20:44:34 2019
GPGPU-Sim uArch: cycles simulated: 4440723  inst.: 73324142 (ipc=17.9) sim_rate=9054 (inst/sec) elapsed = 0:2:14:58 / Tue Jan 29 20:44:35 2019
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(0,0,0) tid=(461,0,0)
GPGPU-Sim uArch: cycles simulated: 4443223  inst.: 73366934 (ipc=17.9) sim_rate=9058 (inst/sec) elapsed = 0:2:14:59 / Tue Jan 29 20:44:36 2019
GPGPU-Sim uArch: cycles simulated: 4445723  inst.: 73400662 (ipc=17.9) sim_rate=9061 (inst/sec) elapsed = 0:2:15:00 / Tue Jan 29 20:44:37 2019
GPGPU-Sim uArch: cycles simulated: 4448223  inst.: 73438078 (ipc=17.8) sim_rate=9065 (inst/sec) elapsed = 0:2:15:01 / Tue Jan 29 20:44:38 2019
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(0,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 4450723  inst.: 73473598 (ipc=17.8) sim_rate=9068 (inst/sec) elapsed = 0:2:15:02 / Tue Jan 29 20:44:39 2019
GPGPU-Sim uArch: cycles simulated: 4452723  inst.: 73501958 (ipc=17.8) sim_rate=9070 (inst/sec) elapsed = 0:2:15:03 / Tue Jan 29 20:44:40 2019
GPGPU-Sim uArch: cycles simulated: 4455223  inst.: 73537262 (ipc=17.7) sim_rate=9074 (inst/sec) elapsed = 0:2:15:04 / Tue Jan 29 20:44:41 2019
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(0,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 4457723  inst.: 73577790 (ipc=17.7) sim_rate=9078 (inst/sec) elapsed = 0:2:15:05 / Tue Jan 29 20:44:42 2019
GPGPU-Sim uArch: cycles simulated: 4460223  inst.: 73615038 (ipc=17.7) sim_rate=9081 (inst/sec) elapsed = 0:2:15:06 / Tue Jan 29 20:44:43 2019
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(0,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 4462223  inst.: 73650430 (ipc=17.7) sim_rate=9084 (inst/sec) elapsed = 0:2:15:07 / Tue Jan 29 20:44:44 2019
GPGPU-Sim uArch: cycles simulated: 4464723  inst.: 73685886 (ipc=17.7) sim_rate=9088 (inst/sec) elapsed = 0:2:15:08 / Tue Jan 29 20:44:45 2019
GPGPU-Sim uArch: cycles simulated: 4467223  inst.: 73719062 (ipc=17.6) sim_rate=9091 (inst/sec) elapsed = 0:2:15:09 / Tue Jan 29 20:44:46 2019
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(0,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 4469723  inst.: 73752478 (ipc=17.6) sim_rate=9094 (inst/sec) elapsed = 0:2:15:10 / Tue Jan 29 20:44:47 2019
GPGPU-Sim uArch: cycles simulated: 4472223  inst.: 73791446 (ipc=17.6) sim_rate=9097 (inst/sec) elapsed = 0:2:15:11 / Tue Jan 29 20:44:48 2019
GPGPU-Sim uArch: cycles simulated: 4474223  inst.: 73817190 (ipc=17.5) sim_rate=9099 (inst/sec) elapsed = 0:2:15:12 / Tue Jan 29 20:44:49 2019
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(1,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 4476723  inst.: 73853278 (ipc=17.5) sim_rate=9103 (inst/sec) elapsed = 0:2:15:13 / Tue Jan 29 20:44:50 2019
GPGPU-Sim uArch: cycles simulated: 4479223  inst.: 73891014 (ipc=17.5) sim_rate=9106 (inst/sec) elapsed = 0:2:15:14 / Tue Jan 29 20:44:51 2019
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(0,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 4481223  inst.: 73921710 (ipc=17.5) sim_rate=9109 (inst/sec) elapsed = 0:2:15:15 / Tue Jan 29 20:44:52 2019
GPGPU-Sim uArch: cycles simulated: 4483723  inst.: 73959766 (ipc=17.4) sim_rate=9112 (inst/sec) elapsed = 0:2:15:16 / Tue Jan 29 20:44:53 2019
GPGPU-Sim uArch: cycles simulated: 4486223  inst.: 73993758 (ipc=17.4) sim_rate=9115 (inst/sec) elapsed = 0:2:15:17 / Tue Jan 29 20:44:54 2019
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(0,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 4488723  inst.: 74031886 (ipc=17.4) sim_rate=9119 (inst/sec) elapsed = 0:2:15:18 / Tue Jan 29 20:44:55 2019
GPGPU-Sim uArch: cycles simulated: 4490723  inst.: 74063766 (ipc=17.4) sim_rate=9122 (inst/sec) elapsed = 0:2:15:19 / Tue Jan 29 20:44:56 2019
GPGPU-Sim uArch: cycles simulated: 4492723  inst.: 74091502 (ipc=17.4) sim_rate=9124 (inst/sec) elapsed = 0:2:15:20 / Tue Jan 29 20:44:57 2019
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(1,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 4495223  inst.: 74126262 (ipc=17.3) sim_rate=9127 (inst/sec) elapsed = 0:2:15:21 / Tue Jan 29 20:44:58 2019
GPGPU-Sim uArch: cycles simulated: 4497223  inst.: 74153790 (ipc=17.3) sim_rate=9129 (inst/sec) elapsed = 0:2:15:22 / Tue Jan 29 20:44:59 2019
GPGPU-Sim uArch: cycles simulated: 4499723  inst.: 74187870 (ipc=17.3) sim_rate=9133 (inst/sec) elapsed = 0:2:15:23 / Tue Jan 29 20:45:00 2019
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(1,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 4502223  inst.: 74222646 (ipc=17.2) sim_rate=9136 (inst/sec) elapsed = 0:2:15:24 / Tue Jan 29 20:45:01 2019
GPGPU-Sim uArch: cycles simulated: 4504723  inst.: 74253014 (ipc=17.2) sim_rate=9138 (inst/sec) elapsed = 0:2:15:25 / Tue Jan 29 20:45:02 2019
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(1,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 4507223  inst.: 74285598 (ipc=17.2) sim_rate=9141 (inst/sec) elapsed = 0:2:15:26 / Tue Jan 29 20:45:03 2019
GPGPU-Sim uArch: cycles simulated: 4508723  inst.: 74306102 (ipc=17.2) sim_rate=9143 (inst/sec) elapsed = 0:2:15:27 / Tue Jan 29 20:45:04 2019
GPGPU-Sim uArch: cycles simulated: 4510223  inst.: 74325614 (ipc=17.1) sim_rate=9144 (inst/sec) elapsed = 0:2:15:28 / Tue Jan 29 20:45:05 2019
GPGPU-Sim uArch: cycles simulated: 4512223  inst.: 74350694 (ipc=17.1) sim_rate=9146 (inst/sec) elapsed = 0:2:15:29 / Tue Jan 29 20:45:06 2019
GPGPU-Sim uArch: cycles simulated: 4513723  inst.: 74368126 (ipc=17.1) sim_rate=9147 (inst/sec) elapsed = 0:2:15:30 / Tue Jan 29 20:45:07 2019
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(1,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 4515723  inst.: 74392478 (ipc=17.0) sim_rate=9149 (inst/sec) elapsed = 0:2:15:31 / Tue Jan 29 20:45:08 2019
GPGPU-Sim uArch: cycles simulated: 4517223  inst.: 74413838 (ipc=17.0) sim_rate=9150 (inst/sec) elapsed = 0:2:15:32 / Tue Jan 29 20:45:09 2019
GPGPU-Sim uArch: cycles simulated: 4518723  inst.: 74433542 (ipc=17.0) sim_rate=9152 (inst/sec) elapsed = 0:2:15:33 / Tue Jan 29 20:45:10 2019
GPGPU-Sim uArch: cycles simulated: 4520723  inst.: 74457118 (ipc=17.0) sim_rate=9153 (inst/sec) elapsed = 0:2:15:34 / Tue Jan 29 20:45:11 2019
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(0,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 4522223  inst.: 74473958 (ipc=17.0) sim_rate=9154 (inst/sec) elapsed = 0:2:15:35 / Tue Jan 29 20:45:12 2019
GPGPU-Sim uArch: cycles simulated: 4524223  inst.: 74499622 (ipc=16.9) sim_rate=9156 (inst/sec) elapsed = 0:2:15:36 / Tue Jan 29 20:45:13 2019
GPGPU-Sim uArch: cycles simulated: 4526223  inst.: 74523150 (ipc=16.9) sim_rate=9158 (inst/sec) elapsed = 0:2:15:37 / Tue Jan 29 20:45:14 2019
GPGPU-Sim uArch: cycles simulated: 4528723  inst.: 74552710 (ipc=16.9) sim_rate=9161 (inst/sec) elapsed = 0:2:15:38 / Tue Jan 29 20:45:15 2019
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(1,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 4531223  inst.: 74580998 (ipc=16.8) sim_rate=9163 (inst/sec) elapsed = 0:2:15:39 / Tue Jan 29 20:45:16 2019
GPGPU-Sim uArch: cycles simulated: 4533723  inst.: 74608790 (ipc=16.8) sim_rate=9165 (inst/sec) elapsed = 0:2:15:40 / Tue Jan 29 20:45:17 2019
GPGPU-Sim uArch: cycles simulated: 4536723  inst.: 74642590 (ipc=16.7) sim_rate=9168 (inst/sec) elapsed = 0:2:15:41 / Tue Jan 29 20:45:18 2019
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(1,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 4539223  inst.: 74668590 (ipc=16.7) sim_rate=9170 (inst/sec) elapsed = 0:2:15:42 / Tue Jan 29 20:45:19 2019
GPGPU-Sim uArch: cycles simulated: 4542223  inst.: 74697318 (ipc=16.6) sim_rate=9173 (inst/sec) elapsed = 0:2:15:43 / Tue Jan 29 20:45:20 2019
GPGPU-Sim uArch: cycles simulated: 4544723  inst.: 74719486 (ipc=16.6) sim_rate=9174 (inst/sec) elapsed = 0:2:15:44 / Tue Jan 29 20:45:21 2019
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(1,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 4547723  inst.: 74748638 (ipc=16.5) sim_rate=9177 (inst/sec) elapsed = 0:2:15:45 / Tue Jan 29 20:45:22 2019
GPGPU-Sim uArch: cycles simulated: 4550723  inst.: 74773830 (ipc=16.4) sim_rate=9179 (inst/sec) elapsed = 0:2:15:46 / Tue Jan 29 20:45:23 2019
GPGPU-Sim uArch: cycles simulated: 4553723  inst.: 74797318 (ipc=16.4) sim_rate=9180 (inst/sec) elapsed = 0:2:15:47 / Tue Jan 29 20:45:24 2019
GPGPU-Sim uArch: cycles simulated: 4556723  inst.: 74816558 (ipc=16.3) sim_rate=9182 (inst/sec) elapsed = 0:2:15:48 / Tue Jan 29 20:45:25 2019
GPGPU-Sim uArch: cycles simulated: 4559723  inst.: 74833838 (ipc=16.2) sim_rate=9183 (inst/sec) elapsed = 0:2:15:49 / Tue Jan 29 20:45:26 2019
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(0,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 4562723  inst.: 74846542 (ipc=16.1) sim_rate=9183 (inst/sec) elapsed = 0:2:15:50 / Tue Jan 29 20:45:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (362442,4202723), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 25 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 4565223  inst.: 74893862 (ipc=16.1) sim_rate=9188 (inst/sec) elapsed = 0:2:15:51 / Tue Jan 29 20:45:28 2019
GPGPU-Sim uArch: cycles simulated: 4569223  inst.: 74902790 (ipc=15.9) sim_rate=9188 (inst/sec) elapsed = 0:2:15:52 / Tue Jan 29 20:45:29 2019
GPGPU-Sim uArch: cycles simulated: 4572723  inst.: 74909350 (ipc=15.8) sim_rate=9187 (inst/sec) elapsed = 0:2:15:53 / Tue Jan 29 20:45:30 2019
GPGPU-Sim uArch: cycles simulated: 4576723  inst.: 74916742 (ipc=15.7) sim_rate=9187 (inst/sec) elapsed = 0:2:15:54 / Tue Jan 29 20:45:31 2019
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(0,0,0) tid=(261,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (377276,4202723), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 25 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 4.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 377277
gpu_sim_insn = 5901542
gpu_ipc =      15.6425
gpu_tot_sim_cycle = 4580000
gpu_tot_sim_insn = 74959078
gpu_tot_ipc =      16.3666
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2094616
gpu_total_sim_rate=9191

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1589501
	L1I_total_cache_misses = 3895
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 128364, Miss = 70144, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209638
	L1D_cache_core[2]: Access = 203703, Miss = 136127, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405878
	L1D_cache_core[3]: Access = 190778, Miss = 135619, Miss_rate = 0.711, Pending_hits = 864, Reservation_fails = 404368
	L1D_cache_core[4]: Access = 154334, Miss = 135716, Miss_rate = 0.879, Pending_hits = 504, Reservation_fails = 401660
	L1D_cache_core[5]: Access = 78537, Miss = 67552, Miss_rate = 0.860, Pending_hits = 247, Reservation_fails = 199144
	L1D_cache_core[6]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 49452, Miss = 476, Miss_rate = 0.010, Pending_hits = 534, Reservation_fails = 4081
	L1D_cache_core[9]: Access = 128269, Miss = 69556, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205893
	L1D_cache_core[10]: Access = 190775, Miss = 136233, Miss_rate = 0.714, Pending_hits = 871, Reservation_fails = 406990
	L1D_cache_core[11]: Access = 154334, Miss = 135556, Miss_rate = 0.878, Pending_hits = 526, Reservation_fails = 398893
	L1D_cache_core[12]: Access = 75437, Miss = 66617, Miss_rate = 0.883, Pending_hits = 251, Reservation_fails = 196057
	L1D_cache_core[13]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1395722
	L1D_total_cache_misses = 960143
	L1D_total_cache_miss_rate = 0.6879
	L1D_total_cache_pending_hits = 6674
	L1D_total_cache_reservation_fails = 2834481
	L1D_cache_data_port_util = 0.058
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 254346
	L1C_total_cache_misses = 704
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 473385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2105172
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253642
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 486310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 729293
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 448
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1585606
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3895
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 83491136
gpgpu_n_tot_w_icount = 2609098
gpgpu_n_stall_shd_mem = 3899235
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 448
gpgpu_n_mem_read_global = 473385
gpgpu_n_mem_write_global = 494079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 24
gpgpu_n_load_insn  = 8989060
gpgpu_n_store_insn = 590032
gpgpu_n_shmem_insn = 47668
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7609066
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1071
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3895911
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5551989	W0_Idle:1805979	W0_Scoreboard:4900538	W1:86603	W2:2223	W3:2202	W4:2384	W5:2196	W6:2128	W7:2128	W8:110234	W9:2046	W10:2046	W11:2046	W12:2104	W13:2191	W14:2934	W15:4882	W16:6987	W17:4807	W18:2898	W19:2191	W20:2104	W21:2046	W22:2046	W23:2046	W24:2052	W25:2046	W26:2046	W27:2046	W28:2046	W29:2046	W30:2046	W31:2052	W32:2339246
traffic_breakdown_coretomem[CONST_ACC_R] = 192 {8:24,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3787080 {8:473385,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20241656 {40:489046,72:73,136:4960,}
traffic_breakdown_coretomem[INST_ACC_R] = 4648 {8:581,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 59584 {40:14,136:434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1728 {72:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64380360 {136:473385,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3952632 {8:494079,}
traffic_breakdown_memtocore[INST_ACC_R] = 79016 {136:581,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3584 {8:448,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 4579999 
mrq_lat_table:3258 	84 	346 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848146 	119245 	545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	393330 	70959 	503427 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37269 	76486 	158141 	171261 	30183 	69 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	69589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8204 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149 GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
   248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.000000 17.666666 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 13.250000 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 13.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.857142 13.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 26.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 17.833334 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5862/196 = 29.908163
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        56        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        56        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        56        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        56        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        54        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        55        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3039
min_bank_accesses = 0!
chip skew: 509/503 = 1.01
number of total write accesses:
dram[0]:        50        50        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        50        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        52        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        52        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        52        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        52        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2823
min_bank_accesses = 0!
chip skew: 475/467 = 1.02
average mf latency per bank:
dram[0]:      26670     26661     35525     34656     33108     35002     25993     25983     44350     38488      4279      4484    none      none       43081     46421
dram[1]:      27229     26786     35857     35027     36413     38578     26001     26820     40615     39413      4260      4510    none      none       44334     43799
dram[2]:      27005     25867     34950     36664     33979     33640     25896     25682     39690     38877      4447      4320    none      none       42893     42415
dram[3]:      27284     26582     35289     37829     36989     36704     26949     26262     42636     38996      4542      4329    none      none       43758     44483
dram[4]:      27498     27119     34028     37620     34117     35780     25739     26290     38936     42465      4473      2458    none      none       42208     44003
dram[5]:      29900     27030     37168     39093     39532     38785     28305     27223     45310     40833      4520    none      none      none       55359     44370
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       547       641       534       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       519       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4580000 n_nop=4578362 n_act=34 n_pre=20 n_req=976 n_rd=1018 n_write=566 bw_util=0.0006917
n_activity=10428 dram_eff=0.3038
bk0: 110a 4578252i bk1: 112a 4578270i bk2: 76a 4578736i bk3: 76a 4578670i bk4: 84a 4578343i bk5: 84a 4578241i bk6: 128a 4578085i bk7: 128a 4577972i bk8: 66a 4578685i bk9: 64a 4578836i bk10: 4a 4579972i bk11: 4a 4579964i bk12: 0a 4580001i bk13: 0a 4580004i bk14: 40a 4579459i bk15: 42a 4579307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00563799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4580000 n_nop=4578373 n_act=33 n_pre=19 n_req=975 n_rd=1012 n_write=563 bw_util=0.0006878
n_activity=10258 dram_eff=0.3071
bk0: 108a 4578239i bk1: 112a 4578216i bk2: 76a 4578547i bk3: 76a 4578624i bk4: 84a 4578318i bk5: 84a 4578274i bk6: 128a 4578095i bk7: 124a 4577862i bk8: 64a 4578612i bk9: 64a 4578723i bk10: 4a 4579973i bk11: 4a 4579970i bk12: 0a 4579996i bk13: 0a 4580003i bk14: 40a 4579359i bk15: 44a 4579204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00580611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4580000 n_nop=4578354 n_act=34 n_pre=20 n_req=981 n_rd=1018 n_write=574 bw_util=0.0006952
n_activity=10541 dram_eff=0.3021
bk0: 108a 4578442i bk1: 112a 4578213i bk2: 76a 4578742i bk3: 72a 4578570i bk4: 84a 4578275i bk5: 88a 4578239i bk6: 128a 4578109i bk7: 128a 4577958i bk8: 64a 4578825i bk9: 66a 4578889i bk10: 4a 4579965i bk11: 4a 4579975i bk12: 0a 4579999i bk13: 0a 4580002i bk14: 40a 4579464i bk15: 44a 4579290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00497533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4580000 n_nop=4578366 n_act=36 n_pre=22 n_req=976 n_rd=1012 n_write=564 bw_util=0.0006882
n_activity=10399 dram_eff=0.3031
bk0: 108a 4578202i bk1: 112a 4578262i bk2: 76a 4578648i bk3: 72a 4578617i bk4: 82a 4578242i bk5: 88a 4578206i bk6: 124a 4578011i bk7: 128a 4577924i bk8: 66a 4578733i bk9: 64a 4578884i bk10: 4a 4579967i bk11: 4a 4579972i bk12: 0a 4579996i bk13: 0a 4580000i bk14: 40a 4579404i bk15: 44a 4579267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00565502
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4580000 n_nop=4578367 n_act=29 n_pre=15 n_req=981 n_rd=1012 n_write=577 bw_util=0.0006939
n_activity=10189 dram_eff=0.3119
bk0: 104a 4578379i bk1: 108a 4578327i bk2: 76a 4578755i bk3: 72a 4578613i bk4: 84a 4578209i bk5: 88a 4578179i bk6: 128a 4577973i bk7: 128a 4577970i bk8: 64a 4578760i bk9: 66a 4578739i bk10: 4a 4579954i bk11: 2a 4579971i bk12: 0a 4579998i bk13: 0a 4580002i bk14: 44a 4579330i bk15: 44a 4579166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00587511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4580000 n_nop=4578383 n_act=31 n_pre=18 n_req=973 n_rd=1006 n_write=562 bw_util=0.0006847
n_activity=10430 dram_eff=0.3007
bk0: 106a 4578285i bk1: 110a 4578266i bk2: 76a 4578568i bk3: 72a 4578747i bk4: 84a 4578485i bk5: 86a 4578317i bk6: 128a 4578072i bk7: 124a 4578145i bk8: 64a 4578763i bk9: 64a 4578951i bk10: 4a 4579965i bk11: 0a 4579995i bk12: 0a 4579998i bk13: 0a 4580001i bk14: 44a 4579354i bk15: 44a 4579348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00526376

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80509, Miss = 254, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 80189, Miss = 255, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 80033, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 81390, Miss = 254, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 79025, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 80111, Miss = 257, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 80656, Miss = 250, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 80840, Miss = 256, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 79946, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 81610, Miss = 254, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 82958, Miss = 253, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 81250, Miss = 250, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 968517
L2_total_cache_misses = 3039
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 473151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 506
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2864429
icnt_total_pkts_simt_to_mem=1479299
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.6359
	minimum = 6
	maximum = 360
Network latency average = 22.6044
	minimum = 6
	maximum = 255
Slowest packet = 1756140
Flit latency average = 28.6615
	minimum = 6
	maximum = 251
Slowest flit = 4028263
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0267242
	minimum = 0 (at node 0)
	maximum = 0.184403 (at node 4)
Accepted packet rate average = 0.0267242
	minimum = 0 (at node 0)
	maximum = 0.184403 (at node 4)
Injected flit rate average = 0.0598484
	minimum = 0 (at node 0)
	maximum = 0.281099 (at node 4)
Accepted flit rate average= 0.0598484
	minimum = 0 (at node 0)
	maximum = 0.544393 (at node 4)
Injected packet length average = 2.23948
Accepted packet length average = 2.23948
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7949 (25 samples)
	minimum = 6 (25 samples)
	maximum = 156.52 (25 samples)
Network latency average = 12.8338 (25 samples)
	minimum = 6 (25 samples)
	maximum = 127.08 (25 samples)
Flit latency average = 13.6524 (25 samples)
	minimum = 6 (25 samples)
	maximum = 123.64 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.00774838 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0550031 (25 samples)
Accepted packet rate average = 0.00774838 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0550031 (25 samples)
Injected flit rate average = 0.0174453 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0856554 (25 samples)
Accepted flit rate average = 0.0174453 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.16382 (25 samples)
Injected packet size average = 2.25148 (25 samples)
Accepted packet size average = 2.25148 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 55 sec (8155 sec)
gpgpu_simulation_rate = 9191 (inst/sec)
gpgpu_simulation_rate = 561 (cycle/sec)
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,4580000)
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,4580000)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (110,4580000), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 26 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 4580500  inst.: 74968265 (ipc=18.4) sim_rate=9192 (inst/sec) elapsed = 0:2:15:55 / Tue Jan 29 20:45:32 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1089,4580000), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 6.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 26 
gpu_sim_cycle = 1090
gpu_sim_insn = 9243
gpu_ipc =       8.4798
gpu_tot_sim_cycle = 4581090
gpu_tot_sim_insn = 74968321
gpu_tot_ipc =      16.3647
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2094616
gpu_total_sim_rate=9192

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1589680
	L1I_total_cache_misses = 3897
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 128364, Miss = 70144, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209638
	L1D_cache_core[2]: Access = 203703, Miss = 136127, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405878
	L1D_cache_core[3]: Access = 190778, Miss = 135619, Miss_rate = 0.711, Pending_hits = 864, Reservation_fails = 404368
	L1D_cache_core[4]: Access = 154334, Miss = 135716, Miss_rate = 0.879, Pending_hits = 504, Reservation_fails = 401660
	L1D_cache_core[5]: Access = 78537, Miss = 67552, Miss_rate = 0.860, Pending_hits = 247, Reservation_fails = 199144
	L1D_cache_core[6]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 49452, Miss = 476, Miss_rate = 0.010, Pending_hits = 534, Reservation_fails = 4081
	L1D_cache_core[9]: Access = 128269, Miss = 69556, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205893
	L1D_cache_core[10]: Access = 190775, Miss = 136233, Miss_rate = 0.714, Pending_hits = 871, Reservation_fails = 406990
	L1D_cache_core[11]: Access = 154334, Miss = 135556, Miss_rate = 0.878, Pending_hits = 526, Reservation_fails = 398893
	L1D_cache_core[12]: Access = 75437, Miss = 66617, Miss_rate = 0.883, Pending_hits = 251, Reservation_fails = 196057
	L1D_cache_core[13]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1395725
	L1D_total_cache_misses = 960144
	L1D_total_cache_miss_rate = 0.6879
	L1D_total_cache_pending_hits = 6674
	L1D_total_cache_reservation_fails = 2834481
	L1D_cache_data_port_util = 0.058
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 254379
	L1C_total_cache_misses = 704
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 473386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2105172
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253675
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 486310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 729293
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 448
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1585783
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3897
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 83502272
gpgpu_n_tot_w_icount = 2609446
gpgpu_n_stall_shd_mem = 3899235
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 448
gpgpu_n_mem_read_global = 473386
gpgpu_n_mem_write_global = 494080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 24
gpgpu_n_load_insn  = 8989062
gpgpu_n_store_insn = 590033
gpgpu_n_shmem_insn = 47668
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7610091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1071
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3895911
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5551993	W0_Idle:1807445	W0_Scoreboard:4901148	W1:86631	W2:2223	W3:2202	W4:2384	W5:2196	W6:2128	W7:2128	W8:110234	W9:2046	W10:2046	W11:2046	W12:2104	W13:2191	W14:2934	W15:4882	W16:6987	W17:4807	W18:2898	W19:2191	W20:2104	W21:2046	W22:2046	W23:2046	W24:2052	W25:2046	W26:2046	W27:2046	W28:2046	W29:2046	W30:2046	W31:2053	W32:2339565
traffic_breakdown_coretomem[CONST_ACC_R] = 192 {8:24,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3787088 {8:473386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20241696 {40:489047,72:73,136:4960,}
traffic_breakdown_coretomem[INST_ACC_R] = 4664 {8:583,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 59584 {40:14,136:434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1728 {72:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64380496 {136:473386,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3952640 {8:494080,}
traffic_breakdown_memtocore[INST_ACC_R] = 79288 {136:583,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3584 {8:448,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 4581089 
mrq_lat_table:3258 	84 	346 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848148 	119245 	545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	393334 	70959 	503427 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37270 	76486 	158141 	171261 	30183 	69 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	69590 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8206 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.000000 17.666666 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 13.250000 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 13.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.857142 13.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 26.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 17.833334 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5862/196 = 29.908163
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        56        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        56        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        56        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        56        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        54        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        55        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3039
min_bank_accesses = 0!
chip skew: 509/503 = 1.01
number of total write accesses:
dram[0]:        50        50        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        50        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        52        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        52        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        52        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        52        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2823
min_bank_accesses = 0!
chip skew: 475/467 = 1.02
average mf latency per bank:
dram[0]:      26670     26661     35525     34656     33108     35002     25993     25983     44350     38488      4279      4484    none      none       43081     46421
dram[1]:      27229     26786     35857     35027     36413     38578     26001     26820     40615     39413      4260      4510    none      none       44334     43799
dram[2]:      27005     25867     34950     36664     33979     33640     25896     25682     39690     38877      4447      4320    none      none       42893     42415
dram[3]:      27284     26582     35289     37829     36989     36704     26949     26262     42636     38996      4542      4329    none      none       43758     44483
dram[4]:      27498     27119     34028     37620     34117     35780     25739     26290     38936     42465      4473      2600    none      none       42208     44003
dram[5]:      29900     27030     37168     39093     39532     38785     28305     27223     45310     40833      4520    none      none      none       55359     44370
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       547       641       534       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       519       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581090 n_nop=4579452 n_act=34 n_pre=20 n_req=976 n_rd=1018 n_write=566 bw_util=0.0006915
n_activity=10428 dram_eff=0.3038
bk0: 110a 4579342i bk1: 112a 4579360i bk2: 76a 4579826i bk3: 76a 4579760i bk4: 84a 4579433i bk5: 84a 4579331i bk6: 128a 4579175i bk7: 128a 4579062i bk8: 66a 4579775i bk9: 64a 4579926i bk10: 4a 4581062i bk11: 4a 4581054i bk12: 0a 4581091i bk13: 0a 4581094i bk14: 40a 4580549i bk15: 42a 4580397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00563665
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581090 n_nop=4579463 n_act=33 n_pre=19 n_req=975 n_rd=1012 n_write=563 bw_util=0.0006876
n_activity=10258 dram_eff=0.3071
bk0: 108a 4579329i bk1: 112a 4579306i bk2: 76a 4579637i bk3: 76a 4579714i bk4: 84a 4579408i bk5: 84a 4579364i bk6: 128a 4579185i bk7: 124a 4578952i bk8: 64a 4579702i bk9: 64a 4579813i bk10: 4a 4581063i bk11: 4a 4581060i bk12: 0a 4581086i bk13: 0a 4581093i bk14: 40a 4580449i bk15: 44a 4580294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00580473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581090 n_nop=4579444 n_act=34 n_pre=20 n_req=981 n_rd=1018 n_write=574 bw_util=0.000695
n_activity=10541 dram_eff=0.3021
bk0: 108a 4579532i bk1: 112a 4579303i bk2: 76a 4579832i bk3: 72a 4579660i bk4: 84a 4579365i bk5: 88a 4579329i bk6: 128a 4579199i bk7: 128a 4579048i bk8: 64a 4579915i bk9: 66a 4579979i bk10: 4a 4581055i bk11: 4a 4581065i bk12: 0a 4581089i bk13: 0a 4581092i bk14: 40a 4580554i bk15: 44a 4580380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00497414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581090 n_nop=4579456 n_act=36 n_pre=22 n_req=976 n_rd=1012 n_write=564 bw_util=0.000688
n_activity=10399 dram_eff=0.3031
bk0: 108a 4579292i bk1: 112a 4579352i bk2: 76a 4579738i bk3: 72a 4579707i bk4: 82a 4579332i bk5: 88a 4579296i bk6: 124a 4579101i bk7: 128a 4579014i bk8: 66a 4579823i bk9: 64a 4579974i bk10: 4a 4581057i bk11: 4a 4581062i bk12: 0a 4581086i bk13: 0a 4581090i bk14: 40a 4580494i bk15: 44a 4580357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00565368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581090 n_nop=4579457 n_act=29 n_pre=15 n_req=981 n_rd=1012 n_write=577 bw_util=0.0006937
n_activity=10189 dram_eff=0.3119
bk0: 104a 4579469i bk1: 108a 4579417i bk2: 76a 4579845i bk3: 72a 4579703i bk4: 84a 4579299i bk5: 88a 4579269i bk6: 128a 4579063i bk7: 128a 4579060i bk8: 64a 4579850i bk9: 66a 4579829i bk10: 4a 4581044i bk11: 2a 4581061i bk12: 0a 4581088i bk13: 0a 4581092i bk14: 44a 4580420i bk15: 44a 4580256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00587371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581090 n_nop=4579473 n_act=31 n_pre=18 n_req=973 n_rd=1006 n_write=562 bw_util=0.0006846
n_activity=10430 dram_eff=0.3007
bk0: 106a 4579375i bk1: 110a 4579356i bk2: 76a 4579658i bk3: 72a 4579837i bk4: 84a 4579575i bk5: 86a 4579407i bk6: 128a 4579162i bk7: 124a 4579235i bk8: 64a 4579853i bk9: 64a 4580041i bk10: 4a 4581055i bk11: 0a 4581085i bk12: 0a 4581088i bk13: 0a 4581091i bk14: 44a 4580444i bk15: 44a 4580438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0052625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80509, Miss = 254, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 80189, Miss = 255, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 80033, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 81390, Miss = 254, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 79025, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 80111, Miss = 257, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 80656, Miss = 250, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 80840, Miss = 256, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 79946, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 81613, Miss = 254, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 82958, Miss = 253, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 81251, Miss = 250, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 968521
L2_total_cache_misses = 3039
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 473152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 508
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2864445
icnt_total_pkts_simt_to_mem=1479304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.625
	minimum = 6
	maximum = 10
Network latency average = 7.625
	minimum = 6
	maximum = 10
Slowest packet = 1937035
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 4343728
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 6)
Accepted packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 6)
Injected flit rate average = 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0100917 (at node 24)
Accepted flit rate average= 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0146789 (at node 6)
Injected packet length average = 2.625
Accepted packet length average = 2.625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5191 (26 samples)
	minimum = 6 (26 samples)
	maximum = 150.885 (26 samples)
Network latency average = 12.6335 (26 samples)
	minimum = 6 (26 samples)
	maximum = 122.577 (26 samples)
Flit latency average = 13.3581 (26 samples)
	minimum = 6 (26 samples)
	maximum = 119.115 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.00746082 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0530288 (26 samples)
Accepted packet rate average = 0.00746082 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0530288 (26 samples)
Injected flit rate average = 0.0168018 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0827491 (26 samples)
Accepted flit rate average = 0.0168018 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.158084 (26 samples)
Injected packet size average = 2.252 (26 samples)
Accepted packet size average = 2.252 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 55 sec (8155 sec)
gpgpu_simulation_rate = 9192 (inst/sec)
gpgpu_simulation_rate = 561 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,4581090)
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,4581090)
GPGPU-Sim uArch: cycles simulated: 4582590  inst.: 74994811 (ipc=17.7) sim_rate=9195 (inst/sec) elapsed = 0:2:15:56 / Tue Jan 29 20:45:33 2019
GPGPU-Sim uArch: cycles simulated: 4585590  inst.: 75003819 (ipc= 7.9) sim_rate=9195 (inst/sec) elapsed = 0:2:15:57 / Tue Jan 29 20:45:34 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5901,4581090), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 27 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 4589090  inst.: 75006676 (ipc= 4.8) sim_rate=9194 (inst/sec) elapsed = 0:2:15:58 / Tue Jan 29 20:45:35 2019
GPGPU-Sim uArch: cycles simulated: 4593090  inst.: 75006959 (ipc= 3.2) sim_rate=9193 (inst/sec) elapsed = 0:2:15:59 / Tue Jan 29 20:45:36 2019
GPGPU-Sim uArch: cycles simulated: 4597090  inst.: 75007250 (ipc= 2.4) sim_rate=9192 (inst/sec) elapsed = 0:2:16:00 / Tue Jan 29 20:45:37 2019
GPGPU-Sim uArch: cycles simulated: 4601090  inst.: 75007530 (ipc= 2.0) sim_rate=9190 (inst/sec) elapsed = 0:2:16:01 / Tue Jan 29 20:45:38 2019
GPGPU-Sim uArch: cycles simulated: 4605090  inst.: 75007810 (ipc= 1.6) sim_rate=9189 (inst/sec) elapsed = 0:2:16:02 / Tue Jan 29 20:45:39 2019
GPGPU-Sim uArch: cycles simulated: 4609090  inst.: 75008096 (ipc= 1.4) sim_rate=9188 (inst/sec) elapsed = 0:2:16:03 / Tue Jan 29 20:45:40 2019
GPGPU-Sim uArch: cycles simulated: 4613090  inst.: 75008384 (ipc= 1.3) sim_rate=9187 (inst/sec) elapsed = 0:2:16:04 / Tue Jan 29 20:45:41 2019
GPGPU-Sim uArch: cycles simulated: 4617090  inst.: 75008664 (ipc= 1.1) sim_rate=9186 (inst/sec) elapsed = 0:2:16:05 / Tue Jan 29 20:45:42 2019
GPGPU-Sim uArch: cycles simulated: 4621090  inst.: 75008944 (ipc= 1.0) sim_rate=9185 (inst/sec) elapsed = 0:2:16:06 / Tue Jan 29 20:45:43 2019
GPGPU-Sim uArch: cycles simulated: 4624590  inst.: 75009196 (ipc= 0.9) sim_rate=9184 (inst/sec) elapsed = 0:2:16:07 / Tue Jan 29 20:45:44 2019
GPGPU-Sim uArch: cycles simulated: 4628590  inst.: 75009476 (ipc= 0.9) sim_rate=9183 (inst/sec) elapsed = 0:2:16:08 / Tue Jan 29 20:45:45 2019
GPGPU-Sim uArch: cycles simulated: 4632590  inst.: 75009765 (ipc= 0.8) sim_rate=9182 (inst/sec) elapsed = 0:2:16:09 / Tue Jan 29 20:45:46 2019
GPGPU-Sim uArch: cycles simulated: 4636590  inst.: 75010050 (ipc= 0.8) sim_rate=9181 (inst/sec) elapsed = 0:2:16:10 / Tue Jan 29 20:45:47 2019
GPGPU-Sim uArch: cycles simulated: 4640590  inst.: 75010330 (ipc= 0.7) sim_rate=9180 (inst/sec) elapsed = 0:2:16:11 / Tue Jan 29 20:45:48 2019
GPGPU-Sim uArch: cycles simulated: 4644590  inst.: 75010610 (ipc= 0.7) sim_rate=9178 (inst/sec) elapsed = 0:2:16:12 / Tue Jan 29 20:45:49 2019
GPGPU-Sim uArch: cycles simulated: 4648590  inst.: 75010902 (ipc= 0.6) sim_rate=9177 (inst/sec) elapsed = 0:2:16:13 / Tue Jan 29 20:45:50 2019
GPGPU-Sim uArch: cycles simulated: 4652590  inst.: 75011184 (ipc= 0.6) sim_rate=9176 (inst/sec) elapsed = 0:2:16:14 / Tue Jan 29 20:45:51 2019
GPGPU-Sim uArch: cycles simulated: 4656590  inst.: 75011464 (ipc= 0.6) sim_rate=9175 (inst/sec) elapsed = 0:2:16:15 / Tue Jan 29 20:45:52 2019
GPGPU-Sim uArch: cycles simulated: 4660590  inst.: 75011746 (ipc= 0.5) sim_rate=9174 (inst/sec) elapsed = 0:2:16:16 / Tue Jan 29 20:45:53 2019
GPGPU-Sim uArch: cycles simulated: 4664090  inst.: 75011996 (ipc= 0.5) sim_rate=9173 (inst/sec) elapsed = 0:2:16:17 / Tue Jan 29 20:45:54 2019
GPGPU-Sim uArch: cycles simulated: 4668090  inst.: 75012278 (ipc= 0.5) sim_rate=9172 (inst/sec) elapsed = 0:2:16:18 / Tue Jan 29 20:45:55 2019
GPGPU-Sim uArch: cycles simulated: 4672090  inst.: 75012570 (ipc= 0.5) sim_rate=9171 (inst/sec) elapsed = 0:2:16:19 / Tue Jan 29 20:45:56 2019
GPGPU-Sim uArch: cycles simulated: 4676090  inst.: 75012850 (ipc= 0.5) sim_rate=9170 (inst/sec) elapsed = 0:2:16:20 / Tue Jan 29 20:45:57 2019
GPGPU-Sim uArch: cycles simulated: 4680090  inst.: 75013130 (ipc= 0.5) sim_rate=9169 (inst/sec) elapsed = 0:2:16:21 / Tue Jan 29 20:45:58 2019
GPGPU-Sim uArch: cycles simulated: 4683590  inst.: 75013382 (ipc= 0.4) sim_rate=9168 (inst/sec) elapsed = 0:2:16:22 / Tue Jan 29 20:45:59 2019
GPGPU-Sim uArch: cycles simulated: 4687590  inst.: 75013662 (ipc= 0.4) sim_rate=9167 (inst/sec) elapsed = 0:2:16:23 / Tue Jan 29 20:46:00 2019
GPGPU-Sim uArch: cycles simulated: 4691590  inst.: 75013947 (ipc= 0.4) sim_rate=9165 (inst/sec) elapsed = 0:2:16:24 / Tue Jan 29 20:46:01 2019
GPGPU-Sim uArch: cycles simulated: 4695590  inst.: 75014236 (ipc= 0.4) sim_rate=9164 (inst/sec) elapsed = 0:2:16:25 / Tue Jan 29 20:46:02 2019
GPGPU-Sim uArch: cycles simulated: 4699590  inst.: 75014516 (ipc= 0.4) sim_rate=9163 (inst/sec) elapsed = 0:2:16:26 / Tue Jan 29 20:46:03 2019
GPGPU-Sim uArch: cycles simulated: 4703590  inst.: 75014796 (ipc= 0.4) sim_rate=9162 (inst/sec) elapsed = 0:2:16:27 / Tue Jan 29 20:46:04 2019
GPGPU-Sim uArch: cycles simulated: 4707590  inst.: 75015084 (ipc= 0.4) sim_rate=9161 (inst/sec) elapsed = 0:2:16:28 / Tue Jan 29 20:46:05 2019
GPGPU-Sim uArch: cycles simulated: 4711590  inst.: 75015370 (ipc= 0.4) sim_rate=9160 (inst/sec) elapsed = 0:2:16:29 / Tue Jan 29 20:46:06 2019
GPGPU-Sim uArch: cycles simulated: 4715590  inst.: 75015650 (ipc= 0.4) sim_rate=9159 (inst/sec) elapsed = 0:2:16:30 / Tue Jan 29 20:46:07 2019
GPGPU-Sim uArch: cycles simulated: 4719090  inst.: 75015902 (ipc= 0.3) sim_rate=9158 (inst/sec) elapsed = 0:2:16:31 / Tue Jan 29 20:46:08 2019
GPGPU-Sim uArch: cycles simulated: 4723090  inst.: 75016181 (ipc= 0.3) sim_rate=9157 (inst/sec) elapsed = 0:2:16:32 / Tue Jan 29 20:46:09 2019
GPGPU-Sim uArch: cycles simulated: 4727090  inst.: 75016462 (ipc= 0.3) sim_rate=9156 (inst/sec) elapsed = 0:2:16:33 / Tue Jan 29 20:46:10 2019
GPGPU-Sim uArch: cycles simulated: 4731090  inst.: 75016754 (ipc= 0.3) sim_rate=9155 (inst/sec) elapsed = 0:2:16:34 / Tue Jan 29 20:46:11 2019
GPGPU-Sim uArch: cycles simulated: 4735090  inst.: 75017036 (ipc= 0.3) sim_rate=9154 (inst/sec) elapsed = 0:2:16:35 / Tue Jan 29 20:46:12 2019
GPGPU-Sim uArch: cycles simulated: 4739090  inst.: 75017316 (ipc= 0.3) sim_rate=9152 (inst/sec) elapsed = 0:2:16:36 / Tue Jan 29 20:46:13 2019
GPGPU-Sim uArch: cycles simulated: 4743090  inst.: 75017597 (ipc= 0.3) sim_rate=9151 (inst/sec) elapsed = 0:2:16:37 / Tue Jan 29 20:46:14 2019
GPGPU-Sim uArch: cycles simulated: 4747090  inst.: 75017890 (ipc= 0.3) sim_rate=9150 (inst/sec) elapsed = 0:2:16:38 / Tue Jan 29 20:46:15 2019
GPGPU-Sim uArch: cycles simulated: 4751090  inst.: 75018170 (ipc= 0.3) sim_rate=9149 (inst/sec) elapsed = 0:2:16:39 / Tue Jan 29 20:46:16 2019
GPGPU-Sim uArch: cycles simulated: 4755090  inst.: 75018450 (ipc= 0.3) sim_rate=9148 (inst/sec) elapsed = 0:2:16:40 / Tue Jan 29 20:46:17 2019
GPGPU-Sim uArch: cycles simulated: 4759090  inst.: 75018735 (ipc= 0.3) sim_rate=9147 (inst/sec) elapsed = 0:2:16:41 / Tue Jan 29 20:46:18 2019
GPGPU-Sim uArch: cycles simulated: 4763090  inst.: 75019024 (ipc= 0.3) sim_rate=9146 (inst/sec) elapsed = 0:2:16:42 / Tue Jan 29 20:46:19 2019
GPGPU-Sim uArch: cycles simulated: 4767090  inst.: 75019304 (ipc= 0.3) sim_rate=9145 (inst/sec) elapsed = 0:2:16:43 / Tue Jan 29 20:46:20 2019
GPGPU-Sim uArch: cycles simulated: 4771090  inst.: 75019584 (ipc= 0.3) sim_rate=9144 (inst/sec) elapsed = 0:2:16:44 / Tue Jan 29 20:46:21 2019
GPGPU-Sim uArch: cycles simulated: 4775090  inst.: 75019872 (ipc= 0.3) sim_rate=9143 (inst/sec) elapsed = 0:2:16:45 / Tue Jan 29 20:46:22 2019
GPGPU-Sim uArch: cycles simulated: 4779090  inst.: 75020158 (ipc= 0.3) sim_rate=9142 (inst/sec) elapsed = 0:2:16:46 / Tue Jan 29 20:46:23 2019
GPGPU-Sim uArch: cycles simulated: 4782590  inst.: 75023925 (ipc= 0.3) sim_rate=9141 (inst/sec) elapsed = 0:2:16:47 / Tue Jan 29 20:46:24 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (203615,4581090), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 8.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 27 
gpu_sim_cycle = 203616
gpu_sim_insn = 58708
gpu_ipc =       0.2883
gpu_tot_sim_cycle = 4784706
gpu_tot_sim_insn = 75027029
gpu_tot_ipc =      15.6806
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2094616
gpu_total_sim_rate=9141

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1598568
	L1I_total_cache_misses = 3949
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 128364, Miss = 70144, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209638
	L1D_cache_core[2]: Access = 203703, Miss = 136127, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405878
	L1D_cache_core[3]: Access = 190778, Miss = 135619, Miss_rate = 0.711, Pending_hits = 864, Reservation_fails = 404368
	L1D_cache_core[4]: Access = 154334, Miss = 135716, Miss_rate = 0.879, Pending_hits = 504, Reservation_fails = 401660
	L1D_cache_core[5]: Access = 78537, Miss = 67552, Miss_rate = 0.860, Pending_hits = 247, Reservation_fails = 199144
	L1D_cache_core[6]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 128364, Miss = 69620, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205940
	L1D_cache_core[10]: Access = 190775, Miss = 136233, Miss_rate = 0.714, Pending_hits = 871, Reservation_fails = 406990
	L1D_cache_core[11]: Access = 154334, Miss = 135556, Miss_rate = 0.878, Pending_hits = 526, Reservation_fails = 398893
	L1D_cache_core[12]: Access = 75437, Miss = 66617, Miss_rate = 0.883, Pending_hits = 251, Reservation_fails = 196057
	L1D_cache_core[13]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1398920
	L1D_total_cache_misses = 961374
	L1D_total_cache_miss_rate = 0.6872
	L1D_total_cache_pending_hits = 6674
	L1D_total_cache_reservation_fails = 2834575
	L1D_cache_data_port_util = 0.056
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 255604
	L1C_total_cache_misses = 704
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 474515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2105172
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254900
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 486411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 729387
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 448
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1594619
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3949
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 83996992
gpgpu_n_tot_w_icount = 2624906
gpgpu_n_stall_shd_mem = 3899422
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 448
gpgpu_n_mem_read_global = 474515
gpgpu_n_mem_write_global = 495208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 24
gpgpu_n_load_insn  = 8992066
gpgpu_n_store_insn = 593035
gpgpu_n_shmem_insn = 49672
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7618236
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1071
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3896098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5558117	W0_Idle:2018045	W0_Scoreboard:5088026	W1:100650	W2:2223	W3:2202	W4:2384	W5:2196	W6:2128	W7:2128	W8:110250	W9:2046	W10:2046	W11:2046	W12:2104	W13:2191	W14:2934	W15:4882	W16:6987	W17:4807	W18:2898	W19:2191	W20:2104	W21:2046	W22:2046	W23:2046	W24:2053	W25:2046	W26:2046	W27:2046	W28:2046	W29:2046	W30:2046	W31:2053	W32:2340989
traffic_breakdown_coretomem[CONST_ACC_R] = 192 {8:24,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3796120 {8:474515,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20298784 {40:490049,72:75,136:5084,}
traffic_breakdown_coretomem[INST_ACC_R] = 4712 {8:589,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 59584 {40:14,136:434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1728 {72:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64534040 {136:474515,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3961664 {8:495208,}
traffic_breakdown_memtocore[INST_ACC_R] = 80104 {136:589,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3584 {8:448,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 4784705 
mrq_lat_table:3258 	84 	346 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	850391 	119259 	545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	395476 	71042 	503443 	823 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38310 	76526 	158156 	171289 	30189 	69 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	70718 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8612 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.000000 17.666666 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 13.250000 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 13.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.857142 13.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 26.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 17.833334 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5862/196 = 29.908163
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        56        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        56        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        56        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        56        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        54        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        55        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3039
min_bank_accesses = 0!
chip skew: 509/503 = 1.01
number of total write accesses:
dram[0]:        50        50        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        50        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        52        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        52        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        52        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        52        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2823
min_bank_accesses = 0!
chip skew: 475/467 = 1.02
average mf latency per bank:
dram[0]:      26670     26661     35525     34656     33108     35002     26180     26247     44350     38492      4279      4484    none      none       43081     46421
dram[1]:      27229     26786     35857     35027     36413     38578     26183     27091     40615     39413      4260      4510    none      none       44334     43799
dram[2]:      27005     25867     34950     36664     33979     33640     26078     25944     39690     38877      4447      4320    none      none       42893     42415
dram[3]:      27284     26582     35289     37829     36989     36704     27137     26524     42636     38996      4542      4329    none      none       43758     44483
dram[4]:      27498     27119     34028     37620     34117     35780     26004     26552     38936     42465      4473      2671    none      none       42208     44003
dram[5]:      29900     27030     37168     39093     39532     38785     28570     27429     45310     40833      4520    none      none      none       55359     44370
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       547       641       534       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       519       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4784706 n_nop=4783068 n_act=34 n_pre=20 n_req=976 n_rd=1018 n_write=566 bw_util=0.0006621
n_activity=10428 dram_eff=0.3038
bk0: 110a 4782958i bk1: 112a 4782976i bk2: 76a 4783442i bk3: 76a 4783376i bk4: 84a 4783049i bk5: 84a 4782947i bk6: 128a 4782791i bk7: 128a 4782678i bk8: 66a 4783391i bk9: 64a 4783542i bk10: 4a 4784678i bk11: 4a 4784670i bk12: 0a 4784707i bk13: 0a 4784710i bk14: 40a 4784165i bk15: 42a 4784013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00539678
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4784706 n_nop=4783079 n_act=33 n_pre=19 n_req=975 n_rd=1012 n_write=563 bw_util=0.0006583
n_activity=10258 dram_eff=0.3071
bk0: 108a 4782945i bk1: 112a 4782922i bk2: 76a 4783253i bk3: 76a 4783330i bk4: 84a 4783024i bk5: 84a 4782980i bk6: 128a 4782801i bk7: 124a 4782568i bk8: 64a 4783318i bk9: 64a 4783429i bk10: 4a 4784679i bk11: 4a 4784676i bk12: 0a 4784702i bk13: 0a 4784709i bk14: 40a 4784065i bk15: 44a 4783910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00555771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4784706 n_nop=4783060 n_act=34 n_pre=20 n_req=981 n_rd=1018 n_write=574 bw_util=0.0006655
n_activity=10541 dram_eff=0.3021
bk0: 108a 4783148i bk1: 112a 4782919i bk2: 76a 4783448i bk3: 72a 4783276i bk4: 84a 4782981i bk5: 88a 4782945i bk6: 128a 4782815i bk7: 128a 4782664i bk8: 64a 4783531i bk9: 66a 4783595i bk10: 4a 4784671i bk11: 4a 4784681i bk12: 0a 4784705i bk13: 0a 4784708i bk14: 40a 4784170i bk15: 44a 4783996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00476247
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4784706 n_nop=4783072 n_act=36 n_pre=22 n_req=976 n_rd=1012 n_write=564 bw_util=0.0006588
n_activity=10399 dram_eff=0.3031
bk0: 108a 4782908i bk1: 112a 4782968i bk2: 76a 4783354i bk3: 72a 4783323i bk4: 82a 4782948i bk5: 88a 4782912i bk6: 124a 4782717i bk7: 128a 4782630i bk8: 66a 4783439i bk9: 64a 4783590i bk10: 4a 4784673i bk11: 4a 4784678i bk12: 0a 4784702i bk13: 0a 4784706i bk14: 40a 4784110i bk15: 44a 4783973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00541308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4784706 n_nop=4783073 n_act=29 n_pre=15 n_req=981 n_rd=1012 n_write=577 bw_util=0.0006642
n_activity=10189 dram_eff=0.3119
bk0: 104a 4783085i bk1: 108a 4783033i bk2: 76a 4783461i bk3: 72a 4783319i bk4: 84a 4782915i bk5: 88a 4782885i bk6: 128a 4782679i bk7: 128a 4782676i bk8: 64a 4783466i bk9: 66a 4783445i bk10: 4a 4784660i bk11: 2a 4784677i bk12: 0a 4784704i bk13: 0a 4784708i bk14: 44a 4784036i bk15: 44a 4783872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00562375
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4784706 n_nop=4783089 n_act=31 n_pre=18 n_req=973 n_rd=1006 n_write=562 bw_util=0.0006554
n_activity=10430 dram_eff=0.3007
bk0: 106a 4782991i bk1: 110a 4782972i bk2: 76a 4783274i bk3: 72a 4783453i bk4: 84a 4783191i bk5: 86a 4783023i bk6: 128a 4782778i bk7: 124a 4782851i bk8: 64a 4783469i bk9: 64a 4783657i bk10: 4a 4784671i bk11: 0a 4784701i bk12: 0a 4784704i bk13: 0a 4784707i bk14: 44a 4784060i bk15: 44a 4784054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00503855

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80658, Miss = 254, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 80407, Miss = 255, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 80179, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 81606, Miss = 254, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 79171, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 80327, Miss = 257, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 80802, Miss = 250, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 81056, Miss = 256, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 80162, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 81829, Miss = 254, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 83174, Miss = 253, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 81413, Miss = 250, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 970784
L2_total_cache_misses = 3039
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 474281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 492673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 514
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2871248
icnt_total_pkts_simt_to_mem=1483069
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46575
	minimum = 6
	maximum = 140
Network latency average = 8.31485
	minimum = 6
	maximum = 129
Slowest packet = 1937096
Flit latency average = 7.72625
	minimum = 6
	maximum = 125
Slowest flit = 4343879
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000823264
	minimum = 0 (at node 0)
	maximum = 0.0106278 (at node 8)
Accepted packet rate average = 0.000823264
	minimum = 0 (at node 0)
	maximum = 0.0106278 (at node 8)
Injected flit rate average = 0.00192228
	minimum = 0 (at node 0)
	maximum = 0.0168061 (at node 8)
Accepted flit rate average= 0.00192228
	minimum = 0 (at node 0)
	maximum = 0.0321979 (at node 8)
Injected packet length average = 2.33495
Accepted packet length average = 2.33495
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2949 (27 samples)
	minimum = 6 (27 samples)
	maximum = 150.481 (27 samples)
Network latency average = 12.4736 (27 samples)
	minimum = 6 (27 samples)
	maximum = 122.815 (27 samples)
Flit latency average = 13.1495 (27 samples)
	minimum = 6 (27 samples)
	maximum = 119.333 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.00721498 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0514584 (27 samples)
Accepted packet rate average = 0.00721498 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0514584 (27 samples)
Injected flit rate average = 0.0162507 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0803068 (27 samples)
Accepted flit rate average = 0.0162507 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.153421 (27 samples)
Injected packet size average = 2.25235 (27 samples)
Accepted packet size average = 2.25235 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 16 min, 47 sec (8207 sec)
gpgpu_simulation_rate = 9141 (inst/sec)
gpgpu_simulation_rate = 583 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,4784706)
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,4784706)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(0,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 4785706  inst.: 75085295 (ipc=58.3) sim_rate=9147 (inst/sec) elapsed = 0:2:16:48 / Tue Jan 29 20:46:25 2019
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(0,0,0) tid=(369,0,0)
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(0,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 4787706  inst.: 75254250 (ipc=75.7) sim_rate=9167 (inst/sec) elapsed = 0:2:16:49 / Tue Jan 29 20:46:26 2019
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(1,0,0) tid=(367,0,0)
GPGPU-Sim uArch: cycles simulated: 4789706  inst.: 75418188 (ipc=78.2) sim_rate=9186 (inst/sec) elapsed = 0:2:16:50 / Tue Jan 29 20:46:27 2019
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(1,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 4791706  inst.: 75581485 (ipc=79.2) sim_rate=9204 (inst/sec) elapsed = 0:2:16:51 / Tue Jan 29 20:46:28 2019
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(0,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(0,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 4793706  inst.: 75745463 (ipc=79.8) sim_rate=9223 (inst/sec) elapsed = 0:2:16:52 / Tue Jan 29 20:46:29 2019
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(0,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 4795706  inst.: 75908161 (ipc=80.1) sim_rate=9242 (inst/sec) elapsed = 0:2:16:53 / Tue Jan 29 20:46:30 2019
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(0,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(0,0,0) tid=(510,0,0)
GPGPU-Sim uArch: cycles simulated: 4797706  inst.: 76071496 (ipc=80.3) sim_rate=9261 (inst/sec) elapsed = 0:2:16:54 / Tue Jan 29 20:46:31 2019
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(0,0,0) tid=(281,0,0)
GPGPU-Sim uArch: cycles simulated: 4799706  inst.: 76233817 (ipc=80.5) sim_rate=9279 (inst/sec) elapsed = 0:2:16:55 / Tue Jan 29 20:46:32 2019
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4801706  inst.: 76396813 (ipc=80.6) sim_rate=9298 (inst/sec) elapsed = 0:2:16:56 / Tue Jan 29 20:46:33 2019
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(1,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(1,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 4803706  inst.: 76556583 (ipc=80.5) sim_rate=9316 (inst/sec) elapsed = 0:2:16:57 / Tue Jan 29 20:46:34 2019
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(1,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 4805706  inst.: 76718040 (ipc=80.5) sim_rate=9335 (inst/sec) elapsed = 0:2:16:58 / Tue Jan 29 20:46:35 2019
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(1,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(0,0,0) tid=(480,0,0)
GPGPU-Sim uArch: cycles simulated: 4807706  inst.: 76878509 (ipc=80.5) sim_rate=9353 (inst/sec) elapsed = 0:2:16:59 / Tue Jan 29 20:46:36 2019
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(0,0,0) tid=(355,0,0)
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(1,0,0) tid=(261,0,0)
GPGPU-Sim uArch: cycles simulated: 4809706  inst.: 77036404 (ipc=80.4) sim_rate=9371 (inst/sec) elapsed = 0:2:17:00 / Tue Jan 29 20:46:37 2019
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(0,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 4811706  inst.: 77189174 (ipc=80.1) sim_rate=9389 (inst/sec) elapsed = 0:2:17:01 / Tue Jan 29 20:46:38 2019
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(0,0,0) tid=(502,0,0)
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(0,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 4814206  inst.: 77380007 (ipc=79.8) sim_rate=9411 (inst/sec) elapsed = 0:2:17:02 / Tue Jan 29 20:46:39 2019
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(0,0,0) tid=(409,0,0)
GPGPU-Sim uArch: cycles simulated: 4816206  inst.: 77525605 (ipc=79.3) sim_rate=9427 (inst/sec) elapsed = 0:2:17:03 / Tue Jan 29 20:46:40 2019
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(1,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(0,0,0) tid=(385,0,0)
GPGPU-Sim uArch: cycles simulated: 4818206  inst.: 77661847 (ipc=78.7) sim_rate=9443 (inst/sec) elapsed = 0:2:17:04 / Tue Jan 29 20:46:41 2019
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(0,0,0) tid=(498,0,0)
GPGPU-Sim uArch: cycles simulated: 4820706  inst.: 77822204 (ipc=77.6) sim_rate=9461 (inst/sec) elapsed = 0:2:17:05 / Tue Jan 29 20:46:42 2019
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(1,0,0) tid=(399,0,0)
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(1,0,0) tid=(279,0,0)
GPGPU-Sim uArch: cycles simulated: 4822706  inst.: 77939619 (ipc=76.6) sim_rate=9474 (inst/sec) elapsed = 0:2:17:06 / Tue Jan 29 20:46:43 2019
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(1,0,0) tid=(256,0,0)
GPGPU-Sim uArch: cycles simulated: 4825206  inst.: 78074917 (ipc=75.3) sim_rate=9490 (inst/sec) elapsed = 0:2:17:07 / Tue Jan 29 20:46:44 2019
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 4827706  inst.: 78194367 (ipc=73.7) sim_rate=9503 (inst/sec) elapsed = 0:2:17:08 / Tue Jan 29 20:46:45 2019
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(1,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45243,4784706), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 28 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 4830206  inst.: 78301645 (ipc=72.0) sim_rate=9515 (inst/sec) elapsed = 0:2:17:09 / Tue Jan 29 20:46:46 2019
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(1,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 4833206  inst.: 78419821 (ipc=70.0) sim_rate=9528 (inst/sec) elapsed = 0:2:17:10 / Tue Jan 29 20:46:47 2019
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(1,0,0) tid=(343,0,0)
GPGPU-Sim uArch: cycles simulated: 4835706  inst.: 78520589 (ipc=68.5) sim_rate=9539 (inst/sec) elapsed = 0:2:17:11 / Tue Jan 29 20:46:48 2019
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(1,0,0) tid=(463,0,0)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(1,0,0) tid=(367,0,0)
GPGPU-Sim uArch: cycles simulated: 4838706  inst.: 78641989 (ipc=66.9) sim_rate=9553 (inst/sec) elapsed = 0:2:17:12 / Tue Jan 29 20:46:49 2019
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(1,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 4841706  inst.: 78758957 (ipc=65.5) sim_rate=9566 (inst/sec) elapsed = 0:2:17:13 / Tue Jan 29 20:46:50 2019
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(1,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 4844706  inst.: 78880525 (ipc=64.2) sim_rate=9579 (inst/sec) elapsed = 0:2:17:14 / Tue Jan 29 20:46:51 2019
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(1,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 4847206  inst.: 78981085 (ipc=63.3) sim_rate=9590 (inst/sec) elapsed = 0:2:17:15 / Tue Jan 29 20:46:52 2019
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(1,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 4850206  inst.: 79097765 (ipc=62.1) sim_rate=9603 (inst/sec) elapsed = 0:2:17:16 / Tue Jan 29 20:46:53 2019
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 4853206  inst.: 79219069 (ipc=61.2) sim_rate=9617 (inst/sec) elapsed = 0:2:17:17 / Tue Jan 29 20:46:54 2019
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(1,0,0) tid=(335,0,0)
GPGPU-Sim uArch: cycles simulated: 4855706  inst.: 79319994 (ipc=60.5) sim_rate=9628 (inst/sec) elapsed = 0:2:17:18 / Tue Jan 29 20:46:55 2019
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(1,0,0) tid=(263,0,0)
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(1,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 4858706  inst.: 79434162 (ipc=59.6) sim_rate=9641 (inst/sec) elapsed = 0:2:17:19 / Tue Jan 29 20:46:56 2019
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(1,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 4861706  inst.: 79551817 (ipc=58.8) sim_rate=9654 (inst/sec) elapsed = 0:2:17:20 / Tue Jan 29 20:46:57 2019
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(1,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 4864706  inst.: 79668708 (ipc=58.0) sim_rate=9667 (inst/sec) elapsed = 0:2:17:21 / Tue Jan 29 20:46:58 2019
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(1,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 4867706  inst.: 79784410 (ipc=57.3) sim_rate=9680 (inst/sec) elapsed = 0:2:17:22 / Tue Jan 29 20:46:59 2019
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(1,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 4870206  inst.: 79880378 (ipc=56.8) sim_rate=9690 (inst/sec) elapsed = 0:2:17:23 / Tue Jan 29 20:47:00 2019
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(1,0,0) tid=(382,0,0)
GPGPU-Sim uArch: cycles simulated: 4873206  inst.: 79995216 (ipc=56.1) sim_rate=9703 (inst/sec) elapsed = 0:2:17:24 / Tue Jan 29 20:47:01 2019
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(1,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 4876206  inst.: 80108413 (ipc=55.5) sim_rate=9715 (inst/sec) elapsed = 0:2:17:25 / Tue Jan 29 20:47:02 2019
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(1,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 4879206  inst.: 80217816 (ipc=54.9) sim_rate=9728 (inst/sec) elapsed = 0:2:17:26 / Tue Jan 29 20:47:03 2019
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(1,0,0) tid=(414,0,0)
GPGPU-Sim uArch: cycles simulated: 4881706  inst.: 80303013 (ipc=54.4) sim_rate=9737 (inst/sec) elapsed = 0:2:17:27 / Tue Jan 29 20:47:04 2019
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(1,0,0) tid=(482,0,0)
GPGPU-Sim uArch: cycles simulated: 4884706  inst.: 80389215 (ipc=53.6) sim_rate=9746 (inst/sec) elapsed = 0:2:17:28 / Tue Jan 29 20:47:05 2019
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(1,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 4888206  inst.: 80473457 (ipc=52.6) sim_rate=9755 (inst/sec) elapsed = 0:2:17:29 / Tue Jan 29 20:47:06 2019
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(1,0,0) tid=(414,0,0)
GPGPU-Sim uArch: cycles simulated: 4891706  inst.: 80531666 (ipc=51.4) sim_rate=9761 (inst/sec) elapsed = 0:2:17:30 / Tue Jan 29 20:47:07 2019
GPGPU-Sim uArch: cycles simulated: 4895206  inst.: 80563034 (ipc=50.1) sim_rate=9764 (inst/sec) elapsed = 0:2:17:31 / Tue Jan 29 20:47:08 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (112811,4784706), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 28 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 11.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 28 
gpu_sim_cycle = 112812
gpu_sim_insn = 5541004
gpu_ipc =      49.1171
gpu_tot_sim_cycle = 4897518
gpu_tot_sim_insn = 80568033
gpu_tot_ipc =      16.4508
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2094616
gpu_total_sim_rate=9764

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1734148
	L1I_total_cache_misses = 4009
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 128364, Miss = 70144, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209638
	L1D_cache_core[2]: Access = 203703, Miss = 136127, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405878
	L1D_cache_core[3]: Access = 190778, Miss = 135619, Miss_rate = 0.711, Pending_hits = 864, Reservation_fails = 404368
	L1D_cache_core[4]: Access = 154334, Miss = 135716, Miss_rate = 0.879, Pending_hits = 504, Reservation_fails = 401660
	L1D_cache_core[5]: Access = 78537, Miss = 67552, Miss_rate = 0.860, Pending_hits = 247, Reservation_fails = 199144
	L1D_cache_core[6]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 128364, Miss = 69620, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205940
	L1D_cache_core[10]: Access = 203703, Miss = 136425, Miss_rate = 0.670, Pending_hits = 1028, Reservation_fails = 407427
	L1D_cache_core[11]: Access = 190778, Miss = 135774, Miss_rate = 0.712, Pending_hits = 898, Reservation_fails = 402498
	L1D_cache_core[12]: Access = 75437, Miss = 66617, Miss_rate = 0.883, Pending_hits = 251, Reservation_fails = 196057
	L1D_cache_core[13]: Access = 3103, Miss = 1193, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1448292
	L1D_total_cache_misses = 961784
	L1D_total_cache_miss_rate = 0.6641
	L1D_total_cache_pending_hits = 7203
	L1D_total_cache_reservation_fails = 2838617
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 272732
	L1C_total_cache_misses = 704
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 470508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 474799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2109214
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 272028
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 486537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 729387
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 448
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1730139
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4009
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 89973824
gpgpu_n_tot_w_icount = 2811682
gpgpu_n_stall_shd_mem = 3918964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 448
gpgpu_n_mem_read_global = 474799
gpgpu_n_mem_write_global = 495334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 24
gpgpu_n_load_insn  = 9995066
gpgpu_n_store_insn = 595035
gpgpu_n_shmem_insn = 49672
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8126904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1071
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3915640
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5569276	W0_Idle:2038055	W0_Scoreboard:5186219	W1:101002	W2:2575	W3:2554	W4:2736	W5:2548	W6:2480	W7:2480	W8:121530	W9:2387	W10:2387	W11:2387	W12:2445	W13:2532	W14:3275	W15:5223	W16:7328	W17:5148	W18:3239	W19:2532	W20:2445	W21:2387	W22:2387	W23:2387	W24:2394	W25:2387	W26:2387	W27:2387	W28:2387	W29:2387	W30:2387	W31:2394	W32:2506178
traffic_breakdown_coretomem[CONST_ACC_R] = 192 {8:24,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3798392 {8:474799,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20315792 {40:490049,72:77,136:5208,}
traffic_breakdown_coretomem[INST_ACC_R] = 4744 {8:593,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 59584 {40:14,136:434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1728 {72:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64572664 {136:474799,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3962672 {8:495334,}
traffic_breakdown_memtocore[INST_ACC_R] = 80648 {136:593,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3584 {8:448,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 4897517 
mrq_lat_table:3258 	84 	346 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	850800 	119260 	545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	395811 	71121 	503443 	823 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38534 	76563 	158168 	171300 	30189 	69 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	70844 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8722 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.000000 17.666666 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 13.250000 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 13.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 14.857142 13.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 26.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 17.833334 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5862/196 = 29.908163
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        56        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        56        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        56        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        56        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        54        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        55        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3039
min_bank_accesses = 0!
chip skew: 509/503 = 1.01
number of total write accesses:
dram[0]:        50        50        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        50        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        52        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        52        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        52        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        52        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2823
min_bank_accesses = 0!
chip skew: 475/467 = 1.02
average mf latency per bank:
dram[0]:      26670     26661     35525     34656     33125     35019     26212     26281     44350     38492      4279      4484    none      none       43081     46421
dram[1]:      27229     26786     35857     35027     36431     38596     26214     27123     40615     39413      4260      4510    none      none       44334     43799
dram[2]:      27005     25867     34950     36664     33997     33660     26110     25972     39690     38877      4447      4320    none      none       42893     42415
dram[3]:      27284     26582     35289     37829     37005     36724     27167     26552     42636     38996      4542      4329    none      none       43758     44483
dram[4]:      27498     27119     34028     37620     34134     35800     26038     26580     38936     42465      4473      2671    none      none       42208     44003
dram[5]:      29900     27030     37168     39093     39550     38803     28603     27456     45310     40833      4520    none      none      none       55359     44370
maximum mf latency per bank:
dram[0]:        597       518       568       566       520       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       579       564       563       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       547       641       534       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       548       346       255         0         0       519       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897518 n_nop=4895880 n_act=34 n_pre=20 n_req=976 n_rd=1018 n_write=566 bw_util=0.0006469
n_activity=10428 dram_eff=0.3038
bk0: 110a 4895770i bk1: 112a 4895788i bk2: 76a 4896254i bk3: 76a 4896188i bk4: 84a 4895861i bk5: 84a 4895759i bk6: 128a 4895603i bk7: 128a 4895490i bk8: 66a 4896203i bk9: 64a 4896354i bk10: 4a 4897490i bk11: 4a 4897482i bk12: 0a 4897519i bk13: 0a 4897522i bk14: 40a 4896977i bk15: 42a 4896825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00527247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897518 n_nop=4895891 n_act=33 n_pre=19 n_req=975 n_rd=1012 n_write=563 bw_util=0.0006432
n_activity=10258 dram_eff=0.3071
bk0: 108a 4895757i bk1: 112a 4895734i bk2: 76a 4896065i bk3: 76a 4896142i bk4: 84a 4895836i bk5: 84a 4895792i bk6: 128a 4895613i bk7: 124a 4895380i bk8: 64a 4896130i bk9: 64a 4896241i bk10: 4a 4897491i bk11: 4a 4897488i bk12: 0a 4897514i bk13: 0a 4897521i bk14: 40a 4896877i bk15: 44a 4896722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00542969
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897518 n_nop=4895872 n_act=34 n_pre=20 n_req=981 n_rd=1018 n_write=574 bw_util=0.0006501
n_activity=10541 dram_eff=0.3021
bk0: 108a 4895960i bk1: 112a 4895731i bk2: 76a 4896260i bk3: 72a 4896088i bk4: 84a 4895793i bk5: 88a 4895757i bk6: 128a 4895627i bk7: 128a 4895476i bk8: 64a 4896343i bk9: 66a 4896407i bk10: 4a 4897483i bk11: 4a 4897493i bk12: 0a 4897517i bk13: 0a 4897520i bk14: 40a 4896982i bk15: 44a 4896808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00465277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897518 n_nop=4895884 n_act=36 n_pre=22 n_req=976 n_rd=1012 n_write=564 bw_util=0.0006436
n_activity=10399 dram_eff=0.3031
bk0: 108a 4895720i bk1: 112a 4895780i bk2: 76a 4896166i bk3: 72a 4896135i bk4: 82a 4895760i bk5: 88a 4895724i bk6: 124a 4895529i bk7: 128a 4895442i bk8: 66a 4896251i bk9: 64a 4896402i bk10: 4a 4897485i bk11: 4a 4897490i bk12: 0a 4897514i bk13: 0a 4897518i bk14: 40a 4896922i bk15: 44a 4896785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00528839
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897518 n_nop=4895885 n_act=29 n_pre=15 n_req=981 n_rd=1012 n_write=577 bw_util=0.0006489
n_activity=10189 dram_eff=0.3119
bk0: 104a 4895897i bk1: 108a 4895845i bk2: 76a 4896273i bk3: 72a 4896131i bk4: 84a 4895727i bk5: 88a 4895697i bk6: 128a 4895491i bk7: 128a 4895488i bk8: 64a 4896278i bk9: 66a 4896257i bk10: 4a 4897472i bk11: 2a 4897489i bk12: 0a 4897516i bk13: 0a 4897520i bk14: 44a 4896848i bk15: 44a 4896684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00549421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897518 n_nop=4895901 n_act=31 n_pre=18 n_req=973 n_rd=1006 n_write=562 bw_util=0.0006403
n_activity=10430 dram_eff=0.3007
bk0: 106a 4895803i bk1: 110a 4895784i bk2: 76a 4896086i bk3: 72a 4896265i bk4: 84a 4896003i bk5: 86a 4895835i bk6: 128a 4895590i bk7: 124a 4895663i bk8: 64a 4896281i bk9: 64a 4896469i bk10: 4a 4897483i bk11: 0a 4897513i bk12: 0a 4897516i bk13: 0a 4897519i bk14: 44a 4896872i bk15: 44a 4896866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00492249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80692, Miss = 254, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 80445, Miss = 255, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 80213, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 81641, Miss = 254, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 79205, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 80361, Miss = 257, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 80834, Miss = 250, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 81090, Miss = 256, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 80198, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 81863, Miss = 254, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 83211, Miss = 253, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 81445, Miss = 250, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 971198
L2_total_cache_misses = 3039
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 474565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 492799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 518
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2872814
icnt_total_pkts_simt_to_mem=1483983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.843
	minimum = 6
	maximum = 110
Network latency average = 10.3128
	minimum = 6
	maximum = 93
Slowest packet = 1941681
Flit latency average = 9.0875
	minimum = 6
	maximum = 89
Slowest flit = 4354642
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271839
	minimum = 0 (at node 0)
	maximum = 0.00196788 (at node 11)
Accepted packet rate average = 0.000271839
	minimum = 0 (at node 0)
	maximum = 0.00196788 (at node 11)
Injected flit rate average = 0.000814203
	minimum = 0 (at node 0)
	maximum = 0.00413077 (at node 11)
Accepted flit rate average= 0.000814203
	minimum = 0 (at node 0)
	maximum = 0.00764103 (at node 11)
Injected packet length average = 2.99517
Accepted packet length average = 2.99517
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1716 (28 samples)
	minimum = 6 (28 samples)
	maximum = 149.036 (28 samples)
Network latency average = 12.3964 (28 samples)
	minimum = 6 (28 samples)
	maximum = 121.75 (28 samples)
Flit latency average = 13.0044 (28 samples)
	minimum = 6 (28 samples)
	maximum = 118.25 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.00696701 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0496908 (28 samples)
Accepted packet rate average = 0.00696701 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0496908 (28 samples)
Injected flit rate average = 0.0156994 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0775862 (28 samples)
Accepted flit rate average = 0.0156994 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.148215 (28 samples)
Injected packet size average = 2.25338 (28 samples)
Accepted packet size average = 2.25338 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 17 min, 31 sec (8251 sec)
gpgpu_simulation_rate = 9764 (inst/sec)
gpgpu_simulation_rate = 593 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,4897518)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,4897518)
GPGPU-Sim uArch: cycles simulated: 4898518  inst.: 80596769 (ipc=28.7) sim_rate=9766 (inst/sec) elapsed = 0:2:17:32 / Tue Jan 29 20:47:09 2019
GPGPU-Sim uArch: cycles simulated: 4901018  inst.: 80622657 (ipc=15.6) sim_rate=9768 (inst/sec) elapsed = 0:2:17:33 / Tue Jan 29 20:47:10 2019
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(1,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 4904018  inst.: 80695080 (ipc=19.5) sim_rate=9776 (inst/sec) elapsed = 0:2:17:34 / Tue Jan 29 20:47:11 2019
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(0,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 4906518  inst.: 80722215 (ipc=17.1) sim_rate=9778 (inst/sec) elapsed = 0:2:17:35 / Tue Jan 29 20:47:12 2019
GPGPU-Sim uArch: cycles simulated: 4909518  inst.: 80796993 (ipc=19.1) sim_rate=9786 (inst/sec) elapsed = 0:2:17:36 / Tue Jan 29 20:47:13 2019
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(0,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 4912018  inst.: 80846073 (ipc=19.2) sim_rate=9791 (inst/sec) elapsed = 0:2:17:37 / Tue Jan 29 20:47:14 2019
GPGPU-Sim uArch: cycles simulated: 4914018  inst.: 80890209 (ipc=19.5) sim_rate=9795 (inst/sec) elapsed = 0:2:17:38 / Tue Jan 29 20:47:15 2019
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(1,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 4916518  inst.: 80944129 (ipc=19.8) sim_rate=9800 (inst/sec) elapsed = 0:2:17:39 / Tue Jan 29 20:47:16 2019
GPGPU-Sim uArch: cycles simulated: 4919018  inst.: 80997337 (ipc=20.0) sim_rate=9805 (inst/sec) elapsed = 0:2:17:40 / Tue Jan 29 20:47:17 2019
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(1,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 4921018  inst.: 81042249 (ipc=20.2) sim_rate=9810 (inst/sec) elapsed = 0:2:17:41 / Tue Jan 29 20:47:18 2019
GPGPU-Sim uArch: cycles simulated: 4923518  inst.: 81096697 (ipc=20.3) sim_rate=9815 (inst/sec) elapsed = 0:2:17:42 / Tue Jan 29 20:47:19 2019
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(0,0,0) tid=(379,0,0)
GPGPU-Sim uArch: cycles simulated: 4926018  inst.: 81153041 (ipc=20.5) sim_rate=9821 (inst/sec) elapsed = 0:2:17:43 / Tue Jan 29 20:47:20 2019
GPGPU-Sim uArch: cycles simulated: 4928518  inst.: 81199657 (ipc=20.4) sim_rate=9825 (inst/sec) elapsed = 0:2:17:44 / Tue Jan 29 20:47:21 2019
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(0,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 4930518  inst.: 81245193 (ipc=20.5) sim_rate=9830 (inst/sec) elapsed = 0:2:17:45 / Tue Jan 29 20:47:22 2019
GPGPU-Sim uArch: cycles simulated: 4933018  inst.: 81299969 (ipc=20.6) sim_rate=9835 (inst/sec) elapsed = 0:2:17:46 / Tue Jan 29 20:47:23 2019
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(1,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 4935518  inst.: 81352505 (ipc=20.6) sim_rate=9840 (inst/sec) elapsed = 0:2:17:47 / Tue Jan 29 20:47:24 2019
GPGPU-Sim uArch: cycles simulated: 4937518  inst.: 81395289 (ipc=20.7) sim_rate=9844 (inst/sec) elapsed = 0:2:17:48 / Tue Jan 29 20:47:25 2019
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(1,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 4940018  inst.: 81453897 (ipc=20.8) sim_rate=9850 (inst/sec) elapsed = 0:2:17:49 / Tue Jan 29 20:47:26 2019
GPGPU-Sim uArch: cycles simulated: 4942518  inst.: 81507329 (ipc=20.9) sim_rate=9855 (inst/sec) elapsed = 0:2:17:50 / Tue Jan 29 20:47:27 2019
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(0,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 4944518  inst.: 81549929 (ipc=20.9) sim_rate=9859 (inst/sec) elapsed = 0:2:17:51 / Tue Jan 29 20:47:28 2019
GPGPU-Sim uArch: cycles simulated: 4947018  inst.: 81602001 (ipc=20.9) sim_rate=9864 (inst/sec) elapsed = 0:2:17:52 / Tue Jan 29 20:47:29 2019
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(0,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 4949518  inst.: 81658777 (ipc=21.0) sim_rate=9870 (inst/sec) elapsed = 0:2:17:53 / Tue Jan 29 20:47:30 2019
GPGPU-Sim uArch: cycles simulated: 4952018  inst.: 81709713 (ipc=20.9) sim_rate=9875 (inst/sec) elapsed = 0:2:17:54 / Tue Jan 29 20:47:31 2019
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(0,0,0) tid=(347,0,0)
GPGPU-Sim uArch: cycles simulated: 4954018  inst.: 81752569 (ipc=21.0) sim_rate=9879 (inst/sec) elapsed = 0:2:17:55 / Tue Jan 29 20:47:32 2019
GPGPU-Sim uArch: cycles simulated: 4956518  inst.: 81811513 (ipc=21.1) sim_rate=9885 (inst/sec) elapsed = 0:2:17:56 / Tue Jan 29 20:47:33 2019
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(0,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 4959018  inst.: 81863329 (ipc=21.1) sim_rate=9890 (inst/sec) elapsed = 0:2:17:57 / Tue Jan 29 20:47:34 2019
GPGPU-Sim uArch: cycles simulated: 4961018  inst.: 81905985 (ipc=21.1) sim_rate=9894 (inst/sec) elapsed = 0:2:17:58 / Tue Jan 29 20:47:35 2019
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(0,0,0) tid=(347,0,0)
GPGPU-Sim uArch: cycles simulated: 4963518  inst.: 81961225 (ipc=21.1) sim_rate=9899 (inst/sec) elapsed = 0:2:17:59 / Tue Jan 29 20:47:36 2019
GPGPU-Sim uArch: cycles simulated: 4966018  inst.: 82014473 (ipc=21.1) sim_rate=9905 (inst/sec) elapsed = 0:2:18:00 / Tue Jan 29 20:47:37 2019
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(0,0,0) tid=(379,0,0)
GPGPU-Sim uArch: cycles simulated: 4968018  inst.: 82060513 (ipc=21.2) sim_rate=9909 (inst/sec) elapsed = 0:2:18:01 / Tue Jan 29 20:47:38 2019
GPGPU-Sim uArch: cycles simulated: 4970518  inst.: 82113097 (ipc=21.2) sim_rate=9914 (inst/sec) elapsed = 0:2:18:02 / Tue Jan 29 20:47:39 2019
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(1,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 4973018  inst.: 82164689 (ipc=21.1) sim_rate=9919 (inst/sec) elapsed = 0:2:18:03 / Tue Jan 29 20:47:40 2019
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(0,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 4975518  inst.: 82219705 (ipc=21.2) sim_rate=9925 (inst/sec) elapsed = 0:2:18:04 / Tue Jan 29 20:47:41 2019
GPGPU-Sim uArch: cycles simulated: 4977518  inst.: 82264769 (ipc=21.2) sim_rate=9929 (inst/sec) elapsed = 0:2:18:05 / Tue Jan 29 20:47:42 2019
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(0,0,0) tid=(355,0,0)
GPGPU-Sim uArch: cycles simulated: 4980018  inst.: 82318113 (ipc=21.2) sim_rate=9934 (inst/sec) elapsed = 0:2:18:06 / Tue Jan 29 20:47:43 2019
GPGPU-Sim uArch: cycles simulated: 4982018  inst.: 82360273 (ipc=21.2) sim_rate=9938 (inst/sec) elapsed = 0:2:18:07 / Tue Jan 29 20:47:44 2019
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(1,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 4984518  inst.: 82420497 (ipc=21.3) sim_rate=9944 (inst/sec) elapsed = 0:2:18:08 / Tue Jan 29 20:47:45 2019
GPGPU-Sim uArch: cycles simulated: 4986518  inst.: 82462097 (ipc=21.3) sim_rate=9948 (inst/sec) elapsed = 0:2:18:09 / Tue Jan 29 20:47:46 2019
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(0,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 4989018  inst.: 82512977 (ipc=21.3) sim_rate=9953 (inst/sec) elapsed = 0:2:18:10 / Tue Jan 29 20:47:47 2019
GPGPU-Sim uArch: cycles simulated: 4991518  inst.: 82564945 (ipc=21.2) sim_rate=9958 (inst/sec) elapsed = 0:2:18:11 / Tue Jan 29 20:47:48 2019
GPGPU-Sim uArch: cycles simulated: 4993518  inst.: 82603673 (ipc=21.2) sim_rate=9961 (inst/sec) elapsed = 0:2:18:12 / Tue Jan 29 20:47:49 2019
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(1,0,0) tid=(259,0,0)
GPGPU-Sim uArch: cycles simulated: 4996018  inst.: 82650585 (ipc=21.1) sim_rate=9966 (inst/sec) elapsed = 0:2:18:13 / Tue Jan 29 20:47:50 2019
GPGPU-Sim uArch: cycles simulated: 4998018  inst.: 82689217 (ipc=21.1) sim_rate=9969 (inst/sec) elapsed = 0:2:18:14 / Tue Jan 29 20:47:51 2019
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(1,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 5000518  inst.: 82731793 (ipc=21.0) sim_rate=9973 (inst/sec) elapsed = 0:2:18:15 / Tue Jan 29 20:47:52 2019
GPGPU-Sim uArch: cycles simulated: 5003018  inst.: 82775345 (ipc=20.9) sim_rate=9977 (inst/sec) elapsed = 0:2:18:16 / Tue Jan 29 20:47:53 2019
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(0,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 5005018  inst.: 82811601 (ipc=20.9) sim_rate=9980 (inst/sec) elapsed = 0:2:18:17 / Tue Jan 29 20:47:54 2019
GPGPU-Sim uArch: cycles simulated: 5007518  inst.: 82852153 (ipc=20.8) sim_rate=9984 (inst/sec) elapsed = 0:2:18:18 / Tue Jan 29 20:47:55 2019
GPGPU-Sim uArch: cycles simulated: 5009518  inst.: 82888761 (ipc=20.7) sim_rate=9987 (inst/sec) elapsed = 0:2:18:19 / Tue Jan 29 20:47:56 2019
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(1,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 5012018  inst.: 82931153 (ipc=20.6) sim_rate=9991 (inst/sec) elapsed = 0:2:18:20 / Tue Jan 29 20:47:57 2019
GPGPU-Sim uArch: cycles simulated: 5014018  inst.: 82965169 (ipc=20.6) sim_rate=9994 (inst/sec) elapsed = 0:2:18:21 / Tue Jan 29 20:47:58 2019
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(0,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 5016518  inst.: 83009841 (ipc=20.5) sim_rate=9998 (inst/sec) elapsed = 0:2:18:22 / Tue Jan 29 20:47:59 2019
GPGPU-Sim uArch: cycles simulated: 5018518  inst.: 83041625 (ipc=20.4) sim_rate=10001 (inst/sec) elapsed = 0:2:18:23 / Tue Jan 29 20:48:00 2019
GPGPU-Sim uArch: cycles simulated: 5021018  inst.: 83077297 (ipc=20.3) sim_rate=10004 (inst/sec) elapsed = 0:2:18:24 / Tue Jan 29 20:48:01 2019
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(1,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 5023518  inst.: 83115513 (ipc=20.2) sim_rate=10007 (inst/sec) elapsed = 0:2:18:25 / Tue Jan 29 20:48:02 2019
GPGPU-Sim uArch: cycles simulated: 5026018  inst.: 83155105 (ipc=20.1) sim_rate=10011 (inst/sec) elapsed = 0:2:18:26 / Tue Jan 29 20:48:03 2019
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(0,0,0) tid=(419,0,0)
GPGPU-Sim uArch: cycles simulated: 5028018  inst.: 83191233 (ipc=20.1) sim_rate=10014 (inst/sec) elapsed = 0:2:18:27 / Tue Jan 29 20:48:04 2019
GPGPU-Sim uArch: cycles simulated: 5030518  inst.: 83229977 (ipc=20.0) sim_rate=10018 (inst/sec) elapsed = 0:2:18:28 / Tue Jan 29 20:48:05 2019
GPGPU-Sim uArch: cycles simulated: 5033018  inst.: 83268529 (ipc=19.9) sim_rate=10021 (inst/sec) elapsed = 0:2:18:29 / Tue Jan 29 20:48:06 2019
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(0,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 5035018  inst.: 83297497 (ipc=19.9) sim_rate=10023 (inst/sec) elapsed = 0:2:18:30 / Tue Jan 29 20:48:07 2019
GPGPU-Sim uArch: cycles simulated: 5037518  inst.: 83341361 (ipc=19.8) sim_rate=10027 (inst/sec) elapsed = 0:2:18:31 / Tue Jan 29 20:48:08 2019
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(0,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 5039518  inst.: 83371121 (ipc=19.7) sim_rate=10030 (inst/sec) elapsed = 0:2:18:32 / Tue Jan 29 20:48:09 2019
GPGPU-Sim uArch: cycles simulated: 5042018  inst.: 83410209 (ipc=19.7) sim_rate=10033 (inst/sec) elapsed = 0:2:18:33 / Tue Jan 29 20:48:10 2019
GPGPU-Sim uArch: cycles simulated: 5044518  inst.: 83447577 (ipc=19.6) sim_rate=10036 (inst/sec) elapsed = 0:2:18:34 / Tue Jan 29 20:48:11 2019
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(1,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 5046518  inst.: 83482777 (ipc=19.6) sim_rate=10040 (inst/sec) elapsed = 0:2:18:35 / Tue Jan 29 20:48:12 2019
GPGPU-Sim uArch: cycles simulated: 5049018  inst.: 83519249 (ipc=19.5) sim_rate=10043 (inst/sec) elapsed = 0:2:18:36 / Tue Jan 29 20:48:13 2019
GPGPU-Sim uArch: cycles simulated: 5051018  inst.: 83549609 (ipc=19.4) sim_rate=10045 (inst/sec) elapsed = 0:2:18:37 / Tue Jan 29 20:48:14 2019
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(1,0,0) tid=(403,0,0)
GPGPU-Sim uArch: cycles simulated: 5053518  inst.: 83586345 (ipc=19.3) sim_rate=10048 (inst/sec) elapsed = 0:2:18:38 / Tue Jan 29 20:48:15 2019
GPGPU-Sim uArch: cycles simulated: 5056018  inst.: 83626329 (ipc=19.3) sim_rate=10052 (inst/sec) elapsed = 0:2:18:39 / Tue Jan 29 20:48:16 2019
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(0,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 5058018  inst.: 83653553 (ipc=19.2) sim_rate=10054 (inst/sec) elapsed = 0:2:18:40 / Tue Jan 29 20:48:17 2019
GPGPU-Sim uArch: cycles simulated: 5060518  inst.: 83694561 (ipc=19.2) sim_rate=10058 (inst/sec) elapsed = 0:2:18:41 / Tue Jan 29 20:48:18 2019
GPGPU-Sim uArch: cycles simulated: 5063018  inst.: 83732385 (ipc=19.1) sim_rate=10061 (inst/sec) elapsed = 0:2:18:42 / Tue Jan 29 20:48:19 2019
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(0,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 5065018  inst.: 83761769 (ipc=19.1) sim_rate=10063 (inst/sec) elapsed = 0:2:18:43 / Tue Jan 29 20:48:20 2019
GPGPU-Sim uArch: cycles simulated: 5067518  inst.: 83799433 (ipc=19.0) sim_rate=10067 (inst/sec) elapsed = 0:2:18:44 / Tue Jan 29 20:48:21 2019
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(1,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 5070018  inst.: 83839409 (ipc=19.0) sim_rate=10070 (inst/sec) elapsed = 0:2:18:45 / Tue Jan 29 20:48:22 2019
GPGPU-Sim uArch: cycles simulated: 5072018  inst.: 83872913 (ipc=18.9) sim_rate=10073 (inst/sec) elapsed = 0:2:18:46 / Tue Jan 29 20:48:23 2019
GPGPU-Sim uArch: cycles simulated: 5074518  inst.: 83908849 (ipc=18.9) sim_rate=10076 (inst/sec) elapsed = 0:2:18:47 / Tue Jan 29 20:48:24 2019
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(1,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 5077018  inst.: 83947185 (ipc=18.8) sim_rate=10080 (inst/sec) elapsed = 0:2:18:48 / Tue Jan 29 20:48:25 2019
GPGPU-Sim uArch: cycles simulated: 5079018  inst.: 83981121 (ipc=18.8) sim_rate=10082 (inst/sec) elapsed = 0:2:18:49 / Tue Jan 29 20:48:26 2019
GPGPU-Sim uArch: cycles simulated: 5081518  inst.: 84019481 (ipc=18.8) sim_rate=10086 (inst/sec) elapsed = 0:2:18:50 / Tue Jan 29 20:48:27 2019
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(0,0,0) tid=(507,0,0)
GPGPU-Sim uArch: cycles simulated: 5083518  inst.: 84050145 (ipc=18.7) sim_rate=10088 (inst/sec) elapsed = 0:2:18:51 / Tue Jan 29 20:48:28 2019
GPGPU-Sim uArch: cycles simulated: 5086018  inst.: 84084585 (ipc=18.7) sim_rate=10091 (inst/sec) elapsed = 0:2:18:52 / Tue Jan 29 20:48:29 2019
GPGPU-Sim uArch: cycles simulated: 5088018  inst.: 84118401 (ipc=18.6) sim_rate=10094 (inst/sec) elapsed = 0:2:18:53 / Tue Jan 29 20:48:30 2019
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(0,0,0) tid=(259,0,0)
GPGPU-Sim uArch: cycles simulated: 5090518  inst.: 84156489 (ipc=18.6) sim_rate=10097 (inst/sec) elapsed = 0:2:18:54 / Tue Jan 29 20:48:31 2019
GPGPU-Sim uArch: cycles simulated: 5092518  inst.: 84188977 (ipc=18.6) sim_rate=10100 (inst/sec) elapsed = 0:2:18:55 / Tue Jan 29 20:48:32 2019
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(0,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 5095018  inst.: 84225649 (ipc=18.5) sim_rate=10103 (inst/sec) elapsed = 0:2:18:56 / Tue Jan 29 20:48:33 2019
GPGPU-Sim uArch: cycles simulated: 5097018  inst.: 84255281 (ipc=18.5) sim_rate=10106 (inst/sec) elapsed = 0:2:18:57 / Tue Jan 29 20:48:34 2019
GPGPU-Sim uArch: cycles simulated: 5099518  inst.: 84288249 (ipc=18.4) sim_rate=10108 (inst/sec) elapsed = 0:2:18:58 / Tue Jan 29 20:48:35 2019
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(0,0,0) tid=(323,0,0)
GPGPU-Sim uArch: cycles simulated: 5102018  inst.: 84325793 (ipc=18.4) sim_rate=10112 (inst/sec) elapsed = 0:2:18:59 / Tue Jan 29 20:48:36 2019
GPGPU-Sim uArch: cycles simulated: 5104518  inst.: 84363241 (ipc=18.3) sim_rate=10115 (inst/sec) elapsed = 0:2:19:00 / Tue Jan 29 20:48:37 2019
GPGPU-Sim uArch: cycles simulated: 5106518  inst.: 84391041 (ipc=18.3) sim_rate=10117 (inst/sec) elapsed = 0:2:19:01 / Tue Jan 29 20:48:38 2019
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(0,0,0) tid=(411,0,0)
GPGPU-Sim uArch: cycles simulated: 5109018  inst.: 84427793 (ipc=18.2) sim_rate=10120 (inst/sec) elapsed = 0:2:19:02 / Tue Jan 29 20:48:39 2019
GPGPU-Sim uArch: cycles simulated: 5111018  inst.: 84457289 (ipc=18.2) sim_rate=10123 (inst/sec) elapsed = 0:2:19:03 / Tue Jan 29 20:48:40 2019
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(1,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 5113518  inst.: 84498321 (ipc=18.2) sim_rate=10126 (inst/sec) elapsed = 0:2:19:04 / Tue Jan 29 20:48:41 2019
GPGPU-Sim uArch: cycles simulated: 5115518  inst.: 84530041 (ipc=18.2) sim_rate=10129 (inst/sec) elapsed = 0:2:19:05 / Tue Jan 29 20:48:42 2019
GPGPU-Sim uArch: cycles simulated: 5118018  inst.: 84563865 (ipc=18.1) sim_rate=10132 (inst/sec) elapsed = 0:2:19:06 / Tue Jan 29 20:48:43 2019
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 5120018  inst.: 84599929 (ipc=18.1) sim_rate=10135 (inst/sec) elapsed = 0:2:19:07 / Tue Jan 29 20:48:44 2019
GPGPU-Sim uArch: cycles simulated: 5122518  inst.: 84637793 (ipc=18.1) sim_rate=10138 (inst/sec) elapsed = 0:2:19:08 / Tue Jan 29 20:48:45 2019
GPGPU-Sim uArch: cycles simulated: 5124518  inst.: 84669697 (ipc=18.1) sim_rate=10141 (inst/sec) elapsed = 0:2:19:09 / Tue Jan 29 20:48:46 2019
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(0,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 5127018  inst.: 84707425 (ipc=18.0) sim_rate=10144 (inst/sec) elapsed = 0:2:19:10 / Tue Jan 29 20:48:47 2019
GPGPU-Sim uArch: cycles simulated: 5129018  inst.: 84740169 (ipc=18.0) sim_rate=10147 (inst/sec) elapsed = 0:2:19:11 / Tue Jan 29 20:48:48 2019
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(0,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 5131518  inst.: 84777353 (ipc=18.0) sim_rate=10150 (inst/sec) elapsed = 0:2:19:12 / Tue Jan 29 20:48:49 2019
GPGPU-Sim uArch: cycles simulated: 5133518  inst.: 84810169 (ipc=18.0) sim_rate=10153 (inst/sec) elapsed = 0:2:19:13 / Tue Jan 29 20:48:50 2019
GPGPU-Sim uArch: cycles simulated: 5136018  inst.: 84851393 (ipc=18.0) sim_rate=10156 (inst/sec) elapsed = 0:2:19:14 / Tue Jan 29 20:48:51 2019
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(1,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 5138518  inst.: 84887033 (ipc=17.9) sim_rate=10160 (inst/sec) elapsed = 0:2:19:15 / Tue Jan 29 20:48:52 2019
GPGPU-Sim uArch: cycles simulated: 5140518  inst.: 84919065 (ipc=17.9) sim_rate=10162 (inst/sec) elapsed = 0:2:19:16 / Tue Jan 29 20:48:53 2019
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(0,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 5143018  inst.: 84960001 (ipc=17.9) sim_rate=10166 (inst/sec) elapsed = 0:2:19:17 / Tue Jan 29 20:48:54 2019
GPGPU-Sim uArch: cycles simulated: 5145018  inst.: 84986985 (ipc=17.9) sim_rate=10168 (inst/sec) elapsed = 0:2:19:18 / Tue Jan 29 20:48:55 2019
GPGPU-Sim uArch: cycles simulated: 5147018  inst.: 85019177 (ipc=17.8) sim_rate=10170 (inst/sec) elapsed = 0:2:19:19 / Tue Jan 29 20:48:56 2019
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(1,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 5149518  inst.: 85054169 (ipc=17.8) sim_rate=10173 (inst/sec) elapsed = 0:2:19:20 / Tue Jan 29 20:48:57 2019
GPGPU-Sim uArch: cycles simulated: 5152018  inst.: 85094513 (ipc=17.8) sim_rate=10177 (inst/sec) elapsed = 0:2:19:21 / Tue Jan 29 20:48:58 2019
GPGPU-Sim uArch: cycles simulated: 5154018  inst.: 85122585 (ipc=17.8) sim_rate=10179 (inst/sec) elapsed = 0:2:19:22 / Tue Jan 29 20:48:59 2019
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(0,0,0) tid=(419,0,0)
GPGPU-Sim uArch: cycles simulated: 5156518  inst.: 85161193 (ipc=17.7) sim_rate=10183 (inst/sec) elapsed = 0:2:19:23 / Tue Jan 29 20:49:00 2019
GPGPU-Sim uArch: cycles simulated: 5158518  inst.: 85192065 (ipc=17.7) sim_rate=10185 (inst/sec) elapsed = 0:2:19:24 / Tue Jan 29 20:49:01 2019
GPGPU-Sim uArch: cycles simulated: 5160518  inst.: 85218665 (ipc=17.7) sim_rate=10187 (inst/sec) elapsed = 0:2:19:25 / Tue Jan 29 20:49:02 2019
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(1,0,0) tid=(379,0,0)
GPGPU-Sim uArch: cycles simulated: 5163018  inst.: 85254889 (ipc=17.7) sim_rate=10190 (inst/sec) elapsed = 0:2:19:26 / Tue Jan 29 20:49:03 2019
GPGPU-Sim uArch: cycles simulated: 5165018  inst.: 85285969 (ipc=17.6) sim_rate=10193 (inst/sec) elapsed = 0:2:19:27 / Tue Jan 29 20:49:04 2019
GPGPU-Sim uArch: cycles simulated: 5167518  inst.: 85319649 (ipc=17.6) sim_rate=10195 (inst/sec) elapsed = 0:2:19:28 / Tue Jan 29 20:49:05 2019
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(0,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 5169518  inst.: 85351353 (ipc=17.6) sim_rate=10198 (inst/sec) elapsed = 0:2:19:29 / Tue Jan 29 20:49:06 2019
GPGPU-Sim uArch: cycles simulated: 5172018  inst.: 85388665 (ipc=17.6) sim_rate=10201 (inst/sec) elapsed = 0:2:19:30 / Tue Jan 29 20:49:07 2019
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(1,0,0) tid=(347,0,0)
GPGPU-Sim uArch: cycles simulated: 5174518  inst.: 85423209 (ipc=17.5) sim_rate=10204 (inst/sec) elapsed = 0:2:19:31 / Tue Jan 29 20:49:08 2019
GPGPU-Sim uArch: cycles simulated: 5176518  inst.: 85447929 (ipc=17.5) sim_rate=10206 (inst/sec) elapsed = 0:2:19:32 / Tue Jan 29 20:49:09 2019
GPGPU-Sim uArch: cycles simulated: 5179018  inst.: 85481217 (ipc=17.5) sim_rate=10209 (inst/sec) elapsed = 0:2:19:33 / Tue Jan 29 20:49:10 2019
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(1,0,0) tid=(411,0,0)
GPGPU-Sim uArch: cycles simulated: 5181518  inst.: 85514537 (ipc=17.4) sim_rate=10211 (inst/sec) elapsed = 0:2:19:34 / Tue Jan 29 20:49:11 2019
GPGPU-Sim uArch: cycles simulated: 5183518  inst.: 85545929 (ipc=17.4) sim_rate=10214 (inst/sec) elapsed = 0:2:19:35 / Tue Jan 29 20:49:12 2019
GPGPU-Sim uArch: cycles simulated: 5186018  inst.: 85578081 (ipc=17.4) sim_rate=10217 (inst/sec) elapsed = 0:2:19:36 / Tue Jan 29 20:49:13 2019
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(1,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 5188518  inst.: 85610217 (ipc=17.3) sim_rate=10219 (inst/sec) elapsed = 0:2:19:37 / Tue Jan 29 20:49:14 2019
GPGPU-Sim uArch: cycles simulated: 5190518  inst.: 85636057 (ipc=17.3) sim_rate=10221 (inst/sec) elapsed = 0:2:19:38 / Tue Jan 29 20:49:15 2019
GPGPU-Sim uArch: cycles simulated: 5193018  inst.: 85670585 (ipc=17.3) sim_rate=10224 (inst/sec) elapsed = 0:2:19:39 / Tue Jan 29 20:49:16 2019
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(0,0,0) tid=(323,0,0)
GPGPU-Sim uArch: cycles simulated: 5195018  inst.: 85701489 (ipc=17.3) sim_rate=10226 (inst/sec) elapsed = 0:2:19:40 / Tue Jan 29 20:49:17 2019
GPGPU-Sim uArch: cycles simulated: 5197518  inst.: 85732673 (ipc=17.2) sim_rate=10229 (inst/sec) elapsed = 0:2:19:41 / Tue Jan 29 20:49:18 2019
GPGPU-Sim uArch: cycles simulated: 5200018  inst.: 85765713 (ipc=17.2) sim_rate=10232 (inst/sec) elapsed = 0:2:19:42 / Tue Jan 29 20:49:19 2019
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(0,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 5202518  inst.: 85795169 (ipc=17.1) sim_rate=10234 (inst/sec) elapsed = 0:2:19:43 / Tue Jan 29 20:49:20 2019
GPGPU-Sim uArch: cycles simulated: 5204518  inst.: 85822361 (ipc=17.1) sim_rate=10236 (inst/sec) elapsed = 0:2:19:44 / Tue Jan 29 20:49:21 2019
GPGPU-Sim uArch: cycles simulated: 5207018  inst.: 85855785 (ipc=17.1) sim_rate=10239 (inst/sec) elapsed = 0:2:19:45 / Tue Jan 29 20:49:22 2019
GPGPU-Sim uArch: cycles simulated: 5209018  inst.: 85880273 (ipc=17.1) sim_rate=10240 (inst/sec) elapsed = 0:2:19:46 / Tue Jan 29 20:49:23 2019
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(1,0,0) tid=(443,0,0)
GPGPU-Sim uArch: cycles simulated: 5211518  inst.: 85909585 (ipc=17.0) sim_rate=10243 (inst/sec) elapsed = 0:2:19:47 / Tue Jan 29 20:49:24 2019
GPGPU-Sim uArch: cycles simulated: 5214018  inst.: 85941065 (ipc=17.0) sim_rate=10245 (inst/sec) elapsed = 0:2:19:48 / Tue Jan 29 20:49:25 2019
GPGPU-Sim uArch: cycles simulated: 5216518  inst.: 85970489 (ipc=16.9) sim_rate=10248 (inst/sec) elapsed = 0:2:19:49 / Tue Jan 29 20:49:26 2019
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(1,0,0) tid=(403,0,0)
GPGPU-Sim uArch: cycles simulated: 5218518  inst.: 85993633 (ipc=16.9) sim_rate=10249 (inst/sec) elapsed = 0:2:19:50 / Tue Jan 29 20:49:27 2019
GPGPU-Sim uArch: cycles simulated: 5221018  inst.: 86022849 (ipc=16.9) sim_rate=10251 (inst/sec) elapsed = 0:2:19:51 / Tue Jan 29 20:49:28 2019
GPGPU-Sim uArch: cycles simulated: 5223518  inst.: 86055305 (ipc=16.8) sim_rate=10254 (inst/sec) elapsed = 0:2:19:52 / Tue Jan 29 20:49:29 2019
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(0,0,0) tid=(419,0,0)
GPGPU-Sim uArch: cycles simulated: 5226018  inst.: 86087801 (ipc=16.8) sim_rate=10257 (inst/sec) elapsed = 0:2:19:53 / Tue Jan 29 20:49:30 2019
GPGPU-Sim uArch: cycles simulated: 5228518  inst.: 86116017 (ipc=16.8) sim_rate=10259 (inst/sec) elapsed = 0:2:19:54 / Tue Jan 29 20:49:31 2019
GPGPU-Sim uArch: cycles simulated: 5231018  inst.: 86146969 (ipc=16.7) sim_rate=10261 (inst/sec) elapsed = 0:2:19:55 / Tue Jan 29 20:49:32 2019
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(0,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 5234018  inst.: 86179377 (ipc=16.7) sim_rate=10264 (inst/sec) elapsed = 0:2:19:56 / Tue Jan 29 20:49:33 2019
GPGPU-Sim uArch: cycles simulated: 5236518  inst.: 86203473 (ipc=16.6) sim_rate=10265 (inst/sec) elapsed = 0:2:19:57 / Tue Jan 29 20:49:34 2019
GPGPU-Sim uArch: cycles simulated: 5239518  inst.: 86225401 (ipc=16.5) sim_rate=10267 (inst/sec) elapsed = 0:2:19:58 / Tue Jan 29 20:49:35 2019
GPGPU-Sim uArch: cycles simulated: 5242018  inst.: 86243313 (ipc=16.5) sim_rate=10268 (inst/sec) elapsed = 0:2:19:59 / Tue Jan 29 20:49:36 2019
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(0,0,0) tid=(435,0,0)
GPGPU-Sim uArch: cycles simulated: 5245018  inst.: 86268545 (ipc=16.4) sim_rate=10270 (inst/sec) elapsed = 0:2:20:00 / Tue Jan 29 20:49:37 2019
GPGPU-Sim uArch: cycles simulated: 5247518  inst.: 86287425 (ipc=16.3) sim_rate=10271 (inst/sec) elapsed = 0:2:20:01 / Tue Jan 29 20:49:38 2019
GPGPU-Sim uArch: cycles simulated: 5250518  inst.: 86307881 (ipc=16.3) sim_rate=10272 (inst/sec) elapsed = 0:2:20:02 / Tue Jan 29 20:49:39 2019
GPGPU-Sim uArch: cycles simulated: 5253518  inst.: 86326337 (ipc=16.2) sim_rate=10273 (inst/sec) elapsed = 0:2:20:03 / Tue Jan 29 20:49:40 2019
GPGPU-Sim uArch: cycles simulated: 5256018  inst.: 86340577 (ipc=16.1) sim_rate=10273 (inst/sec) elapsed = 0:2:20:04 / Tue Jan 29 20:49:41 2019
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(0,0,0) tid=(435,0,0)
GPGPU-Sim uArch: cycles simulated: 5259018  inst.: 86366505 (ipc=16.0) sim_rate=10275 (inst/sec) elapsed = 0:2:20:05 / Tue Jan 29 20:49:42 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (362591,4897518), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 5262018  inst.: 86403049 (ipc=16.0) sim_rate=10278 (inst/sec) elapsed = 0:2:20:06 / Tue Jan 29 20:49:43 2019
GPGPU-Sim uArch: cycles simulated: 5265518  inst.: 86414921 (ipc=15.9) sim_rate=10278 (inst/sec) elapsed = 0:2:20:07 / Tue Jan 29 20:49:44 2019
GPGPU-Sim uArch: cycles simulated: 5269018  inst.: 86421449 (ipc=15.8) sim_rate=10278 (inst/sec) elapsed = 0:2:20:08 / Tue Jan 29 20:49:45 2019
GPGPU-Sim uArch: cycles simulated: 5272518  inst.: 86428329 (ipc=15.6) sim_rate=10278 (inst/sec) elapsed = 0:2:20:09 / Tue Jan 29 20:49:46 2019
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (377794,4897518), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 12.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 29 
gpu_sim_cycle = 377795
gpu_sim_insn = 5901544
gpu_ipc =      15.6210
gpu_tot_sim_cycle = 5275313
gpu_tot_sim_insn = 86469577
gpu_tot_ipc =      16.3914
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2388867
gpu_total_sim_rate=10282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1837167
	L1I_total_cache_misses = 4380
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 128364, Miss = 70144, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209638
	L1D_cache_core[2]: Access = 203703, Miss = 136127, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405878
	L1D_cache_core[3]: Access = 190778, Miss = 135619, Miss_rate = 0.711, Pending_hits = 864, Reservation_fails = 404368
	L1D_cache_core[4]: Access = 154334, Miss = 135716, Miss_rate = 0.879, Pending_hits = 504, Reservation_fails = 401660
	L1D_cache_core[5]: Access = 78537, Miss = 67552, Miss_rate = 0.860, Pending_hits = 247, Reservation_fails = 199144
	L1D_cache_core[6]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 128364, Miss = 69620, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205940
	L1D_cache_core[10]: Access = 203703, Miss = 136425, Miss_rate = 0.670, Pending_hits = 1028, Reservation_fails = 407427
	L1D_cache_core[11]: Access = 190778, Miss = 135774, Miss_rate = 0.712, Pending_hits = 898, Reservation_fails = 402498
	L1D_cache_core[12]: Access = 154334, Miss = 136187, Miss_rate = 0.882, Pending_hits = 486, Reservation_fails = 400406
	L1D_cache_core[13]: Access = 78537, Miss = 67734, Miss_rate = 0.862, Pending_hits = 273, Reservation_fails = 197977
	L1D_cache_core[14]: Access = 3195, Miss = 1255, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1602623
	L1D_total_cache_misses = 1097895
	L1D_total_cache_miss_rate = 0.6851
	L1D_total_cache_pending_hits = 7711
	L1D_total_cache_reservation_fails = 3240886
	L1D_cache_data_port_util = 0.058
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 293310
	L1C_total_cache_misses = 736
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2341
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 487951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 541608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2406840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292574
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 555775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 834030
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1832787
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4380
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 96345344
gpgpu_n_tot_w_icount = 3010792
gpgpu_n_stall_shd_mem = 4459739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 512
gpgpu_n_mem_read_global = 541608
gpgpu_n_mem_write_global = 564841
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 25
gpgpu_n_load_insn  = 10417066
gpgpu_n_store_insn = 675037
gpgpu_n_shmem_insn = 54764
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8770122
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2341
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2341
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4456174
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6352920	W0_Idle:2093713	W0_Scoreboard:5628607	W1:101030	W2:2589	W3:2570	W4:2779	W5:2561	W6:2480	W7:2480	W8:127597	W9:2387	W10:2387	W11:2387	W12:2445	W13:2532	W14:3401	W15:5622	W16:8096	W17:5532	W18:3374	W19:2532	W20:2445	W21:2387	W22:2387	W23:2387	W24:2394	W25:2387	W26:2387	W27:2387	W28:2387	W29:2387	W30:2387	W31:2394	W32:2697295
traffic_breakdown_coretomem[CONST_ACC_R] = 200 {8:25,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4332864 {8:541608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23143912 {40:559053,72:84,136:5704,}
traffic_breakdown_coretomem[INST_ACC_R] = 5296 {8:662,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 68096 {40:16,136:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1800 {72:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73658688 {136:541608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4518728 {8:564841,}
traffic_breakdown_memtocore[INST_ACC_R] = 90032 {136:662,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4096 {8:512,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 5275312 
mrq_lat_table:3292 	84 	376 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	970707 	135671 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	450316 	81262 	575154 	916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42662 	87416 	180742 	196371 	34359 	83 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	140415 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9448 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.799999 17.666666 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 21.600000 13.250000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 21.600000 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 15.428572 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5926/196 = 30.234694
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        56        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        56        56        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        56        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        56        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3071
min_bank_accesses = 0!
chip skew: 517/507 = 1.02
number of total write accesses:
dram[0]:        52        50        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        52        50        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        52        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        52        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2855
min_bank_accesses = 0!
chip skew: 480/471 = 1.02
average mf latency per bank:
dram[0]:      29380     30499     38664     39749     37919     40044     29759     29737     50860     44055      4869      5092    none      none       49339     53140
dram[1]:      29984     30575     38959     40046     41700     44043     29768     30635     46441     45050      4867      5110    none      none       50804     49997
dram[2]:      29633     28486     37897     39774     38821     38532     29537     29385     45227     44558      5089      4895    none      none       48925     48559
dram[3]:      30007     29268     38321     40996     42328     41952     30791     30011     48668     44593      5158      4908    none      none       50031     50852
dram[4]:      31372     29761     38909     40629     38976     40763     29462     29986     44484     48424      5129      2811    none      none       48246     50138
dram[5]:      34215     29724     42577     42319     45240     44228     32401     31116     51896     46630      5163    none      none      none       63328     50711
maximum mf latency per bank:
dram[0]:        597       518       568       566       554       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       587       564       584       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       566       641       560       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       574       346       255         0         0       519       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5275313 n_nop=5273659 n_act=34 n_pre=20 n_req=984 n_rd=1026 n_write=574 bw_util=0.0006066
n_activity=10544 dram_eff=0.3035
bk0: 114a 5273529i bk1: 112a 5273583i bk2: 80a 5274013i bk3: 76a 5273983i bk4: 84a 5273656i bk5: 84a 5273554i bk6: 128a 5273398i bk7: 128a 5273285i bk8: 66a 5273998i bk9: 64a 5274149i bk10: 4a 5275285i bk11: 4a 5275277i bk12: 0a 5275314i bk13: 0a 5275317i bk14: 40a 5274772i bk15: 42a 5274620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00489715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5275313 n_nop=5273670 n_act=33 n_pre=19 n_req=983 n_rd=1020 n_write=571 bw_util=0.0006032
n_activity=10374 dram_eff=0.3067
bk0: 112a 5273516i bk1: 112a 5273529i bk2: 80a 5273824i bk3: 76a 5273937i bk4: 84a 5273631i bk5: 84a 5273587i bk6: 128a 5273408i bk7: 124a 5273175i bk8: 64a 5273925i bk9: 64a 5274036i bk10: 4a 5275286i bk11: 4a 5275283i bk12: 0a 5275309i bk13: 0a 5275316i bk14: 40a 5274672i bk15: 44a 5274517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00504311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5275313 n_nop=5273635 n_act=34 n_pre=20 n_req=997 n_rd=1034 n_write=590 bw_util=0.0006157
n_activity=10773 dram_eff=0.3015
bk0: 112a 5273719i bk1: 116a 5273490i bk2: 80a 5274019i bk3: 76a 5273847i bk4: 84a 5273588i bk5: 88a 5273552i bk6: 128a 5273422i bk7: 128a 5273271i bk8: 64a 5274138i bk9: 66a 5274202i bk10: 4a 5275278i bk11: 4a 5275288i bk12: 0a 5275312i bk13: 0a 5275315i bk14: 40a 5274777i bk15: 44a 5274603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0043241
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5275313 n_nop=5273649 n_act=36 n_pre=22 n_req=992 n_rd=1028 n_write=578 bw_util=0.0006089
n_activity=10625 dram_eff=0.3023
bk0: 112a 5273482i bk1: 116a 5273539i bk2: 80a 5273928i bk3: 76a 5273894i bk4: 82a 5273555i bk5: 88a 5273519i bk6: 124a 5273324i bk7: 128a 5273237i bk8: 66a 5274046i bk9: 64a 5274197i bk10: 4a 5275280i bk11: 4a 5275285i bk12: 0a 5275309i bk13: 0a 5275313i bk14: 40a 5274717i bk15: 44a 5274580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00491307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5275313 n_nop=5273664 n_act=29 n_pre=15 n_req=989 n_rd=1020 n_write=585 bw_util=0.0006085
n_activity=10305 dram_eff=0.3115
bk0: 104a 5273692i bk1: 112a 5273604i bk2: 76a 5274068i bk3: 76a 5273890i bk4: 84a 5273522i bk5: 88a 5273492i bk6: 128a 5273286i bk7: 128a 5273283i bk8: 64a 5274073i bk9: 66a 5274052i bk10: 4a 5275267i bk11: 2a 5275284i bk12: 0a 5275311i bk13: 0a 5275315i bk14: 44a 5274643i bk15: 44a 5274479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00510301
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5275313 n_nop=5273680 n_act=31 n_pre=18 n_req=981 n_rd=1014 n_write=570 bw_util=0.0006005
n_activity=10546 dram_eff=0.3004
bk0: 106a 5273598i bk1: 114a 5273543i bk2: 76a 5273881i bk3: 76a 5274024i bk4: 84a 5273798i bk5: 86a 5273630i bk6: 128a 5273385i bk7: 124a 5273458i bk8: 64a 5274076i bk9: 64a 5274264i bk10: 4a 5275278i bk11: 0a 5275308i bk12: 0a 5275311i bk13: 0a 5275314i bk14: 44a 5274667i bk15: 44a 5274661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00457224

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92080, Miss = 258, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 91712, Miss = 255, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 91496, Miss = 256, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 93084, Miss = 254, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 90355, Miss = 256, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 91658, Miss = 261, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 92227, Miss = 254, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 92443, Miss = 260, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 91444, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 93340, Miss = 258, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 94889, Miss = 253, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 92920, Miss = 254, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1107648
L2_total_cache_misses = 3071
L2_total_cache_miss_rate = 0.0028
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 541374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 562306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3276778
icnt_total_pkts_simt_to_mem=1691685
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.2722
	minimum = 6
	maximum = 311
Network latency average = 23.0947
	minimum = 6
	maximum = 276
Slowest packet = 2043603
Flit latency average = 29.0901
	minimum = 6
	maximum = 272
Slowest flit = 4513088
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0267537
	minimum = 0 (at node 0)
	maximum = 0.184552 (at node 12)
Accepted packet rate average = 0.0267537
	minimum = 0 (at node 0)
	maximum = 0.184552 (at node 12)
Injected flit rate average = 0.0599645
	minimum = 0 (at node 0)
	maximum = 0.281115 (at node 12)
Accepted flit rate average= 0.0599645
	minimum = 0 (at node 0)
	maximum = 0.545658 (at node 12)
Injected packet length average = 2.24136
Accepted packet length average = 2.24136
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6923 (29 samples)
	minimum = 6 (29 samples)
	maximum = 154.621 (29 samples)
Network latency average = 12.7653 (29 samples)
	minimum = 6 (29 samples)
	maximum = 127.069 (29 samples)
Flit latency average = 13.5591 (29 samples)
	minimum = 6 (29 samples)
	maximum = 123.552 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.00764931 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0543412 (29 samples)
Accepted packet rate average = 0.00764931 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0543412 (29 samples)
Injected flit rate average = 0.0172257 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0846045 (29 samples)
Accepted flit rate average = 0.0172257 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.16192 (29 samples)
Injected packet size average = 2.25193 (29 samples)
Accepted packet size average = 2.25193 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 9 sec (8409 sec)
gpgpu_simulation_rate = 10282 (inst/sec)
gpgpu_simulation_rate = 627 (cycle/sec)
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5275313)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5275313)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110,5275313), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 5275813  inst.: 86478764 (ipc=18.4) sim_rate=10282 (inst/sec) elapsed = 0:2:20:10 / Tue Jan 29 20:49:47 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1089,5275313), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 14.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 30 
gpu_sim_cycle = 1090
gpu_sim_insn = 9243
gpu_ipc =       8.4798
gpu_tot_sim_cycle = 5276403
gpu_tot_sim_insn = 86478820
gpu_tot_ipc =      16.3897
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2388867
gpu_total_sim_rate=10282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1837346
	L1I_total_cache_misses = 4382
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 128364, Miss = 70144, Miss_rate = 0.546, Pending_hits = 788, Reservation_fails = 209638
	L1D_cache_core[2]: Access = 203703, Miss = 136127, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405878
	L1D_cache_core[3]: Access = 190778, Miss = 135619, Miss_rate = 0.711, Pending_hits = 864, Reservation_fails = 404368
	L1D_cache_core[4]: Access = 154334, Miss = 135716, Miss_rate = 0.879, Pending_hits = 504, Reservation_fails = 401660
	L1D_cache_core[5]: Access = 78537, Miss = 67552, Miss_rate = 0.860, Pending_hits = 247, Reservation_fails = 199144
	L1D_cache_core[6]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 128364, Miss = 69620, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205940
	L1D_cache_core[10]: Access = 203703, Miss = 136425, Miss_rate = 0.670, Pending_hits = 1028, Reservation_fails = 407427
	L1D_cache_core[11]: Access = 190778, Miss = 135774, Miss_rate = 0.712, Pending_hits = 898, Reservation_fails = 402498
	L1D_cache_core[12]: Access = 154334, Miss = 136187, Miss_rate = 0.882, Pending_hits = 486, Reservation_fails = 400406
	L1D_cache_core[13]: Access = 78537, Miss = 67734, Miss_rate = 0.862, Pending_hits = 273, Reservation_fails = 197977
	L1D_cache_core[14]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1602626
	L1D_total_cache_misses = 1097896
	L1D_total_cache_miss_rate = 0.6851
	L1D_total_cache_pending_hits = 7711
	L1D_total_cache_reservation_fails = 3240886
	L1D_cache_data_port_util = 0.058
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 293343
	L1C_total_cache_misses = 736
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2341
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 487952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 541609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2406840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292607
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 555775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 834030
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1832964
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4382
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 96356480
gpgpu_n_tot_w_icount = 3011140
gpgpu_n_stall_shd_mem = 4459739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 512
gpgpu_n_mem_read_global = 541609
gpgpu_n_mem_write_global = 564842
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 25
gpgpu_n_load_insn  = 10417068
gpgpu_n_store_insn = 675038
gpgpu_n_shmem_insn = 54764
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8771147
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2341
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2341
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4456174
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6352924	W0_Idle:2095179	W0_Scoreboard:5629217	W1:101058	W2:2589	W3:2570	W4:2779	W5:2561	W6:2480	W7:2480	W8:127597	W9:2387	W10:2387	W11:2387	W12:2445	W13:2532	W14:3401	W15:5622	W16:8096	W17:5532	W18:3374	W19:2532	W20:2445	W21:2387	W22:2387	W23:2387	W24:2394	W25:2387	W26:2387	W27:2387	W28:2387	W29:2387	W30:2387	W31:2395	W32:2697614
traffic_breakdown_coretomem[CONST_ACC_R] = 200 {8:25,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4332872 {8:541609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23143952 {40:559054,72:84,136:5704,}
traffic_breakdown_coretomem[INST_ACC_R] = 5312 {8:664,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 68096 {40:16,136:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1800 {72:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73658824 {136:541609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4518736 {8:564842,}
traffic_breakdown_memtocore[INST_ACC_R] = 90304 {136:664,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4096 {8:512,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 5276402 
mrq_lat_table:3292 	84 	376 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	970709 	135671 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	450320 	81262 	575154 	916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42663 	87416 	180742 	196371 	34359 	83 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	140416 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9450 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.799999 17.666666 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 21.600000 13.250000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 21.600000 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 15.428572 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5926/196 = 30.234694
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        56        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        56        56        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        56        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        56        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3071
min_bank_accesses = 0!
chip skew: 517/507 = 1.02
number of total write accesses:
dram[0]:        52        50        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        52        50        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        52        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        52        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2855
min_bank_accesses = 0!
chip skew: 480/471 = 1.02
average mf latency per bank:
dram[0]:      29380     30499     38664     39749     37919     40044     29759     29737     50860     44055      4869      5092    none      none       49339     53140
dram[1]:      29984     30575     38959     40046     41700     44043     29768     30635     46441     45050      4867      5110    none      none       50804     49997
dram[2]:      29633     28486     37897     39774     38821     38532     29537     29385     45227     44558      5089      4895    none      none       48925     48559
dram[3]:      30007     29268     38321     40996     42328     41952     30791     30011     48668     44593      5158      4908    none      none       50031     50852
dram[4]:      31372     29761     38909     40629     38976     40763     29462     29986     44484     48424      5129      2953    none      none       48246     50138
dram[5]:      34215     29724     42577     42319     45240     44228     32401     31116     51896     46630      5163    none      none      none       63328     50711
maximum mf latency per bank:
dram[0]:        597       518       568       566       554       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       587       564       584       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       566       641       560       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       574       346       255         0         0       519       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5276403 n_nop=5274749 n_act=34 n_pre=20 n_req=984 n_rd=1026 n_write=574 bw_util=0.0006065
n_activity=10544 dram_eff=0.3035
bk0: 114a 5274619i bk1: 112a 5274673i bk2: 80a 5275103i bk3: 76a 5275073i bk4: 84a 5274746i bk5: 84a 5274644i bk6: 128a 5274488i bk7: 128a 5274375i bk8: 66a 5275088i bk9: 64a 5275239i bk10: 4a 5276375i bk11: 4a 5276367i bk12: 0a 5276404i bk13: 0a 5276407i bk14: 40a 5275862i bk15: 42a 5275710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00489614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5276403 n_nop=5274760 n_act=33 n_pre=19 n_req=983 n_rd=1020 n_write=571 bw_util=0.0006031
n_activity=10374 dram_eff=0.3067
bk0: 112a 5274606i bk1: 112a 5274619i bk2: 80a 5274914i bk3: 76a 5275027i bk4: 84a 5274721i bk5: 84a 5274677i bk6: 128a 5274498i bk7: 124a 5274265i bk8: 64a 5275015i bk9: 64a 5275126i bk10: 4a 5276376i bk11: 4a 5276373i bk12: 0a 5276399i bk13: 0a 5276406i bk14: 40a 5275762i bk15: 44a 5275607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00504207
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5276403 n_nop=5274725 n_act=34 n_pre=20 n_req=997 n_rd=1034 n_write=590 bw_util=0.0006156
n_activity=10773 dram_eff=0.3015
bk0: 112a 5274809i bk1: 116a 5274580i bk2: 80a 5275109i bk3: 76a 5274937i bk4: 84a 5274678i bk5: 88a 5274642i bk6: 128a 5274512i bk7: 128a 5274361i bk8: 64a 5275228i bk9: 66a 5275292i bk10: 4a 5276368i bk11: 4a 5276378i bk12: 0a 5276402i bk13: 0a 5276405i bk14: 40a 5275867i bk15: 44a 5275693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00432321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5276403 n_nop=5274739 n_act=36 n_pre=22 n_req=992 n_rd=1028 n_write=578 bw_util=0.0006087
n_activity=10625 dram_eff=0.3023
bk0: 112a 5274572i bk1: 116a 5274629i bk2: 80a 5275018i bk3: 76a 5274984i bk4: 82a 5274645i bk5: 88a 5274609i bk6: 124a 5274414i bk7: 128a 5274327i bk8: 66a 5275136i bk9: 64a 5275287i bk10: 4a 5276370i bk11: 4a 5276375i bk12: 0a 5276399i bk13: 0a 5276403i bk14: 40a 5275807i bk15: 44a 5275670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00491206
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5276403 n_nop=5274754 n_act=29 n_pre=15 n_req=989 n_rd=1020 n_write=585 bw_util=0.0006084
n_activity=10305 dram_eff=0.3115
bk0: 104a 5274782i bk1: 112a 5274694i bk2: 76a 5275158i bk3: 76a 5274980i bk4: 84a 5274612i bk5: 88a 5274582i bk6: 128a 5274376i bk7: 128a 5274373i bk8: 64a 5275163i bk9: 66a 5275142i bk10: 4a 5276357i bk11: 2a 5276374i bk12: 0a 5276401i bk13: 0a 5276405i bk14: 44a 5275733i bk15: 44a 5275569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00510196
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5276403 n_nop=5274770 n_act=31 n_pre=18 n_req=981 n_rd=1014 n_write=570 bw_util=0.0006004
n_activity=10546 dram_eff=0.3004
bk0: 106a 5274688i bk1: 114a 5274633i bk2: 76a 5274971i bk3: 76a 5275114i bk4: 84a 5274888i bk5: 86a 5274720i bk6: 128a 5274475i bk7: 124a 5274548i bk8: 64a 5275166i bk9: 64a 5275354i bk10: 4a 5276368i bk11: 0a 5276398i bk12: 0a 5276401i bk13: 0a 5276404i bk14: 44a 5275757i bk15: 44a 5275751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0045713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92080, Miss = 258, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 91712, Miss = 255, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 91496, Miss = 256, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 93084, Miss = 254, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 90355, Miss = 256, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 91658, Miss = 261, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 92227, Miss = 254, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 92443, Miss = 260, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 91444, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 93343, Miss = 258, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 94889, Miss = 253, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 92921, Miss = 254, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1107652
L2_total_cache_misses = 3071
L2_total_cache_miss_rate = 0.0028
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 541375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 562307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 589
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3276794
icnt_total_pkts_simt_to_mem=1691690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.625
	minimum = 6
	maximum = 10
Network latency average = 7.625
	minimum = 6
	maximum = 10
Slowest packet = 2215297
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 4968463
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 14)
Accepted packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 14)
Injected flit rate average = 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0100917 (at node 24)
Accepted flit rate average= 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0146789 (at node 14)
Injected packet length average = 2.625
Accepted packet length average = 2.625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4568 (30 samples)
	minimum = 6 (30 samples)
	maximum = 149.8 (30 samples)
Network latency average = 12.594 (30 samples)
	minimum = 6 (30 samples)
	maximum = 123.167 (30 samples)
Flit latency average = 13.3071 (30 samples)
	minimum = 6 (30 samples)
	maximum = 119.633 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0074034 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0526522 (30 samples)
Accepted packet rate average = 0.0074034 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0526522 (30 samples)
Injected flit rate average = 0.0166753 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0821207 (30 samples)
Accepted flit rate average = 0.0166753 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.157012 (30 samples)
Injected packet size average = 2.25239 (30 samples)
Accepted packet size average = 2.25239 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 10 sec (8410 sec)
gpgpu_simulation_rate = 10282 (inst/sec)
gpgpu_simulation_rate = 627 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5276403)
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5276403)
GPGPU-Sim uArch: cycles simulated: 5278403  inst.: 86505982 (ipc=13.6) sim_rate=10284 (inst/sec) elapsed = 0:2:20:11 / Tue Jan 29 20:49:48 2019
GPGPU-Sim uArch: cycles simulated: 5281403  inst.: 86514613 (ipc= 7.2) sim_rate=10284 (inst/sec) elapsed = 0:2:20:12 / Tue Jan 29 20:49:49 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5896,5276403), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 31 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 5284403  inst.: 86517175 (ipc= 4.8) sim_rate=10283 (inst/sec) elapsed = 0:2:20:13 / Tue Jan 29 20:49:50 2019
GPGPU-Sim uArch: cycles simulated: 5288403  inst.: 86517458 (ipc= 3.2) sim_rate=10282 (inst/sec) elapsed = 0:2:20:14 / Tue Jan 29 20:49:51 2019
GPGPU-Sim uArch: cycles simulated: 5291903  inst.: 86517707 (ipc= 2.5) sim_rate=10281 (inst/sec) elapsed = 0:2:20:15 / Tue Jan 29 20:49:52 2019
GPGPU-Sim uArch: cycles simulated: 5295903  inst.: 86517989 (ipc= 2.0) sim_rate=10280 (inst/sec) elapsed = 0:2:20:16 / Tue Jan 29 20:49:53 2019
GPGPU-Sim uArch: cycles simulated: 5299403  inst.: 86518239 (ipc= 1.7) sim_rate=10278 (inst/sec) elapsed = 0:2:20:17 / Tue Jan 29 20:49:54 2019
GPGPU-Sim uArch: cycles simulated: 5303403  inst.: 86518522 (ipc= 1.5) sim_rate=10277 (inst/sec) elapsed = 0:2:20:18 / Tue Jan 29 20:49:55 2019
GPGPU-Sim uArch: cycles simulated: 5306903  inst.: 86518771 (ipc= 1.3) sim_rate=10276 (inst/sec) elapsed = 0:2:20:19 / Tue Jan 29 20:49:56 2019
GPGPU-Sim uArch: cycles simulated: 5310903  inst.: 86519054 (ipc= 1.2) sim_rate=10275 (inst/sec) elapsed = 0:2:20:20 / Tue Jan 29 20:49:57 2019
GPGPU-Sim uArch: cycles simulated: 5314403  inst.: 86519303 (ipc= 1.1) sim_rate=10274 (inst/sec) elapsed = 0:2:20:21 / Tue Jan 29 20:49:58 2019
GPGPU-Sim uArch: cycles simulated: 5317403  inst.: 86519513 (ipc= 1.0) sim_rate=10273 (inst/sec) elapsed = 0:2:20:22 / Tue Jan 29 20:49:59 2019
GPGPU-Sim uArch: cycles simulated: 5321403  inst.: 86519805 (ipc= 0.9) sim_rate=10271 (inst/sec) elapsed = 0:2:20:23 / Tue Jan 29 20:50:00 2019
GPGPU-Sim uArch: cycles simulated: 5324903  inst.: 86520046 (ipc= 0.9) sim_rate=10270 (inst/sec) elapsed = 0:2:20:24 / Tue Jan 29 20:50:01 2019
GPGPU-Sim uArch: cycles simulated: 5328403  inst.: 86520297 (ipc= 0.8) sim_rate=10269 (inst/sec) elapsed = 0:2:20:25 / Tue Jan 29 20:50:02 2019
GPGPU-Sim uArch: cycles simulated: 5331903  inst.: 86520549 (ipc= 0.8) sim_rate=10268 (inst/sec) elapsed = 0:2:20:26 / Tue Jan 29 20:50:03 2019
GPGPU-Sim uArch: cycles simulated: 5335403  inst.: 86520797 (ipc= 0.7) sim_rate=10267 (inst/sec) elapsed = 0:2:20:27 / Tue Jan 29 20:50:04 2019
GPGPU-Sim uArch: cycles simulated: 5339403  inst.: 86521080 (ipc= 0.7) sim_rate=10265 (inst/sec) elapsed = 0:2:20:28 / Tue Jan 29 20:50:05 2019
GPGPU-Sim uArch: cycles simulated: 5342903  inst.: 86521328 (ipc= 0.6) sim_rate=10264 (inst/sec) elapsed = 0:2:20:29 / Tue Jan 29 20:50:06 2019
GPGPU-Sim uArch: cycles simulated: 5346903  inst.: 86521613 (ipc= 0.6) sim_rate=10263 (inst/sec) elapsed = 0:2:20:30 / Tue Jan 29 20:50:07 2019
GPGPU-Sim uArch: cycles simulated: 5350403  inst.: 86521860 (ipc= 0.6) sim_rate=10262 (inst/sec) elapsed = 0:2:20:31 / Tue Jan 29 20:50:08 2019
GPGPU-Sim uArch: cycles simulated: 5353903  inst.: 86522103 (ipc= 0.6) sim_rate=10261 (inst/sec) elapsed = 0:2:20:32 / Tue Jan 29 20:50:09 2019
GPGPU-Sim uArch: cycles simulated: 5357903  inst.: 86522393 (ipc= 0.5) sim_rate=10259 (inst/sec) elapsed = 0:2:20:33 / Tue Jan 29 20:50:10 2019
GPGPU-Sim uArch: cycles simulated: 5361903  inst.: 86522677 (ipc= 0.5) sim_rate=10258 (inst/sec) elapsed = 0:2:20:34 / Tue Jan 29 20:50:11 2019
GPGPU-Sim uArch: cycles simulated: 5365403  inst.: 86522924 (ipc= 0.5) sim_rate=10257 (inst/sec) elapsed = 0:2:20:35 / Tue Jan 29 20:50:12 2019
GPGPU-Sim uArch: cycles simulated: 5368903  inst.: 86523167 (ipc= 0.5) sim_rate=10256 (inst/sec) elapsed = 0:2:20:36 / Tue Jan 29 20:50:13 2019
GPGPU-Sim uArch: cycles simulated: 5372403  inst.: 86523419 (ipc= 0.5) sim_rate=10255 (inst/sec) elapsed = 0:2:20:37 / Tue Jan 29 20:50:14 2019
GPGPU-Sim uArch: cycles simulated: 5376403  inst.: 86523699 (ipc= 0.4) sim_rate=10254 (inst/sec) elapsed = 0:2:20:38 / Tue Jan 29 20:50:15 2019
GPGPU-Sim uArch: cycles simulated: 5380403  inst.: 86523989 (ipc= 0.4) sim_rate=10252 (inst/sec) elapsed = 0:2:20:39 / Tue Jan 29 20:50:16 2019
GPGPU-Sim uArch: cycles simulated: 5383903  inst.: 86524231 (ipc= 0.4) sim_rate=10251 (inst/sec) elapsed = 0:2:20:40 / Tue Jan 29 20:50:17 2019
GPGPU-Sim uArch: cycles simulated: 5387903  inst.: 86524520 (ipc= 0.4) sim_rate=10250 (inst/sec) elapsed = 0:2:20:41 / Tue Jan 29 20:50:18 2019
GPGPU-Sim uArch: cycles simulated: 5391403  inst.: 86524763 (ipc= 0.4) sim_rate=10249 (inst/sec) elapsed = 0:2:20:42 / Tue Jan 29 20:50:19 2019
GPGPU-Sim uArch: cycles simulated: 5394903  inst.: 86525015 (ipc= 0.4) sim_rate=10248 (inst/sec) elapsed = 0:2:20:43 / Tue Jan 29 20:50:20 2019
GPGPU-Sim uArch: cycles simulated: 5398403  inst.: 86525267 (ipc= 0.4) sim_rate=10246 (inst/sec) elapsed = 0:2:20:44 / Tue Jan 29 20:50:21 2019
GPGPU-Sim uArch: cycles simulated: 5402403  inst.: 86525547 (ipc= 0.4) sim_rate=10245 (inst/sec) elapsed = 0:2:20:45 / Tue Jan 29 20:50:22 2019
GPGPU-Sim uArch: cycles simulated: 5405903  inst.: 86525799 (ipc= 0.4) sim_rate=10244 (inst/sec) elapsed = 0:2:20:46 / Tue Jan 29 20:50:23 2019
GPGPU-Sim uArch: cycles simulated: 5409403  inst.: 86526042 (ipc= 0.4) sim_rate=10243 (inst/sec) elapsed = 0:2:20:47 / Tue Jan 29 20:50:24 2019
GPGPU-Sim uArch: cycles simulated: 5412903  inst.: 86526289 (ipc= 0.3) sim_rate=10242 (inst/sec) elapsed = 0:2:20:48 / Tue Jan 29 20:50:25 2019
GPGPU-Sim uArch: cycles simulated: 5416903  inst.: 86526574 (ipc= 0.3) sim_rate=10241 (inst/sec) elapsed = 0:2:20:49 / Tue Jan 29 20:50:26 2019
GPGPU-Sim uArch: cycles simulated: 5420403  inst.: 86526821 (ipc= 0.3) sim_rate=10239 (inst/sec) elapsed = 0:2:20:50 / Tue Jan 29 20:50:27 2019
GPGPU-Sim uArch: cycles simulated: 5423903  inst.: 86527073 (ipc= 0.3) sim_rate=10238 (inst/sec) elapsed = 0:2:20:51 / Tue Jan 29 20:50:28 2019
GPGPU-Sim uArch: cycles simulated: 5427403  inst.: 86527325 (ipc= 0.3) sim_rate=10237 (inst/sec) elapsed = 0:2:20:52 / Tue Jan 29 20:50:29 2019
GPGPU-Sim uArch: cycles simulated: 5430903  inst.: 86527565 (ipc= 0.3) sim_rate=10236 (inst/sec) elapsed = 0:2:20:53 / Tue Jan 29 20:50:30 2019
GPGPU-Sim uArch: cycles simulated: 5434403  inst.: 86527815 (ipc= 0.3) sim_rate=10235 (inst/sec) elapsed = 0:2:20:54 / Tue Jan 29 20:50:31 2019
GPGPU-Sim uArch: cycles simulated: 5437903  inst.: 86528067 (ipc= 0.3) sim_rate=10233 (inst/sec) elapsed = 0:2:20:55 / Tue Jan 29 20:50:32 2019
GPGPU-Sim uArch: cycles simulated: 5441903  inst.: 86528347 (ipc= 0.3) sim_rate=10232 (inst/sec) elapsed = 0:2:20:56 / Tue Jan 29 20:50:33 2019
GPGPU-Sim uArch: cycles simulated: 5444903  inst.: 86528557 (ipc= 0.3) sim_rate=10231 (inst/sec) elapsed = 0:2:20:57 / Tue Jan 29 20:50:34 2019
GPGPU-Sim uArch: cycles simulated: 5447903  inst.: 86528775 (ipc= 0.3) sim_rate=10230 (inst/sec) elapsed = 0:2:20:58 / Tue Jan 29 20:50:35 2019
GPGPU-Sim uArch: cycles simulated: 5449903  inst.: 86528920 (ipc= 0.3) sim_rate=10229 (inst/sec) elapsed = 0:2:20:59 / Tue Jan 29 20:50:36 2019
GPGPU-Sim uArch: cycles simulated: 5452403  inst.: 86529089 (ipc= 0.3) sim_rate=10228 (inst/sec) elapsed = 0:2:21:00 / Tue Jan 29 20:50:37 2019
GPGPU-Sim uArch: cycles simulated: 5454903  inst.: 86529271 (ipc= 0.3) sim_rate=10226 (inst/sec) elapsed = 0:2:21:01 / Tue Jan 29 20:50:38 2019
GPGPU-Sim uArch: cycles simulated: 5457903  inst.: 86529481 (ipc= 0.3) sim_rate=10225 (inst/sec) elapsed = 0:2:21:02 / Tue Jan 29 20:50:39 2019
GPGPU-Sim uArch: cycles simulated: 5460903  inst.: 86529692 (ipc= 0.3) sim_rate=10224 (inst/sec) elapsed = 0:2:21:03 / Tue Jan 29 20:50:40 2019
GPGPU-Sim uArch: cycles simulated: 5463903  inst.: 86529913 (ipc= 0.3) sim_rate=10223 (inst/sec) elapsed = 0:2:21:04 / Tue Jan 29 20:50:41 2019
GPGPU-Sim uArch: cycles simulated: 5466903  inst.: 86530125 (ipc= 0.3) sim_rate=10222 (inst/sec) elapsed = 0:2:21:05 / Tue Jan 29 20:50:42 2019
GPGPU-Sim uArch: cycles simulated: 5470403  inst.: 86530371 (ipc= 0.3) sim_rate=10220 (inst/sec) elapsed = 0:2:21:06 / Tue Jan 29 20:50:43 2019
GPGPU-Sim uArch: cycles simulated: 5473403  inst.: 86530587 (ipc= 0.3) sim_rate=10219 (inst/sec) elapsed = 0:2:21:07 / Tue Jan 29 20:50:44 2019
GPGPU-Sim uArch: cycles simulated: 5476903  inst.: 86530825 (ipc= 0.3) sim_rate=10218 (inst/sec) elapsed = 0:2:21:08 / Tue Jan 29 20:50:45 2019
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(0,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 5479403  inst.: 86536632 (ipc= 0.3) sim_rate=10218 (inst/sec) elapsed = 0:2:21:09 / Tue Jan 29 20:50:46 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (203615,5276403), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 31 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 1.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 31 
gpu_sim_cycle = 203616
gpu_sim_insn = 58708
gpu_ipc =       0.2883
gpu_tot_sim_cycle = 5480019
gpu_tot_sim_insn = 86537528
gpu_tot_ipc =      15.7915
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2388899
gpu_total_sim_rate=10218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1846234
	L1I_total_cache_misses = 4434
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 131464, Miss = 71310, Miss_rate = 0.542, Pending_hits = 788, Reservation_fails = 209686
	L1D_cache_core[2]: Access = 203798, Miss = 136191, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405925
	L1D_cache_core[3]: Access = 190778, Miss = 135619, Miss_rate = 0.711, Pending_hits = 864, Reservation_fails = 404368
	L1D_cache_core[4]: Access = 154334, Miss = 135716, Miss_rate = 0.879, Pending_hits = 504, Reservation_fails = 401660
	L1D_cache_core[5]: Access = 78537, Miss = 67552, Miss_rate = 0.860, Pending_hits = 247, Reservation_fails = 199144
	L1D_cache_core[6]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 128364, Miss = 69620, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205940
	L1D_cache_core[10]: Access = 203703, Miss = 136425, Miss_rate = 0.670, Pending_hits = 1028, Reservation_fails = 407427
	L1D_cache_core[11]: Access = 190778, Miss = 135774, Miss_rate = 0.712, Pending_hits = 898, Reservation_fails = 402498
	L1D_cache_core[12]: Access = 154334, Miss = 136187, Miss_rate = 0.882, Pending_hits = 486, Reservation_fails = 400406
	L1D_cache_core[13]: Access = 78537, Miss = 67734, Miss_rate = 0.862, Pending_hits = 273, Reservation_fails = 197977
	L1D_cache_core[14]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1605821
	L1D_total_cache_misses = 1099126
	L1D_total_cache_miss_rate = 0.6845
	L1D_total_cache_pending_hits = 7711
	L1D_total_cache_reservation_fails = 3240981
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 294568
	L1C_total_cache_misses = 736
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2341
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 488890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 542738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2406840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 293832
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 555876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 834125
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1841800
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4434
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 96851200
gpgpu_n_tot_w_icount = 3026600
gpgpu_n_stall_shd_mem = 4459927
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 512
gpgpu_n_mem_read_global = 542738
gpgpu_n_mem_write_global = 565970
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 25
gpgpu_n_load_insn  = 10420072
gpgpu_n_store_insn = 678040
gpgpu_n_shmem_insn = 56768
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8779292
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2341
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2341
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4456362
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6359049	W0_Idle:2305779	W0_Scoreboard:5816084	W1:115077	W2:2589	W3:2570	W4:2779	W5:2561	W6:2480	W7:2480	W8:127613	W9:2387	W10:2387	W11:2387	W12:2445	W13:2532	W14:3401	W15:5622	W16:8096	W17:5532	W18:3374	W19:2532	W20:2445	W21:2387	W22:2387	W23:2387	W24:2395	W25:2387	W26:2387	W27:2387	W28:2387	W29:2387	W30:2387	W31:2395	W32:2699038
traffic_breakdown_coretomem[CONST_ACC_R] = 200 {8:25,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4341904 {8:542738,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23201040 {40:560056,72:86,136:5828,}
traffic_breakdown_coretomem[INST_ACC_R] = 5360 {8:670,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 68096 {40:16,136:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1800 {72:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73812368 {136:542738,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4527760 {8:565970,}
traffic_breakdown_memtocore[INST_ACC_R] = 91120 {136:670,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4096 {8:512,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 5480018 
mrq_lat_table:3292 	84 	376 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	972951 	135686 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	452463 	81344 	575170 	938 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43703 	87456 	180756 	196400 	34365 	83 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	141544 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9856 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.799999 17.666666 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 21.600000 13.250000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 21.600000 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 15.428572 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5926/196 = 30.234694
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        56        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        56        56        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        56        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        56        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3071
min_bank_accesses = 0!
chip skew: 517/507 = 1.02
number of total write accesses:
dram[0]:        52        50        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        52        50        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        52        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        52        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2855
min_bank_accesses = 0!
chip skew: 480/471 = 1.02
average mf latency per bank:
dram[0]:      29380     30499     38664     39749     37919     40044     29946     30000     50860     44060      4869      5092    none      none       49339     53140
dram[1]:      29984     30575     38959     40046     41700     44043     29950     30906     46441     45050      4867      5110    none      none       50804     49997
dram[2]:      29633     28486     37897     39774     38821     38532     29719     29646     45227     44558      5089      4895    none      none       48925     48559
dram[3]:      30007     29268     38321     40996     42328     41952     30978     30274     48668     44593      5158      4908    none      none       50031     50852
dram[4]:      31372     29761     38909     40629     38976     40763     29727     30248     44484     48424      5129      3024    none      none       48246     50138
dram[5]:      34215     29724     42577     42319     45240     44228     32665     31322     51896     46630      5163    none      none      none       63328     50711
maximum mf latency per bank:
dram[0]:        597       518       568       566       554       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       587       564       584       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       566       641       560       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       574       346       255         0         0       519       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5480019 n_nop=5478365 n_act=34 n_pre=20 n_req=984 n_rd=1026 n_write=574 bw_util=0.0005839
n_activity=10544 dram_eff=0.3035
bk0: 114a 5478235i bk1: 112a 5478289i bk2: 80a 5478719i bk3: 76a 5478689i bk4: 84a 5478362i bk5: 84a 5478260i bk6: 128a 5478104i bk7: 128a 5477991i bk8: 66a 5478704i bk9: 64a 5478855i bk10: 4a 5479991i bk11: 4a 5479983i bk12: 0a 5480020i bk13: 0a 5480023i bk14: 40a 5479478i bk15: 42a 5479326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00471422
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5480019 n_nop=5478376 n_act=33 n_pre=19 n_req=983 n_rd=1020 n_write=571 bw_util=0.0005807
n_activity=10374 dram_eff=0.3067
bk0: 112a 5478222i bk1: 112a 5478235i bk2: 80a 5478530i bk3: 76a 5478643i bk4: 84a 5478337i bk5: 84a 5478293i bk6: 128a 5478114i bk7: 124a 5477881i bk8: 64a 5478631i bk9: 64a 5478742i bk10: 4a 5479992i bk11: 4a 5479989i bk12: 0a 5480015i bk13: 0a 5480022i bk14: 40a 5479378i bk15: 44a 5479223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00485473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5480019 n_nop=5478341 n_act=34 n_pre=20 n_req=997 n_rd=1034 n_write=590 bw_util=0.0005927
n_activity=10773 dram_eff=0.3015
bk0: 112a 5478425i bk1: 116a 5478196i bk2: 80a 5478725i bk3: 76a 5478553i bk4: 84a 5478294i bk5: 88a 5478258i bk6: 128a 5478128i bk7: 128a 5477977i bk8: 64a 5478844i bk9: 66a 5478908i bk10: 4a 5479984i bk11: 4a 5479994i bk12: 0a 5480018i bk13: 0a 5480021i bk14: 40a 5479483i bk15: 44a 5479309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00416258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5480019 n_nop=5478355 n_act=36 n_pre=22 n_req=992 n_rd=1028 n_write=578 bw_util=0.0005861
n_activity=10625 dram_eff=0.3023
bk0: 112a 5478188i bk1: 116a 5478245i bk2: 80a 5478634i bk3: 76a 5478600i bk4: 82a 5478261i bk5: 88a 5478225i bk6: 124a 5478030i bk7: 128a 5477943i bk8: 66a 5478752i bk9: 64a 5478903i bk10: 4a 5479986i bk11: 4a 5479991i bk12: 0a 5480015i bk13: 0a 5480019i bk14: 40a 5479423i bk15: 44a 5479286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00472955
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5480019 n_nop=5478370 n_act=29 n_pre=15 n_req=989 n_rd=1020 n_write=585 bw_util=0.0005858
n_activity=10305 dram_eff=0.3115
bk0: 104a 5478398i bk1: 112a 5478310i bk2: 76a 5478774i bk3: 76a 5478596i bk4: 84a 5478228i bk5: 88a 5478198i bk6: 128a 5477992i bk7: 128a 5477989i bk8: 64a 5478779i bk9: 66a 5478758i bk10: 4a 5479973i bk11: 2a 5479990i bk12: 0a 5480017i bk13: 0a 5480021i bk14: 44a 5479349i bk15: 44a 5479185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00491239
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5480019 n_nop=5478386 n_act=31 n_pre=18 n_req=981 n_rd=1014 n_write=570 bw_util=0.0005781
n_activity=10546 dram_eff=0.3004
bk0: 106a 5478304i bk1: 114a 5478249i bk2: 76a 5478587i bk3: 76a 5478730i bk4: 84a 5478504i bk5: 86a 5478336i bk6: 128a 5478091i bk7: 124a 5478164i bk8: 64a 5478782i bk9: 64a 5478970i bk10: 4a 5479984i bk11: 0a 5480014i bk12: 0a 5480017i bk13: 0a 5480020i bk14: 44a 5479373i bk15: 44a 5479367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00440144

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92229, Miss = 258, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 91930, Miss = 255, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 91642, Miss = 256, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 93300, Miss = 254, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 90501, Miss = 256, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 91874, Miss = 261, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 92373, Miss = 254, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 92659, Miss = 260, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 91660, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 93559, Miss = 258, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 95105, Miss = 253, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 93083, Miss = 254, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1109915
L2_total_cache_misses = 3071
L2_total_cache_miss_rate = 0.0028
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 542504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 563435
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 595
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3283597
icnt_total_pkts_simt_to_mem=1695455
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45824
	minimum = 6
	maximum = 140
Network latency average = 8.29563
	minimum = 6
	maximum = 129
Slowest packet = 2215358
Flit latency average = 7.68774
	minimum = 6
	maximum = 125
Slowest flit = 4968614
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000823264
	minimum = 0 (at node 0)
	maximum = 0.0106278 (at node 1)
Accepted packet rate average = 0.000823264
	minimum = 0 (at node 0)
	maximum = 0.0106278 (at node 1)
Injected flit rate average = 0.00192228
	minimum = 0 (at node 0)
	maximum = 0.0168061 (at node 1)
Accepted flit rate average= 0.00192228
	minimum = 0 (at node 0)
	maximum = 0.0321979 (at node 1)
Injected packet length average = 2.33495
Accepted packet length average = 2.33495
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2633 (31 samples)
	minimum = 6 (31 samples)
	maximum = 149.484 (31 samples)
Network latency average = 12.4553 (31 samples)
	minimum = 6 (31 samples)
	maximum = 123.355 (31 samples)
Flit latency average = 13.1259 (31 samples)
	minimum = 6 (31 samples)
	maximum = 119.806 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.00719113 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0512966 (31 samples)
Accepted packet rate average = 0.00719113 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0512966 (31 samples)
Injected flit rate average = 0.0161994 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0800138 (31 samples)
Accepted flit rate average = 0.0161994 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.152985 (31 samples)
Injected packet size average = 2.2527 (31 samples)
Accepted packet size average = 2.2527 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 21 min, 9 sec (8469 sec)
gpgpu_simulation_rate = 10218 (inst/sec)
gpgpu_simulation_rate = 647 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5480019)
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5480019)
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(1,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 5481519  inst.: 86637953 (ipc=67.0) sim_rate=10228 (inst/sec) elapsed = 0:2:21:10 / Tue Jan 29 20:50:47 2019
GPGPU-Sim uArch: cycles simulated: 5482519  inst.: 86722857 (ipc=74.1) sim_rate=10237 (inst/sec) elapsed = 0:2:21:11 / Tue Jan 29 20:50:48 2019
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(0,0,0) tid=(404,0,0)
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(0,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 5484019  inst.: 86846317 (ipc=77.2) sim_rate=10250 (inst/sec) elapsed = 0:2:21:12 / Tue Jan 29 20:50:49 2019
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(0,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 5485519  inst.: 86968345 (ipc=78.3) sim_rate=10264 (inst/sec) elapsed = 0:2:21:13 / Tue Jan 29 20:50:50 2019
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(0,0,0) tid=(349,0,0)
GPGPU-Sim uArch: cycles simulated: 5487019  inst.: 87091628 (ipc=79.2) sim_rate=10277 (inst/sec) elapsed = 0:2:21:14 / Tue Jan 29 20:50:51 2019
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(0,0,0) tid=(488,0,0)
GPGPU-Sim uArch: cycles simulated: 5488519  inst.: 87209364 (ipc=79.0) sim_rate=10290 (inst/sec) elapsed = 0:2:21:15 / Tue Jan 29 20:50:52 2019
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(1,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(1,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 5490019  inst.: 87333796 (ipc=79.6) sim_rate=10303 (inst/sec) elapsed = 0:2:21:16 / Tue Jan 29 20:50:53 2019
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(1,0,0) tid=(369,0,0)
GPGPU-Sim uArch: cycles simulated: 5491519  inst.: 87457426 (ipc=80.0) sim_rate=10317 (inst/sec) elapsed = 0:2:21:17 / Tue Jan 29 20:50:54 2019
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(0,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 5493019  inst.: 87579735 (ipc=80.2) sim_rate=10330 (inst/sec) elapsed = 0:2:21:18 / Tue Jan 29 20:50:55 2019
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(0,0,0) tid=(501,0,0)
GPGPU-Sim uArch: cycles simulated: 5494519  inst.: 87699739 (ipc=80.2) sim_rate=10343 (inst/sec) elapsed = 0:2:21:19 / Tue Jan 29 20:50:56 2019
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(0,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 5496519  inst.: 87863341 (ipc=80.4) sim_rate=10361 (inst/sec) elapsed = 0:2:21:20 / Tue Jan 29 20:50:57 2019
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(0,0,0) tid=(432,0,0)
GPGPU-Sim uArch: cycles simulated: 5498019  inst.: 87984453 (ipc=80.4) sim_rate=10374 (inst/sec) elapsed = 0:2:21:21 / Tue Jan 29 20:50:58 2019
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(1,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 5499519  inst.: 88107155 (ipc=80.5) sim_rate=10387 (inst/sec) elapsed = 0:2:21:22 / Tue Jan 29 20:50:59 2019
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(1,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 5501019  inst.: 88227067 (ipc=80.5) sim_rate=10400 (inst/sec) elapsed = 0:2:21:23 / Tue Jan 29 20:51:00 2019
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(0,0,0) tid=(372,0,0)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(1,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 5502519  inst.: 88348006 (ipc=80.5) sim_rate=10413 (inst/sec) elapsed = 0:2:21:24 / Tue Jan 29 20:51:01 2019
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(0,0,0) tid=(273,0,0)
GPGPU-Sim uArch: cycles simulated: 5504019  inst.: 88469023 (ipc=80.5) sim_rate=10426 (inst/sec) elapsed = 0:2:21:25 / Tue Jan 29 20:51:02 2019
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(0,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 5505519  inst.: 88586816 (ipc=80.4) sim_rate=10439 (inst/sec) elapsed = 0:2:21:26 / Tue Jan 29 20:51:03 2019
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(1,0,0) tid=(314,0,0)
GPGPU-Sim uArch: cycles simulated: 5507019  inst.: 88699153 (ipc=80.1) sim_rate=10451 (inst/sec) elapsed = 0:2:21:27 / Tue Jan 29 20:51:04 2019
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(1,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 5508519  inst.: 88816157 (ipc=80.0) sim_rate=10463 (inst/sec) elapsed = 0:2:21:28 / Tue Jan 29 20:51:05 2019
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(0,0,0) tid=(296,0,0)
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(1,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 5510519  inst.: 88962108 (ipc=79.5) sim_rate=10479 (inst/sec) elapsed = 0:2:21:29 / Tue Jan 29 20:51:06 2019
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(1,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 5512019  inst.: 89065999 (ipc=79.0) sim_rate=10490 (inst/sec) elapsed = 0:2:21:30 / Tue Jan 29 20:51:07 2019
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(0,0,0) tid=(366,0,0)
GPGPU-Sim uArch: cycles simulated: 5513519  inst.: 89166843 (ipc=78.5) sim_rate=10501 (inst/sec) elapsed = 0:2:21:31 / Tue Jan 29 20:51:08 2019
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(1,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 5515019  inst.: 89266976 (ipc=78.0) sim_rate=10511 (inst/sec) elapsed = 0:2:21:32 / Tue Jan 29 20:51:09 2019
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(1,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 5517019  inst.: 89388555 (ipc=77.1) sim_rate=10524 (inst/sec) elapsed = 0:2:21:33 / Tue Jan 29 20:51:10 2019
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(1,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 5519019  inst.: 89500809 (ipc=76.0) sim_rate=10536 (inst/sec) elapsed = 0:2:21:34 / Tue Jan 29 20:51:11 2019
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(0,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 5520519  inst.: 89579304 (ipc=75.1) sim_rate=10544 (inst/sec) elapsed = 0:2:21:35 / Tue Jan 29 20:51:12 2019
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(1,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 5522019  inst.: 89651676 (ipc=74.1) sim_rate=10552 (inst/sec) elapsed = 0:2:21:36 / Tue Jan 29 20:51:13 2019
GPGPU-Sim uArch: cycles simulated: 5523519  inst.: 89723142 (ipc=73.2) sim_rate=10559 (inst/sec) elapsed = 0:2:21:37 / Tue Jan 29 20:51:14 2019
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(1,0,0) tid=(293,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45289,5480019), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 32 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 5525519  inst.: 89805776 (ipc=71.8) sim_rate=10567 (inst/sec) elapsed = 0:2:21:38 / Tue Jan 29 20:51:15 2019
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(1,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 5527519  inst.: 89885064 (ipc=70.5) sim_rate=10575 (inst/sec) elapsed = 0:2:21:39 / Tue Jan 29 20:51:16 2019
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(1,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 5529519  inst.: 89965800 (ipc=69.3) sim_rate=10584 (inst/sec) elapsed = 0:2:21:40 / Tue Jan 29 20:51:17 2019
GPGPU-Sim uArch: cycles simulated: 5531019  inst.: 90024288 (ipc=68.4) sim_rate=10589 (inst/sec) elapsed = 0:2:21:41 / Tue Jan 29 20:51:18 2019
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(1,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 5533019  inst.: 90104952 (ipc=67.3) sim_rate=10598 (inst/sec) elapsed = 0:2:21:42 / Tue Jan 29 20:51:19 2019
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 5535019  inst.: 90185600 (ipc=66.3) sim_rate=10606 (inst/sec) elapsed = 0:2:21:43 / Tue Jan 29 20:51:20 2019
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(1,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 5537019  inst.: 90265336 (ipc=65.4) sim_rate=10614 (inst/sec) elapsed = 0:2:21:44 / Tue Jan 29 20:51:21 2019
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(1,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 5539019  inst.: 90345288 (ipc=64.5) sim_rate=10622 (inst/sec) elapsed = 0:2:21:45 / Tue Jan 29 20:51:22 2019
GPGPU-Sim uArch: cycles simulated: 5541019  inst.: 90424752 (ipc=63.7) sim_rate=10630 (inst/sec) elapsed = 0:2:21:46 / Tue Jan 29 20:51:23 2019
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(1,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 5542519  inst.: 90487664 (ipc=63.2) sim_rate=10636 (inst/sec) elapsed = 0:2:21:47 / Tue Jan 29 20:51:24 2019
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(1,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 5544519  inst.: 90566912 (ipc=62.5) sim_rate=10644 (inst/sec) elapsed = 0:2:21:48 / Tue Jan 29 20:51:25 2019
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(1,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 5546519  inst.: 90647720 (ipc=61.8) sim_rate=10653 (inst/sec) elapsed = 0:2:21:49 / Tue Jan 29 20:51:26 2019
GPGPU-Sim uArch: cycles simulated: 5548019  inst.: 90706704 (ipc=61.3) sim_rate=10658 (inst/sec) elapsed = 0:2:21:50 / Tue Jan 29 20:51:27 2019
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(1,0,0) tid=(309,0,0)
GPGPU-Sim uArch: cycles simulated: 5550019  inst.: 90786728 (ipc=60.7) sim_rate=10666 (inst/sec) elapsed = 0:2:21:51 / Tue Jan 29 20:51:28 2019
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(1,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 5551519  inst.: 90845032 (ipc=60.2) sim_rate=10672 (inst/sec) elapsed = 0:2:21:52 / Tue Jan 29 20:51:29 2019
GPGPU-Sim uArch: cycles simulated: 5553519  inst.: 90924248 (ipc=59.7) sim_rate=10680 (inst/sec) elapsed = 0:2:21:53 / Tue Jan 29 20:51:30 2019
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(1,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 5555519  inst.: 91002712 (ipc=59.1) sim_rate=10688 (inst/sec) elapsed = 0:2:21:54 / Tue Jan 29 20:51:31 2019
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(1,0,0) tid=(274,0,0)
GPGPU-Sim uArch: cycles simulated: 5558019  inst.: 91096430 (ipc=58.4) sim_rate=10698 (inst/sec) elapsed = 0:2:21:55 / Tue Jan 29 20:51:32 2019
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(1,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 5559519  inst.: 91154936 (ipc=58.1) sim_rate=10703 (inst/sec) elapsed = 0:2:21:56 / Tue Jan 29 20:51:33 2019
GPGPU-Sim uArch: cycles simulated: 5561019  inst.: 91213192 (ipc=57.7) sim_rate=10709 (inst/sec) elapsed = 0:2:21:57 / Tue Jan 29 20:51:34 2019
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(1,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 5563019  inst.: 91291576 (ipc=57.3) sim_rate=10717 (inst/sec) elapsed = 0:2:21:58 / Tue Jan 29 20:51:35 2019
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(1,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 5564519  inst.: 91347179 (ipc=56.9) sim_rate=10722 (inst/sec) elapsed = 0:2:21:59 / Tue Jan 29 20:51:36 2019
GPGPU-Sim uArch: cycles simulated: 5566019  inst.: 91405910 (ipc=56.6) sim_rate=10728 (inst/sec) elapsed = 0:2:22:00 / Tue Jan 29 20:51:37 2019
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(1,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 5567519  inst.: 91462118 (ipc=56.3) sim_rate=10733 (inst/sec) elapsed = 0:2:22:01 / Tue Jan 29 20:51:38 2019
GPGPU-Sim uArch: cycles simulated: 5569019  inst.: 91519562 (ipc=56.0) sim_rate=10739 (inst/sec) elapsed = 0:2:22:02 / Tue Jan 29 20:51:39 2019
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(1,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 5571019  inst.: 91592173 (ipc=55.5) sim_rate=10746 (inst/sec) elapsed = 0:2:22:03 / Tue Jan 29 20:51:40 2019
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(1,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 5572519  inst.: 91647964 (ipc=55.2) sim_rate=10751 (inst/sec) elapsed = 0:2:22:04 / Tue Jan 29 20:51:41 2019
GPGPU-Sim uArch: cycles simulated: 5574519  inst.: 91721222 (ipc=54.9) sim_rate=10759 (inst/sec) elapsed = 0:2:22:05 / Tue Jan 29 20:51:42 2019
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(1,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 5576519  inst.: 91787378 (ipc=54.4) sim_rate=10765 (inst/sec) elapsed = 0:2:22:06 / Tue Jan 29 20:51:43 2019
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(1,0,0) tid=(314,0,0)
GPGPU-Sim uArch: cycles simulated: 5578519  inst.: 91852504 (ipc=54.0) sim_rate=10771 (inst/sec) elapsed = 0:2:22:07 / Tue Jan 29 20:51:44 2019
GPGPU-Sim uArch: cycles simulated: 5580519  inst.: 91908950 (ipc=53.4) sim_rate=10777 (inst/sec) elapsed = 0:2:22:08 / Tue Jan 29 20:51:45 2019
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(1,0,0) tid=(328,0,0)
GPGPU-Sim uArch: cycles simulated: 5582519  inst.: 91957647 (ipc=52.9) sim_rate=10781 (inst/sec) elapsed = 0:2:22:09 / Tue Jan 29 20:51:46 2019
GPGPU-Sim uArch: cycles simulated: 5584019  inst.: 91990682 (ipc=52.4) sim_rate=10784 (inst/sec) elapsed = 0:2:22:10 / Tue Jan 29 20:51:47 2019
GPGPU-Sim uArch: cycles simulated: 5585519  inst.: 92016920 (ipc=51.9) sim_rate=10786 (inst/sec) elapsed = 0:2:22:11 / Tue Jan 29 20:51:48 2019
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(1,0,0) tid=(425,0,0)
GPGPU-Sim uArch: cycles simulated: 5588019  inst.: 92051618 (ipc=51.1) sim_rate=10788 (inst/sec) elapsed = 0:2:22:12 / Tue Jan 29 20:51:49 2019
GPGPU-Sim uArch: cycles simulated: 5590019  inst.: 92069032 (ipc=50.3) sim_rate=10789 (inst/sec) elapsed = 0:2:22:13 / Tue Jan 29 20:51:50 2019
GPGPU-Sim uArch: cycles simulated: 5592519  inst.: 92077869 (ipc=49.2) sim_rate=10789 (inst/sec) elapsed = 0:2:22:14 / Tue Jan 29 20:51:51 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113039,5480019), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 32 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 4.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 32 
gpu_sim_cycle = 113040
gpu_sim_insn = 5541004
gpu_ipc =      49.0181
gpu_tot_sim_cycle = 5593059
gpu_tot_sim_insn = 92078532
gpu_tot_ipc =      16.4630
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2388899
gpu_total_sim_rate=10789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1981814
	L1I_total_cache_misses = 4494
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 131464, Miss = 71310, Miss_rate = 0.542, Pending_hits = 788, Reservation_fails = 209686
	L1D_cache_core[2]: Access = 203798, Miss = 136191, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405925
	L1D_cache_core[3]: Access = 203706, Miss = 135811, Miss_rate = 0.667, Pending_hits = 1025, Reservation_fails = 404767
	L1D_cache_core[4]: Access = 190778, Miss = 135934, Miss_rate = 0.713, Pending_hits = 886, Reservation_fails = 405386
	L1D_cache_core[5]: Access = 78537, Miss = 67552, Miss_rate = 0.860, Pending_hits = 247, Reservation_fails = 199144
	L1D_cache_core[6]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 128364, Miss = 69620, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205940
	L1D_cache_core[10]: Access = 203703, Miss = 136425, Miss_rate = 0.670, Pending_hits = 1028, Reservation_fails = 407427
	L1D_cache_core[11]: Access = 190778, Miss = 135774, Miss_rate = 0.712, Pending_hits = 898, Reservation_fails = 402498
	L1D_cache_core[12]: Access = 154334, Miss = 136187, Miss_rate = 0.882, Pending_hits = 486, Reservation_fails = 400406
	L1D_cache_core[13]: Access = 78537, Miss = 67734, Miss_rate = 0.862, Pending_hits = 273, Reservation_fails = 197977
	L1D_cache_core[14]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1655193
	L1D_total_cache_misses = 1099536
	L1D_total_cache_miss_rate = 0.6643
	L1D_total_cache_pending_hits = 8254
	L1D_total_cache_reservation_fails = 3245106
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 311696
	L1C_total_cache_misses = 736
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2341
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 537309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543022
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2410965
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 310960
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 556002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 834125
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1977320
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4494
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 102828032
gpgpu_n_tot_w_icount = 3213376
gpgpu_n_stall_shd_mem = 4479552
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 512
gpgpu_n_mem_read_global = 543022
gpgpu_n_mem_write_global = 566096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 25
gpgpu_n_load_insn  = 11423072
gpgpu_n_store_insn = 680040
gpgpu_n_shmem_insn = 56768
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9287960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2341
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2341
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4475987
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6370608	W0_Idle:2326526	W0_Scoreboard:5913688	W1:115429	W2:2941	W3:2922	W4:3131	W5:2913	W6:2832	W7:2832	W8:138893	W9:2728	W10:2728	W11:2728	W12:2786	W13:2873	W14:3742	W15:5963	W16:8437	W17:5873	W18:3715	W19:2873	W20:2786	W21:2728	W22:2728	W23:2728	W24:2736	W25:2728	W26:2728	W27:2728	W28:2728	W29:2728	W30:2728	W31:2736	W32:2864227
traffic_breakdown_coretomem[CONST_ACC_R] = 200 {8:25,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4344176 {8:543022,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23218048 {40:560056,72:88,136:5952,}
traffic_breakdown_coretomem[INST_ACC_R] = 5392 {8:674,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 68096 {40:16,136:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1800 {72:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73850992 {136:543022,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4528768 {8:566096,}
traffic_breakdown_memtocore[INST_ACC_R] = 91664 {136:674,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4096 {8:512,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 5593058 
mrq_lat_table:3292 	84 	376 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	973360 	135687 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	452797 	81424 	575170 	938 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43924 	87496 	180768 	196411 	34365 	83 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	141670 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9969 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 21.799999 17.666666 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 21.600000 13.250000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 21.600000 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 15.428572 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5926/196 = 30.234694
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        56        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        56        56        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        56        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        56        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3071
min_bank_accesses = 0!
chip skew: 517/507 = 1.02
number of total write accesses:
dram[0]:        52        50        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        52        50        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        52        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        52        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2855
min_bank_accesses = 0!
chip skew: 480/471 = 1.02
average mf latency per bank:
dram[0]:      29380     30499     38664     39749     37937     40061     29977     30034     50860     44060      4869      5092    none      none       49339     53140
dram[1]:      29984     30575     38959     40046     41718     44060     29981     30937     46441     45050      4867      5110    none      none       50804     49997
dram[2]:      29633     28486     37897     39774     38838     38552     29751     29674     45227     44558      5089      4895    none      none       48925     48559
dram[3]:      30007     29268     38321     40996     42344     41972     31009     30302     48668     44593      5158      4908    none      none       50031     50852
dram[4]:      31372     29761     38909     40629     38994     40783     29762     30276     44484     48424      5129      3024    none      none       48246     50138
dram[5]:      34215     29724     42577     42319     45258     44246     32699     31349     51896     46630      5163    none      none      none       63328     50711
maximum mf latency per bank:
dram[0]:        597       518       568       566       554       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       587       564       584       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       566       641       560       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       574       346       255         0         0       519       506
dram[5]:        556       638       551       603       529       639       527       632       570       562       331         0         0         0       521       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5593059 n_nop=5591405 n_act=34 n_pre=20 n_req=984 n_rd=1026 n_write=574 bw_util=0.0005721
n_activity=10544 dram_eff=0.3035
bk0: 114a 5591275i bk1: 112a 5591329i bk2: 80a 5591759i bk3: 76a 5591729i bk4: 84a 5591402i bk5: 84a 5591300i bk6: 128a 5591144i bk7: 128a 5591031i bk8: 66a 5591744i bk9: 64a 5591895i bk10: 4a 5593031i bk11: 4a 5593023i bk12: 0a 5593060i bk13: 0a 5593063i bk14: 40a 5592518i bk15: 42a 5592366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00461894
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5593059 n_nop=5591416 n_act=33 n_pre=19 n_req=983 n_rd=1020 n_write=571 bw_util=0.0005689
n_activity=10374 dram_eff=0.3067
bk0: 112a 5591262i bk1: 112a 5591275i bk2: 80a 5591570i bk3: 76a 5591683i bk4: 84a 5591377i bk5: 84a 5591333i bk6: 128a 5591154i bk7: 124a 5590921i bk8: 64a 5591671i bk9: 64a 5591782i bk10: 4a 5593032i bk11: 4a 5593029i bk12: 0a 5593055i bk13: 0a 5593062i bk14: 40a 5592418i bk15: 44a 5592263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00475661
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5593059 n_nop=5591381 n_act=34 n_pre=20 n_req=997 n_rd=1034 n_write=590 bw_util=0.0005807
n_activity=10773 dram_eff=0.3015
bk0: 112a 5591465i bk1: 116a 5591236i bk2: 80a 5591765i bk3: 76a 5591593i bk4: 84a 5591334i bk5: 88a 5591298i bk6: 128a 5591168i bk7: 128a 5591017i bk8: 64a 5591884i bk9: 66a 5591948i bk10: 4a 5593024i bk11: 4a 5593034i bk12: 0a 5593058i bk13: 0a 5593061i bk14: 40a 5592523i bk15: 44a 5592349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00407845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5593059 n_nop=5591395 n_act=36 n_pre=22 n_req=992 n_rd=1028 n_write=578 bw_util=0.0005743
n_activity=10625 dram_eff=0.3023
bk0: 112a 5591228i bk1: 116a 5591285i bk2: 80a 5591674i bk3: 76a 5591640i bk4: 82a 5591301i bk5: 88a 5591265i bk6: 124a 5591070i bk7: 128a 5590983i bk8: 66a 5591792i bk9: 64a 5591943i bk10: 4a 5593026i bk11: 4a 5593031i bk12: 0a 5593055i bk13: 0a 5593059i bk14: 40a 5592463i bk15: 44a 5592326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00463396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5593059 n_nop=5591410 n_act=29 n_pre=15 n_req=989 n_rd=1020 n_write=585 bw_util=0.0005739
n_activity=10305 dram_eff=0.3115
bk0: 104a 5591438i bk1: 112a 5591350i bk2: 76a 5591814i bk3: 76a 5591636i bk4: 84a 5591268i bk5: 88a 5591238i bk6: 128a 5591032i bk7: 128a 5591029i bk8: 64a 5591819i bk9: 66a 5591798i bk10: 4a 5593013i bk11: 2a 5593030i bk12: 0a 5593057i bk13: 0a 5593061i bk14: 44a 5592389i bk15: 44a 5592225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00481311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5593059 n_nop=5591426 n_act=31 n_pre=18 n_req=981 n_rd=1014 n_write=570 bw_util=0.0005664
n_activity=10546 dram_eff=0.3004
bk0: 106a 5591344i bk1: 114a 5591289i bk2: 76a 5591627i bk3: 76a 5591770i bk4: 84a 5591544i bk5: 86a 5591376i bk6: 128a 5591131i bk7: 124a 5591204i bk8: 64a 5591822i bk9: 64a 5592010i bk10: 4a 5593024i bk11: 0a 5593054i bk12: 0a 5593057i bk13: 0a 5593060i bk14: 44a 5592413i bk15: 44a 5592407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00431249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92263, Miss = 258, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 91968, Miss = 255, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 91676, Miss = 256, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 93335, Miss = 254, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 90535, Miss = 256, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 91908, Miss = 261, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 92405, Miss = 254, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 92693, Miss = 260, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 91696, Miss = 252, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 93593, Miss = 258, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 95142, Miss = 253, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 93115, Miss = 254, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1110329
L2_total_cache_misses = 3071
L2_total_cache_miss_rate = 0.0028
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 542788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 563561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 599
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3285163
icnt_total_pkts_simt_to_mem=1696369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8816
	minimum = 6
	maximum = 110
Network latency average = 10.3478
	minimum = 6
	maximum = 93
Slowest packet = 2219943
Flit latency average = 9.12258
	minimum = 6
	maximum = 89
Slowest flit = 4979377
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00027129
	minimum = 0 (at node 0)
	maximum = 0.00196391 (at node 4)
Accepted packet rate average = 0.00027129
	minimum = 0 (at node 0)
	maximum = 0.00196391 (at node 4)
Injected flit rate average = 0.000812561
	minimum = 0 (at node 0)
	maximum = 0.00412243 (at node 4)
Accepted flit rate average= 0.000812561
	minimum = 0 (at node 0)
	maximum = 0.00762562 (at node 4)
Injected packet length average = 2.99517
Accepted packet length average = 2.99517
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1576 (32 samples)
	minimum = 6 (32 samples)
	maximum = 148.25 (32 samples)
Network latency average = 12.3894 (32 samples)
	minimum = 6 (32 samples)
	maximum = 122.406 (32 samples)
Flit latency average = 13.0008 (32 samples)
	minimum = 6 (32 samples)
	maximum = 118.844 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.00697489 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0497549 (32 samples)
Accepted packet rate average = 0.00697489 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0497549 (32 samples)
Injected flit rate average = 0.0157186 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0776422 (32 samples)
Accepted flit rate average = 0.0157186 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.148443 (32 samples)
Injected packet size average = 2.2536 (32 samples)
Accepted packet size average = 2.2536 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 22 min, 14 sec (8534 sec)
gpgpu_simulation_rate = 10789 (inst/sec)
gpgpu_simulation_rate = 655 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5593059)
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5593059)
GPGPU-Sim uArch: cycles simulated: 5594059  inst.: 92107268 (ipc=28.7) sim_rate=10791 (inst/sec) elapsed = 0:2:22:15 / Tue Jan 29 20:51:52 2019
GPGPU-Sim uArch: cycles simulated: 5596059  inst.: 92128548 (ipc=16.7) sim_rate=10792 (inst/sec) elapsed = 0:2:22:16 / Tue Jan 29 20:51:53 2019
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(1,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 5598059  inst.: 92154262 (ipc=15.1) sim_rate=10794 (inst/sec) elapsed = 0:2:22:17 / Tue Jan 29 20:51:54 2019
GPGPU-Sim uArch: cycles simulated: 5600059  inst.: 92212968 (ipc=19.2) sim_rate=10800 (inst/sec) elapsed = 0:2:22:18 / Tue Jan 29 20:51:55 2019
GPGPU-Sim uArch: cycles simulated: 5601559  inst.: 92222504 (ipc=16.9) sim_rate=10800 (inst/sec) elapsed = 0:2:22:19 / Tue Jan 29 20:51:56 2019
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(0,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 5603059  inst.: 92256509 (ipc=17.8) sim_rate=10802 (inst/sec) elapsed = 0:2:22:20 / Tue Jan 29 20:51:57 2019
GPGPU-Sim uArch: cycles simulated: 5604559  inst.: 92286660 (ipc=18.1) sim_rate=10805 (inst/sec) elapsed = 0:2:22:21 / Tue Jan 29 20:51:58 2019
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(0,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 5606059  inst.: 92329708 (ipc=19.3) sim_rate=10808 (inst/sec) elapsed = 0:2:22:22 / Tue Jan 29 20:51:59 2019
GPGPU-Sim uArch: cycles simulated: 5608059  inst.: 92365948 (ipc=19.2) sim_rate=10811 (inst/sec) elapsed = 0:2:22:23 / Tue Jan 29 20:52:00 2019
GPGPU-Sim uArch: cycles simulated: 5609559  inst.: 92397932 (ipc=19.4) sim_rate=10814 (inst/sec) elapsed = 0:2:22:24 / Tue Jan 29 20:52:01 2019
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(0,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 5611059  inst.: 92432060 (ipc=19.6) sim_rate=10817 (inst/sec) elapsed = 0:2:22:25 / Tue Jan 29 20:52:02 2019
GPGPU-Sim uArch: cycles simulated: 5612059  inst.: 92455260 (ipc=19.8) sim_rate=10818 (inst/sec) elapsed = 0:2:22:26 / Tue Jan 29 20:52:03 2019
GPGPU-Sim uArch: cycles simulated: 5613059  inst.: 92474140 (ipc=19.8) sim_rate=10819 (inst/sec) elapsed = 0:2:22:27 / Tue Jan 29 20:52:04 2019
GPGPU-Sim uArch: cycles simulated: 5614059  inst.: 92497452 (ipc=19.9) sim_rate=10820 (inst/sec) elapsed = 0:2:22:28 / Tue Jan 29 20:52:05 2019
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 5615559  inst.: 92529860 (ipc=20.1) sim_rate=10823 (inst/sec) elapsed = 0:2:22:29 / Tue Jan 29 20:52:06 2019
GPGPU-Sim uArch: cycles simulated: 5616559  inst.: 92550980 (ipc=20.1) sim_rate=10824 (inst/sec) elapsed = 0:2:22:30 / Tue Jan 29 20:52:07 2019
GPGPU-Sim uArch: cycles simulated: 5618059  inst.: 92586852 (ipc=20.3) sim_rate=10827 (inst/sec) elapsed = 0:2:22:31 / Tue Jan 29 20:52:08 2019
GPGPU-Sim uArch: cycles simulated: 5619559  inst.: 92616860 (ipc=20.3) sim_rate=10829 (inst/sec) elapsed = 0:2:22:32 / Tue Jan 29 20:52:09 2019
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(1,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 5621559  inst.: 92660804 (ipc=20.4) sim_rate=10833 (inst/sec) elapsed = 0:2:22:33 / Tue Jan 29 20:52:10 2019
GPGPU-Sim uArch: cycles simulated: 5623059  inst.: 92692100 (ipc=20.5) sim_rate=10836 (inst/sec) elapsed = 0:2:22:34 / Tue Jan 29 20:52:11 2019
GPGPU-Sim uArch: cycles simulated: 5624059  inst.: 92713204 (ipc=20.5) sim_rate=10837 (inst/sec) elapsed = 0:2:22:35 / Tue Jan 29 20:52:12 2019
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(1,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 5625559  inst.: 92746244 (ipc=20.5) sim_rate=10839 (inst/sec) elapsed = 0:2:22:36 / Tue Jan 29 20:52:13 2019
GPGPU-Sim uArch: cycles simulated: 5627059  inst.: 92781124 (ipc=20.7) sim_rate=10842 (inst/sec) elapsed = 0:2:22:37 / Tue Jan 29 20:52:14 2019
GPGPU-Sim uArch: cycles simulated: 5628559  inst.: 92810964 (ipc=20.6) sim_rate=10844 (inst/sec) elapsed = 0:2:22:38 / Tue Jan 29 20:52:15 2019
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(0,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 5630059  inst.: 92843380 (ipc=20.7) sim_rate=10847 (inst/sec) elapsed = 0:2:22:39 / Tue Jan 29 20:52:16 2019
GPGPU-Sim uArch: cycles simulated: 5631559  inst.: 92876004 (ipc=20.7) sim_rate=10850 (inst/sec) elapsed = 0:2:22:40 / Tue Jan 29 20:52:17 2019
GPGPU-Sim uArch: cycles simulated: 5633059  inst.: 92909236 (ipc=20.8) sim_rate=10852 (inst/sec) elapsed = 0:2:22:41 / Tue Jan 29 20:52:18 2019
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 5634559  inst.: 92939324 (ipc=20.7) sim_rate=10854 (inst/sec) elapsed = 0:2:22:42 / Tue Jan 29 20:52:19 2019
GPGPU-Sim uArch: cycles simulated: 5636059  inst.: 92973572 (ipc=20.8) sim_rate=10857 (inst/sec) elapsed = 0:2:22:43 / Tue Jan 29 20:52:20 2019
GPGPU-Sim uArch: cycles simulated: 5638059  inst.: 93016748 (ipc=20.8) sim_rate=10861 (inst/sec) elapsed = 0:2:22:44 / Tue Jan 29 20:52:21 2019
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(1,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 5639559  inst.: 93046436 (ipc=20.8) sim_rate=10863 (inst/sec) elapsed = 0:2:22:45 / Tue Jan 29 20:52:22 2019
GPGPU-Sim uArch: cycles simulated: 5641559  inst.: 93092268 (ipc=20.9) sim_rate=10867 (inst/sec) elapsed = 0:2:22:46 / Tue Jan 29 20:52:23 2019
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(0,0,0) tid=(505,0,0)
GPGPU-Sim uArch: cycles simulated: 5643059  inst.: 93125300 (ipc=20.9) sim_rate=10870 (inst/sec) elapsed = 0:2:22:47 / Tue Jan 29 20:52:24 2019
GPGPU-Sim uArch: cycles simulated: 5644059  inst.: 93145420 (ipc=20.9) sim_rate=10871 (inst/sec) elapsed = 0:2:22:48 / Tue Jan 29 20:52:25 2019
GPGPU-Sim uArch: cycles simulated: 5645559  inst.: 93179724 (ipc=21.0) sim_rate=10874 (inst/sec) elapsed = 0:2:22:49 / Tue Jan 29 20:52:26 2019
GPGPU-Sim uArch: cycles simulated: 5647059  inst.: 93211356 (ipc=21.0) sim_rate=10876 (inst/sec) elapsed = 0:2:22:50 / Tue Jan 29 20:52:27 2019
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(0,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 5648559  inst.: 93246028 (ipc=21.0) sim_rate=10879 (inst/sec) elapsed = 0:2:22:51 / Tue Jan 29 20:52:28 2019
GPGPU-Sim uArch: cycles simulated: 5650559  inst.: 93286804 (ipc=21.0) sim_rate=10882 (inst/sec) elapsed = 0:2:22:52 / Tue Jan 29 20:52:29 2019
GPGPU-Sim uArch: cycles simulated: 5652059  inst.: 93317668 (ipc=21.0) sim_rate=10885 (inst/sec) elapsed = 0:2:22:53 / Tue Jan 29 20:52:30 2019
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 5654059  inst.: 93365092 (ipc=21.1) sim_rate=10889 (inst/sec) elapsed = 0:2:22:54 / Tue Jan 29 20:52:31 2019
GPGPU-Sim uArch: cycles simulated: 5655559  inst.: 93394340 (ipc=21.1) sim_rate=10891 (inst/sec) elapsed = 0:2:22:55 / Tue Jan 29 20:52:32 2019
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(1,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 5657059  inst.: 93428972 (ipc=21.1) sim_rate=10894 (inst/sec) elapsed = 0:2:22:56 / Tue Jan 29 20:52:33 2019
GPGPU-Sim uArch: cycles simulated: 5658559  inst.: 93459300 (ipc=21.1) sim_rate=10896 (inst/sec) elapsed = 0:2:22:57 / Tue Jan 29 20:52:34 2019
GPGPU-Sim uArch: cycles simulated: 5659559  inst.: 93482188 (ipc=21.1) sim_rate=10897 (inst/sec) elapsed = 0:2:22:58 / Tue Jan 29 20:52:35 2019
GPGPU-Sim uArch: cycles simulated: 5661059  inst.: 93516844 (ipc=21.2) sim_rate=10900 (inst/sec) elapsed = 0:2:22:59 / Tue Jan 29 20:52:36 2019
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(1,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 5662059  inst.: 93534412 (ipc=21.1) sim_rate=10901 (inst/sec) elapsed = 0:2:23:00 / Tue Jan 29 20:52:37 2019
GPGPU-Sim uArch: cycles simulated: 5663559  inst.: 93569548 (ipc=21.1) sim_rate=10904 (inst/sec) elapsed = 0:2:23:01 / Tue Jan 29 20:52:38 2019
GPGPU-Sim uArch: cycles simulated: 5665059  inst.: 93603412 (ipc=21.2) sim_rate=10906 (inst/sec) elapsed = 0:2:23:02 / Tue Jan 29 20:52:39 2019
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(1,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 5667059  inst.: 93644700 (ipc=21.2) sim_rate=10910 (inst/sec) elapsed = 0:2:23:03 / Tue Jan 29 20:52:40 2019
GPGPU-Sim uArch: cycles simulated: 5668559  inst.: 93678100 (ipc=21.2) sim_rate=10913 (inst/sec) elapsed = 0:2:23:04 / Tue Jan 29 20:52:41 2019
GPGPU-Sim uArch: cycles simulated: 5670059  inst.: 93710404 (ipc=21.2) sim_rate=10915 (inst/sec) elapsed = 0:2:23:05 / Tue Jan 29 20:52:42 2019
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(1,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 5671559  inst.: 93744548 (ipc=21.2) sim_rate=10918 (inst/sec) elapsed = 0:2:23:06 / Tue Jan 29 20:52:43 2019
GPGPU-Sim uArch: cycles simulated: 5673559  inst.: 93785260 (ipc=21.2) sim_rate=10921 (inst/sec) elapsed = 0:2:23:07 / Tue Jan 29 20:52:44 2019
GPGPU-Sim uArch: cycles simulated: 5675059  inst.: 93816428 (ipc=21.2) sim_rate=10924 (inst/sec) elapsed = 0:2:23:08 / Tue Jan 29 20:52:45 2019
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(1,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 5676059  inst.: 93839820 (ipc=21.2) sim_rate=10925 (inst/sec) elapsed = 0:2:23:09 / Tue Jan 29 20:52:46 2019
GPGPU-Sim uArch: cycles simulated: 5677559  inst.: 93871820 (ipc=21.2) sim_rate=10928 (inst/sec) elapsed = 0:2:23:10 / Tue Jan 29 20:52:47 2019
GPGPU-Sim uArch: cycles simulated: 5679059  inst.: 93904164 (ipc=21.2) sim_rate=10930 (inst/sec) elapsed = 0:2:23:11 / Tue Jan 29 20:52:48 2019
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(1,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 5680559  inst.: 93940860 (ipc=21.3) sim_rate=10933 (inst/sec) elapsed = 0:2:23:12 / Tue Jan 29 20:52:49 2019
GPGPU-Sim uArch: cycles simulated: 5682059  inst.: 93975020 (ipc=21.3) sim_rate=10936 (inst/sec) elapsed = 0:2:23:13 / Tue Jan 29 20:52:50 2019
GPGPU-Sim uArch: cycles simulated: 5683059  inst.: 93995988 (ipc=21.3) sim_rate=10937 (inst/sec) elapsed = 0:2:23:14 / Tue Jan 29 20:52:51 2019
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(1,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 5684559  inst.: 94029356 (ipc=21.3) sim_rate=10940 (inst/sec) elapsed = 0:2:23:15 / Tue Jan 29 20:52:52 2019
GPGPU-Sim uArch: cycles simulated: 5686059  inst.: 94060252 (ipc=21.3) sim_rate=10942 (inst/sec) elapsed = 0:2:23:16 / Tue Jan 29 20:52:53 2019
GPGPU-Sim uArch: cycles simulated: 5687559  inst.: 94092132 (ipc=21.3) sim_rate=10944 (inst/sec) elapsed = 0:2:23:17 / Tue Jan 29 20:52:54 2019
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 5689059  inst.: 94120612 (ipc=21.3) sim_rate=10946 (inst/sec) elapsed = 0:2:23:18 / Tue Jan 29 20:52:55 2019
GPGPU-Sim uArch: cycles simulated: 5691059  inst.: 94159212 (ipc=21.2) sim_rate=10950 (inst/sec) elapsed = 0:2:23:19 / Tue Jan 29 20:52:56 2019
GPGPU-Sim uArch: cycles simulated: 5692559  inst.: 94188052 (ipc=21.2) sim_rate=10952 (inst/sec) elapsed = 0:2:23:20 / Tue Jan 29 20:52:57 2019
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(0,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 5694059  inst.: 94214628 (ipc=21.1) sim_rate=10953 (inst/sec) elapsed = 0:2:23:21 / Tue Jan 29 20:52:58 2019
GPGPU-Sim uArch: cycles simulated: 5695559  inst.: 94242748 (ipc=21.1) sim_rate=10955 (inst/sec) elapsed = 0:2:23:22 / Tue Jan 29 20:52:59 2019
GPGPU-Sim uArch: cycles simulated: 5697059  inst.: 94269884 (ipc=21.1) sim_rate=10957 (inst/sec) elapsed = 0:2:23:23 / Tue Jan 29 20:53:00 2019
GPGPU-Sim uArch: cycles simulated: 5698559  inst.: 94293124 (ipc=21.0) sim_rate=10959 (inst/sec) elapsed = 0:2:23:24 / Tue Jan 29 20:53:01 2019
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(1,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 5700559  inst.: 94327620 (ipc=20.9) sim_rate=10961 (inst/sec) elapsed = 0:2:23:25 / Tue Jan 29 20:53:02 2019
GPGPU-Sim uArch: cycles simulated: 5702059  inst.: 94355340 (ipc=20.9) sim_rate=10963 (inst/sec) elapsed = 0:2:23:26 / Tue Jan 29 20:53:03 2019
GPGPU-Sim uArch: cycles simulated: 5703059  inst.: 94368836 (ipc=20.8) sim_rate=10964 (inst/sec) elapsed = 0:2:23:27 / Tue Jan 29 20:53:04 2019
GPGPU-Sim uArch: cycles simulated: 5704559  inst.: 94396948 (ipc=20.8) sim_rate=10966 (inst/sec) elapsed = 0:2:23:28 / Tue Jan 29 20:53:05 2019
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(0,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 5706559  inst.: 94431516 (ipc=20.7) sim_rate=10968 (inst/sec) elapsed = 0:2:23:29 / Tue Jan 29 20:53:06 2019
GPGPU-Sim uArch: cycles simulated: 5708059  inst.: 94455588 (ipc=20.7) sim_rate=10970 (inst/sec) elapsed = 0:2:23:30 / Tue Jan 29 20:53:07 2019
GPGPU-Sim uArch: cycles simulated: 5710059  inst.: 94489780 (ipc=20.6) sim_rate=10973 (inst/sec) elapsed = 0:2:23:31 / Tue Jan 29 20:53:08 2019
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(1,0,0) tid=(345,0,0)
GPGPU-Sim uArch: cycles simulated: 5712059  inst.: 94523364 (ipc=20.5) sim_rate=10975 (inst/sec) elapsed = 0:2:23:32 / Tue Jan 29 20:53:09 2019
GPGPU-Sim uArch: cycles simulated: 5713559  inst.: 94549636 (ipc=20.5) sim_rate=10977 (inst/sec) elapsed = 0:2:23:33 / Tue Jan 29 20:53:10 2019
GPGPU-Sim uArch: cycles simulated: 5715059  inst.: 94571468 (ipc=20.4) sim_rate=10978 (inst/sec) elapsed = 0:2:23:34 / Tue Jan 29 20:53:11 2019
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(1,0,0) tid=(409,0,0)
GPGPU-Sim uArch: cycles simulated: 5716559  inst.: 94597580 (ipc=20.4) sim_rate=10980 (inst/sec) elapsed = 0:2:23:35 / Tue Jan 29 20:53:12 2019
GPGPU-Sim uArch: cycles simulated: 5718559  inst.: 94630116 (ipc=20.3) sim_rate=10983 (inst/sec) elapsed = 0:2:23:36 / Tue Jan 29 20:53:13 2019
GPGPU-Sim uArch: cycles simulated: 5720059  inst.: 94651148 (ipc=20.3) sim_rate=10984 (inst/sec) elapsed = 0:2:23:37 / Tue Jan 29 20:53:14 2019
GPGPU-Sim uArch: cycles simulated: 5722059  inst.: 94682572 (ipc=20.2) sim_rate=10986 (inst/sec) elapsed = 0:2:23:38 / Tue Jan 29 20:53:15 2019
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(0,0,0) tid=(481,0,0)
GPGPU-Sim uArch: cycles simulated: 5724059  inst.: 94715476 (ipc=20.1) sim_rate=10989 (inst/sec) elapsed = 0:2:23:39 / Tue Jan 29 20:53:16 2019
GPGPU-Sim uArch: cycles simulated: 5725559  inst.: 94736788 (ipc=20.1) sim_rate=10990 (inst/sec) elapsed = 0:2:23:40 / Tue Jan 29 20:53:17 2019
GPGPU-Sim uArch: cycles simulated: 5727559  inst.: 94773852 (ipc=20.0) sim_rate=10993 (inst/sec) elapsed = 0:2:23:41 / Tue Jan 29 20:53:18 2019
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(1,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 5729559  inst.: 94801500 (ipc=19.9) sim_rate=10995 (inst/sec) elapsed = 0:2:23:42 / Tue Jan 29 20:53:19 2019
GPGPU-Sim uArch: cycles simulated: 5731559  inst.: 94834404 (ipc=19.9) sim_rate=10997 (inst/sec) elapsed = 0:2:23:43 / Tue Jan 29 20:53:20 2019
GPGPU-Sim uArch: cycles simulated: 5733559  inst.: 94864396 (ipc=19.8) sim_rate=11000 (inst/sec) elapsed = 0:2:23:44 / Tue Jan 29 20:53:21 2019
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(0,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 5734559  inst.: 94881444 (ipc=19.8) sim_rate=11000 (inst/sec) elapsed = 0:2:23:45 / Tue Jan 29 20:53:22 2019
GPGPU-Sim uArch: cycles simulated: 5736559  inst.: 94912252 (ipc=19.7) sim_rate=11003 (inst/sec) elapsed = 0:2:23:46 / Tue Jan 29 20:53:23 2019
GPGPU-Sim uArch: cycles simulated: 5738059  inst.: 94937692 (ipc=19.7) sim_rate=11004 (inst/sec) elapsed = 0:2:23:47 / Tue Jan 29 20:53:24 2019
GPGPU-Sim uArch: cycles simulated: 5740059  inst.: 94965980 (ipc=19.6) sim_rate=11006 (inst/sec) elapsed = 0:2:23:48 / Tue Jan 29 20:53:25 2019
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(1,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 5742059  inst.: 94999588 (ipc=19.6) sim_rate=11009 (inst/sec) elapsed = 0:2:23:49 / Tue Jan 29 20:53:26 2019
GPGPU-Sim uArch: cycles simulated: 5744059  inst.: 95023924 (ipc=19.5) sim_rate=11010 (inst/sec) elapsed = 0:2:23:50 / Tue Jan 29 20:53:27 2019
GPGPU-Sim uArch: cycles simulated: 5746059  inst.: 95058332 (ipc=19.5) sim_rate=11013 (inst/sec) elapsed = 0:2:23:51 / Tue Jan 29 20:53:28 2019
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(0,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 5748059  inst.: 95088196 (ipc=19.4) sim_rate=11015 (inst/sec) elapsed = 0:2:23:52 / Tue Jan 29 20:53:29 2019
GPGPU-Sim uArch: cycles simulated: 5750059  inst.: 95118908 (ipc=19.4) sim_rate=11018 (inst/sec) elapsed = 0:2:23:53 / Tue Jan 29 20:53:30 2019
GPGPU-Sim uArch: cycles simulated: 5752059  inst.: 95151620 (ipc=19.3) sim_rate=11020 (inst/sec) elapsed = 0:2:23:54 / Tue Jan 29 20:53:31 2019
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(1,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 5754059  inst.: 95179844 (ipc=19.3) sim_rate=11022 (inst/sec) elapsed = 0:2:23:55 / Tue Jan 29 20:53:32 2019
GPGPU-Sim uArch: cycles simulated: 5755559  inst.: 95203956 (ipc=19.2) sim_rate=11024 (inst/sec) elapsed = 0:2:23:56 / Tue Jan 29 20:53:33 2019
GPGPU-Sim uArch: cycles simulated: 5757559  inst.: 95235724 (ipc=19.2) sim_rate=11026 (inst/sec) elapsed = 0:2:23:57 / Tue Jan 29 20:53:34 2019
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(0,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 5759559  inst.: 95265772 (ipc=19.1) sim_rate=11028 (inst/sec) elapsed = 0:2:23:58 / Tue Jan 29 20:53:35 2019
GPGPU-Sim uArch: cycles simulated: 5761559  inst.: 95298492 (ipc=19.1) sim_rate=11031 (inst/sec) elapsed = 0:2:23:59 / Tue Jan 29 20:53:36 2019
GPGPU-Sim uArch: cycles simulated: 5764059  inst.: 95332420 (ipc=19.0) sim_rate=11033 (inst/sec) elapsed = 0:2:24:00 / Tue Jan 29 20:53:37 2019
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(0,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 5765559  inst.: 95360164 (ipc=19.0) sim_rate=11035 (inst/sec) elapsed = 0:2:24:01 / Tue Jan 29 20:53:38 2019
GPGPU-Sim uArch: cycles simulated: 5767559  inst.: 95388804 (ipc=19.0) sim_rate=11037 (inst/sec) elapsed = 0:2:24:02 / Tue Jan 29 20:53:39 2019
GPGPU-Sim uArch: cycles simulated: 5769059  inst.: 95411908 (ipc=18.9) sim_rate=11039 (inst/sec) elapsed = 0:2:24:03 / Tue Jan 29 20:53:40 2019
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 5771059  inst.: 95441548 (ipc=18.9) sim_rate=11041 (inst/sec) elapsed = 0:2:24:04 / Tue Jan 29 20:53:41 2019
GPGPU-Sim uArch: cycles simulated: 5773059  inst.: 95472028 (ipc=18.9) sim_rate=11043 (inst/sec) elapsed = 0:2:24:05 / Tue Jan 29 20:53:42 2019
GPGPU-Sim uArch: cycles simulated: 5775059  inst.: 95506348 (ipc=18.8) sim_rate=11046 (inst/sec) elapsed = 0:2:24:06 / Tue Jan 29 20:53:43 2019
GPGPU-Sim uArch: cycles simulated: 5776559  inst.: 95526068 (ipc=18.8) sim_rate=11047 (inst/sec) elapsed = 0:2:24:07 / Tue Jan 29 20:53:44 2019
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(1,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 5778559  inst.: 95559468 (ipc=18.8) sim_rate=11049 (inst/sec) elapsed = 0:2:24:08 / Tue Jan 29 20:53:45 2019
GPGPU-Sim uArch: cycles simulated: 5780559  inst.: 95585996 (ipc=18.7) sim_rate=11051 (inst/sec) elapsed = 0:2:24:09 / Tue Jan 29 20:53:46 2019
GPGPU-Sim uArch: cycles simulated: 5782559  inst.: 95617300 (ipc=18.7) sim_rate=11054 (inst/sec) elapsed = 0:2:24:10 / Tue Jan 29 20:53:47 2019
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(0,0,0) tid=(401,0,0)
GPGPU-Sim uArch: cycles simulated: 5784559  inst.: 95648676 (ipc=18.6) sim_rate=11056 (inst/sec) elapsed = 0:2:24:11 / Tue Jan 29 20:53:48 2019
GPGPU-Sim uArch: cycles simulated: 5786559  inst.: 95676124 (ipc=18.6) sim_rate=11058 (inst/sec) elapsed = 0:2:24:12 / Tue Jan 29 20:53:49 2019
GPGPU-Sim uArch: cycles simulated: 5788559  inst.: 95711332 (ipc=18.6) sim_rate=11061 (inst/sec) elapsed = 0:2:24:13 / Tue Jan 29 20:53:50 2019
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(0,0,0) tid=(321,0,0)
GPGPU-Sim uArch: cycles simulated: 5790559  inst.: 95740284 (ipc=18.5) sim_rate=11063 (inst/sec) elapsed = 0:2:24:14 / Tue Jan 29 20:53:51 2019
GPGPU-Sim uArch: cycles simulated: 5792559  inst.: 95767116 (ipc=18.5) sim_rate=11064 (inst/sec) elapsed = 0:2:24:15 / Tue Jan 29 20:53:52 2019
GPGPU-Sim uArch: cycles simulated: 5794559  inst.: 95800228 (ipc=18.5) sim_rate=11067 (inst/sec) elapsed = 0:2:24:16 / Tue Jan 29 20:53:53 2019
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 5796559  inst.: 95829812 (ipc=18.4) sim_rate=11069 (inst/sec) elapsed = 0:2:24:17 / Tue Jan 29 20:53:54 2019
GPGPU-Sim uArch: cycles simulated: 5798559  inst.: 95861908 (ipc=18.4) sim_rate=11072 (inst/sec) elapsed = 0:2:24:18 / Tue Jan 29 20:53:55 2019
GPGPU-Sim uArch: cycles simulated: 5800059  inst.: 95887692 (ipc=18.4) sim_rate=11073 (inst/sec) elapsed = 0:2:24:19 / Tue Jan 29 20:53:56 2019
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 5802059  inst.: 95916044 (ipc=18.4) sim_rate=11075 (inst/sec) elapsed = 0:2:24:20 / Tue Jan 29 20:53:57 2019
GPGPU-Sim uArch: cycles simulated: 5804059  inst.: 95942156 (ipc=18.3) sim_rate=11077 (inst/sec) elapsed = 0:2:24:21 / Tue Jan 29 20:53:58 2019
GPGPU-Sim uArch: cycles simulated: 5806059  inst.: 95977684 (ipc=18.3) sim_rate=11080 (inst/sec) elapsed = 0:2:24:22 / Tue Jan 29 20:53:59 2019
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 5808059  inst.: 96005012 (ipc=18.3) sim_rate=11082 (inst/sec) elapsed = 0:2:24:23 / Tue Jan 29 20:54:00 2019
GPGPU-Sim uArch: cycles simulated: 5810059  inst.: 96039364 (ipc=18.3) sim_rate=11084 (inst/sec) elapsed = 0:2:24:24 / Tue Jan 29 20:54:01 2019
GPGPU-Sim uArch: cycles simulated: 5812059  inst.: 96065532 (ipc=18.2) sim_rate=11086 (inst/sec) elapsed = 0:2:24:25 / Tue Jan 29 20:54:02 2019
GPGPU-Sim uArch: cycles simulated: 5813559  inst.: 96085548 (ipc=18.2) sim_rate=11087 (inst/sec) elapsed = 0:2:24:26 / Tue Jan 29 20:54:03 2019
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1,0,0) tid=(281,0,0)
GPGPU-Sim uArch: cycles simulated: 5815559  inst.: 96121020 (ipc=18.2) sim_rate=11090 (inst/sec) elapsed = 0:2:24:27 / Tue Jan 29 20:54:04 2019
GPGPU-Sim uArch: cycles simulated: 5817559  inst.: 96145068 (ipc=18.1) sim_rate=11091 (inst/sec) elapsed = 0:2:24:28 / Tue Jan 29 20:54:05 2019
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 5819559  inst.: 96180396 (ipc=18.1) sim_rate=11094 (inst/sec) elapsed = 0:2:24:29 / Tue Jan 29 20:54:06 2019
GPGPU-Sim uArch: cycles simulated: 5821559  inst.: 96211268 (ipc=18.1) sim_rate=11097 (inst/sec) elapsed = 0:2:24:30 / Tue Jan 29 20:54:07 2019
GPGPU-Sim uArch: cycles simulated: 5823559  inst.: 96239372 (ipc=18.1) sim_rate=11098 (inst/sec) elapsed = 0:2:24:31 / Tue Jan 29 20:54:08 2019
GPGPU-Sim uArch: cycles simulated: 5825559  inst.: 96270644 (ipc=18.0) sim_rate=11101 (inst/sec) elapsed = 0:2:24:32 / Tue Jan 29 20:54:09 2019
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(0,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 5827059  inst.: 96293668 (ipc=18.0) sim_rate=11102 (inst/sec) elapsed = 0:2:24:33 / Tue Jan 29 20:54:10 2019
GPGPU-Sim uArch: cycles simulated: 5829059  inst.: 96324428 (ipc=18.0) sim_rate=11104 (inst/sec) elapsed = 0:2:24:34 / Tue Jan 29 20:54:11 2019
GPGPU-Sim uArch: cycles simulated: 5831059  inst.: 96358180 (ipc=18.0) sim_rate=11107 (inst/sec) elapsed = 0:2:24:35 / Tue Jan 29 20:54:12 2019
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(1,0,0) tid=(409,0,0)
GPGPU-Sim uArch: cycles simulated: 5833059  inst.: 96383492 (ipc=17.9) sim_rate=11109 (inst/sec) elapsed = 0:2:24:36 / Tue Jan 29 20:54:13 2019
GPGPU-Sim uArch: cycles simulated: 5835059  inst.: 96418668 (ipc=17.9) sim_rate=11111 (inst/sec) elapsed = 0:2:24:37 / Tue Jan 29 20:54:14 2019
GPGPU-Sim uArch: cycles simulated: 5837559  inst.: 96450892 (ipc=17.9) sim_rate=11114 (inst/sec) elapsed = 0:2:24:38 / Tue Jan 29 20:54:15 2019
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(0,0,0) tid=(505,0,0)
GPGPU-Sim uArch: cycles simulated: 5839559  inst.: 96480524 (ipc=17.9) sim_rate=11116 (inst/sec) elapsed = 0:2:24:39 / Tue Jan 29 20:54:16 2019
GPGPU-Sim uArch: cycles simulated: 5841559  inst.: 96511220 (ipc=17.8) sim_rate=11118 (inst/sec) elapsed = 0:2:24:40 / Tue Jan 29 20:54:17 2019
GPGPU-Sim uArch: cycles simulated: 5843559  inst.: 96536636 (ipc=17.8) sim_rate=11120 (inst/sec) elapsed = 0:2:24:41 / Tue Jan 29 20:54:18 2019
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(0,0,0) tid=(297,0,0)
GPGPU-Sim uArch: cycles simulated: 5845059  inst.: 96561748 (ipc=17.8) sim_rate=11122 (inst/sec) elapsed = 0:2:24:42 / Tue Jan 29 20:54:19 2019
GPGPU-Sim uArch: cycles simulated: 5847059  inst.: 96591540 (ipc=17.8) sim_rate=11124 (inst/sec) elapsed = 0:2:24:43 / Tue Jan 29 20:54:20 2019
GPGPU-Sim uArch: cycles simulated: 5849059  inst.: 96620068 (ipc=17.7) sim_rate=11126 (inst/sec) elapsed = 0:2:24:44 / Tue Jan 29 20:54:21 2019
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(0,0,0) tid=(297,0,0)
GPGPU-Sim uArch: cycles simulated: 5851059  inst.: 96655196 (ipc=17.7) sim_rate=11128 (inst/sec) elapsed = 0:2:24:45 / Tue Jan 29 20:54:22 2019
GPGPU-Sim uArch: cycles simulated: 5853059  inst.: 96686052 (ipc=17.7) sim_rate=11131 (inst/sec) elapsed = 0:2:24:46 / Tue Jan 29 20:54:23 2019
GPGPU-Sim uArch: cycles simulated: 5854559  inst.: 96707684 (ipc=17.7) sim_rate=11132 (inst/sec) elapsed = 0:2:24:47 / Tue Jan 29 20:54:24 2019
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(0,0,0) tid=(401,0,0)
GPGPU-Sim uArch: cycles simulated: 5856559  inst.: 96738476 (ipc=17.7) sim_rate=11134 (inst/sec) elapsed = 0:2:24:48 / Tue Jan 29 20:54:25 2019
GPGPU-Sim uArch: cycles simulated: 5858559  inst.: 96770068 (ipc=17.7) sim_rate=11137 (inst/sec) elapsed = 0:2:24:49 / Tue Jan 29 20:54:26 2019
GPGPU-Sim uArch: cycles simulated: 5860559  inst.: 96796100 (ipc=17.6) sim_rate=11138 (inst/sec) elapsed = 0:2:24:50 / Tue Jan 29 20:54:27 2019
GPGPU-Sim uArch: cycles simulated: 5863059  inst.: 96827820 (ipc=17.6) sim_rate=11141 (inst/sec) elapsed = 0:2:24:51 / Tue Jan 29 20:54:28 2019
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(1,0,0) tid=(369,0,0)
GPGPU-Sim uArch: cycles simulated: 5865059  inst.: 96857140 (ipc=17.6) sim_rate=11143 (inst/sec) elapsed = 0:2:24:52 / Tue Jan 29 20:54:29 2019
GPGPU-Sim uArch: cycles simulated: 5866559  inst.: 96878692 (ipc=17.6) sim_rate=11144 (inst/sec) elapsed = 0:2:24:53 / Tue Jan 29 20:54:30 2019
GPGPU-Sim uArch: cycles simulated: 5868559  inst.: 96905660 (ipc=17.5) sim_rate=11146 (inst/sec) elapsed = 0:2:24:54 / Tue Jan 29 20:54:31 2019
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(0,0,0) tid=(465,0,0)
GPGPU-Sim uArch: cycles simulated: 5870559  inst.: 96937604 (ipc=17.5) sim_rate=11148 (inst/sec) elapsed = 0:2:24:55 / Tue Jan 29 20:54:32 2019
GPGPU-Sim uArch: cycles simulated: 5872559  inst.: 96963652 (ipc=17.5) sim_rate=11150 (inst/sec) elapsed = 0:2:24:56 / Tue Jan 29 20:54:33 2019
GPGPU-Sim uArch: cycles simulated: 5874559  inst.: 96994532 (ipc=17.5) sim_rate=11152 (inst/sec) elapsed = 0:2:24:57 / Tue Jan 29 20:54:34 2019
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(0,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 5876559  inst.: 97022260 (ipc=17.4) sim_rate=11154 (inst/sec) elapsed = 0:2:24:58 / Tue Jan 29 20:54:35 2019
GPGPU-Sim uArch: cycles simulated: 5878559  inst.: 97050052 (ipc=17.4) sim_rate=11156 (inst/sec) elapsed = 0:2:24:59 / Tue Jan 29 20:54:36 2019
GPGPU-Sim uArch: cycles simulated: 5880559  inst.: 97075948 (ipc=17.4) sim_rate=11158 (inst/sec) elapsed = 0:2:25:00 / Tue Jan 29 20:54:37 2019
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(1,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 5883059  inst.: 97108996 (ipc=17.3) sim_rate=11160 (inst/sec) elapsed = 0:2:25:01 / Tue Jan 29 20:54:38 2019
GPGPU-Sim uArch: cycles simulated: 5884559  inst.: 97130940 (ipc=17.3) sim_rate=11161 (inst/sec) elapsed = 0:2:25:02 / Tue Jan 29 20:54:39 2019
GPGPU-Sim uArch: cycles simulated: 5886559  inst.: 97155796 (ipc=17.3) sim_rate=11163 (inst/sec) elapsed = 0:2:25:03 / Tue Jan 29 20:54:40 2019
GPGPU-Sim uArch: cycles simulated: 5888559  inst.: 97179596 (ipc=17.3) sim_rate=11164 (inst/sec) elapsed = 0:2:25:04 / Tue Jan 29 20:54:41 2019
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(1,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 5891059  inst.: 97210684 (ipc=17.2) sim_rate=11167 (inst/sec) elapsed = 0:2:25:05 / Tue Jan 29 20:54:42 2019
GPGPU-Sim uArch: cycles simulated: 5893059  inst.: 97235052 (ipc=17.2) sim_rate=11168 (inst/sec) elapsed = 0:2:25:06 / Tue Jan 29 20:54:43 2019
GPGPU-Sim uArch: cycles simulated: 5895059  inst.: 97260012 (ipc=17.2) sim_rate=11170 (inst/sec) elapsed = 0:2:25:07 / Tue Jan 29 20:54:44 2019
GPGPU-Sim uArch: cycles simulated: 5897059  inst.: 97288044 (ipc=17.1) sim_rate=11172 (inst/sec) elapsed = 0:2:25:08 / Tue Jan 29 20:54:45 2019
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(0,0,0) tid=(297,0,0)
GPGPU-Sim uArch: cycles simulated: 5899059  inst.: 97314084 (ipc=17.1) sim_rate=11173 (inst/sec) elapsed = 0:2:25:09 / Tue Jan 29 20:54:46 2019
GPGPU-Sim uArch: cycles simulated: 5901059  inst.: 97337076 (ipc=17.1) sim_rate=11175 (inst/sec) elapsed = 0:2:25:10 / Tue Jan 29 20:54:47 2019
GPGPU-Sim uArch: cycles simulated: 5903059  inst.: 97362732 (ipc=17.0) sim_rate=11176 (inst/sec) elapsed = 0:2:25:11 / Tue Jan 29 20:54:48 2019
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(1,0,0) tid=(465,0,0)
GPGPU-Sim uArch: cycles simulated: 5905059  inst.: 97386500 (ipc=17.0) sim_rate=11178 (inst/sec) elapsed = 0:2:25:12 / Tue Jan 29 20:54:49 2019
GPGPU-Sim uArch: cycles simulated: 5907059  inst.: 97412932 (ipc=17.0) sim_rate=11180 (inst/sec) elapsed = 0:2:25:13 / Tue Jan 29 20:54:50 2019
GPGPU-Sim uArch: cycles simulated: 5909559  inst.: 97448116 (ipc=17.0) sim_rate=11182 (inst/sec) elapsed = 0:2:25:14 / Tue Jan 29 20:54:51 2019
GPGPU-Sim uArch: cycles simulated: 5911559  inst.: 97472732 (ipc=16.9) sim_rate=11184 (inst/sec) elapsed = 0:2:25:15 / Tue Jan 29 20:54:52 2019
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(1,0,0) tid=(401,0,0)
GPGPU-Sim uArch: cycles simulated: 5913559  inst.: 97494556 (ipc=16.9) sim_rate=11185 (inst/sec) elapsed = 0:2:25:16 / Tue Jan 29 20:54:53 2019
GPGPU-Sim uArch: cycles simulated: 5915559  inst.: 97520964 (ipc=16.9) sim_rate=11187 (inst/sec) elapsed = 0:2:25:17 / Tue Jan 29 20:54:54 2019
GPGPU-Sim uArch: cycles simulated: 5917559  inst.: 97542396 (ipc=16.8) sim_rate=11188 (inst/sec) elapsed = 0:2:25:18 / Tue Jan 29 20:54:55 2019
GPGPU-Sim uArch: cycles simulated: 5919559  inst.: 97565996 (ipc=16.8) sim_rate=11190 (inst/sec) elapsed = 0:2:25:19 / Tue Jan 29 20:54:56 2019
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(1,0,0) tid=(449,0,0)
GPGPU-Sim uArch: cycles simulated: 5922059  inst.: 97593604 (ipc=16.8) sim_rate=11191 (inst/sec) elapsed = 0:2:25:20 / Tue Jan 29 20:54:57 2019
GPGPU-Sim uArch: cycles simulated: 5924059  inst.: 97615412 (ipc=16.7) sim_rate=11193 (inst/sec) elapsed = 0:2:25:21 / Tue Jan 29 20:54:58 2019
GPGPU-Sim uArch: cycles simulated: 5926059  inst.: 97635492 (ipc=16.7) sim_rate=11194 (inst/sec) elapsed = 0:2:25:22 / Tue Jan 29 20:54:59 2019
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(0,0,0) tid=(433,0,0)
GPGPU-Sim uArch: cycles simulated: 5928559  inst.: 97663940 (ipc=16.6) sim_rate=11196 (inst/sec) elapsed = 0:2:25:23 / Tue Jan 29 20:55:00 2019
GPGPU-Sim uArch: cycles simulated: 5930559  inst.: 97685780 (ipc=16.6) sim_rate=11197 (inst/sec) elapsed = 0:2:25:24 / Tue Jan 29 20:55:01 2019
GPGPU-Sim uArch: cycles simulated: 5933059  inst.: 97711612 (ipc=16.6) sim_rate=11199 (inst/sec) elapsed = 0:2:25:25 / Tue Jan 29 20:55:02 2019
GPGPU-Sim uArch: cycles simulated: 5935559  inst.: 97738692 (ipc=16.5) sim_rate=11200 (inst/sec) elapsed = 0:2:25:26 / Tue Jan 29 20:55:03 2019
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(1,0,0) tid=(481,0,0)
GPGPU-Sim uArch: cycles simulated: 5938059  inst.: 97763388 (ipc=16.5) sim_rate=11202 (inst/sec) elapsed = 0:2:25:27 / Tue Jan 29 20:55:04 2019
GPGPU-Sim uArch: cycles simulated: 5940559  inst.: 97784332 (ipc=16.4) sim_rate=11203 (inst/sec) elapsed = 0:2:25:28 / Tue Jan 29 20:55:05 2019
GPGPU-Sim uArch: cycles simulated: 5943059  inst.: 97800876 (ipc=16.3) sim_rate=11204 (inst/sec) elapsed = 0:2:25:29 / Tue Jan 29 20:55:06 2019
GPGPU-Sim uArch: cycles simulated: 5945559  inst.: 97815812 (ipc=16.3) sim_rate=11204 (inst/sec) elapsed = 0:2:25:30 / Tue Jan 29 20:55:07 2019
GPGPU-Sim uArch: cycles simulated: 5947559  inst.: 97827356 (ipc=16.2) sim_rate=11204 (inst/sec) elapsed = 0:2:25:31 / Tue Jan 29 20:55:08 2019
GPGPU-Sim uArch: cycles simulated: 5950059  inst.: 97841812 (ipc=16.1) sim_rate=11204 (inst/sec) elapsed = 0:2:25:32 / Tue Jan 29 20:55:09 2019
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(1,0,0) tid=(481,0,0)
GPGPU-Sim uArch: cycles simulated: 5952559  inst.: 97856996 (ipc=16.1) sim_rate=11205 (inst/sec) elapsed = 0:2:25:33 / Tue Jan 29 20:55:10 2019
GPGPU-Sim uArch: cycles simulated: 5955059  inst.: 97870972 (ipc=16.0) sim_rate=11205 (inst/sec) elapsed = 0:2:25:34 / Tue Jan 29 20:55:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (363743,5593059), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 33 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 5957059  inst.: 97913452 (ipc=16.0) sim_rate=11209 (inst/sec) elapsed = 0:2:25:35 / Tue Jan 29 20:55:12 2019
GPGPU-Sim uArch: cycles simulated: 5960059  inst.: 97921996 (ipc=15.9) sim_rate=11209 (inst/sec) elapsed = 0:2:25:36 / Tue Jan 29 20:55:13 2019
GPGPU-Sim uArch: cycles simulated: 5963059  inst.: 97927340 (ipc=15.8) sim_rate=11208 (inst/sec) elapsed = 0:2:25:37 / Tue Jan 29 20:55:14 2019
GPGPU-Sim uArch: cycles simulated: 5966559  inst.: 97934092 (ipc=15.7) sim_rate=11207 (inst/sec) elapsed = 0:2:25:38 / Tue Jan 29 20:55:15 2019
GPGPU-Sim uArch: cycles simulated: 5969559  inst.: 97939212 (ipc=15.6) sim_rate=11207 (inst/sec) elapsed = 0:2:25:39 / Tue Jan 29 20:55:16 2019
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(0,0,0) tid=(481,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (378840,5593059), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 33 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 5.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 33 
gpu_sim_cycle = 378841
gpu_sim_insn = 5901544
gpu_ipc =      15.5779
gpu_tot_sim_cycle = 5971900
gpu_tot_sim_insn = 97980076
gpu_tot_ipc =      16.4069
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2687395
gpu_total_sim_rate=11211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2084867
	L1I_total_cache_misses = 4899
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 131464, Miss = 71310, Miss_rate = 0.542, Pending_hits = 788, Reservation_fails = 209686
	L1D_cache_core[2]: Access = 203798, Miss = 136191, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405925
	L1D_cache_core[3]: Access = 203706, Miss = 135811, Miss_rate = 0.667, Pending_hits = 1025, Reservation_fails = 404767
	L1D_cache_core[4]: Access = 190778, Miss = 135934, Miss_rate = 0.713, Pending_hits = 886, Reservation_fails = 405386
	L1D_cache_core[5]: Access = 157434, Miss = 136819, Miss_rate = 0.869, Pending_hits = 494, Reservation_fails = 402506
	L1D_cache_core[6]: Access = 78632, Miss = 67457, Miss_rate = 0.858, Pending_hits = 235, Reservation_fails = 197522
	L1D_cache_core[7]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 128364, Miss = 69620, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205940
	L1D_cache_core[10]: Access = 203703, Miss = 136425, Miss_rate = 0.670, Pending_hits = 1028, Reservation_fails = 407427
	L1D_cache_core[11]: Access = 190778, Miss = 135774, Miss_rate = 0.712, Pending_hits = 898, Reservation_fails = 402498
	L1D_cache_core[12]: Access = 154334, Miss = 136187, Miss_rate = 0.882, Pending_hits = 486, Reservation_fails = 400406
	L1D_cache_core[13]: Access = 78537, Miss = 67734, Miss_rate = 0.862, Pending_hits = 273, Reservation_fails = 197977
	L1D_cache_core[14]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1809524
	L1D_total_cache_misses = 1235004
	L1D_total_cache_miss_rate = 0.6825
	L1D_total_cache_pending_hits = 8736
	L1D_total_cache_reservation_fails = 3645894
	L1D_cache_data_port_util = 0.059
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 332274
	L1C_total_cache_misses = 768
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2429
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 555424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 609185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2707318
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 331506
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 938552
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 576
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2079968
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4899
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 109199552
gpgpu_n_tot_w_icount = 3412486
gpgpu_n_stall_shd_mem = 5018846
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 576
gpgpu_n_mem_read_global = 609185
gpgpu_n_mem_write_global = 635603
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 26
gpgpu_n_load_insn  = 11845072
gpgpu_n_store_insn = 760042
gpgpu_n_shmem_insn = 61860
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9931178
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2429
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2429
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1377
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5015040
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7147412	W0_Idle:2384949	W0_Scoreboard:6364547	W1:115457	W2:2968	W3:2922	W4:3174	W5:2913	W6:2848	W7:2832	W8:144960	W9:2728	W10:2728	W11:2728	W12:2786	W13:2934	W14:3929	W15:6366	W16:8944	W17:6282	W18:3905	W19:2928	W20:2786	W21:2728	W22:2728	W23:2728	W24:2736	W25:2728	W26:2728	W27:2728	W28:2728	W29:2728	W30:2728	W31:2736	W32:3055344
traffic_breakdown_coretomem[CONST_ACC_R] = 208 {8:26,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4873480 {8:609185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26046168 {40:629060,72:95,136:6448,}
traffic_breakdown_coretomem[INST_ACC_R] = 5944 {8:743,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 76608 {40:18,136:558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1872 {72:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82849160 {136:609185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5084824 {8:635603,}
traffic_breakdown_memtocore[INST_ACC_R] = 101048 {136:743,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4608 {8:576,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 5971899 
mrq_lat_table:3326 	84 	406 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1091992 	152750 	648 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	506888 	91178 	647051 	1016 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48186 	98307 	203217 	220765 	38648 	88 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	211241 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10689 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 23.400000 19.000000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 23.200001 14.250000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 23.200001 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 16.571428 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 27.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 27.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5990/196 = 30.561224
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        60        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        60        60        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        60        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        60        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        56        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        57        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3103
min_bank_accesses = 0!
chip skew: 521/511 = 1.02
number of total write accesses:
dram[0]:        56        54        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        56        54        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        56        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        56        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        54        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        54        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2887
min_bank_accesses = 0!
chip skew: 484/478 = 1.01
average mf latency per bank:
dram[0]:      30802     31883     43433     44660     42612     45004     33490     33452     57099     49459      5461      5713    none      none       55544     59704
dram[1]:      31435     32023     43887     45065     46874     49570     33544     34534     52264     50524      5460      5731    none      none       57301     56215
dram[2]:      30989     32030     42555     44702     43488     43351     33210     33082     50814     50022      5728      5488    none      none       54946     54612
dram[3]:      31515     32957     43179     46122     47692     47205     34743     33832     54748     50135      5782      5510    none      none       56401     57293
dram[4]:      32784     33500     43786     45697     43831     45845     33226     33818     49976     54368      5759      3164    none      none       54325     56462
dram[5]:      35729     33401     47869     47559     50847     49634     36497     34970     58262     52358      5770    none      none      none       71195     56938
maximum mf latency per bank:
dram[0]:        597       518       568       566       554       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       587       564       584       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       566       641       560       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       574       346       255         0         0       530       506
dram[5]:        556       638       562       603       570       639       607       632       570       562       331         0         0         0       547       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971900 n_nop=5970214 n_act=34 n_pre=20 n_req=1000 n_rd=1042 n_write=590 bw_util=0.0005466
n_activity=10776 dram_eff=0.3029
bk0: 122a 5970044i bk1: 120a 5970098i bk2: 80a 5970600i bk3: 76a 5970570i bk4: 84a 5970243i bk5: 84a 5970141i bk6: 128a 5969985i bk7: 128a 5969872i bk8: 66a 5970585i bk9: 64a 5970736i bk10: 4a 5971872i bk11: 4a 5971864i bk12: 0a 5971901i bk13: 0a 5971904i bk14: 40a 5971359i bk15: 42a 5971207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00432995
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971900 n_nop=5970227 n_act=33 n_pre=19 n_req=999 n_rd=1036 n_write=585 bw_util=0.0005429
n_activity=10600 dram_eff=0.3058
bk0: 120a 5970031i bk1: 120a 5970050i bk2: 80a 5970411i bk3: 76a 5970524i bk4: 84a 5970218i bk5: 84a 5970174i bk6: 128a 5969995i bk7: 124a 5969762i bk8: 64a 5970512i bk9: 64a 5970623i bk10: 4a 5971873i bk11: 4a 5971870i bk12: 0a 5971896i bk13: 0a 5971903i bk14: 40a 5971259i bk15: 44a 5971104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00445788
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971900 n_nop=5970206 n_act=34 n_pre=20 n_req=1005 n_rd=1042 n_write=598 bw_util=0.0005492
n_activity=10889 dram_eff=0.3012
bk0: 120a 5970234i bk1: 116a 5970077i bk2: 80a 5970606i bk3: 76a 5970434i bk4: 84a 5970175i bk5: 88a 5970139i bk6: 128a 5970009i bk7: 128a 5969858i bk8: 64a 5970725i bk9: 66a 5970789i bk10: 4a 5971865i bk11: 4a 5971875i bk12: 0a 5971899i bk13: 0a 5971902i bk14: 40a 5971364i bk15: 44a 5971190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00382173
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971900 n_nop=5970220 n_act=36 n_pre=22 n_req=1000 n_rd=1036 n_write=586 bw_util=0.0005432
n_activity=10741 dram_eff=0.302
bk0: 120a 5969997i bk1: 116a 5970126i bk2: 80a 5970515i bk3: 76a 5970481i bk4: 82a 5970142i bk5: 88a 5970106i bk6: 124a 5969911i bk7: 128a 5969824i bk8: 66a 5970633i bk9: 64a 5970784i bk10: 4a 5971867i bk11: 4a 5971872i bk12: 0a 5971896i bk13: 0a 5971900i bk14: 40a 5971304i bk15: 44a 5971167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.004342
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971900 n_nop=5970235 n_act=29 n_pre=15 n_req=997 n_rd=1028 n_write=593 bw_util=0.0005429
n_activity=10421 dram_eff=0.3111
bk0: 112a 5970207i bk1: 112a 5970191i bk2: 76a 5970655i bk3: 76a 5970477i bk4: 84a 5970109i bk5: 88a 5970079i bk6: 128a 5969873i bk7: 128a 5969870i bk8: 64a 5970660i bk9: 66a 5970639i bk10: 4a 5971854i bk11: 2a 5971871i bk12: 0a 5971898i bk13: 0a 5971902i bk14: 44a 5971230i bk15: 44a 5971066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00450979
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5971900 n_nop=5970251 n_act=31 n_pre=18 n_req=989 n_rd=1022 n_write=578 bw_util=0.0005358
n_activity=10662 dram_eff=0.3001
bk0: 114a 5970113i bk1: 114a 5970130i bk2: 76a 5970468i bk3: 76a 5970611i bk4: 84a 5970385i bk5: 86a 5970217i bk6: 128a 5969972i bk7: 124a 5970045i bk8: 64a 5970663i bk9: 64a 5970851i bk10: 4a 5971865i bk11: 0a 5971895i bk12: 0a 5971898i bk13: 0a 5971901i bk14: 44a 5971254i bk15: 44a 5971248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00404092

========= L2 cache stats =========
L2_cache_bank[0]: Access = 103597, Miss = 262, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 103186, Miss = 259, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 102945, Miss = 260, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 104729, Miss = 258, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 101647, Miss = 260, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 103119, Miss = 261, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 103738, Miss = 258, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 104019, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 102885, Miss = 256, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 105015, Miss = 258, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 106737, Miss = 257, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 104516, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1246133
L2_total_cache_misses = 3103
L2_total_cache_miss_rate = 0.0025
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 608951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 633068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 668
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3685897
icnt_total_pkts_simt_to_mem=1903425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.4686
	minimum = 6
	maximum = 298
Network latency average = 23.2001
	minimum = 6
	maximum = 251
Slowest packet = 2322649
Flit latency average = 29.0085
	minimum = 6
	maximum = 247
Slowest flit = 5176095
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0265535
	minimum = 0 (at node 0)
	maximum = 0.183248 (at node 5)
Accepted packet rate average = 0.0265535
	minimum = 0 (at node 0)
	maximum = 0.183248 (at node 5)
Injected flit rate average = 0.05942
	minimum = 0 (at node 0)
	maximum = 0.279545 (at node 5)
Accepted flit rate average= 0.05942
	minimum = 0 (at node 0)
	maximum = 0.540179 (at node 5)
Injected packet length average = 2.23775
Accepted packet length average = 2.23775
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6216 (33 samples)
	minimum = 6 (33 samples)
	maximum = 152.788 (33 samples)
Network latency average = 12.717 (33 samples)
	minimum = 6 (33 samples)
	maximum = 126.303 (33 samples)
Flit latency average = 13.4859 (33 samples)
	minimum = 6 (33 samples)
	maximum = 122.727 (33 samples)
Fragmentation average = 0 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0 (33 samples)
Injected packet rate average = 0.00756818 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.0538002 (33 samples)
Accepted packet rate average = 0.00756818 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.0538002 (33 samples)
Injected flit rate average = 0.0170429 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.0837604 (33 samples)
Accepted flit rate average = 0.0170429 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.160314 (33 samples)
Injected packet size average = 2.25191 (33 samples)
Accepted packet size average = 2.25191 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 25 min, 39 sec (8739 sec)
gpgpu_simulation_rate = 11211 (inst/sec)
gpgpu_simulation_rate = 683 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5971900)
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5971900)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110,5971900), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 34 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 5972400  inst.: 97989263 (ipc=18.4) sim_rate=11211 (inst/sec) elapsed = 0:2:25:40 / Tue Jan 29 20:55:17 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1089,5971900), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 34 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 7.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 34 
gpu_sim_cycle = 1090
gpu_sim_insn = 9243
gpu_ipc =       8.4798
gpu_tot_sim_cycle = 5972990
gpu_tot_sim_insn = 97989319
gpu_tot_ipc =      16.4054
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2687395
gpu_total_sim_rate=11211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2085046
	L1I_total_cache_misses = 4901
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 131464, Miss = 71310, Miss_rate = 0.542, Pending_hits = 788, Reservation_fails = 209686
	L1D_cache_core[2]: Access = 203798, Miss = 136191, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405925
	L1D_cache_core[3]: Access = 203706, Miss = 135811, Miss_rate = 0.667, Pending_hits = 1025, Reservation_fails = 404767
	L1D_cache_core[4]: Access = 190778, Miss = 135934, Miss_rate = 0.713, Pending_hits = 886, Reservation_fails = 405386
	L1D_cache_core[5]: Access = 157434, Miss = 136819, Miss_rate = 0.869, Pending_hits = 494, Reservation_fails = 402506
	L1D_cache_core[6]: Access = 78632, Miss = 67457, Miss_rate = 0.858, Pending_hits = 235, Reservation_fails = 197522
	L1D_cache_core[7]: Access = 16126, Miss = 1423, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 128364, Miss = 69620, Miss_rate = 0.542, Pending_hits = 784, Reservation_fails = 205940
	L1D_cache_core[10]: Access = 203703, Miss = 136425, Miss_rate = 0.670, Pending_hits = 1028, Reservation_fails = 407427
	L1D_cache_core[11]: Access = 190778, Miss = 135774, Miss_rate = 0.712, Pending_hits = 898, Reservation_fails = 402498
	L1D_cache_core[12]: Access = 154334, Miss = 136187, Miss_rate = 0.882, Pending_hits = 486, Reservation_fails = 400406
	L1D_cache_core[13]: Access = 78537, Miss = 67734, Miss_rate = 0.862, Pending_hits = 273, Reservation_fails = 197977
	L1D_cache_core[14]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1809527
	L1D_total_cache_misses = 1235005
	L1D_total_cache_miss_rate = 0.6825
	L1D_total_cache_pending_hits = 8736
	L1D_total_cache_reservation_fails = 3645894
	L1D_cache_data_port_util = 0.059
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 332307
	L1C_total_cache_misses = 768
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2429
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 555425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 609186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2707318
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 331539
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 938552
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 576
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2080145
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4901
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 109210688
gpgpu_n_tot_w_icount = 3412834
gpgpu_n_stall_shd_mem = 5018846
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 576
gpgpu_n_mem_read_global = 609186
gpgpu_n_mem_write_global = 635604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 26
gpgpu_n_load_insn  = 11845074
gpgpu_n_store_insn = 760043
gpgpu_n_shmem_insn = 61860
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9932203
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2429
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2429
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1377
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5015040
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7147416	W0_Idle:2386415	W0_Scoreboard:6365157	W1:115485	W2:2968	W3:2922	W4:3174	W5:2913	W6:2848	W7:2832	W8:144960	W9:2728	W10:2728	W11:2728	W12:2786	W13:2934	W14:3929	W15:6366	W16:8944	W17:6282	W18:3905	W19:2928	W20:2786	W21:2728	W22:2728	W23:2728	W24:2736	W25:2728	W26:2728	W27:2728	W28:2728	W29:2728	W30:2728	W31:2737	W32:3055663
traffic_breakdown_coretomem[CONST_ACC_R] = 208 {8:26,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4873488 {8:609186,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26046208 {40:629061,72:95,136:6448,}
traffic_breakdown_coretomem[INST_ACC_R] = 5960 {8:745,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 76608 {40:18,136:558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1872 {72:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82849296 {136:609186,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5084832 {8:635604,}
traffic_breakdown_memtocore[INST_ACC_R] = 101320 {136:745,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4608 {8:576,}

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 5972989 
mrq_lat_table:3326 	84 	406 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1091994 	152750 	648 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	506892 	91178 	647051 	1016 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48187 	98307 	203217 	220765 	38648 	88 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	211242 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10691 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 23.400000 19.000000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 23.200001 14.250000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 23.200001 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 16.571428 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 27.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 27.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5990/196 = 30.561224
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        60        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        60        60        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        60        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        60        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        56        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        57        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3103
min_bank_accesses = 0!
chip skew: 521/511 = 1.02
number of total write accesses:
dram[0]:        56        54        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        56        54        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        56        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        56        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        54        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        54        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2887
min_bank_accesses = 0!
chip skew: 484/478 = 1.01
average mf latency per bank:
dram[0]:      30802     31883     43433     44660     42612     45004     33490     33452     57099     49459      5461      5713    none      none       55544     59704
dram[1]:      31435     32023     43887     45065     46874     49570     33544     34534     52264     50524      5460      5731    none      none       57301     56215
dram[2]:      30989     32030     42555     44702     43488     43351     33210     33082     50814     50022      5728      5488    none      none       54946     54612
dram[3]:      31515     32957     43179     46122     47692     47205     34743     33832     54748     50135      5782      5510    none      none       56401     57293
dram[4]:      32784     33500     43786     45697     43831     45845     33226     33818     49976     54368      5759      3306    none      none       54325     56462
dram[5]:      35729     33401     47869     47559     50847     49634     36497     34970     58262     52358      5770    none      none      none       71195     56938
maximum mf latency per bank:
dram[0]:        597       518       568       566       554       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       587       564       584       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       566       641       560       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       574       346       255         0         0       530       506
dram[5]:        556       638       562       603       570       639       607       632       570       562       331         0         0         0       547       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5972990 n_nop=5971304 n_act=34 n_pre=20 n_req=1000 n_rd=1042 n_write=590 bw_util=0.0005465
n_activity=10776 dram_eff=0.3029
bk0: 122a 5971134i bk1: 120a 5971188i bk2: 80a 5971690i bk3: 76a 5971660i bk4: 84a 5971333i bk5: 84a 5971231i bk6: 128a 5971075i bk7: 128a 5970962i bk8: 66a 5971675i bk9: 64a 5971826i bk10: 4a 5972962i bk11: 4a 5972954i bk12: 0a 5972991i bk13: 0a 5972994i bk14: 40a 5972449i bk15: 42a 5972297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00432916
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5972990 n_nop=5971317 n_act=33 n_pre=19 n_req=999 n_rd=1036 n_write=585 bw_util=0.0005428
n_activity=10600 dram_eff=0.3058
bk0: 120a 5971121i bk1: 120a 5971140i bk2: 80a 5971501i bk3: 76a 5971614i bk4: 84a 5971308i bk5: 84a 5971264i bk6: 128a 5971085i bk7: 124a 5970852i bk8: 64a 5971602i bk9: 64a 5971713i bk10: 4a 5972963i bk11: 4a 5972960i bk12: 0a 5972986i bk13: 0a 5972993i bk14: 40a 5972349i bk15: 44a 5972194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00445706
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5972990 n_nop=5971296 n_act=34 n_pre=20 n_req=1005 n_rd=1042 n_write=598 bw_util=0.0005491
n_activity=10889 dram_eff=0.3012
bk0: 120a 5971324i bk1: 116a 5971167i bk2: 80a 5971696i bk3: 76a 5971524i bk4: 84a 5971265i bk5: 88a 5971229i bk6: 128a 5971099i bk7: 128a 5970948i bk8: 64a 5971815i bk9: 66a 5971879i bk10: 4a 5972955i bk11: 4a 5972965i bk12: 0a 5972989i bk13: 0a 5972992i bk14: 40a 5972454i bk15: 44a 5972280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00382103
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5972990 n_nop=5971310 n_act=36 n_pre=22 n_req=1000 n_rd=1036 n_write=586 bw_util=0.0005431
n_activity=10741 dram_eff=0.302
bk0: 120a 5971087i bk1: 116a 5971216i bk2: 80a 5971605i bk3: 76a 5971571i bk4: 82a 5971232i bk5: 88a 5971196i bk6: 124a 5971001i bk7: 128a 5970914i bk8: 66a 5971723i bk9: 64a 5971874i bk10: 4a 5972957i bk11: 4a 5972962i bk12: 0a 5972986i bk13: 0a 5972990i bk14: 40a 5972394i bk15: 44a 5972257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00434121
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5972990 n_nop=5971325 n_act=29 n_pre=15 n_req=997 n_rd=1028 n_write=593 bw_util=0.0005428
n_activity=10421 dram_eff=0.3111
bk0: 112a 5971297i bk1: 112a 5971281i bk2: 76a 5971745i bk3: 76a 5971567i bk4: 84a 5971199i bk5: 88a 5971169i bk6: 128a 5970963i bk7: 128a 5970960i bk8: 64a 5971750i bk9: 66a 5971729i bk10: 4a 5972944i bk11: 2a 5972961i bk12: 0a 5972988i bk13: 0a 5972992i bk14: 44a 5972320i bk15: 44a 5972156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00450896
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5972990 n_nop=5971341 n_act=31 n_pre=18 n_req=989 n_rd=1022 n_write=578 bw_util=0.0005357
n_activity=10662 dram_eff=0.3001
bk0: 114a 5971203i bk1: 114a 5971220i bk2: 76a 5971558i bk3: 76a 5971701i bk4: 84a 5971475i bk5: 86a 5971307i bk6: 128a 5971062i bk7: 124a 5971135i bk8: 64a 5971753i bk9: 64a 5971941i bk10: 4a 5972955i bk11: 0a 5972985i bk12: 0a 5972988i bk13: 0a 5972991i bk14: 44a 5972344i bk15: 44a 5972338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00404019

========= L2 cache stats =========
L2_cache_bank[0]: Access = 103597, Miss = 262, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 103186, Miss = 259, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 102945, Miss = 260, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 104729, Miss = 258, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 101647, Miss = 260, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 103119, Miss = 261, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 103738, Miss = 258, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 104019, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 102885, Miss = 256, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 105018, Miss = 258, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 106737, Miss = 257, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 104517, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1246137
L2_total_cache_misses = 3103
L2_total_cache_miss_rate = 0.0025
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 608952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 633069
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 670
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3685913
icnt_total_pkts_simt_to_mem=1903430
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.625
	minimum = 6
	maximum = 10
Network latency average = 7.625
	minimum = 6
	maximum = 10
Slowest packet = 2492267
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 5589322
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 7)
Accepted packet rate average = 0.000271831
	minimum = 0 (at node 0)
	maximum = 0.00366972 (at node 7)
Injected flit rate average = 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0100917 (at node 24)
Accepted flit rate average= 0.000713558
	minimum = 0 (at node 0)
	maximum = 0.0146789 (at node 7)
Injected packet length average = 2.625
Accepted packet length average = 2.625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4158 (34 samples)
	minimum = 6 (34 samples)
	maximum = 148.588 (34 samples)
Network latency average = 12.5673 (34 samples)
	minimum = 6 (34 samples)
	maximum = 122.882 (34 samples)
Flit latency average = 13.2657 (34 samples)
	minimum = 6 (34 samples)
	maximum = 119.294 (34 samples)
Fragmentation average = 0 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0 (34 samples)
Injected packet rate average = 0.00735358 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.0523258 (34 samples)
Accepted packet rate average = 0.00735358 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.0523258 (34 samples)
Injected flit rate average = 0.0165626 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.0815937 (34 samples)
Accepted flit rate average = 0.0165626 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.15603 (34 samples)
Injected packet size average = 2.25232 (34 samples)
Accepted packet size average = 2.25232 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 25 min, 40 sec (8740 sec)
gpgpu_simulation_rate = 11211 (inst/sec)
gpgpu_simulation_rate = 683 (cycle/sec)
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5972990)
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5972990)
GPGPU-Sim uArch: cycles simulated: 5974490  inst.: 98015809 (ipc=17.7) sim_rate=11213 (inst/sec) elapsed = 0:2:25:41 / Tue Jan 29 20:55:18 2019
GPGPU-Sim uArch: cycles simulated: 5976990  inst.: 98024530 (ipc= 8.8) sim_rate=11213 (inst/sec) elapsed = 0:2:25:42 / Tue Jan 29 20:55:19 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5896,5972990), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 35 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 5979990  inst.: 98027604 (ipc= 5.5) sim_rate=11212 (inst/sec) elapsed = 0:2:25:43 / Tue Jan 29 20:55:20 2019
GPGPU-Sim uArch: cycles simulated: 5983490  inst.: 98027856 (ipc= 3.7) sim_rate=11210 (inst/sec) elapsed = 0:2:25:44 / Tue Jan 29 20:55:21 2019
GPGPU-Sim uArch: cycles simulated: 5986990  inst.: 98028104 (ipc= 2.8) sim_rate=11209 (inst/sec) elapsed = 0:2:25:45 / Tue Jan 29 20:55:22 2019
GPGPU-Sim uArch: cycles simulated: 5989990  inst.: 98028318 (ipc= 2.3) sim_rate=11208 (inst/sec) elapsed = 0:2:25:46 / Tue Jan 29 20:55:23 2019
GPGPU-Sim uArch: cycles simulated: 5992990  inst.: 98028528 (ipc= 2.0) sim_rate=11207 (inst/sec) elapsed = 0:2:25:47 / Tue Jan 29 20:55:24 2019
GPGPU-Sim uArch: cycles simulated: 5996490  inst.: 98028780 (ipc= 1.7) sim_rate=11205 (inst/sec) elapsed = 0:2:25:48 / Tue Jan 29 20:55:25 2019
GPGPU-Sim uArch: cycles simulated: 5999990  inst.: 98029021 (ipc= 1.5) sim_rate=11204 (inst/sec) elapsed = 0:2:25:49 / Tue Jan 29 20:55:26 2019
GPGPU-Sim uArch: cycles simulated: 6002990  inst.: 98029241 (ipc= 1.3) sim_rate=11203 (inst/sec) elapsed = 0:2:25:50 / Tue Jan 29 20:55:27 2019
GPGPU-Sim uArch: cycles simulated: 6005990  inst.: 98029452 (ipc= 1.2) sim_rate=11202 (inst/sec) elapsed = 0:2:25:51 / Tue Jan 29 20:55:28 2019
GPGPU-Sim uArch: cycles simulated: 6009490  inst.: 98029700 (ipc= 1.1) sim_rate=11200 (inst/sec) elapsed = 0:2:25:52 / Tue Jan 29 20:55:29 2019
GPGPU-Sim uArch: cycles simulated: 6012490  inst.: 98029914 (ipc= 1.0) sim_rate=11199 (inst/sec) elapsed = 0:2:25:53 / Tue Jan 29 20:55:30 2019
GPGPU-Sim uArch: cycles simulated: 6015490  inst.: 98030124 (ipc= 1.0) sim_rate=11198 (inst/sec) elapsed = 0:2:25:54 / Tue Jan 29 20:55:31 2019
GPGPU-Sim uArch: cycles simulated: 6018990  inst.: 98030376 (ipc= 0.9) sim_rate=11197 (inst/sec) elapsed = 0:2:25:55 / Tue Jan 29 20:55:32 2019
GPGPU-Sim uArch: cycles simulated: 6021990  inst.: 98030586 (ipc= 0.8) sim_rate=11195 (inst/sec) elapsed = 0:2:25:56 / Tue Jan 29 20:55:33 2019
GPGPU-Sim uArch: cycles simulated: 6025490  inst.: 98030837 (ipc= 0.8) sim_rate=11194 (inst/sec) elapsed = 0:2:25:57 / Tue Jan 29 20:55:34 2019
GPGPU-Sim uArch: cycles simulated: 6028490  inst.: 98031048 (ipc= 0.8) sim_rate=11193 (inst/sec) elapsed = 0:2:25:58 / Tue Jan 29 20:55:35 2019
GPGPU-Sim uArch: cycles simulated: 6031490  inst.: 98031258 (ipc= 0.7) sim_rate=11192 (inst/sec) elapsed = 0:2:25:59 / Tue Jan 29 20:55:36 2019
GPGPU-Sim uArch: cycles simulated: 6034490  inst.: 98031468 (ipc= 0.7) sim_rate=11190 (inst/sec) elapsed = 0:2:26:00 / Tue Jan 29 20:55:37 2019
GPGPU-Sim uArch: cycles simulated: 6037990  inst.: 98031720 (ipc= 0.7) sim_rate=11189 (inst/sec) elapsed = 0:2:26:01 / Tue Jan 29 20:55:38 2019
GPGPU-Sim uArch: cycles simulated: 6040990  inst.: 98031930 (ipc= 0.6) sim_rate=11188 (inst/sec) elapsed = 0:2:26:02 / Tue Jan 29 20:55:39 2019
GPGPU-Sim uArch: cycles simulated: 6044490  inst.: 98032182 (ipc= 0.6) sim_rate=11187 (inst/sec) elapsed = 0:2:26:03 / Tue Jan 29 20:55:40 2019
GPGPU-Sim uArch: cycles simulated: 6048490  inst.: 98032462 (ipc= 0.6) sim_rate=11185 (inst/sec) elapsed = 0:2:26:04 / Tue Jan 29 20:55:41 2019
GPGPU-Sim uArch: cycles simulated: 6051490  inst.: 98032673 (ipc= 0.6) sim_rate=11184 (inst/sec) elapsed = 0:2:26:05 / Tue Jan 29 20:55:42 2019
GPGPU-Sim uArch: cycles simulated: 6054490  inst.: 98032892 (ipc= 0.5) sim_rate=11183 (inst/sec) elapsed = 0:2:26:06 / Tue Jan 29 20:55:43 2019
GPGPU-Sim uArch: cycles simulated: 6057490  inst.: 98033106 (ipc= 0.5) sim_rate=11182 (inst/sec) elapsed = 0:2:26:07 / Tue Jan 29 20:55:44 2019
GPGPU-Sim uArch: cycles simulated: 6060490  inst.: 98033316 (ipc= 0.5) sim_rate=11180 (inst/sec) elapsed = 0:2:26:08 / Tue Jan 29 20:55:45 2019
GPGPU-Sim uArch: cycles simulated: 6063990  inst.: 98033568 (ipc= 0.5) sim_rate=11179 (inst/sec) elapsed = 0:2:26:09 / Tue Jan 29 20:55:46 2019
GPGPU-Sim uArch: cycles simulated: 6066990  inst.: 98033778 (ipc= 0.5) sim_rate=11178 (inst/sec) elapsed = 0:2:26:10 / Tue Jan 29 20:55:47 2019
GPGPU-Sim uArch: cycles simulated: 6069990  inst.: 98033988 (ipc= 0.5) sim_rate=11177 (inst/sec) elapsed = 0:2:26:11 / Tue Jan 29 20:55:48 2019
GPGPU-Sim uArch: cycles simulated: 6072990  inst.: 98034198 (ipc= 0.4) sim_rate=11175 (inst/sec) elapsed = 0:2:26:12 / Tue Jan 29 20:55:49 2019
GPGPU-Sim uArch: cycles simulated: 6076490  inst.: 98034450 (ipc= 0.4) sim_rate=11174 (inst/sec) elapsed = 0:2:26:13 / Tue Jan 29 20:55:50 2019
GPGPU-Sim uArch: cycles simulated: 6079490  inst.: 98034660 (ipc= 0.4) sim_rate=11173 (inst/sec) elapsed = 0:2:26:14 / Tue Jan 29 20:55:51 2019
GPGPU-Sim uArch: cycles simulated: 6082490  inst.: 98034872 (ipc= 0.4) sim_rate=11172 (inst/sec) elapsed = 0:2:26:15 / Tue Jan 29 20:55:52 2019
GPGPU-Sim uArch: cycles simulated: 6085990  inst.: 98035122 (ipc= 0.4) sim_rate=11170 (inst/sec) elapsed = 0:2:26:16 / Tue Jan 29 20:55:53 2019
GPGPU-Sim uArch: cycles simulated: 6088990  inst.: 98035333 (ipc= 0.4) sim_rate=11169 (inst/sec) elapsed = 0:2:26:17 / Tue Jan 29 20:55:54 2019
GPGPU-Sim uArch: cycles simulated: 6092490  inst.: 98035584 (ipc= 0.4) sim_rate=11168 (inst/sec) elapsed = 0:2:26:18 / Tue Jan 29 20:55:55 2019
GPGPU-Sim uArch: cycles simulated: 6095990  inst.: 98035835 (ipc= 0.4) sim_rate=11167 (inst/sec) elapsed = 0:2:26:19 / Tue Jan 29 20:55:56 2019
GPGPU-Sim uArch: cycles simulated: 6098990  inst.: 98036046 (ipc= 0.4) sim_rate=11165 (inst/sec) elapsed = 0:2:26:20 / Tue Jan 29 20:55:57 2019
GPGPU-Sim uArch: cycles simulated: 6102490  inst.: 98036298 (ipc= 0.4) sim_rate=11164 (inst/sec) elapsed = 0:2:26:21 / Tue Jan 29 20:55:58 2019
GPGPU-Sim uArch: cycles simulated: 6105490  inst.: 98036507 (ipc= 0.4) sim_rate=11163 (inst/sec) elapsed = 0:2:26:22 / Tue Jan 29 20:55:59 2019
GPGPU-Sim uArch: cycles simulated: 6108990  inst.: 98036760 (ipc= 0.3) sim_rate=11162 (inst/sec) elapsed = 0:2:26:23 / Tue Jan 29 20:56:00 2019
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 6111490  inst.: 98036929 (ipc= 0.3) sim_rate=11160 (inst/sec) elapsed = 0:2:26:24 / Tue Jan 29 20:56:01 2019
GPGPU-Sim uArch: cycles simulated: 6114990  inst.: 98037179 (ipc= 0.3) sim_rate=11159 (inst/sec) elapsed = 0:2:26:25 / Tue Jan 29 20:56:02 2019
GPGPU-Sim uArch: cycles simulated: 6118990  inst.: 98037460 (ipc= 0.3) sim_rate=11158 (inst/sec) elapsed = 0:2:26:26 / Tue Jan 29 20:56:03 2019
GPGPU-Sim uArch: cycles simulated: 6121990  inst.: 98037678 (ipc= 0.3) sim_rate=11157 (inst/sec) elapsed = 0:2:26:27 / Tue Jan 29 20:56:04 2019
GPGPU-Sim uArch: cycles simulated: 6125490  inst.: 98037922 (ipc= 0.3) sim_rate=11155 (inst/sec) elapsed = 0:2:26:28 / Tue Jan 29 20:56:05 2019
GPGPU-Sim uArch: cycles simulated: 6128490  inst.: 98038137 (ipc= 0.3) sim_rate=11154 (inst/sec) elapsed = 0:2:26:29 / Tue Jan 29 20:56:06 2019
GPGPU-Sim uArch: cycles simulated: 6131490  inst.: 98038356 (ipc= 0.3) sim_rate=11153 (inst/sec) elapsed = 0:2:26:30 / Tue Jan 29 20:56:07 2019
GPGPU-Sim uArch: cycles simulated: 6134490  inst.: 98038566 (ipc= 0.3) sim_rate=11152 (inst/sec) elapsed = 0:2:26:31 / Tue Jan 29 20:56:08 2019
GPGPU-Sim uArch: cycles simulated: 6137490  inst.: 98038776 (ipc= 0.3) sim_rate=11150 (inst/sec) elapsed = 0:2:26:32 / Tue Jan 29 20:56:09 2019
GPGPU-Sim uArch: cycles simulated: 6140490  inst.: 98038986 (ipc= 0.3) sim_rate=11149 (inst/sec) elapsed = 0:2:26:33 / Tue Jan 29 20:56:10 2019
GPGPU-Sim uArch: cycles simulated: 6142990  inst.: 98039168 (ipc= 0.3) sim_rate=11148 (inst/sec) elapsed = 0:2:26:34 / Tue Jan 29 20:56:11 2019
GPGPU-Sim uArch: cycles simulated: 6145990  inst.: 98039378 (ipc= 0.3) sim_rate=11147 (inst/sec) elapsed = 0:2:26:35 / Tue Jan 29 20:56:12 2019
GPGPU-Sim uArch: cycles simulated: 6148990  inst.: 98039588 (ipc= 0.3) sim_rate=11145 (inst/sec) elapsed = 0:2:26:36 / Tue Jan 29 20:56:13 2019
GPGPU-Sim uArch: cycles simulated: 6151990  inst.: 98039807 (ipc= 0.3) sim_rate=11144 (inst/sec) elapsed = 0:2:26:37 / Tue Jan 29 20:56:14 2019
GPGPU-Sim uArch: cycles simulated: 6154990  inst.: 98040022 (ipc= 0.3) sim_rate=11143 (inst/sec) elapsed = 0:2:26:38 / Tue Jan 29 20:56:15 2019
GPGPU-Sim uArch: cycles simulated: 6157990  inst.: 98040232 (ipc= 0.3) sim_rate=11142 (inst/sec) elapsed = 0:2:26:39 / Tue Jan 29 20:56:16 2019
GPGPU-Sim uArch: cycles simulated: 6161490  inst.: 98040484 (ipc= 0.3) sim_rate=11140 (inst/sec) elapsed = 0:2:26:40 / Tue Jan 29 20:56:17 2019
GPGPU-Sim uArch: cycles simulated: 6164490  inst.: 98040694 (ipc= 0.3) sim_rate=11139 (inst/sec) elapsed = 0:2:26:41 / Tue Jan 29 20:56:18 2019
GPGPU-Sim uArch: cycles simulated: 6167490  inst.: 98040904 (ipc= 0.3) sim_rate=11138 (inst/sec) elapsed = 0:2:26:42 / Tue Jan 29 20:56:19 2019
GPGPU-Sim uArch: cycles simulated: 6170490  inst.: 98041114 (ipc= 0.3) sim_rate=11137 (inst/sec) elapsed = 0:2:26:43 / Tue Jan 29 20:56:20 2019
GPGPU-Sim uArch: cycles simulated: 6173990  inst.: 98042361 (ipc= 0.3) sim_rate=11136 (inst/sec) elapsed = 0:2:26:44 / Tue Jan 29 20:56:21 2019
GPGPU-Sim uArch: cycles simulated: 6176490  inst.: 98048027 (ipc= 0.3) sim_rate=11135 (inst/sec) elapsed = 0:2:26:45 / Tue Jan 29 20:56:22 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (203615,5972990), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 35 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 9.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 35 
gpu_sim_cycle = 203616
gpu_sim_insn = 58708
gpu_ipc =       0.2883
gpu_tot_sim_cycle = 6176606
gpu_tot_sim_insn = 98048027
gpu_tot_ipc =      15.8741
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2687427
gpu_total_sim_rate=11135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2093934
	L1I_total_cache_misses = 4953
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 131464, Miss = 71310, Miss_rate = 0.542, Pending_hits = 788, Reservation_fails = 209686
	L1D_cache_core[2]: Access = 203798, Miss = 136191, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405925
	L1D_cache_core[3]: Access = 203706, Miss = 135811, Miss_rate = 0.667, Pending_hits = 1025, Reservation_fails = 404767
	L1D_cache_core[4]: Access = 190778, Miss = 135934, Miss_rate = 0.713, Pending_hits = 886, Reservation_fails = 405386
	L1D_cache_core[5]: Access = 157434, Miss = 136819, Miss_rate = 0.869, Pending_hits = 494, Reservation_fails = 402506
	L1D_cache_core[6]: Access = 78632, Miss = 67457, Miss_rate = 0.858, Pending_hits = 235, Reservation_fails = 197522
	L1D_cache_core[7]: Access = 16126, Miss = 1423, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 131464, Miss = 70786, Miss_rate = 0.538, Pending_hits = 784, Reservation_fails = 205987
	L1D_cache_core[10]: Access = 203798, Miss = 136489, Miss_rate = 0.670, Pending_hits = 1028, Reservation_fails = 407474
	L1D_cache_core[11]: Access = 190778, Miss = 135774, Miss_rate = 0.712, Pending_hits = 898, Reservation_fails = 402498
	L1D_cache_core[12]: Access = 154334, Miss = 136187, Miss_rate = 0.882, Pending_hits = 486, Reservation_fails = 400406
	L1D_cache_core[13]: Access = 78537, Miss = 67734, Miss_rate = 0.862, Pending_hits = 273, Reservation_fails = 197977
	L1D_cache_core[14]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1812722
	L1D_total_cache_misses = 1236235
	L1D_total_cache_miss_rate = 0.6820
	L1D_total_cache_pending_hits = 8736
	L1D_total_cache_reservation_fails = 3645988
	L1D_cache_data_port_util = 0.058
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 333532
	L1C_total_cache_misses = 768
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2429
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 556363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 610315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2707318
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 332764
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 938646
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 576
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2088981
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4953
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 109705408
gpgpu_n_tot_w_icount = 3428294
gpgpu_n_stall_shd_mem = 5019033
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 576
gpgpu_n_mem_read_global = 610315
gpgpu_n_mem_write_global = 636732
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 26
gpgpu_n_load_insn  = 11848078
gpgpu_n_store_insn = 763045
gpgpu_n_shmem_insn = 63864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9940348
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2429
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2429
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1377
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5015227
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7153541	W0_Idle:2597015	W0_Scoreboard:6552024	W1:129504	W2:2968	W3:2922	W4:3174	W5:2913	W6:2848	W7:2832	W8:144976	W9:2728	W10:2728	W11:2728	W12:2786	W13:2934	W14:3929	W15:6366	W16:8944	W17:6282	W18:3905	W19:2928	W20:2786	W21:2728	W22:2728	W23:2728	W24:2737	W25:2728	W26:2728	W27:2728	W28:2728	W29:2728	W30:2728	W31:2737	W32:3057087
traffic_breakdown_coretomem[CONST_ACC_R] = 208 {8:26,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4882520 {8:610315,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26103296 {40:630063,72:97,136:6572,}
traffic_breakdown_coretomem[INST_ACC_R] = 6008 {8:751,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 76608 {40:18,136:558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1872 {72:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83002840 {136:610315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5093856 {8:636732,}
traffic_breakdown_memtocore[INST_ACC_R] = 102136 {136:751,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4608 {8:576,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 6176605 
mrq_lat_table:3326 	84 	406 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1094236 	152765 	648 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	509035 	91260 	647067 	1038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49227 	98347 	203231 	220794 	38654 	88 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	212370 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11097 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 23.400000 19.000000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 23.200001 14.250000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 23.200001 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 16.571428 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 27.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 27.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5990/196 = 30.561224
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        60        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        60        60        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        60        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        60        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        56        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        57        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3103
min_bank_accesses = 0!
chip skew: 521/511 = 1.02
number of total write accesses:
dram[0]:        56        54        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        56        54        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        56        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        56        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        54        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        54        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2887
min_bank_accesses = 0!
chip skew: 484/478 = 1.01
average mf latency per bank:
dram[0]:      30802     31883     43433     44660     42612     45004     33677     33716     57099     49464      5461      5713    none      none       55544     59704
dram[1]:      31435     32023     43887     45065     46874     49570     33726     34805     52264     50524      5460      5731    none      none       57301     56215
dram[2]:      30989     32030     42555     44702     43488     43351     33392     33343     50814     50022      5728      5488    none      none       54946     54612
dram[3]:      31515     32957     43179     46122     47692     47205     34931     34096     54748     50135      5782      5510    none      none       56401     57293
dram[4]:      32784     33500     43786     45697     43831     45845     33491     34080     49976     54368      5759      3377    none      none       54325     56462
dram[5]:      35729     33401     47869     47559     50847     49634     36761     35176     58262     52358      5770    none      none      none       71195     56938
maximum mf latency per bank:
dram[0]:        597       518       568       566       554       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       587       564       584       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       566       641       560       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       574       346       255         0         0       530       506
dram[5]:        556       638       562       603       570       639       607       632       570       562       331         0         0         0       547       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6176606 n_nop=6174920 n_act=34 n_pre=20 n_req=1000 n_rd=1042 n_write=590 bw_util=0.0005284
n_activity=10776 dram_eff=0.3029
bk0: 122a 6174750i bk1: 120a 6174804i bk2: 80a 6175306i bk3: 76a 6175276i bk4: 84a 6174949i bk5: 84a 6174847i bk6: 128a 6174691i bk7: 128a 6174578i bk8: 66a 6175291i bk9: 64a 6175442i bk10: 4a 6176578i bk11: 4a 6176570i bk12: 0a 6176607i bk13: 0a 6176610i bk14: 40a 6176065i bk15: 42a 6175913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00418644
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6176606 n_nop=6174933 n_act=33 n_pre=19 n_req=999 n_rd=1036 n_write=585 bw_util=0.0005249
n_activity=10600 dram_eff=0.3058
bk0: 120a 6174737i bk1: 120a 6174756i bk2: 80a 6175117i bk3: 76a 6175230i bk4: 84a 6174924i bk5: 84a 6174880i bk6: 128a 6174701i bk7: 124a 6174468i bk8: 64a 6175218i bk9: 64a 6175329i bk10: 4a 6176579i bk11: 4a 6176576i bk12: 0a 6176602i bk13: 0a 6176609i bk14: 40a 6175965i bk15: 44a 6175810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00431013
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6176606 n_nop=6174912 n_act=34 n_pre=20 n_req=1005 n_rd=1042 n_write=598 bw_util=0.000531
n_activity=10889 dram_eff=0.3012
bk0: 120a 6174940i bk1: 116a 6174783i bk2: 80a 6175312i bk3: 76a 6175140i bk4: 84a 6174881i bk5: 88a 6174845i bk6: 128a 6174715i bk7: 128a 6174564i bk8: 64a 6175431i bk9: 66a 6175495i bk10: 4a 6176571i bk11: 4a 6176581i bk12: 0a 6176605i bk13: 0a 6176608i bk14: 40a 6176070i bk15: 44a 6175896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00369507
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6176606 n_nop=6174926 n_act=36 n_pre=22 n_req=1000 n_rd=1036 n_write=586 bw_util=0.0005252
n_activity=10741 dram_eff=0.302
bk0: 120a 6174703i bk1: 116a 6174832i bk2: 80a 6175221i bk3: 76a 6175187i bk4: 82a 6174848i bk5: 88a 6174812i bk6: 124a 6174617i bk7: 128a 6174530i bk8: 66a 6175339i bk9: 64a 6175490i bk10: 4a 6176573i bk11: 4a 6176578i bk12: 0a 6176602i bk13: 0a 6176606i bk14: 40a 6176010i bk15: 44a 6175873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0041981
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6176606 n_nop=6174941 n_act=29 n_pre=15 n_req=997 n_rd=1028 n_write=593 bw_util=0.0005249
n_activity=10421 dram_eff=0.3111
bk0: 112a 6174913i bk1: 112a 6174897i bk2: 76a 6175361i bk3: 76a 6175183i bk4: 84a 6174815i bk5: 88a 6174785i bk6: 128a 6174579i bk7: 128a 6174576i bk8: 64a 6175366i bk9: 66a 6175345i bk10: 4a 6176560i bk11: 2a 6176577i bk12: 0a 6176604i bk13: 0a 6176608i bk14: 44a 6175936i bk15: 44a 6175772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00436032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6176606 n_nop=6174957 n_act=31 n_pre=18 n_req=989 n_rd=1022 n_write=578 bw_util=0.0005181
n_activity=10662 dram_eff=0.3001
bk0: 114a 6174819i bk1: 114a 6174836i bk2: 76a 6175174i bk3: 76a 6175317i bk4: 84a 6175091i bk5: 86a 6174923i bk6: 128a 6174678i bk7: 124a 6174751i bk8: 64a 6175369i bk9: 64a 6175557i bk10: 4a 6176571i bk11: 0a 6176601i bk12: 0a 6176604i bk13: 0a 6176607i bk14: 44a 6175960i bk15: 44a 6175954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.003907

========= L2 cache stats =========
L2_cache_bank[0]: Access = 103746, Miss = 262, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 103404, Miss = 259, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 103091, Miss = 260, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 104945, Miss = 258, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 101793, Miss = 260, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 103335, Miss = 261, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 103884, Miss = 258, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 104235, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 103101, Miss = 256, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 105234, Miss = 258, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 106953, Miss = 257, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 104679, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1248400
L2_total_cache_misses = 3103
L2_total_cache_miss_rate = 0.0025
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 610081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 634197
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 676
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3692716
icnt_total_pkts_simt_to_mem=1907195
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45824
	minimum = 6
	maximum = 140
Network latency average = 8.29518
	minimum = 6
	maximum = 129
Slowest packet = 2492328
Flit latency average = 7.68698
	minimum = 6
	maximum = 125
Slowest flit = 5589473
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000823264
	minimum = 0 (at node 0)
	maximum = 0.0106278 (at node 9)
Accepted packet rate average = 0.000823264
	minimum = 0 (at node 0)
	maximum = 0.0106278 (at node 9)
Injected flit rate average = 0.00192228
	minimum = 0 (at node 0)
	maximum = 0.0168061 (at node 9)
Accepted flit rate average= 0.00192228
	minimum = 0 (at node 0)
	maximum = 0.0321979 (at node 9)
Injected packet length average = 2.33495
Accepted packet length average = 2.33495
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2456 (35 samples)
	minimum = 6 (35 samples)
	maximum = 148.343 (35 samples)
Network latency average = 12.4452 (35 samples)
	minimum = 6 (35 samples)
	maximum = 123.057 (35 samples)
Flit latency average = 13.1063 (35 samples)
	minimum = 6 (35 samples)
	maximum = 119.457 (35 samples)
Fragmentation average = 0 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0 (35 samples)
Injected packet rate average = 0.007167 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.0511344 (35 samples)
Accepted packet rate average = 0.007167 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.0511344 (35 samples)
Injected flit rate average = 0.0161443 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.0797426 (35 samples)
Accepted flit rate average = 0.0161443 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.152492 (35 samples)
Injected packet size average = 2.25259 (35 samples)
Accepted packet size average = 2.25259 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 26 min, 45 sec (8805 sec)
gpgpu_simulation_rate = 11135 (inst/sec)
gpgpu_simulation_rate = 701 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6176606)
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6176606)
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(0,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 6178106  inst.: 98148569 (ipc=67.0) sim_rate=11145 (inst/sec) elapsed = 0:2:26:46 / Tue Jan 29 20:56:23 2019
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(1,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 6179606  inst.: 98275136 (ipc=75.7) sim_rate=11158 (inst/sec) elapsed = 0:2:26:47 / Tue Jan 29 20:56:24 2019
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(0,0,0) tid=(393,0,0)
GPGPU-Sim uArch: cycles simulated: 6181106  inst.: 98397616 (ipc=77.7) sim_rate=11171 (inst/sec) elapsed = 0:2:26:48 / Tue Jan 29 20:56:25 2019
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(0,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(0,0,0) tid=(377,0,0)
GPGPU-Sim uArch: cycles simulated: 6183106  inst.: 98560784 (ipc=78.9) sim_rate=11188 (inst/sec) elapsed = 0:2:26:49 / Tue Jan 29 20:56:26 2019
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(0,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 6184606  inst.: 98681564 (ipc=79.2) sim_rate=11201 (inst/sec) elapsed = 0:2:26:50 / Tue Jan 29 20:56:27 2019
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(1,0,0) tid=(471,0,0)
GPGPU-Sim uArch: cycles simulated: 6186106  inst.: 98805569 (ipc=79.7) sim_rate=11213 (inst/sec) elapsed = 0:2:26:51 / Tue Jan 29 20:56:28 2019
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(1,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(0,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 6188106  inst.: 98971436 (ipc=80.3) sim_rate=11231 (inst/sec) elapsed = 0:2:26:52 / Tue Jan 29 20:56:29 2019
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(1,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 6189606  inst.: 99092950 (ipc=80.4) sim_rate=11243 (inst/sec) elapsed = 0:2:26:53 / Tue Jan 29 20:56:30 2019
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(0,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 6191106  inst.: 99212855 (ipc=80.3) sim_rate=11256 (inst/sec) elapsed = 0:2:26:54 / Tue Jan 29 20:56:31 2019
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(0,0,0) tid=(426,0,0)
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(1,0,0) tid=(456,0,0)
GPGPU-Sim uArch: cycles simulated: 6193106  inst.: 99375937 (ipc=80.5) sim_rate=11273 (inst/sec) elapsed = 0:2:26:55 / Tue Jan 29 20:56:32 2019
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(0,0,0) tid=(454,0,0)
GPGPU-Sim uArch: cycles simulated: 6194606  inst.: 99496142 (ipc=80.5) sim_rate=11285 (inst/sec) elapsed = 0:2:26:56 / Tue Jan 29 20:56:33 2019
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(1,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 6196106  inst.: 99618830 (ipc=80.6) sim_rate=11298 (inst/sec) elapsed = 0:2:26:57 / Tue Jan 29 20:56:34 2019
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(1,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(1,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 6198106  inst.: 99778675 (ipc=80.5) sim_rate=11315 (inst/sec) elapsed = 0:2:26:58 / Tue Jan 29 20:56:35 2019
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(0,0,0) tid=(504,0,0)
GPGPU-Sim uArch: cycles simulated: 6199606  inst.: 99898075 (ipc=80.4) sim_rate=11327 (inst/sec) elapsed = 0:2:26:59 / Tue Jan 29 20:56:36 2019
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(1,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(1,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 6201606  inst.: 100056538 (ipc=80.3) sim_rate=11344 (inst/sec) elapsed = 0:2:27:00 / Tue Jan 29 20:56:37 2019
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(0,0,0) tid=(392,0,0)
GPGPU-Sim uArch: cycles simulated: 6203106  inst.: 100174311 (ipc=80.2) sim_rate=11356 (inst/sec) elapsed = 0:2:27:01 / Tue Jan 29 20:56:38 2019
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(1,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 6204606  inst.: 100289067 (ipc=80.0) sim_rate=11368 (inst/sec) elapsed = 0:2:27:02 / Tue Jan 29 20:56:39 2019
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(1,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(1,0,0) tid=(312,0,0)
GPGPU-Sim uArch: cycles simulated: 6206606  inst.: 100436769 (ipc=79.6) sim_rate=11383 (inst/sec) elapsed = 0:2:27:03 / Tue Jan 29 20:56:40 2019
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(1,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 6208606  inst.: 100576789 (ipc=79.0) sim_rate=11398 (inst/sec) elapsed = 0:2:27:04 / Tue Jan 29 20:56:41 2019
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(1,0,0) tid=(466,0,0)
GPGPU-Sim uArch: cycles simulated: 6210606  inst.: 100709369 (ipc=78.3) sim_rate=11411 (inst/sec) elapsed = 0:2:27:05 / Tue Jan 29 20:56:42 2019
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(1,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(1,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 6212606  inst.: 100837842 (ipc=77.5) sim_rate=11425 (inst/sec) elapsed = 0:2:27:06 / Tue Jan 29 20:56:43 2019
GPGPU-Sim uArch: cycles simulated: 6214106  inst.: 100924361 (ipc=76.7) sim_rate=11433 (inst/sec) elapsed = 0:2:27:07 / Tue Jan 29 20:56:44 2019
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 6216106  inst.: 101034795 (ipc=75.6) sim_rate=11444 (inst/sec) elapsed = 0:2:27:08 / Tue Jan 29 20:56:45 2019
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(0,0,0) tid=(507,0,0)
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(1,0,0) tid=(374,0,0)
GPGPU-Sim uArch: cycles simulated: 6218106  inst.: 101140491 (ipc=74.5) sim_rate=11455 (inst/sec) elapsed = 0:2:27:09 / Tue Jan 29 20:56:46 2019
GPGPU-Sim uArch: cycles simulated: 6220106  inst.: 101233816 (ipc=73.2) sim_rate=11464 (inst/sec) elapsed = 0:2:27:10 / Tue Jan 29 20:56:47 2019
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(1,0,0) tid=(404,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45243,6176606), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 36 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 6222606  inst.: 101332747 (ipc=71.4) sim_rate=11474 (inst/sec) elapsed = 0:2:27:11 / Tue Jan 29 20:56:48 2019
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(1,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 6224606  inst.: 101413403 (ipc=70.1) sim_rate=11482 (inst/sec) elapsed = 0:2:27:12 / Tue Jan 29 20:56:49 2019
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(1,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 6226606  inst.: 101497131 (ipc=69.0) sim_rate=11490 (inst/sec) elapsed = 0:2:27:13 / Tue Jan 29 20:56:50 2019
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(1,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 6229106  inst.: 101594395 (ipc=67.5) sim_rate=11500 (inst/sec) elapsed = 0:2:27:14 / Tue Jan 29 20:56:51 2019
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(1,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 6231106  inst.: 101674899 (ipc=66.5) sim_rate=11508 (inst/sec) elapsed = 0:2:27:15 / Tue Jan 29 20:56:52 2019
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(1,0,0) tid=(387,0,0)
GPGPU-Sim uArch: cycles simulated: 6233606  inst.: 101775835 (ipc=65.4) sim_rate=11518 (inst/sec) elapsed = 0:2:27:16 / Tue Jan 29 20:56:53 2019
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(1,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 6236106  inst.: 101876755 (ipc=64.3) sim_rate=11528 (inst/sec) elapsed = 0:2:27:17 / Tue Jan 29 20:56:54 2019
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(1,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 6238106  inst.: 101956171 (ipc=63.5) sim_rate=11536 (inst/sec) elapsed = 0:2:27:18 / Tue Jan 29 20:56:55 2019
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(1,0,0) tid=(403,0,0)
GPGPU-Sim uArch: cycles simulated: 6240606  inst.: 102056579 (ipc=62.6) sim_rate=11546 (inst/sec) elapsed = 0:2:27:19 / Tue Jan 29 20:56:56 2019
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(1,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 6243106  inst.: 102158219 (ipc=61.8) sim_rate=11556 (inst/sec) elapsed = 0:2:27:20 / Tue Jan 29 20:56:57 2019
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(1,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 6245106  inst.: 102238019 (ipc=61.2) sim_rate=11564 (inst/sec) elapsed = 0:2:27:21 / Tue Jan 29 20:56:58 2019
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(1,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 6247606  inst.: 102338310 (ipc=60.4) sim_rate=11574 (inst/sec) elapsed = 0:2:27:22 / Tue Jan 29 20:56:59 2019
GPGPU-Sim uArch: cycles simulated: 6250106  inst.: 102434747 (ipc=59.7) sim_rate=11583 (inst/sec) elapsed = 0:2:27:23 / Tue Jan 29 20:57:00 2019
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(1,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 6250606  inst.: 102451357 (ipc=59.5) sim_rate=11584 (inst/sec) elapsed = 0:2:27:24 / Tue Jan 29 20:57:01 2019
GPGPU-Sim uArch: cycles simulated: 6251606  inst.: 102492921 (ipc=59.3) sim_rate=11587 (inst/sec) elapsed = 0:2:27:25 / Tue Jan 29 20:57:02 2019
GPGPU-Sim uArch: cycles simulated: 6252106  inst.: 102513211 (ipc=59.1) sim_rate=11588 (inst/sec) elapsed = 0:2:27:26 / Tue Jan 29 20:57:03 2019
GPGPU-Sim uArch: cycles simulated: 6252606  inst.: 102529976 (ipc=59.0) sim_rate=11589 (inst/sec) elapsed = 0:2:27:27 / Tue Jan 29 20:57:04 2019
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(1,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 6253106  inst.: 102550255 (ipc=58.9) sim_rate=11590 (inst/sec) elapsed = 0:2:27:28 / Tue Jan 29 20:57:05 2019
GPGPU-Sim uArch: cycles simulated: 6253606  inst.: 102569857 (ipc=58.7) sim_rate=11591 (inst/sec) elapsed = 0:2:27:29 / Tue Jan 29 20:57:06 2019
GPGPU-Sim uArch: cycles simulated: 6254606  inst.: 102606929 (ipc=58.4) sim_rate=11594 (inst/sec) elapsed = 0:2:27:30 / Tue Jan 29 20:57:07 2019
GPGPU-Sim uArch: cycles simulated: 6255106  inst.: 102627399 (ipc=58.3) sim_rate=11595 (inst/sec) elapsed = 0:2:27:31 / Tue Jan 29 20:57:08 2019
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(1,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 6255606  inst.: 102647778 (ipc=58.2) sim_rate=11595 (inst/sec) elapsed = 0:2:27:32 / Tue Jan 29 20:57:09 2019
GPGPU-Sim uArch: cycles simulated: 6256106  inst.: 102665435 (ipc=58.1) sim_rate=11596 (inst/sec) elapsed = 0:2:27:33 / Tue Jan 29 20:57:10 2019
GPGPU-Sim uArch: cycles simulated: 6256606  inst.: 102684554 (ipc=58.0) sim_rate=11597 (inst/sec) elapsed = 0:2:27:34 / Tue Jan 29 20:57:11 2019
GPGPU-Sim uArch: cycles simulated: 6257606  inst.: 102723691 (ipc=57.7) sim_rate=11600 (inst/sec) elapsed = 0:2:27:35 / Tue Jan 29 20:57:12 2019
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(1,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 6258106  inst.: 102741466 (ipc=57.6) sim_rate=11601 (inst/sec) elapsed = 0:2:27:36 / Tue Jan 29 20:57:13 2019
GPGPU-Sim uArch: cycles simulated: 6258606  inst.: 102762009 (ipc=57.5) sim_rate=11602 (inst/sec) elapsed = 0:2:27:37 / Tue Jan 29 20:57:14 2019
GPGPU-Sim uArch: cycles simulated: 6259106  inst.: 102782233 (ipc=57.4) sim_rate=11603 (inst/sec) elapsed = 0:2:27:38 / Tue Jan 29 20:57:15 2019
GPGPU-Sim uArch: cycles simulated: 6259606  inst.: 102802075 (ipc=57.3) sim_rate=11604 (inst/sec) elapsed = 0:2:27:39 / Tue Jan 29 20:57:16 2019
GPGPU-Sim uArch: cycles simulated: 6260106  inst.: 102818709 (ipc=57.1) sim_rate=11604 (inst/sec) elapsed = 0:2:27:40 / Tue Jan 29 20:57:17 2019
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 6260606  inst.: 102838449 (ipc=57.0) sim_rate=11605 (inst/sec) elapsed = 0:2:27:41 / Tue Jan 29 20:57:18 2019
GPGPU-Sim uArch: cycles simulated: 6261606  inst.: 102875864 (ipc=56.8) sim_rate=11608 (inst/sec) elapsed = 0:2:27:42 / Tue Jan 29 20:57:19 2019
GPGPU-Sim uArch: cycles simulated: 6262106  inst.: 102896447 (ipc=56.7) sim_rate=11609 (inst/sec) elapsed = 0:2:27:43 / Tue Jan 29 20:57:20 2019
GPGPU-Sim uArch: cycles simulated: 6262606  inst.: 102916409 (ipc=56.6) sim_rate=11610 (inst/sec) elapsed = 0:2:27:44 / Tue Jan 29 20:57:21 2019
GPGPU-Sim uArch: cycles simulated: 6263106  inst.: 102933802 (ipc=56.5) sim_rate=11611 (inst/sec) elapsed = 0:2:27:45 / Tue Jan 29 20:57:22 2019
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(1,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 6263606  inst.: 102953415 (ipc=56.4) sim_rate=11612 (inst/sec) elapsed = 0:2:27:46 / Tue Jan 29 20:57:23 2019
GPGPU-Sim uArch: cycles simulated: 6264106  inst.: 102972617 (ipc=56.3) sim_rate=11613 (inst/sec) elapsed = 0:2:27:47 / Tue Jan 29 20:57:24 2019
GPGPU-Sim uArch: cycles simulated: 6265106  inst.: 103009914 (ipc=56.1) sim_rate=11615 (inst/sec) elapsed = 0:2:27:48 / Tue Jan 29 20:57:25 2019
GPGPU-Sim uArch: cycles simulated: 6265606  inst.: 103030061 (ipc=56.0) sim_rate=11616 (inst/sec) elapsed = 0:2:27:49 / Tue Jan 29 20:57:26 2019
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(1,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 6266106  inst.: 103047715 (ipc=55.9) sim_rate=11617 (inst/sec) elapsed = 0:2:27:50 / Tue Jan 29 20:57:27 2019
GPGPU-Sim uArch: cycles simulated: 6266606  inst.: 103067018 (ipc=55.8) sim_rate=11618 (inst/sec) elapsed = 0:2:27:51 / Tue Jan 29 20:57:28 2019
GPGPU-Sim uArch: cycles simulated: 6267106  inst.: 103085933 (ipc=55.7) sim_rate=11619 (inst/sec) elapsed = 0:2:27:52 / Tue Jan 29 20:57:29 2019
GPGPU-Sim uArch: cycles simulated: 6268106  inst.: 103122703 (ipc=55.5) sim_rate=11622 (inst/sec) elapsed = 0:2:27:53 / Tue Jan 29 20:57:30 2019
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(1,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 6268606  inst.: 103142348 (ipc=55.4) sim_rate=11622 (inst/sec) elapsed = 0:2:27:54 / Tue Jan 29 20:57:31 2019
GPGPU-Sim uArch: cycles simulated: 6269106  inst.: 103158463 (ipc=55.2) sim_rate=11623 (inst/sec) elapsed = 0:2:27:55 / Tue Jan 29 20:57:32 2019
GPGPU-Sim uArch: cycles simulated: 6269606  inst.: 103177328 (ipc=55.2) sim_rate=11624 (inst/sec) elapsed = 0:2:27:56 / Tue Jan 29 20:57:33 2019
GPGPU-Sim uArch: cycles simulated: 6270606  inst.: 103212505 (ipc=54.9) sim_rate=11626 (inst/sec) elapsed = 0:2:27:57 / Tue Jan 29 20:57:34 2019
GPGPU-Sim uArch: cycles simulated: 6271106  inst.: 103231721 (ipc=54.9) sim_rate=11627 (inst/sec) elapsed = 0:2:27:58 / Tue Jan 29 20:57:35 2019
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(1,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 6271606  inst.: 103247479 (ipc=54.7) sim_rate=11628 (inst/sec) elapsed = 0:2:27:59 / Tue Jan 29 20:57:36 2019
GPGPU-Sim uArch: cycles simulated: 6272106  inst.: 103265471 (ipc=54.6) sim_rate=11628 (inst/sec) elapsed = 0:2:28:00 / Tue Jan 29 20:57:37 2019
GPGPU-Sim uArch: cycles simulated: 6272606  inst.: 103282933 (ipc=54.5) sim_rate=11629 (inst/sec) elapsed = 0:2:28:01 / Tue Jan 29 20:57:38 2019
GPGPU-Sim uArch: cycles simulated: 6273606  inst.: 103315929 (ipc=54.3) sim_rate=11632 (inst/sec) elapsed = 0:2:28:02 / Tue Jan 29 20:57:39 2019
GPGPU-Sim uArch: cycles simulated: 6274106  inst.: 103330012 (ipc=54.2) sim_rate=11632 (inst/sec) elapsed = 0:2:28:03 / Tue Jan 29 20:57:40 2019
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(1,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 6274606  inst.: 103346511 (ipc=54.1) sim_rate=11632 (inst/sec) elapsed = 0:2:28:04 / Tue Jan 29 20:57:41 2019
GPGPU-Sim uArch: cycles simulated: 6275106  inst.: 103363003 (ipc=54.0) sim_rate=11633 (inst/sec) elapsed = 0:2:28:05 / Tue Jan 29 20:57:42 2019
GPGPU-Sim uArch: cycles simulated: 6276106  inst.: 103392748 (ipc=53.7) sim_rate=11635 (inst/sec) elapsed = 0:2:28:06 / Tue Jan 29 20:57:43 2019
GPGPU-Sim uArch: cycles simulated: 6276606  inst.: 103404679 (ipc=53.6) sim_rate=11635 (inst/sec) elapsed = 0:2:28:07 / Tue Jan 29 20:57:44 2019
GPGPU-Sim uArch: cycles simulated: 6277106  inst.: 103419449 (ipc=53.4) sim_rate=11635 (inst/sec) elapsed = 0:2:28:08 / Tue Jan 29 20:57:45 2019
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(1,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 6278106  inst.: 103444979 (ipc=53.2) sim_rate=11637 (inst/sec) elapsed = 0:2:28:09 / Tue Jan 29 20:57:46 2019
GPGPU-Sim uArch: cycles simulated: 6278606  inst.: 103458259 (ipc=53.0) sim_rate=11637 (inst/sec) elapsed = 0:2:28:10 / Tue Jan 29 20:57:47 2019
GPGPU-Sim uArch: cycles simulated: 6279106  inst.: 103468146 (ipc=52.9) sim_rate=11637 (inst/sec) elapsed = 0:2:28:11 / Tue Jan 29 20:57:48 2019
GPGPU-Sim uArch: cycles simulated: 6280106  inst.: 103489881 (ipc=52.6) sim_rate=11638 (inst/sec) elapsed = 0:2:28:12 / Tue Jan 29 20:57:49 2019
GPGPU-Sim uArch: cycles simulated: 6280606  inst.: 103501181 (ipc=52.4) sim_rate=11638 (inst/sec) elapsed = 0:2:28:13 / Tue Jan 29 20:57:50 2019
GPGPU-Sim uArch: cycles simulated: 6281106  inst.: 103509328 (ipc=52.3) sim_rate=11638 (inst/sec) elapsed = 0:2:28:14 / Tue Jan 29 20:57:51 2019
GPGPU-Sim uArch: cycles simulated: 6282106  inst.: 103527419 (ipc=51.9) sim_rate=11638 (inst/sec) elapsed = 0:2:28:15 / Tue Jan 29 20:57:52 2019
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(1,0,0) tid=(428,0,0)
GPGPU-Sim uArch: cycles simulated: 6282606  inst.: 103536039 (ipc=51.8) sim_rate=11638 (inst/sec) elapsed = 0:2:28:16 / Tue Jan 29 20:57:53 2019
GPGPU-Sim uArch: cycles simulated: 6283606  inst.: 103550004 (ipc=51.4) sim_rate=11638 (inst/sec) elapsed = 0:2:28:17 / Tue Jan 29 20:57:54 2019
GPGPU-Sim uArch: cycles simulated: 6284106  inst.: 103557144 (ipc=51.2) sim_rate=11638 (inst/sec) elapsed = 0:2:28:18 / Tue Jan 29 20:57:55 2019
GPGPU-Sim uArch: cycles simulated: 6285106  inst.: 103568079 (ipc=50.9) sim_rate=11638 (inst/sec) elapsed = 0:2:28:19 / Tue Jan 29 20:57:56 2019
GPGPU-Sim uArch: cycles simulated: 6285606  inst.: 103571849 (ipc=50.7) sim_rate=11637 (inst/sec) elapsed = 0:2:28:20 / Tue Jan 29 20:57:57 2019
GPGPU-Sim uArch: cycles simulated: 6286106  inst.: 103576369 (ipc=50.5) sim_rate=11636 (inst/sec) elapsed = 0:2:28:21 / Tue Jan 29 20:57:58 2019
GPGPU-Sim uArch: cycles simulated: 6287106  inst.: 103582876 (ipc=50.1) sim_rate=11635 (inst/sec) elapsed = 0:2:28:22 / Tue Jan 29 20:57:59 2019
GPGPU-Sim uArch: cycles simulated: 6287606  inst.: 103584811 (ipc=49.9) sim_rate=11634 (inst/sec) elapsed = 0:2:28:23 / Tue Jan 29 20:58:00 2019
GPGPU-Sim uArch: cycles simulated: 6288106  inst.: 103586551 (ipc=49.7) sim_rate=11633 (inst/sec) elapsed = 0:2:28:24 / Tue Jan 29 20:58:01 2019
GPGPU-Sim uArch: cycles simulated: 6289106  inst.: 103588368 (ipc=49.2) sim_rate=11632 (inst/sec) elapsed = 0:2:28:25 / Tue Jan 29 20:58:02 2019
GPGPU-Sim uArch: cycles simulated: 6289606  inst.: 103589031 (ipc=49.0) sim_rate=11631 (inst/sec) elapsed = 0:2:28:26 / Tue Jan 29 20:58:03 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (113039,6176606), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 36 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 12.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 36 
gpu_sim_cycle = 113040
gpu_sim_insn = 5541004
gpu_ipc =      49.0181
gpu_tot_sim_cycle = 6289646
gpu_tot_sim_insn = 103589031
gpu_tot_ipc =      16.4698
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 258
gpu_stall_icnt2sh    = 2687427
gpu_total_sim_rate=11631

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2229514
	L1I_total_cache_misses = 5013
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16123, Miss = 1422, Miss_rate = 0.088, Pending_hits = 160, Reservation_fails = 929
	L1D_cache_core[1]: Access = 131464, Miss = 71310, Miss_rate = 0.542, Pending_hits = 788, Reservation_fails = 209686
	L1D_cache_core[2]: Access = 203798, Miss = 136191, Miss_rate = 0.668, Pending_hits = 987, Reservation_fails = 405925
	L1D_cache_core[3]: Access = 203706, Miss = 135811, Miss_rate = 0.667, Pending_hits = 1025, Reservation_fails = 404767
	L1D_cache_core[4]: Access = 190778, Miss = 135934, Miss_rate = 0.713, Pending_hits = 886, Reservation_fails = 405386
	L1D_cache_core[5]: Access = 157434, Miss = 136819, Miss_rate = 0.869, Pending_hits = 494, Reservation_fails = 402506
	L1D_cache_core[6]: Access = 78632, Miss = 67457, Miss_rate = 0.858, Pending_hits = 235, Reservation_fails = 197522
	L1D_cache_core[7]: Access = 16126, Miss = 1423, Miss_rate = 0.088, Pending_hits = 158, Reservation_fails = 703
	L1D_cache_core[8]: Access = 52552, Miss = 1642, Miss_rate = 0.031, Pending_hits = 534, Reservation_fails = 4128
	L1D_cache_core[9]: Access = 131464, Miss = 70786, Miss_rate = 0.538, Pending_hits = 784, Reservation_fails = 205987
	L1D_cache_core[10]: Access = 203798, Miss = 136489, Miss_rate = 0.670, Pending_hits = 1028, Reservation_fails = 407474
	L1D_cache_core[11]: Access = 203706, Miss = 135966, Miss_rate = 0.667, Pending_hits = 1055, Reservation_fails = 402935
	L1D_cache_core[12]: Access = 190778, Miss = 136405, Miss_rate = 0.715, Pending_hits = 868, Reservation_fails = 404132
	L1D_cache_core[13]: Access = 78537, Miss = 67734, Miss_rate = 0.862, Pending_hits = 273, Reservation_fails = 197977
	L1D_cache_core[14]: Access = 3198, Miss = 1256, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 94
	L1D_total_cache_accesses = 1862094
	L1D_total_cache_misses = 1236645
	L1D_total_cache_miss_rate = 0.6641
	L1D_total_cache_pending_hits = 9275
	L1D_total_cache_reservation_fails = 3650151
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 350660
	L1C_total_cache_misses = 768
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2429
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 604786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 610599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2711481
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349892
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 938646
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 576
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2224501
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 115682240
gpgpu_n_tot_w_icount = 3615070
gpgpu_n_stall_shd_mem = 5038696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 576
gpgpu_n_mem_read_global = 610599
gpgpu_n_mem_write_global = 636858
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 26
gpgpu_n_load_insn  = 12851078
gpgpu_n_store_insn = 765045
gpgpu_n_shmem_insn = 63864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10449016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2429
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2429
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1377
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5034890
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7164873	W0_Idle:2617752	W0_Scoreboard:6649773	W1:129856	W2:3320	W3:3274	W4:3526	W5:3265	W6:3200	W7:3184	W8:156256	W9:3069	W10:3069	W11:3069	W12:3127	W13:3275	W14:4270	W15:6707	W16:9285	W17:6623	W18:4246	W19:3269	W20:3127	W21:3069	W22:3069	W23:3069	W24:3078	W25:3069	W26:3069	W27:3069	W28:3069	W29:3069	W30:3069	W31:3078	W32:3222276
traffic_breakdown_coretomem[CONST_ACC_R] = 208 {8:26,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4884792 {8:610599,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26120304 {40:630063,72:99,136:6696,}
traffic_breakdown_coretomem[INST_ACC_R] = 6040 {8:755,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 76608 {40:18,136:558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1872 {72:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83041464 {136:610599,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5094864 {8:636858,}
traffic_breakdown_memtocore[INST_ACC_R] = 102680 {136:755,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4608 {8:576,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 652 
averagemflatency = 200 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 6289645 
mrq_lat_table:3326 	84 	406 	235 	421 	537 	649 	328 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1094645 	152766 	648 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	509370 	91339 	647067 	1038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49448 	98387 	203243 	220805 	38654 	88 	0 	63 	126 	127 	952 	10908 	21547 	26446 	8576 	1591 	70033 	72091 	212478 	212496 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11209 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        54         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        60         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6797    217417     15272     15287     13466     13370    216151    241562     69377      2582      2738      2548         0         0     14993     15008 
dram[1]:      6688    348888     15269     15320     13337     13397    249074    299860     15458      2704      2736      2671         0         0     14990     15005 
dram[2]:     68159      8651     15299     15284     13406     13477    221053    217718     15388    225664      2508      2717         0         0     14987     15002 
dram[3]:     70008      5846     15297     15281     13355     13409    260149    248660    192175      2694      2510      2741         0         0     14984     14999 
dram[4]:    214980      9026     15293     15278     13453     13459    233162    224142     15402    183537      2592    365660         0         0     14173     15032 
dram[5]:    216359      6230     15290     15275     13438     13367    278802    269645    149325      2734      2594         0         0         0     15011     14996 
average row accesses per activate:
dram[0]: 23.400000 19.000000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 21.666666 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 23.200001 14.250000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 23.200001 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 16.571428 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 27.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 27.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 21.000000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5990/196 = 30.561224
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        60        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        60        60        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        60        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        60        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        56        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        57        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3103
min_bank_accesses = 0!
chip skew: 521/511 = 1.02
number of total write accesses:
dram[0]:        56        54        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        56        54        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        56        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        56        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        54        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        54        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2887
min_bank_accesses = 0!
chip skew: 484/478 = 1.01
average mf latency per bank:
dram[0]:      30802     31883     43433     44660     42629     45022     33708     33750     57099     49464      5461      5713    none      none       55544     59704
dram[1]:      31435     32023     43887     45065     46891     49587     33757     34837     52264     50524      5460      5731    none      none       57301     56215
dram[2]:      30989     32030     42555     44702     43506     43371     33423     33371     50814     50022      5728      5488    none      none       54946     54612
dram[3]:      31515     32957     43179     46122     47707     47225     34961     34123     54748     50135      5782      5510    none      none       56401     57293
dram[4]:      32784     33500     43786     45697     43848     45865     33526     34108     49976     54368      5759      3377    none      none       54325     56462
dram[5]:      35729     33401     47869     47559     50864     49653     36795     35204     58262     52358      5770    none      none      none       71195     56938
maximum mf latency per bank:
dram[0]:        597       518       568       566       554       548       610       532       608       514       293       331         0         0       562       505
dram[1]:        622       592       591       598       587       564       584       606       624       608       302       293         0         0       606       573
dram[2]:        535       563       553       538       533       556       550       540       508       537       330       275         0         0       550       600
dram[3]:        543       652       566       641       560       606       559       589       552       580       330       276         0         0       547       547
dram[4]:        638       527       556       573       545       568       586       559       551       574       346       255         0         0       530       506
dram[5]:        556       638       562       603       570       639       607       632       570       562       331         0         0         0       547       622
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289646 n_nop=6287960 n_act=34 n_pre=20 n_req=1000 n_rd=1042 n_write=590 bw_util=0.0005189
n_activity=10776 dram_eff=0.3029
bk0: 122a 6287790i bk1: 120a 6287844i bk2: 80a 6288346i bk3: 76a 6288316i bk4: 84a 6287989i bk5: 84a 6287887i bk6: 128a 6287731i bk7: 128a 6287618i bk8: 66a 6288331i bk9: 64a 6288482i bk10: 4a 6289618i bk11: 4a 6289610i bk12: 0a 6289647i bk13: 0a 6289650i bk14: 40a 6289105i bk15: 42a 6288953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0041112
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289646 n_nop=6287973 n_act=33 n_pre=19 n_req=999 n_rd=1036 n_write=585 bw_util=0.0005155
n_activity=10600 dram_eff=0.3058
bk0: 120a 6287777i bk1: 120a 6287796i bk2: 80a 6288157i bk3: 76a 6288270i bk4: 84a 6287964i bk5: 84a 6287920i bk6: 128a 6287741i bk7: 124a 6287508i bk8: 64a 6288258i bk9: 64a 6288369i bk10: 4a 6289619i bk11: 4a 6289616i bk12: 0a 6289642i bk13: 0a 6289649i bk14: 40a 6289005i bk15: 44a 6288850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00423267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289646 n_nop=6287952 n_act=34 n_pre=20 n_req=1005 n_rd=1042 n_write=598 bw_util=0.0005215
n_activity=10889 dram_eff=0.3012
bk0: 120a 6287980i bk1: 116a 6287823i bk2: 80a 6288352i bk3: 76a 6288180i bk4: 84a 6287921i bk5: 88a 6287885i bk6: 128a 6287755i bk7: 128a 6287604i bk8: 64a 6288471i bk9: 66a 6288535i bk10: 4a 6289611i bk11: 4a 6289621i bk12: 0a 6289645i bk13: 0a 6289648i bk14: 40a 6289110i bk15: 44a 6288936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00362866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289646 n_nop=6287966 n_act=36 n_pre=22 n_req=1000 n_rd=1036 n_write=586 bw_util=0.0005158
n_activity=10741 dram_eff=0.302
bk0: 120a 6287743i bk1: 116a 6287872i bk2: 80a 6288261i bk3: 76a 6288227i bk4: 82a 6287888i bk5: 88a 6287852i bk6: 124a 6287657i bk7: 128a 6287570i bk8: 66a 6288379i bk9: 64a 6288530i bk10: 4a 6289613i bk11: 4a 6289618i bk12: 0a 6289642i bk13: 0a 6289646i bk14: 40a 6289050i bk15: 44a 6288913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00412265
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289646 n_nop=6287981 n_act=29 n_pre=15 n_req=997 n_rd=1028 n_write=593 bw_util=0.0005155
n_activity=10421 dram_eff=0.3111
bk0: 112a 6287953i bk1: 112a 6287937i bk2: 76a 6288401i bk3: 76a 6288223i bk4: 84a 6287855i bk5: 88a 6287825i bk6: 128a 6287619i bk7: 128a 6287616i bk8: 64a 6288406i bk9: 66a 6288385i bk10: 4a 6289600i bk11: 2a 6289617i bk12: 0a 6289644i bk13: 0a 6289648i bk14: 44a 6288976i bk15: 44a 6288812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00428196
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6289646 n_nop=6287997 n_act=31 n_pre=18 n_req=989 n_rd=1022 n_write=578 bw_util=0.0005088
n_activity=10662 dram_eff=0.3001
bk0: 114a 6287859i bk1: 114a 6287876i bk2: 76a 6288214i bk3: 76a 6288357i bk4: 84a 6288131i bk5: 86a 6287963i bk6: 128a 6287718i bk7: 124a 6287791i bk8: 64a 6288409i bk9: 64a 6288597i bk10: 4a 6289611i bk11: 0a 6289641i bk12: 0a 6289644i bk13: 0a 6289647i bk14: 44a 6289000i bk15: 44a 6288994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00383678

========= L2 cache stats =========
L2_cache_bank[0]: Access = 103780, Miss = 262, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 103442, Miss = 259, Miss_rate = 0.003, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 103125, Miss = 260, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 104980, Miss = 258, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 101827, Miss = 260, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 103369, Miss = 261, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 103916, Miss = 258, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 104269, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 103137, Miss = 256, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 105268, Miss = 258, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 106990, Miss = 257, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 104711, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1248814
L2_total_cache_misses = 3103
L2_total_cache_miss_rate = 0.0025
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 610365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 634323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 680
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3694282
icnt_total_pkts_simt_to_mem=1908109
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8696
	minimum = 6
	maximum = 110
Network latency average = 10.3454
	minimum = 6
	maximum = 93
Slowest packet = 2496913
Flit latency average = 9.125
	minimum = 6
	maximum = 89
Slowest flit = 5600236
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00027129
	minimum = 0 (at node 0)
	maximum = 0.00196391 (at node 12)
Accepted packet rate average = 0.00027129
	minimum = 0 (at node 0)
	maximum = 0.00196391 (at node 12)
Injected flit rate average = 0.000812561
	minimum = 0 (at node 0)
	maximum = 0.00412243 (at node 12)
Accepted flit rate average= 0.000812561
	minimum = 0 (at node 0)
	maximum = 0.00762562 (at node 12)
Injected packet length average = 2.99517
Accepted packet length average = 2.99517
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1518 (36 samples)
	minimum = 6 (36 samples)
	maximum = 147.278 (36 samples)
Network latency average = 12.3869 (36 samples)
	minimum = 6 (36 samples)
	maximum = 122.222 (36 samples)
Flit latency average = 12.9957 (36 samples)
	minimum = 6 (36 samples)
	maximum = 118.611 (36 samples)
Fragmentation average = 0 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0 (36 samples)
Injected packet rate average = 0.00697545 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.0497685 (36 samples)
Accepted packet rate average = 0.00697545 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.0497685 (36 samples)
Injected flit rate average = 0.0157184 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.0776421 (36 samples)
Accepted flit rate average = 0.0157184 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.148468 (36 samples)
Injected packet size average = 2.25339 (36 samples)
Accepted packet size average = 2.25339 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 28 min, 26 sec (8906 sec)
gpgpu_simulation_rate = 11631 (inst/sec)
gpgpu_simulation_rate = 706 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU Execution: 8904.548408
FREE TIME: 0.000014
TIME TO SEND BACK: 0.016200
SEND ARRAY X BACK: 0.007255
SEND ARRAY Y BACK: 0.004130
SEND WEIGHTS BACK: 0.004801
XE: nan
YE: nan
nan
PARTICLE FILTER TOOK 8904.603144
ENTIRE PROGRAM TOOK 8904.655455
