# //  Questa Sim-64
# //  Version 10.2b linux_x86_64 May 16 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=switch_test top
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# UVM_INFO tb_classes/scoreboard.svh(79) @ 450: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1409
#   da      integral      8     'hc1 
#   sa      integral      8     'hc0 
#   length  integral      8     'hb  
#   data    da(integral)  11    -    
#     [0]   integral      8     'h89 
#     [1]   integral      8     'h54 
#     [2]   integral      8     'h80 
#     [3]   integral      8     'h3e 
#     [4]   integral      8     'h17 
#     ...   ...           ...   ...  
#     [6]   integral      8     'h23 
#     [7]   integral      8     'hc  
#     [8]   integral      8     'he1 
#     [9]   integral      8     'hcb 
#     [10]  integral      8     'h9a 
#   fcs     integral      8     'h3c 
# -----------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 450 ps  Iteration: 107  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=switch_test top
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Fatal: (vsim-8250) Class allocator method 'new' called on Abstract Class.
#    Time: 0 ps  Iteration: 0  Process: /top/#INITIAL#58 File: /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh
# Fatal error in Function uvm_pkg/uvm_component_registry::create_component at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh line 66
# 
# HDL call sequence:
# Stopped at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh 66 Function uvm_pkg/uvm_component_registry::create_component
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_factory.svh 1140 Function uvm_pkg/uvm_factory::create_component_by_name
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh 384 Task uvm_pkg/uvm_root::run_test
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_globals.svh 40 Task run_test
# called from  top.sv 61 Module top
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO tb_classes/scoreboard.svh(79) @ 450: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1409
#   da      integral      8     'hc1 
#   sa      integral      8     'hc0 
#   length  integral      8     'hb  
#   data    da(integral)  11    -    
#     [0]   integral      8     'h89 
#     [1]   integral      8     'h54 
#     [2]   integral      8     'h80 
#     [3]   integral      8     'h3e 
#     [4]   integral      8     'h17 
#     ...   ...           ...   ...  
#     [6]   integral      8     'h23 
#     [7]   integral      8     'hc  
#     [8]   integral      8     'he1 
#     [9]   integral      8     'hcb 
#     [10]  integral      8     'h9a 
#   fcs     integral      8     'h3c 
# -----------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 450 ps  Iteration: 107  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO tb_classes/scoreboard.svh(79) @ 450: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1409
#   da      integral      8     'hc1 
#   sa      integral      8     'hc0 
#   length  integral      8     'hb  
#   data    da(integral)  11    -    
#     [0]   integral      8     'h89 
#     [1]   integral      8     'h54 
#     [2]   integral      8     'h80 
#     [3]   integral      8     'h3e 
#     [4]   integral      8     'h17 
#     ...   ...           ...   ...  
#     [6]   integral      8     'h23 
#     [7]   integral      8     'hc  
#     [8]   integral      8     'he1 
#     [9]   integral      8     'hcb 
#     [10]  integral      8     'h9a 
#   fcs     integral      8     'h3c 
# -----------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11870 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO tb_classes/scoreboard.svh(79) @ 450: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1409
#   da      integral      8     'hc1 
#   sa      integral      8     'hc0 
#   length  integral      8     'hb  
#   data    da(integral)  11    -    
#     [0]   integral      8     'h89 
#     [1]   integral      8     'h54 
#     [2]   integral      8     'h80 
#     [3]   integral      8     'h3e 
#     [4]   integral      8     'h17 
#     ...   ...           ...   ...  
#     [6]   integral      8     'h23 
#     [7]   integral      8     'hc  
#     [8]   integral      8     'he1 
#     [9]   integral      8     'hcb 
#     [10]  integral      8     'h9a 
#   fcs     integral      8     'h3c 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(79) @ 770: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1486
#   da      integral      8     'h3c 
#   sa      integral      8     'hef 
#   length  integral      8     'h9  
#   data    da(integral)  9     -    
#     [0]   integral      8     'hd1 
#     [1]   integral      8     'h69 
#     [2]   integral      8     'h89 
#     [3]   integral      8     'hd  
#     [4]   integral      8     'hb4 
#     [5]   integral      8     'hbe 
#     [6]   integral      8     'hd0 
#     [7]   integral      8     'h58 
#     [8]   integral      8     'h60 
#   fcs     integral      8     'h4  
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(79) @ 1190: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1582
#   da      integral      8     'hcc 
#   sa      integral      8     'h36 
#   length  integral      8     'he  
#   data    da(integral)  14    -    
#     [0]   integral      8     'hfc 
#     [1]   integral      8     'h33 
#     [2]   integral      8     'hef 
#     [3]   integral      8     'he7 
#     [4]   integral      8     'he4 
#     ...   ...           ...   ...  
#     [9]   integral      8     'h48 
#     [10]  integral      8     'hc  
#     [11]  integral      8     'h5  
#     [12]  integral      8     'h85 
#     [13]  integral      8     'h68 
#   fcs     integral      8     'h25 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(79) @ 3230: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @2006
#   da      integral      8     'h3c 
#   sa      integral      8     'h3c 
#   length  integral      8     'h5d 
#   data    da(integral)  93    -    
#     [0]   integral      8     'h2d 
#     [1]   integral      8     'h29 
#     [2]   integral      8     'h2e 
#     [3]   integral      8     'hb  
#     [4]   integral      8     'h0  
#     ...   ...           ...   ...  
#     [88]  integral      8     'hc5 
#     [89]  integral      8     'hf1 
#     [90]  integral      8     'hfa 
#     [91]  integral      8     'h6e 
#     [92]  integral      8     'h15 
#   fcs     integral      8     'hea 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(79) @ 4850: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @2338
#   da      integral      8     'h3c 
#   sa      integral      8     'h2a 
#   length  integral      8     'h4b 
#   data    da(integral)  75    -    
#     [0]   integral      8     'h9b 
#     [1]   integral      8     'h85 
#     [2]   integral      8     'he8 
#     [3]   integral      8     'h11 
#     [4]   integral      8     'h93 
#     ...   ...           ...   ...  
#     [70]  integral      8     'h1b 
#     [71]  integral      8     'h40 
#     [72]  integral      8     'h4b 
#     [73]  integral      8     'hd2 
#     [74]  integral      8     'h5c 
#   fcs     integral      8     'h66 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(79) @ 6430: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @2666
#   da      integral      8     'h3c 
#   sa      integral      8     'hb1 
#   length  integral      8     'h46 
#   data    da(integral)  70    -    
#     [0]   integral      8     'h55 
#     [1]   integral      8     'hda 
#     [2]   integral      8     'ha2 
#     [3]   integral      8     'h5  
#     [4]   integral      8     'hd1 
#     ...   ...           ...   ...  
#     [65]  integral      8     'h24 
#     [66]  integral      8     'he0 
#     [67]  integral      8     'h7d 
#     [68]  integral      8     'h94 
#     [69]  integral      8     'hdb 
#   fcs     integral      8     'hbe 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(79) @ 6690: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @2730
#   da      integral      8     'h3c 
#   sa      integral      8     'haa 
#   length  integral      8     'h5  
#   data    da(integral)  5     -    
#     [0]   integral      8     'hdb 
#     [1]   integral      8     'he3 
#     [2]   integral      8     'hc  
#     [3]   integral      8     'hf1 
#     [4]   integral      8     'hf0 
#   fcs     integral      8     'ha6 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(79) @ 8410: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @3086
#   da      integral      8     'hcc 
#   sa      integral      8     'h53 
#   length  integral      8     'h4f 
#   data    da(integral)  79    -    
#     [0]   integral      8     'h73 
#     [1]   integral      8     'hd2 
#     [2]   integral      8     'h22 
#     [3]   integral      8     'h41 
#     [4]   integral      8     'h1  
#     ...   ...           ...   ...  
#     [74]  integral      8     'hd2 
#     [75]  integral      8     'h2f 
#     [76]  integral      8     'h35 
#     [77]  integral      8     'h42 
#     [78]  integral      8     'hd7 
#   fcs     integral      8     'hfa 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(79) @ 10850: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:------------------------------------
# Name       Type          Size  Value
# ------------------------------------
# pkt        packet        -     @3586
#   da       integral      8     'hcc 
#   sa       integral      8     'h30 
#   length   integral      8     'h73 
#   data     da(integral)  115   -    
#     [0]    integral      8     'hc9 
#     [1]    integral      8     'h85 
#     [2]    integral      8     'h2b 
#     [3]    integral      8     'hf8 
#     [4]    integral      8     'hc8 
#     ...    ...           ...   ...  
#     [110]  integral      8     'h79 
#     [111]  integral      8     'hf2 
#     [112]  integral      8     'ha3 
#     [113]  integral      8     'he  
#     [114]  integral      8     'h9f 
#   fcs      integral      8     'h68 
# ------------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(79) @ 11850: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS: Packet:-----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @3798
#   da      integral      8     'h3c 
#   sa      integral      8     'h4b 
#   length  integral      8     'h2b 
#   data    da(integral)  43    -    
#     [0]   integral      8     'ha2 
#     [1]   integral      8     'h54 
#     [2]   integral      8     'h6f 
#     [3]   integral      8     'h8a 
#     [4]   integral      8     'h86 
#     ...   ...           ...   ...  
#     [38]  integral      8     'h7b 
#     [39]  integral      8     'h5a 
#     [40]  integral      8     'ha5 
#     [41]  integral      8     'h5  
#     [42]  integral      8     'hce 
#   fcs     integral      8     'he9 
# -----------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   13
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11870 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Error: tb_classes/virtual_sequence_base.svh(4): Invalid type 'mem_sequencer'. Please check the type of the variable 'mem_sqr'.
# ** Error: tb_classes/virtual_sequence_base.svh(5): Invalid type 'packet_sequencer'. Please check the type of the variable 'pack_sqr'.
# ** Error: tb_classes/random_test.svh(19): near ")": syntax error, unexpected ')', expecting ';'
# ** Error: tb_classes/random_test.svh(20): near ")": syntax error, unexpected ')', expecting ';'
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Error: tb_classes/random_test.svh(19): near ")": syntax error, unexpected ')', expecting ';'
# ** Error: tb_classes/random_test.svh(20): near ")": syntax error, unexpected ')', expecting ';'
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 90: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 90 ps  Iteration: 76  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 4890: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4890 ps  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 4890: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4890 ps  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_WARNING @ 0: reporter@@vrs_h [uvm_sequence_base] Body definition undefined
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12650: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12650 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_WARNING @ 0: reporter@@vrs_h [uvm_sequence_base] Body definition undefined
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12650: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12650 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Error: tb_classes/virtual_random_sequence.svh(24): near "=": syntax error, unexpected '=', expecting ++ or --
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/random_mem_sequence.svh(13): (vlog-7027) The name ('i') was not found in the current scope.  Please verify the spelling of the name 'i'.
# ** Error: tb_classes/virtual_random_sequence.svh(24): (vlog-7027) The name ('cfr_addr') was not found in the current scope.  Please verify the spelling of the name 'cfr_addr'.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/random_mem_sequence.svh(14): near "=": syntax error, unexpected '=', expecting ++ or --
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/virtual_random_sequence.svh(24): (vlog-7027) The name ('cfr_addr') was not found in the current scope.  Please verify the spelling of the name 'cfr_addr'.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_WARNING @ 0: reporter@@vrs_h [uvm_sequence_base] Body definition undefined
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12710: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12710 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12710: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12710 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/random_packet_sequence.svh(22): near ";": syntax error, expecting list of ranges after "inside" using '{' and '}'
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Error: tb_classes/virtual_random_sequence.svh(25): near "}": syntax error, unexpected '}'
# ** Error: tb_classes/in_driver.svh(7): near "new": syntax error, unexpected new
# ** Error: tb_classes/in_driver.svh(12): near "#": syntax error, unexpected '#'
# ** Error: tb_classes/in_driver.svh(19): near "forever": syntax error, unexpected forever
# ** Error: tb_classes/in_driver.svh(30): near "begin": syntax error, unexpected begin
# ** Error: tb_classes/in_driver.svh(32): near "begin": syntax error, unexpected begin
# ** Error: tb_classes/in_driver.svh(33): Verilog Compiler exiting
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Error: tb_classes/virtual_random_sequence.svh(25): near "}": syntax error, unexpected '}'
# ** Error: tb_classes/in_driver.svh(7): near "new": syntax error, unexpected new
# ** Error: tb_classes/in_driver.svh(12): near "#": syntax error, unexpected '#'
# ** Error: tb_classes/in_driver.svh(19): near "forever": syntax error, unexpected forever
# ** Error: tb_classes/in_driver.svh(30): near "begin": syntax error, unexpected begin
# ** Error: tb_classes/in_driver.svh(32): near "begin": syntax error, unexpected begin
# ** Error: tb_classes/in_driver.svh(33): Verilog Compiler exiting
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# ** Error: tb_classes/virtual_random_sequence.svh(25): (vlog-2936) Illegal non-integral expression in random constraint.
# ** Error: vlog failed.
# ** Error: subinvocation of vlog failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for '/home/vlads/Work/switch tb/work.switch_pkg'.
# No such file or directory. (errno = ENOENT)
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12710: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12710 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/random_test.svh(25): (vlog-7027) The name ('uvm_do') was not found in the current scope.  Please verify the spelling of the name 'uvm_do'.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/random_test.svh(25): (vlog-7027) The name ('create_item') was not found in the current scope.  Please verify the spelling of the name 'create_item'.
# ** Error: tb_classes/random_test.svh(25): (vlog-7027) The name ('m_sequencer') was not found in the current scope.  Please verify the spelling of the name 'm_sequencer'.
# ** Error: tb_classes/random_test.svh(25): (vlog-7027) The name ('start_item') was not found in the current scope.  Please verify the spelling of the name 'start_item'.
# ** Error: tb_classes/random_test.svh(25): (vlog-7027) The name ('finish_item') was not found in the current scope.  Please verify the spelling of the name 'finish_item'.
# ** Error: tb_classes/random_test.svh(25): (vlog-2730) Undefined variable: 'm_sequencer'.
# ** Error: tb_classes/random_test.svh(25): Arg. 'parent_sequence' of 'start':  Illegal assignment to type 'class uvm_pkg.uvm_sequence_base' from type 'class switch_pkg.random_test': Types are not assignment compatible.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12710: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12710 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Error: tb_classes/out_driver.svh(22): End label 'main_phase' does not match task name on line 16.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12710: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12710 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top +UVM_VERBOSITY=UVM_HIGH
# vsim +UVM_TESTNAME=random_test +UVM_VERBOSITY=UVM_HIGH -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(272) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO tb_classes/mem_monitor.svh(28) @ 10: uvm_test_top.env_h.mem_agent_h.monitor_h [MEMORY MONITOR] Address in memory: ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1248
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'h53 
# ---------------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(42) @ 10: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1248
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'h53 
# ---------------------------------------
# 
# UVM_INFO tb_classes/mem_monitor.svh(28) @ 50: uvm_test_top.env_h.mem_agent_h.monitor_h [MEMORY MONITOR] Address in memory: ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1328
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'h8b 
# ---------------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(42) @ 50: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1328
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'h8b 
# ---------------------------------------
# 
# UVM_INFO tb_classes/mem_monitor.svh(28) @ 90: uvm_test_top.env_h.mem_agent_h.monitor_h [MEMORY MONITOR] Address in memory: ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1348
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'hfb 
# ---------------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(42) @ 90: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1348
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'hfb 
# ---------------------------------------
# 
# UVM_INFO tb_classes/mem_monitor.svh(28) @ 130: uvm_test_top.env_h.mem_agent_h.monitor_h [MEMORY MONITOR] Address in memory: ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1368
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'ha4 
# ---------------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(42) @ 130: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1368
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'ha4 
# ---------------------------------------
# 
# UVM_INFO tb_classes/in_driver.svh(30) @ 150: uvm_test_top.env_h.in_agent_h.driver_h [INPUT DRIVER] Driven packet: --------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                    
# --------------------------------------------------------------------------------------------
# command                        packet        -     @1397                                    
#   da                           integral      8     'h53                                     
#   sa                           integral      8     'h4a                                     
#   length                       integral      8     'h39                                     
#   data                         da(integral)  57    -                                        
#     [0]                        integral      8     'h72                                     
#     [1]                        integral      8     'h93                                     
#     [2]                        integral      8     'h57                                     
#     [3]                        integral      8     'h16                                     
#     [4]                        integral      8     'hf8                                     
#     ...                        ...           ...   ...                                      
#     [52]                       integral      8     'he1                                     
#     [53]                       integral      8     'h3f                                     
#     [54]                       integral      8     'h7b                                     
#     [55]                       integral      8     'h36                                     
#     [56]                       integral      8     'h67                                     
#   fcs                          integral      8     'hfe                                     
#   begin_time                   time          64    150                                      
#   depth                        int           32    'd3                                      
#   parent sequence (name)       string        4     rp_h                                     
#   parent sequence (full name)  string        10    vrs_h.rp_h                               
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO tb_classes/in_monitor.svh(35) @ 1390: uvm_test_top.env_h.in_agent_h.monitor_h [INPUT MONITOR] Monitored packet: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1645
#   da      integral      8     'h53 
#   sa      integral      8     'h4a 
#   length  integral      8     'h39 
#   data    da(integral)  57    -    
#     [0]   integral      8     'h72 
#     [1]   integral      8     'h93 
#     [2]   integral      8     'h57 
#     [3]   integral      8     'h16 
#     [4]   integral      8     'hf8 
#     ...   ...           ...   ...  
#     [52]  integral      8     'he1 
#     [53]  integral      8     'h3f 
#     [54]  integral      8     'h7b 
#     [55]  integral      8     'h36 
#     [56]  integral      8     'h67 
#   fcs     integral      8     'hfe 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(37) @ 1390: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1645
#   da      integral      8     'h53 
#   sa      integral      8     'h4a 
#   length  integral      8     'h39 
#   data    da(integral)  57    -    
#     [0]   integral      8     'h72 
#     [1]   integral      8     'h93 
#     [2]   integral      8     'h57 
#     [3]   integral      8     'h16 
#     [4]   integral      8     'hf8 
#     ...   ...           ...   ...  
#     [52]  integral      8     'he1 
#     [53]  integral      8     'h3f 
#     [54]  integral      8     'h7b 
#     [55]  integral      8     'h36 
#     [56]  integral      8     'h67 
#   fcs     integral      8     'hfe 
# -----------------------------------
# 
# UVM_INFO tb_classes/in_driver.svh(30) @ 1410: uvm_test_top.env_h.in_agent_h.driver_h [INPUT DRIVER] Driven packet: --------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                    
# --------------------------------------------------------------------------------------------
# command                        packet        -     @1658                                    
#   da                           integral      8     'h53                                     
#   sa                           integral      8     'h48                                     
#   length                       integral      8     'h44                                     
#   data                         da(integral)  68    -                                        
#     [0]                        integral      8     'hee                                     
#     [1]                        integral      8     'hf1                                     
#     [2]                        integral      8     'h7                                      
#     [3]                        integral      8     'h65                                     
#     [4]                        integral      8     'hc0                                     
#     ...                        ...           ...   ...                                      
#     [63]                       integral      8     'hed                                     
#     [64]                       integral      8     'hf8                                     
#     [65]                       integral      8     'h16                                     
#     [66]                       integral      8     'hcc                                     
#     [67]                       integral      8     'h5f                                     
#   fcs                          integral      8     'hc3                                     
#   begin_time                   time          64    1410                                     
#   depth                        int           32    'd3                                      
#   parent sequence (name)       string        4     rp_h                                     
#   parent sequence (full name)  string        10    vrs_h.rp_h                               
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO tb_classes/in_monitor.svh(35) @ 2870: uvm_test_top.env_h.in_agent_h.monitor_h [INPUT MONITOR] Monitored packet: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1950
#   da      integral      8     'h53 
#   sa      integral      8     'h48 
#   length  integral      8     'h44 
#   data    da(integral)  68    -    
#     [0]   integral      8     'hee 
#     [1]   integral      8     'hf1 
#     [2]   integral      8     'h7  
#     [3]   integral      8     'h65 
#     [4]   integral      8     'hc0 
#     ...   ...           ...   ...  
#     [63]  integral      8     'hed 
#     [64]  integral      8     'hf8 
#     [65]  integral      8     'h16 
#     [66]  integral      8     'hcc 
#     [67]  integral      8     'h5f 
#   fcs     integral      8     'hc3 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(37) @ 2870: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1950
#   da      integral      8     'h53 
#   sa      integral      8     'h48 
#   length  integral      8     'h44 
#   data    da(integral)  68    -    
#     [0]   integral      8     'hee 
#     [1]   integral      8     'hf1 
#     [2]   integral      8     'h7  
#     [3]   integral      8     'h65 
#     [4]   integral      8     'hc0 
#     ...   ...           ...   ...  
#     [63]  integral      8     'hed 
#     [64]  integral      8     'hf8 
#     [65]  integral      8     'h16 
#     [66]  integral      8     'hcc 
#     [67]  integral      8     'h5f 
#   fcs     integral      8     'hc3 
# -----------------------------------
# 
# UVM_INFO tb_classes/in_driver.svh(30) @ 2950: uvm_test_top.env_h.in_agent_h.driver_h [INPUT DRIVER] Driven packet: --------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                    
# --------------------------------------------------------------------------------------------
# command                        packet        -     @1974                                    
#   da                           integral      8     'h53                                     
#   sa                           integral      8     'h48                                     
#   length                       integral      8     'h35                                     
#   data                         da(integral)  53    -                                        
#     [0]                        integral      8     'h6e                                     
#     [1]                        integral      8     'h8f                                     
#     [2]                        integral      8     'hba                                     
#     [3]                        integral      8     'h31                                     
#     [4]                        integral      8     'heb                                     
#     ...                        ...           ...   ...                                      
#     [48]                       integral      8     'h8d                                     
#     [49]                       integral      8     'ha                                      
#     [50]                       integral      8     'hc5                                     
#     [51]                       integral      8     'h49                                     
#     [52]                       integral      8     'h12                                     
#   fcs                          integral      8     'hbd                                     
#   begin_time                   time          64    2950                                     
#   depth                        int           32    'd3                                      
#   parent sequence (name)       string        4     rp_h                                     
#   parent sequence (full name)  string        10    vrs_h.rp_h                               
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO tb_classes/in_monitor.svh(35) @ 4110: uvm_test_top.env_h.in_agent_h.monitor_h [INPUT MONITOR] Monitored packet: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @2206
#   da      integral      8     'h53 
#   sa      integral      8     'h48 
#   length  integral      8     'h35 
#   data    da(integral)  53    -    
#     [0]   integral      8     'h6e 
#     [1]   integral      8     'h8f 
#     [2]   integral      8     'hba 
#     [3]   integral      8     'h31 
#     [4]   integral      8     'heb 
#     ...   ...           ...   ...  
#     [48]  integral      8     'h8d 
#     [49]  integral      8     'ha  
#     [50]  integral      8     'hc5 
#     [51]  integral      8     'h49 
#     [52]  integral      8     'h12 
#   fcs     integral      8     'hbd 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(37) @ 4110: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @2206
#   da      integral      8     'h53 
#   sa      integral      8     'h48 
#   length  integral      8     'h35 
#   data    da(integral)  53    -    
#     [0]   integral      8     'h6e 
#     [1]   integral      8     'h8f 
#     [2]   integral      8     'hba 
#     [3]   integral      8     'h31 
#     [4]   integral      8     'heb 
#     ...   ...           ...   ...  
#     [48]  integral      8     'h8d 
#     [49]  integral      8     'ha  
#     [50]  integral      8     'hc5 
#     [51]  integral      8     'h49 
#     [52]  integral      8     'h12 
#   fcs     integral      8     'hbd 
# -----------------------------------
# 
# UVM_INFO tb_classes/in_driver.svh(30) @ 4130: uvm_test_top.env_h.in_agent_h.driver_h [INPUT DRIVER] Driven packet: --------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                    
# --------------------------------------------------------------------------------------------
# command                        packet        -     @2218                                    
#   da                           integral      8     'h8b                                     
#   sa                           integral      8     'h8e                                     
#   length                       integral      8     'h71                                     
#   data                         da(integral)  113   -                                        
#     [0]                        integral      8     'h5d                                     
#     [1]                        integral      8     'h49                                     
#     [2]                        integral      8     'ha1                                     
#     [3]                        integral      8     'h2a                                     
#     [4]                        integral      8     'h9e                                     
#     ...                        ...           ...   ...                                      
#     [108]                      integral      8     'h56                                     
#     [109]                      integral      8     'h8                                      
#     [110]                      integral      8     'h56                                     
#     [111]                      integral      8     'he6                                     
#     [112]                      integral      8     'h37                                     
#   fcs                          integral      8     'hfa                                     
#   begin_time                   time          64    4130                                     
#   depth                        int           32    'd3                                      
#   parent sequence (name)       string        4     rp_h                                     
#   parent sequence (full name)  string        10    vrs_h.rp_h                               
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO tb_classes/in_monitor.svh(35) @ 6490: uvm_test_top.env_h.in_agent_h.monitor_h [INPUT MONITOR] Monitored packet: ------------------------------------
# Name       Type          Size  Value
# ------------------------------------
# pkt        packet        -     @2690
#   da       integral      8     'h8b 
#   sa       integral      8     'h8e 
#   length   integral      8     'h71 
#   data     da(integral)  113   -    
#     [0]    integral      8     'h5d 
#     [1]    integral      8     'h49 
#     [2]    integral      8     'ha1 
#     [3]    integral      8     'h2a 
#     [4]    integral      8     'h9e 
#     ...    ...           ...   ...  
#     [108]  integral      8     'h56 
#     [109]  integral      8     'h8  
#     [110]  integral      8     'h56 
#     [111]  integral      8     'he6 
#     [112]  integral      8     'h37 
#   fcs      integral      8     'hfa 
# ------------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(37) @ 6490: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: ------------------------------------
# Name       Type          Size  Value
# ------------------------------------
# pkt        packet        -     @2690
#   da       integral      8     'h8b 
#   sa       integral      8     'h8e 
#   length   integral      8     'h71 
#   data     da(integral)  113   -    
#     [0]    integral      8     'h5d 
#     [1]    integral      8     'h49 
#     [2]    integral      8     'ha1 
#     [3]    integral      8     'h2a 
#     [4]    integral      8     'h9e 
#     ...    ...           ...   ...  
#     [108]  integral      8     'h56 
#     [109]  integral      8     'h8  
#     [110]  integral      8     'h56 
#     [111]  integral      8     'he6 
#     [112]  integral      8     'h37 
#   fcs      integral      8     'hfa 
# ------------------------------------
# 
# UVM_INFO tb_classes/in_driver.svh(30) @ 6570: uvm_test_top.env_h.in_agent_h.driver_h [INPUT DRIVER] Driven packet: --------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                    
# --------------------------------------------------------------------------------------------
# command                        packet        -     @2714                                    
#   da                           integral      8     'hfb                                     
#   sa                           integral      8     'ha7                                     
#   length                       integral      8     'h8                                      
#   data                         da(integral)  8     -                                        
#     [0]                        integral      8     'h31                                     
#     [1]                        integral      8     'h55                                     
#     [2]                        integral      8     'h7b                                     
#     [3]                        integral      8     'h6d                                     
#     [4]                        integral      8     'h25                                     
#     [5]                        integral      8     'hc4                                     
#     [6]                        integral      8     'h2a                                     
#     [7]                        integral      8     'h92                                     
#   fcs                          integral      8     'h7f                                     
#   begin_time                   time          64    6570                                     
#   depth                        int           32    'd3                                      
#   parent sequence (name)       string        4     rp_h                                     
#   parent sequence (full name)  string        10    vrs_h.rp_h                               
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO tb_classes/in_monitor.svh(35) @ 6830: uvm_test_top.env_h.in_agent_h.monitor_h [INPUT MONITOR] Monitored packet: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @2766
#   da      integral      8     'hfb 
#   sa      integral      8     'ha7 
#   length  integral      8     'h8  
#   data    da(integral)  8     -    
#     [0]   integral      8     'h31 
#     [1]   integral      8     'h55 
#     [2]   integral      8     'h7b 
#     [3]   integral      8     'h6d 
#     [4]   integral      8     'h25 
#     [5]   integral      8     'hc4 
#     [6]   integral      8     'h2a 
#     [7]   integral      8     'h92 
#   fcs     integral      8     'h7f 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(37) @ 6830: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @2766
#   da      integral      8     'hfb 
#   sa      integral      8     'ha7 
#   length  integral      8     'h8  
#   data    da(integral)  8     -    
#     [0]   integral      8     'h31 
#     [1]   integral      8     'h55 
#     [2]   integral      8     'h7b 
#     [3]   integral      8     'h6d 
#     [4]   integral      8     'h25 
#     [5]   integral      8     'hc4 
#     [6]   integral      8     'h2a 
#     [7]   integral      8     'h92 
#   fcs     integral      8     'h7f 
# -----------------------------------
# 
# UVM_INFO tb_classes/in_driver.svh(30) @ 6850: uvm_test_top.env_h.in_agent_h.driver_h [INPUT DRIVER] Driven packet: --------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                    
# --------------------------------------------------------------------------------------------
# command                        packet        -     @2778                                    
#   da                           integral      8     'ha4                                     
#   sa                           integral      8     'h19                                     
#   length                       integral      8     'h72                                     
#   data                         da(integral)  114   -                                        
#     [0]                        integral      8     'h5b                                     
#     [1]                        integral      8     'hdc                                     
#     [2]                        integral      8     'hee                                     
#     [3]                        integral      8     'hb0                                     
#     [4]                        integral      8     'had                                     
#     ...                        ...           ...   ...                                      
#     [109]                      integral      8     'hf5                                     
#     [110]                      integral      8     'h15                                     
#     [111]                      integral      8     'hb                                      
#     [112]                      integral      8     'ha7                                     
#     [113]                      integral      8     'hd7                                     
#   fcs                          integral      8     'h51                                     
#   begin_time                   time          64    6850                                     
#   depth                        int           32    'd3                                      
#   parent sequence (name)       string        4     rp_h                                     
#   parent sequence (full name)  string        10    vrs_h.rp_h                               
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO tb_classes/in_monitor.svh(35) @ 9230: uvm_test_top.env_h.in_agent_h.monitor_h [INPUT MONITOR] Monitored packet: ------------------------------------
# Name       Type          Size  Value
# ------------------------------------
# pkt        packet        -     @3254
#   da       integral      8     'ha4 
#   sa       integral      8     'h19 
#   length   integral      8     'h72 
#   data     da(integral)  114   -    
#     [0]    integral      8     'h5b 
#     [1]    integral      8     'hdc 
#     [2]    integral      8     'hee 
#     [3]    integral      8     'hb0 
#     [4]    integral      8     'had 
#     ...    ...           ...   ...  
#     [109]  integral      8     'hf5 
#     [110]  integral      8     'h15 
#     [111]  integral      8     'hb  
#     [112]  integral      8     'ha7 
#     [113]  integral      8     'hd7 
#   fcs      integral      8     'h51 
# ------------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(37) @ 9230: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: ------------------------------------
# Name       Type          Size  Value
# ------------------------------------
# pkt        packet        -     @3254
#   da       integral      8     'ha4 
#   sa       integral      8     'h19 
#   length   integral      8     'h72 
#   data     da(integral)  114   -    
#     [0]    integral      8     'h5b 
#     [1]    integral      8     'hdc 
#     [2]    integral      8     'hee 
#     [3]    integral      8     'hb0 
#     [4]    integral      8     'had 
#     ...    ...           ...   ...  
#     [109]  integral      8     'hf5 
#     [110]  integral      8     'h15 
#     [111]  integral      8     'hb  
#     [112]  integral      8     'ha7 
#     [113]  integral      8     'hd7 
#   fcs      integral      8     'h51 
# ------------------------------------
# 
# UVM_INFO tb_classes/in_driver.svh(30) @ 9290: uvm_test_top.env_h.in_agent_h.driver_h [INPUT DRIVER] Driven packet: --------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                    
# --------------------------------------------------------------------------------------------
# command                        packet        -     @3274                                    
#   da                           integral      8     'hfb                                     
#   sa                           integral      8     'hdd                                     
#   length                       integral      8     'h10                                     
#   data                         da(integral)  16    -                                        
#     [0]                        integral      8     'h75                                     
#     [1]                        integral      8     'h88                                     
#     [2]                        integral      8     'h32                                     
#     [3]                        integral      8     'h80                                     
#     [4]                        integral      8     'ha2                                     
#     ...                        ...           ...   ...                                      
#     [11]                       integral      8     'hae                                     
#     [12]                       integral      8     'h8e                                     
#     [13]                       integral      8     'hbc                                     
#     [14]                       integral      8     'h8a                                     
#     [15]                       integral      8     'h47                                     
#   fcs                          integral      8     'hf7                                     
#   begin_time                   time          64    9290                                     
#   depth                        int           32    'd3                                      
#   parent sequence (name)       string        4     rp_h                                     
#   parent sequence (full name)  string        10    vrs_h.rp_h                               
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO tb_classes/in_monitor.svh(35) @ 9710: uvm_test_top.env_h.in_agent_h.monitor_h [INPUT MONITOR] Monitored packet: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @3358
#   da      integral      8     'hfb 
#   sa      integral      8     'hdd 
#   length  integral      8     'h10 
#   data    da(integral)  16    -    
#     [0]   integral      8     'h75 
#     [1]   integral      8     'h88 
#     [2]   integral      8     'h32 
#     [3]   integral      8     'h80 
#     [4]   integral      8     'ha2 
#     ...   ...           ...   ...  
#     [11]  integral      8     'hae 
#     [12]  integral      8     'h8e 
#     [13]  integral      8     'hbc 
#     [14]  integral      8     'h8a 
#     [15]  integral      8     'h47 
#   fcs     integral      8     'hf7 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(37) @ 9710: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @3358
#   da      integral      8     'hfb 
#   sa      integral      8     'hdd 
#   length  integral      8     'h10 
#   data    da(integral)  16    -    
#     [0]   integral      8     'h75 
#     [1]   integral      8     'h88 
#     [2]   integral      8     'h32 
#     [3]   integral      8     'h80 
#     [4]   integral      8     'ha2 
#     ...   ...           ...   ...  
#     [11]  integral      8     'hae 
#     [12]  integral      8     'h8e 
#     [13]  integral      8     'hbc 
#     [14]  integral      8     'h8a 
#     [15]  integral      8     'h47 
#   fcs     integral      8     'hf7 
# -----------------------------------
# 
# UVM_INFO tb_classes/in_driver.svh(30) @ 9770: uvm_test_top.env_h.in_agent_h.driver_h [INPUT DRIVER] Driven packet: --------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                    
# --------------------------------------------------------------------------------------------
# command                        packet        -     @3378                                    
#   da                           integral      8     'ha4                                     
#   sa                           integral      8     'hc1                                     
#   length                       integral      8     'h62                                     
#   data                         da(integral)  98    -                                        
#     [0]                        integral      8     'h67                                     
#     [1]                        integral      8     'hef                                     
#     [2]                        integral      8     'h14                                     
#     [3]                        integral      8     'h3d                                     
#     [4]                        integral      8     'hf1                                     
#     ...                        ...           ...   ...                                      
#     [93]                       integral      8     'hf                                      
#     [94]                       integral      8     'hbb                                     
#     [95]                       integral      8     'h70                                     
#     [96]                       integral      8     'h64                                     
#     [97]                       integral      8     'h91                                     
#   fcs                          integral      8     'h77                                     
#   begin_time                   time          64    9770                                     
#   depth                        int           32    'd3                                      
#   parent sequence (name)       string        4     rp_h                                     
#   parent sequence (full name)  string        10    vrs_h.rp_h                               
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO tb_classes/in_monitor.svh(35) @ 11830: uvm_test_top.env_h.in_agent_h.monitor_h [INPUT MONITOR] Monitored packet: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @3790
#   da      integral      8     'ha4 
#   sa      integral      8     'hc1 
#   length  integral      8     'h62 
#   data    da(integral)  98    -    
#     [0]   integral      8     'h67 
#     [1]   integral      8     'hef 
#     [2]   integral      8     'h14 
#     [3]   integral      8     'h3d 
#     [4]   integral      8     'hf1 
#     ...   ...           ...   ...  
#     [93]  integral      8     'hf  
#     [94]  integral      8     'hbb 
#     [95]  integral      8     'h70 
#     [96]  integral      8     'h64 
#     [97]  integral      8     'h91 
#   fcs     integral      8     'h77 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(37) @ 11830: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @3790
#   da      integral      8     'ha4 
#   sa      integral      8     'hc1 
#   length  integral      8     'h62 
#   data    da(integral)  98    -    
#     [0]   integral      8     'h67 
#     [1]   integral      8     'hef 
#     [2]   integral      8     'h14 
#     [3]   integral      8     'h3d 
#     [4]   integral      8     'hf1 
#     ...   ...           ...   ...  
#     [93]  integral      8     'hf  
#     [94]  integral      8     'hbb 
#     [95]  integral      8     'h70 
#     [96]  integral      8     'h64 
#     [97]  integral      8     'h91 
#   fcs     integral      8     'h77 
# -----------------------------------
# 
# UVM_INFO tb_classes/in_driver.svh(30) @ 11870: uvm_test_top.env_h.in_agent_h.driver_h [INPUT DRIVER] Driven packet: --------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                    
# --------------------------------------------------------------------------------------------
# command                        packet        -     @3806                                    
#   da                           integral      8     'hfb                                     
#   sa                           integral      8     'h2b                                     
#   length                       integral      8     'h22                                     
#   data                         da(integral)  34    -                                        
#     [0]                        integral      8     'hfb                                     
#     [1]                        integral      8     'h10                                     
#     [2]                        integral      8     'hb2                                     
#     [3]                        integral      8     'h21                                     
#     [4]                        integral      8     'hb0                                     
#     ...                        ...           ...   ...                                      
#     [29]                       integral      8     'h31                                     
#     [30]                       integral      8     'hb0                                     
#     [31]                       integral      8     'h65                                     
#     [32]                       integral      8     'h68                                     
#     [33]                       integral      8     'hc                                      
#   fcs                          integral      8     'hb4                                     
#   begin_time                   time          64    11870                                    
#   depth                        int           32    'd3                                      
#   parent sequence (name)       string        4     rp_h                                     
#   parent sequence (full name)  string        10    vrs_h.rp_h                               
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h
# --------------------------------------------------------------------------------------------
# 
# UVM_INFO tb_classes/in_monitor.svh(35) @ 12650: uvm_test_top.env_h.in_agent_h.monitor_h [INPUT MONITOR] Monitored packet: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @3962
#   da      integral      8     'hfb 
#   sa      integral      8     'h2b 
#   length  integral      8     'h22 
#   data    da(integral)  34    -    
#     [0]   integral      8     'hfb 
#     [1]   integral      8     'h10 
#     [2]   integral      8     'hb2 
#     [3]   integral      8     'h21 
#     [4]   integral      8     'hb0 
#     ...   ...           ...   ...  
#     [29]  integral      8     'h31 
#     [30]  integral      8     'hb0 
#     [31]  integral      8     'h65 
#     [32]  integral      8     'h68 
#     [33]  integral      8     'hc  
#   fcs     integral      8     'hb4 
# -----------------------------------
# 
# UVM_INFO tb_classes/scoreboard.svh(37) @ 12650: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] Received: -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @3962
#   da      integral      8     'hfb 
#   sa      integral      8     'h2b 
#   length  integral      8     'h22 
#   data    da(integral)  34    -    
#     [0]   integral      8     'hfb 
#     [1]   integral      8     'h10 
#     [2]   integral      8     'hb2 
#     [3]   integral      8     'h21 
#     [4]   integral      8     'hb0 
#     ...   ...           ...   ...  
#     [29]  integral      8     'h31 
#     [30]  integral      8     'hb0 
#     [31]  integral      8     'h65 
#     [32]  integral      8     'h68 
#     [33]  integral      8     'hc  
#   fcs     integral      8     'hb4 
# -----------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12710: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   40
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [INPUT DRIVER]     9
# [INPUT MONITOR]     9
# [MEMORY MONITOR]     4
# [Questa UVM]     3
# [RNTST]     1
# [SCOREBOARD]    13
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12710 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: switch_pkg.sv(16): Cannot find `include file "mem_reconfig.svh" in directories:
#     tb_classes, /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Error: tb_classes/reconfig_test.svh(6): Invalid type 'mem_reconfig'. Please check the type of the variable 'mr_h'.
# ** Error: tb_classes/reconfig_test.svh(14): (vlog-2730) Undefined variable: 'mr_h'.
# ** Error: tb_classes/reconfig_test.svh(14): (vlog-2164) Class or package 'mem_reconfig' not found.
# ** Error: tb_classes/reconfig_test.svh(14): (vlog-2730) Undefined variable: 'mem_reconfig'.
# ** Error: tb_classes/reconfig_test.svh(14): near "::": syntax error, unexpected ::, expecting ';'
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: switch_pkg.sv(16): Cannot find `include file "mem_reconfig.svh" in directories:
#     tb_classes, /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/random_test.svh(1): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: tb_classes/random_test.svh(1): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: tb_classes/reconfig_test.svh(1): Number of actuals and formals does not match in task call.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12710: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12710 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Error: tb_classes/reconfig_test.svh(11): (vlog-2164) Class or package 'virtual_sequence_mem_reconfig' not found.
# ** Error: tb_classes/reconfig_test.svh(11): near "::": syntax error, unexpected ::, expecting ')'
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12710: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12710 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vsim -novopt +UVM_TESTNAME=reconfig_test top
# vsim +UVM_TESTNAME=reconfig_test -novopt top 
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Loading work.binding_module
# Loading work.mem_if
# Loading work.port_in_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
vsim -novopt +UVM_TESTNAME=random_test top
# vsim +UVM_TESTNAME=random_test -novopt top 
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Loading work.binding_module
# Loading work.mem_if
# Loading work.port_in_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
vsim -novopt +UVM_TESTNAME=reconfig_test top
# vsim +UVM_TESTNAME=reconfig_test -novopt top 
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Loading work.binding_module
# Loading work.mem_if
# Loading work.port_in_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reconfig_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12710: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12710 ps  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=reconfig_test top
# vsim +UVM_TESTNAME=reconfig_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reconfig_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12970: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12970 ps  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=reconfig_test top
# vsim +UVM_TESTNAME=reconfig_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reconfig_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12970: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12970 ps  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# ** Warning: tb_classes/virtual_sequence_base.svh(1): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt +UVM_TESTNAME=reconfig_test top
# vsim +UVM_TESTNAME=reconfig_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reconfig_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12970: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12970 ps  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
