$date
	Sun Aug 18 20:40:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dmux8way $end
$var wire 1 ! out_o7 $end
$var wire 1 " out_o6 $end
$var wire 1 # out_o5 $end
$var wire 1 $ out_o4 $end
$var wire 1 % out_o3 $end
$var wire 1 & out_o2 $end
$var wire 1 ' out_o1 $end
$var wire 1 ( out_o0 $end
$var reg 8 ) in_entrada [7:0] $end
$var reg 3 * in_sel [2:0] $end
$scope module uut $end
$var wire 8 + entrada [7:0] $end
$var wire 3 , sel [2:0] $end
$var reg 1 ( o0 $end
$var reg 1 ' o1 $end
$var reg 1 & o2 $end
$var reg 1 % o3 $end
$var reg 1 $ o4 $end
$var reg 1 # o5 $end
$var reg 1 " o6 $end
$var reg 1 ! o7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b1 +
b0 *
b1 )
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1'
0(
b1 *
b1 ,
#20
1&
0'
b10 *
b10 ,
#30
1%
0&
b11 *
b11 ,
#40
1$
0%
b100 *
b100 ,
#50
1#
0$
b101 *
b101 ,
#60
1"
0#
b110 *
b110 ,
#70
1!
0"
b111 *
b111 ,
#80
