# RISC-V_Single_Cycle
This project entails the Verilog implementation of the RV32I instruction set in the form of a Single Cycle microarchitecture.
