Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c3686c0809ac4e8db67655cd317696fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 17 for port 'bin_real1' [D:/DCCL/Final Project/Verilog/at_lab/at_lab.srcs/sources_1/new/fft_top.v:32]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 17 for port 'bin_imag1' [D:/DCCL/Final Project/Verilog/at_lab/at_lab.srcs/sources_1/new/fft_top.v:33]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 17 for port 'b_real1' [D:/DCCL/Final Project/Verilog/at_lab/at_lab.srcs/sources_1/new/fft_top.v:34]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 17 for port 'b_imag1' [D:/DCCL/Final Project/Verilog/at_lab/at_lab.srcs/sources_1/new/fft_top.v:35]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
