Analysis & Synthesis report for lab1GetStarted
Thu Apr  7 15:57:07 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_next
 12. State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_state
 13. State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_next
 14. State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_state
 15. State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll
 23. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_stdsync_sv6:stdsync2|NIOS2_QSYS_PLL_dffpipe_l2c:dffpipe3
 24. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl
 25. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001
 31. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 32. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003
 33. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 34. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005
 35. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 36. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 37. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 38. Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 39. Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller
 40. Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 45. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 46. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 47. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 48. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 49. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 50. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 51. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator
 52. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator
 53. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
 54. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 55. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 56. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 57. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 60. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent
 63. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent
 66. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo
 69. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent
 70. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo
 73. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
 74. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router|NIOS2_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_001:router_001|NIOS2_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_002|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_003|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_004:router_004|NIOS2_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_005|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_006:router_006|NIOS2_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_007|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
 85. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
 86. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter
 87. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 88. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 89. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 90. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
 91. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 92. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 93. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 94. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 95. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 96. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter
 97. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter
 99. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
100. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
101. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
102. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
103. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
104. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
105. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
106. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
107. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
108. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
109. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
110. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
111. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
112. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
113. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller
114. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
115. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001
117. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
118. Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
119. scfifo Parameter Settings by Entity Instance
120. Port Connectivity Checks: "NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
121. Port Connectivity Checks: "NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001"
122. Port Connectivity Checks: "NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
123. Port Connectivity Checks: "NIOS2_QSYS:inst|altera_reset_controller:rst_controller"
124. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
125. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
126. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter"
127. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
128. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter"
129. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
130. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
131. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
132. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_006:router_006|NIOS2_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode"
133. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_004:router_004|NIOS2_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode"
134. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_002|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
135. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_001:router_001|NIOS2_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode"
136. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router|NIOS2_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
137. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
138. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
139. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo"
140. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo"
141. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent"
142. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo"
143. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo"
144. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent"
145. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo"
146. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent"
147. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
148. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
149. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
150. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
151. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
152. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
153. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
154. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator"
155. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
156. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
157. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
158. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
159. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
160. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
161. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart"
162. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|NIOS2_QSYS_SDRAM_ctrl_input_efifo_module:the_NIOS2_QSYS_SDRAM_ctrl_input_efifo_module"
163. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_altpll_pka2:sd1"
164. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll"
165. Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu"
166. Post-Synthesis Netlist Statistics for Top Partition
167. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
168. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
169. Elapsed Time Per Partition
170. Analysis & Synthesis Messages
171. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr  7 15:57:07 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; lab1GetStarted                              ;
; Top-level Entity Name              ; lab1GetStarted                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,462                                       ;
;     Total combinational functions  ; 3,585                                       ;
;     Dedicated logic registers      ; 2,704                                       ;
; Total registers                    ; 2704                                        ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,088                                      ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                                      ; lab1GetStarted     ; lab1GetStarted     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                          ; Library     ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; lab1GetStarted.bdf                                                                                                                    ; yes             ; User Block Diagram/Schematic File            ; /home/mgehrig2/MSE/EmbHw/labProject/lab1GetStarted.bdf                                                                                ;             ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v                                                                     ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v                                                      ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_bht_ram.mif                                            ; yes             ; Auto-Found Memory Initialization File        ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_bht_ram.mif                                            ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_dc_tag_ram.mif                                         ; yes             ; Auto-Found Memory Initialization File        ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_dc_tag_ram.mif                                         ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_ic_tag_ram.mif                                         ; yes             ; Auto-Found Memory Initialization File        ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_ic_tag_ram.mif                                         ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_sysclk.v                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_sysclk.v                             ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_tck.v                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_tck.v                                ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_wrapper.v                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_wrapper.v                            ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_mult_cell.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_mult_cell.v                                            ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_oci_test_bench.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_oci_test_bench.v                                       ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_ociram_default_contents.mif                            ; yes             ; Auto-Found Memory Initialization File        ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_ociram_default_contents.mif                            ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_rf_ram_a.mif                                           ; yes             ; Auto-Found Memory Initialization File        ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_rf_ram_a.mif                                           ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_rf_ram_b.mif                                           ; yes             ; Auto-Found Memory Initialization File        ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_rf_ram_b.mif                                           ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_test_bench.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_test_bench.v                                           ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_LEDs.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_LEDs.v                                                     ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v                                                      ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v                                               ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_irq_mapper.sv                                              ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v                                                ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v                                        ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter.v                      ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004.v                  ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_demux.sv                             ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_demux_001.sv                         ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_mux.sv                               ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_mux_002.sv                           ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router.sv                                ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_001.sv                            ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_002.sv                            ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_004.sv                            ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_006.sv                            ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_demux.sv                             ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_demux_002.sv                         ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux.sv                               ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux_001.sv                           ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_sysid.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_sysid.v                                                    ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_sc_fifo.v                                               ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_clock_crosser.v                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_clock_crosser.v                                      ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv                                           ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter.sv                                        ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_uncompressor.sv                                   ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_master_agent.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_master_agent.sv                                         ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_master_translator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_master_translator.sv                                    ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_agent.sv                                          ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_translator.sv                                     ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_traffic_limiter.sv                                      ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_width_adapter.sv                                        ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_reset_controller.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_reset_controller.v                                             ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_reset_synchronizer.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_reset_synchronizer.v                                           ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_std_synchronizer_nocut.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_std_synchronizer_nocut.v                                       ; NIOS2_QSYS  ;
; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_wrap_burst_converter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_wrap_burst_converter.sv                                        ; NIOS2_QSYS  ;
; altsyncram.tdf                                                                                                                        ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                                                           ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                                                        ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; aglobal151.inc                                                                                                                        ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                                                         ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                                                            ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                                                            ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_cjd1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_cjd1.tdf                                                                            ;             ;
; db/altsyncram_b9h1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_b9h1.tdf                                                                            ;             ;
; db/altsyncram_4tg1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_4tg1.tdf                                                                            ;             ;
; db/altsyncram_4bg1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_4bg1.tdf                                                                            ;             ;
; db/altsyncram_5bg1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_5bg1.tdf                                                                            ;             ;
; db/altsyncram_0ig1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_0ig1.tdf                                                                            ;             ;
; db/altsyncram_kpc1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_kpc1.tdf                                                                            ;             ;
; db/altsyncram_r3d1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_r3d1.tdf                                                                            ;             ;
; altera_mult_add.tdf                                                                                                                   ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                             ;             ;
; db/altera_mult_add_q1u2.v                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altera_mult_add_q1u2.v                                                                         ;             ;
; altera_mult_add_rtl.v                                                                                                                 ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                           ;             ;
; db/altera_mult_add_s1u2.v                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altera_mult_add_s1u2.v                                                                         ;             ;
; altera_std_synchronizer.v                                                                                                             ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                       ;             ;
; db/altsyncram_el81.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_el81.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                                              ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                         ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                     ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; scfifo.tdf                                                                                                                            ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                      ;             ;
; a_regfifo.inc                                                                                                                         ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                   ;             ;
; a_dpfifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                    ;             ;
; a_i2fifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                    ;             ;
; a_fffifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                    ;             ;
; a_f2fifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                    ;             ;
; db/scfifo_jr21.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/scfifo_jr21.tdf                                                                                ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/a_dpfifo_l011.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_do7.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/cntr_do7.tdf                                                                                   ;             ;
; db/altsyncram_nio1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_nio1.tdf                                                                            ;             ;
; db/cntr_1ob.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/cntr_1ob.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                                                   ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                             ;             ;
; altera_sld_agent_endpoint.vhd                                                                                                         ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                   ;             ;
; altera_fabric_endpoint.vhd                                                                                                            ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                      ;             ;
; pzdyqx.vhd                                                                                                                            ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                      ;             ;
; sld_hub.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld0e663f02/alt_sld_fab.v                                                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab.v                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                    ; yes             ; Encrypted Auto-Found VHDL File               ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; sld_rom_sr.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; lpm_mult.tdf                                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                    ;             ;
; lpm_add_sub.inc                                                                                                                       ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; multcore.inc                                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.inc                                                                    ;             ;
; bypassff.inc                                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mult_jp01.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/mult_jp01.tdf                                                                                  ;             ;
; db/mult_j011.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/mgehrig2/MSE/EmbHw/labProject/db/mult_j011.tdf                                                                                  ;             ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,462                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 3585                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 1955                                                                               ;
;     -- 3 input functions                    ; 1120                                                                               ;
;     -- <=2 input functions                  ; 510                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 3373                                                                               ;
;     -- arithmetic mode                      ; 212                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 2704                                                                               ;
;     -- Dedicated logic registers            ; 2704                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 48                                                                                 ;
; Total memory bits                           ; 65088                                                                              ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_altpll_pka2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2668                                                                               ;
; Total fan-out                               ; 26108                                                                              ;
; Average fan-out                             ; 3.92                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab1GetStarted                                                                                                                         ; 3585 (1)          ; 2704 (0)     ; 65088       ; 4            ; 0       ; 2         ; 48   ; 0            ; |lab1GetStarted                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |NIOS2_QSYS:inst|                                                                                                                    ; 3300 (0)          ; 2543 (0)     ; 65088       ; 4            ; 0       ; 2         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst                                                                                                                                                                                                                                                                                                                            ; NIOS2_QSYS   ;
;       |NIOS2_QSYS_CPU:cpu|                                                                                                              ; 2222 (1931)       ; 1687 (1369)  ; 64064       ; 4            ; 0       ; 2         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu                                                                                                                                                                                                                                                                                                         ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_CPU_bht_module:NIOS2_QSYS_CPU_bht|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_bht_module:NIOS2_QSYS_CPU_bht                                                                                                                                                                                                                                                            ; NIOS2_QSYS   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_bht_module:NIOS2_QSYS_CPU_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_4tg1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_bht_module:NIOS2_QSYS_CPU_bht|altsyncram:the_altsyncram|altsyncram_4tg1:auto_generated                                                                                                                                                                                                   ; work         ;
;          |NIOS2_QSYS_CPU_dc_data_module:NIOS2_QSYS_CPU_dc_data|                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_data_module:NIOS2_QSYS_CPU_dc_data                                                                                                                                                                                                                                                    ; NIOS2_QSYS   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_data_module:NIOS2_QSYS_CPU_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_kpc1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_data_module:NIOS2_QSYS_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated                                                                                                                                                                                           ; work         ;
;          |NIOS2_QSYS_CPU_dc_tag_module:NIOS2_QSYS_CPU_dc_tag|                                                                           ; 0 (0)             ; 0 (0)        ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_tag_module:NIOS2_QSYS_CPU_dc_tag                                                                                                                                                                                                                                                      ; NIOS2_QSYS   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_tag_module:NIOS2_QSYS_CPU_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_0ig1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_tag_module:NIOS2_QSYS_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_0ig1:auto_generated                                                                                                                                                                                             ; work         ;
;          |NIOS2_QSYS_CPU_dc_victim_module:NIOS2_QSYS_CPU_dc_victim|                                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_victim_module:NIOS2_QSYS_CPU_dc_victim                                                                                                                                                                                                                                                ; NIOS2_QSYS   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_victim_module:NIOS2_QSYS_CPU_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_victim_module:NIOS2_QSYS_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                       ; work         ;
;          |NIOS2_QSYS_CPU_ic_data_module:NIOS2_QSYS_CPU_ic_data|                                                                         ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_data_module:NIOS2_QSYS_CPU_ic_data                                                                                                                                                                                                                                                    ; NIOS2_QSYS   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_data_module:NIOS2_QSYS_CPU_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                                         ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_data_module:NIOS2_QSYS_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                           ; work         ;
;          |NIOS2_QSYS_CPU_ic_tag_module:NIOS2_QSYS_CPU_ic_tag|                                                                           ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_tag_module:NIOS2_QSYS_CPU_ic_tag                                                                                                                                                                                                                                                      ; NIOS2_QSYS   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_tag_module:NIOS2_QSYS_CPU_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_b9h1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_tag_module:NIOS2_QSYS_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_b9h1:auto_generated                                                                                                                                                                                             ; work         ;
;          |NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|                                                                        ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell                                                                                                                                                                                                                                                   ; NIOS2_QSYS   ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                            ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                                        ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; work         ;
;                            |mult_jp01:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                              ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                            ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                                        ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; work         ;
;                            |mult_j011:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; work         ;
;          |NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|                                                                        ; 289 (34)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci                                                                                                                                                                                                                                                   ; NIOS2_QSYS   ;
;             |NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|                                     ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper                                                                                                                                                             ; NIOS2_QSYS   ;
;                |NIOS2_QSYS_CPU_jtag_debug_module_sysclk:the_NIOS2_QSYS_CPU_jtag_debug_module_sysclk|                                    ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_sysclk:the_NIOS2_QSYS_CPU_jtag_debug_module_sysclk                                                                         ; NIOS2_QSYS   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_sysclk:the_NIOS2_QSYS_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                    ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_sysclk:the_NIOS2_QSYS_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                    ; work         ;
;                |NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|                                          ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck                                                                               ; NIOS2_QSYS   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                          ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                          ; work         ;
;                |sld_virtual_jtag_basic:NIOS2_QSYS_CPU_jtag_debug_module_phy|                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOS2_QSYS_CPU_jtag_debug_module_phy                                                                                                 ; work         ;
;             |NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|                                                       ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg                                                                                                                                                                               ; NIOS2_QSYS   ;
;             |NIOS2_QSYS_CPU_nios2_oci_break:the_NIOS2_QSYS_CPU_nios2_oci_break|                                                         ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_break:the_NIOS2_QSYS_CPU_nios2_oci_break                                                                                                                                                                                 ; NIOS2_QSYS   ;
;             |NIOS2_QSYS_CPU_nios2_oci_debug:the_NIOS2_QSYS_CPU_nios2_oci_debug|                                                         ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_debug:the_NIOS2_QSYS_CPU_nios2_oci_debug                                                                                                                                                                                 ; NIOS2_QSYS   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_debug:the_NIOS2_QSYS_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                             ; work         ;
;             |NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|                                                               ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem                                                                                                                                                                                       ; NIOS2_QSYS   ;
;                |NIOS2_QSYS_CPU_ociram_sp_ram_module:NIOS2_QSYS_CPU_ociram_sp_ram|                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|NIOS2_QSYS_CPU_ociram_sp_ram_module:NIOS2_QSYS_CPU_ociram_sp_ram                                                                                                                      ; NIOS2_QSYS   ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|NIOS2_QSYS_CPU_ociram_sp_ram_module:NIOS2_QSYS_CPU_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; work         ;
;                      |altsyncram_el81:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|NIOS2_QSYS_CPU_ociram_sp_ram_module:NIOS2_QSYS_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_el81:auto_generated                                                             ; work         ;
;          |NIOS2_QSYS_CPU_register_bank_a_module:NIOS2_QSYS_CPU_register_bank_a|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_a_module:NIOS2_QSYS_CPU_register_bank_a                                                                                                                                                                                                                                    ; NIOS2_QSYS   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_a_module:NIOS2_QSYS_CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                          ; work         ;
;                |altsyncram_4bg1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_a_module:NIOS2_QSYS_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_4bg1:auto_generated                                                                                                                                                                           ; work         ;
;          |NIOS2_QSYS_CPU_register_bank_b_module:NIOS2_QSYS_CPU_register_bank_b|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_b_module:NIOS2_QSYS_CPU_register_bank_b                                                                                                                                                                                                                                    ; NIOS2_QSYS   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_b_module:NIOS2_QSYS_CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                          ; work         ;
;                |altsyncram_5bg1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_b_module:NIOS2_QSYS_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_5bg1:auto_generated                                                                                                                                                                           ; work         ;
;       |NIOS2_QSYS_LEDs:leds|                                                                                                            ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_LEDs:leds                                                                                                                                                                                                                                                                                                       ; NIOS2_QSYS   ;
;       |NIOS2_QSYS_PLL:pll|                                                                                                              ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll                                                                                                                                                                                                                                                                                                         ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_PLL_altpll_pka2:sd1|                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_altpll_pka2:sd1                                                                                                                                                                                                                                                                          ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_PLL_stdsync_sv6:stdsync2|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                     ; NIOS2_QSYS   ;
;             |NIOS2_QSYS_PLL_dffpipe_l2c:dffpipe3|                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_stdsync_sv6:stdsync2|NIOS2_QSYS_PLL_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                 ; NIOS2_QSYS   ;
;       |NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|                                                                                                ; 266 (213)         ; 241 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                           ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_SDRAM_ctrl_input_efifo_module:the_NIOS2_QSYS_SDRAM_ctrl_input_efifo_module|                                        ; 53 (53)           ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|NIOS2_QSYS_SDRAM_ctrl_input_efifo_module:the_NIOS2_QSYS_SDRAM_ctrl_input_efifo_module                                                                                                                                                                                                     ; NIOS2_QSYS   ;
;       |NIOS2_QSYS_jtag_uart:jtag_uart|                                                                                                  ; 145 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                             ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                             ; NIOS2_QSYS   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                     ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                   ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                ; work         ;
;          |NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                             ; NIOS2_QSYS   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                     ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                   ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                ; work         ;
;          |alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|                                                                     ; 57 (57)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                    ; work         ;
;       |NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 642 (0)           ; 469 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                             ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                            ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                    ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                         ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                        ; NIOS2_QSYS   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                           ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                         ; 51 (47)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                        ; NIOS2_QSYS   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                           ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_router:router|                                                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                  ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_router_001:router_001|                                                                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                          ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                    ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                    ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                ; NIOS2_QSYS   ;
;          |NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                        ; NIOS2_QSYS   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|                                                                   ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                  ; NIOS2_QSYS   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                            ; NIOS2_QSYS   ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; NIOS2_QSYS   ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|                                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                        ; NIOS2_QSYS   ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                                           ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; NIOS2_QSYS   ;
;          |altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo|                                                                         ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo                                                                                                                                                                                                                        ; NIOS2_QSYS   ;
;          |altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|                                                                           ; 68 (68)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; NIOS2_QSYS   ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                    ; NIOS2_QSYS   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                        ; NIOS2_QSYS   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                               ; NIOS2_QSYS   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                          ; NIOS2_QSYS   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                          ; NIOS2_QSYS   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                            ; NIOS2_QSYS   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                   ; NIOS2_QSYS   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                              ; NIOS2_QSYS   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                              ; NIOS2_QSYS   ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                            ; NIOS2_QSYS   ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_agent|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                                                                                       ; NIOS2_QSYS   ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                 ; NIOS2_QSYS   ;
;          |altera_merlin_slave_agent:pll_pll_slave_agent|                                                                                ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                                                                               ; NIOS2_QSYS   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                 ; NIOS2_QSYS   ;
;          |altera_merlin_slave_agent:sdram_ctrl_s1_agent|                                                                                ; 16 (8)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent                                                                                                                                                                                                                               ; NIOS2_QSYS   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                 ; NIOS2_QSYS   ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                              ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                             ; NIOS2_QSYS   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                       ; NIOS2_QSYS   ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 9 (9)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                           ; NIOS2_QSYS   ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                                                      ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                     ; NIOS2_QSYS   ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                               ; NIOS2_QSYS   ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                       ; NIOS2_QSYS   ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                ; NIOS2_QSYS   ;
;          |altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|                                                                  ; 44 (44)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter                                                                                                                                                                                                                 ; NIOS2_QSYS   ;
;          |altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|                                                                  ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter                                                                                                                                                                                                                 ; NIOS2_QSYS   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                 ; NIOS2_QSYS   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; NIOS2_QSYS   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                     ; NIOS2_QSYS   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                      ; NIOS2_QSYS   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; NIOS2_QSYS   ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                                                ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                   ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                 ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                               ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                               ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 162 (1)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 161 (0)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 161 (0)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 161 (1)           ; 89 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 160 (0)           ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 160 (113)         ; 82 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_bht_module:NIOS2_QSYS_CPU_bht|altsyncram:the_altsyncram|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; NIOS2_QSYS_CPU_bht_ram.mif                 ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_data_module:NIOS2_QSYS_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_tag_module:NIOS2_QSYS_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_0ig1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 17           ; 64           ; 17           ; 1088  ; NIOS2_QSYS_CPU_dc_tag_ram.mif              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_victim_module:NIOS2_QSYS_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_data_module:NIOS2_QSYS_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_tag_module:NIOS2_QSYS_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_b9h1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; NIOS2_QSYS_CPU_ic_tag_ram.mif              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|NIOS2_QSYS_CPU_ociram_sp_ram_module:NIOS2_QSYS_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_el81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; NIOS2_QSYS_CPU_ociram_default_contents.mif ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_a_module:NIOS2_QSYS_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_4bg1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; NIOS2_QSYS_CPU_rf_ram_a.mif                ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_b_module:NIOS2_QSYS_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_5bg1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; NIOS2_QSYS_CPU_rf_ram_b.mif                ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File                                     ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                     ;
; N/A    ; Qsys                                     ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst                                                                                                                                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu                                                                                                                                                                                                                                  ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_bht_module:NIOS2_QSYS_CPU_bht                                                                                                                                                                                     ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_data_module:NIOS2_QSYS_CPU_dc_data                                                                                                                                                                             ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_tag_module:NIOS2_QSYS_CPU_dc_tag                                                                                                                                                                               ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_victim_module:NIOS2_QSYS_CPU_dc_victim                                                                                                                                                                         ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_data_module:NIOS2_QSYS_CPU_ic_data                                                                                                                                                                             ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_tag_module:NIOS2_QSYS_CPU_ic_tag                                                                                                                                                                               ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_a_module:NIOS2_QSYS_CPU_register_bank_a                                                                                                                                                             ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_b_module:NIOS2_QSYS_CPU_register_bank_b                                                                                                                                                             ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci                                                                                                                                                                            ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg                                                                                                        ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_break:the_NIOS2_QSYS_CPU_nios2_oci_break                                                                                                          ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dbrk:the_NIOS2_QSYS_CPU_nios2_oci_dbrk                                                                                                            ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_debug:the_NIOS2_QSYS_CPU_nios2_oci_debug                                                                                                          ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dtrace:the_NIOS2_QSYS_CPU_nios2_oci_dtrace                                                                                                        ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dtrace:the_NIOS2_QSYS_CPU_nios2_oci_dtrace|NIOS2_QSYS_CPU_nios2_oci_td_mode:NIOS2_QSYS_CPU_nios2_oci_trc_ctrl_td_mode                             ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_fifo:the_NIOS2_QSYS_CPU_nios2_oci_fifo                                                                                                            ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_fifo:the_NIOS2_QSYS_CPU_nios2_oci_fifo|NIOS2_QSYS_CPU_nios2_oci_compute_input_tm_cnt:the_NIOS2_QSYS_CPU_nios2_oci_compute_input_tm_cnt            ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_fifo:the_NIOS2_QSYS_CPU_nios2_oci_fifo|NIOS2_QSYS_CPU_nios2_oci_fifo_cnt_inc:the_NIOS2_QSYS_CPU_nios2_oci_fifo_cnt_inc                            ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_fifo:the_NIOS2_QSYS_CPU_nios2_oci_fifo|NIOS2_QSYS_CPU_nios2_oci_fifo_wrptr_inc:the_NIOS2_QSYS_CPU_nios2_oci_fifo_wrptr_inc                        ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_im:the_NIOS2_QSYS_CPU_nios2_oci_im                                                                                                                ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_itrace:the_NIOS2_QSYS_CPU_nios2_oci_itrace                                                                                                        ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_pib:the_NIOS2_QSYS_CPU_nios2_oci_pib                                                                                                              ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk                                                                                                            ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem                                                                                                                ;                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|NIOS2_QSYS_CPU_ociram_sp_ram_module:NIOS2_QSYS_CPU_ociram_sp_ram                                               ;                                                     ;
; Altera ; altera_irq_mapper                        ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                    ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                      ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_pio                        ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_LEDs:leds                                                                                                                                                                                                                                ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_mm_interconnect                   ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                      ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                             ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                          ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                             ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                         ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                           ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                              ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                         ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                    ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                           ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                      ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                          ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                              ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                         ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                    ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                        ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                   ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                              ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router                                                                                                                                                           ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                   ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                   ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_003                                                                                                                                                   ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_004:router_004                                                                                                                                                   ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_005                                                                                                                                                   ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_006:router_006                                                                                                                                                   ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_007                                                                                                                                                   ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                     ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                             ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                             ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                         ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent                                                                                                                                                        ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo                                                                                                                                                 ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo                                                                                                                                                   ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter                                                                                                                                              ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter                                                                                                                                          ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter              ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter                                                                                                                                          ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator                                                                                                                                              ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                  ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                             ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                        ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altpll                                   ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll                                                                                                                                                                                                                                  ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                              ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                          ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl                                                                                                                                                                                                                    ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 15.1    ; N/A          ; N/A           ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_sysid:sysid                                                                                                                                                                                                                              ; /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_next      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_state                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_next ;
+------------+------------+------------+------------+-------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                          ;
+------------+------------+------------+------------+-------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                   ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                   ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                   ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                   ;
+------------+------------+------------+------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_state        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_debug:the_NIOS2_QSYS_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_debug:the_NIOS2_QSYS_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_sysclk:the_NIOS2_QSYS_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_sysclk:the_NIOS2_QSYS_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_sysclk:the_NIOS2_QSYS_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_sysclk:the_NIOS2_QSYS_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..85]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..85]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_use_reg                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[8..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2,4,8,11,12,15,16,19..23,27,29,31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_addr[4,5]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[1..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[1..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_iw_corrupt                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_im:the_NIOS2_QSYS_CPU_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_im:the_NIOS2_QSYS_CPU_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dbrk:the_NIOS2_QSYS_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dbrk:the_NIOS2_QSYS_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dbrk:the_NIOS2_QSYS_CPU_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk|E_xbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk|E_xbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk|M_xbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk|M_xbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[1]                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[1]                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[2]                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[2]                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                  ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                 ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                  ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                  ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                  ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                  ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][81]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][103]                                                                                                                                   ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][85]                                                                                                                                    ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][69]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][85]                                                                                                                                    ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][85]                                                                                                                                    ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][62]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][85]                                                                                                                                    ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                      ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                     ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                      ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                      ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                              ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                              ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                              ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,1,3,5..7,9,10,13,14,17,18,24..26,28]                                                                                     ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_addr[0..3,6..10]                                                                                                                                                                                                     ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_addr[11]                                                                                                                                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                        ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                 ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                               ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                         ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                             ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                 ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                    ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][69]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                    ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][84]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                    ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][85]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                    ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                              ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                              ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                              ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                      ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                     ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                      ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                      ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][70]                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][103]                                                                                                                                   ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                  ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                 ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                  ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                  ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                  ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                  ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                    ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                     ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                     ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][81]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][81]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][81]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][81]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                          ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                           ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][81]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][85]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_break:the_NIOS2_QSYS_CPU_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dbrk:the_NIOS2_QSYS_CPU_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_break:the_NIOS2_QSYS_CPU_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                            ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][102]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][102]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_next~9                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_next~10                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_next~13                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_next~14                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_next~16                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_next~4                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_next~5                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_next~6                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_state~14                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_state~15                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_state~16                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize.011 ; Merged with NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize.001 ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_count[2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 856                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                          ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                          ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                          ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                          ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                          ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                          ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                          ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                          ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[25],                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[24],                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_use_reg                                                                                                                                 ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                          ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                       ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                       ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                       ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                       ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                            ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                            ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                            ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                            ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][55],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][55],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][55],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][55],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][55],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][55],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                           ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                            ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                            ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                            ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                             ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                        ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                         ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                          ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62],                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                    ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                      ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                      ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                      ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][85]                                                                                                                                  ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][62],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[31]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[10]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                        ;
;                                                                                                                                                                                                                                                                       ;                                ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[13]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[14]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[12]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[11]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[9]                                                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[8]                                                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[7]                                                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[5]                                                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[4]                                                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[3]                                                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2]                                                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[6]                                                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                         ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dbrk:the_NIOS2_QSYS_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dbrk:the_NIOS2_QSYS_CPU_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_break:the_NIOS2_QSYS_CPU_nios2_oci_break|trigbrktype                                                                                                  ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                  ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk|M_xbrk_goto1                                                                                                   ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[16]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                           ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[30]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[29]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[28]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[27]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[26]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[25]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[24]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[22]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[21]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[23]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[15]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[20]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[19]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[18]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[17]                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                        ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                          ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                          ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                            ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                          ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                            ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                  ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                  ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                  ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|DRsize.101 ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dbrk:the_NIOS2_QSYS_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_break:the_NIOS2_QSYS_CPU_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                        ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                    ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                    ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                    ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                            ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                            ; Lost Fanouts                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                              ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[0]                                                                                                                             ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                             ; Stuck at VCC                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                   ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                               ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][102]                                                                                                                                 ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][102]                                                                                                                                   ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                             ; Stuck at VCC                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                            ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                            ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                            ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[31]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[30]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[29]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[28]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                            ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[15]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[14]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[13]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[12]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[11]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[10]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[9]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[8]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[7]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[6]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[5]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_control_reg_rddata[4]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2704  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 242   ;
; Number of registers using Asynchronous Clear ; 2040  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1800  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_cmd[1]                                                                                                                                                                                                                                                                       ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_cmd[3]                                                                                                                                                                                                                                                                       ; 1       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_cmd[2]                                                                                                                                                                                                                                                                       ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_cmd[0]                                                                                                                                                                                                                                                                       ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_cmd[1]                                                                                                                                                                                                                                                                       ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_cmd[3]                                                                                                                                                                                                                                                                       ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_cmd[2]                                                                                                                                                                                                                                                                       ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_cmd[0]                                                                                                                                                                                                                                                                       ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_addr[11]                                                                                                                                                                                                                                                                     ; 10      ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|refresh_counter[12]                                                                                                                                                                                                                                                            ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|refresh_counter[9]                                                                                                                                                                                                                                                             ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|refresh_counter[8]                                                                                                                                                                                                                                                             ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|refresh_counter[7]                                                                                                                                                                                                                                                             ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|refresh_counter[3]                                                                                                                                                                                                                                                             ; 2       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 38      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ; 14      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                   ; 6       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ; 11      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                 ; 53      ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                               ; 4       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ; 10      ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                    ; 3       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo|empty                                                                                                                                                                                                       ; 2       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                        ; 1       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_pipe_flush_waddr[22]                                                                                                                                                                                                                                                                       ; 1       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|clr_break_line                                                                                                                                                                                                                                                                               ; 5       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                     ; 2       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|pfdena_reg                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 46                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|d_byteenable[1]~reg0                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|data_reg[14]                                                                                                                                                                                                                  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|d_address_tag_field[5]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|A_slow_inst_result[5]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|readdata[2]                                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|D_iw[10]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|d_writedata[11]~reg0                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|MonDReg[16]                                                                                                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|MonDReg[12]                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_break:the_NIOS2_QSYS_CPU_nios2_oci_break|break_readreg[6]                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|sr[37]                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|sr[33]                                                                                      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|sr[11]                                                                                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck|sr[16]                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|MonAReg[2]                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|NIOS2_QSYS_SDRAM_ctrl_input_efifo_module:the_NIOS2_QSYS_SDRAM_ctrl_input_efifo_module|entries[0]                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_dqm[0]                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|F_pc[15]                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 23 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|M_pipe_flush_waddr[3]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|i_count[0]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_addr[10]                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_addr[4]                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_addr[1]                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 42 bits   ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|active_addr[17]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|m_data[15]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|E_logic_result[25]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|F_iw[13]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|dc_data_rd_port_addr[5]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|dc_data_wr_port_addr[2]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|dc_data_wr_port_data[0]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|dc_data_wr_port_data[22]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|dc_data_wr_port_data[11]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|dc_data_wr_port_data[25]                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|A_wr_data_unfiltered[21]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|D_src2_reg[19]                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|A_wr_data_unfiltered[5]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|F_ic_tag_rd_addr_nxt[2]                                                                                                                                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|Selector35                                                                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab1GetStarted|NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|Selector28                                                                                                                                                                                                                                                                                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |lab1GetStarted|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |lab1GetStarted|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll ;
+----------------+-------+------+---------------------------+
; Assignment     ; Value ; From ; To                        ;
+----------------+-------+------+---------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                ;
+----------------+-------+------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_stdsync_sv6:stdsync2|NIOS2_QSYS_PLL_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl ;
+-----------------------------+-------+------+----------------------------+
; Assignment                  ; Value ; From ; To                         ;
+-----------------------------+-------+------+----------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0            ;
+-----------------------------+-------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 23    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router|NIOS2_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_001:router_001|NIOS2_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_002|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_003|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_004:router_004|NIOS2_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_005|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_006:router_006|NIOS2_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_007|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                       ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                       ;
; ST_CHANNEL_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 46    ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 64    ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                           ;
; Entity Instance            ; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_006:router_006|NIOS2_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_004:router_004|NIOS2_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_002|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_001:router_001|NIOS2_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router|NIOS2_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|NIOS2_QSYS_SDRAM_ctrl_input_efifo_module:the_NIOS2_QSYS_SDRAM_ctrl_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_altpll_pka2:sd1"                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk[1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll" ;
+-----------+--------+----------+--------------------------------+
; Port      ; Type   ; Severity ; Details                        ;
+-----------+--------+----------+--------------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected         ;
; locked    ; Output ; Info     ; Explicitly unconnected         ;
; phasedone ; Output ; Info     ; Explicitly unconnected         ;
+-----------+--------+----------+--------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu" ;
+--------------+--------+----------+-----------------------------+
; Port         ; Type   ; Severity ; Details                     ;
+--------------+--------+----------+-----------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected      ;
+--------------+--------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 103                         ;
; cycloneiii_ff         ; 2543                        ;
;     CLR               ; 609                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 63                          ;
;     ENA               ; 396                         ;
;     ENA CLR           ; 1112                        ;
;     ENA CLR SCLR      ; 55                          ;
;     ENA CLR SLD       ; 139                         ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 136                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 3306                        ;
;     arith             ; 199                         ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 121                         ;
;     normal            ; 3107                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 308                         ;
;         3 data inputs ; 939                         ;
;         4 data inputs ; 1821                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 249                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.29                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 190                                      ;
; cycloneiii_ff         ; 89                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 27                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 162                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 153                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 38                                       ;
;         4 data inputs ; 80                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.97                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:09     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Apr  7 15:55:33 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1GetStarted -c lab1GetStarted
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "NIOS2_QSYS.qsys"
Info (12250): 2016.04.07.15:55:51 Progress: Loading labProject/NIOS2_QSYS.qsys
Info (12250): 2016.04.07.15:55:51 Progress: Reading input file
Info (12250): 2016.04.07.15:55:51 Progress: Adding CPU [altera_nios2_qsys 15.1]
Info (12250): 2016.04.07.15:55:53 Progress: Parameterizing module CPU
Info (12250): 2016.04.07.15:55:53 Progress: Adding LEDs [altera_avalon_pio 15.1]
Info (12250): 2016.04.07.15:55:53 Progress: Parameterizing module LEDs
Info (12250): 2016.04.07.15:55:53 Progress: Adding PLL [altpll 15.1]
Info (12250): 2016.04.07.15:55:53 Progress: Parameterizing module PLL
Info (12250): 2016.04.07.15:55:53 Progress: Adding SDRAM_ctrl [altera_avalon_new_sdram_controller 15.1]
Info (12250): 2016.04.07.15:55:53 Progress: Parameterizing module SDRAM_ctrl
Info (12250): 2016.04.07.15:55:53 Progress: Adding clk_0 [clock_source 15.1]
Info (12250): 2016.04.07.15:55:54 Progress: Parameterizing module clk_0
Info (12250): 2016.04.07.15:55:54 Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Info (12250): 2016.04.07.15:55:54 Progress: Parameterizing module jtag_uart
Info (12250): 2016.04.07.15:55:54 Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Info (12250): 2016.04.07.15:55:54 Progress: Parameterizing module sysid
Info (12250): 2016.04.07.15:55:54 Progress: Building connections
Info (12250): 2016.04.07.15:55:54 Progress: Parameterizing connections
Info (12250): 2016.04.07.15:55:54 Progress: Validating
Info (12250): 2016.04.07.15:55:55 Progress: Done reading input file
Warning (12251): NIOS2_QSYS.CPU: Nios II Classic cores are no longer recommended for new projects
Info (12250): NIOS2_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): NIOS2_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Warning (12251): NIOS2_QSYS.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): NIOS2_QSYS.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): NIOS2_QSYS.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit.
Info (12250): NIOS2_QSYS: Generating NIOS2_QSYS "NIOS2_QSYS" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info (12250): CPU: Starting RTL generation for module 'NIOS2_QSYS_CPU'
Info (12250): CPU:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/eperlcmd -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOS2_QSYS_CPU --dir=/tmp/alt6898_7470879359686255544.dir/0001_CPU_gen/ --quartus_bindir=/opt/altera_lite/15.1/quartus/linux64 --verilog --config=/tmp/alt6898_7470879359686255544.dir/0001_CPU_gen//NIOS2_QSYS_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): CPU: # 2016.04.07 15:56:08 (*) Starting Nios II generation
Info (12250): CPU: # 2016.04.07 15:56:08 (*)   Checking for plaintext license.
Info (12250): CPU: # 2016.04.07 15:56:12 (*)   Plaintext license not found.
Info (12250): CPU: # 2016.04.07 15:56:12 (*)   Checking for encrypted license (non-evaluation).
Info (12250): CPU: # 2016.04.07 15:56:17 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): CPU: # 2016.04.07 15:56:17 (*)   Elaborating CPU configuration settings
Info (12250): CPU: # 2016.04.07 15:56:17 (*)   Creating all objects for CPU
Info (12250): CPU: # 2016.04.07 15:56:17 (*)     Testbench
Info (12250): CPU: # 2016.04.07 15:56:17 (*)     Instruction decoding
Info (12250): CPU: # 2016.04.07 15:56:17 (*)       Instruction fields
Info (12250): CPU: # 2016.04.07 15:56:17 (*)       Instruction decodes
Info (12250): CPU: # 2016.04.07 15:56:17 (*)       Signals for RTL simulation waveforms
Info (12250): CPU: # 2016.04.07 15:56:17 (*)       Instruction controls
Info (12250): CPU: # 2016.04.07 15:56:18 (*)     Pipeline frontend
Info (12250): CPU: # 2016.04.07 15:56:18 (*)     Pipeline backend
Info (12250): CPU: # 2016.04.07 15:56:19 (*)   Generating RTL from CPU objects
Info (12250): CPU: # 2016.04.07 15:56:21 (*)   Creating encrypted RTL
Info (12250): CPU: # 2016.04.07 15:56:22 (*) Done Nios II generation
Info (12250): CPU: Done RTL generation for module 'NIOS2_QSYS_CPU'
Info (12250): CPU: "NIOS2_QSYS" instantiated altera_nios2_qsys "CPU"
Info (12250): LEDs: Starting RTL generation for module 'NIOS2_QSYS_LEDs'
Info (12250): LEDs:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_QSYS_LEDs --dir=/tmp/alt6898_7470879359686255544.dir/0002_LEDs_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6898_7470879359686255544.dir/0002_LEDs_gen//NIOS2_QSYS_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDs: Done RTL generation for module 'NIOS2_QSYS_LEDs'
Info (12250): LEDs: "NIOS2_QSYS" instantiated altera_avalon_pio "LEDs"
Info (12250): PLL: "NIOS2_QSYS" instantiated altpll "PLL"
Info (12250): SDRAM_ctrl: Starting RTL generation for module 'NIOS2_QSYS_SDRAM_ctrl'
Info (12250): SDRAM_ctrl:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_QSYS_SDRAM_ctrl --dir=/tmp/alt6898_7470879359686255544.dir/0005_SDRAM_ctrl_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6898_7470879359686255544.dir/0005_SDRAM_ctrl_gen//NIOS2_QSYS_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM_ctrl: Done RTL generation for module 'NIOS2_QSYS_SDRAM_ctrl'
Info (12250): SDRAM_ctrl: "NIOS2_QSYS" instantiated altera_avalon_new_sdram_controller "SDRAM_ctrl"
Info (12250): Jtag_uart: Starting RTL generation for module 'NIOS2_QSYS_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_QSYS_jtag_uart --dir=/tmp/alt6898_7470879359686255544.dir/0006_jtag_uart_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6898_7470879359686255544.dir/0006_jtag_uart_gen//NIOS2_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'NIOS2_QSYS_jtag_uart'
Info (12250): Jtag_uart: "NIOS2_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Sysid: "NIOS2_QSYS" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "NIOS2_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "NIOS2_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "NIOS2_QSYS" instantiated altera_reset_controller "rst_controller"
Info (12250): CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info (12250): Reusing file /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_sc_fifo.v
Info (12250): SDRAM_ctrl_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_ctrl_s1_burst_adapter"
Info (12250): Reusing file /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): SDRAM_ctrl_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_ctrl_s1_rsp_width_adapter"
Info (12250): Reusing file /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): NIOS2_QSYS: Done "NIOS2_QSYS" with 36 modules, 67 files
Info (12249): Finished elaborating Qsys system entity "NIOS2_QSYS.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file lab1GetStarted.bdf
    Info (12023): Found entity 1: lab1GetStarted
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/NIOS2_QSYS.v
    Info (12023): Found entity 1: NIOS2_QSYS File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 6
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v
    Info (12023): Found entity 1: NIOS2_QSYS_CPU_ic_data_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 21
    Info (12023): Found entity 2: NIOS2_QSYS_CPU_ic_tag_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 88
    Info (12023): Found entity 3: NIOS2_QSYS_CPU_bht_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 156
    Info (12023): Found entity 4: NIOS2_QSYS_CPU_register_bank_a_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 224
    Info (12023): Found entity 5: NIOS2_QSYS_CPU_register_bank_b_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 289
    Info (12023): Found entity 6: NIOS2_QSYS_CPU_dc_tag_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 354
    Info (12023): Found entity 7: NIOS2_QSYS_CPU_dc_data_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 419
    Info (12023): Found entity 8: NIOS2_QSYS_CPU_dc_victim_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 483
    Info (12023): Found entity 9: NIOS2_QSYS_CPU_nios2_oci_debug File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 550
    Info (12023): Found entity 10: NIOS2_QSYS_CPU_ociram_sp_ram_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 691
    Info (12023): Found entity 11: NIOS2_QSYS_CPU_nios2_ocimem File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 754
    Info (12023): Found entity 12: NIOS2_QSYS_CPU_nios2_avalon_reg File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 935
    Info (12023): Found entity 13: NIOS2_QSYS_CPU_nios2_oci_break File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 1027
    Info (12023): Found entity 14: NIOS2_QSYS_CPU_nios2_oci_xbrk File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 1321
    Info (12023): Found entity 15: NIOS2_QSYS_CPU_nios2_oci_dbrk File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 1581
    Info (12023): Found entity 16: NIOS2_QSYS_CPU_nios2_oci_itrace File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 1769
    Info (12023): Found entity 17: NIOS2_QSYS_CPU_nios2_oci_td_mode File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2152
    Info (12023): Found entity 18: NIOS2_QSYS_CPU_nios2_oci_dtrace File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2219
    Info (12023): Found entity 19: NIOS2_QSYS_CPU_nios2_oci_compute_input_tm_cnt File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2313
    Info (12023): Found entity 20: NIOS2_QSYS_CPU_nios2_oci_fifo_wrptr_inc File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2384
    Info (12023): Found entity 21: NIOS2_QSYS_CPU_nios2_oci_fifo_cnt_inc File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2426
    Info (12023): Found entity 22: NIOS2_QSYS_CPU_nios2_oci_fifo File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2472
    Info (12023): Found entity 23: NIOS2_QSYS_CPU_nios2_oci_pib File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2973
    Info (12023): Found entity 24: NIOS2_QSYS_CPU_nios2_oci_im File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3041
    Info (12023): Found entity 25: NIOS2_QSYS_CPU_nios2_performance_monitors File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3157
    Info (12023): Found entity 26: NIOS2_QSYS_CPU_nios2_oci File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3173
    Info (12023): Found entity 27: NIOS2_QSYS_CPU File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3748
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: NIOS2_QSYS_CPU_jtag_debug_module_sysclk File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_tck.v
    Info (12023): Found entity 1: NIOS2_QSYS_CPU_jtag_debug_module_tck File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: NIOS2_QSYS_CPU_jtag_debug_module_wrapper File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_mult_cell.v
    Info (12023): Found entity 1: NIOS2_QSYS_CPU_mult_cell File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_oci_test_bench.v
    Info (12023): Found entity 1: NIOS2_QSYS_CPU_oci_test_bench File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_test_bench.v
    Info (12023): Found entity 1: NIOS2_QSYS_CPU_test_bench File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_LEDs.v
    Info (12023): Found entity 1: NIOS2_QSYS_LEDs File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_LEDs.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v
    Info (12023): Found entity 1: NIOS2_QSYS_PLL_dffpipe_l2c File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v Line: 38
    Info (12023): Found entity 2: NIOS2_QSYS_PLL_stdsync_sv6 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v Line: 99
    Info (12023): Found entity 3: NIOS2_QSYS_PLL_altpll_pka2 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v Line: 131
    Info (12023): Found entity 4: NIOS2_QSYS_PLL File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v Line: 218
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v
    Info (12023): Found entity 1: NIOS2_QSYS_SDRAM_ctrl_input_efifo_module File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v Line: 21
    Info (12023): Found entity 2: NIOS2_QSYS_SDRAM_ctrl File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_irq_mapper.sv
    Info (12023): Found entity 1: NIOS2_QSYS_irq_mapper File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v
    Info (12023): Found entity 1: NIOS2_QSYS_jtag_uart_sim_scfifo_w File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: NIOS2_QSYS_jtag_uart_scfifo_w File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 77
    Info (12023): Found entity 3: NIOS2_QSYS_jtag_uart_sim_scfifo_r File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 162
    Info (12023): Found entity 4: NIOS2_QSYS_jtag_uart_scfifo_r File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 240
    Info (12023): Found entity 5: NIOS2_QSYS_jtag_uart File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_cmd_demux File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_cmd_demux_001 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_cmd_mux File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_cmd_mux_002 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_router_default_decode File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: NIOS2_QSYS_mm_interconnect_0_router File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_router_001_default_decode File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: NIOS2_QSYS_mm_interconnect_0_router_001 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_router_002_default_decode File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: NIOS2_QSYS_mm_interconnect_0_router_002 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_router_004_default_decode File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: NIOS2_QSYS_mm_interconnect_0_router_004 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_router_006_default_decode File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: NIOS2_QSYS_mm_interconnect_0_router_006 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_rsp_demux File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_rsp_demux_002 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_rsp_mux File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: NIOS2_QSYS_mm_interconnect_0_rsp_mux_001 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_sysid.v
    Info (12023): Found entity 1: NIOS2_QSYS_sysid File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_std_synchronizer_nocut.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/NIOS2_QSYS/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_wrap_burst_converter.sv Line: 27
Warning (10037): Verilog HDL or VHDL warning at NIOS2_QSYS_CPU.v(2120): conditional expression evaluates to a constant File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2120
Warning (10037): Verilog HDL or VHDL warning at NIOS2_QSYS_CPU.v(2122): conditional expression evaluates to a constant File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2122
Warning (10037): Verilog HDL or VHDL warning at NIOS2_QSYS_CPU.v(2278): conditional expression evaluates to a constant File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2278
Warning (10037): Verilog HDL or VHDL warning at NIOS2_QSYS_CPU.v(3102): conditional expression evaluates to a constant File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3102
Warning (10037): Verilog HDL or VHDL warning at NIOS2_QSYS_SDRAM_ctrl.v(316): conditional expression evaluates to a constant File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at NIOS2_QSYS_SDRAM_ctrl.v(326): conditional expression evaluates to a constant File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at NIOS2_QSYS_SDRAM_ctrl.v(336): conditional expression evaluates to a constant File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at NIOS2_QSYS_SDRAM_ctrl.v(680): conditional expression evaluates to a constant File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v Line: 680
Info (12127): Elaborating entity "lab1GetStarted" for the top level hierarchy
Info (12128): Elaborating entity "NIOS2_QSYS" for hierarchy "NIOS2_QSYS:inst"
Info (12128): Elaborating entity "NIOS2_QSYS_CPU" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 109
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_test_bench" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_test_bench:the_NIOS2_QSYS_CPU_test_bench" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 6099
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_ic_data_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_data_module:NIOS2_QSYS_CPU_ic_data" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 7124
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_data_module:NIOS2_QSYS_CPU_ic_data|altsyncram:the_altsyncram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_cjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_data_module:NIOS2_QSYS_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_ic_tag_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_tag_module:NIOS2_QSYS_CPU_ic_tag" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 7190
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_tag_module:NIOS2_QSYS_CPU_ic_tag|altsyncram:the_altsyncram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b9h1.tdf
    Info (12023): Found entity 1: altsyncram_b9h1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_b9h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b9h1" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_ic_tag_module:NIOS2_QSYS_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_b9h1:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_bht_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_bht_module:NIOS2_QSYS_CPU_bht" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 7394
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_bht_module:NIOS2_QSYS_CPU_bht|altsyncram:the_altsyncram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf
    Info (12023): Found entity 1: altsyncram_4tg1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_4tg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4tg1" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_bht_module:NIOS2_QSYS_CPU_bht|altsyncram:the_altsyncram|altsyncram_4tg1:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_register_bank_a_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_a_module:NIOS2_QSYS_CPU_register_bank_a" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 7569
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_a_module:NIOS2_QSYS_CPU_register_bank_a|altsyncram:the_altsyncram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4bg1.tdf
    Info (12023): Found entity 1: altsyncram_4bg1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_4bg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4bg1" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_a_module:NIOS2_QSYS_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_4bg1:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_register_bank_b_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_b_module:NIOS2_QSYS_CPU_register_bank_b" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 7590
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_b_module:NIOS2_QSYS_CPU_register_bank_b|altsyncram:the_altsyncram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 325
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5bg1.tdf
    Info (12023): Found entity 1: altsyncram_5bg1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_5bg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5bg1" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_register_bank_b_module:NIOS2_QSYS_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_5bg1:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_dc_tag_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_tag_module:NIOS2_QSYS_CPU_dc_tag" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 7909
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_tag_module:NIOS2_QSYS_CPU_dc_tag|altsyncram:the_altsyncram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 390
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ig1.tdf
    Info (12023): Found entity 1: altsyncram_0ig1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_0ig1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0ig1" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_tag_module:NIOS2_QSYS_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_0ig1:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_dc_data_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_data_module:NIOS2_QSYS_CPU_dc_data" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 7966
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_data_module:NIOS2_QSYS_CPU_dc_data|altsyncram:the_altsyncram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 455
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf
    Info (12023): Found entity 1: altsyncram_kpc1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_kpc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kpc1" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_data_module:NIOS2_QSYS_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_dc_victim_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_victim_module:NIOS2_QSYS_CPU_dc_victim" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 8096
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_victim_module:NIOS2_QSYS_CPU_dc_victim|altsyncram:the_altsyncram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 522
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_r3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_dc_victim_module:NIOS2_QSYS_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_mult_cell" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 9777
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_mult_cell.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altera_mult_add_q1u2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 364
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/mgehrig2/MSE/EmbHw/labProject/db/altera_mult_add_q1u2.v Line: 110
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 803
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 838
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1388
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 846
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1388
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 882
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2235
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1867
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 890
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2080
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2083
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 898
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1867
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 947
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_mult_cell.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altera_mult_add_s1u2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 364
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/mgehrig2/MSE/EmbHw/labProject/db/altera_mult_add_s1u2.v Line: 110
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 10066
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_debug" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_debug:the_NIOS2_QSYS_CPU_nios2_oci_debug" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3395
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_debug:the_NIOS2_QSYS_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 616
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_ocimem" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3415
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_ociram_sp_ram_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|NIOS2_QSYS_CPU_ociram_sp_ram_module:NIOS2_QSYS_CPU_ociram_sp_ram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 902
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|NIOS2_QSYS_CPU_ociram_sp_ram_module:NIOS2_QSYS_CPU_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 730
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_el81.tdf
    Info (12023): Found entity 1: altsyncram_el81 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_el81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_el81" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_ocimem:the_NIOS2_QSYS_CPU_nios2_ocimem|NIOS2_QSYS_CPU_ociram_sp_ram_module:NIOS2_QSYS_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_el81:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_avalon_reg" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_avalon_reg:the_NIOS2_QSYS_CPU_nios2_avalon_reg" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3434
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_break" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_break:the_NIOS2_QSYS_CPU_nios2_oci_break" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3465
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_xbrk" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_xbrk:the_NIOS2_QSYS_CPU_nios2_oci_xbrk" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3488
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_dbrk" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dbrk:the_NIOS2_QSYS_CPU_nios2_oci_dbrk" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3515
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_itrace" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_itrace:the_NIOS2_QSYS_CPU_nios2_oci_itrace" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3556
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_dtrace" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dtrace:the_NIOS2_QSYS_CPU_nios2_oci_dtrace" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3571
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_td_mode" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_dtrace:the_NIOS2_QSYS_CPU_nios2_oci_dtrace|NIOS2_QSYS_CPU_nios2_oci_td_mode:NIOS2_QSYS_CPU_nios2_oci_trc_ctrl_td_mode" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2267
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_fifo" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_fifo:the_NIOS2_QSYS_CPU_nios2_oci_fifo" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3590
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_compute_input_tm_cnt" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_fifo:the_NIOS2_QSYS_CPU_nios2_oci_fifo|NIOS2_QSYS_CPU_nios2_oci_compute_input_tm_cnt:the_NIOS2_QSYS_CPU_nios2_oci_compute_input_tm_cnt" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2598
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_fifo_wrptr_inc" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_fifo:the_NIOS2_QSYS_CPU_nios2_oci_fifo|NIOS2_QSYS_CPU_nios2_oci_fifo_wrptr_inc:the_NIOS2_QSYS_CPU_nios2_oci_fifo_wrptr_inc" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2607
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_fifo_cnt_inc" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_fifo:the_NIOS2_QSYS_CPU_nios2_oci_fifo|NIOS2_QSYS_CPU_nios2_oci_fifo_cnt_inc:the_NIOS2_QSYS_CPU_nios2_oci_fifo_cnt_inc" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2616
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_oci_test_bench" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_fifo:the_NIOS2_QSYS_CPU_nios2_oci_fifo|NIOS2_QSYS_CPU_oci_test_bench:the_NIOS2_QSYS_CPU_oci_test_bench" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2624
Warning (12158): Entity "NIOS2_QSYS_CPU_oci_test_bench" contains only dangling pins File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 2624
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_pib" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_pib:the_NIOS2_QSYS_CPU_nios2_oci_pib" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3600
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_nios2_oci_im" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_nios2_oci_im:the_NIOS2_QSYS_CPU_nios2_oci_im" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3621
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_jtag_debug_module_wrapper" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3726
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_jtag_debug_module_tck" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_tck:the_NIOS2_QSYS_CPU_jtag_debug_module_tck" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_wrapper.v Line: 165
Info (12128): Elaborating entity "NIOS2_QSYS_CPU_jtag_debug_module_sysclk" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|NIOS2_QSYS_CPU_jtag_debug_module_sysclk:the_NIOS2_QSYS_CPU_jtag_debug_module_sysclk" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_wrapper.v Line: 188
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOS2_QSYS_CPU_jtag_debug_module_phy" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU_jtag_debug_module_wrapper.v Line: 218
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOS2_QSYS_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOS2_QSYS_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_nios2_oci:the_NIOS2_QSYS_CPU_nios2_oci|NIOS2_QSYS_CPU_jtag_debug_module_wrapper:the_NIOS2_QSYS_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:NIOS2_QSYS_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "NIOS2_QSYS_LEDs" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_LEDs:leds" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 120
Info (12128): Elaborating entity "NIOS2_QSYS_PLL" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 135
Info (12128): Elaborating entity "NIOS2_QSYS_PLL_stdsync_sv6" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_stdsync_sv6:stdsync2" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v Line: 265
Info (12128): Elaborating entity "NIOS2_QSYS_PLL_dffpipe_l2c" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_stdsync_sv6:stdsync2|NIOS2_QSYS_PLL_dffpipe_l2c:dffpipe3" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v Line: 117
Info (12128): Elaborating entity "NIOS2_QSYS_PLL_altpll_pka2" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_PLL:pll|NIOS2_QSYS_PLL_altpll_pka2:sd1" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_PLL.v Line: 271
Info (12128): Elaborating entity "NIOS2_QSYS_SDRAM_ctrl" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 158
Info (12128): Elaborating entity "NIOS2_QSYS_SDRAM_ctrl_input_efifo_module" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_SDRAM_ctrl:sdram_ctrl|NIOS2_QSYS_SDRAM_ctrl_input_efifo_module:the_NIOS2_QSYS_SDRAM_ctrl_input_efifo_module" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v Line: 296
Info (12128): Elaborating entity "NIOS2_QSYS_jtag_uart" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 171
Info (12128): Elaborating entity "NIOS2_QSYS_jtag_uart_scfifo_w" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 137
Info (12130): Elaborated megafunction instantiation "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 137
Info (12133): Instantiated megafunction "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/mgehrig2/MSE/EmbHw/labProject/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/mgehrig2/MSE/EmbHw/labProject/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/mgehrig2/MSE/EmbHw/labProject/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/mgehrig2/MSE/EmbHw/labProject/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/mgehrig2/MSE/EmbHw/labProject/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/mgehrig2/MSE/EmbHw/labProject/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/mgehrig2/MSE/EmbHw/labProject/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/mgehrig2/MSE/EmbHw/labProject/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/mgehrig2/MSE/EmbHw/labProject/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/mgehrig2/MSE/EmbHw/labProject/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_w:the_NIOS2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/mgehrig2/MSE/EmbHw/labProject/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "NIOS2_QSYS_jtag_uart_scfifo_r" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|NIOS2_QSYS_jtag_uart_scfifo_r:the_NIOS2_QSYS_jtag_uart_scfifo_r" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 564
Info (12130): Elaborated megafunction instantiation "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 564
Info (12133): Instantiated megafunction "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_jtag_uart.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "NIOS2_QSYS:inst|NIOS2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:NIOS2_QSYS_jtag_uart_alt_jtag_atlantic" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "NIOS2_QSYS_sysid" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_sysid:sysid" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 178
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 235
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 607
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 667
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 731
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 795
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 859
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 923
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 987
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 1051
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 1132
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 1213
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 1297
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 1338
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 1754
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 1838
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 1879
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 1920
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2061
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router:router|NIOS2_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router_001" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_001:router_001" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2077
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router_001_default_decode" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_001:router_001|NIOS2_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router_002" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_002" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2093
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_002:router_002|NIOS2_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router_004" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_004:router_004" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2125
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router_004_default_decode" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_004:router_004|NIOS2_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router_006" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_006:router_006" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2157
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_router_006_default_decode" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_router_006:router_006|NIOS2_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2223
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2323
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2370
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_cmd_demux_001" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2393
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2410
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_cmd_mux_002" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2450
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2524
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_rsp_demux_002" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2564
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2668
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_rsp_mux_001" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2691
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2757
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2823
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2857
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 2920
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0.v Line: 3036
Info (12128): Elaborating entity "NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "NIOS2_QSYS_irq_mapper" for hierarchy "NIOS2_QSYS:inst|NIOS2_QSYS_irq_mapper:irq_mapper" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 242
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS2_QSYS:inst|altera_reset_controller:rst_controller" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 305
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS2_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS2_QSYS:inst|altera_reset_controller:rst_controller_001" File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/NIOS2_QSYS.v Line: 368
Warning (12020): Port "jdo" on the entity instantiation of "the_NIOS2_QSYS_CPU_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_CPU.v Line: 3556
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.04.07.15:56:47 Progress: Loading sld0e663f02/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e663f02/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 166
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/sld0e663f02/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "NIOS2_QSYS:inst|NIOS2_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
Info (12130): Elaborated megafunction instantiation "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
Info (12133): Instantiated megafunction "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: /home/mgehrig2/MSE/EmbHw/labProject/db/mult_jp01.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
Info (12133): Instantiated megafunction "NIOS2_QSYS:inst|NIOS2_QSYS_CPU:cpu|NIOS2_QSYS_CPU_mult_cell:the_NIOS2_QSYS_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: /home/mgehrig2/MSE/EmbHw/labProject/db/mult_j011.tdf Line: 29
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/mgehrig2/MSE/EmbHw/labProject/db/ip/NIOS2_QSYS/submodules/NIOS2_QSYS_SDRAM_ctrl.v Line: 440
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 294 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: /opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 256
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/mgehrig2/MSE/EmbHw/labProject/output_files/lab1GetStarted.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5182 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4875 logic cells
    Info (21064): Implemented 249 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 1368 megabytes
    Info: Processing ended: Thu Apr  7 15:57:07 2016
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:03:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/mgehrig2/MSE/EmbHw/labProject/output_files/lab1GetStarted.map.smsg.


