// Seed: 1090215983
module module_0 (
    output tri   id_0,
    output tri   id_1,
    output wor   id_2,
    output uwire id_3
);
  id_5 :
  assert property (@(posedge id_5) 1 != 1)
  else $display(1, id_5, 1);
endmodule
module module_0 (
    output wire id_0,
    output wor id_1,
    output wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    input tri id_10,
    output tri1 module_1,
    output supply1 id_12,
    input tri1 id_13
);
  wire id_15 = 1'b0;
  wire id_16;
  wire id_17;
  module_0(
      id_6, id_9, id_2, id_1
  );
endmodule
