#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18a6cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18a6e80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18992d0 .functor NOT 1, L_0x18f7c80, C4<0>, C4<0>, C4<0>;
L_0x18f7a60 .functor XOR 2, L_0x18f7920, L_0x18f79c0, C4<00>, C4<00>;
L_0x18f7b70 .functor XOR 2, L_0x18f7a60, L_0x18f7ad0, C4<00>, C4<00>;
v0x18f29a0_0 .net *"_ivl_10", 1 0, L_0x18f7ad0;  1 drivers
v0x18f2aa0_0 .net *"_ivl_12", 1 0, L_0x18f7b70;  1 drivers
v0x18f2b80_0 .net *"_ivl_2", 1 0, L_0x18f7880;  1 drivers
v0x18f2c40_0 .net *"_ivl_4", 1 0, L_0x18f7920;  1 drivers
v0x18f2d20_0 .net *"_ivl_6", 1 0, L_0x18f79c0;  1 drivers
v0x18f2e50_0 .net *"_ivl_8", 1 0, L_0x18f7a60;  1 drivers
v0x18f2f30_0 .net "a", 0 0, v0x18ef570_0;  1 drivers
v0x18f2fd0_0 .net "b", 0 0, v0x18ef610_0;  1 drivers
v0x18f3070_0 .net "c", 0 0, v0x18ef6b0_0;  1 drivers
v0x18f3110_0 .var "clk", 0 0;
v0x18f31b0_0 .net "d", 0 0, v0x18ef7f0_0;  1 drivers
v0x18f3250_0 .net "out_pos_dut", 0 0, L_0x18f7640;  1 drivers
v0x18f32f0_0 .net "out_pos_ref", 0 0, L_0x18f4820;  1 drivers
v0x18f3390_0 .net "out_sop_dut", 0 0, L_0x18f5e70;  1 drivers
v0x18f3430_0 .net "out_sop_ref", 0 0, L_0x18c9ce0;  1 drivers
v0x18f34d0_0 .var/2u "stats1", 223 0;
v0x18f3570_0 .var/2u "strobe", 0 0;
v0x18f3610_0 .net "tb_match", 0 0, L_0x18f7c80;  1 drivers
v0x18f36e0_0 .net "tb_mismatch", 0 0, L_0x18992d0;  1 drivers
v0x18f3780_0 .net "wavedrom_enable", 0 0, v0x18efac0_0;  1 drivers
v0x18f3850_0 .net "wavedrom_title", 511 0, v0x18efb60_0;  1 drivers
L_0x18f7880 .concat [ 1 1 0 0], L_0x18f4820, L_0x18c9ce0;
L_0x18f7920 .concat [ 1 1 0 0], L_0x18f4820, L_0x18c9ce0;
L_0x18f79c0 .concat [ 1 1 0 0], L_0x18f7640, L_0x18f5e70;
L_0x18f7ad0 .concat [ 1 1 0 0], L_0x18f4820, L_0x18c9ce0;
L_0x18f7c80 .cmp/eeq 2, L_0x18f7880, L_0x18f7b70;
S_0x18a7010 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18a6e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18996b0 .functor AND 1, v0x18ef6b0_0, v0x18ef7f0_0, C4<1>, C4<1>;
L_0x1899a90 .functor NOT 1, v0x18ef570_0, C4<0>, C4<0>, C4<0>;
L_0x1899e70 .functor NOT 1, v0x18ef610_0, C4<0>, C4<0>, C4<0>;
L_0x189a0f0 .functor AND 1, L_0x1899a90, L_0x1899e70, C4<1>, C4<1>;
L_0x18b1910 .functor AND 1, L_0x189a0f0, v0x18ef6b0_0, C4<1>, C4<1>;
L_0x18c9ce0 .functor OR 1, L_0x18996b0, L_0x18b1910, C4<0>, C4<0>;
L_0x18f3ca0 .functor NOT 1, v0x18ef610_0, C4<0>, C4<0>, C4<0>;
L_0x18f3d10 .functor OR 1, L_0x18f3ca0, v0x18ef7f0_0, C4<0>, C4<0>;
L_0x18f3e20 .functor AND 1, v0x18ef6b0_0, L_0x18f3d10, C4<1>, C4<1>;
L_0x18f3ee0 .functor NOT 1, v0x18ef570_0, C4<0>, C4<0>, C4<0>;
L_0x18f3fb0 .functor OR 1, L_0x18f3ee0, v0x18ef610_0, C4<0>, C4<0>;
L_0x18f4020 .functor AND 1, L_0x18f3e20, L_0x18f3fb0, C4<1>, C4<1>;
L_0x18f41a0 .functor NOT 1, v0x18ef610_0, C4<0>, C4<0>, C4<0>;
L_0x18f4210 .functor OR 1, L_0x18f41a0, v0x18ef7f0_0, C4<0>, C4<0>;
L_0x18f4130 .functor AND 1, v0x18ef6b0_0, L_0x18f4210, C4<1>, C4<1>;
L_0x18f43a0 .functor NOT 1, v0x18ef570_0, C4<0>, C4<0>, C4<0>;
L_0x18f44a0 .functor OR 1, L_0x18f43a0, v0x18ef7f0_0, C4<0>, C4<0>;
L_0x18f4560 .functor AND 1, L_0x18f4130, L_0x18f44a0, C4<1>, C4<1>;
L_0x18f4710 .functor XNOR 1, L_0x18f4020, L_0x18f4560, C4<0>, C4<0>;
v0x1898c00_0 .net *"_ivl_0", 0 0, L_0x18996b0;  1 drivers
v0x1899000_0 .net *"_ivl_12", 0 0, L_0x18f3ca0;  1 drivers
v0x18993e0_0 .net *"_ivl_14", 0 0, L_0x18f3d10;  1 drivers
v0x18997c0_0 .net *"_ivl_16", 0 0, L_0x18f3e20;  1 drivers
v0x1899ba0_0 .net *"_ivl_18", 0 0, L_0x18f3ee0;  1 drivers
v0x1899f80_0 .net *"_ivl_2", 0 0, L_0x1899a90;  1 drivers
v0x189a200_0 .net *"_ivl_20", 0 0, L_0x18f3fb0;  1 drivers
v0x18edae0_0 .net *"_ivl_24", 0 0, L_0x18f41a0;  1 drivers
v0x18edbc0_0 .net *"_ivl_26", 0 0, L_0x18f4210;  1 drivers
v0x18edca0_0 .net *"_ivl_28", 0 0, L_0x18f4130;  1 drivers
v0x18edd80_0 .net *"_ivl_30", 0 0, L_0x18f43a0;  1 drivers
v0x18ede60_0 .net *"_ivl_32", 0 0, L_0x18f44a0;  1 drivers
v0x18edf40_0 .net *"_ivl_36", 0 0, L_0x18f4710;  1 drivers
L_0x7fd05ab4e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18ee000_0 .net *"_ivl_38", 0 0, L_0x7fd05ab4e018;  1 drivers
v0x18ee0e0_0 .net *"_ivl_4", 0 0, L_0x1899e70;  1 drivers
v0x18ee1c0_0 .net *"_ivl_6", 0 0, L_0x189a0f0;  1 drivers
v0x18ee2a0_0 .net *"_ivl_8", 0 0, L_0x18b1910;  1 drivers
v0x18ee380_0 .net "a", 0 0, v0x18ef570_0;  alias, 1 drivers
v0x18ee440_0 .net "b", 0 0, v0x18ef610_0;  alias, 1 drivers
v0x18ee500_0 .net "c", 0 0, v0x18ef6b0_0;  alias, 1 drivers
v0x18ee5c0_0 .net "d", 0 0, v0x18ef7f0_0;  alias, 1 drivers
v0x18ee680_0 .net "out_pos", 0 0, L_0x18f4820;  alias, 1 drivers
v0x18ee740_0 .net "out_sop", 0 0, L_0x18c9ce0;  alias, 1 drivers
v0x18ee800_0 .net "pos0", 0 0, L_0x18f4020;  1 drivers
v0x18ee8c0_0 .net "pos1", 0 0, L_0x18f4560;  1 drivers
L_0x18f4820 .functor MUXZ 1, L_0x7fd05ab4e018, L_0x18f4020, L_0x18f4710, C4<>;
S_0x18eea40 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18a6e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18ef570_0 .var "a", 0 0;
v0x18ef610_0 .var "b", 0 0;
v0x18ef6b0_0 .var "c", 0 0;
v0x18ef750_0 .net "clk", 0 0, v0x18f3110_0;  1 drivers
v0x18ef7f0_0 .var "d", 0 0;
v0x18ef8e0_0 .var/2u "fail", 0 0;
v0x18ef980_0 .var/2u "fail1", 0 0;
v0x18efa20_0 .net "tb_match", 0 0, L_0x18f7c80;  alias, 1 drivers
v0x18efac0_0 .var "wavedrom_enable", 0 0;
v0x18efb60_0 .var "wavedrom_title", 511 0;
E_0x18a5660/0 .event negedge, v0x18ef750_0;
E_0x18a5660/1 .event posedge, v0x18ef750_0;
E_0x18a5660 .event/or E_0x18a5660/0, E_0x18a5660/1;
S_0x18eed70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18eea40;
 .timescale -12 -12;
v0x18eefb0_0 .var/2s "i", 31 0;
E_0x18a5500 .event posedge, v0x18ef750_0;
S_0x18ef0b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18eea40;
 .timescale -12 -12;
v0x18ef2b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18ef390 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18eea40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18efd40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18a6e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18f4c20 .functor AND 1, L_0x18f49d0, L_0x18f4a70, C4<1>, C4<1>;
L_0x18f4d30 .functor AND 1, L_0x18f4c20, v0x18ef6b0_0, C4<1>, C4<1>;
L_0x18f4f20 .functor AND 1, L_0x18f4d30, v0x18ef7f0_0, C4<1>, C4<1>;
L_0x18f5190 .functor AND 1, v0x18ef570_0, L_0x18f50f0, C4<1>, C4<1>;
L_0x18f5460 .functor AND 1, L_0x18f5190, L_0x18f5390, C4<1>, C4<1>;
L_0x18f5610 .functor AND 1, L_0x18f5460, L_0x18f5570, C4<1>, C4<1>;
L_0x18f5760 .functor OR 1, L_0x18f4f20, L_0x18f5610, C4<0>, C4<0>;
L_0x18f59f0 .functor AND 1, L_0x18f5870, L_0x18f5950, C4<1>, C4<1>;
L_0x18f5c40 .functor AND 1, L_0x18f59f0, L_0x18f5b50, C4<1>, C4<1>;
L_0x18f5d50 .functor AND 1, L_0x18f5c40, v0x18ef7f0_0, C4<1>, C4<1>;
L_0x18f5e70 .functor OR 1, L_0x18f5760, L_0x18f5d50, C4<0>, C4<0>;
L_0x18f5f80 .functor OR 1, v0x18ef570_0, v0x18ef610_0, C4<0>, C4<0>;
L_0x18f6100 .functor OR 1, L_0x18f5f80, L_0x18f6060, C4<0>, C4<0>;
L_0x18f6310 .functor OR 1, L_0x18f6100, L_0x18f6210, C4<0>, C4<0>;
L_0x18f5ff0 .functor OR 1, L_0x18f6450, v0x18ef610_0, C4<0>, C4<0>;
L_0x18f6540 .functor OR 1, L_0x18f5ff0, v0x18ef6b0_0, C4<0>, C4<0>;
L_0x18f6690 .functor OR 1, L_0x18f6540, v0x18ef7f0_0, C4<0>, C4<0>;
L_0x18f6750 .functor AND 1, L_0x18f6310, L_0x18f6690, C4<1>, C4<1>;
L_0x18f6ab0 .functor OR 1, L_0x18f6900, L_0x18f6a10, C4<0>, C4<0>;
L_0x18f6bc0 .functor OR 1, L_0x18f6ab0, v0x18ef6b0_0, C4<0>, C4<0>;
L_0x18f69a0 .functor OR 1, L_0x18f6bc0, L_0x18f6860, C4<0>, C4<0>;
L_0x18f6e50 .functor AND 1, L_0x18f6750, L_0x18f69a0, C4<1>, C4<1>;
L_0x18f71f0 .functor OR 1, L_0x18f7020, L_0x18f70c0, C4<0>, C4<0>;
L_0x18f73a0 .functor OR 1, L_0x18f71f0, L_0x18f7300, C4<0>, C4<0>;
L_0x18f7580 .functor OR 1, L_0x18f73a0, v0x18ef7f0_0, C4<0>, C4<0>;
L_0x18f7640 .functor AND 1, L_0x18f6e50, L_0x18f7580, C4<1>, C4<1>;
v0x18eff00_0 .net *"_ivl_1", 0 0, L_0x18f49d0;  1 drivers
v0x18effc0_0 .net *"_ivl_11", 0 0, L_0x18f50f0;  1 drivers
v0x18f0080_0 .net *"_ivl_13", 0 0, L_0x18f5190;  1 drivers
v0x18f0150_0 .net *"_ivl_15", 0 0, L_0x18f5390;  1 drivers
v0x18f0210_0 .net *"_ivl_17", 0 0, L_0x18f5460;  1 drivers
v0x18f0320_0 .net *"_ivl_19", 0 0, L_0x18f5570;  1 drivers
v0x18f03e0_0 .net *"_ivl_21", 0 0, L_0x18f5610;  1 drivers
v0x18f04a0_0 .net *"_ivl_23", 0 0, L_0x18f5760;  1 drivers
v0x18f0560_0 .net *"_ivl_25", 0 0, L_0x18f5870;  1 drivers
v0x18f06b0_0 .net *"_ivl_27", 0 0, L_0x18f5950;  1 drivers
v0x18f0770_0 .net *"_ivl_29", 0 0, L_0x18f59f0;  1 drivers
v0x18f0830_0 .net *"_ivl_3", 0 0, L_0x18f4a70;  1 drivers
v0x18f08f0_0 .net *"_ivl_31", 0 0, L_0x18f5b50;  1 drivers
v0x18f09b0_0 .net *"_ivl_33", 0 0, L_0x18f5c40;  1 drivers
v0x18f0a70_0 .net *"_ivl_35", 0 0, L_0x18f5d50;  1 drivers
v0x18f0b30_0 .net *"_ivl_39", 0 0, L_0x18f5f80;  1 drivers
v0x18f0bf0_0 .net *"_ivl_41", 0 0, L_0x18f6060;  1 drivers
v0x18f0dc0_0 .net *"_ivl_43", 0 0, L_0x18f6100;  1 drivers
v0x18f0e80_0 .net *"_ivl_45", 0 0, L_0x18f6210;  1 drivers
v0x18f0f40_0 .net *"_ivl_47", 0 0, L_0x18f6310;  1 drivers
v0x18f1000_0 .net *"_ivl_49", 0 0, L_0x18f6450;  1 drivers
v0x18f10c0_0 .net *"_ivl_5", 0 0, L_0x18f4c20;  1 drivers
v0x18f1180_0 .net *"_ivl_51", 0 0, L_0x18f5ff0;  1 drivers
v0x18f1240_0 .net *"_ivl_53", 0 0, L_0x18f6540;  1 drivers
v0x18f1300_0 .net *"_ivl_55", 0 0, L_0x18f6690;  1 drivers
v0x18f13c0_0 .net *"_ivl_57", 0 0, L_0x18f6750;  1 drivers
v0x18f1480_0 .net *"_ivl_59", 0 0, L_0x18f6900;  1 drivers
v0x18f1540_0 .net *"_ivl_61", 0 0, L_0x18f6a10;  1 drivers
v0x18f1600_0 .net *"_ivl_63", 0 0, L_0x18f6ab0;  1 drivers
v0x18f16c0_0 .net *"_ivl_65", 0 0, L_0x18f6bc0;  1 drivers
v0x18f1780_0 .net *"_ivl_67", 0 0, L_0x18f6860;  1 drivers
v0x18f1840_0 .net *"_ivl_69", 0 0, L_0x18f69a0;  1 drivers
v0x18f1900_0 .net *"_ivl_7", 0 0, L_0x18f4d30;  1 drivers
v0x18f1bd0_0 .net *"_ivl_71", 0 0, L_0x18f6e50;  1 drivers
v0x18f1c90_0 .net *"_ivl_73", 0 0, L_0x18f7020;  1 drivers
v0x18f1d50_0 .net *"_ivl_75", 0 0, L_0x18f70c0;  1 drivers
v0x18f1e10_0 .net *"_ivl_77", 0 0, L_0x18f71f0;  1 drivers
v0x18f1ed0_0 .net *"_ivl_79", 0 0, L_0x18f7300;  1 drivers
v0x18f1f90_0 .net *"_ivl_81", 0 0, L_0x18f73a0;  1 drivers
v0x18f2050_0 .net *"_ivl_83", 0 0, L_0x18f7580;  1 drivers
v0x18f2110_0 .net *"_ivl_9", 0 0, L_0x18f4f20;  1 drivers
v0x18f21d0_0 .net "a", 0 0, v0x18ef570_0;  alias, 1 drivers
v0x18f2270_0 .net "b", 0 0, v0x18ef610_0;  alias, 1 drivers
v0x18f2360_0 .net "c", 0 0, v0x18ef6b0_0;  alias, 1 drivers
v0x18f2450_0 .net "d", 0 0, v0x18ef7f0_0;  alias, 1 drivers
v0x18f2540_0 .net "out_pos", 0 0, L_0x18f7640;  alias, 1 drivers
v0x18f2600_0 .net "out_sop", 0 0, L_0x18f5e70;  alias, 1 drivers
L_0x18f49d0 .reduce/nor v0x18ef570_0;
L_0x18f4a70 .reduce/nor v0x18ef610_0;
L_0x18f50f0 .reduce/nor v0x18ef610_0;
L_0x18f5390 .reduce/nor v0x18ef6b0_0;
L_0x18f5570 .reduce/nor v0x18ef7f0_0;
L_0x18f5870 .reduce/nor v0x18ef570_0;
L_0x18f5950 .reduce/nor v0x18ef610_0;
L_0x18f5b50 .reduce/nor v0x18ef6b0_0;
L_0x18f6060 .reduce/nor v0x18ef6b0_0;
L_0x18f6210 .reduce/nor v0x18ef7f0_0;
L_0x18f6450 .reduce/nor v0x18ef570_0;
L_0x18f6900 .reduce/nor v0x18ef570_0;
L_0x18f6a10 .reduce/nor v0x18ef610_0;
L_0x18f6860 .reduce/nor v0x18ef7f0_0;
L_0x18f7020 .reduce/nor v0x18ef570_0;
L_0x18f70c0 .reduce/nor v0x18ef610_0;
L_0x18f7300 .reduce/nor v0x18ef6b0_0;
S_0x18f2780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18a6e80;
 .timescale -12 -12;
E_0x188e9f0 .event anyedge, v0x18f3570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f3570_0;
    %nor/r;
    %assign/vec4 v0x18f3570_0, 0;
    %wait E_0x188e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18eea40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ef8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ef980_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18eea40;
T_4 ;
    %wait E_0x18a5660;
    %load/vec4 v0x18efa20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ef8e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18eea40;
T_5 ;
    %wait E_0x18a5500;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %wait E_0x18a5500;
    %load/vec4 v0x18ef8e0_0;
    %store/vec4 v0x18ef980_0, 0, 1;
    %fork t_1, S_0x18eed70;
    %jmp t_0;
    .scope S_0x18eed70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18eefb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18eefb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18a5500;
    %load/vec4 v0x18eefb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18eefb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18eefb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18eea40;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18a5660;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18ef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ef610_0, 0;
    %assign/vec4 v0x18ef570_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18ef8e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18ef980_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18a6e80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f3110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f3570_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18a6e80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f3110_0;
    %inv;
    %store/vec4 v0x18f3110_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18a6e80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18ef750_0, v0x18f36e0_0, v0x18f2f30_0, v0x18f2fd0_0, v0x18f3070_0, v0x18f31b0_0, v0x18f3430_0, v0x18f3390_0, v0x18f32f0_0, v0x18f3250_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18a6e80;
T_9 ;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18a6e80;
T_10 ;
    %wait E_0x18a5660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f34d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f34d0_0, 4, 32;
    %load/vec4 v0x18f3610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f34d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f34d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f34d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18f3430_0;
    %load/vec4 v0x18f3430_0;
    %load/vec4 v0x18f3390_0;
    %xor;
    %load/vec4 v0x18f3430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f34d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f34d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18f32f0_0;
    %load/vec4 v0x18f32f0_0;
    %load/vec4 v0x18f3250_0;
    %xor;
    %load/vec4 v0x18f32f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f34d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18f34d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f34d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response19/top_module.sv";
