---
layout: page
permalink: /ee272b-spring2021/
title: EE272B - Design Projects in VLSI Systems II
subtitle: Design and tape out your own digital, analog or mixed-signal chip in an open-source technology! 
show_sidebar: false
menubar: ee272_menu
---
<div class="content">

    
<h2 id="overview">Overview</h2>

<p>This is a follow on course to EE272A. While in EE272A you learn the EDA tool flow and design a pre-specified digital neural network accelerator and an analog block, in EE272B you will leverage your knowledge from EE272A and design and fabricate your own digital/analog/mixed-signal chip! This is a completely project-based course where, working in teams of two, you will propose your own mixed-signal chip, write a Verilog or a synthesizable C++ model of your chip, create a testing/debug strategy for your chip, wrap custom layout to fit into a standard cell system, use synthesis and place and route tools to create the layout of your chip, perform physical verification and finally tape it out in the <a href="https://github.com/google/skywater-pdk">open-source SkyWater 130 nm technology</a>. Useful for anyone who will build a chip in their Ph.D.</p>

<p><strong>Term</strong>: 2020-2021 Spring<br /><br />
    
<strong>Units</strong>: 3-4<br /><br />
    
<strong>Instructor</strong>: Priyanka Raina (praina at stanford dot edu)<br /><br />
    
<strong>TAs</strong>: Kartik Prabhu (kprabhu7 at stanford dot edu), Daniel Stanley (dstanley at stanford dot edu)<br /><br />
    
<strong>Lectures</strong>: Mon, Wed, 1 - 2:30 PM over Zoom. <br /><br />
    
<strong>Open office hours</strong>:<br />
Priyanka: Wed, 2:30 - 3:30 PM over Zoom.<br />
Kartik: Fri, 1 - 2 PM over Zoom.<br />
Daniel: Thu, 1 - 2 PM over Zoom.<br /><br />

<strong>Project sync-ups</strong>:<br />
Priyanka: Mon, 2:30 - 3 PM (Po-Han/Charles), Mon, 3:30 - 4 PM (John)<br />
Kartik:	Mon, 2:30 - 3 PM (Kylee/Sam), Mon, 3:30 - 4 PM (Ismael/George), Tue, 2 - 2:30 PM(Eldrick/Matthew)<br />
Daniel:	Tue, 3 - 3:30 PM (Aparna/Weston), Tue, 3:45-4:15 PM (Can/Estelle), Tue, 4:30 - 5 PM (Nikhil) <br /><br />
    
<strong>Canvas</strong>: All documents, including lecture notes, and lecture video recordings will be posted on Canvas. <br /><br />
    
<strong>Slack/Piazza</strong>: For questions about lectures and project debugging we will use Slack and Piazza. Everyone should also join the <a href="https://invite.skywater.tools/">skywater-pdk Slack channel</a> for collaborating and debugging with the larger open hardware community.
</p>    

<h2 id="pre-requisites">Pre-requisites</h2>
<p><a href="/ee271-autumn2019/">EE271</a>, <a href="/ee272a-winter2021/">EE272A</a> and fundamentals of digital/analog circuit design.</p>
    

<h2 id="projects">Student Projects</h2>
    

<div class="columns is-mobile is-centered is-vcentered">
  <div class="column is-one-third">
    {% include image-modal.html ratio="is-4by5" link="/assets/images/john-wrapper-small.png" alt="Voltage reference" large_link="/assets/images/john-wrapper-small.png" %}
  </div>
  <div class="column">
    <span><h3>Bandgap Voltage Reference</h3></span>
    <span><h5>John Kustin</h5></span>
    <span><h5><a href="https://github.com/johnkustin/ee272b">Code</a></h5></span>
    <span><p></p></span>
  </div>
</div> 
    
    
<div class="columns is-mobile is-centered is-vcentered">
  <div class="column is-one-third">
    {% include image-modal.html ratio="is-4by5" link="/assets/images/weston-wrapper-small.jpeg" alt="Buck converter" large_link="/assets/images/weston-wrapper-small.jpeg" %}
  </div>
  <div class="column">
    <span><h3>OpenPMIC: A Current Mode Buck Converter in Sky130</h3></span>
    <span><h5>Weston Braun, Aparna Tumkur</h5></span>
    <span><h5><a href="https://github.com/westonb/open-pmic">Code</a></h5></span>
    <span><p></p></span>
  </div>
</div> 
    
    
<div class="columns is-mobile is-centered is-vcentered">
  <div class="column is-one-third">
    {% include image-modal.html ratio="is-4by5" link="/assets/images/can-wrapper-small.png" alt="High speed link" large_link="/assets/images/can-wrapper-small.png" %}
  </div>
  <div class="column">
    <span><h3>OpenSourcePHY: A High Speed Serial Link in Sky130</h3></span>
    <span><h5>Can Wang, Estelle He</h5></span>
    <span><h5><a href="https://github.com/CansWang/open-source-phy_SKY130">Code</a></h5></span>
    <span><p></p></span>
  </div>
</div> 
    
    
<div class="columns is-mobile is-centered is-vcentered">
  <div class="column is-one-third">
    {% include image-modal.html ratio="is-4by5" link="/assets/images/nikhil-wrapper-small.png" alt="RADAR motion compensation" large_link="/assets/images/nikhil-wrapper-small.png" %}
  </div>
  <div class="column">
    <span><h3>A Mixed-Signal Edge Accelerator for Real-Time mmWave Platform Vibration Compensation</h3></span>
    <span><h5>Nikhil Poole</h5></span>
    <span><h5><a href="https://code.stanford.edu/nhpoole/ee272b_mixed_signal_mmwave_accelerator.git">Code</a></h5></span>
    <span><p>An analog/mixed-signal edge processing chip that performs edge-based, real-time inertial sensor fusion for vibratory motion compensation on a mmWave radar platform.</p></span>
  </div>
</div> 


<div class="columns is-mobile is-centered is-vcentered">
  <div class="column is-one-third">
    {% include image-modal.html ratio="is-4by5" link="/assets/images/eldrick-wrapper-small.png" alt="Wakey wakey" large_link="/assets/images/eldrick-wrapper-small.png" %}
  </div>
  <div class="column">
    <span><h3>Wakey-Wakey: A Low-Power, Reconfigurable Wake Word Accelerator</h3></span>
    <span><h5>Matthew Pauly, Eldrick Millares</h5></span>
    <span><h5><a href="https://github.com/eldrickm/wakey_wakey">Code</a></h5></span>
    <span><p></p></span>
  </div>
</div> 
  

<div class="columns is-mobile is-centered is-vcentered">
  <div class="column is-one-third">
    {% include image-modal.html ratio="is-4by5" link="/assets/images/kylee-wrapper-small.png" alt="CryptoChip" large_link="/assets/images/kylee-wrapper-small.png" %}
  </div>
  <div class="column">
    <span><h3>CryptoChip: A RISC-V Processor with Crypto Accelerator</h3></span>
    <span><h5>Kylee Krzanich, Sam Xu</h5></span>
    <span><h5><a href="https://github.com/krsandwich/EE272B">Code</a></h5></span>
    <span><p></p></span>
  </div>
</div> 
     

<div class="columns is-mobile is-centered is-vcentered">
  <div class="column is-one-third">
    {% include image-modal.html ratio="is-4by5" link="/assets/images/george-wrapper-small.png" alt="CryptoChip" large_link="/assets/images/george-wrapper-small.png" %}
  </div>
  <div class="column">
    <span><h3>A RISC-V OoO Processor with Victim Caches</h3></span>
    <span><h5>George Klimiashvili, Ismael Garcia</h5></span>
    <span><h5><a href="https://code.stanford.edu/igarc774/ee-272b-ooo-processor-project">Code</a></h5></span>
    <span><p></p></span>
  </div>
</div> 


<div class="columns is-mobile is-centered is-vcentered">
  <div class="column is-one-third">
    {% include image-modal.html ratio="is-4by5" link="/assets/images/pohan-wrapper-small.png" alt="CryptoChip" large_link="/assets/images/pohan-wrapper-small.png" %}
  </div>
  <div class="column">
    <span><h3>Toy-CGRA: A Coarse-Grained Reconfigurable Array</h3></span>
    <span><h5>Po-Han Chen, Charles Tsao</h5></span>
    <span><h5><a href="https://github.com/chtsao8/ee272b_CGRA">Code</a></h5></span>
    <span><p></p></span>
  </div>
</div>  


## Grading	 

| Component | Weight |
| --------  | ------ |
|Project overview presentation|	5% |  
|RTL/schematic + tests|	20%|  
|Mid-quarter design review|	15%|  
|Layout + signoff|	20%|  
|Final presentation|	15%|  
|Final report (Only if taking the class for 4 units)|	15%|  
|Weekly syncups|	10%|  

</div>
