#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdd866ba0 .scope module, "BUF" "BUF" 2 2;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7faa852f0018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdd89c370 .functor BUFZ 1, o0x7faa852f0018, C4<0>, C4<0>, C4<0>;
v0x7fffdd868910_0 .net "A", 0 0, o0x7faa852f0018;  0 drivers
v0x7fffdd868e80_0 .net "Y", 0 0, L_0x7fffdd89c370;  1 drivers
S_0x7fffdd8653b0 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7faa852f00d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdd8692c0_0 .net "C", 0 0, o0x7faa852f00d8;  0 drivers
o0x7faa852f0108 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdd869700_0 .net "D", 0 0, o0x7faa852f0108;  0 drivers
v0x7fffdd869b20_0 .var "Q", 0 0;
o0x7faa852f0168 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdd869f80_0 .net "R", 0 0, o0x7faa852f0168;  0 drivers
o0x7faa852f0198 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdd86a3c0_0 .net "S", 0 0, o0x7faa852f0198;  0 drivers
E_0x7fffdd85b320 .event posedge, v0x7fffdd869f80_0, v0x7fffdd86a3c0_0, v0x7fffdd8692c0_0;
S_0x7fffdd85dcd0 .scope module, "banco_paralelo_serial" "banco_paralelo_serial" 3 8;
 .timescale -3 -10;
v0x7fffdd89bd90_0 .net "clk_32f", 0 0, v0x7fffdd888100_0;  1 drivers
v0x7fffdd89be50_0 .net "clk_4f", 0 0, v0x7fffdd8881a0_0;  1 drivers
v0x7fffdd89bfa0_0 .net "data_in", 7 0, v0x7fffdd888240_0;  1 drivers
v0x7fffdd89c040_0 .net "data_out", 0 0, v0x7fffdd887a30_0;  1 drivers
v0x7fffdd89c0e0_0 .net "data_out_estructural", 0 0, v0x7fffdd89a790_0;  1 drivers
v0x7fffdd89c1a0_0 .net "reset", 0 0, v0x7fffdd8884d0_0;  1 drivers
v0x7fffdd89c240_0 .net "valid_in", 0 0, v0x7fffdd888570_0;  1 drivers
S_0x7fffdd887400 .scope module, "p_s" "paralelo_serial" 3 12, 4 1 0, S_0x7fffdd85dcd0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "clk_4f"
    .port_info 1 /INPUT 1 "clk_32f"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /INPUT 1 "valid_in"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /OUTPUT 1 "data_out"
v0x7fffdd8876f0_0 .net "clk_32f", 0 0, v0x7fffdd888100_0;  alias, 1 drivers
v0x7fffdd8877d0_0 .net "clk_4f", 0 0, v0x7fffdd8881a0_0;  alias, 1 drivers
v0x7fffdd887890_0 .var "data2send", 7 0;
v0x7fffdd887950_0 .net "data_in", 7 0, v0x7fffdd888240_0;  alias, 1 drivers
v0x7fffdd887a30_0 .var "data_out", 0 0;
v0x7fffdd887b40_0 .net "reset", 0 0, v0x7fffdd8884d0_0;  alias, 1 drivers
v0x7fffdd887c00_0 .var "selector", 2 0;
v0x7fffdd887ce0_0 .net "valid_in", 0 0, v0x7fffdd888570_0;  alias, 1 drivers
E_0x7fffdd845790 .event posedge, v0x7fffdd8876f0_0;
E_0x7fffdd86a0e0 .event posedge, v0x7fffdd8877d0_0;
S_0x7fffdd887e60 .scope module, "prob_paralelo_serial" "probador_paralelo_serial" 3 36, 5 1 0, S_0x7fffdd85dcd0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "data_out"
    .port_info 1 /INPUT 1 "data_out_estructural"
    .port_info 2 /OUTPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "valid_in"
    .port_info 4 /OUTPUT 8 "data_in"
    .port_info 5 /OUTPUT 1 "clk_4f"
    .port_info 6 /OUTPUT 1 "clk_32f"
v0x7fffdd888100_0 .var "clk_32f", 0 0;
v0x7fffdd8881a0_0 .var "clk_4f", 0 0;
v0x7fffdd888240_0 .var "data_in", 7 0;
v0x7fffdd888310_0 .net "data_out", 0 0, v0x7fffdd887a30_0;  alias, 1 drivers
v0x7fffdd8883e0_0 .net "data_out_estructural", 0 0, v0x7fffdd89a790_0;  alias, 1 drivers
v0x7fffdd8884d0_0 .var "reset", 0 0;
v0x7fffdd888570_0 .var "valid_in", 0 0;
S_0x7fffdd8886c0 .scope module, "s_p_s" "sintetizado_paralelo_serial_cmos" 3 24, 6 5 0, S_0x7fffdd85dcd0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "clk_4f"
    .port_info 1 /INPUT 1 "clk_32f"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /INPUT 1 "valid_in"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /OUTPUT 1 "data_out_estructural"
v0x7fffdd89ada0_0 .net "_00_", 7 0, L_0x7fffdd89cbc0;  1 drivers
v0x7fffdd89b050_0 .net "_01_", 0 0, L_0x7fffdd89c610;  1 drivers
v0x7fffdd89b130_0 .net "_02_", 0 0, L_0x7fffdd89c870;  1 drivers
v0x7fffdd89b1d0_0 .net "_03_", 0 0, L_0x7fffdd89c3e0;  1 drivers
v0x7fffdd89b4f0_0 .net "_04_", 0 0, L_0x7fffdd89c500;  1 drivers
v0x7fffdd89b5e0_0 .net "clk_32f", 0 0, v0x7fffdd888100_0;  alias, 1 drivers
v0x7fffdd89b680_0 .net "clk_4f", 0 0, v0x7fffdd8881a0_0;  alias, 1 drivers
v0x7fffdd89b720_0 .net "data2send", 7 0, L_0x7fffdd89cd00;  1 drivers
v0x7fffdd89b800_0 .net "data_in", 7 0, v0x7fffdd888240_0;  alias, 1 drivers
v0x7fffdd89b900_0 .net "data_out_estructural", 0 0, v0x7fffdd89a790_0;  alias, 1 drivers
v0x7fffdd89b9c0_0 .net "reset", 0 0, v0x7fffdd8884d0_0;  alias, 1 drivers
L_0x7faa852a0018 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fffdd89bbb0_0 .net "selector", 2 0, L_0x7faa852a0018;  1 drivers
v0x7fffdd89bc50_0 .net "valid_in", 0 0, v0x7fffdd888570_0;  alias, 1 drivers
L_0x7fffdd89c570 .part L_0x7fffdd89cd00, 7, 1;
L_0x7fffdd89c8e0 .part v0x7fffdd888240_0, 7, 1;
L_0x7fffdd89cbc0 .part/pv L_0x7fffdd89cb30, 7, 1, 8;
L_0x7fffdd89cc60 .part L_0x7fffdd89cbc0, 7, 1;
L_0x7fffdd89cd00 .part/pv v0x7fffdd89ac80_0, 7, 1, 8;
S_0x7fffdd888960 .scope module, "_05_" "NOT" 6 31, 2 8 0, S_0x7fffdd8886c0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffdd89c3e0 .functor NOT 1, v0x7fffdd8884d0_0, C4<0>, C4<0>, C4<0>;
v0x7fffdd888b00_0 .net "A", 0 0, v0x7fffdd8884d0_0;  alias, 1 drivers
v0x7fffdd888bc0_0 .net "Y", 0 0, L_0x7fffdd89c3e0;  alias, 1 drivers
S_0x7fffdd898ee0 .scope module, "_06_" "NAND" 6 35, 2 14 0, S_0x7fffdd8886c0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd89c470 .functor AND 1, L_0x7fffdd89c570, v0x7fffdd8884d0_0, C4<1>, C4<1>;
L_0x7fffdd89c500 .functor NOT 1, L_0x7fffdd89c470, C4<0>, C4<0>, C4<0>;
v0x7fffdd8990b0_0 .net "A", 0 0, L_0x7fffdd89c570;  1 drivers
v0x7fffdd899170_0 .net "B", 0 0, v0x7fffdd8884d0_0;  alias, 1 drivers
v0x7fffdd899230_0 .net "Y", 0 0, L_0x7fffdd89c500;  alias, 1 drivers
v0x7fffdd8992d0_0 .net *"_s0", 0 0, L_0x7fffdd89c470;  1 drivers
S_0x7fffdd899410 .scope module, "_07_" "NOT" 6 40, 2 8 0, S_0x7fffdd8886c0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffdd89c610 .functor NOT 1, L_0x7fffdd89c500, C4<0>, C4<0>, C4<0>;
v0x7fffdd899620_0 .net "A", 0 0, L_0x7fffdd89c500;  alias, 1 drivers
v0x7fffdd8996c0_0 .net "Y", 0 0, L_0x7fffdd89c610;  alias, 1 drivers
S_0x7fffdd8997c0 .scope module, "_08_" "NOR" 6 44, 2 20 0, S_0x7fffdd8886c0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd89c750 .functor OR 1, L_0x7fffdd89c3e0, L_0x7fffdd89c8e0, C4<0>, C4<0>;
L_0x7fffdd89c870 .functor NOT 1, L_0x7fffdd89c750, C4<0>, C4<0>, C4<0>;
v0x7fffdd8999e0_0 .net "A", 0 0, L_0x7fffdd89c3e0;  alias, 1 drivers
v0x7fffdd899ad0_0 .net "B", 0 0, L_0x7fffdd89c8e0;  1 drivers
v0x7fffdd899b70_0 .net "Y", 0 0, L_0x7fffdd89c870;  alias, 1 drivers
v0x7fffdd899c40_0 .net *"_s0", 0 0, L_0x7fffdd89c750;  1 drivers
S_0x7fffdd899da0 .scope module, "_09_" "NAND" 6 49, 2 14 0, S_0x7fffdd8886c0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd89ca10 .functor AND 1, v0x7fffdd888570_0, L_0x7fffdd89c870, C4<1>, C4<1>;
L_0x7fffdd89cb30 .functor NOT 1, L_0x7fffdd89ca10, C4<0>, C4<0>, C4<0>;
v0x7fffdd89a010_0 .net "A", 0 0, v0x7fffdd888570_0;  alias, 1 drivers
v0x7fffdd89a120_0 .net "B", 0 0, L_0x7fffdd89c870;  alias, 1 drivers
v0x7fffdd89a1e0_0 .net "Y", 0 0, L_0x7fffdd89cb30;  1 drivers
v0x7fffdd89a280_0 .net *"_s0", 0 0, L_0x7fffdd89ca10;  1 drivers
S_0x7fffdd89a3a0 .scope module, "_10_" "DFF" 6 55, 2 26 0, S_0x7fffdd8886c0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffdd89a5c0_0 .net "C", 0 0, v0x7fffdd888100_0;  alias, 1 drivers
v0x7fffdd89a6d0_0 .net "D", 0 0, L_0x7fffdd89c610;  alias, 1 drivers
v0x7fffdd89a790_0 .var "Q", 0 0;
S_0x7fffdd89a890 .scope module, "_11_" "DFF" 6 61, 2 26 0, S_0x7fffdd8886c0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffdd89aab0_0 .net "C", 0 0, v0x7fffdd8881a0_0;  alias, 1 drivers
v0x7fffdd89abc0_0 .net "D", 0 0, L_0x7fffdd89cc60;  1 drivers
v0x7fffdd89ac80_0 .var "Q", 0 0;
    .scope S_0x7fffdd8653b0;
T_0 ;
    %wait E_0x7fffdd85b320;
    %load/vec4 v0x7fffdd86a3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd869b20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdd869f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd869b20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fffdd869700_0;
    %assign/vec4 v0x7fffdd869b20_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdd887400;
T_1 ;
    %wait E_0x7fffdd86a0e0;
    %load/vec4 v0x7fffdd887b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdd887ce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fffdd887c00_0, 0;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x7fffdd887890_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffdd887950_0;
    %assign/vec4 v0x7fffdd887890_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffdd887400;
T_2 ;
    %wait E_0x7fffdd845790;
    %load/vec4 v0x7fffdd887b40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fffdd887c00_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fffdd887890_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x7fffdd887a30_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffdd887c00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fffdd887c00_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fffdd887890_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x7fffdd887a30_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fffdd887c00_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fffdd887c00_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7fffdd887890_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x7fffdd887a30_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffdd887c00_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fffdd887c00_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7fffdd887890_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x7fffdd887a30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffdd887c00_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7fffdd887c00_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7fffdd887890_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fffdd887a30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffdd887c00_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x7fffdd887c00_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7fffdd887890_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x7fffdd887a30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffdd887c00_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x7fffdd887c00_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7fffdd887890_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fffdd887a30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffdd887c00_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x7fffdd887c00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x7fffdd887890_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fffdd887a30_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fffdd887c00_0, 0;
T_2.16 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd887a30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdd89a3a0;
T_3 ;
    %wait E_0x7fffdd845790;
    %load/vec4 v0x7fffdd89a6d0_0;
    %assign/vec4 v0x7fffdd89a790_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdd89a890;
T_4 ;
    %wait E_0x7fffdd86a0e0;
    %load/vec4 v0x7fffdd89abc0_0;
    %assign/vec4 v0x7fffdd89ac80_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffdd887e60;
T_5 ;
    %vpi_call 5 9 "$dumpfile", "paraleloserial.vcd" {0 0 0};
    %vpi_call 5 10 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd888570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffdd888240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd8884d0_0, 0;
    %wait E_0x7fffdd86a0e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd888570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffdd888240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd8884d0_0, 0;
    %wait E_0x7fffdd86a0e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd888570_0, 0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x7fffdd888240_0, 0;
    %wait E_0x7fffdd86a0e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd8884d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd888570_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x7fffdd888240_0, 0;
    %wait E_0x7fffdd86a0e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd888570_0, 0;
    %pushi/vec4 202, 0, 8;
    %assign/vec4 v0x7fffdd888240_0, 0;
    %wait E_0x7fffdd86a0e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd888570_0, 0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x7fffdd888240_0, 0;
    %wait E_0x7fffdd86a0e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd888570_0, 0;
    %pushi/vec4 220, 0, 8;
    %assign/vec4 v0x7fffdd888240_0, 0;
    %wait E_0x7fffdd86a0e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd888570_0, 0;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x7fffdd888240_0, 0;
    %wait E_0x7fffdd86a0e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd888570_0, 0;
    %pushi/vec4 51, 0, 8;
    %assign/vec4 v0x7fffdd888240_0, 0;
    %wait E_0x7fffdd86a0e0;
    %vpi_call 5 49 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffdd887e60;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd8881a0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fffdd887e60;
T_7 ;
    %delay 80000000, 0;
    %load/vec4 v0x7fffdd8881a0_0;
    %inv;
    %assign/vec4 v0x7fffdd8881a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffdd887e60;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd888100_0, 0;
    %end;
    .thread T_8;
    .scope S_0x7fffdd887e60;
T_9 ;
    %delay 10000000, 0;
    %load/vec4 v0x7fffdd888100_0;
    %inv;
    %assign/vec4 v0x7fffdd888100_0, 0;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "banco_paralelo_serial.v";
    "./paralelo_serial.v";
    "./probador_paralelo_serial.v";
    "./sintetizado_paralelo_serial_cmos.v";
