
---------- Begin Simulation Statistics ----------
host_inst_rate                                 225470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 330316                       # Number of bytes of host memory used
host_seconds                                    88.70                       # Real time elapsed on the host
host_tick_rate                              349224335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.030978                       # Number of seconds simulated
sim_ticks                                 30977509500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5472125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 25023.627932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 20340.579333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5020562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11299744500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               451563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            124946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   6643579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326617                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 60173.462171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 59747.938088                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1256725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13087306808                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78295                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8316793486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139198                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 45464.731499                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.610945                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14905                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    677651823                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6946343                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36449.940376                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32116.553752                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6277287                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     24387051308                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096318                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                669056                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             203241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  14960372486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996337                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002870                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.249320                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.939133                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6946343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36449.940376                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32116.553752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6277287                       # number of overall hits
system.cpu.dcache.overall_miss_latency    24387051308                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096318                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               669056                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            203241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  14960372486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384472                       # number of replacements
system.cpu.dcache.sampled_refs                 385496                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1018.789643                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6403453                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501858060000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145155                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13213572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14389.876306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11440.894253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13171937                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      599122500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41635                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1198                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    462624000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40436                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 325.739719                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13213572                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14389.876306                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11440.894253                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13171937                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       599122500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003151                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41635                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1198                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    462624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40436                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435181                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            222.812758                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13213572                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14389.876306                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11440.894253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13171937                       # number of overall hits
system.cpu.icache.overall_miss_latency      599122500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003151                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41635                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1198                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    462624000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40436                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40206                       # number of replacements
system.cpu.icache.sampled_refs                  40437                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                222.812758                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13171937                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 35698.975933                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency        29665849                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                   831                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     57490.814564                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 41757.287324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                           24                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3627038000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.999620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      63089                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2634425500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.999620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 63089                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362820                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       57095.657982                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  41220.069023                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         303677                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3376808500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.163009                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        59143                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2436559500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.162921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   59111                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82425                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57458.720049                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41679.235669                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4736035000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82425                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3435411000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82425                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145155                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145155                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.139608                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425933                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        57299.614667                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   41497.422259                       # average overall mshr miss latency
system.l2.demand_hits                          303701                       # number of demand (read+write) hits
system.l2.demand_miss_latency              7003846500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.286975                       # miss rate for demand accesses
system.l2.demand_misses                        122232                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         5070985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.286900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   122200                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.232479                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.261035                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7617.860311                       # Average occupied blocks per context
system.l2.occ_blocks::1                   8553.599728                       # Average occupied blocks per context
system.l2.overall_accesses                     425933                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       57299.614667                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  41458.257260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         303701                       # number of overall hits
system.l2.overall_miss_latency             7003846500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.286975                       # miss rate for overall accesses
system.l2.overall_misses                       122232                       # number of overall misses
system.l2.overall_mshr_hits                        31                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        5100650849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.288851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  123031                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.334537                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                           278                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            6                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         1359                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued              974                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          379                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          50792                       # number of replacements
system.l2.sampled_refs                          68277                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      16171.460039                       # Cycle average of tags in use
system.l2.total_refs                           350917                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            24352                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 41943380                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2402560                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3207303                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       283357                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3201367                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3768153                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         166969                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       305959                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16149631                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.658900                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.541523                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     11833498     73.27%     73.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2147327     13.30%     86.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       815572      5.05%     91.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       428211      2.65%     94.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       260855      1.62%     95.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       142761      0.88%     96.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       135150      0.84%     97.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        80298      0.50%     98.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       305959      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16149631                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       283159                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     12779223                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.001163                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.001163                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      3851499                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          204                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       390164                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27722116                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7115019                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5095822                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1907191                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          618                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        87290                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4702976                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4546112                       # DTB hits
system.switch_cpus_1.dtb.data_misses           156864                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3787973                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3635560                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           152413                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        915003                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            910552                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4451                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3768153                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3160968                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8585920                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        74443                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29229240                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        517404                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.188298                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3160968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2569529                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.460612                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18056822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.618737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.803591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       12631929     69.96%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         464739      2.57%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         271213      1.50%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         456093      2.53%     76.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1317182      7.29%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         250856      1.39%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         255024      1.41%     86.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         477644      2.65%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1932142     10.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18056822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1954816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2011812                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1525047                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.756032                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4703969                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           915003                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12710186                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14482136                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.733359                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9321126                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.723686                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14702154                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       331031                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2392964                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5651617                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       410372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1813263                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24220442                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3788966                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       409488                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15129440                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       111062                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         4417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1907191                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       138357                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       266719                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       110571                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19391                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3292380                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1051929                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19391                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        58526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       272505                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.499709                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.499709                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10108954     65.06%     65.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46075      0.30%     65.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229079      1.47%     66.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7164      0.05%     66.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       201640      1.30%     68.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19596      0.13%     68.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64697      0.42%     68.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3926710     25.27%     93.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       935014      6.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15538929                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       151818                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009770                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        25190     16.59%     16.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           42      0.03%     16.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           26      0.02%     16.64% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           14      0.01%     16.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73541     48.44%     65.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        49964     32.91%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3041      2.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18056822                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.860557                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.387728                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11149292     61.75%     61.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2796575     15.49%     77.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1679223      9.30%     86.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1124234      6.23%     92.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       769520      4.26%     97.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       327137      1.81%     98.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       184471      1.02%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        20345      0.11%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6025      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18056822                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.776495                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         22695395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15538929                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12437865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        28937                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11131052                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3161027                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3160968                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              59                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2410454                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       857279                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5651617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1813263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20011638                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3180567                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       300056                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7404130                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       340618                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         6645                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34525695                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26815311                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     19874574                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4893431                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1907191                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       671502                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     11869967                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1694330                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 67515                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
