Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec  9 14:48:33 2021
| Host         : PA11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_display_ctrl_timing_summary_routed.rpt -pb led_display_ctrl_timing_summary_routed.pb -rpx led_display_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : led_display_ctrl
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.048        0.000                      0                  174        0.175        0.000                      0                  174        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.048        0.000                      0                  174        0.175        0.000                      0                  174        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.291ns (45.803%)  route 2.711ns (54.197%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    cnt2_reg[20]_i_1_n_0
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  cnt2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    cnt2_reg[24]_i_1_n_0
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.541 r  cnt2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.541    cnt2_reg[28]_i_1_n_6
    SLICE_X2Y171         FDCE                                         r  cnt2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.755    15.231    clk_IBUF_BUFG
    SLICE_X2Y171         FDCE                                         r  cnt2_reg[29]/C
                         clock pessimism              0.284    15.515    
                         clock uncertainty           -0.035    15.480    
    SLICE_X2Y171         FDCE (Setup_fdce_C_D)        0.109    15.589    cnt2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.589    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 2.187ns (44.652%)  route 2.711ns (55.348%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    cnt2_reg[20]_i_1_n_0
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  cnt2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    cnt2_reg[24]_i_1_n_0
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.437 r  cnt2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.437    cnt2_reg[28]_i_1_n_7
    SLICE_X2Y171         FDCE                                         r  cnt2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.755    15.231    clk_IBUF_BUFG
    SLICE_X2Y171         FDCE                                         r  cnt2_reg[28]/C
                         clock pessimism              0.284    15.515    
                         clock uncertainty           -0.035    15.480    
    SLICE_X2Y171         FDCE (Setup_fdce_C_D)        0.109    15.589    cnt2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.589    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.174ns (44.505%)  route 2.711ns (55.496%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    cnt2_reg[20]_i_1_n_0
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.424 r  cnt2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.424    cnt2_reg[24]_i_1_n_6
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
                         clock pessimism              0.307    15.539    
                         clock uncertainty           -0.035    15.504    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.109    15.613    cnt2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 2.166ns (44.413%)  route 2.711ns (55.587%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    cnt2_reg[20]_i_1_n_0
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.416 r  cnt2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.416    cnt2_reg[24]_i_1_n_4
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[27]/C
                         clock pessimism              0.307    15.539    
                         clock uncertainty           -0.035    15.504    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.109    15.613    cnt2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 2.090ns (43.534%)  route 2.711ns (56.467%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    cnt2_reg[20]_i_1_n_0
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.340 r  cnt2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.340    cnt2_reg[24]_i_1_n_5
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[26]/C
                         clock pessimism              0.307    15.539    
                         clock uncertainty           -0.035    15.504    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.109    15.613    cnt2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.057ns (43.143%)  route 2.711ns (56.857%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.307 r  cnt2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.307    cnt2_reg[20]_i_1_n_6
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[21]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X2Y169         FDCE (Setup_fdce_C_D)        0.109    15.590    cnt2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 2.049ns (43.047%)  route 2.711ns (56.953%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.299 r  cnt2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.299    cnt2_reg[20]_i_1_n_4
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[23]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X2Y169         FDCE (Setup_fdce_C_D)        0.109    15.590    cnt2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 2.070ns (43.297%)  route 2.711ns (56.703%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    cnt2_reg[20]_i_1_n_0
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.320 r  cnt2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.320    cnt2_reg[24]_i_1_n_7
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[24]/C
                         clock pessimism              0.307    15.539    
                         clock uncertainty           -0.035    15.504    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.109    15.613    cnt2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.973ns (42.123%)  route 2.711ns (57.877%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  cnt2_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.223    cnt2_reg[20]_i_1_n_5
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[22]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X2Y169         FDCE (Setup_fdce_C_D)        0.109    15.590    cnt2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 cnt2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.953ns (41.875%)  route 2.711ns (58.125%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X2Y170         FDCE                                         r  cnt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.518     6.057 r  cnt2_reg[25]/Q
                         net (fo=2, routed)           1.174     7.231    cnt2_reg[25]
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  i[3]_i_9/O
                         net (fo=1, routed)           0.634     7.989    i[3]_i_9_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.124     8.113 r  i[3]_i_5/O
                         net (fo=32, routed)          0.903     9.016    i[3]_i_5_n_0
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.124     9.140 r  cnt2[0]_i_4/O
                         net (fo=1, routed)           0.000     9.140    cnt2[0]_i_4_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    cnt2_reg[0]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    cnt2_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    cnt2_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    cnt2_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    cnt2_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.203 r  cnt2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.203    cnt2_reg[20]_i_1_n_7
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[20]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X2Y169         FDCE (Setup_fdce_C_D)        0.109    15.590    cnt2_reg[20]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 led_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.440%)  route 0.094ns (33.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.675     1.653    clk_IBUF_BUFG
    SLICE_X1Y168         FDPE                                         r  led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDPE (Prop_fdpe_C_Q)         0.141     1.794 f  led_en_reg[5]/Q
                         net (fo=6, routed)           0.094     1.888    led_en_OBUF[5]
    SLICE_X0Y168         LUT6 (Prop_lut6_I1_O)        0.045     1.933 r  led_cf_i_1/O
                         net (fo=1, routed)           0.000     1.933    led_cf_i_1_n_0
    SLICE_X0Y168         FDRE                                         r  led_cf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.950     2.174    clk_IBUF_BUFG
    SLICE_X0Y168         FDRE                                         r  led_cf_reg/C
                         clock pessimism             -0.508     1.666    
    SLICE_X0Y168         FDRE (Hold_fdre_C_D)         0.092     1.758    led_cf_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 led_en_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.896%)  route 0.119ns (39.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.673     1.651    clk_IBUF_BUFG
    SLICE_X0Y170         FDPE                                         r  led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDPE (Prop_fdpe_C_Q)         0.141     1.792 f  led_en_reg[1]/Q
                         net (fo=5, routed)           0.119     1.912    led_en_OBUF[1]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.045     1.957 r  led_cd_i_1/O
                         net (fo=1, routed)           0.000     1.957    led_cd_i_1_n_0
    SLICE_X3Y169         FDRE                                         r  led_cd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  led_cd_reg/C
                         clock pessimism             -0.507     1.666    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.091     1.757    led_cd_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.465%)  route 0.186ns (49.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X4Y166         FDRE                                         r  i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.141     1.795 f  i_reg[3]/Q
                         net (fo=10, routed)          0.186     1.981    i[3]
    SLICE_X3Y167         LUT5 (Prop_lut5_I2_O)        0.048     2.029 r  rg_i_1/O
                         net (fo=1, routed)           0.000     2.029    rg0
    SLICE_X3Y167         FDRE                                         r  rg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.951     2.175    clk_IBUF_BUFG
    SLICE_X3Y167         FDRE                                         r  rg_reg/C
                         clock pessimism             -0.484     1.691    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.107     1.798    rg_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ra_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.462%)  route 0.187ns (49.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X4Y166         FDRE                                         r  i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.141     1.795 f  i_reg[3]/Q
                         net (fo=10, routed)          0.187     1.982    i[3]
    SLICE_X3Y167         LUT5 (Prop_lut5_I1_O)        0.049     2.031 r  ra_i_1/O
                         net (fo=1, routed)           0.000     2.031    ra6_out
    SLICE_X3Y167         FDRE                                         r  ra_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.951     2.175    clk_IBUF_BUFG
    SLICE_X3Y167         FDRE                                         r  ra_reg/C
                         clock pessimism             -0.484     1.691    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.107     1.798    ra_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.065%)  route 0.186ns (49.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X4Y166         FDRE                                         r  i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.141     1.795 r  i_reg[3]/Q
                         net (fo=10, routed)          0.186     1.981    i[3]
    SLICE_X3Y167         LUT5 (Prop_lut5_I1_O)        0.045     2.026 r  i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.026    i[0]_i_1_n_0
    SLICE_X3Y167         FDRE                                         r  i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.951     2.175    clk_IBUF_BUFG
    SLICE_X3Y167         FDRE                                         r  i_reg[0]/C
                         clock pessimism             -0.484     1.691    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.091     1.782    i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.930%)  route 0.187ns (50.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X4Y166         FDRE                                         r  i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.141     1.795 f  i_reg[3]/Q
                         net (fo=10, routed)          0.187     1.982    i[3]
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.045     2.027 r  la_i_1/O
                         net (fo=1, routed)           0.000     2.027    lf0
    SLICE_X3Y167         FDRE                                         r  la_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.951     2.175    clk_IBUF_BUFG
    SLICE_X3Y167         FDRE                                         r  la_reg/C
                         clock pessimism             -0.484     1.691    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.092     1.783    la_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 led_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.110%)  route 0.164ns (46.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.675     1.653    clk_IBUF_BUFG
    SLICE_X1Y168         FDPE                                         r  led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDPE (Prop_fdpe_C_Q)         0.141     1.794 f  led_en_reg[5]/Q
                         net (fo=6, routed)           0.164     1.959    led_en_OBUF[5]
    SLICE_X1Y170         LUT5 (Prop_lut5_I3_O)        0.045     2.004 r  led_cc_i_1/O
                         net (fo=1, routed)           0.000     2.004    led_cc_i_1_n_0
    SLICE_X1Y170         FDRE                                         r  led_cc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.948     2.172    clk_IBUF_BUFG
    SLICE_X1Y170         FDRE                                         r  led_cc_reg/C
                         clock pessimism             -0.507     1.665    
    SLICE_X1Y170         FDRE (Hold_fdre_C_D)         0.092     1.757    led_cc_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 led_en_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.495%)  route 0.182ns (49.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.673     1.651    clk_IBUF_BUFG
    SLICE_X0Y170         FDPE                                         r  led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDPE (Prop_fdpe_C_Q)         0.141     1.792 r  led_en_reg[1]/Q
                         net (fo=5, routed)           0.182     1.975    led_en_OBUF[1]
    SLICE_X3Y168         LUT6 (Prop_lut6_I1_O)        0.045     2.020 r  led_cg_i_1/O
                         net (fo=1, routed)           0.000     2.020    led_cg_i_1_n_0
    SLICE_X3Y168         FDRE                                         r  led_cg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.950     2.174    clk_IBUF_BUFG
    SLICE_X3Y168         FDRE                                         r  led_cg_reg/C
                         clock pessimism             -0.507     1.667    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.091     1.758    led_cg_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ra_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ca_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.804%)  route 0.146ns (39.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X3Y167         FDRE                                         r  ra_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_fdre_C_Q)         0.128     1.782 r  ra_reg/Q
                         net (fo=1, routed)           0.146     1.928    ra
    SLICE_X0Y168         LUT5 (Prop_lut5_I1_O)        0.098     2.026 r  led_ca_i_2/O
                         net (fo=1, routed)           0.000     2.026    led_ca_i_2_n_0
    SLICE_X0Y168         FDRE                                         r  led_ca_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.950     2.174    clk_IBUF_BUFG
    SLICE_X0Y168         FDRE                                         r  led_ca_reg/C
                         clock pessimism             -0.507     1.667    
    SLICE_X0Y168         FDRE (Hold_fdre_C_D)         0.091     1.758    led_ca_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDCE (Prop_fdce_C_Q)         0.164     1.816 r  cnt2_reg[23]/Q
                         net (fo=2, routed)           0.148     1.965    cnt2_reg[23]
    SLICE_X2Y169         LUT3 (Prop_lut3_I0_O)        0.045     2.010 r  cnt2[20]_i_2/O
                         net (fo=1, routed)           0.000     2.010    cnt2[20]_i_2_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.074 r  cnt2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    cnt2_reg[20]_i_1_n_4
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X2Y169         FDCE                                         r  cnt2_reg[23]/C
                         clock pessimism             -0.521     1.652    
    SLICE_X2Y169         FDCE (Hold_fdce_C_D)         0.134     1.786    cnt2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y168   button_t_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y166   cnt1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y168   cnt1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y168   cnt1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y169   cnt1_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y169   cnt1_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y169   cnt1_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y169   cnt1_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y170   cnt1_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y165   cnt2_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y165   cnt2_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y165   cnt2_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y165   cnt2_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y167   cnt1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y167   cnt1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y167   cnt1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y167   cnt1_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y169   cnt2_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y169   cnt2_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168   button_t_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168   button_t_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y168   cnt1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y168   cnt1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y168   cnt1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y168   cnt1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y169   cnt1_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y169   cnt1_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y169   cnt1_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y169   cnt1_reg[15]/C



