<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\impl\gwsynthesis\tangnano9k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Dec 30 09:50:18 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2761</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2501</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>5</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_1/overflow_s0/Q </td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>fb_inst/n5_s2/F </td>
</tr>
<tr>
<td>fb_inst_14_2</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>fb_inst/ti/counter_4_s1/Q </td>
</tr>
<tr>
<td>processCounter[4]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>processCounter_4_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>154.050(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>66.903(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>AD_CLK_d</td>
<td>50.000(MHz)</td>
<td>88.885(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>fb_inst/n5_6</td>
<td>50.000(MHz)</td>
<td>62.343(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>fb_inst_14_2</td>
<td>50.000(MHz)</td>
<td>122.620(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>processCounter[4]</td>
<td>50.000(MHz)</td>
<td>94.067(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fb_inst_14_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fb_inst_14_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>processCounter[4]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>processCounter[4]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.324</td>
<td>display7seg_display7seg_0_0_s/RAD[1]</td>
<td>P3_SEG_SER_s2/D</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>10.766</td>
</tr>
<tr>
<td>2</td>
<td>3.152</td>
<td>fb_inst/ti/n8_s2/I3</td>
<td>fb_inst/ti/counter_6_s0/RESET</td>
<td>fb_inst_14_2:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>8.001</td>
</tr>
<tr>
<td>3</td>
<td>3.152</td>
<td>fb_inst/ti/n8_s2/I3</td>
<td>fb_inst/ti/counter_2_s0/RESET</td>
<td>fb_inst_14_2:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>8.001</td>
</tr>
<tr>
<td>4</td>
<td>3.152</td>
<td>fb_inst/ti/n8_s2/I3</td>
<td>fb_inst/ti/counter_3_s0/RESET</td>
<td>fb_inst_14_2:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>8.001</td>
</tr>
<tr>
<td>5</td>
<td>3.960</td>
<td>fb_inst/serial_count_2_s0/Q</td>
<td>fb_inst/serial_data_s0/D</td>
<td>fb_inst/n5_6:[R]</td>
<td>fb_inst/n5_6:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.640</td>
</tr>
<tr>
<td>6</td>
<td>4.732</td>
<td>fb_inst/ti/n53_s2/I1</td>
<td>fb_inst/ti/counter_5_s1/D</td>
<td>fb_inst_14_2:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>6.064</td>
</tr>
<tr>
<td>7</td>
<td>4.732</td>
<td>fb_inst/ti/n53_s2/I1</td>
<td>fb_inst/ti/counter_0_s1/D</td>
<td>fb_inst_14_2:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>6.064</td>
</tr>
<tr>
<td>8</td>
<td>5.829</td>
<td>fb_inst/ti/n8_s2/I3</td>
<td>fb_inst/ti/m_clk_s1/CE</td>
<td>fb_inst_14_2:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>5.323</td>
</tr>
<tr>
<td>9</td>
<td>6.483</td>
<td>fb_inst/ti/n15_s2/I0</td>
<td>fb_inst/ti/counter_6_s0/D</td>
<td>fb_inst_14_2:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>4.313</td>
</tr>
<tr>
<td>10</td>
<td>6.771</td>
<td>n609_s2/I1</td>
<td>recieveADC_7_s0/CE</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>5.676</td>
</tr>
<tr>
<td>11</td>
<td>6.931</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>1.136</td>
<td>1.503</td>
</tr>
<tr>
<td>12</td>
<td>7.280</td>
<td>n605_s0/I3</td>
<td>CS_s2/D</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.810</td>
</tr>
<tr>
<td>13</td>
<td>7.322</td>
<td>n289_s1/I1</td>
<td>P1_COM_SER_s2/D</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.769</td>
</tr>
<tr>
<td>14</td>
<td>7.396</td>
<td>n609_s2/I1</td>
<td>recieveADC_4_s0/CE</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>5.051</td>
</tr>
<tr>
<td>15</td>
<td>7.400</td>
<td>n562_s0/I2</td>
<td>DIN_s2/D</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.690</td>
</tr>
<tr>
<td>16</td>
<td>7.507</td>
<td>n609_s2/I1</td>
<td>recieveADC_3_s0/CE</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.940</td>
</tr>
<tr>
<td>17</td>
<td>7.684</td>
<td>n609_s2/I1</td>
<td>recieveADC_8_s0/CE</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.763</td>
</tr>
<tr>
<td>18</td>
<td>7.824</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
<td>fb_inst_14_2:[R]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-1.136</td>
<td>2.881</td>
</tr>
<tr>
<td>19</td>
<td>7.846</td>
<td>n609_s2/I1</td>
<td>recieveADC_1_s0/CE</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.601</td>
</tr>
<tr>
<td>20</td>
<td>7.846</td>
<td>n609_s2/I1</td>
<td>recieveADC_5_s0/CE</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.601</td>
</tr>
<tr>
<td>21</td>
<td>7.934</td>
<td>DIN_s6/I3</td>
<td>DIN_s2/CE</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.513</td>
</tr>
<tr>
<td>22</td>
<td>7.956</td>
<td>n609_s2/I1</td>
<td>recieveADC_2_s0/CE</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.491</td>
</tr>
<tr>
<td>23</td>
<td>7.956</td>
<td>n609_s2/I1</td>
<td>recieveADC_6_s0/CE</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.491</td>
</tr>
<tr>
<td>24</td>
<td>8.016</td>
<td>n28_s0/I1</td>
<td>DIN_s2/RESET</td>
<td>processCounter[4]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.520</td>
<td>4.431</td>
</tr>
<tr>
<td>25</td>
<td>8.049</td>
<td>set_row_3_s0/Q</td>
<td>fb_inst/frameBuffer_frameBuffer_RAMREG_69_G[1]_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>fb_inst/n5_6:[R]</td>
<td>20.000</td>
<td>1.493</td>
<td>10.384</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.346</td>
<td>fb_inst/column_count_2_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[1]</td>
<td>fb_inst/n5_6:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>0.603</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.333</td>
<td>fb_inst/ti/counter_4_s3/I0</td>
<td>fb_inst/ti/counter_4_s1/D</td>
<td>fb_inst_14_2:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.148</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
<td>fb_inst_14_2:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.090</td>
<td>0.973</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.105</td>
<td>fb_inst/column_count_3_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]</td>
<td>fb_inst/n5_6:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>0.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.089</td>
<td>n23_s0/I1</td>
<td>processCounter_4_s0/D</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.776</td>
<td>1.717</td>
</tr>
<tr>
<td>6</td>
<td>0.110</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/Q</td>
<td>set_row_3_s0/CE</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.759</td>
<td>0.914</td>
</tr>
<tr>
<td>7</td>
<td>0.110</td>
<td>fb_inst/set_busy_s0/Q</td>
<td>set_request_s0/RESET</td>
<td>fb_inst/n5_6:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.045</td>
<td>1.200</td>
</tr>
<tr>
<td>8</td>
<td>0.110</td>
<td>fb_inst/set_busy_s0/Q</td>
<td>set_request_s0/CE</td>
<td>fb_inst/n5_6:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.045</td>
<td>1.200</td>
</tr>
<tr>
<td>9</td>
<td>0.192</td>
<td>fb_inst/column_count_1_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[0]</td>
<td>fb_inst/n5_6:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>1.141</td>
</tr>
<tr>
<td>10</td>
<td>0.198</td>
<td>fb_inst/serial_count_4_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s/DI[1]</td>
<td>fb_inst/n5_6:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>1.147</td>
</tr>
<tr>
<td>11</td>
<td>0.237</td>
<td>fb_inst/serial_data_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
<td>fb_inst/n5_6:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>1.187</td>
</tr>
<tr>
<td>12</td>
<td>0.245</td>
<td>n23_s0/I1</td>
<td>processCounter_5_s0/D</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.776</td>
<td>2.051</td>
</tr>
<tr>
<td>13</td>
<td>0.276</td>
<td>n23_s0/I1</td>
<td>processCounter_6_s0/D</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.776</td>
<td>2.082</td>
</tr>
<tr>
<td>14</td>
<td>0.296</td>
<td>n625_s1/I1</td>
<td>recieveADC_0_s0/CE</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.776</td>
<td>2.117</td>
</tr>
<tr>
<td>15</td>
<td>0.307</td>
<td>n23_s0/I1</td>
<td>processCounter_7_s0/D</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.776</td>
<td>2.113</td>
</tr>
<tr>
<td>16</td>
<td>0.317</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/Q</td>
<td>set_row_0_s0/CE</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.759</td>
<td>1.121</td>
</tr>
<tr>
<td>17</td>
<td>0.317</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/Q</td>
<td>set_row_1_s0/CE</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.759</td>
<td>1.121</td>
</tr>
<tr>
<td>18</td>
<td>0.349</td>
<td>fft_inst/fft_top_inst/ld_inst/xn_cnt_2_s1/Q</td>
<td>set_row_2_s0/D</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.759</td>
<td>1.137</td>
</tr>
<tr>
<td>19</td>
<td>0.363</td>
<td>fb_inst/ti/m_clk_s1/D</td>
<td>fb_inst/ti/m_clk_s1/D</td>
<td>fb_inst/n5_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.422</td>
</tr>
<tr>
<td>20</td>
<td>0.374</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/Q</td>
<td>set_row_2_s0/CE</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.759</td>
<td>1.177</td>
</tr>
<tr>
<td>21</td>
<td>0.417</td>
<td>fb_inst/column_count_4_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]</td>
<td>fb_inst/n5_6:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>1.366</td>
</tr>
<tr>
<td>22</td>
<td>0.433</td>
<td>fb_inst/column_count_5_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[0]</td>
<td>fb_inst/n5_6:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>1.382</td>
</tr>
<tr>
<td>23</td>
<td>0.455</td>
<td>fb_inst/rclk_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
<td>fb_inst/n5_6:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>1.404</td>
</tr>
<tr>
<td>24</td>
<td>0.465</td>
<td>n607_s1/I0</td>
<td>recieveADC_9_s0/CE</td>
<td>processCounter[4]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.776</td>
<td>2.285</td>
</tr>
<tr>
<td>25</td>
<td>0.467</td>
<td>fb_inst/ti/m_clk_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>fb_inst_14_2:[R]</td>
<td>0.000</td>
<td>-0.535</td>
<td>1.119</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.015</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-0.859</td>
<td>1.771</td>
</tr>
<tr>
<td>2</td>
<td>9.015</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-0.859</td>
<td>1.771</td>
</tr>
<tr>
<td>3</td>
<td>9.020</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-0.859</td>
<td>1.766</td>
</tr>
<tr>
<td>4</td>
<td>7.893</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.787</td>
</tr>
<tr>
<td>5</td>
<td>7.903</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.778</td>
</tr>
<tr>
<td>6</td>
<td>7.910</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.771</td>
</tr>
<tr>
<td>7</td>
<td>8.358</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.322</td>
</tr>
<tr>
<td>8</td>
<td>8.358</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.322</td>
</tr>
<tr>
<td>9</td>
<td>8.358</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.322</td>
</tr>
<tr>
<td>10</td>
<td>8.358</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.322</td>
</tr>
<tr>
<td>11</td>
<td>8.363</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.318</td>
</tr>
<tr>
<td>12</td>
<td>8.363</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.318</td>
</tr>
<tr>
<td>13</td>
<td>8.363</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.318</td>
</tr>
<tr>
<td>14</td>
<td>8.382</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.298</td>
</tr>
<tr>
<td>15</td>
<td>8.390</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.291</td>
</tr>
<tr>
<td>16</td>
<td>8.390</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.291</td>
</tr>
<tr>
<td>17</td>
<td>8.390</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.291</td>
</tr>
<tr>
<td>18</td>
<td>8.390</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.291</td>
</tr>
<tr>
<td>19</td>
<td>8.390</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.291</td>
</tr>
<tr>
<td>20</td>
<td>8.390</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.291</td>
</tr>
<tr>
<td>21</td>
<td>8.390</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.291</td>
</tr>
<tr>
<td>22</td>
<td>8.390</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>1.291</td>
</tr>
<tr>
<td>23</td>
<td>8.857</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>0.824</td>
</tr>
<tr>
<td>24</td>
<td>8.857</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>0.824</td>
</tr>
<tr>
<td>25</td>
<td>8.857</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>10.000</td>
<td>0.276</td>
<td>0.824</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.205</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.923</td>
<td>1.173</td>
</tr>
<tr>
<td>2</td>
<td>0.209</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.923</td>
<td>1.177</td>
</tr>
<tr>
<td>3</td>
<td>0.209</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.923</td>
<td>1.177</td>
</tr>
<tr>
<td>4</td>
<td>10.734</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.582</td>
</tr>
<tr>
<td>5</td>
<td>10.734</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.582</td>
</tr>
<tr>
<td>6</td>
<td>10.734</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.582</td>
</tr>
<tr>
<td>7</td>
<td>10.992</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.839</td>
</tr>
<tr>
<td>8</td>
<td>11.004</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.852</td>
</tr>
<tr>
<td>9</td>
<td>11.004</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.852</td>
</tr>
<tr>
<td>10</td>
<td>11.004</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.852</td>
</tr>
<tr>
<td>11</td>
<td>11.008</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.856</td>
</tr>
<tr>
<td>12</td>
<td>11.008</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.856</td>
</tr>
<tr>
<td>13</td>
<td>11.008</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.856</td>
</tr>
<tr>
<td>14</td>
<td>11.008</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.856</td>
</tr>
<tr>
<td>15</td>
<td>11.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.917</td>
</tr>
<tr>
<td>16</td>
<td>11.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.917</td>
</tr>
<tr>
<td>17</td>
<td>11.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.917</td>
</tr>
<tr>
<td>18</td>
<td>11.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.917</td>
</tr>
<tr>
<td>19</td>
<td>11.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.917</td>
</tr>
<tr>
<td>20</td>
<td>11.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.917</td>
</tr>
<tr>
<td>21</td>
<td>11.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.917</td>
</tr>
<tr>
<td>22</td>
<td>11.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>0.917</td>
</tr>
<tr>
<td>23</td>
<td>11.259</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>1.107</td>
</tr>
<tr>
<td>24</td>
<td>11.327</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>1.175</td>
</tr>
<tr>
<td>25</td>
<td>11.329</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>fb_inst_14_2:[F]</td>
<td>fb_inst_14_2:[R]</td>
<td>-10.000</td>
<td>0.167</td>
<td>1.177</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>DIN_s2</td>
</tr>
<tr>
<td>4</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>CS_s2</td>
</tr>
<tr>
<td>10</td>
<td>7.399</td>
<td>8.649</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>set_value_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_display7seg_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>P3_SEG_SER_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.893</td>
<td>1.893</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td style=" font-weight:bold;">display7seg_display7seg_0_0_s/RAD[1]</td>
</tr>
<tr>
<td>12.152</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">display7seg_display7seg_0_0_s/DO[2]</td>
</tr>
<tr>
<td>13.467</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n301_s25/I2</td>
</tr>
<tr>
<td>14.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n301_s25/F</td>
</tr>
<tr>
<td>14.505</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>n301_s21/I1</td>
</tr>
<tr>
<td>15.604</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">n301_s21/F</td>
</tr>
<tr>
<td>15.609</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>n301_s17/I3</td>
</tr>
<tr>
<td>16.708</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">n301_s17/F</td>
</tr>
<tr>
<td>16.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>n301_s16/I0</td>
</tr>
<tr>
<td>17.536</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">n301_s16/F</td>
</tr>
<tr>
<td>20.766</td>
<td>3.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB33[A]</td>
<td style=" font-weight:bold;">P3_SEG_SER_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[A]</td>
<td>P3_SEG_SER_s2/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>P3_SEG_SER_s2</td>
</tr>
<tr>
<td>22.090</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[A]</td>
<td>P3_SEG_SER_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.311, 40.043%; route: 4.562, 42.377%; tC2Q: 1.893, 17.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/n8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" font-weight:bold;">fb_inst/ti/n8_s2/I3</td>
</tr>
<tr>
<td>13.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n8_s2/F</td>
</tr>
<tr>
<td>13.586</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>fb_inst/ti/n8_s1/I3</td>
</tr>
<tr>
<td>14.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n8_s1/F</td>
</tr>
<tr>
<td>15.448</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>fb_inst/ti/n53_s0/I0</td>
</tr>
<tr>
<td>16.474</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n53_s0/F</td>
</tr>
<tr>
<td>18.001</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>fb_inst/ti/counter_6_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/counter_6_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>fb_inst/ti/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.684, 33.547%; route: 2.362, 29.527%; tC2Q: 2.954, 36.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/n8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" font-weight:bold;">fb_inst/ti/n8_s2/I3</td>
</tr>
<tr>
<td>13.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n8_s2/F</td>
</tr>
<tr>
<td>13.586</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>fb_inst/ti/n8_s1/I3</td>
</tr>
<tr>
<td>14.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n8_s1/F</td>
</tr>
<tr>
<td>15.448</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>fb_inst/ti/n53_s0/I0</td>
</tr>
<tr>
<td>16.474</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n53_s0/F</td>
</tr>
<tr>
<td>18.001</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>fb_inst/ti/counter_2_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/counter_2_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>fb_inst/ti/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.684, 33.547%; route: 2.362, 29.527%; tC2Q: 2.954, 36.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/n8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" font-weight:bold;">fb_inst/ti/n8_s2/I3</td>
</tr>
<tr>
<td>13.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n8_s2/F</td>
</tr>
<tr>
<td>13.586</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>fb_inst/ti/n8_s1/I3</td>
</tr>
<tr>
<td>14.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n8_s1/F</td>
</tr>
<tr>
<td>15.448</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>fb_inst/ti/n53_s0/I0</td>
</tr>
<tr>
<td>16.474</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n53_s0/F</td>
</tr>
<tr>
<td>18.001</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">fb_inst/ti/counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>fb_inst/ti/counter_3_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/counter_3_s0</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>fb_inst/ti/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.684, 33.547%; route: 2.362, 29.527%; tC2Q: 2.954, 36.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/serial_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/serial_data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>fb_inst/serial_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C23[0][B]</td>
<td style=" font-weight:bold;">fb_inst/serial_count_2_s0/Q</td>
</tr>
<tr>
<td>3.599</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td>fb_inst/n312_s4/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>257</td>
<td>R12C32[3][B]</td>
<td style=" background: #97FFFF;">fb_inst/n312_s4/F</td>
</tr>
<tr>
<td>8.831</td>
<td>4.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>fb_inst/frameBuffer_RAMOUT_11_G[3]_s23/I2</td>
</tr>
<tr>
<td>9.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">fb_inst/frameBuffer_RAMOUT_11_G[3]_s23/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>fb_inst/frameBuffer_RAMOUT_11_G[3]_s11/I0</td>
</tr>
<tr>
<td>10.012</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">fb_inst/frameBuffer_RAMOUT_11_G[3]_s11/O</td>
</tr>
<tr>
<td>10.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>fb_inst/frameBuffer_RAMOUT_11_G[3]_s6/I0</td>
</tr>
<tr>
<td>10.175</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">fb_inst/frameBuffer_RAMOUT_11_G[3]_s6/O</td>
</tr>
<tr>
<td>10.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>fb_inst/frameBuffer_RAMOUT_11_G[3]_s2/I1</td>
</tr>
<tr>
<td>10.338</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">fb_inst/frameBuffer_RAMOUT_11_G[3]_s2/O</td>
</tr>
<tr>
<td>10.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>fb_inst/frameBuffer_RAMOUT_11_G[3]_s0/I1</td>
</tr>
<tr>
<td>10.501</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">fb_inst/frameBuffer_RAMOUT_11_G[3]_s0/O</td>
</tr>
<tr>
<td>13.114</td>
<td>2.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>fb_inst/n327_s7/I1</td>
</tr>
<tr>
<td>13.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">fb_inst/n327_s7/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>fb_inst/n327_s2/I0</td>
</tr>
<tr>
<td>15.840</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">fb_inst/n327_s2/F</td>
</tr>
<tr>
<td>15.845</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>fb_inst/n327_s0/I1</td>
</tr>
<tr>
<td>16.667</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">fb_inst/n327_s0/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">fb_inst/serial_data_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>21.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>fb_inst/serial_data_s0/CLK</td>
</tr>
<tr>
<td>20.627</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>fb_inst/serial_data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.445, 34.814%; route: 9.737, 62.255%; tC2Q: 0.458, 2.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/n53_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.950</td>
<td>2.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">fb_inst/ti/n53_s2/I1</td>
</tr>
<tr>
<td>13.576</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n53_s2/F</td>
</tr>
<tr>
<td>13.581</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>fb_inst/ti/n53_s1/I2</td>
</tr>
<tr>
<td>14.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n53_s1/F</td>
</tr>
<tr>
<td>15.032</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>fb_inst/ti/counter_5_s3/I2</td>
</tr>
<tr>
<td>16.064</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">fb_inst/ti/counter_5_s3/F</td>
</tr>
<tr>
<td>16.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>fb_inst/ti/counter_5_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/counter_5_s1</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>fb_inst/ti/counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.684, 44.261%; route: 0.430, 7.096%; tC2Q: 2.950, 48.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/n53_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.950</td>
<td>2.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">fb_inst/ti/n53_s2/I1</td>
</tr>
<tr>
<td>13.576</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n53_s2/F</td>
</tr>
<tr>
<td>13.581</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>fb_inst/ti/n53_s1/I2</td>
</tr>
<tr>
<td>14.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n53_s1/F</td>
</tr>
<tr>
<td>15.032</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>fb_inst/ti/counter_0_s3/I1</td>
</tr>
<tr>
<td>16.064</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">fb_inst/ti/counter_0_s3/F</td>
</tr>
<tr>
<td>16.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>fb_inst/ti/counter_0_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/counter_0_s1</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>fb_inst/ti/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.684, 44.261%; route: 0.430, 7.096%; tC2Q: 2.950, 48.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/n8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" font-weight:bold;">fb_inst/ti/n8_s2/I3</td>
</tr>
<tr>
<td>13.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n8_s2/F</td>
</tr>
<tr>
<td>13.586</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>fb_inst/ti/n8_s1/I3</td>
</tr>
<tr>
<td>14.612</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n8_s1/F</td>
</tr>
<tr>
<td>15.323</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/m_clk_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>fb_inst/ti/m_clk_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td>21.152</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 31.035%; route: 0.717, 13.464%; tC2Q: 2.954, 55.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/n15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>13.281</td>
<td>3.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/n15_s2/I0</td>
</tr>
<tr>
<td>14.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">fb_inst/ti/n15_s2/F</td>
</tr>
<tr>
<td>14.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>fb_inst/ti/counter_6_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/counter_6_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>fb_inst/ti/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.930%; route: 0.000, 0.000%; tC2Q: 3.281, 76.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n609_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.859</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">n609_s2/I1</td>
</tr>
<tr>
<td>12.920</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n609_s2/F</td>
</tr>
<tr>
<td>13.353</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td>n611_s1/I3</td>
</tr>
<tr>
<td>14.155</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td style=" background: #97FFFF;">n611_s1/F</td>
</tr>
<tr>
<td>15.676</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">recieveADC_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>recieveADC_7_s0/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_7_s0</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>recieveADC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 32.821%; route: 1.954, 34.431%; tC2Q: 1.859, 32.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>137</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_s1/Q</td>
</tr>
<tr>
<td>54.828</td>
<td>1.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>62.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>62.159</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td>61.759</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.136</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.045, 69.514%; tC2Q: 0.458, 30.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>n605_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.881</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td style=" font-weight:bold;">n605_s0/I3</td>
</tr>
<tr>
<td>12.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">n605_s0/F</td>
</tr>
<tr>
<td>12.518</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][B]</td>
<td>n219_s1/I3</td>
</tr>
<tr>
<td>13.340</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][B]</td>
<td style=" background: #97FFFF;">n219_s1/F</td>
</tr>
<tr>
<td>14.810</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[B]</td>
<td style=" font-weight:bold;">CS_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[B]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CS_s2</td>
</tr>
<tr>
<td>22.090</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[B]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 30.102%; route: 1.481, 30.786%; tC2Q: 1.881, 39.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>n289_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>P1_COM_SER_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.881</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td style=" font-weight:bold;">n289_s1/I1</td>
</tr>
<tr>
<td>12.980</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">n289_s1/F</td>
</tr>
<tr>
<td>14.769</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">P1_COM_SER_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>P1_COM_SER_s2/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>P1_COM_SER_s2</td>
</tr>
<tr>
<td>22.090</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>P1_COM_SER_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.046%; route: 1.788, 37.500%; tC2Q: 1.881, 39.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n609_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.859</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">n609_s2/I1</td>
</tr>
<tr>
<td>12.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n609_s2/F</td>
</tr>
<tr>
<td>13.462</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>n617_s1/I3</td>
</tr>
<tr>
<td>14.264</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">n617_s1/F</td>
</tr>
<tr>
<td>15.051</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">recieveADC_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>recieveADC_4_s0/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_4_s0</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>recieveADC_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 37.637%; route: 1.291, 25.562%; tC2Q: 1.859, 36.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>n562_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.870</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td style=" font-weight:bold;">n562_s0/I2</td>
</tr>
<tr>
<td>12.902</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">n562_s0/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB23[B]</td>
<td style=" font-weight:bold;">DIN_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DIN_s2</td>
</tr>
<tr>
<td>22.090</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.002%; route: 1.788, 38.126%; tC2Q: 1.870, 39.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n609_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.859</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">n609_s2/I1</td>
</tr>
<tr>
<td>12.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n609_s2/F</td>
</tr>
<tr>
<td>13.802</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>n619_s1/I3</td>
</tr>
<tr>
<td>14.604</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">n619_s1/F</td>
</tr>
<tr>
<td>14.940</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td style=" font-weight:bold;">recieveADC_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>recieveADC_3_s0/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_3_s0</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>recieveADC_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 38.483%; route: 1.180, 23.888%; tC2Q: 1.859, 37.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n609_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.859</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">n609_s2/I1</td>
</tr>
<tr>
<td>12.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n609_s2/F</td>
</tr>
<tr>
<td>13.802</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>n609_s3/I3</td>
</tr>
<tr>
<td>14.427</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">n609_s3/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" font-weight:bold;">recieveADC_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>recieveADC_8_s0/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_8_s0</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>recieveADC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.724, 36.197%; route: 1.180, 24.776%; tC2Q: 1.859, 39.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>42.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>42.647</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R21C36[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>43.971</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/n701_s1/I0</td>
</tr>
<tr>
<td>45.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n701_s1/F</td>
</tr>
<tr>
<td>45.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>137</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 38.144%; route: 1.324, 45.949%; tC2Q: 0.458, 15.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n609_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.859</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">n609_s2/I1</td>
</tr>
<tr>
<td>12.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n609_s2/F</td>
</tr>
<tr>
<td>13.462</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[3][A]</td>
<td>n623_s2/I3</td>
</tr>
<tr>
<td>14.264</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[3][A]</td>
<td style=" background: #97FFFF;">n623_s2/F</td>
</tr>
<tr>
<td>14.601</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">recieveADC_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>recieveADC_1_s0/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_1_s0</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>recieveADC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 41.319%; route: 0.841, 18.278%; tC2Q: 1.859, 40.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n609_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.859</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">n609_s2/I1</td>
</tr>
<tr>
<td>12.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n609_s2/F</td>
</tr>
<tr>
<td>13.462</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>n615_s1/I3</td>
</tr>
<tr>
<td>14.264</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">n615_s1/F</td>
</tr>
<tr>
<td>14.601</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">recieveADC_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>recieveADC_5_s0/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_5_s0</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>recieveADC_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 41.319%; route: 0.841, 18.278%; tC2Q: 1.859, 40.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>DIN_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.870</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" font-weight:bold;">DIN_s6/I3</td>
</tr>
<tr>
<td>12.896</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">DIN_s6/F</td>
</tr>
<tr>
<td>14.513</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[B]</td>
<td style=" font-weight:bold;">DIN_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DIN_s2</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 22.732%; route: 1.617, 35.833%; tC2Q: 1.870, 41.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n609_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.859</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">n609_s2/I1</td>
</tr>
<tr>
<td>12.920</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n609_s2/F</td>
</tr>
<tr>
<td>13.353</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>n621_s2/I3</td>
</tr>
<tr>
<td>14.155</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">n621_s2/F</td>
</tr>
<tr>
<td>14.491</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">recieveADC_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>recieveADC_2_s0/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_2_s0</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>recieveADC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.485%; route: 0.769, 17.124%; tC2Q: 1.859, 41.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n609_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.859</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">n609_s2/I1</td>
</tr>
<tr>
<td>12.920</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n609_s2/F</td>
</tr>
<tr>
<td>13.353</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>n613_s1/I3</td>
</tr>
<tr>
<td>14.155</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">n613_s1/F</td>
</tr>
<tr>
<td>14.491</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">recieveADC_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>recieveADC_6_s0/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_6_s0</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>recieveADC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.485%; route: 0.769, 17.124%; tC2Q: 1.859, 41.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>11.870</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" font-weight:bold;">n28_s0/I1</td>
</tr>
<tr>
<td>12.896</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">n28_s0/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[B]</td>
<td style=" font-weight:bold;">DIN_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>22.490</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DIN_s2</td>
</tr>
<tr>
<td>22.447</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 23.156%; route: 1.535, 34.637%; tC2Q: 1.870, 42.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_row_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/frameBuffer_frameBuffer_RAMREG_69_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>set_row_3_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">set_row_3_s0/Q</td>
</tr>
<tr>
<td>4.435</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>fb_inst/frameBuffer_s2381/I0</td>
</tr>
<tr>
<td>5.467</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C21[0][B]</td>
<td style=" background: #97FFFF;">fb_inst/frameBuffer_s2381/F</td>
</tr>
<tr>
<td>5.990</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>fb_inst/frameBuffer_s2341/I3</td>
</tr>
<tr>
<td>7.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C21[0][A]</td>
<td style=" background: #97FFFF;">fb_inst/frameBuffer_s2341/F</td>
</tr>
<tr>
<td>10.357</td>
<td>3.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>fb_inst/n542_s22/I1</td>
</tr>
<tr>
<td>11.383</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">fb_inst/n542_s22/F</td>
</tr>
<tr>
<td>12.904</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">fb_inst/frameBuffer_frameBuffer_RAMREG_69_G[1]_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>21.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>fb_inst/frameBuffer_frameBuffer_RAMREG_69_G[1]_s0/CLK</td>
</tr>
<tr>
<td>20.997</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/frameBuffer_frameBuffer_RAMREG_69_G[1]_s0</td>
</tr>
<tr>
<td>20.954</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>fb_inst/frameBuffer_frameBuffer_RAMREG_69_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.520, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 30.403%; route: 6.769, 65.184%; tC2Q: 0.458, 4.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/column_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>fb_inst/column_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">fb_inst/column_count_2_s0/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.594</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1.680</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.720%; tC2Q: 0.333, 55.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/counter_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">fb_inst/ti/counter_4_s3/I0</td>
</tr>
<tr>
<td>0.726</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">fb_inst/ti/counter_4_s3/F</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">fb_inst/ti/counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/counter_4_s1</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 99.675%; route: 0.000, 0.000%; tC2Q: 0.002, 0.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>101.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>101.898</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
</tr>
<tr>
<td>102.165</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/n701_s1/I1</td>
</tr>
<tr>
<td>102.537</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n701_s1/F</td>
</tr>
<tr>
<td>102.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>137</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>102.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>102.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>102.685</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.247%; route: 0.267, 27.481%; tC2Q: 0.333, 34.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/column_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>fb_inst/column_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R12C32[1][B]</td>
<td style=" font-weight:bold;">fb_inst/column_count_3_s0/Q</td>
</tr>
<tr>
<td>1.575</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.594</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1.680</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 60.510%; tC2Q: 0.333, 39.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>n23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>1.323</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[2][A]</td>
<td style=" font-weight:bold;">n23_s0/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/SUM</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" font-weight:bold;">processCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td>1.806</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 22.952%; route: 0.000, 0.000%; tC2Q: 1.323, 77.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_row_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/CLK</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C10[2][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">set_row_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>set_row_3_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_row_3_s0</td>
</tr>
<tr>
<td>1.821</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>set_row_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.580, 63.516%; tC2Q: 0.333, 36.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/set_busy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_request_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>fb_inst/set_busy_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">fb_inst/set_busy_s0/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>n311_s1/I0</td>
</tr>
<tr>
<td>1.694</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n311_s1/F</td>
</tr>
<tr>
<td>1.931</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">set_request_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>set_request_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_request_s0</td>
</tr>
<tr>
<td>1.821</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>set_request_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.087%; route: 0.482, 40.132%; tC2Q: 0.333, 27.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/set_busy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_request_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>fb_inst/set_busy_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">fb_inst/set_busy_s0/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>set_request_s2/I1</td>
</tr>
<tr>
<td>1.694</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">set_request_s2/F</td>
</tr>
<tr>
<td>1.931</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">set_request_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>set_request_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_request_s0</td>
</tr>
<tr>
<td>1.821</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>set_request_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.087%; route: 0.482, 40.132%; tC2Q: 0.333, 27.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/column_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>fb_inst/column_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">fb_inst/column_count_1_s0/Q</td>
</tr>
<tr>
<td>1.872</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.594</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1.680</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 70.793%; tC2Q: 0.333, 29.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/serial_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>fb_inst/serial_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">fb_inst/serial_count_4_s0/Q</td>
</tr>
<tr>
<td>1.878</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.594</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td>1.680</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 70.944%; tC2Q: 0.333, 29.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/serial_data_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>fb_inst/serial_data_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">fb_inst/serial_data_s0/Q</td>
</tr>
<tr>
<td>1.918</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.594</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1.680</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>n23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>1.323</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[2][A]</td>
<td style=" font-weight:bold;">n23_s0/I1</td>
</tr>
<tr>
<td>1.625</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>2.051</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/SUM</td>
</tr>
<tr>
<td>2.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" font-weight:bold;">processCounter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>processCounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td>1.806</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>processCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 35.502%; route: 0.000, 0.000%; tC2Q: 1.323, 64.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>n23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>1.323</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[2][A]</td>
<td style=" font-weight:bold;">n23_s0/I1</td>
</tr>
<tr>
<td>1.625</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>1.656</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>2.082</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/SUM</td>
</tr>
<tr>
<td>2.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">processCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>processCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td>1.806</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.759, 36.462%; route: 0.000, 0.000%; tC2Q: 1.323, 63.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>n625_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" font-weight:bold;">n625_s1/I1</td>
</tr>
<tr>
<td>1.880</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">n625_s1/F</td>
</tr>
<tr>
<td>2.117</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" font-weight:bold;">recieveADC_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>recieveADC_0_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_0_s0</td>
</tr>
<tr>
<td>1.821</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>recieveADC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 26.265%; route: 0.237, 11.186%; tC2Q: 1.324, 62.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>n23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>1.323</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[2][A]</td>
<td style=" font-weight:bold;">n23_s0/I1</td>
</tr>
<tr>
<td>1.625</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>1.656</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>1.687</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>1.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>2.113</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/SUM</td>
</tr>
<tr>
<td>2.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td>1.806</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 37.395%; route: 0.000, 0.000%; tC2Q: 1.323, 62.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_row_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/CLK</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C10[2][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/Q</td>
</tr>
<tr>
<td>2.138</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">set_row_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>set_row_0_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_row_0_s0</td>
</tr>
<tr>
<td>1.821</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>set_row_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.788, 70.265%; tC2Q: 0.333, 29.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_row_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/CLK</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C10[2][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/Q</td>
</tr>
<tr>
<td>2.138</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][B]</td>
<td style=" font-weight:bold;">set_row_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][B]</td>
<td>set_row_1_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_row_1_s0</td>
</tr>
<tr>
<td>1.821</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[0][B]</td>
<td>set_row_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.788, 70.265%; tC2Q: 0.333, 29.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/ld_inst/xn_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_row_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>fft_inst/fft_top_inst/ld_inst/xn_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C9[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/ld_inst/xn_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.598</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>fft_inst/fft_top_inst/idx_d_2_s/I2</td>
</tr>
<tr>
<td>2.154</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/idx_d_2_s/F</td>
</tr>
<tr>
<td>2.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td style=" font-weight:bold;">set_row_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>set_row_2_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_row_2_s0</td>
</tr>
<tr>
<td>1.806</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>set_row_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.888%; route: 0.248, 21.803%; tC2Q: 0.333, 29.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>1.422</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/m_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>fb_inst/ti/m_clk_s1/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.422, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_row_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/CLK</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C10[2][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/udxk_inst/dv_reg_s1/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td style=" font-weight:bold;">set_row_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>set_row_2_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_row_2_s0</td>
</tr>
<tr>
<td>1.821</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>set_row_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.689%; tC2Q: 0.333, 28.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/column_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>fb_inst/column_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C32[2][A]</td>
<td style=" font-weight:bold;">fb_inst/column_count_4_s0/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.594</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1.680</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 75.596%; tC2Q: 0.333, 24.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/column_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>fb_inst/column_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C32[2][B]</td>
<td style=" font-weight:bold;">fb_inst/column_count_5_s0/Q</td>
</tr>
<tr>
<td>2.114</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.594</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td>1.680</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.049, 75.887%; tC2Q: 0.333, 24.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/rclk_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R11C37[2][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>fb_inst/rclk_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C35[2][A]</td>
<td style=" font-weight:bold;">fb_inst/rclk_s0/Q</td>
</tr>
<tr>
<td>2.135</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.594</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1.680</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.071, 76.256%; tC2Q: 0.333, 23.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>n607_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R18C16[2][A]</td>
<td>processCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>1.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">n607_s1/I0</td>
</tr>
<tr>
<td>2.049</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">n607_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td style=" font-weight:bold;">recieveADC_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>R12C15[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>recieveADC_9_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_9_s0</td>
</tr>
<tr>
<td>1.821</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>recieveADC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 31.767%; route: 0.237, 10.361%; tC2Q: 1.323, 57.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>fb_inst/ti/m_clk_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/m_clk_s1/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.594</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1.680</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.785, 70.202%; tC2Q: 0.333, 29.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>103.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>90.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>92.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>92.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>94.236</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>137</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>103.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>103.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>103.251</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 74.119%; tC2Q: 0.458, 25.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>103.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>90.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>92.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>92.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>94.236</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>137</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>103.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>103.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>103.251</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 74.119%; tC2Q: 0.458, 25.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>103.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>90.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>92.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>92.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>94.232</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>137</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>103.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>103.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>103.251</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 74.052%; tC2Q: 0.458, 25.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.253</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.329, 74.358%; tC2Q: 0.458, 25.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.243</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 74.217%; tC2Q: 0.458, 25.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.236</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 74.119%; tC2Q: 0.458, 25.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.788</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 65.342%; tC2Q: 0.458, 34.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.788</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 65.342%; tC2Q: 0.458, 34.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.788</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 65.342%; tC2Q: 0.458, 34.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.788</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 65.342%; tC2Q: 0.458, 34.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.783</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 65.223%; tC2Q: 0.458, 34.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.783</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 65.223%; tC2Q: 0.458, 34.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.783</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 65.223%; tC2Q: 0.458, 34.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.763</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 64.697%; tC2Q: 0.458, 35.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.756</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.495%; tC2Q: 0.458, 35.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.756</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.495%; tC2Q: 0.458, 35.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.756</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.495%; tC2Q: 0.458, 35.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.756</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.495%; tC2Q: 0.458, 35.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.756</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.495%; tC2Q: 0.458, 35.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.756</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.495%; tC2Q: 0.458, 35.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.756</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.495%; tC2Q: 0.458, 35.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.756</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.833, 64.495%; tC2Q: 0.458, 35.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.289</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 44.346%; tC2Q: 0.458, 55.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.289</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 44.346%; tC2Q: 0.458, 55.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>12.465</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.924</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.289</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>22.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>22.146</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 44.346%; tC2Q: 0.458, 55.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.189, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>51.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.905</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>137</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.923</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 71.592%; tC2Q: 0.333, 28.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>51.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.909</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>137</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.923</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.682%; tC2Q: 0.333, 28.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>51.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.909</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>137</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.923</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.682%; tC2Q: 0.333, 28.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.313</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.313</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.313</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.571</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.288%; tC2Q: 0.333, 39.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.583</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.518, 60.867%; tC2Q: 0.333, 39.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.583</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.518, 60.867%; tC2Q: 0.333, 39.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.583</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.518, 60.867%; tC2Q: 0.333, 39.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.587</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.039%; tC2Q: 0.333, 38.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.587</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.039%; tC2Q: 0.333, 38.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.587</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.039%; tC2Q: 0.333, 38.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.587</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.039%; tC2Q: 0.333, 38.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.649</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 63.655%; tC2Q: 0.333, 36.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.649</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 63.655%; tC2Q: 0.333, 36.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.649</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 63.655%; tC2Q: 0.333, 36.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.649</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 63.655%; tC2Q: 0.333, 36.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.649</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 63.655%; tC2Q: 0.333, 36.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.649</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 63.655%; tC2Q: 0.333, 36.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.649</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 63.655%; tC2Q: 0.333, 36.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.649</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 63.655%; tC2Q: 0.333, 36.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.838</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.774, 69.885%; tC2Q: 0.333, 30.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.906</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 71.627%; tC2Q: 0.333, 28.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst_14_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst_14_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>11.732</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.909</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst_14_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R14C33[0][B]</td>
<td>fb_inst/ti/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.682%; tC2Q: 0.333, 28.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>DIN_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>DIN_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>CS_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>CS_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>set_value_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>13.127</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>set_value_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.776</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>set_value_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>515</td>
<td>n5_6</td>
<td>3.960</td>
<td>2.336</td>
</tr>
<tr>
<td>257</td>
<td>n312_9</td>
<td>3.960</td>
<td>4.200</td>
</tr>
<tr>
<td>137</td>
<td>control0[0]</td>
<td>6.931</td>
<td>1.726</td>
</tr>
<tr>
<td>130</td>
<td>n313_7</td>
<td>7.586</td>
<td>3.150</td>
</tr>
<tr>
<td>123</td>
<td>processCounter[4]</td>
<td>1.324</td>
<td>1.893</td>
</tr>
<tr>
<td>65</td>
<td>n314_7</td>
<td>6.501</td>
<td>4.241</td>
</tr>
<tr>
<td>64</td>
<td>qxnb_do_re_0_40</td>
<td>12.487</td>
<td>2.044</td>
</tr>
<tr>
<td>60</td>
<td>dSrc</td>
<td>13.886</td>
<td>1.849</td>
</tr>
<tr>
<td>39</td>
<td>fb_inst_4_1</td>
<td>4.176</td>
<td>4.737</td>
</tr>
<tr>
<td>36</td>
<td>slfRst_1</td>
<td>10.000</td>
<td>1.685</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C19</td>
<td>93.06%</td>
</tr>
<tr>
<td>R12C13</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C21</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C22</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C29</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C16</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C21</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C27</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
