0.6
2019.2
Nov  6 2019
21:57:16
D:/Verilog/Lab_01_BCD_adder/Lab_01_BCD_adder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Verilog/Lab_01_BCD_adder/Lab_01_BCD_adder.srcs/sim_1/new/BCD_adder_test.v,1584000291,verilog,,,,BCD_adder_test,,,,,,,,
D:/Verilog/Lab_01_BCD_adder/Lab_01_BCD_adder.srcs/sources_1/new/bcd_adder.v,1583999563,verilog,,D:/Verilog/Lab_01_BCD_adder/Lab_01_BCD_adder.srcs/sim_1/new/BCD_adder_test.v,,bcd_adder,,,,,,,,
