// Seed: 311702912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_12 = 1;
  wire [-1 'b0 : -1  *  1] id_23;
  assign id_9 = id_20;
  wire id_24;
endmodule
module module_1 #(
    parameter id_19 = 32'd44,
    parameter id_20 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    _id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  input wire _id_20;
  input wire _id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_22,
      id_7,
      id_6,
      id_9,
      id_6,
      id_6,
      id_6,
      id_9,
      id_22,
      id_9,
      id_6,
      id_1,
      id_11,
      id_6,
      id_17,
      id_8,
      id_9,
      id_6,
      id_11,
      id_12,
      id_6,
      id_11
  );
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_21 = id_18;
  wire [id_20 : id_19] id_23, id_24;
endmodule
