m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/16.1
Pcoefficient_input_type
Z0 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 w1521493542
Z4 dC:/ecse325/ecse-325/lab4test
Z5 8C:\ecse325\ecse-325\lab4test\lab4Test.vhd
Z6 FC:\ecse325\ecse-325\lab4test\lab4Test.vhd
l0
L5
V9OLi<;X<izlB]M2KII0UE3
!s100 JZ]@=2Uz[6onIL@fmW5O01
Z7 OV;C;10.5b;63
32
Z8 !s110 1521493544
!i10b 1
Z9 !s108 1521493544.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\ecse325\ecse-325\lab4test\lab4Test.vhd|
Z11 !s107 C:\ecse325\ecse-325\lab4test\lab4Test.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Eg07_fir
R3
Z14 DPx4 work 22 coefficient_input_type 0 22 9OLi<;X<izlB]M2KII0UE3
R0
R1
R2
R4
R5
R6
l0
L14
V4OhU6oi:Y<_4V<nSj3R::0
!s100 lS256=0ioh3m96cGPP<Ca3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Adetails
R14
R0
R1
R2
Z15 DEx4 work 7 g07_fir 0 22 4OhU6oi:Y<_4V<nSj3R::0
l26
L21
VlQCNF^l]>c@HzPBO@Qf070
!s100 C]4F1k4W?9`zEkiX=5:JO3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
