

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>RTL interface classes &mdash; TheSyDeKick 1.12_RC documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=03e43079" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css?v=e59714d7" />

  
      <script src="../_static/jquery.js?v=5d32c60e"></script>
      <script src="../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../_static/documentation_options.js?v=d8314b78"></script>
      <script src="../_static/doctools.js?v=9bcbadda"></script>
      <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="RTL simulation examples" href="examples.html" />
    <link rel="prev" title="RTL Documentation" href="sections.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            TheSyDeKick
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">Introduction to TheSyDeKick</a></li>
<li class="toctree-l1"><a class="reference internal" href="../thesdk/sections.html">Thesdk core classes</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="sections.html">RTL Documentation</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">RTL interface classes</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#rtl-package">RTL package</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.rtl"><code class="docutils literal notranslate"><span class="pre">rtl</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.add_connectors"><code class="docutils literal notranslate"><span class="pre">rtl.add_connectors()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.add_tb_timescale"><code class="docutils literal notranslate"><span class="pre">rtl.add_tb_timescale</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.assignment_matchlist"><code class="docutils literal notranslate"><span class="pre">rtl.assignment_matchlist</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.connect_inputs"><code class="docutils literal notranslate"><span class="pre">rtl.connect_inputs()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.connect_outputs"><code class="docutils literal notranslate"><span class="pre">rtl.connect_outputs()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.copy_or_relink"><code class="docutils literal notranslate"><span class="pre">rtl.copy_or_relink()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.copy_rtl_sources"><code class="docutils literal notranslate"><span class="pre">rtl.copy_rtl_sources()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.create_connectors"><code class="docutils literal notranslate"><span class="pre">rtl.create_connectors()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.custom_connectors"><code class="docutils literal notranslate"><span class="pre">rtl.custom_connectors</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.delete_rtlsimpath"><code class="docutils literal notranslate"><span class="pre">rtl.delete_rtlsimpath()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.delete_rtlworkpath"><code class="docutils literal notranslate"><span class="pre">rtl.delete_rtlworkpath()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.execute_rtl_sim"><code class="docutils literal notranslate"><span class="pre">rtl.execute_rtl_sim()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.extract_vhdlfiles"><code class="docutils literal notranslate"><span class="pre">rtl.extract_vhdlfiles()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.extract_vlogfiles"><code class="docutils literal notranslate"><span class="pre">rtl.extract_vlogfiles()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.format_ios"><code class="docutils literal notranslate"><span class="pre">rtl.format_ios()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.interactive_control_contents"><code class="docutils literal notranslate"><span class="pre">rtl.interactive_control_contents</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.interactive_controlfile"><code class="docutils literal notranslate"><span class="pre">rtl.interactive_controlfile</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.interactive_rtl"><code class="docutils literal notranslate"><span class="pre">rtl.interactive_rtl</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.lang"><code class="docutils literal notranslate"><span class="pre">rtl.lang</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.lsf_submission"><code class="docutils literal notranslate"><span class="pre">rtl.lsf_submission</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.name"><code class="docutils literal notranslate"><span class="pre">rtl.name</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.preserve_rtlfiles"><code class="docutils literal notranslate"><span class="pre">rtl.preserve_rtlfiles</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.read_outfile"><code class="docutils literal notranslate"><span class="pre">rtl.read_outfile()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtl_timeprecision"><code class="docutils literal notranslate"><span class="pre">rtl.rtl_timeprecision</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtl_timeprecision_num"><code class="docutils literal notranslate"><span class="pre">rtl.rtl_timeprecision_num</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtl_timescale"><code class="docutils literal notranslate"><span class="pre">rtl.rtl_timescale</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtl_timescale_num"><code class="docutils literal notranslate"><span class="pre">rtl.rtl_timescale_num</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtl_timeunit"><code class="docutils literal notranslate"><span class="pre">rtl.rtl_timeunit</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtlcmd"><code class="docutils literal notranslate"><span class="pre">rtl.rtlcmd</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtlfiles"><code class="docutils literal notranslate"><span class="pre">rtl.rtlfiles</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtlmisc"><code class="docutils literal notranslate"><span class="pre">rtl.rtlmisc</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtlparameters"><code class="docutils literal notranslate"><span class="pre">rtl.rtlparameters</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtlsimpath"><code class="docutils literal notranslate"><span class="pre">rtl.rtlsimpath</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.rtlworkpath"><code class="docutils literal notranslate"><span class="pre">rtl.rtlworkpath</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.run_rtl"><code class="docutils literal notranslate"><span class="pre">rtl.run_rtl()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.sim_opt_dict"><code class="docutils literal notranslate"><span class="pre">rtl.sim_opt_dict</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.sim_optimization"><code class="docutils literal notranslate"><span class="pre">rtl.sim_optimization</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.simdut"><code class="docutils literal notranslate"><span class="pre">rtl.simdut</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.simtb"><code class="docutils literal notranslate"><span class="pre">rtl.simtb</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.simulator_control_contents"><code class="docutils literal notranslate"><span class="pre">rtl.simulator_control_contents</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.simulator_controlfile"><code class="docutils literal notranslate"><span class="pre">rtl.simulator_controlfile</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.vhdlentityfiles"><code class="docutils literal notranslate"><span class="pre">rtl.vhdlentityfiles</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.vhdllibfileentities"><code class="docutils literal notranslate"><span class="pre">rtl.vhdllibfileentities</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.vloglibfilemodules"><code class="docutils literal notranslate"><span class="pre">rtl.vloglibfilemodules</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.vlogmodulefiles"><code class="docutils literal notranslate"><span class="pre">rtl.vlogmodulefiles</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.workdir"><code class="docutils literal notranslate"><span class="pre">rtl.workdir</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl.write_infile"><code class="docutils literal notranslate"><span class="pre">rtl.write_infile()</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#rtl-iofile-module">RTL IOfile module</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile"><code class="docutils literal notranslate"><span class="pre">rtl_iofile</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.Data"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.Data</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.DictData"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.DictData</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.connector_datamap"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.connector_datamap()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.ioformat"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.ioformat</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.langmodule"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.langmodule</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_connectors"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_connectors</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_ctstamp"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_ctstamp</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_fclose"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_fclose</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_fopen"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_fopen</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_fptr"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_fptr</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_io"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_io</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_io_condition"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_io_condition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_io_condition_append"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_io_condition_append()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_io_sync"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_io_sync</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_pstamp"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_pstamp</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_stat"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_stat</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_statdef"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_statdef</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_tdiff"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_tdiff</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtl_timescale"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtl_timescale</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.rtlparam"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.rtlparam</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.rtl_iofile.rtl_iofile.set_control_data"><code class="docutils literal notranslate"><span class="pre">rtl_iofile.set_control_data()</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#testbench-common">Testbench_common</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.testbench_common.testbench_common"><code class="docutils literal notranslate"><span class="pre">testbench_common</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.assignment_matchlist"><code class="docutils literal notranslate"><span class="pre">testbench_common.assignment_matchlist</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.connectors"><code class="docutils literal notranslate"><span class="pre">testbench_common.connectors</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.dumpfile"><code class="docutils literal notranslate"><span class="pre">testbench_common.dumpfile</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.dut_instance"><code class="docutils literal notranslate"><span class="pre">testbench_common.dut_instance</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.lang"><code class="docutils literal notranslate"><span class="pre">testbench_common.lang</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.rtl_timeprecision"><code class="docutils literal notranslate"><span class="pre">testbench_common.rtl_timeprecision</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.rtl_timeprecision_num"><code class="docutils literal notranslate"><span class="pre">testbench_common.rtl_timeprecision_num</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.rtl_timescale"><code class="docutils literal notranslate"><span class="pre">testbench_common.rtl_timescale</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.rtl_timescale_num"><code class="docutils literal notranslate"><span class="pre">testbench_common.rtl_timescale_num</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.verilog_instance_add"><code class="docutils literal notranslate"><span class="pre">testbench_common.verilog_instance_add()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench_common.testbench_common.verilog_instances"><code class="docutils literal notranslate"><span class="pre">testbench_common.verilog_instances</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#testbench">Testbench</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.testbench.testbench"><code class="docutils literal notranslate"><span class="pre">testbench</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.assignment_matchlist"><code class="docutils literal notranslate"><span class="pre">testbench.assignment_matchlist</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.assignments"><code class="docutils literal notranslate"><span class="pre">testbench.assignments()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.clock_definition"><code class="docutils literal notranslate"><span class="pre">testbench.clock_definition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.connect_inputs"><code class="docutils literal notranslate"><span class="pre">testbench.connect_inputs()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.connector_definitions"><code class="docutils literal notranslate"><span class="pre">testbench.connector_definitions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.connectors"><code class="docutils literal notranslate"><span class="pre">testbench.connectors</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.content_parameters"><code class="docutils literal notranslate"><span class="pre">testbench.content_parameters</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.define_testbench"><code class="docutils literal notranslate"><span class="pre">testbench.define_testbench()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.end_condition"><code class="docutils literal notranslate"><span class="pre">testbench.end_condition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.generate_contents"><code class="docutils literal notranslate"><span class="pre">testbench.generate_contents()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.iofile_close"><code class="docutils literal notranslate"><span class="pre">testbench.iofile_close</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.iofile_definitions"><code class="docutils literal notranslate"><span class="pre">testbench.iofile_definitions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.iofiles"><code class="docutils literal notranslate"><span class="pre">testbench.iofiles</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.langmodule"><code class="docutils literal notranslate"><span class="pre">testbench.langmodule</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.misccmd"><code class="docutils literal notranslate"><span class="pre">testbench.misccmd</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.parameter_definitions"><code class="docutils literal notranslate"><span class="pre">testbench.parameter_definitions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.verilog_instance_add"><code class="docutils literal notranslate"><span class="pre">testbench.verilog_instance_add()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.testbench.testbench.verilog_instances"><code class="docutils literal notranslate"><span class="pre">testbench.verilog_instances</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#module-common">Module common</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.module_common.module_common"><code class="docutils literal notranslate"><span class="pre">module_common</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.contents"><code class="docutils literal notranslate"><span class="pre">module_common.contents</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.definition"><code class="docutils literal notranslate"><span class="pre">module_common.definition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.export"><code class="docutils literal notranslate"><span class="pre">module_common.export()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.instname"><code class="docutils literal notranslate"><span class="pre">module_common.instname</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.io_signals"><code class="docutils literal notranslate"><span class="pre">module_common.io_signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.ios"><code class="docutils literal notranslate"><span class="pre">module_common.ios</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.lang"><code class="docutils literal notranslate"><span class="pre">module_common.lang</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.name"><code class="docutils literal notranslate"><span class="pre">module_common.name</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.parameters"><code class="docutils literal notranslate"><span class="pre">module_common.parameters</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.verilog_instance"><code class="docutils literal notranslate"><span class="pre">module_common.verilog_instance</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module_common.module_common.vhdl_instance"><code class="docutils literal notranslate"><span class="pre">module_common.vhdl_instance</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#module">Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.module.module"><code class="docutils literal notranslate"><span class="pre">module</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.contents"><code class="docutils literal notranslate"><span class="pre">module.contents</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.definition"><code class="docutils literal notranslate"><span class="pre">module.definition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.directives"><code class="docutils literal notranslate"><span class="pre">module.directives</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.export"><code class="docutils literal notranslate"><span class="pre">module.export()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.header"><code class="docutils literal notranslate"><span class="pre">module.header</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.instance"><code class="docutils literal notranslate"><span class="pre">module.instance</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.io_signals"><code class="docutils literal notranslate"><span class="pre">module.io_signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.ios"><code class="docutils literal notranslate"><span class="pre">module.ios</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.langmodule"><code class="docutils literal notranslate"><span class="pre">module.langmodule</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.module.module.parameters"><code class="docutils literal notranslate"><span class="pre">module.parameters</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#system-verilog-class">System verilog class</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.sv.sv.sv"><code class="docutils literal notranslate"><span class="pre">sv</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.sv.sv.sv_create_connectors"><code class="docutils literal notranslate"><span class="pre">sv.sv_create_connectors()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.sv.sv.vlogcompargs"><code class="docutils literal notranslate"><span class="pre">sv.vlogcompargs</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.sv.sv.vlogext"><code class="docutils literal notranslate"><span class="pre">sv.vlogext</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.sv.sv.vlogmodulefiles"><code class="docutils literal notranslate"><span class="pre">sv.vlogmodulefiles</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.sv.sv.vlogsimargs"><code class="docutils literal notranslate"><span class="pre">sv.vlogsimargs</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.sv.sv.vlogsimtb"><code class="docutils literal notranslate"><span class="pre">sv.vlogsimtb</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.sv.sv.vlogsrc"><code class="docutils literal notranslate"><span class="pre">sv.vlogsrc</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.sv.sv.vlogsrcpath"><code class="docutils literal notranslate"><span class="pre">sv.vlogsrcpath</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#verilog-module">Verilog Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.sv.verilog_module.verilog_module"><code class="docutils literal notranslate"><span class="pre">verilog_module</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_module.verilog_module.contents"><code class="docutils literal notranslate"><span class="pre">verilog_module.contents</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_module.verilog_module.definition"><code class="docutils literal notranslate"><span class="pre">verilog_module.definition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_module.verilog_module.export"><code class="docutils literal notranslate"><span class="pre">verilog_module.export()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_module.verilog_module.header"><code class="docutils literal notranslate"><span class="pre">verilog_module.header</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_module.verilog_module.io_signals"><code class="docutils literal notranslate"><span class="pre">verilog_module.io_signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_module.verilog_module.ios"><code class="docutils literal notranslate"><span class="pre">verilog_module.ios</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_module.verilog_module.parameters"><code class="docutils literal notranslate"><span class="pre">verilog_module.parameters</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_module.verilog_module.verilog_instance"><code class="docutils literal notranslate"><span class="pre">verilog_module.verilog_instance</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#verilog-testbench">verilog_testbench</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench"><code class="docutils literal notranslate"><span class="pre">verilog_testbench</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.assignments"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.assignments()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.clock_definition"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.clock_definition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.connect_inputs"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.connect_inputs()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.connector_definitions"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.connector_definitions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.content_parameters"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.content_parameters</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.define_testbench"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.define_testbench()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.end_condition"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.end_condition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.generate_contents"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.generate_contents()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.iofile_close"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.iofile_close</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.iofile_definitions"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.iofile_definitions</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.misccmd"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.misccmd</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_testbench.verilog_testbench.parameter_definitions"><code class="docutils literal notranslate"><span class="pre">verilog_testbench.parameter_definitions</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#verilog-connector">Verilog connector</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.sv.verilog_connector.verilog_connector"><code class="docutils literal notranslate"><span class="pre">verilog_connector</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_connector.verilog_connector.assignment"><code class="docutils literal notranslate"><span class="pre">verilog_connector.assignment</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_connector.verilog_connector.bassign"><code class="docutils literal notranslate"><span class="pre">verilog_connector.bassign()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_connector.verilog_connector.definition"><code class="docutils literal notranslate"><span class="pre">verilog_connector.definition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_connector.verilog_connector.initialization"><code class="docutils literal notranslate"><span class="pre">verilog_connector.initialization</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_connector.verilog_connector.ioformat"><code class="docutils literal notranslate"><span class="pre">verilog_connector.ioformat</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_connector.verilog_connector.nbassign"><code class="docutils literal notranslate"><span class="pre">verilog_connector.nbassign()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.sv.verilog_connector.verilog_connector.type"><code class="docutils literal notranslate"><span class="pre">verilog_connector.type</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#vhdl-class">VHDL class</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.vhdl.vhdl.vhdl"><code class="docutils literal notranslate"><span class="pre">vhdl</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl.vhdl.vhdlcompargs"><code class="docutils literal notranslate"><span class="pre">vhdl.vhdlcompargs</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl.vhdl.vhdlentityfiles"><code class="docutils literal notranslate"><span class="pre">vhdl.vhdlentityfiles</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl.vhdl.vhdlext"><code class="docutils literal notranslate"><span class="pre">vhdl.vhdlext</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl.vhdl.vhdlsimargs"><code class="docutils literal notranslate"><span class="pre">vhdl.vhdlsimargs</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl.vhdl.vhdlsimtb"><code class="docutils literal notranslate"><span class="pre">vhdl.vhdlsimtb</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl.vhdl.vhdlsrc"><code class="docutils literal notranslate"><span class="pre">vhdl.vhdlsrc</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl.vhdl.vhdlsrcpath"><code class="docutils literal notranslate"><span class="pre">vhdl.vhdlsrcpath</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#vhdl-entity">VHDL_entity</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.vhdl.vhdl_entity.vhdl_entity"><code class="docutils literal notranslate"><span class="pre">vhdl_entity</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl_entity.vhdl_entity.contents"><code class="docutils literal notranslate"><span class="pre">vhdl_entity.contents</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl_entity.vhdl_entity.definition"><code class="docutils literal notranslate"><span class="pre">vhdl_entity.definition</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl_entity.vhdl_entity.export"><code class="docutils literal notranslate"><span class="pre">vhdl_entity.export()</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl_entity.vhdl_entity.header"><code class="docutils literal notranslate"><span class="pre">vhdl_entity.header</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl_entity.vhdl_entity.io_signals"><code class="docutils literal notranslate"><span class="pre">vhdl_entity.io_signals</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl_entity.vhdl_entity.ios"><code class="docutils literal notranslate"><span class="pre">vhdl_entity.ios</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.vhdl.vhdl_entity.vhdl_entity.parameters"><code class="docutils literal notranslate"><span class="pre">vhdl_entity.parameters</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#icarus">Icarus</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.icarus.icarus.icarus"><code class="docutils literal notranslate"><span class="pre">icarus</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.icarus.icarus.icarus.icarus_controlfilepaths"><code class="docutils literal notranslate"><span class="pre">icarus.icarus_controlfilepaths</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.icarus.icarus.icarus.icarus_dofilepaths"><code class="docutils literal notranslate"><span class="pre">icarus.icarus_dofilepaths</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.icarus.icarus.icarus.icarus_rtlcmd"><code class="docutils literal notranslate"><span class="pre">icarus.icarus_rtlcmd</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.icarus.icarus.icarus.icarus_simdut"><code class="docutils literal notranslate"><span class="pre">icarus.icarus_simdut</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.icarus.icarus.icarus.icarus_simtb"><code class="docutils literal notranslate"><span class="pre">icarus.icarus_simtb</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#questasim">Questasim</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtl.questasim.questasim.questasim"><code class="docutils literal notranslate"><span class="pre">questasim</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#rtl.questasim.questasim.questasim.questasim_controlfilepaths"><code class="docutils literal notranslate"><span class="pre">questasim.questasim_controlfilepaths</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.questasim.questasim.questasim.questasim_dofilepaths"><code class="docutils literal notranslate"><span class="pre">questasim.questasim_dofilepaths</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.questasim.questasim.questasim.questasim_rtlcmd"><code class="docutils literal notranslate"><span class="pre">questasim.questasim_rtlcmd</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.questasim.questasim.questasim.questasim_sim_opt_dict"><code class="docutils literal notranslate"><span class="pre">questasim.questasim_sim_opt_dict</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.questasim.questasim.questasim.questasim_simdut"><code class="docutils literal notranslate"><span class="pre">questasim.questasim_simdut</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtl.questasim.questasim.questasim.questasim_simtb"><code class="docutils literal notranslate"><span class="pre">questasim.questasim_simtb</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="examples.html">RTL simulation examples</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../spice/interface_classes.html">Spice simulator interface classess</a></li>
<li class="toctree-l1"><a class="reference internal" href="../spice/examples.html">Spice simulation examples</a></li>
<li class="toctree-l1"><a class="reference internal" href="../inverter/sections.html">Inverter class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../inverter_testbench/sections.html">Inverter testbench class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../inverter_tests/sections.html">Inverter tests class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../momem/sections.html">ADS interface</a></li>
<li class="toctree-l1"><a class="reference internal" href="../shell_scripts.html">Shell scripts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bootcamp/bootcamp.html">Bootcamp</a></li>
<li class="toctree-l1"><a class="reference internal" href="../examples.html">Examples</a></li>
<li class="toctree-l1"><a class="reference internal" href="../documentation_instructions.html">Documentation instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../indices_and_tables.html">Indices and tables</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">TheSyDeKick</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="sections.html">RTL Documentation</a></li>
      <li class="breadcrumb-item active">RTL interface classes</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/rtl/interface_classes.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="module-rtl">
<span id="rtl-interface-classes"></span><h1>RTL interface classes<a class="headerlink" href="#module-rtl" title="Link to this heading"></a></h1>
<section id="rtl-package">
<h2>RTL package<a class="headerlink" href="#rtl-package" title="Link to this heading"></a></h2>
<p>Simulation interface package for The System Development Kit</p>
<p>Provides utilities to import verilog modules and VHDL entities to
python environment and sutomatically generate testbenches for the
most common simulation cases.</p>
<p>Initially written by Marko Kosunen, 2017</p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.rtl">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.</span></span><span class="sig-name descname"><span class="pre">rtl</span></span><a class="reference internal" href="../_modules/rtl.html#rtl"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl" title="Link to this definition"></a></dt>
<dd><p>Adding this class as a superclass enforces the definitions
for rtl simulations in the subclasses.</p>
<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.add_connectors">
<span class="sig-name descname"><span class="pre">add_connectors</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.add_connectors"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.add_connectors" title="Link to this definition"></a></dt>
<dd><p>Adds custom connectors to the testbench.
Also connects rtl matchlist to testbench matchlist.
Custom connectors should be saved in self.custom_connectors
Matchlist for these connectors should be saved in self.assignment_matchlist</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.add_tb_timescale">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">add_tb_timescale</span></span><a class="headerlink" href="#rtl.rtl.add_tb_timescale" title="Link to this definition"></a></dt>
<dd><p>Defines if timescale directive is added to testbench. Can
be used in cases where submodules have timescale directives, and
you wish to control that from the testbench toplevel. Effective only for
self.lang = ‘sv’</p>
<p>Default: False</p>
<dl class="field-list simple">
<dt class="field-odd">Type<span class="colon">:</span></dt>
<dd class="field-odd"><p>Bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.assignment_matchlist">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">assignment_matchlist</span></span><a class="headerlink" href="#rtl.rtl.assignment_matchlist" title="Link to this definition"></a></dt>
<dd><p>List, which signals are connected in assignment stage during testbench generation
Should be a list of strings, where a string is the signal name</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.connect_inputs">
<span class="sig-name descname"><span class="pre">connect_inputs</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.connect_inputs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.connect_inputs" title="Link to this definition"></a></dt>
<dd><p>Assigns all IOS.Members[name].Data to
self.iofile_bundle.Members[ioname].Data</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.connect_outputs">
<span class="sig-name descname"><span class="pre">connect_outputs</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.connect_outputs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.connect_outputs" title="Link to this definition"></a></dt>
<dd><p>Connects the ouput data from files to corresponding output IOs</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.copy_or_relink">
<span class="sig-name descname"><span class="pre">copy_or_relink</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.copy_or_relink"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.copy_or_relink" title="Link to this definition"></a></dt>
<dd><p>If the source is a symlink, create the target as a link to original target.
otherwise, copy the file.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>src</strong> (<a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.13)"><em>str</em></a>) – Path to source file</p></li>
<li><p><strong>dst</strong> (<a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.13)"><em>str</em></a>) – Path to destination file.</p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.copy_rtl_sources">
<span class="sig-name descname"><span class="pre">copy_rtl_sources</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.copy_rtl_sources"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.copy_rtl_sources" title="Link to this definition"></a></dt>
<dd><p>Copy rtl sources to self.rtlsimpath</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.create_connectors">
<span class="sig-name descname"><span class="pre">create_connectors</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.create_connectors"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.create_connectors" title="Link to this definition"></a></dt>
<dd><p>Creates connector definitions from
1) From a iofile that is provided in the Data
attribute of an IO.
2) IOS of the verilog DUT</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.custom_connectors">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">custom_connectors</span></span><a class="headerlink" href="#rtl.rtl.custom_connectors" title="Link to this definition"></a></dt>
<dd><p>Custom connectors to be added to the testbench
Should be a e.g. a rtl_connector_bundle</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.delete_rtlsimpath">
<span class="sig-name descname"><span class="pre">delete_rtlsimpath</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.delete_rtlsimpath"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.delete_rtlsimpath" title="Link to this definition"></a></dt>
<dd><p>Deletes all files in rtlsimpath</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.delete_rtlworkpath">
<span class="sig-name descname"><span class="pre">delete_rtlworkpath</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.delete_rtlworkpath"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.delete_rtlworkpath" title="Link to this definition"></a></dt>
<dd><p>Deletes compilation directory
Not a deleter decorator, because does not delete
the property.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.execute_rtl_sim">
<span class="sig-name descname"><span class="pre">execute_rtl_sim</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.execute_rtl_sim"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.execute_rtl_sim" title="Link to this definition"></a></dt>
<dd><p>Runs the rtl simulation in external simulator</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.extract_vhdlfiles">
<span class="sig-name descname"><span class="pre">extract_vhdlfiles</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.extract_vhdlfiles"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.extract_vhdlfiles" title="Link to this definition"></a></dt>
<dd><p>Return extracted vhdl files from <code class="docutils literal notranslate"><span class="pre">self.rtlfiles</span></code></p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.extract_vlogfiles">
<span class="sig-name descname"><span class="pre">extract_vlogfiles</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.extract_vlogfiles"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.extract_vlogfiles" title="Link to this definition"></a></dt>
<dd><p>Return extracted verilog files from <code class="docutils literal notranslate"><span class="pre">self.rtlfiles</span></code></p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.format_ios">
<span class="sig-name descname"><span class="pre">format_ios</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.format_ios"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.format_ios" title="Link to this definition"></a></dt>
<dd><p>Verilog module does not contain information if
the bus is signed or not.
Prior to writing output file, the type of the
connecting wire defines how the bus values are interpreted.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.interactive_control_contents">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">interactive_control_contents</span></span><a class="headerlink" href="#rtl.rtl.interactive_control_contents" title="Link to this definition"></a></dt>
<dd><p>Content of the interactive rtl control file (.do -file).</p>
<p>If this property is set, a new dofile gets written to the simulation
path. This takes precedence over the file pointed by
<cite>interactive_controlfile</cite>.</p>
<p>For example, the contents can be defined in the top testbench as:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="bp">self</span><span class="o">.</span><span class="n">interactive_control_contents</span><span class="o">=</span><span class="s2">&quot;&quot;&quot;</span>
<span class="s2">    add wave -position insertpoint </span><span class="se">\</span>
<span class="s2">    sim/:tb_inverter:A </span><span class="se">\</span>
<span class="s2">    sim/:tb_inverter:clock </span><span class="se">\</span>
<span class="s2">    sim/:tb_inverter:Z</span>
<span class="s2">    run -all</span>
<span class="s2">    wave zoom full</span>
<span class="s2">&quot;&quot;&quot;</span>
</pre></div>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.interactive_controlfile">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">interactive_controlfile</span></span><a class="headerlink" href="#rtl.rtl.interactive_controlfile" title="Link to this definition"></a></dt>
<dd><p>Path to interactive rtl control file used in interactive simulations.</p>
<p>The content of the file can be defined in <cite>interactive_control_contents</cite>. If the
content is not set in <cite>interactive_control</cite> -property, the do-file is
read from this file path. Default path is
<cite>./interactive_control_files/modelsim/dofile.do</cite>.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.interactive_rtl">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">interactive_rtl</span></span><a class="headerlink" href="#rtl.rtl.interactive_rtl" title="Link to this definition"></a></dt>
<dd><p>True | False (default)</p>
<p>Launch simulator in local machine with GUI.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.lang">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">lang</span></span><a class="headerlink" href="#rtl.rtl.lang" title="Link to this definition"></a></dt>
<dd><p>Language of the testbench to support multilanguage simulators.
Default vhdl | sv (default)</p>
<dl class="field-list simple">
<dt class="field-odd">Type<span class="colon">:</span></dt>
<dd class="field-odd"><p><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.13)">str</a></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.lsf_submission">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">lsf_submission</span></span><a class="headerlink" href="#rtl.rtl.lsf_submission" title="Link to this definition"></a></dt>
<dd><p>Defines submission prefix from thesdk.GLOBALS[‘LSFSUBMISSION’].
[ ToDo ] Transfer definition to thesdk entity.</p>
<p>Usually something like ‘bsub -K’</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.name">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">name</span></span><a class="headerlink" href="#rtl.rtl.name" title="Link to this definition"></a></dt>
<dd><p>Name of the entity
Extracted from the _classfile attribute</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.preserve_rtlfiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">preserve_rtlfiles</span></span><a class="headerlink" href="#rtl.rtl.preserve_rtlfiles" title="Link to this definition"></a></dt>
<dd><p>True | False (default)</p>
<p>If True, do not delete testbench and copy of DUT after simulations. Useful for
debugging testbench generation.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.read_outfile">
<span class="sig-name descname"><span class="pre">read_outfile</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.read_outfile"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.read_outfile" title="Link to this definition"></a></dt>
<dd><p>Reads the oputput files</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtl_timeprecision">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timeprecision</span></span><a class="headerlink" href="#rtl.rtl.rtl_timeprecision" title="Link to this definition"></a></dt>
<dd><p>Defines rtl time precision. This is the smallest time step representable in simulation.
This should be less than equal to <code class="docutils literal notranslate"><span class="pre">rtl_timeunit</span></code>. Default ‘1 ps’.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtl_timeprecision_num">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timeprecision_num</span></span><a class="headerlink" href="#rtl.rtl.rtl_timeprecision_num" title="Link to this definition"></a></dt>
<dd><p>Returns rtl_timeprecision as a floating point number. Determined from rtl_timeprecision.
No setter.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtl_timescale">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timescale</span></span><a class="headerlink" href="#rtl.rtl.rtl_timescale" title="Link to this definition"></a></dt>
<dd><p>Defines the rtl timescale. This is the time unit shown by the simulator
and used in testbench delays. Default ‘1ps’</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtl_timescale_num">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timescale_num</span></span><a class="headerlink" href="#rtl.rtl.rtl_timescale_num" title="Link to this definition"></a></dt>
<dd><p>Returns rtl_timescale as a floating point number. Determined from rtl_timescale.
No setter.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtl_timeunit">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timeunit</span></span><a class="headerlink" href="#rtl.rtl.rtl_timeunit" title="Link to this definition"></a></dt>
<dd><p>use rtl_timescale.</p>
<dl class="field-list simple">
<dt class="field-odd">Type<span class="colon">:</span></dt>
<dd class="field-odd"><p>Defines rtl time unit. OBSOLETE</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlcmd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlcmd</span></span><a class="headerlink" href="#rtl.rtl.rtlcmd" title="Link to this definition"></a></dt>
<dd><p>Command used for simulation invocation
Compiled from various parameters. See source for details.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlfiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlfiles</span></span><a class="headerlink" href="#rtl.rtl.rtlfiles" title="Link to this definition"></a></dt>
<dd><p>List of VHDL and Verilog files to be compiled.
File suffices should be ‘.vhd’, ‘.vhdl’, ‘.sv’, or ‘.v’.
Order determines compile order.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlmisc">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlmisc</span></span><a class="headerlink" href="#rtl.rtl.rtlmisc" title="Link to this definition"></a></dt>
<dd><p>List&lt;String&gt;</p>
<p>List of manual commands to be pasted to the testbench. The strings are
pasted to their own lines (no linebreaks needed), and the syntax is
unchanged.</p>
<p>Example: creating a custom clock:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="bp">self</span><span class="o">.</span><span class="n">rtlmisc</span> <span class="o">=</span> <span class="p">[]</span>
<span class="bp">self</span><span class="o">.</span><span class="n">rtlmisc</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s1">&#39;reg clock2;&#39;</span><span class="p">)</span>
<span class="bp">self</span><span class="o">.</span><span class="n">rtlmisc</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s1">&#39;initial clock2=&#39;</span><span class="n">b0</span><span class="p">;</span><span class="s1">&#39;)</span>
<span class="bp">self</span><span class="o">.</span><span class="n">rtlmisc</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s1">&#39;always #(c_Ts2/2.0) clock2 = !clock2;&#39;</span><span class="p">)</span>
</pre></div>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlparameters">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlparameters</span></span><a class="headerlink" href="#rtl.rtl.rtlparameters" title="Link to this definition"></a></dt>
<dd><p>Dictionary of parameters passed to the simulator
during the simulation invocation.</p>
<p>Example:
{‘name’ : (type,value) }</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlsimpath">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlsimpath</span></span><a class="headerlink" href="#rtl.rtl.rtlsimpath" title="Link to this definition"></a></dt>
<dd><p>HDL source directory for rtl simulations
self.simpath + ‘/rtl’</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>self.simpath + ‘/rtl’</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlworkpath">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlworkpath</span></span><a class="headerlink" href="#rtl.rtl.rtlworkpath" title="Link to this definition"></a></dt>
<dd><p>Work library directory for rtl compilations
self.simpath +’/work’</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>self.simpath +’/work’</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.run_rtl">
<span class="sig-name descname"><span class="pre">run_rtl</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.run_rtl"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.run_rtl" title="Link to this definition"></a></dt>
<dd><ol class="arabic simple">
<li><p>Copies rtl sources to a temporary simulation directory</p></li>
<li><p>Creates a testbench</p></li>
<li><p>Defines the contens of the testbench</p></li>
<li><p>Creates connectors</p></li>
<li><p>Connects inputs</p></li>
<li><p>Defines IO conditions</p></li>
<li><p>Defines IO formats in testbench</p></li>
<li><p>Generates testbench contents</p></li>
<li><p>Exports the testbench to file</p></li>
<li><p>Writes input files</p></li>
<li><p>Executes the simulation</p></li>
<li><p>Read outputfiles</p></li>
<li><p>Connects the outputs</p></li>
<li><p>Cleans up the intermediate files</p></li>
</ol>
<p>You should overload this method while creating the simulation
and debugging the testbench.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.sim_opt_dict">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">sim_opt_dict</span></span><a class="headerlink" href="#rtl.rtl.sim_opt_dict" title="Link to this definition"></a></dt>
<dd><p>Preset abstraction dictionary for running optimization on the simulation.
The actual dictionary is implemented in the simulator class.  Returns
Dict with empty strings for simulators that do not use this property’
Valid values:
- ‘no-opt’ - no optimizations, full visibility to signals
- ‘opt-visible’ - optimized with full visibility.
- ‘full-opt’ - fully optimized, might lose visibility to a lot of signals. Simulation may not work.
- ‘top-visible’ - optimized while keeping top level (testbench) signals.
- ‘top-dut-visible’ - optimized while keeping top level (testbench) and DUT signals on the first
hierarchy level</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.sim_optimization">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">sim_optimization</span></span><a class="headerlink" href="#rtl.rtl.sim_optimization" title="Link to this definition"></a></dt>
<dd><p>Simulation optimization option. The value in this property
is used to fetch the simulator-specific simulation parameters from
sim_opt_dict and use it for self.velogsimargs.
Default: ‘opt-visible’ for non-interactive simulations, ‘no-opt’
for interactive simulations.
Set to ‘None’ is you wish to set self.vlogsimargs manually.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.simdut">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">simdut</span></span><a class="headerlink" href="#rtl.rtl.simdut" title="Link to this definition"></a></dt>
<dd><p>Source file for Device Under Test in simulations directory</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><ul class="simple">
<li><p><em>self.rtlsimpath + self.name + self.vlogext for ‘sv’ model</em></p></li>
<li><p><em>self.rtlsimpath + self.name + ‘.vhd’ for ‘vhdl’ model</em></p></li>
</ul>
</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.simtb">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">simtb</span></span><a class="headerlink" href="#rtl.rtl.simtb" title="Link to this definition"></a></dt>
<dd><p>Testbench source file in simulations directory.</p>
<p>This file and it’s format is dependent on the language(s)
supported by the simulator.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.simulator_control_contents">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">simulator_control_contents</span></span><a class="headerlink" href="#rtl.rtl.simulator_control_contents" title="Link to this definition"></a></dt>
<dd><p>Content of the simulator rtl control file.</p>
<p>If this property is set, a new controlfile is written to the simulation
path. This takes precedence over the file pointed by
<cite>simulator_controlfile</cite>.</p>
<p>For example, the contents can be defined in the top testbench as:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="bp">self</span><span class="o">.</span><span class="n">simulator_control_contents</span><span class="o">=</span><span class="s2">&quot;&quot;&quot;</span>
<span class="s2"># Path format for signals in entities :</span>
<span class="s2">/top/sub/clock</span>
<span class="s2">&quot;&quot;&quot;</span>
</pre></div>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.simulator_controlfile">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">simulator_controlfile</span></span><a class="headerlink" href="#rtl.rtl.simulator_controlfile" title="Link to this definition"></a></dt>
<dd><p>Path to simulator control file.</p>
<p>Different simulators use different ways to control the simulation. In simulators
with integrated waveform viewer, there is only one control,file e.g ‘dofile’ and
Questasim . Other option, for example used with GHDL is to control the simulator with
‘–read-wave-opt=&lt;file&gt;’. This property provides a method to set that filepath. It is mapped
to an argument of a proper option with the simulator specific class.</p>
<p>The content of the file can be defined in <cite>simulator_control_contents</cite>. If the
content is not set in ‘simulator_control_contents` -property, the control file
read from this file path. Default is set in simulator specific property for each simulator.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vhdlentityfiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlentityfiles</span></span><a class="headerlink" href="#rtl.rtl.vhdlentityfiles" title="Link to this definition"></a></dt>
<dd><p>List of VHDL entity files to be compiled in addition to DUT</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vhdllibfileentities">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdllibfileentities</span></span><a class="headerlink" href="#rtl.rtl.vhdllibfileentities" title="Link to this definition"></a></dt>
<dd><p>List of VHDL entities to be compiled in addition to DUT
provided in a file given by the ‘VHDLLIBFILE’ global variable in TheSDK.config</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vloglibfilemodules">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vloglibfilemodules</span></span><a class="headerlink" href="#rtl.rtl.vloglibfilemodules" title="Link to this definition"></a></dt>
<dd><p>List of verilog modules to be compiled in addition to DUT
provided in a file given by the ‘VLOGLIBFILE’ global variable in TheSDK.config</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vlogmodulefiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogmodulefiles</span></span><a class="headerlink" href="#rtl.rtl.vlogmodulefiles" title="Link to this definition"></a></dt>
<dd><p>List of verilog modules to be compiled in addition of DUT</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.workdir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">workdir</span></span><a class="headerlink" href="#rtl.rtl.workdir" title="Link to this definition"></a></dt>
<dd><p>Directory where to run the external simulation command.
If set, we cd to this directory before execution. If not, the
simulator specific default is used.</p>
<section id="default">
<h2>Default<a class="headerlink" href="#default" title="Link to this heading"></a></h2>
<p>None</p>
<dl class="field-list simple">
<dt class="field-odd">type<span class="colon">:</span></dt>
<dd class="field-odd"><p>str</p>
</dd>
</dl>
</section>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.write_infile">
<span class="sig-name descname"><span class="pre">write_infile</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.write_infile"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.write_infile" title="Link to this definition"></a></dt>
<dd><p>Writes the input files</p>
</dd></dl>

</dd></dl>

<section id="rtl-iofile-module">
<span id="module-rtl.rtl_iofile"></span><h2>RTL IOfile module<a class="headerlink" href="#rtl-iofile-module" title="Link to this heading"></a></h2>
<p>Provides Verilog- and VHDL file-io related attributes and methods
for TheSyDeKick RTL intereface.</p>
<p>Restructured from verilog_iofile by Marko Kosunen, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a> 2023</p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.rtl_iofile.</span></span><span class="sig-name descname"><span class="pre">rtl_iofile</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/rtl_iofile.html#rtl_iofile"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile" title="Link to this definition"></a></dt>
<dd><p>Class to provide file IO for rtl simulations. When created,
adds a rtl_iofile object to the parents iofile_bundle attribute.
Accessible as self.iofile_bundle.Members[‘name’].</p>
<p>Provides methods and attributes that can be used to construct sections
in Verilog testbenches, like file io routines, file open and close routines,
file io routines, file io format strings and read/write conditions.</p>
<p class="rubric">Example</p>
<dl class="simple">
<dt>Initiated in parent as:</dt><dd><p>_=rtl_iofile(self,name=’foobar’)</p>
</dd>
</dl>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>parent</strong> (<a class="reference external" href="https://docs.python.org/3/library/functions.html#object" title="(in Python v3.13)"><em>object</em></a>) – The parent object initializing the
rtl_iofile instance. Default None</p></li>
<li><p><strong>**kwargs</strong> – <dl>
<dt>name<span class="classifier">str</span></dt><dd><p>Name of the file. Appended with
random string during the simulation.</p>
</dd>
<dt>param<span class="classifier">str,  -g <cite>‘g_file_’</cite></span></dt><dd><p>The string defining the testbench parameter to be be
passed to the simulator at command line. Sets the paramname attribute.</p>
</dd>
<dt>ioformat<span class="classifier">str, %d</span></dt><dd><p>sets the ioformat attribute.</p>
</dd>
</dl>
</p></li>
</ul>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.Data">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Data</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.Data" title="Link to this definition"></a></dt>
<dd><p>Data value of this IO</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.DictData">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DictData</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.DictData" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.connector_datamap">
<span class="sig-name descname"><span class="pre">connector_datamap</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/rtl_iofile.html#rtl_iofile.connector_datamap"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.connector_datamap" title="Link to this definition"></a></dt>
<dd><p>Verilog_connectors is an ordered list. Order defines the assumed order of columns in the
file to be read or written.
This datamap provides {‘name’ : index } dictionary to assing data to
correct columns. Less use for data files, more for controls</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.ioformat">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ioformat</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.ioformat" title="Link to this definition"></a></dt>
<dd><p>Formatting string for verilog file reading
Default %d, i.e. content of the file is single column of
integers.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.langmodule">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">langmodule</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.langmodule" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_connectors">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_connectors</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_connectors" title="Link to this definition"></a></dt>
<dd><p>List for verilog connectors.
These are the verilog signals/regs associated with this file</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_ctstamp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_ctstamp</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_ctstamp" title="Link to this definition"></a></dt>
<dd><p>Current time stamp variable name to be used in verilog testbench.
Used in event type file IO.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_fclose">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_fclose</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_fclose" title="Link to this definition"></a></dt>
<dd><p>Verilog file close routine sting.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_fopen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_fopen</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_fopen" title="Link to this definition"></a></dt>
<dd><p>Verilog file open routine string.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_fptr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_fptr</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_fptr" title="Link to this definition"></a></dt>
<dd><p>Verilog file pointer name.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_io">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_io</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_io" title="Link to this definition"></a></dt>
<dd><p>File IO  write/read construct for file IO depending on the direction and file type (event/sample).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Language specific code for file IO to read/write the IO file.</p>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.13)">str</a></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_io_condition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_io_condition</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_io_condition" title="Link to this definition"></a></dt>
<dd><p>Condition string that must be true in order to file IO read/write to occur.
See langmodules for details.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_io_condition_append">
<span class="sig-name descname"><span class="pre">rtl_io_condition_append</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/rtl_iofile.html#rtl_iofile.rtl_io_condition_append"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_io_condition_append" title="Link to this definition"></a></dt>
<dd><p>Append new condition string to <cite>rtl_io_condition</cite></p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – cond : str</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_io_sync">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_io_sync</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_io_sync" title="Link to this definition"></a></dt>
<dd><p>File io synchronization condition for sample type input.
Defaults to positive edge.`</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_pstamp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_pstamp</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_pstamp" title="Link to this definition"></a></dt>
<dd><p>Past time stamp variable for verilog testbench. Used in event type file IO.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_stat">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_stat</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_stat" title="Link to this definition"></a></dt>
<dd><p>Status variable name to be used in verilog testbench.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_statdef">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_statdef</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_statdef" title="Link to this definition"></a></dt>
<dd><p>Verilog file read status integer variable definitions and initializations strings.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_tdiff">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_tdiff</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_tdiff" title="Link to this definition"></a></dt>
<dd><p>Verilog time differencec variable. Used in event based file IO.
‘</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtl_timescale">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timescale</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtl_timescale" title="Link to this definition"></a></dt>
<dd><p>Timescale for RTL simulations inherited from parent</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtlparam">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlparam</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtlparam" title="Link to this definition"></a></dt>
<dd><p>Extracts the parameter name and value from simparam attribute.
Used to construct the parameter definitions for Verilog testbench.</p>
<p>Default {‘g_file_&lt;self.name&gt;’, (‘string’,self.file) }</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.set_control_data">
<span class="sig-name descname"><span class="pre">set_control_data</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/rtl_iofile.html#rtl_iofile.set_control_data"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.set_control_data" title="Link to this definition"></a></dt>
<dd><p>Method to define event based data value with name, time, and value.
Uses a python dictionary instead of a numpy array for more efficient insertions.
The ‘time’ column acts as the dictionary key, the remaining columns are stored as the value.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – time: int, 0
name: str
val: type undefined
init: int, 0
vector of values to initialize the data. lenght should correpond to <cite>self.rtl_connectors+1</cite></p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<section id="testbench-common">
<span id="module-rtl.testbench_common"></span><h2>Testbench_common<a class="headerlink" href="#testbench-common" title="Link to this heading"></a></h2>
<p>Common properties and methods for RTL testbench creation and manipulation</p>
<p>Initially written by Marko Kosunen 20190108, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a>
Refactored from ‘testbench’ by Marko Kosunen 20221119, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a></p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.testbench_common.</span></span><span class="sig-name descname"><span class="pre">testbench_common</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench_common.html#testbench_common"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench_common.testbench_common" title="Link to this definition"></a></dt>
<dd><p>Testbench class. Extends <cite>module</cite></p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>parent</strong> (<a class="reference external" href="https://docs.python.org/3/library/functions.html#object" title="(in Python v3.13)"><em>object</em></a><em>, </em><em>None</em><em> (</em><em>mandatory to define</em><em>)</em><em>. TheSyDeKick parent entity object for this testbench.</em>)</p></li>
<li><p><strong>**kwargs</strong> – None</p></li>
</ul>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.assignment_matchlist">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">assignment_matchlist</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.assignment_matchlist" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.connectors">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">connectors</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.connectors" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.dumpfile">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">dumpfile</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.dumpfile" title="Link to this definition"></a></dt>
<dd><p>String</p>
<p>Code that generates a VCD dumpfile when running the testbench with Icarus or Verilator verilog.
This dumpfile can be used with gtkwave.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.dut_instance">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">dut_instance</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.dut_instance" title="Link to this definition"></a></dt>
<dd><p>RTL module parsed from the verilog or VHDL file of the parent depending on <cite>parent.model</cite></p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.lang">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">lang</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.lang" title="Link to this definition"></a></dt>
<dd><p>Description language used.</p>
<p>Default: <cite>sv</cite></p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.rtl_timeprecision">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timeprecision</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.rtl_timeprecision" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.rtl_timeprecision_num">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timeprecision_num</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.rtl_timeprecision_num" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.rtl_timescale">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timescale</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.rtl_timescale" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.rtl_timescale_num">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timescale_num</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.rtl_timescale_num" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.verilog_instance_add">
<span class="sig-name descname"><span class="pre">verilog_instance_add</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench_common.html#testbench_common.verilog_instance_add"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench_common.testbench_common.verilog_instance_add" title="Link to this definition"></a></dt>
<dd><p>Add verilog instance to the Bundle fro a file</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – <dl class="simple">
<dt>name<span class="classifier">str</span></dt><dd><p>name of the module</p>
</dd>
<dt>file :</dt><dd><p>File defining the module</p>
</dd>
</dl>
</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench_common.testbench_common.verilog_instances">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_instances</span></span><a class="headerlink" href="#rtl.testbench_common.testbench_common.verilog_instances" title="Link to this definition"></a></dt>
<dd><p>Verilog instances Bundle to be added to tesbench</p>
<p>Todo
Need to handle VHDL instance too.</p>
</dd></dl>

</dd></dl>

<section id="testbench">
<span id="module-rtl.testbench"></span><h2>Testbench<a class="headerlink" href="#testbench" title="Link to this heading"></a></h2>
<p>Testbench utility module for TheSyDeKick. Contains attributes and methods to
construct a Verilog or VHDL testbench for a provided DUT module/entity, parse
its IO and parameter definitions and construct a structured testbench with clock and file IO.</p>
<p>Utilizes logging method from thesdk.</p>
<p>Initially written by Marko Kosunen 20190108, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a>
Refactored from ‘testbench’ by Marko Kosunen 20221119, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a></p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.testbench.testbench">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.testbench.</span></span><span class="sig-name descname"><span class="pre">testbench</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench" title="Link to this definition"></a></dt>
<dd><p>Testbench class. Extends <cite>module</cite> through ‘testbench_commom’</p>
<p>Executes init of testbench_common, thus having the same attributes and
parameters.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – See module testbench_common</p>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.assignment_matchlist">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">assignment_matchlist</span></span><a class="headerlink" href="#rtl.testbench.testbench.assignment_matchlist" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.assignments">
<span class="sig-name descname"><span class="pre">assignments</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.assignments"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.assignments" title="Link to this definition"></a></dt>
<dd><p>Wire/signal assingment strings</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.clock_definition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">clock_definition</span></span><a class="headerlink" href="#rtl.testbench.testbench.clock_definition" title="Link to this definition"></a></dt>
<dd><p>Clock definition string</p>
<p>Todo
Create append mechanism to add more clocks.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.connect_inputs">
<span class="sig-name descname"><span class="pre">connect_inputs</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.connect_inputs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.connect_inputs" title="Link to this definition"></a></dt>
<dd><p>Define connections to DUT inputs.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.connector_definitions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">connector_definitions</span></span><a class="headerlink" href="#rtl.testbench.testbench.connector_definitions" title="Link to this definition"></a></dt>
<dd><p>Verilog register and wire definition, VHDL signal strings.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.connectors">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">connectors</span></span><a class="headerlink" href="#rtl.testbench.testbench.connectors" title="Link to this definition"></a></dt>
<dd><p>Overload to pass values to langmodule.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.content_parameters">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">content_parameters</span></span><a class="headerlink" href="#rtl.testbench.testbench.content_parameters" title="Link to this definition"></a></dt>
<dd><p>Parameters used inside the testbench</p>
<p>Dict of name: (type,value)</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.define_testbench">
<span class="sig-name descname"><span class="pre">define_testbench</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.define_testbench"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.define_testbench" title="Link to this definition"></a></dt>
<dd><p>Defines the tb connectivity, creates reset and clock, and initializes them to zero</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.end_condition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">end_condition</span></span><a class="headerlink" href="#rtl.testbench.testbench.end_condition" title="Link to this definition"></a></dt>
<dd><p>RTL structure that sets the thesdk_simulation_completed to true.
Default for VHDL: ‘thesdk_simulation_completed &lt;= thesdk_file_io_completed;’</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.generate_contents">
<span class="sig-name descname"><span class="pre">generate_contents</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.generate_contents"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.generate_contents" title="Link to this definition"></a></dt>
<dd><p>Call language specific contents generator.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.iofile_close">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">iofile_close</span></span><a class="headerlink" href="#rtl.testbench.testbench.iofile_close" title="Link to this definition"></a></dt>
<dd><p>File close procedure for all IO files.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.iofile_definitions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">iofile_definitions</span></span><a class="headerlink" href="#rtl.testbench.testbench.iofile_definitions" title="Link to this definition"></a></dt>
<dd><p>IOfile definition strings</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.iofiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">iofiles</span></span><a class="headerlink" href="#rtl.testbench.testbench.iofiles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.langmodule">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">langmodule</span></span><a class="headerlink" href="#rtl.testbench.testbench.langmodule" title="Link to this definition"></a></dt>
<dd><p>The language specific operation is defined with an instance of
language specific class. Properties and methods return values from that class.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.misccmd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">misccmd</span></span><a class="headerlink" href="#rtl.testbench.testbench.misccmd" title="Link to this definition"></a></dt>
<dd><p>String</p>
<p>Miscellaneous command string corresponding to self.rtlmisc -list in
the parent entity.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.parameter_definitions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parameter_definitions</span></span><a class="headerlink" href="#rtl.testbench.testbench.parameter_definitions" title="Link to this definition"></a></dt>
<dd><p>Parameter  and variable definition strings of the testbench</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.verilog_instance_add">
<span class="sig-name descname"><span class="pre">verilog_instance_add</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.verilog_instance_add"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.verilog_instance_add" title="Link to this definition"></a></dt>
<dd><p>Add verilog instance to the Bundle fro a file</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – <dl class="simple">
<dt>name<span class="classifier">str</span></dt><dd><p>name of the module</p>
</dd>
<dt>file :</dt><dd><p>File defining the module</p>
</dd>
</dl>
</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.verilog_instances">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_instances</span></span><a class="headerlink" href="#rtl.testbench.testbench.verilog_instances" title="Link to this definition"></a></dt>
<dd><p>Verilog instances Bundle to be added to tesbench</p>
<p>Todo
Need to handle VHDL instance too.</p>
</dd></dl>

</dd></dl>

<section id="module-common">
<span id="module-rtl.module_common"></span><h2>Module common<a class="headerlink" href="#module-common" title="Link to this heading"></a></h2>
<p>Class containing common properties and methods for all language dependent modules</p>
<p>Initially written by Marko Kosunen, 28.10.2022</p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.module_common.module_common">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.module_common.</span></span><span class="sig-name descname"><span class="pre">module_common</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/module_common.html#module_common"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.module_common.module_common" title="Link to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – <dl class="simple">
<dt>file: str</dt><dd><p>Verilog file containing the module</p>
</dd>
<dt>name: str</dt><dd><p>Name of the module</p>
</dd>
<dt>instname: str, self.name</dt><dd><p>Name of the instance</p>
</dd>
<dt>lang: str, language of the module ‘sv’ | ‘vhdl’ not supported yet.</dt><dd><p>Default: ‘sv’</p>
</dd>
</dl>
</p>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.contents">
<em class="property"><span class="pre">abstract</span><span class="w"> </span><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">contents</span></span><a class="headerlink" href="#rtl.module_common.module_common.contents" title="Link to this definition"></a></dt>
<dd><p>Contents of the module. String containing the Verilog code after
the module definition.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.definition">
<em class="property"><span class="pre">abstract</span><span class="w"> </span><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">definition</span></span><a class="headerlink" href="#rtl.module_common.module_common.definition" title="Link to this definition"></a></dt>
<dd><p>Module definition part extracted for the file. Contains parameters and
IO definitions.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.module_common.module_common.export">
<em class="property"><span class="pre">abstract</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/module_common.html#module_common.export"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.module_common.module_common.export" title="Link to this definition"></a></dt>
<dd><p>Method to export the module to a given file.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – force: Bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.instname">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">instname</span></span><a class="headerlink" href="#rtl.module_common.module_common.instname" title="Link to this definition"></a></dt>
<dd><p>Name of the instance, when instantiated inside other module.</p>
<p>Default: <cite>self.name_DUT</cite></p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.io_signals">
<em class="property"><span class="pre">abstract</span><span class="w"> </span><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">io_signals</span></span><a class="headerlink" href="#rtl.module_common.module_common.io_signals" title="Link to this definition"></a></dt>
<dd><p>Bundle containing the signal connectors for IO connections.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.ios">
<em class="property"><span class="pre">abstract</span><span class="w"> </span><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ios</span></span><a class="headerlink" href="#rtl.module_common.module_common.ios" title="Link to this definition"></a></dt>
<dd><p>Connector bundle containing connectors for all module IOS.
All the IOs are connected to signal connectors that
have the same name than the IOs. This is due to fact the we have decided
that all signals are connectors.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.lang">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">lang</span></span><a class="headerlink" href="#rtl.module_common.module_common.lang" title="Link to this definition"></a></dt>
<dd><p>Description language used.</p>
<p>Default: <cite>sv</cite></p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.name">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">name</span></span><a class="headerlink" href="#rtl.module_common.module_common.name" title="Link to this definition"></a></dt>
<dd><p>Name of the module. Derived from the file name.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.parameters">
<em class="property"><span class="pre">abstract</span><span class="w"> </span><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parameters</span></span><a class="headerlink" href="#rtl.module_common.module_common.parameters" title="Link to this definition"></a></dt>
<dd><p>Parameters of the verilog module. Bundle of values of type string.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.verilog_instance">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_instance</span></span><a class="headerlink" href="#rtl.module_common.module_common.verilog_instance" title="Link to this definition"></a></dt>
<dd><p>Instantioation string of the module/entity for use inside of verilog modules.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module_common.module_common.vhdl_instance">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdl_instance</span></span><a class="headerlink" href="#rtl.module_common.module_common.vhdl_instance" title="Link to this definition"></a></dt>
<dd><p>Instantiation string of the module/entity for use inside of vhdl entities.</p>
</dd></dl>

</dd></dl>

<section id="module">
<span id="module-rtl.module"></span><h2>Module<a class="headerlink" href="#module" title="Link to this heading"></a></h2>
<p>Module import features for RTL simulation package of
The System Development Kit. ‘Module’ represents verilog
module or VHDL entity.</p>
<p>Provides utilities to import Verilog modules to
python environment.</p>
<p>Initially written by Marko Kosunen, 2017</p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.module.module">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.module.</span></span><span class="sig-name descname"><span class="pre">module</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/module.html#module"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.module.module" title="Link to this definition"></a></dt>
<dd><p>Currently module class is just an alias for verilog_module.</p>
<p>Executes init of module_common, thus having the same attributes and
parameters.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – See module module_common</p>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.module.contents">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">contents</span></span><a class="headerlink" href="#rtl.module.module.contents" title="Link to this definition"></a></dt>
<dd><p>Contents of the module. String containing the Verilog code after
the module definition.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.module.definition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">definition</span></span><a class="headerlink" href="#rtl.module.module.definition" title="Link to this definition"></a></dt>
<dd><p>Module definition part extracted for the file. Contains parameters and
IO definitions.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.module.directives">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">directives</span></span><a class="headerlink" href="#rtl.module.module.directives" title="Link to this definition"></a></dt>
<dd><p>Verilog directives affecting the whole module.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.module.module.export">
<span class="sig-name descname"><span class="pre">export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/module.html#module.export"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.module.module.export" title="Link to this definition"></a></dt>
<dd><p>Method to export the module to a given file.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – force: Bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.module.header">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">header</span></span><a class="headerlink" href="#rtl.module.module.header" title="Link to this definition"></a></dt>
<dd><p>Header configuring the e.g. libraries if needed</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.module.instance">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">instance</span></span><a class="headerlink" href="#rtl.module.module.instance" title="Link to this definition"></a></dt>
<dd><p>Instantiation string of the module. Can be used inside of the other modules.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.module.io_signals">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">io_signals</span></span><a class="headerlink" href="#rtl.module.module.io_signals" title="Link to this definition"></a></dt>
<dd><p>Bundle containing the signal connectors for IO connections.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.module.ios">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ios</span></span><a class="headerlink" href="#rtl.module.module.ios" title="Link to this definition"></a></dt>
<dd><p>Connector bundle containing connectors for all module IOS.
All the IOs are connected to signal connectors that
have the same name than the IOs. This is due to fact the we have decided
that all signals are connectors.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.module.langmodule">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">langmodule</span></span><a class="headerlink" href="#rtl.module.module.langmodule" title="Link to this definition"></a></dt>
<dd><p>The language specific operation is defined with an instance of
language specific class. Properties and methods return values from that class.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.module.parameters">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parameters</span></span><a class="headerlink" href="#rtl.module.module.parameters" title="Link to this definition"></a></dt>
<dd><p>Parameters of the verilog module. Bundle of values of type string.</p>
</dd></dl>

</dd></dl>

<section id="system-verilog-class">
<span id="module-rtl.sv.sv"></span><h2>System verilog class<a class="headerlink" href="#system-verilog-class" title="Link to this heading"></a></h2>
<p>This mixin class contains all system verilog and verilog related properties that
are used by simulator specific classes.</p>
<p>Initially written by Marko Kosunen 30.10.20200, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a></p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.sv.sv.sv">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.sv.sv.</span></span><span class="sig-name descname"><span class="pre">sv</span></span><a class="reference internal" href="../_modules/rtl/sv/sv.html#sv"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.sv.sv" title="Link to this definition"></a></dt>
<dd><dl class="py method">
<dt class="sig sig-object py" id="rtl.sv.sv.sv.sv_create_connectors">
<span class="sig-name descname"><span class="pre">sv_create_connectors</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/sv.html#sv.sv_create_connectors"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.sv.sv.sv_create_connectors" title="Link to this definition"></a></dt>
<dd><p>Cretes verilog connector definitions from
1) From a iofile that is provided in the Data
attribute of an IO.
2) IOS of the verilog DUT</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.sv.sv.vlogcompargs">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogcompargs</span></span><a class="headerlink" href="#rtl.sv.sv.sv.vlogcompargs" title="Link to this definition"></a></dt>
<dd><p>List of arguments passed to the simulator
during the verilog compilation</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.sv.sv.vlogext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogext</span></span><a class="headerlink" href="#rtl.sv.sv.sv.vlogext" title="Link to this definition"></a></dt>
<dd><p>File extension for verilog files</p>
<p>Default is ‘.sv’, but this can be overridden to support, e.g.
generators like Chisel that always use the ‘.v’ prefix.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.sv.sv.vlogmodulefiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogmodulefiles</span></span><a class="headerlink" href="#rtl.sv.sv.sv.vlogmodulefiles" title="Link to this definition"></a></dt>
<dd><p>List of verilog modules to be compiled in addition of DUT</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.sv.sv.vlogsimargs">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogsimargs</span></span><a class="headerlink" href="#rtl.sv.sv.sv.vlogsimargs" title="Link to this definition"></a></dt>
<dd><p>Custom parameters for verilog simulation
Provide as a list of strings</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.sv.sv.vlogsimtb">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogsimtb</span></span><a class="headerlink" href="#rtl.sv.sv.sv.vlogsimtb" title="Link to this definition"></a></dt>
<dd><p>Name of the Verilog testbench</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.sv.sv.vlogsrc">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogsrc</span></span><a class="headerlink" href="#rtl.sv.sv.sv.vlogsrc" title="Link to this definition"></a></dt>
<dd><p>Verilog source file
self.vlogsrcpath/self.name.sv</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>self.vlogsrcpath + ‘/’ + self.name + self.vlogext</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.sv.sv.vlogsrcpath">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogsrcpath</span></span><a class="headerlink" href="#rtl.sv.sv.sv.vlogsrcpath" title="Link to this definition"></a></dt>
<dd><p>Search path for the verilogfiles
self.entitypath/sv</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>self.entitypath/sv</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<section id="verilog-module">
<span id="module-rtl.sv.verilog_module"></span><h2>Verilog Module<a class="headerlink" href="#verilog-module" title="Link to this heading"></a></h2>
<p>Verilog module import features for RTL simulation package of
The System Development Kit.</p>
<p>Provides utilities to import Verilog modules to
python environment.</p>
<p>Initially written by Marko Kosunen, 2017</p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.sv.verilog_module.verilog_module">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.sv.verilog_module.</span></span><span class="sig-name descname"><span class="pre">verilog_module</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_module.html#verilog_module"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_module.verilog_module" title="Link to this definition"></a></dt>
<dd><p>Objective:</p>
<ol class="arabic simple">
<li><ol class="loweralpha simple">
<li><p>Collect IO’s to database</p></li>
<li><p>collect parameters to dict</p></li>
</ol>
</li>
<li><p>Reconstruct the module definition</p></li>
<li><ol class="loweralpha simple">
<li><p>Implement methods provide sinal connections</p></li>
<li><p>Implement methods to provide parameter assingments</p></li>
</ol>
</li>
<li><p>Create a method to create assigned module            definition, where signals are
a) assigned by name
b) to arbitrary name vector.</p></li>
<li><p>Add contents, if required, and include that to definition</p></li>
</ol>
<p>Executes init of module_common, thus having the same attributes and
parameters.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – See module module_common</p>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_module.verilog_module.contents">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">contents</span></span><a class="headerlink" href="#rtl.sv.verilog_module.verilog_module.contents" title="Link to this definition"></a></dt>
<dd><p>Contents of the module. String containing the Verilog code after
the module definition.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_module.verilog_module.definition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">definition</span></span><a class="headerlink" href="#rtl.sv.verilog_module.verilog_module.definition" title="Link to this definition"></a></dt>
<dd><p>Module definition part extracted for the file. Contains parameters and
IO definitions.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.sv.verilog_module.verilog_module.export">
<span class="sig-name descname"><span class="pre">export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_module.html#verilog_module.export"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_module.verilog_module.export" title="Link to this definition"></a></dt>
<dd><p>Method to export the module. Exports self.headers+self.definition to a given file.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – force: Bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_module.verilog_module.header">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">header</span></span><a class="headerlink" href="#rtl.sv.verilog_module.verilog_module.header" title="Link to this definition"></a></dt>
<dd><p>Header configuring the e.g. libraries if needed</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_module.verilog_module.io_signals">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">io_signals</span></span><a class="headerlink" href="#rtl.sv.verilog_module.verilog_module.io_signals" title="Link to this definition"></a></dt>
<dd><p>Bundle containing the signal connectors for IO connections.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_module.verilog_module.ios">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ios</span></span><a class="headerlink" href="#rtl.sv.verilog_module.verilog_module.ios" title="Link to this definition"></a></dt>
<dd><p>Verilog connector bundle containing connectors for all module IOS.
All the IOs are connected to signal connectors that
have the same name than the IOs. This is due to fact the we have decided
that all signals are connectors.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_module.verilog_module.parameters">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parameters</span></span><a class="headerlink" href="#rtl.sv.verilog_module.verilog_module.parameters" title="Link to this definition"></a></dt>
<dd><p>Parameters of the verilog module. Bundle of values of type string.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_module.verilog_module.verilog_instance">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_instance</span></span><a class="headerlink" href="#rtl.sv.verilog_module.verilog_module.verilog_instance" title="Link to this definition"></a></dt>
<dd><p>Instantioation string of the module. Can be used inside of the other modules.</p>
</dd></dl>

</dd></dl>

<section id="verilog-testbench">
<span id="module-rtl.sv.verilog_testbench"></span><h2>verilog_testbench<a class="headerlink" href="#verilog-testbench" title="Link to this heading"></a></h2>
<p>Verilog testbench generator utility module for TheSyDeKick. Documentation provided in ‘testbench’ class</p>
<p>Extends <cite>testbench_common</cite>.</p>
<p>Initially written by Marko Kosunen 20190108, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a>
Refactored from ‘testbench’ by Marko Kosunen 20221119, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a></p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.sv.verilog_testbench.</span></span><span class="sig-name descname"><span class="pre">verilog_testbench</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_testbench.html#verilog_testbench"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench" title="Link to this definition"></a></dt>
<dd><p>Verilog testbench class.</p>
<p>Executes init of testbench_common, thus having the same attributes and
parameters.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – See module module_common</p>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.assignments">
<span class="sig-name descname"><span class="pre">assignments</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_testbench.html#verilog_testbench.assignments"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.assignments" title="Link to this definition"></a></dt>
<dd><p>Wire assingment strings</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.clock_definition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">clock_definition</span></span><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.clock_definition" title="Link to this definition"></a></dt>
<dd><p>Clock definition string</p>
<p>Todo
Create append mechanism to add more clocks.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.connect_inputs">
<span class="sig-name descname"><span class="pre">connect_inputs</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_testbench.html#verilog_testbench.connect_inputs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.connect_inputs" title="Link to this definition"></a></dt>
<dd><p>Define connections to DUT inputs.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.connector_definitions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">connector_definitions</span></span><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.connector_definitions" title="Link to this definition"></a></dt>
<dd><p>Verilog register and wire definition strings</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.content_parameters">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">content_parameters</span></span><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.content_parameters" title="Link to this definition"></a></dt>
<dd><p>Parameters used inside the testbench</p>
<p>Dict :  {name: (type,value)}</p>
<p class="rubric">Example</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="p">{</span><span class="s1">&#39;c_Ts&#39;</span><span class="p">:</span> <span class="p">(</span><span class="s1">&#39;integer&#39;</span><span class="p">,</span><span class="s1">&#39;1/(g_Rs*1e-12)&#39;</span><span class="p">)}</span>
</pre></div>
</div>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.define_testbench">
<span class="sig-name descname"><span class="pre">define_testbench</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_testbench.html#verilog_testbench.define_testbench"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.define_testbench" title="Link to this definition"></a></dt>
<dd><p>Defines the tb connectivity, creates reset and clock, and initializes them to zero</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.end_condition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">end_condition</span></span><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.end_condition" title="Link to this definition"></a></dt>
<dd><p>Verilog structure for custom finish of the simulation.
Default: ‘’</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.generate_contents">
<span class="sig-name descname"><span class="pre">generate_contents</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_testbench.html#verilog_testbench.generate_contents"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.generate_contents" title="Link to this definition"></a></dt>
<dd><p>This is the method to generate testbench contents. Override if needed
Contents of the testbench is constructed from attributes in the
following order</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>   <span class="bp">self</span><span class="o">.</span><span class="n">parameter_definitions</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">connector_definitions</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">assignments</span><span class="p">()</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">iofile_definitions</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">misccmd</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">dumpfile</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">dut_instance</span><span class="o">.</span><span class="n">verilog_instance</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">verilog_instance_members</span><span class="o">.</span><span class="n">items</span><span class="p">()</span><span class="o">.</span><span class="n">instance</span> <span class="p">(</span><span class="k">for</span> <span class="nb">all</span> <span class="n">members</span><span class="p">)</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">connectors</span><span class="o">.</span><span class="n">verilog_inits</span><span class="p">()</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">iofiles</span><span class="o">.</span><span class="n">Members</span><span class="o">.</span><span class="n">items</span><span class="p">()</span><span class="o">.</span><span class="n">rtl_io</span> <span class="p">(</span><span class="k">for</span> <span class="nb">all</span> <span class="n">members</span><span class="p">)</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">iofile</span><span class="o">.</span><span class="n">close</span> <span class="p">(</span><span class="k">for</span> <span class="nb">all</span> <span class="n">members</span><span class="p">)</span>

<span class="n">Addtional</span> <span class="n">code</span> <span class="n">may</span> <span class="n">be</span> <span class="n">currently</span> <span class="n">injected</span> <span class="n">by</span> <span class="n">appending</span> <span class="n">desired</span>
<span class="n">strings</span> <span class="p">(</span><span class="n">Verilog</span> <span class="n">sytax</span><span class="p">)</span> <span class="n">to</span> <span class="n">the</span> <span class="n">relevant</span> <span class="n">string</span> <span class="n">attributes</span><span class="o">.</span>
</pre></div>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.iofile_close">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">iofile_close</span></span><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.iofile_close" title="Link to this definition"></a></dt>
<dd><p>File close procedure for all IO files.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.iofile_definitions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">iofile_definitions</span></span><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.iofile_definitions" title="Link to this definition"></a></dt>
<dd><p>IOfile definition strings</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.misccmd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">misccmd</span></span><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.misccmd" title="Link to this definition"></a></dt>
<dd><p>String</p>
<p>Miscellaneous command string corresponding to self.rtlmisc -list in
the parent entity.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_testbench.verilog_testbench.parameter_definitions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parameter_definitions</span></span><a class="headerlink" href="#rtl.sv.verilog_testbench.verilog_testbench.parameter_definitions" title="Link to this definition"></a></dt>
<dd><p>Parameter  and variable definition strings of the testbench</p>
</dd></dl>

</dd></dl>

<section id="verilog-connector">
<span id="module-rtl.sv.verilog_connector"></span><h2>Verilog connector<a class="headerlink" href="#verilog-connector" title="Link to this heading"></a></h2>
<p>Class for describing signals in wide sense, including IO’s</p>
<p>Written by Marko Kosunen 20190109 <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a></p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.sv.verilog_connector.verilog_connector">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.sv.verilog_connector.</span></span><span class="sig-name descname"><span class="pre">verilog_connector</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_connector.html#verilog_connector"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_connector.verilog_connector" title="Link to this definition"></a></dt>
<dd><p>Executes init of connector_common, thus having the same attributes and
parameters.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – See module module_common</p>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_connector.verilog_connector.assignment">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">assignment</span></span><a class="headerlink" href="#rtl.sv.verilog_connector.verilog_connector.assignment" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.sv.verilog_connector.verilog_connector.bassign">
<span class="sig-name descname"><span class="pre">bassign</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_connector.html#verilog_connector.bassign"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_connector.verilog_connector.bassign" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_connector.verilog_connector.definition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">definition</span></span><a class="headerlink" href="#rtl.sv.verilog_connector.verilog_connector.definition" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_connector.verilog_connector.initialization">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">initialization</span></span><a class="headerlink" href="#rtl.sv.verilog_connector.verilog_connector.initialization" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_connector.verilog_connector.ioformat">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ioformat</span></span><a class="headerlink" href="#rtl.sv.verilog_connector.verilog_connector.ioformat" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.sv.verilog_connector.verilog_connector.nbassign">
<span class="sig-name descname"><span class="pre">nbassign</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/sv/verilog_connector.html#verilog_connector.nbassign"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.sv.verilog_connector.verilog_connector.nbassign" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.sv.verilog_connector.verilog_connector.type">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">type</span></span><a class="headerlink" href="#rtl.sv.verilog_connector.verilog_connector.type" title="Link to this definition"></a></dt>
<dd><p>Type defaults to None mening that all signals are handled as unsigned integers.
Can be explicitly set to ‘signed’ if needed for type conversion of the output signals.</p>
</dd></dl>

</dd></dl>

<section id="vhdl-class">
<span id="module-rtl.vhdl.vhdl"></span><h2>VHDL class<a class="headerlink" href="#vhdl-class" title="Link to this heading"></a></h2>
<p>This mixin contains all VHDL related properties that
are used by the simulator specific classes.</p>
<p>Initially written by Marko Kosunen 30.10.20200, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a></p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl.vhdl">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.vhdl.vhdl.</span></span><span class="sig-name descname"><span class="pre">vhdl</span></span><a class="reference internal" href="../_modules/rtl/vhdl/vhdl.html#vhdl"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.vhdl.vhdl.vhdl" title="Link to this definition"></a></dt>
<dd><dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl.vhdl.vhdlcompargs">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlcompargs</span></span><a class="headerlink" href="#rtl.vhdl.vhdl.vhdl.vhdlcompargs" title="Link to this definition"></a></dt>
<dd><p>List of arguments passed to the simulator
during VHDL compilation</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl.vhdl.vhdlentityfiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlentityfiles</span></span><a class="headerlink" href="#rtl.vhdl.vhdl.vhdl.vhdlentityfiles" title="Link to this definition"></a></dt>
<dd><p>List of VHDL entity files to be compiled in addition to DUT</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl.vhdl.vhdlext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlext</span></span><a class="headerlink" href="#rtl.vhdl.vhdl.vhdl.vhdlext" title="Link to this definition"></a></dt>
<dd><p>File extension for verilog files</p>
<p>Default is ‘.vhd’, but this can be overridden.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl.vhdl.vhdlsimargs">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlsimargs</span></span><a class="headerlink" href="#rtl.vhdl.vhdl.vhdl.vhdlsimargs" title="Link to this definition"></a></dt>
<dd><p>Custom parameters for VHDL simulation
Provide as a list of strings</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl.vhdl.vhdlsimtb">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlsimtb</span></span><a class="headerlink" href="#rtl.vhdl.vhdl.vhdl.vhdlsimtb" title="Link to this definition"></a></dt>
<dd><p>Name of the VHDL testbench</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl.vhdl.vhdlsrc">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlsrc</span></span><a class="headerlink" href="#rtl.vhdl.vhdl.vhdl.vhdlsrc" title="Link to this definition"></a></dt>
<dd><p>VHDL source file
self.vhdlsrcpath/self.name.vhd’</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>self.vhdlsrcpath + ‘/’ + self.name + ‘.vhd’</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl.vhdl.vhdlsrcpath">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlsrcpath</span></span><a class="headerlink" href="#rtl.vhdl.vhdl.vhdl.vhdlsrcpath" title="Link to this definition"></a></dt>
<dd><p>VHDL search path
self.entitypath/vhdl</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>self.entitypath/vhdl</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<section id="vhdl-entity">
<span id="module-rtl.vhdl.vhdl_entity"></span><h2>VHDL_entity<a class="headerlink" href="#vhdl-entity" title="Link to this heading"></a></h2>
<p>VHDL import features for RTL simulation package of The System Development Kit</p>
<p>Provides utilities to import VHDL entities to
python environment. Imported VHDL entities will be instantiated as verilog modules,
and are intended to be simulated within verilog testbench with simulator supporting
cross language compilations.</p>
<p>Initially written by Marko Kosunen, 2017</p>
<p>Transferred from VHDL package in Dec 2019</p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl_entity.vhdl_entity">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.vhdl.vhdl_entity.</span></span><span class="sig-name descname"><span class="pre">vhdl_entity</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/vhdl/vhdl_entity.html#vhdl_entity"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.vhdl.vhdl_entity.vhdl_entity" title="Link to this definition"></a></dt>
<dd><p>Objective:</p>
<ol class="arabic simple">
<li><ol class="loweralpha simple">
<li><p>Collect IO’s to database</p></li>
<li><p>collect parameters to dict</p></li>
</ol>
</li>
<li><p>Reconstruct the entity definition</p></li>
<li><ol class="loweralpha simple">
<li><p>Implement methods provide signal connections</p></li>
<li><p>Implement methods to provide generic assingments</p></li>
</ol>
</li>
<li><p>Create a method to create assigned module            definition, where signals are
a) assigned by name
b) to arbitrary name vector.</p></li>
<li><p>Add contents, if required, and include that to definition</p></li>
</ol>
<p>Executes init of module_common, thus having the same attributes and
parameters.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – See module module_common</p>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl_entity.vhdl_entity.contents">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">contents</span></span><a class="headerlink" href="#rtl.vhdl.vhdl_entity.vhdl_entity.contents" title="Link to this definition"></a></dt>
<dd><p>Contents is extracted. We do not know what to do with it yet.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl_entity.vhdl_entity.definition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">definition</span></span><a class="headerlink" href="#rtl.vhdl.vhdl_entity.vhdl_entity.definition" title="Link to this definition"></a></dt>
<dd><p>Entity definition part extracted for the file. Contains generics and
IO definitions.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl_entity.vhdl_entity.export">
<span class="sig-name descname"><span class="pre">export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/vhdl/vhdl_entity.html#vhdl_entity.export"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.vhdl.vhdl_entity.vhdl_entity.export" title="Link to this definition"></a></dt>
<dd><p>Method to export the module. Exports self.headers+self.definition to a given file.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – force: Bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl_entity.vhdl_entity.header">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">header</span></span><a class="headerlink" href="#rtl.vhdl.vhdl_entity.vhdl_entity.header" title="Link to this definition"></a></dt>
<dd><p>Header configuring the e.g. libraries if needed</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl_entity.vhdl_entity.io_signals">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">io_signals</span></span><a class="headerlink" href="#rtl.vhdl.vhdl_entity.vhdl_entity.io_signals" title="Link to this definition"></a></dt>
<dd><p>Bundle containing the signal connectors for IO connections.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl_entity.vhdl_entity.ios">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ios</span></span><a class="headerlink" href="#rtl.vhdl.vhdl_entity.vhdl_entity.ios" title="Link to this definition"></a></dt>
<dd><p>Rtl connector bundle containing connectors for all module IOS.
All the IOs are connected to signal connectors that
have the same name than the IOs. This is due to fact the we have decided
that all signals are connectors.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.vhdl.vhdl_entity.vhdl_entity.parameters">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parameters</span></span><a class="headerlink" href="#rtl.vhdl.vhdl_entity.vhdl_entity.parameters" title="Link to this definition"></a></dt>
<dd><p>Generics of the VHDL entity</p>
</dd></dl>

</dd></dl>

<section id="icarus">
<span id="module-rtl.icarus.icarus"></span><h2>Icarus<a class="headerlink" href="#icarus" title="Link to this heading"></a></h2>
<p>Icarus is a mixin class used to provide simulator specific
properties and methods for RTL class</p>
<p>Initially written by Marko Kosunen 20221030</p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.icarus.icarus.icarus">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.icarus.icarus.</span></span><span class="sig-name descname"><span class="pre">icarus</span></span><a class="reference internal" href="../_modules/rtl/icarus/icarus.html#icarus"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.icarus.icarus.icarus" title="Link to this definition"></a></dt>
<dd><dl class="py property">
<dt class="sig sig-object py" id="rtl.icarus.icarus.icarus.icarus_controlfilepaths">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">icarus_controlfilepaths</span></span><a class="headerlink" href="#rtl.icarus.icarus.icarus.icarus_controlfilepaths" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.icarus.icarus.icarus.icarus_dofilepaths">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">icarus_dofilepaths</span></span><a class="headerlink" href="#rtl.icarus.icarus.icarus.icarus_dofilepaths" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.icarus.icarus.icarus.icarus_rtlcmd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">icarus_rtlcmd</span></span><a class="headerlink" href="#rtl.icarus.icarus.icarus.icarus_rtlcmd" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.icarus.icarus.icarus.icarus_simdut">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">icarus_simdut</span></span><a class="headerlink" href="#rtl.icarus.icarus.icarus.icarus_simdut" title="Link to this definition"></a></dt>
<dd><p>Source file for Device Under Test in simulations directory</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><ul class="simple">
<li><p><em>self.rtlsimpath + self.name + self.vlogext for ‘sv’ model</em></p></li>
<li><p><em>self.rtlsimpath + self.name + ‘.vhd’ for ‘vhdl’ model</em></p></li>
</ul>
</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.icarus.icarus.icarus.icarus_simtb">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">icarus_simtb</span></span><a class="headerlink" href="#rtl.icarus.icarus.icarus.icarus_simtb" title="Link to this definition"></a></dt>
<dd><p>Icarus Testbench source file in simulations directory.</p>
<p>This file and it’s format is dependent on the language(s)
supported by the simulator. Currently we have support only for verilog testbenches.</p>
</dd></dl>

</dd></dl>

<section id="questasim">
<span id="module-rtl.questasim.questasim"></span><h2>Questasim<a class="headerlink" href="#questasim" title="Link to this heading"></a></h2>
<p>Questasim is a mixin class it is used to provide simulator specific
properties and methods for RTL class</p>
<p>Initially written by Marko kosunen 20221030</p>
</section>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.questasim.questasim.questasim">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.questasim.questasim.</span></span><span class="sig-name descname"><span class="pre">questasim</span></span><a class="reference internal" href="../_modules/rtl/questasim/questasim.html#questasim"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.questasim.questasim.questasim" title="Link to this definition"></a></dt>
<dd><dl class="py property">
<dt class="sig sig-object py" id="rtl.questasim.questasim.questasim.questasim_controlfilepaths">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">questasim_controlfilepaths</span></span><a class="headerlink" href="#rtl.questasim.questasim.questasim.questasim_controlfilepaths" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.questasim.questasim.questasim.questasim_dofilepaths">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">questasim_dofilepaths</span></span><a class="headerlink" href="#rtl.questasim.questasim.questasim.questasim_dofilepaths" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.questasim.questasim.questasim.questasim_rtlcmd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">questasim_rtlcmd</span></span><a class="headerlink" href="#rtl.questasim.questasim.questasim.questasim_rtlcmd" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.questasim.questasim.questasim.questasim_sim_opt_dict">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">questasim_sim_opt_dict</span></span><a class="headerlink" href="#rtl.questasim.questasim.questasim.questasim_sim_opt_dict" title="Link to this definition"></a></dt>
<dd><p>Preset dictionary for running optimization on the simulation.</p>
<ul class="simple">
<li><p>‘no-opt’ - no optimizations, full visibility to signals</p></li>
<li><p>‘full-opt’ - fully optimized, might lose visibility to a lot of signals. Simulation may not work.</p></li>
<li><dl class="simple">
<dt>‘default’ - not optimized simulation for interactive sims,</dt><dd><p>optimized with full visibility for non-interactive sims</p>
</dd>
</dl>
</li>
<li><p>‘top-visible’ - optimized while keeping top level (testbench) signals.</p></li>
<li><p>‘top-dut-visible’ - optimized while keeping top level (testbench) and DUT signals on the first hierarchy level</p></li>
</ul>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.questasim.questasim.questasim.questasim_simdut">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">questasim_simdut</span></span><a class="headerlink" href="#rtl.questasim.questasim.questasim.questasim_simdut" title="Link to this definition"></a></dt>
<dd><p>Source file for Device Under Test in simulations directory</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><ul class="simple">
<li><p><em>self.rtlsimpath + self.name + self.vlogext for ‘sv’ model</em></p></li>
<li><p><em>self.rtlsimpath + self.name + ‘.vhd’ for ‘vhdl’ model</em></p></li>
</ul>
</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.questasim.questasim.questasim.questasim_simtb">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">questasim_simtb</span></span><a class="headerlink" href="#rtl.questasim.questasim.questasim.questasim_simtb" title="Link to this definition"></a></dt>
<dd><p>Questasim testbench source file in simulations directory.</p>
<p>This file and it’s format is dependent on the language(s)
supported by the simulator. Currently we have support only for verilog testbenches.</p>
</dd></dl>

</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="sections.html" class="btn btn-neutral float-left" title="RTL Documentation" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="examples.html" class="btn btn-neutral float-right" title="RTL simulation examples" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019 TheSyDeKick Community.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>