

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Wed Jun 26 20:09:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+-----------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+----------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|         ?|  4900 ~ 66588972|          -|          -|     ?|        no|
        | + NEURONS_LOOP    |      896|   8389888|        7 ~ 65546|          -|          -|   128|        no|
        | + NEURONS_LOOP    |      768|  12583488|      12 ~ 196617|          -|          -|    64|        no|
        | + NEURONS_LOOP    |      384|   6291744|      12 ~ 196617|          -|          -|    32|        no|
        | + NEURONS_LOOP    |      768|  12583488|      12 ~ 196617|          -|          -|    64|        no|
        | + NEURONS_LOOP    |     1536|  25166976|      12 ~ 196617|          -|          -|   128|        no|
        | + NEURONS_LOOP    |       96|   1572936|      12 ~ 196617|          -|          -|     8|        no|
        +-------------------+---------+----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 14 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 5 
14 --> 15 24 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 14 
24 --> 25 
25 --> 26 35 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 25 
35 --> 36 
36 --> 37 46 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 36 
46 --> 47 
47 --> 48 57 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 47 
57 --> 58 
58 --> 59 68 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 58 
68 --> 69 
69 --> 70 
70 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%output_buffer_data_loc = alloca i64 1"   --->   Operation 71 'alloca' 'output_buffer_data_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv4_i11_i_loc = alloca i64 1"   --->   Operation 72 'alloca' 'conv4_i11_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [src/RNI.cpp:16]   --->   Operation 73 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_data_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_keep_V"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_strb_V"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_8, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_data_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_keep_V"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_strb_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%input_list = alloca i64 1" [src/RNI.cpp:32]   --->   Operation 90 'alloca' 'input_list' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%output_list = alloca i64 1" [src/RNI.cpp:38]   --->   Operation 91 'alloca' 'output_list' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%input_list_1 = getelementptr i1 %input_list, i64 0, i64 0"   --->   Operation 92 'getelementptr' 'input_list_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%output_list_1 = getelementptr i1 %output_list, i64 0, i64 0"   --->   Operation 93 'getelementptr' 'output_list_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_2" [src/RNI.cpp:26]   --->   Operation 94 'specaxissidechannel' 'specaxissidechannel_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty" [src/RNI.cpp:26]   --->   Operation 95 'specaxissidechannel' 'specaxissidechannel_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_33_2" [src/RNI.cpp:26]   --->   Operation 96 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln32 = store i1 0, i3 %input_list_1" [src/RNI.cpp:32]   --->   Operation 97 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln38 = store i1 0, i3 %output_list_1" [src/RNI.cpp:38]   --->   Operation 98 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.47>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%empty = read i24 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V" [src/RNI.cpp:30]   --->   Operation 99 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%input_buffer_data = extractvalue i24 %empty" [src/RNI.cpp:30]   --->   Operation 100 'extractvalue' 'input_buffer_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%input_buffer_last = extractvalue i24 %empty" [src/RNI.cpp:30]   --->   Operation 101 'extractvalue' 'input_buffer_last' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (5.47ns)   --->   "%call_ln30 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list" [src/RNI.cpp:30]   --->   Operation 102 'call' 'call_ln30' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_39_3, i1 %output_list"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/RNI.cpp:26]   --->   Operation 104 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln30 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list" [src/RNI.cpp:30]   --->   Operation 105 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_39_3, i1 %output_list"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln74 = br void %for.body.i" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 107 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%neuron_index = phi i8 %add_ln74, void %for.inc55.i, i8 0, void %VITIS_LOOP_33_2" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 108 'phi' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.91ns)   --->   "%icmp_ln74 = icmp_eq  i8 %neuron_index, i8 128" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 109 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.91ns)   --->   "%add_ln74 = add i8 %neuron_index, i8 1" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 110 'add' 'add_ln74' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.body.i.split_ifconv, void %for.body.i230.preheader" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 111 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %neuron_index" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 112 'zext' 'zext_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln74" [src/RNI.cpp:76->src/RNI.cpp:44]   --->   Operation 113 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:76->src/RNI.cpp:44]   --->   Operation 114 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%empty_36 = trunc i8 %neuron_index" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 115 'trunc' 'empty_36' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.58ns)   --->   "%br_ln94 = br void %for.body.i230" [src/RNI.cpp:94->src/RNI.cpp:46]   --->   Operation 116 'br' 'br_ln94' <Predicate = (icmp_ln74)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 117 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:76->src/RNI.cpp:44]   --->   Operation 117 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load, i32 8" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 118 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.87>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 119 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.07ns)   --->   "%add_ln77 = add i17 %sext_ln77, i17 1" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 120 'add' 'add_ln77' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln77, i32 16" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 121 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node shl_ln77)   --->   "%xor_ln77 = xor i16 %NEURONS_MEMBRANE_load, i16 65535" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 122 'xor' 'xor_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node shl_ln77)   --->   "%sext_ln77_3 = sext i16 %xor_ln77" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 123 'sext' 'sext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node shl_ln77)   --->   "%sext_ln77_3cast = trunc i32 %sext_ln77_3" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 124 'trunc' 'sext_ln77_3cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln77 = shl i16 %NEURONS_MEMBRANE_load, i16 %sext_ln77_3cast" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 125 'shl' 'shl_ln77' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln77_4 = sext i17 %add_ln77" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 126 'sext' 'sext_ln77_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln77_4cast = trunc i32 %sext_ln77_4" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 127 'trunc' 'sext_ln77_4cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (3.98ns)   --->   "%ashr_ln77 = ashr i16 %NEURONS_MEMBRANE_load, i16 %sext_ln77_4cast" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 128 'ashr' 'ashr_ln77' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.80ns)   --->   "%select_ln77 = select i1 %tmp, i16 %shl_ln77, i16 %ashr_ln77" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 129 'select' 'select_ln77' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (2.07ns)   --->   "%add_ln77_1 = add i17 %sext_ln77, i17 2" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 130 'add' 'add_ln77_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (2.07ns)   --->   "%sub_ln77 = sub i17 131070, i17 %sext_ln77" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 131 'sub' 'sub_ln77' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.54>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln77)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln77_1, i32 16" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 132 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i16 %select_ln77" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 133 'sext' 'sext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln77_5 = sext i17 %sub_ln77" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 134 'sext' 'sext_ln77_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (4.01ns)   --->   "%shl_ln77_1 = shl i32 %sext_ln77_2, i32 %sext_ln77_5" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 135 'shl' 'shl_ln77_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln77_6 = sext i17 %add_ln77_1" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 136 'sext' 'sext_ln77_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (4.01ns)   --->   "%ashr_ln77_1 = ashr i32 %sext_ln77_2, i32 %sext_ln77_6" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 137 'ashr' 'ashr_ln77_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln77)   --->   "%tmp_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln77_1, i32 4, i32 15" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 138 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln77)   --->   "%tmp_3 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln77_1, i32 4, i32 15" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 139 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln77)   --->   "%select_ln77_1 = select i1 %tmp_1, i12 %tmp_2, i12 %tmp_3" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 140 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln77 = icmp_ne  i12 %select_ln77_1, i12 0" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 141 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln77 = or i1 %icmp_ln77, i1 %tmp_4" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 142 'or' 'or_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln74" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 143 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (3.25ns)   --->   "%weight_index = load i9 %WEIGHTS_INDEX_addr" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 144 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i7 %empty_36" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 145 'zext' 'neuron_index_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (1.87ns)   --->   "%add_i_i67_i = add i8 %neuron_index_cast_cast, i8 1" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 146 'add' 'add_i_i67_i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%conv_i60_i = zext i8 %add_i_i67_i" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 147 'zext' 'conv_i60_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_1 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i60_i" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 148 'getelementptr' 'WEIGHTS_INDEX_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_1" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 149 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>

State 9 <SV = 8> <Delay = 6.78>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 151 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %or_ln77" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 152 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %zext_ln77, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 153 'store' 'store_ln77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_9 : Operation 154 [1/2] (3.25ns)   --->   "%weight_index = load i9 %WEIGHTS_INDEX_addr" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 154 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_9 : Operation 155 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_1" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 155 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_9 : Operation 156 [1/1] (1.94ns)   --->   "%icmp_ln78 = icmp_ult  i15 %weight_index, i15 %WEIGHTS_INDEX_load" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 156 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.end.i, void %for.body31.lr.ph.i" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 157 'br' 'br_ln78' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 158 [2/2] (1.58ns)   --->   "%call_ln78 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i1 %or_ln77, i15 %WEIGHTS_INDEX_load, i1 %input_list, i16 %conv4_i11_i_loc, i8 %WEIGHTS" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 158 'call' 'call_ln78' <Predicate = (icmp_ln78)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.52>
ST_10 : Operation 159 [1/2] (3.52ns)   --->   "%call_ln78 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i1 %or_ln77, i15 %WEIGHTS_INDEX_load, i1 %input_list, i16 %conv4_i11_i_loc, i8 %WEIGHTS" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 159 'call' 'call_ln78' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%conv4_i11_i_loc_load = load i16 %conv4_i11_i_loc"   --->   Operation 160 'load' 'conv4_i11_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln80 = store i16 %conv4_i11_i_loc_load, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 161 'store' 'store_ln80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_11 : Operation 162 [1/1] (1.58ns)   --->   "%br_ln83 = br void %for.end.i" [src/RNI.cpp:83->src/RNI.cpp:44]   --->   Operation 162 'br' 'br_ln83' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 4.39>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83)   --->   "%empty_37 = phi i16 %conv4_i11_i_loc_load, void %for.body31.lr.ph.i, i16 %zext_ln77, void %for.body.i.split_ifconv" [src/RNI.cpp:77->src/RNI.cpp:44]   --->   Operation 163 'phi' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (2.07ns) (out node of the LUT)   --->   "%icmp_ln83 = icmp_sgt  i16 %empty_37, i16 86" [src/RNI.cpp:83->src/RNI.cpp:44]   --->   Operation 164 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.inc55.i, void %if.then.i" [src/RNI.cpp:83->src/RNI.cpp:44]   --->   Operation 165 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln74" [src/RNI.cpp:85->src/RNI.cpp:44]   --->   Operation 166 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln85 = store i1 1, i9 %NEURONS_STATE_addr" [src/RNI.cpp:85->src/RNI.cpp:44]   --->   Operation 167 'store' 'store_ln85' <Predicate = (icmp_ln83)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln86 = store i16 0, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:86->src/RNI.cpp:44]   --->   Operation 168 'store' 'store_ln86' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc55.i" [src/RNI.cpp:87->src/RNI.cpp:44]   --->   Operation 169 'br' 'br_ln87' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body.i" [src/RNI.cpp:74->src/RNI.cpp:44]   --->   Operation 170 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 3.25>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%neuron_index_1 = phi i8 %add_i_i161_i, void %for.inc63.i, i8 128, void %for.body.i230.preheader"   --->   Operation 171 'phi' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (1.91ns)   --->   "%icmp_ln94 = icmp_eq  i8 %neuron_index_1, i8 192" [src/RNI.cpp:94->src/RNI.cpp:46]   --->   Operation 172 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.body.i230.split_ifconv, void %for.inc78.i.preheader" [src/RNI.cpp:94->src/RNI.cpp:46]   --->   Operation 173 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i8 %neuron_index_1" [src/RNI.cpp:94->src/RNI.cpp:46]   --->   Operation 174 'zext' 'zext_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr_1 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln94" [src/RNI.cpp:96->src/RNI.cpp:46]   --->   Operation 175 'getelementptr' 'NEURONS_MEMBRANE_addr_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 176 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:96->src/RNI.cpp:46]   --->   Operation 176 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = (!icmp_ln94)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_14 : Operation 177 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 177 'call' 'call_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 6> <Delay = 3.25>
ST_15 : Operation 178 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:96->src/RNI.cpp:46]   --->   Operation 178 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_1, i32 8" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 179 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 6.87>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i16 %NEURONS_MEMBRANE_load_1" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 180 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (2.07ns)   --->   "%add_ln97 = add i17 %sext_ln97, i17 1" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 181 'add' 'add_ln97' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln97, i32 16" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 182 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node shl_ln97)   --->   "%xor_ln97 = xor i16 %NEURONS_MEMBRANE_load_1, i16 65535" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 183 'xor' 'xor_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node shl_ln97)   --->   "%sext_ln97_3 = sext i16 %xor_ln97" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 184 'sext' 'sext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node shl_ln97)   --->   "%sext_ln97_3cast = trunc i32 %sext_ln97_3" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 185 'trunc' 'sext_ln97_3cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln97 = shl i16 %NEURONS_MEMBRANE_load_1, i16 %sext_ln97_3cast" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 186 'shl' 'shl_ln97' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln97_4 = sext i17 %add_ln97" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 187 'sext' 'sext_ln97_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln97_4cast = trunc i32 %sext_ln97_4" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 188 'trunc' 'sext_ln97_4cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (3.98ns)   --->   "%ashr_ln97 = ashr i16 %NEURONS_MEMBRANE_load_1, i16 %sext_ln97_4cast" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 189 'ashr' 'ashr_ln97' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (0.80ns)   --->   "%select_ln97 = select i1 %tmp_5, i16 %shl_ln97, i16 %ashr_ln97" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 190 'select' 'select_ln97' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (2.07ns)   --->   "%add_ln97_1 = add i17 %sext_ln97, i17 2" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 191 'add' 'add_ln97_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (2.07ns)   --->   "%sub_ln97 = sub i17 131070, i17 %sext_ln97" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 192 'sub' 'sub_ln97' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 6.54>
ST_17 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln97)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln97_1, i32 16" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 193 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln97_2 = sext i16 %select_ln97" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 194 'sext' 'sext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln97_5 = sext i17 %sub_ln97" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 195 'sext' 'sext_ln97_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (4.01ns)   --->   "%shl_ln97_1 = shl i32 %sext_ln97_2, i32 %sext_ln97_5" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 196 'shl' 'shl_ln97_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln97_6 = sext i17 %add_ln97_1" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 197 'sext' 'sext_ln97_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (4.01ns)   --->   "%ashr_ln97_1 = ashr i32 %sext_ln97_2, i32 %sext_ln97_6" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 198 'ashr' 'ashr_ln97_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln97)   --->   "%tmp_7 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln97_1, i32 4, i32 15" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 199 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln97)   --->   "%tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln97_1, i32 4, i32 15" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 200 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln97)   --->   "%select_ln97_1 = select i1 %tmp_6, i12 %tmp_7, i12 %tmp_8" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 201 'select' 'select_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln97 = icmp_ne  i12 %select_ln97_1, i12 0" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 202 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.97ns)   --->   "%or_ln97 = or i1 %icmp_ln97, i1 %tmp_9" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 203 'or' 'or_ln97' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 5.16>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i1 %or_ln97" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 204 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln97 = store i16 %zext_ln97, i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:97->src/RNI.cpp:46]   --->   Operation 205 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_2 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln94" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 206 'getelementptr' 'WEIGHTS_INDEX_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [2/2] (3.25ns)   --->   "%weight_index_5 = load i9 %WEIGHTS_INDEX_addr_2" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 207 'load' 'weight_index_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_18 : Operation 208 [1/1] (1.91ns)   --->   "%add_i_i161_i = add i8 %neuron_index_1, i8 1"   --->   Operation 208 'add' 'add_i_i161_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%conv_i138_i = zext i8 %add_i_i161_i"   --->   Operation 209 'zext' 'conv_i138_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_3 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i138_i"   --->   Operation 210 'getelementptr' 'WEIGHTS_INDEX_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_3"   --->   Operation 211 'load' 'WEIGHTS_INDEX_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>

State 19 <SV = 10> <Delay = 4.84>
ST_19 : Operation 212 [1/2] (3.25ns)   --->   "%weight_index_5 = load i9 %WEIGHTS_INDEX_addr_2" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 212 'load' 'weight_index_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_19 : Operation 213 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_3"   --->   Operation 213 'load' 'WEIGHTS_INDEX_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i15 %weight_index_5" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 214 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 215 [2/2] (1.58ns)   --->   "%call_ln98 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_5, i8 %neuron_index_1, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln98, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 215 'call' 'call_ln98' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 11> <Delay = 0.00>
ST_20 : Operation 216 [1/2] (0.00ns)   --->   "%call_ln98 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_5, i8 %neuron_index_1, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln98, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:98->src/RNI.cpp:46]   --->   Operation 216 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 12> <Delay = 3.25>
ST_21 : Operation 217 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_3 = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:105->src/RNI.cpp:46]   --->   Operation 217 'load' 'NEURONS_MEMBRANE_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>

State 22 <SV = 13> <Delay = 5.33>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/RNI.cpp:94->src/RNI.cpp:46]   --->   Operation 218 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/RNI.cpp:94->src/RNI.cpp:46]   --->   Operation 219 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 220 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_3 = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:105->src/RNI.cpp:46]   --->   Operation 220 'load' 'NEURONS_MEMBRANE_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_22 : Operation 221 [1/1] (2.07ns)   --->   "%icmp_ln105 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_3, i16 86" [src/RNI.cpp:105->src/RNI.cpp:46]   --->   Operation 221 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc63.i, void %if.then53.i" [src/RNI.cpp:105->src/RNI.cpp:46]   --->   Operation 222 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>

State 23 <SV = 14> <Delay = 3.25>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr_1 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln94" [src/RNI.cpp:107->src/RNI.cpp:46]   --->   Operation 223 'getelementptr' 'NEURONS_STATE_addr_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln107 = store i1 1, i9 %NEURONS_STATE_addr_1" [src/RNI.cpp:107->src/RNI.cpp:46]   --->   Operation 224 'store' 'store_ln107' <Predicate = (icmp_ln105)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_23 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln108 = store i16 0, i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:108->src/RNI.cpp:46]   --->   Operation 225 'store' 'store_ln108' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc63.i" [src/RNI.cpp:109->src/RNI.cpp:46]   --->   Operation 226 'br' 'br_ln109' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.body.i230" [src/RNI.cpp:94->src/RNI.cpp:46]   --->   Operation 227 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>

State 24 <SV = 6> <Delay = 1.58>
ST_24 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 228 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 229 [1/1] (1.58ns)   --->   "%br_ln118 = br void %for.body.i266" [src/RNI.cpp:118->src/RNI.cpp:47]   --->   Operation 229 'br' 'br_ln118' <Predicate = true> <Delay = 1.58>

State 25 <SV = 7> <Delay = 3.25>
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "%neuron_index_2 = phi i7 %add_i_i161_i305, void %for.inc63.i341, i7 64, void %for.inc78.i.preheader"   --->   Operation 230 'phi' 'neuron_index_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (1.87ns)   --->   "%icmp_ln118 = icmp_eq  i7 %neuron_index_2, i7 96" [src/RNI.cpp:118->src/RNI.cpp:47]   --->   Operation 231 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.body.i266.split_ifconv, void %for.inc78.i348.preheader" [src/RNI.cpp:118->src/RNI.cpp:47]   --->   Operation 232 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i7 %neuron_index_2" [src/RNI.cpp:118->src/RNI.cpp:47]   --->   Operation 233 'sext' 'sext_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %sext_ln118" [src/RNI.cpp:118->src/RNI.cpp:47]   --->   Operation 234 'zext' 'zext_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr_2 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln118" [src/RNI.cpp:120->src/RNI.cpp:47]   --->   Operation 235 'getelementptr' 'NEURONS_MEMBRANE_addr_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_25 : Operation 236 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_2 = load i9 %NEURONS_MEMBRANE_addr_2" [src/RNI.cpp:120->src/RNI.cpp:47]   --->   Operation 236 'load' 'NEURONS_MEMBRANE_load_2' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_25 : Operation 237 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP3, i1 %NEURONS_STATE"   --->   Operation 237 'call' 'call_ln0' <Predicate = (icmp_ln118)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 8> <Delay = 3.25>
ST_26 : Operation 238 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_2 = load i9 %NEURONS_MEMBRANE_addr_2" [src/RNI.cpp:120->src/RNI.cpp:47]   --->   Operation 238 'load' 'NEURONS_MEMBRANE_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_2, i32 8" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 239 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 27 <SV = 9> <Delay = 6.87>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i16 %NEURONS_MEMBRANE_load_2" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 240 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (2.07ns)   --->   "%add_ln121 = add i17 %sext_ln121, i17 1" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 241 'add' 'add_ln121' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln121, i32 16" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 242 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node shl_ln121)   --->   "%xor_ln121 = xor i16 %NEURONS_MEMBRANE_load_2, i16 65535" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 243 'xor' 'xor_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node shl_ln121)   --->   "%sext_ln121_3 = sext i16 %xor_ln121" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 244 'sext' 'sext_ln121_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node shl_ln121)   --->   "%sext_ln121_3cast = trunc i32 %sext_ln121_3" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 245 'trunc' 'sext_ln121_3cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 246 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln121 = shl i16 %NEURONS_MEMBRANE_load_2, i16 %sext_ln121_3cast" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 246 'shl' 'shl_ln121' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln121_4 = sext i17 %add_ln121" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 247 'sext' 'sext_ln121_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln121_4cast = trunc i32 %sext_ln121_4" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 248 'trunc' 'sext_ln121_4cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 249 [1/1] (3.98ns)   --->   "%ashr_ln121 = ashr i16 %NEURONS_MEMBRANE_load_2, i16 %sext_ln121_4cast" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 249 'ashr' 'ashr_ln121' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 250 [1/1] (0.80ns)   --->   "%select_ln121 = select i1 %tmp_10, i16 %shl_ln121, i16 %ashr_ln121" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 250 'select' 'select_ln121' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 251 [1/1] (2.07ns)   --->   "%add_ln121_1 = add i17 %sext_ln121, i17 2" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 251 'add' 'add_ln121_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [1/1] (2.07ns)   --->   "%sub_ln121 = sub i17 131070, i17 %sext_ln121" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 252 'sub' 'sub_ln121' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 6.54>
ST_28 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln121)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln121_1, i32 16" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 253 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln121_2 = sext i16 %select_ln121" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 254 'sext' 'sext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln121_5 = sext i17 %sub_ln121" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 255 'sext' 'sext_ln121_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 256 [1/1] (4.01ns)   --->   "%shl_ln121_1 = shl i32 %sext_ln121_2, i32 %sext_ln121_5" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 256 'shl' 'shl_ln121_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln121_6 = sext i17 %add_ln121_1" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 257 'sext' 'sext_ln121_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 258 [1/1] (4.01ns)   --->   "%ashr_ln121_1 = ashr i32 %sext_ln121_2, i32 %sext_ln121_6" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 258 'ashr' 'ashr_ln121_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln121)   --->   "%tmp_12 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln121_1, i32 4, i32 15" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 259 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln121)   --->   "%tmp_13 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln121_1, i32 4, i32 15" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 260 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln121)   --->   "%select_ln121_1 = select i1 %tmp_11, i12 %tmp_12, i12 %tmp_13" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 261 'select' 'select_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln121 = icmp_ne  i12 %select_ln121_1, i12 0" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 262 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 263 [1/1] (0.97ns)   --->   "%or_ln121 = or i1 %icmp_ln121, i1 %tmp_14" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 263 'or' 'or_ln121' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 5.12>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i1 %or_ln121" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 264 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln121 = store i16 %zext_ln121, i9 %NEURONS_MEMBRANE_addr_2" [src/RNI.cpp:121->src/RNI.cpp:47]   --->   Operation 265 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_4 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln118" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 266 'getelementptr' 'WEIGHTS_INDEX_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 267 [2/2] (3.25ns)   --->   "%weight_index_7 = load i9 %WEIGHTS_INDEX_addr_4" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 267 'load' 'weight_index_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_29 : Operation 268 [1/1] (1.87ns)   --->   "%add_i_i161_i305 = add i7 %neuron_index_2, i7 1"   --->   Operation 268 'add' 'add_i_i161_i305' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%conv_i138_i306_cast_cast = sext i7 %add_i_i161_i305"   --->   Operation 269 'sext' 'conv_i138_i306_cast_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%conv_i138_i306_cast_cast_cast = zext i8 %conv_i138_i306_cast_cast"   --->   Operation 270 'zext' 'conv_i138_i306_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_5 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i138_i306_cast_cast_cast"   --->   Operation 271 'getelementptr' 'WEIGHTS_INDEX_addr_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 272 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_4 = load i9 %WEIGHTS_INDEX_addr_5"   --->   Operation 272 'load' 'WEIGHTS_INDEX_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>

State 30 <SV = 12> <Delay = 4.84>
ST_30 : Operation 273 [1/2] (3.25ns)   --->   "%weight_index_7 = load i9 %WEIGHTS_INDEX_addr_4" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 273 'load' 'weight_index_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_30 : Operation 274 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_4 = load i9 %WEIGHTS_INDEX_addr_5"   --->   Operation 274 'load' 'WEIGHTS_INDEX_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i15 %weight_index_7" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 275 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 276 [2/2] (1.58ns)   --->   "%call_ln122 = call void @RNI_Pipeline_WEIGHTS_LOOP2, i15 %weight_index_7, i7 %neuron_index_2, i15 %WEIGHTS_INDEX_load_4, i9 %trunc_ln122, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 276 'call' 'call_ln122' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 13> <Delay = 0.00>
ST_31 : Operation 277 [1/2] (0.00ns)   --->   "%call_ln122 = call void @RNI_Pipeline_WEIGHTS_LOOP2, i15 %weight_index_7, i7 %neuron_index_2, i15 %WEIGHTS_INDEX_load_4, i9 %trunc_ln122, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 277 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 14> <Delay = 3.25>
ST_32 : Operation 278 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_4 = load i9 %NEURONS_MEMBRANE_addr_2" [src/RNI.cpp:129->src/RNI.cpp:47]   --->   Operation 278 'load' 'NEURONS_MEMBRANE_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>

State 33 <SV = 15> <Delay = 5.33>
ST_33 : Operation 279 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/RNI.cpp:118->src/RNI.cpp:47]   --->   Operation 279 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 280 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/RNI.cpp:118->src/RNI.cpp:47]   --->   Operation 280 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 281 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_4 = load i9 %NEURONS_MEMBRANE_addr_2" [src/RNI.cpp:129->src/RNI.cpp:47]   --->   Operation 281 'load' 'NEURONS_MEMBRANE_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_33 : Operation 282 [1/1] (2.07ns)   --->   "%icmp_ln129 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_4, i16 86" [src/RNI.cpp:129->src/RNI.cpp:47]   --->   Operation 282 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc63.i341, void %if.then53.i338" [src/RNI.cpp:129->src/RNI.cpp:47]   --->   Operation 283 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 34 <SV = 16> <Delay = 3.25>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr_2 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln118" [src/RNI.cpp:131->src/RNI.cpp:47]   --->   Operation 284 'getelementptr' 'NEURONS_STATE_addr_2' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (2.32ns)   --->   "%store_ln131 = store i1 1, i9 %NEURONS_STATE_addr_2" [src/RNI.cpp:131->src/RNI.cpp:47]   --->   Operation 285 'store' 'store_ln131' <Predicate = (icmp_ln129)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_34 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln132 = store i16 0, i9 %NEURONS_MEMBRANE_addr_2" [src/RNI.cpp:132->src/RNI.cpp:47]   --->   Operation 286 'store' 'store_ln132' <Predicate = (icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_34 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.inc63.i341" [src/RNI.cpp:133->src/RNI.cpp:47]   --->   Operation 287 'br' 'br_ln133' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body.i266" [src/RNI.cpp:118->src/RNI.cpp:47]   --->   Operation 288 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 35 <SV = 8> <Delay = 1.58>
ST_35 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP3, i1 %NEURONS_STATE"   --->   Operation 289 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 290 [1/1] (1.58ns)   --->   "%br_ln142 = br void %for.body.i355" [src/RNI.cpp:142->src/RNI.cpp:48]   --->   Operation 290 'br' 'br_ln142' <Predicate = true> <Delay = 1.58>

State 36 <SV = 9> <Delay = 3.25>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "%neuron_index_3 = phi i9 %add_i_i161_i394, void %for.inc63.i433, i9 224, void %for.inc78.i348.preheader"   --->   Operation 291 'phi' 'neuron_index_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 292 [1/1] (1.82ns)   --->   "%icmp_ln142 = icmp_eq  i9 %neuron_index_3, i9 288" [src/RNI.cpp:142->src/RNI.cpp:48]   --->   Operation 292 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %for.body.i355.split_ifconv, void %for.inc78.i440.preheader" [src/RNI.cpp:142->src/RNI.cpp:48]   --->   Operation 293 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i9 %neuron_index_3" [src/RNI.cpp:142->src/RNI.cpp:48]   --->   Operation 294 'zext' 'zext_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 295 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr_3 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln142" [src/RNI.cpp:144->src/RNI.cpp:48]   --->   Operation 295 'getelementptr' 'NEURONS_MEMBRANE_addr_3' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 296 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_5 = load i9 %NEURONS_MEMBRANE_addr_3" [src/RNI.cpp:144->src/RNI.cpp:48]   --->   Operation 296 'load' 'NEURONS_MEMBRANE_load_5' <Predicate = (!icmp_ln142)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_36 : Operation 297 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP5, i1 %NEURONS_STATE"   --->   Operation 297 'call' 'call_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 10> <Delay = 3.25>
ST_37 : Operation 298 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_5 = load i9 %NEURONS_MEMBRANE_addr_3" [src/RNI.cpp:144->src/RNI.cpp:48]   --->   Operation 298 'load' 'NEURONS_MEMBRANE_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_5, i32 8" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 299 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 38 <SV = 11> <Delay = 6.87>
ST_38 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i16 %NEURONS_MEMBRANE_load_5" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 300 'sext' 'sext_ln145' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 301 [1/1] (2.07ns)   --->   "%add_ln145 = add i17 %sext_ln145, i17 1" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 301 'add' 'add_ln145' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln145, i32 16" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 302 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%xor_ln145 = xor i16 %NEURONS_MEMBRANE_load_5, i16 65535" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 303 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%sext_ln145_3 = sext i16 %xor_ln145" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 304 'sext' 'sext_ln145_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%sext_ln145_3cast = trunc i32 %sext_ln145_3" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 305 'trunc' 'sext_ln145_3cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 306 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln145 = shl i16 %NEURONS_MEMBRANE_load_5, i16 %sext_ln145_3cast" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 306 'shl' 'shl_ln145' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln145_4 = sext i17 %add_ln145" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 307 'sext' 'sext_ln145_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln145_4cast = trunc i32 %sext_ln145_4" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 308 'trunc' 'sext_ln145_4cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 309 [1/1] (3.98ns)   --->   "%ashr_ln145 = ashr i16 %NEURONS_MEMBRANE_load_5, i16 %sext_ln145_4cast" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 309 'ashr' 'ashr_ln145' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 310 [1/1] (0.80ns)   --->   "%select_ln145 = select i1 %tmp_15, i16 %shl_ln145, i16 %ashr_ln145" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 310 'select' 'select_ln145' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 311 [1/1] (2.07ns)   --->   "%add_ln145_1 = add i17 %sext_ln145, i17 2" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 311 'add' 'add_ln145_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 312 [1/1] (2.07ns)   --->   "%sub_ln145 = sub i17 131070, i17 %sext_ln145" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 312 'sub' 'sub_ln145' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 12> <Delay = 6.54>
ST_39 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln145_1, i32 16" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 313 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln145_2 = sext i16 %select_ln145" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 314 'sext' 'sext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln145_5 = sext i17 %sub_ln145" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 315 'sext' 'sext_ln145_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 316 [1/1] (4.01ns)   --->   "%shl_ln145_1 = shl i32 %sext_ln145_2, i32 %sext_ln145_5" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 316 'shl' 'shl_ln145_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln145_6 = sext i17 %add_ln145_1" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 317 'sext' 'sext_ln145_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 318 [1/1] (4.01ns)   --->   "%ashr_ln145_1 = ashr i32 %sext_ln145_2, i32 %sext_ln145_6" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 318 'ashr' 'ashr_ln145_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%tmp_17 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln145_1, i32 4, i32 15" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 319 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%tmp_18 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln145_1, i32 4, i32 15" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 320 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%select_ln145_1 = select i1 %tmp_16, i12 %tmp_17, i12 %tmp_18" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 321 'select' 'select_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 322 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln145 = icmp_ne  i12 %select_ln145_1, i12 0" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 322 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 323 [1/1] (0.97ns)   --->   "%or_ln145 = or i1 %icmp_ln145, i1 %tmp_19" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 323 'or' 'or_ln145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 13> <Delay = 5.07>
ST_40 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i1 %or_ln145" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 324 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 325 [1/1] (3.25ns)   --->   "%store_ln145 = store i16 %zext_ln145, i9 %NEURONS_MEMBRANE_addr_3" [src/RNI.cpp:145->src/RNI.cpp:48]   --->   Operation 325 'store' 'store_ln145' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_40 : Operation 326 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_6 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln142" [src/RNI.cpp:146->src/RNI.cpp:48]   --->   Operation 326 'getelementptr' 'WEIGHTS_INDEX_addr_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 327 [2/2] (3.25ns)   --->   "%weight_index_9 = load i9 %WEIGHTS_INDEX_addr_6" [src/RNI.cpp:146->src/RNI.cpp:48]   --->   Operation 327 'load' 'weight_index_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_40 : Operation 328 [1/1] (1.82ns)   --->   "%add_i_i161_i394 = add i9 %neuron_index_3, i9 1"   --->   Operation 328 'add' 'add_i_i161_i394' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 329 [1/1] (0.00ns)   --->   "%conv_i138_i395 = zext i9 %add_i_i161_i394"   --->   Operation 329 'zext' 'conv_i138_i395' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 330 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_7 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i138_i395"   --->   Operation 330 'getelementptr' 'WEIGHTS_INDEX_addr_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 331 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_6 = load i9 %WEIGHTS_INDEX_addr_7"   --->   Operation 331 'load' 'WEIGHTS_INDEX_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>

State 41 <SV = 14> <Delay = 4.84>
ST_41 : Operation 332 [1/2] (3.25ns)   --->   "%weight_index_9 = load i9 %WEIGHTS_INDEX_addr_6" [src/RNI.cpp:146->src/RNI.cpp:48]   --->   Operation 332 'load' 'weight_index_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_41 : Operation 333 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_6 = load i9 %WEIGHTS_INDEX_addr_7"   --->   Operation 333 'load' 'WEIGHTS_INDEX_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_41 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i15 %weight_index_9" [src/RNI.cpp:146->src/RNI.cpp:48]   --->   Operation 334 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 335 [2/2] (1.58ns)   --->   "%call_ln146 = call void @RNI_Pipeline_WEIGHTS_LOOP4, i15 %weight_index_9, i9 %neuron_index_3, i15 %WEIGHTS_INDEX_load_6, i9 %trunc_ln146, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:146->src/RNI.cpp:48]   --->   Operation 335 'call' 'call_ln146' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 15> <Delay = 0.00>
ST_42 : Operation 336 [1/2] (0.00ns)   --->   "%call_ln146 = call void @RNI_Pipeline_WEIGHTS_LOOP4, i15 %weight_index_9, i9 %neuron_index_3, i15 %WEIGHTS_INDEX_load_6, i9 %trunc_ln146, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:146->src/RNI.cpp:48]   --->   Operation 336 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 16> <Delay = 3.25>
ST_43 : Operation 337 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_6 = load i9 %NEURONS_MEMBRANE_addr_3" [src/RNI.cpp:153->src/RNI.cpp:48]   --->   Operation 337 'load' 'NEURONS_MEMBRANE_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>

State 44 <SV = 17> <Delay = 5.33>
ST_44 : Operation 338 [1/1] (0.00ns)   --->   "%speclooptripcount_ln142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/RNI.cpp:142->src/RNI.cpp:48]   --->   Operation 338 'speclooptripcount' 'speclooptripcount_ln142' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 339 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/RNI.cpp:142->src/RNI.cpp:48]   --->   Operation 339 'specloopname' 'specloopname_ln142' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 340 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_6 = load i9 %NEURONS_MEMBRANE_addr_3" [src/RNI.cpp:153->src/RNI.cpp:48]   --->   Operation 340 'load' 'NEURONS_MEMBRANE_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_44 : Operation 341 [1/1] (2.07ns)   --->   "%icmp_ln153 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_6, i16 86" [src/RNI.cpp:153->src/RNI.cpp:48]   --->   Operation 341 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc63.i433, void %if.then53.i430" [src/RNI.cpp:153->src/RNI.cpp:48]   --->   Operation 342 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>

State 45 <SV = 18> <Delay = 3.25>
ST_45 : Operation 343 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr_3 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln142" [src/RNI.cpp:155->src/RNI.cpp:48]   --->   Operation 343 'getelementptr' 'NEURONS_STATE_addr_3' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_45 : Operation 344 [1/1] (2.32ns)   --->   "%store_ln155 = store i1 1, i9 %NEURONS_STATE_addr_3" [src/RNI.cpp:155->src/RNI.cpp:48]   --->   Operation 344 'store' 'store_ln155' <Predicate = (icmp_ln153)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_45 : Operation 345 [1/1] (3.25ns)   --->   "%store_ln156 = store i16 0, i9 %NEURONS_MEMBRANE_addr_3" [src/RNI.cpp:156->src/RNI.cpp:48]   --->   Operation 345 'store' 'store_ln156' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_45 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc63.i433" [src/RNI.cpp:157->src/RNI.cpp:48]   --->   Operation 346 'br' 'br_ln157' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_45 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.body.i355" [src/RNI.cpp:142->src/RNI.cpp:48]   --->   Operation 347 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>

State 46 <SV = 10> <Delay = 1.58>
ST_46 : Operation 348 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP5, i1 %NEURONS_STATE"   --->   Operation 348 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 349 [1/1] (1.58ns)   --->   "%br_ln166 = br void %for.body.i447" [src/RNI.cpp:166->src/RNI.cpp:49]   --->   Operation 349 'br' 'br_ln166' <Predicate = true> <Delay = 1.58>

State 47 <SV = 11> <Delay = 3.25>
ST_47 : Operation 350 [1/1] (0.00ns)   --->   "%neuron_index_4 = phi i9 %add_i_i161_i486, void %for.inc63.i525, i9 288, void %for.inc78.i440.preheader"   --->   Operation 350 'phi' 'neuron_index_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 351 [1/1] (1.82ns)   --->   "%icmp_ln166 = icmp_eq  i9 %neuron_index_4, i9 416" [src/RNI.cpp:166->src/RNI.cpp:49]   --->   Operation 351 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %for.body.i447.split_ifconv, void %for.inc78.i532.preheader" [src/RNI.cpp:166->src/RNI.cpp:49]   --->   Operation 352 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i9 %neuron_index_4" [src/RNI.cpp:166->src/RNI.cpp:49]   --->   Operation 353 'zext' 'zext_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_47 : Operation 354 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr_4 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln166" [src/RNI.cpp:168->src/RNI.cpp:49]   --->   Operation 354 'getelementptr' 'NEURONS_MEMBRANE_addr_4' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_47 : Operation 355 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_7 = load i9 %NEURONS_MEMBRANE_addr_4" [src/RNI.cpp:168->src/RNI.cpp:49]   --->   Operation 355 'load' 'NEURONS_MEMBRANE_load_7' <Predicate = (!icmp_ln166)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_47 : Operation 356 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP7, i1 %NEURONS_STATE"   --->   Operation 356 'call' 'call_ln0' <Predicate = (icmp_ln166)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 12> <Delay = 3.25>
ST_48 : Operation 357 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_7 = load i9 %NEURONS_MEMBRANE_addr_4" [src/RNI.cpp:168->src/RNI.cpp:49]   --->   Operation 357 'load' 'NEURONS_MEMBRANE_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_48 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_7, i32 8" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 358 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 49 <SV = 13> <Delay = 6.87>
ST_49 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i16 %NEURONS_MEMBRANE_load_7" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 359 'sext' 'sext_ln169' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 360 [1/1] (2.07ns)   --->   "%add_ln169 = add i17 %sext_ln169, i17 1" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 360 'add' 'add_ln169' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln169, i32 16" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 361 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node shl_ln169)   --->   "%xor_ln169 = xor i16 %NEURONS_MEMBRANE_load_7, i16 65535" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 362 'xor' 'xor_ln169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node shl_ln169)   --->   "%sext_ln169_3 = sext i16 %xor_ln169" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 363 'sext' 'sext_ln169_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node shl_ln169)   --->   "%sext_ln169_3cast = trunc i32 %sext_ln169_3" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 364 'trunc' 'sext_ln169_3cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 365 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln169 = shl i16 %NEURONS_MEMBRANE_load_7, i16 %sext_ln169_3cast" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 365 'shl' 'shl_ln169' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln169_4 = sext i17 %add_ln169" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 366 'sext' 'sext_ln169_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln169_4cast = trunc i32 %sext_ln169_4" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 367 'trunc' 'sext_ln169_4cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 368 [1/1] (3.98ns)   --->   "%ashr_ln169 = ashr i16 %NEURONS_MEMBRANE_load_7, i16 %sext_ln169_4cast" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 368 'ashr' 'ashr_ln169' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 369 [1/1] (0.80ns)   --->   "%select_ln169 = select i1 %tmp_20, i16 %shl_ln169, i16 %ashr_ln169" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 369 'select' 'select_ln169' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 370 [1/1] (2.07ns)   --->   "%add_ln169_1 = add i17 %sext_ln169, i17 2" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 370 'add' 'add_ln169_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 371 [1/1] (2.07ns)   --->   "%sub_ln169 = sub i17 131070, i17 %sext_ln169" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 371 'sub' 'sub_ln169' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 14> <Delay = 6.54>
ST_50 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln169)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln169_1, i32 16" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 372 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln169_2 = sext i16 %select_ln169" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 373 'sext' 'sext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln169_5 = sext i17 %sub_ln169" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 374 'sext' 'sext_ln169_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 375 [1/1] (4.01ns)   --->   "%shl_ln169_1 = shl i32 %sext_ln169_2, i32 %sext_ln169_5" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 375 'shl' 'shl_ln169_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln169_6 = sext i17 %add_ln169_1" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 376 'sext' 'sext_ln169_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 377 [1/1] (4.01ns)   --->   "%ashr_ln169_1 = ashr i32 %sext_ln169_2, i32 %sext_ln169_6" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 377 'ashr' 'ashr_ln169_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln169)   --->   "%tmp_22 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln169_1, i32 4, i32 15" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 378 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln169)   --->   "%tmp_23 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln169_1, i32 4, i32 15" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 379 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln169)   --->   "%select_ln169_1 = select i1 %tmp_21, i12 %tmp_22, i12 %tmp_23" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 380 'select' 'select_ln169_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 381 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln169 = icmp_ne  i12 %select_ln169_1, i12 0" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 381 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 382 [1/1] (0.97ns)   --->   "%or_ln169 = or i1 %icmp_ln169, i1 %tmp_24" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 382 'or' 'or_ln169' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 15> <Delay = 5.07>
ST_51 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i1 %or_ln169" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 383 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 384 [1/1] (3.25ns)   --->   "%store_ln169 = store i16 %zext_ln169, i9 %NEURONS_MEMBRANE_addr_4" [src/RNI.cpp:169->src/RNI.cpp:49]   --->   Operation 384 'store' 'store_ln169' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_51 : Operation 385 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_8 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln166" [src/RNI.cpp:170->src/RNI.cpp:49]   --->   Operation 385 'getelementptr' 'WEIGHTS_INDEX_addr_8' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 386 [2/2] (3.25ns)   --->   "%weight_index_11 = load i9 %WEIGHTS_INDEX_addr_8" [src/RNI.cpp:170->src/RNI.cpp:49]   --->   Operation 386 'load' 'weight_index_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_51 : Operation 387 [1/1] (1.82ns)   --->   "%add_i_i161_i486 = add i9 %neuron_index_4, i9 1"   --->   Operation 387 'add' 'add_i_i161_i486' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 388 [1/1] (0.00ns)   --->   "%conv_i138_i487 = zext i9 %add_i_i161_i486"   --->   Operation 388 'zext' 'conv_i138_i487' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 389 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_9 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i138_i487"   --->   Operation 389 'getelementptr' 'WEIGHTS_INDEX_addr_9' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 390 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_8 = load i9 %WEIGHTS_INDEX_addr_9"   --->   Operation 390 'load' 'WEIGHTS_INDEX_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>

State 52 <SV = 16> <Delay = 4.84>
ST_52 : Operation 391 [1/2] (3.25ns)   --->   "%weight_index_11 = load i9 %WEIGHTS_INDEX_addr_8" [src/RNI.cpp:170->src/RNI.cpp:49]   --->   Operation 391 'load' 'weight_index_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_52 : Operation 392 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_8 = load i9 %WEIGHTS_INDEX_addr_9"   --->   Operation 392 'load' 'WEIGHTS_INDEX_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_52 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i15 %weight_index_11" [src/RNI.cpp:170->src/RNI.cpp:49]   --->   Operation 393 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 394 [2/2] (1.58ns)   --->   "%call_ln170 = call void @RNI_Pipeline_WEIGHTS_LOOP6, i15 %weight_index_11, i9 %neuron_index_4, i15 %WEIGHTS_INDEX_load_8, i9 %trunc_ln170, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:170->src/RNI.cpp:49]   --->   Operation 394 'call' 'call_ln170' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 17> <Delay = 0.00>
ST_53 : Operation 395 [1/2] (0.00ns)   --->   "%call_ln170 = call void @RNI_Pipeline_WEIGHTS_LOOP6, i15 %weight_index_11, i9 %neuron_index_4, i15 %WEIGHTS_INDEX_load_8, i9 %trunc_ln170, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:170->src/RNI.cpp:49]   --->   Operation 395 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 18> <Delay = 3.25>
ST_54 : Operation 396 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_8 = load i9 %NEURONS_MEMBRANE_addr_4" [src/RNI.cpp:177->src/RNI.cpp:49]   --->   Operation 396 'load' 'NEURONS_MEMBRANE_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>

State 55 <SV = 19> <Delay = 5.33>
ST_55 : Operation 397 [1/1] (0.00ns)   --->   "%speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src/RNI.cpp:166->src/RNI.cpp:49]   --->   Operation 397 'speclooptripcount' 'speclooptripcount_ln166' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 398 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/RNI.cpp:166->src/RNI.cpp:49]   --->   Operation 398 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 399 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_8 = load i9 %NEURONS_MEMBRANE_addr_4" [src/RNI.cpp:177->src/RNI.cpp:49]   --->   Operation 399 'load' 'NEURONS_MEMBRANE_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_55 : Operation 400 [1/1] (2.07ns)   --->   "%icmp_ln177 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_8, i16 86" [src/RNI.cpp:177->src/RNI.cpp:49]   --->   Operation 400 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.inc63.i525, void %if.then53.i522" [src/RNI.cpp:177->src/RNI.cpp:49]   --->   Operation 401 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>

State 56 <SV = 20> <Delay = 3.25>
ST_56 : Operation 402 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr_4 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln166" [src/RNI.cpp:179->src/RNI.cpp:49]   --->   Operation 402 'getelementptr' 'NEURONS_STATE_addr_4' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_56 : Operation 403 [1/1] (2.32ns)   --->   "%store_ln179 = store i1 1, i9 %NEURONS_STATE_addr_4" [src/RNI.cpp:179->src/RNI.cpp:49]   --->   Operation 403 'store' 'store_ln179' <Predicate = (icmp_ln177)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_56 : Operation 404 [1/1] (3.25ns)   --->   "%store_ln180 = store i16 0, i9 %NEURONS_MEMBRANE_addr_4" [src/RNI.cpp:180->src/RNI.cpp:49]   --->   Operation 404 'store' 'store_ln180' <Predicate = (icmp_ln177)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_56 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.inc63.i525" [src/RNI.cpp:181->src/RNI.cpp:49]   --->   Operation 405 'br' 'br_ln181' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_56 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.body.i447" [src/RNI.cpp:166->src/RNI.cpp:49]   --->   Operation 406 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 57 <SV = 12> <Delay = 1.58>
ST_57 : Operation 407 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP7, i1 %NEURONS_STATE"   --->   Operation 407 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 408 [1/1] (1.58ns)   --->   "%br_ln191 = br void %for.body.i533" [src/RNI.cpp:191->src/RNI.cpp:51]   --->   Operation 408 'br' 'br_ln191' <Predicate = true> <Delay = 1.58>

State 58 <SV = 13> <Delay = 3.25>
ST_58 : Operation 409 [1/1] (0.00ns)   --->   "%neuron_index_5 = phi i8 %add_i_i172_i, void %for.inc67.i, i8 160, void %for.inc78.i532.preheader"   --->   Operation 409 'phi' 'neuron_index_5' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 410 [1/1] (1.91ns)   --->   "%icmp_ln191 = icmp_eq  i8 %neuron_index_5, i8 168" [src/RNI.cpp:191->src/RNI.cpp:51]   --->   Operation 410 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %for.body.i533.split_ifconv, void %for.inc82.i.preheader" [src/RNI.cpp:191->src/RNI.cpp:51]   --->   Operation 411 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i8 %neuron_index_5" [src/RNI.cpp:191->src/RNI.cpp:51]   --->   Operation 412 'sext' 'sext_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_58 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i9 %sext_ln191" [src/RNI.cpp:191->src/RNI.cpp:51]   --->   Operation 413 'zext' 'zext_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_58 : Operation 414 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr_5 = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln191" [src/RNI.cpp:193->src/RNI.cpp:51]   --->   Operation 414 'getelementptr' 'NEURONS_MEMBRANE_addr_5' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_58 : Operation 415 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_9 = load i9 %NEURONS_MEMBRANE_addr_5" [src/RNI.cpp:193->src/RNI.cpp:51]   --->   Operation 415 'load' 'NEURONS_MEMBRANE_load_9' <Predicate = (!icmp_ln191)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_58 : Operation 416 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP9, i1 %NEURONS_STATE"   --->   Operation 416 'call' 'call_ln0' <Predicate = (icmp_ln191)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 417 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_55_4, i1 %output_list, i8 %output_buffer_data_loc"   --->   Operation 417 'call' 'call_ln0' <Predicate = (icmp_ln191)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 14> <Delay = 3.25>
ST_59 : Operation 418 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_9 = load i9 %NEURONS_MEMBRANE_addr_5" [src/RNI.cpp:193->src/RNI.cpp:51]   --->   Operation 418 'load' 'NEURONS_MEMBRANE_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_59 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load_9, i32 8" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 419 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 60 <SV = 15> <Delay = 6.87>
ST_60 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln194 = sext i16 %NEURONS_MEMBRANE_load_9" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 420 'sext' 'sext_ln194' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 421 [1/1] (2.07ns)   --->   "%add_ln194 = add i17 %sext_ln194, i17 1" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 421 'add' 'add_ln194' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln194, i32 16" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 422 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node shl_ln194)   --->   "%xor_ln194 = xor i16 %NEURONS_MEMBRANE_load_9, i16 65535" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 423 'xor' 'xor_ln194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node shl_ln194)   --->   "%sext_ln194_3 = sext i16 %xor_ln194" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 424 'sext' 'sext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node shl_ln194)   --->   "%sext_ln194_3cast = trunc i32 %sext_ln194_3" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 425 'trunc' 'sext_ln194_3cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 426 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln194 = shl i16 %NEURONS_MEMBRANE_load_9, i16 %sext_ln194_3cast" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 426 'shl' 'shl_ln194' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln194_4 = sext i17 %add_ln194" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 427 'sext' 'sext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln194_4cast = trunc i32 %sext_ln194_4" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 428 'trunc' 'sext_ln194_4cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 429 [1/1] (3.98ns)   --->   "%ashr_ln194 = ashr i16 %NEURONS_MEMBRANE_load_9, i16 %sext_ln194_4cast" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 429 'ashr' 'ashr_ln194' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 430 [1/1] (0.80ns)   --->   "%select_ln194 = select i1 %tmp_25, i16 %shl_ln194, i16 %ashr_ln194" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 430 'select' 'select_ln194' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 431 [1/1] (2.07ns)   --->   "%add_ln194_1 = add i17 %sext_ln194, i17 2" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 431 'add' 'add_ln194_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 432 [1/1] (2.07ns)   --->   "%sub_ln194 = sub i17 131070, i17 %sext_ln194" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 432 'sub' 'sub_ln194' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 16> <Delay = 6.54>
ST_61 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln194)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln194_1, i32 16" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 433 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln194_2 = sext i16 %select_ln194" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 434 'sext' 'sext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln194_5 = sext i17 %sub_ln194" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 435 'sext' 'sext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 436 [1/1] (4.01ns)   --->   "%shl_ln194_1 = shl i32 %sext_ln194_2, i32 %sext_ln194_5" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 436 'shl' 'shl_ln194_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln194_6 = sext i17 %add_ln194_1" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 437 'sext' 'sext_ln194_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 438 [1/1] (4.01ns)   --->   "%ashr_ln194_1 = ashr i32 %sext_ln194_2, i32 %sext_ln194_6" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 438 'ashr' 'ashr_ln194_1' <Predicate = true> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln194)   --->   "%tmp_27 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %shl_ln194_1, i32 4, i32 15" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 439 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln194)   --->   "%tmp_28 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %ashr_ln194_1, i32 4, i32 15" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 440 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln194)   --->   "%select_ln194_1 = select i1 %tmp_26, i12 %tmp_27, i12 %tmp_28" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 441 'select' 'select_ln194_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 442 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln194 = icmp_ne  i12 %select_ln194_1, i12 0" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 442 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 443 [1/1] (0.97ns)   --->   "%or_ln194 = or i1 %icmp_ln194, i1 %tmp_29" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 443 'or' 'or_ln194' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 17> <Delay = 5.16>
ST_62 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i1 %or_ln194" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 444 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 445 [1/1] (3.25ns)   --->   "%store_ln194 = store i16 %zext_ln194, i9 %NEURONS_MEMBRANE_addr_5" [src/RNI.cpp:194->src/RNI.cpp:51]   --->   Operation 445 'store' 'store_ln194' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_62 : Operation 446 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_10 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln191" [src/RNI.cpp:195->src/RNI.cpp:51]   --->   Operation 446 'getelementptr' 'WEIGHTS_INDEX_addr_10' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 447 [2/2] (3.25ns)   --->   "%weight_index_12 = load i9 %WEIGHTS_INDEX_addr_10" [src/RNI.cpp:195->src/RNI.cpp:51]   --->   Operation 447 'load' 'weight_index_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_62 : Operation 448 [1/1] (1.91ns)   --->   "%add_i_i172_i = add i8 %neuron_index_5, i8 1"   --->   Operation 448 'add' 'add_i_i172_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 449 [1/1] (0.00ns)   --->   "%conv_i149_i_cast_cast = sext i8 %add_i_i172_i"   --->   Operation 449 'sext' 'conv_i149_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 450 [1/1] (0.00ns)   --->   "%conv_i149_i_cast_cast_cast = zext i9 %conv_i149_i_cast_cast"   --->   Operation 450 'zext' 'conv_i149_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 451 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_11 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i149_i_cast_cast_cast"   --->   Operation 451 'getelementptr' 'WEIGHTS_INDEX_addr_11' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 452 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_10 = load i9 %WEIGHTS_INDEX_addr_11"   --->   Operation 452 'load' 'WEIGHTS_INDEX_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>

State 63 <SV = 18> <Delay = 4.84>
ST_63 : Operation 453 [1/2] (3.25ns)   --->   "%weight_index_12 = load i9 %WEIGHTS_INDEX_addr_10" [src/RNI.cpp:195->src/RNI.cpp:51]   --->   Operation 453 'load' 'weight_index_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_63 : Operation 454 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_10 = load i9 %WEIGHTS_INDEX_addr_11"   --->   Operation 454 'load' 'WEIGHTS_INDEX_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_63 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i15 %weight_index_12" [src/RNI.cpp:195->src/RNI.cpp:51]   --->   Operation 455 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 456 [2/2] (1.58ns)   --->   "%call_ln195 = call void @RNI_Pipeline_WEIGHTS_LOOP8, i15 %weight_index_12, i8 %neuron_index_5, i15 %WEIGHTS_INDEX_load_10, i9 %trunc_ln195, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:195->src/RNI.cpp:51]   --->   Operation 456 'call' 'call_ln195' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 19> <Delay = 0.00>
ST_64 : Operation 457 [1/2] (0.00ns)   --->   "%call_ln195 = call void @RNI_Pipeline_WEIGHTS_LOOP8, i15 %weight_index_12, i8 %neuron_index_5, i15 %WEIGHTS_INDEX_load_10, i9 %trunc_ln195, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:195->src/RNI.cpp:51]   --->   Operation 457 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 20> <Delay = 3.25>
ST_65 : Operation 458 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_10 = load i9 %NEURONS_MEMBRANE_addr_5" [src/RNI.cpp:202->src/RNI.cpp:51]   --->   Operation 458 'load' 'NEURONS_MEMBRANE_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>

State 66 <SV = 21> <Delay = 5.33>
ST_66 : Operation 459 [1/1] (0.00ns)   --->   "%speclooptripcount_ln191 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/RNI.cpp:191->src/RNI.cpp:51]   --->   Operation 459 'speclooptripcount' 'speclooptripcount_ln191' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 460 [1/1] (0.00ns)   --->   "%specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/RNI.cpp:191->src/RNI.cpp:51]   --->   Operation 460 'specloopname' 'specloopname_ln191' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 461 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_10 = load i9 %NEURONS_MEMBRANE_addr_5" [src/RNI.cpp:202->src/RNI.cpp:51]   --->   Operation 461 'load' 'NEURONS_MEMBRANE_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_66 : Operation 462 [1/1] (2.07ns)   --->   "%icmp_ln202 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_10, i16 86" [src/RNI.cpp:202->src/RNI.cpp:51]   --->   Operation 462 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.inc67.i, void %if.then53.i568" [src/RNI.cpp:202->src/RNI.cpp:51]   --->   Operation 463 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i8 %neuron_index_5" [src/RNI.cpp:206->src/RNI.cpp:51]   --->   Operation 464 'trunc' 'trunc_ln206' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 67 <SV = 22> <Delay = 3.25>
ST_67 : Operation 465 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr_5 = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln191" [src/RNI.cpp:204->src/RNI.cpp:51]   --->   Operation 465 'getelementptr' 'NEURONS_STATE_addr_5' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_67 : Operation 466 [1/1] (2.32ns)   --->   "%store_ln204 = store i1 1, i9 %NEURONS_STATE_addr_5" [src/RNI.cpp:204->src/RNI.cpp:51]   --->   Operation 466 'store' 'store_ln204' <Predicate = (icmp_ln202)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_67 : Operation 467 [1/1] (3.25ns)   --->   "%store_ln205 = store i16 0, i9 %NEURONS_MEMBRANE_addr_5" [src/RNI.cpp:205->src/RNI.cpp:51]   --->   Operation 467 'store' 'store_ln205' <Predicate = (icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_67 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i3 %trunc_ln206" [src/RNI.cpp:206->src/RNI.cpp:51]   --->   Operation 468 'zext' 'zext_ln206' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_67 : Operation 469 [1/1] (0.00ns)   --->   "%output_list_addr = getelementptr i1 %output_list, i64 0, i64 %zext_ln206" [src/RNI.cpp:206->src/RNI.cpp:51]   --->   Operation 469 'getelementptr' 'output_list_addr' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_67 : Operation 470 [1/1] (2.32ns)   --->   "%store_ln206 = store i1 1, i3 %output_list_addr" [src/RNI.cpp:206->src/RNI.cpp:51]   --->   Operation 470 'store' 'store_ln206' <Predicate = (icmp_ln202)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_67 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln207 = br void %for.inc67.i" [src/RNI.cpp:207->src/RNI.cpp:51]   --->   Operation 471 'br' 'br_ln207' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_67 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.body.i533" [src/RNI.cpp:191->src/RNI.cpp:51]   --->   Operation 472 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>

State 68 <SV = 14> <Delay = 3.32>
ST_68 : Operation 473 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP9, i1 %NEURONS_STATE"   --->   Operation 473 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 474 [1/2] (3.32ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_55_4, i1 %output_list, i8 %output_buffer_data_loc"   --->   Operation 474 'call' 'call_ln0' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 15> <Delay = 0.00>
ST_69 : Operation 475 [1/1] (0.00ns)   --->   "%output_buffer_data_loc_load = load i8 %output_buffer_data_loc"   --->   Operation 475 'load' 'output_buffer_data_loc_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 476 [2/2] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0" [src/RNI.cpp:62]   --->   Operation 476 'write' 'write_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 70 <SV = 16> <Delay = 0.00>
ST_70 : Operation 477 [1/2] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0" [src/RNI.cpp:62]   --->   Operation 477 'write' 'write_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_70 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %input_buffer_last, void %cleanup.cont, void %while.end" [src/RNI.cpp:30]   --->   Operation 478 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_33_2" [src/RNI.cpp:26]   --->   Operation 479 'br' 'br_ln26' <Predicate = (!input_buffer_last)> <Delay = 0.00>
ST_70 : Operation 480 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/RNI.cpp:68]   --->   Operation 480 'ret' 'ret_ln68' <Predicate = (input_buffer_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 2.322ns
The critical path consists of the following:
	'store' operation ('store_ln32', src/RNI.cpp:32) of constant 0 on array 'input_list', src/RNI.cpp:32 [50]  (2.322 ns)

 <State 3>: 5.472ns
The critical path consists of the following:
	axis read operation ('empty', src/RNI.cpp:30) on port 'input_stream_V_data_V' (src/RNI.cpp:30) [47]  (0.000 ns)
	'call' operation ('call_ln30', src/RNI.cpp:30) to 'RNI_Pipeline_VITIS_LOOP_33_2' [51]  (5.472 ns)

 <State 4>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('neuron_index', src/RNI.cpp:74->src/RNI.cpp:44) with incoming values : ('add_ln74', src/RNI.cpp:74->src/RNI.cpp:44) [56]  (1.588 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'phi' operation ('neuron_index', src/RNI.cpp:74->src/RNI.cpp:44) with incoming values : ('add_ln74', src/RNI.cpp:74->src/RNI.cpp:44) [56]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr', src/RNI.cpp:76->src/RNI.cpp:44) [64]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:76->src/RNI.cpp:44) on array 'NEURONS_MEMBRANE' [65]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:76->src/RNI.cpp:44) on array 'NEURONS_MEMBRANE' [65]  (3.254 ns)

 <State 7>: 6.870ns
The critical path consists of the following:
	'add' operation ('add_ln77', src/RNI.cpp:77->src/RNI.cpp:44) [67]  (2.077 ns)
	'ashr' operation ('ashr_ln77', src/RNI.cpp:77->src/RNI.cpp:44) [75]  (3.988 ns)
	'select' operation ('select_ln77', src/RNI.cpp:77->src/RNI.cpp:44) [76]  (0.805 ns)

 <State 8>: 6.540ns
The critical path consists of the following:
	'shl' operation ('shl_ln77_1', src/RNI.cpp:77->src/RNI.cpp:44) [82]  (4.015 ns)
	'select' operation ('select_ln77_1', src/RNI.cpp:77->src/RNI.cpp:44) [87]  (0.000 ns)
	'icmp' operation ('icmp_ln77', src/RNI.cpp:77->src/RNI.cpp:44) [88]  (1.547 ns)
	'or' operation ('or_ln77', src/RNI.cpp:77->src/RNI.cpp:44) [90]  (0.978 ns)

 <State 9>: 6.787ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:78->src/RNI.cpp:44) on array 'WEIGHTS_INDEX' [94]  (3.254 ns)
	'icmp' operation ('icmp_ln78', src/RNI.cpp:78->src/RNI.cpp:44) [101]  (1.944 ns)
	multiplexor before 'phi' operation ('empty_37', src/RNI.cpp:77->src/RNI.cpp:44) with incoming values : ('zext_ln77', src/RNI.cpp:77->src/RNI.cpp:44) ('conv4_i11_i_loc_load') [109]  (1.588 ns)

 <State 10>: 3.520ns
The critical path consists of the following:
	'call' operation ('call_ln78', src/RNI.cpp:78->src/RNI.cpp:44) to 'RNI_Pipeline_WEIGHTS_LOOP' [104]  (3.520 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'load' operation ('conv4_i11_i_loc_load') on local variable 'conv4_i11_i_loc' [105]  (0.000 ns)
	'store' operation ('store_ln80', src/RNI.cpp:80->src/RNI.cpp:44) of variable 'conv4_i11_i_loc_load' on array 'NEURONS_MEMBRANE' [106]  (3.254 ns)

 <State 12>: 4.399ns
The critical path consists of the following:
	'getelementptr' operation ('NEURONS_STATE_addr', src/RNI.cpp:85->src/RNI.cpp:44) [113]  (0.000 ns)
	'store' operation ('store_ln85', src/RNI.cpp:85->src/RNI.cpp:44) of constant 1 on array 'NEURONS_STATE' [114]  (2.322 ns)
	blocking operation 2.077 ns on control path)

 <State 13>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln86', src/RNI.cpp:86->src/RNI.cpp:44) of constant 0 on array 'NEURONS_MEMBRANE' [115]  (3.254 ns)

 <State 14>: 3.254ns
The critical path consists of the following:
	'phi' operation ('neuron_index') with incoming values : ('add_i_i161_i') [122]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr_1', src/RNI.cpp:96->src/RNI.cpp:46) [129]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load_1', src/RNI.cpp:96->src/RNI.cpp:46) on array 'NEURONS_MEMBRANE' [130]  (3.254 ns)

 <State 15>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_1', src/RNI.cpp:96->src/RNI.cpp:46) on array 'NEURONS_MEMBRANE' [130]  (3.254 ns)

 <State 16>: 6.870ns
The critical path consists of the following:
	'add' operation ('add_ln97', src/RNI.cpp:97->src/RNI.cpp:46) [132]  (2.077 ns)
	'ashr' operation ('ashr_ln97', src/RNI.cpp:97->src/RNI.cpp:46) [140]  (3.988 ns)
	'select' operation ('select_ln97', src/RNI.cpp:97->src/RNI.cpp:46) [141]  (0.805 ns)

 <State 17>: 6.540ns
The critical path consists of the following:
	'shl' operation ('shl_ln97_1', src/RNI.cpp:97->src/RNI.cpp:46) [147]  (4.015 ns)
	'select' operation ('select_ln97_1', src/RNI.cpp:97->src/RNI.cpp:46) [152]  (0.000 ns)
	'icmp' operation ('icmp_ln97', src/RNI.cpp:97->src/RNI.cpp:46) [153]  (1.547 ns)
	'or' operation ('or_ln97', src/RNI.cpp:97->src/RNI.cpp:46) [155]  (0.978 ns)

 <State 18>: 5.169ns
The critical path consists of the following:
	'add' operation ('add_i_i161_i') [160]  (1.915 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_3') [162]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load_2') on array 'WEIGHTS_INDEX' [163]  (3.254 ns)

 <State 19>: 4.842ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:98->src/RNI.cpp:46) on array 'WEIGHTS_INDEX' [159]  (3.254 ns)
	'call' operation ('call_ln98', src/RNI.cpp:98->src/RNI.cpp:46) to 'RNI_Pipeline_WEIGHTS_LOOP1' [165]  (1.588 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_3', src/RNI.cpp:105->src/RNI.cpp:46) on array 'NEURONS_MEMBRANE' [166]  (3.254 ns)

 <State 22>: 5.331ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_3', src/RNI.cpp:105->src/RNI.cpp:46) on array 'NEURONS_MEMBRANE' [166]  (3.254 ns)
	'icmp' operation ('icmp_ln105', src/RNI.cpp:105->src/RNI.cpp:46) [167]  (2.077 ns)

 <State 23>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln108', src/RNI.cpp:108->src/RNI.cpp:46) of constant 0 on array 'NEURONS_MEMBRANE' [172]  (3.254 ns)

 <State 24>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('neuron_index') with incoming values : ('add_i_i161_i305') [180]  (1.588 ns)

 <State 25>: 3.254ns
The critical path consists of the following:
	'phi' operation ('neuron_index') with incoming values : ('add_i_i161_i305') [180]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr_2', src/RNI.cpp:120->src/RNI.cpp:47) [188]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load_2', src/RNI.cpp:120->src/RNI.cpp:47) on array 'NEURONS_MEMBRANE' [189]  (3.254 ns)

 <State 26>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_2', src/RNI.cpp:120->src/RNI.cpp:47) on array 'NEURONS_MEMBRANE' [189]  (3.254 ns)

 <State 27>: 6.870ns
The critical path consists of the following:
	'add' operation ('add_ln121', src/RNI.cpp:121->src/RNI.cpp:47) [191]  (2.077 ns)
	'ashr' operation ('ashr_ln121', src/RNI.cpp:121->src/RNI.cpp:47) [199]  (3.988 ns)
	'select' operation ('select_ln121', src/RNI.cpp:121->src/RNI.cpp:47) [200]  (0.805 ns)

 <State 28>: 6.540ns
The critical path consists of the following:
	'shl' operation ('shl_ln121_1', src/RNI.cpp:121->src/RNI.cpp:47) [206]  (4.015 ns)
	'select' operation ('select_ln121_1', src/RNI.cpp:121->src/RNI.cpp:47) [211]  (0.000 ns)
	'icmp' operation ('icmp_ln121', src/RNI.cpp:121->src/RNI.cpp:47) [212]  (1.547 ns)
	'or' operation ('or_ln121', src/RNI.cpp:121->src/RNI.cpp:47) [214]  (0.978 ns)

 <State 29>: 5.124ns
The critical path consists of the following:
	'add' operation ('add_i_i161_i305') [219]  (1.870 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_5') [222]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load_4') on array 'WEIGHTS_INDEX' [223]  (3.254 ns)

 <State 30>: 4.842ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:122->src/RNI.cpp:47) on array 'WEIGHTS_INDEX' [218]  (3.254 ns)
	'call' operation ('call_ln122', src/RNI.cpp:122->src/RNI.cpp:47) to 'RNI_Pipeline_WEIGHTS_LOOP2' [225]  (1.588 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_4', src/RNI.cpp:129->src/RNI.cpp:47) on array 'NEURONS_MEMBRANE' [226]  (3.254 ns)

 <State 33>: 5.331ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_4', src/RNI.cpp:129->src/RNI.cpp:47) on array 'NEURONS_MEMBRANE' [226]  (3.254 ns)
	'icmp' operation ('icmp_ln129', src/RNI.cpp:129->src/RNI.cpp:47) [227]  (2.077 ns)

 <State 34>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln132', src/RNI.cpp:132->src/RNI.cpp:47) of constant 0 on array 'NEURONS_MEMBRANE' [232]  (3.254 ns)

 <State 35>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('neuron_index') with incoming values : ('add_i_i161_i394') [240]  (1.588 ns)

 <State 36>: 3.254ns
The critical path consists of the following:
	'phi' operation ('neuron_index') with incoming values : ('add_i_i161_i394') [240]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr_3', src/RNI.cpp:144->src/RNI.cpp:48) [247]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load_5', src/RNI.cpp:144->src/RNI.cpp:48) on array 'NEURONS_MEMBRANE' [248]  (3.254 ns)

 <State 37>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_5', src/RNI.cpp:144->src/RNI.cpp:48) on array 'NEURONS_MEMBRANE' [248]  (3.254 ns)

 <State 38>: 6.870ns
The critical path consists of the following:
	'add' operation ('add_ln145', src/RNI.cpp:145->src/RNI.cpp:48) [250]  (2.077 ns)
	'ashr' operation ('ashr_ln145', src/RNI.cpp:145->src/RNI.cpp:48) [258]  (3.988 ns)
	'select' operation ('select_ln145', src/RNI.cpp:145->src/RNI.cpp:48) [259]  (0.805 ns)

 <State 39>: 6.540ns
The critical path consists of the following:
	'shl' operation ('shl_ln145_1', src/RNI.cpp:145->src/RNI.cpp:48) [265]  (4.015 ns)
	'select' operation ('select_ln145_1', src/RNI.cpp:145->src/RNI.cpp:48) [270]  (0.000 ns)
	'icmp' operation ('icmp_ln145', src/RNI.cpp:145->src/RNI.cpp:48) [271]  (1.547 ns)
	'or' operation ('or_ln145', src/RNI.cpp:145->src/RNI.cpp:48) [273]  (0.978 ns)

 <State 40>: 5.077ns
The critical path consists of the following:
	'add' operation ('add_i_i161_i394') [278]  (1.823 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_7') [280]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load_6') on array 'WEIGHTS_INDEX' [281]  (3.254 ns)

 <State 41>: 4.842ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:146->src/RNI.cpp:48) on array 'WEIGHTS_INDEX' [277]  (3.254 ns)
	'call' operation ('call_ln146', src/RNI.cpp:146->src/RNI.cpp:48) to 'RNI_Pipeline_WEIGHTS_LOOP4' [283]  (1.588 ns)

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_6', src/RNI.cpp:153->src/RNI.cpp:48) on array 'NEURONS_MEMBRANE' [284]  (3.254 ns)

 <State 44>: 5.331ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_6', src/RNI.cpp:153->src/RNI.cpp:48) on array 'NEURONS_MEMBRANE' [284]  (3.254 ns)
	'icmp' operation ('icmp_ln153', src/RNI.cpp:153->src/RNI.cpp:48) [285]  (2.077 ns)

 <State 45>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln156', src/RNI.cpp:156->src/RNI.cpp:48) of constant 0 on array 'NEURONS_MEMBRANE' [290]  (3.254 ns)

 <State 46>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('neuron_index') with incoming values : ('add_i_i161_i486') [298]  (1.588 ns)

 <State 47>: 3.254ns
The critical path consists of the following:
	'phi' operation ('neuron_index') with incoming values : ('add_i_i161_i486') [298]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr_4', src/RNI.cpp:168->src/RNI.cpp:49) [305]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load_7', src/RNI.cpp:168->src/RNI.cpp:49) on array 'NEURONS_MEMBRANE' [306]  (3.254 ns)

 <State 48>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_7', src/RNI.cpp:168->src/RNI.cpp:49) on array 'NEURONS_MEMBRANE' [306]  (3.254 ns)

 <State 49>: 6.870ns
The critical path consists of the following:
	'add' operation ('add_ln169', src/RNI.cpp:169->src/RNI.cpp:49) [308]  (2.077 ns)
	'ashr' operation ('ashr_ln169', src/RNI.cpp:169->src/RNI.cpp:49) [316]  (3.988 ns)
	'select' operation ('select_ln169', src/RNI.cpp:169->src/RNI.cpp:49) [317]  (0.805 ns)

 <State 50>: 6.540ns
The critical path consists of the following:
	'shl' operation ('shl_ln169_1', src/RNI.cpp:169->src/RNI.cpp:49) [323]  (4.015 ns)
	'select' operation ('select_ln169_1', src/RNI.cpp:169->src/RNI.cpp:49) [328]  (0.000 ns)
	'icmp' operation ('icmp_ln169', src/RNI.cpp:169->src/RNI.cpp:49) [329]  (1.547 ns)
	'or' operation ('or_ln169', src/RNI.cpp:169->src/RNI.cpp:49) [331]  (0.978 ns)

 <State 51>: 5.077ns
The critical path consists of the following:
	'add' operation ('add_i_i161_i486') [336]  (1.823 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_9') [338]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load_8') on array 'WEIGHTS_INDEX' [339]  (3.254 ns)

 <State 52>: 4.842ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:170->src/RNI.cpp:49) on array 'WEIGHTS_INDEX' [335]  (3.254 ns)
	'call' operation ('call_ln170', src/RNI.cpp:170->src/RNI.cpp:49) to 'RNI_Pipeline_WEIGHTS_LOOP6' [341]  (1.588 ns)

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_8', src/RNI.cpp:177->src/RNI.cpp:49) on array 'NEURONS_MEMBRANE' [342]  (3.254 ns)

 <State 55>: 5.331ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_8', src/RNI.cpp:177->src/RNI.cpp:49) on array 'NEURONS_MEMBRANE' [342]  (3.254 ns)
	'icmp' operation ('icmp_ln177', src/RNI.cpp:177->src/RNI.cpp:49) [343]  (2.077 ns)

 <State 56>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln180', src/RNI.cpp:180->src/RNI.cpp:49) of constant 0 on array 'NEURONS_MEMBRANE' [348]  (3.254 ns)

 <State 57>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('neuron_index') with incoming values : ('add_i_i172_i') [356]  (1.588 ns)

 <State 58>: 3.254ns
The critical path consists of the following:
	'phi' operation ('neuron_index') with incoming values : ('add_i_i172_i') [356]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr_5', src/RNI.cpp:193->src/RNI.cpp:51) [364]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load_9', src/RNI.cpp:193->src/RNI.cpp:51) on array 'NEURONS_MEMBRANE' [365]  (3.254 ns)

 <State 59>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_9', src/RNI.cpp:193->src/RNI.cpp:51) on array 'NEURONS_MEMBRANE' [365]  (3.254 ns)

 <State 60>: 6.870ns
The critical path consists of the following:
	'add' operation ('add_ln194', src/RNI.cpp:194->src/RNI.cpp:51) [367]  (2.077 ns)
	'ashr' operation ('ashr_ln194', src/RNI.cpp:194->src/RNI.cpp:51) [375]  (3.988 ns)
	'select' operation ('select_ln194', src/RNI.cpp:194->src/RNI.cpp:51) [376]  (0.805 ns)

 <State 61>: 6.540ns
The critical path consists of the following:
	'shl' operation ('shl_ln194_1', src/RNI.cpp:194->src/RNI.cpp:51) [382]  (4.015 ns)
	'select' operation ('select_ln194_1', src/RNI.cpp:194->src/RNI.cpp:51) [387]  (0.000 ns)
	'icmp' operation ('icmp_ln194', src/RNI.cpp:194->src/RNI.cpp:51) [388]  (1.547 ns)
	'or' operation ('or_ln194', src/RNI.cpp:194->src/RNI.cpp:51) [390]  (0.978 ns)

 <State 62>: 5.169ns
The critical path consists of the following:
	'add' operation ('add_i_i172_i') [395]  (1.915 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_11') [398]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load_10') on array 'WEIGHTS_INDEX' [399]  (3.254 ns)

 <State 63>: 4.842ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:195->src/RNI.cpp:51) on array 'WEIGHTS_INDEX' [394]  (3.254 ns)
	'call' operation ('call_ln195', src/RNI.cpp:195->src/RNI.cpp:51) to 'RNI_Pipeline_WEIGHTS_LOOP8' [401]  (1.588 ns)

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_10', src/RNI.cpp:202->src/RNI.cpp:51) on array 'NEURONS_MEMBRANE' [402]  (3.254 ns)

 <State 66>: 5.331ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_10', src/RNI.cpp:202->src/RNI.cpp:51) on array 'NEURONS_MEMBRANE' [402]  (3.254 ns)
	'icmp' operation ('icmp_ln202', src/RNI.cpp:202->src/RNI.cpp:51) [403]  (2.077 ns)

 <State 67>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln205', src/RNI.cpp:205->src/RNI.cpp:51) of constant 0 on array 'NEURONS_MEMBRANE' [408]  (3.254 ns)

 <State 68>: 3.323ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'RNI_Pipeline_VITIS_LOOP_55_4' [418]  (3.323 ns)

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
