// Seed: 2349512974
module module_0 #(
    parameter id_4 = 32'd98
) (
    input tri  id_0,
    input tri  id_1
    , _id_4,
    input tri1 id_2
);
  logic id_5;
  wire [id_4 : -1] id_6;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd38
) (
    input wire id_0,
    output tri id_1,
    input wand id_2,
    output supply1 id_3
    , id_17,
    output wand id_4,
    input tri id_5,
    output tri0 id_6,
    input tri1 _id_7,
    input supply0 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wand id_12,
    output wand id_13,
    output tri0 id_14,
    input wand id_15
);
  logic [id_7 : 1  ==  1] id_18;
  logic id_19;
  ;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_5
  );
  generate
    assign id_14 = id_11 == id_17 ? -1 : id_15;
  endgenerate
  always_comb @(*) begin : LABEL_0
    id_18 <= id_17;
  end
endmodule
