
    wire reset;
    wire clock;
    assign reset = ap_rst_n;
    assign clock = ap_clk;
    wire [2:0] proc_0_data_FIFO_blk;
    wire [2:0] proc_0_data_PIPO_blk;
    wire [2:0] proc_0_start_FIFO_blk;
    wire [2:0] proc_0_TLF_FIFO_blk;
    wire [2:0] proc_0_input_sync_blk;
    wire [2:0] proc_0_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_0;
    reg [2:0] proc_dep_vld_vec_0_reg;
    wire [2:0] in_chan_dep_vld_vec_0;
    wire [1055:0] in_chan_dep_data_vec_0;
    wire [2:0] token_in_vec_0;
    wire [2:0] out_chan_dep_vld_vec_0;
    wire [351:0] out_chan_dep_data_0;
    wire [2:0] token_out_vec_0;
    wire dl_detect_out_0;
    wire dep_chan_vld_1_0;
    wire [351:0] dep_chan_data_1_0;
    wire token_1_0;
    wire dep_chan_vld_2_0;
    wire [351:0] dep_chan_data_2_0;
    wire token_2_0;
    wire dep_chan_vld_12_0;
    wire [351:0] dep_chan_data_12_0;
    wire token_12_0;
    wire [1:0] proc_1_data_FIFO_blk;
    wire [1:0] proc_1_data_PIPO_blk;
    wire [1:0] proc_1_start_FIFO_blk;
    wire [1:0] proc_1_TLF_FIFO_blk;
    wire [1:0] proc_1_input_sync_blk;
    wire [1:0] proc_1_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_1;
    reg [1:0] proc_dep_vld_vec_1_reg;
    wire [1:0] in_chan_dep_vld_vec_1;
    wire [703:0] in_chan_dep_data_vec_1;
    wire [1:0] token_in_vec_1;
    wire [1:0] out_chan_dep_vld_vec_1;
    wire [351:0] out_chan_dep_data_1;
    wire [1:0] token_out_vec_1;
    wire dl_detect_out_1;
    wire dep_chan_vld_0_1;
    wire [351:0] dep_chan_data_0_1;
    wire token_0_1;
    wire dep_chan_vld_12_1;
    wire [351:0] dep_chan_data_12_1;
    wire token_12_1;
    wire [2:0] proc_2_data_FIFO_blk;
    wire [2:0] proc_2_data_PIPO_blk;
    wire [2:0] proc_2_start_FIFO_blk;
    wire [2:0] proc_2_TLF_FIFO_blk;
    wire [2:0] proc_2_input_sync_blk;
    wire [2:0] proc_2_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_2;
    reg [2:0] proc_dep_vld_vec_2_reg;
    wire [2:0] in_chan_dep_vld_vec_2;
    wire [1055:0] in_chan_dep_data_vec_2;
    wire [2:0] token_in_vec_2;
    wire [2:0] out_chan_dep_vld_vec_2;
    wire [351:0] out_chan_dep_data_2;
    wire [2:0] token_out_vec_2;
    wire dl_detect_out_2;
    wire dep_chan_vld_0_2;
    wire [351:0] dep_chan_data_0_2;
    wire token_0_2;
    wire dep_chan_vld_3_2;
    wire [351:0] dep_chan_data_3_2;
    wire token_3_2;
    wire dep_chan_vld_12_2;
    wire [351:0] dep_chan_data_12_2;
    wire token_12_2;
    wire [1:0] proc_3_data_FIFO_blk;
    wire [1:0] proc_3_data_PIPO_blk;
    wire [1:0] proc_3_start_FIFO_blk;
    wire [1:0] proc_3_TLF_FIFO_blk;
    wire [1:0] proc_3_input_sync_blk;
    wire [1:0] proc_3_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_3;
    reg [1:0] proc_dep_vld_vec_3_reg;
    wire [1:0] in_chan_dep_vld_vec_3;
    wire [703:0] in_chan_dep_data_vec_3;
    wire [1:0] token_in_vec_3;
    wire [1:0] out_chan_dep_vld_vec_3;
    wire [351:0] out_chan_dep_data_3;
    wire [1:0] token_out_vec_3;
    wire dl_detect_out_3;
    wire dep_chan_vld_2_3;
    wire [351:0] dep_chan_data_2_3;
    wire token_2_3;
    wire dep_chan_vld_4_3;
    wire [351:0] dep_chan_data_4_3;
    wire token_4_3;
    wire [2:0] proc_4_data_FIFO_blk;
    wire [2:0] proc_4_data_PIPO_blk;
    wire [2:0] proc_4_start_FIFO_blk;
    wire [2:0] proc_4_TLF_FIFO_blk;
    wire [2:0] proc_4_input_sync_blk;
    wire [2:0] proc_4_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_4;
    reg [2:0] proc_dep_vld_vec_4_reg;
    wire [2:0] in_chan_dep_vld_vec_4;
    wire [1055:0] in_chan_dep_data_vec_4;
    wire [2:0] token_in_vec_4;
    wire [2:0] out_chan_dep_vld_vec_4;
    wire [351:0] out_chan_dep_data_4;
    wire [2:0] token_out_vec_4;
    wire dl_detect_out_4;
    wire dep_chan_vld_3_4;
    wire [351:0] dep_chan_data_3_4;
    wire token_3_4;
    wire dep_chan_vld_5_4;
    wire [351:0] dep_chan_data_5_4;
    wire token_5_4;
    wire dep_chan_vld_22_4;
    wire [351:0] dep_chan_data_22_4;
    wire token_22_4;
    wire [2:0] proc_5_data_FIFO_blk;
    wire [2:0] proc_5_data_PIPO_blk;
    wire [2:0] proc_5_start_FIFO_blk;
    wire [2:0] proc_5_TLF_FIFO_blk;
    wire [2:0] proc_5_input_sync_blk;
    wire [2:0] proc_5_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_5;
    reg [2:0] proc_dep_vld_vec_5_reg;
    wire [2:0] in_chan_dep_vld_vec_5;
    wire [1055:0] in_chan_dep_data_vec_5;
    wire [2:0] token_in_vec_5;
    wire [2:0] out_chan_dep_vld_vec_5;
    wire [351:0] out_chan_dep_data_5;
    wire [2:0] token_out_vec_5;
    wire dl_detect_out_5;
    wire dep_chan_vld_4_5;
    wire [351:0] dep_chan_data_4_5;
    wire token_4_5;
    wire dep_chan_vld_6_5;
    wire [351:0] dep_chan_data_6_5;
    wire token_6_5;
    wire dep_chan_vld_30_5;
    wire [351:0] dep_chan_data_30_5;
    wire token_30_5;
    wire [2:0] proc_6_data_FIFO_blk;
    wire [2:0] proc_6_data_PIPO_blk;
    wire [2:0] proc_6_start_FIFO_blk;
    wire [2:0] proc_6_TLF_FIFO_blk;
    wire [2:0] proc_6_input_sync_blk;
    wire [2:0] proc_6_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_6;
    reg [2:0] proc_dep_vld_vec_6_reg;
    wire [2:0] in_chan_dep_vld_vec_6;
    wire [1055:0] in_chan_dep_data_vec_6;
    wire [2:0] token_in_vec_6;
    wire [2:0] out_chan_dep_vld_vec_6;
    wire [351:0] out_chan_dep_data_6;
    wire [2:0] token_out_vec_6;
    wire dl_detect_out_6;
    wire dep_chan_vld_5_6;
    wire [351:0] dep_chan_data_5_6;
    wire token_5_6;
    wire dep_chan_vld_7_6;
    wire [351:0] dep_chan_data_7_6;
    wire token_7_6;
    wire dep_chan_vld_38_6;
    wire [351:0] dep_chan_data_38_6;
    wire token_38_6;
    wire [2:0] proc_7_data_FIFO_blk;
    wire [2:0] proc_7_data_PIPO_blk;
    wire [2:0] proc_7_start_FIFO_blk;
    wire [2:0] proc_7_TLF_FIFO_blk;
    wire [2:0] proc_7_input_sync_blk;
    wire [2:0] proc_7_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_7;
    reg [2:0] proc_dep_vld_vec_7_reg;
    wire [2:0] in_chan_dep_vld_vec_7;
    wire [1055:0] in_chan_dep_data_vec_7;
    wire [2:0] token_in_vec_7;
    wire [2:0] out_chan_dep_vld_vec_7;
    wire [351:0] out_chan_dep_data_7;
    wire [2:0] token_out_vec_7;
    wire dl_detect_out_7;
    wire dep_chan_vld_6_7;
    wire [351:0] dep_chan_data_6_7;
    wire token_6_7;
    wire dep_chan_vld_8_7;
    wire [351:0] dep_chan_data_8_7;
    wire token_8_7;
    wire dep_chan_vld_46_7;
    wire [351:0] dep_chan_data_46_7;
    wire token_46_7;
    wire [2:0] proc_8_data_FIFO_blk;
    wire [2:0] proc_8_data_PIPO_blk;
    wire [2:0] proc_8_start_FIFO_blk;
    wire [2:0] proc_8_TLF_FIFO_blk;
    wire [2:0] proc_8_input_sync_blk;
    wire [2:0] proc_8_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_8;
    reg [2:0] proc_dep_vld_vec_8_reg;
    wire [2:0] in_chan_dep_vld_vec_8;
    wire [1055:0] in_chan_dep_data_vec_8;
    wire [2:0] token_in_vec_8;
    wire [2:0] out_chan_dep_vld_vec_8;
    wire [351:0] out_chan_dep_data_8;
    wire [2:0] token_out_vec_8;
    wire dl_detect_out_8;
    wire dep_chan_vld_7_8;
    wire [351:0] dep_chan_data_7_8;
    wire token_7_8;
    wire dep_chan_vld_9_8;
    wire [351:0] dep_chan_data_9_8;
    wire token_9_8;
    wire dep_chan_vld_54_8;
    wire [351:0] dep_chan_data_54_8;
    wire token_54_8;
    wire [2:0] proc_9_data_FIFO_blk;
    wire [2:0] proc_9_data_PIPO_blk;
    wire [2:0] proc_9_start_FIFO_blk;
    wire [2:0] proc_9_TLF_FIFO_blk;
    wire [2:0] proc_9_input_sync_blk;
    wire [2:0] proc_9_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_9;
    reg [2:0] proc_dep_vld_vec_9_reg;
    wire [2:0] in_chan_dep_vld_vec_9;
    wire [1055:0] in_chan_dep_data_vec_9;
    wire [2:0] token_in_vec_9;
    wire [2:0] out_chan_dep_vld_vec_9;
    wire [351:0] out_chan_dep_data_9;
    wire [2:0] token_out_vec_9;
    wire dl_detect_out_9;
    wire dep_chan_vld_8_9;
    wire [351:0] dep_chan_data_8_9;
    wire token_8_9;
    wire dep_chan_vld_10_9;
    wire [351:0] dep_chan_data_10_9;
    wire token_10_9;
    wire dep_chan_vld_62_9;
    wire [351:0] dep_chan_data_62_9;
    wire token_62_9;
    wire [2:0] proc_10_data_FIFO_blk;
    wire [2:0] proc_10_data_PIPO_blk;
    wire [2:0] proc_10_start_FIFO_blk;
    wire [2:0] proc_10_TLF_FIFO_blk;
    wire [2:0] proc_10_input_sync_blk;
    wire [2:0] proc_10_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_10;
    reg [2:0] proc_dep_vld_vec_10_reg;
    wire [2:0] in_chan_dep_vld_vec_10;
    wire [1055:0] in_chan_dep_data_vec_10;
    wire [2:0] token_in_vec_10;
    wire [2:0] out_chan_dep_vld_vec_10;
    wire [351:0] out_chan_dep_data_10;
    wire [2:0] token_out_vec_10;
    wire dl_detect_out_10;
    wire dep_chan_vld_9_10;
    wire [351:0] dep_chan_data_9_10;
    wire token_9_10;
    wire dep_chan_vld_11_10;
    wire [351:0] dep_chan_data_11_10;
    wire token_11_10;
    wire dep_chan_vld_70_10;
    wire [351:0] dep_chan_data_70_10;
    wire token_70_10;
    wire [1:0] proc_11_data_FIFO_blk;
    wire [1:0] proc_11_data_PIPO_blk;
    wire [1:0] proc_11_start_FIFO_blk;
    wire [1:0] proc_11_TLF_FIFO_blk;
    wire [1:0] proc_11_input_sync_blk;
    wire [1:0] proc_11_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_11;
    reg [1:0] proc_dep_vld_vec_11_reg;
    wire [1:0] in_chan_dep_vld_vec_11;
    wire [703:0] in_chan_dep_data_vec_11;
    wire [1:0] token_in_vec_11;
    wire [1:0] out_chan_dep_vld_vec_11;
    wire [351:0] out_chan_dep_data_11;
    wire [1:0] token_out_vec_11;
    wire dl_detect_out_11;
    wire dep_chan_vld_10_11;
    wire [351:0] dep_chan_data_10_11;
    wire token_10_11;
    wire dep_chan_vld_78_11;
    wire [351:0] dep_chan_data_78_11;
    wire token_78_11;
    wire [3:0] proc_12_data_FIFO_blk;
    wire [3:0] proc_12_data_PIPO_blk;
    wire [3:0] proc_12_start_FIFO_blk;
    wire [3:0] proc_12_TLF_FIFO_blk;
    wire [3:0] proc_12_input_sync_blk;
    wire [3:0] proc_12_output_sync_blk;
    wire [3:0] proc_dep_vld_vec_12;
    reg [3:0] proc_dep_vld_vec_12_reg;
    wire [3:0] in_chan_dep_vld_vec_12;
    wire [1407:0] in_chan_dep_data_vec_12;
    wire [3:0] token_in_vec_12;
    wire [3:0] out_chan_dep_vld_vec_12;
    wire [351:0] out_chan_dep_data_12;
    wire [3:0] token_out_vec_12;
    wire dl_detect_out_12;
    wire dep_chan_vld_0_12;
    wire [351:0] dep_chan_data_0_12;
    wire token_0_12;
    wire dep_chan_vld_1_12;
    wire [351:0] dep_chan_data_1_12;
    wire token_1_12;
    wire dep_chan_vld_2_12;
    wire [351:0] dep_chan_data_2_12;
    wire token_2_12;
    wire dep_chan_vld_13_12;
    wire [351:0] dep_chan_data_13_12;
    wire token_13_12;
    wire [1:0] proc_13_data_FIFO_blk;
    wire [1:0] proc_13_data_PIPO_blk;
    wire [1:0] proc_13_start_FIFO_blk;
    wire [1:0] proc_13_TLF_FIFO_blk;
    wire [1:0] proc_13_input_sync_blk;
    wire [1:0] proc_13_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_13;
    reg [1:0] proc_dep_vld_vec_13_reg;
    wire [1:0] in_chan_dep_vld_vec_13;
    wire [703:0] in_chan_dep_data_vec_13;
    wire [1:0] token_in_vec_13;
    wire [1:0] out_chan_dep_vld_vec_13;
    wire [351:0] out_chan_dep_data_13;
    wire [1:0] token_out_vec_13;
    wire dl_detect_out_13;
    wire dep_chan_vld_12_13;
    wire [351:0] dep_chan_data_12_13;
    wire token_12_13;
    wire dep_chan_vld_14_13;
    wire [351:0] dep_chan_data_14_13;
    wire token_14_13;
    wire [2:0] proc_14_data_FIFO_blk;
    wire [2:0] proc_14_data_PIPO_blk;
    wire [2:0] proc_14_start_FIFO_blk;
    wire [2:0] proc_14_TLF_FIFO_blk;
    wire [2:0] proc_14_input_sync_blk;
    wire [2:0] proc_14_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_14;
    reg [2:0] proc_dep_vld_vec_14_reg;
    wire [2:0] in_chan_dep_vld_vec_14;
    wire [1055:0] in_chan_dep_data_vec_14;
    wire [2:0] token_in_vec_14;
    wire [2:0] out_chan_dep_vld_vec_14;
    wire [351:0] out_chan_dep_data_14;
    wire [2:0] token_out_vec_14;
    wire dl_detect_out_14;
    wire dep_chan_vld_13_14;
    wire [351:0] dep_chan_data_13_14;
    wire token_13_14;
    wire dep_chan_vld_15_14;
    wire [351:0] dep_chan_data_15_14;
    wire token_15_14;
    wire dep_chan_vld_22_14;
    wire [351:0] dep_chan_data_22_14;
    wire token_22_14;
    wire [2:0] proc_15_data_FIFO_blk;
    wire [2:0] proc_15_data_PIPO_blk;
    wire [2:0] proc_15_start_FIFO_blk;
    wire [2:0] proc_15_TLF_FIFO_blk;
    wire [2:0] proc_15_input_sync_blk;
    wire [2:0] proc_15_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_15;
    reg [2:0] proc_dep_vld_vec_15_reg;
    wire [2:0] in_chan_dep_vld_vec_15;
    wire [1055:0] in_chan_dep_data_vec_15;
    wire [2:0] token_in_vec_15;
    wire [2:0] out_chan_dep_vld_vec_15;
    wire [351:0] out_chan_dep_data_15;
    wire [2:0] token_out_vec_15;
    wire dl_detect_out_15;
    wire dep_chan_vld_14_15;
    wire [351:0] dep_chan_data_14_15;
    wire token_14_15;
    wire dep_chan_vld_16_15;
    wire [351:0] dep_chan_data_16_15;
    wire token_16_15;
    wire dep_chan_vld_23_15;
    wire [351:0] dep_chan_data_23_15;
    wire token_23_15;
    wire [2:0] proc_16_data_FIFO_blk;
    wire [2:0] proc_16_data_PIPO_blk;
    wire [2:0] proc_16_start_FIFO_blk;
    wire [2:0] proc_16_TLF_FIFO_blk;
    wire [2:0] proc_16_input_sync_blk;
    wire [2:0] proc_16_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_16;
    reg [2:0] proc_dep_vld_vec_16_reg;
    wire [2:0] in_chan_dep_vld_vec_16;
    wire [1055:0] in_chan_dep_data_vec_16;
    wire [2:0] token_in_vec_16;
    wire [2:0] out_chan_dep_vld_vec_16;
    wire [351:0] out_chan_dep_data_16;
    wire [2:0] token_out_vec_16;
    wire dl_detect_out_16;
    wire dep_chan_vld_15_16;
    wire [351:0] dep_chan_data_15_16;
    wire token_15_16;
    wire dep_chan_vld_17_16;
    wire [351:0] dep_chan_data_17_16;
    wire token_17_16;
    wire dep_chan_vld_24_16;
    wire [351:0] dep_chan_data_24_16;
    wire token_24_16;
    wire [2:0] proc_17_data_FIFO_blk;
    wire [2:0] proc_17_data_PIPO_blk;
    wire [2:0] proc_17_start_FIFO_blk;
    wire [2:0] proc_17_TLF_FIFO_blk;
    wire [2:0] proc_17_input_sync_blk;
    wire [2:0] proc_17_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_17;
    reg [2:0] proc_dep_vld_vec_17_reg;
    wire [2:0] in_chan_dep_vld_vec_17;
    wire [1055:0] in_chan_dep_data_vec_17;
    wire [2:0] token_in_vec_17;
    wire [2:0] out_chan_dep_vld_vec_17;
    wire [351:0] out_chan_dep_data_17;
    wire [2:0] token_out_vec_17;
    wire dl_detect_out_17;
    wire dep_chan_vld_16_17;
    wire [351:0] dep_chan_data_16_17;
    wire token_16_17;
    wire dep_chan_vld_18_17;
    wire [351:0] dep_chan_data_18_17;
    wire token_18_17;
    wire dep_chan_vld_25_17;
    wire [351:0] dep_chan_data_25_17;
    wire token_25_17;
    wire [2:0] proc_18_data_FIFO_blk;
    wire [2:0] proc_18_data_PIPO_blk;
    wire [2:0] proc_18_start_FIFO_blk;
    wire [2:0] proc_18_TLF_FIFO_blk;
    wire [2:0] proc_18_input_sync_blk;
    wire [2:0] proc_18_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_18;
    reg [2:0] proc_dep_vld_vec_18_reg;
    wire [2:0] in_chan_dep_vld_vec_18;
    wire [1055:0] in_chan_dep_data_vec_18;
    wire [2:0] token_in_vec_18;
    wire [2:0] out_chan_dep_vld_vec_18;
    wire [351:0] out_chan_dep_data_18;
    wire [2:0] token_out_vec_18;
    wire dl_detect_out_18;
    wire dep_chan_vld_17_18;
    wire [351:0] dep_chan_data_17_18;
    wire token_17_18;
    wire dep_chan_vld_19_18;
    wire [351:0] dep_chan_data_19_18;
    wire token_19_18;
    wire dep_chan_vld_26_18;
    wire [351:0] dep_chan_data_26_18;
    wire token_26_18;
    wire [2:0] proc_19_data_FIFO_blk;
    wire [2:0] proc_19_data_PIPO_blk;
    wire [2:0] proc_19_start_FIFO_blk;
    wire [2:0] proc_19_TLF_FIFO_blk;
    wire [2:0] proc_19_input_sync_blk;
    wire [2:0] proc_19_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_19;
    reg [2:0] proc_dep_vld_vec_19_reg;
    wire [2:0] in_chan_dep_vld_vec_19;
    wire [1055:0] in_chan_dep_data_vec_19;
    wire [2:0] token_in_vec_19;
    wire [2:0] out_chan_dep_vld_vec_19;
    wire [351:0] out_chan_dep_data_19;
    wire [2:0] token_out_vec_19;
    wire dl_detect_out_19;
    wire dep_chan_vld_18_19;
    wire [351:0] dep_chan_data_18_19;
    wire token_18_19;
    wire dep_chan_vld_20_19;
    wire [351:0] dep_chan_data_20_19;
    wire token_20_19;
    wire dep_chan_vld_27_19;
    wire [351:0] dep_chan_data_27_19;
    wire token_27_19;
    wire [2:0] proc_20_data_FIFO_blk;
    wire [2:0] proc_20_data_PIPO_blk;
    wire [2:0] proc_20_start_FIFO_blk;
    wire [2:0] proc_20_TLF_FIFO_blk;
    wire [2:0] proc_20_input_sync_blk;
    wire [2:0] proc_20_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_20;
    reg [2:0] proc_dep_vld_vec_20_reg;
    wire [2:0] in_chan_dep_vld_vec_20;
    wire [1055:0] in_chan_dep_data_vec_20;
    wire [2:0] token_in_vec_20;
    wire [2:0] out_chan_dep_vld_vec_20;
    wire [351:0] out_chan_dep_data_20;
    wire [2:0] token_out_vec_20;
    wire dl_detect_out_20;
    wire dep_chan_vld_19_20;
    wire [351:0] dep_chan_data_19_20;
    wire token_19_20;
    wire dep_chan_vld_21_20;
    wire [351:0] dep_chan_data_21_20;
    wire token_21_20;
    wire dep_chan_vld_28_20;
    wire [351:0] dep_chan_data_28_20;
    wire token_28_20;
    wire [1:0] proc_21_data_FIFO_blk;
    wire [1:0] proc_21_data_PIPO_blk;
    wire [1:0] proc_21_start_FIFO_blk;
    wire [1:0] proc_21_TLF_FIFO_blk;
    wire [1:0] proc_21_input_sync_blk;
    wire [1:0] proc_21_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_21;
    reg [1:0] proc_dep_vld_vec_21_reg;
    wire [1:0] in_chan_dep_vld_vec_21;
    wire [703:0] in_chan_dep_data_vec_21;
    wire [1:0] token_in_vec_21;
    wire [1:0] out_chan_dep_vld_vec_21;
    wire [351:0] out_chan_dep_data_21;
    wire [1:0] token_out_vec_21;
    wire dl_detect_out_21;
    wire dep_chan_vld_20_21;
    wire [351:0] dep_chan_data_20_21;
    wire token_20_21;
    wire dep_chan_vld_29_21;
    wire [351:0] dep_chan_data_29_21;
    wire token_29_21;
    wire [4:0] proc_22_data_FIFO_blk;
    wire [4:0] proc_22_data_PIPO_blk;
    wire [4:0] proc_22_start_FIFO_blk;
    wire [4:0] proc_22_TLF_FIFO_blk;
    wire [4:0] proc_22_input_sync_blk;
    wire [4:0] proc_22_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_22;
    reg [4:0] proc_dep_vld_vec_22_reg;
    wire [4:0] in_chan_dep_vld_vec_22;
    wire [1759:0] in_chan_dep_data_vec_22;
    wire [4:0] token_in_vec_22;
    wire [4:0] out_chan_dep_vld_vec_22;
    wire [351:0] out_chan_dep_data_22;
    wire [4:0] token_out_vec_22;
    wire dl_detect_out_22;
    wire dep_chan_vld_4_22;
    wire [351:0] dep_chan_data_4_22;
    wire token_4_22;
    wire dep_chan_vld_14_22;
    wire [351:0] dep_chan_data_14_22;
    wire token_14_22;
    wire dep_chan_vld_23_22;
    wire [351:0] dep_chan_data_23_22;
    wire token_23_22;
    wire dep_chan_vld_30_22;
    wire [351:0] dep_chan_data_30_22;
    wire token_30_22;
    wire dep_chan_vld_109_22;
    wire [351:0] dep_chan_data_109_22;
    wire token_109_22;
    wire [4:0] proc_23_data_FIFO_blk;
    wire [4:0] proc_23_data_PIPO_blk;
    wire [4:0] proc_23_start_FIFO_blk;
    wire [4:0] proc_23_TLF_FIFO_blk;
    wire [4:0] proc_23_input_sync_blk;
    wire [4:0] proc_23_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_23;
    reg [4:0] proc_dep_vld_vec_23_reg;
    wire [4:0] in_chan_dep_vld_vec_23;
    wire [1759:0] in_chan_dep_data_vec_23;
    wire [4:0] token_in_vec_23;
    wire [4:0] out_chan_dep_vld_vec_23;
    wire [351:0] out_chan_dep_data_23;
    wire [4:0] token_out_vec_23;
    wire dl_detect_out_23;
    wire dep_chan_vld_15_23;
    wire [351:0] dep_chan_data_15_23;
    wire token_15_23;
    wire dep_chan_vld_22_23;
    wire [351:0] dep_chan_data_22_23;
    wire token_22_23;
    wire dep_chan_vld_24_23;
    wire [351:0] dep_chan_data_24_23;
    wire token_24_23;
    wire dep_chan_vld_31_23;
    wire [351:0] dep_chan_data_31_23;
    wire token_31_23;
    wire dep_chan_vld_117_23;
    wire [351:0] dep_chan_data_117_23;
    wire token_117_23;
    wire [4:0] proc_24_data_FIFO_blk;
    wire [4:0] proc_24_data_PIPO_blk;
    wire [4:0] proc_24_start_FIFO_blk;
    wire [4:0] proc_24_TLF_FIFO_blk;
    wire [4:0] proc_24_input_sync_blk;
    wire [4:0] proc_24_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_24;
    reg [4:0] proc_dep_vld_vec_24_reg;
    wire [4:0] in_chan_dep_vld_vec_24;
    wire [1759:0] in_chan_dep_data_vec_24;
    wire [4:0] token_in_vec_24;
    wire [4:0] out_chan_dep_vld_vec_24;
    wire [351:0] out_chan_dep_data_24;
    wire [4:0] token_out_vec_24;
    wire dl_detect_out_24;
    wire dep_chan_vld_16_24;
    wire [351:0] dep_chan_data_16_24;
    wire token_16_24;
    wire dep_chan_vld_23_24;
    wire [351:0] dep_chan_data_23_24;
    wire token_23_24;
    wire dep_chan_vld_25_24;
    wire [351:0] dep_chan_data_25_24;
    wire token_25_24;
    wire dep_chan_vld_32_24;
    wire [351:0] dep_chan_data_32_24;
    wire token_32_24;
    wire dep_chan_vld_125_24;
    wire [351:0] dep_chan_data_125_24;
    wire token_125_24;
    wire [4:0] proc_25_data_FIFO_blk;
    wire [4:0] proc_25_data_PIPO_blk;
    wire [4:0] proc_25_start_FIFO_blk;
    wire [4:0] proc_25_TLF_FIFO_blk;
    wire [4:0] proc_25_input_sync_blk;
    wire [4:0] proc_25_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_25;
    reg [4:0] proc_dep_vld_vec_25_reg;
    wire [4:0] in_chan_dep_vld_vec_25;
    wire [1759:0] in_chan_dep_data_vec_25;
    wire [4:0] token_in_vec_25;
    wire [4:0] out_chan_dep_vld_vec_25;
    wire [351:0] out_chan_dep_data_25;
    wire [4:0] token_out_vec_25;
    wire dl_detect_out_25;
    wire dep_chan_vld_17_25;
    wire [351:0] dep_chan_data_17_25;
    wire token_17_25;
    wire dep_chan_vld_24_25;
    wire [351:0] dep_chan_data_24_25;
    wire token_24_25;
    wire dep_chan_vld_26_25;
    wire [351:0] dep_chan_data_26_25;
    wire token_26_25;
    wire dep_chan_vld_33_25;
    wire [351:0] dep_chan_data_33_25;
    wire token_33_25;
    wire dep_chan_vld_133_25;
    wire [351:0] dep_chan_data_133_25;
    wire token_133_25;
    wire [4:0] proc_26_data_FIFO_blk;
    wire [4:0] proc_26_data_PIPO_blk;
    wire [4:0] proc_26_start_FIFO_blk;
    wire [4:0] proc_26_TLF_FIFO_blk;
    wire [4:0] proc_26_input_sync_blk;
    wire [4:0] proc_26_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_26;
    reg [4:0] proc_dep_vld_vec_26_reg;
    wire [4:0] in_chan_dep_vld_vec_26;
    wire [1759:0] in_chan_dep_data_vec_26;
    wire [4:0] token_in_vec_26;
    wire [4:0] out_chan_dep_vld_vec_26;
    wire [351:0] out_chan_dep_data_26;
    wire [4:0] token_out_vec_26;
    wire dl_detect_out_26;
    wire dep_chan_vld_18_26;
    wire [351:0] dep_chan_data_18_26;
    wire token_18_26;
    wire dep_chan_vld_25_26;
    wire [351:0] dep_chan_data_25_26;
    wire token_25_26;
    wire dep_chan_vld_27_26;
    wire [351:0] dep_chan_data_27_26;
    wire token_27_26;
    wire dep_chan_vld_34_26;
    wire [351:0] dep_chan_data_34_26;
    wire token_34_26;
    wire dep_chan_vld_141_26;
    wire [351:0] dep_chan_data_141_26;
    wire token_141_26;
    wire [4:0] proc_27_data_FIFO_blk;
    wire [4:0] proc_27_data_PIPO_blk;
    wire [4:0] proc_27_start_FIFO_blk;
    wire [4:0] proc_27_TLF_FIFO_blk;
    wire [4:0] proc_27_input_sync_blk;
    wire [4:0] proc_27_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_27;
    reg [4:0] proc_dep_vld_vec_27_reg;
    wire [4:0] in_chan_dep_vld_vec_27;
    wire [1759:0] in_chan_dep_data_vec_27;
    wire [4:0] token_in_vec_27;
    wire [4:0] out_chan_dep_vld_vec_27;
    wire [351:0] out_chan_dep_data_27;
    wire [4:0] token_out_vec_27;
    wire dl_detect_out_27;
    wire dep_chan_vld_19_27;
    wire [351:0] dep_chan_data_19_27;
    wire token_19_27;
    wire dep_chan_vld_26_27;
    wire [351:0] dep_chan_data_26_27;
    wire token_26_27;
    wire dep_chan_vld_28_27;
    wire [351:0] dep_chan_data_28_27;
    wire token_28_27;
    wire dep_chan_vld_35_27;
    wire [351:0] dep_chan_data_35_27;
    wire token_35_27;
    wire dep_chan_vld_149_27;
    wire [351:0] dep_chan_data_149_27;
    wire token_149_27;
    wire [4:0] proc_28_data_FIFO_blk;
    wire [4:0] proc_28_data_PIPO_blk;
    wire [4:0] proc_28_start_FIFO_blk;
    wire [4:0] proc_28_TLF_FIFO_blk;
    wire [4:0] proc_28_input_sync_blk;
    wire [4:0] proc_28_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_28;
    reg [4:0] proc_dep_vld_vec_28_reg;
    wire [4:0] in_chan_dep_vld_vec_28;
    wire [1759:0] in_chan_dep_data_vec_28;
    wire [4:0] token_in_vec_28;
    wire [4:0] out_chan_dep_vld_vec_28;
    wire [351:0] out_chan_dep_data_28;
    wire [4:0] token_out_vec_28;
    wire dl_detect_out_28;
    wire dep_chan_vld_20_28;
    wire [351:0] dep_chan_data_20_28;
    wire token_20_28;
    wire dep_chan_vld_27_28;
    wire [351:0] dep_chan_data_27_28;
    wire token_27_28;
    wire dep_chan_vld_29_28;
    wire [351:0] dep_chan_data_29_28;
    wire token_29_28;
    wire dep_chan_vld_36_28;
    wire [351:0] dep_chan_data_36_28;
    wire token_36_28;
    wire dep_chan_vld_157_28;
    wire [351:0] dep_chan_data_157_28;
    wire token_157_28;
    wire [4:0] proc_29_data_FIFO_blk;
    wire [4:0] proc_29_data_PIPO_blk;
    wire [4:0] proc_29_start_FIFO_blk;
    wire [4:0] proc_29_TLF_FIFO_blk;
    wire [4:0] proc_29_input_sync_blk;
    wire [4:0] proc_29_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_29;
    reg [4:0] proc_dep_vld_vec_29_reg;
    wire [4:0] in_chan_dep_vld_vec_29;
    wire [1759:0] in_chan_dep_data_vec_29;
    wire [4:0] token_in_vec_29;
    wire [4:0] out_chan_dep_vld_vec_29;
    wire [351:0] out_chan_dep_data_29;
    wire [4:0] token_out_vec_29;
    wire dl_detect_out_29;
    wire dep_chan_vld_21_29;
    wire [351:0] dep_chan_data_21_29;
    wire token_21_29;
    wire dep_chan_vld_28_29;
    wire [351:0] dep_chan_data_28_29;
    wire token_28_29;
    wire dep_chan_vld_37_29;
    wire [351:0] dep_chan_data_37_29;
    wire token_37_29;
    wire dep_chan_vld_86_29;
    wire [351:0] dep_chan_data_86_29;
    wire token_86_29;
    wire dep_chan_vld_165_29;
    wire [351:0] dep_chan_data_165_29;
    wire token_165_29;
    wire [4:0] proc_30_data_FIFO_blk;
    wire [4:0] proc_30_data_PIPO_blk;
    wire [4:0] proc_30_start_FIFO_blk;
    wire [4:0] proc_30_TLF_FIFO_blk;
    wire [4:0] proc_30_input_sync_blk;
    wire [4:0] proc_30_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_30;
    reg [4:0] proc_dep_vld_vec_30_reg;
    wire [4:0] in_chan_dep_vld_vec_30;
    wire [1759:0] in_chan_dep_data_vec_30;
    wire [4:0] token_in_vec_30;
    wire [4:0] out_chan_dep_vld_vec_30;
    wire [351:0] out_chan_dep_data_30;
    wire [4:0] token_out_vec_30;
    wire dl_detect_out_30;
    wire dep_chan_vld_5_30;
    wire [351:0] dep_chan_data_5_30;
    wire token_5_30;
    wire dep_chan_vld_22_30;
    wire [351:0] dep_chan_data_22_30;
    wire token_22_30;
    wire dep_chan_vld_31_30;
    wire [351:0] dep_chan_data_31_30;
    wire token_31_30;
    wire dep_chan_vld_38_30;
    wire [351:0] dep_chan_data_38_30;
    wire token_38_30;
    wire dep_chan_vld_108_30;
    wire [351:0] dep_chan_data_108_30;
    wire token_108_30;
    wire [4:0] proc_31_data_FIFO_blk;
    wire [4:0] proc_31_data_PIPO_blk;
    wire [4:0] proc_31_start_FIFO_blk;
    wire [4:0] proc_31_TLF_FIFO_blk;
    wire [4:0] proc_31_input_sync_blk;
    wire [4:0] proc_31_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_31;
    reg [4:0] proc_dep_vld_vec_31_reg;
    wire [4:0] in_chan_dep_vld_vec_31;
    wire [1759:0] in_chan_dep_data_vec_31;
    wire [4:0] token_in_vec_31;
    wire [4:0] out_chan_dep_vld_vec_31;
    wire [351:0] out_chan_dep_data_31;
    wire [4:0] token_out_vec_31;
    wire dl_detect_out_31;
    wire dep_chan_vld_23_31;
    wire [351:0] dep_chan_data_23_31;
    wire token_23_31;
    wire dep_chan_vld_30_31;
    wire [351:0] dep_chan_data_30_31;
    wire token_30_31;
    wire dep_chan_vld_32_31;
    wire [351:0] dep_chan_data_32_31;
    wire token_32_31;
    wire dep_chan_vld_39_31;
    wire [351:0] dep_chan_data_39_31;
    wire token_39_31;
    wire dep_chan_vld_116_31;
    wire [351:0] dep_chan_data_116_31;
    wire token_116_31;
    wire [4:0] proc_32_data_FIFO_blk;
    wire [4:0] proc_32_data_PIPO_blk;
    wire [4:0] proc_32_start_FIFO_blk;
    wire [4:0] proc_32_TLF_FIFO_blk;
    wire [4:0] proc_32_input_sync_blk;
    wire [4:0] proc_32_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_32;
    reg [4:0] proc_dep_vld_vec_32_reg;
    wire [4:0] in_chan_dep_vld_vec_32;
    wire [1759:0] in_chan_dep_data_vec_32;
    wire [4:0] token_in_vec_32;
    wire [4:0] out_chan_dep_vld_vec_32;
    wire [351:0] out_chan_dep_data_32;
    wire [4:0] token_out_vec_32;
    wire dl_detect_out_32;
    wire dep_chan_vld_24_32;
    wire [351:0] dep_chan_data_24_32;
    wire token_24_32;
    wire dep_chan_vld_31_32;
    wire [351:0] dep_chan_data_31_32;
    wire token_31_32;
    wire dep_chan_vld_33_32;
    wire [351:0] dep_chan_data_33_32;
    wire token_33_32;
    wire dep_chan_vld_40_32;
    wire [351:0] dep_chan_data_40_32;
    wire token_40_32;
    wire dep_chan_vld_124_32;
    wire [351:0] dep_chan_data_124_32;
    wire token_124_32;
    wire [4:0] proc_33_data_FIFO_blk;
    wire [4:0] proc_33_data_PIPO_blk;
    wire [4:0] proc_33_start_FIFO_blk;
    wire [4:0] proc_33_TLF_FIFO_blk;
    wire [4:0] proc_33_input_sync_blk;
    wire [4:0] proc_33_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_33;
    reg [4:0] proc_dep_vld_vec_33_reg;
    wire [4:0] in_chan_dep_vld_vec_33;
    wire [1759:0] in_chan_dep_data_vec_33;
    wire [4:0] token_in_vec_33;
    wire [4:0] out_chan_dep_vld_vec_33;
    wire [351:0] out_chan_dep_data_33;
    wire [4:0] token_out_vec_33;
    wire dl_detect_out_33;
    wire dep_chan_vld_25_33;
    wire [351:0] dep_chan_data_25_33;
    wire token_25_33;
    wire dep_chan_vld_32_33;
    wire [351:0] dep_chan_data_32_33;
    wire token_32_33;
    wire dep_chan_vld_34_33;
    wire [351:0] dep_chan_data_34_33;
    wire token_34_33;
    wire dep_chan_vld_41_33;
    wire [351:0] dep_chan_data_41_33;
    wire token_41_33;
    wire dep_chan_vld_132_33;
    wire [351:0] dep_chan_data_132_33;
    wire token_132_33;
    wire [4:0] proc_34_data_FIFO_blk;
    wire [4:0] proc_34_data_PIPO_blk;
    wire [4:0] proc_34_start_FIFO_blk;
    wire [4:0] proc_34_TLF_FIFO_blk;
    wire [4:0] proc_34_input_sync_blk;
    wire [4:0] proc_34_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_34;
    reg [4:0] proc_dep_vld_vec_34_reg;
    wire [4:0] in_chan_dep_vld_vec_34;
    wire [1759:0] in_chan_dep_data_vec_34;
    wire [4:0] token_in_vec_34;
    wire [4:0] out_chan_dep_vld_vec_34;
    wire [351:0] out_chan_dep_data_34;
    wire [4:0] token_out_vec_34;
    wire dl_detect_out_34;
    wire dep_chan_vld_26_34;
    wire [351:0] dep_chan_data_26_34;
    wire token_26_34;
    wire dep_chan_vld_33_34;
    wire [351:0] dep_chan_data_33_34;
    wire token_33_34;
    wire dep_chan_vld_35_34;
    wire [351:0] dep_chan_data_35_34;
    wire token_35_34;
    wire dep_chan_vld_42_34;
    wire [351:0] dep_chan_data_42_34;
    wire token_42_34;
    wire dep_chan_vld_140_34;
    wire [351:0] dep_chan_data_140_34;
    wire token_140_34;
    wire [4:0] proc_35_data_FIFO_blk;
    wire [4:0] proc_35_data_PIPO_blk;
    wire [4:0] proc_35_start_FIFO_blk;
    wire [4:0] proc_35_TLF_FIFO_blk;
    wire [4:0] proc_35_input_sync_blk;
    wire [4:0] proc_35_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_35;
    reg [4:0] proc_dep_vld_vec_35_reg;
    wire [4:0] in_chan_dep_vld_vec_35;
    wire [1759:0] in_chan_dep_data_vec_35;
    wire [4:0] token_in_vec_35;
    wire [4:0] out_chan_dep_vld_vec_35;
    wire [351:0] out_chan_dep_data_35;
    wire [4:0] token_out_vec_35;
    wire dl_detect_out_35;
    wire dep_chan_vld_27_35;
    wire [351:0] dep_chan_data_27_35;
    wire token_27_35;
    wire dep_chan_vld_34_35;
    wire [351:0] dep_chan_data_34_35;
    wire token_34_35;
    wire dep_chan_vld_36_35;
    wire [351:0] dep_chan_data_36_35;
    wire token_36_35;
    wire dep_chan_vld_43_35;
    wire [351:0] dep_chan_data_43_35;
    wire token_43_35;
    wire dep_chan_vld_148_35;
    wire [351:0] dep_chan_data_148_35;
    wire token_148_35;
    wire [4:0] proc_36_data_FIFO_blk;
    wire [4:0] proc_36_data_PIPO_blk;
    wire [4:0] proc_36_start_FIFO_blk;
    wire [4:0] proc_36_TLF_FIFO_blk;
    wire [4:0] proc_36_input_sync_blk;
    wire [4:0] proc_36_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_36;
    reg [4:0] proc_dep_vld_vec_36_reg;
    wire [4:0] in_chan_dep_vld_vec_36;
    wire [1759:0] in_chan_dep_data_vec_36;
    wire [4:0] token_in_vec_36;
    wire [4:0] out_chan_dep_vld_vec_36;
    wire [351:0] out_chan_dep_data_36;
    wire [4:0] token_out_vec_36;
    wire dl_detect_out_36;
    wire dep_chan_vld_28_36;
    wire [351:0] dep_chan_data_28_36;
    wire token_28_36;
    wire dep_chan_vld_35_36;
    wire [351:0] dep_chan_data_35_36;
    wire token_35_36;
    wire dep_chan_vld_37_36;
    wire [351:0] dep_chan_data_37_36;
    wire token_37_36;
    wire dep_chan_vld_44_36;
    wire [351:0] dep_chan_data_44_36;
    wire token_44_36;
    wire dep_chan_vld_156_36;
    wire [351:0] dep_chan_data_156_36;
    wire token_156_36;
    wire [4:0] proc_37_data_FIFO_blk;
    wire [4:0] proc_37_data_PIPO_blk;
    wire [4:0] proc_37_start_FIFO_blk;
    wire [4:0] proc_37_TLF_FIFO_blk;
    wire [4:0] proc_37_input_sync_blk;
    wire [4:0] proc_37_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_37;
    reg [4:0] proc_dep_vld_vec_37_reg;
    wire [4:0] in_chan_dep_vld_vec_37;
    wire [1759:0] in_chan_dep_data_vec_37;
    wire [4:0] token_in_vec_37;
    wire [4:0] out_chan_dep_vld_vec_37;
    wire [351:0] out_chan_dep_data_37;
    wire [4:0] token_out_vec_37;
    wire dl_detect_out_37;
    wire dep_chan_vld_29_37;
    wire [351:0] dep_chan_data_29_37;
    wire token_29_37;
    wire dep_chan_vld_36_37;
    wire [351:0] dep_chan_data_36_37;
    wire token_36_37;
    wire dep_chan_vld_45_37;
    wire [351:0] dep_chan_data_45_37;
    wire token_45_37;
    wire dep_chan_vld_87_37;
    wire [351:0] dep_chan_data_87_37;
    wire token_87_37;
    wire dep_chan_vld_164_37;
    wire [351:0] dep_chan_data_164_37;
    wire token_164_37;
    wire [4:0] proc_38_data_FIFO_blk;
    wire [4:0] proc_38_data_PIPO_blk;
    wire [4:0] proc_38_start_FIFO_blk;
    wire [4:0] proc_38_TLF_FIFO_blk;
    wire [4:0] proc_38_input_sync_blk;
    wire [4:0] proc_38_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_38;
    reg [4:0] proc_dep_vld_vec_38_reg;
    wire [4:0] in_chan_dep_vld_vec_38;
    wire [1759:0] in_chan_dep_data_vec_38;
    wire [4:0] token_in_vec_38;
    wire [4:0] out_chan_dep_vld_vec_38;
    wire [351:0] out_chan_dep_data_38;
    wire [4:0] token_out_vec_38;
    wire dl_detect_out_38;
    wire dep_chan_vld_6_38;
    wire [351:0] dep_chan_data_6_38;
    wire token_6_38;
    wire dep_chan_vld_30_38;
    wire [351:0] dep_chan_data_30_38;
    wire token_30_38;
    wire dep_chan_vld_39_38;
    wire [351:0] dep_chan_data_39_38;
    wire token_39_38;
    wire dep_chan_vld_46_38;
    wire [351:0] dep_chan_data_46_38;
    wire token_46_38;
    wire dep_chan_vld_107_38;
    wire [351:0] dep_chan_data_107_38;
    wire token_107_38;
    wire [4:0] proc_39_data_FIFO_blk;
    wire [4:0] proc_39_data_PIPO_blk;
    wire [4:0] proc_39_start_FIFO_blk;
    wire [4:0] proc_39_TLF_FIFO_blk;
    wire [4:0] proc_39_input_sync_blk;
    wire [4:0] proc_39_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_39;
    reg [4:0] proc_dep_vld_vec_39_reg;
    wire [4:0] in_chan_dep_vld_vec_39;
    wire [1759:0] in_chan_dep_data_vec_39;
    wire [4:0] token_in_vec_39;
    wire [4:0] out_chan_dep_vld_vec_39;
    wire [351:0] out_chan_dep_data_39;
    wire [4:0] token_out_vec_39;
    wire dl_detect_out_39;
    wire dep_chan_vld_31_39;
    wire [351:0] dep_chan_data_31_39;
    wire token_31_39;
    wire dep_chan_vld_38_39;
    wire [351:0] dep_chan_data_38_39;
    wire token_38_39;
    wire dep_chan_vld_40_39;
    wire [351:0] dep_chan_data_40_39;
    wire token_40_39;
    wire dep_chan_vld_47_39;
    wire [351:0] dep_chan_data_47_39;
    wire token_47_39;
    wire dep_chan_vld_115_39;
    wire [351:0] dep_chan_data_115_39;
    wire token_115_39;
    wire [4:0] proc_40_data_FIFO_blk;
    wire [4:0] proc_40_data_PIPO_blk;
    wire [4:0] proc_40_start_FIFO_blk;
    wire [4:0] proc_40_TLF_FIFO_blk;
    wire [4:0] proc_40_input_sync_blk;
    wire [4:0] proc_40_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_40;
    reg [4:0] proc_dep_vld_vec_40_reg;
    wire [4:0] in_chan_dep_vld_vec_40;
    wire [1759:0] in_chan_dep_data_vec_40;
    wire [4:0] token_in_vec_40;
    wire [4:0] out_chan_dep_vld_vec_40;
    wire [351:0] out_chan_dep_data_40;
    wire [4:0] token_out_vec_40;
    wire dl_detect_out_40;
    wire dep_chan_vld_32_40;
    wire [351:0] dep_chan_data_32_40;
    wire token_32_40;
    wire dep_chan_vld_39_40;
    wire [351:0] dep_chan_data_39_40;
    wire token_39_40;
    wire dep_chan_vld_41_40;
    wire [351:0] dep_chan_data_41_40;
    wire token_41_40;
    wire dep_chan_vld_48_40;
    wire [351:0] dep_chan_data_48_40;
    wire token_48_40;
    wire dep_chan_vld_123_40;
    wire [351:0] dep_chan_data_123_40;
    wire token_123_40;
    wire [4:0] proc_41_data_FIFO_blk;
    wire [4:0] proc_41_data_PIPO_blk;
    wire [4:0] proc_41_start_FIFO_blk;
    wire [4:0] proc_41_TLF_FIFO_blk;
    wire [4:0] proc_41_input_sync_blk;
    wire [4:0] proc_41_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_41;
    reg [4:0] proc_dep_vld_vec_41_reg;
    wire [4:0] in_chan_dep_vld_vec_41;
    wire [1759:0] in_chan_dep_data_vec_41;
    wire [4:0] token_in_vec_41;
    wire [4:0] out_chan_dep_vld_vec_41;
    wire [351:0] out_chan_dep_data_41;
    wire [4:0] token_out_vec_41;
    wire dl_detect_out_41;
    wire dep_chan_vld_33_41;
    wire [351:0] dep_chan_data_33_41;
    wire token_33_41;
    wire dep_chan_vld_40_41;
    wire [351:0] dep_chan_data_40_41;
    wire token_40_41;
    wire dep_chan_vld_42_41;
    wire [351:0] dep_chan_data_42_41;
    wire token_42_41;
    wire dep_chan_vld_49_41;
    wire [351:0] dep_chan_data_49_41;
    wire token_49_41;
    wire dep_chan_vld_131_41;
    wire [351:0] dep_chan_data_131_41;
    wire token_131_41;
    wire [4:0] proc_42_data_FIFO_blk;
    wire [4:0] proc_42_data_PIPO_blk;
    wire [4:0] proc_42_start_FIFO_blk;
    wire [4:0] proc_42_TLF_FIFO_blk;
    wire [4:0] proc_42_input_sync_blk;
    wire [4:0] proc_42_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_42;
    reg [4:0] proc_dep_vld_vec_42_reg;
    wire [4:0] in_chan_dep_vld_vec_42;
    wire [1759:0] in_chan_dep_data_vec_42;
    wire [4:0] token_in_vec_42;
    wire [4:0] out_chan_dep_vld_vec_42;
    wire [351:0] out_chan_dep_data_42;
    wire [4:0] token_out_vec_42;
    wire dl_detect_out_42;
    wire dep_chan_vld_34_42;
    wire [351:0] dep_chan_data_34_42;
    wire token_34_42;
    wire dep_chan_vld_41_42;
    wire [351:0] dep_chan_data_41_42;
    wire token_41_42;
    wire dep_chan_vld_43_42;
    wire [351:0] dep_chan_data_43_42;
    wire token_43_42;
    wire dep_chan_vld_50_42;
    wire [351:0] dep_chan_data_50_42;
    wire token_50_42;
    wire dep_chan_vld_139_42;
    wire [351:0] dep_chan_data_139_42;
    wire token_139_42;
    wire [4:0] proc_43_data_FIFO_blk;
    wire [4:0] proc_43_data_PIPO_blk;
    wire [4:0] proc_43_start_FIFO_blk;
    wire [4:0] proc_43_TLF_FIFO_blk;
    wire [4:0] proc_43_input_sync_blk;
    wire [4:0] proc_43_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_43;
    reg [4:0] proc_dep_vld_vec_43_reg;
    wire [4:0] in_chan_dep_vld_vec_43;
    wire [1759:0] in_chan_dep_data_vec_43;
    wire [4:0] token_in_vec_43;
    wire [4:0] out_chan_dep_vld_vec_43;
    wire [351:0] out_chan_dep_data_43;
    wire [4:0] token_out_vec_43;
    wire dl_detect_out_43;
    wire dep_chan_vld_35_43;
    wire [351:0] dep_chan_data_35_43;
    wire token_35_43;
    wire dep_chan_vld_42_43;
    wire [351:0] dep_chan_data_42_43;
    wire token_42_43;
    wire dep_chan_vld_44_43;
    wire [351:0] dep_chan_data_44_43;
    wire token_44_43;
    wire dep_chan_vld_51_43;
    wire [351:0] dep_chan_data_51_43;
    wire token_51_43;
    wire dep_chan_vld_147_43;
    wire [351:0] dep_chan_data_147_43;
    wire token_147_43;
    wire [4:0] proc_44_data_FIFO_blk;
    wire [4:0] proc_44_data_PIPO_blk;
    wire [4:0] proc_44_start_FIFO_blk;
    wire [4:0] proc_44_TLF_FIFO_blk;
    wire [4:0] proc_44_input_sync_blk;
    wire [4:0] proc_44_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_44;
    reg [4:0] proc_dep_vld_vec_44_reg;
    wire [4:0] in_chan_dep_vld_vec_44;
    wire [1759:0] in_chan_dep_data_vec_44;
    wire [4:0] token_in_vec_44;
    wire [4:0] out_chan_dep_vld_vec_44;
    wire [351:0] out_chan_dep_data_44;
    wire [4:0] token_out_vec_44;
    wire dl_detect_out_44;
    wire dep_chan_vld_36_44;
    wire [351:0] dep_chan_data_36_44;
    wire token_36_44;
    wire dep_chan_vld_43_44;
    wire [351:0] dep_chan_data_43_44;
    wire token_43_44;
    wire dep_chan_vld_45_44;
    wire [351:0] dep_chan_data_45_44;
    wire token_45_44;
    wire dep_chan_vld_52_44;
    wire [351:0] dep_chan_data_52_44;
    wire token_52_44;
    wire dep_chan_vld_155_44;
    wire [351:0] dep_chan_data_155_44;
    wire token_155_44;
    wire [4:0] proc_45_data_FIFO_blk;
    wire [4:0] proc_45_data_PIPO_blk;
    wire [4:0] proc_45_start_FIFO_blk;
    wire [4:0] proc_45_TLF_FIFO_blk;
    wire [4:0] proc_45_input_sync_blk;
    wire [4:0] proc_45_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_45;
    reg [4:0] proc_dep_vld_vec_45_reg;
    wire [4:0] in_chan_dep_vld_vec_45;
    wire [1759:0] in_chan_dep_data_vec_45;
    wire [4:0] token_in_vec_45;
    wire [4:0] out_chan_dep_vld_vec_45;
    wire [351:0] out_chan_dep_data_45;
    wire [4:0] token_out_vec_45;
    wire dl_detect_out_45;
    wire dep_chan_vld_37_45;
    wire [351:0] dep_chan_data_37_45;
    wire token_37_45;
    wire dep_chan_vld_44_45;
    wire [351:0] dep_chan_data_44_45;
    wire token_44_45;
    wire dep_chan_vld_53_45;
    wire [351:0] dep_chan_data_53_45;
    wire token_53_45;
    wire dep_chan_vld_88_45;
    wire [351:0] dep_chan_data_88_45;
    wire token_88_45;
    wire dep_chan_vld_163_45;
    wire [351:0] dep_chan_data_163_45;
    wire token_163_45;
    wire [4:0] proc_46_data_FIFO_blk;
    wire [4:0] proc_46_data_PIPO_blk;
    wire [4:0] proc_46_start_FIFO_blk;
    wire [4:0] proc_46_TLF_FIFO_blk;
    wire [4:0] proc_46_input_sync_blk;
    wire [4:0] proc_46_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_46;
    reg [4:0] proc_dep_vld_vec_46_reg;
    wire [4:0] in_chan_dep_vld_vec_46;
    wire [1759:0] in_chan_dep_data_vec_46;
    wire [4:0] token_in_vec_46;
    wire [4:0] out_chan_dep_vld_vec_46;
    wire [351:0] out_chan_dep_data_46;
    wire [4:0] token_out_vec_46;
    wire dl_detect_out_46;
    wire dep_chan_vld_7_46;
    wire [351:0] dep_chan_data_7_46;
    wire token_7_46;
    wire dep_chan_vld_38_46;
    wire [351:0] dep_chan_data_38_46;
    wire token_38_46;
    wire dep_chan_vld_47_46;
    wire [351:0] dep_chan_data_47_46;
    wire token_47_46;
    wire dep_chan_vld_54_46;
    wire [351:0] dep_chan_data_54_46;
    wire token_54_46;
    wire dep_chan_vld_106_46;
    wire [351:0] dep_chan_data_106_46;
    wire token_106_46;
    wire [4:0] proc_47_data_FIFO_blk;
    wire [4:0] proc_47_data_PIPO_blk;
    wire [4:0] proc_47_start_FIFO_blk;
    wire [4:0] proc_47_TLF_FIFO_blk;
    wire [4:0] proc_47_input_sync_blk;
    wire [4:0] proc_47_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_47;
    reg [4:0] proc_dep_vld_vec_47_reg;
    wire [4:0] in_chan_dep_vld_vec_47;
    wire [1759:0] in_chan_dep_data_vec_47;
    wire [4:0] token_in_vec_47;
    wire [4:0] out_chan_dep_vld_vec_47;
    wire [351:0] out_chan_dep_data_47;
    wire [4:0] token_out_vec_47;
    wire dl_detect_out_47;
    wire dep_chan_vld_39_47;
    wire [351:0] dep_chan_data_39_47;
    wire token_39_47;
    wire dep_chan_vld_46_47;
    wire [351:0] dep_chan_data_46_47;
    wire token_46_47;
    wire dep_chan_vld_48_47;
    wire [351:0] dep_chan_data_48_47;
    wire token_48_47;
    wire dep_chan_vld_55_47;
    wire [351:0] dep_chan_data_55_47;
    wire token_55_47;
    wire dep_chan_vld_114_47;
    wire [351:0] dep_chan_data_114_47;
    wire token_114_47;
    wire [4:0] proc_48_data_FIFO_blk;
    wire [4:0] proc_48_data_PIPO_blk;
    wire [4:0] proc_48_start_FIFO_blk;
    wire [4:0] proc_48_TLF_FIFO_blk;
    wire [4:0] proc_48_input_sync_blk;
    wire [4:0] proc_48_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_48;
    reg [4:0] proc_dep_vld_vec_48_reg;
    wire [4:0] in_chan_dep_vld_vec_48;
    wire [1759:0] in_chan_dep_data_vec_48;
    wire [4:0] token_in_vec_48;
    wire [4:0] out_chan_dep_vld_vec_48;
    wire [351:0] out_chan_dep_data_48;
    wire [4:0] token_out_vec_48;
    wire dl_detect_out_48;
    wire dep_chan_vld_40_48;
    wire [351:0] dep_chan_data_40_48;
    wire token_40_48;
    wire dep_chan_vld_47_48;
    wire [351:0] dep_chan_data_47_48;
    wire token_47_48;
    wire dep_chan_vld_49_48;
    wire [351:0] dep_chan_data_49_48;
    wire token_49_48;
    wire dep_chan_vld_56_48;
    wire [351:0] dep_chan_data_56_48;
    wire token_56_48;
    wire dep_chan_vld_122_48;
    wire [351:0] dep_chan_data_122_48;
    wire token_122_48;
    wire [4:0] proc_49_data_FIFO_blk;
    wire [4:0] proc_49_data_PIPO_blk;
    wire [4:0] proc_49_start_FIFO_blk;
    wire [4:0] proc_49_TLF_FIFO_blk;
    wire [4:0] proc_49_input_sync_blk;
    wire [4:0] proc_49_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_49;
    reg [4:0] proc_dep_vld_vec_49_reg;
    wire [4:0] in_chan_dep_vld_vec_49;
    wire [1759:0] in_chan_dep_data_vec_49;
    wire [4:0] token_in_vec_49;
    wire [4:0] out_chan_dep_vld_vec_49;
    wire [351:0] out_chan_dep_data_49;
    wire [4:0] token_out_vec_49;
    wire dl_detect_out_49;
    wire dep_chan_vld_41_49;
    wire [351:0] dep_chan_data_41_49;
    wire token_41_49;
    wire dep_chan_vld_48_49;
    wire [351:0] dep_chan_data_48_49;
    wire token_48_49;
    wire dep_chan_vld_50_49;
    wire [351:0] dep_chan_data_50_49;
    wire token_50_49;
    wire dep_chan_vld_57_49;
    wire [351:0] dep_chan_data_57_49;
    wire token_57_49;
    wire dep_chan_vld_130_49;
    wire [351:0] dep_chan_data_130_49;
    wire token_130_49;
    wire [4:0] proc_50_data_FIFO_blk;
    wire [4:0] proc_50_data_PIPO_blk;
    wire [4:0] proc_50_start_FIFO_blk;
    wire [4:0] proc_50_TLF_FIFO_blk;
    wire [4:0] proc_50_input_sync_blk;
    wire [4:0] proc_50_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_50;
    reg [4:0] proc_dep_vld_vec_50_reg;
    wire [4:0] in_chan_dep_vld_vec_50;
    wire [1759:0] in_chan_dep_data_vec_50;
    wire [4:0] token_in_vec_50;
    wire [4:0] out_chan_dep_vld_vec_50;
    wire [351:0] out_chan_dep_data_50;
    wire [4:0] token_out_vec_50;
    wire dl_detect_out_50;
    wire dep_chan_vld_42_50;
    wire [351:0] dep_chan_data_42_50;
    wire token_42_50;
    wire dep_chan_vld_49_50;
    wire [351:0] dep_chan_data_49_50;
    wire token_49_50;
    wire dep_chan_vld_51_50;
    wire [351:0] dep_chan_data_51_50;
    wire token_51_50;
    wire dep_chan_vld_58_50;
    wire [351:0] dep_chan_data_58_50;
    wire token_58_50;
    wire dep_chan_vld_138_50;
    wire [351:0] dep_chan_data_138_50;
    wire token_138_50;
    wire [4:0] proc_51_data_FIFO_blk;
    wire [4:0] proc_51_data_PIPO_blk;
    wire [4:0] proc_51_start_FIFO_blk;
    wire [4:0] proc_51_TLF_FIFO_blk;
    wire [4:0] proc_51_input_sync_blk;
    wire [4:0] proc_51_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_51;
    reg [4:0] proc_dep_vld_vec_51_reg;
    wire [4:0] in_chan_dep_vld_vec_51;
    wire [1759:0] in_chan_dep_data_vec_51;
    wire [4:0] token_in_vec_51;
    wire [4:0] out_chan_dep_vld_vec_51;
    wire [351:0] out_chan_dep_data_51;
    wire [4:0] token_out_vec_51;
    wire dl_detect_out_51;
    wire dep_chan_vld_43_51;
    wire [351:0] dep_chan_data_43_51;
    wire token_43_51;
    wire dep_chan_vld_50_51;
    wire [351:0] dep_chan_data_50_51;
    wire token_50_51;
    wire dep_chan_vld_52_51;
    wire [351:0] dep_chan_data_52_51;
    wire token_52_51;
    wire dep_chan_vld_59_51;
    wire [351:0] dep_chan_data_59_51;
    wire token_59_51;
    wire dep_chan_vld_146_51;
    wire [351:0] dep_chan_data_146_51;
    wire token_146_51;
    wire [4:0] proc_52_data_FIFO_blk;
    wire [4:0] proc_52_data_PIPO_blk;
    wire [4:0] proc_52_start_FIFO_blk;
    wire [4:0] proc_52_TLF_FIFO_blk;
    wire [4:0] proc_52_input_sync_blk;
    wire [4:0] proc_52_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_52;
    reg [4:0] proc_dep_vld_vec_52_reg;
    wire [4:0] in_chan_dep_vld_vec_52;
    wire [1759:0] in_chan_dep_data_vec_52;
    wire [4:0] token_in_vec_52;
    wire [4:0] out_chan_dep_vld_vec_52;
    wire [351:0] out_chan_dep_data_52;
    wire [4:0] token_out_vec_52;
    wire dl_detect_out_52;
    wire dep_chan_vld_44_52;
    wire [351:0] dep_chan_data_44_52;
    wire token_44_52;
    wire dep_chan_vld_51_52;
    wire [351:0] dep_chan_data_51_52;
    wire token_51_52;
    wire dep_chan_vld_53_52;
    wire [351:0] dep_chan_data_53_52;
    wire token_53_52;
    wire dep_chan_vld_60_52;
    wire [351:0] dep_chan_data_60_52;
    wire token_60_52;
    wire dep_chan_vld_154_52;
    wire [351:0] dep_chan_data_154_52;
    wire token_154_52;
    wire [4:0] proc_53_data_FIFO_blk;
    wire [4:0] proc_53_data_PIPO_blk;
    wire [4:0] proc_53_start_FIFO_blk;
    wire [4:0] proc_53_TLF_FIFO_blk;
    wire [4:0] proc_53_input_sync_blk;
    wire [4:0] proc_53_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_53;
    reg [4:0] proc_dep_vld_vec_53_reg;
    wire [4:0] in_chan_dep_vld_vec_53;
    wire [1759:0] in_chan_dep_data_vec_53;
    wire [4:0] token_in_vec_53;
    wire [4:0] out_chan_dep_vld_vec_53;
    wire [351:0] out_chan_dep_data_53;
    wire [4:0] token_out_vec_53;
    wire dl_detect_out_53;
    wire dep_chan_vld_45_53;
    wire [351:0] dep_chan_data_45_53;
    wire token_45_53;
    wire dep_chan_vld_52_53;
    wire [351:0] dep_chan_data_52_53;
    wire token_52_53;
    wire dep_chan_vld_61_53;
    wire [351:0] dep_chan_data_61_53;
    wire token_61_53;
    wire dep_chan_vld_89_53;
    wire [351:0] dep_chan_data_89_53;
    wire token_89_53;
    wire dep_chan_vld_162_53;
    wire [351:0] dep_chan_data_162_53;
    wire token_162_53;
    wire [4:0] proc_54_data_FIFO_blk;
    wire [4:0] proc_54_data_PIPO_blk;
    wire [4:0] proc_54_start_FIFO_blk;
    wire [4:0] proc_54_TLF_FIFO_blk;
    wire [4:0] proc_54_input_sync_blk;
    wire [4:0] proc_54_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_54;
    reg [4:0] proc_dep_vld_vec_54_reg;
    wire [4:0] in_chan_dep_vld_vec_54;
    wire [1759:0] in_chan_dep_data_vec_54;
    wire [4:0] token_in_vec_54;
    wire [4:0] out_chan_dep_vld_vec_54;
    wire [351:0] out_chan_dep_data_54;
    wire [4:0] token_out_vec_54;
    wire dl_detect_out_54;
    wire dep_chan_vld_8_54;
    wire [351:0] dep_chan_data_8_54;
    wire token_8_54;
    wire dep_chan_vld_46_54;
    wire [351:0] dep_chan_data_46_54;
    wire token_46_54;
    wire dep_chan_vld_55_54;
    wire [351:0] dep_chan_data_55_54;
    wire token_55_54;
    wire dep_chan_vld_62_54;
    wire [351:0] dep_chan_data_62_54;
    wire token_62_54;
    wire dep_chan_vld_105_54;
    wire [351:0] dep_chan_data_105_54;
    wire token_105_54;
    wire [4:0] proc_55_data_FIFO_blk;
    wire [4:0] proc_55_data_PIPO_blk;
    wire [4:0] proc_55_start_FIFO_blk;
    wire [4:0] proc_55_TLF_FIFO_blk;
    wire [4:0] proc_55_input_sync_blk;
    wire [4:0] proc_55_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_55;
    reg [4:0] proc_dep_vld_vec_55_reg;
    wire [4:0] in_chan_dep_vld_vec_55;
    wire [1759:0] in_chan_dep_data_vec_55;
    wire [4:0] token_in_vec_55;
    wire [4:0] out_chan_dep_vld_vec_55;
    wire [351:0] out_chan_dep_data_55;
    wire [4:0] token_out_vec_55;
    wire dl_detect_out_55;
    wire dep_chan_vld_47_55;
    wire [351:0] dep_chan_data_47_55;
    wire token_47_55;
    wire dep_chan_vld_54_55;
    wire [351:0] dep_chan_data_54_55;
    wire token_54_55;
    wire dep_chan_vld_56_55;
    wire [351:0] dep_chan_data_56_55;
    wire token_56_55;
    wire dep_chan_vld_63_55;
    wire [351:0] dep_chan_data_63_55;
    wire token_63_55;
    wire dep_chan_vld_113_55;
    wire [351:0] dep_chan_data_113_55;
    wire token_113_55;
    wire [4:0] proc_56_data_FIFO_blk;
    wire [4:0] proc_56_data_PIPO_blk;
    wire [4:0] proc_56_start_FIFO_blk;
    wire [4:0] proc_56_TLF_FIFO_blk;
    wire [4:0] proc_56_input_sync_blk;
    wire [4:0] proc_56_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_56;
    reg [4:0] proc_dep_vld_vec_56_reg;
    wire [4:0] in_chan_dep_vld_vec_56;
    wire [1759:0] in_chan_dep_data_vec_56;
    wire [4:0] token_in_vec_56;
    wire [4:0] out_chan_dep_vld_vec_56;
    wire [351:0] out_chan_dep_data_56;
    wire [4:0] token_out_vec_56;
    wire dl_detect_out_56;
    wire dep_chan_vld_48_56;
    wire [351:0] dep_chan_data_48_56;
    wire token_48_56;
    wire dep_chan_vld_55_56;
    wire [351:0] dep_chan_data_55_56;
    wire token_55_56;
    wire dep_chan_vld_57_56;
    wire [351:0] dep_chan_data_57_56;
    wire token_57_56;
    wire dep_chan_vld_64_56;
    wire [351:0] dep_chan_data_64_56;
    wire token_64_56;
    wire dep_chan_vld_121_56;
    wire [351:0] dep_chan_data_121_56;
    wire token_121_56;
    wire [4:0] proc_57_data_FIFO_blk;
    wire [4:0] proc_57_data_PIPO_blk;
    wire [4:0] proc_57_start_FIFO_blk;
    wire [4:0] proc_57_TLF_FIFO_blk;
    wire [4:0] proc_57_input_sync_blk;
    wire [4:0] proc_57_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_57;
    reg [4:0] proc_dep_vld_vec_57_reg;
    wire [4:0] in_chan_dep_vld_vec_57;
    wire [1759:0] in_chan_dep_data_vec_57;
    wire [4:0] token_in_vec_57;
    wire [4:0] out_chan_dep_vld_vec_57;
    wire [351:0] out_chan_dep_data_57;
    wire [4:0] token_out_vec_57;
    wire dl_detect_out_57;
    wire dep_chan_vld_49_57;
    wire [351:0] dep_chan_data_49_57;
    wire token_49_57;
    wire dep_chan_vld_56_57;
    wire [351:0] dep_chan_data_56_57;
    wire token_56_57;
    wire dep_chan_vld_58_57;
    wire [351:0] dep_chan_data_58_57;
    wire token_58_57;
    wire dep_chan_vld_65_57;
    wire [351:0] dep_chan_data_65_57;
    wire token_65_57;
    wire dep_chan_vld_129_57;
    wire [351:0] dep_chan_data_129_57;
    wire token_129_57;
    wire [4:0] proc_58_data_FIFO_blk;
    wire [4:0] proc_58_data_PIPO_blk;
    wire [4:0] proc_58_start_FIFO_blk;
    wire [4:0] proc_58_TLF_FIFO_blk;
    wire [4:0] proc_58_input_sync_blk;
    wire [4:0] proc_58_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_58;
    reg [4:0] proc_dep_vld_vec_58_reg;
    wire [4:0] in_chan_dep_vld_vec_58;
    wire [1759:0] in_chan_dep_data_vec_58;
    wire [4:0] token_in_vec_58;
    wire [4:0] out_chan_dep_vld_vec_58;
    wire [351:0] out_chan_dep_data_58;
    wire [4:0] token_out_vec_58;
    wire dl_detect_out_58;
    wire dep_chan_vld_50_58;
    wire [351:0] dep_chan_data_50_58;
    wire token_50_58;
    wire dep_chan_vld_57_58;
    wire [351:0] dep_chan_data_57_58;
    wire token_57_58;
    wire dep_chan_vld_59_58;
    wire [351:0] dep_chan_data_59_58;
    wire token_59_58;
    wire dep_chan_vld_66_58;
    wire [351:0] dep_chan_data_66_58;
    wire token_66_58;
    wire dep_chan_vld_137_58;
    wire [351:0] dep_chan_data_137_58;
    wire token_137_58;
    wire [4:0] proc_59_data_FIFO_blk;
    wire [4:0] proc_59_data_PIPO_blk;
    wire [4:0] proc_59_start_FIFO_blk;
    wire [4:0] proc_59_TLF_FIFO_blk;
    wire [4:0] proc_59_input_sync_blk;
    wire [4:0] proc_59_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_59;
    reg [4:0] proc_dep_vld_vec_59_reg;
    wire [4:0] in_chan_dep_vld_vec_59;
    wire [1759:0] in_chan_dep_data_vec_59;
    wire [4:0] token_in_vec_59;
    wire [4:0] out_chan_dep_vld_vec_59;
    wire [351:0] out_chan_dep_data_59;
    wire [4:0] token_out_vec_59;
    wire dl_detect_out_59;
    wire dep_chan_vld_51_59;
    wire [351:0] dep_chan_data_51_59;
    wire token_51_59;
    wire dep_chan_vld_58_59;
    wire [351:0] dep_chan_data_58_59;
    wire token_58_59;
    wire dep_chan_vld_60_59;
    wire [351:0] dep_chan_data_60_59;
    wire token_60_59;
    wire dep_chan_vld_67_59;
    wire [351:0] dep_chan_data_67_59;
    wire token_67_59;
    wire dep_chan_vld_145_59;
    wire [351:0] dep_chan_data_145_59;
    wire token_145_59;
    wire [4:0] proc_60_data_FIFO_blk;
    wire [4:0] proc_60_data_PIPO_blk;
    wire [4:0] proc_60_start_FIFO_blk;
    wire [4:0] proc_60_TLF_FIFO_blk;
    wire [4:0] proc_60_input_sync_blk;
    wire [4:0] proc_60_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_60;
    reg [4:0] proc_dep_vld_vec_60_reg;
    wire [4:0] in_chan_dep_vld_vec_60;
    wire [1759:0] in_chan_dep_data_vec_60;
    wire [4:0] token_in_vec_60;
    wire [4:0] out_chan_dep_vld_vec_60;
    wire [351:0] out_chan_dep_data_60;
    wire [4:0] token_out_vec_60;
    wire dl_detect_out_60;
    wire dep_chan_vld_52_60;
    wire [351:0] dep_chan_data_52_60;
    wire token_52_60;
    wire dep_chan_vld_59_60;
    wire [351:0] dep_chan_data_59_60;
    wire token_59_60;
    wire dep_chan_vld_61_60;
    wire [351:0] dep_chan_data_61_60;
    wire token_61_60;
    wire dep_chan_vld_68_60;
    wire [351:0] dep_chan_data_68_60;
    wire token_68_60;
    wire dep_chan_vld_153_60;
    wire [351:0] dep_chan_data_153_60;
    wire token_153_60;
    wire [4:0] proc_61_data_FIFO_blk;
    wire [4:0] proc_61_data_PIPO_blk;
    wire [4:0] proc_61_start_FIFO_blk;
    wire [4:0] proc_61_TLF_FIFO_blk;
    wire [4:0] proc_61_input_sync_blk;
    wire [4:0] proc_61_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_61;
    reg [4:0] proc_dep_vld_vec_61_reg;
    wire [4:0] in_chan_dep_vld_vec_61;
    wire [1759:0] in_chan_dep_data_vec_61;
    wire [4:0] token_in_vec_61;
    wire [4:0] out_chan_dep_vld_vec_61;
    wire [351:0] out_chan_dep_data_61;
    wire [4:0] token_out_vec_61;
    wire dl_detect_out_61;
    wire dep_chan_vld_53_61;
    wire [351:0] dep_chan_data_53_61;
    wire token_53_61;
    wire dep_chan_vld_60_61;
    wire [351:0] dep_chan_data_60_61;
    wire token_60_61;
    wire dep_chan_vld_69_61;
    wire [351:0] dep_chan_data_69_61;
    wire token_69_61;
    wire dep_chan_vld_90_61;
    wire [351:0] dep_chan_data_90_61;
    wire token_90_61;
    wire dep_chan_vld_161_61;
    wire [351:0] dep_chan_data_161_61;
    wire token_161_61;
    wire [4:0] proc_62_data_FIFO_blk;
    wire [4:0] proc_62_data_PIPO_blk;
    wire [4:0] proc_62_start_FIFO_blk;
    wire [4:0] proc_62_TLF_FIFO_blk;
    wire [4:0] proc_62_input_sync_blk;
    wire [4:0] proc_62_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_62;
    reg [4:0] proc_dep_vld_vec_62_reg;
    wire [4:0] in_chan_dep_vld_vec_62;
    wire [1759:0] in_chan_dep_data_vec_62;
    wire [4:0] token_in_vec_62;
    wire [4:0] out_chan_dep_vld_vec_62;
    wire [351:0] out_chan_dep_data_62;
    wire [4:0] token_out_vec_62;
    wire dl_detect_out_62;
    wire dep_chan_vld_9_62;
    wire [351:0] dep_chan_data_9_62;
    wire token_9_62;
    wire dep_chan_vld_54_62;
    wire [351:0] dep_chan_data_54_62;
    wire token_54_62;
    wire dep_chan_vld_63_62;
    wire [351:0] dep_chan_data_63_62;
    wire token_63_62;
    wire dep_chan_vld_70_62;
    wire [351:0] dep_chan_data_70_62;
    wire token_70_62;
    wire dep_chan_vld_104_62;
    wire [351:0] dep_chan_data_104_62;
    wire token_104_62;
    wire [4:0] proc_63_data_FIFO_blk;
    wire [4:0] proc_63_data_PIPO_blk;
    wire [4:0] proc_63_start_FIFO_blk;
    wire [4:0] proc_63_TLF_FIFO_blk;
    wire [4:0] proc_63_input_sync_blk;
    wire [4:0] proc_63_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_63;
    reg [4:0] proc_dep_vld_vec_63_reg;
    wire [4:0] in_chan_dep_vld_vec_63;
    wire [1759:0] in_chan_dep_data_vec_63;
    wire [4:0] token_in_vec_63;
    wire [4:0] out_chan_dep_vld_vec_63;
    wire [351:0] out_chan_dep_data_63;
    wire [4:0] token_out_vec_63;
    wire dl_detect_out_63;
    wire dep_chan_vld_55_63;
    wire [351:0] dep_chan_data_55_63;
    wire token_55_63;
    wire dep_chan_vld_62_63;
    wire [351:0] dep_chan_data_62_63;
    wire token_62_63;
    wire dep_chan_vld_64_63;
    wire [351:0] dep_chan_data_64_63;
    wire token_64_63;
    wire dep_chan_vld_71_63;
    wire [351:0] dep_chan_data_71_63;
    wire token_71_63;
    wire dep_chan_vld_112_63;
    wire [351:0] dep_chan_data_112_63;
    wire token_112_63;
    wire [4:0] proc_64_data_FIFO_blk;
    wire [4:0] proc_64_data_PIPO_blk;
    wire [4:0] proc_64_start_FIFO_blk;
    wire [4:0] proc_64_TLF_FIFO_blk;
    wire [4:0] proc_64_input_sync_blk;
    wire [4:0] proc_64_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_64;
    reg [4:0] proc_dep_vld_vec_64_reg;
    wire [4:0] in_chan_dep_vld_vec_64;
    wire [1759:0] in_chan_dep_data_vec_64;
    wire [4:0] token_in_vec_64;
    wire [4:0] out_chan_dep_vld_vec_64;
    wire [351:0] out_chan_dep_data_64;
    wire [4:0] token_out_vec_64;
    wire dl_detect_out_64;
    wire dep_chan_vld_56_64;
    wire [351:0] dep_chan_data_56_64;
    wire token_56_64;
    wire dep_chan_vld_63_64;
    wire [351:0] dep_chan_data_63_64;
    wire token_63_64;
    wire dep_chan_vld_65_64;
    wire [351:0] dep_chan_data_65_64;
    wire token_65_64;
    wire dep_chan_vld_72_64;
    wire [351:0] dep_chan_data_72_64;
    wire token_72_64;
    wire dep_chan_vld_120_64;
    wire [351:0] dep_chan_data_120_64;
    wire token_120_64;
    wire [4:0] proc_65_data_FIFO_blk;
    wire [4:0] proc_65_data_PIPO_blk;
    wire [4:0] proc_65_start_FIFO_blk;
    wire [4:0] proc_65_TLF_FIFO_blk;
    wire [4:0] proc_65_input_sync_blk;
    wire [4:0] proc_65_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_65;
    reg [4:0] proc_dep_vld_vec_65_reg;
    wire [4:0] in_chan_dep_vld_vec_65;
    wire [1759:0] in_chan_dep_data_vec_65;
    wire [4:0] token_in_vec_65;
    wire [4:0] out_chan_dep_vld_vec_65;
    wire [351:0] out_chan_dep_data_65;
    wire [4:0] token_out_vec_65;
    wire dl_detect_out_65;
    wire dep_chan_vld_57_65;
    wire [351:0] dep_chan_data_57_65;
    wire token_57_65;
    wire dep_chan_vld_64_65;
    wire [351:0] dep_chan_data_64_65;
    wire token_64_65;
    wire dep_chan_vld_66_65;
    wire [351:0] dep_chan_data_66_65;
    wire token_66_65;
    wire dep_chan_vld_73_65;
    wire [351:0] dep_chan_data_73_65;
    wire token_73_65;
    wire dep_chan_vld_128_65;
    wire [351:0] dep_chan_data_128_65;
    wire token_128_65;
    wire [4:0] proc_66_data_FIFO_blk;
    wire [4:0] proc_66_data_PIPO_blk;
    wire [4:0] proc_66_start_FIFO_blk;
    wire [4:0] proc_66_TLF_FIFO_blk;
    wire [4:0] proc_66_input_sync_blk;
    wire [4:0] proc_66_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_66;
    reg [4:0] proc_dep_vld_vec_66_reg;
    wire [4:0] in_chan_dep_vld_vec_66;
    wire [1759:0] in_chan_dep_data_vec_66;
    wire [4:0] token_in_vec_66;
    wire [4:0] out_chan_dep_vld_vec_66;
    wire [351:0] out_chan_dep_data_66;
    wire [4:0] token_out_vec_66;
    wire dl_detect_out_66;
    wire dep_chan_vld_58_66;
    wire [351:0] dep_chan_data_58_66;
    wire token_58_66;
    wire dep_chan_vld_65_66;
    wire [351:0] dep_chan_data_65_66;
    wire token_65_66;
    wire dep_chan_vld_67_66;
    wire [351:0] dep_chan_data_67_66;
    wire token_67_66;
    wire dep_chan_vld_74_66;
    wire [351:0] dep_chan_data_74_66;
    wire token_74_66;
    wire dep_chan_vld_136_66;
    wire [351:0] dep_chan_data_136_66;
    wire token_136_66;
    wire [4:0] proc_67_data_FIFO_blk;
    wire [4:0] proc_67_data_PIPO_blk;
    wire [4:0] proc_67_start_FIFO_blk;
    wire [4:0] proc_67_TLF_FIFO_blk;
    wire [4:0] proc_67_input_sync_blk;
    wire [4:0] proc_67_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_67;
    reg [4:0] proc_dep_vld_vec_67_reg;
    wire [4:0] in_chan_dep_vld_vec_67;
    wire [1759:0] in_chan_dep_data_vec_67;
    wire [4:0] token_in_vec_67;
    wire [4:0] out_chan_dep_vld_vec_67;
    wire [351:0] out_chan_dep_data_67;
    wire [4:0] token_out_vec_67;
    wire dl_detect_out_67;
    wire dep_chan_vld_59_67;
    wire [351:0] dep_chan_data_59_67;
    wire token_59_67;
    wire dep_chan_vld_66_67;
    wire [351:0] dep_chan_data_66_67;
    wire token_66_67;
    wire dep_chan_vld_68_67;
    wire [351:0] dep_chan_data_68_67;
    wire token_68_67;
    wire dep_chan_vld_75_67;
    wire [351:0] dep_chan_data_75_67;
    wire token_75_67;
    wire dep_chan_vld_144_67;
    wire [351:0] dep_chan_data_144_67;
    wire token_144_67;
    wire [4:0] proc_68_data_FIFO_blk;
    wire [4:0] proc_68_data_PIPO_blk;
    wire [4:0] proc_68_start_FIFO_blk;
    wire [4:0] proc_68_TLF_FIFO_blk;
    wire [4:0] proc_68_input_sync_blk;
    wire [4:0] proc_68_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_68;
    reg [4:0] proc_dep_vld_vec_68_reg;
    wire [4:0] in_chan_dep_vld_vec_68;
    wire [1759:0] in_chan_dep_data_vec_68;
    wire [4:0] token_in_vec_68;
    wire [4:0] out_chan_dep_vld_vec_68;
    wire [351:0] out_chan_dep_data_68;
    wire [4:0] token_out_vec_68;
    wire dl_detect_out_68;
    wire dep_chan_vld_60_68;
    wire [351:0] dep_chan_data_60_68;
    wire token_60_68;
    wire dep_chan_vld_67_68;
    wire [351:0] dep_chan_data_67_68;
    wire token_67_68;
    wire dep_chan_vld_69_68;
    wire [351:0] dep_chan_data_69_68;
    wire token_69_68;
    wire dep_chan_vld_76_68;
    wire [351:0] dep_chan_data_76_68;
    wire token_76_68;
    wire dep_chan_vld_152_68;
    wire [351:0] dep_chan_data_152_68;
    wire token_152_68;
    wire [4:0] proc_69_data_FIFO_blk;
    wire [4:0] proc_69_data_PIPO_blk;
    wire [4:0] proc_69_start_FIFO_blk;
    wire [4:0] proc_69_TLF_FIFO_blk;
    wire [4:0] proc_69_input_sync_blk;
    wire [4:0] proc_69_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_69;
    reg [4:0] proc_dep_vld_vec_69_reg;
    wire [4:0] in_chan_dep_vld_vec_69;
    wire [1759:0] in_chan_dep_data_vec_69;
    wire [4:0] token_in_vec_69;
    wire [4:0] out_chan_dep_vld_vec_69;
    wire [351:0] out_chan_dep_data_69;
    wire [4:0] token_out_vec_69;
    wire dl_detect_out_69;
    wire dep_chan_vld_61_69;
    wire [351:0] dep_chan_data_61_69;
    wire token_61_69;
    wire dep_chan_vld_68_69;
    wire [351:0] dep_chan_data_68_69;
    wire token_68_69;
    wire dep_chan_vld_77_69;
    wire [351:0] dep_chan_data_77_69;
    wire token_77_69;
    wire dep_chan_vld_91_69;
    wire [351:0] dep_chan_data_91_69;
    wire token_91_69;
    wire dep_chan_vld_160_69;
    wire [351:0] dep_chan_data_160_69;
    wire token_160_69;
    wire [4:0] proc_70_data_FIFO_blk;
    wire [4:0] proc_70_data_PIPO_blk;
    wire [4:0] proc_70_start_FIFO_blk;
    wire [4:0] proc_70_TLF_FIFO_blk;
    wire [4:0] proc_70_input_sync_blk;
    wire [4:0] proc_70_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_70;
    reg [4:0] proc_dep_vld_vec_70_reg;
    wire [4:0] in_chan_dep_vld_vec_70;
    wire [1759:0] in_chan_dep_data_vec_70;
    wire [4:0] token_in_vec_70;
    wire [4:0] out_chan_dep_vld_vec_70;
    wire [351:0] out_chan_dep_data_70;
    wire [4:0] token_out_vec_70;
    wire dl_detect_out_70;
    wire dep_chan_vld_10_70;
    wire [351:0] dep_chan_data_10_70;
    wire token_10_70;
    wire dep_chan_vld_62_70;
    wire [351:0] dep_chan_data_62_70;
    wire token_62_70;
    wire dep_chan_vld_71_70;
    wire [351:0] dep_chan_data_71_70;
    wire token_71_70;
    wire dep_chan_vld_78_70;
    wire [351:0] dep_chan_data_78_70;
    wire token_78_70;
    wire dep_chan_vld_103_70;
    wire [351:0] dep_chan_data_103_70;
    wire token_103_70;
    wire [4:0] proc_71_data_FIFO_blk;
    wire [4:0] proc_71_data_PIPO_blk;
    wire [4:0] proc_71_start_FIFO_blk;
    wire [4:0] proc_71_TLF_FIFO_blk;
    wire [4:0] proc_71_input_sync_blk;
    wire [4:0] proc_71_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_71;
    reg [4:0] proc_dep_vld_vec_71_reg;
    wire [4:0] in_chan_dep_vld_vec_71;
    wire [1759:0] in_chan_dep_data_vec_71;
    wire [4:0] token_in_vec_71;
    wire [4:0] out_chan_dep_vld_vec_71;
    wire [351:0] out_chan_dep_data_71;
    wire [4:0] token_out_vec_71;
    wire dl_detect_out_71;
    wire dep_chan_vld_63_71;
    wire [351:0] dep_chan_data_63_71;
    wire token_63_71;
    wire dep_chan_vld_70_71;
    wire [351:0] dep_chan_data_70_71;
    wire token_70_71;
    wire dep_chan_vld_72_71;
    wire [351:0] dep_chan_data_72_71;
    wire token_72_71;
    wire dep_chan_vld_79_71;
    wire [351:0] dep_chan_data_79_71;
    wire token_79_71;
    wire dep_chan_vld_111_71;
    wire [351:0] dep_chan_data_111_71;
    wire token_111_71;
    wire [4:0] proc_72_data_FIFO_blk;
    wire [4:0] proc_72_data_PIPO_blk;
    wire [4:0] proc_72_start_FIFO_blk;
    wire [4:0] proc_72_TLF_FIFO_blk;
    wire [4:0] proc_72_input_sync_blk;
    wire [4:0] proc_72_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_72;
    reg [4:0] proc_dep_vld_vec_72_reg;
    wire [4:0] in_chan_dep_vld_vec_72;
    wire [1759:0] in_chan_dep_data_vec_72;
    wire [4:0] token_in_vec_72;
    wire [4:0] out_chan_dep_vld_vec_72;
    wire [351:0] out_chan_dep_data_72;
    wire [4:0] token_out_vec_72;
    wire dl_detect_out_72;
    wire dep_chan_vld_64_72;
    wire [351:0] dep_chan_data_64_72;
    wire token_64_72;
    wire dep_chan_vld_71_72;
    wire [351:0] dep_chan_data_71_72;
    wire token_71_72;
    wire dep_chan_vld_73_72;
    wire [351:0] dep_chan_data_73_72;
    wire token_73_72;
    wire dep_chan_vld_80_72;
    wire [351:0] dep_chan_data_80_72;
    wire token_80_72;
    wire dep_chan_vld_119_72;
    wire [351:0] dep_chan_data_119_72;
    wire token_119_72;
    wire [4:0] proc_73_data_FIFO_blk;
    wire [4:0] proc_73_data_PIPO_blk;
    wire [4:0] proc_73_start_FIFO_blk;
    wire [4:0] proc_73_TLF_FIFO_blk;
    wire [4:0] proc_73_input_sync_blk;
    wire [4:0] proc_73_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_73;
    reg [4:0] proc_dep_vld_vec_73_reg;
    wire [4:0] in_chan_dep_vld_vec_73;
    wire [1759:0] in_chan_dep_data_vec_73;
    wire [4:0] token_in_vec_73;
    wire [4:0] out_chan_dep_vld_vec_73;
    wire [351:0] out_chan_dep_data_73;
    wire [4:0] token_out_vec_73;
    wire dl_detect_out_73;
    wire dep_chan_vld_65_73;
    wire [351:0] dep_chan_data_65_73;
    wire token_65_73;
    wire dep_chan_vld_72_73;
    wire [351:0] dep_chan_data_72_73;
    wire token_72_73;
    wire dep_chan_vld_74_73;
    wire [351:0] dep_chan_data_74_73;
    wire token_74_73;
    wire dep_chan_vld_81_73;
    wire [351:0] dep_chan_data_81_73;
    wire token_81_73;
    wire dep_chan_vld_127_73;
    wire [351:0] dep_chan_data_127_73;
    wire token_127_73;
    wire [4:0] proc_74_data_FIFO_blk;
    wire [4:0] proc_74_data_PIPO_blk;
    wire [4:0] proc_74_start_FIFO_blk;
    wire [4:0] proc_74_TLF_FIFO_blk;
    wire [4:0] proc_74_input_sync_blk;
    wire [4:0] proc_74_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_74;
    reg [4:0] proc_dep_vld_vec_74_reg;
    wire [4:0] in_chan_dep_vld_vec_74;
    wire [1759:0] in_chan_dep_data_vec_74;
    wire [4:0] token_in_vec_74;
    wire [4:0] out_chan_dep_vld_vec_74;
    wire [351:0] out_chan_dep_data_74;
    wire [4:0] token_out_vec_74;
    wire dl_detect_out_74;
    wire dep_chan_vld_66_74;
    wire [351:0] dep_chan_data_66_74;
    wire token_66_74;
    wire dep_chan_vld_73_74;
    wire [351:0] dep_chan_data_73_74;
    wire token_73_74;
    wire dep_chan_vld_75_74;
    wire [351:0] dep_chan_data_75_74;
    wire token_75_74;
    wire dep_chan_vld_82_74;
    wire [351:0] dep_chan_data_82_74;
    wire token_82_74;
    wire dep_chan_vld_135_74;
    wire [351:0] dep_chan_data_135_74;
    wire token_135_74;
    wire [4:0] proc_75_data_FIFO_blk;
    wire [4:0] proc_75_data_PIPO_blk;
    wire [4:0] proc_75_start_FIFO_blk;
    wire [4:0] proc_75_TLF_FIFO_blk;
    wire [4:0] proc_75_input_sync_blk;
    wire [4:0] proc_75_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_75;
    reg [4:0] proc_dep_vld_vec_75_reg;
    wire [4:0] in_chan_dep_vld_vec_75;
    wire [1759:0] in_chan_dep_data_vec_75;
    wire [4:0] token_in_vec_75;
    wire [4:0] out_chan_dep_vld_vec_75;
    wire [351:0] out_chan_dep_data_75;
    wire [4:0] token_out_vec_75;
    wire dl_detect_out_75;
    wire dep_chan_vld_67_75;
    wire [351:0] dep_chan_data_67_75;
    wire token_67_75;
    wire dep_chan_vld_74_75;
    wire [351:0] dep_chan_data_74_75;
    wire token_74_75;
    wire dep_chan_vld_76_75;
    wire [351:0] dep_chan_data_76_75;
    wire token_76_75;
    wire dep_chan_vld_83_75;
    wire [351:0] dep_chan_data_83_75;
    wire token_83_75;
    wire dep_chan_vld_143_75;
    wire [351:0] dep_chan_data_143_75;
    wire token_143_75;
    wire [4:0] proc_76_data_FIFO_blk;
    wire [4:0] proc_76_data_PIPO_blk;
    wire [4:0] proc_76_start_FIFO_blk;
    wire [4:0] proc_76_TLF_FIFO_blk;
    wire [4:0] proc_76_input_sync_blk;
    wire [4:0] proc_76_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_76;
    reg [4:0] proc_dep_vld_vec_76_reg;
    wire [4:0] in_chan_dep_vld_vec_76;
    wire [1759:0] in_chan_dep_data_vec_76;
    wire [4:0] token_in_vec_76;
    wire [4:0] out_chan_dep_vld_vec_76;
    wire [351:0] out_chan_dep_data_76;
    wire [4:0] token_out_vec_76;
    wire dl_detect_out_76;
    wire dep_chan_vld_68_76;
    wire [351:0] dep_chan_data_68_76;
    wire token_68_76;
    wire dep_chan_vld_75_76;
    wire [351:0] dep_chan_data_75_76;
    wire token_75_76;
    wire dep_chan_vld_77_76;
    wire [351:0] dep_chan_data_77_76;
    wire token_77_76;
    wire dep_chan_vld_84_76;
    wire [351:0] dep_chan_data_84_76;
    wire token_84_76;
    wire dep_chan_vld_151_76;
    wire [351:0] dep_chan_data_151_76;
    wire token_151_76;
    wire [4:0] proc_77_data_FIFO_blk;
    wire [4:0] proc_77_data_PIPO_blk;
    wire [4:0] proc_77_start_FIFO_blk;
    wire [4:0] proc_77_TLF_FIFO_blk;
    wire [4:0] proc_77_input_sync_blk;
    wire [4:0] proc_77_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_77;
    reg [4:0] proc_dep_vld_vec_77_reg;
    wire [4:0] in_chan_dep_vld_vec_77;
    wire [1759:0] in_chan_dep_data_vec_77;
    wire [4:0] token_in_vec_77;
    wire [4:0] out_chan_dep_vld_vec_77;
    wire [351:0] out_chan_dep_data_77;
    wire [4:0] token_out_vec_77;
    wire dl_detect_out_77;
    wire dep_chan_vld_69_77;
    wire [351:0] dep_chan_data_69_77;
    wire token_69_77;
    wire dep_chan_vld_76_77;
    wire [351:0] dep_chan_data_76_77;
    wire token_76_77;
    wire dep_chan_vld_85_77;
    wire [351:0] dep_chan_data_85_77;
    wire token_85_77;
    wire dep_chan_vld_92_77;
    wire [351:0] dep_chan_data_92_77;
    wire token_92_77;
    wire dep_chan_vld_159_77;
    wire [351:0] dep_chan_data_159_77;
    wire token_159_77;
    wire [4:0] proc_78_data_FIFO_blk;
    wire [4:0] proc_78_data_PIPO_blk;
    wire [4:0] proc_78_start_FIFO_blk;
    wire [4:0] proc_78_TLF_FIFO_blk;
    wire [4:0] proc_78_input_sync_blk;
    wire [4:0] proc_78_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_78;
    reg [4:0] proc_dep_vld_vec_78_reg;
    wire [4:0] in_chan_dep_vld_vec_78;
    wire [1759:0] in_chan_dep_data_vec_78;
    wire [4:0] token_in_vec_78;
    wire [4:0] out_chan_dep_vld_vec_78;
    wire [351:0] out_chan_dep_data_78;
    wire [4:0] token_out_vec_78;
    wire dl_detect_out_78;
    wire dep_chan_vld_11_78;
    wire [351:0] dep_chan_data_11_78;
    wire token_11_78;
    wire dep_chan_vld_70_78;
    wire [351:0] dep_chan_data_70_78;
    wire token_70_78;
    wire dep_chan_vld_79_78;
    wire [351:0] dep_chan_data_79_78;
    wire token_79_78;
    wire dep_chan_vld_94_78;
    wire [351:0] dep_chan_data_94_78;
    wire token_94_78;
    wire dep_chan_vld_102_78;
    wire [351:0] dep_chan_data_102_78;
    wire token_102_78;
    wire [4:0] proc_79_data_FIFO_blk;
    wire [4:0] proc_79_data_PIPO_blk;
    wire [4:0] proc_79_start_FIFO_blk;
    wire [4:0] proc_79_TLF_FIFO_blk;
    wire [4:0] proc_79_input_sync_blk;
    wire [4:0] proc_79_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_79;
    reg [4:0] proc_dep_vld_vec_79_reg;
    wire [4:0] in_chan_dep_vld_vec_79;
    wire [1759:0] in_chan_dep_data_vec_79;
    wire [4:0] token_in_vec_79;
    wire [4:0] out_chan_dep_vld_vec_79;
    wire [351:0] out_chan_dep_data_79;
    wire [4:0] token_out_vec_79;
    wire dl_detect_out_79;
    wire dep_chan_vld_71_79;
    wire [351:0] dep_chan_data_71_79;
    wire token_71_79;
    wire dep_chan_vld_78_79;
    wire [351:0] dep_chan_data_78_79;
    wire token_78_79;
    wire dep_chan_vld_80_79;
    wire [351:0] dep_chan_data_80_79;
    wire token_80_79;
    wire dep_chan_vld_95_79;
    wire [351:0] dep_chan_data_95_79;
    wire token_95_79;
    wire dep_chan_vld_110_79;
    wire [351:0] dep_chan_data_110_79;
    wire token_110_79;
    wire [4:0] proc_80_data_FIFO_blk;
    wire [4:0] proc_80_data_PIPO_blk;
    wire [4:0] proc_80_start_FIFO_blk;
    wire [4:0] proc_80_TLF_FIFO_blk;
    wire [4:0] proc_80_input_sync_blk;
    wire [4:0] proc_80_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_80;
    reg [4:0] proc_dep_vld_vec_80_reg;
    wire [4:0] in_chan_dep_vld_vec_80;
    wire [1759:0] in_chan_dep_data_vec_80;
    wire [4:0] token_in_vec_80;
    wire [4:0] out_chan_dep_vld_vec_80;
    wire [351:0] out_chan_dep_data_80;
    wire [4:0] token_out_vec_80;
    wire dl_detect_out_80;
    wire dep_chan_vld_72_80;
    wire [351:0] dep_chan_data_72_80;
    wire token_72_80;
    wire dep_chan_vld_79_80;
    wire [351:0] dep_chan_data_79_80;
    wire token_79_80;
    wire dep_chan_vld_81_80;
    wire [351:0] dep_chan_data_81_80;
    wire token_81_80;
    wire dep_chan_vld_96_80;
    wire [351:0] dep_chan_data_96_80;
    wire token_96_80;
    wire dep_chan_vld_118_80;
    wire [351:0] dep_chan_data_118_80;
    wire token_118_80;
    wire [4:0] proc_81_data_FIFO_blk;
    wire [4:0] proc_81_data_PIPO_blk;
    wire [4:0] proc_81_start_FIFO_blk;
    wire [4:0] proc_81_TLF_FIFO_blk;
    wire [4:0] proc_81_input_sync_blk;
    wire [4:0] proc_81_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_81;
    reg [4:0] proc_dep_vld_vec_81_reg;
    wire [4:0] in_chan_dep_vld_vec_81;
    wire [1759:0] in_chan_dep_data_vec_81;
    wire [4:0] token_in_vec_81;
    wire [4:0] out_chan_dep_vld_vec_81;
    wire [351:0] out_chan_dep_data_81;
    wire [4:0] token_out_vec_81;
    wire dl_detect_out_81;
    wire dep_chan_vld_73_81;
    wire [351:0] dep_chan_data_73_81;
    wire token_73_81;
    wire dep_chan_vld_80_81;
    wire [351:0] dep_chan_data_80_81;
    wire token_80_81;
    wire dep_chan_vld_82_81;
    wire [351:0] dep_chan_data_82_81;
    wire token_82_81;
    wire dep_chan_vld_97_81;
    wire [351:0] dep_chan_data_97_81;
    wire token_97_81;
    wire dep_chan_vld_126_81;
    wire [351:0] dep_chan_data_126_81;
    wire token_126_81;
    wire [4:0] proc_82_data_FIFO_blk;
    wire [4:0] proc_82_data_PIPO_blk;
    wire [4:0] proc_82_start_FIFO_blk;
    wire [4:0] proc_82_TLF_FIFO_blk;
    wire [4:0] proc_82_input_sync_blk;
    wire [4:0] proc_82_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_82;
    reg [4:0] proc_dep_vld_vec_82_reg;
    wire [4:0] in_chan_dep_vld_vec_82;
    wire [1759:0] in_chan_dep_data_vec_82;
    wire [4:0] token_in_vec_82;
    wire [4:0] out_chan_dep_vld_vec_82;
    wire [351:0] out_chan_dep_data_82;
    wire [4:0] token_out_vec_82;
    wire dl_detect_out_82;
    wire dep_chan_vld_74_82;
    wire [351:0] dep_chan_data_74_82;
    wire token_74_82;
    wire dep_chan_vld_81_82;
    wire [351:0] dep_chan_data_81_82;
    wire token_81_82;
    wire dep_chan_vld_83_82;
    wire [351:0] dep_chan_data_83_82;
    wire token_83_82;
    wire dep_chan_vld_98_82;
    wire [351:0] dep_chan_data_98_82;
    wire token_98_82;
    wire dep_chan_vld_134_82;
    wire [351:0] dep_chan_data_134_82;
    wire token_134_82;
    wire [4:0] proc_83_data_FIFO_blk;
    wire [4:0] proc_83_data_PIPO_blk;
    wire [4:0] proc_83_start_FIFO_blk;
    wire [4:0] proc_83_TLF_FIFO_blk;
    wire [4:0] proc_83_input_sync_blk;
    wire [4:0] proc_83_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_83;
    reg [4:0] proc_dep_vld_vec_83_reg;
    wire [4:0] in_chan_dep_vld_vec_83;
    wire [1759:0] in_chan_dep_data_vec_83;
    wire [4:0] token_in_vec_83;
    wire [4:0] out_chan_dep_vld_vec_83;
    wire [351:0] out_chan_dep_data_83;
    wire [4:0] token_out_vec_83;
    wire dl_detect_out_83;
    wire dep_chan_vld_75_83;
    wire [351:0] dep_chan_data_75_83;
    wire token_75_83;
    wire dep_chan_vld_82_83;
    wire [351:0] dep_chan_data_82_83;
    wire token_82_83;
    wire dep_chan_vld_84_83;
    wire [351:0] dep_chan_data_84_83;
    wire token_84_83;
    wire dep_chan_vld_99_83;
    wire [351:0] dep_chan_data_99_83;
    wire token_99_83;
    wire dep_chan_vld_142_83;
    wire [351:0] dep_chan_data_142_83;
    wire token_142_83;
    wire [4:0] proc_84_data_FIFO_blk;
    wire [4:0] proc_84_data_PIPO_blk;
    wire [4:0] proc_84_start_FIFO_blk;
    wire [4:0] proc_84_TLF_FIFO_blk;
    wire [4:0] proc_84_input_sync_blk;
    wire [4:0] proc_84_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_84;
    reg [4:0] proc_dep_vld_vec_84_reg;
    wire [4:0] in_chan_dep_vld_vec_84;
    wire [1759:0] in_chan_dep_data_vec_84;
    wire [4:0] token_in_vec_84;
    wire [4:0] out_chan_dep_vld_vec_84;
    wire [351:0] out_chan_dep_data_84;
    wire [4:0] token_out_vec_84;
    wire dl_detect_out_84;
    wire dep_chan_vld_76_84;
    wire [351:0] dep_chan_data_76_84;
    wire token_76_84;
    wire dep_chan_vld_83_84;
    wire [351:0] dep_chan_data_83_84;
    wire token_83_84;
    wire dep_chan_vld_85_84;
    wire [351:0] dep_chan_data_85_84;
    wire token_85_84;
    wire dep_chan_vld_100_84;
    wire [351:0] dep_chan_data_100_84;
    wire token_100_84;
    wire dep_chan_vld_150_84;
    wire [351:0] dep_chan_data_150_84;
    wire token_150_84;
    wire [4:0] proc_85_data_FIFO_blk;
    wire [4:0] proc_85_data_PIPO_blk;
    wire [4:0] proc_85_start_FIFO_blk;
    wire [4:0] proc_85_TLF_FIFO_blk;
    wire [4:0] proc_85_input_sync_blk;
    wire [4:0] proc_85_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_85;
    reg [4:0] proc_dep_vld_vec_85_reg;
    wire [4:0] in_chan_dep_vld_vec_85;
    wire [1759:0] in_chan_dep_data_vec_85;
    wire [4:0] token_in_vec_85;
    wire [4:0] out_chan_dep_vld_vec_85;
    wire [351:0] out_chan_dep_data_85;
    wire [4:0] token_out_vec_85;
    wire dl_detect_out_85;
    wire dep_chan_vld_77_85;
    wire [351:0] dep_chan_data_77_85;
    wire token_77_85;
    wire dep_chan_vld_84_85;
    wire [351:0] dep_chan_data_84_85;
    wire token_84_85;
    wire dep_chan_vld_93_85;
    wire [351:0] dep_chan_data_93_85;
    wire token_93_85;
    wire dep_chan_vld_101_85;
    wire [351:0] dep_chan_data_101_85;
    wire token_101_85;
    wire dep_chan_vld_158_85;
    wire [351:0] dep_chan_data_158_85;
    wire token_158_85;
    wire [16:0] proc_86_data_FIFO_blk;
    wire [16:0] proc_86_data_PIPO_blk;
    wire [16:0] proc_86_start_FIFO_blk;
    wire [16:0] proc_86_TLF_FIFO_blk;
    wire [16:0] proc_86_input_sync_blk;
    wire [16:0] proc_86_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_86;
    reg [16:0] proc_dep_vld_vec_86_reg;
    wire [16:0] in_chan_dep_vld_vec_86;
    wire [5983:0] in_chan_dep_data_vec_86;
    wire [16:0] token_in_vec_86;
    wire [16:0] out_chan_dep_vld_vec_86;
    wire [351:0] out_chan_dep_data_86;
    wire [16:0] token_out_vec_86;
    wire dl_detect_out_86;
    wire dep_chan_vld_29_86;
    wire [351:0] dep_chan_data_29_86;
    wire token_29_86;
    wire dep_chan_vld_87_86;
    wire [351:0] dep_chan_data_87_86;
    wire token_87_86;
    wire dep_chan_vld_88_86;
    wire [351:0] dep_chan_data_88_86;
    wire token_88_86;
    wire dep_chan_vld_89_86;
    wire [351:0] dep_chan_data_89_86;
    wire token_89_86;
    wire dep_chan_vld_90_86;
    wire [351:0] dep_chan_data_90_86;
    wire token_90_86;
    wire dep_chan_vld_91_86;
    wire [351:0] dep_chan_data_91_86;
    wire token_91_86;
    wire dep_chan_vld_92_86;
    wire [351:0] dep_chan_data_92_86;
    wire token_92_86;
    wire dep_chan_vld_93_86;
    wire [351:0] dep_chan_data_93_86;
    wire token_93_86;
    wire dep_chan_vld_94_86;
    wire [351:0] dep_chan_data_94_86;
    wire token_94_86;
    wire dep_chan_vld_95_86;
    wire [351:0] dep_chan_data_95_86;
    wire token_95_86;
    wire dep_chan_vld_96_86;
    wire [351:0] dep_chan_data_96_86;
    wire token_96_86;
    wire dep_chan_vld_97_86;
    wire [351:0] dep_chan_data_97_86;
    wire token_97_86;
    wire dep_chan_vld_98_86;
    wire [351:0] dep_chan_data_98_86;
    wire token_98_86;
    wire dep_chan_vld_99_86;
    wire [351:0] dep_chan_data_99_86;
    wire token_99_86;
    wire dep_chan_vld_100_86;
    wire [351:0] dep_chan_data_100_86;
    wire token_100_86;
    wire dep_chan_vld_101_86;
    wire [351:0] dep_chan_data_101_86;
    wire token_101_86;
    wire dep_chan_vld_175_86;
    wire [351:0] dep_chan_data_175_86;
    wire token_175_86;
    wire [16:0] proc_87_data_FIFO_blk;
    wire [16:0] proc_87_data_PIPO_blk;
    wire [16:0] proc_87_start_FIFO_blk;
    wire [16:0] proc_87_TLF_FIFO_blk;
    wire [16:0] proc_87_input_sync_blk;
    wire [16:0] proc_87_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_87;
    reg [16:0] proc_dep_vld_vec_87_reg;
    wire [16:0] in_chan_dep_vld_vec_87;
    wire [5983:0] in_chan_dep_data_vec_87;
    wire [16:0] token_in_vec_87;
    wire [16:0] out_chan_dep_vld_vec_87;
    wire [351:0] out_chan_dep_data_87;
    wire [16:0] token_out_vec_87;
    wire dl_detect_out_87;
    wire dep_chan_vld_37_87;
    wire [351:0] dep_chan_data_37_87;
    wire token_37_87;
    wire dep_chan_vld_86_87;
    wire [351:0] dep_chan_data_86_87;
    wire token_86_87;
    wire dep_chan_vld_88_87;
    wire [351:0] dep_chan_data_88_87;
    wire token_88_87;
    wire dep_chan_vld_89_87;
    wire [351:0] dep_chan_data_89_87;
    wire token_89_87;
    wire dep_chan_vld_90_87;
    wire [351:0] dep_chan_data_90_87;
    wire token_90_87;
    wire dep_chan_vld_91_87;
    wire [351:0] dep_chan_data_91_87;
    wire token_91_87;
    wire dep_chan_vld_92_87;
    wire [351:0] dep_chan_data_92_87;
    wire token_92_87;
    wire dep_chan_vld_93_87;
    wire [351:0] dep_chan_data_93_87;
    wire token_93_87;
    wire dep_chan_vld_94_87;
    wire [351:0] dep_chan_data_94_87;
    wire token_94_87;
    wire dep_chan_vld_95_87;
    wire [351:0] dep_chan_data_95_87;
    wire token_95_87;
    wire dep_chan_vld_96_87;
    wire [351:0] dep_chan_data_96_87;
    wire token_96_87;
    wire dep_chan_vld_97_87;
    wire [351:0] dep_chan_data_97_87;
    wire token_97_87;
    wire dep_chan_vld_98_87;
    wire [351:0] dep_chan_data_98_87;
    wire token_98_87;
    wire dep_chan_vld_99_87;
    wire [351:0] dep_chan_data_99_87;
    wire token_99_87;
    wire dep_chan_vld_100_87;
    wire [351:0] dep_chan_data_100_87;
    wire token_100_87;
    wire dep_chan_vld_101_87;
    wire [351:0] dep_chan_data_101_87;
    wire token_101_87;
    wire dep_chan_vld_175_87;
    wire [351:0] dep_chan_data_175_87;
    wire token_175_87;
    wire [16:0] proc_88_data_FIFO_blk;
    wire [16:0] proc_88_data_PIPO_blk;
    wire [16:0] proc_88_start_FIFO_blk;
    wire [16:0] proc_88_TLF_FIFO_blk;
    wire [16:0] proc_88_input_sync_blk;
    wire [16:0] proc_88_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_88;
    reg [16:0] proc_dep_vld_vec_88_reg;
    wire [16:0] in_chan_dep_vld_vec_88;
    wire [5983:0] in_chan_dep_data_vec_88;
    wire [16:0] token_in_vec_88;
    wire [16:0] out_chan_dep_vld_vec_88;
    wire [351:0] out_chan_dep_data_88;
    wire [16:0] token_out_vec_88;
    wire dl_detect_out_88;
    wire dep_chan_vld_45_88;
    wire [351:0] dep_chan_data_45_88;
    wire token_45_88;
    wire dep_chan_vld_86_88;
    wire [351:0] dep_chan_data_86_88;
    wire token_86_88;
    wire dep_chan_vld_87_88;
    wire [351:0] dep_chan_data_87_88;
    wire token_87_88;
    wire dep_chan_vld_89_88;
    wire [351:0] dep_chan_data_89_88;
    wire token_89_88;
    wire dep_chan_vld_90_88;
    wire [351:0] dep_chan_data_90_88;
    wire token_90_88;
    wire dep_chan_vld_91_88;
    wire [351:0] dep_chan_data_91_88;
    wire token_91_88;
    wire dep_chan_vld_92_88;
    wire [351:0] dep_chan_data_92_88;
    wire token_92_88;
    wire dep_chan_vld_93_88;
    wire [351:0] dep_chan_data_93_88;
    wire token_93_88;
    wire dep_chan_vld_94_88;
    wire [351:0] dep_chan_data_94_88;
    wire token_94_88;
    wire dep_chan_vld_95_88;
    wire [351:0] dep_chan_data_95_88;
    wire token_95_88;
    wire dep_chan_vld_96_88;
    wire [351:0] dep_chan_data_96_88;
    wire token_96_88;
    wire dep_chan_vld_97_88;
    wire [351:0] dep_chan_data_97_88;
    wire token_97_88;
    wire dep_chan_vld_98_88;
    wire [351:0] dep_chan_data_98_88;
    wire token_98_88;
    wire dep_chan_vld_99_88;
    wire [351:0] dep_chan_data_99_88;
    wire token_99_88;
    wire dep_chan_vld_100_88;
    wire [351:0] dep_chan_data_100_88;
    wire token_100_88;
    wire dep_chan_vld_101_88;
    wire [351:0] dep_chan_data_101_88;
    wire token_101_88;
    wire dep_chan_vld_175_88;
    wire [351:0] dep_chan_data_175_88;
    wire token_175_88;
    wire [16:0] proc_89_data_FIFO_blk;
    wire [16:0] proc_89_data_PIPO_blk;
    wire [16:0] proc_89_start_FIFO_blk;
    wire [16:0] proc_89_TLF_FIFO_blk;
    wire [16:0] proc_89_input_sync_blk;
    wire [16:0] proc_89_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_89;
    reg [16:0] proc_dep_vld_vec_89_reg;
    wire [16:0] in_chan_dep_vld_vec_89;
    wire [5983:0] in_chan_dep_data_vec_89;
    wire [16:0] token_in_vec_89;
    wire [16:0] out_chan_dep_vld_vec_89;
    wire [351:0] out_chan_dep_data_89;
    wire [16:0] token_out_vec_89;
    wire dl_detect_out_89;
    wire dep_chan_vld_53_89;
    wire [351:0] dep_chan_data_53_89;
    wire token_53_89;
    wire dep_chan_vld_86_89;
    wire [351:0] dep_chan_data_86_89;
    wire token_86_89;
    wire dep_chan_vld_87_89;
    wire [351:0] dep_chan_data_87_89;
    wire token_87_89;
    wire dep_chan_vld_88_89;
    wire [351:0] dep_chan_data_88_89;
    wire token_88_89;
    wire dep_chan_vld_90_89;
    wire [351:0] dep_chan_data_90_89;
    wire token_90_89;
    wire dep_chan_vld_91_89;
    wire [351:0] dep_chan_data_91_89;
    wire token_91_89;
    wire dep_chan_vld_92_89;
    wire [351:0] dep_chan_data_92_89;
    wire token_92_89;
    wire dep_chan_vld_93_89;
    wire [351:0] dep_chan_data_93_89;
    wire token_93_89;
    wire dep_chan_vld_94_89;
    wire [351:0] dep_chan_data_94_89;
    wire token_94_89;
    wire dep_chan_vld_95_89;
    wire [351:0] dep_chan_data_95_89;
    wire token_95_89;
    wire dep_chan_vld_96_89;
    wire [351:0] dep_chan_data_96_89;
    wire token_96_89;
    wire dep_chan_vld_97_89;
    wire [351:0] dep_chan_data_97_89;
    wire token_97_89;
    wire dep_chan_vld_98_89;
    wire [351:0] dep_chan_data_98_89;
    wire token_98_89;
    wire dep_chan_vld_99_89;
    wire [351:0] dep_chan_data_99_89;
    wire token_99_89;
    wire dep_chan_vld_100_89;
    wire [351:0] dep_chan_data_100_89;
    wire token_100_89;
    wire dep_chan_vld_101_89;
    wire [351:0] dep_chan_data_101_89;
    wire token_101_89;
    wire dep_chan_vld_175_89;
    wire [351:0] dep_chan_data_175_89;
    wire token_175_89;
    wire [16:0] proc_90_data_FIFO_blk;
    wire [16:0] proc_90_data_PIPO_blk;
    wire [16:0] proc_90_start_FIFO_blk;
    wire [16:0] proc_90_TLF_FIFO_blk;
    wire [16:0] proc_90_input_sync_blk;
    wire [16:0] proc_90_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_90;
    reg [16:0] proc_dep_vld_vec_90_reg;
    wire [16:0] in_chan_dep_vld_vec_90;
    wire [5983:0] in_chan_dep_data_vec_90;
    wire [16:0] token_in_vec_90;
    wire [16:0] out_chan_dep_vld_vec_90;
    wire [351:0] out_chan_dep_data_90;
    wire [16:0] token_out_vec_90;
    wire dl_detect_out_90;
    wire dep_chan_vld_61_90;
    wire [351:0] dep_chan_data_61_90;
    wire token_61_90;
    wire dep_chan_vld_86_90;
    wire [351:0] dep_chan_data_86_90;
    wire token_86_90;
    wire dep_chan_vld_87_90;
    wire [351:0] dep_chan_data_87_90;
    wire token_87_90;
    wire dep_chan_vld_88_90;
    wire [351:0] dep_chan_data_88_90;
    wire token_88_90;
    wire dep_chan_vld_89_90;
    wire [351:0] dep_chan_data_89_90;
    wire token_89_90;
    wire dep_chan_vld_91_90;
    wire [351:0] dep_chan_data_91_90;
    wire token_91_90;
    wire dep_chan_vld_92_90;
    wire [351:0] dep_chan_data_92_90;
    wire token_92_90;
    wire dep_chan_vld_93_90;
    wire [351:0] dep_chan_data_93_90;
    wire token_93_90;
    wire dep_chan_vld_94_90;
    wire [351:0] dep_chan_data_94_90;
    wire token_94_90;
    wire dep_chan_vld_95_90;
    wire [351:0] dep_chan_data_95_90;
    wire token_95_90;
    wire dep_chan_vld_96_90;
    wire [351:0] dep_chan_data_96_90;
    wire token_96_90;
    wire dep_chan_vld_97_90;
    wire [351:0] dep_chan_data_97_90;
    wire token_97_90;
    wire dep_chan_vld_98_90;
    wire [351:0] dep_chan_data_98_90;
    wire token_98_90;
    wire dep_chan_vld_99_90;
    wire [351:0] dep_chan_data_99_90;
    wire token_99_90;
    wire dep_chan_vld_100_90;
    wire [351:0] dep_chan_data_100_90;
    wire token_100_90;
    wire dep_chan_vld_101_90;
    wire [351:0] dep_chan_data_101_90;
    wire token_101_90;
    wire dep_chan_vld_175_90;
    wire [351:0] dep_chan_data_175_90;
    wire token_175_90;
    wire [16:0] proc_91_data_FIFO_blk;
    wire [16:0] proc_91_data_PIPO_blk;
    wire [16:0] proc_91_start_FIFO_blk;
    wire [16:0] proc_91_TLF_FIFO_blk;
    wire [16:0] proc_91_input_sync_blk;
    wire [16:0] proc_91_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_91;
    reg [16:0] proc_dep_vld_vec_91_reg;
    wire [16:0] in_chan_dep_vld_vec_91;
    wire [5983:0] in_chan_dep_data_vec_91;
    wire [16:0] token_in_vec_91;
    wire [16:0] out_chan_dep_vld_vec_91;
    wire [351:0] out_chan_dep_data_91;
    wire [16:0] token_out_vec_91;
    wire dl_detect_out_91;
    wire dep_chan_vld_69_91;
    wire [351:0] dep_chan_data_69_91;
    wire token_69_91;
    wire dep_chan_vld_86_91;
    wire [351:0] dep_chan_data_86_91;
    wire token_86_91;
    wire dep_chan_vld_87_91;
    wire [351:0] dep_chan_data_87_91;
    wire token_87_91;
    wire dep_chan_vld_88_91;
    wire [351:0] dep_chan_data_88_91;
    wire token_88_91;
    wire dep_chan_vld_89_91;
    wire [351:0] dep_chan_data_89_91;
    wire token_89_91;
    wire dep_chan_vld_90_91;
    wire [351:0] dep_chan_data_90_91;
    wire token_90_91;
    wire dep_chan_vld_92_91;
    wire [351:0] dep_chan_data_92_91;
    wire token_92_91;
    wire dep_chan_vld_93_91;
    wire [351:0] dep_chan_data_93_91;
    wire token_93_91;
    wire dep_chan_vld_94_91;
    wire [351:0] dep_chan_data_94_91;
    wire token_94_91;
    wire dep_chan_vld_95_91;
    wire [351:0] dep_chan_data_95_91;
    wire token_95_91;
    wire dep_chan_vld_96_91;
    wire [351:0] dep_chan_data_96_91;
    wire token_96_91;
    wire dep_chan_vld_97_91;
    wire [351:0] dep_chan_data_97_91;
    wire token_97_91;
    wire dep_chan_vld_98_91;
    wire [351:0] dep_chan_data_98_91;
    wire token_98_91;
    wire dep_chan_vld_99_91;
    wire [351:0] dep_chan_data_99_91;
    wire token_99_91;
    wire dep_chan_vld_100_91;
    wire [351:0] dep_chan_data_100_91;
    wire token_100_91;
    wire dep_chan_vld_101_91;
    wire [351:0] dep_chan_data_101_91;
    wire token_101_91;
    wire dep_chan_vld_175_91;
    wire [351:0] dep_chan_data_175_91;
    wire token_175_91;
    wire [16:0] proc_92_data_FIFO_blk;
    wire [16:0] proc_92_data_PIPO_blk;
    wire [16:0] proc_92_start_FIFO_blk;
    wire [16:0] proc_92_TLF_FIFO_blk;
    wire [16:0] proc_92_input_sync_blk;
    wire [16:0] proc_92_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_92;
    reg [16:0] proc_dep_vld_vec_92_reg;
    wire [16:0] in_chan_dep_vld_vec_92;
    wire [5983:0] in_chan_dep_data_vec_92;
    wire [16:0] token_in_vec_92;
    wire [16:0] out_chan_dep_vld_vec_92;
    wire [351:0] out_chan_dep_data_92;
    wire [16:0] token_out_vec_92;
    wire dl_detect_out_92;
    wire dep_chan_vld_77_92;
    wire [351:0] dep_chan_data_77_92;
    wire token_77_92;
    wire dep_chan_vld_86_92;
    wire [351:0] dep_chan_data_86_92;
    wire token_86_92;
    wire dep_chan_vld_87_92;
    wire [351:0] dep_chan_data_87_92;
    wire token_87_92;
    wire dep_chan_vld_88_92;
    wire [351:0] dep_chan_data_88_92;
    wire token_88_92;
    wire dep_chan_vld_89_92;
    wire [351:0] dep_chan_data_89_92;
    wire token_89_92;
    wire dep_chan_vld_90_92;
    wire [351:0] dep_chan_data_90_92;
    wire token_90_92;
    wire dep_chan_vld_91_92;
    wire [351:0] dep_chan_data_91_92;
    wire token_91_92;
    wire dep_chan_vld_93_92;
    wire [351:0] dep_chan_data_93_92;
    wire token_93_92;
    wire dep_chan_vld_94_92;
    wire [351:0] dep_chan_data_94_92;
    wire token_94_92;
    wire dep_chan_vld_95_92;
    wire [351:0] dep_chan_data_95_92;
    wire token_95_92;
    wire dep_chan_vld_96_92;
    wire [351:0] dep_chan_data_96_92;
    wire token_96_92;
    wire dep_chan_vld_97_92;
    wire [351:0] dep_chan_data_97_92;
    wire token_97_92;
    wire dep_chan_vld_98_92;
    wire [351:0] dep_chan_data_98_92;
    wire token_98_92;
    wire dep_chan_vld_99_92;
    wire [351:0] dep_chan_data_99_92;
    wire token_99_92;
    wire dep_chan_vld_100_92;
    wire [351:0] dep_chan_data_100_92;
    wire token_100_92;
    wire dep_chan_vld_101_92;
    wire [351:0] dep_chan_data_101_92;
    wire token_101_92;
    wire dep_chan_vld_175_92;
    wire [351:0] dep_chan_data_175_92;
    wire token_175_92;
    wire [16:0] proc_93_data_FIFO_blk;
    wire [16:0] proc_93_data_PIPO_blk;
    wire [16:0] proc_93_start_FIFO_blk;
    wire [16:0] proc_93_TLF_FIFO_blk;
    wire [16:0] proc_93_input_sync_blk;
    wire [16:0] proc_93_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_93;
    reg [16:0] proc_dep_vld_vec_93_reg;
    wire [16:0] in_chan_dep_vld_vec_93;
    wire [5983:0] in_chan_dep_data_vec_93;
    wire [16:0] token_in_vec_93;
    wire [16:0] out_chan_dep_vld_vec_93;
    wire [351:0] out_chan_dep_data_93;
    wire [16:0] token_out_vec_93;
    wire dl_detect_out_93;
    wire dep_chan_vld_85_93;
    wire [351:0] dep_chan_data_85_93;
    wire token_85_93;
    wire dep_chan_vld_86_93;
    wire [351:0] dep_chan_data_86_93;
    wire token_86_93;
    wire dep_chan_vld_87_93;
    wire [351:0] dep_chan_data_87_93;
    wire token_87_93;
    wire dep_chan_vld_88_93;
    wire [351:0] dep_chan_data_88_93;
    wire token_88_93;
    wire dep_chan_vld_89_93;
    wire [351:0] dep_chan_data_89_93;
    wire token_89_93;
    wire dep_chan_vld_90_93;
    wire [351:0] dep_chan_data_90_93;
    wire token_90_93;
    wire dep_chan_vld_91_93;
    wire [351:0] dep_chan_data_91_93;
    wire token_91_93;
    wire dep_chan_vld_92_93;
    wire [351:0] dep_chan_data_92_93;
    wire token_92_93;
    wire dep_chan_vld_94_93;
    wire [351:0] dep_chan_data_94_93;
    wire token_94_93;
    wire dep_chan_vld_95_93;
    wire [351:0] dep_chan_data_95_93;
    wire token_95_93;
    wire dep_chan_vld_96_93;
    wire [351:0] dep_chan_data_96_93;
    wire token_96_93;
    wire dep_chan_vld_97_93;
    wire [351:0] dep_chan_data_97_93;
    wire token_97_93;
    wire dep_chan_vld_98_93;
    wire [351:0] dep_chan_data_98_93;
    wire token_98_93;
    wire dep_chan_vld_99_93;
    wire [351:0] dep_chan_data_99_93;
    wire token_99_93;
    wire dep_chan_vld_100_93;
    wire [351:0] dep_chan_data_100_93;
    wire token_100_93;
    wire dep_chan_vld_101_93;
    wire [351:0] dep_chan_data_101_93;
    wire token_101_93;
    wire dep_chan_vld_175_93;
    wire [351:0] dep_chan_data_175_93;
    wire token_175_93;
    wire [16:0] proc_94_data_FIFO_blk;
    wire [16:0] proc_94_data_PIPO_blk;
    wire [16:0] proc_94_start_FIFO_blk;
    wire [16:0] proc_94_TLF_FIFO_blk;
    wire [16:0] proc_94_input_sync_blk;
    wire [16:0] proc_94_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_94;
    reg [16:0] proc_dep_vld_vec_94_reg;
    wire [16:0] in_chan_dep_vld_vec_94;
    wire [5983:0] in_chan_dep_data_vec_94;
    wire [16:0] token_in_vec_94;
    wire [16:0] out_chan_dep_vld_vec_94;
    wire [351:0] out_chan_dep_data_94;
    wire [16:0] token_out_vec_94;
    wire dl_detect_out_94;
    wire dep_chan_vld_78_94;
    wire [351:0] dep_chan_data_78_94;
    wire token_78_94;
    wire dep_chan_vld_86_94;
    wire [351:0] dep_chan_data_86_94;
    wire token_86_94;
    wire dep_chan_vld_87_94;
    wire [351:0] dep_chan_data_87_94;
    wire token_87_94;
    wire dep_chan_vld_88_94;
    wire [351:0] dep_chan_data_88_94;
    wire token_88_94;
    wire dep_chan_vld_89_94;
    wire [351:0] dep_chan_data_89_94;
    wire token_89_94;
    wire dep_chan_vld_90_94;
    wire [351:0] dep_chan_data_90_94;
    wire token_90_94;
    wire dep_chan_vld_91_94;
    wire [351:0] dep_chan_data_91_94;
    wire token_91_94;
    wire dep_chan_vld_92_94;
    wire [351:0] dep_chan_data_92_94;
    wire token_92_94;
    wire dep_chan_vld_93_94;
    wire [351:0] dep_chan_data_93_94;
    wire token_93_94;
    wire dep_chan_vld_95_94;
    wire [351:0] dep_chan_data_95_94;
    wire token_95_94;
    wire dep_chan_vld_96_94;
    wire [351:0] dep_chan_data_96_94;
    wire token_96_94;
    wire dep_chan_vld_97_94;
    wire [351:0] dep_chan_data_97_94;
    wire token_97_94;
    wire dep_chan_vld_98_94;
    wire [351:0] dep_chan_data_98_94;
    wire token_98_94;
    wire dep_chan_vld_99_94;
    wire [351:0] dep_chan_data_99_94;
    wire token_99_94;
    wire dep_chan_vld_100_94;
    wire [351:0] dep_chan_data_100_94;
    wire token_100_94;
    wire dep_chan_vld_101_94;
    wire [351:0] dep_chan_data_101_94;
    wire token_101_94;
    wire dep_chan_vld_175_94;
    wire [351:0] dep_chan_data_175_94;
    wire token_175_94;
    wire [16:0] proc_95_data_FIFO_blk;
    wire [16:0] proc_95_data_PIPO_blk;
    wire [16:0] proc_95_start_FIFO_blk;
    wire [16:0] proc_95_TLF_FIFO_blk;
    wire [16:0] proc_95_input_sync_blk;
    wire [16:0] proc_95_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_95;
    reg [16:0] proc_dep_vld_vec_95_reg;
    wire [16:0] in_chan_dep_vld_vec_95;
    wire [5983:0] in_chan_dep_data_vec_95;
    wire [16:0] token_in_vec_95;
    wire [16:0] out_chan_dep_vld_vec_95;
    wire [351:0] out_chan_dep_data_95;
    wire [16:0] token_out_vec_95;
    wire dl_detect_out_95;
    wire dep_chan_vld_79_95;
    wire [351:0] dep_chan_data_79_95;
    wire token_79_95;
    wire dep_chan_vld_86_95;
    wire [351:0] dep_chan_data_86_95;
    wire token_86_95;
    wire dep_chan_vld_87_95;
    wire [351:0] dep_chan_data_87_95;
    wire token_87_95;
    wire dep_chan_vld_88_95;
    wire [351:0] dep_chan_data_88_95;
    wire token_88_95;
    wire dep_chan_vld_89_95;
    wire [351:0] dep_chan_data_89_95;
    wire token_89_95;
    wire dep_chan_vld_90_95;
    wire [351:0] dep_chan_data_90_95;
    wire token_90_95;
    wire dep_chan_vld_91_95;
    wire [351:0] dep_chan_data_91_95;
    wire token_91_95;
    wire dep_chan_vld_92_95;
    wire [351:0] dep_chan_data_92_95;
    wire token_92_95;
    wire dep_chan_vld_93_95;
    wire [351:0] dep_chan_data_93_95;
    wire token_93_95;
    wire dep_chan_vld_94_95;
    wire [351:0] dep_chan_data_94_95;
    wire token_94_95;
    wire dep_chan_vld_96_95;
    wire [351:0] dep_chan_data_96_95;
    wire token_96_95;
    wire dep_chan_vld_97_95;
    wire [351:0] dep_chan_data_97_95;
    wire token_97_95;
    wire dep_chan_vld_98_95;
    wire [351:0] dep_chan_data_98_95;
    wire token_98_95;
    wire dep_chan_vld_99_95;
    wire [351:0] dep_chan_data_99_95;
    wire token_99_95;
    wire dep_chan_vld_100_95;
    wire [351:0] dep_chan_data_100_95;
    wire token_100_95;
    wire dep_chan_vld_101_95;
    wire [351:0] dep_chan_data_101_95;
    wire token_101_95;
    wire dep_chan_vld_175_95;
    wire [351:0] dep_chan_data_175_95;
    wire token_175_95;
    wire [16:0] proc_96_data_FIFO_blk;
    wire [16:0] proc_96_data_PIPO_blk;
    wire [16:0] proc_96_start_FIFO_blk;
    wire [16:0] proc_96_TLF_FIFO_blk;
    wire [16:0] proc_96_input_sync_blk;
    wire [16:0] proc_96_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_96;
    reg [16:0] proc_dep_vld_vec_96_reg;
    wire [16:0] in_chan_dep_vld_vec_96;
    wire [5983:0] in_chan_dep_data_vec_96;
    wire [16:0] token_in_vec_96;
    wire [16:0] out_chan_dep_vld_vec_96;
    wire [351:0] out_chan_dep_data_96;
    wire [16:0] token_out_vec_96;
    wire dl_detect_out_96;
    wire dep_chan_vld_80_96;
    wire [351:0] dep_chan_data_80_96;
    wire token_80_96;
    wire dep_chan_vld_86_96;
    wire [351:0] dep_chan_data_86_96;
    wire token_86_96;
    wire dep_chan_vld_87_96;
    wire [351:0] dep_chan_data_87_96;
    wire token_87_96;
    wire dep_chan_vld_88_96;
    wire [351:0] dep_chan_data_88_96;
    wire token_88_96;
    wire dep_chan_vld_89_96;
    wire [351:0] dep_chan_data_89_96;
    wire token_89_96;
    wire dep_chan_vld_90_96;
    wire [351:0] dep_chan_data_90_96;
    wire token_90_96;
    wire dep_chan_vld_91_96;
    wire [351:0] dep_chan_data_91_96;
    wire token_91_96;
    wire dep_chan_vld_92_96;
    wire [351:0] dep_chan_data_92_96;
    wire token_92_96;
    wire dep_chan_vld_93_96;
    wire [351:0] dep_chan_data_93_96;
    wire token_93_96;
    wire dep_chan_vld_94_96;
    wire [351:0] dep_chan_data_94_96;
    wire token_94_96;
    wire dep_chan_vld_95_96;
    wire [351:0] dep_chan_data_95_96;
    wire token_95_96;
    wire dep_chan_vld_97_96;
    wire [351:0] dep_chan_data_97_96;
    wire token_97_96;
    wire dep_chan_vld_98_96;
    wire [351:0] dep_chan_data_98_96;
    wire token_98_96;
    wire dep_chan_vld_99_96;
    wire [351:0] dep_chan_data_99_96;
    wire token_99_96;
    wire dep_chan_vld_100_96;
    wire [351:0] dep_chan_data_100_96;
    wire token_100_96;
    wire dep_chan_vld_101_96;
    wire [351:0] dep_chan_data_101_96;
    wire token_101_96;
    wire dep_chan_vld_175_96;
    wire [351:0] dep_chan_data_175_96;
    wire token_175_96;
    wire [16:0] proc_97_data_FIFO_blk;
    wire [16:0] proc_97_data_PIPO_blk;
    wire [16:0] proc_97_start_FIFO_blk;
    wire [16:0] proc_97_TLF_FIFO_blk;
    wire [16:0] proc_97_input_sync_blk;
    wire [16:0] proc_97_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_97;
    reg [16:0] proc_dep_vld_vec_97_reg;
    wire [16:0] in_chan_dep_vld_vec_97;
    wire [5983:0] in_chan_dep_data_vec_97;
    wire [16:0] token_in_vec_97;
    wire [16:0] out_chan_dep_vld_vec_97;
    wire [351:0] out_chan_dep_data_97;
    wire [16:0] token_out_vec_97;
    wire dl_detect_out_97;
    wire dep_chan_vld_81_97;
    wire [351:0] dep_chan_data_81_97;
    wire token_81_97;
    wire dep_chan_vld_86_97;
    wire [351:0] dep_chan_data_86_97;
    wire token_86_97;
    wire dep_chan_vld_87_97;
    wire [351:0] dep_chan_data_87_97;
    wire token_87_97;
    wire dep_chan_vld_88_97;
    wire [351:0] dep_chan_data_88_97;
    wire token_88_97;
    wire dep_chan_vld_89_97;
    wire [351:0] dep_chan_data_89_97;
    wire token_89_97;
    wire dep_chan_vld_90_97;
    wire [351:0] dep_chan_data_90_97;
    wire token_90_97;
    wire dep_chan_vld_91_97;
    wire [351:0] dep_chan_data_91_97;
    wire token_91_97;
    wire dep_chan_vld_92_97;
    wire [351:0] dep_chan_data_92_97;
    wire token_92_97;
    wire dep_chan_vld_93_97;
    wire [351:0] dep_chan_data_93_97;
    wire token_93_97;
    wire dep_chan_vld_94_97;
    wire [351:0] dep_chan_data_94_97;
    wire token_94_97;
    wire dep_chan_vld_95_97;
    wire [351:0] dep_chan_data_95_97;
    wire token_95_97;
    wire dep_chan_vld_96_97;
    wire [351:0] dep_chan_data_96_97;
    wire token_96_97;
    wire dep_chan_vld_98_97;
    wire [351:0] dep_chan_data_98_97;
    wire token_98_97;
    wire dep_chan_vld_99_97;
    wire [351:0] dep_chan_data_99_97;
    wire token_99_97;
    wire dep_chan_vld_100_97;
    wire [351:0] dep_chan_data_100_97;
    wire token_100_97;
    wire dep_chan_vld_101_97;
    wire [351:0] dep_chan_data_101_97;
    wire token_101_97;
    wire dep_chan_vld_175_97;
    wire [351:0] dep_chan_data_175_97;
    wire token_175_97;
    wire [16:0] proc_98_data_FIFO_blk;
    wire [16:0] proc_98_data_PIPO_blk;
    wire [16:0] proc_98_start_FIFO_blk;
    wire [16:0] proc_98_TLF_FIFO_blk;
    wire [16:0] proc_98_input_sync_blk;
    wire [16:0] proc_98_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_98;
    reg [16:0] proc_dep_vld_vec_98_reg;
    wire [16:0] in_chan_dep_vld_vec_98;
    wire [5983:0] in_chan_dep_data_vec_98;
    wire [16:0] token_in_vec_98;
    wire [16:0] out_chan_dep_vld_vec_98;
    wire [351:0] out_chan_dep_data_98;
    wire [16:0] token_out_vec_98;
    wire dl_detect_out_98;
    wire dep_chan_vld_82_98;
    wire [351:0] dep_chan_data_82_98;
    wire token_82_98;
    wire dep_chan_vld_86_98;
    wire [351:0] dep_chan_data_86_98;
    wire token_86_98;
    wire dep_chan_vld_87_98;
    wire [351:0] dep_chan_data_87_98;
    wire token_87_98;
    wire dep_chan_vld_88_98;
    wire [351:0] dep_chan_data_88_98;
    wire token_88_98;
    wire dep_chan_vld_89_98;
    wire [351:0] dep_chan_data_89_98;
    wire token_89_98;
    wire dep_chan_vld_90_98;
    wire [351:0] dep_chan_data_90_98;
    wire token_90_98;
    wire dep_chan_vld_91_98;
    wire [351:0] dep_chan_data_91_98;
    wire token_91_98;
    wire dep_chan_vld_92_98;
    wire [351:0] dep_chan_data_92_98;
    wire token_92_98;
    wire dep_chan_vld_93_98;
    wire [351:0] dep_chan_data_93_98;
    wire token_93_98;
    wire dep_chan_vld_94_98;
    wire [351:0] dep_chan_data_94_98;
    wire token_94_98;
    wire dep_chan_vld_95_98;
    wire [351:0] dep_chan_data_95_98;
    wire token_95_98;
    wire dep_chan_vld_96_98;
    wire [351:0] dep_chan_data_96_98;
    wire token_96_98;
    wire dep_chan_vld_97_98;
    wire [351:0] dep_chan_data_97_98;
    wire token_97_98;
    wire dep_chan_vld_99_98;
    wire [351:0] dep_chan_data_99_98;
    wire token_99_98;
    wire dep_chan_vld_100_98;
    wire [351:0] dep_chan_data_100_98;
    wire token_100_98;
    wire dep_chan_vld_101_98;
    wire [351:0] dep_chan_data_101_98;
    wire token_101_98;
    wire dep_chan_vld_175_98;
    wire [351:0] dep_chan_data_175_98;
    wire token_175_98;
    wire [16:0] proc_99_data_FIFO_blk;
    wire [16:0] proc_99_data_PIPO_blk;
    wire [16:0] proc_99_start_FIFO_blk;
    wire [16:0] proc_99_TLF_FIFO_blk;
    wire [16:0] proc_99_input_sync_blk;
    wire [16:0] proc_99_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_99;
    reg [16:0] proc_dep_vld_vec_99_reg;
    wire [16:0] in_chan_dep_vld_vec_99;
    wire [5983:0] in_chan_dep_data_vec_99;
    wire [16:0] token_in_vec_99;
    wire [16:0] out_chan_dep_vld_vec_99;
    wire [351:0] out_chan_dep_data_99;
    wire [16:0] token_out_vec_99;
    wire dl_detect_out_99;
    wire dep_chan_vld_83_99;
    wire [351:0] dep_chan_data_83_99;
    wire token_83_99;
    wire dep_chan_vld_86_99;
    wire [351:0] dep_chan_data_86_99;
    wire token_86_99;
    wire dep_chan_vld_87_99;
    wire [351:0] dep_chan_data_87_99;
    wire token_87_99;
    wire dep_chan_vld_88_99;
    wire [351:0] dep_chan_data_88_99;
    wire token_88_99;
    wire dep_chan_vld_89_99;
    wire [351:0] dep_chan_data_89_99;
    wire token_89_99;
    wire dep_chan_vld_90_99;
    wire [351:0] dep_chan_data_90_99;
    wire token_90_99;
    wire dep_chan_vld_91_99;
    wire [351:0] dep_chan_data_91_99;
    wire token_91_99;
    wire dep_chan_vld_92_99;
    wire [351:0] dep_chan_data_92_99;
    wire token_92_99;
    wire dep_chan_vld_93_99;
    wire [351:0] dep_chan_data_93_99;
    wire token_93_99;
    wire dep_chan_vld_94_99;
    wire [351:0] dep_chan_data_94_99;
    wire token_94_99;
    wire dep_chan_vld_95_99;
    wire [351:0] dep_chan_data_95_99;
    wire token_95_99;
    wire dep_chan_vld_96_99;
    wire [351:0] dep_chan_data_96_99;
    wire token_96_99;
    wire dep_chan_vld_97_99;
    wire [351:0] dep_chan_data_97_99;
    wire token_97_99;
    wire dep_chan_vld_98_99;
    wire [351:0] dep_chan_data_98_99;
    wire token_98_99;
    wire dep_chan_vld_100_99;
    wire [351:0] dep_chan_data_100_99;
    wire token_100_99;
    wire dep_chan_vld_101_99;
    wire [351:0] dep_chan_data_101_99;
    wire token_101_99;
    wire dep_chan_vld_175_99;
    wire [351:0] dep_chan_data_175_99;
    wire token_175_99;
    wire [16:0] proc_100_data_FIFO_blk;
    wire [16:0] proc_100_data_PIPO_blk;
    wire [16:0] proc_100_start_FIFO_blk;
    wire [16:0] proc_100_TLF_FIFO_blk;
    wire [16:0] proc_100_input_sync_blk;
    wire [16:0] proc_100_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_100;
    reg [16:0] proc_dep_vld_vec_100_reg;
    wire [16:0] in_chan_dep_vld_vec_100;
    wire [5983:0] in_chan_dep_data_vec_100;
    wire [16:0] token_in_vec_100;
    wire [16:0] out_chan_dep_vld_vec_100;
    wire [351:0] out_chan_dep_data_100;
    wire [16:0] token_out_vec_100;
    wire dl_detect_out_100;
    wire dep_chan_vld_84_100;
    wire [351:0] dep_chan_data_84_100;
    wire token_84_100;
    wire dep_chan_vld_86_100;
    wire [351:0] dep_chan_data_86_100;
    wire token_86_100;
    wire dep_chan_vld_87_100;
    wire [351:0] dep_chan_data_87_100;
    wire token_87_100;
    wire dep_chan_vld_88_100;
    wire [351:0] dep_chan_data_88_100;
    wire token_88_100;
    wire dep_chan_vld_89_100;
    wire [351:0] dep_chan_data_89_100;
    wire token_89_100;
    wire dep_chan_vld_90_100;
    wire [351:0] dep_chan_data_90_100;
    wire token_90_100;
    wire dep_chan_vld_91_100;
    wire [351:0] dep_chan_data_91_100;
    wire token_91_100;
    wire dep_chan_vld_92_100;
    wire [351:0] dep_chan_data_92_100;
    wire token_92_100;
    wire dep_chan_vld_93_100;
    wire [351:0] dep_chan_data_93_100;
    wire token_93_100;
    wire dep_chan_vld_94_100;
    wire [351:0] dep_chan_data_94_100;
    wire token_94_100;
    wire dep_chan_vld_95_100;
    wire [351:0] dep_chan_data_95_100;
    wire token_95_100;
    wire dep_chan_vld_96_100;
    wire [351:0] dep_chan_data_96_100;
    wire token_96_100;
    wire dep_chan_vld_97_100;
    wire [351:0] dep_chan_data_97_100;
    wire token_97_100;
    wire dep_chan_vld_98_100;
    wire [351:0] dep_chan_data_98_100;
    wire token_98_100;
    wire dep_chan_vld_99_100;
    wire [351:0] dep_chan_data_99_100;
    wire token_99_100;
    wire dep_chan_vld_101_100;
    wire [351:0] dep_chan_data_101_100;
    wire token_101_100;
    wire dep_chan_vld_175_100;
    wire [351:0] dep_chan_data_175_100;
    wire token_175_100;
    wire [16:0] proc_101_data_FIFO_blk;
    wire [16:0] proc_101_data_PIPO_blk;
    wire [16:0] proc_101_start_FIFO_blk;
    wire [16:0] proc_101_TLF_FIFO_blk;
    wire [16:0] proc_101_input_sync_blk;
    wire [16:0] proc_101_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_101;
    reg [16:0] proc_dep_vld_vec_101_reg;
    wire [16:0] in_chan_dep_vld_vec_101;
    wire [5983:0] in_chan_dep_data_vec_101;
    wire [16:0] token_in_vec_101;
    wire [16:0] out_chan_dep_vld_vec_101;
    wire [351:0] out_chan_dep_data_101;
    wire [16:0] token_out_vec_101;
    wire dl_detect_out_101;
    wire dep_chan_vld_85_101;
    wire [351:0] dep_chan_data_85_101;
    wire token_85_101;
    wire dep_chan_vld_86_101;
    wire [351:0] dep_chan_data_86_101;
    wire token_86_101;
    wire dep_chan_vld_87_101;
    wire [351:0] dep_chan_data_87_101;
    wire token_87_101;
    wire dep_chan_vld_88_101;
    wire [351:0] dep_chan_data_88_101;
    wire token_88_101;
    wire dep_chan_vld_89_101;
    wire [351:0] dep_chan_data_89_101;
    wire token_89_101;
    wire dep_chan_vld_90_101;
    wire [351:0] dep_chan_data_90_101;
    wire token_90_101;
    wire dep_chan_vld_91_101;
    wire [351:0] dep_chan_data_91_101;
    wire token_91_101;
    wire dep_chan_vld_92_101;
    wire [351:0] dep_chan_data_92_101;
    wire token_92_101;
    wire dep_chan_vld_93_101;
    wire [351:0] dep_chan_data_93_101;
    wire token_93_101;
    wire dep_chan_vld_94_101;
    wire [351:0] dep_chan_data_94_101;
    wire token_94_101;
    wire dep_chan_vld_95_101;
    wire [351:0] dep_chan_data_95_101;
    wire token_95_101;
    wire dep_chan_vld_96_101;
    wire [351:0] dep_chan_data_96_101;
    wire token_96_101;
    wire dep_chan_vld_97_101;
    wire [351:0] dep_chan_data_97_101;
    wire token_97_101;
    wire dep_chan_vld_98_101;
    wire [351:0] dep_chan_data_98_101;
    wire token_98_101;
    wire dep_chan_vld_99_101;
    wire [351:0] dep_chan_data_99_101;
    wire token_99_101;
    wire dep_chan_vld_100_101;
    wire [351:0] dep_chan_data_100_101;
    wire token_100_101;
    wire dep_chan_vld_175_101;
    wire [351:0] dep_chan_data_175_101;
    wire token_175_101;
    wire [1:0] proc_102_data_FIFO_blk;
    wire [1:0] proc_102_data_PIPO_blk;
    wire [1:0] proc_102_start_FIFO_blk;
    wire [1:0] proc_102_TLF_FIFO_blk;
    wire [1:0] proc_102_input_sync_blk;
    wire [1:0] proc_102_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_102;
    reg [1:0] proc_dep_vld_vec_102_reg;
    wire [1:0] in_chan_dep_vld_vec_102;
    wire [703:0] in_chan_dep_data_vec_102;
    wire [1:0] token_in_vec_102;
    wire [1:0] out_chan_dep_vld_vec_102;
    wire [351:0] out_chan_dep_data_102;
    wire [1:0] token_out_vec_102;
    wire dl_detect_out_102;
    wire dep_chan_vld_78_102;
    wire [351:0] dep_chan_data_78_102;
    wire token_78_102;
    wire dep_chan_vld_103_102;
    wire [351:0] dep_chan_data_103_102;
    wire token_103_102;
    wire [2:0] proc_103_data_FIFO_blk;
    wire [2:0] proc_103_data_PIPO_blk;
    wire [2:0] proc_103_start_FIFO_blk;
    wire [2:0] proc_103_TLF_FIFO_blk;
    wire [2:0] proc_103_input_sync_blk;
    wire [2:0] proc_103_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_103;
    reg [2:0] proc_dep_vld_vec_103_reg;
    wire [2:0] in_chan_dep_vld_vec_103;
    wire [1055:0] in_chan_dep_data_vec_103;
    wire [2:0] token_in_vec_103;
    wire [2:0] out_chan_dep_vld_vec_103;
    wire [351:0] out_chan_dep_data_103;
    wire [2:0] token_out_vec_103;
    wire dl_detect_out_103;
    wire dep_chan_vld_70_103;
    wire [351:0] dep_chan_data_70_103;
    wire token_70_103;
    wire dep_chan_vld_102_103;
    wire [351:0] dep_chan_data_102_103;
    wire token_102_103;
    wire dep_chan_vld_104_103;
    wire [351:0] dep_chan_data_104_103;
    wire token_104_103;
    wire [2:0] proc_104_data_FIFO_blk;
    wire [2:0] proc_104_data_PIPO_blk;
    wire [2:0] proc_104_start_FIFO_blk;
    wire [2:0] proc_104_TLF_FIFO_blk;
    wire [2:0] proc_104_input_sync_blk;
    wire [2:0] proc_104_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_104;
    reg [2:0] proc_dep_vld_vec_104_reg;
    wire [2:0] in_chan_dep_vld_vec_104;
    wire [1055:0] in_chan_dep_data_vec_104;
    wire [2:0] token_in_vec_104;
    wire [2:0] out_chan_dep_vld_vec_104;
    wire [351:0] out_chan_dep_data_104;
    wire [2:0] token_out_vec_104;
    wire dl_detect_out_104;
    wire dep_chan_vld_62_104;
    wire [351:0] dep_chan_data_62_104;
    wire token_62_104;
    wire dep_chan_vld_103_104;
    wire [351:0] dep_chan_data_103_104;
    wire token_103_104;
    wire dep_chan_vld_105_104;
    wire [351:0] dep_chan_data_105_104;
    wire token_105_104;
    wire [2:0] proc_105_data_FIFO_blk;
    wire [2:0] proc_105_data_PIPO_blk;
    wire [2:0] proc_105_start_FIFO_blk;
    wire [2:0] proc_105_TLF_FIFO_blk;
    wire [2:0] proc_105_input_sync_blk;
    wire [2:0] proc_105_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_105;
    reg [2:0] proc_dep_vld_vec_105_reg;
    wire [2:0] in_chan_dep_vld_vec_105;
    wire [1055:0] in_chan_dep_data_vec_105;
    wire [2:0] token_in_vec_105;
    wire [2:0] out_chan_dep_vld_vec_105;
    wire [351:0] out_chan_dep_data_105;
    wire [2:0] token_out_vec_105;
    wire dl_detect_out_105;
    wire dep_chan_vld_54_105;
    wire [351:0] dep_chan_data_54_105;
    wire token_54_105;
    wire dep_chan_vld_104_105;
    wire [351:0] dep_chan_data_104_105;
    wire token_104_105;
    wire dep_chan_vld_106_105;
    wire [351:0] dep_chan_data_106_105;
    wire token_106_105;
    wire [2:0] proc_106_data_FIFO_blk;
    wire [2:0] proc_106_data_PIPO_blk;
    wire [2:0] proc_106_start_FIFO_blk;
    wire [2:0] proc_106_TLF_FIFO_blk;
    wire [2:0] proc_106_input_sync_blk;
    wire [2:0] proc_106_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_106;
    reg [2:0] proc_dep_vld_vec_106_reg;
    wire [2:0] in_chan_dep_vld_vec_106;
    wire [1055:0] in_chan_dep_data_vec_106;
    wire [2:0] token_in_vec_106;
    wire [2:0] out_chan_dep_vld_vec_106;
    wire [351:0] out_chan_dep_data_106;
    wire [2:0] token_out_vec_106;
    wire dl_detect_out_106;
    wire dep_chan_vld_46_106;
    wire [351:0] dep_chan_data_46_106;
    wire token_46_106;
    wire dep_chan_vld_105_106;
    wire [351:0] dep_chan_data_105_106;
    wire token_105_106;
    wire dep_chan_vld_107_106;
    wire [351:0] dep_chan_data_107_106;
    wire token_107_106;
    wire [2:0] proc_107_data_FIFO_blk;
    wire [2:0] proc_107_data_PIPO_blk;
    wire [2:0] proc_107_start_FIFO_blk;
    wire [2:0] proc_107_TLF_FIFO_blk;
    wire [2:0] proc_107_input_sync_blk;
    wire [2:0] proc_107_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_107;
    reg [2:0] proc_dep_vld_vec_107_reg;
    wire [2:0] in_chan_dep_vld_vec_107;
    wire [1055:0] in_chan_dep_data_vec_107;
    wire [2:0] token_in_vec_107;
    wire [2:0] out_chan_dep_vld_vec_107;
    wire [351:0] out_chan_dep_data_107;
    wire [2:0] token_out_vec_107;
    wire dl_detect_out_107;
    wire dep_chan_vld_38_107;
    wire [351:0] dep_chan_data_38_107;
    wire token_38_107;
    wire dep_chan_vld_106_107;
    wire [351:0] dep_chan_data_106_107;
    wire token_106_107;
    wire dep_chan_vld_108_107;
    wire [351:0] dep_chan_data_108_107;
    wire token_108_107;
    wire [2:0] proc_108_data_FIFO_blk;
    wire [2:0] proc_108_data_PIPO_blk;
    wire [2:0] proc_108_start_FIFO_blk;
    wire [2:0] proc_108_TLF_FIFO_blk;
    wire [2:0] proc_108_input_sync_blk;
    wire [2:0] proc_108_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_108;
    reg [2:0] proc_dep_vld_vec_108_reg;
    wire [2:0] in_chan_dep_vld_vec_108;
    wire [1055:0] in_chan_dep_data_vec_108;
    wire [2:0] token_in_vec_108;
    wire [2:0] out_chan_dep_vld_vec_108;
    wire [351:0] out_chan_dep_data_108;
    wire [2:0] token_out_vec_108;
    wire dl_detect_out_108;
    wire dep_chan_vld_30_108;
    wire [351:0] dep_chan_data_30_108;
    wire token_30_108;
    wire dep_chan_vld_107_108;
    wire [351:0] dep_chan_data_107_108;
    wire token_107_108;
    wire dep_chan_vld_109_108;
    wire [351:0] dep_chan_data_109_108;
    wire token_109_108;
    wire [2:0] proc_109_data_FIFO_blk;
    wire [2:0] proc_109_data_PIPO_blk;
    wire [2:0] proc_109_start_FIFO_blk;
    wire [2:0] proc_109_TLF_FIFO_blk;
    wire [2:0] proc_109_input_sync_blk;
    wire [2:0] proc_109_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_109;
    reg [2:0] proc_dep_vld_vec_109_reg;
    wire [2:0] in_chan_dep_vld_vec_109;
    wire [1055:0] in_chan_dep_data_vec_109;
    wire [2:0] token_in_vec_109;
    wire [2:0] out_chan_dep_vld_vec_109;
    wire [351:0] out_chan_dep_data_109;
    wire [2:0] token_out_vec_109;
    wire dl_detect_out_109;
    wire dep_chan_vld_22_109;
    wire [351:0] dep_chan_data_22_109;
    wire token_22_109;
    wire dep_chan_vld_108_109;
    wire [351:0] dep_chan_data_108_109;
    wire token_108_109;
    wire dep_chan_vld_173_109;
    wire [351:0] dep_chan_data_173_109;
    wire token_173_109;
    wire [1:0] proc_110_data_FIFO_blk;
    wire [1:0] proc_110_data_PIPO_blk;
    wire [1:0] proc_110_start_FIFO_blk;
    wire [1:0] proc_110_TLF_FIFO_blk;
    wire [1:0] proc_110_input_sync_blk;
    wire [1:0] proc_110_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_110;
    reg [1:0] proc_dep_vld_vec_110_reg;
    wire [1:0] in_chan_dep_vld_vec_110;
    wire [703:0] in_chan_dep_data_vec_110;
    wire [1:0] token_in_vec_110;
    wire [1:0] out_chan_dep_vld_vec_110;
    wire [351:0] out_chan_dep_data_110;
    wire [1:0] token_out_vec_110;
    wire dl_detect_out_110;
    wire dep_chan_vld_79_110;
    wire [351:0] dep_chan_data_79_110;
    wire token_79_110;
    wire dep_chan_vld_111_110;
    wire [351:0] dep_chan_data_111_110;
    wire token_111_110;
    wire [2:0] proc_111_data_FIFO_blk;
    wire [2:0] proc_111_data_PIPO_blk;
    wire [2:0] proc_111_start_FIFO_blk;
    wire [2:0] proc_111_TLF_FIFO_blk;
    wire [2:0] proc_111_input_sync_blk;
    wire [2:0] proc_111_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_111;
    reg [2:0] proc_dep_vld_vec_111_reg;
    wire [2:0] in_chan_dep_vld_vec_111;
    wire [1055:0] in_chan_dep_data_vec_111;
    wire [2:0] token_in_vec_111;
    wire [2:0] out_chan_dep_vld_vec_111;
    wire [351:0] out_chan_dep_data_111;
    wire [2:0] token_out_vec_111;
    wire dl_detect_out_111;
    wire dep_chan_vld_71_111;
    wire [351:0] dep_chan_data_71_111;
    wire token_71_111;
    wire dep_chan_vld_110_111;
    wire [351:0] dep_chan_data_110_111;
    wire token_110_111;
    wire dep_chan_vld_112_111;
    wire [351:0] dep_chan_data_112_111;
    wire token_112_111;
    wire [2:0] proc_112_data_FIFO_blk;
    wire [2:0] proc_112_data_PIPO_blk;
    wire [2:0] proc_112_start_FIFO_blk;
    wire [2:0] proc_112_TLF_FIFO_blk;
    wire [2:0] proc_112_input_sync_blk;
    wire [2:0] proc_112_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_112;
    reg [2:0] proc_dep_vld_vec_112_reg;
    wire [2:0] in_chan_dep_vld_vec_112;
    wire [1055:0] in_chan_dep_data_vec_112;
    wire [2:0] token_in_vec_112;
    wire [2:0] out_chan_dep_vld_vec_112;
    wire [351:0] out_chan_dep_data_112;
    wire [2:0] token_out_vec_112;
    wire dl_detect_out_112;
    wire dep_chan_vld_63_112;
    wire [351:0] dep_chan_data_63_112;
    wire token_63_112;
    wire dep_chan_vld_111_112;
    wire [351:0] dep_chan_data_111_112;
    wire token_111_112;
    wire dep_chan_vld_113_112;
    wire [351:0] dep_chan_data_113_112;
    wire token_113_112;
    wire [2:0] proc_113_data_FIFO_blk;
    wire [2:0] proc_113_data_PIPO_blk;
    wire [2:0] proc_113_start_FIFO_blk;
    wire [2:0] proc_113_TLF_FIFO_blk;
    wire [2:0] proc_113_input_sync_blk;
    wire [2:0] proc_113_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_113;
    reg [2:0] proc_dep_vld_vec_113_reg;
    wire [2:0] in_chan_dep_vld_vec_113;
    wire [1055:0] in_chan_dep_data_vec_113;
    wire [2:0] token_in_vec_113;
    wire [2:0] out_chan_dep_vld_vec_113;
    wire [351:0] out_chan_dep_data_113;
    wire [2:0] token_out_vec_113;
    wire dl_detect_out_113;
    wire dep_chan_vld_55_113;
    wire [351:0] dep_chan_data_55_113;
    wire token_55_113;
    wire dep_chan_vld_112_113;
    wire [351:0] dep_chan_data_112_113;
    wire token_112_113;
    wire dep_chan_vld_114_113;
    wire [351:0] dep_chan_data_114_113;
    wire token_114_113;
    wire [2:0] proc_114_data_FIFO_blk;
    wire [2:0] proc_114_data_PIPO_blk;
    wire [2:0] proc_114_start_FIFO_blk;
    wire [2:0] proc_114_TLF_FIFO_blk;
    wire [2:0] proc_114_input_sync_blk;
    wire [2:0] proc_114_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_114;
    reg [2:0] proc_dep_vld_vec_114_reg;
    wire [2:0] in_chan_dep_vld_vec_114;
    wire [1055:0] in_chan_dep_data_vec_114;
    wire [2:0] token_in_vec_114;
    wire [2:0] out_chan_dep_vld_vec_114;
    wire [351:0] out_chan_dep_data_114;
    wire [2:0] token_out_vec_114;
    wire dl_detect_out_114;
    wire dep_chan_vld_47_114;
    wire [351:0] dep_chan_data_47_114;
    wire token_47_114;
    wire dep_chan_vld_113_114;
    wire [351:0] dep_chan_data_113_114;
    wire token_113_114;
    wire dep_chan_vld_115_114;
    wire [351:0] dep_chan_data_115_114;
    wire token_115_114;
    wire [2:0] proc_115_data_FIFO_blk;
    wire [2:0] proc_115_data_PIPO_blk;
    wire [2:0] proc_115_start_FIFO_blk;
    wire [2:0] proc_115_TLF_FIFO_blk;
    wire [2:0] proc_115_input_sync_blk;
    wire [2:0] proc_115_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_115;
    reg [2:0] proc_dep_vld_vec_115_reg;
    wire [2:0] in_chan_dep_vld_vec_115;
    wire [1055:0] in_chan_dep_data_vec_115;
    wire [2:0] token_in_vec_115;
    wire [2:0] out_chan_dep_vld_vec_115;
    wire [351:0] out_chan_dep_data_115;
    wire [2:0] token_out_vec_115;
    wire dl_detect_out_115;
    wire dep_chan_vld_39_115;
    wire [351:0] dep_chan_data_39_115;
    wire token_39_115;
    wire dep_chan_vld_114_115;
    wire [351:0] dep_chan_data_114_115;
    wire token_114_115;
    wire dep_chan_vld_116_115;
    wire [351:0] dep_chan_data_116_115;
    wire token_116_115;
    wire [2:0] proc_116_data_FIFO_blk;
    wire [2:0] proc_116_data_PIPO_blk;
    wire [2:0] proc_116_start_FIFO_blk;
    wire [2:0] proc_116_TLF_FIFO_blk;
    wire [2:0] proc_116_input_sync_blk;
    wire [2:0] proc_116_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_116;
    reg [2:0] proc_dep_vld_vec_116_reg;
    wire [2:0] in_chan_dep_vld_vec_116;
    wire [1055:0] in_chan_dep_data_vec_116;
    wire [2:0] token_in_vec_116;
    wire [2:0] out_chan_dep_vld_vec_116;
    wire [351:0] out_chan_dep_data_116;
    wire [2:0] token_out_vec_116;
    wire dl_detect_out_116;
    wire dep_chan_vld_31_116;
    wire [351:0] dep_chan_data_31_116;
    wire token_31_116;
    wire dep_chan_vld_115_116;
    wire [351:0] dep_chan_data_115_116;
    wire token_115_116;
    wire dep_chan_vld_117_116;
    wire [351:0] dep_chan_data_117_116;
    wire token_117_116;
    wire [2:0] proc_117_data_FIFO_blk;
    wire [2:0] proc_117_data_PIPO_blk;
    wire [2:0] proc_117_start_FIFO_blk;
    wire [2:0] proc_117_TLF_FIFO_blk;
    wire [2:0] proc_117_input_sync_blk;
    wire [2:0] proc_117_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_117;
    reg [2:0] proc_dep_vld_vec_117_reg;
    wire [2:0] in_chan_dep_vld_vec_117;
    wire [1055:0] in_chan_dep_data_vec_117;
    wire [2:0] token_in_vec_117;
    wire [2:0] out_chan_dep_vld_vec_117;
    wire [351:0] out_chan_dep_data_117;
    wire [2:0] token_out_vec_117;
    wire dl_detect_out_117;
    wire dep_chan_vld_23_117;
    wire [351:0] dep_chan_data_23_117;
    wire token_23_117;
    wire dep_chan_vld_116_117;
    wire [351:0] dep_chan_data_116_117;
    wire token_116_117;
    wire dep_chan_vld_172_117;
    wire [351:0] dep_chan_data_172_117;
    wire token_172_117;
    wire [1:0] proc_118_data_FIFO_blk;
    wire [1:0] proc_118_data_PIPO_blk;
    wire [1:0] proc_118_start_FIFO_blk;
    wire [1:0] proc_118_TLF_FIFO_blk;
    wire [1:0] proc_118_input_sync_blk;
    wire [1:0] proc_118_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_118;
    reg [1:0] proc_dep_vld_vec_118_reg;
    wire [1:0] in_chan_dep_vld_vec_118;
    wire [703:0] in_chan_dep_data_vec_118;
    wire [1:0] token_in_vec_118;
    wire [1:0] out_chan_dep_vld_vec_118;
    wire [351:0] out_chan_dep_data_118;
    wire [1:0] token_out_vec_118;
    wire dl_detect_out_118;
    wire dep_chan_vld_80_118;
    wire [351:0] dep_chan_data_80_118;
    wire token_80_118;
    wire dep_chan_vld_119_118;
    wire [351:0] dep_chan_data_119_118;
    wire token_119_118;
    wire [2:0] proc_119_data_FIFO_blk;
    wire [2:0] proc_119_data_PIPO_blk;
    wire [2:0] proc_119_start_FIFO_blk;
    wire [2:0] proc_119_TLF_FIFO_blk;
    wire [2:0] proc_119_input_sync_blk;
    wire [2:0] proc_119_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_119;
    reg [2:0] proc_dep_vld_vec_119_reg;
    wire [2:0] in_chan_dep_vld_vec_119;
    wire [1055:0] in_chan_dep_data_vec_119;
    wire [2:0] token_in_vec_119;
    wire [2:0] out_chan_dep_vld_vec_119;
    wire [351:0] out_chan_dep_data_119;
    wire [2:0] token_out_vec_119;
    wire dl_detect_out_119;
    wire dep_chan_vld_72_119;
    wire [351:0] dep_chan_data_72_119;
    wire token_72_119;
    wire dep_chan_vld_118_119;
    wire [351:0] dep_chan_data_118_119;
    wire token_118_119;
    wire dep_chan_vld_120_119;
    wire [351:0] dep_chan_data_120_119;
    wire token_120_119;
    wire [2:0] proc_120_data_FIFO_blk;
    wire [2:0] proc_120_data_PIPO_blk;
    wire [2:0] proc_120_start_FIFO_blk;
    wire [2:0] proc_120_TLF_FIFO_blk;
    wire [2:0] proc_120_input_sync_blk;
    wire [2:0] proc_120_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_120;
    reg [2:0] proc_dep_vld_vec_120_reg;
    wire [2:0] in_chan_dep_vld_vec_120;
    wire [1055:0] in_chan_dep_data_vec_120;
    wire [2:0] token_in_vec_120;
    wire [2:0] out_chan_dep_vld_vec_120;
    wire [351:0] out_chan_dep_data_120;
    wire [2:0] token_out_vec_120;
    wire dl_detect_out_120;
    wire dep_chan_vld_64_120;
    wire [351:0] dep_chan_data_64_120;
    wire token_64_120;
    wire dep_chan_vld_119_120;
    wire [351:0] dep_chan_data_119_120;
    wire token_119_120;
    wire dep_chan_vld_121_120;
    wire [351:0] dep_chan_data_121_120;
    wire token_121_120;
    wire [2:0] proc_121_data_FIFO_blk;
    wire [2:0] proc_121_data_PIPO_blk;
    wire [2:0] proc_121_start_FIFO_blk;
    wire [2:0] proc_121_TLF_FIFO_blk;
    wire [2:0] proc_121_input_sync_blk;
    wire [2:0] proc_121_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_121;
    reg [2:0] proc_dep_vld_vec_121_reg;
    wire [2:0] in_chan_dep_vld_vec_121;
    wire [1055:0] in_chan_dep_data_vec_121;
    wire [2:0] token_in_vec_121;
    wire [2:0] out_chan_dep_vld_vec_121;
    wire [351:0] out_chan_dep_data_121;
    wire [2:0] token_out_vec_121;
    wire dl_detect_out_121;
    wire dep_chan_vld_56_121;
    wire [351:0] dep_chan_data_56_121;
    wire token_56_121;
    wire dep_chan_vld_120_121;
    wire [351:0] dep_chan_data_120_121;
    wire token_120_121;
    wire dep_chan_vld_122_121;
    wire [351:0] dep_chan_data_122_121;
    wire token_122_121;
    wire [2:0] proc_122_data_FIFO_blk;
    wire [2:0] proc_122_data_PIPO_blk;
    wire [2:0] proc_122_start_FIFO_blk;
    wire [2:0] proc_122_TLF_FIFO_blk;
    wire [2:0] proc_122_input_sync_blk;
    wire [2:0] proc_122_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_122;
    reg [2:0] proc_dep_vld_vec_122_reg;
    wire [2:0] in_chan_dep_vld_vec_122;
    wire [1055:0] in_chan_dep_data_vec_122;
    wire [2:0] token_in_vec_122;
    wire [2:0] out_chan_dep_vld_vec_122;
    wire [351:0] out_chan_dep_data_122;
    wire [2:0] token_out_vec_122;
    wire dl_detect_out_122;
    wire dep_chan_vld_48_122;
    wire [351:0] dep_chan_data_48_122;
    wire token_48_122;
    wire dep_chan_vld_121_122;
    wire [351:0] dep_chan_data_121_122;
    wire token_121_122;
    wire dep_chan_vld_123_122;
    wire [351:0] dep_chan_data_123_122;
    wire token_123_122;
    wire [2:0] proc_123_data_FIFO_blk;
    wire [2:0] proc_123_data_PIPO_blk;
    wire [2:0] proc_123_start_FIFO_blk;
    wire [2:0] proc_123_TLF_FIFO_blk;
    wire [2:0] proc_123_input_sync_blk;
    wire [2:0] proc_123_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_123;
    reg [2:0] proc_dep_vld_vec_123_reg;
    wire [2:0] in_chan_dep_vld_vec_123;
    wire [1055:0] in_chan_dep_data_vec_123;
    wire [2:0] token_in_vec_123;
    wire [2:0] out_chan_dep_vld_vec_123;
    wire [351:0] out_chan_dep_data_123;
    wire [2:0] token_out_vec_123;
    wire dl_detect_out_123;
    wire dep_chan_vld_40_123;
    wire [351:0] dep_chan_data_40_123;
    wire token_40_123;
    wire dep_chan_vld_122_123;
    wire [351:0] dep_chan_data_122_123;
    wire token_122_123;
    wire dep_chan_vld_124_123;
    wire [351:0] dep_chan_data_124_123;
    wire token_124_123;
    wire [2:0] proc_124_data_FIFO_blk;
    wire [2:0] proc_124_data_PIPO_blk;
    wire [2:0] proc_124_start_FIFO_blk;
    wire [2:0] proc_124_TLF_FIFO_blk;
    wire [2:0] proc_124_input_sync_blk;
    wire [2:0] proc_124_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_124;
    reg [2:0] proc_dep_vld_vec_124_reg;
    wire [2:0] in_chan_dep_vld_vec_124;
    wire [1055:0] in_chan_dep_data_vec_124;
    wire [2:0] token_in_vec_124;
    wire [2:0] out_chan_dep_vld_vec_124;
    wire [351:0] out_chan_dep_data_124;
    wire [2:0] token_out_vec_124;
    wire dl_detect_out_124;
    wire dep_chan_vld_32_124;
    wire [351:0] dep_chan_data_32_124;
    wire token_32_124;
    wire dep_chan_vld_123_124;
    wire [351:0] dep_chan_data_123_124;
    wire token_123_124;
    wire dep_chan_vld_125_124;
    wire [351:0] dep_chan_data_125_124;
    wire token_125_124;
    wire [2:0] proc_125_data_FIFO_blk;
    wire [2:0] proc_125_data_PIPO_blk;
    wire [2:0] proc_125_start_FIFO_blk;
    wire [2:0] proc_125_TLF_FIFO_blk;
    wire [2:0] proc_125_input_sync_blk;
    wire [2:0] proc_125_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_125;
    reg [2:0] proc_dep_vld_vec_125_reg;
    wire [2:0] in_chan_dep_vld_vec_125;
    wire [1055:0] in_chan_dep_data_vec_125;
    wire [2:0] token_in_vec_125;
    wire [2:0] out_chan_dep_vld_vec_125;
    wire [351:0] out_chan_dep_data_125;
    wire [2:0] token_out_vec_125;
    wire dl_detect_out_125;
    wire dep_chan_vld_24_125;
    wire [351:0] dep_chan_data_24_125;
    wire token_24_125;
    wire dep_chan_vld_124_125;
    wire [351:0] dep_chan_data_124_125;
    wire token_124_125;
    wire dep_chan_vld_171_125;
    wire [351:0] dep_chan_data_171_125;
    wire token_171_125;
    wire [1:0] proc_126_data_FIFO_blk;
    wire [1:0] proc_126_data_PIPO_blk;
    wire [1:0] proc_126_start_FIFO_blk;
    wire [1:0] proc_126_TLF_FIFO_blk;
    wire [1:0] proc_126_input_sync_blk;
    wire [1:0] proc_126_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_126;
    reg [1:0] proc_dep_vld_vec_126_reg;
    wire [1:0] in_chan_dep_vld_vec_126;
    wire [703:0] in_chan_dep_data_vec_126;
    wire [1:0] token_in_vec_126;
    wire [1:0] out_chan_dep_vld_vec_126;
    wire [351:0] out_chan_dep_data_126;
    wire [1:0] token_out_vec_126;
    wire dl_detect_out_126;
    wire dep_chan_vld_81_126;
    wire [351:0] dep_chan_data_81_126;
    wire token_81_126;
    wire dep_chan_vld_127_126;
    wire [351:0] dep_chan_data_127_126;
    wire token_127_126;
    wire [2:0] proc_127_data_FIFO_blk;
    wire [2:0] proc_127_data_PIPO_blk;
    wire [2:0] proc_127_start_FIFO_blk;
    wire [2:0] proc_127_TLF_FIFO_blk;
    wire [2:0] proc_127_input_sync_blk;
    wire [2:0] proc_127_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_127;
    reg [2:0] proc_dep_vld_vec_127_reg;
    wire [2:0] in_chan_dep_vld_vec_127;
    wire [1055:0] in_chan_dep_data_vec_127;
    wire [2:0] token_in_vec_127;
    wire [2:0] out_chan_dep_vld_vec_127;
    wire [351:0] out_chan_dep_data_127;
    wire [2:0] token_out_vec_127;
    wire dl_detect_out_127;
    wire dep_chan_vld_73_127;
    wire [351:0] dep_chan_data_73_127;
    wire token_73_127;
    wire dep_chan_vld_126_127;
    wire [351:0] dep_chan_data_126_127;
    wire token_126_127;
    wire dep_chan_vld_128_127;
    wire [351:0] dep_chan_data_128_127;
    wire token_128_127;
    wire [2:0] proc_128_data_FIFO_blk;
    wire [2:0] proc_128_data_PIPO_blk;
    wire [2:0] proc_128_start_FIFO_blk;
    wire [2:0] proc_128_TLF_FIFO_blk;
    wire [2:0] proc_128_input_sync_blk;
    wire [2:0] proc_128_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_128;
    reg [2:0] proc_dep_vld_vec_128_reg;
    wire [2:0] in_chan_dep_vld_vec_128;
    wire [1055:0] in_chan_dep_data_vec_128;
    wire [2:0] token_in_vec_128;
    wire [2:0] out_chan_dep_vld_vec_128;
    wire [351:0] out_chan_dep_data_128;
    wire [2:0] token_out_vec_128;
    wire dl_detect_out_128;
    wire dep_chan_vld_65_128;
    wire [351:0] dep_chan_data_65_128;
    wire token_65_128;
    wire dep_chan_vld_127_128;
    wire [351:0] dep_chan_data_127_128;
    wire token_127_128;
    wire dep_chan_vld_129_128;
    wire [351:0] dep_chan_data_129_128;
    wire token_129_128;
    wire [2:0] proc_129_data_FIFO_blk;
    wire [2:0] proc_129_data_PIPO_blk;
    wire [2:0] proc_129_start_FIFO_blk;
    wire [2:0] proc_129_TLF_FIFO_blk;
    wire [2:0] proc_129_input_sync_blk;
    wire [2:0] proc_129_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_129;
    reg [2:0] proc_dep_vld_vec_129_reg;
    wire [2:0] in_chan_dep_vld_vec_129;
    wire [1055:0] in_chan_dep_data_vec_129;
    wire [2:0] token_in_vec_129;
    wire [2:0] out_chan_dep_vld_vec_129;
    wire [351:0] out_chan_dep_data_129;
    wire [2:0] token_out_vec_129;
    wire dl_detect_out_129;
    wire dep_chan_vld_57_129;
    wire [351:0] dep_chan_data_57_129;
    wire token_57_129;
    wire dep_chan_vld_128_129;
    wire [351:0] dep_chan_data_128_129;
    wire token_128_129;
    wire dep_chan_vld_130_129;
    wire [351:0] dep_chan_data_130_129;
    wire token_130_129;
    wire [2:0] proc_130_data_FIFO_blk;
    wire [2:0] proc_130_data_PIPO_blk;
    wire [2:0] proc_130_start_FIFO_blk;
    wire [2:0] proc_130_TLF_FIFO_blk;
    wire [2:0] proc_130_input_sync_blk;
    wire [2:0] proc_130_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_130;
    reg [2:0] proc_dep_vld_vec_130_reg;
    wire [2:0] in_chan_dep_vld_vec_130;
    wire [1055:0] in_chan_dep_data_vec_130;
    wire [2:0] token_in_vec_130;
    wire [2:0] out_chan_dep_vld_vec_130;
    wire [351:0] out_chan_dep_data_130;
    wire [2:0] token_out_vec_130;
    wire dl_detect_out_130;
    wire dep_chan_vld_49_130;
    wire [351:0] dep_chan_data_49_130;
    wire token_49_130;
    wire dep_chan_vld_129_130;
    wire [351:0] dep_chan_data_129_130;
    wire token_129_130;
    wire dep_chan_vld_131_130;
    wire [351:0] dep_chan_data_131_130;
    wire token_131_130;
    wire [2:0] proc_131_data_FIFO_blk;
    wire [2:0] proc_131_data_PIPO_blk;
    wire [2:0] proc_131_start_FIFO_blk;
    wire [2:0] proc_131_TLF_FIFO_blk;
    wire [2:0] proc_131_input_sync_blk;
    wire [2:0] proc_131_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_131;
    reg [2:0] proc_dep_vld_vec_131_reg;
    wire [2:0] in_chan_dep_vld_vec_131;
    wire [1055:0] in_chan_dep_data_vec_131;
    wire [2:0] token_in_vec_131;
    wire [2:0] out_chan_dep_vld_vec_131;
    wire [351:0] out_chan_dep_data_131;
    wire [2:0] token_out_vec_131;
    wire dl_detect_out_131;
    wire dep_chan_vld_41_131;
    wire [351:0] dep_chan_data_41_131;
    wire token_41_131;
    wire dep_chan_vld_130_131;
    wire [351:0] dep_chan_data_130_131;
    wire token_130_131;
    wire dep_chan_vld_132_131;
    wire [351:0] dep_chan_data_132_131;
    wire token_132_131;
    wire [2:0] proc_132_data_FIFO_blk;
    wire [2:0] proc_132_data_PIPO_blk;
    wire [2:0] proc_132_start_FIFO_blk;
    wire [2:0] proc_132_TLF_FIFO_blk;
    wire [2:0] proc_132_input_sync_blk;
    wire [2:0] proc_132_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_132;
    reg [2:0] proc_dep_vld_vec_132_reg;
    wire [2:0] in_chan_dep_vld_vec_132;
    wire [1055:0] in_chan_dep_data_vec_132;
    wire [2:0] token_in_vec_132;
    wire [2:0] out_chan_dep_vld_vec_132;
    wire [351:0] out_chan_dep_data_132;
    wire [2:0] token_out_vec_132;
    wire dl_detect_out_132;
    wire dep_chan_vld_33_132;
    wire [351:0] dep_chan_data_33_132;
    wire token_33_132;
    wire dep_chan_vld_131_132;
    wire [351:0] dep_chan_data_131_132;
    wire token_131_132;
    wire dep_chan_vld_133_132;
    wire [351:0] dep_chan_data_133_132;
    wire token_133_132;
    wire [2:0] proc_133_data_FIFO_blk;
    wire [2:0] proc_133_data_PIPO_blk;
    wire [2:0] proc_133_start_FIFO_blk;
    wire [2:0] proc_133_TLF_FIFO_blk;
    wire [2:0] proc_133_input_sync_blk;
    wire [2:0] proc_133_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_133;
    reg [2:0] proc_dep_vld_vec_133_reg;
    wire [2:0] in_chan_dep_vld_vec_133;
    wire [1055:0] in_chan_dep_data_vec_133;
    wire [2:0] token_in_vec_133;
    wire [2:0] out_chan_dep_vld_vec_133;
    wire [351:0] out_chan_dep_data_133;
    wire [2:0] token_out_vec_133;
    wire dl_detect_out_133;
    wire dep_chan_vld_25_133;
    wire [351:0] dep_chan_data_25_133;
    wire token_25_133;
    wire dep_chan_vld_132_133;
    wire [351:0] dep_chan_data_132_133;
    wire token_132_133;
    wire dep_chan_vld_170_133;
    wire [351:0] dep_chan_data_170_133;
    wire token_170_133;
    wire [1:0] proc_134_data_FIFO_blk;
    wire [1:0] proc_134_data_PIPO_blk;
    wire [1:0] proc_134_start_FIFO_blk;
    wire [1:0] proc_134_TLF_FIFO_blk;
    wire [1:0] proc_134_input_sync_blk;
    wire [1:0] proc_134_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_134;
    reg [1:0] proc_dep_vld_vec_134_reg;
    wire [1:0] in_chan_dep_vld_vec_134;
    wire [703:0] in_chan_dep_data_vec_134;
    wire [1:0] token_in_vec_134;
    wire [1:0] out_chan_dep_vld_vec_134;
    wire [351:0] out_chan_dep_data_134;
    wire [1:0] token_out_vec_134;
    wire dl_detect_out_134;
    wire dep_chan_vld_82_134;
    wire [351:0] dep_chan_data_82_134;
    wire token_82_134;
    wire dep_chan_vld_135_134;
    wire [351:0] dep_chan_data_135_134;
    wire token_135_134;
    wire [2:0] proc_135_data_FIFO_blk;
    wire [2:0] proc_135_data_PIPO_blk;
    wire [2:0] proc_135_start_FIFO_blk;
    wire [2:0] proc_135_TLF_FIFO_blk;
    wire [2:0] proc_135_input_sync_blk;
    wire [2:0] proc_135_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_135;
    reg [2:0] proc_dep_vld_vec_135_reg;
    wire [2:0] in_chan_dep_vld_vec_135;
    wire [1055:0] in_chan_dep_data_vec_135;
    wire [2:0] token_in_vec_135;
    wire [2:0] out_chan_dep_vld_vec_135;
    wire [351:0] out_chan_dep_data_135;
    wire [2:0] token_out_vec_135;
    wire dl_detect_out_135;
    wire dep_chan_vld_74_135;
    wire [351:0] dep_chan_data_74_135;
    wire token_74_135;
    wire dep_chan_vld_134_135;
    wire [351:0] dep_chan_data_134_135;
    wire token_134_135;
    wire dep_chan_vld_136_135;
    wire [351:0] dep_chan_data_136_135;
    wire token_136_135;
    wire [2:0] proc_136_data_FIFO_blk;
    wire [2:0] proc_136_data_PIPO_blk;
    wire [2:0] proc_136_start_FIFO_blk;
    wire [2:0] proc_136_TLF_FIFO_blk;
    wire [2:0] proc_136_input_sync_blk;
    wire [2:0] proc_136_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_136;
    reg [2:0] proc_dep_vld_vec_136_reg;
    wire [2:0] in_chan_dep_vld_vec_136;
    wire [1055:0] in_chan_dep_data_vec_136;
    wire [2:0] token_in_vec_136;
    wire [2:0] out_chan_dep_vld_vec_136;
    wire [351:0] out_chan_dep_data_136;
    wire [2:0] token_out_vec_136;
    wire dl_detect_out_136;
    wire dep_chan_vld_66_136;
    wire [351:0] dep_chan_data_66_136;
    wire token_66_136;
    wire dep_chan_vld_135_136;
    wire [351:0] dep_chan_data_135_136;
    wire token_135_136;
    wire dep_chan_vld_137_136;
    wire [351:0] dep_chan_data_137_136;
    wire token_137_136;
    wire [2:0] proc_137_data_FIFO_blk;
    wire [2:0] proc_137_data_PIPO_blk;
    wire [2:0] proc_137_start_FIFO_blk;
    wire [2:0] proc_137_TLF_FIFO_blk;
    wire [2:0] proc_137_input_sync_blk;
    wire [2:0] proc_137_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_137;
    reg [2:0] proc_dep_vld_vec_137_reg;
    wire [2:0] in_chan_dep_vld_vec_137;
    wire [1055:0] in_chan_dep_data_vec_137;
    wire [2:0] token_in_vec_137;
    wire [2:0] out_chan_dep_vld_vec_137;
    wire [351:0] out_chan_dep_data_137;
    wire [2:0] token_out_vec_137;
    wire dl_detect_out_137;
    wire dep_chan_vld_58_137;
    wire [351:0] dep_chan_data_58_137;
    wire token_58_137;
    wire dep_chan_vld_136_137;
    wire [351:0] dep_chan_data_136_137;
    wire token_136_137;
    wire dep_chan_vld_138_137;
    wire [351:0] dep_chan_data_138_137;
    wire token_138_137;
    wire [2:0] proc_138_data_FIFO_blk;
    wire [2:0] proc_138_data_PIPO_blk;
    wire [2:0] proc_138_start_FIFO_blk;
    wire [2:0] proc_138_TLF_FIFO_blk;
    wire [2:0] proc_138_input_sync_blk;
    wire [2:0] proc_138_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_138;
    reg [2:0] proc_dep_vld_vec_138_reg;
    wire [2:0] in_chan_dep_vld_vec_138;
    wire [1055:0] in_chan_dep_data_vec_138;
    wire [2:0] token_in_vec_138;
    wire [2:0] out_chan_dep_vld_vec_138;
    wire [351:0] out_chan_dep_data_138;
    wire [2:0] token_out_vec_138;
    wire dl_detect_out_138;
    wire dep_chan_vld_50_138;
    wire [351:0] dep_chan_data_50_138;
    wire token_50_138;
    wire dep_chan_vld_137_138;
    wire [351:0] dep_chan_data_137_138;
    wire token_137_138;
    wire dep_chan_vld_139_138;
    wire [351:0] dep_chan_data_139_138;
    wire token_139_138;
    wire [2:0] proc_139_data_FIFO_blk;
    wire [2:0] proc_139_data_PIPO_blk;
    wire [2:0] proc_139_start_FIFO_blk;
    wire [2:0] proc_139_TLF_FIFO_blk;
    wire [2:0] proc_139_input_sync_blk;
    wire [2:0] proc_139_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_139;
    reg [2:0] proc_dep_vld_vec_139_reg;
    wire [2:0] in_chan_dep_vld_vec_139;
    wire [1055:0] in_chan_dep_data_vec_139;
    wire [2:0] token_in_vec_139;
    wire [2:0] out_chan_dep_vld_vec_139;
    wire [351:0] out_chan_dep_data_139;
    wire [2:0] token_out_vec_139;
    wire dl_detect_out_139;
    wire dep_chan_vld_42_139;
    wire [351:0] dep_chan_data_42_139;
    wire token_42_139;
    wire dep_chan_vld_138_139;
    wire [351:0] dep_chan_data_138_139;
    wire token_138_139;
    wire dep_chan_vld_140_139;
    wire [351:0] dep_chan_data_140_139;
    wire token_140_139;
    wire [2:0] proc_140_data_FIFO_blk;
    wire [2:0] proc_140_data_PIPO_blk;
    wire [2:0] proc_140_start_FIFO_blk;
    wire [2:0] proc_140_TLF_FIFO_blk;
    wire [2:0] proc_140_input_sync_blk;
    wire [2:0] proc_140_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_140;
    reg [2:0] proc_dep_vld_vec_140_reg;
    wire [2:0] in_chan_dep_vld_vec_140;
    wire [1055:0] in_chan_dep_data_vec_140;
    wire [2:0] token_in_vec_140;
    wire [2:0] out_chan_dep_vld_vec_140;
    wire [351:0] out_chan_dep_data_140;
    wire [2:0] token_out_vec_140;
    wire dl_detect_out_140;
    wire dep_chan_vld_34_140;
    wire [351:0] dep_chan_data_34_140;
    wire token_34_140;
    wire dep_chan_vld_139_140;
    wire [351:0] dep_chan_data_139_140;
    wire token_139_140;
    wire dep_chan_vld_141_140;
    wire [351:0] dep_chan_data_141_140;
    wire token_141_140;
    wire [2:0] proc_141_data_FIFO_blk;
    wire [2:0] proc_141_data_PIPO_blk;
    wire [2:0] proc_141_start_FIFO_blk;
    wire [2:0] proc_141_TLF_FIFO_blk;
    wire [2:0] proc_141_input_sync_blk;
    wire [2:0] proc_141_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_141;
    reg [2:0] proc_dep_vld_vec_141_reg;
    wire [2:0] in_chan_dep_vld_vec_141;
    wire [1055:0] in_chan_dep_data_vec_141;
    wire [2:0] token_in_vec_141;
    wire [2:0] out_chan_dep_vld_vec_141;
    wire [351:0] out_chan_dep_data_141;
    wire [2:0] token_out_vec_141;
    wire dl_detect_out_141;
    wire dep_chan_vld_26_141;
    wire [351:0] dep_chan_data_26_141;
    wire token_26_141;
    wire dep_chan_vld_140_141;
    wire [351:0] dep_chan_data_140_141;
    wire token_140_141;
    wire dep_chan_vld_169_141;
    wire [351:0] dep_chan_data_169_141;
    wire token_169_141;
    wire [1:0] proc_142_data_FIFO_blk;
    wire [1:0] proc_142_data_PIPO_blk;
    wire [1:0] proc_142_start_FIFO_blk;
    wire [1:0] proc_142_TLF_FIFO_blk;
    wire [1:0] proc_142_input_sync_blk;
    wire [1:0] proc_142_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_142;
    reg [1:0] proc_dep_vld_vec_142_reg;
    wire [1:0] in_chan_dep_vld_vec_142;
    wire [703:0] in_chan_dep_data_vec_142;
    wire [1:0] token_in_vec_142;
    wire [1:0] out_chan_dep_vld_vec_142;
    wire [351:0] out_chan_dep_data_142;
    wire [1:0] token_out_vec_142;
    wire dl_detect_out_142;
    wire dep_chan_vld_83_142;
    wire [351:0] dep_chan_data_83_142;
    wire token_83_142;
    wire dep_chan_vld_143_142;
    wire [351:0] dep_chan_data_143_142;
    wire token_143_142;
    wire [2:0] proc_143_data_FIFO_blk;
    wire [2:0] proc_143_data_PIPO_blk;
    wire [2:0] proc_143_start_FIFO_blk;
    wire [2:0] proc_143_TLF_FIFO_blk;
    wire [2:0] proc_143_input_sync_blk;
    wire [2:0] proc_143_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_143;
    reg [2:0] proc_dep_vld_vec_143_reg;
    wire [2:0] in_chan_dep_vld_vec_143;
    wire [1055:0] in_chan_dep_data_vec_143;
    wire [2:0] token_in_vec_143;
    wire [2:0] out_chan_dep_vld_vec_143;
    wire [351:0] out_chan_dep_data_143;
    wire [2:0] token_out_vec_143;
    wire dl_detect_out_143;
    wire dep_chan_vld_75_143;
    wire [351:0] dep_chan_data_75_143;
    wire token_75_143;
    wire dep_chan_vld_142_143;
    wire [351:0] dep_chan_data_142_143;
    wire token_142_143;
    wire dep_chan_vld_144_143;
    wire [351:0] dep_chan_data_144_143;
    wire token_144_143;
    wire [2:0] proc_144_data_FIFO_blk;
    wire [2:0] proc_144_data_PIPO_blk;
    wire [2:0] proc_144_start_FIFO_blk;
    wire [2:0] proc_144_TLF_FIFO_blk;
    wire [2:0] proc_144_input_sync_blk;
    wire [2:0] proc_144_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_144;
    reg [2:0] proc_dep_vld_vec_144_reg;
    wire [2:0] in_chan_dep_vld_vec_144;
    wire [1055:0] in_chan_dep_data_vec_144;
    wire [2:0] token_in_vec_144;
    wire [2:0] out_chan_dep_vld_vec_144;
    wire [351:0] out_chan_dep_data_144;
    wire [2:0] token_out_vec_144;
    wire dl_detect_out_144;
    wire dep_chan_vld_67_144;
    wire [351:0] dep_chan_data_67_144;
    wire token_67_144;
    wire dep_chan_vld_143_144;
    wire [351:0] dep_chan_data_143_144;
    wire token_143_144;
    wire dep_chan_vld_145_144;
    wire [351:0] dep_chan_data_145_144;
    wire token_145_144;
    wire [2:0] proc_145_data_FIFO_blk;
    wire [2:0] proc_145_data_PIPO_blk;
    wire [2:0] proc_145_start_FIFO_blk;
    wire [2:0] proc_145_TLF_FIFO_blk;
    wire [2:0] proc_145_input_sync_blk;
    wire [2:0] proc_145_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_145;
    reg [2:0] proc_dep_vld_vec_145_reg;
    wire [2:0] in_chan_dep_vld_vec_145;
    wire [1055:0] in_chan_dep_data_vec_145;
    wire [2:0] token_in_vec_145;
    wire [2:0] out_chan_dep_vld_vec_145;
    wire [351:0] out_chan_dep_data_145;
    wire [2:0] token_out_vec_145;
    wire dl_detect_out_145;
    wire dep_chan_vld_59_145;
    wire [351:0] dep_chan_data_59_145;
    wire token_59_145;
    wire dep_chan_vld_144_145;
    wire [351:0] dep_chan_data_144_145;
    wire token_144_145;
    wire dep_chan_vld_146_145;
    wire [351:0] dep_chan_data_146_145;
    wire token_146_145;
    wire [2:0] proc_146_data_FIFO_blk;
    wire [2:0] proc_146_data_PIPO_blk;
    wire [2:0] proc_146_start_FIFO_blk;
    wire [2:0] proc_146_TLF_FIFO_blk;
    wire [2:0] proc_146_input_sync_blk;
    wire [2:0] proc_146_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_146;
    reg [2:0] proc_dep_vld_vec_146_reg;
    wire [2:0] in_chan_dep_vld_vec_146;
    wire [1055:0] in_chan_dep_data_vec_146;
    wire [2:0] token_in_vec_146;
    wire [2:0] out_chan_dep_vld_vec_146;
    wire [351:0] out_chan_dep_data_146;
    wire [2:0] token_out_vec_146;
    wire dl_detect_out_146;
    wire dep_chan_vld_51_146;
    wire [351:0] dep_chan_data_51_146;
    wire token_51_146;
    wire dep_chan_vld_145_146;
    wire [351:0] dep_chan_data_145_146;
    wire token_145_146;
    wire dep_chan_vld_147_146;
    wire [351:0] dep_chan_data_147_146;
    wire token_147_146;
    wire [2:0] proc_147_data_FIFO_blk;
    wire [2:0] proc_147_data_PIPO_blk;
    wire [2:0] proc_147_start_FIFO_blk;
    wire [2:0] proc_147_TLF_FIFO_blk;
    wire [2:0] proc_147_input_sync_blk;
    wire [2:0] proc_147_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_147;
    reg [2:0] proc_dep_vld_vec_147_reg;
    wire [2:0] in_chan_dep_vld_vec_147;
    wire [1055:0] in_chan_dep_data_vec_147;
    wire [2:0] token_in_vec_147;
    wire [2:0] out_chan_dep_vld_vec_147;
    wire [351:0] out_chan_dep_data_147;
    wire [2:0] token_out_vec_147;
    wire dl_detect_out_147;
    wire dep_chan_vld_43_147;
    wire [351:0] dep_chan_data_43_147;
    wire token_43_147;
    wire dep_chan_vld_146_147;
    wire [351:0] dep_chan_data_146_147;
    wire token_146_147;
    wire dep_chan_vld_148_147;
    wire [351:0] dep_chan_data_148_147;
    wire token_148_147;
    wire [2:0] proc_148_data_FIFO_blk;
    wire [2:0] proc_148_data_PIPO_blk;
    wire [2:0] proc_148_start_FIFO_blk;
    wire [2:0] proc_148_TLF_FIFO_blk;
    wire [2:0] proc_148_input_sync_blk;
    wire [2:0] proc_148_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_148;
    reg [2:0] proc_dep_vld_vec_148_reg;
    wire [2:0] in_chan_dep_vld_vec_148;
    wire [1055:0] in_chan_dep_data_vec_148;
    wire [2:0] token_in_vec_148;
    wire [2:0] out_chan_dep_vld_vec_148;
    wire [351:0] out_chan_dep_data_148;
    wire [2:0] token_out_vec_148;
    wire dl_detect_out_148;
    wire dep_chan_vld_35_148;
    wire [351:0] dep_chan_data_35_148;
    wire token_35_148;
    wire dep_chan_vld_147_148;
    wire [351:0] dep_chan_data_147_148;
    wire token_147_148;
    wire dep_chan_vld_149_148;
    wire [351:0] dep_chan_data_149_148;
    wire token_149_148;
    wire [2:0] proc_149_data_FIFO_blk;
    wire [2:0] proc_149_data_PIPO_blk;
    wire [2:0] proc_149_start_FIFO_blk;
    wire [2:0] proc_149_TLF_FIFO_blk;
    wire [2:0] proc_149_input_sync_blk;
    wire [2:0] proc_149_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_149;
    reg [2:0] proc_dep_vld_vec_149_reg;
    wire [2:0] in_chan_dep_vld_vec_149;
    wire [1055:0] in_chan_dep_data_vec_149;
    wire [2:0] token_in_vec_149;
    wire [2:0] out_chan_dep_vld_vec_149;
    wire [351:0] out_chan_dep_data_149;
    wire [2:0] token_out_vec_149;
    wire dl_detect_out_149;
    wire dep_chan_vld_27_149;
    wire [351:0] dep_chan_data_27_149;
    wire token_27_149;
    wire dep_chan_vld_148_149;
    wire [351:0] dep_chan_data_148_149;
    wire token_148_149;
    wire dep_chan_vld_168_149;
    wire [351:0] dep_chan_data_168_149;
    wire token_168_149;
    wire [1:0] proc_150_data_FIFO_blk;
    wire [1:0] proc_150_data_PIPO_blk;
    wire [1:0] proc_150_start_FIFO_blk;
    wire [1:0] proc_150_TLF_FIFO_blk;
    wire [1:0] proc_150_input_sync_blk;
    wire [1:0] proc_150_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_150;
    reg [1:0] proc_dep_vld_vec_150_reg;
    wire [1:0] in_chan_dep_vld_vec_150;
    wire [703:0] in_chan_dep_data_vec_150;
    wire [1:0] token_in_vec_150;
    wire [1:0] out_chan_dep_vld_vec_150;
    wire [351:0] out_chan_dep_data_150;
    wire [1:0] token_out_vec_150;
    wire dl_detect_out_150;
    wire dep_chan_vld_84_150;
    wire [351:0] dep_chan_data_84_150;
    wire token_84_150;
    wire dep_chan_vld_151_150;
    wire [351:0] dep_chan_data_151_150;
    wire token_151_150;
    wire [2:0] proc_151_data_FIFO_blk;
    wire [2:0] proc_151_data_PIPO_blk;
    wire [2:0] proc_151_start_FIFO_blk;
    wire [2:0] proc_151_TLF_FIFO_blk;
    wire [2:0] proc_151_input_sync_blk;
    wire [2:0] proc_151_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_151;
    reg [2:0] proc_dep_vld_vec_151_reg;
    wire [2:0] in_chan_dep_vld_vec_151;
    wire [1055:0] in_chan_dep_data_vec_151;
    wire [2:0] token_in_vec_151;
    wire [2:0] out_chan_dep_vld_vec_151;
    wire [351:0] out_chan_dep_data_151;
    wire [2:0] token_out_vec_151;
    wire dl_detect_out_151;
    wire dep_chan_vld_76_151;
    wire [351:0] dep_chan_data_76_151;
    wire token_76_151;
    wire dep_chan_vld_150_151;
    wire [351:0] dep_chan_data_150_151;
    wire token_150_151;
    wire dep_chan_vld_152_151;
    wire [351:0] dep_chan_data_152_151;
    wire token_152_151;
    wire [2:0] proc_152_data_FIFO_blk;
    wire [2:0] proc_152_data_PIPO_blk;
    wire [2:0] proc_152_start_FIFO_blk;
    wire [2:0] proc_152_TLF_FIFO_blk;
    wire [2:0] proc_152_input_sync_blk;
    wire [2:0] proc_152_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_152;
    reg [2:0] proc_dep_vld_vec_152_reg;
    wire [2:0] in_chan_dep_vld_vec_152;
    wire [1055:0] in_chan_dep_data_vec_152;
    wire [2:0] token_in_vec_152;
    wire [2:0] out_chan_dep_vld_vec_152;
    wire [351:0] out_chan_dep_data_152;
    wire [2:0] token_out_vec_152;
    wire dl_detect_out_152;
    wire dep_chan_vld_68_152;
    wire [351:0] dep_chan_data_68_152;
    wire token_68_152;
    wire dep_chan_vld_151_152;
    wire [351:0] dep_chan_data_151_152;
    wire token_151_152;
    wire dep_chan_vld_153_152;
    wire [351:0] dep_chan_data_153_152;
    wire token_153_152;
    wire [2:0] proc_153_data_FIFO_blk;
    wire [2:0] proc_153_data_PIPO_blk;
    wire [2:0] proc_153_start_FIFO_blk;
    wire [2:0] proc_153_TLF_FIFO_blk;
    wire [2:0] proc_153_input_sync_blk;
    wire [2:0] proc_153_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_153;
    reg [2:0] proc_dep_vld_vec_153_reg;
    wire [2:0] in_chan_dep_vld_vec_153;
    wire [1055:0] in_chan_dep_data_vec_153;
    wire [2:0] token_in_vec_153;
    wire [2:0] out_chan_dep_vld_vec_153;
    wire [351:0] out_chan_dep_data_153;
    wire [2:0] token_out_vec_153;
    wire dl_detect_out_153;
    wire dep_chan_vld_60_153;
    wire [351:0] dep_chan_data_60_153;
    wire token_60_153;
    wire dep_chan_vld_152_153;
    wire [351:0] dep_chan_data_152_153;
    wire token_152_153;
    wire dep_chan_vld_154_153;
    wire [351:0] dep_chan_data_154_153;
    wire token_154_153;
    wire [2:0] proc_154_data_FIFO_blk;
    wire [2:0] proc_154_data_PIPO_blk;
    wire [2:0] proc_154_start_FIFO_blk;
    wire [2:0] proc_154_TLF_FIFO_blk;
    wire [2:0] proc_154_input_sync_blk;
    wire [2:0] proc_154_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_154;
    reg [2:0] proc_dep_vld_vec_154_reg;
    wire [2:0] in_chan_dep_vld_vec_154;
    wire [1055:0] in_chan_dep_data_vec_154;
    wire [2:0] token_in_vec_154;
    wire [2:0] out_chan_dep_vld_vec_154;
    wire [351:0] out_chan_dep_data_154;
    wire [2:0] token_out_vec_154;
    wire dl_detect_out_154;
    wire dep_chan_vld_52_154;
    wire [351:0] dep_chan_data_52_154;
    wire token_52_154;
    wire dep_chan_vld_153_154;
    wire [351:0] dep_chan_data_153_154;
    wire token_153_154;
    wire dep_chan_vld_155_154;
    wire [351:0] dep_chan_data_155_154;
    wire token_155_154;
    wire [2:0] proc_155_data_FIFO_blk;
    wire [2:0] proc_155_data_PIPO_blk;
    wire [2:0] proc_155_start_FIFO_blk;
    wire [2:0] proc_155_TLF_FIFO_blk;
    wire [2:0] proc_155_input_sync_blk;
    wire [2:0] proc_155_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_155;
    reg [2:0] proc_dep_vld_vec_155_reg;
    wire [2:0] in_chan_dep_vld_vec_155;
    wire [1055:0] in_chan_dep_data_vec_155;
    wire [2:0] token_in_vec_155;
    wire [2:0] out_chan_dep_vld_vec_155;
    wire [351:0] out_chan_dep_data_155;
    wire [2:0] token_out_vec_155;
    wire dl_detect_out_155;
    wire dep_chan_vld_44_155;
    wire [351:0] dep_chan_data_44_155;
    wire token_44_155;
    wire dep_chan_vld_154_155;
    wire [351:0] dep_chan_data_154_155;
    wire token_154_155;
    wire dep_chan_vld_156_155;
    wire [351:0] dep_chan_data_156_155;
    wire token_156_155;
    wire [2:0] proc_156_data_FIFO_blk;
    wire [2:0] proc_156_data_PIPO_blk;
    wire [2:0] proc_156_start_FIFO_blk;
    wire [2:0] proc_156_TLF_FIFO_blk;
    wire [2:0] proc_156_input_sync_blk;
    wire [2:0] proc_156_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_156;
    reg [2:0] proc_dep_vld_vec_156_reg;
    wire [2:0] in_chan_dep_vld_vec_156;
    wire [1055:0] in_chan_dep_data_vec_156;
    wire [2:0] token_in_vec_156;
    wire [2:0] out_chan_dep_vld_vec_156;
    wire [351:0] out_chan_dep_data_156;
    wire [2:0] token_out_vec_156;
    wire dl_detect_out_156;
    wire dep_chan_vld_36_156;
    wire [351:0] dep_chan_data_36_156;
    wire token_36_156;
    wire dep_chan_vld_155_156;
    wire [351:0] dep_chan_data_155_156;
    wire token_155_156;
    wire dep_chan_vld_157_156;
    wire [351:0] dep_chan_data_157_156;
    wire token_157_156;
    wire [2:0] proc_157_data_FIFO_blk;
    wire [2:0] proc_157_data_PIPO_blk;
    wire [2:0] proc_157_start_FIFO_blk;
    wire [2:0] proc_157_TLF_FIFO_blk;
    wire [2:0] proc_157_input_sync_blk;
    wire [2:0] proc_157_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_157;
    reg [2:0] proc_dep_vld_vec_157_reg;
    wire [2:0] in_chan_dep_vld_vec_157;
    wire [1055:0] in_chan_dep_data_vec_157;
    wire [2:0] token_in_vec_157;
    wire [2:0] out_chan_dep_vld_vec_157;
    wire [351:0] out_chan_dep_data_157;
    wire [2:0] token_out_vec_157;
    wire dl_detect_out_157;
    wire dep_chan_vld_28_157;
    wire [351:0] dep_chan_data_28_157;
    wire token_28_157;
    wire dep_chan_vld_156_157;
    wire [351:0] dep_chan_data_156_157;
    wire token_156_157;
    wire dep_chan_vld_167_157;
    wire [351:0] dep_chan_data_167_157;
    wire token_167_157;
    wire [1:0] proc_158_data_FIFO_blk;
    wire [1:0] proc_158_data_PIPO_blk;
    wire [1:0] proc_158_start_FIFO_blk;
    wire [1:0] proc_158_TLF_FIFO_blk;
    wire [1:0] proc_158_input_sync_blk;
    wire [1:0] proc_158_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_158;
    reg [1:0] proc_dep_vld_vec_158_reg;
    wire [1:0] in_chan_dep_vld_vec_158;
    wire [703:0] in_chan_dep_data_vec_158;
    wire [1:0] token_in_vec_158;
    wire [1:0] out_chan_dep_vld_vec_158;
    wire [351:0] out_chan_dep_data_158;
    wire [1:0] token_out_vec_158;
    wire dl_detect_out_158;
    wire dep_chan_vld_85_158;
    wire [351:0] dep_chan_data_85_158;
    wire token_85_158;
    wire dep_chan_vld_159_158;
    wire [351:0] dep_chan_data_159_158;
    wire token_159_158;
    wire [2:0] proc_159_data_FIFO_blk;
    wire [2:0] proc_159_data_PIPO_blk;
    wire [2:0] proc_159_start_FIFO_blk;
    wire [2:0] proc_159_TLF_FIFO_blk;
    wire [2:0] proc_159_input_sync_blk;
    wire [2:0] proc_159_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_159;
    reg [2:0] proc_dep_vld_vec_159_reg;
    wire [2:0] in_chan_dep_vld_vec_159;
    wire [1055:0] in_chan_dep_data_vec_159;
    wire [2:0] token_in_vec_159;
    wire [2:0] out_chan_dep_vld_vec_159;
    wire [351:0] out_chan_dep_data_159;
    wire [2:0] token_out_vec_159;
    wire dl_detect_out_159;
    wire dep_chan_vld_77_159;
    wire [351:0] dep_chan_data_77_159;
    wire token_77_159;
    wire dep_chan_vld_158_159;
    wire [351:0] dep_chan_data_158_159;
    wire token_158_159;
    wire dep_chan_vld_160_159;
    wire [351:0] dep_chan_data_160_159;
    wire token_160_159;
    wire [2:0] proc_160_data_FIFO_blk;
    wire [2:0] proc_160_data_PIPO_blk;
    wire [2:0] proc_160_start_FIFO_blk;
    wire [2:0] proc_160_TLF_FIFO_blk;
    wire [2:0] proc_160_input_sync_blk;
    wire [2:0] proc_160_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_160;
    reg [2:0] proc_dep_vld_vec_160_reg;
    wire [2:0] in_chan_dep_vld_vec_160;
    wire [1055:0] in_chan_dep_data_vec_160;
    wire [2:0] token_in_vec_160;
    wire [2:0] out_chan_dep_vld_vec_160;
    wire [351:0] out_chan_dep_data_160;
    wire [2:0] token_out_vec_160;
    wire dl_detect_out_160;
    wire dep_chan_vld_69_160;
    wire [351:0] dep_chan_data_69_160;
    wire token_69_160;
    wire dep_chan_vld_159_160;
    wire [351:0] dep_chan_data_159_160;
    wire token_159_160;
    wire dep_chan_vld_161_160;
    wire [351:0] dep_chan_data_161_160;
    wire token_161_160;
    wire [2:0] proc_161_data_FIFO_blk;
    wire [2:0] proc_161_data_PIPO_blk;
    wire [2:0] proc_161_start_FIFO_blk;
    wire [2:0] proc_161_TLF_FIFO_blk;
    wire [2:0] proc_161_input_sync_blk;
    wire [2:0] proc_161_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_161;
    reg [2:0] proc_dep_vld_vec_161_reg;
    wire [2:0] in_chan_dep_vld_vec_161;
    wire [1055:0] in_chan_dep_data_vec_161;
    wire [2:0] token_in_vec_161;
    wire [2:0] out_chan_dep_vld_vec_161;
    wire [351:0] out_chan_dep_data_161;
    wire [2:0] token_out_vec_161;
    wire dl_detect_out_161;
    wire dep_chan_vld_61_161;
    wire [351:0] dep_chan_data_61_161;
    wire token_61_161;
    wire dep_chan_vld_160_161;
    wire [351:0] dep_chan_data_160_161;
    wire token_160_161;
    wire dep_chan_vld_162_161;
    wire [351:0] dep_chan_data_162_161;
    wire token_162_161;
    wire [2:0] proc_162_data_FIFO_blk;
    wire [2:0] proc_162_data_PIPO_blk;
    wire [2:0] proc_162_start_FIFO_blk;
    wire [2:0] proc_162_TLF_FIFO_blk;
    wire [2:0] proc_162_input_sync_blk;
    wire [2:0] proc_162_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_162;
    reg [2:0] proc_dep_vld_vec_162_reg;
    wire [2:0] in_chan_dep_vld_vec_162;
    wire [1055:0] in_chan_dep_data_vec_162;
    wire [2:0] token_in_vec_162;
    wire [2:0] out_chan_dep_vld_vec_162;
    wire [351:0] out_chan_dep_data_162;
    wire [2:0] token_out_vec_162;
    wire dl_detect_out_162;
    wire dep_chan_vld_53_162;
    wire [351:0] dep_chan_data_53_162;
    wire token_53_162;
    wire dep_chan_vld_161_162;
    wire [351:0] dep_chan_data_161_162;
    wire token_161_162;
    wire dep_chan_vld_163_162;
    wire [351:0] dep_chan_data_163_162;
    wire token_163_162;
    wire [2:0] proc_163_data_FIFO_blk;
    wire [2:0] proc_163_data_PIPO_blk;
    wire [2:0] proc_163_start_FIFO_blk;
    wire [2:0] proc_163_TLF_FIFO_blk;
    wire [2:0] proc_163_input_sync_blk;
    wire [2:0] proc_163_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_163;
    reg [2:0] proc_dep_vld_vec_163_reg;
    wire [2:0] in_chan_dep_vld_vec_163;
    wire [1055:0] in_chan_dep_data_vec_163;
    wire [2:0] token_in_vec_163;
    wire [2:0] out_chan_dep_vld_vec_163;
    wire [351:0] out_chan_dep_data_163;
    wire [2:0] token_out_vec_163;
    wire dl_detect_out_163;
    wire dep_chan_vld_45_163;
    wire [351:0] dep_chan_data_45_163;
    wire token_45_163;
    wire dep_chan_vld_162_163;
    wire [351:0] dep_chan_data_162_163;
    wire token_162_163;
    wire dep_chan_vld_164_163;
    wire [351:0] dep_chan_data_164_163;
    wire token_164_163;
    wire [2:0] proc_164_data_FIFO_blk;
    wire [2:0] proc_164_data_PIPO_blk;
    wire [2:0] proc_164_start_FIFO_blk;
    wire [2:0] proc_164_TLF_FIFO_blk;
    wire [2:0] proc_164_input_sync_blk;
    wire [2:0] proc_164_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_164;
    reg [2:0] proc_dep_vld_vec_164_reg;
    wire [2:0] in_chan_dep_vld_vec_164;
    wire [1055:0] in_chan_dep_data_vec_164;
    wire [2:0] token_in_vec_164;
    wire [2:0] out_chan_dep_vld_vec_164;
    wire [351:0] out_chan_dep_data_164;
    wire [2:0] token_out_vec_164;
    wire dl_detect_out_164;
    wire dep_chan_vld_37_164;
    wire [351:0] dep_chan_data_37_164;
    wire token_37_164;
    wire dep_chan_vld_163_164;
    wire [351:0] dep_chan_data_163_164;
    wire token_163_164;
    wire dep_chan_vld_165_164;
    wire [351:0] dep_chan_data_165_164;
    wire token_165_164;
    wire [2:0] proc_165_data_FIFO_blk;
    wire [2:0] proc_165_data_PIPO_blk;
    wire [2:0] proc_165_start_FIFO_blk;
    wire [2:0] proc_165_TLF_FIFO_blk;
    wire [2:0] proc_165_input_sync_blk;
    wire [2:0] proc_165_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_165;
    reg [2:0] proc_dep_vld_vec_165_reg;
    wire [2:0] in_chan_dep_vld_vec_165;
    wire [1055:0] in_chan_dep_data_vec_165;
    wire [2:0] token_in_vec_165;
    wire [2:0] out_chan_dep_vld_vec_165;
    wire [351:0] out_chan_dep_data_165;
    wire [2:0] token_out_vec_165;
    wire dl_detect_out_165;
    wire dep_chan_vld_29_165;
    wire [351:0] dep_chan_data_29_165;
    wire token_29_165;
    wire dep_chan_vld_164_165;
    wire [351:0] dep_chan_data_164_165;
    wire token_164_165;
    wire dep_chan_vld_166_165;
    wire [351:0] dep_chan_data_166_165;
    wire token_166_165;
    wire [1:0] proc_166_data_FIFO_blk;
    wire [1:0] proc_166_data_PIPO_blk;
    wire [1:0] proc_166_start_FIFO_blk;
    wire [1:0] proc_166_TLF_FIFO_blk;
    wire [1:0] proc_166_input_sync_blk;
    wire [1:0] proc_166_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_166;
    reg [1:0] proc_dep_vld_vec_166_reg;
    wire [1:0] in_chan_dep_vld_vec_166;
    wire [703:0] in_chan_dep_data_vec_166;
    wire [1:0] token_in_vec_166;
    wire [1:0] out_chan_dep_vld_vec_166;
    wire [351:0] out_chan_dep_data_166;
    wire [1:0] token_out_vec_166;
    wire dl_detect_out_166;
    wire dep_chan_vld_165_166;
    wire [351:0] dep_chan_data_165_166;
    wire token_165_166;
    wire dep_chan_vld_167_166;
    wire [351:0] dep_chan_data_167_166;
    wire token_167_166;
    wire [2:0] proc_167_data_FIFO_blk;
    wire [2:0] proc_167_data_PIPO_blk;
    wire [2:0] proc_167_start_FIFO_blk;
    wire [2:0] proc_167_TLF_FIFO_blk;
    wire [2:0] proc_167_input_sync_blk;
    wire [2:0] proc_167_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_167;
    reg [2:0] proc_dep_vld_vec_167_reg;
    wire [2:0] in_chan_dep_vld_vec_167;
    wire [1055:0] in_chan_dep_data_vec_167;
    wire [2:0] token_in_vec_167;
    wire [2:0] out_chan_dep_vld_vec_167;
    wire [351:0] out_chan_dep_data_167;
    wire [2:0] token_out_vec_167;
    wire dl_detect_out_167;
    wire dep_chan_vld_157_167;
    wire [351:0] dep_chan_data_157_167;
    wire token_157_167;
    wire dep_chan_vld_166_167;
    wire [351:0] dep_chan_data_166_167;
    wire token_166_167;
    wire dep_chan_vld_168_167;
    wire [351:0] dep_chan_data_168_167;
    wire token_168_167;
    wire [2:0] proc_168_data_FIFO_blk;
    wire [2:0] proc_168_data_PIPO_blk;
    wire [2:0] proc_168_start_FIFO_blk;
    wire [2:0] proc_168_TLF_FIFO_blk;
    wire [2:0] proc_168_input_sync_blk;
    wire [2:0] proc_168_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_168;
    reg [2:0] proc_dep_vld_vec_168_reg;
    wire [2:0] in_chan_dep_vld_vec_168;
    wire [1055:0] in_chan_dep_data_vec_168;
    wire [2:0] token_in_vec_168;
    wire [2:0] out_chan_dep_vld_vec_168;
    wire [351:0] out_chan_dep_data_168;
    wire [2:0] token_out_vec_168;
    wire dl_detect_out_168;
    wire dep_chan_vld_149_168;
    wire [351:0] dep_chan_data_149_168;
    wire token_149_168;
    wire dep_chan_vld_167_168;
    wire [351:0] dep_chan_data_167_168;
    wire token_167_168;
    wire dep_chan_vld_169_168;
    wire [351:0] dep_chan_data_169_168;
    wire token_169_168;
    wire [2:0] proc_169_data_FIFO_blk;
    wire [2:0] proc_169_data_PIPO_blk;
    wire [2:0] proc_169_start_FIFO_blk;
    wire [2:0] proc_169_TLF_FIFO_blk;
    wire [2:0] proc_169_input_sync_blk;
    wire [2:0] proc_169_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_169;
    reg [2:0] proc_dep_vld_vec_169_reg;
    wire [2:0] in_chan_dep_vld_vec_169;
    wire [1055:0] in_chan_dep_data_vec_169;
    wire [2:0] token_in_vec_169;
    wire [2:0] out_chan_dep_vld_vec_169;
    wire [351:0] out_chan_dep_data_169;
    wire [2:0] token_out_vec_169;
    wire dl_detect_out_169;
    wire dep_chan_vld_141_169;
    wire [351:0] dep_chan_data_141_169;
    wire token_141_169;
    wire dep_chan_vld_168_169;
    wire [351:0] dep_chan_data_168_169;
    wire token_168_169;
    wire dep_chan_vld_170_169;
    wire [351:0] dep_chan_data_170_169;
    wire token_170_169;
    wire [2:0] proc_170_data_FIFO_blk;
    wire [2:0] proc_170_data_PIPO_blk;
    wire [2:0] proc_170_start_FIFO_blk;
    wire [2:0] proc_170_TLF_FIFO_blk;
    wire [2:0] proc_170_input_sync_blk;
    wire [2:0] proc_170_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_170;
    reg [2:0] proc_dep_vld_vec_170_reg;
    wire [2:0] in_chan_dep_vld_vec_170;
    wire [1055:0] in_chan_dep_data_vec_170;
    wire [2:0] token_in_vec_170;
    wire [2:0] out_chan_dep_vld_vec_170;
    wire [351:0] out_chan_dep_data_170;
    wire [2:0] token_out_vec_170;
    wire dl_detect_out_170;
    wire dep_chan_vld_133_170;
    wire [351:0] dep_chan_data_133_170;
    wire token_133_170;
    wire dep_chan_vld_169_170;
    wire [351:0] dep_chan_data_169_170;
    wire token_169_170;
    wire dep_chan_vld_171_170;
    wire [351:0] dep_chan_data_171_170;
    wire token_171_170;
    wire [2:0] proc_171_data_FIFO_blk;
    wire [2:0] proc_171_data_PIPO_blk;
    wire [2:0] proc_171_start_FIFO_blk;
    wire [2:0] proc_171_TLF_FIFO_blk;
    wire [2:0] proc_171_input_sync_blk;
    wire [2:0] proc_171_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_171;
    reg [2:0] proc_dep_vld_vec_171_reg;
    wire [2:0] in_chan_dep_vld_vec_171;
    wire [1055:0] in_chan_dep_data_vec_171;
    wire [2:0] token_in_vec_171;
    wire [2:0] out_chan_dep_vld_vec_171;
    wire [351:0] out_chan_dep_data_171;
    wire [2:0] token_out_vec_171;
    wire dl_detect_out_171;
    wire dep_chan_vld_125_171;
    wire [351:0] dep_chan_data_125_171;
    wire token_125_171;
    wire dep_chan_vld_170_171;
    wire [351:0] dep_chan_data_170_171;
    wire token_170_171;
    wire dep_chan_vld_172_171;
    wire [351:0] dep_chan_data_172_171;
    wire token_172_171;
    wire [2:0] proc_172_data_FIFO_blk;
    wire [2:0] proc_172_data_PIPO_blk;
    wire [2:0] proc_172_start_FIFO_blk;
    wire [2:0] proc_172_TLF_FIFO_blk;
    wire [2:0] proc_172_input_sync_blk;
    wire [2:0] proc_172_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_172;
    reg [2:0] proc_dep_vld_vec_172_reg;
    wire [2:0] in_chan_dep_vld_vec_172;
    wire [1055:0] in_chan_dep_data_vec_172;
    wire [2:0] token_in_vec_172;
    wire [2:0] out_chan_dep_vld_vec_172;
    wire [351:0] out_chan_dep_data_172;
    wire [2:0] token_out_vec_172;
    wire dl_detect_out_172;
    wire dep_chan_vld_117_172;
    wire [351:0] dep_chan_data_117_172;
    wire token_117_172;
    wire dep_chan_vld_171_172;
    wire [351:0] dep_chan_data_171_172;
    wire token_171_172;
    wire dep_chan_vld_173_172;
    wire [351:0] dep_chan_data_173_172;
    wire token_173_172;
    wire [2:0] proc_173_data_FIFO_blk;
    wire [2:0] proc_173_data_PIPO_blk;
    wire [2:0] proc_173_start_FIFO_blk;
    wire [2:0] proc_173_TLF_FIFO_blk;
    wire [2:0] proc_173_input_sync_blk;
    wire [2:0] proc_173_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_173;
    reg [2:0] proc_dep_vld_vec_173_reg;
    wire [2:0] in_chan_dep_vld_vec_173;
    wire [1055:0] in_chan_dep_data_vec_173;
    wire [2:0] token_in_vec_173;
    wire [2:0] out_chan_dep_vld_vec_173;
    wire [351:0] out_chan_dep_data_173;
    wire [2:0] token_out_vec_173;
    wire dl_detect_out_173;
    wire dep_chan_vld_109_173;
    wire [351:0] dep_chan_data_109_173;
    wire token_109_173;
    wire dep_chan_vld_172_173;
    wire [351:0] dep_chan_data_172_173;
    wire token_172_173;
    wire dep_chan_vld_174_173;
    wire [351:0] dep_chan_data_174_173;
    wire token_174_173;
    wire [1:0] proc_174_data_FIFO_blk;
    wire [1:0] proc_174_data_PIPO_blk;
    wire [1:0] proc_174_start_FIFO_blk;
    wire [1:0] proc_174_TLF_FIFO_blk;
    wire [1:0] proc_174_input_sync_blk;
    wire [1:0] proc_174_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_174;
    reg [1:0] proc_dep_vld_vec_174_reg;
    wire [1:0] in_chan_dep_vld_vec_174;
    wire [703:0] in_chan_dep_data_vec_174;
    wire [1:0] token_in_vec_174;
    wire [1:0] out_chan_dep_vld_vec_174;
    wire [351:0] out_chan_dep_data_174;
    wire [1:0] token_out_vec_174;
    wire dl_detect_out_174;
    wire dep_chan_vld_173_174;
    wire [351:0] dep_chan_data_173_174;
    wire token_173_174;
    wire dep_chan_vld_175_174;
    wire [351:0] dep_chan_data_175_174;
    wire token_175_174;
    wire [16:0] proc_175_data_FIFO_blk;
    wire [16:0] proc_175_data_PIPO_blk;
    wire [16:0] proc_175_start_FIFO_blk;
    wire [16:0] proc_175_TLF_FIFO_blk;
    wire [16:0] proc_175_input_sync_blk;
    wire [16:0] proc_175_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_175;
    reg [16:0] proc_dep_vld_vec_175_reg;
    wire [16:0] in_chan_dep_vld_vec_175;
    wire [5983:0] in_chan_dep_data_vec_175;
    wire [16:0] token_in_vec_175;
    wire [16:0] out_chan_dep_vld_vec_175;
    wire [351:0] out_chan_dep_data_175;
    wire [16:0] token_out_vec_175;
    wire dl_detect_out_175;
    wire dep_chan_vld_86_175;
    wire [351:0] dep_chan_data_86_175;
    wire token_86_175;
    wire dep_chan_vld_87_175;
    wire [351:0] dep_chan_data_87_175;
    wire token_87_175;
    wire dep_chan_vld_88_175;
    wire [351:0] dep_chan_data_88_175;
    wire token_88_175;
    wire dep_chan_vld_89_175;
    wire [351:0] dep_chan_data_89_175;
    wire token_89_175;
    wire dep_chan_vld_90_175;
    wire [351:0] dep_chan_data_90_175;
    wire token_90_175;
    wire dep_chan_vld_91_175;
    wire [351:0] dep_chan_data_91_175;
    wire token_91_175;
    wire dep_chan_vld_92_175;
    wire [351:0] dep_chan_data_92_175;
    wire token_92_175;
    wire dep_chan_vld_93_175;
    wire [351:0] dep_chan_data_93_175;
    wire token_93_175;
    wire dep_chan_vld_94_175;
    wire [351:0] dep_chan_data_94_175;
    wire token_94_175;
    wire dep_chan_vld_95_175;
    wire [351:0] dep_chan_data_95_175;
    wire token_95_175;
    wire dep_chan_vld_96_175;
    wire [351:0] dep_chan_data_96_175;
    wire token_96_175;
    wire dep_chan_vld_97_175;
    wire [351:0] dep_chan_data_97_175;
    wire token_97_175;
    wire dep_chan_vld_98_175;
    wire [351:0] dep_chan_data_98_175;
    wire token_98_175;
    wire dep_chan_vld_99_175;
    wire [351:0] dep_chan_data_99_175;
    wire token_99_175;
    wire dep_chan_vld_100_175;
    wire [351:0] dep_chan_data_100_175;
    wire token_100_175;
    wire dep_chan_vld_101_175;
    wire [351:0] dep_chan_data_101_175;
    wire token_101_175;
    wire dep_chan_vld_174_175;
    wire [351:0] dep_chan_data_174_175;
    wire token_174_175;
    wire [2:0] proc_176_data_FIFO_blk;
    wire [2:0] proc_176_data_PIPO_blk;
    wire [2:0] proc_176_start_FIFO_blk;
    wire [2:0] proc_176_TLF_FIFO_blk;
    wire [2:0] proc_176_input_sync_blk;
    wire [2:0] proc_176_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_176;
    reg [2:0] proc_dep_vld_vec_176_reg;
    wire [2:0] in_chan_dep_vld_vec_176;
    wire [1055:0] in_chan_dep_data_vec_176;
    wire [2:0] token_in_vec_176;
    wire [2:0] out_chan_dep_vld_vec_176;
    wire [351:0] out_chan_dep_data_176;
    wire [2:0] token_out_vec_176;
    wire dl_detect_out_176;
    wire dep_chan_vld_177_176;
    wire [351:0] dep_chan_data_177_176;
    wire token_177_176;
    wire dep_chan_vld_178_176;
    wire [351:0] dep_chan_data_178_176;
    wire token_178_176;
    wire dep_chan_vld_188_176;
    wire [351:0] dep_chan_data_188_176;
    wire token_188_176;
    wire [1:0] proc_177_data_FIFO_blk;
    wire [1:0] proc_177_data_PIPO_blk;
    wire [1:0] proc_177_start_FIFO_blk;
    wire [1:0] proc_177_TLF_FIFO_blk;
    wire [1:0] proc_177_input_sync_blk;
    wire [1:0] proc_177_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_177;
    reg [1:0] proc_dep_vld_vec_177_reg;
    wire [1:0] in_chan_dep_vld_vec_177;
    wire [703:0] in_chan_dep_data_vec_177;
    wire [1:0] token_in_vec_177;
    wire [1:0] out_chan_dep_vld_vec_177;
    wire [351:0] out_chan_dep_data_177;
    wire [1:0] token_out_vec_177;
    wire dl_detect_out_177;
    wire dep_chan_vld_176_177;
    wire [351:0] dep_chan_data_176_177;
    wire token_176_177;
    wire dep_chan_vld_351_177;
    wire [351:0] dep_chan_data_351_177;
    wire token_351_177;
    wire [2:0] proc_178_data_FIFO_blk;
    wire [2:0] proc_178_data_PIPO_blk;
    wire [2:0] proc_178_start_FIFO_blk;
    wire [2:0] proc_178_TLF_FIFO_blk;
    wire [2:0] proc_178_input_sync_blk;
    wire [2:0] proc_178_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_178;
    reg [2:0] proc_dep_vld_vec_178_reg;
    wire [2:0] in_chan_dep_vld_vec_178;
    wire [1055:0] in_chan_dep_data_vec_178;
    wire [2:0] token_in_vec_178;
    wire [2:0] out_chan_dep_vld_vec_178;
    wire [351:0] out_chan_dep_data_178;
    wire [2:0] token_out_vec_178;
    wire dl_detect_out_178;
    wire dep_chan_vld_176_178;
    wire [351:0] dep_chan_data_176_178;
    wire token_176_178;
    wire dep_chan_vld_179_178;
    wire [351:0] dep_chan_data_179_178;
    wire token_179_178;
    wire dep_chan_vld_188_178;
    wire [351:0] dep_chan_data_188_178;
    wire token_188_178;
    wire [1:0] proc_179_data_FIFO_blk;
    wire [1:0] proc_179_data_PIPO_blk;
    wire [1:0] proc_179_start_FIFO_blk;
    wire [1:0] proc_179_TLF_FIFO_blk;
    wire [1:0] proc_179_input_sync_blk;
    wire [1:0] proc_179_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_179;
    reg [1:0] proc_dep_vld_vec_179_reg;
    wire [1:0] in_chan_dep_vld_vec_179;
    wire [703:0] in_chan_dep_data_vec_179;
    wire [1:0] token_in_vec_179;
    wire [1:0] out_chan_dep_vld_vec_179;
    wire [351:0] out_chan_dep_data_179;
    wire [1:0] token_out_vec_179;
    wire dl_detect_out_179;
    wire dep_chan_vld_178_179;
    wire [351:0] dep_chan_data_178_179;
    wire token_178_179;
    wire dep_chan_vld_180_179;
    wire [351:0] dep_chan_data_180_179;
    wire token_180_179;
    wire [2:0] proc_180_data_FIFO_blk;
    wire [2:0] proc_180_data_PIPO_blk;
    wire [2:0] proc_180_start_FIFO_blk;
    wire [2:0] proc_180_TLF_FIFO_blk;
    wire [2:0] proc_180_input_sync_blk;
    wire [2:0] proc_180_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_180;
    reg [2:0] proc_dep_vld_vec_180_reg;
    wire [2:0] in_chan_dep_vld_vec_180;
    wire [1055:0] in_chan_dep_data_vec_180;
    wire [2:0] token_in_vec_180;
    wire [2:0] out_chan_dep_vld_vec_180;
    wire [351:0] out_chan_dep_data_180;
    wire [2:0] token_out_vec_180;
    wire dl_detect_out_180;
    wire dep_chan_vld_179_180;
    wire [351:0] dep_chan_data_179_180;
    wire token_179_180;
    wire dep_chan_vld_181_180;
    wire [351:0] dep_chan_data_181_180;
    wire token_181_180;
    wire dep_chan_vld_198_180;
    wire [351:0] dep_chan_data_198_180;
    wire token_198_180;
    wire [2:0] proc_181_data_FIFO_blk;
    wire [2:0] proc_181_data_PIPO_blk;
    wire [2:0] proc_181_start_FIFO_blk;
    wire [2:0] proc_181_TLF_FIFO_blk;
    wire [2:0] proc_181_input_sync_blk;
    wire [2:0] proc_181_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_181;
    reg [2:0] proc_dep_vld_vec_181_reg;
    wire [2:0] in_chan_dep_vld_vec_181;
    wire [1055:0] in_chan_dep_data_vec_181;
    wire [2:0] token_in_vec_181;
    wire [2:0] out_chan_dep_vld_vec_181;
    wire [351:0] out_chan_dep_data_181;
    wire [2:0] token_out_vec_181;
    wire dl_detect_out_181;
    wire dep_chan_vld_180_181;
    wire [351:0] dep_chan_data_180_181;
    wire token_180_181;
    wire dep_chan_vld_182_181;
    wire [351:0] dep_chan_data_182_181;
    wire token_182_181;
    wire dep_chan_vld_206_181;
    wire [351:0] dep_chan_data_206_181;
    wire token_206_181;
    wire [2:0] proc_182_data_FIFO_blk;
    wire [2:0] proc_182_data_PIPO_blk;
    wire [2:0] proc_182_start_FIFO_blk;
    wire [2:0] proc_182_TLF_FIFO_blk;
    wire [2:0] proc_182_input_sync_blk;
    wire [2:0] proc_182_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_182;
    reg [2:0] proc_dep_vld_vec_182_reg;
    wire [2:0] in_chan_dep_vld_vec_182;
    wire [1055:0] in_chan_dep_data_vec_182;
    wire [2:0] token_in_vec_182;
    wire [2:0] out_chan_dep_vld_vec_182;
    wire [351:0] out_chan_dep_data_182;
    wire [2:0] token_out_vec_182;
    wire dl_detect_out_182;
    wire dep_chan_vld_181_182;
    wire [351:0] dep_chan_data_181_182;
    wire token_181_182;
    wire dep_chan_vld_183_182;
    wire [351:0] dep_chan_data_183_182;
    wire token_183_182;
    wire dep_chan_vld_214_182;
    wire [351:0] dep_chan_data_214_182;
    wire token_214_182;
    wire [2:0] proc_183_data_FIFO_blk;
    wire [2:0] proc_183_data_PIPO_blk;
    wire [2:0] proc_183_start_FIFO_blk;
    wire [2:0] proc_183_TLF_FIFO_blk;
    wire [2:0] proc_183_input_sync_blk;
    wire [2:0] proc_183_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_183;
    reg [2:0] proc_dep_vld_vec_183_reg;
    wire [2:0] in_chan_dep_vld_vec_183;
    wire [1055:0] in_chan_dep_data_vec_183;
    wire [2:0] token_in_vec_183;
    wire [2:0] out_chan_dep_vld_vec_183;
    wire [351:0] out_chan_dep_data_183;
    wire [2:0] token_out_vec_183;
    wire dl_detect_out_183;
    wire dep_chan_vld_182_183;
    wire [351:0] dep_chan_data_182_183;
    wire token_182_183;
    wire dep_chan_vld_184_183;
    wire [351:0] dep_chan_data_184_183;
    wire token_184_183;
    wire dep_chan_vld_222_183;
    wire [351:0] dep_chan_data_222_183;
    wire token_222_183;
    wire [2:0] proc_184_data_FIFO_blk;
    wire [2:0] proc_184_data_PIPO_blk;
    wire [2:0] proc_184_start_FIFO_blk;
    wire [2:0] proc_184_TLF_FIFO_blk;
    wire [2:0] proc_184_input_sync_blk;
    wire [2:0] proc_184_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_184;
    reg [2:0] proc_dep_vld_vec_184_reg;
    wire [2:0] in_chan_dep_vld_vec_184;
    wire [1055:0] in_chan_dep_data_vec_184;
    wire [2:0] token_in_vec_184;
    wire [2:0] out_chan_dep_vld_vec_184;
    wire [351:0] out_chan_dep_data_184;
    wire [2:0] token_out_vec_184;
    wire dl_detect_out_184;
    wire dep_chan_vld_183_184;
    wire [351:0] dep_chan_data_183_184;
    wire token_183_184;
    wire dep_chan_vld_185_184;
    wire [351:0] dep_chan_data_185_184;
    wire token_185_184;
    wire dep_chan_vld_230_184;
    wire [351:0] dep_chan_data_230_184;
    wire token_230_184;
    wire [2:0] proc_185_data_FIFO_blk;
    wire [2:0] proc_185_data_PIPO_blk;
    wire [2:0] proc_185_start_FIFO_blk;
    wire [2:0] proc_185_TLF_FIFO_blk;
    wire [2:0] proc_185_input_sync_blk;
    wire [2:0] proc_185_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_185;
    reg [2:0] proc_dep_vld_vec_185_reg;
    wire [2:0] in_chan_dep_vld_vec_185;
    wire [1055:0] in_chan_dep_data_vec_185;
    wire [2:0] token_in_vec_185;
    wire [2:0] out_chan_dep_vld_vec_185;
    wire [351:0] out_chan_dep_data_185;
    wire [2:0] token_out_vec_185;
    wire dl_detect_out_185;
    wire dep_chan_vld_184_185;
    wire [351:0] dep_chan_data_184_185;
    wire token_184_185;
    wire dep_chan_vld_186_185;
    wire [351:0] dep_chan_data_186_185;
    wire token_186_185;
    wire dep_chan_vld_238_185;
    wire [351:0] dep_chan_data_238_185;
    wire token_238_185;
    wire [2:0] proc_186_data_FIFO_blk;
    wire [2:0] proc_186_data_PIPO_blk;
    wire [2:0] proc_186_start_FIFO_blk;
    wire [2:0] proc_186_TLF_FIFO_blk;
    wire [2:0] proc_186_input_sync_blk;
    wire [2:0] proc_186_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_186;
    reg [2:0] proc_dep_vld_vec_186_reg;
    wire [2:0] in_chan_dep_vld_vec_186;
    wire [1055:0] in_chan_dep_data_vec_186;
    wire [2:0] token_in_vec_186;
    wire [2:0] out_chan_dep_vld_vec_186;
    wire [351:0] out_chan_dep_data_186;
    wire [2:0] token_out_vec_186;
    wire dl_detect_out_186;
    wire dep_chan_vld_185_186;
    wire [351:0] dep_chan_data_185_186;
    wire token_185_186;
    wire dep_chan_vld_187_186;
    wire [351:0] dep_chan_data_187_186;
    wire token_187_186;
    wire dep_chan_vld_246_186;
    wire [351:0] dep_chan_data_246_186;
    wire token_246_186;
    wire [1:0] proc_187_data_FIFO_blk;
    wire [1:0] proc_187_data_PIPO_blk;
    wire [1:0] proc_187_start_FIFO_blk;
    wire [1:0] proc_187_TLF_FIFO_blk;
    wire [1:0] proc_187_input_sync_blk;
    wire [1:0] proc_187_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_187;
    reg [1:0] proc_dep_vld_vec_187_reg;
    wire [1:0] in_chan_dep_vld_vec_187;
    wire [703:0] in_chan_dep_data_vec_187;
    wire [1:0] token_in_vec_187;
    wire [1:0] out_chan_dep_vld_vec_187;
    wire [351:0] out_chan_dep_data_187;
    wire [1:0] token_out_vec_187;
    wire dl_detect_out_187;
    wire dep_chan_vld_186_187;
    wire [351:0] dep_chan_data_186_187;
    wire token_186_187;
    wire dep_chan_vld_254_187;
    wire [351:0] dep_chan_data_254_187;
    wire token_254_187;
    wire [2:0] proc_188_data_FIFO_blk;
    wire [2:0] proc_188_data_PIPO_blk;
    wire [2:0] proc_188_start_FIFO_blk;
    wire [2:0] proc_188_TLF_FIFO_blk;
    wire [2:0] proc_188_input_sync_blk;
    wire [2:0] proc_188_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_188;
    reg [2:0] proc_dep_vld_vec_188_reg;
    wire [2:0] in_chan_dep_vld_vec_188;
    wire [1055:0] in_chan_dep_data_vec_188;
    wire [2:0] token_in_vec_188;
    wire [2:0] out_chan_dep_vld_vec_188;
    wire [351:0] out_chan_dep_data_188;
    wire [2:0] token_out_vec_188;
    wire dl_detect_out_188;
    wire dep_chan_vld_176_188;
    wire [351:0] dep_chan_data_176_188;
    wire token_176_188;
    wire dep_chan_vld_178_188;
    wire [351:0] dep_chan_data_178_188;
    wire token_178_188;
    wire dep_chan_vld_189_188;
    wire [351:0] dep_chan_data_189_188;
    wire token_189_188;
    wire [1:0] proc_189_data_FIFO_blk;
    wire [1:0] proc_189_data_PIPO_blk;
    wire [1:0] proc_189_start_FIFO_blk;
    wire [1:0] proc_189_TLF_FIFO_blk;
    wire [1:0] proc_189_input_sync_blk;
    wire [1:0] proc_189_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_189;
    reg [1:0] proc_dep_vld_vec_189_reg;
    wire [1:0] in_chan_dep_vld_vec_189;
    wire [703:0] in_chan_dep_data_vec_189;
    wire [1:0] token_in_vec_189;
    wire [1:0] out_chan_dep_vld_vec_189;
    wire [351:0] out_chan_dep_data_189;
    wire [1:0] token_out_vec_189;
    wire dl_detect_out_189;
    wire dep_chan_vld_188_189;
    wire [351:0] dep_chan_data_188_189;
    wire token_188_189;
    wire dep_chan_vld_190_189;
    wire [351:0] dep_chan_data_190_189;
    wire token_190_189;
    wire [2:0] proc_190_data_FIFO_blk;
    wire [2:0] proc_190_data_PIPO_blk;
    wire [2:0] proc_190_start_FIFO_blk;
    wire [2:0] proc_190_TLF_FIFO_blk;
    wire [2:0] proc_190_input_sync_blk;
    wire [2:0] proc_190_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_190;
    reg [2:0] proc_dep_vld_vec_190_reg;
    wire [2:0] in_chan_dep_vld_vec_190;
    wire [1055:0] in_chan_dep_data_vec_190;
    wire [2:0] token_in_vec_190;
    wire [2:0] out_chan_dep_vld_vec_190;
    wire [351:0] out_chan_dep_data_190;
    wire [2:0] token_out_vec_190;
    wire dl_detect_out_190;
    wire dep_chan_vld_189_190;
    wire [351:0] dep_chan_data_189_190;
    wire token_189_190;
    wire dep_chan_vld_191_190;
    wire [351:0] dep_chan_data_191_190;
    wire token_191_190;
    wire dep_chan_vld_198_190;
    wire [351:0] dep_chan_data_198_190;
    wire token_198_190;
    wire [2:0] proc_191_data_FIFO_blk;
    wire [2:0] proc_191_data_PIPO_blk;
    wire [2:0] proc_191_start_FIFO_blk;
    wire [2:0] proc_191_TLF_FIFO_blk;
    wire [2:0] proc_191_input_sync_blk;
    wire [2:0] proc_191_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_191;
    reg [2:0] proc_dep_vld_vec_191_reg;
    wire [2:0] in_chan_dep_vld_vec_191;
    wire [1055:0] in_chan_dep_data_vec_191;
    wire [2:0] token_in_vec_191;
    wire [2:0] out_chan_dep_vld_vec_191;
    wire [351:0] out_chan_dep_data_191;
    wire [2:0] token_out_vec_191;
    wire dl_detect_out_191;
    wire dep_chan_vld_190_191;
    wire [351:0] dep_chan_data_190_191;
    wire token_190_191;
    wire dep_chan_vld_192_191;
    wire [351:0] dep_chan_data_192_191;
    wire token_192_191;
    wire dep_chan_vld_199_191;
    wire [351:0] dep_chan_data_199_191;
    wire token_199_191;
    wire [2:0] proc_192_data_FIFO_blk;
    wire [2:0] proc_192_data_PIPO_blk;
    wire [2:0] proc_192_start_FIFO_blk;
    wire [2:0] proc_192_TLF_FIFO_blk;
    wire [2:0] proc_192_input_sync_blk;
    wire [2:0] proc_192_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_192;
    reg [2:0] proc_dep_vld_vec_192_reg;
    wire [2:0] in_chan_dep_vld_vec_192;
    wire [1055:0] in_chan_dep_data_vec_192;
    wire [2:0] token_in_vec_192;
    wire [2:0] out_chan_dep_vld_vec_192;
    wire [351:0] out_chan_dep_data_192;
    wire [2:0] token_out_vec_192;
    wire dl_detect_out_192;
    wire dep_chan_vld_191_192;
    wire [351:0] dep_chan_data_191_192;
    wire token_191_192;
    wire dep_chan_vld_193_192;
    wire [351:0] dep_chan_data_193_192;
    wire token_193_192;
    wire dep_chan_vld_200_192;
    wire [351:0] dep_chan_data_200_192;
    wire token_200_192;
    wire [2:0] proc_193_data_FIFO_blk;
    wire [2:0] proc_193_data_PIPO_blk;
    wire [2:0] proc_193_start_FIFO_blk;
    wire [2:0] proc_193_TLF_FIFO_blk;
    wire [2:0] proc_193_input_sync_blk;
    wire [2:0] proc_193_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_193;
    reg [2:0] proc_dep_vld_vec_193_reg;
    wire [2:0] in_chan_dep_vld_vec_193;
    wire [1055:0] in_chan_dep_data_vec_193;
    wire [2:0] token_in_vec_193;
    wire [2:0] out_chan_dep_vld_vec_193;
    wire [351:0] out_chan_dep_data_193;
    wire [2:0] token_out_vec_193;
    wire dl_detect_out_193;
    wire dep_chan_vld_192_193;
    wire [351:0] dep_chan_data_192_193;
    wire token_192_193;
    wire dep_chan_vld_194_193;
    wire [351:0] dep_chan_data_194_193;
    wire token_194_193;
    wire dep_chan_vld_201_193;
    wire [351:0] dep_chan_data_201_193;
    wire token_201_193;
    wire [2:0] proc_194_data_FIFO_blk;
    wire [2:0] proc_194_data_PIPO_blk;
    wire [2:0] proc_194_start_FIFO_blk;
    wire [2:0] proc_194_TLF_FIFO_blk;
    wire [2:0] proc_194_input_sync_blk;
    wire [2:0] proc_194_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_194;
    reg [2:0] proc_dep_vld_vec_194_reg;
    wire [2:0] in_chan_dep_vld_vec_194;
    wire [1055:0] in_chan_dep_data_vec_194;
    wire [2:0] token_in_vec_194;
    wire [2:0] out_chan_dep_vld_vec_194;
    wire [351:0] out_chan_dep_data_194;
    wire [2:0] token_out_vec_194;
    wire dl_detect_out_194;
    wire dep_chan_vld_193_194;
    wire [351:0] dep_chan_data_193_194;
    wire token_193_194;
    wire dep_chan_vld_195_194;
    wire [351:0] dep_chan_data_195_194;
    wire token_195_194;
    wire dep_chan_vld_202_194;
    wire [351:0] dep_chan_data_202_194;
    wire token_202_194;
    wire [2:0] proc_195_data_FIFO_blk;
    wire [2:0] proc_195_data_PIPO_blk;
    wire [2:0] proc_195_start_FIFO_blk;
    wire [2:0] proc_195_TLF_FIFO_blk;
    wire [2:0] proc_195_input_sync_blk;
    wire [2:0] proc_195_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_195;
    reg [2:0] proc_dep_vld_vec_195_reg;
    wire [2:0] in_chan_dep_vld_vec_195;
    wire [1055:0] in_chan_dep_data_vec_195;
    wire [2:0] token_in_vec_195;
    wire [2:0] out_chan_dep_vld_vec_195;
    wire [351:0] out_chan_dep_data_195;
    wire [2:0] token_out_vec_195;
    wire dl_detect_out_195;
    wire dep_chan_vld_194_195;
    wire [351:0] dep_chan_data_194_195;
    wire token_194_195;
    wire dep_chan_vld_196_195;
    wire [351:0] dep_chan_data_196_195;
    wire token_196_195;
    wire dep_chan_vld_203_195;
    wire [351:0] dep_chan_data_203_195;
    wire token_203_195;
    wire [2:0] proc_196_data_FIFO_blk;
    wire [2:0] proc_196_data_PIPO_blk;
    wire [2:0] proc_196_start_FIFO_blk;
    wire [2:0] proc_196_TLF_FIFO_blk;
    wire [2:0] proc_196_input_sync_blk;
    wire [2:0] proc_196_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_196;
    reg [2:0] proc_dep_vld_vec_196_reg;
    wire [2:0] in_chan_dep_vld_vec_196;
    wire [1055:0] in_chan_dep_data_vec_196;
    wire [2:0] token_in_vec_196;
    wire [2:0] out_chan_dep_vld_vec_196;
    wire [351:0] out_chan_dep_data_196;
    wire [2:0] token_out_vec_196;
    wire dl_detect_out_196;
    wire dep_chan_vld_195_196;
    wire [351:0] dep_chan_data_195_196;
    wire token_195_196;
    wire dep_chan_vld_197_196;
    wire [351:0] dep_chan_data_197_196;
    wire token_197_196;
    wire dep_chan_vld_204_196;
    wire [351:0] dep_chan_data_204_196;
    wire token_204_196;
    wire [1:0] proc_197_data_FIFO_blk;
    wire [1:0] proc_197_data_PIPO_blk;
    wire [1:0] proc_197_start_FIFO_blk;
    wire [1:0] proc_197_TLF_FIFO_blk;
    wire [1:0] proc_197_input_sync_blk;
    wire [1:0] proc_197_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_197;
    reg [1:0] proc_dep_vld_vec_197_reg;
    wire [1:0] in_chan_dep_vld_vec_197;
    wire [703:0] in_chan_dep_data_vec_197;
    wire [1:0] token_in_vec_197;
    wire [1:0] out_chan_dep_vld_vec_197;
    wire [351:0] out_chan_dep_data_197;
    wire [1:0] token_out_vec_197;
    wire dl_detect_out_197;
    wire dep_chan_vld_196_197;
    wire [351:0] dep_chan_data_196_197;
    wire token_196_197;
    wire dep_chan_vld_205_197;
    wire [351:0] dep_chan_data_205_197;
    wire token_205_197;
    wire [4:0] proc_198_data_FIFO_blk;
    wire [4:0] proc_198_data_PIPO_blk;
    wire [4:0] proc_198_start_FIFO_blk;
    wire [4:0] proc_198_TLF_FIFO_blk;
    wire [4:0] proc_198_input_sync_blk;
    wire [4:0] proc_198_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_198;
    reg [4:0] proc_dep_vld_vec_198_reg;
    wire [4:0] in_chan_dep_vld_vec_198;
    wire [1759:0] in_chan_dep_data_vec_198;
    wire [4:0] token_in_vec_198;
    wire [4:0] out_chan_dep_vld_vec_198;
    wire [351:0] out_chan_dep_data_198;
    wire [4:0] token_out_vec_198;
    wire dl_detect_out_198;
    wire dep_chan_vld_180_198;
    wire [351:0] dep_chan_data_180_198;
    wire token_180_198;
    wire dep_chan_vld_190_198;
    wire [351:0] dep_chan_data_190_198;
    wire token_190_198;
    wire dep_chan_vld_199_198;
    wire [351:0] dep_chan_data_199_198;
    wire token_199_198;
    wire dep_chan_vld_206_198;
    wire [351:0] dep_chan_data_206_198;
    wire token_206_198;
    wire dep_chan_vld_285_198;
    wire [351:0] dep_chan_data_285_198;
    wire token_285_198;
    wire [4:0] proc_199_data_FIFO_blk;
    wire [4:0] proc_199_data_PIPO_blk;
    wire [4:0] proc_199_start_FIFO_blk;
    wire [4:0] proc_199_TLF_FIFO_blk;
    wire [4:0] proc_199_input_sync_blk;
    wire [4:0] proc_199_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_199;
    reg [4:0] proc_dep_vld_vec_199_reg;
    wire [4:0] in_chan_dep_vld_vec_199;
    wire [1759:0] in_chan_dep_data_vec_199;
    wire [4:0] token_in_vec_199;
    wire [4:0] out_chan_dep_vld_vec_199;
    wire [351:0] out_chan_dep_data_199;
    wire [4:0] token_out_vec_199;
    wire dl_detect_out_199;
    wire dep_chan_vld_191_199;
    wire [351:0] dep_chan_data_191_199;
    wire token_191_199;
    wire dep_chan_vld_198_199;
    wire [351:0] dep_chan_data_198_199;
    wire token_198_199;
    wire dep_chan_vld_200_199;
    wire [351:0] dep_chan_data_200_199;
    wire token_200_199;
    wire dep_chan_vld_207_199;
    wire [351:0] dep_chan_data_207_199;
    wire token_207_199;
    wire dep_chan_vld_293_199;
    wire [351:0] dep_chan_data_293_199;
    wire token_293_199;
    wire [4:0] proc_200_data_FIFO_blk;
    wire [4:0] proc_200_data_PIPO_blk;
    wire [4:0] proc_200_start_FIFO_blk;
    wire [4:0] proc_200_TLF_FIFO_blk;
    wire [4:0] proc_200_input_sync_blk;
    wire [4:0] proc_200_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_200;
    reg [4:0] proc_dep_vld_vec_200_reg;
    wire [4:0] in_chan_dep_vld_vec_200;
    wire [1759:0] in_chan_dep_data_vec_200;
    wire [4:0] token_in_vec_200;
    wire [4:0] out_chan_dep_vld_vec_200;
    wire [351:0] out_chan_dep_data_200;
    wire [4:0] token_out_vec_200;
    wire dl_detect_out_200;
    wire dep_chan_vld_192_200;
    wire [351:0] dep_chan_data_192_200;
    wire token_192_200;
    wire dep_chan_vld_199_200;
    wire [351:0] dep_chan_data_199_200;
    wire token_199_200;
    wire dep_chan_vld_201_200;
    wire [351:0] dep_chan_data_201_200;
    wire token_201_200;
    wire dep_chan_vld_208_200;
    wire [351:0] dep_chan_data_208_200;
    wire token_208_200;
    wire dep_chan_vld_301_200;
    wire [351:0] dep_chan_data_301_200;
    wire token_301_200;
    wire [4:0] proc_201_data_FIFO_blk;
    wire [4:0] proc_201_data_PIPO_blk;
    wire [4:0] proc_201_start_FIFO_blk;
    wire [4:0] proc_201_TLF_FIFO_blk;
    wire [4:0] proc_201_input_sync_blk;
    wire [4:0] proc_201_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_201;
    reg [4:0] proc_dep_vld_vec_201_reg;
    wire [4:0] in_chan_dep_vld_vec_201;
    wire [1759:0] in_chan_dep_data_vec_201;
    wire [4:0] token_in_vec_201;
    wire [4:0] out_chan_dep_vld_vec_201;
    wire [351:0] out_chan_dep_data_201;
    wire [4:0] token_out_vec_201;
    wire dl_detect_out_201;
    wire dep_chan_vld_193_201;
    wire [351:0] dep_chan_data_193_201;
    wire token_193_201;
    wire dep_chan_vld_200_201;
    wire [351:0] dep_chan_data_200_201;
    wire token_200_201;
    wire dep_chan_vld_202_201;
    wire [351:0] dep_chan_data_202_201;
    wire token_202_201;
    wire dep_chan_vld_209_201;
    wire [351:0] dep_chan_data_209_201;
    wire token_209_201;
    wire dep_chan_vld_309_201;
    wire [351:0] dep_chan_data_309_201;
    wire token_309_201;
    wire [4:0] proc_202_data_FIFO_blk;
    wire [4:0] proc_202_data_PIPO_blk;
    wire [4:0] proc_202_start_FIFO_blk;
    wire [4:0] proc_202_TLF_FIFO_blk;
    wire [4:0] proc_202_input_sync_blk;
    wire [4:0] proc_202_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_202;
    reg [4:0] proc_dep_vld_vec_202_reg;
    wire [4:0] in_chan_dep_vld_vec_202;
    wire [1759:0] in_chan_dep_data_vec_202;
    wire [4:0] token_in_vec_202;
    wire [4:0] out_chan_dep_vld_vec_202;
    wire [351:0] out_chan_dep_data_202;
    wire [4:0] token_out_vec_202;
    wire dl_detect_out_202;
    wire dep_chan_vld_194_202;
    wire [351:0] dep_chan_data_194_202;
    wire token_194_202;
    wire dep_chan_vld_201_202;
    wire [351:0] dep_chan_data_201_202;
    wire token_201_202;
    wire dep_chan_vld_203_202;
    wire [351:0] dep_chan_data_203_202;
    wire token_203_202;
    wire dep_chan_vld_210_202;
    wire [351:0] dep_chan_data_210_202;
    wire token_210_202;
    wire dep_chan_vld_317_202;
    wire [351:0] dep_chan_data_317_202;
    wire token_317_202;
    wire [4:0] proc_203_data_FIFO_blk;
    wire [4:0] proc_203_data_PIPO_blk;
    wire [4:0] proc_203_start_FIFO_blk;
    wire [4:0] proc_203_TLF_FIFO_blk;
    wire [4:0] proc_203_input_sync_blk;
    wire [4:0] proc_203_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_203;
    reg [4:0] proc_dep_vld_vec_203_reg;
    wire [4:0] in_chan_dep_vld_vec_203;
    wire [1759:0] in_chan_dep_data_vec_203;
    wire [4:0] token_in_vec_203;
    wire [4:0] out_chan_dep_vld_vec_203;
    wire [351:0] out_chan_dep_data_203;
    wire [4:0] token_out_vec_203;
    wire dl_detect_out_203;
    wire dep_chan_vld_195_203;
    wire [351:0] dep_chan_data_195_203;
    wire token_195_203;
    wire dep_chan_vld_202_203;
    wire [351:0] dep_chan_data_202_203;
    wire token_202_203;
    wire dep_chan_vld_204_203;
    wire [351:0] dep_chan_data_204_203;
    wire token_204_203;
    wire dep_chan_vld_211_203;
    wire [351:0] dep_chan_data_211_203;
    wire token_211_203;
    wire dep_chan_vld_325_203;
    wire [351:0] dep_chan_data_325_203;
    wire token_325_203;
    wire [4:0] proc_204_data_FIFO_blk;
    wire [4:0] proc_204_data_PIPO_blk;
    wire [4:0] proc_204_start_FIFO_blk;
    wire [4:0] proc_204_TLF_FIFO_blk;
    wire [4:0] proc_204_input_sync_blk;
    wire [4:0] proc_204_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_204;
    reg [4:0] proc_dep_vld_vec_204_reg;
    wire [4:0] in_chan_dep_vld_vec_204;
    wire [1759:0] in_chan_dep_data_vec_204;
    wire [4:0] token_in_vec_204;
    wire [4:0] out_chan_dep_vld_vec_204;
    wire [351:0] out_chan_dep_data_204;
    wire [4:0] token_out_vec_204;
    wire dl_detect_out_204;
    wire dep_chan_vld_196_204;
    wire [351:0] dep_chan_data_196_204;
    wire token_196_204;
    wire dep_chan_vld_203_204;
    wire [351:0] dep_chan_data_203_204;
    wire token_203_204;
    wire dep_chan_vld_205_204;
    wire [351:0] dep_chan_data_205_204;
    wire token_205_204;
    wire dep_chan_vld_212_204;
    wire [351:0] dep_chan_data_212_204;
    wire token_212_204;
    wire dep_chan_vld_333_204;
    wire [351:0] dep_chan_data_333_204;
    wire token_333_204;
    wire [4:0] proc_205_data_FIFO_blk;
    wire [4:0] proc_205_data_PIPO_blk;
    wire [4:0] proc_205_start_FIFO_blk;
    wire [4:0] proc_205_TLF_FIFO_blk;
    wire [4:0] proc_205_input_sync_blk;
    wire [4:0] proc_205_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_205;
    reg [4:0] proc_dep_vld_vec_205_reg;
    wire [4:0] in_chan_dep_vld_vec_205;
    wire [1759:0] in_chan_dep_data_vec_205;
    wire [4:0] token_in_vec_205;
    wire [4:0] out_chan_dep_vld_vec_205;
    wire [351:0] out_chan_dep_data_205;
    wire [4:0] token_out_vec_205;
    wire dl_detect_out_205;
    wire dep_chan_vld_197_205;
    wire [351:0] dep_chan_data_197_205;
    wire token_197_205;
    wire dep_chan_vld_204_205;
    wire [351:0] dep_chan_data_204_205;
    wire token_204_205;
    wire dep_chan_vld_213_205;
    wire [351:0] dep_chan_data_213_205;
    wire token_213_205;
    wire dep_chan_vld_262_205;
    wire [351:0] dep_chan_data_262_205;
    wire token_262_205;
    wire dep_chan_vld_341_205;
    wire [351:0] dep_chan_data_341_205;
    wire token_341_205;
    wire [4:0] proc_206_data_FIFO_blk;
    wire [4:0] proc_206_data_PIPO_blk;
    wire [4:0] proc_206_start_FIFO_blk;
    wire [4:0] proc_206_TLF_FIFO_blk;
    wire [4:0] proc_206_input_sync_blk;
    wire [4:0] proc_206_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_206;
    reg [4:0] proc_dep_vld_vec_206_reg;
    wire [4:0] in_chan_dep_vld_vec_206;
    wire [1759:0] in_chan_dep_data_vec_206;
    wire [4:0] token_in_vec_206;
    wire [4:0] out_chan_dep_vld_vec_206;
    wire [351:0] out_chan_dep_data_206;
    wire [4:0] token_out_vec_206;
    wire dl_detect_out_206;
    wire dep_chan_vld_181_206;
    wire [351:0] dep_chan_data_181_206;
    wire token_181_206;
    wire dep_chan_vld_198_206;
    wire [351:0] dep_chan_data_198_206;
    wire token_198_206;
    wire dep_chan_vld_207_206;
    wire [351:0] dep_chan_data_207_206;
    wire token_207_206;
    wire dep_chan_vld_214_206;
    wire [351:0] dep_chan_data_214_206;
    wire token_214_206;
    wire dep_chan_vld_284_206;
    wire [351:0] dep_chan_data_284_206;
    wire token_284_206;
    wire [4:0] proc_207_data_FIFO_blk;
    wire [4:0] proc_207_data_PIPO_blk;
    wire [4:0] proc_207_start_FIFO_blk;
    wire [4:0] proc_207_TLF_FIFO_blk;
    wire [4:0] proc_207_input_sync_blk;
    wire [4:0] proc_207_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_207;
    reg [4:0] proc_dep_vld_vec_207_reg;
    wire [4:0] in_chan_dep_vld_vec_207;
    wire [1759:0] in_chan_dep_data_vec_207;
    wire [4:0] token_in_vec_207;
    wire [4:0] out_chan_dep_vld_vec_207;
    wire [351:0] out_chan_dep_data_207;
    wire [4:0] token_out_vec_207;
    wire dl_detect_out_207;
    wire dep_chan_vld_199_207;
    wire [351:0] dep_chan_data_199_207;
    wire token_199_207;
    wire dep_chan_vld_206_207;
    wire [351:0] dep_chan_data_206_207;
    wire token_206_207;
    wire dep_chan_vld_208_207;
    wire [351:0] dep_chan_data_208_207;
    wire token_208_207;
    wire dep_chan_vld_215_207;
    wire [351:0] dep_chan_data_215_207;
    wire token_215_207;
    wire dep_chan_vld_292_207;
    wire [351:0] dep_chan_data_292_207;
    wire token_292_207;
    wire [4:0] proc_208_data_FIFO_blk;
    wire [4:0] proc_208_data_PIPO_blk;
    wire [4:0] proc_208_start_FIFO_blk;
    wire [4:0] proc_208_TLF_FIFO_blk;
    wire [4:0] proc_208_input_sync_blk;
    wire [4:0] proc_208_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_208;
    reg [4:0] proc_dep_vld_vec_208_reg;
    wire [4:0] in_chan_dep_vld_vec_208;
    wire [1759:0] in_chan_dep_data_vec_208;
    wire [4:0] token_in_vec_208;
    wire [4:0] out_chan_dep_vld_vec_208;
    wire [351:0] out_chan_dep_data_208;
    wire [4:0] token_out_vec_208;
    wire dl_detect_out_208;
    wire dep_chan_vld_200_208;
    wire [351:0] dep_chan_data_200_208;
    wire token_200_208;
    wire dep_chan_vld_207_208;
    wire [351:0] dep_chan_data_207_208;
    wire token_207_208;
    wire dep_chan_vld_209_208;
    wire [351:0] dep_chan_data_209_208;
    wire token_209_208;
    wire dep_chan_vld_216_208;
    wire [351:0] dep_chan_data_216_208;
    wire token_216_208;
    wire dep_chan_vld_300_208;
    wire [351:0] dep_chan_data_300_208;
    wire token_300_208;
    wire [4:0] proc_209_data_FIFO_blk;
    wire [4:0] proc_209_data_PIPO_blk;
    wire [4:0] proc_209_start_FIFO_blk;
    wire [4:0] proc_209_TLF_FIFO_blk;
    wire [4:0] proc_209_input_sync_blk;
    wire [4:0] proc_209_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_209;
    reg [4:0] proc_dep_vld_vec_209_reg;
    wire [4:0] in_chan_dep_vld_vec_209;
    wire [1759:0] in_chan_dep_data_vec_209;
    wire [4:0] token_in_vec_209;
    wire [4:0] out_chan_dep_vld_vec_209;
    wire [351:0] out_chan_dep_data_209;
    wire [4:0] token_out_vec_209;
    wire dl_detect_out_209;
    wire dep_chan_vld_201_209;
    wire [351:0] dep_chan_data_201_209;
    wire token_201_209;
    wire dep_chan_vld_208_209;
    wire [351:0] dep_chan_data_208_209;
    wire token_208_209;
    wire dep_chan_vld_210_209;
    wire [351:0] dep_chan_data_210_209;
    wire token_210_209;
    wire dep_chan_vld_217_209;
    wire [351:0] dep_chan_data_217_209;
    wire token_217_209;
    wire dep_chan_vld_308_209;
    wire [351:0] dep_chan_data_308_209;
    wire token_308_209;
    wire [4:0] proc_210_data_FIFO_blk;
    wire [4:0] proc_210_data_PIPO_blk;
    wire [4:0] proc_210_start_FIFO_blk;
    wire [4:0] proc_210_TLF_FIFO_blk;
    wire [4:0] proc_210_input_sync_blk;
    wire [4:0] proc_210_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_210;
    reg [4:0] proc_dep_vld_vec_210_reg;
    wire [4:0] in_chan_dep_vld_vec_210;
    wire [1759:0] in_chan_dep_data_vec_210;
    wire [4:0] token_in_vec_210;
    wire [4:0] out_chan_dep_vld_vec_210;
    wire [351:0] out_chan_dep_data_210;
    wire [4:0] token_out_vec_210;
    wire dl_detect_out_210;
    wire dep_chan_vld_202_210;
    wire [351:0] dep_chan_data_202_210;
    wire token_202_210;
    wire dep_chan_vld_209_210;
    wire [351:0] dep_chan_data_209_210;
    wire token_209_210;
    wire dep_chan_vld_211_210;
    wire [351:0] dep_chan_data_211_210;
    wire token_211_210;
    wire dep_chan_vld_218_210;
    wire [351:0] dep_chan_data_218_210;
    wire token_218_210;
    wire dep_chan_vld_316_210;
    wire [351:0] dep_chan_data_316_210;
    wire token_316_210;
    wire [4:0] proc_211_data_FIFO_blk;
    wire [4:0] proc_211_data_PIPO_blk;
    wire [4:0] proc_211_start_FIFO_blk;
    wire [4:0] proc_211_TLF_FIFO_blk;
    wire [4:0] proc_211_input_sync_blk;
    wire [4:0] proc_211_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_211;
    reg [4:0] proc_dep_vld_vec_211_reg;
    wire [4:0] in_chan_dep_vld_vec_211;
    wire [1759:0] in_chan_dep_data_vec_211;
    wire [4:0] token_in_vec_211;
    wire [4:0] out_chan_dep_vld_vec_211;
    wire [351:0] out_chan_dep_data_211;
    wire [4:0] token_out_vec_211;
    wire dl_detect_out_211;
    wire dep_chan_vld_203_211;
    wire [351:0] dep_chan_data_203_211;
    wire token_203_211;
    wire dep_chan_vld_210_211;
    wire [351:0] dep_chan_data_210_211;
    wire token_210_211;
    wire dep_chan_vld_212_211;
    wire [351:0] dep_chan_data_212_211;
    wire token_212_211;
    wire dep_chan_vld_219_211;
    wire [351:0] dep_chan_data_219_211;
    wire token_219_211;
    wire dep_chan_vld_324_211;
    wire [351:0] dep_chan_data_324_211;
    wire token_324_211;
    wire [4:0] proc_212_data_FIFO_blk;
    wire [4:0] proc_212_data_PIPO_blk;
    wire [4:0] proc_212_start_FIFO_blk;
    wire [4:0] proc_212_TLF_FIFO_blk;
    wire [4:0] proc_212_input_sync_blk;
    wire [4:0] proc_212_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_212;
    reg [4:0] proc_dep_vld_vec_212_reg;
    wire [4:0] in_chan_dep_vld_vec_212;
    wire [1759:0] in_chan_dep_data_vec_212;
    wire [4:0] token_in_vec_212;
    wire [4:0] out_chan_dep_vld_vec_212;
    wire [351:0] out_chan_dep_data_212;
    wire [4:0] token_out_vec_212;
    wire dl_detect_out_212;
    wire dep_chan_vld_204_212;
    wire [351:0] dep_chan_data_204_212;
    wire token_204_212;
    wire dep_chan_vld_211_212;
    wire [351:0] dep_chan_data_211_212;
    wire token_211_212;
    wire dep_chan_vld_213_212;
    wire [351:0] dep_chan_data_213_212;
    wire token_213_212;
    wire dep_chan_vld_220_212;
    wire [351:0] dep_chan_data_220_212;
    wire token_220_212;
    wire dep_chan_vld_332_212;
    wire [351:0] dep_chan_data_332_212;
    wire token_332_212;
    wire [4:0] proc_213_data_FIFO_blk;
    wire [4:0] proc_213_data_PIPO_blk;
    wire [4:0] proc_213_start_FIFO_blk;
    wire [4:0] proc_213_TLF_FIFO_blk;
    wire [4:0] proc_213_input_sync_blk;
    wire [4:0] proc_213_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_213;
    reg [4:0] proc_dep_vld_vec_213_reg;
    wire [4:0] in_chan_dep_vld_vec_213;
    wire [1759:0] in_chan_dep_data_vec_213;
    wire [4:0] token_in_vec_213;
    wire [4:0] out_chan_dep_vld_vec_213;
    wire [351:0] out_chan_dep_data_213;
    wire [4:0] token_out_vec_213;
    wire dl_detect_out_213;
    wire dep_chan_vld_205_213;
    wire [351:0] dep_chan_data_205_213;
    wire token_205_213;
    wire dep_chan_vld_212_213;
    wire [351:0] dep_chan_data_212_213;
    wire token_212_213;
    wire dep_chan_vld_221_213;
    wire [351:0] dep_chan_data_221_213;
    wire token_221_213;
    wire dep_chan_vld_263_213;
    wire [351:0] dep_chan_data_263_213;
    wire token_263_213;
    wire dep_chan_vld_340_213;
    wire [351:0] dep_chan_data_340_213;
    wire token_340_213;
    wire [4:0] proc_214_data_FIFO_blk;
    wire [4:0] proc_214_data_PIPO_blk;
    wire [4:0] proc_214_start_FIFO_blk;
    wire [4:0] proc_214_TLF_FIFO_blk;
    wire [4:0] proc_214_input_sync_blk;
    wire [4:0] proc_214_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_214;
    reg [4:0] proc_dep_vld_vec_214_reg;
    wire [4:0] in_chan_dep_vld_vec_214;
    wire [1759:0] in_chan_dep_data_vec_214;
    wire [4:0] token_in_vec_214;
    wire [4:0] out_chan_dep_vld_vec_214;
    wire [351:0] out_chan_dep_data_214;
    wire [4:0] token_out_vec_214;
    wire dl_detect_out_214;
    wire dep_chan_vld_182_214;
    wire [351:0] dep_chan_data_182_214;
    wire token_182_214;
    wire dep_chan_vld_206_214;
    wire [351:0] dep_chan_data_206_214;
    wire token_206_214;
    wire dep_chan_vld_215_214;
    wire [351:0] dep_chan_data_215_214;
    wire token_215_214;
    wire dep_chan_vld_222_214;
    wire [351:0] dep_chan_data_222_214;
    wire token_222_214;
    wire dep_chan_vld_283_214;
    wire [351:0] dep_chan_data_283_214;
    wire token_283_214;
    wire [4:0] proc_215_data_FIFO_blk;
    wire [4:0] proc_215_data_PIPO_blk;
    wire [4:0] proc_215_start_FIFO_blk;
    wire [4:0] proc_215_TLF_FIFO_blk;
    wire [4:0] proc_215_input_sync_blk;
    wire [4:0] proc_215_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_215;
    reg [4:0] proc_dep_vld_vec_215_reg;
    wire [4:0] in_chan_dep_vld_vec_215;
    wire [1759:0] in_chan_dep_data_vec_215;
    wire [4:0] token_in_vec_215;
    wire [4:0] out_chan_dep_vld_vec_215;
    wire [351:0] out_chan_dep_data_215;
    wire [4:0] token_out_vec_215;
    wire dl_detect_out_215;
    wire dep_chan_vld_207_215;
    wire [351:0] dep_chan_data_207_215;
    wire token_207_215;
    wire dep_chan_vld_214_215;
    wire [351:0] dep_chan_data_214_215;
    wire token_214_215;
    wire dep_chan_vld_216_215;
    wire [351:0] dep_chan_data_216_215;
    wire token_216_215;
    wire dep_chan_vld_223_215;
    wire [351:0] dep_chan_data_223_215;
    wire token_223_215;
    wire dep_chan_vld_291_215;
    wire [351:0] dep_chan_data_291_215;
    wire token_291_215;
    wire [4:0] proc_216_data_FIFO_blk;
    wire [4:0] proc_216_data_PIPO_blk;
    wire [4:0] proc_216_start_FIFO_blk;
    wire [4:0] proc_216_TLF_FIFO_blk;
    wire [4:0] proc_216_input_sync_blk;
    wire [4:0] proc_216_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_216;
    reg [4:0] proc_dep_vld_vec_216_reg;
    wire [4:0] in_chan_dep_vld_vec_216;
    wire [1759:0] in_chan_dep_data_vec_216;
    wire [4:0] token_in_vec_216;
    wire [4:0] out_chan_dep_vld_vec_216;
    wire [351:0] out_chan_dep_data_216;
    wire [4:0] token_out_vec_216;
    wire dl_detect_out_216;
    wire dep_chan_vld_208_216;
    wire [351:0] dep_chan_data_208_216;
    wire token_208_216;
    wire dep_chan_vld_215_216;
    wire [351:0] dep_chan_data_215_216;
    wire token_215_216;
    wire dep_chan_vld_217_216;
    wire [351:0] dep_chan_data_217_216;
    wire token_217_216;
    wire dep_chan_vld_224_216;
    wire [351:0] dep_chan_data_224_216;
    wire token_224_216;
    wire dep_chan_vld_299_216;
    wire [351:0] dep_chan_data_299_216;
    wire token_299_216;
    wire [4:0] proc_217_data_FIFO_blk;
    wire [4:0] proc_217_data_PIPO_blk;
    wire [4:0] proc_217_start_FIFO_blk;
    wire [4:0] proc_217_TLF_FIFO_blk;
    wire [4:0] proc_217_input_sync_blk;
    wire [4:0] proc_217_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_217;
    reg [4:0] proc_dep_vld_vec_217_reg;
    wire [4:0] in_chan_dep_vld_vec_217;
    wire [1759:0] in_chan_dep_data_vec_217;
    wire [4:0] token_in_vec_217;
    wire [4:0] out_chan_dep_vld_vec_217;
    wire [351:0] out_chan_dep_data_217;
    wire [4:0] token_out_vec_217;
    wire dl_detect_out_217;
    wire dep_chan_vld_209_217;
    wire [351:0] dep_chan_data_209_217;
    wire token_209_217;
    wire dep_chan_vld_216_217;
    wire [351:0] dep_chan_data_216_217;
    wire token_216_217;
    wire dep_chan_vld_218_217;
    wire [351:0] dep_chan_data_218_217;
    wire token_218_217;
    wire dep_chan_vld_225_217;
    wire [351:0] dep_chan_data_225_217;
    wire token_225_217;
    wire dep_chan_vld_307_217;
    wire [351:0] dep_chan_data_307_217;
    wire token_307_217;
    wire [4:0] proc_218_data_FIFO_blk;
    wire [4:0] proc_218_data_PIPO_blk;
    wire [4:0] proc_218_start_FIFO_blk;
    wire [4:0] proc_218_TLF_FIFO_blk;
    wire [4:0] proc_218_input_sync_blk;
    wire [4:0] proc_218_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_218;
    reg [4:0] proc_dep_vld_vec_218_reg;
    wire [4:0] in_chan_dep_vld_vec_218;
    wire [1759:0] in_chan_dep_data_vec_218;
    wire [4:0] token_in_vec_218;
    wire [4:0] out_chan_dep_vld_vec_218;
    wire [351:0] out_chan_dep_data_218;
    wire [4:0] token_out_vec_218;
    wire dl_detect_out_218;
    wire dep_chan_vld_210_218;
    wire [351:0] dep_chan_data_210_218;
    wire token_210_218;
    wire dep_chan_vld_217_218;
    wire [351:0] dep_chan_data_217_218;
    wire token_217_218;
    wire dep_chan_vld_219_218;
    wire [351:0] dep_chan_data_219_218;
    wire token_219_218;
    wire dep_chan_vld_226_218;
    wire [351:0] dep_chan_data_226_218;
    wire token_226_218;
    wire dep_chan_vld_315_218;
    wire [351:0] dep_chan_data_315_218;
    wire token_315_218;
    wire [4:0] proc_219_data_FIFO_blk;
    wire [4:0] proc_219_data_PIPO_blk;
    wire [4:0] proc_219_start_FIFO_blk;
    wire [4:0] proc_219_TLF_FIFO_blk;
    wire [4:0] proc_219_input_sync_blk;
    wire [4:0] proc_219_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_219;
    reg [4:0] proc_dep_vld_vec_219_reg;
    wire [4:0] in_chan_dep_vld_vec_219;
    wire [1759:0] in_chan_dep_data_vec_219;
    wire [4:0] token_in_vec_219;
    wire [4:0] out_chan_dep_vld_vec_219;
    wire [351:0] out_chan_dep_data_219;
    wire [4:0] token_out_vec_219;
    wire dl_detect_out_219;
    wire dep_chan_vld_211_219;
    wire [351:0] dep_chan_data_211_219;
    wire token_211_219;
    wire dep_chan_vld_218_219;
    wire [351:0] dep_chan_data_218_219;
    wire token_218_219;
    wire dep_chan_vld_220_219;
    wire [351:0] dep_chan_data_220_219;
    wire token_220_219;
    wire dep_chan_vld_227_219;
    wire [351:0] dep_chan_data_227_219;
    wire token_227_219;
    wire dep_chan_vld_323_219;
    wire [351:0] dep_chan_data_323_219;
    wire token_323_219;
    wire [4:0] proc_220_data_FIFO_blk;
    wire [4:0] proc_220_data_PIPO_blk;
    wire [4:0] proc_220_start_FIFO_blk;
    wire [4:0] proc_220_TLF_FIFO_blk;
    wire [4:0] proc_220_input_sync_blk;
    wire [4:0] proc_220_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_220;
    reg [4:0] proc_dep_vld_vec_220_reg;
    wire [4:0] in_chan_dep_vld_vec_220;
    wire [1759:0] in_chan_dep_data_vec_220;
    wire [4:0] token_in_vec_220;
    wire [4:0] out_chan_dep_vld_vec_220;
    wire [351:0] out_chan_dep_data_220;
    wire [4:0] token_out_vec_220;
    wire dl_detect_out_220;
    wire dep_chan_vld_212_220;
    wire [351:0] dep_chan_data_212_220;
    wire token_212_220;
    wire dep_chan_vld_219_220;
    wire [351:0] dep_chan_data_219_220;
    wire token_219_220;
    wire dep_chan_vld_221_220;
    wire [351:0] dep_chan_data_221_220;
    wire token_221_220;
    wire dep_chan_vld_228_220;
    wire [351:0] dep_chan_data_228_220;
    wire token_228_220;
    wire dep_chan_vld_331_220;
    wire [351:0] dep_chan_data_331_220;
    wire token_331_220;
    wire [4:0] proc_221_data_FIFO_blk;
    wire [4:0] proc_221_data_PIPO_blk;
    wire [4:0] proc_221_start_FIFO_blk;
    wire [4:0] proc_221_TLF_FIFO_blk;
    wire [4:0] proc_221_input_sync_blk;
    wire [4:0] proc_221_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_221;
    reg [4:0] proc_dep_vld_vec_221_reg;
    wire [4:0] in_chan_dep_vld_vec_221;
    wire [1759:0] in_chan_dep_data_vec_221;
    wire [4:0] token_in_vec_221;
    wire [4:0] out_chan_dep_vld_vec_221;
    wire [351:0] out_chan_dep_data_221;
    wire [4:0] token_out_vec_221;
    wire dl_detect_out_221;
    wire dep_chan_vld_213_221;
    wire [351:0] dep_chan_data_213_221;
    wire token_213_221;
    wire dep_chan_vld_220_221;
    wire [351:0] dep_chan_data_220_221;
    wire token_220_221;
    wire dep_chan_vld_229_221;
    wire [351:0] dep_chan_data_229_221;
    wire token_229_221;
    wire dep_chan_vld_264_221;
    wire [351:0] dep_chan_data_264_221;
    wire token_264_221;
    wire dep_chan_vld_339_221;
    wire [351:0] dep_chan_data_339_221;
    wire token_339_221;
    wire [4:0] proc_222_data_FIFO_blk;
    wire [4:0] proc_222_data_PIPO_blk;
    wire [4:0] proc_222_start_FIFO_blk;
    wire [4:0] proc_222_TLF_FIFO_blk;
    wire [4:0] proc_222_input_sync_blk;
    wire [4:0] proc_222_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_222;
    reg [4:0] proc_dep_vld_vec_222_reg;
    wire [4:0] in_chan_dep_vld_vec_222;
    wire [1759:0] in_chan_dep_data_vec_222;
    wire [4:0] token_in_vec_222;
    wire [4:0] out_chan_dep_vld_vec_222;
    wire [351:0] out_chan_dep_data_222;
    wire [4:0] token_out_vec_222;
    wire dl_detect_out_222;
    wire dep_chan_vld_183_222;
    wire [351:0] dep_chan_data_183_222;
    wire token_183_222;
    wire dep_chan_vld_214_222;
    wire [351:0] dep_chan_data_214_222;
    wire token_214_222;
    wire dep_chan_vld_223_222;
    wire [351:0] dep_chan_data_223_222;
    wire token_223_222;
    wire dep_chan_vld_230_222;
    wire [351:0] dep_chan_data_230_222;
    wire token_230_222;
    wire dep_chan_vld_282_222;
    wire [351:0] dep_chan_data_282_222;
    wire token_282_222;
    wire [4:0] proc_223_data_FIFO_blk;
    wire [4:0] proc_223_data_PIPO_blk;
    wire [4:0] proc_223_start_FIFO_blk;
    wire [4:0] proc_223_TLF_FIFO_blk;
    wire [4:0] proc_223_input_sync_blk;
    wire [4:0] proc_223_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_223;
    reg [4:0] proc_dep_vld_vec_223_reg;
    wire [4:0] in_chan_dep_vld_vec_223;
    wire [1759:0] in_chan_dep_data_vec_223;
    wire [4:0] token_in_vec_223;
    wire [4:0] out_chan_dep_vld_vec_223;
    wire [351:0] out_chan_dep_data_223;
    wire [4:0] token_out_vec_223;
    wire dl_detect_out_223;
    wire dep_chan_vld_215_223;
    wire [351:0] dep_chan_data_215_223;
    wire token_215_223;
    wire dep_chan_vld_222_223;
    wire [351:0] dep_chan_data_222_223;
    wire token_222_223;
    wire dep_chan_vld_224_223;
    wire [351:0] dep_chan_data_224_223;
    wire token_224_223;
    wire dep_chan_vld_231_223;
    wire [351:0] dep_chan_data_231_223;
    wire token_231_223;
    wire dep_chan_vld_290_223;
    wire [351:0] dep_chan_data_290_223;
    wire token_290_223;
    wire [4:0] proc_224_data_FIFO_blk;
    wire [4:0] proc_224_data_PIPO_blk;
    wire [4:0] proc_224_start_FIFO_blk;
    wire [4:0] proc_224_TLF_FIFO_blk;
    wire [4:0] proc_224_input_sync_blk;
    wire [4:0] proc_224_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_224;
    reg [4:0] proc_dep_vld_vec_224_reg;
    wire [4:0] in_chan_dep_vld_vec_224;
    wire [1759:0] in_chan_dep_data_vec_224;
    wire [4:0] token_in_vec_224;
    wire [4:0] out_chan_dep_vld_vec_224;
    wire [351:0] out_chan_dep_data_224;
    wire [4:0] token_out_vec_224;
    wire dl_detect_out_224;
    wire dep_chan_vld_216_224;
    wire [351:0] dep_chan_data_216_224;
    wire token_216_224;
    wire dep_chan_vld_223_224;
    wire [351:0] dep_chan_data_223_224;
    wire token_223_224;
    wire dep_chan_vld_225_224;
    wire [351:0] dep_chan_data_225_224;
    wire token_225_224;
    wire dep_chan_vld_232_224;
    wire [351:0] dep_chan_data_232_224;
    wire token_232_224;
    wire dep_chan_vld_298_224;
    wire [351:0] dep_chan_data_298_224;
    wire token_298_224;
    wire [4:0] proc_225_data_FIFO_blk;
    wire [4:0] proc_225_data_PIPO_blk;
    wire [4:0] proc_225_start_FIFO_blk;
    wire [4:0] proc_225_TLF_FIFO_blk;
    wire [4:0] proc_225_input_sync_blk;
    wire [4:0] proc_225_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_225;
    reg [4:0] proc_dep_vld_vec_225_reg;
    wire [4:0] in_chan_dep_vld_vec_225;
    wire [1759:0] in_chan_dep_data_vec_225;
    wire [4:0] token_in_vec_225;
    wire [4:0] out_chan_dep_vld_vec_225;
    wire [351:0] out_chan_dep_data_225;
    wire [4:0] token_out_vec_225;
    wire dl_detect_out_225;
    wire dep_chan_vld_217_225;
    wire [351:0] dep_chan_data_217_225;
    wire token_217_225;
    wire dep_chan_vld_224_225;
    wire [351:0] dep_chan_data_224_225;
    wire token_224_225;
    wire dep_chan_vld_226_225;
    wire [351:0] dep_chan_data_226_225;
    wire token_226_225;
    wire dep_chan_vld_233_225;
    wire [351:0] dep_chan_data_233_225;
    wire token_233_225;
    wire dep_chan_vld_306_225;
    wire [351:0] dep_chan_data_306_225;
    wire token_306_225;
    wire [4:0] proc_226_data_FIFO_blk;
    wire [4:0] proc_226_data_PIPO_blk;
    wire [4:0] proc_226_start_FIFO_blk;
    wire [4:0] proc_226_TLF_FIFO_blk;
    wire [4:0] proc_226_input_sync_blk;
    wire [4:0] proc_226_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_226;
    reg [4:0] proc_dep_vld_vec_226_reg;
    wire [4:0] in_chan_dep_vld_vec_226;
    wire [1759:0] in_chan_dep_data_vec_226;
    wire [4:0] token_in_vec_226;
    wire [4:0] out_chan_dep_vld_vec_226;
    wire [351:0] out_chan_dep_data_226;
    wire [4:0] token_out_vec_226;
    wire dl_detect_out_226;
    wire dep_chan_vld_218_226;
    wire [351:0] dep_chan_data_218_226;
    wire token_218_226;
    wire dep_chan_vld_225_226;
    wire [351:0] dep_chan_data_225_226;
    wire token_225_226;
    wire dep_chan_vld_227_226;
    wire [351:0] dep_chan_data_227_226;
    wire token_227_226;
    wire dep_chan_vld_234_226;
    wire [351:0] dep_chan_data_234_226;
    wire token_234_226;
    wire dep_chan_vld_314_226;
    wire [351:0] dep_chan_data_314_226;
    wire token_314_226;
    wire [4:0] proc_227_data_FIFO_blk;
    wire [4:0] proc_227_data_PIPO_blk;
    wire [4:0] proc_227_start_FIFO_blk;
    wire [4:0] proc_227_TLF_FIFO_blk;
    wire [4:0] proc_227_input_sync_blk;
    wire [4:0] proc_227_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_227;
    reg [4:0] proc_dep_vld_vec_227_reg;
    wire [4:0] in_chan_dep_vld_vec_227;
    wire [1759:0] in_chan_dep_data_vec_227;
    wire [4:0] token_in_vec_227;
    wire [4:0] out_chan_dep_vld_vec_227;
    wire [351:0] out_chan_dep_data_227;
    wire [4:0] token_out_vec_227;
    wire dl_detect_out_227;
    wire dep_chan_vld_219_227;
    wire [351:0] dep_chan_data_219_227;
    wire token_219_227;
    wire dep_chan_vld_226_227;
    wire [351:0] dep_chan_data_226_227;
    wire token_226_227;
    wire dep_chan_vld_228_227;
    wire [351:0] dep_chan_data_228_227;
    wire token_228_227;
    wire dep_chan_vld_235_227;
    wire [351:0] dep_chan_data_235_227;
    wire token_235_227;
    wire dep_chan_vld_322_227;
    wire [351:0] dep_chan_data_322_227;
    wire token_322_227;
    wire [4:0] proc_228_data_FIFO_blk;
    wire [4:0] proc_228_data_PIPO_blk;
    wire [4:0] proc_228_start_FIFO_blk;
    wire [4:0] proc_228_TLF_FIFO_blk;
    wire [4:0] proc_228_input_sync_blk;
    wire [4:0] proc_228_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_228;
    reg [4:0] proc_dep_vld_vec_228_reg;
    wire [4:0] in_chan_dep_vld_vec_228;
    wire [1759:0] in_chan_dep_data_vec_228;
    wire [4:0] token_in_vec_228;
    wire [4:0] out_chan_dep_vld_vec_228;
    wire [351:0] out_chan_dep_data_228;
    wire [4:0] token_out_vec_228;
    wire dl_detect_out_228;
    wire dep_chan_vld_220_228;
    wire [351:0] dep_chan_data_220_228;
    wire token_220_228;
    wire dep_chan_vld_227_228;
    wire [351:0] dep_chan_data_227_228;
    wire token_227_228;
    wire dep_chan_vld_229_228;
    wire [351:0] dep_chan_data_229_228;
    wire token_229_228;
    wire dep_chan_vld_236_228;
    wire [351:0] dep_chan_data_236_228;
    wire token_236_228;
    wire dep_chan_vld_330_228;
    wire [351:0] dep_chan_data_330_228;
    wire token_330_228;
    wire [4:0] proc_229_data_FIFO_blk;
    wire [4:0] proc_229_data_PIPO_blk;
    wire [4:0] proc_229_start_FIFO_blk;
    wire [4:0] proc_229_TLF_FIFO_blk;
    wire [4:0] proc_229_input_sync_blk;
    wire [4:0] proc_229_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_229;
    reg [4:0] proc_dep_vld_vec_229_reg;
    wire [4:0] in_chan_dep_vld_vec_229;
    wire [1759:0] in_chan_dep_data_vec_229;
    wire [4:0] token_in_vec_229;
    wire [4:0] out_chan_dep_vld_vec_229;
    wire [351:0] out_chan_dep_data_229;
    wire [4:0] token_out_vec_229;
    wire dl_detect_out_229;
    wire dep_chan_vld_221_229;
    wire [351:0] dep_chan_data_221_229;
    wire token_221_229;
    wire dep_chan_vld_228_229;
    wire [351:0] dep_chan_data_228_229;
    wire token_228_229;
    wire dep_chan_vld_237_229;
    wire [351:0] dep_chan_data_237_229;
    wire token_237_229;
    wire dep_chan_vld_265_229;
    wire [351:0] dep_chan_data_265_229;
    wire token_265_229;
    wire dep_chan_vld_338_229;
    wire [351:0] dep_chan_data_338_229;
    wire token_338_229;
    wire [4:0] proc_230_data_FIFO_blk;
    wire [4:0] proc_230_data_PIPO_blk;
    wire [4:0] proc_230_start_FIFO_blk;
    wire [4:0] proc_230_TLF_FIFO_blk;
    wire [4:0] proc_230_input_sync_blk;
    wire [4:0] proc_230_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_230;
    reg [4:0] proc_dep_vld_vec_230_reg;
    wire [4:0] in_chan_dep_vld_vec_230;
    wire [1759:0] in_chan_dep_data_vec_230;
    wire [4:0] token_in_vec_230;
    wire [4:0] out_chan_dep_vld_vec_230;
    wire [351:0] out_chan_dep_data_230;
    wire [4:0] token_out_vec_230;
    wire dl_detect_out_230;
    wire dep_chan_vld_184_230;
    wire [351:0] dep_chan_data_184_230;
    wire token_184_230;
    wire dep_chan_vld_222_230;
    wire [351:0] dep_chan_data_222_230;
    wire token_222_230;
    wire dep_chan_vld_231_230;
    wire [351:0] dep_chan_data_231_230;
    wire token_231_230;
    wire dep_chan_vld_238_230;
    wire [351:0] dep_chan_data_238_230;
    wire token_238_230;
    wire dep_chan_vld_281_230;
    wire [351:0] dep_chan_data_281_230;
    wire token_281_230;
    wire [4:0] proc_231_data_FIFO_blk;
    wire [4:0] proc_231_data_PIPO_blk;
    wire [4:0] proc_231_start_FIFO_blk;
    wire [4:0] proc_231_TLF_FIFO_blk;
    wire [4:0] proc_231_input_sync_blk;
    wire [4:0] proc_231_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_231;
    reg [4:0] proc_dep_vld_vec_231_reg;
    wire [4:0] in_chan_dep_vld_vec_231;
    wire [1759:0] in_chan_dep_data_vec_231;
    wire [4:0] token_in_vec_231;
    wire [4:0] out_chan_dep_vld_vec_231;
    wire [351:0] out_chan_dep_data_231;
    wire [4:0] token_out_vec_231;
    wire dl_detect_out_231;
    wire dep_chan_vld_223_231;
    wire [351:0] dep_chan_data_223_231;
    wire token_223_231;
    wire dep_chan_vld_230_231;
    wire [351:0] dep_chan_data_230_231;
    wire token_230_231;
    wire dep_chan_vld_232_231;
    wire [351:0] dep_chan_data_232_231;
    wire token_232_231;
    wire dep_chan_vld_239_231;
    wire [351:0] dep_chan_data_239_231;
    wire token_239_231;
    wire dep_chan_vld_289_231;
    wire [351:0] dep_chan_data_289_231;
    wire token_289_231;
    wire [4:0] proc_232_data_FIFO_blk;
    wire [4:0] proc_232_data_PIPO_blk;
    wire [4:0] proc_232_start_FIFO_blk;
    wire [4:0] proc_232_TLF_FIFO_blk;
    wire [4:0] proc_232_input_sync_blk;
    wire [4:0] proc_232_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_232;
    reg [4:0] proc_dep_vld_vec_232_reg;
    wire [4:0] in_chan_dep_vld_vec_232;
    wire [1759:0] in_chan_dep_data_vec_232;
    wire [4:0] token_in_vec_232;
    wire [4:0] out_chan_dep_vld_vec_232;
    wire [351:0] out_chan_dep_data_232;
    wire [4:0] token_out_vec_232;
    wire dl_detect_out_232;
    wire dep_chan_vld_224_232;
    wire [351:0] dep_chan_data_224_232;
    wire token_224_232;
    wire dep_chan_vld_231_232;
    wire [351:0] dep_chan_data_231_232;
    wire token_231_232;
    wire dep_chan_vld_233_232;
    wire [351:0] dep_chan_data_233_232;
    wire token_233_232;
    wire dep_chan_vld_240_232;
    wire [351:0] dep_chan_data_240_232;
    wire token_240_232;
    wire dep_chan_vld_297_232;
    wire [351:0] dep_chan_data_297_232;
    wire token_297_232;
    wire [4:0] proc_233_data_FIFO_blk;
    wire [4:0] proc_233_data_PIPO_blk;
    wire [4:0] proc_233_start_FIFO_blk;
    wire [4:0] proc_233_TLF_FIFO_blk;
    wire [4:0] proc_233_input_sync_blk;
    wire [4:0] proc_233_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_233;
    reg [4:0] proc_dep_vld_vec_233_reg;
    wire [4:0] in_chan_dep_vld_vec_233;
    wire [1759:0] in_chan_dep_data_vec_233;
    wire [4:0] token_in_vec_233;
    wire [4:0] out_chan_dep_vld_vec_233;
    wire [351:0] out_chan_dep_data_233;
    wire [4:0] token_out_vec_233;
    wire dl_detect_out_233;
    wire dep_chan_vld_225_233;
    wire [351:0] dep_chan_data_225_233;
    wire token_225_233;
    wire dep_chan_vld_232_233;
    wire [351:0] dep_chan_data_232_233;
    wire token_232_233;
    wire dep_chan_vld_234_233;
    wire [351:0] dep_chan_data_234_233;
    wire token_234_233;
    wire dep_chan_vld_241_233;
    wire [351:0] dep_chan_data_241_233;
    wire token_241_233;
    wire dep_chan_vld_305_233;
    wire [351:0] dep_chan_data_305_233;
    wire token_305_233;
    wire [4:0] proc_234_data_FIFO_blk;
    wire [4:0] proc_234_data_PIPO_blk;
    wire [4:0] proc_234_start_FIFO_blk;
    wire [4:0] proc_234_TLF_FIFO_blk;
    wire [4:0] proc_234_input_sync_blk;
    wire [4:0] proc_234_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_234;
    reg [4:0] proc_dep_vld_vec_234_reg;
    wire [4:0] in_chan_dep_vld_vec_234;
    wire [1759:0] in_chan_dep_data_vec_234;
    wire [4:0] token_in_vec_234;
    wire [4:0] out_chan_dep_vld_vec_234;
    wire [351:0] out_chan_dep_data_234;
    wire [4:0] token_out_vec_234;
    wire dl_detect_out_234;
    wire dep_chan_vld_226_234;
    wire [351:0] dep_chan_data_226_234;
    wire token_226_234;
    wire dep_chan_vld_233_234;
    wire [351:0] dep_chan_data_233_234;
    wire token_233_234;
    wire dep_chan_vld_235_234;
    wire [351:0] dep_chan_data_235_234;
    wire token_235_234;
    wire dep_chan_vld_242_234;
    wire [351:0] dep_chan_data_242_234;
    wire token_242_234;
    wire dep_chan_vld_313_234;
    wire [351:0] dep_chan_data_313_234;
    wire token_313_234;
    wire [4:0] proc_235_data_FIFO_blk;
    wire [4:0] proc_235_data_PIPO_blk;
    wire [4:0] proc_235_start_FIFO_blk;
    wire [4:0] proc_235_TLF_FIFO_blk;
    wire [4:0] proc_235_input_sync_blk;
    wire [4:0] proc_235_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_235;
    reg [4:0] proc_dep_vld_vec_235_reg;
    wire [4:0] in_chan_dep_vld_vec_235;
    wire [1759:0] in_chan_dep_data_vec_235;
    wire [4:0] token_in_vec_235;
    wire [4:0] out_chan_dep_vld_vec_235;
    wire [351:0] out_chan_dep_data_235;
    wire [4:0] token_out_vec_235;
    wire dl_detect_out_235;
    wire dep_chan_vld_227_235;
    wire [351:0] dep_chan_data_227_235;
    wire token_227_235;
    wire dep_chan_vld_234_235;
    wire [351:0] dep_chan_data_234_235;
    wire token_234_235;
    wire dep_chan_vld_236_235;
    wire [351:0] dep_chan_data_236_235;
    wire token_236_235;
    wire dep_chan_vld_243_235;
    wire [351:0] dep_chan_data_243_235;
    wire token_243_235;
    wire dep_chan_vld_321_235;
    wire [351:0] dep_chan_data_321_235;
    wire token_321_235;
    wire [4:0] proc_236_data_FIFO_blk;
    wire [4:0] proc_236_data_PIPO_blk;
    wire [4:0] proc_236_start_FIFO_blk;
    wire [4:0] proc_236_TLF_FIFO_blk;
    wire [4:0] proc_236_input_sync_blk;
    wire [4:0] proc_236_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_236;
    reg [4:0] proc_dep_vld_vec_236_reg;
    wire [4:0] in_chan_dep_vld_vec_236;
    wire [1759:0] in_chan_dep_data_vec_236;
    wire [4:0] token_in_vec_236;
    wire [4:0] out_chan_dep_vld_vec_236;
    wire [351:0] out_chan_dep_data_236;
    wire [4:0] token_out_vec_236;
    wire dl_detect_out_236;
    wire dep_chan_vld_228_236;
    wire [351:0] dep_chan_data_228_236;
    wire token_228_236;
    wire dep_chan_vld_235_236;
    wire [351:0] dep_chan_data_235_236;
    wire token_235_236;
    wire dep_chan_vld_237_236;
    wire [351:0] dep_chan_data_237_236;
    wire token_237_236;
    wire dep_chan_vld_244_236;
    wire [351:0] dep_chan_data_244_236;
    wire token_244_236;
    wire dep_chan_vld_329_236;
    wire [351:0] dep_chan_data_329_236;
    wire token_329_236;
    wire [4:0] proc_237_data_FIFO_blk;
    wire [4:0] proc_237_data_PIPO_blk;
    wire [4:0] proc_237_start_FIFO_blk;
    wire [4:0] proc_237_TLF_FIFO_blk;
    wire [4:0] proc_237_input_sync_blk;
    wire [4:0] proc_237_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_237;
    reg [4:0] proc_dep_vld_vec_237_reg;
    wire [4:0] in_chan_dep_vld_vec_237;
    wire [1759:0] in_chan_dep_data_vec_237;
    wire [4:0] token_in_vec_237;
    wire [4:0] out_chan_dep_vld_vec_237;
    wire [351:0] out_chan_dep_data_237;
    wire [4:0] token_out_vec_237;
    wire dl_detect_out_237;
    wire dep_chan_vld_229_237;
    wire [351:0] dep_chan_data_229_237;
    wire token_229_237;
    wire dep_chan_vld_236_237;
    wire [351:0] dep_chan_data_236_237;
    wire token_236_237;
    wire dep_chan_vld_245_237;
    wire [351:0] dep_chan_data_245_237;
    wire token_245_237;
    wire dep_chan_vld_266_237;
    wire [351:0] dep_chan_data_266_237;
    wire token_266_237;
    wire dep_chan_vld_337_237;
    wire [351:0] dep_chan_data_337_237;
    wire token_337_237;
    wire [4:0] proc_238_data_FIFO_blk;
    wire [4:0] proc_238_data_PIPO_blk;
    wire [4:0] proc_238_start_FIFO_blk;
    wire [4:0] proc_238_TLF_FIFO_blk;
    wire [4:0] proc_238_input_sync_blk;
    wire [4:0] proc_238_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_238;
    reg [4:0] proc_dep_vld_vec_238_reg;
    wire [4:0] in_chan_dep_vld_vec_238;
    wire [1759:0] in_chan_dep_data_vec_238;
    wire [4:0] token_in_vec_238;
    wire [4:0] out_chan_dep_vld_vec_238;
    wire [351:0] out_chan_dep_data_238;
    wire [4:0] token_out_vec_238;
    wire dl_detect_out_238;
    wire dep_chan_vld_185_238;
    wire [351:0] dep_chan_data_185_238;
    wire token_185_238;
    wire dep_chan_vld_230_238;
    wire [351:0] dep_chan_data_230_238;
    wire token_230_238;
    wire dep_chan_vld_239_238;
    wire [351:0] dep_chan_data_239_238;
    wire token_239_238;
    wire dep_chan_vld_246_238;
    wire [351:0] dep_chan_data_246_238;
    wire token_246_238;
    wire dep_chan_vld_280_238;
    wire [351:0] dep_chan_data_280_238;
    wire token_280_238;
    wire [4:0] proc_239_data_FIFO_blk;
    wire [4:0] proc_239_data_PIPO_blk;
    wire [4:0] proc_239_start_FIFO_blk;
    wire [4:0] proc_239_TLF_FIFO_blk;
    wire [4:0] proc_239_input_sync_blk;
    wire [4:0] proc_239_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_239;
    reg [4:0] proc_dep_vld_vec_239_reg;
    wire [4:0] in_chan_dep_vld_vec_239;
    wire [1759:0] in_chan_dep_data_vec_239;
    wire [4:0] token_in_vec_239;
    wire [4:0] out_chan_dep_vld_vec_239;
    wire [351:0] out_chan_dep_data_239;
    wire [4:0] token_out_vec_239;
    wire dl_detect_out_239;
    wire dep_chan_vld_231_239;
    wire [351:0] dep_chan_data_231_239;
    wire token_231_239;
    wire dep_chan_vld_238_239;
    wire [351:0] dep_chan_data_238_239;
    wire token_238_239;
    wire dep_chan_vld_240_239;
    wire [351:0] dep_chan_data_240_239;
    wire token_240_239;
    wire dep_chan_vld_247_239;
    wire [351:0] dep_chan_data_247_239;
    wire token_247_239;
    wire dep_chan_vld_288_239;
    wire [351:0] dep_chan_data_288_239;
    wire token_288_239;
    wire [4:0] proc_240_data_FIFO_blk;
    wire [4:0] proc_240_data_PIPO_blk;
    wire [4:0] proc_240_start_FIFO_blk;
    wire [4:0] proc_240_TLF_FIFO_blk;
    wire [4:0] proc_240_input_sync_blk;
    wire [4:0] proc_240_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_240;
    reg [4:0] proc_dep_vld_vec_240_reg;
    wire [4:0] in_chan_dep_vld_vec_240;
    wire [1759:0] in_chan_dep_data_vec_240;
    wire [4:0] token_in_vec_240;
    wire [4:0] out_chan_dep_vld_vec_240;
    wire [351:0] out_chan_dep_data_240;
    wire [4:0] token_out_vec_240;
    wire dl_detect_out_240;
    wire dep_chan_vld_232_240;
    wire [351:0] dep_chan_data_232_240;
    wire token_232_240;
    wire dep_chan_vld_239_240;
    wire [351:0] dep_chan_data_239_240;
    wire token_239_240;
    wire dep_chan_vld_241_240;
    wire [351:0] dep_chan_data_241_240;
    wire token_241_240;
    wire dep_chan_vld_248_240;
    wire [351:0] dep_chan_data_248_240;
    wire token_248_240;
    wire dep_chan_vld_296_240;
    wire [351:0] dep_chan_data_296_240;
    wire token_296_240;
    wire [4:0] proc_241_data_FIFO_blk;
    wire [4:0] proc_241_data_PIPO_blk;
    wire [4:0] proc_241_start_FIFO_blk;
    wire [4:0] proc_241_TLF_FIFO_blk;
    wire [4:0] proc_241_input_sync_blk;
    wire [4:0] proc_241_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_241;
    reg [4:0] proc_dep_vld_vec_241_reg;
    wire [4:0] in_chan_dep_vld_vec_241;
    wire [1759:0] in_chan_dep_data_vec_241;
    wire [4:0] token_in_vec_241;
    wire [4:0] out_chan_dep_vld_vec_241;
    wire [351:0] out_chan_dep_data_241;
    wire [4:0] token_out_vec_241;
    wire dl_detect_out_241;
    wire dep_chan_vld_233_241;
    wire [351:0] dep_chan_data_233_241;
    wire token_233_241;
    wire dep_chan_vld_240_241;
    wire [351:0] dep_chan_data_240_241;
    wire token_240_241;
    wire dep_chan_vld_242_241;
    wire [351:0] dep_chan_data_242_241;
    wire token_242_241;
    wire dep_chan_vld_249_241;
    wire [351:0] dep_chan_data_249_241;
    wire token_249_241;
    wire dep_chan_vld_304_241;
    wire [351:0] dep_chan_data_304_241;
    wire token_304_241;
    wire [4:0] proc_242_data_FIFO_blk;
    wire [4:0] proc_242_data_PIPO_blk;
    wire [4:0] proc_242_start_FIFO_blk;
    wire [4:0] proc_242_TLF_FIFO_blk;
    wire [4:0] proc_242_input_sync_blk;
    wire [4:0] proc_242_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_242;
    reg [4:0] proc_dep_vld_vec_242_reg;
    wire [4:0] in_chan_dep_vld_vec_242;
    wire [1759:0] in_chan_dep_data_vec_242;
    wire [4:0] token_in_vec_242;
    wire [4:0] out_chan_dep_vld_vec_242;
    wire [351:0] out_chan_dep_data_242;
    wire [4:0] token_out_vec_242;
    wire dl_detect_out_242;
    wire dep_chan_vld_234_242;
    wire [351:0] dep_chan_data_234_242;
    wire token_234_242;
    wire dep_chan_vld_241_242;
    wire [351:0] dep_chan_data_241_242;
    wire token_241_242;
    wire dep_chan_vld_243_242;
    wire [351:0] dep_chan_data_243_242;
    wire token_243_242;
    wire dep_chan_vld_250_242;
    wire [351:0] dep_chan_data_250_242;
    wire token_250_242;
    wire dep_chan_vld_312_242;
    wire [351:0] dep_chan_data_312_242;
    wire token_312_242;
    wire [4:0] proc_243_data_FIFO_blk;
    wire [4:0] proc_243_data_PIPO_blk;
    wire [4:0] proc_243_start_FIFO_blk;
    wire [4:0] proc_243_TLF_FIFO_blk;
    wire [4:0] proc_243_input_sync_blk;
    wire [4:0] proc_243_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_243;
    reg [4:0] proc_dep_vld_vec_243_reg;
    wire [4:0] in_chan_dep_vld_vec_243;
    wire [1759:0] in_chan_dep_data_vec_243;
    wire [4:0] token_in_vec_243;
    wire [4:0] out_chan_dep_vld_vec_243;
    wire [351:0] out_chan_dep_data_243;
    wire [4:0] token_out_vec_243;
    wire dl_detect_out_243;
    wire dep_chan_vld_235_243;
    wire [351:0] dep_chan_data_235_243;
    wire token_235_243;
    wire dep_chan_vld_242_243;
    wire [351:0] dep_chan_data_242_243;
    wire token_242_243;
    wire dep_chan_vld_244_243;
    wire [351:0] dep_chan_data_244_243;
    wire token_244_243;
    wire dep_chan_vld_251_243;
    wire [351:0] dep_chan_data_251_243;
    wire token_251_243;
    wire dep_chan_vld_320_243;
    wire [351:0] dep_chan_data_320_243;
    wire token_320_243;
    wire [4:0] proc_244_data_FIFO_blk;
    wire [4:0] proc_244_data_PIPO_blk;
    wire [4:0] proc_244_start_FIFO_blk;
    wire [4:0] proc_244_TLF_FIFO_blk;
    wire [4:0] proc_244_input_sync_blk;
    wire [4:0] proc_244_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_244;
    reg [4:0] proc_dep_vld_vec_244_reg;
    wire [4:0] in_chan_dep_vld_vec_244;
    wire [1759:0] in_chan_dep_data_vec_244;
    wire [4:0] token_in_vec_244;
    wire [4:0] out_chan_dep_vld_vec_244;
    wire [351:0] out_chan_dep_data_244;
    wire [4:0] token_out_vec_244;
    wire dl_detect_out_244;
    wire dep_chan_vld_236_244;
    wire [351:0] dep_chan_data_236_244;
    wire token_236_244;
    wire dep_chan_vld_243_244;
    wire [351:0] dep_chan_data_243_244;
    wire token_243_244;
    wire dep_chan_vld_245_244;
    wire [351:0] dep_chan_data_245_244;
    wire token_245_244;
    wire dep_chan_vld_252_244;
    wire [351:0] dep_chan_data_252_244;
    wire token_252_244;
    wire dep_chan_vld_328_244;
    wire [351:0] dep_chan_data_328_244;
    wire token_328_244;
    wire [4:0] proc_245_data_FIFO_blk;
    wire [4:0] proc_245_data_PIPO_blk;
    wire [4:0] proc_245_start_FIFO_blk;
    wire [4:0] proc_245_TLF_FIFO_blk;
    wire [4:0] proc_245_input_sync_blk;
    wire [4:0] proc_245_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_245;
    reg [4:0] proc_dep_vld_vec_245_reg;
    wire [4:0] in_chan_dep_vld_vec_245;
    wire [1759:0] in_chan_dep_data_vec_245;
    wire [4:0] token_in_vec_245;
    wire [4:0] out_chan_dep_vld_vec_245;
    wire [351:0] out_chan_dep_data_245;
    wire [4:0] token_out_vec_245;
    wire dl_detect_out_245;
    wire dep_chan_vld_237_245;
    wire [351:0] dep_chan_data_237_245;
    wire token_237_245;
    wire dep_chan_vld_244_245;
    wire [351:0] dep_chan_data_244_245;
    wire token_244_245;
    wire dep_chan_vld_253_245;
    wire [351:0] dep_chan_data_253_245;
    wire token_253_245;
    wire dep_chan_vld_267_245;
    wire [351:0] dep_chan_data_267_245;
    wire token_267_245;
    wire dep_chan_vld_336_245;
    wire [351:0] dep_chan_data_336_245;
    wire token_336_245;
    wire [4:0] proc_246_data_FIFO_blk;
    wire [4:0] proc_246_data_PIPO_blk;
    wire [4:0] proc_246_start_FIFO_blk;
    wire [4:0] proc_246_TLF_FIFO_blk;
    wire [4:0] proc_246_input_sync_blk;
    wire [4:0] proc_246_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_246;
    reg [4:0] proc_dep_vld_vec_246_reg;
    wire [4:0] in_chan_dep_vld_vec_246;
    wire [1759:0] in_chan_dep_data_vec_246;
    wire [4:0] token_in_vec_246;
    wire [4:0] out_chan_dep_vld_vec_246;
    wire [351:0] out_chan_dep_data_246;
    wire [4:0] token_out_vec_246;
    wire dl_detect_out_246;
    wire dep_chan_vld_186_246;
    wire [351:0] dep_chan_data_186_246;
    wire token_186_246;
    wire dep_chan_vld_238_246;
    wire [351:0] dep_chan_data_238_246;
    wire token_238_246;
    wire dep_chan_vld_247_246;
    wire [351:0] dep_chan_data_247_246;
    wire token_247_246;
    wire dep_chan_vld_254_246;
    wire [351:0] dep_chan_data_254_246;
    wire token_254_246;
    wire dep_chan_vld_279_246;
    wire [351:0] dep_chan_data_279_246;
    wire token_279_246;
    wire [4:0] proc_247_data_FIFO_blk;
    wire [4:0] proc_247_data_PIPO_blk;
    wire [4:0] proc_247_start_FIFO_blk;
    wire [4:0] proc_247_TLF_FIFO_blk;
    wire [4:0] proc_247_input_sync_blk;
    wire [4:0] proc_247_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_247;
    reg [4:0] proc_dep_vld_vec_247_reg;
    wire [4:0] in_chan_dep_vld_vec_247;
    wire [1759:0] in_chan_dep_data_vec_247;
    wire [4:0] token_in_vec_247;
    wire [4:0] out_chan_dep_vld_vec_247;
    wire [351:0] out_chan_dep_data_247;
    wire [4:0] token_out_vec_247;
    wire dl_detect_out_247;
    wire dep_chan_vld_239_247;
    wire [351:0] dep_chan_data_239_247;
    wire token_239_247;
    wire dep_chan_vld_246_247;
    wire [351:0] dep_chan_data_246_247;
    wire token_246_247;
    wire dep_chan_vld_248_247;
    wire [351:0] dep_chan_data_248_247;
    wire token_248_247;
    wire dep_chan_vld_255_247;
    wire [351:0] dep_chan_data_255_247;
    wire token_255_247;
    wire dep_chan_vld_287_247;
    wire [351:0] dep_chan_data_287_247;
    wire token_287_247;
    wire [4:0] proc_248_data_FIFO_blk;
    wire [4:0] proc_248_data_PIPO_blk;
    wire [4:0] proc_248_start_FIFO_blk;
    wire [4:0] proc_248_TLF_FIFO_blk;
    wire [4:0] proc_248_input_sync_blk;
    wire [4:0] proc_248_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_248;
    reg [4:0] proc_dep_vld_vec_248_reg;
    wire [4:0] in_chan_dep_vld_vec_248;
    wire [1759:0] in_chan_dep_data_vec_248;
    wire [4:0] token_in_vec_248;
    wire [4:0] out_chan_dep_vld_vec_248;
    wire [351:0] out_chan_dep_data_248;
    wire [4:0] token_out_vec_248;
    wire dl_detect_out_248;
    wire dep_chan_vld_240_248;
    wire [351:0] dep_chan_data_240_248;
    wire token_240_248;
    wire dep_chan_vld_247_248;
    wire [351:0] dep_chan_data_247_248;
    wire token_247_248;
    wire dep_chan_vld_249_248;
    wire [351:0] dep_chan_data_249_248;
    wire token_249_248;
    wire dep_chan_vld_256_248;
    wire [351:0] dep_chan_data_256_248;
    wire token_256_248;
    wire dep_chan_vld_295_248;
    wire [351:0] dep_chan_data_295_248;
    wire token_295_248;
    wire [4:0] proc_249_data_FIFO_blk;
    wire [4:0] proc_249_data_PIPO_blk;
    wire [4:0] proc_249_start_FIFO_blk;
    wire [4:0] proc_249_TLF_FIFO_blk;
    wire [4:0] proc_249_input_sync_blk;
    wire [4:0] proc_249_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_249;
    reg [4:0] proc_dep_vld_vec_249_reg;
    wire [4:0] in_chan_dep_vld_vec_249;
    wire [1759:0] in_chan_dep_data_vec_249;
    wire [4:0] token_in_vec_249;
    wire [4:0] out_chan_dep_vld_vec_249;
    wire [351:0] out_chan_dep_data_249;
    wire [4:0] token_out_vec_249;
    wire dl_detect_out_249;
    wire dep_chan_vld_241_249;
    wire [351:0] dep_chan_data_241_249;
    wire token_241_249;
    wire dep_chan_vld_248_249;
    wire [351:0] dep_chan_data_248_249;
    wire token_248_249;
    wire dep_chan_vld_250_249;
    wire [351:0] dep_chan_data_250_249;
    wire token_250_249;
    wire dep_chan_vld_257_249;
    wire [351:0] dep_chan_data_257_249;
    wire token_257_249;
    wire dep_chan_vld_303_249;
    wire [351:0] dep_chan_data_303_249;
    wire token_303_249;
    wire [4:0] proc_250_data_FIFO_blk;
    wire [4:0] proc_250_data_PIPO_blk;
    wire [4:0] proc_250_start_FIFO_blk;
    wire [4:0] proc_250_TLF_FIFO_blk;
    wire [4:0] proc_250_input_sync_blk;
    wire [4:0] proc_250_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_250;
    reg [4:0] proc_dep_vld_vec_250_reg;
    wire [4:0] in_chan_dep_vld_vec_250;
    wire [1759:0] in_chan_dep_data_vec_250;
    wire [4:0] token_in_vec_250;
    wire [4:0] out_chan_dep_vld_vec_250;
    wire [351:0] out_chan_dep_data_250;
    wire [4:0] token_out_vec_250;
    wire dl_detect_out_250;
    wire dep_chan_vld_242_250;
    wire [351:0] dep_chan_data_242_250;
    wire token_242_250;
    wire dep_chan_vld_249_250;
    wire [351:0] dep_chan_data_249_250;
    wire token_249_250;
    wire dep_chan_vld_251_250;
    wire [351:0] dep_chan_data_251_250;
    wire token_251_250;
    wire dep_chan_vld_258_250;
    wire [351:0] dep_chan_data_258_250;
    wire token_258_250;
    wire dep_chan_vld_311_250;
    wire [351:0] dep_chan_data_311_250;
    wire token_311_250;
    wire [4:0] proc_251_data_FIFO_blk;
    wire [4:0] proc_251_data_PIPO_blk;
    wire [4:0] proc_251_start_FIFO_blk;
    wire [4:0] proc_251_TLF_FIFO_blk;
    wire [4:0] proc_251_input_sync_blk;
    wire [4:0] proc_251_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_251;
    reg [4:0] proc_dep_vld_vec_251_reg;
    wire [4:0] in_chan_dep_vld_vec_251;
    wire [1759:0] in_chan_dep_data_vec_251;
    wire [4:0] token_in_vec_251;
    wire [4:0] out_chan_dep_vld_vec_251;
    wire [351:0] out_chan_dep_data_251;
    wire [4:0] token_out_vec_251;
    wire dl_detect_out_251;
    wire dep_chan_vld_243_251;
    wire [351:0] dep_chan_data_243_251;
    wire token_243_251;
    wire dep_chan_vld_250_251;
    wire [351:0] dep_chan_data_250_251;
    wire token_250_251;
    wire dep_chan_vld_252_251;
    wire [351:0] dep_chan_data_252_251;
    wire token_252_251;
    wire dep_chan_vld_259_251;
    wire [351:0] dep_chan_data_259_251;
    wire token_259_251;
    wire dep_chan_vld_319_251;
    wire [351:0] dep_chan_data_319_251;
    wire token_319_251;
    wire [4:0] proc_252_data_FIFO_blk;
    wire [4:0] proc_252_data_PIPO_blk;
    wire [4:0] proc_252_start_FIFO_blk;
    wire [4:0] proc_252_TLF_FIFO_blk;
    wire [4:0] proc_252_input_sync_blk;
    wire [4:0] proc_252_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_252;
    reg [4:0] proc_dep_vld_vec_252_reg;
    wire [4:0] in_chan_dep_vld_vec_252;
    wire [1759:0] in_chan_dep_data_vec_252;
    wire [4:0] token_in_vec_252;
    wire [4:0] out_chan_dep_vld_vec_252;
    wire [351:0] out_chan_dep_data_252;
    wire [4:0] token_out_vec_252;
    wire dl_detect_out_252;
    wire dep_chan_vld_244_252;
    wire [351:0] dep_chan_data_244_252;
    wire token_244_252;
    wire dep_chan_vld_251_252;
    wire [351:0] dep_chan_data_251_252;
    wire token_251_252;
    wire dep_chan_vld_253_252;
    wire [351:0] dep_chan_data_253_252;
    wire token_253_252;
    wire dep_chan_vld_260_252;
    wire [351:0] dep_chan_data_260_252;
    wire token_260_252;
    wire dep_chan_vld_327_252;
    wire [351:0] dep_chan_data_327_252;
    wire token_327_252;
    wire [4:0] proc_253_data_FIFO_blk;
    wire [4:0] proc_253_data_PIPO_blk;
    wire [4:0] proc_253_start_FIFO_blk;
    wire [4:0] proc_253_TLF_FIFO_blk;
    wire [4:0] proc_253_input_sync_blk;
    wire [4:0] proc_253_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_253;
    reg [4:0] proc_dep_vld_vec_253_reg;
    wire [4:0] in_chan_dep_vld_vec_253;
    wire [1759:0] in_chan_dep_data_vec_253;
    wire [4:0] token_in_vec_253;
    wire [4:0] out_chan_dep_vld_vec_253;
    wire [351:0] out_chan_dep_data_253;
    wire [4:0] token_out_vec_253;
    wire dl_detect_out_253;
    wire dep_chan_vld_245_253;
    wire [351:0] dep_chan_data_245_253;
    wire token_245_253;
    wire dep_chan_vld_252_253;
    wire [351:0] dep_chan_data_252_253;
    wire token_252_253;
    wire dep_chan_vld_261_253;
    wire [351:0] dep_chan_data_261_253;
    wire token_261_253;
    wire dep_chan_vld_268_253;
    wire [351:0] dep_chan_data_268_253;
    wire token_268_253;
    wire dep_chan_vld_335_253;
    wire [351:0] dep_chan_data_335_253;
    wire token_335_253;
    wire [4:0] proc_254_data_FIFO_blk;
    wire [4:0] proc_254_data_PIPO_blk;
    wire [4:0] proc_254_start_FIFO_blk;
    wire [4:0] proc_254_TLF_FIFO_blk;
    wire [4:0] proc_254_input_sync_blk;
    wire [4:0] proc_254_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_254;
    reg [4:0] proc_dep_vld_vec_254_reg;
    wire [4:0] in_chan_dep_vld_vec_254;
    wire [1759:0] in_chan_dep_data_vec_254;
    wire [4:0] token_in_vec_254;
    wire [4:0] out_chan_dep_vld_vec_254;
    wire [351:0] out_chan_dep_data_254;
    wire [4:0] token_out_vec_254;
    wire dl_detect_out_254;
    wire dep_chan_vld_187_254;
    wire [351:0] dep_chan_data_187_254;
    wire token_187_254;
    wire dep_chan_vld_246_254;
    wire [351:0] dep_chan_data_246_254;
    wire token_246_254;
    wire dep_chan_vld_255_254;
    wire [351:0] dep_chan_data_255_254;
    wire token_255_254;
    wire dep_chan_vld_270_254;
    wire [351:0] dep_chan_data_270_254;
    wire token_270_254;
    wire dep_chan_vld_278_254;
    wire [351:0] dep_chan_data_278_254;
    wire token_278_254;
    wire [4:0] proc_255_data_FIFO_blk;
    wire [4:0] proc_255_data_PIPO_blk;
    wire [4:0] proc_255_start_FIFO_blk;
    wire [4:0] proc_255_TLF_FIFO_blk;
    wire [4:0] proc_255_input_sync_blk;
    wire [4:0] proc_255_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_255;
    reg [4:0] proc_dep_vld_vec_255_reg;
    wire [4:0] in_chan_dep_vld_vec_255;
    wire [1759:0] in_chan_dep_data_vec_255;
    wire [4:0] token_in_vec_255;
    wire [4:0] out_chan_dep_vld_vec_255;
    wire [351:0] out_chan_dep_data_255;
    wire [4:0] token_out_vec_255;
    wire dl_detect_out_255;
    wire dep_chan_vld_247_255;
    wire [351:0] dep_chan_data_247_255;
    wire token_247_255;
    wire dep_chan_vld_254_255;
    wire [351:0] dep_chan_data_254_255;
    wire token_254_255;
    wire dep_chan_vld_256_255;
    wire [351:0] dep_chan_data_256_255;
    wire token_256_255;
    wire dep_chan_vld_271_255;
    wire [351:0] dep_chan_data_271_255;
    wire token_271_255;
    wire dep_chan_vld_286_255;
    wire [351:0] dep_chan_data_286_255;
    wire token_286_255;
    wire [4:0] proc_256_data_FIFO_blk;
    wire [4:0] proc_256_data_PIPO_blk;
    wire [4:0] proc_256_start_FIFO_blk;
    wire [4:0] proc_256_TLF_FIFO_blk;
    wire [4:0] proc_256_input_sync_blk;
    wire [4:0] proc_256_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_256;
    reg [4:0] proc_dep_vld_vec_256_reg;
    wire [4:0] in_chan_dep_vld_vec_256;
    wire [1759:0] in_chan_dep_data_vec_256;
    wire [4:0] token_in_vec_256;
    wire [4:0] out_chan_dep_vld_vec_256;
    wire [351:0] out_chan_dep_data_256;
    wire [4:0] token_out_vec_256;
    wire dl_detect_out_256;
    wire dep_chan_vld_248_256;
    wire [351:0] dep_chan_data_248_256;
    wire token_248_256;
    wire dep_chan_vld_255_256;
    wire [351:0] dep_chan_data_255_256;
    wire token_255_256;
    wire dep_chan_vld_257_256;
    wire [351:0] dep_chan_data_257_256;
    wire token_257_256;
    wire dep_chan_vld_272_256;
    wire [351:0] dep_chan_data_272_256;
    wire token_272_256;
    wire dep_chan_vld_294_256;
    wire [351:0] dep_chan_data_294_256;
    wire token_294_256;
    wire [4:0] proc_257_data_FIFO_blk;
    wire [4:0] proc_257_data_PIPO_blk;
    wire [4:0] proc_257_start_FIFO_blk;
    wire [4:0] proc_257_TLF_FIFO_blk;
    wire [4:0] proc_257_input_sync_blk;
    wire [4:0] proc_257_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_257;
    reg [4:0] proc_dep_vld_vec_257_reg;
    wire [4:0] in_chan_dep_vld_vec_257;
    wire [1759:0] in_chan_dep_data_vec_257;
    wire [4:0] token_in_vec_257;
    wire [4:0] out_chan_dep_vld_vec_257;
    wire [351:0] out_chan_dep_data_257;
    wire [4:0] token_out_vec_257;
    wire dl_detect_out_257;
    wire dep_chan_vld_249_257;
    wire [351:0] dep_chan_data_249_257;
    wire token_249_257;
    wire dep_chan_vld_256_257;
    wire [351:0] dep_chan_data_256_257;
    wire token_256_257;
    wire dep_chan_vld_258_257;
    wire [351:0] dep_chan_data_258_257;
    wire token_258_257;
    wire dep_chan_vld_273_257;
    wire [351:0] dep_chan_data_273_257;
    wire token_273_257;
    wire dep_chan_vld_302_257;
    wire [351:0] dep_chan_data_302_257;
    wire token_302_257;
    wire [4:0] proc_258_data_FIFO_blk;
    wire [4:0] proc_258_data_PIPO_blk;
    wire [4:0] proc_258_start_FIFO_blk;
    wire [4:0] proc_258_TLF_FIFO_blk;
    wire [4:0] proc_258_input_sync_blk;
    wire [4:0] proc_258_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_258;
    reg [4:0] proc_dep_vld_vec_258_reg;
    wire [4:0] in_chan_dep_vld_vec_258;
    wire [1759:0] in_chan_dep_data_vec_258;
    wire [4:0] token_in_vec_258;
    wire [4:0] out_chan_dep_vld_vec_258;
    wire [351:0] out_chan_dep_data_258;
    wire [4:0] token_out_vec_258;
    wire dl_detect_out_258;
    wire dep_chan_vld_250_258;
    wire [351:0] dep_chan_data_250_258;
    wire token_250_258;
    wire dep_chan_vld_257_258;
    wire [351:0] dep_chan_data_257_258;
    wire token_257_258;
    wire dep_chan_vld_259_258;
    wire [351:0] dep_chan_data_259_258;
    wire token_259_258;
    wire dep_chan_vld_274_258;
    wire [351:0] dep_chan_data_274_258;
    wire token_274_258;
    wire dep_chan_vld_310_258;
    wire [351:0] dep_chan_data_310_258;
    wire token_310_258;
    wire [4:0] proc_259_data_FIFO_blk;
    wire [4:0] proc_259_data_PIPO_blk;
    wire [4:0] proc_259_start_FIFO_blk;
    wire [4:0] proc_259_TLF_FIFO_blk;
    wire [4:0] proc_259_input_sync_blk;
    wire [4:0] proc_259_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_259;
    reg [4:0] proc_dep_vld_vec_259_reg;
    wire [4:0] in_chan_dep_vld_vec_259;
    wire [1759:0] in_chan_dep_data_vec_259;
    wire [4:0] token_in_vec_259;
    wire [4:0] out_chan_dep_vld_vec_259;
    wire [351:0] out_chan_dep_data_259;
    wire [4:0] token_out_vec_259;
    wire dl_detect_out_259;
    wire dep_chan_vld_251_259;
    wire [351:0] dep_chan_data_251_259;
    wire token_251_259;
    wire dep_chan_vld_258_259;
    wire [351:0] dep_chan_data_258_259;
    wire token_258_259;
    wire dep_chan_vld_260_259;
    wire [351:0] dep_chan_data_260_259;
    wire token_260_259;
    wire dep_chan_vld_275_259;
    wire [351:0] dep_chan_data_275_259;
    wire token_275_259;
    wire dep_chan_vld_318_259;
    wire [351:0] dep_chan_data_318_259;
    wire token_318_259;
    wire [4:0] proc_260_data_FIFO_blk;
    wire [4:0] proc_260_data_PIPO_blk;
    wire [4:0] proc_260_start_FIFO_blk;
    wire [4:0] proc_260_TLF_FIFO_blk;
    wire [4:0] proc_260_input_sync_blk;
    wire [4:0] proc_260_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_260;
    reg [4:0] proc_dep_vld_vec_260_reg;
    wire [4:0] in_chan_dep_vld_vec_260;
    wire [1759:0] in_chan_dep_data_vec_260;
    wire [4:0] token_in_vec_260;
    wire [4:0] out_chan_dep_vld_vec_260;
    wire [351:0] out_chan_dep_data_260;
    wire [4:0] token_out_vec_260;
    wire dl_detect_out_260;
    wire dep_chan_vld_252_260;
    wire [351:0] dep_chan_data_252_260;
    wire token_252_260;
    wire dep_chan_vld_259_260;
    wire [351:0] dep_chan_data_259_260;
    wire token_259_260;
    wire dep_chan_vld_261_260;
    wire [351:0] dep_chan_data_261_260;
    wire token_261_260;
    wire dep_chan_vld_276_260;
    wire [351:0] dep_chan_data_276_260;
    wire token_276_260;
    wire dep_chan_vld_326_260;
    wire [351:0] dep_chan_data_326_260;
    wire token_326_260;
    wire [4:0] proc_261_data_FIFO_blk;
    wire [4:0] proc_261_data_PIPO_blk;
    wire [4:0] proc_261_start_FIFO_blk;
    wire [4:0] proc_261_TLF_FIFO_blk;
    wire [4:0] proc_261_input_sync_blk;
    wire [4:0] proc_261_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_261;
    reg [4:0] proc_dep_vld_vec_261_reg;
    wire [4:0] in_chan_dep_vld_vec_261;
    wire [1759:0] in_chan_dep_data_vec_261;
    wire [4:0] token_in_vec_261;
    wire [4:0] out_chan_dep_vld_vec_261;
    wire [351:0] out_chan_dep_data_261;
    wire [4:0] token_out_vec_261;
    wire dl_detect_out_261;
    wire dep_chan_vld_253_261;
    wire [351:0] dep_chan_data_253_261;
    wire token_253_261;
    wire dep_chan_vld_260_261;
    wire [351:0] dep_chan_data_260_261;
    wire token_260_261;
    wire dep_chan_vld_269_261;
    wire [351:0] dep_chan_data_269_261;
    wire token_269_261;
    wire dep_chan_vld_277_261;
    wire [351:0] dep_chan_data_277_261;
    wire token_277_261;
    wire dep_chan_vld_334_261;
    wire [351:0] dep_chan_data_334_261;
    wire token_334_261;
    wire [16:0] proc_262_data_FIFO_blk;
    wire [16:0] proc_262_data_PIPO_blk;
    wire [16:0] proc_262_start_FIFO_blk;
    wire [16:0] proc_262_TLF_FIFO_blk;
    wire [16:0] proc_262_input_sync_blk;
    wire [16:0] proc_262_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_262;
    reg [16:0] proc_dep_vld_vec_262_reg;
    wire [16:0] in_chan_dep_vld_vec_262;
    wire [5983:0] in_chan_dep_data_vec_262;
    wire [16:0] token_in_vec_262;
    wire [16:0] out_chan_dep_vld_vec_262;
    wire [351:0] out_chan_dep_data_262;
    wire [16:0] token_out_vec_262;
    wire dl_detect_out_262;
    wire dep_chan_vld_205_262;
    wire [351:0] dep_chan_data_205_262;
    wire token_205_262;
    wire dep_chan_vld_263_262;
    wire [351:0] dep_chan_data_263_262;
    wire token_263_262;
    wire dep_chan_vld_264_262;
    wire [351:0] dep_chan_data_264_262;
    wire token_264_262;
    wire dep_chan_vld_265_262;
    wire [351:0] dep_chan_data_265_262;
    wire token_265_262;
    wire dep_chan_vld_266_262;
    wire [351:0] dep_chan_data_266_262;
    wire token_266_262;
    wire dep_chan_vld_267_262;
    wire [351:0] dep_chan_data_267_262;
    wire token_267_262;
    wire dep_chan_vld_268_262;
    wire [351:0] dep_chan_data_268_262;
    wire token_268_262;
    wire dep_chan_vld_269_262;
    wire [351:0] dep_chan_data_269_262;
    wire token_269_262;
    wire dep_chan_vld_270_262;
    wire [351:0] dep_chan_data_270_262;
    wire token_270_262;
    wire dep_chan_vld_271_262;
    wire [351:0] dep_chan_data_271_262;
    wire token_271_262;
    wire dep_chan_vld_272_262;
    wire [351:0] dep_chan_data_272_262;
    wire token_272_262;
    wire dep_chan_vld_273_262;
    wire [351:0] dep_chan_data_273_262;
    wire token_273_262;
    wire dep_chan_vld_274_262;
    wire [351:0] dep_chan_data_274_262;
    wire token_274_262;
    wire dep_chan_vld_275_262;
    wire [351:0] dep_chan_data_275_262;
    wire token_275_262;
    wire dep_chan_vld_276_262;
    wire [351:0] dep_chan_data_276_262;
    wire token_276_262;
    wire dep_chan_vld_277_262;
    wire [351:0] dep_chan_data_277_262;
    wire token_277_262;
    wire dep_chan_vld_351_262;
    wire [351:0] dep_chan_data_351_262;
    wire token_351_262;
    wire [16:0] proc_263_data_FIFO_blk;
    wire [16:0] proc_263_data_PIPO_blk;
    wire [16:0] proc_263_start_FIFO_blk;
    wire [16:0] proc_263_TLF_FIFO_blk;
    wire [16:0] proc_263_input_sync_blk;
    wire [16:0] proc_263_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_263;
    reg [16:0] proc_dep_vld_vec_263_reg;
    wire [16:0] in_chan_dep_vld_vec_263;
    wire [5983:0] in_chan_dep_data_vec_263;
    wire [16:0] token_in_vec_263;
    wire [16:0] out_chan_dep_vld_vec_263;
    wire [351:0] out_chan_dep_data_263;
    wire [16:0] token_out_vec_263;
    wire dl_detect_out_263;
    wire dep_chan_vld_213_263;
    wire [351:0] dep_chan_data_213_263;
    wire token_213_263;
    wire dep_chan_vld_262_263;
    wire [351:0] dep_chan_data_262_263;
    wire token_262_263;
    wire dep_chan_vld_264_263;
    wire [351:0] dep_chan_data_264_263;
    wire token_264_263;
    wire dep_chan_vld_265_263;
    wire [351:0] dep_chan_data_265_263;
    wire token_265_263;
    wire dep_chan_vld_266_263;
    wire [351:0] dep_chan_data_266_263;
    wire token_266_263;
    wire dep_chan_vld_267_263;
    wire [351:0] dep_chan_data_267_263;
    wire token_267_263;
    wire dep_chan_vld_268_263;
    wire [351:0] dep_chan_data_268_263;
    wire token_268_263;
    wire dep_chan_vld_269_263;
    wire [351:0] dep_chan_data_269_263;
    wire token_269_263;
    wire dep_chan_vld_270_263;
    wire [351:0] dep_chan_data_270_263;
    wire token_270_263;
    wire dep_chan_vld_271_263;
    wire [351:0] dep_chan_data_271_263;
    wire token_271_263;
    wire dep_chan_vld_272_263;
    wire [351:0] dep_chan_data_272_263;
    wire token_272_263;
    wire dep_chan_vld_273_263;
    wire [351:0] dep_chan_data_273_263;
    wire token_273_263;
    wire dep_chan_vld_274_263;
    wire [351:0] dep_chan_data_274_263;
    wire token_274_263;
    wire dep_chan_vld_275_263;
    wire [351:0] dep_chan_data_275_263;
    wire token_275_263;
    wire dep_chan_vld_276_263;
    wire [351:0] dep_chan_data_276_263;
    wire token_276_263;
    wire dep_chan_vld_277_263;
    wire [351:0] dep_chan_data_277_263;
    wire token_277_263;
    wire dep_chan_vld_351_263;
    wire [351:0] dep_chan_data_351_263;
    wire token_351_263;
    wire [16:0] proc_264_data_FIFO_blk;
    wire [16:0] proc_264_data_PIPO_blk;
    wire [16:0] proc_264_start_FIFO_blk;
    wire [16:0] proc_264_TLF_FIFO_blk;
    wire [16:0] proc_264_input_sync_blk;
    wire [16:0] proc_264_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_264;
    reg [16:0] proc_dep_vld_vec_264_reg;
    wire [16:0] in_chan_dep_vld_vec_264;
    wire [5983:0] in_chan_dep_data_vec_264;
    wire [16:0] token_in_vec_264;
    wire [16:0] out_chan_dep_vld_vec_264;
    wire [351:0] out_chan_dep_data_264;
    wire [16:0] token_out_vec_264;
    wire dl_detect_out_264;
    wire dep_chan_vld_221_264;
    wire [351:0] dep_chan_data_221_264;
    wire token_221_264;
    wire dep_chan_vld_262_264;
    wire [351:0] dep_chan_data_262_264;
    wire token_262_264;
    wire dep_chan_vld_263_264;
    wire [351:0] dep_chan_data_263_264;
    wire token_263_264;
    wire dep_chan_vld_265_264;
    wire [351:0] dep_chan_data_265_264;
    wire token_265_264;
    wire dep_chan_vld_266_264;
    wire [351:0] dep_chan_data_266_264;
    wire token_266_264;
    wire dep_chan_vld_267_264;
    wire [351:0] dep_chan_data_267_264;
    wire token_267_264;
    wire dep_chan_vld_268_264;
    wire [351:0] dep_chan_data_268_264;
    wire token_268_264;
    wire dep_chan_vld_269_264;
    wire [351:0] dep_chan_data_269_264;
    wire token_269_264;
    wire dep_chan_vld_270_264;
    wire [351:0] dep_chan_data_270_264;
    wire token_270_264;
    wire dep_chan_vld_271_264;
    wire [351:0] dep_chan_data_271_264;
    wire token_271_264;
    wire dep_chan_vld_272_264;
    wire [351:0] dep_chan_data_272_264;
    wire token_272_264;
    wire dep_chan_vld_273_264;
    wire [351:0] dep_chan_data_273_264;
    wire token_273_264;
    wire dep_chan_vld_274_264;
    wire [351:0] dep_chan_data_274_264;
    wire token_274_264;
    wire dep_chan_vld_275_264;
    wire [351:0] dep_chan_data_275_264;
    wire token_275_264;
    wire dep_chan_vld_276_264;
    wire [351:0] dep_chan_data_276_264;
    wire token_276_264;
    wire dep_chan_vld_277_264;
    wire [351:0] dep_chan_data_277_264;
    wire token_277_264;
    wire dep_chan_vld_351_264;
    wire [351:0] dep_chan_data_351_264;
    wire token_351_264;
    wire [16:0] proc_265_data_FIFO_blk;
    wire [16:0] proc_265_data_PIPO_blk;
    wire [16:0] proc_265_start_FIFO_blk;
    wire [16:0] proc_265_TLF_FIFO_blk;
    wire [16:0] proc_265_input_sync_blk;
    wire [16:0] proc_265_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_265;
    reg [16:0] proc_dep_vld_vec_265_reg;
    wire [16:0] in_chan_dep_vld_vec_265;
    wire [5983:0] in_chan_dep_data_vec_265;
    wire [16:0] token_in_vec_265;
    wire [16:0] out_chan_dep_vld_vec_265;
    wire [351:0] out_chan_dep_data_265;
    wire [16:0] token_out_vec_265;
    wire dl_detect_out_265;
    wire dep_chan_vld_229_265;
    wire [351:0] dep_chan_data_229_265;
    wire token_229_265;
    wire dep_chan_vld_262_265;
    wire [351:0] dep_chan_data_262_265;
    wire token_262_265;
    wire dep_chan_vld_263_265;
    wire [351:0] dep_chan_data_263_265;
    wire token_263_265;
    wire dep_chan_vld_264_265;
    wire [351:0] dep_chan_data_264_265;
    wire token_264_265;
    wire dep_chan_vld_266_265;
    wire [351:0] dep_chan_data_266_265;
    wire token_266_265;
    wire dep_chan_vld_267_265;
    wire [351:0] dep_chan_data_267_265;
    wire token_267_265;
    wire dep_chan_vld_268_265;
    wire [351:0] dep_chan_data_268_265;
    wire token_268_265;
    wire dep_chan_vld_269_265;
    wire [351:0] dep_chan_data_269_265;
    wire token_269_265;
    wire dep_chan_vld_270_265;
    wire [351:0] dep_chan_data_270_265;
    wire token_270_265;
    wire dep_chan_vld_271_265;
    wire [351:0] dep_chan_data_271_265;
    wire token_271_265;
    wire dep_chan_vld_272_265;
    wire [351:0] dep_chan_data_272_265;
    wire token_272_265;
    wire dep_chan_vld_273_265;
    wire [351:0] dep_chan_data_273_265;
    wire token_273_265;
    wire dep_chan_vld_274_265;
    wire [351:0] dep_chan_data_274_265;
    wire token_274_265;
    wire dep_chan_vld_275_265;
    wire [351:0] dep_chan_data_275_265;
    wire token_275_265;
    wire dep_chan_vld_276_265;
    wire [351:0] dep_chan_data_276_265;
    wire token_276_265;
    wire dep_chan_vld_277_265;
    wire [351:0] dep_chan_data_277_265;
    wire token_277_265;
    wire dep_chan_vld_351_265;
    wire [351:0] dep_chan_data_351_265;
    wire token_351_265;
    wire [16:0] proc_266_data_FIFO_blk;
    wire [16:0] proc_266_data_PIPO_blk;
    wire [16:0] proc_266_start_FIFO_blk;
    wire [16:0] proc_266_TLF_FIFO_blk;
    wire [16:0] proc_266_input_sync_blk;
    wire [16:0] proc_266_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_266;
    reg [16:0] proc_dep_vld_vec_266_reg;
    wire [16:0] in_chan_dep_vld_vec_266;
    wire [5983:0] in_chan_dep_data_vec_266;
    wire [16:0] token_in_vec_266;
    wire [16:0] out_chan_dep_vld_vec_266;
    wire [351:0] out_chan_dep_data_266;
    wire [16:0] token_out_vec_266;
    wire dl_detect_out_266;
    wire dep_chan_vld_237_266;
    wire [351:0] dep_chan_data_237_266;
    wire token_237_266;
    wire dep_chan_vld_262_266;
    wire [351:0] dep_chan_data_262_266;
    wire token_262_266;
    wire dep_chan_vld_263_266;
    wire [351:0] dep_chan_data_263_266;
    wire token_263_266;
    wire dep_chan_vld_264_266;
    wire [351:0] dep_chan_data_264_266;
    wire token_264_266;
    wire dep_chan_vld_265_266;
    wire [351:0] dep_chan_data_265_266;
    wire token_265_266;
    wire dep_chan_vld_267_266;
    wire [351:0] dep_chan_data_267_266;
    wire token_267_266;
    wire dep_chan_vld_268_266;
    wire [351:0] dep_chan_data_268_266;
    wire token_268_266;
    wire dep_chan_vld_269_266;
    wire [351:0] dep_chan_data_269_266;
    wire token_269_266;
    wire dep_chan_vld_270_266;
    wire [351:0] dep_chan_data_270_266;
    wire token_270_266;
    wire dep_chan_vld_271_266;
    wire [351:0] dep_chan_data_271_266;
    wire token_271_266;
    wire dep_chan_vld_272_266;
    wire [351:0] dep_chan_data_272_266;
    wire token_272_266;
    wire dep_chan_vld_273_266;
    wire [351:0] dep_chan_data_273_266;
    wire token_273_266;
    wire dep_chan_vld_274_266;
    wire [351:0] dep_chan_data_274_266;
    wire token_274_266;
    wire dep_chan_vld_275_266;
    wire [351:0] dep_chan_data_275_266;
    wire token_275_266;
    wire dep_chan_vld_276_266;
    wire [351:0] dep_chan_data_276_266;
    wire token_276_266;
    wire dep_chan_vld_277_266;
    wire [351:0] dep_chan_data_277_266;
    wire token_277_266;
    wire dep_chan_vld_351_266;
    wire [351:0] dep_chan_data_351_266;
    wire token_351_266;
    wire [16:0] proc_267_data_FIFO_blk;
    wire [16:0] proc_267_data_PIPO_blk;
    wire [16:0] proc_267_start_FIFO_blk;
    wire [16:0] proc_267_TLF_FIFO_blk;
    wire [16:0] proc_267_input_sync_blk;
    wire [16:0] proc_267_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_267;
    reg [16:0] proc_dep_vld_vec_267_reg;
    wire [16:0] in_chan_dep_vld_vec_267;
    wire [5983:0] in_chan_dep_data_vec_267;
    wire [16:0] token_in_vec_267;
    wire [16:0] out_chan_dep_vld_vec_267;
    wire [351:0] out_chan_dep_data_267;
    wire [16:0] token_out_vec_267;
    wire dl_detect_out_267;
    wire dep_chan_vld_245_267;
    wire [351:0] dep_chan_data_245_267;
    wire token_245_267;
    wire dep_chan_vld_262_267;
    wire [351:0] dep_chan_data_262_267;
    wire token_262_267;
    wire dep_chan_vld_263_267;
    wire [351:0] dep_chan_data_263_267;
    wire token_263_267;
    wire dep_chan_vld_264_267;
    wire [351:0] dep_chan_data_264_267;
    wire token_264_267;
    wire dep_chan_vld_265_267;
    wire [351:0] dep_chan_data_265_267;
    wire token_265_267;
    wire dep_chan_vld_266_267;
    wire [351:0] dep_chan_data_266_267;
    wire token_266_267;
    wire dep_chan_vld_268_267;
    wire [351:0] dep_chan_data_268_267;
    wire token_268_267;
    wire dep_chan_vld_269_267;
    wire [351:0] dep_chan_data_269_267;
    wire token_269_267;
    wire dep_chan_vld_270_267;
    wire [351:0] dep_chan_data_270_267;
    wire token_270_267;
    wire dep_chan_vld_271_267;
    wire [351:0] dep_chan_data_271_267;
    wire token_271_267;
    wire dep_chan_vld_272_267;
    wire [351:0] dep_chan_data_272_267;
    wire token_272_267;
    wire dep_chan_vld_273_267;
    wire [351:0] dep_chan_data_273_267;
    wire token_273_267;
    wire dep_chan_vld_274_267;
    wire [351:0] dep_chan_data_274_267;
    wire token_274_267;
    wire dep_chan_vld_275_267;
    wire [351:0] dep_chan_data_275_267;
    wire token_275_267;
    wire dep_chan_vld_276_267;
    wire [351:0] dep_chan_data_276_267;
    wire token_276_267;
    wire dep_chan_vld_277_267;
    wire [351:0] dep_chan_data_277_267;
    wire token_277_267;
    wire dep_chan_vld_351_267;
    wire [351:0] dep_chan_data_351_267;
    wire token_351_267;
    wire [16:0] proc_268_data_FIFO_blk;
    wire [16:0] proc_268_data_PIPO_blk;
    wire [16:0] proc_268_start_FIFO_blk;
    wire [16:0] proc_268_TLF_FIFO_blk;
    wire [16:0] proc_268_input_sync_blk;
    wire [16:0] proc_268_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_268;
    reg [16:0] proc_dep_vld_vec_268_reg;
    wire [16:0] in_chan_dep_vld_vec_268;
    wire [5983:0] in_chan_dep_data_vec_268;
    wire [16:0] token_in_vec_268;
    wire [16:0] out_chan_dep_vld_vec_268;
    wire [351:0] out_chan_dep_data_268;
    wire [16:0] token_out_vec_268;
    wire dl_detect_out_268;
    wire dep_chan_vld_253_268;
    wire [351:0] dep_chan_data_253_268;
    wire token_253_268;
    wire dep_chan_vld_262_268;
    wire [351:0] dep_chan_data_262_268;
    wire token_262_268;
    wire dep_chan_vld_263_268;
    wire [351:0] dep_chan_data_263_268;
    wire token_263_268;
    wire dep_chan_vld_264_268;
    wire [351:0] dep_chan_data_264_268;
    wire token_264_268;
    wire dep_chan_vld_265_268;
    wire [351:0] dep_chan_data_265_268;
    wire token_265_268;
    wire dep_chan_vld_266_268;
    wire [351:0] dep_chan_data_266_268;
    wire token_266_268;
    wire dep_chan_vld_267_268;
    wire [351:0] dep_chan_data_267_268;
    wire token_267_268;
    wire dep_chan_vld_269_268;
    wire [351:0] dep_chan_data_269_268;
    wire token_269_268;
    wire dep_chan_vld_270_268;
    wire [351:0] dep_chan_data_270_268;
    wire token_270_268;
    wire dep_chan_vld_271_268;
    wire [351:0] dep_chan_data_271_268;
    wire token_271_268;
    wire dep_chan_vld_272_268;
    wire [351:0] dep_chan_data_272_268;
    wire token_272_268;
    wire dep_chan_vld_273_268;
    wire [351:0] dep_chan_data_273_268;
    wire token_273_268;
    wire dep_chan_vld_274_268;
    wire [351:0] dep_chan_data_274_268;
    wire token_274_268;
    wire dep_chan_vld_275_268;
    wire [351:0] dep_chan_data_275_268;
    wire token_275_268;
    wire dep_chan_vld_276_268;
    wire [351:0] dep_chan_data_276_268;
    wire token_276_268;
    wire dep_chan_vld_277_268;
    wire [351:0] dep_chan_data_277_268;
    wire token_277_268;
    wire dep_chan_vld_351_268;
    wire [351:0] dep_chan_data_351_268;
    wire token_351_268;
    wire [16:0] proc_269_data_FIFO_blk;
    wire [16:0] proc_269_data_PIPO_blk;
    wire [16:0] proc_269_start_FIFO_blk;
    wire [16:0] proc_269_TLF_FIFO_blk;
    wire [16:0] proc_269_input_sync_blk;
    wire [16:0] proc_269_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_269;
    reg [16:0] proc_dep_vld_vec_269_reg;
    wire [16:0] in_chan_dep_vld_vec_269;
    wire [5983:0] in_chan_dep_data_vec_269;
    wire [16:0] token_in_vec_269;
    wire [16:0] out_chan_dep_vld_vec_269;
    wire [351:0] out_chan_dep_data_269;
    wire [16:0] token_out_vec_269;
    wire dl_detect_out_269;
    wire dep_chan_vld_261_269;
    wire [351:0] dep_chan_data_261_269;
    wire token_261_269;
    wire dep_chan_vld_262_269;
    wire [351:0] dep_chan_data_262_269;
    wire token_262_269;
    wire dep_chan_vld_263_269;
    wire [351:0] dep_chan_data_263_269;
    wire token_263_269;
    wire dep_chan_vld_264_269;
    wire [351:0] dep_chan_data_264_269;
    wire token_264_269;
    wire dep_chan_vld_265_269;
    wire [351:0] dep_chan_data_265_269;
    wire token_265_269;
    wire dep_chan_vld_266_269;
    wire [351:0] dep_chan_data_266_269;
    wire token_266_269;
    wire dep_chan_vld_267_269;
    wire [351:0] dep_chan_data_267_269;
    wire token_267_269;
    wire dep_chan_vld_268_269;
    wire [351:0] dep_chan_data_268_269;
    wire token_268_269;
    wire dep_chan_vld_270_269;
    wire [351:0] dep_chan_data_270_269;
    wire token_270_269;
    wire dep_chan_vld_271_269;
    wire [351:0] dep_chan_data_271_269;
    wire token_271_269;
    wire dep_chan_vld_272_269;
    wire [351:0] dep_chan_data_272_269;
    wire token_272_269;
    wire dep_chan_vld_273_269;
    wire [351:0] dep_chan_data_273_269;
    wire token_273_269;
    wire dep_chan_vld_274_269;
    wire [351:0] dep_chan_data_274_269;
    wire token_274_269;
    wire dep_chan_vld_275_269;
    wire [351:0] dep_chan_data_275_269;
    wire token_275_269;
    wire dep_chan_vld_276_269;
    wire [351:0] dep_chan_data_276_269;
    wire token_276_269;
    wire dep_chan_vld_277_269;
    wire [351:0] dep_chan_data_277_269;
    wire token_277_269;
    wire dep_chan_vld_351_269;
    wire [351:0] dep_chan_data_351_269;
    wire token_351_269;
    wire [16:0] proc_270_data_FIFO_blk;
    wire [16:0] proc_270_data_PIPO_blk;
    wire [16:0] proc_270_start_FIFO_blk;
    wire [16:0] proc_270_TLF_FIFO_blk;
    wire [16:0] proc_270_input_sync_blk;
    wire [16:0] proc_270_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_270;
    reg [16:0] proc_dep_vld_vec_270_reg;
    wire [16:0] in_chan_dep_vld_vec_270;
    wire [5983:0] in_chan_dep_data_vec_270;
    wire [16:0] token_in_vec_270;
    wire [16:0] out_chan_dep_vld_vec_270;
    wire [351:0] out_chan_dep_data_270;
    wire [16:0] token_out_vec_270;
    wire dl_detect_out_270;
    wire dep_chan_vld_254_270;
    wire [351:0] dep_chan_data_254_270;
    wire token_254_270;
    wire dep_chan_vld_262_270;
    wire [351:0] dep_chan_data_262_270;
    wire token_262_270;
    wire dep_chan_vld_263_270;
    wire [351:0] dep_chan_data_263_270;
    wire token_263_270;
    wire dep_chan_vld_264_270;
    wire [351:0] dep_chan_data_264_270;
    wire token_264_270;
    wire dep_chan_vld_265_270;
    wire [351:0] dep_chan_data_265_270;
    wire token_265_270;
    wire dep_chan_vld_266_270;
    wire [351:0] dep_chan_data_266_270;
    wire token_266_270;
    wire dep_chan_vld_267_270;
    wire [351:0] dep_chan_data_267_270;
    wire token_267_270;
    wire dep_chan_vld_268_270;
    wire [351:0] dep_chan_data_268_270;
    wire token_268_270;
    wire dep_chan_vld_269_270;
    wire [351:0] dep_chan_data_269_270;
    wire token_269_270;
    wire dep_chan_vld_271_270;
    wire [351:0] dep_chan_data_271_270;
    wire token_271_270;
    wire dep_chan_vld_272_270;
    wire [351:0] dep_chan_data_272_270;
    wire token_272_270;
    wire dep_chan_vld_273_270;
    wire [351:0] dep_chan_data_273_270;
    wire token_273_270;
    wire dep_chan_vld_274_270;
    wire [351:0] dep_chan_data_274_270;
    wire token_274_270;
    wire dep_chan_vld_275_270;
    wire [351:0] dep_chan_data_275_270;
    wire token_275_270;
    wire dep_chan_vld_276_270;
    wire [351:0] dep_chan_data_276_270;
    wire token_276_270;
    wire dep_chan_vld_277_270;
    wire [351:0] dep_chan_data_277_270;
    wire token_277_270;
    wire dep_chan_vld_351_270;
    wire [351:0] dep_chan_data_351_270;
    wire token_351_270;
    wire [16:0] proc_271_data_FIFO_blk;
    wire [16:0] proc_271_data_PIPO_blk;
    wire [16:0] proc_271_start_FIFO_blk;
    wire [16:0] proc_271_TLF_FIFO_blk;
    wire [16:0] proc_271_input_sync_blk;
    wire [16:0] proc_271_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_271;
    reg [16:0] proc_dep_vld_vec_271_reg;
    wire [16:0] in_chan_dep_vld_vec_271;
    wire [5983:0] in_chan_dep_data_vec_271;
    wire [16:0] token_in_vec_271;
    wire [16:0] out_chan_dep_vld_vec_271;
    wire [351:0] out_chan_dep_data_271;
    wire [16:0] token_out_vec_271;
    wire dl_detect_out_271;
    wire dep_chan_vld_255_271;
    wire [351:0] dep_chan_data_255_271;
    wire token_255_271;
    wire dep_chan_vld_262_271;
    wire [351:0] dep_chan_data_262_271;
    wire token_262_271;
    wire dep_chan_vld_263_271;
    wire [351:0] dep_chan_data_263_271;
    wire token_263_271;
    wire dep_chan_vld_264_271;
    wire [351:0] dep_chan_data_264_271;
    wire token_264_271;
    wire dep_chan_vld_265_271;
    wire [351:0] dep_chan_data_265_271;
    wire token_265_271;
    wire dep_chan_vld_266_271;
    wire [351:0] dep_chan_data_266_271;
    wire token_266_271;
    wire dep_chan_vld_267_271;
    wire [351:0] dep_chan_data_267_271;
    wire token_267_271;
    wire dep_chan_vld_268_271;
    wire [351:0] dep_chan_data_268_271;
    wire token_268_271;
    wire dep_chan_vld_269_271;
    wire [351:0] dep_chan_data_269_271;
    wire token_269_271;
    wire dep_chan_vld_270_271;
    wire [351:0] dep_chan_data_270_271;
    wire token_270_271;
    wire dep_chan_vld_272_271;
    wire [351:0] dep_chan_data_272_271;
    wire token_272_271;
    wire dep_chan_vld_273_271;
    wire [351:0] dep_chan_data_273_271;
    wire token_273_271;
    wire dep_chan_vld_274_271;
    wire [351:0] dep_chan_data_274_271;
    wire token_274_271;
    wire dep_chan_vld_275_271;
    wire [351:0] dep_chan_data_275_271;
    wire token_275_271;
    wire dep_chan_vld_276_271;
    wire [351:0] dep_chan_data_276_271;
    wire token_276_271;
    wire dep_chan_vld_277_271;
    wire [351:0] dep_chan_data_277_271;
    wire token_277_271;
    wire dep_chan_vld_351_271;
    wire [351:0] dep_chan_data_351_271;
    wire token_351_271;
    wire [16:0] proc_272_data_FIFO_blk;
    wire [16:0] proc_272_data_PIPO_blk;
    wire [16:0] proc_272_start_FIFO_blk;
    wire [16:0] proc_272_TLF_FIFO_blk;
    wire [16:0] proc_272_input_sync_blk;
    wire [16:0] proc_272_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_272;
    reg [16:0] proc_dep_vld_vec_272_reg;
    wire [16:0] in_chan_dep_vld_vec_272;
    wire [5983:0] in_chan_dep_data_vec_272;
    wire [16:0] token_in_vec_272;
    wire [16:0] out_chan_dep_vld_vec_272;
    wire [351:0] out_chan_dep_data_272;
    wire [16:0] token_out_vec_272;
    wire dl_detect_out_272;
    wire dep_chan_vld_256_272;
    wire [351:0] dep_chan_data_256_272;
    wire token_256_272;
    wire dep_chan_vld_262_272;
    wire [351:0] dep_chan_data_262_272;
    wire token_262_272;
    wire dep_chan_vld_263_272;
    wire [351:0] dep_chan_data_263_272;
    wire token_263_272;
    wire dep_chan_vld_264_272;
    wire [351:0] dep_chan_data_264_272;
    wire token_264_272;
    wire dep_chan_vld_265_272;
    wire [351:0] dep_chan_data_265_272;
    wire token_265_272;
    wire dep_chan_vld_266_272;
    wire [351:0] dep_chan_data_266_272;
    wire token_266_272;
    wire dep_chan_vld_267_272;
    wire [351:0] dep_chan_data_267_272;
    wire token_267_272;
    wire dep_chan_vld_268_272;
    wire [351:0] dep_chan_data_268_272;
    wire token_268_272;
    wire dep_chan_vld_269_272;
    wire [351:0] dep_chan_data_269_272;
    wire token_269_272;
    wire dep_chan_vld_270_272;
    wire [351:0] dep_chan_data_270_272;
    wire token_270_272;
    wire dep_chan_vld_271_272;
    wire [351:0] dep_chan_data_271_272;
    wire token_271_272;
    wire dep_chan_vld_273_272;
    wire [351:0] dep_chan_data_273_272;
    wire token_273_272;
    wire dep_chan_vld_274_272;
    wire [351:0] dep_chan_data_274_272;
    wire token_274_272;
    wire dep_chan_vld_275_272;
    wire [351:0] dep_chan_data_275_272;
    wire token_275_272;
    wire dep_chan_vld_276_272;
    wire [351:0] dep_chan_data_276_272;
    wire token_276_272;
    wire dep_chan_vld_277_272;
    wire [351:0] dep_chan_data_277_272;
    wire token_277_272;
    wire dep_chan_vld_351_272;
    wire [351:0] dep_chan_data_351_272;
    wire token_351_272;
    wire [16:0] proc_273_data_FIFO_blk;
    wire [16:0] proc_273_data_PIPO_blk;
    wire [16:0] proc_273_start_FIFO_blk;
    wire [16:0] proc_273_TLF_FIFO_blk;
    wire [16:0] proc_273_input_sync_blk;
    wire [16:0] proc_273_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_273;
    reg [16:0] proc_dep_vld_vec_273_reg;
    wire [16:0] in_chan_dep_vld_vec_273;
    wire [5983:0] in_chan_dep_data_vec_273;
    wire [16:0] token_in_vec_273;
    wire [16:0] out_chan_dep_vld_vec_273;
    wire [351:0] out_chan_dep_data_273;
    wire [16:0] token_out_vec_273;
    wire dl_detect_out_273;
    wire dep_chan_vld_257_273;
    wire [351:0] dep_chan_data_257_273;
    wire token_257_273;
    wire dep_chan_vld_262_273;
    wire [351:0] dep_chan_data_262_273;
    wire token_262_273;
    wire dep_chan_vld_263_273;
    wire [351:0] dep_chan_data_263_273;
    wire token_263_273;
    wire dep_chan_vld_264_273;
    wire [351:0] dep_chan_data_264_273;
    wire token_264_273;
    wire dep_chan_vld_265_273;
    wire [351:0] dep_chan_data_265_273;
    wire token_265_273;
    wire dep_chan_vld_266_273;
    wire [351:0] dep_chan_data_266_273;
    wire token_266_273;
    wire dep_chan_vld_267_273;
    wire [351:0] dep_chan_data_267_273;
    wire token_267_273;
    wire dep_chan_vld_268_273;
    wire [351:0] dep_chan_data_268_273;
    wire token_268_273;
    wire dep_chan_vld_269_273;
    wire [351:0] dep_chan_data_269_273;
    wire token_269_273;
    wire dep_chan_vld_270_273;
    wire [351:0] dep_chan_data_270_273;
    wire token_270_273;
    wire dep_chan_vld_271_273;
    wire [351:0] dep_chan_data_271_273;
    wire token_271_273;
    wire dep_chan_vld_272_273;
    wire [351:0] dep_chan_data_272_273;
    wire token_272_273;
    wire dep_chan_vld_274_273;
    wire [351:0] dep_chan_data_274_273;
    wire token_274_273;
    wire dep_chan_vld_275_273;
    wire [351:0] dep_chan_data_275_273;
    wire token_275_273;
    wire dep_chan_vld_276_273;
    wire [351:0] dep_chan_data_276_273;
    wire token_276_273;
    wire dep_chan_vld_277_273;
    wire [351:0] dep_chan_data_277_273;
    wire token_277_273;
    wire dep_chan_vld_351_273;
    wire [351:0] dep_chan_data_351_273;
    wire token_351_273;
    wire [16:0] proc_274_data_FIFO_blk;
    wire [16:0] proc_274_data_PIPO_blk;
    wire [16:0] proc_274_start_FIFO_blk;
    wire [16:0] proc_274_TLF_FIFO_blk;
    wire [16:0] proc_274_input_sync_blk;
    wire [16:0] proc_274_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_274;
    reg [16:0] proc_dep_vld_vec_274_reg;
    wire [16:0] in_chan_dep_vld_vec_274;
    wire [5983:0] in_chan_dep_data_vec_274;
    wire [16:0] token_in_vec_274;
    wire [16:0] out_chan_dep_vld_vec_274;
    wire [351:0] out_chan_dep_data_274;
    wire [16:0] token_out_vec_274;
    wire dl_detect_out_274;
    wire dep_chan_vld_258_274;
    wire [351:0] dep_chan_data_258_274;
    wire token_258_274;
    wire dep_chan_vld_262_274;
    wire [351:0] dep_chan_data_262_274;
    wire token_262_274;
    wire dep_chan_vld_263_274;
    wire [351:0] dep_chan_data_263_274;
    wire token_263_274;
    wire dep_chan_vld_264_274;
    wire [351:0] dep_chan_data_264_274;
    wire token_264_274;
    wire dep_chan_vld_265_274;
    wire [351:0] dep_chan_data_265_274;
    wire token_265_274;
    wire dep_chan_vld_266_274;
    wire [351:0] dep_chan_data_266_274;
    wire token_266_274;
    wire dep_chan_vld_267_274;
    wire [351:0] dep_chan_data_267_274;
    wire token_267_274;
    wire dep_chan_vld_268_274;
    wire [351:0] dep_chan_data_268_274;
    wire token_268_274;
    wire dep_chan_vld_269_274;
    wire [351:0] dep_chan_data_269_274;
    wire token_269_274;
    wire dep_chan_vld_270_274;
    wire [351:0] dep_chan_data_270_274;
    wire token_270_274;
    wire dep_chan_vld_271_274;
    wire [351:0] dep_chan_data_271_274;
    wire token_271_274;
    wire dep_chan_vld_272_274;
    wire [351:0] dep_chan_data_272_274;
    wire token_272_274;
    wire dep_chan_vld_273_274;
    wire [351:0] dep_chan_data_273_274;
    wire token_273_274;
    wire dep_chan_vld_275_274;
    wire [351:0] dep_chan_data_275_274;
    wire token_275_274;
    wire dep_chan_vld_276_274;
    wire [351:0] dep_chan_data_276_274;
    wire token_276_274;
    wire dep_chan_vld_277_274;
    wire [351:0] dep_chan_data_277_274;
    wire token_277_274;
    wire dep_chan_vld_351_274;
    wire [351:0] dep_chan_data_351_274;
    wire token_351_274;
    wire [16:0] proc_275_data_FIFO_blk;
    wire [16:0] proc_275_data_PIPO_blk;
    wire [16:0] proc_275_start_FIFO_blk;
    wire [16:0] proc_275_TLF_FIFO_blk;
    wire [16:0] proc_275_input_sync_blk;
    wire [16:0] proc_275_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_275;
    reg [16:0] proc_dep_vld_vec_275_reg;
    wire [16:0] in_chan_dep_vld_vec_275;
    wire [5983:0] in_chan_dep_data_vec_275;
    wire [16:0] token_in_vec_275;
    wire [16:0] out_chan_dep_vld_vec_275;
    wire [351:0] out_chan_dep_data_275;
    wire [16:0] token_out_vec_275;
    wire dl_detect_out_275;
    wire dep_chan_vld_259_275;
    wire [351:0] dep_chan_data_259_275;
    wire token_259_275;
    wire dep_chan_vld_262_275;
    wire [351:0] dep_chan_data_262_275;
    wire token_262_275;
    wire dep_chan_vld_263_275;
    wire [351:0] dep_chan_data_263_275;
    wire token_263_275;
    wire dep_chan_vld_264_275;
    wire [351:0] dep_chan_data_264_275;
    wire token_264_275;
    wire dep_chan_vld_265_275;
    wire [351:0] dep_chan_data_265_275;
    wire token_265_275;
    wire dep_chan_vld_266_275;
    wire [351:0] dep_chan_data_266_275;
    wire token_266_275;
    wire dep_chan_vld_267_275;
    wire [351:0] dep_chan_data_267_275;
    wire token_267_275;
    wire dep_chan_vld_268_275;
    wire [351:0] dep_chan_data_268_275;
    wire token_268_275;
    wire dep_chan_vld_269_275;
    wire [351:0] dep_chan_data_269_275;
    wire token_269_275;
    wire dep_chan_vld_270_275;
    wire [351:0] dep_chan_data_270_275;
    wire token_270_275;
    wire dep_chan_vld_271_275;
    wire [351:0] dep_chan_data_271_275;
    wire token_271_275;
    wire dep_chan_vld_272_275;
    wire [351:0] dep_chan_data_272_275;
    wire token_272_275;
    wire dep_chan_vld_273_275;
    wire [351:0] dep_chan_data_273_275;
    wire token_273_275;
    wire dep_chan_vld_274_275;
    wire [351:0] dep_chan_data_274_275;
    wire token_274_275;
    wire dep_chan_vld_276_275;
    wire [351:0] dep_chan_data_276_275;
    wire token_276_275;
    wire dep_chan_vld_277_275;
    wire [351:0] dep_chan_data_277_275;
    wire token_277_275;
    wire dep_chan_vld_351_275;
    wire [351:0] dep_chan_data_351_275;
    wire token_351_275;
    wire [16:0] proc_276_data_FIFO_blk;
    wire [16:0] proc_276_data_PIPO_blk;
    wire [16:0] proc_276_start_FIFO_blk;
    wire [16:0] proc_276_TLF_FIFO_blk;
    wire [16:0] proc_276_input_sync_blk;
    wire [16:0] proc_276_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_276;
    reg [16:0] proc_dep_vld_vec_276_reg;
    wire [16:0] in_chan_dep_vld_vec_276;
    wire [5983:0] in_chan_dep_data_vec_276;
    wire [16:0] token_in_vec_276;
    wire [16:0] out_chan_dep_vld_vec_276;
    wire [351:0] out_chan_dep_data_276;
    wire [16:0] token_out_vec_276;
    wire dl_detect_out_276;
    wire dep_chan_vld_260_276;
    wire [351:0] dep_chan_data_260_276;
    wire token_260_276;
    wire dep_chan_vld_262_276;
    wire [351:0] dep_chan_data_262_276;
    wire token_262_276;
    wire dep_chan_vld_263_276;
    wire [351:0] dep_chan_data_263_276;
    wire token_263_276;
    wire dep_chan_vld_264_276;
    wire [351:0] dep_chan_data_264_276;
    wire token_264_276;
    wire dep_chan_vld_265_276;
    wire [351:0] dep_chan_data_265_276;
    wire token_265_276;
    wire dep_chan_vld_266_276;
    wire [351:0] dep_chan_data_266_276;
    wire token_266_276;
    wire dep_chan_vld_267_276;
    wire [351:0] dep_chan_data_267_276;
    wire token_267_276;
    wire dep_chan_vld_268_276;
    wire [351:0] dep_chan_data_268_276;
    wire token_268_276;
    wire dep_chan_vld_269_276;
    wire [351:0] dep_chan_data_269_276;
    wire token_269_276;
    wire dep_chan_vld_270_276;
    wire [351:0] dep_chan_data_270_276;
    wire token_270_276;
    wire dep_chan_vld_271_276;
    wire [351:0] dep_chan_data_271_276;
    wire token_271_276;
    wire dep_chan_vld_272_276;
    wire [351:0] dep_chan_data_272_276;
    wire token_272_276;
    wire dep_chan_vld_273_276;
    wire [351:0] dep_chan_data_273_276;
    wire token_273_276;
    wire dep_chan_vld_274_276;
    wire [351:0] dep_chan_data_274_276;
    wire token_274_276;
    wire dep_chan_vld_275_276;
    wire [351:0] dep_chan_data_275_276;
    wire token_275_276;
    wire dep_chan_vld_277_276;
    wire [351:0] dep_chan_data_277_276;
    wire token_277_276;
    wire dep_chan_vld_351_276;
    wire [351:0] dep_chan_data_351_276;
    wire token_351_276;
    wire [16:0] proc_277_data_FIFO_blk;
    wire [16:0] proc_277_data_PIPO_blk;
    wire [16:0] proc_277_start_FIFO_blk;
    wire [16:0] proc_277_TLF_FIFO_blk;
    wire [16:0] proc_277_input_sync_blk;
    wire [16:0] proc_277_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_277;
    reg [16:0] proc_dep_vld_vec_277_reg;
    wire [16:0] in_chan_dep_vld_vec_277;
    wire [5983:0] in_chan_dep_data_vec_277;
    wire [16:0] token_in_vec_277;
    wire [16:0] out_chan_dep_vld_vec_277;
    wire [351:0] out_chan_dep_data_277;
    wire [16:0] token_out_vec_277;
    wire dl_detect_out_277;
    wire dep_chan_vld_261_277;
    wire [351:0] dep_chan_data_261_277;
    wire token_261_277;
    wire dep_chan_vld_262_277;
    wire [351:0] dep_chan_data_262_277;
    wire token_262_277;
    wire dep_chan_vld_263_277;
    wire [351:0] dep_chan_data_263_277;
    wire token_263_277;
    wire dep_chan_vld_264_277;
    wire [351:0] dep_chan_data_264_277;
    wire token_264_277;
    wire dep_chan_vld_265_277;
    wire [351:0] dep_chan_data_265_277;
    wire token_265_277;
    wire dep_chan_vld_266_277;
    wire [351:0] dep_chan_data_266_277;
    wire token_266_277;
    wire dep_chan_vld_267_277;
    wire [351:0] dep_chan_data_267_277;
    wire token_267_277;
    wire dep_chan_vld_268_277;
    wire [351:0] dep_chan_data_268_277;
    wire token_268_277;
    wire dep_chan_vld_269_277;
    wire [351:0] dep_chan_data_269_277;
    wire token_269_277;
    wire dep_chan_vld_270_277;
    wire [351:0] dep_chan_data_270_277;
    wire token_270_277;
    wire dep_chan_vld_271_277;
    wire [351:0] dep_chan_data_271_277;
    wire token_271_277;
    wire dep_chan_vld_272_277;
    wire [351:0] dep_chan_data_272_277;
    wire token_272_277;
    wire dep_chan_vld_273_277;
    wire [351:0] dep_chan_data_273_277;
    wire token_273_277;
    wire dep_chan_vld_274_277;
    wire [351:0] dep_chan_data_274_277;
    wire token_274_277;
    wire dep_chan_vld_275_277;
    wire [351:0] dep_chan_data_275_277;
    wire token_275_277;
    wire dep_chan_vld_276_277;
    wire [351:0] dep_chan_data_276_277;
    wire token_276_277;
    wire dep_chan_vld_351_277;
    wire [351:0] dep_chan_data_351_277;
    wire token_351_277;
    wire [1:0] proc_278_data_FIFO_blk;
    wire [1:0] proc_278_data_PIPO_blk;
    wire [1:0] proc_278_start_FIFO_blk;
    wire [1:0] proc_278_TLF_FIFO_blk;
    wire [1:0] proc_278_input_sync_blk;
    wire [1:0] proc_278_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_278;
    reg [1:0] proc_dep_vld_vec_278_reg;
    wire [1:0] in_chan_dep_vld_vec_278;
    wire [703:0] in_chan_dep_data_vec_278;
    wire [1:0] token_in_vec_278;
    wire [1:0] out_chan_dep_vld_vec_278;
    wire [351:0] out_chan_dep_data_278;
    wire [1:0] token_out_vec_278;
    wire dl_detect_out_278;
    wire dep_chan_vld_254_278;
    wire [351:0] dep_chan_data_254_278;
    wire token_254_278;
    wire dep_chan_vld_279_278;
    wire [351:0] dep_chan_data_279_278;
    wire token_279_278;
    wire [2:0] proc_279_data_FIFO_blk;
    wire [2:0] proc_279_data_PIPO_blk;
    wire [2:0] proc_279_start_FIFO_blk;
    wire [2:0] proc_279_TLF_FIFO_blk;
    wire [2:0] proc_279_input_sync_blk;
    wire [2:0] proc_279_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_279;
    reg [2:0] proc_dep_vld_vec_279_reg;
    wire [2:0] in_chan_dep_vld_vec_279;
    wire [1055:0] in_chan_dep_data_vec_279;
    wire [2:0] token_in_vec_279;
    wire [2:0] out_chan_dep_vld_vec_279;
    wire [351:0] out_chan_dep_data_279;
    wire [2:0] token_out_vec_279;
    wire dl_detect_out_279;
    wire dep_chan_vld_246_279;
    wire [351:0] dep_chan_data_246_279;
    wire token_246_279;
    wire dep_chan_vld_278_279;
    wire [351:0] dep_chan_data_278_279;
    wire token_278_279;
    wire dep_chan_vld_280_279;
    wire [351:0] dep_chan_data_280_279;
    wire token_280_279;
    wire [2:0] proc_280_data_FIFO_blk;
    wire [2:0] proc_280_data_PIPO_blk;
    wire [2:0] proc_280_start_FIFO_blk;
    wire [2:0] proc_280_TLF_FIFO_blk;
    wire [2:0] proc_280_input_sync_blk;
    wire [2:0] proc_280_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_280;
    reg [2:0] proc_dep_vld_vec_280_reg;
    wire [2:0] in_chan_dep_vld_vec_280;
    wire [1055:0] in_chan_dep_data_vec_280;
    wire [2:0] token_in_vec_280;
    wire [2:0] out_chan_dep_vld_vec_280;
    wire [351:0] out_chan_dep_data_280;
    wire [2:0] token_out_vec_280;
    wire dl_detect_out_280;
    wire dep_chan_vld_238_280;
    wire [351:0] dep_chan_data_238_280;
    wire token_238_280;
    wire dep_chan_vld_279_280;
    wire [351:0] dep_chan_data_279_280;
    wire token_279_280;
    wire dep_chan_vld_281_280;
    wire [351:0] dep_chan_data_281_280;
    wire token_281_280;
    wire [2:0] proc_281_data_FIFO_blk;
    wire [2:0] proc_281_data_PIPO_blk;
    wire [2:0] proc_281_start_FIFO_blk;
    wire [2:0] proc_281_TLF_FIFO_blk;
    wire [2:0] proc_281_input_sync_blk;
    wire [2:0] proc_281_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_281;
    reg [2:0] proc_dep_vld_vec_281_reg;
    wire [2:0] in_chan_dep_vld_vec_281;
    wire [1055:0] in_chan_dep_data_vec_281;
    wire [2:0] token_in_vec_281;
    wire [2:0] out_chan_dep_vld_vec_281;
    wire [351:0] out_chan_dep_data_281;
    wire [2:0] token_out_vec_281;
    wire dl_detect_out_281;
    wire dep_chan_vld_230_281;
    wire [351:0] dep_chan_data_230_281;
    wire token_230_281;
    wire dep_chan_vld_280_281;
    wire [351:0] dep_chan_data_280_281;
    wire token_280_281;
    wire dep_chan_vld_282_281;
    wire [351:0] dep_chan_data_282_281;
    wire token_282_281;
    wire [2:0] proc_282_data_FIFO_blk;
    wire [2:0] proc_282_data_PIPO_blk;
    wire [2:0] proc_282_start_FIFO_blk;
    wire [2:0] proc_282_TLF_FIFO_blk;
    wire [2:0] proc_282_input_sync_blk;
    wire [2:0] proc_282_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_282;
    reg [2:0] proc_dep_vld_vec_282_reg;
    wire [2:0] in_chan_dep_vld_vec_282;
    wire [1055:0] in_chan_dep_data_vec_282;
    wire [2:0] token_in_vec_282;
    wire [2:0] out_chan_dep_vld_vec_282;
    wire [351:0] out_chan_dep_data_282;
    wire [2:0] token_out_vec_282;
    wire dl_detect_out_282;
    wire dep_chan_vld_222_282;
    wire [351:0] dep_chan_data_222_282;
    wire token_222_282;
    wire dep_chan_vld_281_282;
    wire [351:0] dep_chan_data_281_282;
    wire token_281_282;
    wire dep_chan_vld_283_282;
    wire [351:0] dep_chan_data_283_282;
    wire token_283_282;
    wire [2:0] proc_283_data_FIFO_blk;
    wire [2:0] proc_283_data_PIPO_blk;
    wire [2:0] proc_283_start_FIFO_blk;
    wire [2:0] proc_283_TLF_FIFO_blk;
    wire [2:0] proc_283_input_sync_blk;
    wire [2:0] proc_283_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_283;
    reg [2:0] proc_dep_vld_vec_283_reg;
    wire [2:0] in_chan_dep_vld_vec_283;
    wire [1055:0] in_chan_dep_data_vec_283;
    wire [2:0] token_in_vec_283;
    wire [2:0] out_chan_dep_vld_vec_283;
    wire [351:0] out_chan_dep_data_283;
    wire [2:0] token_out_vec_283;
    wire dl_detect_out_283;
    wire dep_chan_vld_214_283;
    wire [351:0] dep_chan_data_214_283;
    wire token_214_283;
    wire dep_chan_vld_282_283;
    wire [351:0] dep_chan_data_282_283;
    wire token_282_283;
    wire dep_chan_vld_284_283;
    wire [351:0] dep_chan_data_284_283;
    wire token_284_283;
    wire [2:0] proc_284_data_FIFO_blk;
    wire [2:0] proc_284_data_PIPO_blk;
    wire [2:0] proc_284_start_FIFO_blk;
    wire [2:0] proc_284_TLF_FIFO_blk;
    wire [2:0] proc_284_input_sync_blk;
    wire [2:0] proc_284_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_284;
    reg [2:0] proc_dep_vld_vec_284_reg;
    wire [2:0] in_chan_dep_vld_vec_284;
    wire [1055:0] in_chan_dep_data_vec_284;
    wire [2:0] token_in_vec_284;
    wire [2:0] out_chan_dep_vld_vec_284;
    wire [351:0] out_chan_dep_data_284;
    wire [2:0] token_out_vec_284;
    wire dl_detect_out_284;
    wire dep_chan_vld_206_284;
    wire [351:0] dep_chan_data_206_284;
    wire token_206_284;
    wire dep_chan_vld_283_284;
    wire [351:0] dep_chan_data_283_284;
    wire token_283_284;
    wire dep_chan_vld_285_284;
    wire [351:0] dep_chan_data_285_284;
    wire token_285_284;
    wire [2:0] proc_285_data_FIFO_blk;
    wire [2:0] proc_285_data_PIPO_blk;
    wire [2:0] proc_285_start_FIFO_blk;
    wire [2:0] proc_285_TLF_FIFO_blk;
    wire [2:0] proc_285_input_sync_blk;
    wire [2:0] proc_285_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_285;
    reg [2:0] proc_dep_vld_vec_285_reg;
    wire [2:0] in_chan_dep_vld_vec_285;
    wire [1055:0] in_chan_dep_data_vec_285;
    wire [2:0] token_in_vec_285;
    wire [2:0] out_chan_dep_vld_vec_285;
    wire [351:0] out_chan_dep_data_285;
    wire [2:0] token_out_vec_285;
    wire dl_detect_out_285;
    wire dep_chan_vld_198_285;
    wire [351:0] dep_chan_data_198_285;
    wire token_198_285;
    wire dep_chan_vld_284_285;
    wire [351:0] dep_chan_data_284_285;
    wire token_284_285;
    wire dep_chan_vld_349_285;
    wire [351:0] dep_chan_data_349_285;
    wire token_349_285;
    wire [1:0] proc_286_data_FIFO_blk;
    wire [1:0] proc_286_data_PIPO_blk;
    wire [1:0] proc_286_start_FIFO_blk;
    wire [1:0] proc_286_TLF_FIFO_blk;
    wire [1:0] proc_286_input_sync_blk;
    wire [1:0] proc_286_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_286;
    reg [1:0] proc_dep_vld_vec_286_reg;
    wire [1:0] in_chan_dep_vld_vec_286;
    wire [703:0] in_chan_dep_data_vec_286;
    wire [1:0] token_in_vec_286;
    wire [1:0] out_chan_dep_vld_vec_286;
    wire [351:0] out_chan_dep_data_286;
    wire [1:0] token_out_vec_286;
    wire dl_detect_out_286;
    wire dep_chan_vld_255_286;
    wire [351:0] dep_chan_data_255_286;
    wire token_255_286;
    wire dep_chan_vld_287_286;
    wire [351:0] dep_chan_data_287_286;
    wire token_287_286;
    wire [2:0] proc_287_data_FIFO_blk;
    wire [2:0] proc_287_data_PIPO_blk;
    wire [2:0] proc_287_start_FIFO_blk;
    wire [2:0] proc_287_TLF_FIFO_blk;
    wire [2:0] proc_287_input_sync_blk;
    wire [2:0] proc_287_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_287;
    reg [2:0] proc_dep_vld_vec_287_reg;
    wire [2:0] in_chan_dep_vld_vec_287;
    wire [1055:0] in_chan_dep_data_vec_287;
    wire [2:0] token_in_vec_287;
    wire [2:0] out_chan_dep_vld_vec_287;
    wire [351:0] out_chan_dep_data_287;
    wire [2:0] token_out_vec_287;
    wire dl_detect_out_287;
    wire dep_chan_vld_247_287;
    wire [351:0] dep_chan_data_247_287;
    wire token_247_287;
    wire dep_chan_vld_286_287;
    wire [351:0] dep_chan_data_286_287;
    wire token_286_287;
    wire dep_chan_vld_288_287;
    wire [351:0] dep_chan_data_288_287;
    wire token_288_287;
    wire [2:0] proc_288_data_FIFO_blk;
    wire [2:0] proc_288_data_PIPO_blk;
    wire [2:0] proc_288_start_FIFO_blk;
    wire [2:0] proc_288_TLF_FIFO_blk;
    wire [2:0] proc_288_input_sync_blk;
    wire [2:0] proc_288_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_288;
    reg [2:0] proc_dep_vld_vec_288_reg;
    wire [2:0] in_chan_dep_vld_vec_288;
    wire [1055:0] in_chan_dep_data_vec_288;
    wire [2:0] token_in_vec_288;
    wire [2:0] out_chan_dep_vld_vec_288;
    wire [351:0] out_chan_dep_data_288;
    wire [2:0] token_out_vec_288;
    wire dl_detect_out_288;
    wire dep_chan_vld_239_288;
    wire [351:0] dep_chan_data_239_288;
    wire token_239_288;
    wire dep_chan_vld_287_288;
    wire [351:0] dep_chan_data_287_288;
    wire token_287_288;
    wire dep_chan_vld_289_288;
    wire [351:0] dep_chan_data_289_288;
    wire token_289_288;
    wire [2:0] proc_289_data_FIFO_blk;
    wire [2:0] proc_289_data_PIPO_blk;
    wire [2:0] proc_289_start_FIFO_blk;
    wire [2:0] proc_289_TLF_FIFO_blk;
    wire [2:0] proc_289_input_sync_blk;
    wire [2:0] proc_289_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_289;
    reg [2:0] proc_dep_vld_vec_289_reg;
    wire [2:0] in_chan_dep_vld_vec_289;
    wire [1055:0] in_chan_dep_data_vec_289;
    wire [2:0] token_in_vec_289;
    wire [2:0] out_chan_dep_vld_vec_289;
    wire [351:0] out_chan_dep_data_289;
    wire [2:0] token_out_vec_289;
    wire dl_detect_out_289;
    wire dep_chan_vld_231_289;
    wire [351:0] dep_chan_data_231_289;
    wire token_231_289;
    wire dep_chan_vld_288_289;
    wire [351:0] dep_chan_data_288_289;
    wire token_288_289;
    wire dep_chan_vld_290_289;
    wire [351:0] dep_chan_data_290_289;
    wire token_290_289;
    wire [2:0] proc_290_data_FIFO_blk;
    wire [2:0] proc_290_data_PIPO_blk;
    wire [2:0] proc_290_start_FIFO_blk;
    wire [2:0] proc_290_TLF_FIFO_blk;
    wire [2:0] proc_290_input_sync_blk;
    wire [2:0] proc_290_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_290;
    reg [2:0] proc_dep_vld_vec_290_reg;
    wire [2:0] in_chan_dep_vld_vec_290;
    wire [1055:0] in_chan_dep_data_vec_290;
    wire [2:0] token_in_vec_290;
    wire [2:0] out_chan_dep_vld_vec_290;
    wire [351:0] out_chan_dep_data_290;
    wire [2:0] token_out_vec_290;
    wire dl_detect_out_290;
    wire dep_chan_vld_223_290;
    wire [351:0] dep_chan_data_223_290;
    wire token_223_290;
    wire dep_chan_vld_289_290;
    wire [351:0] dep_chan_data_289_290;
    wire token_289_290;
    wire dep_chan_vld_291_290;
    wire [351:0] dep_chan_data_291_290;
    wire token_291_290;
    wire [2:0] proc_291_data_FIFO_blk;
    wire [2:0] proc_291_data_PIPO_blk;
    wire [2:0] proc_291_start_FIFO_blk;
    wire [2:0] proc_291_TLF_FIFO_blk;
    wire [2:0] proc_291_input_sync_blk;
    wire [2:0] proc_291_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_291;
    reg [2:0] proc_dep_vld_vec_291_reg;
    wire [2:0] in_chan_dep_vld_vec_291;
    wire [1055:0] in_chan_dep_data_vec_291;
    wire [2:0] token_in_vec_291;
    wire [2:0] out_chan_dep_vld_vec_291;
    wire [351:0] out_chan_dep_data_291;
    wire [2:0] token_out_vec_291;
    wire dl_detect_out_291;
    wire dep_chan_vld_215_291;
    wire [351:0] dep_chan_data_215_291;
    wire token_215_291;
    wire dep_chan_vld_290_291;
    wire [351:0] dep_chan_data_290_291;
    wire token_290_291;
    wire dep_chan_vld_292_291;
    wire [351:0] dep_chan_data_292_291;
    wire token_292_291;
    wire [2:0] proc_292_data_FIFO_blk;
    wire [2:0] proc_292_data_PIPO_blk;
    wire [2:0] proc_292_start_FIFO_blk;
    wire [2:0] proc_292_TLF_FIFO_blk;
    wire [2:0] proc_292_input_sync_blk;
    wire [2:0] proc_292_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_292;
    reg [2:0] proc_dep_vld_vec_292_reg;
    wire [2:0] in_chan_dep_vld_vec_292;
    wire [1055:0] in_chan_dep_data_vec_292;
    wire [2:0] token_in_vec_292;
    wire [2:0] out_chan_dep_vld_vec_292;
    wire [351:0] out_chan_dep_data_292;
    wire [2:0] token_out_vec_292;
    wire dl_detect_out_292;
    wire dep_chan_vld_207_292;
    wire [351:0] dep_chan_data_207_292;
    wire token_207_292;
    wire dep_chan_vld_291_292;
    wire [351:0] dep_chan_data_291_292;
    wire token_291_292;
    wire dep_chan_vld_293_292;
    wire [351:0] dep_chan_data_293_292;
    wire token_293_292;
    wire [2:0] proc_293_data_FIFO_blk;
    wire [2:0] proc_293_data_PIPO_blk;
    wire [2:0] proc_293_start_FIFO_blk;
    wire [2:0] proc_293_TLF_FIFO_blk;
    wire [2:0] proc_293_input_sync_blk;
    wire [2:0] proc_293_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_293;
    reg [2:0] proc_dep_vld_vec_293_reg;
    wire [2:0] in_chan_dep_vld_vec_293;
    wire [1055:0] in_chan_dep_data_vec_293;
    wire [2:0] token_in_vec_293;
    wire [2:0] out_chan_dep_vld_vec_293;
    wire [351:0] out_chan_dep_data_293;
    wire [2:0] token_out_vec_293;
    wire dl_detect_out_293;
    wire dep_chan_vld_199_293;
    wire [351:0] dep_chan_data_199_293;
    wire token_199_293;
    wire dep_chan_vld_292_293;
    wire [351:0] dep_chan_data_292_293;
    wire token_292_293;
    wire dep_chan_vld_348_293;
    wire [351:0] dep_chan_data_348_293;
    wire token_348_293;
    wire [1:0] proc_294_data_FIFO_blk;
    wire [1:0] proc_294_data_PIPO_blk;
    wire [1:0] proc_294_start_FIFO_blk;
    wire [1:0] proc_294_TLF_FIFO_blk;
    wire [1:0] proc_294_input_sync_blk;
    wire [1:0] proc_294_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_294;
    reg [1:0] proc_dep_vld_vec_294_reg;
    wire [1:0] in_chan_dep_vld_vec_294;
    wire [703:0] in_chan_dep_data_vec_294;
    wire [1:0] token_in_vec_294;
    wire [1:0] out_chan_dep_vld_vec_294;
    wire [351:0] out_chan_dep_data_294;
    wire [1:0] token_out_vec_294;
    wire dl_detect_out_294;
    wire dep_chan_vld_256_294;
    wire [351:0] dep_chan_data_256_294;
    wire token_256_294;
    wire dep_chan_vld_295_294;
    wire [351:0] dep_chan_data_295_294;
    wire token_295_294;
    wire [2:0] proc_295_data_FIFO_blk;
    wire [2:0] proc_295_data_PIPO_blk;
    wire [2:0] proc_295_start_FIFO_blk;
    wire [2:0] proc_295_TLF_FIFO_blk;
    wire [2:0] proc_295_input_sync_blk;
    wire [2:0] proc_295_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_295;
    reg [2:0] proc_dep_vld_vec_295_reg;
    wire [2:0] in_chan_dep_vld_vec_295;
    wire [1055:0] in_chan_dep_data_vec_295;
    wire [2:0] token_in_vec_295;
    wire [2:0] out_chan_dep_vld_vec_295;
    wire [351:0] out_chan_dep_data_295;
    wire [2:0] token_out_vec_295;
    wire dl_detect_out_295;
    wire dep_chan_vld_248_295;
    wire [351:0] dep_chan_data_248_295;
    wire token_248_295;
    wire dep_chan_vld_294_295;
    wire [351:0] dep_chan_data_294_295;
    wire token_294_295;
    wire dep_chan_vld_296_295;
    wire [351:0] dep_chan_data_296_295;
    wire token_296_295;
    wire [2:0] proc_296_data_FIFO_blk;
    wire [2:0] proc_296_data_PIPO_blk;
    wire [2:0] proc_296_start_FIFO_blk;
    wire [2:0] proc_296_TLF_FIFO_blk;
    wire [2:0] proc_296_input_sync_blk;
    wire [2:0] proc_296_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_296;
    reg [2:0] proc_dep_vld_vec_296_reg;
    wire [2:0] in_chan_dep_vld_vec_296;
    wire [1055:0] in_chan_dep_data_vec_296;
    wire [2:0] token_in_vec_296;
    wire [2:0] out_chan_dep_vld_vec_296;
    wire [351:0] out_chan_dep_data_296;
    wire [2:0] token_out_vec_296;
    wire dl_detect_out_296;
    wire dep_chan_vld_240_296;
    wire [351:0] dep_chan_data_240_296;
    wire token_240_296;
    wire dep_chan_vld_295_296;
    wire [351:0] dep_chan_data_295_296;
    wire token_295_296;
    wire dep_chan_vld_297_296;
    wire [351:0] dep_chan_data_297_296;
    wire token_297_296;
    wire [2:0] proc_297_data_FIFO_blk;
    wire [2:0] proc_297_data_PIPO_blk;
    wire [2:0] proc_297_start_FIFO_blk;
    wire [2:0] proc_297_TLF_FIFO_blk;
    wire [2:0] proc_297_input_sync_blk;
    wire [2:0] proc_297_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_297;
    reg [2:0] proc_dep_vld_vec_297_reg;
    wire [2:0] in_chan_dep_vld_vec_297;
    wire [1055:0] in_chan_dep_data_vec_297;
    wire [2:0] token_in_vec_297;
    wire [2:0] out_chan_dep_vld_vec_297;
    wire [351:0] out_chan_dep_data_297;
    wire [2:0] token_out_vec_297;
    wire dl_detect_out_297;
    wire dep_chan_vld_232_297;
    wire [351:0] dep_chan_data_232_297;
    wire token_232_297;
    wire dep_chan_vld_296_297;
    wire [351:0] dep_chan_data_296_297;
    wire token_296_297;
    wire dep_chan_vld_298_297;
    wire [351:0] dep_chan_data_298_297;
    wire token_298_297;
    wire [2:0] proc_298_data_FIFO_blk;
    wire [2:0] proc_298_data_PIPO_blk;
    wire [2:0] proc_298_start_FIFO_blk;
    wire [2:0] proc_298_TLF_FIFO_blk;
    wire [2:0] proc_298_input_sync_blk;
    wire [2:0] proc_298_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_298;
    reg [2:0] proc_dep_vld_vec_298_reg;
    wire [2:0] in_chan_dep_vld_vec_298;
    wire [1055:0] in_chan_dep_data_vec_298;
    wire [2:0] token_in_vec_298;
    wire [2:0] out_chan_dep_vld_vec_298;
    wire [351:0] out_chan_dep_data_298;
    wire [2:0] token_out_vec_298;
    wire dl_detect_out_298;
    wire dep_chan_vld_224_298;
    wire [351:0] dep_chan_data_224_298;
    wire token_224_298;
    wire dep_chan_vld_297_298;
    wire [351:0] dep_chan_data_297_298;
    wire token_297_298;
    wire dep_chan_vld_299_298;
    wire [351:0] dep_chan_data_299_298;
    wire token_299_298;
    wire [2:0] proc_299_data_FIFO_blk;
    wire [2:0] proc_299_data_PIPO_blk;
    wire [2:0] proc_299_start_FIFO_blk;
    wire [2:0] proc_299_TLF_FIFO_blk;
    wire [2:0] proc_299_input_sync_blk;
    wire [2:0] proc_299_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_299;
    reg [2:0] proc_dep_vld_vec_299_reg;
    wire [2:0] in_chan_dep_vld_vec_299;
    wire [1055:0] in_chan_dep_data_vec_299;
    wire [2:0] token_in_vec_299;
    wire [2:0] out_chan_dep_vld_vec_299;
    wire [351:0] out_chan_dep_data_299;
    wire [2:0] token_out_vec_299;
    wire dl_detect_out_299;
    wire dep_chan_vld_216_299;
    wire [351:0] dep_chan_data_216_299;
    wire token_216_299;
    wire dep_chan_vld_298_299;
    wire [351:0] dep_chan_data_298_299;
    wire token_298_299;
    wire dep_chan_vld_300_299;
    wire [351:0] dep_chan_data_300_299;
    wire token_300_299;
    wire [2:0] proc_300_data_FIFO_blk;
    wire [2:0] proc_300_data_PIPO_blk;
    wire [2:0] proc_300_start_FIFO_blk;
    wire [2:0] proc_300_TLF_FIFO_blk;
    wire [2:0] proc_300_input_sync_blk;
    wire [2:0] proc_300_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_300;
    reg [2:0] proc_dep_vld_vec_300_reg;
    wire [2:0] in_chan_dep_vld_vec_300;
    wire [1055:0] in_chan_dep_data_vec_300;
    wire [2:0] token_in_vec_300;
    wire [2:0] out_chan_dep_vld_vec_300;
    wire [351:0] out_chan_dep_data_300;
    wire [2:0] token_out_vec_300;
    wire dl_detect_out_300;
    wire dep_chan_vld_208_300;
    wire [351:0] dep_chan_data_208_300;
    wire token_208_300;
    wire dep_chan_vld_299_300;
    wire [351:0] dep_chan_data_299_300;
    wire token_299_300;
    wire dep_chan_vld_301_300;
    wire [351:0] dep_chan_data_301_300;
    wire token_301_300;
    wire [2:0] proc_301_data_FIFO_blk;
    wire [2:0] proc_301_data_PIPO_blk;
    wire [2:0] proc_301_start_FIFO_blk;
    wire [2:0] proc_301_TLF_FIFO_blk;
    wire [2:0] proc_301_input_sync_blk;
    wire [2:0] proc_301_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_301;
    reg [2:0] proc_dep_vld_vec_301_reg;
    wire [2:0] in_chan_dep_vld_vec_301;
    wire [1055:0] in_chan_dep_data_vec_301;
    wire [2:0] token_in_vec_301;
    wire [2:0] out_chan_dep_vld_vec_301;
    wire [351:0] out_chan_dep_data_301;
    wire [2:0] token_out_vec_301;
    wire dl_detect_out_301;
    wire dep_chan_vld_200_301;
    wire [351:0] dep_chan_data_200_301;
    wire token_200_301;
    wire dep_chan_vld_300_301;
    wire [351:0] dep_chan_data_300_301;
    wire token_300_301;
    wire dep_chan_vld_347_301;
    wire [351:0] dep_chan_data_347_301;
    wire token_347_301;
    wire [1:0] proc_302_data_FIFO_blk;
    wire [1:0] proc_302_data_PIPO_blk;
    wire [1:0] proc_302_start_FIFO_blk;
    wire [1:0] proc_302_TLF_FIFO_blk;
    wire [1:0] proc_302_input_sync_blk;
    wire [1:0] proc_302_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_302;
    reg [1:0] proc_dep_vld_vec_302_reg;
    wire [1:0] in_chan_dep_vld_vec_302;
    wire [703:0] in_chan_dep_data_vec_302;
    wire [1:0] token_in_vec_302;
    wire [1:0] out_chan_dep_vld_vec_302;
    wire [351:0] out_chan_dep_data_302;
    wire [1:0] token_out_vec_302;
    wire dl_detect_out_302;
    wire dep_chan_vld_257_302;
    wire [351:0] dep_chan_data_257_302;
    wire token_257_302;
    wire dep_chan_vld_303_302;
    wire [351:0] dep_chan_data_303_302;
    wire token_303_302;
    wire [2:0] proc_303_data_FIFO_blk;
    wire [2:0] proc_303_data_PIPO_blk;
    wire [2:0] proc_303_start_FIFO_blk;
    wire [2:0] proc_303_TLF_FIFO_blk;
    wire [2:0] proc_303_input_sync_blk;
    wire [2:0] proc_303_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_303;
    reg [2:0] proc_dep_vld_vec_303_reg;
    wire [2:0] in_chan_dep_vld_vec_303;
    wire [1055:0] in_chan_dep_data_vec_303;
    wire [2:0] token_in_vec_303;
    wire [2:0] out_chan_dep_vld_vec_303;
    wire [351:0] out_chan_dep_data_303;
    wire [2:0] token_out_vec_303;
    wire dl_detect_out_303;
    wire dep_chan_vld_249_303;
    wire [351:0] dep_chan_data_249_303;
    wire token_249_303;
    wire dep_chan_vld_302_303;
    wire [351:0] dep_chan_data_302_303;
    wire token_302_303;
    wire dep_chan_vld_304_303;
    wire [351:0] dep_chan_data_304_303;
    wire token_304_303;
    wire [2:0] proc_304_data_FIFO_blk;
    wire [2:0] proc_304_data_PIPO_blk;
    wire [2:0] proc_304_start_FIFO_blk;
    wire [2:0] proc_304_TLF_FIFO_blk;
    wire [2:0] proc_304_input_sync_blk;
    wire [2:0] proc_304_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_304;
    reg [2:0] proc_dep_vld_vec_304_reg;
    wire [2:0] in_chan_dep_vld_vec_304;
    wire [1055:0] in_chan_dep_data_vec_304;
    wire [2:0] token_in_vec_304;
    wire [2:0] out_chan_dep_vld_vec_304;
    wire [351:0] out_chan_dep_data_304;
    wire [2:0] token_out_vec_304;
    wire dl_detect_out_304;
    wire dep_chan_vld_241_304;
    wire [351:0] dep_chan_data_241_304;
    wire token_241_304;
    wire dep_chan_vld_303_304;
    wire [351:0] dep_chan_data_303_304;
    wire token_303_304;
    wire dep_chan_vld_305_304;
    wire [351:0] dep_chan_data_305_304;
    wire token_305_304;
    wire [2:0] proc_305_data_FIFO_blk;
    wire [2:0] proc_305_data_PIPO_blk;
    wire [2:0] proc_305_start_FIFO_blk;
    wire [2:0] proc_305_TLF_FIFO_blk;
    wire [2:0] proc_305_input_sync_blk;
    wire [2:0] proc_305_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_305;
    reg [2:0] proc_dep_vld_vec_305_reg;
    wire [2:0] in_chan_dep_vld_vec_305;
    wire [1055:0] in_chan_dep_data_vec_305;
    wire [2:0] token_in_vec_305;
    wire [2:0] out_chan_dep_vld_vec_305;
    wire [351:0] out_chan_dep_data_305;
    wire [2:0] token_out_vec_305;
    wire dl_detect_out_305;
    wire dep_chan_vld_233_305;
    wire [351:0] dep_chan_data_233_305;
    wire token_233_305;
    wire dep_chan_vld_304_305;
    wire [351:0] dep_chan_data_304_305;
    wire token_304_305;
    wire dep_chan_vld_306_305;
    wire [351:0] dep_chan_data_306_305;
    wire token_306_305;
    wire [2:0] proc_306_data_FIFO_blk;
    wire [2:0] proc_306_data_PIPO_blk;
    wire [2:0] proc_306_start_FIFO_blk;
    wire [2:0] proc_306_TLF_FIFO_blk;
    wire [2:0] proc_306_input_sync_blk;
    wire [2:0] proc_306_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_306;
    reg [2:0] proc_dep_vld_vec_306_reg;
    wire [2:0] in_chan_dep_vld_vec_306;
    wire [1055:0] in_chan_dep_data_vec_306;
    wire [2:0] token_in_vec_306;
    wire [2:0] out_chan_dep_vld_vec_306;
    wire [351:0] out_chan_dep_data_306;
    wire [2:0] token_out_vec_306;
    wire dl_detect_out_306;
    wire dep_chan_vld_225_306;
    wire [351:0] dep_chan_data_225_306;
    wire token_225_306;
    wire dep_chan_vld_305_306;
    wire [351:0] dep_chan_data_305_306;
    wire token_305_306;
    wire dep_chan_vld_307_306;
    wire [351:0] dep_chan_data_307_306;
    wire token_307_306;
    wire [2:0] proc_307_data_FIFO_blk;
    wire [2:0] proc_307_data_PIPO_blk;
    wire [2:0] proc_307_start_FIFO_blk;
    wire [2:0] proc_307_TLF_FIFO_blk;
    wire [2:0] proc_307_input_sync_blk;
    wire [2:0] proc_307_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_307;
    reg [2:0] proc_dep_vld_vec_307_reg;
    wire [2:0] in_chan_dep_vld_vec_307;
    wire [1055:0] in_chan_dep_data_vec_307;
    wire [2:0] token_in_vec_307;
    wire [2:0] out_chan_dep_vld_vec_307;
    wire [351:0] out_chan_dep_data_307;
    wire [2:0] token_out_vec_307;
    wire dl_detect_out_307;
    wire dep_chan_vld_217_307;
    wire [351:0] dep_chan_data_217_307;
    wire token_217_307;
    wire dep_chan_vld_306_307;
    wire [351:0] dep_chan_data_306_307;
    wire token_306_307;
    wire dep_chan_vld_308_307;
    wire [351:0] dep_chan_data_308_307;
    wire token_308_307;
    wire [2:0] proc_308_data_FIFO_blk;
    wire [2:0] proc_308_data_PIPO_blk;
    wire [2:0] proc_308_start_FIFO_blk;
    wire [2:0] proc_308_TLF_FIFO_blk;
    wire [2:0] proc_308_input_sync_blk;
    wire [2:0] proc_308_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_308;
    reg [2:0] proc_dep_vld_vec_308_reg;
    wire [2:0] in_chan_dep_vld_vec_308;
    wire [1055:0] in_chan_dep_data_vec_308;
    wire [2:0] token_in_vec_308;
    wire [2:0] out_chan_dep_vld_vec_308;
    wire [351:0] out_chan_dep_data_308;
    wire [2:0] token_out_vec_308;
    wire dl_detect_out_308;
    wire dep_chan_vld_209_308;
    wire [351:0] dep_chan_data_209_308;
    wire token_209_308;
    wire dep_chan_vld_307_308;
    wire [351:0] dep_chan_data_307_308;
    wire token_307_308;
    wire dep_chan_vld_309_308;
    wire [351:0] dep_chan_data_309_308;
    wire token_309_308;
    wire [2:0] proc_309_data_FIFO_blk;
    wire [2:0] proc_309_data_PIPO_blk;
    wire [2:0] proc_309_start_FIFO_blk;
    wire [2:0] proc_309_TLF_FIFO_blk;
    wire [2:0] proc_309_input_sync_blk;
    wire [2:0] proc_309_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_309;
    reg [2:0] proc_dep_vld_vec_309_reg;
    wire [2:0] in_chan_dep_vld_vec_309;
    wire [1055:0] in_chan_dep_data_vec_309;
    wire [2:0] token_in_vec_309;
    wire [2:0] out_chan_dep_vld_vec_309;
    wire [351:0] out_chan_dep_data_309;
    wire [2:0] token_out_vec_309;
    wire dl_detect_out_309;
    wire dep_chan_vld_201_309;
    wire [351:0] dep_chan_data_201_309;
    wire token_201_309;
    wire dep_chan_vld_308_309;
    wire [351:0] dep_chan_data_308_309;
    wire token_308_309;
    wire dep_chan_vld_346_309;
    wire [351:0] dep_chan_data_346_309;
    wire token_346_309;
    wire [1:0] proc_310_data_FIFO_blk;
    wire [1:0] proc_310_data_PIPO_blk;
    wire [1:0] proc_310_start_FIFO_blk;
    wire [1:0] proc_310_TLF_FIFO_blk;
    wire [1:0] proc_310_input_sync_blk;
    wire [1:0] proc_310_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_310;
    reg [1:0] proc_dep_vld_vec_310_reg;
    wire [1:0] in_chan_dep_vld_vec_310;
    wire [703:0] in_chan_dep_data_vec_310;
    wire [1:0] token_in_vec_310;
    wire [1:0] out_chan_dep_vld_vec_310;
    wire [351:0] out_chan_dep_data_310;
    wire [1:0] token_out_vec_310;
    wire dl_detect_out_310;
    wire dep_chan_vld_258_310;
    wire [351:0] dep_chan_data_258_310;
    wire token_258_310;
    wire dep_chan_vld_311_310;
    wire [351:0] dep_chan_data_311_310;
    wire token_311_310;
    wire [2:0] proc_311_data_FIFO_blk;
    wire [2:0] proc_311_data_PIPO_blk;
    wire [2:0] proc_311_start_FIFO_blk;
    wire [2:0] proc_311_TLF_FIFO_blk;
    wire [2:0] proc_311_input_sync_blk;
    wire [2:0] proc_311_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_311;
    reg [2:0] proc_dep_vld_vec_311_reg;
    wire [2:0] in_chan_dep_vld_vec_311;
    wire [1055:0] in_chan_dep_data_vec_311;
    wire [2:0] token_in_vec_311;
    wire [2:0] out_chan_dep_vld_vec_311;
    wire [351:0] out_chan_dep_data_311;
    wire [2:0] token_out_vec_311;
    wire dl_detect_out_311;
    wire dep_chan_vld_250_311;
    wire [351:0] dep_chan_data_250_311;
    wire token_250_311;
    wire dep_chan_vld_310_311;
    wire [351:0] dep_chan_data_310_311;
    wire token_310_311;
    wire dep_chan_vld_312_311;
    wire [351:0] dep_chan_data_312_311;
    wire token_312_311;
    wire [2:0] proc_312_data_FIFO_blk;
    wire [2:0] proc_312_data_PIPO_blk;
    wire [2:0] proc_312_start_FIFO_blk;
    wire [2:0] proc_312_TLF_FIFO_blk;
    wire [2:0] proc_312_input_sync_blk;
    wire [2:0] proc_312_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_312;
    reg [2:0] proc_dep_vld_vec_312_reg;
    wire [2:0] in_chan_dep_vld_vec_312;
    wire [1055:0] in_chan_dep_data_vec_312;
    wire [2:0] token_in_vec_312;
    wire [2:0] out_chan_dep_vld_vec_312;
    wire [351:0] out_chan_dep_data_312;
    wire [2:0] token_out_vec_312;
    wire dl_detect_out_312;
    wire dep_chan_vld_242_312;
    wire [351:0] dep_chan_data_242_312;
    wire token_242_312;
    wire dep_chan_vld_311_312;
    wire [351:0] dep_chan_data_311_312;
    wire token_311_312;
    wire dep_chan_vld_313_312;
    wire [351:0] dep_chan_data_313_312;
    wire token_313_312;
    wire [2:0] proc_313_data_FIFO_blk;
    wire [2:0] proc_313_data_PIPO_blk;
    wire [2:0] proc_313_start_FIFO_blk;
    wire [2:0] proc_313_TLF_FIFO_blk;
    wire [2:0] proc_313_input_sync_blk;
    wire [2:0] proc_313_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_313;
    reg [2:0] proc_dep_vld_vec_313_reg;
    wire [2:0] in_chan_dep_vld_vec_313;
    wire [1055:0] in_chan_dep_data_vec_313;
    wire [2:0] token_in_vec_313;
    wire [2:0] out_chan_dep_vld_vec_313;
    wire [351:0] out_chan_dep_data_313;
    wire [2:0] token_out_vec_313;
    wire dl_detect_out_313;
    wire dep_chan_vld_234_313;
    wire [351:0] dep_chan_data_234_313;
    wire token_234_313;
    wire dep_chan_vld_312_313;
    wire [351:0] dep_chan_data_312_313;
    wire token_312_313;
    wire dep_chan_vld_314_313;
    wire [351:0] dep_chan_data_314_313;
    wire token_314_313;
    wire [2:0] proc_314_data_FIFO_blk;
    wire [2:0] proc_314_data_PIPO_blk;
    wire [2:0] proc_314_start_FIFO_blk;
    wire [2:0] proc_314_TLF_FIFO_blk;
    wire [2:0] proc_314_input_sync_blk;
    wire [2:0] proc_314_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_314;
    reg [2:0] proc_dep_vld_vec_314_reg;
    wire [2:0] in_chan_dep_vld_vec_314;
    wire [1055:0] in_chan_dep_data_vec_314;
    wire [2:0] token_in_vec_314;
    wire [2:0] out_chan_dep_vld_vec_314;
    wire [351:0] out_chan_dep_data_314;
    wire [2:0] token_out_vec_314;
    wire dl_detect_out_314;
    wire dep_chan_vld_226_314;
    wire [351:0] dep_chan_data_226_314;
    wire token_226_314;
    wire dep_chan_vld_313_314;
    wire [351:0] dep_chan_data_313_314;
    wire token_313_314;
    wire dep_chan_vld_315_314;
    wire [351:0] dep_chan_data_315_314;
    wire token_315_314;
    wire [2:0] proc_315_data_FIFO_blk;
    wire [2:0] proc_315_data_PIPO_blk;
    wire [2:0] proc_315_start_FIFO_blk;
    wire [2:0] proc_315_TLF_FIFO_blk;
    wire [2:0] proc_315_input_sync_blk;
    wire [2:0] proc_315_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_315;
    reg [2:0] proc_dep_vld_vec_315_reg;
    wire [2:0] in_chan_dep_vld_vec_315;
    wire [1055:0] in_chan_dep_data_vec_315;
    wire [2:0] token_in_vec_315;
    wire [2:0] out_chan_dep_vld_vec_315;
    wire [351:0] out_chan_dep_data_315;
    wire [2:0] token_out_vec_315;
    wire dl_detect_out_315;
    wire dep_chan_vld_218_315;
    wire [351:0] dep_chan_data_218_315;
    wire token_218_315;
    wire dep_chan_vld_314_315;
    wire [351:0] dep_chan_data_314_315;
    wire token_314_315;
    wire dep_chan_vld_316_315;
    wire [351:0] dep_chan_data_316_315;
    wire token_316_315;
    wire [2:0] proc_316_data_FIFO_blk;
    wire [2:0] proc_316_data_PIPO_blk;
    wire [2:0] proc_316_start_FIFO_blk;
    wire [2:0] proc_316_TLF_FIFO_blk;
    wire [2:0] proc_316_input_sync_blk;
    wire [2:0] proc_316_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_316;
    reg [2:0] proc_dep_vld_vec_316_reg;
    wire [2:0] in_chan_dep_vld_vec_316;
    wire [1055:0] in_chan_dep_data_vec_316;
    wire [2:0] token_in_vec_316;
    wire [2:0] out_chan_dep_vld_vec_316;
    wire [351:0] out_chan_dep_data_316;
    wire [2:0] token_out_vec_316;
    wire dl_detect_out_316;
    wire dep_chan_vld_210_316;
    wire [351:0] dep_chan_data_210_316;
    wire token_210_316;
    wire dep_chan_vld_315_316;
    wire [351:0] dep_chan_data_315_316;
    wire token_315_316;
    wire dep_chan_vld_317_316;
    wire [351:0] dep_chan_data_317_316;
    wire token_317_316;
    wire [2:0] proc_317_data_FIFO_blk;
    wire [2:0] proc_317_data_PIPO_blk;
    wire [2:0] proc_317_start_FIFO_blk;
    wire [2:0] proc_317_TLF_FIFO_blk;
    wire [2:0] proc_317_input_sync_blk;
    wire [2:0] proc_317_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_317;
    reg [2:0] proc_dep_vld_vec_317_reg;
    wire [2:0] in_chan_dep_vld_vec_317;
    wire [1055:0] in_chan_dep_data_vec_317;
    wire [2:0] token_in_vec_317;
    wire [2:0] out_chan_dep_vld_vec_317;
    wire [351:0] out_chan_dep_data_317;
    wire [2:0] token_out_vec_317;
    wire dl_detect_out_317;
    wire dep_chan_vld_202_317;
    wire [351:0] dep_chan_data_202_317;
    wire token_202_317;
    wire dep_chan_vld_316_317;
    wire [351:0] dep_chan_data_316_317;
    wire token_316_317;
    wire dep_chan_vld_345_317;
    wire [351:0] dep_chan_data_345_317;
    wire token_345_317;
    wire [1:0] proc_318_data_FIFO_blk;
    wire [1:0] proc_318_data_PIPO_blk;
    wire [1:0] proc_318_start_FIFO_blk;
    wire [1:0] proc_318_TLF_FIFO_blk;
    wire [1:0] proc_318_input_sync_blk;
    wire [1:0] proc_318_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_318;
    reg [1:0] proc_dep_vld_vec_318_reg;
    wire [1:0] in_chan_dep_vld_vec_318;
    wire [703:0] in_chan_dep_data_vec_318;
    wire [1:0] token_in_vec_318;
    wire [1:0] out_chan_dep_vld_vec_318;
    wire [351:0] out_chan_dep_data_318;
    wire [1:0] token_out_vec_318;
    wire dl_detect_out_318;
    wire dep_chan_vld_259_318;
    wire [351:0] dep_chan_data_259_318;
    wire token_259_318;
    wire dep_chan_vld_319_318;
    wire [351:0] dep_chan_data_319_318;
    wire token_319_318;
    wire [2:0] proc_319_data_FIFO_blk;
    wire [2:0] proc_319_data_PIPO_blk;
    wire [2:0] proc_319_start_FIFO_blk;
    wire [2:0] proc_319_TLF_FIFO_blk;
    wire [2:0] proc_319_input_sync_blk;
    wire [2:0] proc_319_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_319;
    reg [2:0] proc_dep_vld_vec_319_reg;
    wire [2:0] in_chan_dep_vld_vec_319;
    wire [1055:0] in_chan_dep_data_vec_319;
    wire [2:0] token_in_vec_319;
    wire [2:0] out_chan_dep_vld_vec_319;
    wire [351:0] out_chan_dep_data_319;
    wire [2:0] token_out_vec_319;
    wire dl_detect_out_319;
    wire dep_chan_vld_251_319;
    wire [351:0] dep_chan_data_251_319;
    wire token_251_319;
    wire dep_chan_vld_318_319;
    wire [351:0] dep_chan_data_318_319;
    wire token_318_319;
    wire dep_chan_vld_320_319;
    wire [351:0] dep_chan_data_320_319;
    wire token_320_319;
    wire [2:0] proc_320_data_FIFO_blk;
    wire [2:0] proc_320_data_PIPO_blk;
    wire [2:0] proc_320_start_FIFO_blk;
    wire [2:0] proc_320_TLF_FIFO_blk;
    wire [2:0] proc_320_input_sync_blk;
    wire [2:0] proc_320_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_320;
    reg [2:0] proc_dep_vld_vec_320_reg;
    wire [2:0] in_chan_dep_vld_vec_320;
    wire [1055:0] in_chan_dep_data_vec_320;
    wire [2:0] token_in_vec_320;
    wire [2:0] out_chan_dep_vld_vec_320;
    wire [351:0] out_chan_dep_data_320;
    wire [2:0] token_out_vec_320;
    wire dl_detect_out_320;
    wire dep_chan_vld_243_320;
    wire [351:0] dep_chan_data_243_320;
    wire token_243_320;
    wire dep_chan_vld_319_320;
    wire [351:0] dep_chan_data_319_320;
    wire token_319_320;
    wire dep_chan_vld_321_320;
    wire [351:0] dep_chan_data_321_320;
    wire token_321_320;
    wire [2:0] proc_321_data_FIFO_blk;
    wire [2:0] proc_321_data_PIPO_blk;
    wire [2:0] proc_321_start_FIFO_blk;
    wire [2:0] proc_321_TLF_FIFO_blk;
    wire [2:0] proc_321_input_sync_blk;
    wire [2:0] proc_321_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_321;
    reg [2:0] proc_dep_vld_vec_321_reg;
    wire [2:0] in_chan_dep_vld_vec_321;
    wire [1055:0] in_chan_dep_data_vec_321;
    wire [2:0] token_in_vec_321;
    wire [2:0] out_chan_dep_vld_vec_321;
    wire [351:0] out_chan_dep_data_321;
    wire [2:0] token_out_vec_321;
    wire dl_detect_out_321;
    wire dep_chan_vld_235_321;
    wire [351:0] dep_chan_data_235_321;
    wire token_235_321;
    wire dep_chan_vld_320_321;
    wire [351:0] dep_chan_data_320_321;
    wire token_320_321;
    wire dep_chan_vld_322_321;
    wire [351:0] dep_chan_data_322_321;
    wire token_322_321;
    wire [2:0] proc_322_data_FIFO_blk;
    wire [2:0] proc_322_data_PIPO_blk;
    wire [2:0] proc_322_start_FIFO_blk;
    wire [2:0] proc_322_TLF_FIFO_blk;
    wire [2:0] proc_322_input_sync_blk;
    wire [2:0] proc_322_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_322;
    reg [2:0] proc_dep_vld_vec_322_reg;
    wire [2:0] in_chan_dep_vld_vec_322;
    wire [1055:0] in_chan_dep_data_vec_322;
    wire [2:0] token_in_vec_322;
    wire [2:0] out_chan_dep_vld_vec_322;
    wire [351:0] out_chan_dep_data_322;
    wire [2:0] token_out_vec_322;
    wire dl_detect_out_322;
    wire dep_chan_vld_227_322;
    wire [351:0] dep_chan_data_227_322;
    wire token_227_322;
    wire dep_chan_vld_321_322;
    wire [351:0] dep_chan_data_321_322;
    wire token_321_322;
    wire dep_chan_vld_323_322;
    wire [351:0] dep_chan_data_323_322;
    wire token_323_322;
    wire [2:0] proc_323_data_FIFO_blk;
    wire [2:0] proc_323_data_PIPO_blk;
    wire [2:0] proc_323_start_FIFO_blk;
    wire [2:0] proc_323_TLF_FIFO_blk;
    wire [2:0] proc_323_input_sync_blk;
    wire [2:0] proc_323_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_323;
    reg [2:0] proc_dep_vld_vec_323_reg;
    wire [2:0] in_chan_dep_vld_vec_323;
    wire [1055:0] in_chan_dep_data_vec_323;
    wire [2:0] token_in_vec_323;
    wire [2:0] out_chan_dep_vld_vec_323;
    wire [351:0] out_chan_dep_data_323;
    wire [2:0] token_out_vec_323;
    wire dl_detect_out_323;
    wire dep_chan_vld_219_323;
    wire [351:0] dep_chan_data_219_323;
    wire token_219_323;
    wire dep_chan_vld_322_323;
    wire [351:0] dep_chan_data_322_323;
    wire token_322_323;
    wire dep_chan_vld_324_323;
    wire [351:0] dep_chan_data_324_323;
    wire token_324_323;
    wire [2:0] proc_324_data_FIFO_blk;
    wire [2:0] proc_324_data_PIPO_blk;
    wire [2:0] proc_324_start_FIFO_blk;
    wire [2:0] proc_324_TLF_FIFO_blk;
    wire [2:0] proc_324_input_sync_blk;
    wire [2:0] proc_324_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_324;
    reg [2:0] proc_dep_vld_vec_324_reg;
    wire [2:0] in_chan_dep_vld_vec_324;
    wire [1055:0] in_chan_dep_data_vec_324;
    wire [2:0] token_in_vec_324;
    wire [2:0] out_chan_dep_vld_vec_324;
    wire [351:0] out_chan_dep_data_324;
    wire [2:0] token_out_vec_324;
    wire dl_detect_out_324;
    wire dep_chan_vld_211_324;
    wire [351:0] dep_chan_data_211_324;
    wire token_211_324;
    wire dep_chan_vld_323_324;
    wire [351:0] dep_chan_data_323_324;
    wire token_323_324;
    wire dep_chan_vld_325_324;
    wire [351:0] dep_chan_data_325_324;
    wire token_325_324;
    wire [2:0] proc_325_data_FIFO_blk;
    wire [2:0] proc_325_data_PIPO_blk;
    wire [2:0] proc_325_start_FIFO_blk;
    wire [2:0] proc_325_TLF_FIFO_blk;
    wire [2:0] proc_325_input_sync_blk;
    wire [2:0] proc_325_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_325;
    reg [2:0] proc_dep_vld_vec_325_reg;
    wire [2:0] in_chan_dep_vld_vec_325;
    wire [1055:0] in_chan_dep_data_vec_325;
    wire [2:0] token_in_vec_325;
    wire [2:0] out_chan_dep_vld_vec_325;
    wire [351:0] out_chan_dep_data_325;
    wire [2:0] token_out_vec_325;
    wire dl_detect_out_325;
    wire dep_chan_vld_203_325;
    wire [351:0] dep_chan_data_203_325;
    wire token_203_325;
    wire dep_chan_vld_324_325;
    wire [351:0] dep_chan_data_324_325;
    wire token_324_325;
    wire dep_chan_vld_344_325;
    wire [351:0] dep_chan_data_344_325;
    wire token_344_325;
    wire [1:0] proc_326_data_FIFO_blk;
    wire [1:0] proc_326_data_PIPO_blk;
    wire [1:0] proc_326_start_FIFO_blk;
    wire [1:0] proc_326_TLF_FIFO_blk;
    wire [1:0] proc_326_input_sync_blk;
    wire [1:0] proc_326_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_326;
    reg [1:0] proc_dep_vld_vec_326_reg;
    wire [1:0] in_chan_dep_vld_vec_326;
    wire [703:0] in_chan_dep_data_vec_326;
    wire [1:0] token_in_vec_326;
    wire [1:0] out_chan_dep_vld_vec_326;
    wire [351:0] out_chan_dep_data_326;
    wire [1:0] token_out_vec_326;
    wire dl_detect_out_326;
    wire dep_chan_vld_260_326;
    wire [351:0] dep_chan_data_260_326;
    wire token_260_326;
    wire dep_chan_vld_327_326;
    wire [351:0] dep_chan_data_327_326;
    wire token_327_326;
    wire [2:0] proc_327_data_FIFO_blk;
    wire [2:0] proc_327_data_PIPO_blk;
    wire [2:0] proc_327_start_FIFO_blk;
    wire [2:0] proc_327_TLF_FIFO_blk;
    wire [2:0] proc_327_input_sync_blk;
    wire [2:0] proc_327_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_327;
    reg [2:0] proc_dep_vld_vec_327_reg;
    wire [2:0] in_chan_dep_vld_vec_327;
    wire [1055:0] in_chan_dep_data_vec_327;
    wire [2:0] token_in_vec_327;
    wire [2:0] out_chan_dep_vld_vec_327;
    wire [351:0] out_chan_dep_data_327;
    wire [2:0] token_out_vec_327;
    wire dl_detect_out_327;
    wire dep_chan_vld_252_327;
    wire [351:0] dep_chan_data_252_327;
    wire token_252_327;
    wire dep_chan_vld_326_327;
    wire [351:0] dep_chan_data_326_327;
    wire token_326_327;
    wire dep_chan_vld_328_327;
    wire [351:0] dep_chan_data_328_327;
    wire token_328_327;
    wire [2:0] proc_328_data_FIFO_blk;
    wire [2:0] proc_328_data_PIPO_blk;
    wire [2:0] proc_328_start_FIFO_blk;
    wire [2:0] proc_328_TLF_FIFO_blk;
    wire [2:0] proc_328_input_sync_blk;
    wire [2:0] proc_328_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_328;
    reg [2:0] proc_dep_vld_vec_328_reg;
    wire [2:0] in_chan_dep_vld_vec_328;
    wire [1055:0] in_chan_dep_data_vec_328;
    wire [2:0] token_in_vec_328;
    wire [2:0] out_chan_dep_vld_vec_328;
    wire [351:0] out_chan_dep_data_328;
    wire [2:0] token_out_vec_328;
    wire dl_detect_out_328;
    wire dep_chan_vld_244_328;
    wire [351:0] dep_chan_data_244_328;
    wire token_244_328;
    wire dep_chan_vld_327_328;
    wire [351:0] dep_chan_data_327_328;
    wire token_327_328;
    wire dep_chan_vld_329_328;
    wire [351:0] dep_chan_data_329_328;
    wire token_329_328;
    wire [2:0] proc_329_data_FIFO_blk;
    wire [2:0] proc_329_data_PIPO_blk;
    wire [2:0] proc_329_start_FIFO_blk;
    wire [2:0] proc_329_TLF_FIFO_blk;
    wire [2:0] proc_329_input_sync_blk;
    wire [2:0] proc_329_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_329;
    reg [2:0] proc_dep_vld_vec_329_reg;
    wire [2:0] in_chan_dep_vld_vec_329;
    wire [1055:0] in_chan_dep_data_vec_329;
    wire [2:0] token_in_vec_329;
    wire [2:0] out_chan_dep_vld_vec_329;
    wire [351:0] out_chan_dep_data_329;
    wire [2:0] token_out_vec_329;
    wire dl_detect_out_329;
    wire dep_chan_vld_236_329;
    wire [351:0] dep_chan_data_236_329;
    wire token_236_329;
    wire dep_chan_vld_328_329;
    wire [351:0] dep_chan_data_328_329;
    wire token_328_329;
    wire dep_chan_vld_330_329;
    wire [351:0] dep_chan_data_330_329;
    wire token_330_329;
    wire [2:0] proc_330_data_FIFO_blk;
    wire [2:0] proc_330_data_PIPO_blk;
    wire [2:0] proc_330_start_FIFO_blk;
    wire [2:0] proc_330_TLF_FIFO_blk;
    wire [2:0] proc_330_input_sync_blk;
    wire [2:0] proc_330_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_330;
    reg [2:0] proc_dep_vld_vec_330_reg;
    wire [2:0] in_chan_dep_vld_vec_330;
    wire [1055:0] in_chan_dep_data_vec_330;
    wire [2:0] token_in_vec_330;
    wire [2:0] out_chan_dep_vld_vec_330;
    wire [351:0] out_chan_dep_data_330;
    wire [2:0] token_out_vec_330;
    wire dl_detect_out_330;
    wire dep_chan_vld_228_330;
    wire [351:0] dep_chan_data_228_330;
    wire token_228_330;
    wire dep_chan_vld_329_330;
    wire [351:0] dep_chan_data_329_330;
    wire token_329_330;
    wire dep_chan_vld_331_330;
    wire [351:0] dep_chan_data_331_330;
    wire token_331_330;
    wire [2:0] proc_331_data_FIFO_blk;
    wire [2:0] proc_331_data_PIPO_blk;
    wire [2:0] proc_331_start_FIFO_blk;
    wire [2:0] proc_331_TLF_FIFO_blk;
    wire [2:0] proc_331_input_sync_blk;
    wire [2:0] proc_331_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_331;
    reg [2:0] proc_dep_vld_vec_331_reg;
    wire [2:0] in_chan_dep_vld_vec_331;
    wire [1055:0] in_chan_dep_data_vec_331;
    wire [2:0] token_in_vec_331;
    wire [2:0] out_chan_dep_vld_vec_331;
    wire [351:0] out_chan_dep_data_331;
    wire [2:0] token_out_vec_331;
    wire dl_detect_out_331;
    wire dep_chan_vld_220_331;
    wire [351:0] dep_chan_data_220_331;
    wire token_220_331;
    wire dep_chan_vld_330_331;
    wire [351:0] dep_chan_data_330_331;
    wire token_330_331;
    wire dep_chan_vld_332_331;
    wire [351:0] dep_chan_data_332_331;
    wire token_332_331;
    wire [2:0] proc_332_data_FIFO_blk;
    wire [2:0] proc_332_data_PIPO_blk;
    wire [2:0] proc_332_start_FIFO_blk;
    wire [2:0] proc_332_TLF_FIFO_blk;
    wire [2:0] proc_332_input_sync_blk;
    wire [2:0] proc_332_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_332;
    reg [2:0] proc_dep_vld_vec_332_reg;
    wire [2:0] in_chan_dep_vld_vec_332;
    wire [1055:0] in_chan_dep_data_vec_332;
    wire [2:0] token_in_vec_332;
    wire [2:0] out_chan_dep_vld_vec_332;
    wire [351:0] out_chan_dep_data_332;
    wire [2:0] token_out_vec_332;
    wire dl_detect_out_332;
    wire dep_chan_vld_212_332;
    wire [351:0] dep_chan_data_212_332;
    wire token_212_332;
    wire dep_chan_vld_331_332;
    wire [351:0] dep_chan_data_331_332;
    wire token_331_332;
    wire dep_chan_vld_333_332;
    wire [351:0] dep_chan_data_333_332;
    wire token_333_332;
    wire [2:0] proc_333_data_FIFO_blk;
    wire [2:0] proc_333_data_PIPO_blk;
    wire [2:0] proc_333_start_FIFO_blk;
    wire [2:0] proc_333_TLF_FIFO_blk;
    wire [2:0] proc_333_input_sync_blk;
    wire [2:0] proc_333_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_333;
    reg [2:0] proc_dep_vld_vec_333_reg;
    wire [2:0] in_chan_dep_vld_vec_333;
    wire [1055:0] in_chan_dep_data_vec_333;
    wire [2:0] token_in_vec_333;
    wire [2:0] out_chan_dep_vld_vec_333;
    wire [351:0] out_chan_dep_data_333;
    wire [2:0] token_out_vec_333;
    wire dl_detect_out_333;
    wire dep_chan_vld_204_333;
    wire [351:0] dep_chan_data_204_333;
    wire token_204_333;
    wire dep_chan_vld_332_333;
    wire [351:0] dep_chan_data_332_333;
    wire token_332_333;
    wire dep_chan_vld_343_333;
    wire [351:0] dep_chan_data_343_333;
    wire token_343_333;
    wire [1:0] proc_334_data_FIFO_blk;
    wire [1:0] proc_334_data_PIPO_blk;
    wire [1:0] proc_334_start_FIFO_blk;
    wire [1:0] proc_334_TLF_FIFO_blk;
    wire [1:0] proc_334_input_sync_blk;
    wire [1:0] proc_334_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_334;
    reg [1:0] proc_dep_vld_vec_334_reg;
    wire [1:0] in_chan_dep_vld_vec_334;
    wire [703:0] in_chan_dep_data_vec_334;
    wire [1:0] token_in_vec_334;
    wire [1:0] out_chan_dep_vld_vec_334;
    wire [351:0] out_chan_dep_data_334;
    wire [1:0] token_out_vec_334;
    wire dl_detect_out_334;
    wire dep_chan_vld_261_334;
    wire [351:0] dep_chan_data_261_334;
    wire token_261_334;
    wire dep_chan_vld_335_334;
    wire [351:0] dep_chan_data_335_334;
    wire token_335_334;
    wire [2:0] proc_335_data_FIFO_blk;
    wire [2:0] proc_335_data_PIPO_blk;
    wire [2:0] proc_335_start_FIFO_blk;
    wire [2:0] proc_335_TLF_FIFO_blk;
    wire [2:0] proc_335_input_sync_blk;
    wire [2:0] proc_335_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_335;
    reg [2:0] proc_dep_vld_vec_335_reg;
    wire [2:0] in_chan_dep_vld_vec_335;
    wire [1055:0] in_chan_dep_data_vec_335;
    wire [2:0] token_in_vec_335;
    wire [2:0] out_chan_dep_vld_vec_335;
    wire [351:0] out_chan_dep_data_335;
    wire [2:0] token_out_vec_335;
    wire dl_detect_out_335;
    wire dep_chan_vld_253_335;
    wire [351:0] dep_chan_data_253_335;
    wire token_253_335;
    wire dep_chan_vld_334_335;
    wire [351:0] dep_chan_data_334_335;
    wire token_334_335;
    wire dep_chan_vld_336_335;
    wire [351:0] dep_chan_data_336_335;
    wire token_336_335;
    wire [2:0] proc_336_data_FIFO_blk;
    wire [2:0] proc_336_data_PIPO_blk;
    wire [2:0] proc_336_start_FIFO_blk;
    wire [2:0] proc_336_TLF_FIFO_blk;
    wire [2:0] proc_336_input_sync_blk;
    wire [2:0] proc_336_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_336;
    reg [2:0] proc_dep_vld_vec_336_reg;
    wire [2:0] in_chan_dep_vld_vec_336;
    wire [1055:0] in_chan_dep_data_vec_336;
    wire [2:0] token_in_vec_336;
    wire [2:0] out_chan_dep_vld_vec_336;
    wire [351:0] out_chan_dep_data_336;
    wire [2:0] token_out_vec_336;
    wire dl_detect_out_336;
    wire dep_chan_vld_245_336;
    wire [351:0] dep_chan_data_245_336;
    wire token_245_336;
    wire dep_chan_vld_335_336;
    wire [351:0] dep_chan_data_335_336;
    wire token_335_336;
    wire dep_chan_vld_337_336;
    wire [351:0] dep_chan_data_337_336;
    wire token_337_336;
    wire [2:0] proc_337_data_FIFO_blk;
    wire [2:0] proc_337_data_PIPO_blk;
    wire [2:0] proc_337_start_FIFO_blk;
    wire [2:0] proc_337_TLF_FIFO_blk;
    wire [2:0] proc_337_input_sync_blk;
    wire [2:0] proc_337_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_337;
    reg [2:0] proc_dep_vld_vec_337_reg;
    wire [2:0] in_chan_dep_vld_vec_337;
    wire [1055:0] in_chan_dep_data_vec_337;
    wire [2:0] token_in_vec_337;
    wire [2:0] out_chan_dep_vld_vec_337;
    wire [351:0] out_chan_dep_data_337;
    wire [2:0] token_out_vec_337;
    wire dl_detect_out_337;
    wire dep_chan_vld_237_337;
    wire [351:0] dep_chan_data_237_337;
    wire token_237_337;
    wire dep_chan_vld_336_337;
    wire [351:0] dep_chan_data_336_337;
    wire token_336_337;
    wire dep_chan_vld_338_337;
    wire [351:0] dep_chan_data_338_337;
    wire token_338_337;
    wire [2:0] proc_338_data_FIFO_blk;
    wire [2:0] proc_338_data_PIPO_blk;
    wire [2:0] proc_338_start_FIFO_blk;
    wire [2:0] proc_338_TLF_FIFO_blk;
    wire [2:0] proc_338_input_sync_blk;
    wire [2:0] proc_338_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_338;
    reg [2:0] proc_dep_vld_vec_338_reg;
    wire [2:0] in_chan_dep_vld_vec_338;
    wire [1055:0] in_chan_dep_data_vec_338;
    wire [2:0] token_in_vec_338;
    wire [2:0] out_chan_dep_vld_vec_338;
    wire [351:0] out_chan_dep_data_338;
    wire [2:0] token_out_vec_338;
    wire dl_detect_out_338;
    wire dep_chan_vld_229_338;
    wire [351:0] dep_chan_data_229_338;
    wire token_229_338;
    wire dep_chan_vld_337_338;
    wire [351:0] dep_chan_data_337_338;
    wire token_337_338;
    wire dep_chan_vld_339_338;
    wire [351:0] dep_chan_data_339_338;
    wire token_339_338;
    wire [2:0] proc_339_data_FIFO_blk;
    wire [2:0] proc_339_data_PIPO_blk;
    wire [2:0] proc_339_start_FIFO_blk;
    wire [2:0] proc_339_TLF_FIFO_blk;
    wire [2:0] proc_339_input_sync_blk;
    wire [2:0] proc_339_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_339;
    reg [2:0] proc_dep_vld_vec_339_reg;
    wire [2:0] in_chan_dep_vld_vec_339;
    wire [1055:0] in_chan_dep_data_vec_339;
    wire [2:0] token_in_vec_339;
    wire [2:0] out_chan_dep_vld_vec_339;
    wire [351:0] out_chan_dep_data_339;
    wire [2:0] token_out_vec_339;
    wire dl_detect_out_339;
    wire dep_chan_vld_221_339;
    wire [351:0] dep_chan_data_221_339;
    wire token_221_339;
    wire dep_chan_vld_338_339;
    wire [351:0] dep_chan_data_338_339;
    wire token_338_339;
    wire dep_chan_vld_340_339;
    wire [351:0] dep_chan_data_340_339;
    wire token_340_339;
    wire [2:0] proc_340_data_FIFO_blk;
    wire [2:0] proc_340_data_PIPO_blk;
    wire [2:0] proc_340_start_FIFO_blk;
    wire [2:0] proc_340_TLF_FIFO_blk;
    wire [2:0] proc_340_input_sync_blk;
    wire [2:0] proc_340_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_340;
    reg [2:0] proc_dep_vld_vec_340_reg;
    wire [2:0] in_chan_dep_vld_vec_340;
    wire [1055:0] in_chan_dep_data_vec_340;
    wire [2:0] token_in_vec_340;
    wire [2:0] out_chan_dep_vld_vec_340;
    wire [351:0] out_chan_dep_data_340;
    wire [2:0] token_out_vec_340;
    wire dl_detect_out_340;
    wire dep_chan_vld_213_340;
    wire [351:0] dep_chan_data_213_340;
    wire token_213_340;
    wire dep_chan_vld_339_340;
    wire [351:0] dep_chan_data_339_340;
    wire token_339_340;
    wire dep_chan_vld_341_340;
    wire [351:0] dep_chan_data_341_340;
    wire token_341_340;
    wire [2:0] proc_341_data_FIFO_blk;
    wire [2:0] proc_341_data_PIPO_blk;
    wire [2:0] proc_341_start_FIFO_blk;
    wire [2:0] proc_341_TLF_FIFO_blk;
    wire [2:0] proc_341_input_sync_blk;
    wire [2:0] proc_341_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_341;
    reg [2:0] proc_dep_vld_vec_341_reg;
    wire [2:0] in_chan_dep_vld_vec_341;
    wire [1055:0] in_chan_dep_data_vec_341;
    wire [2:0] token_in_vec_341;
    wire [2:0] out_chan_dep_vld_vec_341;
    wire [351:0] out_chan_dep_data_341;
    wire [2:0] token_out_vec_341;
    wire dl_detect_out_341;
    wire dep_chan_vld_205_341;
    wire [351:0] dep_chan_data_205_341;
    wire token_205_341;
    wire dep_chan_vld_340_341;
    wire [351:0] dep_chan_data_340_341;
    wire token_340_341;
    wire dep_chan_vld_342_341;
    wire [351:0] dep_chan_data_342_341;
    wire token_342_341;
    wire [1:0] proc_342_data_FIFO_blk;
    wire [1:0] proc_342_data_PIPO_blk;
    wire [1:0] proc_342_start_FIFO_blk;
    wire [1:0] proc_342_TLF_FIFO_blk;
    wire [1:0] proc_342_input_sync_blk;
    wire [1:0] proc_342_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_342;
    reg [1:0] proc_dep_vld_vec_342_reg;
    wire [1:0] in_chan_dep_vld_vec_342;
    wire [703:0] in_chan_dep_data_vec_342;
    wire [1:0] token_in_vec_342;
    wire [1:0] out_chan_dep_vld_vec_342;
    wire [351:0] out_chan_dep_data_342;
    wire [1:0] token_out_vec_342;
    wire dl_detect_out_342;
    wire dep_chan_vld_341_342;
    wire [351:0] dep_chan_data_341_342;
    wire token_341_342;
    wire dep_chan_vld_343_342;
    wire [351:0] dep_chan_data_343_342;
    wire token_343_342;
    wire [2:0] proc_343_data_FIFO_blk;
    wire [2:0] proc_343_data_PIPO_blk;
    wire [2:0] proc_343_start_FIFO_blk;
    wire [2:0] proc_343_TLF_FIFO_blk;
    wire [2:0] proc_343_input_sync_blk;
    wire [2:0] proc_343_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_343;
    reg [2:0] proc_dep_vld_vec_343_reg;
    wire [2:0] in_chan_dep_vld_vec_343;
    wire [1055:0] in_chan_dep_data_vec_343;
    wire [2:0] token_in_vec_343;
    wire [2:0] out_chan_dep_vld_vec_343;
    wire [351:0] out_chan_dep_data_343;
    wire [2:0] token_out_vec_343;
    wire dl_detect_out_343;
    wire dep_chan_vld_333_343;
    wire [351:0] dep_chan_data_333_343;
    wire token_333_343;
    wire dep_chan_vld_342_343;
    wire [351:0] dep_chan_data_342_343;
    wire token_342_343;
    wire dep_chan_vld_344_343;
    wire [351:0] dep_chan_data_344_343;
    wire token_344_343;
    wire [2:0] proc_344_data_FIFO_blk;
    wire [2:0] proc_344_data_PIPO_blk;
    wire [2:0] proc_344_start_FIFO_blk;
    wire [2:0] proc_344_TLF_FIFO_blk;
    wire [2:0] proc_344_input_sync_blk;
    wire [2:0] proc_344_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_344;
    reg [2:0] proc_dep_vld_vec_344_reg;
    wire [2:0] in_chan_dep_vld_vec_344;
    wire [1055:0] in_chan_dep_data_vec_344;
    wire [2:0] token_in_vec_344;
    wire [2:0] out_chan_dep_vld_vec_344;
    wire [351:0] out_chan_dep_data_344;
    wire [2:0] token_out_vec_344;
    wire dl_detect_out_344;
    wire dep_chan_vld_325_344;
    wire [351:0] dep_chan_data_325_344;
    wire token_325_344;
    wire dep_chan_vld_343_344;
    wire [351:0] dep_chan_data_343_344;
    wire token_343_344;
    wire dep_chan_vld_345_344;
    wire [351:0] dep_chan_data_345_344;
    wire token_345_344;
    wire [2:0] proc_345_data_FIFO_blk;
    wire [2:0] proc_345_data_PIPO_blk;
    wire [2:0] proc_345_start_FIFO_blk;
    wire [2:0] proc_345_TLF_FIFO_blk;
    wire [2:0] proc_345_input_sync_blk;
    wire [2:0] proc_345_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_345;
    reg [2:0] proc_dep_vld_vec_345_reg;
    wire [2:0] in_chan_dep_vld_vec_345;
    wire [1055:0] in_chan_dep_data_vec_345;
    wire [2:0] token_in_vec_345;
    wire [2:0] out_chan_dep_vld_vec_345;
    wire [351:0] out_chan_dep_data_345;
    wire [2:0] token_out_vec_345;
    wire dl_detect_out_345;
    wire dep_chan_vld_317_345;
    wire [351:0] dep_chan_data_317_345;
    wire token_317_345;
    wire dep_chan_vld_344_345;
    wire [351:0] dep_chan_data_344_345;
    wire token_344_345;
    wire dep_chan_vld_346_345;
    wire [351:0] dep_chan_data_346_345;
    wire token_346_345;
    wire [2:0] proc_346_data_FIFO_blk;
    wire [2:0] proc_346_data_PIPO_blk;
    wire [2:0] proc_346_start_FIFO_blk;
    wire [2:0] proc_346_TLF_FIFO_blk;
    wire [2:0] proc_346_input_sync_blk;
    wire [2:0] proc_346_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_346;
    reg [2:0] proc_dep_vld_vec_346_reg;
    wire [2:0] in_chan_dep_vld_vec_346;
    wire [1055:0] in_chan_dep_data_vec_346;
    wire [2:0] token_in_vec_346;
    wire [2:0] out_chan_dep_vld_vec_346;
    wire [351:0] out_chan_dep_data_346;
    wire [2:0] token_out_vec_346;
    wire dl_detect_out_346;
    wire dep_chan_vld_309_346;
    wire [351:0] dep_chan_data_309_346;
    wire token_309_346;
    wire dep_chan_vld_345_346;
    wire [351:0] dep_chan_data_345_346;
    wire token_345_346;
    wire dep_chan_vld_347_346;
    wire [351:0] dep_chan_data_347_346;
    wire token_347_346;
    wire [2:0] proc_347_data_FIFO_blk;
    wire [2:0] proc_347_data_PIPO_blk;
    wire [2:0] proc_347_start_FIFO_blk;
    wire [2:0] proc_347_TLF_FIFO_blk;
    wire [2:0] proc_347_input_sync_blk;
    wire [2:0] proc_347_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_347;
    reg [2:0] proc_dep_vld_vec_347_reg;
    wire [2:0] in_chan_dep_vld_vec_347;
    wire [1055:0] in_chan_dep_data_vec_347;
    wire [2:0] token_in_vec_347;
    wire [2:0] out_chan_dep_vld_vec_347;
    wire [351:0] out_chan_dep_data_347;
    wire [2:0] token_out_vec_347;
    wire dl_detect_out_347;
    wire dep_chan_vld_301_347;
    wire [351:0] dep_chan_data_301_347;
    wire token_301_347;
    wire dep_chan_vld_346_347;
    wire [351:0] dep_chan_data_346_347;
    wire token_346_347;
    wire dep_chan_vld_348_347;
    wire [351:0] dep_chan_data_348_347;
    wire token_348_347;
    wire [2:0] proc_348_data_FIFO_blk;
    wire [2:0] proc_348_data_PIPO_blk;
    wire [2:0] proc_348_start_FIFO_blk;
    wire [2:0] proc_348_TLF_FIFO_blk;
    wire [2:0] proc_348_input_sync_blk;
    wire [2:0] proc_348_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_348;
    reg [2:0] proc_dep_vld_vec_348_reg;
    wire [2:0] in_chan_dep_vld_vec_348;
    wire [1055:0] in_chan_dep_data_vec_348;
    wire [2:0] token_in_vec_348;
    wire [2:0] out_chan_dep_vld_vec_348;
    wire [351:0] out_chan_dep_data_348;
    wire [2:0] token_out_vec_348;
    wire dl_detect_out_348;
    wire dep_chan_vld_293_348;
    wire [351:0] dep_chan_data_293_348;
    wire token_293_348;
    wire dep_chan_vld_347_348;
    wire [351:0] dep_chan_data_347_348;
    wire token_347_348;
    wire dep_chan_vld_349_348;
    wire [351:0] dep_chan_data_349_348;
    wire token_349_348;
    wire [2:0] proc_349_data_FIFO_blk;
    wire [2:0] proc_349_data_PIPO_blk;
    wire [2:0] proc_349_start_FIFO_blk;
    wire [2:0] proc_349_TLF_FIFO_blk;
    wire [2:0] proc_349_input_sync_blk;
    wire [2:0] proc_349_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_349;
    reg [2:0] proc_dep_vld_vec_349_reg;
    wire [2:0] in_chan_dep_vld_vec_349;
    wire [1055:0] in_chan_dep_data_vec_349;
    wire [2:0] token_in_vec_349;
    wire [2:0] out_chan_dep_vld_vec_349;
    wire [351:0] out_chan_dep_data_349;
    wire [2:0] token_out_vec_349;
    wire dl_detect_out_349;
    wire dep_chan_vld_285_349;
    wire [351:0] dep_chan_data_285_349;
    wire token_285_349;
    wire dep_chan_vld_348_349;
    wire [351:0] dep_chan_data_348_349;
    wire token_348_349;
    wire dep_chan_vld_350_349;
    wire [351:0] dep_chan_data_350_349;
    wire token_350_349;
    wire [1:0] proc_350_data_FIFO_blk;
    wire [1:0] proc_350_data_PIPO_blk;
    wire [1:0] proc_350_start_FIFO_blk;
    wire [1:0] proc_350_TLF_FIFO_blk;
    wire [1:0] proc_350_input_sync_blk;
    wire [1:0] proc_350_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_350;
    reg [1:0] proc_dep_vld_vec_350_reg;
    wire [1:0] in_chan_dep_vld_vec_350;
    wire [703:0] in_chan_dep_data_vec_350;
    wire [1:0] token_in_vec_350;
    wire [1:0] out_chan_dep_vld_vec_350;
    wire [351:0] out_chan_dep_data_350;
    wire [1:0] token_out_vec_350;
    wire dl_detect_out_350;
    wire dep_chan_vld_349_350;
    wire [351:0] dep_chan_data_349_350;
    wire token_349_350;
    wire dep_chan_vld_351_350;
    wire [351:0] dep_chan_data_351_350;
    wire token_351_350;
    wire [17:0] proc_351_data_FIFO_blk;
    wire [17:0] proc_351_data_PIPO_blk;
    wire [17:0] proc_351_start_FIFO_blk;
    wire [17:0] proc_351_TLF_FIFO_blk;
    wire [17:0] proc_351_input_sync_blk;
    wire [17:0] proc_351_output_sync_blk;
    wire [17:0] proc_dep_vld_vec_351;
    reg [17:0] proc_dep_vld_vec_351_reg;
    wire [17:0] in_chan_dep_vld_vec_351;
    wire [6335:0] in_chan_dep_data_vec_351;
    wire [17:0] token_in_vec_351;
    wire [17:0] out_chan_dep_vld_vec_351;
    wire [351:0] out_chan_dep_data_351;
    wire [17:0] token_out_vec_351;
    wire dl_detect_out_351;
    wire dep_chan_vld_177_351;
    wire [351:0] dep_chan_data_177_351;
    wire token_177_351;
    wire dep_chan_vld_262_351;
    wire [351:0] dep_chan_data_262_351;
    wire token_262_351;
    wire dep_chan_vld_263_351;
    wire [351:0] dep_chan_data_263_351;
    wire token_263_351;
    wire dep_chan_vld_264_351;
    wire [351:0] dep_chan_data_264_351;
    wire token_264_351;
    wire dep_chan_vld_265_351;
    wire [351:0] dep_chan_data_265_351;
    wire token_265_351;
    wire dep_chan_vld_266_351;
    wire [351:0] dep_chan_data_266_351;
    wire token_266_351;
    wire dep_chan_vld_267_351;
    wire [351:0] dep_chan_data_267_351;
    wire token_267_351;
    wire dep_chan_vld_268_351;
    wire [351:0] dep_chan_data_268_351;
    wire token_268_351;
    wire dep_chan_vld_269_351;
    wire [351:0] dep_chan_data_269_351;
    wire token_269_351;
    wire dep_chan_vld_270_351;
    wire [351:0] dep_chan_data_270_351;
    wire token_270_351;
    wire dep_chan_vld_271_351;
    wire [351:0] dep_chan_data_271_351;
    wire token_271_351;
    wire dep_chan_vld_272_351;
    wire [351:0] dep_chan_data_272_351;
    wire token_272_351;
    wire dep_chan_vld_273_351;
    wire [351:0] dep_chan_data_273_351;
    wire token_273_351;
    wire dep_chan_vld_274_351;
    wire [351:0] dep_chan_data_274_351;
    wire token_274_351;
    wire dep_chan_vld_275_351;
    wire [351:0] dep_chan_data_275_351;
    wire token_275_351;
    wire dep_chan_vld_276_351;
    wire [351:0] dep_chan_data_276_351;
    wire token_276_351;
    wire dep_chan_vld_277_351;
    wire [351:0] dep_chan_data_277_351;
    wire token_277_351;
    wire dep_chan_vld_350_351;
    wire [351:0] dep_chan_data_350_351;
    wire token_350_351;
    wire [351:0] dl_in_vec;
    wire dl_detect_out;
    wire token_clear;
    reg [351:0] origin;

    reg ap_done_reg_0;// for module grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_0 <= 'b0;
        end
        else begin
            ap_done_reg_0 <= grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_1;// for module grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_1 <= 'b0;
        end
        else begin
            ap_done_reg_1 <= grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_2;// for module grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_2 <= 'b0;
        end
        else begin
            ap_done_reg_2 <= grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_3;// for module grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_3 <= 'b0;
        end
        else begin
            ap_done_reg_3 <= grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_4;// for module grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_4 <= 'b0;
        end
        else begin
            ap_done_reg_4 <= grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_5;// for module grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_5 <= 'b0;
        end
        else begin
            ap_done_reg_5 <= grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_6;// for module grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_6 <= 'b0;
        end
        else begin
            ap_done_reg_6 <= grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_7;// for module grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_7 <= 'b0;
        end
        else begin
            ap_done_reg_7 <= grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_8;// for module grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_8 <= 'b0;
        end
        else begin
            ap_done_reg_8 <= grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_9;// for module grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_9 <= 'b0;
        end
        else begin
            ap_done_reg_9 <= grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_10;// for module grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_10 <= 'b0;
        end
        else begin
            ap_done_reg_10 <= grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_11;// for module grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_11 <= 'b0;
        end
        else begin
            ap_done_reg_11 <= grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_12;// for module grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_12 <= 'b0;
        end
        else begin
            ap_done_reg_12 <= grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_13;// for module grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_13 <= 'b0;
        end
        else begin
            ap_done_reg_13 <= grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_14;// for module grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_14 <= 'b0;
        end
        else begin
            ap_done_reg_14 <= grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_15;// for module grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_15 <= 'b0;
        end
        else begin
            ap_done_reg_15 <= grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_16;// for module grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_16 <= 'b0;
        end
        else begin
            ap_done_reg_16 <= grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_17;// for module grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_17 <= 'b0;
        end
        else begin
            ap_done_reg_17 <= grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_18;// for module grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_18 <= 'b0;
        end
        else begin
            ap_done_reg_18 <= grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_19;// for module grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_19 <= 'b0;
        end
        else begin
            ap_done_reg_19 <= grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_20;// for module grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_20 <= 'b0;
        end
        else begin
            ap_done_reg_20 <= grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_21;// for module grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_21 <= 'b0;
        end
        else begin
            ap_done_reg_21 <= grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_22;// for module grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_22 <= 'b0;
        end
        else begin
            ap_done_reg_22 <= grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_23;// for module grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_23 <= 'b0;
        end
        else begin
            ap_done_reg_23 <= grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_24;// for module grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_24 <= 'b0;
        end
        else begin
            ap_done_reg_24 <= grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_25;// for module grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_25 <= 'b0;
        end
        else begin
            ap_done_reg_25 <= grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_26;// for module grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_26 <= 'b0;
        end
        else begin
            ap_done_reg_26 <= grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_27;// for module grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_27 <= 'b0;
        end
        else begin
            ap_done_reg_27 <= grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_28;// for module grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_28 <= 'b0;
        end
        else begin
            ap_done_reg_28 <= grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_29;// for module grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_29 <= 'b0;
        end
        else begin
            ap_done_reg_29 <= grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_30;// for module grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_30 <= 'b0;
        end
        else begin
            ap_done_reg_30 <= grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_31;// for module grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_31 <= 'b0;
        end
        else begin
            ap_done_reg_31 <= grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_32;// for module grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_32 <= 'b0;
        end
        else begin
            ap_done_reg_32 <= grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_33;// for module grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_33 <= 'b0;
        end
        else begin
            ap_done_reg_33 <= grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_continue;
        end
    end

    // Process: grp_kernel0_x0_fu_96.kernel0_x0_entry25_U0
    top_hls_deadlock_detect_unit #(352, 0, 3, 3) top_hls_deadlock_detect_unit_0 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_0),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_0),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_0),
        .token_in_vec(token_in_vec_0),
        .dl_detect_in(dl_detect_out),
        .origin(origin[0]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_0),
        .out_chan_dep_data(out_chan_dep_data_0),
        .token_out_vec(token_out_vec_0),
        .dl_detect_out(dl_in_vec[0]));

    assign proc_0_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.kernel0_x0_entry25_U0.B_out_blk_n);
    assign proc_0_data_PIPO_blk[0] = 1'b0;
    assign proc_0_start_FIFO_blk[0] = 1'b0;
    assign proc_0_TLF_FIFO_blk[0] = 1'b0;
    assign proc_0_input_sync_blk[0] = 1'b0;
    assign proc_0_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_0[0] = dl_detect_out ? proc_dep_vld_vec_0_reg[0] : (proc_0_data_FIFO_blk[0] | proc_0_data_PIPO_blk[0] | proc_0_start_FIFO_blk[0] | proc_0_TLF_FIFO_blk[0] | proc_0_input_sync_blk[0] | proc_0_output_sync_blk[0]);
    assign proc_0_data_FIFO_blk[1] = 1'b0;
    assign proc_0_data_PIPO_blk[1] = 1'b0;
    assign proc_0_start_FIFO_blk[1] = 1'b0;
    assign proc_0_TLF_FIFO_blk[1] = 1'b0;
    assign proc_0_input_sync_blk[1] = 1'b0 | (grp_kernel0_x0_fu_96.ap_sync_kernel0_x0_entry25_U0_ap_ready & grp_kernel0_x0_fu_96.kernel0_x0_entry25_U0.ap_idle & ~grp_kernel0_x0_fu_96.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_0[1] = dl_detect_out ? proc_dep_vld_vec_0_reg[1] : (proc_0_data_FIFO_blk[1] | proc_0_data_PIPO_blk[1] | proc_0_start_FIFO_blk[1] | proc_0_TLF_FIFO_blk[1] | proc_0_input_sync_blk[1] | proc_0_output_sync_blk[1]);
    assign proc_0_data_FIFO_blk[2] = 1'b0;
    assign proc_0_data_PIPO_blk[2] = 1'b0;
    assign proc_0_start_FIFO_blk[2] = 1'b0;
    assign proc_0_TLF_FIFO_blk[2] = 1'b0;
    assign proc_0_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_96.ap_sync_kernel0_x0_entry25_U0_ap_ready & grp_kernel0_x0_fu_96.kernel0_x0_entry25_U0.ap_idle & ~grp_kernel0_x0_fu_96.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_0[2] = dl_detect_out ? proc_dep_vld_vec_0_reg[2] : (proc_0_data_FIFO_blk[2] | proc_0_data_PIPO_blk[2] | proc_0_start_FIFO_blk[2] | proc_0_TLF_FIFO_blk[2] | proc_0_input_sync_blk[2] | proc_0_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_0_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_0_reg <= proc_dep_vld_vec_0;
        end
    end
    assign in_chan_dep_vld_vec_0[0] = dep_chan_vld_1_0;
    assign in_chan_dep_data_vec_0[351 : 0] = dep_chan_data_1_0;
    assign token_in_vec_0[0] = token_1_0;
    assign in_chan_dep_vld_vec_0[1] = dep_chan_vld_2_0;
    assign in_chan_dep_data_vec_0[703 : 352] = dep_chan_data_2_0;
    assign token_in_vec_0[1] = token_2_0;
    assign in_chan_dep_vld_vec_0[2] = dep_chan_vld_12_0;
    assign in_chan_dep_data_vec_0[1055 : 704] = dep_chan_data_12_0;
    assign token_in_vec_0[2] = token_12_0;
    assign dep_chan_vld_0_1 = out_chan_dep_vld_vec_0[0];
    assign dep_chan_data_0_1 = out_chan_dep_data_0;
    assign token_0_1 = token_out_vec_0[0];
    assign dep_chan_vld_0_2 = out_chan_dep_vld_vec_0[1];
    assign dep_chan_data_0_2 = out_chan_dep_data_0;
    assign token_0_2 = token_out_vec_0[1];
    assign dep_chan_vld_0_12 = out_chan_dep_vld_vec_0[2];
    assign dep_chan_data_0_12 = out_chan_dep_data_0;
    assign token_0_12 = token_out_vec_0[2];

    // Process: grp_kernel0_x0_fu_96.kernel0_x0_entry19_U0
    top_hls_deadlock_detect_unit #(352, 1, 2, 2) top_hls_deadlock_detect_unit_1 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_1),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_1),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_1),
        .token_in_vec(token_in_vec_1),
        .dl_detect_in(dl_detect_out),
        .origin(origin[1]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_1),
        .out_chan_dep_data(out_chan_dep_data_1),
        .token_out_vec(token_out_vec_1),
        .dl_detect_out(dl_in_vec[1]));

    assign proc_1_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.kernel0_x0_entry19_U0.B_blk_n);
    assign proc_1_data_PIPO_blk[0] = 1'b0;
    assign proc_1_start_FIFO_blk[0] = 1'b0;
    assign proc_1_TLF_FIFO_blk[0] = 1'b0;
    assign proc_1_input_sync_blk[0] = 1'b0;
    assign proc_1_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_1[0] = dl_detect_out ? proc_dep_vld_vec_1_reg[0] : (proc_1_data_FIFO_blk[0] | proc_1_data_PIPO_blk[0] | proc_1_start_FIFO_blk[0] | proc_1_TLF_FIFO_blk[0] | proc_1_input_sync_blk[0] | proc_1_output_sync_blk[0]);
    assign proc_1_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.kernel0_x0_entry19_U0.B_out_blk_n);
    assign proc_1_data_PIPO_blk[1] = 1'b0;
    assign proc_1_start_FIFO_blk[1] = 1'b0;
    assign proc_1_TLF_FIFO_blk[1] = 1'b0;
    assign proc_1_input_sync_blk[1] = 1'b0;
    assign proc_1_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_1[1] = dl_detect_out ? proc_dep_vld_vec_1_reg[1] : (proc_1_data_FIFO_blk[1] | proc_1_data_PIPO_blk[1] | proc_1_start_FIFO_blk[1] | proc_1_TLF_FIFO_blk[1] | proc_1_input_sync_blk[1] | proc_1_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_1_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_1_reg <= proc_dep_vld_vec_1;
        end
    end
    assign in_chan_dep_vld_vec_1[0] = dep_chan_vld_0_1;
    assign in_chan_dep_data_vec_1[351 : 0] = dep_chan_data_0_1;
    assign token_in_vec_1[0] = token_0_1;
    assign in_chan_dep_vld_vec_1[1] = dep_chan_vld_12_1;
    assign in_chan_dep_data_vec_1[703 : 352] = dep_chan_data_12_1;
    assign token_in_vec_1[1] = token_12_1;
    assign dep_chan_vld_1_0 = out_chan_dep_vld_vec_1[0];
    assign dep_chan_data_1_0 = out_chan_dep_data_1;
    assign token_1_0 = token_out_vec_1[0];
    assign dep_chan_vld_1_12 = out_chan_dep_vld_vec_1[1];
    assign dep_chan_data_1_12 = out_chan_dep_data_1;
    assign token_1_12 = token_out_vec_1[1];

    // Process: grp_kernel0_x0_fu_96.A_IO_L3_in_serialize_x0_U0
    top_hls_deadlock_detect_unit #(352, 2, 3, 3) top_hls_deadlock_detect_unit_2 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_2),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_2),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_2),
        .token_in_vec(token_in_vec_2),
        .dl_detect_in(dl_detect_out),
        .origin(origin[2]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_2),
        .out_chan_dep_data(out_chan_dep_data_2),
        .token_out_vec(token_out_vec_2),
        .dl_detect_out(dl_in_vec[2]));

    assign proc_2_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L3_in_serialize_x0_U0.fifo_A_A_IO_L3_in_serialize_x01_blk_n);
    assign proc_2_data_PIPO_blk[0] = 1'b0;
    assign proc_2_start_FIFO_blk[0] = 1'b0;
    assign proc_2_TLF_FIFO_blk[0] = 1'b0;
    assign proc_2_input_sync_blk[0] = 1'b0;
    assign proc_2_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_2[0] = dl_detect_out ? proc_dep_vld_vec_2_reg[0] : (proc_2_data_FIFO_blk[0] | proc_2_data_PIPO_blk[0] | proc_2_start_FIFO_blk[0] | proc_2_TLF_FIFO_blk[0] | proc_2_input_sync_blk[0] | proc_2_output_sync_blk[0]);
    assign proc_2_data_FIFO_blk[1] = 1'b0;
    assign proc_2_data_PIPO_blk[1] = 1'b0;
    assign proc_2_start_FIFO_blk[1] = 1'b0;
    assign proc_2_TLF_FIFO_blk[1] = 1'b0;
    assign proc_2_input_sync_blk[1] = 1'b0 | (grp_kernel0_x0_fu_96.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_96.A_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_96.ap_sync_kernel0_x0_entry25_U0_ap_ready);
    assign proc_2_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_2[1] = dl_detect_out ? proc_dep_vld_vec_2_reg[1] : (proc_2_data_FIFO_blk[1] | proc_2_data_PIPO_blk[1] | proc_2_start_FIFO_blk[1] | proc_2_TLF_FIFO_blk[1] | proc_2_input_sync_blk[1] | proc_2_output_sync_blk[1]);
    assign proc_2_data_FIFO_blk[2] = 1'b0;
    assign proc_2_data_PIPO_blk[2] = 1'b0;
    assign proc_2_start_FIFO_blk[2] = 1'b0;
    assign proc_2_TLF_FIFO_blk[2] = 1'b0;
    assign proc_2_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_96.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_96.A_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_96.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_2_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_2[2] = dl_detect_out ? proc_dep_vld_vec_2_reg[2] : (proc_2_data_FIFO_blk[2] | proc_2_data_PIPO_blk[2] | proc_2_start_FIFO_blk[2] | proc_2_TLF_FIFO_blk[2] | proc_2_input_sync_blk[2] | proc_2_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_2_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_2_reg <= proc_dep_vld_vec_2;
        end
    end
    assign in_chan_dep_vld_vec_2[0] = dep_chan_vld_0_2;
    assign in_chan_dep_data_vec_2[351 : 0] = dep_chan_data_0_2;
    assign token_in_vec_2[0] = token_0_2;
    assign in_chan_dep_vld_vec_2[1] = dep_chan_vld_3_2;
    assign in_chan_dep_data_vec_2[703 : 352] = dep_chan_data_3_2;
    assign token_in_vec_2[1] = token_3_2;
    assign in_chan_dep_vld_vec_2[2] = dep_chan_vld_12_2;
    assign in_chan_dep_data_vec_2[1055 : 704] = dep_chan_data_12_2;
    assign token_in_vec_2[2] = token_12_2;
    assign dep_chan_vld_2_3 = out_chan_dep_vld_vec_2[0];
    assign dep_chan_data_2_3 = out_chan_dep_data_2;
    assign token_2_3 = token_out_vec_2[0];
    assign dep_chan_vld_2_0 = out_chan_dep_vld_vec_2[1];
    assign dep_chan_data_2_0 = out_chan_dep_data_2;
    assign token_2_0 = token_out_vec_2[1];
    assign dep_chan_vld_2_12 = out_chan_dep_vld_vec_2[2];
    assign dep_chan_data_2_12 = out_chan_dep_data_2;
    assign token_2_12 = token_out_vec_2[2];

    // Process: grp_kernel0_x0_fu_96.A_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(352, 3, 2, 2) top_hls_deadlock_detect_unit_3 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_3),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_3),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_3),
        .token_in_vec(token_in_vec_3),
        .dl_detect_in(dl_detect_out),
        .origin(origin[3]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_3),
        .out_chan_dep_data(out_chan_dep_data_3),
        .token_out_vec(token_out_vec_3),
        .dl_detect_out(dl_in_vec[3]));

    assign proc_3_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L3_in_x0_U0.fifo_A_in_blk_n);
    assign proc_3_data_PIPO_blk[0] = 1'b0;
    assign proc_3_start_FIFO_blk[0] = 1'b0;
    assign proc_3_TLF_FIFO_blk[0] = 1'b0;
    assign proc_3_input_sync_blk[0] = 1'b0;
    assign proc_3_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_3[0] = dl_detect_out ? proc_dep_vld_vec_3_reg[0] : (proc_3_data_FIFO_blk[0] | proc_3_data_PIPO_blk[0] | proc_3_start_FIFO_blk[0] | proc_3_TLF_FIFO_blk[0] | proc_3_input_sync_blk[0] | proc_3_output_sync_blk[0]);
    assign proc_3_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L3_in_x0_U0.fifo_A_local_out_blk_n);
    assign proc_3_data_PIPO_blk[1] = 1'b0;
    assign proc_3_start_FIFO_blk[1] = 1'b0;
    assign proc_3_TLF_FIFO_blk[1] = 1'b0;
    assign proc_3_input_sync_blk[1] = 1'b0;
    assign proc_3_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_3[1] = dl_detect_out ? proc_dep_vld_vec_3_reg[1] : (proc_3_data_FIFO_blk[1] | proc_3_data_PIPO_blk[1] | proc_3_start_FIFO_blk[1] | proc_3_TLF_FIFO_blk[1] | proc_3_input_sync_blk[1] | proc_3_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_3_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_3_reg <= proc_dep_vld_vec_3;
        end
    end
    assign in_chan_dep_vld_vec_3[0] = dep_chan_vld_2_3;
    assign in_chan_dep_data_vec_3[351 : 0] = dep_chan_data_2_3;
    assign token_in_vec_3[0] = token_2_3;
    assign in_chan_dep_vld_vec_3[1] = dep_chan_vld_4_3;
    assign in_chan_dep_data_vec_3[703 : 352] = dep_chan_data_4_3;
    assign token_in_vec_3[1] = token_4_3;
    assign dep_chan_vld_3_2 = out_chan_dep_vld_vec_3[0];
    assign dep_chan_data_3_2 = out_chan_dep_data_3;
    assign token_3_2 = token_out_vec_3[0];
    assign dep_chan_vld_3_4 = out_chan_dep_vld_vec_3[1];
    assign dep_chan_data_3_4 = out_chan_dep_data_3;
    assign token_3_4 = token_out_vec_3[1];

    // Process: grp_kernel0_x0_fu_96.A_IO_L2_in_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 4, 3, 3) top_hls_deadlock_detect_unit_4 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_4),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_4),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_4),
        .token_in_vec(token_in_vec_4),
        .dl_detect_in(dl_detect_out),
        .origin(origin[4]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_4),
        .out_chan_dep_data(out_chan_dep_data_4),
        .token_out_vec(token_out_vec_4),
        .dl_detect_out(dl_in_vec[4]));

    assign proc_4_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_0_x04_blk_n);
    assign proc_4_data_PIPO_blk[0] = 1'b0;
    assign proc_4_start_FIFO_blk[0] = 1'b0;
    assign proc_4_TLF_FIFO_blk[0] = 1'b0;
    assign proc_4_input_sync_blk[0] = 1'b0;
    assign proc_4_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_4[0] = dl_detect_out ? proc_dep_vld_vec_4_reg[0] : (proc_4_data_FIFO_blk[0] | proc_4_data_PIPO_blk[0] | proc_4_start_FIFO_blk[0] | proc_4_TLF_FIFO_blk[0] | proc_4_input_sync_blk[0] | proc_4_output_sync_blk[0]);
    assign proc_4_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_1_x05_blk_n);
    assign proc_4_data_PIPO_blk[1] = 1'b0;
    assign proc_4_start_FIFO_blk[1] = 1'b0;
    assign proc_4_TLF_FIFO_blk[1] = 1'b0;
    assign proc_4_input_sync_blk[1] = 1'b0;
    assign proc_4_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_4[1] = dl_detect_out ? proc_dep_vld_vec_4_reg[1] : (proc_4_data_FIFO_blk[1] | proc_4_data_PIPO_blk[1] | proc_4_start_FIFO_blk[1] | proc_4_TLF_FIFO_blk[1] | proc_4_input_sync_blk[1] | proc_4_output_sync_blk[1]);
    assign proc_4_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_0_x0_U0.fifo_A_PE_0_0_x020_blk_n);
    assign proc_4_data_PIPO_blk[2] = 1'b0;
    assign proc_4_start_FIFO_blk[2] = 1'b0;
    assign proc_4_TLF_FIFO_blk[2] = 1'b0;
    assign proc_4_input_sync_blk[2] = 1'b0;
    assign proc_4_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_4[2] = dl_detect_out ? proc_dep_vld_vec_4_reg[2] : (proc_4_data_FIFO_blk[2] | proc_4_data_PIPO_blk[2] | proc_4_start_FIFO_blk[2] | proc_4_TLF_FIFO_blk[2] | proc_4_input_sync_blk[2] | proc_4_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_4_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_4_reg <= proc_dep_vld_vec_4;
        end
    end
    assign in_chan_dep_vld_vec_4[0] = dep_chan_vld_3_4;
    assign in_chan_dep_data_vec_4[351 : 0] = dep_chan_data_3_4;
    assign token_in_vec_4[0] = token_3_4;
    assign in_chan_dep_vld_vec_4[1] = dep_chan_vld_5_4;
    assign in_chan_dep_data_vec_4[703 : 352] = dep_chan_data_5_4;
    assign token_in_vec_4[1] = token_5_4;
    assign in_chan_dep_vld_vec_4[2] = dep_chan_vld_22_4;
    assign in_chan_dep_data_vec_4[1055 : 704] = dep_chan_data_22_4;
    assign token_in_vec_4[2] = token_22_4;
    assign dep_chan_vld_4_3 = out_chan_dep_vld_vec_4[0];
    assign dep_chan_data_4_3 = out_chan_dep_data_4;
    assign token_4_3 = token_out_vec_4[0];
    assign dep_chan_vld_4_5 = out_chan_dep_vld_vec_4[1];
    assign dep_chan_data_4_5 = out_chan_dep_data_4;
    assign token_4_5 = token_out_vec_4[1];
    assign dep_chan_vld_4_22 = out_chan_dep_vld_vec_4[2];
    assign dep_chan_data_4_22 = out_chan_dep_data_4;
    assign token_4_22 = token_out_vec_4[2];

    // Process: grp_kernel0_x0_fu_96.A_IO_L2_in_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 5, 3, 3) top_hls_deadlock_detect_unit_5 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_5),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_5),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_5),
        .token_in_vec(token_in_vec_5),
        .dl_detect_in(dl_detect_out),
        .origin(origin[5]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_5),
        .out_chan_dep_data(out_chan_dep_data_5),
        .token_out_vec(token_out_vec_5),
        .dl_detect_out(dl_in_vec[5]));

    assign proc_5_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_1_x05_blk_n);
    assign proc_5_data_PIPO_blk[0] = 1'b0;
    assign proc_5_start_FIFO_blk[0] = 1'b0;
    assign proc_5_TLF_FIFO_blk[0] = 1'b0;
    assign proc_5_input_sync_blk[0] = 1'b0;
    assign proc_5_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_5[0] = dl_detect_out ? proc_dep_vld_vec_5_reg[0] : (proc_5_data_FIFO_blk[0] | proc_5_data_PIPO_blk[0] | proc_5_start_FIFO_blk[0] | proc_5_TLF_FIFO_blk[0] | proc_5_input_sync_blk[0] | proc_5_output_sync_blk[0]);
    assign proc_5_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_2_x06_blk_n);
    assign proc_5_data_PIPO_blk[1] = 1'b0;
    assign proc_5_start_FIFO_blk[1] = 1'b0;
    assign proc_5_TLF_FIFO_blk[1] = 1'b0;
    assign proc_5_input_sync_blk[1] = 1'b0;
    assign proc_5_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_5[1] = dl_detect_out ? proc_dep_vld_vec_5_reg[1] : (proc_5_data_FIFO_blk[1] | proc_5_data_PIPO_blk[1] | proc_5_start_FIFO_blk[1] | proc_5_TLF_FIFO_blk[1] | proc_5_input_sync_blk[1] | proc_5_output_sync_blk[1]);
    assign proc_5_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_1_x0_U0.fifo_A_PE_1_0_x029_blk_n);
    assign proc_5_data_PIPO_blk[2] = 1'b0;
    assign proc_5_start_FIFO_blk[2] = 1'b0;
    assign proc_5_TLF_FIFO_blk[2] = 1'b0;
    assign proc_5_input_sync_blk[2] = 1'b0;
    assign proc_5_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_5[2] = dl_detect_out ? proc_dep_vld_vec_5_reg[2] : (proc_5_data_FIFO_blk[2] | proc_5_data_PIPO_blk[2] | proc_5_start_FIFO_blk[2] | proc_5_TLF_FIFO_blk[2] | proc_5_input_sync_blk[2] | proc_5_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_5_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_5_reg <= proc_dep_vld_vec_5;
        end
    end
    assign in_chan_dep_vld_vec_5[0] = dep_chan_vld_4_5;
    assign in_chan_dep_data_vec_5[351 : 0] = dep_chan_data_4_5;
    assign token_in_vec_5[0] = token_4_5;
    assign in_chan_dep_vld_vec_5[1] = dep_chan_vld_6_5;
    assign in_chan_dep_data_vec_5[703 : 352] = dep_chan_data_6_5;
    assign token_in_vec_5[1] = token_6_5;
    assign in_chan_dep_vld_vec_5[2] = dep_chan_vld_30_5;
    assign in_chan_dep_data_vec_5[1055 : 704] = dep_chan_data_30_5;
    assign token_in_vec_5[2] = token_30_5;
    assign dep_chan_vld_5_4 = out_chan_dep_vld_vec_5[0];
    assign dep_chan_data_5_4 = out_chan_dep_data_5;
    assign token_5_4 = token_out_vec_5[0];
    assign dep_chan_vld_5_6 = out_chan_dep_vld_vec_5[1];
    assign dep_chan_data_5_6 = out_chan_dep_data_5;
    assign token_5_6 = token_out_vec_5[1];
    assign dep_chan_vld_5_30 = out_chan_dep_vld_vec_5[2];
    assign dep_chan_data_5_30 = out_chan_dep_data_5;
    assign token_5_30 = token_out_vec_5[2];

    // Process: grp_kernel0_x0_fu_96.A_IO_L2_in_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 6, 3, 3) top_hls_deadlock_detect_unit_6 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_6),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_6),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_6),
        .token_in_vec(token_in_vec_6),
        .dl_detect_in(dl_detect_out),
        .origin(origin[6]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_6),
        .out_chan_dep_data(out_chan_dep_data_6),
        .token_out_vec(token_out_vec_6),
        .dl_detect_out(dl_in_vec[6]));

    assign proc_6_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_2_x06_blk_n);
    assign proc_6_data_PIPO_blk[0] = 1'b0;
    assign proc_6_start_FIFO_blk[0] = 1'b0;
    assign proc_6_TLF_FIFO_blk[0] = 1'b0;
    assign proc_6_input_sync_blk[0] = 1'b0;
    assign proc_6_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_6[0] = dl_detect_out ? proc_dep_vld_vec_6_reg[0] : (proc_6_data_FIFO_blk[0] | proc_6_data_PIPO_blk[0] | proc_6_start_FIFO_blk[0] | proc_6_TLF_FIFO_blk[0] | proc_6_input_sync_blk[0] | proc_6_output_sync_blk[0]);
    assign proc_6_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_3_x07_blk_n);
    assign proc_6_data_PIPO_blk[1] = 1'b0;
    assign proc_6_start_FIFO_blk[1] = 1'b0;
    assign proc_6_TLF_FIFO_blk[1] = 1'b0;
    assign proc_6_input_sync_blk[1] = 1'b0;
    assign proc_6_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_6[1] = dl_detect_out ? proc_dep_vld_vec_6_reg[1] : (proc_6_data_FIFO_blk[1] | proc_6_data_PIPO_blk[1] | proc_6_start_FIFO_blk[1] | proc_6_TLF_FIFO_blk[1] | proc_6_input_sync_blk[1] | proc_6_output_sync_blk[1]);
    assign proc_6_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_2_x0_U0.fifo_A_PE_2_0_x038_blk_n);
    assign proc_6_data_PIPO_blk[2] = 1'b0;
    assign proc_6_start_FIFO_blk[2] = 1'b0;
    assign proc_6_TLF_FIFO_blk[2] = 1'b0;
    assign proc_6_input_sync_blk[2] = 1'b0;
    assign proc_6_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_6[2] = dl_detect_out ? proc_dep_vld_vec_6_reg[2] : (proc_6_data_FIFO_blk[2] | proc_6_data_PIPO_blk[2] | proc_6_start_FIFO_blk[2] | proc_6_TLF_FIFO_blk[2] | proc_6_input_sync_blk[2] | proc_6_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_6_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_6_reg <= proc_dep_vld_vec_6;
        end
    end
    assign in_chan_dep_vld_vec_6[0] = dep_chan_vld_5_6;
    assign in_chan_dep_data_vec_6[351 : 0] = dep_chan_data_5_6;
    assign token_in_vec_6[0] = token_5_6;
    assign in_chan_dep_vld_vec_6[1] = dep_chan_vld_7_6;
    assign in_chan_dep_data_vec_6[703 : 352] = dep_chan_data_7_6;
    assign token_in_vec_6[1] = token_7_6;
    assign in_chan_dep_vld_vec_6[2] = dep_chan_vld_38_6;
    assign in_chan_dep_data_vec_6[1055 : 704] = dep_chan_data_38_6;
    assign token_in_vec_6[2] = token_38_6;
    assign dep_chan_vld_6_5 = out_chan_dep_vld_vec_6[0];
    assign dep_chan_data_6_5 = out_chan_dep_data_6;
    assign token_6_5 = token_out_vec_6[0];
    assign dep_chan_vld_6_7 = out_chan_dep_vld_vec_6[1];
    assign dep_chan_data_6_7 = out_chan_dep_data_6;
    assign token_6_7 = token_out_vec_6[1];
    assign dep_chan_vld_6_38 = out_chan_dep_vld_vec_6[2];
    assign dep_chan_data_6_38 = out_chan_dep_data_6;
    assign token_6_38 = token_out_vec_6[2];

    // Process: grp_kernel0_x0_fu_96.A_IO_L2_in_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 7, 3, 3) top_hls_deadlock_detect_unit_7 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_7),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_7),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_7),
        .token_in_vec(token_in_vec_7),
        .dl_detect_in(dl_detect_out),
        .origin(origin[7]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_7),
        .out_chan_dep_data(out_chan_dep_data_7),
        .token_out_vec(token_out_vec_7),
        .dl_detect_out(dl_in_vec[7]));

    assign proc_7_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_3_x0_U0.fifo_A_A_IO_L2_in_3_x07_blk_n);
    assign proc_7_data_PIPO_blk[0] = 1'b0;
    assign proc_7_start_FIFO_blk[0] = 1'b0;
    assign proc_7_TLF_FIFO_blk[0] = 1'b0;
    assign proc_7_input_sync_blk[0] = 1'b0;
    assign proc_7_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_7[0] = dl_detect_out ? proc_dep_vld_vec_7_reg[0] : (proc_7_data_FIFO_blk[0] | proc_7_data_PIPO_blk[0] | proc_7_start_FIFO_blk[0] | proc_7_TLF_FIFO_blk[0] | proc_7_input_sync_blk[0] | proc_7_output_sync_blk[0]);
    assign proc_7_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_3_x0_U0.fifo_A_A_IO_L2_in_4_x08_blk_n);
    assign proc_7_data_PIPO_blk[1] = 1'b0;
    assign proc_7_start_FIFO_blk[1] = 1'b0;
    assign proc_7_TLF_FIFO_blk[1] = 1'b0;
    assign proc_7_input_sync_blk[1] = 1'b0;
    assign proc_7_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_7[1] = dl_detect_out ? proc_dep_vld_vec_7_reg[1] : (proc_7_data_FIFO_blk[1] | proc_7_data_PIPO_blk[1] | proc_7_start_FIFO_blk[1] | proc_7_TLF_FIFO_blk[1] | proc_7_input_sync_blk[1] | proc_7_output_sync_blk[1]);
    assign proc_7_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_3_x0_U0.fifo_A_PE_3_0_x047_blk_n);
    assign proc_7_data_PIPO_blk[2] = 1'b0;
    assign proc_7_start_FIFO_blk[2] = 1'b0;
    assign proc_7_TLF_FIFO_blk[2] = 1'b0;
    assign proc_7_input_sync_blk[2] = 1'b0;
    assign proc_7_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_7[2] = dl_detect_out ? proc_dep_vld_vec_7_reg[2] : (proc_7_data_FIFO_blk[2] | proc_7_data_PIPO_blk[2] | proc_7_start_FIFO_blk[2] | proc_7_TLF_FIFO_blk[2] | proc_7_input_sync_blk[2] | proc_7_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_7_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_7_reg <= proc_dep_vld_vec_7;
        end
    end
    assign in_chan_dep_vld_vec_7[0] = dep_chan_vld_6_7;
    assign in_chan_dep_data_vec_7[351 : 0] = dep_chan_data_6_7;
    assign token_in_vec_7[0] = token_6_7;
    assign in_chan_dep_vld_vec_7[1] = dep_chan_vld_8_7;
    assign in_chan_dep_data_vec_7[703 : 352] = dep_chan_data_8_7;
    assign token_in_vec_7[1] = token_8_7;
    assign in_chan_dep_vld_vec_7[2] = dep_chan_vld_46_7;
    assign in_chan_dep_data_vec_7[1055 : 704] = dep_chan_data_46_7;
    assign token_in_vec_7[2] = token_46_7;
    assign dep_chan_vld_7_6 = out_chan_dep_vld_vec_7[0];
    assign dep_chan_data_7_6 = out_chan_dep_data_7;
    assign token_7_6 = token_out_vec_7[0];
    assign dep_chan_vld_7_8 = out_chan_dep_vld_vec_7[1];
    assign dep_chan_data_7_8 = out_chan_dep_data_7;
    assign token_7_8 = token_out_vec_7[1];
    assign dep_chan_vld_7_46 = out_chan_dep_vld_vec_7[2];
    assign dep_chan_data_7_46 = out_chan_dep_data_7;
    assign token_7_46 = token_out_vec_7[2];

    // Process: grp_kernel0_x0_fu_96.A_IO_L2_in_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 8, 3, 3) top_hls_deadlock_detect_unit_8 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_8),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_8),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_8),
        .token_in_vec(token_in_vec_8),
        .dl_detect_in(dl_detect_out),
        .origin(origin[8]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_8),
        .out_chan_dep_data(out_chan_dep_data_8),
        .token_out_vec(token_out_vec_8),
        .dl_detect_out(dl_in_vec[8]));

    assign proc_8_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_4_x0_U0.fifo_A_A_IO_L2_in_4_x08_blk_n);
    assign proc_8_data_PIPO_blk[0] = 1'b0;
    assign proc_8_start_FIFO_blk[0] = 1'b0;
    assign proc_8_TLF_FIFO_blk[0] = 1'b0;
    assign proc_8_input_sync_blk[0] = 1'b0;
    assign proc_8_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_8[0] = dl_detect_out ? proc_dep_vld_vec_8_reg[0] : (proc_8_data_FIFO_blk[0] | proc_8_data_PIPO_blk[0] | proc_8_start_FIFO_blk[0] | proc_8_TLF_FIFO_blk[0] | proc_8_input_sync_blk[0] | proc_8_output_sync_blk[0]);
    assign proc_8_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_4_x0_U0.fifo_A_A_IO_L2_in_5_x09_blk_n);
    assign proc_8_data_PIPO_blk[1] = 1'b0;
    assign proc_8_start_FIFO_blk[1] = 1'b0;
    assign proc_8_TLF_FIFO_blk[1] = 1'b0;
    assign proc_8_input_sync_blk[1] = 1'b0;
    assign proc_8_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_8[1] = dl_detect_out ? proc_dep_vld_vec_8_reg[1] : (proc_8_data_FIFO_blk[1] | proc_8_data_PIPO_blk[1] | proc_8_start_FIFO_blk[1] | proc_8_TLF_FIFO_blk[1] | proc_8_input_sync_blk[1] | proc_8_output_sync_blk[1]);
    assign proc_8_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_4_x0_U0.fifo_A_PE_4_0_x056_blk_n);
    assign proc_8_data_PIPO_blk[2] = 1'b0;
    assign proc_8_start_FIFO_blk[2] = 1'b0;
    assign proc_8_TLF_FIFO_blk[2] = 1'b0;
    assign proc_8_input_sync_blk[2] = 1'b0;
    assign proc_8_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_8[2] = dl_detect_out ? proc_dep_vld_vec_8_reg[2] : (proc_8_data_FIFO_blk[2] | proc_8_data_PIPO_blk[2] | proc_8_start_FIFO_blk[2] | proc_8_TLF_FIFO_blk[2] | proc_8_input_sync_blk[2] | proc_8_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_8_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_8_reg <= proc_dep_vld_vec_8;
        end
    end
    assign in_chan_dep_vld_vec_8[0] = dep_chan_vld_7_8;
    assign in_chan_dep_data_vec_8[351 : 0] = dep_chan_data_7_8;
    assign token_in_vec_8[0] = token_7_8;
    assign in_chan_dep_vld_vec_8[1] = dep_chan_vld_9_8;
    assign in_chan_dep_data_vec_8[703 : 352] = dep_chan_data_9_8;
    assign token_in_vec_8[1] = token_9_8;
    assign in_chan_dep_vld_vec_8[2] = dep_chan_vld_54_8;
    assign in_chan_dep_data_vec_8[1055 : 704] = dep_chan_data_54_8;
    assign token_in_vec_8[2] = token_54_8;
    assign dep_chan_vld_8_7 = out_chan_dep_vld_vec_8[0];
    assign dep_chan_data_8_7 = out_chan_dep_data_8;
    assign token_8_7 = token_out_vec_8[0];
    assign dep_chan_vld_8_9 = out_chan_dep_vld_vec_8[1];
    assign dep_chan_data_8_9 = out_chan_dep_data_8;
    assign token_8_9 = token_out_vec_8[1];
    assign dep_chan_vld_8_54 = out_chan_dep_vld_vec_8[2];
    assign dep_chan_data_8_54 = out_chan_dep_data_8;
    assign token_8_54 = token_out_vec_8[2];

    // Process: grp_kernel0_x0_fu_96.A_IO_L2_in_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 9, 3, 3) top_hls_deadlock_detect_unit_9 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_9),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_9),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_9),
        .token_in_vec(token_in_vec_9),
        .dl_detect_in(dl_detect_out),
        .origin(origin[9]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_9),
        .out_chan_dep_data(out_chan_dep_data_9),
        .token_out_vec(token_out_vec_9),
        .dl_detect_out(dl_in_vec[9]));

    assign proc_9_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_5_x0_U0.fifo_A_A_IO_L2_in_5_x09_blk_n);
    assign proc_9_data_PIPO_blk[0] = 1'b0;
    assign proc_9_start_FIFO_blk[0] = 1'b0;
    assign proc_9_TLF_FIFO_blk[0] = 1'b0;
    assign proc_9_input_sync_blk[0] = 1'b0;
    assign proc_9_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_9[0] = dl_detect_out ? proc_dep_vld_vec_9_reg[0] : (proc_9_data_FIFO_blk[0] | proc_9_data_PIPO_blk[0] | proc_9_start_FIFO_blk[0] | proc_9_TLF_FIFO_blk[0] | proc_9_input_sync_blk[0] | proc_9_output_sync_blk[0]);
    assign proc_9_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_5_x0_U0.fifo_A_A_IO_L2_in_6_x010_blk_n);
    assign proc_9_data_PIPO_blk[1] = 1'b0;
    assign proc_9_start_FIFO_blk[1] = 1'b0;
    assign proc_9_TLF_FIFO_blk[1] = 1'b0;
    assign proc_9_input_sync_blk[1] = 1'b0;
    assign proc_9_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_9[1] = dl_detect_out ? proc_dep_vld_vec_9_reg[1] : (proc_9_data_FIFO_blk[1] | proc_9_data_PIPO_blk[1] | proc_9_start_FIFO_blk[1] | proc_9_TLF_FIFO_blk[1] | proc_9_input_sync_blk[1] | proc_9_output_sync_blk[1]);
    assign proc_9_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_5_x0_U0.fifo_A_PE_5_0_x065_blk_n);
    assign proc_9_data_PIPO_blk[2] = 1'b0;
    assign proc_9_start_FIFO_blk[2] = 1'b0;
    assign proc_9_TLF_FIFO_blk[2] = 1'b0;
    assign proc_9_input_sync_blk[2] = 1'b0;
    assign proc_9_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_9[2] = dl_detect_out ? proc_dep_vld_vec_9_reg[2] : (proc_9_data_FIFO_blk[2] | proc_9_data_PIPO_blk[2] | proc_9_start_FIFO_blk[2] | proc_9_TLF_FIFO_blk[2] | proc_9_input_sync_blk[2] | proc_9_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_9_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_9_reg <= proc_dep_vld_vec_9;
        end
    end
    assign in_chan_dep_vld_vec_9[0] = dep_chan_vld_8_9;
    assign in_chan_dep_data_vec_9[351 : 0] = dep_chan_data_8_9;
    assign token_in_vec_9[0] = token_8_9;
    assign in_chan_dep_vld_vec_9[1] = dep_chan_vld_10_9;
    assign in_chan_dep_data_vec_9[703 : 352] = dep_chan_data_10_9;
    assign token_in_vec_9[1] = token_10_9;
    assign in_chan_dep_vld_vec_9[2] = dep_chan_vld_62_9;
    assign in_chan_dep_data_vec_9[1055 : 704] = dep_chan_data_62_9;
    assign token_in_vec_9[2] = token_62_9;
    assign dep_chan_vld_9_8 = out_chan_dep_vld_vec_9[0];
    assign dep_chan_data_9_8 = out_chan_dep_data_9;
    assign token_9_8 = token_out_vec_9[0];
    assign dep_chan_vld_9_10 = out_chan_dep_vld_vec_9[1];
    assign dep_chan_data_9_10 = out_chan_dep_data_9;
    assign token_9_10 = token_out_vec_9[1];
    assign dep_chan_vld_9_62 = out_chan_dep_vld_vec_9[2];
    assign dep_chan_data_9_62 = out_chan_dep_data_9;
    assign token_9_62 = token_out_vec_9[2];

    // Process: grp_kernel0_x0_fu_96.A_IO_L2_in_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 10, 3, 3) top_hls_deadlock_detect_unit_10 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_10),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_10),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_10),
        .token_in_vec(token_in_vec_10),
        .dl_detect_in(dl_detect_out),
        .origin(origin[10]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_10),
        .out_chan_dep_data(out_chan_dep_data_10),
        .token_out_vec(token_out_vec_10),
        .dl_detect_out(dl_in_vec[10]));

    assign proc_10_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_6_x0_U0.fifo_A_A_IO_L2_in_6_x010_blk_n);
    assign proc_10_data_PIPO_blk[0] = 1'b0;
    assign proc_10_start_FIFO_blk[0] = 1'b0;
    assign proc_10_TLF_FIFO_blk[0] = 1'b0;
    assign proc_10_input_sync_blk[0] = 1'b0;
    assign proc_10_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_10[0] = dl_detect_out ? proc_dep_vld_vec_10_reg[0] : (proc_10_data_FIFO_blk[0] | proc_10_data_PIPO_blk[0] | proc_10_start_FIFO_blk[0] | proc_10_TLF_FIFO_blk[0] | proc_10_input_sync_blk[0] | proc_10_output_sync_blk[0]);
    assign proc_10_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_6_x0_U0.fifo_A_A_IO_L2_in_7_x011_blk_n);
    assign proc_10_data_PIPO_blk[1] = 1'b0;
    assign proc_10_start_FIFO_blk[1] = 1'b0;
    assign proc_10_TLF_FIFO_blk[1] = 1'b0;
    assign proc_10_input_sync_blk[1] = 1'b0;
    assign proc_10_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_10[1] = dl_detect_out ? proc_dep_vld_vec_10_reg[1] : (proc_10_data_FIFO_blk[1] | proc_10_data_PIPO_blk[1] | proc_10_start_FIFO_blk[1] | proc_10_TLF_FIFO_blk[1] | proc_10_input_sync_blk[1] | proc_10_output_sync_blk[1]);
    assign proc_10_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_6_x0_U0.fifo_A_PE_6_0_x074_blk_n);
    assign proc_10_data_PIPO_blk[2] = 1'b0;
    assign proc_10_start_FIFO_blk[2] = 1'b0;
    assign proc_10_TLF_FIFO_blk[2] = 1'b0;
    assign proc_10_input_sync_blk[2] = 1'b0;
    assign proc_10_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_10[2] = dl_detect_out ? proc_dep_vld_vec_10_reg[2] : (proc_10_data_FIFO_blk[2] | proc_10_data_PIPO_blk[2] | proc_10_start_FIFO_blk[2] | proc_10_TLF_FIFO_blk[2] | proc_10_input_sync_blk[2] | proc_10_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_10_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_10_reg <= proc_dep_vld_vec_10;
        end
    end
    assign in_chan_dep_vld_vec_10[0] = dep_chan_vld_9_10;
    assign in_chan_dep_data_vec_10[351 : 0] = dep_chan_data_9_10;
    assign token_in_vec_10[0] = token_9_10;
    assign in_chan_dep_vld_vec_10[1] = dep_chan_vld_11_10;
    assign in_chan_dep_data_vec_10[703 : 352] = dep_chan_data_11_10;
    assign token_in_vec_10[1] = token_11_10;
    assign in_chan_dep_vld_vec_10[2] = dep_chan_vld_70_10;
    assign in_chan_dep_data_vec_10[1055 : 704] = dep_chan_data_70_10;
    assign token_in_vec_10[2] = token_70_10;
    assign dep_chan_vld_10_9 = out_chan_dep_vld_vec_10[0];
    assign dep_chan_data_10_9 = out_chan_dep_data_10;
    assign token_10_9 = token_out_vec_10[0];
    assign dep_chan_vld_10_11 = out_chan_dep_vld_vec_10[1];
    assign dep_chan_data_10_11 = out_chan_dep_data_10;
    assign token_10_11 = token_out_vec_10[1];
    assign dep_chan_vld_10_70 = out_chan_dep_vld_vec_10[2];
    assign dep_chan_data_10_70 = out_chan_dep_data_10;
    assign token_10_70 = token_out_vec_10[2];

    // Process: grp_kernel0_x0_fu_96.A_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(352, 11, 2, 2) top_hls_deadlock_detect_unit_11 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_11),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_11),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_11),
        .token_in_vec(token_in_vec_11),
        .dl_detect_in(dl_detect_out),
        .origin(origin[11]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_11),
        .out_chan_dep_data(out_chan_dep_data_11),
        .token_out_vec(token_out_vec_11),
        .dl_detect_out(dl_in_vec[11]));

    assign proc_11_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_boundary_x0_U0.fifo_A_A_IO_L2_in_7_x011_blk_n);
    assign proc_11_data_PIPO_blk[0] = 1'b0;
    assign proc_11_start_FIFO_blk[0] = 1'b0;
    assign proc_11_TLF_FIFO_blk[0] = 1'b0;
    assign proc_11_input_sync_blk[0] = 1'b0;
    assign proc_11_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_11[0] = dl_detect_out ? proc_dep_vld_vec_11_reg[0] : (proc_11_data_FIFO_blk[0] | proc_11_data_PIPO_blk[0] | proc_11_start_FIFO_blk[0] | proc_11_TLF_FIFO_blk[0] | proc_11_input_sync_blk[0] | proc_11_output_sync_blk[0]);
    assign proc_11_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.A_IO_L2_in_boundary_x0_U0.fifo_A_PE_7_0_x083_blk_n);
    assign proc_11_data_PIPO_blk[1] = 1'b0;
    assign proc_11_start_FIFO_blk[1] = 1'b0;
    assign proc_11_TLF_FIFO_blk[1] = 1'b0;
    assign proc_11_input_sync_blk[1] = 1'b0;
    assign proc_11_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_11[1] = dl_detect_out ? proc_dep_vld_vec_11_reg[1] : (proc_11_data_FIFO_blk[1] | proc_11_data_PIPO_blk[1] | proc_11_start_FIFO_blk[1] | proc_11_TLF_FIFO_blk[1] | proc_11_input_sync_blk[1] | proc_11_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_11_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_11_reg <= proc_dep_vld_vec_11;
        end
    end
    assign in_chan_dep_vld_vec_11[0] = dep_chan_vld_10_11;
    assign in_chan_dep_data_vec_11[351 : 0] = dep_chan_data_10_11;
    assign token_in_vec_11[0] = token_10_11;
    assign in_chan_dep_vld_vec_11[1] = dep_chan_vld_78_11;
    assign in_chan_dep_data_vec_11[703 : 352] = dep_chan_data_78_11;
    assign token_in_vec_11[1] = token_78_11;
    assign dep_chan_vld_11_10 = out_chan_dep_vld_vec_11[0];
    assign dep_chan_data_11_10 = out_chan_dep_data_11;
    assign token_11_10 = token_out_vec_11[0];
    assign dep_chan_vld_11_78 = out_chan_dep_vld_vec_11[1];
    assign dep_chan_data_11_78 = out_chan_dep_data_11;
    assign token_11_78 = token_out_vec_11[1];

    // Process: grp_kernel0_x0_fu_96.B_IO_L3_in_serialize_x0_U0
    top_hls_deadlock_detect_unit #(352, 12, 4, 4) top_hls_deadlock_detect_unit_12 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_12),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_12),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_12),
        .token_in_vec(token_in_vec_12),
        .dl_detect_in(dl_detect_out),
        .origin(origin[12]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_12),
        .out_chan_dep_data(out_chan_dep_data_12),
        .token_out_vec(token_out_vec_12),
        .dl_detect_out(dl_in_vec[12]));

    assign proc_12_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L3_in_serialize_x0_U0.fifo_B_local_out_blk_n);
    assign proc_12_data_PIPO_blk[0] = 1'b0;
    assign proc_12_start_FIFO_blk[0] = 1'b0;
    assign proc_12_TLF_FIFO_blk[0] = 1'b0;
    assign proc_12_input_sync_blk[0] = 1'b0;
    assign proc_12_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_12[0] = dl_detect_out ? proc_dep_vld_vec_12_reg[0] : (proc_12_data_FIFO_blk[0] | proc_12_data_PIPO_blk[0] | proc_12_start_FIFO_blk[0] | proc_12_TLF_FIFO_blk[0] | proc_12_input_sync_blk[0] | proc_12_output_sync_blk[0]);
    assign proc_12_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L3_in_serialize_x0_U0.B_blk_n);
    assign proc_12_data_PIPO_blk[1] = 1'b0;
    assign proc_12_start_FIFO_blk[1] = 1'b0;
    assign proc_12_TLF_FIFO_blk[1] = 1'b0;
    assign proc_12_input_sync_blk[1] = 1'b0;
    assign proc_12_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_12[1] = dl_detect_out ? proc_dep_vld_vec_12_reg[1] : (proc_12_data_FIFO_blk[1] | proc_12_data_PIPO_blk[1] | proc_12_start_FIFO_blk[1] | proc_12_TLF_FIFO_blk[1] | proc_12_input_sync_blk[1] | proc_12_output_sync_blk[1]);
    assign proc_12_data_FIFO_blk[2] = 1'b0;
    assign proc_12_data_PIPO_blk[2] = 1'b0;
    assign proc_12_start_FIFO_blk[2] = 1'b0;
    assign proc_12_TLF_FIFO_blk[2] = 1'b0;
    assign proc_12_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_96.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_96.B_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_96.ap_sync_kernel0_x0_entry25_U0_ap_ready);
    assign proc_12_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_12[2] = dl_detect_out ? proc_dep_vld_vec_12_reg[2] : (proc_12_data_FIFO_blk[2] | proc_12_data_PIPO_blk[2] | proc_12_start_FIFO_blk[2] | proc_12_TLF_FIFO_blk[2] | proc_12_input_sync_blk[2] | proc_12_output_sync_blk[2]);
    assign proc_12_data_FIFO_blk[3] = 1'b0;
    assign proc_12_data_PIPO_blk[3] = 1'b0;
    assign proc_12_start_FIFO_blk[3] = 1'b0;
    assign proc_12_TLF_FIFO_blk[3] = 1'b0;
    assign proc_12_input_sync_blk[3] = 1'b0 | (grp_kernel0_x0_fu_96.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_96.B_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_96.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_12_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_12[3] = dl_detect_out ? proc_dep_vld_vec_12_reg[3] : (proc_12_data_FIFO_blk[3] | proc_12_data_PIPO_blk[3] | proc_12_start_FIFO_blk[3] | proc_12_TLF_FIFO_blk[3] | proc_12_input_sync_blk[3] | proc_12_output_sync_blk[3]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_12_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_12_reg <= proc_dep_vld_vec_12;
        end
    end
    assign in_chan_dep_vld_vec_12[0] = dep_chan_vld_0_12;
    assign in_chan_dep_data_vec_12[351 : 0] = dep_chan_data_0_12;
    assign token_in_vec_12[0] = token_0_12;
    assign in_chan_dep_vld_vec_12[1] = dep_chan_vld_1_12;
    assign in_chan_dep_data_vec_12[703 : 352] = dep_chan_data_1_12;
    assign token_in_vec_12[1] = token_1_12;
    assign in_chan_dep_vld_vec_12[2] = dep_chan_vld_2_12;
    assign in_chan_dep_data_vec_12[1055 : 704] = dep_chan_data_2_12;
    assign token_in_vec_12[2] = token_2_12;
    assign in_chan_dep_vld_vec_12[3] = dep_chan_vld_13_12;
    assign in_chan_dep_data_vec_12[1407 : 1056] = dep_chan_data_13_12;
    assign token_in_vec_12[3] = token_13_12;
    assign dep_chan_vld_12_13 = out_chan_dep_vld_vec_12[0];
    assign dep_chan_data_12_13 = out_chan_dep_data_12;
    assign token_12_13 = token_out_vec_12[0];
    assign dep_chan_vld_12_1 = out_chan_dep_vld_vec_12[1];
    assign dep_chan_data_12_1 = out_chan_dep_data_12;
    assign token_12_1 = token_out_vec_12[1];
    assign dep_chan_vld_12_0 = out_chan_dep_vld_vec_12[2];
    assign dep_chan_data_12_0 = out_chan_dep_data_12;
    assign token_12_0 = token_out_vec_12[2];
    assign dep_chan_vld_12_2 = out_chan_dep_vld_vec_12[3];
    assign dep_chan_data_12_2 = out_chan_dep_data_12;
    assign token_12_2 = token_out_vec_12[3];

    // Process: grp_kernel0_x0_fu_96.B_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(352, 13, 2, 2) top_hls_deadlock_detect_unit_13 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_13),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_13),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_13),
        .token_in_vec(token_in_vec_13),
        .dl_detect_in(dl_detect_out),
        .origin(origin[13]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_13),
        .out_chan_dep_data(out_chan_dep_data_13),
        .token_out_vec(token_out_vec_13),
        .dl_detect_out(dl_in_vec[13]));

    assign proc_13_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L3_in_x0_U0.fifo_B_in_blk_n);
    assign proc_13_data_PIPO_blk[0] = 1'b0;
    assign proc_13_start_FIFO_blk[0] = 1'b0;
    assign proc_13_TLF_FIFO_blk[0] = 1'b0;
    assign proc_13_input_sync_blk[0] = 1'b0;
    assign proc_13_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_13[0] = dl_detect_out ? proc_dep_vld_vec_13_reg[0] : (proc_13_data_FIFO_blk[0] | proc_13_data_PIPO_blk[0] | proc_13_start_FIFO_blk[0] | proc_13_TLF_FIFO_blk[0] | proc_13_input_sync_blk[0] | proc_13_output_sync_blk[0]);
    assign proc_13_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L3_in_x0_U0.fifo_B_local_out_blk_n);
    assign proc_13_data_PIPO_blk[1] = 1'b0;
    assign proc_13_start_FIFO_blk[1] = 1'b0;
    assign proc_13_TLF_FIFO_blk[1] = 1'b0;
    assign proc_13_input_sync_blk[1] = 1'b0;
    assign proc_13_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_13[1] = dl_detect_out ? proc_dep_vld_vec_13_reg[1] : (proc_13_data_FIFO_blk[1] | proc_13_data_PIPO_blk[1] | proc_13_start_FIFO_blk[1] | proc_13_TLF_FIFO_blk[1] | proc_13_input_sync_blk[1] | proc_13_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_13_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_13_reg <= proc_dep_vld_vec_13;
        end
    end
    assign in_chan_dep_vld_vec_13[0] = dep_chan_vld_12_13;
    assign in_chan_dep_data_vec_13[351 : 0] = dep_chan_data_12_13;
    assign token_in_vec_13[0] = token_12_13;
    assign in_chan_dep_vld_vec_13[1] = dep_chan_vld_14_13;
    assign in_chan_dep_data_vec_13[703 : 352] = dep_chan_data_14_13;
    assign token_in_vec_13[1] = token_14_13;
    assign dep_chan_vld_13_12 = out_chan_dep_vld_vec_13[0];
    assign dep_chan_data_13_12 = out_chan_dep_data_13;
    assign token_13_12 = token_out_vec_13[0];
    assign dep_chan_vld_13_14 = out_chan_dep_vld_vec_13[1];
    assign dep_chan_data_13_14 = out_chan_dep_data_13;
    assign token_13_14 = token_out_vec_13[1];

    // Process: grp_kernel0_x0_fu_96.B_IO_L2_in_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 14, 3, 3) top_hls_deadlock_detect_unit_14 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_14),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_14),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_14),
        .token_in_vec(token_in_vec_14),
        .dl_detect_in(dl_detect_out),
        .origin(origin[14]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_14),
        .out_chan_dep_data(out_chan_dep_data_14),
        .token_out_vec(token_out_vec_14),
        .dl_detect_out(dl_in_vec[14]));

    assign proc_14_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_0_x0_U0.fifo_B_B_IO_L2_in_0_x012_blk_n);
    assign proc_14_data_PIPO_blk[0] = 1'b0;
    assign proc_14_start_FIFO_blk[0] = 1'b0;
    assign proc_14_TLF_FIFO_blk[0] = 1'b0;
    assign proc_14_input_sync_blk[0] = 1'b0;
    assign proc_14_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_14[0] = dl_detect_out ? proc_dep_vld_vec_14_reg[0] : (proc_14_data_FIFO_blk[0] | proc_14_data_PIPO_blk[0] | proc_14_start_FIFO_blk[0] | proc_14_TLF_FIFO_blk[0] | proc_14_input_sync_blk[0] | proc_14_output_sync_blk[0]);
    assign proc_14_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_0_x0_U0.fifo_B_B_IO_L2_in_1_x013_blk_n);
    assign proc_14_data_PIPO_blk[1] = 1'b0;
    assign proc_14_start_FIFO_blk[1] = 1'b0;
    assign proc_14_TLF_FIFO_blk[1] = 1'b0;
    assign proc_14_input_sync_blk[1] = 1'b0;
    assign proc_14_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_14[1] = dl_detect_out ? proc_dep_vld_vec_14_reg[1] : (proc_14_data_FIFO_blk[1] | proc_14_data_PIPO_blk[1] | proc_14_start_FIFO_blk[1] | proc_14_TLF_FIFO_blk[1] | proc_14_input_sync_blk[1] | proc_14_output_sync_blk[1]);
    assign proc_14_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_0_x0_U0.fifo_B_PE_0_0_x092_blk_n);
    assign proc_14_data_PIPO_blk[2] = 1'b0;
    assign proc_14_start_FIFO_blk[2] = 1'b0;
    assign proc_14_TLF_FIFO_blk[2] = 1'b0;
    assign proc_14_input_sync_blk[2] = 1'b0;
    assign proc_14_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_14[2] = dl_detect_out ? proc_dep_vld_vec_14_reg[2] : (proc_14_data_FIFO_blk[2] | proc_14_data_PIPO_blk[2] | proc_14_start_FIFO_blk[2] | proc_14_TLF_FIFO_blk[2] | proc_14_input_sync_blk[2] | proc_14_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_14_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_14_reg <= proc_dep_vld_vec_14;
        end
    end
    assign in_chan_dep_vld_vec_14[0] = dep_chan_vld_13_14;
    assign in_chan_dep_data_vec_14[351 : 0] = dep_chan_data_13_14;
    assign token_in_vec_14[0] = token_13_14;
    assign in_chan_dep_vld_vec_14[1] = dep_chan_vld_15_14;
    assign in_chan_dep_data_vec_14[703 : 352] = dep_chan_data_15_14;
    assign token_in_vec_14[1] = token_15_14;
    assign in_chan_dep_vld_vec_14[2] = dep_chan_vld_22_14;
    assign in_chan_dep_data_vec_14[1055 : 704] = dep_chan_data_22_14;
    assign token_in_vec_14[2] = token_22_14;
    assign dep_chan_vld_14_13 = out_chan_dep_vld_vec_14[0];
    assign dep_chan_data_14_13 = out_chan_dep_data_14;
    assign token_14_13 = token_out_vec_14[0];
    assign dep_chan_vld_14_15 = out_chan_dep_vld_vec_14[1];
    assign dep_chan_data_14_15 = out_chan_dep_data_14;
    assign token_14_15 = token_out_vec_14[1];
    assign dep_chan_vld_14_22 = out_chan_dep_vld_vec_14[2];
    assign dep_chan_data_14_22 = out_chan_dep_data_14;
    assign token_14_22 = token_out_vec_14[2];

    // Process: grp_kernel0_x0_fu_96.B_IO_L2_in_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 15, 3, 3) top_hls_deadlock_detect_unit_15 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_15),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_15),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_15),
        .token_in_vec(token_in_vec_15),
        .dl_detect_in(dl_detect_out),
        .origin(origin[15]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_15),
        .out_chan_dep_data(out_chan_dep_data_15),
        .token_out_vec(token_out_vec_15),
        .dl_detect_out(dl_in_vec[15]));

    assign proc_15_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_1_x0_U0.fifo_B_B_IO_L2_in_1_x013_blk_n);
    assign proc_15_data_PIPO_blk[0] = 1'b0;
    assign proc_15_start_FIFO_blk[0] = 1'b0;
    assign proc_15_TLF_FIFO_blk[0] = 1'b0;
    assign proc_15_input_sync_blk[0] = 1'b0;
    assign proc_15_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_15[0] = dl_detect_out ? proc_dep_vld_vec_15_reg[0] : (proc_15_data_FIFO_blk[0] | proc_15_data_PIPO_blk[0] | proc_15_start_FIFO_blk[0] | proc_15_TLF_FIFO_blk[0] | proc_15_input_sync_blk[0] | proc_15_output_sync_blk[0]);
    assign proc_15_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_1_x0_U0.fifo_B_B_IO_L2_in_2_x014_blk_n);
    assign proc_15_data_PIPO_blk[1] = 1'b0;
    assign proc_15_start_FIFO_blk[1] = 1'b0;
    assign proc_15_TLF_FIFO_blk[1] = 1'b0;
    assign proc_15_input_sync_blk[1] = 1'b0;
    assign proc_15_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_15[1] = dl_detect_out ? proc_dep_vld_vec_15_reg[1] : (proc_15_data_FIFO_blk[1] | proc_15_data_PIPO_blk[1] | proc_15_start_FIFO_blk[1] | proc_15_TLF_FIFO_blk[1] | proc_15_input_sync_blk[1] | proc_15_output_sync_blk[1]);
    assign proc_15_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_1_x0_U0.fifo_B_PE_0_1_x0101_blk_n);
    assign proc_15_data_PIPO_blk[2] = 1'b0;
    assign proc_15_start_FIFO_blk[2] = 1'b0;
    assign proc_15_TLF_FIFO_blk[2] = 1'b0;
    assign proc_15_input_sync_blk[2] = 1'b0;
    assign proc_15_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_15[2] = dl_detect_out ? proc_dep_vld_vec_15_reg[2] : (proc_15_data_FIFO_blk[2] | proc_15_data_PIPO_blk[2] | proc_15_start_FIFO_blk[2] | proc_15_TLF_FIFO_blk[2] | proc_15_input_sync_blk[2] | proc_15_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_15_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_15_reg <= proc_dep_vld_vec_15;
        end
    end
    assign in_chan_dep_vld_vec_15[0] = dep_chan_vld_14_15;
    assign in_chan_dep_data_vec_15[351 : 0] = dep_chan_data_14_15;
    assign token_in_vec_15[0] = token_14_15;
    assign in_chan_dep_vld_vec_15[1] = dep_chan_vld_16_15;
    assign in_chan_dep_data_vec_15[703 : 352] = dep_chan_data_16_15;
    assign token_in_vec_15[1] = token_16_15;
    assign in_chan_dep_vld_vec_15[2] = dep_chan_vld_23_15;
    assign in_chan_dep_data_vec_15[1055 : 704] = dep_chan_data_23_15;
    assign token_in_vec_15[2] = token_23_15;
    assign dep_chan_vld_15_14 = out_chan_dep_vld_vec_15[0];
    assign dep_chan_data_15_14 = out_chan_dep_data_15;
    assign token_15_14 = token_out_vec_15[0];
    assign dep_chan_vld_15_16 = out_chan_dep_vld_vec_15[1];
    assign dep_chan_data_15_16 = out_chan_dep_data_15;
    assign token_15_16 = token_out_vec_15[1];
    assign dep_chan_vld_15_23 = out_chan_dep_vld_vec_15[2];
    assign dep_chan_data_15_23 = out_chan_dep_data_15;
    assign token_15_23 = token_out_vec_15[2];

    // Process: grp_kernel0_x0_fu_96.B_IO_L2_in_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 16, 3, 3) top_hls_deadlock_detect_unit_16 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_16),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_16),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_16),
        .token_in_vec(token_in_vec_16),
        .dl_detect_in(dl_detect_out),
        .origin(origin[16]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_16),
        .out_chan_dep_data(out_chan_dep_data_16),
        .token_out_vec(token_out_vec_16),
        .dl_detect_out(dl_in_vec[16]));

    assign proc_16_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_2_x0_U0.fifo_B_B_IO_L2_in_2_x014_blk_n);
    assign proc_16_data_PIPO_blk[0] = 1'b0;
    assign proc_16_start_FIFO_blk[0] = 1'b0;
    assign proc_16_TLF_FIFO_blk[0] = 1'b0;
    assign proc_16_input_sync_blk[0] = 1'b0;
    assign proc_16_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_16[0] = dl_detect_out ? proc_dep_vld_vec_16_reg[0] : (proc_16_data_FIFO_blk[0] | proc_16_data_PIPO_blk[0] | proc_16_start_FIFO_blk[0] | proc_16_TLF_FIFO_blk[0] | proc_16_input_sync_blk[0] | proc_16_output_sync_blk[0]);
    assign proc_16_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_2_x0_U0.fifo_B_B_IO_L2_in_3_x015_blk_n);
    assign proc_16_data_PIPO_blk[1] = 1'b0;
    assign proc_16_start_FIFO_blk[1] = 1'b0;
    assign proc_16_TLF_FIFO_blk[1] = 1'b0;
    assign proc_16_input_sync_blk[1] = 1'b0;
    assign proc_16_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_16[1] = dl_detect_out ? proc_dep_vld_vec_16_reg[1] : (proc_16_data_FIFO_blk[1] | proc_16_data_PIPO_blk[1] | proc_16_start_FIFO_blk[1] | proc_16_TLF_FIFO_blk[1] | proc_16_input_sync_blk[1] | proc_16_output_sync_blk[1]);
    assign proc_16_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_2_x0_U0.fifo_B_PE_0_2_x0110_blk_n);
    assign proc_16_data_PIPO_blk[2] = 1'b0;
    assign proc_16_start_FIFO_blk[2] = 1'b0;
    assign proc_16_TLF_FIFO_blk[2] = 1'b0;
    assign proc_16_input_sync_blk[2] = 1'b0;
    assign proc_16_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_16[2] = dl_detect_out ? proc_dep_vld_vec_16_reg[2] : (proc_16_data_FIFO_blk[2] | proc_16_data_PIPO_blk[2] | proc_16_start_FIFO_blk[2] | proc_16_TLF_FIFO_blk[2] | proc_16_input_sync_blk[2] | proc_16_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_16_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_16_reg <= proc_dep_vld_vec_16;
        end
    end
    assign in_chan_dep_vld_vec_16[0] = dep_chan_vld_15_16;
    assign in_chan_dep_data_vec_16[351 : 0] = dep_chan_data_15_16;
    assign token_in_vec_16[0] = token_15_16;
    assign in_chan_dep_vld_vec_16[1] = dep_chan_vld_17_16;
    assign in_chan_dep_data_vec_16[703 : 352] = dep_chan_data_17_16;
    assign token_in_vec_16[1] = token_17_16;
    assign in_chan_dep_vld_vec_16[2] = dep_chan_vld_24_16;
    assign in_chan_dep_data_vec_16[1055 : 704] = dep_chan_data_24_16;
    assign token_in_vec_16[2] = token_24_16;
    assign dep_chan_vld_16_15 = out_chan_dep_vld_vec_16[0];
    assign dep_chan_data_16_15 = out_chan_dep_data_16;
    assign token_16_15 = token_out_vec_16[0];
    assign dep_chan_vld_16_17 = out_chan_dep_vld_vec_16[1];
    assign dep_chan_data_16_17 = out_chan_dep_data_16;
    assign token_16_17 = token_out_vec_16[1];
    assign dep_chan_vld_16_24 = out_chan_dep_vld_vec_16[2];
    assign dep_chan_data_16_24 = out_chan_dep_data_16;
    assign token_16_24 = token_out_vec_16[2];

    // Process: grp_kernel0_x0_fu_96.B_IO_L2_in_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 17, 3, 3) top_hls_deadlock_detect_unit_17 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_17),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_17),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_17),
        .token_in_vec(token_in_vec_17),
        .dl_detect_in(dl_detect_out),
        .origin(origin[17]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_17),
        .out_chan_dep_data(out_chan_dep_data_17),
        .token_out_vec(token_out_vec_17),
        .dl_detect_out(dl_in_vec[17]));

    assign proc_17_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_3_x0_U0.fifo_B_B_IO_L2_in_3_x015_blk_n);
    assign proc_17_data_PIPO_blk[0] = 1'b0;
    assign proc_17_start_FIFO_blk[0] = 1'b0;
    assign proc_17_TLF_FIFO_blk[0] = 1'b0;
    assign proc_17_input_sync_blk[0] = 1'b0;
    assign proc_17_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_17[0] = dl_detect_out ? proc_dep_vld_vec_17_reg[0] : (proc_17_data_FIFO_blk[0] | proc_17_data_PIPO_blk[0] | proc_17_start_FIFO_blk[0] | proc_17_TLF_FIFO_blk[0] | proc_17_input_sync_blk[0] | proc_17_output_sync_blk[0]);
    assign proc_17_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_3_x0_U0.fifo_B_B_IO_L2_in_4_x016_blk_n);
    assign proc_17_data_PIPO_blk[1] = 1'b0;
    assign proc_17_start_FIFO_blk[1] = 1'b0;
    assign proc_17_TLF_FIFO_blk[1] = 1'b0;
    assign proc_17_input_sync_blk[1] = 1'b0;
    assign proc_17_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_17[1] = dl_detect_out ? proc_dep_vld_vec_17_reg[1] : (proc_17_data_FIFO_blk[1] | proc_17_data_PIPO_blk[1] | proc_17_start_FIFO_blk[1] | proc_17_TLF_FIFO_blk[1] | proc_17_input_sync_blk[1] | proc_17_output_sync_blk[1]);
    assign proc_17_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_3_x0_U0.fifo_B_PE_0_3_x0119_blk_n);
    assign proc_17_data_PIPO_blk[2] = 1'b0;
    assign proc_17_start_FIFO_blk[2] = 1'b0;
    assign proc_17_TLF_FIFO_blk[2] = 1'b0;
    assign proc_17_input_sync_blk[2] = 1'b0;
    assign proc_17_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_17[2] = dl_detect_out ? proc_dep_vld_vec_17_reg[2] : (proc_17_data_FIFO_blk[2] | proc_17_data_PIPO_blk[2] | proc_17_start_FIFO_blk[2] | proc_17_TLF_FIFO_blk[2] | proc_17_input_sync_blk[2] | proc_17_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_17_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_17_reg <= proc_dep_vld_vec_17;
        end
    end
    assign in_chan_dep_vld_vec_17[0] = dep_chan_vld_16_17;
    assign in_chan_dep_data_vec_17[351 : 0] = dep_chan_data_16_17;
    assign token_in_vec_17[0] = token_16_17;
    assign in_chan_dep_vld_vec_17[1] = dep_chan_vld_18_17;
    assign in_chan_dep_data_vec_17[703 : 352] = dep_chan_data_18_17;
    assign token_in_vec_17[1] = token_18_17;
    assign in_chan_dep_vld_vec_17[2] = dep_chan_vld_25_17;
    assign in_chan_dep_data_vec_17[1055 : 704] = dep_chan_data_25_17;
    assign token_in_vec_17[2] = token_25_17;
    assign dep_chan_vld_17_16 = out_chan_dep_vld_vec_17[0];
    assign dep_chan_data_17_16 = out_chan_dep_data_17;
    assign token_17_16 = token_out_vec_17[0];
    assign dep_chan_vld_17_18 = out_chan_dep_vld_vec_17[1];
    assign dep_chan_data_17_18 = out_chan_dep_data_17;
    assign token_17_18 = token_out_vec_17[1];
    assign dep_chan_vld_17_25 = out_chan_dep_vld_vec_17[2];
    assign dep_chan_data_17_25 = out_chan_dep_data_17;
    assign token_17_25 = token_out_vec_17[2];

    // Process: grp_kernel0_x0_fu_96.B_IO_L2_in_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 18, 3, 3) top_hls_deadlock_detect_unit_18 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_18),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_18),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_18),
        .token_in_vec(token_in_vec_18),
        .dl_detect_in(dl_detect_out),
        .origin(origin[18]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_18),
        .out_chan_dep_data(out_chan_dep_data_18),
        .token_out_vec(token_out_vec_18),
        .dl_detect_out(dl_in_vec[18]));

    assign proc_18_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_4_x0_U0.fifo_B_B_IO_L2_in_4_x016_blk_n);
    assign proc_18_data_PIPO_blk[0] = 1'b0;
    assign proc_18_start_FIFO_blk[0] = 1'b0;
    assign proc_18_TLF_FIFO_blk[0] = 1'b0;
    assign proc_18_input_sync_blk[0] = 1'b0;
    assign proc_18_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_18[0] = dl_detect_out ? proc_dep_vld_vec_18_reg[0] : (proc_18_data_FIFO_blk[0] | proc_18_data_PIPO_blk[0] | proc_18_start_FIFO_blk[0] | proc_18_TLF_FIFO_blk[0] | proc_18_input_sync_blk[0] | proc_18_output_sync_blk[0]);
    assign proc_18_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_4_x0_U0.fifo_B_B_IO_L2_in_5_x017_blk_n);
    assign proc_18_data_PIPO_blk[1] = 1'b0;
    assign proc_18_start_FIFO_blk[1] = 1'b0;
    assign proc_18_TLF_FIFO_blk[1] = 1'b0;
    assign proc_18_input_sync_blk[1] = 1'b0;
    assign proc_18_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_18[1] = dl_detect_out ? proc_dep_vld_vec_18_reg[1] : (proc_18_data_FIFO_blk[1] | proc_18_data_PIPO_blk[1] | proc_18_start_FIFO_blk[1] | proc_18_TLF_FIFO_blk[1] | proc_18_input_sync_blk[1] | proc_18_output_sync_blk[1]);
    assign proc_18_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_4_x0_U0.fifo_B_PE_0_4_x0128_blk_n);
    assign proc_18_data_PIPO_blk[2] = 1'b0;
    assign proc_18_start_FIFO_blk[2] = 1'b0;
    assign proc_18_TLF_FIFO_blk[2] = 1'b0;
    assign proc_18_input_sync_blk[2] = 1'b0;
    assign proc_18_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_18[2] = dl_detect_out ? proc_dep_vld_vec_18_reg[2] : (proc_18_data_FIFO_blk[2] | proc_18_data_PIPO_blk[2] | proc_18_start_FIFO_blk[2] | proc_18_TLF_FIFO_blk[2] | proc_18_input_sync_blk[2] | proc_18_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_18_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_18_reg <= proc_dep_vld_vec_18;
        end
    end
    assign in_chan_dep_vld_vec_18[0] = dep_chan_vld_17_18;
    assign in_chan_dep_data_vec_18[351 : 0] = dep_chan_data_17_18;
    assign token_in_vec_18[0] = token_17_18;
    assign in_chan_dep_vld_vec_18[1] = dep_chan_vld_19_18;
    assign in_chan_dep_data_vec_18[703 : 352] = dep_chan_data_19_18;
    assign token_in_vec_18[1] = token_19_18;
    assign in_chan_dep_vld_vec_18[2] = dep_chan_vld_26_18;
    assign in_chan_dep_data_vec_18[1055 : 704] = dep_chan_data_26_18;
    assign token_in_vec_18[2] = token_26_18;
    assign dep_chan_vld_18_17 = out_chan_dep_vld_vec_18[0];
    assign dep_chan_data_18_17 = out_chan_dep_data_18;
    assign token_18_17 = token_out_vec_18[0];
    assign dep_chan_vld_18_19 = out_chan_dep_vld_vec_18[1];
    assign dep_chan_data_18_19 = out_chan_dep_data_18;
    assign token_18_19 = token_out_vec_18[1];
    assign dep_chan_vld_18_26 = out_chan_dep_vld_vec_18[2];
    assign dep_chan_data_18_26 = out_chan_dep_data_18;
    assign token_18_26 = token_out_vec_18[2];

    // Process: grp_kernel0_x0_fu_96.B_IO_L2_in_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 19, 3, 3) top_hls_deadlock_detect_unit_19 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_19),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_19),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_19),
        .token_in_vec(token_in_vec_19),
        .dl_detect_in(dl_detect_out),
        .origin(origin[19]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_19),
        .out_chan_dep_data(out_chan_dep_data_19),
        .token_out_vec(token_out_vec_19),
        .dl_detect_out(dl_in_vec[19]));

    assign proc_19_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_5_x0_U0.fifo_B_B_IO_L2_in_5_x017_blk_n);
    assign proc_19_data_PIPO_blk[0] = 1'b0;
    assign proc_19_start_FIFO_blk[0] = 1'b0;
    assign proc_19_TLF_FIFO_blk[0] = 1'b0;
    assign proc_19_input_sync_blk[0] = 1'b0;
    assign proc_19_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_19[0] = dl_detect_out ? proc_dep_vld_vec_19_reg[0] : (proc_19_data_FIFO_blk[0] | proc_19_data_PIPO_blk[0] | proc_19_start_FIFO_blk[0] | proc_19_TLF_FIFO_blk[0] | proc_19_input_sync_blk[0] | proc_19_output_sync_blk[0]);
    assign proc_19_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_5_x0_U0.fifo_B_B_IO_L2_in_6_x018_blk_n);
    assign proc_19_data_PIPO_blk[1] = 1'b0;
    assign proc_19_start_FIFO_blk[1] = 1'b0;
    assign proc_19_TLF_FIFO_blk[1] = 1'b0;
    assign proc_19_input_sync_blk[1] = 1'b0;
    assign proc_19_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_19[1] = dl_detect_out ? proc_dep_vld_vec_19_reg[1] : (proc_19_data_FIFO_blk[1] | proc_19_data_PIPO_blk[1] | proc_19_start_FIFO_blk[1] | proc_19_TLF_FIFO_blk[1] | proc_19_input_sync_blk[1] | proc_19_output_sync_blk[1]);
    assign proc_19_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_5_x0_U0.fifo_B_PE_0_5_x0137_blk_n);
    assign proc_19_data_PIPO_blk[2] = 1'b0;
    assign proc_19_start_FIFO_blk[2] = 1'b0;
    assign proc_19_TLF_FIFO_blk[2] = 1'b0;
    assign proc_19_input_sync_blk[2] = 1'b0;
    assign proc_19_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_19[2] = dl_detect_out ? proc_dep_vld_vec_19_reg[2] : (proc_19_data_FIFO_blk[2] | proc_19_data_PIPO_blk[2] | proc_19_start_FIFO_blk[2] | proc_19_TLF_FIFO_blk[2] | proc_19_input_sync_blk[2] | proc_19_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_19_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_19_reg <= proc_dep_vld_vec_19;
        end
    end
    assign in_chan_dep_vld_vec_19[0] = dep_chan_vld_18_19;
    assign in_chan_dep_data_vec_19[351 : 0] = dep_chan_data_18_19;
    assign token_in_vec_19[0] = token_18_19;
    assign in_chan_dep_vld_vec_19[1] = dep_chan_vld_20_19;
    assign in_chan_dep_data_vec_19[703 : 352] = dep_chan_data_20_19;
    assign token_in_vec_19[1] = token_20_19;
    assign in_chan_dep_vld_vec_19[2] = dep_chan_vld_27_19;
    assign in_chan_dep_data_vec_19[1055 : 704] = dep_chan_data_27_19;
    assign token_in_vec_19[2] = token_27_19;
    assign dep_chan_vld_19_18 = out_chan_dep_vld_vec_19[0];
    assign dep_chan_data_19_18 = out_chan_dep_data_19;
    assign token_19_18 = token_out_vec_19[0];
    assign dep_chan_vld_19_20 = out_chan_dep_vld_vec_19[1];
    assign dep_chan_data_19_20 = out_chan_dep_data_19;
    assign token_19_20 = token_out_vec_19[1];
    assign dep_chan_vld_19_27 = out_chan_dep_vld_vec_19[2];
    assign dep_chan_data_19_27 = out_chan_dep_data_19;
    assign token_19_27 = token_out_vec_19[2];

    // Process: grp_kernel0_x0_fu_96.B_IO_L2_in_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 20, 3, 3) top_hls_deadlock_detect_unit_20 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_20),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_20),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_20),
        .token_in_vec(token_in_vec_20),
        .dl_detect_in(dl_detect_out),
        .origin(origin[20]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_20),
        .out_chan_dep_data(out_chan_dep_data_20),
        .token_out_vec(token_out_vec_20),
        .dl_detect_out(dl_in_vec[20]));

    assign proc_20_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_6_x0_U0.fifo_B_B_IO_L2_in_6_x018_blk_n);
    assign proc_20_data_PIPO_blk[0] = 1'b0;
    assign proc_20_start_FIFO_blk[0] = 1'b0;
    assign proc_20_TLF_FIFO_blk[0] = 1'b0;
    assign proc_20_input_sync_blk[0] = 1'b0;
    assign proc_20_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_20[0] = dl_detect_out ? proc_dep_vld_vec_20_reg[0] : (proc_20_data_FIFO_blk[0] | proc_20_data_PIPO_blk[0] | proc_20_start_FIFO_blk[0] | proc_20_TLF_FIFO_blk[0] | proc_20_input_sync_blk[0] | proc_20_output_sync_blk[0]);
    assign proc_20_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_6_x0_U0.fifo_B_B_IO_L2_in_7_x019_blk_n);
    assign proc_20_data_PIPO_blk[1] = 1'b0;
    assign proc_20_start_FIFO_blk[1] = 1'b0;
    assign proc_20_TLF_FIFO_blk[1] = 1'b0;
    assign proc_20_input_sync_blk[1] = 1'b0;
    assign proc_20_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_20[1] = dl_detect_out ? proc_dep_vld_vec_20_reg[1] : (proc_20_data_FIFO_blk[1] | proc_20_data_PIPO_blk[1] | proc_20_start_FIFO_blk[1] | proc_20_TLF_FIFO_blk[1] | proc_20_input_sync_blk[1] | proc_20_output_sync_blk[1]);
    assign proc_20_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_6_x0_U0.fifo_B_PE_0_6_x0146_blk_n);
    assign proc_20_data_PIPO_blk[2] = 1'b0;
    assign proc_20_start_FIFO_blk[2] = 1'b0;
    assign proc_20_TLF_FIFO_blk[2] = 1'b0;
    assign proc_20_input_sync_blk[2] = 1'b0;
    assign proc_20_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_20[2] = dl_detect_out ? proc_dep_vld_vec_20_reg[2] : (proc_20_data_FIFO_blk[2] | proc_20_data_PIPO_blk[2] | proc_20_start_FIFO_blk[2] | proc_20_TLF_FIFO_blk[2] | proc_20_input_sync_blk[2] | proc_20_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_20_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_20_reg <= proc_dep_vld_vec_20;
        end
    end
    assign in_chan_dep_vld_vec_20[0] = dep_chan_vld_19_20;
    assign in_chan_dep_data_vec_20[351 : 0] = dep_chan_data_19_20;
    assign token_in_vec_20[0] = token_19_20;
    assign in_chan_dep_vld_vec_20[1] = dep_chan_vld_21_20;
    assign in_chan_dep_data_vec_20[703 : 352] = dep_chan_data_21_20;
    assign token_in_vec_20[1] = token_21_20;
    assign in_chan_dep_vld_vec_20[2] = dep_chan_vld_28_20;
    assign in_chan_dep_data_vec_20[1055 : 704] = dep_chan_data_28_20;
    assign token_in_vec_20[2] = token_28_20;
    assign dep_chan_vld_20_19 = out_chan_dep_vld_vec_20[0];
    assign dep_chan_data_20_19 = out_chan_dep_data_20;
    assign token_20_19 = token_out_vec_20[0];
    assign dep_chan_vld_20_21 = out_chan_dep_vld_vec_20[1];
    assign dep_chan_data_20_21 = out_chan_dep_data_20;
    assign token_20_21 = token_out_vec_20[1];
    assign dep_chan_vld_20_28 = out_chan_dep_vld_vec_20[2];
    assign dep_chan_data_20_28 = out_chan_dep_data_20;
    assign token_20_28 = token_out_vec_20[2];

    // Process: grp_kernel0_x0_fu_96.B_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(352, 21, 2, 2) top_hls_deadlock_detect_unit_21 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_21),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_21),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_21),
        .token_in_vec(token_in_vec_21),
        .dl_detect_in(dl_detect_out),
        .origin(origin[21]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_21),
        .out_chan_dep_data(out_chan_dep_data_21),
        .token_out_vec(token_out_vec_21),
        .dl_detect_out(dl_in_vec[21]));

    assign proc_21_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_boundary_x0_U0.fifo_B_B_IO_L2_in_7_x019_blk_n);
    assign proc_21_data_PIPO_blk[0] = 1'b0;
    assign proc_21_start_FIFO_blk[0] = 1'b0;
    assign proc_21_TLF_FIFO_blk[0] = 1'b0;
    assign proc_21_input_sync_blk[0] = 1'b0;
    assign proc_21_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_21[0] = dl_detect_out ? proc_dep_vld_vec_21_reg[0] : (proc_21_data_FIFO_blk[0] | proc_21_data_PIPO_blk[0] | proc_21_start_FIFO_blk[0] | proc_21_TLF_FIFO_blk[0] | proc_21_input_sync_blk[0] | proc_21_output_sync_blk[0]);
    assign proc_21_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.B_IO_L2_in_boundary_x0_U0.fifo_B_PE_0_7_x0155_blk_n);
    assign proc_21_data_PIPO_blk[1] = 1'b0;
    assign proc_21_start_FIFO_blk[1] = 1'b0;
    assign proc_21_TLF_FIFO_blk[1] = 1'b0;
    assign proc_21_input_sync_blk[1] = 1'b0;
    assign proc_21_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_21[1] = dl_detect_out ? proc_dep_vld_vec_21_reg[1] : (proc_21_data_FIFO_blk[1] | proc_21_data_PIPO_blk[1] | proc_21_start_FIFO_blk[1] | proc_21_TLF_FIFO_blk[1] | proc_21_input_sync_blk[1] | proc_21_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_21_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_21_reg <= proc_dep_vld_vec_21;
        end
    end
    assign in_chan_dep_vld_vec_21[0] = dep_chan_vld_20_21;
    assign in_chan_dep_data_vec_21[351 : 0] = dep_chan_data_20_21;
    assign token_in_vec_21[0] = token_20_21;
    assign in_chan_dep_vld_vec_21[1] = dep_chan_vld_29_21;
    assign in_chan_dep_data_vec_21[703 : 352] = dep_chan_data_29_21;
    assign token_in_vec_21[1] = token_29_21;
    assign dep_chan_vld_21_20 = out_chan_dep_vld_vec_21[0];
    assign dep_chan_data_21_20 = out_chan_dep_data_21;
    assign token_21_20 = token_out_vec_21[0];
    assign dep_chan_vld_21_29 = out_chan_dep_vld_vec_21[1];
    assign dep_chan_data_21_29 = out_chan_dep_data_21;
    assign token_21_29 = token_out_vec_21[1];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_0_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 22, 5, 5) top_hls_deadlock_detect_unit_22 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_22),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_22),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_22),
        .token_in_vec(token_in_vec_22),
        .dl_detect_in(dl_detect_out),
        .origin(origin[22]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_22),
        .out_chan_dep_data(out_chan_dep_data_22),
        .token_out_vec(token_out_vec_22),
        .dl_detect_out(dl_in_vec[22]));

    assign proc_22_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_0_x020_blk_n);
    assign proc_22_data_PIPO_blk[0] = 1'b0;
    assign proc_22_start_FIFO_blk[0] = 1'b0;
    assign proc_22_TLF_FIFO_blk[0] = 1'b0;
    assign proc_22_input_sync_blk[0] = 1'b0;
    assign proc_22_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_22[0] = dl_detect_out ? proc_dep_vld_vec_22_reg[0] : (proc_22_data_FIFO_blk[0] | proc_22_data_PIPO_blk[0] | proc_22_start_FIFO_blk[0] | proc_22_TLF_FIFO_blk[0] | proc_22_input_sync_blk[0] | proc_22_output_sync_blk[0]);
    assign proc_22_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_1_x021_blk_n);
    assign proc_22_data_PIPO_blk[1] = 1'b0;
    assign proc_22_start_FIFO_blk[1] = 1'b0;
    assign proc_22_TLF_FIFO_blk[1] = 1'b0;
    assign proc_22_input_sync_blk[1] = 1'b0;
    assign proc_22_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_22[1] = dl_detect_out ? proc_dep_vld_vec_22_reg[1] : (proc_22_data_FIFO_blk[1] | proc_22_data_PIPO_blk[1] | proc_22_start_FIFO_blk[1] | proc_22_TLF_FIFO_blk[1] | proc_22_input_sync_blk[1] | proc_22_output_sync_blk[1]);
    assign proc_22_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_0_x0_U0.fifo_B_PE_0_0_x092_blk_n);
    assign proc_22_data_PIPO_blk[2] = 1'b0;
    assign proc_22_start_FIFO_blk[2] = 1'b0;
    assign proc_22_TLF_FIFO_blk[2] = 1'b0;
    assign proc_22_input_sync_blk[2] = 1'b0;
    assign proc_22_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_22[2] = dl_detect_out ? proc_dep_vld_vec_22_reg[2] : (proc_22_data_FIFO_blk[2] | proc_22_data_PIPO_blk[2] | proc_22_start_FIFO_blk[2] | proc_22_TLF_FIFO_blk[2] | proc_22_input_sync_blk[2] | proc_22_output_sync_blk[2]);
    assign proc_22_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_0_x0_U0.fifo_B_PE_1_0_x093_blk_n);
    assign proc_22_data_PIPO_blk[3] = 1'b0;
    assign proc_22_start_FIFO_blk[3] = 1'b0;
    assign proc_22_TLF_FIFO_blk[3] = 1'b0;
    assign proc_22_input_sync_blk[3] = 1'b0;
    assign proc_22_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_22[3] = dl_detect_out ? proc_dep_vld_vec_22_reg[3] : (proc_22_data_FIFO_blk[3] | proc_22_data_PIPO_blk[3] | proc_22_start_FIFO_blk[3] | proc_22_TLF_FIFO_blk[3] | proc_22_input_sync_blk[3] | proc_22_output_sync_blk[3]);
    assign proc_22_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_0_x0_U0.fifo_C_drain_PE_0_0_x0164_blk_n);
    assign proc_22_data_PIPO_blk[4] = 1'b0;
    assign proc_22_start_FIFO_blk[4] = 1'b0;
    assign proc_22_TLF_FIFO_blk[4] = 1'b0;
    assign proc_22_input_sync_blk[4] = 1'b0;
    assign proc_22_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_22[4] = dl_detect_out ? proc_dep_vld_vec_22_reg[4] : (proc_22_data_FIFO_blk[4] | proc_22_data_PIPO_blk[4] | proc_22_start_FIFO_blk[4] | proc_22_TLF_FIFO_blk[4] | proc_22_input_sync_blk[4] | proc_22_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_22_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_22_reg <= proc_dep_vld_vec_22;
        end
    end
    assign in_chan_dep_vld_vec_22[0] = dep_chan_vld_4_22;
    assign in_chan_dep_data_vec_22[351 : 0] = dep_chan_data_4_22;
    assign token_in_vec_22[0] = token_4_22;
    assign in_chan_dep_vld_vec_22[1] = dep_chan_vld_14_22;
    assign in_chan_dep_data_vec_22[703 : 352] = dep_chan_data_14_22;
    assign token_in_vec_22[1] = token_14_22;
    assign in_chan_dep_vld_vec_22[2] = dep_chan_vld_23_22;
    assign in_chan_dep_data_vec_22[1055 : 704] = dep_chan_data_23_22;
    assign token_in_vec_22[2] = token_23_22;
    assign in_chan_dep_vld_vec_22[3] = dep_chan_vld_30_22;
    assign in_chan_dep_data_vec_22[1407 : 1056] = dep_chan_data_30_22;
    assign token_in_vec_22[3] = token_30_22;
    assign in_chan_dep_vld_vec_22[4] = dep_chan_vld_109_22;
    assign in_chan_dep_data_vec_22[1759 : 1408] = dep_chan_data_109_22;
    assign token_in_vec_22[4] = token_109_22;
    assign dep_chan_vld_22_4 = out_chan_dep_vld_vec_22[0];
    assign dep_chan_data_22_4 = out_chan_dep_data_22;
    assign token_22_4 = token_out_vec_22[0];
    assign dep_chan_vld_22_23 = out_chan_dep_vld_vec_22[1];
    assign dep_chan_data_22_23 = out_chan_dep_data_22;
    assign token_22_23 = token_out_vec_22[1];
    assign dep_chan_vld_22_14 = out_chan_dep_vld_vec_22[2];
    assign dep_chan_data_22_14 = out_chan_dep_data_22;
    assign token_22_14 = token_out_vec_22[2];
    assign dep_chan_vld_22_30 = out_chan_dep_vld_vec_22[3];
    assign dep_chan_data_22_30 = out_chan_dep_data_22;
    assign token_22_30 = token_out_vec_22[3];
    assign dep_chan_vld_22_109 = out_chan_dep_vld_vec_22[4];
    assign dep_chan_data_22_109 = out_chan_dep_data_22;
    assign token_22_109 = token_out_vec_22[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_0_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 23, 5, 5) top_hls_deadlock_detect_unit_23 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_23),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_23),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_23),
        .token_in_vec(token_in_vec_23),
        .dl_detect_in(dl_detect_out),
        .origin(origin[23]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_23),
        .out_chan_dep_data(out_chan_dep_data_23),
        .token_out_vec(token_out_vec_23),
        .dl_detect_out(dl_in_vec[23]));

    assign proc_23_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_1_x021_blk_n);
    assign proc_23_data_PIPO_blk[0] = 1'b0;
    assign proc_23_start_FIFO_blk[0] = 1'b0;
    assign proc_23_TLF_FIFO_blk[0] = 1'b0;
    assign proc_23_input_sync_blk[0] = 1'b0;
    assign proc_23_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_23[0] = dl_detect_out ? proc_dep_vld_vec_23_reg[0] : (proc_23_data_FIFO_blk[0] | proc_23_data_PIPO_blk[0] | proc_23_start_FIFO_blk[0] | proc_23_TLF_FIFO_blk[0] | proc_23_input_sync_blk[0] | proc_23_output_sync_blk[0]);
    assign proc_23_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_2_x022_blk_n);
    assign proc_23_data_PIPO_blk[1] = 1'b0;
    assign proc_23_start_FIFO_blk[1] = 1'b0;
    assign proc_23_TLF_FIFO_blk[1] = 1'b0;
    assign proc_23_input_sync_blk[1] = 1'b0;
    assign proc_23_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_23[1] = dl_detect_out ? proc_dep_vld_vec_23_reg[1] : (proc_23_data_FIFO_blk[1] | proc_23_data_PIPO_blk[1] | proc_23_start_FIFO_blk[1] | proc_23_TLF_FIFO_blk[1] | proc_23_input_sync_blk[1] | proc_23_output_sync_blk[1]);
    assign proc_23_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_1_x0_U0.fifo_B_PE_0_1_x0101_blk_n);
    assign proc_23_data_PIPO_blk[2] = 1'b0;
    assign proc_23_start_FIFO_blk[2] = 1'b0;
    assign proc_23_TLF_FIFO_blk[2] = 1'b0;
    assign proc_23_input_sync_blk[2] = 1'b0;
    assign proc_23_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_23[2] = dl_detect_out ? proc_dep_vld_vec_23_reg[2] : (proc_23_data_FIFO_blk[2] | proc_23_data_PIPO_blk[2] | proc_23_start_FIFO_blk[2] | proc_23_TLF_FIFO_blk[2] | proc_23_input_sync_blk[2] | proc_23_output_sync_blk[2]);
    assign proc_23_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_1_x0_U0.fifo_B_PE_1_1_x0102_blk_n);
    assign proc_23_data_PIPO_blk[3] = 1'b0;
    assign proc_23_start_FIFO_blk[3] = 1'b0;
    assign proc_23_TLF_FIFO_blk[3] = 1'b0;
    assign proc_23_input_sync_blk[3] = 1'b0;
    assign proc_23_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_23[3] = dl_detect_out ? proc_dep_vld_vec_23_reg[3] : (proc_23_data_FIFO_blk[3] | proc_23_data_PIPO_blk[3] | proc_23_start_FIFO_blk[3] | proc_23_TLF_FIFO_blk[3] | proc_23_input_sync_blk[3] | proc_23_output_sync_blk[3]);
    assign proc_23_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_1_x0_U0.fifo_C_drain_PE_0_1_x0172_blk_n);
    assign proc_23_data_PIPO_blk[4] = 1'b0;
    assign proc_23_start_FIFO_blk[4] = 1'b0;
    assign proc_23_TLF_FIFO_blk[4] = 1'b0;
    assign proc_23_input_sync_blk[4] = 1'b0;
    assign proc_23_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_23[4] = dl_detect_out ? proc_dep_vld_vec_23_reg[4] : (proc_23_data_FIFO_blk[4] | proc_23_data_PIPO_blk[4] | proc_23_start_FIFO_blk[4] | proc_23_TLF_FIFO_blk[4] | proc_23_input_sync_blk[4] | proc_23_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_23_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_23_reg <= proc_dep_vld_vec_23;
        end
    end
    assign in_chan_dep_vld_vec_23[0] = dep_chan_vld_15_23;
    assign in_chan_dep_data_vec_23[351 : 0] = dep_chan_data_15_23;
    assign token_in_vec_23[0] = token_15_23;
    assign in_chan_dep_vld_vec_23[1] = dep_chan_vld_22_23;
    assign in_chan_dep_data_vec_23[703 : 352] = dep_chan_data_22_23;
    assign token_in_vec_23[1] = token_22_23;
    assign in_chan_dep_vld_vec_23[2] = dep_chan_vld_24_23;
    assign in_chan_dep_data_vec_23[1055 : 704] = dep_chan_data_24_23;
    assign token_in_vec_23[2] = token_24_23;
    assign in_chan_dep_vld_vec_23[3] = dep_chan_vld_31_23;
    assign in_chan_dep_data_vec_23[1407 : 1056] = dep_chan_data_31_23;
    assign token_in_vec_23[3] = token_31_23;
    assign in_chan_dep_vld_vec_23[4] = dep_chan_vld_117_23;
    assign in_chan_dep_data_vec_23[1759 : 1408] = dep_chan_data_117_23;
    assign token_in_vec_23[4] = token_117_23;
    assign dep_chan_vld_23_22 = out_chan_dep_vld_vec_23[0];
    assign dep_chan_data_23_22 = out_chan_dep_data_23;
    assign token_23_22 = token_out_vec_23[0];
    assign dep_chan_vld_23_24 = out_chan_dep_vld_vec_23[1];
    assign dep_chan_data_23_24 = out_chan_dep_data_23;
    assign token_23_24 = token_out_vec_23[1];
    assign dep_chan_vld_23_15 = out_chan_dep_vld_vec_23[2];
    assign dep_chan_data_23_15 = out_chan_dep_data_23;
    assign token_23_15 = token_out_vec_23[2];
    assign dep_chan_vld_23_31 = out_chan_dep_vld_vec_23[3];
    assign dep_chan_data_23_31 = out_chan_dep_data_23;
    assign token_23_31 = token_out_vec_23[3];
    assign dep_chan_vld_23_117 = out_chan_dep_vld_vec_23[4];
    assign dep_chan_data_23_117 = out_chan_dep_data_23;
    assign token_23_117 = token_out_vec_23[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_0_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 24, 5, 5) top_hls_deadlock_detect_unit_24 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_24),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_24),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_24),
        .token_in_vec(token_in_vec_24),
        .dl_detect_in(dl_detect_out),
        .origin(origin[24]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_24),
        .out_chan_dep_data(out_chan_dep_data_24),
        .token_out_vec(token_out_vec_24),
        .dl_detect_out(dl_in_vec[24]));

    assign proc_24_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_2_x0_U0.fifo_A_PE_0_2_x022_blk_n);
    assign proc_24_data_PIPO_blk[0] = 1'b0;
    assign proc_24_start_FIFO_blk[0] = 1'b0;
    assign proc_24_TLF_FIFO_blk[0] = 1'b0;
    assign proc_24_input_sync_blk[0] = 1'b0;
    assign proc_24_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_24[0] = dl_detect_out ? proc_dep_vld_vec_24_reg[0] : (proc_24_data_FIFO_blk[0] | proc_24_data_PIPO_blk[0] | proc_24_start_FIFO_blk[0] | proc_24_TLF_FIFO_blk[0] | proc_24_input_sync_blk[0] | proc_24_output_sync_blk[0]);
    assign proc_24_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_2_x0_U0.fifo_A_PE_0_3_x023_blk_n);
    assign proc_24_data_PIPO_blk[1] = 1'b0;
    assign proc_24_start_FIFO_blk[1] = 1'b0;
    assign proc_24_TLF_FIFO_blk[1] = 1'b0;
    assign proc_24_input_sync_blk[1] = 1'b0;
    assign proc_24_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_24[1] = dl_detect_out ? proc_dep_vld_vec_24_reg[1] : (proc_24_data_FIFO_blk[1] | proc_24_data_PIPO_blk[1] | proc_24_start_FIFO_blk[1] | proc_24_TLF_FIFO_blk[1] | proc_24_input_sync_blk[1] | proc_24_output_sync_blk[1]);
    assign proc_24_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_2_x0_U0.fifo_B_PE_0_2_x0110_blk_n);
    assign proc_24_data_PIPO_blk[2] = 1'b0;
    assign proc_24_start_FIFO_blk[2] = 1'b0;
    assign proc_24_TLF_FIFO_blk[2] = 1'b0;
    assign proc_24_input_sync_blk[2] = 1'b0;
    assign proc_24_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_24[2] = dl_detect_out ? proc_dep_vld_vec_24_reg[2] : (proc_24_data_FIFO_blk[2] | proc_24_data_PIPO_blk[2] | proc_24_start_FIFO_blk[2] | proc_24_TLF_FIFO_blk[2] | proc_24_input_sync_blk[2] | proc_24_output_sync_blk[2]);
    assign proc_24_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_2_x0_U0.fifo_B_PE_1_2_x0111_blk_n);
    assign proc_24_data_PIPO_blk[3] = 1'b0;
    assign proc_24_start_FIFO_blk[3] = 1'b0;
    assign proc_24_TLF_FIFO_blk[3] = 1'b0;
    assign proc_24_input_sync_blk[3] = 1'b0;
    assign proc_24_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_24[3] = dl_detect_out ? proc_dep_vld_vec_24_reg[3] : (proc_24_data_FIFO_blk[3] | proc_24_data_PIPO_blk[3] | proc_24_start_FIFO_blk[3] | proc_24_TLF_FIFO_blk[3] | proc_24_input_sync_blk[3] | proc_24_output_sync_blk[3]);
    assign proc_24_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_2_x0_U0.fifo_C_drain_PE_0_2_x0180_blk_n);
    assign proc_24_data_PIPO_blk[4] = 1'b0;
    assign proc_24_start_FIFO_blk[4] = 1'b0;
    assign proc_24_TLF_FIFO_blk[4] = 1'b0;
    assign proc_24_input_sync_blk[4] = 1'b0;
    assign proc_24_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_24[4] = dl_detect_out ? proc_dep_vld_vec_24_reg[4] : (proc_24_data_FIFO_blk[4] | proc_24_data_PIPO_blk[4] | proc_24_start_FIFO_blk[4] | proc_24_TLF_FIFO_blk[4] | proc_24_input_sync_blk[4] | proc_24_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_24_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_24_reg <= proc_dep_vld_vec_24;
        end
    end
    assign in_chan_dep_vld_vec_24[0] = dep_chan_vld_16_24;
    assign in_chan_dep_data_vec_24[351 : 0] = dep_chan_data_16_24;
    assign token_in_vec_24[0] = token_16_24;
    assign in_chan_dep_vld_vec_24[1] = dep_chan_vld_23_24;
    assign in_chan_dep_data_vec_24[703 : 352] = dep_chan_data_23_24;
    assign token_in_vec_24[1] = token_23_24;
    assign in_chan_dep_vld_vec_24[2] = dep_chan_vld_25_24;
    assign in_chan_dep_data_vec_24[1055 : 704] = dep_chan_data_25_24;
    assign token_in_vec_24[2] = token_25_24;
    assign in_chan_dep_vld_vec_24[3] = dep_chan_vld_32_24;
    assign in_chan_dep_data_vec_24[1407 : 1056] = dep_chan_data_32_24;
    assign token_in_vec_24[3] = token_32_24;
    assign in_chan_dep_vld_vec_24[4] = dep_chan_vld_125_24;
    assign in_chan_dep_data_vec_24[1759 : 1408] = dep_chan_data_125_24;
    assign token_in_vec_24[4] = token_125_24;
    assign dep_chan_vld_24_23 = out_chan_dep_vld_vec_24[0];
    assign dep_chan_data_24_23 = out_chan_dep_data_24;
    assign token_24_23 = token_out_vec_24[0];
    assign dep_chan_vld_24_25 = out_chan_dep_vld_vec_24[1];
    assign dep_chan_data_24_25 = out_chan_dep_data_24;
    assign token_24_25 = token_out_vec_24[1];
    assign dep_chan_vld_24_16 = out_chan_dep_vld_vec_24[2];
    assign dep_chan_data_24_16 = out_chan_dep_data_24;
    assign token_24_16 = token_out_vec_24[2];
    assign dep_chan_vld_24_32 = out_chan_dep_vld_vec_24[3];
    assign dep_chan_data_24_32 = out_chan_dep_data_24;
    assign token_24_32 = token_out_vec_24[3];
    assign dep_chan_vld_24_125 = out_chan_dep_vld_vec_24[4];
    assign dep_chan_data_24_125 = out_chan_dep_data_24;
    assign token_24_125 = token_out_vec_24[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_0_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 25, 5, 5) top_hls_deadlock_detect_unit_25 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_25),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_25),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_25),
        .token_in_vec(token_in_vec_25),
        .dl_detect_in(dl_detect_out),
        .origin(origin[25]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_25),
        .out_chan_dep_data(out_chan_dep_data_25),
        .token_out_vec(token_out_vec_25),
        .dl_detect_out(dl_in_vec[25]));

    assign proc_25_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_3_x0_U0.fifo_A_PE_0_3_x023_blk_n);
    assign proc_25_data_PIPO_blk[0] = 1'b0;
    assign proc_25_start_FIFO_blk[0] = 1'b0;
    assign proc_25_TLF_FIFO_blk[0] = 1'b0;
    assign proc_25_input_sync_blk[0] = 1'b0;
    assign proc_25_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_25[0] = dl_detect_out ? proc_dep_vld_vec_25_reg[0] : (proc_25_data_FIFO_blk[0] | proc_25_data_PIPO_blk[0] | proc_25_start_FIFO_blk[0] | proc_25_TLF_FIFO_blk[0] | proc_25_input_sync_blk[0] | proc_25_output_sync_blk[0]);
    assign proc_25_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_3_x0_U0.fifo_A_PE_0_4_x024_blk_n);
    assign proc_25_data_PIPO_blk[1] = 1'b0;
    assign proc_25_start_FIFO_blk[1] = 1'b0;
    assign proc_25_TLF_FIFO_blk[1] = 1'b0;
    assign proc_25_input_sync_blk[1] = 1'b0;
    assign proc_25_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_25[1] = dl_detect_out ? proc_dep_vld_vec_25_reg[1] : (proc_25_data_FIFO_blk[1] | proc_25_data_PIPO_blk[1] | proc_25_start_FIFO_blk[1] | proc_25_TLF_FIFO_blk[1] | proc_25_input_sync_blk[1] | proc_25_output_sync_blk[1]);
    assign proc_25_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_3_x0_U0.fifo_B_PE_0_3_x0119_blk_n);
    assign proc_25_data_PIPO_blk[2] = 1'b0;
    assign proc_25_start_FIFO_blk[2] = 1'b0;
    assign proc_25_TLF_FIFO_blk[2] = 1'b0;
    assign proc_25_input_sync_blk[2] = 1'b0;
    assign proc_25_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_25[2] = dl_detect_out ? proc_dep_vld_vec_25_reg[2] : (proc_25_data_FIFO_blk[2] | proc_25_data_PIPO_blk[2] | proc_25_start_FIFO_blk[2] | proc_25_TLF_FIFO_blk[2] | proc_25_input_sync_blk[2] | proc_25_output_sync_blk[2]);
    assign proc_25_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_3_x0_U0.fifo_B_PE_1_3_x0120_blk_n);
    assign proc_25_data_PIPO_blk[3] = 1'b0;
    assign proc_25_start_FIFO_blk[3] = 1'b0;
    assign proc_25_TLF_FIFO_blk[3] = 1'b0;
    assign proc_25_input_sync_blk[3] = 1'b0;
    assign proc_25_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_25[3] = dl_detect_out ? proc_dep_vld_vec_25_reg[3] : (proc_25_data_FIFO_blk[3] | proc_25_data_PIPO_blk[3] | proc_25_start_FIFO_blk[3] | proc_25_TLF_FIFO_blk[3] | proc_25_input_sync_blk[3] | proc_25_output_sync_blk[3]);
    assign proc_25_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_3_x0_U0.fifo_C_drain_PE_0_3_x0188_blk_n);
    assign proc_25_data_PIPO_blk[4] = 1'b0;
    assign proc_25_start_FIFO_blk[4] = 1'b0;
    assign proc_25_TLF_FIFO_blk[4] = 1'b0;
    assign proc_25_input_sync_blk[4] = 1'b0;
    assign proc_25_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_25[4] = dl_detect_out ? proc_dep_vld_vec_25_reg[4] : (proc_25_data_FIFO_blk[4] | proc_25_data_PIPO_blk[4] | proc_25_start_FIFO_blk[4] | proc_25_TLF_FIFO_blk[4] | proc_25_input_sync_blk[4] | proc_25_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_25_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_25_reg <= proc_dep_vld_vec_25;
        end
    end
    assign in_chan_dep_vld_vec_25[0] = dep_chan_vld_17_25;
    assign in_chan_dep_data_vec_25[351 : 0] = dep_chan_data_17_25;
    assign token_in_vec_25[0] = token_17_25;
    assign in_chan_dep_vld_vec_25[1] = dep_chan_vld_24_25;
    assign in_chan_dep_data_vec_25[703 : 352] = dep_chan_data_24_25;
    assign token_in_vec_25[1] = token_24_25;
    assign in_chan_dep_vld_vec_25[2] = dep_chan_vld_26_25;
    assign in_chan_dep_data_vec_25[1055 : 704] = dep_chan_data_26_25;
    assign token_in_vec_25[2] = token_26_25;
    assign in_chan_dep_vld_vec_25[3] = dep_chan_vld_33_25;
    assign in_chan_dep_data_vec_25[1407 : 1056] = dep_chan_data_33_25;
    assign token_in_vec_25[3] = token_33_25;
    assign in_chan_dep_vld_vec_25[4] = dep_chan_vld_133_25;
    assign in_chan_dep_data_vec_25[1759 : 1408] = dep_chan_data_133_25;
    assign token_in_vec_25[4] = token_133_25;
    assign dep_chan_vld_25_24 = out_chan_dep_vld_vec_25[0];
    assign dep_chan_data_25_24 = out_chan_dep_data_25;
    assign token_25_24 = token_out_vec_25[0];
    assign dep_chan_vld_25_26 = out_chan_dep_vld_vec_25[1];
    assign dep_chan_data_25_26 = out_chan_dep_data_25;
    assign token_25_26 = token_out_vec_25[1];
    assign dep_chan_vld_25_17 = out_chan_dep_vld_vec_25[2];
    assign dep_chan_data_25_17 = out_chan_dep_data_25;
    assign token_25_17 = token_out_vec_25[2];
    assign dep_chan_vld_25_33 = out_chan_dep_vld_vec_25[3];
    assign dep_chan_data_25_33 = out_chan_dep_data_25;
    assign token_25_33 = token_out_vec_25[3];
    assign dep_chan_vld_25_133 = out_chan_dep_vld_vec_25[4];
    assign dep_chan_data_25_133 = out_chan_dep_data_25;
    assign token_25_133 = token_out_vec_25[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_0_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 26, 5, 5) top_hls_deadlock_detect_unit_26 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_26),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_26),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_26),
        .token_in_vec(token_in_vec_26),
        .dl_detect_in(dl_detect_out),
        .origin(origin[26]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_26),
        .out_chan_dep_data(out_chan_dep_data_26),
        .token_out_vec(token_out_vec_26),
        .dl_detect_out(dl_in_vec[26]));

    assign proc_26_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_4_x0_U0.fifo_A_PE_0_4_x024_blk_n);
    assign proc_26_data_PIPO_blk[0] = 1'b0;
    assign proc_26_start_FIFO_blk[0] = 1'b0;
    assign proc_26_TLF_FIFO_blk[0] = 1'b0;
    assign proc_26_input_sync_blk[0] = 1'b0;
    assign proc_26_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_26[0] = dl_detect_out ? proc_dep_vld_vec_26_reg[0] : (proc_26_data_FIFO_blk[0] | proc_26_data_PIPO_blk[0] | proc_26_start_FIFO_blk[0] | proc_26_TLF_FIFO_blk[0] | proc_26_input_sync_blk[0] | proc_26_output_sync_blk[0]);
    assign proc_26_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_4_x0_U0.fifo_A_PE_0_5_x025_blk_n);
    assign proc_26_data_PIPO_blk[1] = 1'b0;
    assign proc_26_start_FIFO_blk[1] = 1'b0;
    assign proc_26_TLF_FIFO_blk[1] = 1'b0;
    assign proc_26_input_sync_blk[1] = 1'b0;
    assign proc_26_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_26[1] = dl_detect_out ? proc_dep_vld_vec_26_reg[1] : (proc_26_data_FIFO_blk[1] | proc_26_data_PIPO_blk[1] | proc_26_start_FIFO_blk[1] | proc_26_TLF_FIFO_blk[1] | proc_26_input_sync_blk[1] | proc_26_output_sync_blk[1]);
    assign proc_26_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_4_x0_U0.fifo_B_PE_0_4_x0128_blk_n);
    assign proc_26_data_PIPO_blk[2] = 1'b0;
    assign proc_26_start_FIFO_blk[2] = 1'b0;
    assign proc_26_TLF_FIFO_blk[2] = 1'b0;
    assign proc_26_input_sync_blk[2] = 1'b0;
    assign proc_26_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_26[2] = dl_detect_out ? proc_dep_vld_vec_26_reg[2] : (proc_26_data_FIFO_blk[2] | proc_26_data_PIPO_blk[2] | proc_26_start_FIFO_blk[2] | proc_26_TLF_FIFO_blk[2] | proc_26_input_sync_blk[2] | proc_26_output_sync_blk[2]);
    assign proc_26_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_4_x0_U0.fifo_B_PE_1_4_x0129_blk_n);
    assign proc_26_data_PIPO_blk[3] = 1'b0;
    assign proc_26_start_FIFO_blk[3] = 1'b0;
    assign proc_26_TLF_FIFO_blk[3] = 1'b0;
    assign proc_26_input_sync_blk[3] = 1'b0;
    assign proc_26_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_26[3] = dl_detect_out ? proc_dep_vld_vec_26_reg[3] : (proc_26_data_FIFO_blk[3] | proc_26_data_PIPO_blk[3] | proc_26_start_FIFO_blk[3] | proc_26_TLF_FIFO_blk[3] | proc_26_input_sync_blk[3] | proc_26_output_sync_blk[3]);
    assign proc_26_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_4_x0_U0.fifo_C_drain_PE_0_4_x0196_blk_n);
    assign proc_26_data_PIPO_blk[4] = 1'b0;
    assign proc_26_start_FIFO_blk[4] = 1'b0;
    assign proc_26_TLF_FIFO_blk[4] = 1'b0;
    assign proc_26_input_sync_blk[4] = 1'b0;
    assign proc_26_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_26[4] = dl_detect_out ? proc_dep_vld_vec_26_reg[4] : (proc_26_data_FIFO_blk[4] | proc_26_data_PIPO_blk[4] | proc_26_start_FIFO_blk[4] | proc_26_TLF_FIFO_blk[4] | proc_26_input_sync_blk[4] | proc_26_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_26_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_26_reg <= proc_dep_vld_vec_26;
        end
    end
    assign in_chan_dep_vld_vec_26[0] = dep_chan_vld_18_26;
    assign in_chan_dep_data_vec_26[351 : 0] = dep_chan_data_18_26;
    assign token_in_vec_26[0] = token_18_26;
    assign in_chan_dep_vld_vec_26[1] = dep_chan_vld_25_26;
    assign in_chan_dep_data_vec_26[703 : 352] = dep_chan_data_25_26;
    assign token_in_vec_26[1] = token_25_26;
    assign in_chan_dep_vld_vec_26[2] = dep_chan_vld_27_26;
    assign in_chan_dep_data_vec_26[1055 : 704] = dep_chan_data_27_26;
    assign token_in_vec_26[2] = token_27_26;
    assign in_chan_dep_vld_vec_26[3] = dep_chan_vld_34_26;
    assign in_chan_dep_data_vec_26[1407 : 1056] = dep_chan_data_34_26;
    assign token_in_vec_26[3] = token_34_26;
    assign in_chan_dep_vld_vec_26[4] = dep_chan_vld_141_26;
    assign in_chan_dep_data_vec_26[1759 : 1408] = dep_chan_data_141_26;
    assign token_in_vec_26[4] = token_141_26;
    assign dep_chan_vld_26_25 = out_chan_dep_vld_vec_26[0];
    assign dep_chan_data_26_25 = out_chan_dep_data_26;
    assign token_26_25 = token_out_vec_26[0];
    assign dep_chan_vld_26_27 = out_chan_dep_vld_vec_26[1];
    assign dep_chan_data_26_27 = out_chan_dep_data_26;
    assign token_26_27 = token_out_vec_26[1];
    assign dep_chan_vld_26_18 = out_chan_dep_vld_vec_26[2];
    assign dep_chan_data_26_18 = out_chan_dep_data_26;
    assign token_26_18 = token_out_vec_26[2];
    assign dep_chan_vld_26_34 = out_chan_dep_vld_vec_26[3];
    assign dep_chan_data_26_34 = out_chan_dep_data_26;
    assign token_26_34 = token_out_vec_26[3];
    assign dep_chan_vld_26_141 = out_chan_dep_vld_vec_26[4];
    assign dep_chan_data_26_141 = out_chan_dep_data_26;
    assign token_26_141 = token_out_vec_26[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_0_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 27, 5, 5) top_hls_deadlock_detect_unit_27 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_27),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_27),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_27),
        .token_in_vec(token_in_vec_27),
        .dl_detect_in(dl_detect_out),
        .origin(origin[27]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_27),
        .out_chan_dep_data(out_chan_dep_data_27),
        .token_out_vec(token_out_vec_27),
        .dl_detect_out(dl_in_vec[27]));

    assign proc_27_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_5_x0_U0.fifo_A_PE_0_5_x025_blk_n);
    assign proc_27_data_PIPO_blk[0] = 1'b0;
    assign proc_27_start_FIFO_blk[0] = 1'b0;
    assign proc_27_TLF_FIFO_blk[0] = 1'b0;
    assign proc_27_input_sync_blk[0] = 1'b0;
    assign proc_27_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_27[0] = dl_detect_out ? proc_dep_vld_vec_27_reg[0] : (proc_27_data_FIFO_blk[0] | proc_27_data_PIPO_blk[0] | proc_27_start_FIFO_blk[0] | proc_27_TLF_FIFO_blk[0] | proc_27_input_sync_blk[0] | proc_27_output_sync_blk[0]);
    assign proc_27_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_5_x0_U0.fifo_A_PE_0_6_x026_blk_n);
    assign proc_27_data_PIPO_blk[1] = 1'b0;
    assign proc_27_start_FIFO_blk[1] = 1'b0;
    assign proc_27_TLF_FIFO_blk[1] = 1'b0;
    assign proc_27_input_sync_blk[1] = 1'b0;
    assign proc_27_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_27[1] = dl_detect_out ? proc_dep_vld_vec_27_reg[1] : (proc_27_data_FIFO_blk[1] | proc_27_data_PIPO_blk[1] | proc_27_start_FIFO_blk[1] | proc_27_TLF_FIFO_blk[1] | proc_27_input_sync_blk[1] | proc_27_output_sync_blk[1]);
    assign proc_27_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_5_x0_U0.fifo_B_PE_0_5_x0137_blk_n);
    assign proc_27_data_PIPO_blk[2] = 1'b0;
    assign proc_27_start_FIFO_blk[2] = 1'b0;
    assign proc_27_TLF_FIFO_blk[2] = 1'b0;
    assign proc_27_input_sync_blk[2] = 1'b0;
    assign proc_27_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_27[2] = dl_detect_out ? proc_dep_vld_vec_27_reg[2] : (proc_27_data_FIFO_blk[2] | proc_27_data_PIPO_blk[2] | proc_27_start_FIFO_blk[2] | proc_27_TLF_FIFO_blk[2] | proc_27_input_sync_blk[2] | proc_27_output_sync_blk[2]);
    assign proc_27_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_5_x0_U0.fifo_B_PE_1_5_x0138_blk_n);
    assign proc_27_data_PIPO_blk[3] = 1'b0;
    assign proc_27_start_FIFO_blk[3] = 1'b0;
    assign proc_27_TLF_FIFO_blk[3] = 1'b0;
    assign proc_27_input_sync_blk[3] = 1'b0;
    assign proc_27_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_27[3] = dl_detect_out ? proc_dep_vld_vec_27_reg[3] : (proc_27_data_FIFO_blk[3] | proc_27_data_PIPO_blk[3] | proc_27_start_FIFO_blk[3] | proc_27_TLF_FIFO_blk[3] | proc_27_input_sync_blk[3] | proc_27_output_sync_blk[3]);
    assign proc_27_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_5_x0_U0.fifo_C_drain_PE_0_5_x0204_blk_n);
    assign proc_27_data_PIPO_blk[4] = 1'b0;
    assign proc_27_start_FIFO_blk[4] = 1'b0;
    assign proc_27_TLF_FIFO_blk[4] = 1'b0;
    assign proc_27_input_sync_blk[4] = 1'b0;
    assign proc_27_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_27[4] = dl_detect_out ? proc_dep_vld_vec_27_reg[4] : (proc_27_data_FIFO_blk[4] | proc_27_data_PIPO_blk[4] | proc_27_start_FIFO_blk[4] | proc_27_TLF_FIFO_blk[4] | proc_27_input_sync_blk[4] | proc_27_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_27_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_27_reg <= proc_dep_vld_vec_27;
        end
    end
    assign in_chan_dep_vld_vec_27[0] = dep_chan_vld_19_27;
    assign in_chan_dep_data_vec_27[351 : 0] = dep_chan_data_19_27;
    assign token_in_vec_27[0] = token_19_27;
    assign in_chan_dep_vld_vec_27[1] = dep_chan_vld_26_27;
    assign in_chan_dep_data_vec_27[703 : 352] = dep_chan_data_26_27;
    assign token_in_vec_27[1] = token_26_27;
    assign in_chan_dep_vld_vec_27[2] = dep_chan_vld_28_27;
    assign in_chan_dep_data_vec_27[1055 : 704] = dep_chan_data_28_27;
    assign token_in_vec_27[2] = token_28_27;
    assign in_chan_dep_vld_vec_27[3] = dep_chan_vld_35_27;
    assign in_chan_dep_data_vec_27[1407 : 1056] = dep_chan_data_35_27;
    assign token_in_vec_27[3] = token_35_27;
    assign in_chan_dep_vld_vec_27[4] = dep_chan_vld_149_27;
    assign in_chan_dep_data_vec_27[1759 : 1408] = dep_chan_data_149_27;
    assign token_in_vec_27[4] = token_149_27;
    assign dep_chan_vld_27_26 = out_chan_dep_vld_vec_27[0];
    assign dep_chan_data_27_26 = out_chan_dep_data_27;
    assign token_27_26 = token_out_vec_27[0];
    assign dep_chan_vld_27_28 = out_chan_dep_vld_vec_27[1];
    assign dep_chan_data_27_28 = out_chan_dep_data_27;
    assign token_27_28 = token_out_vec_27[1];
    assign dep_chan_vld_27_19 = out_chan_dep_vld_vec_27[2];
    assign dep_chan_data_27_19 = out_chan_dep_data_27;
    assign token_27_19 = token_out_vec_27[2];
    assign dep_chan_vld_27_35 = out_chan_dep_vld_vec_27[3];
    assign dep_chan_data_27_35 = out_chan_dep_data_27;
    assign token_27_35 = token_out_vec_27[3];
    assign dep_chan_vld_27_149 = out_chan_dep_vld_vec_27[4];
    assign dep_chan_data_27_149 = out_chan_dep_data_27;
    assign token_27_149 = token_out_vec_27[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_0_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 28, 5, 5) top_hls_deadlock_detect_unit_28 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_28),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_28),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_28),
        .token_in_vec(token_in_vec_28),
        .dl_detect_in(dl_detect_out),
        .origin(origin[28]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_28),
        .out_chan_dep_data(out_chan_dep_data_28),
        .token_out_vec(token_out_vec_28),
        .dl_detect_out(dl_in_vec[28]));

    assign proc_28_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_6_x0_U0.fifo_A_PE_0_6_x026_blk_n);
    assign proc_28_data_PIPO_blk[0] = 1'b0;
    assign proc_28_start_FIFO_blk[0] = 1'b0;
    assign proc_28_TLF_FIFO_blk[0] = 1'b0;
    assign proc_28_input_sync_blk[0] = 1'b0;
    assign proc_28_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_28[0] = dl_detect_out ? proc_dep_vld_vec_28_reg[0] : (proc_28_data_FIFO_blk[0] | proc_28_data_PIPO_blk[0] | proc_28_start_FIFO_blk[0] | proc_28_TLF_FIFO_blk[0] | proc_28_input_sync_blk[0] | proc_28_output_sync_blk[0]);
    assign proc_28_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_6_x0_U0.fifo_A_PE_0_7_x027_blk_n);
    assign proc_28_data_PIPO_blk[1] = 1'b0;
    assign proc_28_start_FIFO_blk[1] = 1'b0;
    assign proc_28_TLF_FIFO_blk[1] = 1'b0;
    assign proc_28_input_sync_blk[1] = 1'b0;
    assign proc_28_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_28[1] = dl_detect_out ? proc_dep_vld_vec_28_reg[1] : (proc_28_data_FIFO_blk[1] | proc_28_data_PIPO_blk[1] | proc_28_start_FIFO_blk[1] | proc_28_TLF_FIFO_blk[1] | proc_28_input_sync_blk[1] | proc_28_output_sync_blk[1]);
    assign proc_28_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_6_x0_U0.fifo_B_PE_0_6_x0146_blk_n);
    assign proc_28_data_PIPO_blk[2] = 1'b0;
    assign proc_28_start_FIFO_blk[2] = 1'b0;
    assign proc_28_TLF_FIFO_blk[2] = 1'b0;
    assign proc_28_input_sync_blk[2] = 1'b0;
    assign proc_28_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_28[2] = dl_detect_out ? proc_dep_vld_vec_28_reg[2] : (proc_28_data_FIFO_blk[2] | proc_28_data_PIPO_blk[2] | proc_28_start_FIFO_blk[2] | proc_28_TLF_FIFO_blk[2] | proc_28_input_sync_blk[2] | proc_28_output_sync_blk[2]);
    assign proc_28_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_6_x0_U0.fifo_B_PE_1_6_x0147_blk_n);
    assign proc_28_data_PIPO_blk[3] = 1'b0;
    assign proc_28_start_FIFO_blk[3] = 1'b0;
    assign proc_28_TLF_FIFO_blk[3] = 1'b0;
    assign proc_28_input_sync_blk[3] = 1'b0;
    assign proc_28_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_28[3] = dl_detect_out ? proc_dep_vld_vec_28_reg[3] : (proc_28_data_FIFO_blk[3] | proc_28_data_PIPO_blk[3] | proc_28_start_FIFO_blk[3] | proc_28_TLF_FIFO_blk[3] | proc_28_input_sync_blk[3] | proc_28_output_sync_blk[3]);
    assign proc_28_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_6_x0_U0.fifo_C_drain_PE_0_6_x0212_blk_n);
    assign proc_28_data_PIPO_blk[4] = 1'b0;
    assign proc_28_start_FIFO_blk[4] = 1'b0;
    assign proc_28_TLF_FIFO_blk[4] = 1'b0;
    assign proc_28_input_sync_blk[4] = 1'b0;
    assign proc_28_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_28[4] = dl_detect_out ? proc_dep_vld_vec_28_reg[4] : (proc_28_data_FIFO_blk[4] | proc_28_data_PIPO_blk[4] | proc_28_start_FIFO_blk[4] | proc_28_TLF_FIFO_blk[4] | proc_28_input_sync_blk[4] | proc_28_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_28_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_28_reg <= proc_dep_vld_vec_28;
        end
    end
    assign in_chan_dep_vld_vec_28[0] = dep_chan_vld_20_28;
    assign in_chan_dep_data_vec_28[351 : 0] = dep_chan_data_20_28;
    assign token_in_vec_28[0] = token_20_28;
    assign in_chan_dep_vld_vec_28[1] = dep_chan_vld_27_28;
    assign in_chan_dep_data_vec_28[703 : 352] = dep_chan_data_27_28;
    assign token_in_vec_28[1] = token_27_28;
    assign in_chan_dep_vld_vec_28[2] = dep_chan_vld_29_28;
    assign in_chan_dep_data_vec_28[1055 : 704] = dep_chan_data_29_28;
    assign token_in_vec_28[2] = token_29_28;
    assign in_chan_dep_vld_vec_28[3] = dep_chan_vld_36_28;
    assign in_chan_dep_data_vec_28[1407 : 1056] = dep_chan_data_36_28;
    assign token_in_vec_28[3] = token_36_28;
    assign in_chan_dep_vld_vec_28[4] = dep_chan_vld_157_28;
    assign in_chan_dep_data_vec_28[1759 : 1408] = dep_chan_data_157_28;
    assign token_in_vec_28[4] = token_157_28;
    assign dep_chan_vld_28_27 = out_chan_dep_vld_vec_28[0];
    assign dep_chan_data_28_27 = out_chan_dep_data_28;
    assign token_28_27 = token_out_vec_28[0];
    assign dep_chan_vld_28_29 = out_chan_dep_vld_vec_28[1];
    assign dep_chan_data_28_29 = out_chan_dep_data_28;
    assign token_28_29 = token_out_vec_28[1];
    assign dep_chan_vld_28_20 = out_chan_dep_vld_vec_28[2];
    assign dep_chan_data_28_20 = out_chan_dep_data_28;
    assign token_28_20 = token_out_vec_28[2];
    assign dep_chan_vld_28_36 = out_chan_dep_vld_vec_28[3];
    assign dep_chan_data_28_36 = out_chan_dep_data_28;
    assign token_28_36 = token_out_vec_28[3];
    assign dep_chan_vld_28_157 = out_chan_dep_vld_vec_28[4];
    assign dep_chan_data_28_157 = out_chan_dep_data_28;
    assign token_28_157 = token_out_vec_28[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_0_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 29, 5, 5) top_hls_deadlock_detect_unit_29 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_29),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_29),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_29),
        .token_in_vec(token_in_vec_29),
        .dl_detect_in(dl_detect_out),
        .origin(origin[29]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_29),
        .out_chan_dep_data(out_chan_dep_data_29),
        .token_out_vec(token_out_vec_29),
        .dl_detect_out(dl_in_vec[29]));

    assign proc_29_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_7_x0_U0.fifo_A_PE_0_7_x027_blk_n);
    assign proc_29_data_PIPO_blk[0] = 1'b0;
    assign proc_29_start_FIFO_blk[0] = 1'b0;
    assign proc_29_TLF_FIFO_blk[0] = 1'b0;
    assign proc_29_input_sync_blk[0] = 1'b0;
    assign proc_29_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_29[0] = dl_detect_out ? proc_dep_vld_vec_29_reg[0] : (proc_29_data_FIFO_blk[0] | proc_29_data_PIPO_blk[0] | proc_29_start_FIFO_blk[0] | proc_29_TLF_FIFO_blk[0] | proc_29_input_sync_blk[0] | proc_29_output_sync_blk[0]);
    assign proc_29_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_7_x0_U0.fifo_A_PE_0_8_x028_blk_n);
    assign proc_29_data_PIPO_blk[1] = 1'b0;
    assign proc_29_start_FIFO_blk[1] = 1'b0;
    assign proc_29_TLF_FIFO_blk[1] = 1'b0;
    assign proc_29_input_sync_blk[1] = 1'b0;
    assign proc_29_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_29[1] = dl_detect_out ? proc_dep_vld_vec_29_reg[1] : (proc_29_data_FIFO_blk[1] | proc_29_data_PIPO_blk[1] | proc_29_start_FIFO_blk[1] | proc_29_TLF_FIFO_blk[1] | proc_29_input_sync_blk[1] | proc_29_output_sync_blk[1]);
    assign proc_29_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_7_x0_U0.fifo_B_PE_0_7_x0155_blk_n);
    assign proc_29_data_PIPO_blk[2] = 1'b0;
    assign proc_29_start_FIFO_blk[2] = 1'b0;
    assign proc_29_TLF_FIFO_blk[2] = 1'b0;
    assign proc_29_input_sync_blk[2] = 1'b0;
    assign proc_29_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_29[2] = dl_detect_out ? proc_dep_vld_vec_29_reg[2] : (proc_29_data_FIFO_blk[2] | proc_29_data_PIPO_blk[2] | proc_29_start_FIFO_blk[2] | proc_29_TLF_FIFO_blk[2] | proc_29_input_sync_blk[2] | proc_29_output_sync_blk[2]);
    assign proc_29_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_7_x0_U0.fifo_B_PE_1_7_x0156_blk_n);
    assign proc_29_data_PIPO_blk[3] = 1'b0;
    assign proc_29_start_FIFO_blk[3] = 1'b0;
    assign proc_29_TLF_FIFO_blk[3] = 1'b0;
    assign proc_29_input_sync_blk[3] = 1'b0;
    assign proc_29_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_29[3] = dl_detect_out ? proc_dep_vld_vec_29_reg[3] : (proc_29_data_FIFO_blk[3] | proc_29_data_PIPO_blk[3] | proc_29_start_FIFO_blk[3] | proc_29_TLF_FIFO_blk[3] | proc_29_input_sync_blk[3] | proc_29_output_sync_blk[3]);
    assign proc_29_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_0_7_x0_U0.fifo_C_drain_PE_0_7_x0220_blk_n);
    assign proc_29_data_PIPO_blk[4] = 1'b0;
    assign proc_29_start_FIFO_blk[4] = 1'b0;
    assign proc_29_TLF_FIFO_blk[4] = 1'b0;
    assign proc_29_input_sync_blk[4] = 1'b0;
    assign proc_29_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_29[4] = dl_detect_out ? proc_dep_vld_vec_29_reg[4] : (proc_29_data_FIFO_blk[4] | proc_29_data_PIPO_blk[4] | proc_29_start_FIFO_blk[4] | proc_29_TLF_FIFO_blk[4] | proc_29_input_sync_blk[4] | proc_29_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_29_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_29_reg <= proc_dep_vld_vec_29;
        end
    end
    assign in_chan_dep_vld_vec_29[0] = dep_chan_vld_21_29;
    assign in_chan_dep_data_vec_29[351 : 0] = dep_chan_data_21_29;
    assign token_in_vec_29[0] = token_21_29;
    assign in_chan_dep_vld_vec_29[1] = dep_chan_vld_28_29;
    assign in_chan_dep_data_vec_29[703 : 352] = dep_chan_data_28_29;
    assign token_in_vec_29[1] = token_28_29;
    assign in_chan_dep_vld_vec_29[2] = dep_chan_vld_37_29;
    assign in_chan_dep_data_vec_29[1055 : 704] = dep_chan_data_37_29;
    assign token_in_vec_29[2] = token_37_29;
    assign in_chan_dep_vld_vec_29[3] = dep_chan_vld_86_29;
    assign in_chan_dep_data_vec_29[1407 : 1056] = dep_chan_data_86_29;
    assign token_in_vec_29[3] = token_86_29;
    assign in_chan_dep_vld_vec_29[4] = dep_chan_vld_165_29;
    assign in_chan_dep_data_vec_29[1759 : 1408] = dep_chan_data_165_29;
    assign token_in_vec_29[4] = token_165_29;
    assign dep_chan_vld_29_28 = out_chan_dep_vld_vec_29[0];
    assign dep_chan_data_29_28 = out_chan_dep_data_29;
    assign token_29_28 = token_out_vec_29[0];
    assign dep_chan_vld_29_86 = out_chan_dep_vld_vec_29[1];
    assign dep_chan_data_29_86 = out_chan_dep_data_29;
    assign token_29_86 = token_out_vec_29[1];
    assign dep_chan_vld_29_21 = out_chan_dep_vld_vec_29[2];
    assign dep_chan_data_29_21 = out_chan_dep_data_29;
    assign token_29_21 = token_out_vec_29[2];
    assign dep_chan_vld_29_37 = out_chan_dep_vld_vec_29[3];
    assign dep_chan_data_29_37 = out_chan_dep_data_29;
    assign token_29_37 = token_out_vec_29[3];
    assign dep_chan_vld_29_165 = out_chan_dep_vld_vec_29[4];
    assign dep_chan_data_29_165 = out_chan_dep_data_29;
    assign token_29_165 = token_out_vec_29[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_1_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 30, 5, 5) top_hls_deadlock_detect_unit_30 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_30),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_30),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_30),
        .token_in_vec(token_in_vec_30),
        .dl_detect_in(dl_detect_out),
        .origin(origin[30]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_30),
        .out_chan_dep_data(out_chan_dep_data_30),
        .token_out_vec(token_out_vec_30),
        .dl_detect_out(dl_in_vec[30]));

    assign proc_30_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_0_x029_blk_n);
    assign proc_30_data_PIPO_blk[0] = 1'b0;
    assign proc_30_start_FIFO_blk[0] = 1'b0;
    assign proc_30_TLF_FIFO_blk[0] = 1'b0;
    assign proc_30_input_sync_blk[0] = 1'b0;
    assign proc_30_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_30[0] = dl_detect_out ? proc_dep_vld_vec_30_reg[0] : (proc_30_data_FIFO_blk[0] | proc_30_data_PIPO_blk[0] | proc_30_start_FIFO_blk[0] | proc_30_TLF_FIFO_blk[0] | proc_30_input_sync_blk[0] | proc_30_output_sync_blk[0]);
    assign proc_30_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_1_x030_blk_n);
    assign proc_30_data_PIPO_blk[1] = 1'b0;
    assign proc_30_start_FIFO_blk[1] = 1'b0;
    assign proc_30_TLF_FIFO_blk[1] = 1'b0;
    assign proc_30_input_sync_blk[1] = 1'b0;
    assign proc_30_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_30[1] = dl_detect_out ? proc_dep_vld_vec_30_reg[1] : (proc_30_data_FIFO_blk[1] | proc_30_data_PIPO_blk[1] | proc_30_start_FIFO_blk[1] | proc_30_TLF_FIFO_blk[1] | proc_30_input_sync_blk[1] | proc_30_output_sync_blk[1]);
    assign proc_30_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_0_x0_U0.fifo_B_PE_1_0_x093_blk_n);
    assign proc_30_data_PIPO_blk[2] = 1'b0;
    assign proc_30_start_FIFO_blk[2] = 1'b0;
    assign proc_30_TLF_FIFO_blk[2] = 1'b0;
    assign proc_30_input_sync_blk[2] = 1'b0;
    assign proc_30_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_30[2] = dl_detect_out ? proc_dep_vld_vec_30_reg[2] : (proc_30_data_FIFO_blk[2] | proc_30_data_PIPO_blk[2] | proc_30_start_FIFO_blk[2] | proc_30_TLF_FIFO_blk[2] | proc_30_input_sync_blk[2] | proc_30_output_sync_blk[2]);
    assign proc_30_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_0_x0_U0.fifo_B_PE_2_0_x094_blk_n);
    assign proc_30_data_PIPO_blk[3] = 1'b0;
    assign proc_30_start_FIFO_blk[3] = 1'b0;
    assign proc_30_TLF_FIFO_blk[3] = 1'b0;
    assign proc_30_input_sync_blk[3] = 1'b0;
    assign proc_30_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_30[3] = dl_detect_out ? proc_dep_vld_vec_30_reg[3] : (proc_30_data_FIFO_blk[3] | proc_30_data_PIPO_blk[3] | proc_30_start_FIFO_blk[3] | proc_30_TLF_FIFO_blk[3] | proc_30_input_sync_blk[3] | proc_30_output_sync_blk[3]);
    assign proc_30_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_0_x0_U0.fifo_C_drain_PE_1_0_x0165_blk_n);
    assign proc_30_data_PIPO_blk[4] = 1'b0;
    assign proc_30_start_FIFO_blk[4] = 1'b0;
    assign proc_30_TLF_FIFO_blk[4] = 1'b0;
    assign proc_30_input_sync_blk[4] = 1'b0;
    assign proc_30_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_30[4] = dl_detect_out ? proc_dep_vld_vec_30_reg[4] : (proc_30_data_FIFO_blk[4] | proc_30_data_PIPO_blk[4] | proc_30_start_FIFO_blk[4] | proc_30_TLF_FIFO_blk[4] | proc_30_input_sync_blk[4] | proc_30_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_30_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_30_reg <= proc_dep_vld_vec_30;
        end
    end
    assign in_chan_dep_vld_vec_30[0] = dep_chan_vld_5_30;
    assign in_chan_dep_data_vec_30[351 : 0] = dep_chan_data_5_30;
    assign token_in_vec_30[0] = token_5_30;
    assign in_chan_dep_vld_vec_30[1] = dep_chan_vld_22_30;
    assign in_chan_dep_data_vec_30[703 : 352] = dep_chan_data_22_30;
    assign token_in_vec_30[1] = token_22_30;
    assign in_chan_dep_vld_vec_30[2] = dep_chan_vld_31_30;
    assign in_chan_dep_data_vec_30[1055 : 704] = dep_chan_data_31_30;
    assign token_in_vec_30[2] = token_31_30;
    assign in_chan_dep_vld_vec_30[3] = dep_chan_vld_38_30;
    assign in_chan_dep_data_vec_30[1407 : 1056] = dep_chan_data_38_30;
    assign token_in_vec_30[3] = token_38_30;
    assign in_chan_dep_vld_vec_30[4] = dep_chan_vld_108_30;
    assign in_chan_dep_data_vec_30[1759 : 1408] = dep_chan_data_108_30;
    assign token_in_vec_30[4] = token_108_30;
    assign dep_chan_vld_30_5 = out_chan_dep_vld_vec_30[0];
    assign dep_chan_data_30_5 = out_chan_dep_data_30;
    assign token_30_5 = token_out_vec_30[0];
    assign dep_chan_vld_30_31 = out_chan_dep_vld_vec_30[1];
    assign dep_chan_data_30_31 = out_chan_dep_data_30;
    assign token_30_31 = token_out_vec_30[1];
    assign dep_chan_vld_30_22 = out_chan_dep_vld_vec_30[2];
    assign dep_chan_data_30_22 = out_chan_dep_data_30;
    assign token_30_22 = token_out_vec_30[2];
    assign dep_chan_vld_30_38 = out_chan_dep_vld_vec_30[3];
    assign dep_chan_data_30_38 = out_chan_dep_data_30;
    assign token_30_38 = token_out_vec_30[3];
    assign dep_chan_vld_30_108 = out_chan_dep_vld_vec_30[4];
    assign dep_chan_data_30_108 = out_chan_dep_data_30;
    assign token_30_108 = token_out_vec_30[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_1_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 31, 5, 5) top_hls_deadlock_detect_unit_31 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_31),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_31),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_31),
        .token_in_vec(token_in_vec_31),
        .dl_detect_in(dl_detect_out),
        .origin(origin[31]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_31),
        .out_chan_dep_data(out_chan_dep_data_31),
        .token_out_vec(token_out_vec_31),
        .dl_detect_out(dl_in_vec[31]));

    assign proc_31_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_1_x030_blk_n);
    assign proc_31_data_PIPO_blk[0] = 1'b0;
    assign proc_31_start_FIFO_blk[0] = 1'b0;
    assign proc_31_TLF_FIFO_blk[0] = 1'b0;
    assign proc_31_input_sync_blk[0] = 1'b0;
    assign proc_31_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_31[0] = dl_detect_out ? proc_dep_vld_vec_31_reg[0] : (proc_31_data_FIFO_blk[0] | proc_31_data_PIPO_blk[0] | proc_31_start_FIFO_blk[0] | proc_31_TLF_FIFO_blk[0] | proc_31_input_sync_blk[0] | proc_31_output_sync_blk[0]);
    assign proc_31_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_2_x031_blk_n);
    assign proc_31_data_PIPO_blk[1] = 1'b0;
    assign proc_31_start_FIFO_blk[1] = 1'b0;
    assign proc_31_TLF_FIFO_blk[1] = 1'b0;
    assign proc_31_input_sync_blk[1] = 1'b0;
    assign proc_31_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_31[1] = dl_detect_out ? proc_dep_vld_vec_31_reg[1] : (proc_31_data_FIFO_blk[1] | proc_31_data_PIPO_blk[1] | proc_31_start_FIFO_blk[1] | proc_31_TLF_FIFO_blk[1] | proc_31_input_sync_blk[1] | proc_31_output_sync_blk[1]);
    assign proc_31_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_1_x0_U0.fifo_B_PE_1_1_x0102_blk_n);
    assign proc_31_data_PIPO_blk[2] = 1'b0;
    assign proc_31_start_FIFO_blk[2] = 1'b0;
    assign proc_31_TLF_FIFO_blk[2] = 1'b0;
    assign proc_31_input_sync_blk[2] = 1'b0;
    assign proc_31_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_31[2] = dl_detect_out ? proc_dep_vld_vec_31_reg[2] : (proc_31_data_FIFO_blk[2] | proc_31_data_PIPO_blk[2] | proc_31_start_FIFO_blk[2] | proc_31_TLF_FIFO_blk[2] | proc_31_input_sync_blk[2] | proc_31_output_sync_blk[2]);
    assign proc_31_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_1_x0_U0.fifo_B_PE_2_1_x0103_blk_n);
    assign proc_31_data_PIPO_blk[3] = 1'b0;
    assign proc_31_start_FIFO_blk[3] = 1'b0;
    assign proc_31_TLF_FIFO_blk[3] = 1'b0;
    assign proc_31_input_sync_blk[3] = 1'b0;
    assign proc_31_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_31[3] = dl_detect_out ? proc_dep_vld_vec_31_reg[3] : (proc_31_data_FIFO_blk[3] | proc_31_data_PIPO_blk[3] | proc_31_start_FIFO_blk[3] | proc_31_TLF_FIFO_blk[3] | proc_31_input_sync_blk[3] | proc_31_output_sync_blk[3]);
    assign proc_31_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_1_x0_U0.fifo_C_drain_PE_1_1_x0173_blk_n);
    assign proc_31_data_PIPO_blk[4] = 1'b0;
    assign proc_31_start_FIFO_blk[4] = 1'b0;
    assign proc_31_TLF_FIFO_blk[4] = 1'b0;
    assign proc_31_input_sync_blk[4] = 1'b0;
    assign proc_31_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_31[4] = dl_detect_out ? proc_dep_vld_vec_31_reg[4] : (proc_31_data_FIFO_blk[4] | proc_31_data_PIPO_blk[4] | proc_31_start_FIFO_blk[4] | proc_31_TLF_FIFO_blk[4] | proc_31_input_sync_blk[4] | proc_31_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_31_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_31_reg <= proc_dep_vld_vec_31;
        end
    end
    assign in_chan_dep_vld_vec_31[0] = dep_chan_vld_23_31;
    assign in_chan_dep_data_vec_31[351 : 0] = dep_chan_data_23_31;
    assign token_in_vec_31[0] = token_23_31;
    assign in_chan_dep_vld_vec_31[1] = dep_chan_vld_30_31;
    assign in_chan_dep_data_vec_31[703 : 352] = dep_chan_data_30_31;
    assign token_in_vec_31[1] = token_30_31;
    assign in_chan_dep_vld_vec_31[2] = dep_chan_vld_32_31;
    assign in_chan_dep_data_vec_31[1055 : 704] = dep_chan_data_32_31;
    assign token_in_vec_31[2] = token_32_31;
    assign in_chan_dep_vld_vec_31[3] = dep_chan_vld_39_31;
    assign in_chan_dep_data_vec_31[1407 : 1056] = dep_chan_data_39_31;
    assign token_in_vec_31[3] = token_39_31;
    assign in_chan_dep_vld_vec_31[4] = dep_chan_vld_116_31;
    assign in_chan_dep_data_vec_31[1759 : 1408] = dep_chan_data_116_31;
    assign token_in_vec_31[4] = token_116_31;
    assign dep_chan_vld_31_30 = out_chan_dep_vld_vec_31[0];
    assign dep_chan_data_31_30 = out_chan_dep_data_31;
    assign token_31_30 = token_out_vec_31[0];
    assign dep_chan_vld_31_32 = out_chan_dep_vld_vec_31[1];
    assign dep_chan_data_31_32 = out_chan_dep_data_31;
    assign token_31_32 = token_out_vec_31[1];
    assign dep_chan_vld_31_23 = out_chan_dep_vld_vec_31[2];
    assign dep_chan_data_31_23 = out_chan_dep_data_31;
    assign token_31_23 = token_out_vec_31[2];
    assign dep_chan_vld_31_39 = out_chan_dep_vld_vec_31[3];
    assign dep_chan_data_31_39 = out_chan_dep_data_31;
    assign token_31_39 = token_out_vec_31[3];
    assign dep_chan_vld_31_116 = out_chan_dep_vld_vec_31[4];
    assign dep_chan_data_31_116 = out_chan_dep_data_31;
    assign token_31_116 = token_out_vec_31[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_1_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 32, 5, 5) top_hls_deadlock_detect_unit_32 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_32),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_32),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_32),
        .token_in_vec(token_in_vec_32),
        .dl_detect_in(dl_detect_out),
        .origin(origin[32]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_32),
        .out_chan_dep_data(out_chan_dep_data_32),
        .token_out_vec(token_out_vec_32),
        .dl_detect_out(dl_in_vec[32]));

    assign proc_32_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_2_x0_U0.fifo_A_PE_1_2_x031_blk_n);
    assign proc_32_data_PIPO_blk[0] = 1'b0;
    assign proc_32_start_FIFO_blk[0] = 1'b0;
    assign proc_32_TLF_FIFO_blk[0] = 1'b0;
    assign proc_32_input_sync_blk[0] = 1'b0;
    assign proc_32_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_32[0] = dl_detect_out ? proc_dep_vld_vec_32_reg[0] : (proc_32_data_FIFO_blk[0] | proc_32_data_PIPO_blk[0] | proc_32_start_FIFO_blk[0] | proc_32_TLF_FIFO_blk[0] | proc_32_input_sync_blk[0] | proc_32_output_sync_blk[0]);
    assign proc_32_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_2_x0_U0.fifo_A_PE_1_3_x032_blk_n);
    assign proc_32_data_PIPO_blk[1] = 1'b0;
    assign proc_32_start_FIFO_blk[1] = 1'b0;
    assign proc_32_TLF_FIFO_blk[1] = 1'b0;
    assign proc_32_input_sync_blk[1] = 1'b0;
    assign proc_32_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_32[1] = dl_detect_out ? proc_dep_vld_vec_32_reg[1] : (proc_32_data_FIFO_blk[1] | proc_32_data_PIPO_blk[1] | proc_32_start_FIFO_blk[1] | proc_32_TLF_FIFO_blk[1] | proc_32_input_sync_blk[1] | proc_32_output_sync_blk[1]);
    assign proc_32_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_2_x0_U0.fifo_B_PE_1_2_x0111_blk_n);
    assign proc_32_data_PIPO_blk[2] = 1'b0;
    assign proc_32_start_FIFO_blk[2] = 1'b0;
    assign proc_32_TLF_FIFO_blk[2] = 1'b0;
    assign proc_32_input_sync_blk[2] = 1'b0;
    assign proc_32_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_32[2] = dl_detect_out ? proc_dep_vld_vec_32_reg[2] : (proc_32_data_FIFO_blk[2] | proc_32_data_PIPO_blk[2] | proc_32_start_FIFO_blk[2] | proc_32_TLF_FIFO_blk[2] | proc_32_input_sync_blk[2] | proc_32_output_sync_blk[2]);
    assign proc_32_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_2_x0_U0.fifo_B_PE_2_2_x0112_blk_n);
    assign proc_32_data_PIPO_blk[3] = 1'b0;
    assign proc_32_start_FIFO_blk[3] = 1'b0;
    assign proc_32_TLF_FIFO_blk[3] = 1'b0;
    assign proc_32_input_sync_blk[3] = 1'b0;
    assign proc_32_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_32[3] = dl_detect_out ? proc_dep_vld_vec_32_reg[3] : (proc_32_data_FIFO_blk[3] | proc_32_data_PIPO_blk[3] | proc_32_start_FIFO_blk[3] | proc_32_TLF_FIFO_blk[3] | proc_32_input_sync_blk[3] | proc_32_output_sync_blk[3]);
    assign proc_32_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_2_x0_U0.fifo_C_drain_PE_1_2_x0181_blk_n);
    assign proc_32_data_PIPO_blk[4] = 1'b0;
    assign proc_32_start_FIFO_blk[4] = 1'b0;
    assign proc_32_TLF_FIFO_blk[4] = 1'b0;
    assign proc_32_input_sync_blk[4] = 1'b0;
    assign proc_32_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_32[4] = dl_detect_out ? proc_dep_vld_vec_32_reg[4] : (proc_32_data_FIFO_blk[4] | proc_32_data_PIPO_blk[4] | proc_32_start_FIFO_blk[4] | proc_32_TLF_FIFO_blk[4] | proc_32_input_sync_blk[4] | proc_32_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_32_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_32_reg <= proc_dep_vld_vec_32;
        end
    end
    assign in_chan_dep_vld_vec_32[0] = dep_chan_vld_24_32;
    assign in_chan_dep_data_vec_32[351 : 0] = dep_chan_data_24_32;
    assign token_in_vec_32[0] = token_24_32;
    assign in_chan_dep_vld_vec_32[1] = dep_chan_vld_31_32;
    assign in_chan_dep_data_vec_32[703 : 352] = dep_chan_data_31_32;
    assign token_in_vec_32[1] = token_31_32;
    assign in_chan_dep_vld_vec_32[2] = dep_chan_vld_33_32;
    assign in_chan_dep_data_vec_32[1055 : 704] = dep_chan_data_33_32;
    assign token_in_vec_32[2] = token_33_32;
    assign in_chan_dep_vld_vec_32[3] = dep_chan_vld_40_32;
    assign in_chan_dep_data_vec_32[1407 : 1056] = dep_chan_data_40_32;
    assign token_in_vec_32[3] = token_40_32;
    assign in_chan_dep_vld_vec_32[4] = dep_chan_vld_124_32;
    assign in_chan_dep_data_vec_32[1759 : 1408] = dep_chan_data_124_32;
    assign token_in_vec_32[4] = token_124_32;
    assign dep_chan_vld_32_31 = out_chan_dep_vld_vec_32[0];
    assign dep_chan_data_32_31 = out_chan_dep_data_32;
    assign token_32_31 = token_out_vec_32[0];
    assign dep_chan_vld_32_33 = out_chan_dep_vld_vec_32[1];
    assign dep_chan_data_32_33 = out_chan_dep_data_32;
    assign token_32_33 = token_out_vec_32[1];
    assign dep_chan_vld_32_24 = out_chan_dep_vld_vec_32[2];
    assign dep_chan_data_32_24 = out_chan_dep_data_32;
    assign token_32_24 = token_out_vec_32[2];
    assign dep_chan_vld_32_40 = out_chan_dep_vld_vec_32[3];
    assign dep_chan_data_32_40 = out_chan_dep_data_32;
    assign token_32_40 = token_out_vec_32[3];
    assign dep_chan_vld_32_124 = out_chan_dep_vld_vec_32[4];
    assign dep_chan_data_32_124 = out_chan_dep_data_32;
    assign token_32_124 = token_out_vec_32[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_1_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 33, 5, 5) top_hls_deadlock_detect_unit_33 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_33),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_33),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_33),
        .token_in_vec(token_in_vec_33),
        .dl_detect_in(dl_detect_out),
        .origin(origin[33]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_33),
        .out_chan_dep_data(out_chan_dep_data_33),
        .token_out_vec(token_out_vec_33),
        .dl_detect_out(dl_in_vec[33]));

    assign proc_33_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_3_x0_U0.fifo_A_PE_1_3_x032_blk_n);
    assign proc_33_data_PIPO_blk[0] = 1'b0;
    assign proc_33_start_FIFO_blk[0] = 1'b0;
    assign proc_33_TLF_FIFO_blk[0] = 1'b0;
    assign proc_33_input_sync_blk[0] = 1'b0;
    assign proc_33_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_33[0] = dl_detect_out ? proc_dep_vld_vec_33_reg[0] : (proc_33_data_FIFO_blk[0] | proc_33_data_PIPO_blk[0] | proc_33_start_FIFO_blk[0] | proc_33_TLF_FIFO_blk[0] | proc_33_input_sync_blk[0] | proc_33_output_sync_blk[0]);
    assign proc_33_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_3_x0_U0.fifo_A_PE_1_4_x033_blk_n);
    assign proc_33_data_PIPO_blk[1] = 1'b0;
    assign proc_33_start_FIFO_blk[1] = 1'b0;
    assign proc_33_TLF_FIFO_blk[1] = 1'b0;
    assign proc_33_input_sync_blk[1] = 1'b0;
    assign proc_33_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_33[1] = dl_detect_out ? proc_dep_vld_vec_33_reg[1] : (proc_33_data_FIFO_blk[1] | proc_33_data_PIPO_blk[1] | proc_33_start_FIFO_blk[1] | proc_33_TLF_FIFO_blk[1] | proc_33_input_sync_blk[1] | proc_33_output_sync_blk[1]);
    assign proc_33_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_3_x0_U0.fifo_B_PE_1_3_x0120_blk_n);
    assign proc_33_data_PIPO_blk[2] = 1'b0;
    assign proc_33_start_FIFO_blk[2] = 1'b0;
    assign proc_33_TLF_FIFO_blk[2] = 1'b0;
    assign proc_33_input_sync_blk[2] = 1'b0;
    assign proc_33_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_33[2] = dl_detect_out ? proc_dep_vld_vec_33_reg[2] : (proc_33_data_FIFO_blk[2] | proc_33_data_PIPO_blk[2] | proc_33_start_FIFO_blk[2] | proc_33_TLF_FIFO_blk[2] | proc_33_input_sync_blk[2] | proc_33_output_sync_blk[2]);
    assign proc_33_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_3_x0_U0.fifo_B_PE_2_3_x0121_blk_n);
    assign proc_33_data_PIPO_blk[3] = 1'b0;
    assign proc_33_start_FIFO_blk[3] = 1'b0;
    assign proc_33_TLF_FIFO_blk[3] = 1'b0;
    assign proc_33_input_sync_blk[3] = 1'b0;
    assign proc_33_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_33[3] = dl_detect_out ? proc_dep_vld_vec_33_reg[3] : (proc_33_data_FIFO_blk[3] | proc_33_data_PIPO_blk[3] | proc_33_start_FIFO_blk[3] | proc_33_TLF_FIFO_blk[3] | proc_33_input_sync_blk[3] | proc_33_output_sync_blk[3]);
    assign proc_33_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_3_x0_U0.fifo_C_drain_PE_1_3_x0189_blk_n);
    assign proc_33_data_PIPO_blk[4] = 1'b0;
    assign proc_33_start_FIFO_blk[4] = 1'b0;
    assign proc_33_TLF_FIFO_blk[4] = 1'b0;
    assign proc_33_input_sync_blk[4] = 1'b0;
    assign proc_33_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_33[4] = dl_detect_out ? proc_dep_vld_vec_33_reg[4] : (proc_33_data_FIFO_blk[4] | proc_33_data_PIPO_blk[4] | proc_33_start_FIFO_blk[4] | proc_33_TLF_FIFO_blk[4] | proc_33_input_sync_blk[4] | proc_33_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_33_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_33_reg <= proc_dep_vld_vec_33;
        end
    end
    assign in_chan_dep_vld_vec_33[0] = dep_chan_vld_25_33;
    assign in_chan_dep_data_vec_33[351 : 0] = dep_chan_data_25_33;
    assign token_in_vec_33[0] = token_25_33;
    assign in_chan_dep_vld_vec_33[1] = dep_chan_vld_32_33;
    assign in_chan_dep_data_vec_33[703 : 352] = dep_chan_data_32_33;
    assign token_in_vec_33[1] = token_32_33;
    assign in_chan_dep_vld_vec_33[2] = dep_chan_vld_34_33;
    assign in_chan_dep_data_vec_33[1055 : 704] = dep_chan_data_34_33;
    assign token_in_vec_33[2] = token_34_33;
    assign in_chan_dep_vld_vec_33[3] = dep_chan_vld_41_33;
    assign in_chan_dep_data_vec_33[1407 : 1056] = dep_chan_data_41_33;
    assign token_in_vec_33[3] = token_41_33;
    assign in_chan_dep_vld_vec_33[4] = dep_chan_vld_132_33;
    assign in_chan_dep_data_vec_33[1759 : 1408] = dep_chan_data_132_33;
    assign token_in_vec_33[4] = token_132_33;
    assign dep_chan_vld_33_32 = out_chan_dep_vld_vec_33[0];
    assign dep_chan_data_33_32 = out_chan_dep_data_33;
    assign token_33_32 = token_out_vec_33[0];
    assign dep_chan_vld_33_34 = out_chan_dep_vld_vec_33[1];
    assign dep_chan_data_33_34 = out_chan_dep_data_33;
    assign token_33_34 = token_out_vec_33[1];
    assign dep_chan_vld_33_25 = out_chan_dep_vld_vec_33[2];
    assign dep_chan_data_33_25 = out_chan_dep_data_33;
    assign token_33_25 = token_out_vec_33[2];
    assign dep_chan_vld_33_41 = out_chan_dep_vld_vec_33[3];
    assign dep_chan_data_33_41 = out_chan_dep_data_33;
    assign token_33_41 = token_out_vec_33[3];
    assign dep_chan_vld_33_132 = out_chan_dep_vld_vec_33[4];
    assign dep_chan_data_33_132 = out_chan_dep_data_33;
    assign token_33_132 = token_out_vec_33[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_1_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 34, 5, 5) top_hls_deadlock_detect_unit_34 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_34),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_34),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_34),
        .token_in_vec(token_in_vec_34),
        .dl_detect_in(dl_detect_out),
        .origin(origin[34]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_34),
        .out_chan_dep_data(out_chan_dep_data_34),
        .token_out_vec(token_out_vec_34),
        .dl_detect_out(dl_in_vec[34]));

    assign proc_34_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_4_x0_U0.fifo_A_PE_1_4_x033_blk_n);
    assign proc_34_data_PIPO_blk[0] = 1'b0;
    assign proc_34_start_FIFO_blk[0] = 1'b0;
    assign proc_34_TLF_FIFO_blk[0] = 1'b0;
    assign proc_34_input_sync_blk[0] = 1'b0;
    assign proc_34_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_34[0] = dl_detect_out ? proc_dep_vld_vec_34_reg[0] : (proc_34_data_FIFO_blk[0] | proc_34_data_PIPO_blk[0] | proc_34_start_FIFO_blk[0] | proc_34_TLF_FIFO_blk[0] | proc_34_input_sync_blk[0] | proc_34_output_sync_blk[0]);
    assign proc_34_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_4_x0_U0.fifo_A_PE_1_5_x034_blk_n);
    assign proc_34_data_PIPO_blk[1] = 1'b0;
    assign proc_34_start_FIFO_blk[1] = 1'b0;
    assign proc_34_TLF_FIFO_blk[1] = 1'b0;
    assign proc_34_input_sync_blk[1] = 1'b0;
    assign proc_34_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_34[1] = dl_detect_out ? proc_dep_vld_vec_34_reg[1] : (proc_34_data_FIFO_blk[1] | proc_34_data_PIPO_blk[1] | proc_34_start_FIFO_blk[1] | proc_34_TLF_FIFO_blk[1] | proc_34_input_sync_blk[1] | proc_34_output_sync_blk[1]);
    assign proc_34_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_4_x0_U0.fifo_B_PE_1_4_x0129_blk_n);
    assign proc_34_data_PIPO_blk[2] = 1'b0;
    assign proc_34_start_FIFO_blk[2] = 1'b0;
    assign proc_34_TLF_FIFO_blk[2] = 1'b0;
    assign proc_34_input_sync_blk[2] = 1'b0;
    assign proc_34_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_34[2] = dl_detect_out ? proc_dep_vld_vec_34_reg[2] : (proc_34_data_FIFO_blk[2] | proc_34_data_PIPO_blk[2] | proc_34_start_FIFO_blk[2] | proc_34_TLF_FIFO_blk[2] | proc_34_input_sync_blk[2] | proc_34_output_sync_blk[2]);
    assign proc_34_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_4_x0_U0.fifo_B_PE_2_4_x0130_blk_n);
    assign proc_34_data_PIPO_blk[3] = 1'b0;
    assign proc_34_start_FIFO_blk[3] = 1'b0;
    assign proc_34_TLF_FIFO_blk[3] = 1'b0;
    assign proc_34_input_sync_blk[3] = 1'b0;
    assign proc_34_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_34[3] = dl_detect_out ? proc_dep_vld_vec_34_reg[3] : (proc_34_data_FIFO_blk[3] | proc_34_data_PIPO_blk[3] | proc_34_start_FIFO_blk[3] | proc_34_TLF_FIFO_blk[3] | proc_34_input_sync_blk[3] | proc_34_output_sync_blk[3]);
    assign proc_34_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_4_x0_U0.fifo_C_drain_PE_1_4_x0197_blk_n);
    assign proc_34_data_PIPO_blk[4] = 1'b0;
    assign proc_34_start_FIFO_blk[4] = 1'b0;
    assign proc_34_TLF_FIFO_blk[4] = 1'b0;
    assign proc_34_input_sync_blk[4] = 1'b0;
    assign proc_34_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_34[4] = dl_detect_out ? proc_dep_vld_vec_34_reg[4] : (proc_34_data_FIFO_blk[4] | proc_34_data_PIPO_blk[4] | proc_34_start_FIFO_blk[4] | proc_34_TLF_FIFO_blk[4] | proc_34_input_sync_blk[4] | proc_34_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_34_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_34_reg <= proc_dep_vld_vec_34;
        end
    end
    assign in_chan_dep_vld_vec_34[0] = dep_chan_vld_26_34;
    assign in_chan_dep_data_vec_34[351 : 0] = dep_chan_data_26_34;
    assign token_in_vec_34[0] = token_26_34;
    assign in_chan_dep_vld_vec_34[1] = dep_chan_vld_33_34;
    assign in_chan_dep_data_vec_34[703 : 352] = dep_chan_data_33_34;
    assign token_in_vec_34[1] = token_33_34;
    assign in_chan_dep_vld_vec_34[2] = dep_chan_vld_35_34;
    assign in_chan_dep_data_vec_34[1055 : 704] = dep_chan_data_35_34;
    assign token_in_vec_34[2] = token_35_34;
    assign in_chan_dep_vld_vec_34[3] = dep_chan_vld_42_34;
    assign in_chan_dep_data_vec_34[1407 : 1056] = dep_chan_data_42_34;
    assign token_in_vec_34[3] = token_42_34;
    assign in_chan_dep_vld_vec_34[4] = dep_chan_vld_140_34;
    assign in_chan_dep_data_vec_34[1759 : 1408] = dep_chan_data_140_34;
    assign token_in_vec_34[4] = token_140_34;
    assign dep_chan_vld_34_33 = out_chan_dep_vld_vec_34[0];
    assign dep_chan_data_34_33 = out_chan_dep_data_34;
    assign token_34_33 = token_out_vec_34[0];
    assign dep_chan_vld_34_35 = out_chan_dep_vld_vec_34[1];
    assign dep_chan_data_34_35 = out_chan_dep_data_34;
    assign token_34_35 = token_out_vec_34[1];
    assign dep_chan_vld_34_26 = out_chan_dep_vld_vec_34[2];
    assign dep_chan_data_34_26 = out_chan_dep_data_34;
    assign token_34_26 = token_out_vec_34[2];
    assign dep_chan_vld_34_42 = out_chan_dep_vld_vec_34[3];
    assign dep_chan_data_34_42 = out_chan_dep_data_34;
    assign token_34_42 = token_out_vec_34[3];
    assign dep_chan_vld_34_140 = out_chan_dep_vld_vec_34[4];
    assign dep_chan_data_34_140 = out_chan_dep_data_34;
    assign token_34_140 = token_out_vec_34[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_1_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 35, 5, 5) top_hls_deadlock_detect_unit_35 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_35),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_35),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_35),
        .token_in_vec(token_in_vec_35),
        .dl_detect_in(dl_detect_out),
        .origin(origin[35]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_35),
        .out_chan_dep_data(out_chan_dep_data_35),
        .token_out_vec(token_out_vec_35),
        .dl_detect_out(dl_in_vec[35]));

    assign proc_35_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_5_x0_U0.fifo_A_PE_1_5_x034_blk_n);
    assign proc_35_data_PIPO_blk[0] = 1'b0;
    assign proc_35_start_FIFO_blk[0] = 1'b0;
    assign proc_35_TLF_FIFO_blk[0] = 1'b0;
    assign proc_35_input_sync_blk[0] = 1'b0;
    assign proc_35_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_35[0] = dl_detect_out ? proc_dep_vld_vec_35_reg[0] : (proc_35_data_FIFO_blk[0] | proc_35_data_PIPO_blk[0] | proc_35_start_FIFO_blk[0] | proc_35_TLF_FIFO_blk[0] | proc_35_input_sync_blk[0] | proc_35_output_sync_blk[0]);
    assign proc_35_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_5_x0_U0.fifo_A_PE_1_6_x035_blk_n);
    assign proc_35_data_PIPO_blk[1] = 1'b0;
    assign proc_35_start_FIFO_blk[1] = 1'b0;
    assign proc_35_TLF_FIFO_blk[1] = 1'b0;
    assign proc_35_input_sync_blk[1] = 1'b0;
    assign proc_35_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_35[1] = dl_detect_out ? proc_dep_vld_vec_35_reg[1] : (proc_35_data_FIFO_blk[1] | proc_35_data_PIPO_blk[1] | proc_35_start_FIFO_blk[1] | proc_35_TLF_FIFO_blk[1] | proc_35_input_sync_blk[1] | proc_35_output_sync_blk[1]);
    assign proc_35_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_5_x0_U0.fifo_B_PE_1_5_x0138_blk_n);
    assign proc_35_data_PIPO_blk[2] = 1'b0;
    assign proc_35_start_FIFO_blk[2] = 1'b0;
    assign proc_35_TLF_FIFO_blk[2] = 1'b0;
    assign proc_35_input_sync_blk[2] = 1'b0;
    assign proc_35_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_35[2] = dl_detect_out ? proc_dep_vld_vec_35_reg[2] : (proc_35_data_FIFO_blk[2] | proc_35_data_PIPO_blk[2] | proc_35_start_FIFO_blk[2] | proc_35_TLF_FIFO_blk[2] | proc_35_input_sync_blk[2] | proc_35_output_sync_blk[2]);
    assign proc_35_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_5_x0_U0.fifo_B_PE_2_5_x0139_blk_n);
    assign proc_35_data_PIPO_blk[3] = 1'b0;
    assign proc_35_start_FIFO_blk[3] = 1'b0;
    assign proc_35_TLF_FIFO_blk[3] = 1'b0;
    assign proc_35_input_sync_blk[3] = 1'b0;
    assign proc_35_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_35[3] = dl_detect_out ? proc_dep_vld_vec_35_reg[3] : (proc_35_data_FIFO_blk[3] | proc_35_data_PIPO_blk[3] | proc_35_start_FIFO_blk[3] | proc_35_TLF_FIFO_blk[3] | proc_35_input_sync_blk[3] | proc_35_output_sync_blk[3]);
    assign proc_35_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_5_x0_U0.fifo_C_drain_PE_1_5_x0205_blk_n);
    assign proc_35_data_PIPO_blk[4] = 1'b0;
    assign proc_35_start_FIFO_blk[4] = 1'b0;
    assign proc_35_TLF_FIFO_blk[4] = 1'b0;
    assign proc_35_input_sync_blk[4] = 1'b0;
    assign proc_35_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_35[4] = dl_detect_out ? proc_dep_vld_vec_35_reg[4] : (proc_35_data_FIFO_blk[4] | proc_35_data_PIPO_blk[4] | proc_35_start_FIFO_blk[4] | proc_35_TLF_FIFO_blk[4] | proc_35_input_sync_blk[4] | proc_35_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_35_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_35_reg <= proc_dep_vld_vec_35;
        end
    end
    assign in_chan_dep_vld_vec_35[0] = dep_chan_vld_27_35;
    assign in_chan_dep_data_vec_35[351 : 0] = dep_chan_data_27_35;
    assign token_in_vec_35[0] = token_27_35;
    assign in_chan_dep_vld_vec_35[1] = dep_chan_vld_34_35;
    assign in_chan_dep_data_vec_35[703 : 352] = dep_chan_data_34_35;
    assign token_in_vec_35[1] = token_34_35;
    assign in_chan_dep_vld_vec_35[2] = dep_chan_vld_36_35;
    assign in_chan_dep_data_vec_35[1055 : 704] = dep_chan_data_36_35;
    assign token_in_vec_35[2] = token_36_35;
    assign in_chan_dep_vld_vec_35[3] = dep_chan_vld_43_35;
    assign in_chan_dep_data_vec_35[1407 : 1056] = dep_chan_data_43_35;
    assign token_in_vec_35[3] = token_43_35;
    assign in_chan_dep_vld_vec_35[4] = dep_chan_vld_148_35;
    assign in_chan_dep_data_vec_35[1759 : 1408] = dep_chan_data_148_35;
    assign token_in_vec_35[4] = token_148_35;
    assign dep_chan_vld_35_34 = out_chan_dep_vld_vec_35[0];
    assign dep_chan_data_35_34 = out_chan_dep_data_35;
    assign token_35_34 = token_out_vec_35[0];
    assign dep_chan_vld_35_36 = out_chan_dep_vld_vec_35[1];
    assign dep_chan_data_35_36 = out_chan_dep_data_35;
    assign token_35_36 = token_out_vec_35[1];
    assign dep_chan_vld_35_27 = out_chan_dep_vld_vec_35[2];
    assign dep_chan_data_35_27 = out_chan_dep_data_35;
    assign token_35_27 = token_out_vec_35[2];
    assign dep_chan_vld_35_43 = out_chan_dep_vld_vec_35[3];
    assign dep_chan_data_35_43 = out_chan_dep_data_35;
    assign token_35_43 = token_out_vec_35[3];
    assign dep_chan_vld_35_148 = out_chan_dep_vld_vec_35[4];
    assign dep_chan_data_35_148 = out_chan_dep_data_35;
    assign token_35_148 = token_out_vec_35[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_1_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 36, 5, 5) top_hls_deadlock_detect_unit_36 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_36),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_36),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_36),
        .token_in_vec(token_in_vec_36),
        .dl_detect_in(dl_detect_out),
        .origin(origin[36]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_36),
        .out_chan_dep_data(out_chan_dep_data_36),
        .token_out_vec(token_out_vec_36),
        .dl_detect_out(dl_in_vec[36]));

    assign proc_36_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_6_x0_U0.fifo_A_PE_1_6_x035_blk_n);
    assign proc_36_data_PIPO_blk[0] = 1'b0;
    assign proc_36_start_FIFO_blk[0] = 1'b0;
    assign proc_36_TLF_FIFO_blk[0] = 1'b0;
    assign proc_36_input_sync_blk[0] = 1'b0;
    assign proc_36_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_36[0] = dl_detect_out ? proc_dep_vld_vec_36_reg[0] : (proc_36_data_FIFO_blk[0] | proc_36_data_PIPO_blk[0] | proc_36_start_FIFO_blk[0] | proc_36_TLF_FIFO_blk[0] | proc_36_input_sync_blk[0] | proc_36_output_sync_blk[0]);
    assign proc_36_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_6_x0_U0.fifo_A_PE_1_7_x036_blk_n);
    assign proc_36_data_PIPO_blk[1] = 1'b0;
    assign proc_36_start_FIFO_blk[1] = 1'b0;
    assign proc_36_TLF_FIFO_blk[1] = 1'b0;
    assign proc_36_input_sync_blk[1] = 1'b0;
    assign proc_36_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_36[1] = dl_detect_out ? proc_dep_vld_vec_36_reg[1] : (proc_36_data_FIFO_blk[1] | proc_36_data_PIPO_blk[1] | proc_36_start_FIFO_blk[1] | proc_36_TLF_FIFO_blk[1] | proc_36_input_sync_blk[1] | proc_36_output_sync_blk[1]);
    assign proc_36_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_6_x0_U0.fifo_B_PE_1_6_x0147_blk_n);
    assign proc_36_data_PIPO_blk[2] = 1'b0;
    assign proc_36_start_FIFO_blk[2] = 1'b0;
    assign proc_36_TLF_FIFO_blk[2] = 1'b0;
    assign proc_36_input_sync_blk[2] = 1'b0;
    assign proc_36_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_36[2] = dl_detect_out ? proc_dep_vld_vec_36_reg[2] : (proc_36_data_FIFO_blk[2] | proc_36_data_PIPO_blk[2] | proc_36_start_FIFO_blk[2] | proc_36_TLF_FIFO_blk[2] | proc_36_input_sync_blk[2] | proc_36_output_sync_blk[2]);
    assign proc_36_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_6_x0_U0.fifo_B_PE_2_6_x0148_blk_n);
    assign proc_36_data_PIPO_blk[3] = 1'b0;
    assign proc_36_start_FIFO_blk[3] = 1'b0;
    assign proc_36_TLF_FIFO_blk[3] = 1'b0;
    assign proc_36_input_sync_blk[3] = 1'b0;
    assign proc_36_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_36[3] = dl_detect_out ? proc_dep_vld_vec_36_reg[3] : (proc_36_data_FIFO_blk[3] | proc_36_data_PIPO_blk[3] | proc_36_start_FIFO_blk[3] | proc_36_TLF_FIFO_blk[3] | proc_36_input_sync_blk[3] | proc_36_output_sync_blk[3]);
    assign proc_36_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_6_x0_U0.fifo_C_drain_PE_1_6_x0213_blk_n);
    assign proc_36_data_PIPO_blk[4] = 1'b0;
    assign proc_36_start_FIFO_blk[4] = 1'b0;
    assign proc_36_TLF_FIFO_blk[4] = 1'b0;
    assign proc_36_input_sync_blk[4] = 1'b0;
    assign proc_36_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_36[4] = dl_detect_out ? proc_dep_vld_vec_36_reg[4] : (proc_36_data_FIFO_blk[4] | proc_36_data_PIPO_blk[4] | proc_36_start_FIFO_blk[4] | proc_36_TLF_FIFO_blk[4] | proc_36_input_sync_blk[4] | proc_36_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_36_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_36_reg <= proc_dep_vld_vec_36;
        end
    end
    assign in_chan_dep_vld_vec_36[0] = dep_chan_vld_28_36;
    assign in_chan_dep_data_vec_36[351 : 0] = dep_chan_data_28_36;
    assign token_in_vec_36[0] = token_28_36;
    assign in_chan_dep_vld_vec_36[1] = dep_chan_vld_35_36;
    assign in_chan_dep_data_vec_36[703 : 352] = dep_chan_data_35_36;
    assign token_in_vec_36[1] = token_35_36;
    assign in_chan_dep_vld_vec_36[2] = dep_chan_vld_37_36;
    assign in_chan_dep_data_vec_36[1055 : 704] = dep_chan_data_37_36;
    assign token_in_vec_36[2] = token_37_36;
    assign in_chan_dep_vld_vec_36[3] = dep_chan_vld_44_36;
    assign in_chan_dep_data_vec_36[1407 : 1056] = dep_chan_data_44_36;
    assign token_in_vec_36[3] = token_44_36;
    assign in_chan_dep_vld_vec_36[4] = dep_chan_vld_156_36;
    assign in_chan_dep_data_vec_36[1759 : 1408] = dep_chan_data_156_36;
    assign token_in_vec_36[4] = token_156_36;
    assign dep_chan_vld_36_35 = out_chan_dep_vld_vec_36[0];
    assign dep_chan_data_36_35 = out_chan_dep_data_36;
    assign token_36_35 = token_out_vec_36[0];
    assign dep_chan_vld_36_37 = out_chan_dep_vld_vec_36[1];
    assign dep_chan_data_36_37 = out_chan_dep_data_36;
    assign token_36_37 = token_out_vec_36[1];
    assign dep_chan_vld_36_28 = out_chan_dep_vld_vec_36[2];
    assign dep_chan_data_36_28 = out_chan_dep_data_36;
    assign token_36_28 = token_out_vec_36[2];
    assign dep_chan_vld_36_44 = out_chan_dep_vld_vec_36[3];
    assign dep_chan_data_36_44 = out_chan_dep_data_36;
    assign token_36_44 = token_out_vec_36[3];
    assign dep_chan_vld_36_156 = out_chan_dep_vld_vec_36[4];
    assign dep_chan_data_36_156 = out_chan_dep_data_36;
    assign token_36_156 = token_out_vec_36[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_1_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 37, 5, 5) top_hls_deadlock_detect_unit_37 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_37),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_37),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_37),
        .token_in_vec(token_in_vec_37),
        .dl_detect_in(dl_detect_out),
        .origin(origin[37]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_37),
        .out_chan_dep_data(out_chan_dep_data_37),
        .token_out_vec(token_out_vec_37),
        .dl_detect_out(dl_in_vec[37]));

    assign proc_37_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_7_x0_U0.fifo_A_PE_1_7_x036_blk_n);
    assign proc_37_data_PIPO_blk[0] = 1'b0;
    assign proc_37_start_FIFO_blk[0] = 1'b0;
    assign proc_37_TLF_FIFO_blk[0] = 1'b0;
    assign proc_37_input_sync_blk[0] = 1'b0;
    assign proc_37_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_37[0] = dl_detect_out ? proc_dep_vld_vec_37_reg[0] : (proc_37_data_FIFO_blk[0] | proc_37_data_PIPO_blk[0] | proc_37_start_FIFO_blk[0] | proc_37_TLF_FIFO_blk[0] | proc_37_input_sync_blk[0] | proc_37_output_sync_blk[0]);
    assign proc_37_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_7_x0_U0.fifo_A_PE_1_8_x037_blk_n);
    assign proc_37_data_PIPO_blk[1] = 1'b0;
    assign proc_37_start_FIFO_blk[1] = 1'b0;
    assign proc_37_TLF_FIFO_blk[1] = 1'b0;
    assign proc_37_input_sync_blk[1] = 1'b0;
    assign proc_37_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_37[1] = dl_detect_out ? proc_dep_vld_vec_37_reg[1] : (proc_37_data_FIFO_blk[1] | proc_37_data_PIPO_blk[1] | proc_37_start_FIFO_blk[1] | proc_37_TLF_FIFO_blk[1] | proc_37_input_sync_blk[1] | proc_37_output_sync_blk[1]);
    assign proc_37_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_7_x0_U0.fifo_B_PE_1_7_x0156_blk_n);
    assign proc_37_data_PIPO_blk[2] = 1'b0;
    assign proc_37_start_FIFO_blk[2] = 1'b0;
    assign proc_37_TLF_FIFO_blk[2] = 1'b0;
    assign proc_37_input_sync_blk[2] = 1'b0;
    assign proc_37_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_37[2] = dl_detect_out ? proc_dep_vld_vec_37_reg[2] : (proc_37_data_FIFO_blk[2] | proc_37_data_PIPO_blk[2] | proc_37_start_FIFO_blk[2] | proc_37_TLF_FIFO_blk[2] | proc_37_input_sync_blk[2] | proc_37_output_sync_blk[2]);
    assign proc_37_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_7_x0_U0.fifo_B_PE_2_7_x0157_blk_n);
    assign proc_37_data_PIPO_blk[3] = 1'b0;
    assign proc_37_start_FIFO_blk[3] = 1'b0;
    assign proc_37_TLF_FIFO_blk[3] = 1'b0;
    assign proc_37_input_sync_blk[3] = 1'b0;
    assign proc_37_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_37[3] = dl_detect_out ? proc_dep_vld_vec_37_reg[3] : (proc_37_data_FIFO_blk[3] | proc_37_data_PIPO_blk[3] | proc_37_start_FIFO_blk[3] | proc_37_TLF_FIFO_blk[3] | proc_37_input_sync_blk[3] | proc_37_output_sync_blk[3]);
    assign proc_37_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_1_7_x0_U0.fifo_C_drain_PE_1_7_x0221_blk_n);
    assign proc_37_data_PIPO_blk[4] = 1'b0;
    assign proc_37_start_FIFO_blk[4] = 1'b0;
    assign proc_37_TLF_FIFO_blk[4] = 1'b0;
    assign proc_37_input_sync_blk[4] = 1'b0;
    assign proc_37_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_37[4] = dl_detect_out ? proc_dep_vld_vec_37_reg[4] : (proc_37_data_FIFO_blk[4] | proc_37_data_PIPO_blk[4] | proc_37_start_FIFO_blk[4] | proc_37_TLF_FIFO_blk[4] | proc_37_input_sync_blk[4] | proc_37_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_37_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_37_reg <= proc_dep_vld_vec_37;
        end
    end
    assign in_chan_dep_vld_vec_37[0] = dep_chan_vld_29_37;
    assign in_chan_dep_data_vec_37[351 : 0] = dep_chan_data_29_37;
    assign token_in_vec_37[0] = token_29_37;
    assign in_chan_dep_vld_vec_37[1] = dep_chan_vld_36_37;
    assign in_chan_dep_data_vec_37[703 : 352] = dep_chan_data_36_37;
    assign token_in_vec_37[1] = token_36_37;
    assign in_chan_dep_vld_vec_37[2] = dep_chan_vld_45_37;
    assign in_chan_dep_data_vec_37[1055 : 704] = dep_chan_data_45_37;
    assign token_in_vec_37[2] = token_45_37;
    assign in_chan_dep_vld_vec_37[3] = dep_chan_vld_87_37;
    assign in_chan_dep_data_vec_37[1407 : 1056] = dep_chan_data_87_37;
    assign token_in_vec_37[3] = token_87_37;
    assign in_chan_dep_vld_vec_37[4] = dep_chan_vld_164_37;
    assign in_chan_dep_data_vec_37[1759 : 1408] = dep_chan_data_164_37;
    assign token_in_vec_37[4] = token_164_37;
    assign dep_chan_vld_37_36 = out_chan_dep_vld_vec_37[0];
    assign dep_chan_data_37_36 = out_chan_dep_data_37;
    assign token_37_36 = token_out_vec_37[0];
    assign dep_chan_vld_37_87 = out_chan_dep_vld_vec_37[1];
    assign dep_chan_data_37_87 = out_chan_dep_data_37;
    assign token_37_87 = token_out_vec_37[1];
    assign dep_chan_vld_37_29 = out_chan_dep_vld_vec_37[2];
    assign dep_chan_data_37_29 = out_chan_dep_data_37;
    assign token_37_29 = token_out_vec_37[2];
    assign dep_chan_vld_37_45 = out_chan_dep_vld_vec_37[3];
    assign dep_chan_data_37_45 = out_chan_dep_data_37;
    assign token_37_45 = token_out_vec_37[3];
    assign dep_chan_vld_37_164 = out_chan_dep_vld_vec_37[4];
    assign dep_chan_data_37_164 = out_chan_dep_data_37;
    assign token_37_164 = token_out_vec_37[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_2_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 38, 5, 5) top_hls_deadlock_detect_unit_38 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_38),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_38),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_38),
        .token_in_vec(token_in_vec_38),
        .dl_detect_in(dl_detect_out),
        .origin(origin[38]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_38),
        .out_chan_dep_data(out_chan_dep_data_38),
        .token_out_vec(token_out_vec_38),
        .dl_detect_out(dl_in_vec[38]));

    assign proc_38_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_0_x038_blk_n);
    assign proc_38_data_PIPO_blk[0] = 1'b0;
    assign proc_38_start_FIFO_blk[0] = 1'b0;
    assign proc_38_TLF_FIFO_blk[0] = 1'b0;
    assign proc_38_input_sync_blk[0] = 1'b0;
    assign proc_38_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_38[0] = dl_detect_out ? proc_dep_vld_vec_38_reg[0] : (proc_38_data_FIFO_blk[0] | proc_38_data_PIPO_blk[0] | proc_38_start_FIFO_blk[0] | proc_38_TLF_FIFO_blk[0] | proc_38_input_sync_blk[0] | proc_38_output_sync_blk[0]);
    assign proc_38_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_1_x039_blk_n);
    assign proc_38_data_PIPO_blk[1] = 1'b0;
    assign proc_38_start_FIFO_blk[1] = 1'b0;
    assign proc_38_TLF_FIFO_blk[1] = 1'b0;
    assign proc_38_input_sync_blk[1] = 1'b0;
    assign proc_38_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_38[1] = dl_detect_out ? proc_dep_vld_vec_38_reg[1] : (proc_38_data_FIFO_blk[1] | proc_38_data_PIPO_blk[1] | proc_38_start_FIFO_blk[1] | proc_38_TLF_FIFO_blk[1] | proc_38_input_sync_blk[1] | proc_38_output_sync_blk[1]);
    assign proc_38_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_0_x0_U0.fifo_B_PE_2_0_x094_blk_n);
    assign proc_38_data_PIPO_blk[2] = 1'b0;
    assign proc_38_start_FIFO_blk[2] = 1'b0;
    assign proc_38_TLF_FIFO_blk[2] = 1'b0;
    assign proc_38_input_sync_blk[2] = 1'b0;
    assign proc_38_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_38[2] = dl_detect_out ? proc_dep_vld_vec_38_reg[2] : (proc_38_data_FIFO_blk[2] | proc_38_data_PIPO_blk[2] | proc_38_start_FIFO_blk[2] | proc_38_TLF_FIFO_blk[2] | proc_38_input_sync_blk[2] | proc_38_output_sync_blk[2]);
    assign proc_38_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_0_x0_U0.fifo_B_PE_3_0_x095_blk_n);
    assign proc_38_data_PIPO_blk[3] = 1'b0;
    assign proc_38_start_FIFO_blk[3] = 1'b0;
    assign proc_38_TLF_FIFO_blk[3] = 1'b0;
    assign proc_38_input_sync_blk[3] = 1'b0;
    assign proc_38_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_38[3] = dl_detect_out ? proc_dep_vld_vec_38_reg[3] : (proc_38_data_FIFO_blk[3] | proc_38_data_PIPO_blk[3] | proc_38_start_FIFO_blk[3] | proc_38_TLF_FIFO_blk[3] | proc_38_input_sync_blk[3] | proc_38_output_sync_blk[3]);
    assign proc_38_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_0_x0_U0.fifo_C_drain_PE_2_0_x0166_blk_n);
    assign proc_38_data_PIPO_blk[4] = 1'b0;
    assign proc_38_start_FIFO_blk[4] = 1'b0;
    assign proc_38_TLF_FIFO_blk[4] = 1'b0;
    assign proc_38_input_sync_blk[4] = 1'b0;
    assign proc_38_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_38[4] = dl_detect_out ? proc_dep_vld_vec_38_reg[4] : (proc_38_data_FIFO_blk[4] | proc_38_data_PIPO_blk[4] | proc_38_start_FIFO_blk[4] | proc_38_TLF_FIFO_blk[4] | proc_38_input_sync_blk[4] | proc_38_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_38_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_38_reg <= proc_dep_vld_vec_38;
        end
    end
    assign in_chan_dep_vld_vec_38[0] = dep_chan_vld_6_38;
    assign in_chan_dep_data_vec_38[351 : 0] = dep_chan_data_6_38;
    assign token_in_vec_38[0] = token_6_38;
    assign in_chan_dep_vld_vec_38[1] = dep_chan_vld_30_38;
    assign in_chan_dep_data_vec_38[703 : 352] = dep_chan_data_30_38;
    assign token_in_vec_38[1] = token_30_38;
    assign in_chan_dep_vld_vec_38[2] = dep_chan_vld_39_38;
    assign in_chan_dep_data_vec_38[1055 : 704] = dep_chan_data_39_38;
    assign token_in_vec_38[2] = token_39_38;
    assign in_chan_dep_vld_vec_38[3] = dep_chan_vld_46_38;
    assign in_chan_dep_data_vec_38[1407 : 1056] = dep_chan_data_46_38;
    assign token_in_vec_38[3] = token_46_38;
    assign in_chan_dep_vld_vec_38[4] = dep_chan_vld_107_38;
    assign in_chan_dep_data_vec_38[1759 : 1408] = dep_chan_data_107_38;
    assign token_in_vec_38[4] = token_107_38;
    assign dep_chan_vld_38_6 = out_chan_dep_vld_vec_38[0];
    assign dep_chan_data_38_6 = out_chan_dep_data_38;
    assign token_38_6 = token_out_vec_38[0];
    assign dep_chan_vld_38_39 = out_chan_dep_vld_vec_38[1];
    assign dep_chan_data_38_39 = out_chan_dep_data_38;
    assign token_38_39 = token_out_vec_38[1];
    assign dep_chan_vld_38_30 = out_chan_dep_vld_vec_38[2];
    assign dep_chan_data_38_30 = out_chan_dep_data_38;
    assign token_38_30 = token_out_vec_38[2];
    assign dep_chan_vld_38_46 = out_chan_dep_vld_vec_38[3];
    assign dep_chan_data_38_46 = out_chan_dep_data_38;
    assign token_38_46 = token_out_vec_38[3];
    assign dep_chan_vld_38_107 = out_chan_dep_vld_vec_38[4];
    assign dep_chan_data_38_107 = out_chan_dep_data_38;
    assign token_38_107 = token_out_vec_38[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_2_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 39, 5, 5) top_hls_deadlock_detect_unit_39 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_39),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_39),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_39),
        .token_in_vec(token_in_vec_39),
        .dl_detect_in(dl_detect_out),
        .origin(origin[39]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_39),
        .out_chan_dep_data(out_chan_dep_data_39),
        .token_out_vec(token_out_vec_39),
        .dl_detect_out(dl_in_vec[39]));

    assign proc_39_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_1_x039_blk_n);
    assign proc_39_data_PIPO_blk[0] = 1'b0;
    assign proc_39_start_FIFO_blk[0] = 1'b0;
    assign proc_39_TLF_FIFO_blk[0] = 1'b0;
    assign proc_39_input_sync_blk[0] = 1'b0;
    assign proc_39_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_39[0] = dl_detect_out ? proc_dep_vld_vec_39_reg[0] : (proc_39_data_FIFO_blk[0] | proc_39_data_PIPO_blk[0] | proc_39_start_FIFO_blk[0] | proc_39_TLF_FIFO_blk[0] | proc_39_input_sync_blk[0] | proc_39_output_sync_blk[0]);
    assign proc_39_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_2_x040_blk_n);
    assign proc_39_data_PIPO_blk[1] = 1'b0;
    assign proc_39_start_FIFO_blk[1] = 1'b0;
    assign proc_39_TLF_FIFO_blk[1] = 1'b0;
    assign proc_39_input_sync_blk[1] = 1'b0;
    assign proc_39_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_39[1] = dl_detect_out ? proc_dep_vld_vec_39_reg[1] : (proc_39_data_FIFO_blk[1] | proc_39_data_PIPO_blk[1] | proc_39_start_FIFO_blk[1] | proc_39_TLF_FIFO_blk[1] | proc_39_input_sync_blk[1] | proc_39_output_sync_blk[1]);
    assign proc_39_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_1_x0_U0.fifo_B_PE_2_1_x0103_blk_n);
    assign proc_39_data_PIPO_blk[2] = 1'b0;
    assign proc_39_start_FIFO_blk[2] = 1'b0;
    assign proc_39_TLF_FIFO_blk[2] = 1'b0;
    assign proc_39_input_sync_blk[2] = 1'b0;
    assign proc_39_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_39[2] = dl_detect_out ? proc_dep_vld_vec_39_reg[2] : (proc_39_data_FIFO_blk[2] | proc_39_data_PIPO_blk[2] | proc_39_start_FIFO_blk[2] | proc_39_TLF_FIFO_blk[2] | proc_39_input_sync_blk[2] | proc_39_output_sync_blk[2]);
    assign proc_39_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_1_x0_U0.fifo_B_PE_3_1_x0104_blk_n);
    assign proc_39_data_PIPO_blk[3] = 1'b0;
    assign proc_39_start_FIFO_blk[3] = 1'b0;
    assign proc_39_TLF_FIFO_blk[3] = 1'b0;
    assign proc_39_input_sync_blk[3] = 1'b0;
    assign proc_39_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_39[3] = dl_detect_out ? proc_dep_vld_vec_39_reg[3] : (proc_39_data_FIFO_blk[3] | proc_39_data_PIPO_blk[3] | proc_39_start_FIFO_blk[3] | proc_39_TLF_FIFO_blk[3] | proc_39_input_sync_blk[3] | proc_39_output_sync_blk[3]);
    assign proc_39_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_1_x0_U0.fifo_C_drain_PE_2_1_x0174_blk_n);
    assign proc_39_data_PIPO_blk[4] = 1'b0;
    assign proc_39_start_FIFO_blk[4] = 1'b0;
    assign proc_39_TLF_FIFO_blk[4] = 1'b0;
    assign proc_39_input_sync_blk[4] = 1'b0;
    assign proc_39_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_39[4] = dl_detect_out ? proc_dep_vld_vec_39_reg[4] : (proc_39_data_FIFO_blk[4] | proc_39_data_PIPO_blk[4] | proc_39_start_FIFO_blk[4] | proc_39_TLF_FIFO_blk[4] | proc_39_input_sync_blk[4] | proc_39_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_39_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_39_reg <= proc_dep_vld_vec_39;
        end
    end
    assign in_chan_dep_vld_vec_39[0] = dep_chan_vld_31_39;
    assign in_chan_dep_data_vec_39[351 : 0] = dep_chan_data_31_39;
    assign token_in_vec_39[0] = token_31_39;
    assign in_chan_dep_vld_vec_39[1] = dep_chan_vld_38_39;
    assign in_chan_dep_data_vec_39[703 : 352] = dep_chan_data_38_39;
    assign token_in_vec_39[1] = token_38_39;
    assign in_chan_dep_vld_vec_39[2] = dep_chan_vld_40_39;
    assign in_chan_dep_data_vec_39[1055 : 704] = dep_chan_data_40_39;
    assign token_in_vec_39[2] = token_40_39;
    assign in_chan_dep_vld_vec_39[3] = dep_chan_vld_47_39;
    assign in_chan_dep_data_vec_39[1407 : 1056] = dep_chan_data_47_39;
    assign token_in_vec_39[3] = token_47_39;
    assign in_chan_dep_vld_vec_39[4] = dep_chan_vld_115_39;
    assign in_chan_dep_data_vec_39[1759 : 1408] = dep_chan_data_115_39;
    assign token_in_vec_39[4] = token_115_39;
    assign dep_chan_vld_39_38 = out_chan_dep_vld_vec_39[0];
    assign dep_chan_data_39_38 = out_chan_dep_data_39;
    assign token_39_38 = token_out_vec_39[0];
    assign dep_chan_vld_39_40 = out_chan_dep_vld_vec_39[1];
    assign dep_chan_data_39_40 = out_chan_dep_data_39;
    assign token_39_40 = token_out_vec_39[1];
    assign dep_chan_vld_39_31 = out_chan_dep_vld_vec_39[2];
    assign dep_chan_data_39_31 = out_chan_dep_data_39;
    assign token_39_31 = token_out_vec_39[2];
    assign dep_chan_vld_39_47 = out_chan_dep_vld_vec_39[3];
    assign dep_chan_data_39_47 = out_chan_dep_data_39;
    assign token_39_47 = token_out_vec_39[3];
    assign dep_chan_vld_39_115 = out_chan_dep_vld_vec_39[4];
    assign dep_chan_data_39_115 = out_chan_dep_data_39;
    assign token_39_115 = token_out_vec_39[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_2_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 40, 5, 5) top_hls_deadlock_detect_unit_40 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_40),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_40),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_40),
        .token_in_vec(token_in_vec_40),
        .dl_detect_in(dl_detect_out),
        .origin(origin[40]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_40),
        .out_chan_dep_data(out_chan_dep_data_40),
        .token_out_vec(token_out_vec_40),
        .dl_detect_out(dl_in_vec[40]));

    assign proc_40_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_2_x0_U0.fifo_A_PE_2_2_x040_blk_n);
    assign proc_40_data_PIPO_blk[0] = 1'b0;
    assign proc_40_start_FIFO_blk[0] = 1'b0;
    assign proc_40_TLF_FIFO_blk[0] = 1'b0;
    assign proc_40_input_sync_blk[0] = 1'b0;
    assign proc_40_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_40[0] = dl_detect_out ? proc_dep_vld_vec_40_reg[0] : (proc_40_data_FIFO_blk[0] | proc_40_data_PIPO_blk[0] | proc_40_start_FIFO_blk[0] | proc_40_TLF_FIFO_blk[0] | proc_40_input_sync_blk[0] | proc_40_output_sync_blk[0]);
    assign proc_40_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_2_x0_U0.fifo_A_PE_2_3_x041_blk_n);
    assign proc_40_data_PIPO_blk[1] = 1'b0;
    assign proc_40_start_FIFO_blk[1] = 1'b0;
    assign proc_40_TLF_FIFO_blk[1] = 1'b0;
    assign proc_40_input_sync_blk[1] = 1'b0;
    assign proc_40_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_40[1] = dl_detect_out ? proc_dep_vld_vec_40_reg[1] : (proc_40_data_FIFO_blk[1] | proc_40_data_PIPO_blk[1] | proc_40_start_FIFO_blk[1] | proc_40_TLF_FIFO_blk[1] | proc_40_input_sync_blk[1] | proc_40_output_sync_blk[1]);
    assign proc_40_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_2_x0_U0.fifo_B_PE_2_2_x0112_blk_n);
    assign proc_40_data_PIPO_blk[2] = 1'b0;
    assign proc_40_start_FIFO_blk[2] = 1'b0;
    assign proc_40_TLF_FIFO_blk[2] = 1'b0;
    assign proc_40_input_sync_blk[2] = 1'b0;
    assign proc_40_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_40[2] = dl_detect_out ? proc_dep_vld_vec_40_reg[2] : (proc_40_data_FIFO_blk[2] | proc_40_data_PIPO_blk[2] | proc_40_start_FIFO_blk[2] | proc_40_TLF_FIFO_blk[2] | proc_40_input_sync_blk[2] | proc_40_output_sync_blk[2]);
    assign proc_40_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_2_x0_U0.fifo_B_PE_3_2_x0113_blk_n);
    assign proc_40_data_PIPO_blk[3] = 1'b0;
    assign proc_40_start_FIFO_blk[3] = 1'b0;
    assign proc_40_TLF_FIFO_blk[3] = 1'b0;
    assign proc_40_input_sync_blk[3] = 1'b0;
    assign proc_40_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_40[3] = dl_detect_out ? proc_dep_vld_vec_40_reg[3] : (proc_40_data_FIFO_blk[3] | proc_40_data_PIPO_blk[3] | proc_40_start_FIFO_blk[3] | proc_40_TLF_FIFO_blk[3] | proc_40_input_sync_blk[3] | proc_40_output_sync_blk[3]);
    assign proc_40_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_2_x0_U0.fifo_C_drain_PE_2_2_x0182_blk_n);
    assign proc_40_data_PIPO_blk[4] = 1'b0;
    assign proc_40_start_FIFO_blk[4] = 1'b0;
    assign proc_40_TLF_FIFO_blk[4] = 1'b0;
    assign proc_40_input_sync_blk[4] = 1'b0;
    assign proc_40_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_40[4] = dl_detect_out ? proc_dep_vld_vec_40_reg[4] : (proc_40_data_FIFO_blk[4] | proc_40_data_PIPO_blk[4] | proc_40_start_FIFO_blk[4] | proc_40_TLF_FIFO_blk[4] | proc_40_input_sync_blk[4] | proc_40_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_40_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_40_reg <= proc_dep_vld_vec_40;
        end
    end
    assign in_chan_dep_vld_vec_40[0] = dep_chan_vld_32_40;
    assign in_chan_dep_data_vec_40[351 : 0] = dep_chan_data_32_40;
    assign token_in_vec_40[0] = token_32_40;
    assign in_chan_dep_vld_vec_40[1] = dep_chan_vld_39_40;
    assign in_chan_dep_data_vec_40[703 : 352] = dep_chan_data_39_40;
    assign token_in_vec_40[1] = token_39_40;
    assign in_chan_dep_vld_vec_40[2] = dep_chan_vld_41_40;
    assign in_chan_dep_data_vec_40[1055 : 704] = dep_chan_data_41_40;
    assign token_in_vec_40[2] = token_41_40;
    assign in_chan_dep_vld_vec_40[3] = dep_chan_vld_48_40;
    assign in_chan_dep_data_vec_40[1407 : 1056] = dep_chan_data_48_40;
    assign token_in_vec_40[3] = token_48_40;
    assign in_chan_dep_vld_vec_40[4] = dep_chan_vld_123_40;
    assign in_chan_dep_data_vec_40[1759 : 1408] = dep_chan_data_123_40;
    assign token_in_vec_40[4] = token_123_40;
    assign dep_chan_vld_40_39 = out_chan_dep_vld_vec_40[0];
    assign dep_chan_data_40_39 = out_chan_dep_data_40;
    assign token_40_39 = token_out_vec_40[0];
    assign dep_chan_vld_40_41 = out_chan_dep_vld_vec_40[1];
    assign dep_chan_data_40_41 = out_chan_dep_data_40;
    assign token_40_41 = token_out_vec_40[1];
    assign dep_chan_vld_40_32 = out_chan_dep_vld_vec_40[2];
    assign dep_chan_data_40_32 = out_chan_dep_data_40;
    assign token_40_32 = token_out_vec_40[2];
    assign dep_chan_vld_40_48 = out_chan_dep_vld_vec_40[3];
    assign dep_chan_data_40_48 = out_chan_dep_data_40;
    assign token_40_48 = token_out_vec_40[3];
    assign dep_chan_vld_40_123 = out_chan_dep_vld_vec_40[4];
    assign dep_chan_data_40_123 = out_chan_dep_data_40;
    assign token_40_123 = token_out_vec_40[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_2_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 41, 5, 5) top_hls_deadlock_detect_unit_41 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_41),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_41),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_41),
        .token_in_vec(token_in_vec_41),
        .dl_detect_in(dl_detect_out),
        .origin(origin[41]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_41),
        .out_chan_dep_data(out_chan_dep_data_41),
        .token_out_vec(token_out_vec_41),
        .dl_detect_out(dl_in_vec[41]));

    assign proc_41_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_3_x0_U0.fifo_A_PE_2_3_x041_blk_n);
    assign proc_41_data_PIPO_blk[0] = 1'b0;
    assign proc_41_start_FIFO_blk[0] = 1'b0;
    assign proc_41_TLF_FIFO_blk[0] = 1'b0;
    assign proc_41_input_sync_blk[0] = 1'b0;
    assign proc_41_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_41[0] = dl_detect_out ? proc_dep_vld_vec_41_reg[0] : (proc_41_data_FIFO_blk[0] | proc_41_data_PIPO_blk[0] | proc_41_start_FIFO_blk[0] | proc_41_TLF_FIFO_blk[0] | proc_41_input_sync_blk[0] | proc_41_output_sync_blk[0]);
    assign proc_41_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_3_x0_U0.fifo_A_PE_2_4_x042_blk_n);
    assign proc_41_data_PIPO_blk[1] = 1'b0;
    assign proc_41_start_FIFO_blk[1] = 1'b0;
    assign proc_41_TLF_FIFO_blk[1] = 1'b0;
    assign proc_41_input_sync_blk[1] = 1'b0;
    assign proc_41_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_41[1] = dl_detect_out ? proc_dep_vld_vec_41_reg[1] : (proc_41_data_FIFO_blk[1] | proc_41_data_PIPO_blk[1] | proc_41_start_FIFO_blk[1] | proc_41_TLF_FIFO_blk[1] | proc_41_input_sync_blk[1] | proc_41_output_sync_blk[1]);
    assign proc_41_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_3_x0_U0.fifo_B_PE_2_3_x0121_blk_n);
    assign proc_41_data_PIPO_blk[2] = 1'b0;
    assign proc_41_start_FIFO_blk[2] = 1'b0;
    assign proc_41_TLF_FIFO_blk[2] = 1'b0;
    assign proc_41_input_sync_blk[2] = 1'b0;
    assign proc_41_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_41[2] = dl_detect_out ? proc_dep_vld_vec_41_reg[2] : (proc_41_data_FIFO_blk[2] | proc_41_data_PIPO_blk[2] | proc_41_start_FIFO_blk[2] | proc_41_TLF_FIFO_blk[2] | proc_41_input_sync_blk[2] | proc_41_output_sync_blk[2]);
    assign proc_41_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_3_x0_U0.fifo_B_PE_3_3_x0122_blk_n);
    assign proc_41_data_PIPO_blk[3] = 1'b0;
    assign proc_41_start_FIFO_blk[3] = 1'b0;
    assign proc_41_TLF_FIFO_blk[3] = 1'b0;
    assign proc_41_input_sync_blk[3] = 1'b0;
    assign proc_41_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_41[3] = dl_detect_out ? proc_dep_vld_vec_41_reg[3] : (proc_41_data_FIFO_blk[3] | proc_41_data_PIPO_blk[3] | proc_41_start_FIFO_blk[3] | proc_41_TLF_FIFO_blk[3] | proc_41_input_sync_blk[3] | proc_41_output_sync_blk[3]);
    assign proc_41_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_3_x0_U0.fifo_C_drain_PE_2_3_x0190_blk_n);
    assign proc_41_data_PIPO_blk[4] = 1'b0;
    assign proc_41_start_FIFO_blk[4] = 1'b0;
    assign proc_41_TLF_FIFO_blk[4] = 1'b0;
    assign proc_41_input_sync_blk[4] = 1'b0;
    assign proc_41_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_41[4] = dl_detect_out ? proc_dep_vld_vec_41_reg[4] : (proc_41_data_FIFO_blk[4] | proc_41_data_PIPO_blk[4] | proc_41_start_FIFO_blk[4] | proc_41_TLF_FIFO_blk[4] | proc_41_input_sync_blk[4] | proc_41_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_41_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_41_reg <= proc_dep_vld_vec_41;
        end
    end
    assign in_chan_dep_vld_vec_41[0] = dep_chan_vld_33_41;
    assign in_chan_dep_data_vec_41[351 : 0] = dep_chan_data_33_41;
    assign token_in_vec_41[0] = token_33_41;
    assign in_chan_dep_vld_vec_41[1] = dep_chan_vld_40_41;
    assign in_chan_dep_data_vec_41[703 : 352] = dep_chan_data_40_41;
    assign token_in_vec_41[1] = token_40_41;
    assign in_chan_dep_vld_vec_41[2] = dep_chan_vld_42_41;
    assign in_chan_dep_data_vec_41[1055 : 704] = dep_chan_data_42_41;
    assign token_in_vec_41[2] = token_42_41;
    assign in_chan_dep_vld_vec_41[3] = dep_chan_vld_49_41;
    assign in_chan_dep_data_vec_41[1407 : 1056] = dep_chan_data_49_41;
    assign token_in_vec_41[3] = token_49_41;
    assign in_chan_dep_vld_vec_41[4] = dep_chan_vld_131_41;
    assign in_chan_dep_data_vec_41[1759 : 1408] = dep_chan_data_131_41;
    assign token_in_vec_41[4] = token_131_41;
    assign dep_chan_vld_41_40 = out_chan_dep_vld_vec_41[0];
    assign dep_chan_data_41_40 = out_chan_dep_data_41;
    assign token_41_40 = token_out_vec_41[0];
    assign dep_chan_vld_41_42 = out_chan_dep_vld_vec_41[1];
    assign dep_chan_data_41_42 = out_chan_dep_data_41;
    assign token_41_42 = token_out_vec_41[1];
    assign dep_chan_vld_41_33 = out_chan_dep_vld_vec_41[2];
    assign dep_chan_data_41_33 = out_chan_dep_data_41;
    assign token_41_33 = token_out_vec_41[2];
    assign dep_chan_vld_41_49 = out_chan_dep_vld_vec_41[3];
    assign dep_chan_data_41_49 = out_chan_dep_data_41;
    assign token_41_49 = token_out_vec_41[3];
    assign dep_chan_vld_41_131 = out_chan_dep_vld_vec_41[4];
    assign dep_chan_data_41_131 = out_chan_dep_data_41;
    assign token_41_131 = token_out_vec_41[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_2_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 42, 5, 5) top_hls_deadlock_detect_unit_42 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_42),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_42),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_42),
        .token_in_vec(token_in_vec_42),
        .dl_detect_in(dl_detect_out),
        .origin(origin[42]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_42),
        .out_chan_dep_data(out_chan_dep_data_42),
        .token_out_vec(token_out_vec_42),
        .dl_detect_out(dl_in_vec[42]));

    assign proc_42_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_4_x0_U0.fifo_A_PE_2_4_x042_blk_n);
    assign proc_42_data_PIPO_blk[0] = 1'b0;
    assign proc_42_start_FIFO_blk[0] = 1'b0;
    assign proc_42_TLF_FIFO_blk[0] = 1'b0;
    assign proc_42_input_sync_blk[0] = 1'b0;
    assign proc_42_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_42[0] = dl_detect_out ? proc_dep_vld_vec_42_reg[0] : (proc_42_data_FIFO_blk[0] | proc_42_data_PIPO_blk[0] | proc_42_start_FIFO_blk[0] | proc_42_TLF_FIFO_blk[0] | proc_42_input_sync_blk[0] | proc_42_output_sync_blk[0]);
    assign proc_42_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_4_x0_U0.fifo_A_PE_2_5_x043_blk_n);
    assign proc_42_data_PIPO_blk[1] = 1'b0;
    assign proc_42_start_FIFO_blk[1] = 1'b0;
    assign proc_42_TLF_FIFO_blk[1] = 1'b0;
    assign proc_42_input_sync_blk[1] = 1'b0;
    assign proc_42_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_42[1] = dl_detect_out ? proc_dep_vld_vec_42_reg[1] : (proc_42_data_FIFO_blk[1] | proc_42_data_PIPO_blk[1] | proc_42_start_FIFO_blk[1] | proc_42_TLF_FIFO_blk[1] | proc_42_input_sync_blk[1] | proc_42_output_sync_blk[1]);
    assign proc_42_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_4_x0_U0.fifo_B_PE_2_4_x0130_blk_n);
    assign proc_42_data_PIPO_blk[2] = 1'b0;
    assign proc_42_start_FIFO_blk[2] = 1'b0;
    assign proc_42_TLF_FIFO_blk[2] = 1'b0;
    assign proc_42_input_sync_blk[2] = 1'b0;
    assign proc_42_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_42[2] = dl_detect_out ? proc_dep_vld_vec_42_reg[2] : (proc_42_data_FIFO_blk[2] | proc_42_data_PIPO_blk[2] | proc_42_start_FIFO_blk[2] | proc_42_TLF_FIFO_blk[2] | proc_42_input_sync_blk[2] | proc_42_output_sync_blk[2]);
    assign proc_42_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_4_x0_U0.fifo_B_PE_3_4_x0131_blk_n);
    assign proc_42_data_PIPO_blk[3] = 1'b0;
    assign proc_42_start_FIFO_blk[3] = 1'b0;
    assign proc_42_TLF_FIFO_blk[3] = 1'b0;
    assign proc_42_input_sync_blk[3] = 1'b0;
    assign proc_42_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_42[3] = dl_detect_out ? proc_dep_vld_vec_42_reg[3] : (proc_42_data_FIFO_blk[3] | proc_42_data_PIPO_blk[3] | proc_42_start_FIFO_blk[3] | proc_42_TLF_FIFO_blk[3] | proc_42_input_sync_blk[3] | proc_42_output_sync_blk[3]);
    assign proc_42_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_4_x0_U0.fifo_C_drain_PE_2_4_x0198_blk_n);
    assign proc_42_data_PIPO_blk[4] = 1'b0;
    assign proc_42_start_FIFO_blk[4] = 1'b0;
    assign proc_42_TLF_FIFO_blk[4] = 1'b0;
    assign proc_42_input_sync_blk[4] = 1'b0;
    assign proc_42_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_42[4] = dl_detect_out ? proc_dep_vld_vec_42_reg[4] : (proc_42_data_FIFO_blk[4] | proc_42_data_PIPO_blk[4] | proc_42_start_FIFO_blk[4] | proc_42_TLF_FIFO_blk[4] | proc_42_input_sync_blk[4] | proc_42_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_42_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_42_reg <= proc_dep_vld_vec_42;
        end
    end
    assign in_chan_dep_vld_vec_42[0] = dep_chan_vld_34_42;
    assign in_chan_dep_data_vec_42[351 : 0] = dep_chan_data_34_42;
    assign token_in_vec_42[0] = token_34_42;
    assign in_chan_dep_vld_vec_42[1] = dep_chan_vld_41_42;
    assign in_chan_dep_data_vec_42[703 : 352] = dep_chan_data_41_42;
    assign token_in_vec_42[1] = token_41_42;
    assign in_chan_dep_vld_vec_42[2] = dep_chan_vld_43_42;
    assign in_chan_dep_data_vec_42[1055 : 704] = dep_chan_data_43_42;
    assign token_in_vec_42[2] = token_43_42;
    assign in_chan_dep_vld_vec_42[3] = dep_chan_vld_50_42;
    assign in_chan_dep_data_vec_42[1407 : 1056] = dep_chan_data_50_42;
    assign token_in_vec_42[3] = token_50_42;
    assign in_chan_dep_vld_vec_42[4] = dep_chan_vld_139_42;
    assign in_chan_dep_data_vec_42[1759 : 1408] = dep_chan_data_139_42;
    assign token_in_vec_42[4] = token_139_42;
    assign dep_chan_vld_42_41 = out_chan_dep_vld_vec_42[0];
    assign dep_chan_data_42_41 = out_chan_dep_data_42;
    assign token_42_41 = token_out_vec_42[0];
    assign dep_chan_vld_42_43 = out_chan_dep_vld_vec_42[1];
    assign dep_chan_data_42_43 = out_chan_dep_data_42;
    assign token_42_43 = token_out_vec_42[1];
    assign dep_chan_vld_42_34 = out_chan_dep_vld_vec_42[2];
    assign dep_chan_data_42_34 = out_chan_dep_data_42;
    assign token_42_34 = token_out_vec_42[2];
    assign dep_chan_vld_42_50 = out_chan_dep_vld_vec_42[3];
    assign dep_chan_data_42_50 = out_chan_dep_data_42;
    assign token_42_50 = token_out_vec_42[3];
    assign dep_chan_vld_42_139 = out_chan_dep_vld_vec_42[4];
    assign dep_chan_data_42_139 = out_chan_dep_data_42;
    assign token_42_139 = token_out_vec_42[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_2_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 43, 5, 5) top_hls_deadlock_detect_unit_43 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_43),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_43),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_43),
        .token_in_vec(token_in_vec_43),
        .dl_detect_in(dl_detect_out),
        .origin(origin[43]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_43),
        .out_chan_dep_data(out_chan_dep_data_43),
        .token_out_vec(token_out_vec_43),
        .dl_detect_out(dl_in_vec[43]));

    assign proc_43_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_5_x0_U0.fifo_A_PE_2_5_x043_blk_n);
    assign proc_43_data_PIPO_blk[0] = 1'b0;
    assign proc_43_start_FIFO_blk[0] = 1'b0;
    assign proc_43_TLF_FIFO_blk[0] = 1'b0;
    assign proc_43_input_sync_blk[0] = 1'b0;
    assign proc_43_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_43[0] = dl_detect_out ? proc_dep_vld_vec_43_reg[0] : (proc_43_data_FIFO_blk[0] | proc_43_data_PIPO_blk[0] | proc_43_start_FIFO_blk[0] | proc_43_TLF_FIFO_blk[0] | proc_43_input_sync_blk[0] | proc_43_output_sync_blk[0]);
    assign proc_43_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_5_x0_U0.fifo_A_PE_2_6_x044_blk_n);
    assign proc_43_data_PIPO_blk[1] = 1'b0;
    assign proc_43_start_FIFO_blk[1] = 1'b0;
    assign proc_43_TLF_FIFO_blk[1] = 1'b0;
    assign proc_43_input_sync_blk[1] = 1'b0;
    assign proc_43_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_43[1] = dl_detect_out ? proc_dep_vld_vec_43_reg[1] : (proc_43_data_FIFO_blk[1] | proc_43_data_PIPO_blk[1] | proc_43_start_FIFO_blk[1] | proc_43_TLF_FIFO_blk[1] | proc_43_input_sync_blk[1] | proc_43_output_sync_blk[1]);
    assign proc_43_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_5_x0_U0.fifo_B_PE_2_5_x0139_blk_n);
    assign proc_43_data_PIPO_blk[2] = 1'b0;
    assign proc_43_start_FIFO_blk[2] = 1'b0;
    assign proc_43_TLF_FIFO_blk[2] = 1'b0;
    assign proc_43_input_sync_blk[2] = 1'b0;
    assign proc_43_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_43[2] = dl_detect_out ? proc_dep_vld_vec_43_reg[2] : (proc_43_data_FIFO_blk[2] | proc_43_data_PIPO_blk[2] | proc_43_start_FIFO_blk[2] | proc_43_TLF_FIFO_blk[2] | proc_43_input_sync_blk[2] | proc_43_output_sync_blk[2]);
    assign proc_43_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_5_x0_U0.fifo_B_PE_3_5_x0140_blk_n);
    assign proc_43_data_PIPO_blk[3] = 1'b0;
    assign proc_43_start_FIFO_blk[3] = 1'b0;
    assign proc_43_TLF_FIFO_blk[3] = 1'b0;
    assign proc_43_input_sync_blk[3] = 1'b0;
    assign proc_43_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_43[3] = dl_detect_out ? proc_dep_vld_vec_43_reg[3] : (proc_43_data_FIFO_blk[3] | proc_43_data_PIPO_blk[3] | proc_43_start_FIFO_blk[3] | proc_43_TLF_FIFO_blk[3] | proc_43_input_sync_blk[3] | proc_43_output_sync_blk[3]);
    assign proc_43_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_5_x0_U0.fifo_C_drain_PE_2_5_x0206_blk_n);
    assign proc_43_data_PIPO_blk[4] = 1'b0;
    assign proc_43_start_FIFO_blk[4] = 1'b0;
    assign proc_43_TLF_FIFO_blk[4] = 1'b0;
    assign proc_43_input_sync_blk[4] = 1'b0;
    assign proc_43_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_43[4] = dl_detect_out ? proc_dep_vld_vec_43_reg[4] : (proc_43_data_FIFO_blk[4] | proc_43_data_PIPO_blk[4] | proc_43_start_FIFO_blk[4] | proc_43_TLF_FIFO_blk[4] | proc_43_input_sync_blk[4] | proc_43_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_43_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_43_reg <= proc_dep_vld_vec_43;
        end
    end
    assign in_chan_dep_vld_vec_43[0] = dep_chan_vld_35_43;
    assign in_chan_dep_data_vec_43[351 : 0] = dep_chan_data_35_43;
    assign token_in_vec_43[0] = token_35_43;
    assign in_chan_dep_vld_vec_43[1] = dep_chan_vld_42_43;
    assign in_chan_dep_data_vec_43[703 : 352] = dep_chan_data_42_43;
    assign token_in_vec_43[1] = token_42_43;
    assign in_chan_dep_vld_vec_43[2] = dep_chan_vld_44_43;
    assign in_chan_dep_data_vec_43[1055 : 704] = dep_chan_data_44_43;
    assign token_in_vec_43[2] = token_44_43;
    assign in_chan_dep_vld_vec_43[3] = dep_chan_vld_51_43;
    assign in_chan_dep_data_vec_43[1407 : 1056] = dep_chan_data_51_43;
    assign token_in_vec_43[3] = token_51_43;
    assign in_chan_dep_vld_vec_43[4] = dep_chan_vld_147_43;
    assign in_chan_dep_data_vec_43[1759 : 1408] = dep_chan_data_147_43;
    assign token_in_vec_43[4] = token_147_43;
    assign dep_chan_vld_43_42 = out_chan_dep_vld_vec_43[0];
    assign dep_chan_data_43_42 = out_chan_dep_data_43;
    assign token_43_42 = token_out_vec_43[0];
    assign dep_chan_vld_43_44 = out_chan_dep_vld_vec_43[1];
    assign dep_chan_data_43_44 = out_chan_dep_data_43;
    assign token_43_44 = token_out_vec_43[1];
    assign dep_chan_vld_43_35 = out_chan_dep_vld_vec_43[2];
    assign dep_chan_data_43_35 = out_chan_dep_data_43;
    assign token_43_35 = token_out_vec_43[2];
    assign dep_chan_vld_43_51 = out_chan_dep_vld_vec_43[3];
    assign dep_chan_data_43_51 = out_chan_dep_data_43;
    assign token_43_51 = token_out_vec_43[3];
    assign dep_chan_vld_43_147 = out_chan_dep_vld_vec_43[4];
    assign dep_chan_data_43_147 = out_chan_dep_data_43;
    assign token_43_147 = token_out_vec_43[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_2_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 44, 5, 5) top_hls_deadlock_detect_unit_44 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_44),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_44),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_44),
        .token_in_vec(token_in_vec_44),
        .dl_detect_in(dl_detect_out),
        .origin(origin[44]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_44),
        .out_chan_dep_data(out_chan_dep_data_44),
        .token_out_vec(token_out_vec_44),
        .dl_detect_out(dl_in_vec[44]));

    assign proc_44_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_6_x0_U0.fifo_A_PE_2_6_x044_blk_n);
    assign proc_44_data_PIPO_blk[0] = 1'b0;
    assign proc_44_start_FIFO_blk[0] = 1'b0;
    assign proc_44_TLF_FIFO_blk[0] = 1'b0;
    assign proc_44_input_sync_blk[0] = 1'b0;
    assign proc_44_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_44[0] = dl_detect_out ? proc_dep_vld_vec_44_reg[0] : (proc_44_data_FIFO_blk[0] | proc_44_data_PIPO_blk[0] | proc_44_start_FIFO_blk[0] | proc_44_TLF_FIFO_blk[0] | proc_44_input_sync_blk[0] | proc_44_output_sync_blk[0]);
    assign proc_44_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_6_x0_U0.fifo_A_PE_2_7_x045_blk_n);
    assign proc_44_data_PIPO_blk[1] = 1'b0;
    assign proc_44_start_FIFO_blk[1] = 1'b0;
    assign proc_44_TLF_FIFO_blk[1] = 1'b0;
    assign proc_44_input_sync_blk[1] = 1'b0;
    assign proc_44_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_44[1] = dl_detect_out ? proc_dep_vld_vec_44_reg[1] : (proc_44_data_FIFO_blk[1] | proc_44_data_PIPO_blk[1] | proc_44_start_FIFO_blk[1] | proc_44_TLF_FIFO_blk[1] | proc_44_input_sync_blk[1] | proc_44_output_sync_blk[1]);
    assign proc_44_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_6_x0_U0.fifo_B_PE_2_6_x0148_blk_n);
    assign proc_44_data_PIPO_blk[2] = 1'b0;
    assign proc_44_start_FIFO_blk[2] = 1'b0;
    assign proc_44_TLF_FIFO_blk[2] = 1'b0;
    assign proc_44_input_sync_blk[2] = 1'b0;
    assign proc_44_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_44[2] = dl_detect_out ? proc_dep_vld_vec_44_reg[2] : (proc_44_data_FIFO_blk[2] | proc_44_data_PIPO_blk[2] | proc_44_start_FIFO_blk[2] | proc_44_TLF_FIFO_blk[2] | proc_44_input_sync_blk[2] | proc_44_output_sync_blk[2]);
    assign proc_44_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_6_x0_U0.fifo_B_PE_3_6_x0149_blk_n);
    assign proc_44_data_PIPO_blk[3] = 1'b0;
    assign proc_44_start_FIFO_blk[3] = 1'b0;
    assign proc_44_TLF_FIFO_blk[3] = 1'b0;
    assign proc_44_input_sync_blk[3] = 1'b0;
    assign proc_44_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_44[3] = dl_detect_out ? proc_dep_vld_vec_44_reg[3] : (proc_44_data_FIFO_blk[3] | proc_44_data_PIPO_blk[3] | proc_44_start_FIFO_blk[3] | proc_44_TLF_FIFO_blk[3] | proc_44_input_sync_blk[3] | proc_44_output_sync_blk[3]);
    assign proc_44_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_6_x0_U0.fifo_C_drain_PE_2_6_x0214_blk_n);
    assign proc_44_data_PIPO_blk[4] = 1'b0;
    assign proc_44_start_FIFO_blk[4] = 1'b0;
    assign proc_44_TLF_FIFO_blk[4] = 1'b0;
    assign proc_44_input_sync_blk[4] = 1'b0;
    assign proc_44_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_44[4] = dl_detect_out ? proc_dep_vld_vec_44_reg[4] : (proc_44_data_FIFO_blk[4] | proc_44_data_PIPO_blk[4] | proc_44_start_FIFO_blk[4] | proc_44_TLF_FIFO_blk[4] | proc_44_input_sync_blk[4] | proc_44_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_44_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_44_reg <= proc_dep_vld_vec_44;
        end
    end
    assign in_chan_dep_vld_vec_44[0] = dep_chan_vld_36_44;
    assign in_chan_dep_data_vec_44[351 : 0] = dep_chan_data_36_44;
    assign token_in_vec_44[0] = token_36_44;
    assign in_chan_dep_vld_vec_44[1] = dep_chan_vld_43_44;
    assign in_chan_dep_data_vec_44[703 : 352] = dep_chan_data_43_44;
    assign token_in_vec_44[1] = token_43_44;
    assign in_chan_dep_vld_vec_44[2] = dep_chan_vld_45_44;
    assign in_chan_dep_data_vec_44[1055 : 704] = dep_chan_data_45_44;
    assign token_in_vec_44[2] = token_45_44;
    assign in_chan_dep_vld_vec_44[3] = dep_chan_vld_52_44;
    assign in_chan_dep_data_vec_44[1407 : 1056] = dep_chan_data_52_44;
    assign token_in_vec_44[3] = token_52_44;
    assign in_chan_dep_vld_vec_44[4] = dep_chan_vld_155_44;
    assign in_chan_dep_data_vec_44[1759 : 1408] = dep_chan_data_155_44;
    assign token_in_vec_44[4] = token_155_44;
    assign dep_chan_vld_44_43 = out_chan_dep_vld_vec_44[0];
    assign dep_chan_data_44_43 = out_chan_dep_data_44;
    assign token_44_43 = token_out_vec_44[0];
    assign dep_chan_vld_44_45 = out_chan_dep_vld_vec_44[1];
    assign dep_chan_data_44_45 = out_chan_dep_data_44;
    assign token_44_45 = token_out_vec_44[1];
    assign dep_chan_vld_44_36 = out_chan_dep_vld_vec_44[2];
    assign dep_chan_data_44_36 = out_chan_dep_data_44;
    assign token_44_36 = token_out_vec_44[2];
    assign dep_chan_vld_44_52 = out_chan_dep_vld_vec_44[3];
    assign dep_chan_data_44_52 = out_chan_dep_data_44;
    assign token_44_52 = token_out_vec_44[3];
    assign dep_chan_vld_44_155 = out_chan_dep_vld_vec_44[4];
    assign dep_chan_data_44_155 = out_chan_dep_data_44;
    assign token_44_155 = token_out_vec_44[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_2_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 45, 5, 5) top_hls_deadlock_detect_unit_45 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_45),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_45),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_45),
        .token_in_vec(token_in_vec_45),
        .dl_detect_in(dl_detect_out),
        .origin(origin[45]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_45),
        .out_chan_dep_data(out_chan_dep_data_45),
        .token_out_vec(token_out_vec_45),
        .dl_detect_out(dl_in_vec[45]));

    assign proc_45_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_7_x0_U0.fifo_A_PE_2_7_x045_blk_n);
    assign proc_45_data_PIPO_blk[0] = 1'b0;
    assign proc_45_start_FIFO_blk[0] = 1'b0;
    assign proc_45_TLF_FIFO_blk[0] = 1'b0;
    assign proc_45_input_sync_blk[0] = 1'b0;
    assign proc_45_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_45[0] = dl_detect_out ? proc_dep_vld_vec_45_reg[0] : (proc_45_data_FIFO_blk[0] | proc_45_data_PIPO_blk[0] | proc_45_start_FIFO_blk[0] | proc_45_TLF_FIFO_blk[0] | proc_45_input_sync_blk[0] | proc_45_output_sync_blk[0]);
    assign proc_45_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_7_x0_U0.fifo_A_PE_2_8_x046_blk_n);
    assign proc_45_data_PIPO_blk[1] = 1'b0;
    assign proc_45_start_FIFO_blk[1] = 1'b0;
    assign proc_45_TLF_FIFO_blk[1] = 1'b0;
    assign proc_45_input_sync_blk[1] = 1'b0;
    assign proc_45_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_45[1] = dl_detect_out ? proc_dep_vld_vec_45_reg[1] : (proc_45_data_FIFO_blk[1] | proc_45_data_PIPO_blk[1] | proc_45_start_FIFO_blk[1] | proc_45_TLF_FIFO_blk[1] | proc_45_input_sync_blk[1] | proc_45_output_sync_blk[1]);
    assign proc_45_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_7_x0_U0.fifo_B_PE_2_7_x0157_blk_n);
    assign proc_45_data_PIPO_blk[2] = 1'b0;
    assign proc_45_start_FIFO_blk[2] = 1'b0;
    assign proc_45_TLF_FIFO_blk[2] = 1'b0;
    assign proc_45_input_sync_blk[2] = 1'b0;
    assign proc_45_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_45[2] = dl_detect_out ? proc_dep_vld_vec_45_reg[2] : (proc_45_data_FIFO_blk[2] | proc_45_data_PIPO_blk[2] | proc_45_start_FIFO_blk[2] | proc_45_TLF_FIFO_blk[2] | proc_45_input_sync_blk[2] | proc_45_output_sync_blk[2]);
    assign proc_45_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_7_x0_U0.fifo_B_PE_3_7_x0158_blk_n);
    assign proc_45_data_PIPO_blk[3] = 1'b0;
    assign proc_45_start_FIFO_blk[3] = 1'b0;
    assign proc_45_TLF_FIFO_blk[3] = 1'b0;
    assign proc_45_input_sync_blk[3] = 1'b0;
    assign proc_45_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_45[3] = dl_detect_out ? proc_dep_vld_vec_45_reg[3] : (proc_45_data_FIFO_blk[3] | proc_45_data_PIPO_blk[3] | proc_45_start_FIFO_blk[3] | proc_45_TLF_FIFO_blk[3] | proc_45_input_sync_blk[3] | proc_45_output_sync_blk[3]);
    assign proc_45_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_2_7_x0_U0.fifo_C_drain_PE_2_7_x0222_blk_n);
    assign proc_45_data_PIPO_blk[4] = 1'b0;
    assign proc_45_start_FIFO_blk[4] = 1'b0;
    assign proc_45_TLF_FIFO_blk[4] = 1'b0;
    assign proc_45_input_sync_blk[4] = 1'b0;
    assign proc_45_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_45[4] = dl_detect_out ? proc_dep_vld_vec_45_reg[4] : (proc_45_data_FIFO_blk[4] | proc_45_data_PIPO_blk[4] | proc_45_start_FIFO_blk[4] | proc_45_TLF_FIFO_blk[4] | proc_45_input_sync_blk[4] | proc_45_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_45_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_45_reg <= proc_dep_vld_vec_45;
        end
    end
    assign in_chan_dep_vld_vec_45[0] = dep_chan_vld_37_45;
    assign in_chan_dep_data_vec_45[351 : 0] = dep_chan_data_37_45;
    assign token_in_vec_45[0] = token_37_45;
    assign in_chan_dep_vld_vec_45[1] = dep_chan_vld_44_45;
    assign in_chan_dep_data_vec_45[703 : 352] = dep_chan_data_44_45;
    assign token_in_vec_45[1] = token_44_45;
    assign in_chan_dep_vld_vec_45[2] = dep_chan_vld_53_45;
    assign in_chan_dep_data_vec_45[1055 : 704] = dep_chan_data_53_45;
    assign token_in_vec_45[2] = token_53_45;
    assign in_chan_dep_vld_vec_45[3] = dep_chan_vld_88_45;
    assign in_chan_dep_data_vec_45[1407 : 1056] = dep_chan_data_88_45;
    assign token_in_vec_45[3] = token_88_45;
    assign in_chan_dep_vld_vec_45[4] = dep_chan_vld_163_45;
    assign in_chan_dep_data_vec_45[1759 : 1408] = dep_chan_data_163_45;
    assign token_in_vec_45[4] = token_163_45;
    assign dep_chan_vld_45_44 = out_chan_dep_vld_vec_45[0];
    assign dep_chan_data_45_44 = out_chan_dep_data_45;
    assign token_45_44 = token_out_vec_45[0];
    assign dep_chan_vld_45_88 = out_chan_dep_vld_vec_45[1];
    assign dep_chan_data_45_88 = out_chan_dep_data_45;
    assign token_45_88 = token_out_vec_45[1];
    assign dep_chan_vld_45_37 = out_chan_dep_vld_vec_45[2];
    assign dep_chan_data_45_37 = out_chan_dep_data_45;
    assign token_45_37 = token_out_vec_45[2];
    assign dep_chan_vld_45_53 = out_chan_dep_vld_vec_45[3];
    assign dep_chan_data_45_53 = out_chan_dep_data_45;
    assign token_45_53 = token_out_vec_45[3];
    assign dep_chan_vld_45_163 = out_chan_dep_vld_vec_45[4];
    assign dep_chan_data_45_163 = out_chan_dep_data_45;
    assign token_45_163 = token_out_vec_45[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_3_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 46, 5, 5) top_hls_deadlock_detect_unit_46 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_46),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_46),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_46),
        .token_in_vec(token_in_vec_46),
        .dl_detect_in(dl_detect_out),
        .origin(origin[46]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_46),
        .out_chan_dep_data(out_chan_dep_data_46),
        .token_out_vec(token_out_vec_46),
        .dl_detect_out(dl_in_vec[46]));

    assign proc_46_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_0_x047_blk_n);
    assign proc_46_data_PIPO_blk[0] = 1'b0;
    assign proc_46_start_FIFO_blk[0] = 1'b0;
    assign proc_46_TLF_FIFO_blk[0] = 1'b0;
    assign proc_46_input_sync_blk[0] = 1'b0;
    assign proc_46_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_46[0] = dl_detect_out ? proc_dep_vld_vec_46_reg[0] : (proc_46_data_FIFO_blk[0] | proc_46_data_PIPO_blk[0] | proc_46_start_FIFO_blk[0] | proc_46_TLF_FIFO_blk[0] | proc_46_input_sync_blk[0] | proc_46_output_sync_blk[0]);
    assign proc_46_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_1_x048_blk_n);
    assign proc_46_data_PIPO_blk[1] = 1'b0;
    assign proc_46_start_FIFO_blk[1] = 1'b0;
    assign proc_46_TLF_FIFO_blk[1] = 1'b0;
    assign proc_46_input_sync_blk[1] = 1'b0;
    assign proc_46_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_46[1] = dl_detect_out ? proc_dep_vld_vec_46_reg[1] : (proc_46_data_FIFO_blk[1] | proc_46_data_PIPO_blk[1] | proc_46_start_FIFO_blk[1] | proc_46_TLF_FIFO_blk[1] | proc_46_input_sync_blk[1] | proc_46_output_sync_blk[1]);
    assign proc_46_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_0_x0_U0.fifo_B_PE_3_0_x095_blk_n);
    assign proc_46_data_PIPO_blk[2] = 1'b0;
    assign proc_46_start_FIFO_blk[2] = 1'b0;
    assign proc_46_TLF_FIFO_blk[2] = 1'b0;
    assign proc_46_input_sync_blk[2] = 1'b0;
    assign proc_46_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_46[2] = dl_detect_out ? proc_dep_vld_vec_46_reg[2] : (proc_46_data_FIFO_blk[2] | proc_46_data_PIPO_blk[2] | proc_46_start_FIFO_blk[2] | proc_46_TLF_FIFO_blk[2] | proc_46_input_sync_blk[2] | proc_46_output_sync_blk[2]);
    assign proc_46_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_0_x0_U0.fifo_B_PE_4_0_x096_blk_n);
    assign proc_46_data_PIPO_blk[3] = 1'b0;
    assign proc_46_start_FIFO_blk[3] = 1'b0;
    assign proc_46_TLF_FIFO_blk[3] = 1'b0;
    assign proc_46_input_sync_blk[3] = 1'b0;
    assign proc_46_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_46[3] = dl_detect_out ? proc_dep_vld_vec_46_reg[3] : (proc_46_data_FIFO_blk[3] | proc_46_data_PIPO_blk[3] | proc_46_start_FIFO_blk[3] | proc_46_TLF_FIFO_blk[3] | proc_46_input_sync_blk[3] | proc_46_output_sync_blk[3]);
    assign proc_46_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_0_x0_U0.fifo_C_drain_PE_3_0_x0167_blk_n);
    assign proc_46_data_PIPO_blk[4] = 1'b0;
    assign proc_46_start_FIFO_blk[4] = 1'b0;
    assign proc_46_TLF_FIFO_blk[4] = 1'b0;
    assign proc_46_input_sync_blk[4] = 1'b0;
    assign proc_46_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_46[4] = dl_detect_out ? proc_dep_vld_vec_46_reg[4] : (proc_46_data_FIFO_blk[4] | proc_46_data_PIPO_blk[4] | proc_46_start_FIFO_blk[4] | proc_46_TLF_FIFO_blk[4] | proc_46_input_sync_blk[4] | proc_46_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_46_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_46_reg <= proc_dep_vld_vec_46;
        end
    end
    assign in_chan_dep_vld_vec_46[0] = dep_chan_vld_7_46;
    assign in_chan_dep_data_vec_46[351 : 0] = dep_chan_data_7_46;
    assign token_in_vec_46[0] = token_7_46;
    assign in_chan_dep_vld_vec_46[1] = dep_chan_vld_38_46;
    assign in_chan_dep_data_vec_46[703 : 352] = dep_chan_data_38_46;
    assign token_in_vec_46[1] = token_38_46;
    assign in_chan_dep_vld_vec_46[2] = dep_chan_vld_47_46;
    assign in_chan_dep_data_vec_46[1055 : 704] = dep_chan_data_47_46;
    assign token_in_vec_46[2] = token_47_46;
    assign in_chan_dep_vld_vec_46[3] = dep_chan_vld_54_46;
    assign in_chan_dep_data_vec_46[1407 : 1056] = dep_chan_data_54_46;
    assign token_in_vec_46[3] = token_54_46;
    assign in_chan_dep_vld_vec_46[4] = dep_chan_vld_106_46;
    assign in_chan_dep_data_vec_46[1759 : 1408] = dep_chan_data_106_46;
    assign token_in_vec_46[4] = token_106_46;
    assign dep_chan_vld_46_7 = out_chan_dep_vld_vec_46[0];
    assign dep_chan_data_46_7 = out_chan_dep_data_46;
    assign token_46_7 = token_out_vec_46[0];
    assign dep_chan_vld_46_47 = out_chan_dep_vld_vec_46[1];
    assign dep_chan_data_46_47 = out_chan_dep_data_46;
    assign token_46_47 = token_out_vec_46[1];
    assign dep_chan_vld_46_38 = out_chan_dep_vld_vec_46[2];
    assign dep_chan_data_46_38 = out_chan_dep_data_46;
    assign token_46_38 = token_out_vec_46[2];
    assign dep_chan_vld_46_54 = out_chan_dep_vld_vec_46[3];
    assign dep_chan_data_46_54 = out_chan_dep_data_46;
    assign token_46_54 = token_out_vec_46[3];
    assign dep_chan_vld_46_106 = out_chan_dep_vld_vec_46[4];
    assign dep_chan_data_46_106 = out_chan_dep_data_46;
    assign token_46_106 = token_out_vec_46[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_3_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 47, 5, 5) top_hls_deadlock_detect_unit_47 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_47),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_47),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_47),
        .token_in_vec(token_in_vec_47),
        .dl_detect_in(dl_detect_out),
        .origin(origin[47]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_47),
        .out_chan_dep_data(out_chan_dep_data_47),
        .token_out_vec(token_out_vec_47),
        .dl_detect_out(dl_in_vec[47]));

    assign proc_47_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_1_x048_blk_n);
    assign proc_47_data_PIPO_blk[0] = 1'b0;
    assign proc_47_start_FIFO_blk[0] = 1'b0;
    assign proc_47_TLF_FIFO_blk[0] = 1'b0;
    assign proc_47_input_sync_blk[0] = 1'b0;
    assign proc_47_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_47[0] = dl_detect_out ? proc_dep_vld_vec_47_reg[0] : (proc_47_data_FIFO_blk[0] | proc_47_data_PIPO_blk[0] | proc_47_start_FIFO_blk[0] | proc_47_TLF_FIFO_blk[0] | proc_47_input_sync_blk[0] | proc_47_output_sync_blk[0]);
    assign proc_47_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_2_x049_blk_n);
    assign proc_47_data_PIPO_blk[1] = 1'b0;
    assign proc_47_start_FIFO_blk[1] = 1'b0;
    assign proc_47_TLF_FIFO_blk[1] = 1'b0;
    assign proc_47_input_sync_blk[1] = 1'b0;
    assign proc_47_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_47[1] = dl_detect_out ? proc_dep_vld_vec_47_reg[1] : (proc_47_data_FIFO_blk[1] | proc_47_data_PIPO_blk[1] | proc_47_start_FIFO_blk[1] | proc_47_TLF_FIFO_blk[1] | proc_47_input_sync_blk[1] | proc_47_output_sync_blk[1]);
    assign proc_47_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_1_x0_U0.fifo_B_PE_3_1_x0104_blk_n);
    assign proc_47_data_PIPO_blk[2] = 1'b0;
    assign proc_47_start_FIFO_blk[2] = 1'b0;
    assign proc_47_TLF_FIFO_blk[2] = 1'b0;
    assign proc_47_input_sync_blk[2] = 1'b0;
    assign proc_47_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_47[2] = dl_detect_out ? proc_dep_vld_vec_47_reg[2] : (proc_47_data_FIFO_blk[2] | proc_47_data_PIPO_blk[2] | proc_47_start_FIFO_blk[2] | proc_47_TLF_FIFO_blk[2] | proc_47_input_sync_blk[2] | proc_47_output_sync_blk[2]);
    assign proc_47_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_1_x0_U0.fifo_B_PE_4_1_x0105_blk_n);
    assign proc_47_data_PIPO_blk[3] = 1'b0;
    assign proc_47_start_FIFO_blk[3] = 1'b0;
    assign proc_47_TLF_FIFO_blk[3] = 1'b0;
    assign proc_47_input_sync_blk[3] = 1'b0;
    assign proc_47_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_47[3] = dl_detect_out ? proc_dep_vld_vec_47_reg[3] : (proc_47_data_FIFO_blk[3] | proc_47_data_PIPO_blk[3] | proc_47_start_FIFO_blk[3] | proc_47_TLF_FIFO_blk[3] | proc_47_input_sync_blk[3] | proc_47_output_sync_blk[3]);
    assign proc_47_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_1_x0_U0.fifo_C_drain_PE_3_1_x0175_blk_n);
    assign proc_47_data_PIPO_blk[4] = 1'b0;
    assign proc_47_start_FIFO_blk[4] = 1'b0;
    assign proc_47_TLF_FIFO_blk[4] = 1'b0;
    assign proc_47_input_sync_blk[4] = 1'b0;
    assign proc_47_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_47[4] = dl_detect_out ? proc_dep_vld_vec_47_reg[4] : (proc_47_data_FIFO_blk[4] | proc_47_data_PIPO_blk[4] | proc_47_start_FIFO_blk[4] | proc_47_TLF_FIFO_blk[4] | proc_47_input_sync_blk[4] | proc_47_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_47_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_47_reg <= proc_dep_vld_vec_47;
        end
    end
    assign in_chan_dep_vld_vec_47[0] = dep_chan_vld_39_47;
    assign in_chan_dep_data_vec_47[351 : 0] = dep_chan_data_39_47;
    assign token_in_vec_47[0] = token_39_47;
    assign in_chan_dep_vld_vec_47[1] = dep_chan_vld_46_47;
    assign in_chan_dep_data_vec_47[703 : 352] = dep_chan_data_46_47;
    assign token_in_vec_47[1] = token_46_47;
    assign in_chan_dep_vld_vec_47[2] = dep_chan_vld_48_47;
    assign in_chan_dep_data_vec_47[1055 : 704] = dep_chan_data_48_47;
    assign token_in_vec_47[2] = token_48_47;
    assign in_chan_dep_vld_vec_47[3] = dep_chan_vld_55_47;
    assign in_chan_dep_data_vec_47[1407 : 1056] = dep_chan_data_55_47;
    assign token_in_vec_47[3] = token_55_47;
    assign in_chan_dep_vld_vec_47[4] = dep_chan_vld_114_47;
    assign in_chan_dep_data_vec_47[1759 : 1408] = dep_chan_data_114_47;
    assign token_in_vec_47[4] = token_114_47;
    assign dep_chan_vld_47_46 = out_chan_dep_vld_vec_47[0];
    assign dep_chan_data_47_46 = out_chan_dep_data_47;
    assign token_47_46 = token_out_vec_47[0];
    assign dep_chan_vld_47_48 = out_chan_dep_vld_vec_47[1];
    assign dep_chan_data_47_48 = out_chan_dep_data_47;
    assign token_47_48 = token_out_vec_47[1];
    assign dep_chan_vld_47_39 = out_chan_dep_vld_vec_47[2];
    assign dep_chan_data_47_39 = out_chan_dep_data_47;
    assign token_47_39 = token_out_vec_47[2];
    assign dep_chan_vld_47_55 = out_chan_dep_vld_vec_47[3];
    assign dep_chan_data_47_55 = out_chan_dep_data_47;
    assign token_47_55 = token_out_vec_47[3];
    assign dep_chan_vld_47_114 = out_chan_dep_vld_vec_47[4];
    assign dep_chan_data_47_114 = out_chan_dep_data_47;
    assign token_47_114 = token_out_vec_47[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_3_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 48, 5, 5) top_hls_deadlock_detect_unit_48 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_48),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_48),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_48),
        .token_in_vec(token_in_vec_48),
        .dl_detect_in(dl_detect_out),
        .origin(origin[48]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_48),
        .out_chan_dep_data(out_chan_dep_data_48),
        .token_out_vec(token_out_vec_48),
        .dl_detect_out(dl_in_vec[48]));

    assign proc_48_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_2_x0_U0.fifo_A_PE_3_2_x049_blk_n);
    assign proc_48_data_PIPO_blk[0] = 1'b0;
    assign proc_48_start_FIFO_blk[0] = 1'b0;
    assign proc_48_TLF_FIFO_blk[0] = 1'b0;
    assign proc_48_input_sync_blk[0] = 1'b0;
    assign proc_48_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_48[0] = dl_detect_out ? proc_dep_vld_vec_48_reg[0] : (proc_48_data_FIFO_blk[0] | proc_48_data_PIPO_blk[0] | proc_48_start_FIFO_blk[0] | proc_48_TLF_FIFO_blk[0] | proc_48_input_sync_blk[0] | proc_48_output_sync_blk[0]);
    assign proc_48_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_2_x0_U0.fifo_A_PE_3_3_x050_blk_n);
    assign proc_48_data_PIPO_blk[1] = 1'b0;
    assign proc_48_start_FIFO_blk[1] = 1'b0;
    assign proc_48_TLF_FIFO_blk[1] = 1'b0;
    assign proc_48_input_sync_blk[1] = 1'b0;
    assign proc_48_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_48[1] = dl_detect_out ? proc_dep_vld_vec_48_reg[1] : (proc_48_data_FIFO_blk[1] | proc_48_data_PIPO_blk[1] | proc_48_start_FIFO_blk[1] | proc_48_TLF_FIFO_blk[1] | proc_48_input_sync_blk[1] | proc_48_output_sync_blk[1]);
    assign proc_48_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_2_x0_U0.fifo_B_PE_3_2_x0113_blk_n);
    assign proc_48_data_PIPO_blk[2] = 1'b0;
    assign proc_48_start_FIFO_blk[2] = 1'b0;
    assign proc_48_TLF_FIFO_blk[2] = 1'b0;
    assign proc_48_input_sync_blk[2] = 1'b0;
    assign proc_48_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_48[2] = dl_detect_out ? proc_dep_vld_vec_48_reg[2] : (proc_48_data_FIFO_blk[2] | proc_48_data_PIPO_blk[2] | proc_48_start_FIFO_blk[2] | proc_48_TLF_FIFO_blk[2] | proc_48_input_sync_blk[2] | proc_48_output_sync_blk[2]);
    assign proc_48_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_2_x0_U0.fifo_B_PE_4_2_x0114_blk_n);
    assign proc_48_data_PIPO_blk[3] = 1'b0;
    assign proc_48_start_FIFO_blk[3] = 1'b0;
    assign proc_48_TLF_FIFO_blk[3] = 1'b0;
    assign proc_48_input_sync_blk[3] = 1'b0;
    assign proc_48_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_48[3] = dl_detect_out ? proc_dep_vld_vec_48_reg[3] : (proc_48_data_FIFO_blk[3] | proc_48_data_PIPO_blk[3] | proc_48_start_FIFO_blk[3] | proc_48_TLF_FIFO_blk[3] | proc_48_input_sync_blk[3] | proc_48_output_sync_blk[3]);
    assign proc_48_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_2_x0_U0.fifo_C_drain_PE_3_2_x0183_blk_n);
    assign proc_48_data_PIPO_blk[4] = 1'b0;
    assign proc_48_start_FIFO_blk[4] = 1'b0;
    assign proc_48_TLF_FIFO_blk[4] = 1'b0;
    assign proc_48_input_sync_blk[4] = 1'b0;
    assign proc_48_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_48[4] = dl_detect_out ? proc_dep_vld_vec_48_reg[4] : (proc_48_data_FIFO_blk[4] | proc_48_data_PIPO_blk[4] | proc_48_start_FIFO_blk[4] | proc_48_TLF_FIFO_blk[4] | proc_48_input_sync_blk[4] | proc_48_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_48_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_48_reg <= proc_dep_vld_vec_48;
        end
    end
    assign in_chan_dep_vld_vec_48[0] = dep_chan_vld_40_48;
    assign in_chan_dep_data_vec_48[351 : 0] = dep_chan_data_40_48;
    assign token_in_vec_48[0] = token_40_48;
    assign in_chan_dep_vld_vec_48[1] = dep_chan_vld_47_48;
    assign in_chan_dep_data_vec_48[703 : 352] = dep_chan_data_47_48;
    assign token_in_vec_48[1] = token_47_48;
    assign in_chan_dep_vld_vec_48[2] = dep_chan_vld_49_48;
    assign in_chan_dep_data_vec_48[1055 : 704] = dep_chan_data_49_48;
    assign token_in_vec_48[2] = token_49_48;
    assign in_chan_dep_vld_vec_48[3] = dep_chan_vld_56_48;
    assign in_chan_dep_data_vec_48[1407 : 1056] = dep_chan_data_56_48;
    assign token_in_vec_48[3] = token_56_48;
    assign in_chan_dep_vld_vec_48[4] = dep_chan_vld_122_48;
    assign in_chan_dep_data_vec_48[1759 : 1408] = dep_chan_data_122_48;
    assign token_in_vec_48[4] = token_122_48;
    assign dep_chan_vld_48_47 = out_chan_dep_vld_vec_48[0];
    assign dep_chan_data_48_47 = out_chan_dep_data_48;
    assign token_48_47 = token_out_vec_48[0];
    assign dep_chan_vld_48_49 = out_chan_dep_vld_vec_48[1];
    assign dep_chan_data_48_49 = out_chan_dep_data_48;
    assign token_48_49 = token_out_vec_48[1];
    assign dep_chan_vld_48_40 = out_chan_dep_vld_vec_48[2];
    assign dep_chan_data_48_40 = out_chan_dep_data_48;
    assign token_48_40 = token_out_vec_48[2];
    assign dep_chan_vld_48_56 = out_chan_dep_vld_vec_48[3];
    assign dep_chan_data_48_56 = out_chan_dep_data_48;
    assign token_48_56 = token_out_vec_48[3];
    assign dep_chan_vld_48_122 = out_chan_dep_vld_vec_48[4];
    assign dep_chan_data_48_122 = out_chan_dep_data_48;
    assign token_48_122 = token_out_vec_48[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_3_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 49, 5, 5) top_hls_deadlock_detect_unit_49 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_49),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_49),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_49),
        .token_in_vec(token_in_vec_49),
        .dl_detect_in(dl_detect_out),
        .origin(origin[49]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_49),
        .out_chan_dep_data(out_chan_dep_data_49),
        .token_out_vec(token_out_vec_49),
        .dl_detect_out(dl_in_vec[49]));

    assign proc_49_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_3_x0_U0.fifo_A_PE_3_3_x050_blk_n);
    assign proc_49_data_PIPO_blk[0] = 1'b0;
    assign proc_49_start_FIFO_blk[0] = 1'b0;
    assign proc_49_TLF_FIFO_blk[0] = 1'b0;
    assign proc_49_input_sync_blk[0] = 1'b0;
    assign proc_49_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_49[0] = dl_detect_out ? proc_dep_vld_vec_49_reg[0] : (proc_49_data_FIFO_blk[0] | proc_49_data_PIPO_blk[0] | proc_49_start_FIFO_blk[0] | proc_49_TLF_FIFO_blk[0] | proc_49_input_sync_blk[0] | proc_49_output_sync_blk[0]);
    assign proc_49_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_3_x0_U0.fifo_A_PE_3_4_x051_blk_n);
    assign proc_49_data_PIPO_blk[1] = 1'b0;
    assign proc_49_start_FIFO_blk[1] = 1'b0;
    assign proc_49_TLF_FIFO_blk[1] = 1'b0;
    assign proc_49_input_sync_blk[1] = 1'b0;
    assign proc_49_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_49[1] = dl_detect_out ? proc_dep_vld_vec_49_reg[1] : (proc_49_data_FIFO_blk[1] | proc_49_data_PIPO_blk[1] | proc_49_start_FIFO_blk[1] | proc_49_TLF_FIFO_blk[1] | proc_49_input_sync_blk[1] | proc_49_output_sync_blk[1]);
    assign proc_49_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_3_x0_U0.fifo_B_PE_3_3_x0122_blk_n);
    assign proc_49_data_PIPO_blk[2] = 1'b0;
    assign proc_49_start_FIFO_blk[2] = 1'b0;
    assign proc_49_TLF_FIFO_blk[2] = 1'b0;
    assign proc_49_input_sync_blk[2] = 1'b0;
    assign proc_49_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_49[2] = dl_detect_out ? proc_dep_vld_vec_49_reg[2] : (proc_49_data_FIFO_blk[2] | proc_49_data_PIPO_blk[2] | proc_49_start_FIFO_blk[2] | proc_49_TLF_FIFO_blk[2] | proc_49_input_sync_blk[2] | proc_49_output_sync_blk[2]);
    assign proc_49_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_3_x0_U0.fifo_B_PE_4_3_x0123_blk_n);
    assign proc_49_data_PIPO_blk[3] = 1'b0;
    assign proc_49_start_FIFO_blk[3] = 1'b0;
    assign proc_49_TLF_FIFO_blk[3] = 1'b0;
    assign proc_49_input_sync_blk[3] = 1'b0;
    assign proc_49_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_49[3] = dl_detect_out ? proc_dep_vld_vec_49_reg[3] : (proc_49_data_FIFO_blk[3] | proc_49_data_PIPO_blk[3] | proc_49_start_FIFO_blk[3] | proc_49_TLF_FIFO_blk[3] | proc_49_input_sync_blk[3] | proc_49_output_sync_blk[3]);
    assign proc_49_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_3_x0_U0.fifo_C_drain_PE_3_3_x0191_blk_n);
    assign proc_49_data_PIPO_blk[4] = 1'b0;
    assign proc_49_start_FIFO_blk[4] = 1'b0;
    assign proc_49_TLF_FIFO_blk[4] = 1'b0;
    assign proc_49_input_sync_blk[4] = 1'b0;
    assign proc_49_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_49[4] = dl_detect_out ? proc_dep_vld_vec_49_reg[4] : (proc_49_data_FIFO_blk[4] | proc_49_data_PIPO_blk[4] | proc_49_start_FIFO_blk[4] | proc_49_TLF_FIFO_blk[4] | proc_49_input_sync_blk[4] | proc_49_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_49_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_49_reg <= proc_dep_vld_vec_49;
        end
    end
    assign in_chan_dep_vld_vec_49[0] = dep_chan_vld_41_49;
    assign in_chan_dep_data_vec_49[351 : 0] = dep_chan_data_41_49;
    assign token_in_vec_49[0] = token_41_49;
    assign in_chan_dep_vld_vec_49[1] = dep_chan_vld_48_49;
    assign in_chan_dep_data_vec_49[703 : 352] = dep_chan_data_48_49;
    assign token_in_vec_49[1] = token_48_49;
    assign in_chan_dep_vld_vec_49[2] = dep_chan_vld_50_49;
    assign in_chan_dep_data_vec_49[1055 : 704] = dep_chan_data_50_49;
    assign token_in_vec_49[2] = token_50_49;
    assign in_chan_dep_vld_vec_49[3] = dep_chan_vld_57_49;
    assign in_chan_dep_data_vec_49[1407 : 1056] = dep_chan_data_57_49;
    assign token_in_vec_49[3] = token_57_49;
    assign in_chan_dep_vld_vec_49[4] = dep_chan_vld_130_49;
    assign in_chan_dep_data_vec_49[1759 : 1408] = dep_chan_data_130_49;
    assign token_in_vec_49[4] = token_130_49;
    assign dep_chan_vld_49_48 = out_chan_dep_vld_vec_49[0];
    assign dep_chan_data_49_48 = out_chan_dep_data_49;
    assign token_49_48 = token_out_vec_49[0];
    assign dep_chan_vld_49_50 = out_chan_dep_vld_vec_49[1];
    assign dep_chan_data_49_50 = out_chan_dep_data_49;
    assign token_49_50 = token_out_vec_49[1];
    assign dep_chan_vld_49_41 = out_chan_dep_vld_vec_49[2];
    assign dep_chan_data_49_41 = out_chan_dep_data_49;
    assign token_49_41 = token_out_vec_49[2];
    assign dep_chan_vld_49_57 = out_chan_dep_vld_vec_49[3];
    assign dep_chan_data_49_57 = out_chan_dep_data_49;
    assign token_49_57 = token_out_vec_49[3];
    assign dep_chan_vld_49_130 = out_chan_dep_vld_vec_49[4];
    assign dep_chan_data_49_130 = out_chan_dep_data_49;
    assign token_49_130 = token_out_vec_49[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_3_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 50, 5, 5) top_hls_deadlock_detect_unit_50 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_50),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_50),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_50),
        .token_in_vec(token_in_vec_50),
        .dl_detect_in(dl_detect_out),
        .origin(origin[50]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_50),
        .out_chan_dep_data(out_chan_dep_data_50),
        .token_out_vec(token_out_vec_50),
        .dl_detect_out(dl_in_vec[50]));

    assign proc_50_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_4_x0_U0.fifo_A_PE_3_4_x051_blk_n);
    assign proc_50_data_PIPO_blk[0] = 1'b0;
    assign proc_50_start_FIFO_blk[0] = 1'b0;
    assign proc_50_TLF_FIFO_blk[0] = 1'b0;
    assign proc_50_input_sync_blk[0] = 1'b0;
    assign proc_50_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_50[0] = dl_detect_out ? proc_dep_vld_vec_50_reg[0] : (proc_50_data_FIFO_blk[0] | proc_50_data_PIPO_blk[0] | proc_50_start_FIFO_blk[0] | proc_50_TLF_FIFO_blk[0] | proc_50_input_sync_blk[0] | proc_50_output_sync_blk[0]);
    assign proc_50_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_4_x0_U0.fifo_A_PE_3_5_x052_blk_n);
    assign proc_50_data_PIPO_blk[1] = 1'b0;
    assign proc_50_start_FIFO_blk[1] = 1'b0;
    assign proc_50_TLF_FIFO_blk[1] = 1'b0;
    assign proc_50_input_sync_blk[1] = 1'b0;
    assign proc_50_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_50[1] = dl_detect_out ? proc_dep_vld_vec_50_reg[1] : (proc_50_data_FIFO_blk[1] | proc_50_data_PIPO_blk[1] | proc_50_start_FIFO_blk[1] | proc_50_TLF_FIFO_blk[1] | proc_50_input_sync_blk[1] | proc_50_output_sync_blk[1]);
    assign proc_50_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_4_x0_U0.fifo_B_PE_3_4_x0131_blk_n);
    assign proc_50_data_PIPO_blk[2] = 1'b0;
    assign proc_50_start_FIFO_blk[2] = 1'b0;
    assign proc_50_TLF_FIFO_blk[2] = 1'b0;
    assign proc_50_input_sync_blk[2] = 1'b0;
    assign proc_50_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_50[2] = dl_detect_out ? proc_dep_vld_vec_50_reg[2] : (proc_50_data_FIFO_blk[2] | proc_50_data_PIPO_blk[2] | proc_50_start_FIFO_blk[2] | proc_50_TLF_FIFO_blk[2] | proc_50_input_sync_blk[2] | proc_50_output_sync_blk[2]);
    assign proc_50_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_4_x0_U0.fifo_B_PE_4_4_x0132_blk_n);
    assign proc_50_data_PIPO_blk[3] = 1'b0;
    assign proc_50_start_FIFO_blk[3] = 1'b0;
    assign proc_50_TLF_FIFO_blk[3] = 1'b0;
    assign proc_50_input_sync_blk[3] = 1'b0;
    assign proc_50_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_50[3] = dl_detect_out ? proc_dep_vld_vec_50_reg[3] : (proc_50_data_FIFO_blk[3] | proc_50_data_PIPO_blk[3] | proc_50_start_FIFO_blk[3] | proc_50_TLF_FIFO_blk[3] | proc_50_input_sync_blk[3] | proc_50_output_sync_blk[3]);
    assign proc_50_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_4_x0_U0.fifo_C_drain_PE_3_4_x0199_blk_n);
    assign proc_50_data_PIPO_blk[4] = 1'b0;
    assign proc_50_start_FIFO_blk[4] = 1'b0;
    assign proc_50_TLF_FIFO_blk[4] = 1'b0;
    assign proc_50_input_sync_blk[4] = 1'b0;
    assign proc_50_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_50[4] = dl_detect_out ? proc_dep_vld_vec_50_reg[4] : (proc_50_data_FIFO_blk[4] | proc_50_data_PIPO_blk[4] | proc_50_start_FIFO_blk[4] | proc_50_TLF_FIFO_blk[4] | proc_50_input_sync_blk[4] | proc_50_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_50_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_50_reg <= proc_dep_vld_vec_50;
        end
    end
    assign in_chan_dep_vld_vec_50[0] = dep_chan_vld_42_50;
    assign in_chan_dep_data_vec_50[351 : 0] = dep_chan_data_42_50;
    assign token_in_vec_50[0] = token_42_50;
    assign in_chan_dep_vld_vec_50[1] = dep_chan_vld_49_50;
    assign in_chan_dep_data_vec_50[703 : 352] = dep_chan_data_49_50;
    assign token_in_vec_50[1] = token_49_50;
    assign in_chan_dep_vld_vec_50[2] = dep_chan_vld_51_50;
    assign in_chan_dep_data_vec_50[1055 : 704] = dep_chan_data_51_50;
    assign token_in_vec_50[2] = token_51_50;
    assign in_chan_dep_vld_vec_50[3] = dep_chan_vld_58_50;
    assign in_chan_dep_data_vec_50[1407 : 1056] = dep_chan_data_58_50;
    assign token_in_vec_50[3] = token_58_50;
    assign in_chan_dep_vld_vec_50[4] = dep_chan_vld_138_50;
    assign in_chan_dep_data_vec_50[1759 : 1408] = dep_chan_data_138_50;
    assign token_in_vec_50[4] = token_138_50;
    assign dep_chan_vld_50_49 = out_chan_dep_vld_vec_50[0];
    assign dep_chan_data_50_49 = out_chan_dep_data_50;
    assign token_50_49 = token_out_vec_50[0];
    assign dep_chan_vld_50_51 = out_chan_dep_vld_vec_50[1];
    assign dep_chan_data_50_51 = out_chan_dep_data_50;
    assign token_50_51 = token_out_vec_50[1];
    assign dep_chan_vld_50_42 = out_chan_dep_vld_vec_50[2];
    assign dep_chan_data_50_42 = out_chan_dep_data_50;
    assign token_50_42 = token_out_vec_50[2];
    assign dep_chan_vld_50_58 = out_chan_dep_vld_vec_50[3];
    assign dep_chan_data_50_58 = out_chan_dep_data_50;
    assign token_50_58 = token_out_vec_50[3];
    assign dep_chan_vld_50_138 = out_chan_dep_vld_vec_50[4];
    assign dep_chan_data_50_138 = out_chan_dep_data_50;
    assign token_50_138 = token_out_vec_50[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_3_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 51, 5, 5) top_hls_deadlock_detect_unit_51 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_51),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_51),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_51),
        .token_in_vec(token_in_vec_51),
        .dl_detect_in(dl_detect_out),
        .origin(origin[51]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_51),
        .out_chan_dep_data(out_chan_dep_data_51),
        .token_out_vec(token_out_vec_51),
        .dl_detect_out(dl_in_vec[51]));

    assign proc_51_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_5_x0_U0.fifo_A_PE_3_5_x052_blk_n);
    assign proc_51_data_PIPO_blk[0] = 1'b0;
    assign proc_51_start_FIFO_blk[0] = 1'b0;
    assign proc_51_TLF_FIFO_blk[0] = 1'b0;
    assign proc_51_input_sync_blk[0] = 1'b0;
    assign proc_51_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_51[0] = dl_detect_out ? proc_dep_vld_vec_51_reg[0] : (proc_51_data_FIFO_blk[0] | proc_51_data_PIPO_blk[0] | proc_51_start_FIFO_blk[0] | proc_51_TLF_FIFO_blk[0] | proc_51_input_sync_blk[0] | proc_51_output_sync_blk[0]);
    assign proc_51_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_5_x0_U0.fifo_A_PE_3_6_x053_blk_n);
    assign proc_51_data_PIPO_blk[1] = 1'b0;
    assign proc_51_start_FIFO_blk[1] = 1'b0;
    assign proc_51_TLF_FIFO_blk[1] = 1'b0;
    assign proc_51_input_sync_blk[1] = 1'b0;
    assign proc_51_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_51[1] = dl_detect_out ? proc_dep_vld_vec_51_reg[1] : (proc_51_data_FIFO_blk[1] | proc_51_data_PIPO_blk[1] | proc_51_start_FIFO_blk[1] | proc_51_TLF_FIFO_blk[1] | proc_51_input_sync_blk[1] | proc_51_output_sync_blk[1]);
    assign proc_51_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_5_x0_U0.fifo_B_PE_3_5_x0140_blk_n);
    assign proc_51_data_PIPO_blk[2] = 1'b0;
    assign proc_51_start_FIFO_blk[2] = 1'b0;
    assign proc_51_TLF_FIFO_blk[2] = 1'b0;
    assign proc_51_input_sync_blk[2] = 1'b0;
    assign proc_51_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_51[2] = dl_detect_out ? proc_dep_vld_vec_51_reg[2] : (proc_51_data_FIFO_blk[2] | proc_51_data_PIPO_blk[2] | proc_51_start_FIFO_blk[2] | proc_51_TLF_FIFO_blk[2] | proc_51_input_sync_blk[2] | proc_51_output_sync_blk[2]);
    assign proc_51_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_5_x0_U0.fifo_B_PE_4_5_x0141_blk_n);
    assign proc_51_data_PIPO_blk[3] = 1'b0;
    assign proc_51_start_FIFO_blk[3] = 1'b0;
    assign proc_51_TLF_FIFO_blk[3] = 1'b0;
    assign proc_51_input_sync_blk[3] = 1'b0;
    assign proc_51_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_51[3] = dl_detect_out ? proc_dep_vld_vec_51_reg[3] : (proc_51_data_FIFO_blk[3] | proc_51_data_PIPO_blk[3] | proc_51_start_FIFO_blk[3] | proc_51_TLF_FIFO_blk[3] | proc_51_input_sync_blk[3] | proc_51_output_sync_blk[3]);
    assign proc_51_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_5_x0_U0.fifo_C_drain_PE_3_5_x0207_blk_n);
    assign proc_51_data_PIPO_blk[4] = 1'b0;
    assign proc_51_start_FIFO_blk[4] = 1'b0;
    assign proc_51_TLF_FIFO_blk[4] = 1'b0;
    assign proc_51_input_sync_blk[4] = 1'b0;
    assign proc_51_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_51[4] = dl_detect_out ? proc_dep_vld_vec_51_reg[4] : (proc_51_data_FIFO_blk[4] | proc_51_data_PIPO_blk[4] | proc_51_start_FIFO_blk[4] | proc_51_TLF_FIFO_blk[4] | proc_51_input_sync_blk[4] | proc_51_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_51_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_51_reg <= proc_dep_vld_vec_51;
        end
    end
    assign in_chan_dep_vld_vec_51[0] = dep_chan_vld_43_51;
    assign in_chan_dep_data_vec_51[351 : 0] = dep_chan_data_43_51;
    assign token_in_vec_51[0] = token_43_51;
    assign in_chan_dep_vld_vec_51[1] = dep_chan_vld_50_51;
    assign in_chan_dep_data_vec_51[703 : 352] = dep_chan_data_50_51;
    assign token_in_vec_51[1] = token_50_51;
    assign in_chan_dep_vld_vec_51[2] = dep_chan_vld_52_51;
    assign in_chan_dep_data_vec_51[1055 : 704] = dep_chan_data_52_51;
    assign token_in_vec_51[2] = token_52_51;
    assign in_chan_dep_vld_vec_51[3] = dep_chan_vld_59_51;
    assign in_chan_dep_data_vec_51[1407 : 1056] = dep_chan_data_59_51;
    assign token_in_vec_51[3] = token_59_51;
    assign in_chan_dep_vld_vec_51[4] = dep_chan_vld_146_51;
    assign in_chan_dep_data_vec_51[1759 : 1408] = dep_chan_data_146_51;
    assign token_in_vec_51[4] = token_146_51;
    assign dep_chan_vld_51_50 = out_chan_dep_vld_vec_51[0];
    assign dep_chan_data_51_50 = out_chan_dep_data_51;
    assign token_51_50 = token_out_vec_51[0];
    assign dep_chan_vld_51_52 = out_chan_dep_vld_vec_51[1];
    assign dep_chan_data_51_52 = out_chan_dep_data_51;
    assign token_51_52 = token_out_vec_51[1];
    assign dep_chan_vld_51_43 = out_chan_dep_vld_vec_51[2];
    assign dep_chan_data_51_43 = out_chan_dep_data_51;
    assign token_51_43 = token_out_vec_51[2];
    assign dep_chan_vld_51_59 = out_chan_dep_vld_vec_51[3];
    assign dep_chan_data_51_59 = out_chan_dep_data_51;
    assign token_51_59 = token_out_vec_51[3];
    assign dep_chan_vld_51_146 = out_chan_dep_vld_vec_51[4];
    assign dep_chan_data_51_146 = out_chan_dep_data_51;
    assign token_51_146 = token_out_vec_51[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_3_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 52, 5, 5) top_hls_deadlock_detect_unit_52 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_52),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_52),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_52),
        .token_in_vec(token_in_vec_52),
        .dl_detect_in(dl_detect_out),
        .origin(origin[52]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_52),
        .out_chan_dep_data(out_chan_dep_data_52),
        .token_out_vec(token_out_vec_52),
        .dl_detect_out(dl_in_vec[52]));

    assign proc_52_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_6_x0_U0.fifo_A_PE_3_6_x053_blk_n);
    assign proc_52_data_PIPO_blk[0] = 1'b0;
    assign proc_52_start_FIFO_blk[0] = 1'b0;
    assign proc_52_TLF_FIFO_blk[0] = 1'b0;
    assign proc_52_input_sync_blk[0] = 1'b0;
    assign proc_52_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_52[0] = dl_detect_out ? proc_dep_vld_vec_52_reg[0] : (proc_52_data_FIFO_blk[0] | proc_52_data_PIPO_blk[0] | proc_52_start_FIFO_blk[0] | proc_52_TLF_FIFO_blk[0] | proc_52_input_sync_blk[0] | proc_52_output_sync_blk[0]);
    assign proc_52_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_6_x0_U0.fifo_A_PE_3_7_x054_blk_n);
    assign proc_52_data_PIPO_blk[1] = 1'b0;
    assign proc_52_start_FIFO_blk[1] = 1'b0;
    assign proc_52_TLF_FIFO_blk[1] = 1'b0;
    assign proc_52_input_sync_blk[1] = 1'b0;
    assign proc_52_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_52[1] = dl_detect_out ? proc_dep_vld_vec_52_reg[1] : (proc_52_data_FIFO_blk[1] | proc_52_data_PIPO_blk[1] | proc_52_start_FIFO_blk[1] | proc_52_TLF_FIFO_blk[1] | proc_52_input_sync_blk[1] | proc_52_output_sync_blk[1]);
    assign proc_52_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_6_x0_U0.fifo_B_PE_3_6_x0149_blk_n);
    assign proc_52_data_PIPO_blk[2] = 1'b0;
    assign proc_52_start_FIFO_blk[2] = 1'b0;
    assign proc_52_TLF_FIFO_blk[2] = 1'b0;
    assign proc_52_input_sync_blk[2] = 1'b0;
    assign proc_52_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_52[2] = dl_detect_out ? proc_dep_vld_vec_52_reg[2] : (proc_52_data_FIFO_blk[2] | proc_52_data_PIPO_blk[2] | proc_52_start_FIFO_blk[2] | proc_52_TLF_FIFO_blk[2] | proc_52_input_sync_blk[2] | proc_52_output_sync_blk[2]);
    assign proc_52_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_6_x0_U0.fifo_B_PE_4_6_x0150_blk_n);
    assign proc_52_data_PIPO_blk[3] = 1'b0;
    assign proc_52_start_FIFO_blk[3] = 1'b0;
    assign proc_52_TLF_FIFO_blk[3] = 1'b0;
    assign proc_52_input_sync_blk[3] = 1'b0;
    assign proc_52_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_52[3] = dl_detect_out ? proc_dep_vld_vec_52_reg[3] : (proc_52_data_FIFO_blk[3] | proc_52_data_PIPO_blk[3] | proc_52_start_FIFO_blk[3] | proc_52_TLF_FIFO_blk[3] | proc_52_input_sync_blk[3] | proc_52_output_sync_blk[3]);
    assign proc_52_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_6_x0_U0.fifo_C_drain_PE_3_6_x0215_blk_n);
    assign proc_52_data_PIPO_blk[4] = 1'b0;
    assign proc_52_start_FIFO_blk[4] = 1'b0;
    assign proc_52_TLF_FIFO_blk[4] = 1'b0;
    assign proc_52_input_sync_blk[4] = 1'b0;
    assign proc_52_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_52[4] = dl_detect_out ? proc_dep_vld_vec_52_reg[4] : (proc_52_data_FIFO_blk[4] | proc_52_data_PIPO_blk[4] | proc_52_start_FIFO_blk[4] | proc_52_TLF_FIFO_blk[4] | proc_52_input_sync_blk[4] | proc_52_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_52_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_52_reg <= proc_dep_vld_vec_52;
        end
    end
    assign in_chan_dep_vld_vec_52[0] = dep_chan_vld_44_52;
    assign in_chan_dep_data_vec_52[351 : 0] = dep_chan_data_44_52;
    assign token_in_vec_52[0] = token_44_52;
    assign in_chan_dep_vld_vec_52[1] = dep_chan_vld_51_52;
    assign in_chan_dep_data_vec_52[703 : 352] = dep_chan_data_51_52;
    assign token_in_vec_52[1] = token_51_52;
    assign in_chan_dep_vld_vec_52[2] = dep_chan_vld_53_52;
    assign in_chan_dep_data_vec_52[1055 : 704] = dep_chan_data_53_52;
    assign token_in_vec_52[2] = token_53_52;
    assign in_chan_dep_vld_vec_52[3] = dep_chan_vld_60_52;
    assign in_chan_dep_data_vec_52[1407 : 1056] = dep_chan_data_60_52;
    assign token_in_vec_52[3] = token_60_52;
    assign in_chan_dep_vld_vec_52[4] = dep_chan_vld_154_52;
    assign in_chan_dep_data_vec_52[1759 : 1408] = dep_chan_data_154_52;
    assign token_in_vec_52[4] = token_154_52;
    assign dep_chan_vld_52_51 = out_chan_dep_vld_vec_52[0];
    assign dep_chan_data_52_51 = out_chan_dep_data_52;
    assign token_52_51 = token_out_vec_52[0];
    assign dep_chan_vld_52_53 = out_chan_dep_vld_vec_52[1];
    assign dep_chan_data_52_53 = out_chan_dep_data_52;
    assign token_52_53 = token_out_vec_52[1];
    assign dep_chan_vld_52_44 = out_chan_dep_vld_vec_52[2];
    assign dep_chan_data_52_44 = out_chan_dep_data_52;
    assign token_52_44 = token_out_vec_52[2];
    assign dep_chan_vld_52_60 = out_chan_dep_vld_vec_52[3];
    assign dep_chan_data_52_60 = out_chan_dep_data_52;
    assign token_52_60 = token_out_vec_52[3];
    assign dep_chan_vld_52_154 = out_chan_dep_vld_vec_52[4];
    assign dep_chan_data_52_154 = out_chan_dep_data_52;
    assign token_52_154 = token_out_vec_52[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_3_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 53, 5, 5) top_hls_deadlock_detect_unit_53 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_53),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_53),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_53),
        .token_in_vec(token_in_vec_53),
        .dl_detect_in(dl_detect_out),
        .origin(origin[53]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_53),
        .out_chan_dep_data(out_chan_dep_data_53),
        .token_out_vec(token_out_vec_53),
        .dl_detect_out(dl_in_vec[53]));

    assign proc_53_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_7_x0_U0.fifo_A_PE_3_7_x054_blk_n);
    assign proc_53_data_PIPO_blk[0] = 1'b0;
    assign proc_53_start_FIFO_blk[0] = 1'b0;
    assign proc_53_TLF_FIFO_blk[0] = 1'b0;
    assign proc_53_input_sync_blk[0] = 1'b0;
    assign proc_53_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_53[0] = dl_detect_out ? proc_dep_vld_vec_53_reg[0] : (proc_53_data_FIFO_blk[0] | proc_53_data_PIPO_blk[0] | proc_53_start_FIFO_blk[0] | proc_53_TLF_FIFO_blk[0] | proc_53_input_sync_blk[0] | proc_53_output_sync_blk[0]);
    assign proc_53_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_7_x0_U0.fifo_A_PE_3_8_x055_blk_n);
    assign proc_53_data_PIPO_blk[1] = 1'b0;
    assign proc_53_start_FIFO_blk[1] = 1'b0;
    assign proc_53_TLF_FIFO_blk[1] = 1'b0;
    assign proc_53_input_sync_blk[1] = 1'b0;
    assign proc_53_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_53[1] = dl_detect_out ? proc_dep_vld_vec_53_reg[1] : (proc_53_data_FIFO_blk[1] | proc_53_data_PIPO_blk[1] | proc_53_start_FIFO_blk[1] | proc_53_TLF_FIFO_blk[1] | proc_53_input_sync_blk[1] | proc_53_output_sync_blk[1]);
    assign proc_53_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_7_x0_U0.fifo_B_PE_3_7_x0158_blk_n);
    assign proc_53_data_PIPO_blk[2] = 1'b0;
    assign proc_53_start_FIFO_blk[2] = 1'b0;
    assign proc_53_TLF_FIFO_blk[2] = 1'b0;
    assign proc_53_input_sync_blk[2] = 1'b0;
    assign proc_53_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_53[2] = dl_detect_out ? proc_dep_vld_vec_53_reg[2] : (proc_53_data_FIFO_blk[2] | proc_53_data_PIPO_blk[2] | proc_53_start_FIFO_blk[2] | proc_53_TLF_FIFO_blk[2] | proc_53_input_sync_blk[2] | proc_53_output_sync_blk[2]);
    assign proc_53_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_7_x0_U0.fifo_B_PE_4_7_x0159_blk_n);
    assign proc_53_data_PIPO_blk[3] = 1'b0;
    assign proc_53_start_FIFO_blk[3] = 1'b0;
    assign proc_53_TLF_FIFO_blk[3] = 1'b0;
    assign proc_53_input_sync_blk[3] = 1'b0;
    assign proc_53_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_53[3] = dl_detect_out ? proc_dep_vld_vec_53_reg[3] : (proc_53_data_FIFO_blk[3] | proc_53_data_PIPO_blk[3] | proc_53_start_FIFO_blk[3] | proc_53_TLF_FIFO_blk[3] | proc_53_input_sync_blk[3] | proc_53_output_sync_blk[3]);
    assign proc_53_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_3_7_x0_U0.fifo_C_drain_PE_3_7_x0223_blk_n);
    assign proc_53_data_PIPO_blk[4] = 1'b0;
    assign proc_53_start_FIFO_blk[4] = 1'b0;
    assign proc_53_TLF_FIFO_blk[4] = 1'b0;
    assign proc_53_input_sync_blk[4] = 1'b0;
    assign proc_53_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_53[4] = dl_detect_out ? proc_dep_vld_vec_53_reg[4] : (proc_53_data_FIFO_blk[4] | proc_53_data_PIPO_blk[4] | proc_53_start_FIFO_blk[4] | proc_53_TLF_FIFO_blk[4] | proc_53_input_sync_blk[4] | proc_53_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_53_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_53_reg <= proc_dep_vld_vec_53;
        end
    end
    assign in_chan_dep_vld_vec_53[0] = dep_chan_vld_45_53;
    assign in_chan_dep_data_vec_53[351 : 0] = dep_chan_data_45_53;
    assign token_in_vec_53[0] = token_45_53;
    assign in_chan_dep_vld_vec_53[1] = dep_chan_vld_52_53;
    assign in_chan_dep_data_vec_53[703 : 352] = dep_chan_data_52_53;
    assign token_in_vec_53[1] = token_52_53;
    assign in_chan_dep_vld_vec_53[2] = dep_chan_vld_61_53;
    assign in_chan_dep_data_vec_53[1055 : 704] = dep_chan_data_61_53;
    assign token_in_vec_53[2] = token_61_53;
    assign in_chan_dep_vld_vec_53[3] = dep_chan_vld_89_53;
    assign in_chan_dep_data_vec_53[1407 : 1056] = dep_chan_data_89_53;
    assign token_in_vec_53[3] = token_89_53;
    assign in_chan_dep_vld_vec_53[4] = dep_chan_vld_162_53;
    assign in_chan_dep_data_vec_53[1759 : 1408] = dep_chan_data_162_53;
    assign token_in_vec_53[4] = token_162_53;
    assign dep_chan_vld_53_52 = out_chan_dep_vld_vec_53[0];
    assign dep_chan_data_53_52 = out_chan_dep_data_53;
    assign token_53_52 = token_out_vec_53[0];
    assign dep_chan_vld_53_89 = out_chan_dep_vld_vec_53[1];
    assign dep_chan_data_53_89 = out_chan_dep_data_53;
    assign token_53_89 = token_out_vec_53[1];
    assign dep_chan_vld_53_45 = out_chan_dep_vld_vec_53[2];
    assign dep_chan_data_53_45 = out_chan_dep_data_53;
    assign token_53_45 = token_out_vec_53[2];
    assign dep_chan_vld_53_61 = out_chan_dep_vld_vec_53[3];
    assign dep_chan_data_53_61 = out_chan_dep_data_53;
    assign token_53_61 = token_out_vec_53[3];
    assign dep_chan_vld_53_162 = out_chan_dep_vld_vec_53[4];
    assign dep_chan_data_53_162 = out_chan_dep_data_53;
    assign token_53_162 = token_out_vec_53[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_4_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 54, 5, 5) top_hls_deadlock_detect_unit_54 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_54),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_54),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_54),
        .token_in_vec(token_in_vec_54),
        .dl_detect_in(dl_detect_out),
        .origin(origin[54]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_54),
        .out_chan_dep_data(out_chan_dep_data_54),
        .token_out_vec(token_out_vec_54),
        .dl_detect_out(dl_in_vec[54]));

    assign proc_54_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_0_x0_U0.fifo_A_PE_4_0_x056_blk_n);
    assign proc_54_data_PIPO_blk[0] = 1'b0;
    assign proc_54_start_FIFO_blk[0] = 1'b0;
    assign proc_54_TLF_FIFO_blk[0] = 1'b0;
    assign proc_54_input_sync_blk[0] = 1'b0;
    assign proc_54_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_54[0] = dl_detect_out ? proc_dep_vld_vec_54_reg[0] : (proc_54_data_FIFO_blk[0] | proc_54_data_PIPO_blk[0] | proc_54_start_FIFO_blk[0] | proc_54_TLF_FIFO_blk[0] | proc_54_input_sync_blk[0] | proc_54_output_sync_blk[0]);
    assign proc_54_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_0_x0_U0.fifo_A_PE_4_1_x057_blk_n);
    assign proc_54_data_PIPO_blk[1] = 1'b0;
    assign proc_54_start_FIFO_blk[1] = 1'b0;
    assign proc_54_TLF_FIFO_blk[1] = 1'b0;
    assign proc_54_input_sync_blk[1] = 1'b0;
    assign proc_54_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_54[1] = dl_detect_out ? proc_dep_vld_vec_54_reg[1] : (proc_54_data_FIFO_blk[1] | proc_54_data_PIPO_blk[1] | proc_54_start_FIFO_blk[1] | proc_54_TLF_FIFO_blk[1] | proc_54_input_sync_blk[1] | proc_54_output_sync_blk[1]);
    assign proc_54_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_0_x0_U0.fifo_B_PE_4_0_x096_blk_n);
    assign proc_54_data_PIPO_blk[2] = 1'b0;
    assign proc_54_start_FIFO_blk[2] = 1'b0;
    assign proc_54_TLF_FIFO_blk[2] = 1'b0;
    assign proc_54_input_sync_blk[2] = 1'b0;
    assign proc_54_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_54[2] = dl_detect_out ? proc_dep_vld_vec_54_reg[2] : (proc_54_data_FIFO_blk[2] | proc_54_data_PIPO_blk[2] | proc_54_start_FIFO_blk[2] | proc_54_TLF_FIFO_blk[2] | proc_54_input_sync_blk[2] | proc_54_output_sync_blk[2]);
    assign proc_54_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_0_x0_U0.fifo_B_PE_5_0_x097_blk_n);
    assign proc_54_data_PIPO_blk[3] = 1'b0;
    assign proc_54_start_FIFO_blk[3] = 1'b0;
    assign proc_54_TLF_FIFO_blk[3] = 1'b0;
    assign proc_54_input_sync_blk[3] = 1'b0;
    assign proc_54_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_54[3] = dl_detect_out ? proc_dep_vld_vec_54_reg[3] : (proc_54_data_FIFO_blk[3] | proc_54_data_PIPO_blk[3] | proc_54_start_FIFO_blk[3] | proc_54_TLF_FIFO_blk[3] | proc_54_input_sync_blk[3] | proc_54_output_sync_blk[3]);
    assign proc_54_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_0_x0_U0.fifo_C_drain_PE_4_0_x0168_blk_n);
    assign proc_54_data_PIPO_blk[4] = 1'b0;
    assign proc_54_start_FIFO_blk[4] = 1'b0;
    assign proc_54_TLF_FIFO_blk[4] = 1'b0;
    assign proc_54_input_sync_blk[4] = 1'b0;
    assign proc_54_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_54[4] = dl_detect_out ? proc_dep_vld_vec_54_reg[4] : (proc_54_data_FIFO_blk[4] | proc_54_data_PIPO_blk[4] | proc_54_start_FIFO_blk[4] | proc_54_TLF_FIFO_blk[4] | proc_54_input_sync_blk[4] | proc_54_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_54_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_54_reg <= proc_dep_vld_vec_54;
        end
    end
    assign in_chan_dep_vld_vec_54[0] = dep_chan_vld_8_54;
    assign in_chan_dep_data_vec_54[351 : 0] = dep_chan_data_8_54;
    assign token_in_vec_54[0] = token_8_54;
    assign in_chan_dep_vld_vec_54[1] = dep_chan_vld_46_54;
    assign in_chan_dep_data_vec_54[703 : 352] = dep_chan_data_46_54;
    assign token_in_vec_54[1] = token_46_54;
    assign in_chan_dep_vld_vec_54[2] = dep_chan_vld_55_54;
    assign in_chan_dep_data_vec_54[1055 : 704] = dep_chan_data_55_54;
    assign token_in_vec_54[2] = token_55_54;
    assign in_chan_dep_vld_vec_54[3] = dep_chan_vld_62_54;
    assign in_chan_dep_data_vec_54[1407 : 1056] = dep_chan_data_62_54;
    assign token_in_vec_54[3] = token_62_54;
    assign in_chan_dep_vld_vec_54[4] = dep_chan_vld_105_54;
    assign in_chan_dep_data_vec_54[1759 : 1408] = dep_chan_data_105_54;
    assign token_in_vec_54[4] = token_105_54;
    assign dep_chan_vld_54_8 = out_chan_dep_vld_vec_54[0];
    assign dep_chan_data_54_8 = out_chan_dep_data_54;
    assign token_54_8 = token_out_vec_54[0];
    assign dep_chan_vld_54_55 = out_chan_dep_vld_vec_54[1];
    assign dep_chan_data_54_55 = out_chan_dep_data_54;
    assign token_54_55 = token_out_vec_54[1];
    assign dep_chan_vld_54_46 = out_chan_dep_vld_vec_54[2];
    assign dep_chan_data_54_46 = out_chan_dep_data_54;
    assign token_54_46 = token_out_vec_54[2];
    assign dep_chan_vld_54_62 = out_chan_dep_vld_vec_54[3];
    assign dep_chan_data_54_62 = out_chan_dep_data_54;
    assign token_54_62 = token_out_vec_54[3];
    assign dep_chan_vld_54_105 = out_chan_dep_vld_vec_54[4];
    assign dep_chan_data_54_105 = out_chan_dep_data_54;
    assign token_54_105 = token_out_vec_54[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_4_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 55, 5, 5) top_hls_deadlock_detect_unit_55 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_55),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_55),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_55),
        .token_in_vec(token_in_vec_55),
        .dl_detect_in(dl_detect_out),
        .origin(origin[55]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_55),
        .out_chan_dep_data(out_chan_dep_data_55),
        .token_out_vec(token_out_vec_55),
        .dl_detect_out(dl_in_vec[55]));

    assign proc_55_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_1_x0_U0.fifo_A_PE_4_1_x057_blk_n);
    assign proc_55_data_PIPO_blk[0] = 1'b0;
    assign proc_55_start_FIFO_blk[0] = 1'b0;
    assign proc_55_TLF_FIFO_blk[0] = 1'b0;
    assign proc_55_input_sync_blk[0] = 1'b0;
    assign proc_55_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_55[0] = dl_detect_out ? proc_dep_vld_vec_55_reg[0] : (proc_55_data_FIFO_blk[0] | proc_55_data_PIPO_blk[0] | proc_55_start_FIFO_blk[0] | proc_55_TLF_FIFO_blk[0] | proc_55_input_sync_blk[0] | proc_55_output_sync_blk[0]);
    assign proc_55_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_1_x0_U0.fifo_A_PE_4_2_x058_blk_n);
    assign proc_55_data_PIPO_blk[1] = 1'b0;
    assign proc_55_start_FIFO_blk[1] = 1'b0;
    assign proc_55_TLF_FIFO_blk[1] = 1'b0;
    assign proc_55_input_sync_blk[1] = 1'b0;
    assign proc_55_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_55[1] = dl_detect_out ? proc_dep_vld_vec_55_reg[1] : (proc_55_data_FIFO_blk[1] | proc_55_data_PIPO_blk[1] | proc_55_start_FIFO_blk[1] | proc_55_TLF_FIFO_blk[1] | proc_55_input_sync_blk[1] | proc_55_output_sync_blk[1]);
    assign proc_55_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_1_x0_U0.fifo_B_PE_4_1_x0105_blk_n);
    assign proc_55_data_PIPO_blk[2] = 1'b0;
    assign proc_55_start_FIFO_blk[2] = 1'b0;
    assign proc_55_TLF_FIFO_blk[2] = 1'b0;
    assign proc_55_input_sync_blk[2] = 1'b0;
    assign proc_55_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_55[2] = dl_detect_out ? proc_dep_vld_vec_55_reg[2] : (proc_55_data_FIFO_blk[2] | proc_55_data_PIPO_blk[2] | proc_55_start_FIFO_blk[2] | proc_55_TLF_FIFO_blk[2] | proc_55_input_sync_blk[2] | proc_55_output_sync_blk[2]);
    assign proc_55_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_1_x0_U0.fifo_B_PE_5_1_x0106_blk_n);
    assign proc_55_data_PIPO_blk[3] = 1'b0;
    assign proc_55_start_FIFO_blk[3] = 1'b0;
    assign proc_55_TLF_FIFO_blk[3] = 1'b0;
    assign proc_55_input_sync_blk[3] = 1'b0;
    assign proc_55_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_55[3] = dl_detect_out ? proc_dep_vld_vec_55_reg[3] : (proc_55_data_FIFO_blk[3] | proc_55_data_PIPO_blk[3] | proc_55_start_FIFO_blk[3] | proc_55_TLF_FIFO_blk[3] | proc_55_input_sync_blk[3] | proc_55_output_sync_blk[3]);
    assign proc_55_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_1_x0_U0.fifo_C_drain_PE_4_1_x0176_blk_n);
    assign proc_55_data_PIPO_blk[4] = 1'b0;
    assign proc_55_start_FIFO_blk[4] = 1'b0;
    assign proc_55_TLF_FIFO_blk[4] = 1'b0;
    assign proc_55_input_sync_blk[4] = 1'b0;
    assign proc_55_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_55[4] = dl_detect_out ? proc_dep_vld_vec_55_reg[4] : (proc_55_data_FIFO_blk[4] | proc_55_data_PIPO_blk[4] | proc_55_start_FIFO_blk[4] | proc_55_TLF_FIFO_blk[4] | proc_55_input_sync_blk[4] | proc_55_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_55_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_55_reg <= proc_dep_vld_vec_55;
        end
    end
    assign in_chan_dep_vld_vec_55[0] = dep_chan_vld_47_55;
    assign in_chan_dep_data_vec_55[351 : 0] = dep_chan_data_47_55;
    assign token_in_vec_55[0] = token_47_55;
    assign in_chan_dep_vld_vec_55[1] = dep_chan_vld_54_55;
    assign in_chan_dep_data_vec_55[703 : 352] = dep_chan_data_54_55;
    assign token_in_vec_55[1] = token_54_55;
    assign in_chan_dep_vld_vec_55[2] = dep_chan_vld_56_55;
    assign in_chan_dep_data_vec_55[1055 : 704] = dep_chan_data_56_55;
    assign token_in_vec_55[2] = token_56_55;
    assign in_chan_dep_vld_vec_55[3] = dep_chan_vld_63_55;
    assign in_chan_dep_data_vec_55[1407 : 1056] = dep_chan_data_63_55;
    assign token_in_vec_55[3] = token_63_55;
    assign in_chan_dep_vld_vec_55[4] = dep_chan_vld_113_55;
    assign in_chan_dep_data_vec_55[1759 : 1408] = dep_chan_data_113_55;
    assign token_in_vec_55[4] = token_113_55;
    assign dep_chan_vld_55_54 = out_chan_dep_vld_vec_55[0];
    assign dep_chan_data_55_54 = out_chan_dep_data_55;
    assign token_55_54 = token_out_vec_55[0];
    assign dep_chan_vld_55_56 = out_chan_dep_vld_vec_55[1];
    assign dep_chan_data_55_56 = out_chan_dep_data_55;
    assign token_55_56 = token_out_vec_55[1];
    assign dep_chan_vld_55_47 = out_chan_dep_vld_vec_55[2];
    assign dep_chan_data_55_47 = out_chan_dep_data_55;
    assign token_55_47 = token_out_vec_55[2];
    assign dep_chan_vld_55_63 = out_chan_dep_vld_vec_55[3];
    assign dep_chan_data_55_63 = out_chan_dep_data_55;
    assign token_55_63 = token_out_vec_55[3];
    assign dep_chan_vld_55_113 = out_chan_dep_vld_vec_55[4];
    assign dep_chan_data_55_113 = out_chan_dep_data_55;
    assign token_55_113 = token_out_vec_55[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_4_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 56, 5, 5) top_hls_deadlock_detect_unit_56 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_56),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_56),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_56),
        .token_in_vec(token_in_vec_56),
        .dl_detect_in(dl_detect_out),
        .origin(origin[56]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_56),
        .out_chan_dep_data(out_chan_dep_data_56),
        .token_out_vec(token_out_vec_56),
        .dl_detect_out(dl_in_vec[56]));

    assign proc_56_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_2_x0_U0.fifo_A_PE_4_2_x058_blk_n);
    assign proc_56_data_PIPO_blk[0] = 1'b0;
    assign proc_56_start_FIFO_blk[0] = 1'b0;
    assign proc_56_TLF_FIFO_blk[0] = 1'b0;
    assign proc_56_input_sync_blk[0] = 1'b0;
    assign proc_56_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_56[0] = dl_detect_out ? proc_dep_vld_vec_56_reg[0] : (proc_56_data_FIFO_blk[0] | proc_56_data_PIPO_blk[0] | proc_56_start_FIFO_blk[0] | proc_56_TLF_FIFO_blk[0] | proc_56_input_sync_blk[0] | proc_56_output_sync_blk[0]);
    assign proc_56_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_2_x0_U0.fifo_A_PE_4_3_x059_blk_n);
    assign proc_56_data_PIPO_blk[1] = 1'b0;
    assign proc_56_start_FIFO_blk[1] = 1'b0;
    assign proc_56_TLF_FIFO_blk[1] = 1'b0;
    assign proc_56_input_sync_blk[1] = 1'b0;
    assign proc_56_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_56[1] = dl_detect_out ? proc_dep_vld_vec_56_reg[1] : (proc_56_data_FIFO_blk[1] | proc_56_data_PIPO_blk[1] | proc_56_start_FIFO_blk[1] | proc_56_TLF_FIFO_blk[1] | proc_56_input_sync_blk[1] | proc_56_output_sync_blk[1]);
    assign proc_56_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_2_x0_U0.fifo_B_PE_4_2_x0114_blk_n);
    assign proc_56_data_PIPO_blk[2] = 1'b0;
    assign proc_56_start_FIFO_blk[2] = 1'b0;
    assign proc_56_TLF_FIFO_blk[2] = 1'b0;
    assign proc_56_input_sync_blk[2] = 1'b0;
    assign proc_56_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_56[2] = dl_detect_out ? proc_dep_vld_vec_56_reg[2] : (proc_56_data_FIFO_blk[2] | proc_56_data_PIPO_blk[2] | proc_56_start_FIFO_blk[2] | proc_56_TLF_FIFO_blk[2] | proc_56_input_sync_blk[2] | proc_56_output_sync_blk[2]);
    assign proc_56_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_2_x0_U0.fifo_B_PE_5_2_x0115_blk_n);
    assign proc_56_data_PIPO_blk[3] = 1'b0;
    assign proc_56_start_FIFO_blk[3] = 1'b0;
    assign proc_56_TLF_FIFO_blk[3] = 1'b0;
    assign proc_56_input_sync_blk[3] = 1'b0;
    assign proc_56_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_56[3] = dl_detect_out ? proc_dep_vld_vec_56_reg[3] : (proc_56_data_FIFO_blk[3] | proc_56_data_PIPO_blk[3] | proc_56_start_FIFO_blk[3] | proc_56_TLF_FIFO_blk[3] | proc_56_input_sync_blk[3] | proc_56_output_sync_blk[3]);
    assign proc_56_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_2_x0_U0.fifo_C_drain_PE_4_2_x0184_blk_n);
    assign proc_56_data_PIPO_blk[4] = 1'b0;
    assign proc_56_start_FIFO_blk[4] = 1'b0;
    assign proc_56_TLF_FIFO_blk[4] = 1'b0;
    assign proc_56_input_sync_blk[4] = 1'b0;
    assign proc_56_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_56[4] = dl_detect_out ? proc_dep_vld_vec_56_reg[4] : (proc_56_data_FIFO_blk[4] | proc_56_data_PIPO_blk[4] | proc_56_start_FIFO_blk[4] | proc_56_TLF_FIFO_blk[4] | proc_56_input_sync_blk[4] | proc_56_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_56_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_56_reg <= proc_dep_vld_vec_56;
        end
    end
    assign in_chan_dep_vld_vec_56[0] = dep_chan_vld_48_56;
    assign in_chan_dep_data_vec_56[351 : 0] = dep_chan_data_48_56;
    assign token_in_vec_56[0] = token_48_56;
    assign in_chan_dep_vld_vec_56[1] = dep_chan_vld_55_56;
    assign in_chan_dep_data_vec_56[703 : 352] = dep_chan_data_55_56;
    assign token_in_vec_56[1] = token_55_56;
    assign in_chan_dep_vld_vec_56[2] = dep_chan_vld_57_56;
    assign in_chan_dep_data_vec_56[1055 : 704] = dep_chan_data_57_56;
    assign token_in_vec_56[2] = token_57_56;
    assign in_chan_dep_vld_vec_56[3] = dep_chan_vld_64_56;
    assign in_chan_dep_data_vec_56[1407 : 1056] = dep_chan_data_64_56;
    assign token_in_vec_56[3] = token_64_56;
    assign in_chan_dep_vld_vec_56[4] = dep_chan_vld_121_56;
    assign in_chan_dep_data_vec_56[1759 : 1408] = dep_chan_data_121_56;
    assign token_in_vec_56[4] = token_121_56;
    assign dep_chan_vld_56_55 = out_chan_dep_vld_vec_56[0];
    assign dep_chan_data_56_55 = out_chan_dep_data_56;
    assign token_56_55 = token_out_vec_56[0];
    assign dep_chan_vld_56_57 = out_chan_dep_vld_vec_56[1];
    assign dep_chan_data_56_57 = out_chan_dep_data_56;
    assign token_56_57 = token_out_vec_56[1];
    assign dep_chan_vld_56_48 = out_chan_dep_vld_vec_56[2];
    assign dep_chan_data_56_48 = out_chan_dep_data_56;
    assign token_56_48 = token_out_vec_56[2];
    assign dep_chan_vld_56_64 = out_chan_dep_vld_vec_56[3];
    assign dep_chan_data_56_64 = out_chan_dep_data_56;
    assign token_56_64 = token_out_vec_56[3];
    assign dep_chan_vld_56_121 = out_chan_dep_vld_vec_56[4];
    assign dep_chan_data_56_121 = out_chan_dep_data_56;
    assign token_56_121 = token_out_vec_56[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_4_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 57, 5, 5) top_hls_deadlock_detect_unit_57 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_57),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_57),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_57),
        .token_in_vec(token_in_vec_57),
        .dl_detect_in(dl_detect_out),
        .origin(origin[57]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_57),
        .out_chan_dep_data(out_chan_dep_data_57),
        .token_out_vec(token_out_vec_57),
        .dl_detect_out(dl_in_vec[57]));

    assign proc_57_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_3_x0_U0.fifo_A_PE_4_3_x059_blk_n);
    assign proc_57_data_PIPO_blk[0] = 1'b0;
    assign proc_57_start_FIFO_blk[0] = 1'b0;
    assign proc_57_TLF_FIFO_blk[0] = 1'b0;
    assign proc_57_input_sync_blk[0] = 1'b0;
    assign proc_57_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_57[0] = dl_detect_out ? proc_dep_vld_vec_57_reg[0] : (proc_57_data_FIFO_blk[0] | proc_57_data_PIPO_blk[0] | proc_57_start_FIFO_blk[0] | proc_57_TLF_FIFO_blk[0] | proc_57_input_sync_blk[0] | proc_57_output_sync_blk[0]);
    assign proc_57_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_3_x0_U0.fifo_A_PE_4_4_x060_blk_n);
    assign proc_57_data_PIPO_blk[1] = 1'b0;
    assign proc_57_start_FIFO_blk[1] = 1'b0;
    assign proc_57_TLF_FIFO_blk[1] = 1'b0;
    assign proc_57_input_sync_blk[1] = 1'b0;
    assign proc_57_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_57[1] = dl_detect_out ? proc_dep_vld_vec_57_reg[1] : (proc_57_data_FIFO_blk[1] | proc_57_data_PIPO_blk[1] | proc_57_start_FIFO_blk[1] | proc_57_TLF_FIFO_blk[1] | proc_57_input_sync_blk[1] | proc_57_output_sync_blk[1]);
    assign proc_57_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_3_x0_U0.fifo_B_PE_4_3_x0123_blk_n);
    assign proc_57_data_PIPO_blk[2] = 1'b0;
    assign proc_57_start_FIFO_blk[2] = 1'b0;
    assign proc_57_TLF_FIFO_blk[2] = 1'b0;
    assign proc_57_input_sync_blk[2] = 1'b0;
    assign proc_57_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_57[2] = dl_detect_out ? proc_dep_vld_vec_57_reg[2] : (proc_57_data_FIFO_blk[2] | proc_57_data_PIPO_blk[2] | proc_57_start_FIFO_blk[2] | proc_57_TLF_FIFO_blk[2] | proc_57_input_sync_blk[2] | proc_57_output_sync_blk[2]);
    assign proc_57_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_3_x0_U0.fifo_B_PE_5_3_x0124_blk_n);
    assign proc_57_data_PIPO_blk[3] = 1'b0;
    assign proc_57_start_FIFO_blk[3] = 1'b0;
    assign proc_57_TLF_FIFO_blk[3] = 1'b0;
    assign proc_57_input_sync_blk[3] = 1'b0;
    assign proc_57_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_57[3] = dl_detect_out ? proc_dep_vld_vec_57_reg[3] : (proc_57_data_FIFO_blk[3] | proc_57_data_PIPO_blk[3] | proc_57_start_FIFO_blk[3] | proc_57_TLF_FIFO_blk[3] | proc_57_input_sync_blk[3] | proc_57_output_sync_blk[3]);
    assign proc_57_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_3_x0_U0.fifo_C_drain_PE_4_3_x0192_blk_n);
    assign proc_57_data_PIPO_blk[4] = 1'b0;
    assign proc_57_start_FIFO_blk[4] = 1'b0;
    assign proc_57_TLF_FIFO_blk[4] = 1'b0;
    assign proc_57_input_sync_blk[4] = 1'b0;
    assign proc_57_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_57[4] = dl_detect_out ? proc_dep_vld_vec_57_reg[4] : (proc_57_data_FIFO_blk[4] | proc_57_data_PIPO_blk[4] | proc_57_start_FIFO_blk[4] | proc_57_TLF_FIFO_blk[4] | proc_57_input_sync_blk[4] | proc_57_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_57_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_57_reg <= proc_dep_vld_vec_57;
        end
    end
    assign in_chan_dep_vld_vec_57[0] = dep_chan_vld_49_57;
    assign in_chan_dep_data_vec_57[351 : 0] = dep_chan_data_49_57;
    assign token_in_vec_57[0] = token_49_57;
    assign in_chan_dep_vld_vec_57[1] = dep_chan_vld_56_57;
    assign in_chan_dep_data_vec_57[703 : 352] = dep_chan_data_56_57;
    assign token_in_vec_57[1] = token_56_57;
    assign in_chan_dep_vld_vec_57[2] = dep_chan_vld_58_57;
    assign in_chan_dep_data_vec_57[1055 : 704] = dep_chan_data_58_57;
    assign token_in_vec_57[2] = token_58_57;
    assign in_chan_dep_vld_vec_57[3] = dep_chan_vld_65_57;
    assign in_chan_dep_data_vec_57[1407 : 1056] = dep_chan_data_65_57;
    assign token_in_vec_57[3] = token_65_57;
    assign in_chan_dep_vld_vec_57[4] = dep_chan_vld_129_57;
    assign in_chan_dep_data_vec_57[1759 : 1408] = dep_chan_data_129_57;
    assign token_in_vec_57[4] = token_129_57;
    assign dep_chan_vld_57_56 = out_chan_dep_vld_vec_57[0];
    assign dep_chan_data_57_56 = out_chan_dep_data_57;
    assign token_57_56 = token_out_vec_57[0];
    assign dep_chan_vld_57_58 = out_chan_dep_vld_vec_57[1];
    assign dep_chan_data_57_58 = out_chan_dep_data_57;
    assign token_57_58 = token_out_vec_57[1];
    assign dep_chan_vld_57_49 = out_chan_dep_vld_vec_57[2];
    assign dep_chan_data_57_49 = out_chan_dep_data_57;
    assign token_57_49 = token_out_vec_57[2];
    assign dep_chan_vld_57_65 = out_chan_dep_vld_vec_57[3];
    assign dep_chan_data_57_65 = out_chan_dep_data_57;
    assign token_57_65 = token_out_vec_57[3];
    assign dep_chan_vld_57_129 = out_chan_dep_vld_vec_57[4];
    assign dep_chan_data_57_129 = out_chan_dep_data_57;
    assign token_57_129 = token_out_vec_57[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_4_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 58, 5, 5) top_hls_deadlock_detect_unit_58 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_58),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_58),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_58),
        .token_in_vec(token_in_vec_58),
        .dl_detect_in(dl_detect_out),
        .origin(origin[58]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_58),
        .out_chan_dep_data(out_chan_dep_data_58),
        .token_out_vec(token_out_vec_58),
        .dl_detect_out(dl_in_vec[58]));

    assign proc_58_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_4_x0_U0.fifo_A_PE_4_4_x060_blk_n);
    assign proc_58_data_PIPO_blk[0] = 1'b0;
    assign proc_58_start_FIFO_blk[0] = 1'b0;
    assign proc_58_TLF_FIFO_blk[0] = 1'b0;
    assign proc_58_input_sync_blk[0] = 1'b0;
    assign proc_58_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_58[0] = dl_detect_out ? proc_dep_vld_vec_58_reg[0] : (proc_58_data_FIFO_blk[0] | proc_58_data_PIPO_blk[0] | proc_58_start_FIFO_blk[0] | proc_58_TLF_FIFO_blk[0] | proc_58_input_sync_blk[0] | proc_58_output_sync_blk[0]);
    assign proc_58_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_4_x0_U0.fifo_A_PE_4_5_x061_blk_n);
    assign proc_58_data_PIPO_blk[1] = 1'b0;
    assign proc_58_start_FIFO_blk[1] = 1'b0;
    assign proc_58_TLF_FIFO_blk[1] = 1'b0;
    assign proc_58_input_sync_blk[1] = 1'b0;
    assign proc_58_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_58[1] = dl_detect_out ? proc_dep_vld_vec_58_reg[1] : (proc_58_data_FIFO_blk[1] | proc_58_data_PIPO_blk[1] | proc_58_start_FIFO_blk[1] | proc_58_TLF_FIFO_blk[1] | proc_58_input_sync_blk[1] | proc_58_output_sync_blk[1]);
    assign proc_58_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_4_x0_U0.fifo_B_PE_4_4_x0132_blk_n);
    assign proc_58_data_PIPO_blk[2] = 1'b0;
    assign proc_58_start_FIFO_blk[2] = 1'b0;
    assign proc_58_TLF_FIFO_blk[2] = 1'b0;
    assign proc_58_input_sync_blk[2] = 1'b0;
    assign proc_58_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_58[2] = dl_detect_out ? proc_dep_vld_vec_58_reg[2] : (proc_58_data_FIFO_blk[2] | proc_58_data_PIPO_blk[2] | proc_58_start_FIFO_blk[2] | proc_58_TLF_FIFO_blk[2] | proc_58_input_sync_blk[2] | proc_58_output_sync_blk[2]);
    assign proc_58_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_4_x0_U0.fifo_B_PE_5_4_x0133_blk_n);
    assign proc_58_data_PIPO_blk[3] = 1'b0;
    assign proc_58_start_FIFO_blk[3] = 1'b0;
    assign proc_58_TLF_FIFO_blk[3] = 1'b0;
    assign proc_58_input_sync_blk[3] = 1'b0;
    assign proc_58_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_58[3] = dl_detect_out ? proc_dep_vld_vec_58_reg[3] : (proc_58_data_FIFO_blk[3] | proc_58_data_PIPO_blk[3] | proc_58_start_FIFO_blk[3] | proc_58_TLF_FIFO_blk[3] | proc_58_input_sync_blk[3] | proc_58_output_sync_blk[3]);
    assign proc_58_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_4_x0_U0.fifo_C_drain_PE_4_4_x0200_blk_n);
    assign proc_58_data_PIPO_blk[4] = 1'b0;
    assign proc_58_start_FIFO_blk[4] = 1'b0;
    assign proc_58_TLF_FIFO_blk[4] = 1'b0;
    assign proc_58_input_sync_blk[4] = 1'b0;
    assign proc_58_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_58[4] = dl_detect_out ? proc_dep_vld_vec_58_reg[4] : (proc_58_data_FIFO_blk[4] | proc_58_data_PIPO_blk[4] | proc_58_start_FIFO_blk[4] | proc_58_TLF_FIFO_blk[4] | proc_58_input_sync_blk[4] | proc_58_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_58_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_58_reg <= proc_dep_vld_vec_58;
        end
    end
    assign in_chan_dep_vld_vec_58[0] = dep_chan_vld_50_58;
    assign in_chan_dep_data_vec_58[351 : 0] = dep_chan_data_50_58;
    assign token_in_vec_58[0] = token_50_58;
    assign in_chan_dep_vld_vec_58[1] = dep_chan_vld_57_58;
    assign in_chan_dep_data_vec_58[703 : 352] = dep_chan_data_57_58;
    assign token_in_vec_58[1] = token_57_58;
    assign in_chan_dep_vld_vec_58[2] = dep_chan_vld_59_58;
    assign in_chan_dep_data_vec_58[1055 : 704] = dep_chan_data_59_58;
    assign token_in_vec_58[2] = token_59_58;
    assign in_chan_dep_vld_vec_58[3] = dep_chan_vld_66_58;
    assign in_chan_dep_data_vec_58[1407 : 1056] = dep_chan_data_66_58;
    assign token_in_vec_58[3] = token_66_58;
    assign in_chan_dep_vld_vec_58[4] = dep_chan_vld_137_58;
    assign in_chan_dep_data_vec_58[1759 : 1408] = dep_chan_data_137_58;
    assign token_in_vec_58[4] = token_137_58;
    assign dep_chan_vld_58_57 = out_chan_dep_vld_vec_58[0];
    assign dep_chan_data_58_57 = out_chan_dep_data_58;
    assign token_58_57 = token_out_vec_58[0];
    assign dep_chan_vld_58_59 = out_chan_dep_vld_vec_58[1];
    assign dep_chan_data_58_59 = out_chan_dep_data_58;
    assign token_58_59 = token_out_vec_58[1];
    assign dep_chan_vld_58_50 = out_chan_dep_vld_vec_58[2];
    assign dep_chan_data_58_50 = out_chan_dep_data_58;
    assign token_58_50 = token_out_vec_58[2];
    assign dep_chan_vld_58_66 = out_chan_dep_vld_vec_58[3];
    assign dep_chan_data_58_66 = out_chan_dep_data_58;
    assign token_58_66 = token_out_vec_58[3];
    assign dep_chan_vld_58_137 = out_chan_dep_vld_vec_58[4];
    assign dep_chan_data_58_137 = out_chan_dep_data_58;
    assign token_58_137 = token_out_vec_58[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_4_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 59, 5, 5) top_hls_deadlock_detect_unit_59 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_59),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_59),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_59),
        .token_in_vec(token_in_vec_59),
        .dl_detect_in(dl_detect_out),
        .origin(origin[59]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_59),
        .out_chan_dep_data(out_chan_dep_data_59),
        .token_out_vec(token_out_vec_59),
        .dl_detect_out(dl_in_vec[59]));

    assign proc_59_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_5_x0_U0.fifo_A_PE_4_5_x061_blk_n);
    assign proc_59_data_PIPO_blk[0] = 1'b0;
    assign proc_59_start_FIFO_blk[0] = 1'b0;
    assign proc_59_TLF_FIFO_blk[0] = 1'b0;
    assign proc_59_input_sync_blk[0] = 1'b0;
    assign proc_59_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_59[0] = dl_detect_out ? proc_dep_vld_vec_59_reg[0] : (proc_59_data_FIFO_blk[0] | proc_59_data_PIPO_blk[0] | proc_59_start_FIFO_blk[0] | proc_59_TLF_FIFO_blk[0] | proc_59_input_sync_blk[0] | proc_59_output_sync_blk[0]);
    assign proc_59_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_5_x0_U0.fifo_A_PE_4_6_x062_blk_n);
    assign proc_59_data_PIPO_blk[1] = 1'b0;
    assign proc_59_start_FIFO_blk[1] = 1'b0;
    assign proc_59_TLF_FIFO_blk[1] = 1'b0;
    assign proc_59_input_sync_blk[1] = 1'b0;
    assign proc_59_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_59[1] = dl_detect_out ? proc_dep_vld_vec_59_reg[1] : (proc_59_data_FIFO_blk[1] | proc_59_data_PIPO_blk[1] | proc_59_start_FIFO_blk[1] | proc_59_TLF_FIFO_blk[1] | proc_59_input_sync_blk[1] | proc_59_output_sync_blk[1]);
    assign proc_59_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_5_x0_U0.fifo_B_PE_4_5_x0141_blk_n);
    assign proc_59_data_PIPO_blk[2] = 1'b0;
    assign proc_59_start_FIFO_blk[2] = 1'b0;
    assign proc_59_TLF_FIFO_blk[2] = 1'b0;
    assign proc_59_input_sync_blk[2] = 1'b0;
    assign proc_59_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_59[2] = dl_detect_out ? proc_dep_vld_vec_59_reg[2] : (proc_59_data_FIFO_blk[2] | proc_59_data_PIPO_blk[2] | proc_59_start_FIFO_blk[2] | proc_59_TLF_FIFO_blk[2] | proc_59_input_sync_blk[2] | proc_59_output_sync_blk[2]);
    assign proc_59_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_5_x0_U0.fifo_B_PE_5_5_x0142_blk_n);
    assign proc_59_data_PIPO_blk[3] = 1'b0;
    assign proc_59_start_FIFO_blk[3] = 1'b0;
    assign proc_59_TLF_FIFO_blk[3] = 1'b0;
    assign proc_59_input_sync_blk[3] = 1'b0;
    assign proc_59_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_59[3] = dl_detect_out ? proc_dep_vld_vec_59_reg[3] : (proc_59_data_FIFO_blk[3] | proc_59_data_PIPO_blk[3] | proc_59_start_FIFO_blk[3] | proc_59_TLF_FIFO_blk[3] | proc_59_input_sync_blk[3] | proc_59_output_sync_blk[3]);
    assign proc_59_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_5_x0_U0.fifo_C_drain_PE_4_5_x0208_blk_n);
    assign proc_59_data_PIPO_blk[4] = 1'b0;
    assign proc_59_start_FIFO_blk[4] = 1'b0;
    assign proc_59_TLF_FIFO_blk[4] = 1'b0;
    assign proc_59_input_sync_blk[4] = 1'b0;
    assign proc_59_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_59[4] = dl_detect_out ? proc_dep_vld_vec_59_reg[4] : (proc_59_data_FIFO_blk[4] | proc_59_data_PIPO_blk[4] | proc_59_start_FIFO_blk[4] | proc_59_TLF_FIFO_blk[4] | proc_59_input_sync_blk[4] | proc_59_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_59_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_59_reg <= proc_dep_vld_vec_59;
        end
    end
    assign in_chan_dep_vld_vec_59[0] = dep_chan_vld_51_59;
    assign in_chan_dep_data_vec_59[351 : 0] = dep_chan_data_51_59;
    assign token_in_vec_59[0] = token_51_59;
    assign in_chan_dep_vld_vec_59[1] = dep_chan_vld_58_59;
    assign in_chan_dep_data_vec_59[703 : 352] = dep_chan_data_58_59;
    assign token_in_vec_59[1] = token_58_59;
    assign in_chan_dep_vld_vec_59[2] = dep_chan_vld_60_59;
    assign in_chan_dep_data_vec_59[1055 : 704] = dep_chan_data_60_59;
    assign token_in_vec_59[2] = token_60_59;
    assign in_chan_dep_vld_vec_59[3] = dep_chan_vld_67_59;
    assign in_chan_dep_data_vec_59[1407 : 1056] = dep_chan_data_67_59;
    assign token_in_vec_59[3] = token_67_59;
    assign in_chan_dep_vld_vec_59[4] = dep_chan_vld_145_59;
    assign in_chan_dep_data_vec_59[1759 : 1408] = dep_chan_data_145_59;
    assign token_in_vec_59[4] = token_145_59;
    assign dep_chan_vld_59_58 = out_chan_dep_vld_vec_59[0];
    assign dep_chan_data_59_58 = out_chan_dep_data_59;
    assign token_59_58 = token_out_vec_59[0];
    assign dep_chan_vld_59_60 = out_chan_dep_vld_vec_59[1];
    assign dep_chan_data_59_60 = out_chan_dep_data_59;
    assign token_59_60 = token_out_vec_59[1];
    assign dep_chan_vld_59_51 = out_chan_dep_vld_vec_59[2];
    assign dep_chan_data_59_51 = out_chan_dep_data_59;
    assign token_59_51 = token_out_vec_59[2];
    assign dep_chan_vld_59_67 = out_chan_dep_vld_vec_59[3];
    assign dep_chan_data_59_67 = out_chan_dep_data_59;
    assign token_59_67 = token_out_vec_59[3];
    assign dep_chan_vld_59_145 = out_chan_dep_vld_vec_59[4];
    assign dep_chan_data_59_145 = out_chan_dep_data_59;
    assign token_59_145 = token_out_vec_59[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_4_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 60, 5, 5) top_hls_deadlock_detect_unit_60 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_60),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_60),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_60),
        .token_in_vec(token_in_vec_60),
        .dl_detect_in(dl_detect_out),
        .origin(origin[60]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_60),
        .out_chan_dep_data(out_chan_dep_data_60),
        .token_out_vec(token_out_vec_60),
        .dl_detect_out(dl_in_vec[60]));

    assign proc_60_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_6_x0_U0.fifo_A_PE_4_6_x062_blk_n);
    assign proc_60_data_PIPO_blk[0] = 1'b0;
    assign proc_60_start_FIFO_blk[0] = 1'b0;
    assign proc_60_TLF_FIFO_blk[0] = 1'b0;
    assign proc_60_input_sync_blk[0] = 1'b0;
    assign proc_60_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_60[0] = dl_detect_out ? proc_dep_vld_vec_60_reg[0] : (proc_60_data_FIFO_blk[0] | proc_60_data_PIPO_blk[0] | proc_60_start_FIFO_blk[0] | proc_60_TLF_FIFO_blk[0] | proc_60_input_sync_blk[0] | proc_60_output_sync_blk[0]);
    assign proc_60_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_6_x0_U0.fifo_A_PE_4_7_x063_blk_n);
    assign proc_60_data_PIPO_blk[1] = 1'b0;
    assign proc_60_start_FIFO_blk[1] = 1'b0;
    assign proc_60_TLF_FIFO_blk[1] = 1'b0;
    assign proc_60_input_sync_blk[1] = 1'b0;
    assign proc_60_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_60[1] = dl_detect_out ? proc_dep_vld_vec_60_reg[1] : (proc_60_data_FIFO_blk[1] | proc_60_data_PIPO_blk[1] | proc_60_start_FIFO_blk[1] | proc_60_TLF_FIFO_blk[1] | proc_60_input_sync_blk[1] | proc_60_output_sync_blk[1]);
    assign proc_60_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_6_x0_U0.fifo_B_PE_4_6_x0150_blk_n);
    assign proc_60_data_PIPO_blk[2] = 1'b0;
    assign proc_60_start_FIFO_blk[2] = 1'b0;
    assign proc_60_TLF_FIFO_blk[2] = 1'b0;
    assign proc_60_input_sync_blk[2] = 1'b0;
    assign proc_60_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_60[2] = dl_detect_out ? proc_dep_vld_vec_60_reg[2] : (proc_60_data_FIFO_blk[2] | proc_60_data_PIPO_blk[2] | proc_60_start_FIFO_blk[2] | proc_60_TLF_FIFO_blk[2] | proc_60_input_sync_blk[2] | proc_60_output_sync_blk[2]);
    assign proc_60_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_6_x0_U0.fifo_B_PE_5_6_x0151_blk_n);
    assign proc_60_data_PIPO_blk[3] = 1'b0;
    assign proc_60_start_FIFO_blk[3] = 1'b0;
    assign proc_60_TLF_FIFO_blk[3] = 1'b0;
    assign proc_60_input_sync_blk[3] = 1'b0;
    assign proc_60_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_60[3] = dl_detect_out ? proc_dep_vld_vec_60_reg[3] : (proc_60_data_FIFO_blk[3] | proc_60_data_PIPO_blk[3] | proc_60_start_FIFO_blk[3] | proc_60_TLF_FIFO_blk[3] | proc_60_input_sync_blk[3] | proc_60_output_sync_blk[3]);
    assign proc_60_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_6_x0_U0.fifo_C_drain_PE_4_6_x0216_blk_n);
    assign proc_60_data_PIPO_blk[4] = 1'b0;
    assign proc_60_start_FIFO_blk[4] = 1'b0;
    assign proc_60_TLF_FIFO_blk[4] = 1'b0;
    assign proc_60_input_sync_blk[4] = 1'b0;
    assign proc_60_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_60[4] = dl_detect_out ? proc_dep_vld_vec_60_reg[4] : (proc_60_data_FIFO_blk[4] | proc_60_data_PIPO_blk[4] | proc_60_start_FIFO_blk[4] | proc_60_TLF_FIFO_blk[4] | proc_60_input_sync_blk[4] | proc_60_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_60_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_60_reg <= proc_dep_vld_vec_60;
        end
    end
    assign in_chan_dep_vld_vec_60[0] = dep_chan_vld_52_60;
    assign in_chan_dep_data_vec_60[351 : 0] = dep_chan_data_52_60;
    assign token_in_vec_60[0] = token_52_60;
    assign in_chan_dep_vld_vec_60[1] = dep_chan_vld_59_60;
    assign in_chan_dep_data_vec_60[703 : 352] = dep_chan_data_59_60;
    assign token_in_vec_60[1] = token_59_60;
    assign in_chan_dep_vld_vec_60[2] = dep_chan_vld_61_60;
    assign in_chan_dep_data_vec_60[1055 : 704] = dep_chan_data_61_60;
    assign token_in_vec_60[2] = token_61_60;
    assign in_chan_dep_vld_vec_60[3] = dep_chan_vld_68_60;
    assign in_chan_dep_data_vec_60[1407 : 1056] = dep_chan_data_68_60;
    assign token_in_vec_60[3] = token_68_60;
    assign in_chan_dep_vld_vec_60[4] = dep_chan_vld_153_60;
    assign in_chan_dep_data_vec_60[1759 : 1408] = dep_chan_data_153_60;
    assign token_in_vec_60[4] = token_153_60;
    assign dep_chan_vld_60_59 = out_chan_dep_vld_vec_60[0];
    assign dep_chan_data_60_59 = out_chan_dep_data_60;
    assign token_60_59 = token_out_vec_60[0];
    assign dep_chan_vld_60_61 = out_chan_dep_vld_vec_60[1];
    assign dep_chan_data_60_61 = out_chan_dep_data_60;
    assign token_60_61 = token_out_vec_60[1];
    assign dep_chan_vld_60_52 = out_chan_dep_vld_vec_60[2];
    assign dep_chan_data_60_52 = out_chan_dep_data_60;
    assign token_60_52 = token_out_vec_60[2];
    assign dep_chan_vld_60_68 = out_chan_dep_vld_vec_60[3];
    assign dep_chan_data_60_68 = out_chan_dep_data_60;
    assign token_60_68 = token_out_vec_60[3];
    assign dep_chan_vld_60_153 = out_chan_dep_vld_vec_60[4];
    assign dep_chan_data_60_153 = out_chan_dep_data_60;
    assign token_60_153 = token_out_vec_60[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_4_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 61, 5, 5) top_hls_deadlock_detect_unit_61 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_61),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_61),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_61),
        .token_in_vec(token_in_vec_61),
        .dl_detect_in(dl_detect_out),
        .origin(origin[61]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_61),
        .out_chan_dep_data(out_chan_dep_data_61),
        .token_out_vec(token_out_vec_61),
        .dl_detect_out(dl_in_vec[61]));

    assign proc_61_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_7_x0_U0.fifo_A_PE_4_7_x063_blk_n);
    assign proc_61_data_PIPO_blk[0] = 1'b0;
    assign proc_61_start_FIFO_blk[0] = 1'b0;
    assign proc_61_TLF_FIFO_blk[0] = 1'b0;
    assign proc_61_input_sync_blk[0] = 1'b0;
    assign proc_61_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_61[0] = dl_detect_out ? proc_dep_vld_vec_61_reg[0] : (proc_61_data_FIFO_blk[0] | proc_61_data_PIPO_blk[0] | proc_61_start_FIFO_blk[0] | proc_61_TLF_FIFO_blk[0] | proc_61_input_sync_blk[0] | proc_61_output_sync_blk[0]);
    assign proc_61_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_7_x0_U0.fifo_A_PE_4_8_x064_blk_n);
    assign proc_61_data_PIPO_blk[1] = 1'b0;
    assign proc_61_start_FIFO_blk[1] = 1'b0;
    assign proc_61_TLF_FIFO_blk[1] = 1'b0;
    assign proc_61_input_sync_blk[1] = 1'b0;
    assign proc_61_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_61[1] = dl_detect_out ? proc_dep_vld_vec_61_reg[1] : (proc_61_data_FIFO_blk[1] | proc_61_data_PIPO_blk[1] | proc_61_start_FIFO_blk[1] | proc_61_TLF_FIFO_blk[1] | proc_61_input_sync_blk[1] | proc_61_output_sync_blk[1]);
    assign proc_61_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_7_x0_U0.fifo_B_PE_4_7_x0159_blk_n);
    assign proc_61_data_PIPO_blk[2] = 1'b0;
    assign proc_61_start_FIFO_blk[2] = 1'b0;
    assign proc_61_TLF_FIFO_blk[2] = 1'b0;
    assign proc_61_input_sync_blk[2] = 1'b0;
    assign proc_61_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_61[2] = dl_detect_out ? proc_dep_vld_vec_61_reg[2] : (proc_61_data_FIFO_blk[2] | proc_61_data_PIPO_blk[2] | proc_61_start_FIFO_blk[2] | proc_61_TLF_FIFO_blk[2] | proc_61_input_sync_blk[2] | proc_61_output_sync_blk[2]);
    assign proc_61_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_7_x0_U0.fifo_B_PE_5_7_x0160_blk_n);
    assign proc_61_data_PIPO_blk[3] = 1'b0;
    assign proc_61_start_FIFO_blk[3] = 1'b0;
    assign proc_61_TLF_FIFO_blk[3] = 1'b0;
    assign proc_61_input_sync_blk[3] = 1'b0;
    assign proc_61_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_61[3] = dl_detect_out ? proc_dep_vld_vec_61_reg[3] : (proc_61_data_FIFO_blk[3] | proc_61_data_PIPO_blk[3] | proc_61_start_FIFO_blk[3] | proc_61_TLF_FIFO_blk[3] | proc_61_input_sync_blk[3] | proc_61_output_sync_blk[3]);
    assign proc_61_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_4_7_x0_U0.fifo_C_drain_PE_4_7_x0224_blk_n);
    assign proc_61_data_PIPO_blk[4] = 1'b0;
    assign proc_61_start_FIFO_blk[4] = 1'b0;
    assign proc_61_TLF_FIFO_blk[4] = 1'b0;
    assign proc_61_input_sync_blk[4] = 1'b0;
    assign proc_61_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_61[4] = dl_detect_out ? proc_dep_vld_vec_61_reg[4] : (proc_61_data_FIFO_blk[4] | proc_61_data_PIPO_blk[4] | proc_61_start_FIFO_blk[4] | proc_61_TLF_FIFO_blk[4] | proc_61_input_sync_blk[4] | proc_61_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_61_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_61_reg <= proc_dep_vld_vec_61;
        end
    end
    assign in_chan_dep_vld_vec_61[0] = dep_chan_vld_53_61;
    assign in_chan_dep_data_vec_61[351 : 0] = dep_chan_data_53_61;
    assign token_in_vec_61[0] = token_53_61;
    assign in_chan_dep_vld_vec_61[1] = dep_chan_vld_60_61;
    assign in_chan_dep_data_vec_61[703 : 352] = dep_chan_data_60_61;
    assign token_in_vec_61[1] = token_60_61;
    assign in_chan_dep_vld_vec_61[2] = dep_chan_vld_69_61;
    assign in_chan_dep_data_vec_61[1055 : 704] = dep_chan_data_69_61;
    assign token_in_vec_61[2] = token_69_61;
    assign in_chan_dep_vld_vec_61[3] = dep_chan_vld_90_61;
    assign in_chan_dep_data_vec_61[1407 : 1056] = dep_chan_data_90_61;
    assign token_in_vec_61[3] = token_90_61;
    assign in_chan_dep_vld_vec_61[4] = dep_chan_vld_161_61;
    assign in_chan_dep_data_vec_61[1759 : 1408] = dep_chan_data_161_61;
    assign token_in_vec_61[4] = token_161_61;
    assign dep_chan_vld_61_60 = out_chan_dep_vld_vec_61[0];
    assign dep_chan_data_61_60 = out_chan_dep_data_61;
    assign token_61_60 = token_out_vec_61[0];
    assign dep_chan_vld_61_90 = out_chan_dep_vld_vec_61[1];
    assign dep_chan_data_61_90 = out_chan_dep_data_61;
    assign token_61_90 = token_out_vec_61[1];
    assign dep_chan_vld_61_53 = out_chan_dep_vld_vec_61[2];
    assign dep_chan_data_61_53 = out_chan_dep_data_61;
    assign token_61_53 = token_out_vec_61[2];
    assign dep_chan_vld_61_69 = out_chan_dep_vld_vec_61[3];
    assign dep_chan_data_61_69 = out_chan_dep_data_61;
    assign token_61_69 = token_out_vec_61[3];
    assign dep_chan_vld_61_161 = out_chan_dep_vld_vec_61[4];
    assign dep_chan_data_61_161 = out_chan_dep_data_61;
    assign token_61_161 = token_out_vec_61[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_5_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 62, 5, 5) top_hls_deadlock_detect_unit_62 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_62),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_62),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_62),
        .token_in_vec(token_in_vec_62),
        .dl_detect_in(dl_detect_out),
        .origin(origin[62]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_62),
        .out_chan_dep_data(out_chan_dep_data_62),
        .token_out_vec(token_out_vec_62),
        .dl_detect_out(dl_in_vec[62]));

    assign proc_62_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_0_x0_U0.fifo_A_PE_5_0_x065_blk_n);
    assign proc_62_data_PIPO_blk[0] = 1'b0;
    assign proc_62_start_FIFO_blk[0] = 1'b0;
    assign proc_62_TLF_FIFO_blk[0] = 1'b0;
    assign proc_62_input_sync_blk[0] = 1'b0;
    assign proc_62_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_62[0] = dl_detect_out ? proc_dep_vld_vec_62_reg[0] : (proc_62_data_FIFO_blk[0] | proc_62_data_PIPO_blk[0] | proc_62_start_FIFO_blk[0] | proc_62_TLF_FIFO_blk[0] | proc_62_input_sync_blk[0] | proc_62_output_sync_blk[0]);
    assign proc_62_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_0_x0_U0.fifo_A_PE_5_1_x066_blk_n);
    assign proc_62_data_PIPO_blk[1] = 1'b0;
    assign proc_62_start_FIFO_blk[1] = 1'b0;
    assign proc_62_TLF_FIFO_blk[1] = 1'b0;
    assign proc_62_input_sync_blk[1] = 1'b0;
    assign proc_62_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_62[1] = dl_detect_out ? proc_dep_vld_vec_62_reg[1] : (proc_62_data_FIFO_blk[1] | proc_62_data_PIPO_blk[1] | proc_62_start_FIFO_blk[1] | proc_62_TLF_FIFO_blk[1] | proc_62_input_sync_blk[1] | proc_62_output_sync_blk[1]);
    assign proc_62_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_0_x0_U0.fifo_B_PE_5_0_x097_blk_n);
    assign proc_62_data_PIPO_blk[2] = 1'b0;
    assign proc_62_start_FIFO_blk[2] = 1'b0;
    assign proc_62_TLF_FIFO_blk[2] = 1'b0;
    assign proc_62_input_sync_blk[2] = 1'b0;
    assign proc_62_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_62[2] = dl_detect_out ? proc_dep_vld_vec_62_reg[2] : (proc_62_data_FIFO_blk[2] | proc_62_data_PIPO_blk[2] | proc_62_start_FIFO_blk[2] | proc_62_TLF_FIFO_blk[2] | proc_62_input_sync_blk[2] | proc_62_output_sync_blk[2]);
    assign proc_62_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_0_x0_U0.fifo_B_PE_6_0_x098_blk_n);
    assign proc_62_data_PIPO_blk[3] = 1'b0;
    assign proc_62_start_FIFO_blk[3] = 1'b0;
    assign proc_62_TLF_FIFO_blk[3] = 1'b0;
    assign proc_62_input_sync_blk[3] = 1'b0;
    assign proc_62_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_62[3] = dl_detect_out ? proc_dep_vld_vec_62_reg[3] : (proc_62_data_FIFO_blk[3] | proc_62_data_PIPO_blk[3] | proc_62_start_FIFO_blk[3] | proc_62_TLF_FIFO_blk[3] | proc_62_input_sync_blk[3] | proc_62_output_sync_blk[3]);
    assign proc_62_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_0_x0_U0.fifo_C_drain_PE_5_0_x0169_blk_n);
    assign proc_62_data_PIPO_blk[4] = 1'b0;
    assign proc_62_start_FIFO_blk[4] = 1'b0;
    assign proc_62_TLF_FIFO_blk[4] = 1'b0;
    assign proc_62_input_sync_blk[4] = 1'b0;
    assign proc_62_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_62[4] = dl_detect_out ? proc_dep_vld_vec_62_reg[4] : (proc_62_data_FIFO_blk[4] | proc_62_data_PIPO_blk[4] | proc_62_start_FIFO_blk[4] | proc_62_TLF_FIFO_blk[4] | proc_62_input_sync_blk[4] | proc_62_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_62_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_62_reg <= proc_dep_vld_vec_62;
        end
    end
    assign in_chan_dep_vld_vec_62[0] = dep_chan_vld_9_62;
    assign in_chan_dep_data_vec_62[351 : 0] = dep_chan_data_9_62;
    assign token_in_vec_62[0] = token_9_62;
    assign in_chan_dep_vld_vec_62[1] = dep_chan_vld_54_62;
    assign in_chan_dep_data_vec_62[703 : 352] = dep_chan_data_54_62;
    assign token_in_vec_62[1] = token_54_62;
    assign in_chan_dep_vld_vec_62[2] = dep_chan_vld_63_62;
    assign in_chan_dep_data_vec_62[1055 : 704] = dep_chan_data_63_62;
    assign token_in_vec_62[2] = token_63_62;
    assign in_chan_dep_vld_vec_62[3] = dep_chan_vld_70_62;
    assign in_chan_dep_data_vec_62[1407 : 1056] = dep_chan_data_70_62;
    assign token_in_vec_62[3] = token_70_62;
    assign in_chan_dep_vld_vec_62[4] = dep_chan_vld_104_62;
    assign in_chan_dep_data_vec_62[1759 : 1408] = dep_chan_data_104_62;
    assign token_in_vec_62[4] = token_104_62;
    assign dep_chan_vld_62_9 = out_chan_dep_vld_vec_62[0];
    assign dep_chan_data_62_9 = out_chan_dep_data_62;
    assign token_62_9 = token_out_vec_62[0];
    assign dep_chan_vld_62_63 = out_chan_dep_vld_vec_62[1];
    assign dep_chan_data_62_63 = out_chan_dep_data_62;
    assign token_62_63 = token_out_vec_62[1];
    assign dep_chan_vld_62_54 = out_chan_dep_vld_vec_62[2];
    assign dep_chan_data_62_54 = out_chan_dep_data_62;
    assign token_62_54 = token_out_vec_62[2];
    assign dep_chan_vld_62_70 = out_chan_dep_vld_vec_62[3];
    assign dep_chan_data_62_70 = out_chan_dep_data_62;
    assign token_62_70 = token_out_vec_62[3];
    assign dep_chan_vld_62_104 = out_chan_dep_vld_vec_62[4];
    assign dep_chan_data_62_104 = out_chan_dep_data_62;
    assign token_62_104 = token_out_vec_62[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_5_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 63, 5, 5) top_hls_deadlock_detect_unit_63 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_63),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_63),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_63),
        .token_in_vec(token_in_vec_63),
        .dl_detect_in(dl_detect_out),
        .origin(origin[63]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_63),
        .out_chan_dep_data(out_chan_dep_data_63),
        .token_out_vec(token_out_vec_63),
        .dl_detect_out(dl_in_vec[63]));

    assign proc_63_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_1_x0_U0.fifo_A_PE_5_1_x066_blk_n);
    assign proc_63_data_PIPO_blk[0] = 1'b0;
    assign proc_63_start_FIFO_blk[0] = 1'b0;
    assign proc_63_TLF_FIFO_blk[0] = 1'b0;
    assign proc_63_input_sync_blk[0] = 1'b0;
    assign proc_63_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_63[0] = dl_detect_out ? proc_dep_vld_vec_63_reg[0] : (proc_63_data_FIFO_blk[0] | proc_63_data_PIPO_blk[0] | proc_63_start_FIFO_blk[0] | proc_63_TLF_FIFO_blk[0] | proc_63_input_sync_blk[0] | proc_63_output_sync_blk[0]);
    assign proc_63_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_1_x0_U0.fifo_A_PE_5_2_x067_blk_n);
    assign proc_63_data_PIPO_blk[1] = 1'b0;
    assign proc_63_start_FIFO_blk[1] = 1'b0;
    assign proc_63_TLF_FIFO_blk[1] = 1'b0;
    assign proc_63_input_sync_blk[1] = 1'b0;
    assign proc_63_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_63[1] = dl_detect_out ? proc_dep_vld_vec_63_reg[1] : (proc_63_data_FIFO_blk[1] | proc_63_data_PIPO_blk[1] | proc_63_start_FIFO_blk[1] | proc_63_TLF_FIFO_blk[1] | proc_63_input_sync_blk[1] | proc_63_output_sync_blk[1]);
    assign proc_63_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_1_x0_U0.fifo_B_PE_5_1_x0106_blk_n);
    assign proc_63_data_PIPO_blk[2] = 1'b0;
    assign proc_63_start_FIFO_blk[2] = 1'b0;
    assign proc_63_TLF_FIFO_blk[2] = 1'b0;
    assign proc_63_input_sync_blk[2] = 1'b0;
    assign proc_63_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_63[2] = dl_detect_out ? proc_dep_vld_vec_63_reg[2] : (proc_63_data_FIFO_blk[2] | proc_63_data_PIPO_blk[2] | proc_63_start_FIFO_blk[2] | proc_63_TLF_FIFO_blk[2] | proc_63_input_sync_blk[2] | proc_63_output_sync_blk[2]);
    assign proc_63_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_1_x0_U0.fifo_B_PE_6_1_x0107_blk_n);
    assign proc_63_data_PIPO_blk[3] = 1'b0;
    assign proc_63_start_FIFO_blk[3] = 1'b0;
    assign proc_63_TLF_FIFO_blk[3] = 1'b0;
    assign proc_63_input_sync_blk[3] = 1'b0;
    assign proc_63_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_63[3] = dl_detect_out ? proc_dep_vld_vec_63_reg[3] : (proc_63_data_FIFO_blk[3] | proc_63_data_PIPO_blk[3] | proc_63_start_FIFO_blk[3] | proc_63_TLF_FIFO_blk[3] | proc_63_input_sync_blk[3] | proc_63_output_sync_blk[3]);
    assign proc_63_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_1_x0_U0.fifo_C_drain_PE_5_1_x0177_blk_n);
    assign proc_63_data_PIPO_blk[4] = 1'b0;
    assign proc_63_start_FIFO_blk[4] = 1'b0;
    assign proc_63_TLF_FIFO_blk[4] = 1'b0;
    assign proc_63_input_sync_blk[4] = 1'b0;
    assign proc_63_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_63[4] = dl_detect_out ? proc_dep_vld_vec_63_reg[4] : (proc_63_data_FIFO_blk[4] | proc_63_data_PIPO_blk[4] | proc_63_start_FIFO_blk[4] | proc_63_TLF_FIFO_blk[4] | proc_63_input_sync_blk[4] | proc_63_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_63_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_63_reg <= proc_dep_vld_vec_63;
        end
    end
    assign in_chan_dep_vld_vec_63[0] = dep_chan_vld_55_63;
    assign in_chan_dep_data_vec_63[351 : 0] = dep_chan_data_55_63;
    assign token_in_vec_63[0] = token_55_63;
    assign in_chan_dep_vld_vec_63[1] = dep_chan_vld_62_63;
    assign in_chan_dep_data_vec_63[703 : 352] = dep_chan_data_62_63;
    assign token_in_vec_63[1] = token_62_63;
    assign in_chan_dep_vld_vec_63[2] = dep_chan_vld_64_63;
    assign in_chan_dep_data_vec_63[1055 : 704] = dep_chan_data_64_63;
    assign token_in_vec_63[2] = token_64_63;
    assign in_chan_dep_vld_vec_63[3] = dep_chan_vld_71_63;
    assign in_chan_dep_data_vec_63[1407 : 1056] = dep_chan_data_71_63;
    assign token_in_vec_63[3] = token_71_63;
    assign in_chan_dep_vld_vec_63[4] = dep_chan_vld_112_63;
    assign in_chan_dep_data_vec_63[1759 : 1408] = dep_chan_data_112_63;
    assign token_in_vec_63[4] = token_112_63;
    assign dep_chan_vld_63_62 = out_chan_dep_vld_vec_63[0];
    assign dep_chan_data_63_62 = out_chan_dep_data_63;
    assign token_63_62 = token_out_vec_63[0];
    assign dep_chan_vld_63_64 = out_chan_dep_vld_vec_63[1];
    assign dep_chan_data_63_64 = out_chan_dep_data_63;
    assign token_63_64 = token_out_vec_63[1];
    assign dep_chan_vld_63_55 = out_chan_dep_vld_vec_63[2];
    assign dep_chan_data_63_55 = out_chan_dep_data_63;
    assign token_63_55 = token_out_vec_63[2];
    assign dep_chan_vld_63_71 = out_chan_dep_vld_vec_63[3];
    assign dep_chan_data_63_71 = out_chan_dep_data_63;
    assign token_63_71 = token_out_vec_63[3];
    assign dep_chan_vld_63_112 = out_chan_dep_vld_vec_63[4];
    assign dep_chan_data_63_112 = out_chan_dep_data_63;
    assign token_63_112 = token_out_vec_63[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_5_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 64, 5, 5) top_hls_deadlock_detect_unit_64 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_64),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_64),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_64),
        .token_in_vec(token_in_vec_64),
        .dl_detect_in(dl_detect_out),
        .origin(origin[64]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_64),
        .out_chan_dep_data(out_chan_dep_data_64),
        .token_out_vec(token_out_vec_64),
        .dl_detect_out(dl_in_vec[64]));

    assign proc_64_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_2_x0_U0.fifo_A_PE_5_2_x067_blk_n);
    assign proc_64_data_PIPO_blk[0] = 1'b0;
    assign proc_64_start_FIFO_blk[0] = 1'b0;
    assign proc_64_TLF_FIFO_blk[0] = 1'b0;
    assign proc_64_input_sync_blk[0] = 1'b0;
    assign proc_64_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_64[0] = dl_detect_out ? proc_dep_vld_vec_64_reg[0] : (proc_64_data_FIFO_blk[0] | proc_64_data_PIPO_blk[0] | proc_64_start_FIFO_blk[0] | proc_64_TLF_FIFO_blk[0] | proc_64_input_sync_blk[0] | proc_64_output_sync_blk[0]);
    assign proc_64_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_2_x0_U0.fifo_A_PE_5_3_x068_blk_n);
    assign proc_64_data_PIPO_blk[1] = 1'b0;
    assign proc_64_start_FIFO_blk[1] = 1'b0;
    assign proc_64_TLF_FIFO_blk[1] = 1'b0;
    assign proc_64_input_sync_blk[1] = 1'b0;
    assign proc_64_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_64[1] = dl_detect_out ? proc_dep_vld_vec_64_reg[1] : (proc_64_data_FIFO_blk[1] | proc_64_data_PIPO_blk[1] | proc_64_start_FIFO_blk[1] | proc_64_TLF_FIFO_blk[1] | proc_64_input_sync_blk[1] | proc_64_output_sync_blk[1]);
    assign proc_64_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_2_x0_U0.fifo_B_PE_5_2_x0115_blk_n);
    assign proc_64_data_PIPO_blk[2] = 1'b0;
    assign proc_64_start_FIFO_blk[2] = 1'b0;
    assign proc_64_TLF_FIFO_blk[2] = 1'b0;
    assign proc_64_input_sync_blk[2] = 1'b0;
    assign proc_64_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_64[2] = dl_detect_out ? proc_dep_vld_vec_64_reg[2] : (proc_64_data_FIFO_blk[2] | proc_64_data_PIPO_blk[2] | proc_64_start_FIFO_blk[2] | proc_64_TLF_FIFO_blk[2] | proc_64_input_sync_blk[2] | proc_64_output_sync_blk[2]);
    assign proc_64_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_2_x0_U0.fifo_B_PE_6_2_x0116_blk_n);
    assign proc_64_data_PIPO_blk[3] = 1'b0;
    assign proc_64_start_FIFO_blk[3] = 1'b0;
    assign proc_64_TLF_FIFO_blk[3] = 1'b0;
    assign proc_64_input_sync_blk[3] = 1'b0;
    assign proc_64_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_64[3] = dl_detect_out ? proc_dep_vld_vec_64_reg[3] : (proc_64_data_FIFO_blk[3] | proc_64_data_PIPO_blk[3] | proc_64_start_FIFO_blk[3] | proc_64_TLF_FIFO_blk[3] | proc_64_input_sync_blk[3] | proc_64_output_sync_blk[3]);
    assign proc_64_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_2_x0_U0.fifo_C_drain_PE_5_2_x0185_blk_n);
    assign proc_64_data_PIPO_blk[4] = 1'b0;
    assign proc_64_start_FIFO_blk[4] = 1'b0;
    assign proc_64_TLF_FIFO_blk[4] = 1'b0;
    assign proc_64_input_sync_blk[4] = 1'b0;
    assign proc_64_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_64[4] = dl_detect_out ? proc_dep_vld_vec_64_reg[4] : (proc_64_data_FIFO_blk[4] | proc_64_data_PIPO_blk[4] | proc_64_start_FIFO_blk[4] | proc_64_TLF_FIFO_blk[4] | proc_64_input_sync_blk[4] | proc_64_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_64_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_64_reg <= proc_dep_vld_vec_64;
        end
    end
    assign in_chan_dep_vld_vec_64[0] = dep_chan_vld_56_64;
    assign in_chan_dep_data_vec_64[351 : 0] = dep_chan_data_56_64;
    assign token_in_vec_64[0] = token_56_64;
    assign in_chan_dep_vld_vec_64[1] = dep_chan_vld_63_64;
    assign in_chan_dep_data_vec_64[703 : 352] = dep_chan_data_63_64;
    assign token_in_vec_64[1] = token_63_64;
    assign in_chan_dep_vld_vec_64[2] = dep_chan_vld_65_64;
    assign in_chan_dep_data_vec_64[1055 : 704] = dep_chan_data_65_64;
    assign token_in_vec_64[2] = token_65_64;
    assign in_chan_dep_vld_vec_64[3] = dep_chan_vld_72_64;
    assign in_chan_dep_data_vec_64[1407 : 1056] = dep_chan_data_72_64;
    assign token_in_vec_64[3] = token_72_64;
    assign in_chan_dep_vld_vec_64[4] = dep_chan_vld_120_64;
    assign in_chan_dep_data_vec_64[1759 : 1408] = dep_chan_data_120_64;
    assign token_in_vec_64[4] = token_120_64;
    assign dep_chan_vld_64_63 = out_chan_dep_vld_vec_64[0];
    assign dep_chan_data_64_63 = out_chan_dep_data_64;
    assign token_64_63 = token_out_vec_64[0];
    assign dep_chan_vld_64_65 = out_chan_dep_vld_vec_64[1];
    assign dep_chan_data_64_65 = out_chan_dep_data_64;
    assign token_64_65 = token_out_vec_64[1];
    assign dep_chan_vld_64_56 = out_chan_dep_vld_vec_64[2];
    assign dep_chan_data_64_56 = out_chan_dep_data_64;
    assign token_64_56 = token_out_vec_64[2];
    assign dep_chan_vld_64_72 = out_chan_dep_vld_vec_64[3];
    assign dep_chan_data_64_72 = out_chan_dep_data_64;
    assign token_64_72 = token_out_vec_64[3];
    assign dep_chan_vld_64_120 = out_chan_dep_vld_vec_64[4];
    assign dep_chan_data_64_120 = out_chan_dep_data_64;
    assign token_64_120 = token_out_vec_64[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_5_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 65, 5, 5) top_hls_deadlock_detect_unit_65 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_65),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_65),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_65),
        .token_in_vec(token_in_vec_65),
        .dl_detect_in(dl_detect_out),
        .origin(origin[65]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_65),
        .out_chan_dep_data(out_chan_dep_data_65),
        .token_out_vec(token_out_vec_65),
        .dl_detect_out(dl_in_vec[65]));

    assign proc_65_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_3_x0_U0.fifo_A_PE_5_3_x068_blk_n);
    assign proc_65_data_PIPO_blk[0] = 1'b0;
    assign proc_65_start_FIFO_blk[0] = 1'b0;
    assign proc_65_TLF_FIFO_blk[0] = 1'b0;
    assign proc_65_input_sync_blk[0] = 1'b0;
    assign proc_65_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_65[0] = dl_detect_out ? proc_dep_vld_vec_65_reg[0] : (proc_65_data_FIFO_blk[0] | proc_65_data_PIPO_blk[0] | proc_65_start_FIFO_blk[0] | proc_65_TLF_FIFO_blk[0] | proc_65_input_sync_blk[0] | proc_65_output_sync_blk[0]);
    assign proc_65_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_3_x0_U0.fifo_A_PE_5_4_x069_blk_n);
    assign proc_65_data_PIPO_blk[1] = 1'b0;
    assign proc_65_start_FIFO_blk[1] = 1'b0;
    assign proc_65_TLF_FIFO_blk[1] = 1'b0;
    assign proc_65_input_sync_blk[1] = 1'b0;
    assign proc_65_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_65[1] = dl_detect_out ? proc_dep_vld_vec_65_reg[1] : (proc_65_data_FIFO_blk[1] | proc_65_data_PIPO_blk[1] | proc_65_start_FIFO_blk[1] | proc_65_TLF_FIFO_blk[1] | proc_65_input_sync_blk[1] | proc_65_output_sync_blk[1]);
    assign proc_65_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_3_x0_U0.fifo_B_PE_5_3_x0124_blk_n);
    assign proc_65_data_PIPO_blk[2] = 1'b0;
    assign proc_65_start_FIFO_blk[2] = 1'b0;
    assign proc_65_TLF_FIFO_blk[2] = 1'b0;
    assign proc_65_input_sync_blk[2] = 1'b0;
    assign proc_65_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_65[2] = dl_detect_out ? proc_dep_vld_vec_65_reg[2] : (proc_65_data_FIFO_blk[2] | proc_65_data_PIPO_blk[2] | proc_65_start_FIFO_blk[2] | proc_65_TLF_FIFO_blk[2] | proc_65_input_sync_blk[2] | proc_65_output_sync_blk[2]);
    assign proc_65_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_3_x0_U0.fifo_B_PE_6_3_x0125_blk_n);
    assign proc_65_data_PIPO_blk[3] = 1'b0;
    assign proc_65_start_FIFO_blk[3] = 1'b0;
    assign proc_65_TLF_FIFO_blk[3] = 1'b0;
    assign proc_65_input_sync_blk[3] = 1'b0;
    assign proc_65_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_65[3] = dl_detect_out ? proc_dep_vld_vec_65_reg[3] : (proc_65_data_FIFO_blk[3] | proc_65_data_PIPO_blk[3] | proc_65_start_FIFO_blk[3] | proc_65_TLF_FIFO_blk[3] | proc_65_input_sync_blk[3] | proc_65_output_sync_blk[3]);
    assign proc_65_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_3_x0_U0.fifo_C_drain_PE_5_3_x0193_blk_n);
    assign proc_65_data_PIPO_blk[4] = 1'b0;
    assign proc_65_start_FIFO_blk[4] = 1'b0;
    assign proc_65_TLF_FIFO_blk[4] = 1'b0;
    assign proc_65_input_sync_blk[4] = 1'b0;
    assign proc_65_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_65[4] = dl_detect_out ? proc_dep_vld_vec_65_reg[4] : (proc_65_data_FIFO_blk[4] | proc_65_data_PIPO_blk[4] | proc_65_start_FIFO_blk[4] | proc_65_TLF_FIFO_blk[4] | proc_65_input_sync_blk[4] | proc_65_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_65_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_65_reg <= proc_dep_vld_vec_65;
        end
    end
    assign in_chan_dep_vld_vec_65[0] = dep_chan_vld_57_65;
    assign in_chan_dep_data_vec_65[351 : 0] = dep_chan_data_57_65;
    assign token_in_vec_65[0] = token_57_65;
    assign in_chan_dep_vld_vec_65[1] = dep_chan_vld_64_65;
    assign in_chan_dep_data_vec_65[703 : 352] = dep_chan_data_64_65;
    assign token_in_vec_65[1] = token_64_65;
    assign in_chan_dep_vld_vec_65[2] = dep_chan_vld_66_65;
    assign in_chan_dep_data_vec_65[1055 : 704] = dep_chan_data_66_65;
    assign token_in_vec_65[2] = token_66_65;
    assign in_chan_dep_vld_vec_65[3] = dep_chan_vld_73_65;
    assign in_chan_dep_data_vec_65[1407 : 1056] = dep_chan_data_73_65;
    assign token_in_vec_65[3] = token_73_65;
    assign in_chan_dep_vld_vec_65[4] = dep_chan_vld_128_65;
    assign in_chan_dep_data_vec_65[1759 : 1408] = dep_chan_data_128_65;
    assign token_in_vec_65[4] = token_128_65;
    assign dep_chan_vld_65_64 = out_chan_dep_vld_vec_65[0];
    assign dep_chan_data_65_64 = out_chan_dep_data_65;
    assign token_65_64 = token_out_vec_65[0];
    assign dep_chan_vld_65_66 = out_chan_dep_vld_vec_65[1];
    assign dep_chan_data_65_66 = out_chan_dep_data_65;
    assign token_65_66 = token_out_vec_65[1];
    assign dep_chan_vld_65_57 = out_chan_dep_vld_vec_65[2];
    assign dep_chan_data_65_57 = out_chan_dep_data_65;
    assign token_65_57 = token_out_vec_65[2];
    assign dep_chan_vld_65_73 = out_chan_dep_vld_vec_65[3];
    assign dep_chan_data_65_73 = out_chan_dep_data_65;
    assign token_65_73 = token_out_vec_65[3];
    assign dep_chan_vld_65_128 = out_chan_dep_vld_vec_65[4];
    assign dep_chan_data_65_128 = out_chan_dep_data_65;
    assign token_65_128 = token_out_vec_65[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_5_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 66, 5, 5) top_hls_deadlock_detect_unit_66 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_66),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_66),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_66),
        .token_in_vec(token_in_vec_66),
        .dl_detect_in(dl_detect_out),
        .origin(origin[66]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_66),
        .out_chan_dep_data(out_chan_dep_data_66),
        .token_out_vec(token_out_vec_66),
        .dl_detect_out(dl_in_vec[66]));

    assign proc_66_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_4_x0_U0.fifo_A_PE_5_4_x069_blk_n);
    assign proc_66_data_PIPO_blk[0] = 1'b0;
    assign proc_66_start_FIFO_blk[0] = 1'b0;
    assign proc_66_TLF_FIFO_blk[0] = 1'b0;
    assign proc_66_input_sync_blk[0] = 1'b0;
    assign proc_66_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_66[0] = dl_detect_out ? proc_dep_vld_vec_66_reg[0] : (proc_66_data_FIFO_blk[0] | proc_66_data_PIPO_blk[0] | proc_66_start_FIFO_blk[0] | proc_66_TLF_FIFO_blk[0] | proc_66_input_sync_blk[0] | proc_66_output_sync_blk[0]);
    assign proc_66_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_4_x0_U0.fifo_A_PE_5_5_x070_blk_n);
    assign proc_66_data_PIPO_blk[1] = 1'b0;
    assign proc_66_start_FIFO_blk[1] = 1'b0;
    assign proc_66_TLF_FIFO_blk[1] = 1'b0;
    assign proc_66_input_sync_blk[1] = 1'b0;
    assign proc_66_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_66[1] = dl_detect_out ? proc_dep_vld_vec_66_reg[1] : (proc_66_data_FIFO_blk[1] | proc_66_data_PIPO_blk[1] | proc_66_start_FIFO_blk[1] | proc_66_TLF_FIFO_blk[1] | proc_66_input_sync_blk[1] | proc_66_output_sync_blk[1]);
    assign proc_66_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_4_x0_U0.fifo_B_PE_5_4_x0133_blk_n);
    assign proc_66_data_PIPO_blk[2] = 1'b0;
    assign proc_66_start_FIFO_blk[2] = 1'b0;
    assign proc_66_TLF_FIFO_blk[2] = 1'b0;
    assign proc_66_input_sync_blk[2] = 1'b0;
    assign proc_66_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_66[2] = dl_detect_out ? proc_dep_vld_vec_66_reg[2] : (proc_66_data_FIFO_blk[2] | proc_66_data_PIPO_blk[2] | proc_66_start_FIFO_blk[2] | proc_66_TLF_FIFO_blk[2] | proc_66_input_sync_blk[2] | proc_66_output_sync_blk[2]);
    assign proc_66_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_4_x0_U0.fifo_B_PE_6_4_x0134_blk_n);
    assign proc_66_data_PIPO_blk[3] = 1'b0;
    assign proc_66_start_FIFO_blk[3] = 1'b0;
    assign proc_66_TLF_FIFO_blk[3] = 1'b0;
    assign proc_66_input_sync_blk[3] = 1'b0;
    assign proc_66_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_66[3] = dl_detect_out ? proc_dep_vld_vec_66_reg[3] : (proc_66_data_FIFO_blk[3] | proc_66_data_PIPO_blk[3] | proc_66_start_FIFO_blk[3] | proc_66_TLF_FIFO_blk[3] | proc_66_input_sync_blk[3] | proc_66_output_sync_blk[3]);
    assign proc_66_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_4_x0_U0.fifo_C_drain_PE_5_4_x0201_blk_n);
    assign proc_66_data_PIPO_blk[4] = 1'b0;
    assign proc_66_start_FIFO_blk[4] = 1'b0;
    assign proc_66_TLF_FIFO_blk[4] = 1'b0;
    assign proc_66_input_sync_blk[4] = 1'b0;
    assign proc_66_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_66[4] = dl_detect_out ? proc_dep_vld_vec_66_reg[4] : (proc_66_data_FIFO_blk[4] | proc_66_data_PIPO_blk[4] | proc_66_start_FIFO_blk[4] | proc_66_TLF_FIFO_blk[4] | proc_66_input_sync_blk[4] | proc_66_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_66_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_66_reg <= proc_dep_vld_vec_66;
        end
    end
    assign in_chan_dep_vld_vec_66[0] = dep_chan_vld_58_66;
    assign in_chan_dep_data_vec_66[351 : 0] = dep_chan_data_58_66;
    assign token_in_vec_66[0] = token_58_66;
    assign in_chan_dep_vld_vec_66[1] = dep_chan_vld_65_66;
    assign in_chan_dep_data_vec_66[703 : 352] = dep_chan_data_65_66;
    assign token_in_vec_66[1] = token_65_66;
    assign in_chan_dep_vld_vec_66[2] = dep_chan_vld_67_66;
    assign in_chan_dep_data_vec_66[1055 : 704] = dep_chan_data_67_66;
    assign token_in_vec_66[2] = token_67_66;
    assign in_chan_dep_vld_vec_66[3] = dep_chan_vld_74_66;
    assign in_chan_dep_data_vec_66[1407 : 1056] = dep_chan_data_74_66;
    assign token_in_vec_66[3] = token_74_66;
    assign in_chan_dep_vld_vec_66[4] = dep_chan_vld_136_66;
    assign in_chan_dep_data_vec_66[1759 : 1408] = dep_chan_data_136_66;
    assign token_in_vec_66[4] = token_136_66;
    assign dep_chan_vld_66_65 = out_chan_dep_vld_vec_66[0];
    assign dep_chan_data_66_65 = out_chan_dep_data_66;
    assign token_66_65 = token_out_vec_66[0];
    assign dep_chan_vld_66_67 = out_chan_dep_vld_vec_66[1];
    assign dep_chan_data_66_67 = out_chan_dep_data_66;
    assign token_66_67 = token_out_vec_66[1];
    assign dep_chan_vld_66_58 = out_chan_dep_vld_vec_66[2];
    assign dep_chan_data_66_58 = out_chan_dep_data_66;
    assign token_66_58 = token_out_vec_66[2];
    assign dep_chan_vld_66_74 = out_chan_dep_vld_vec_66[3];
    assign dep_chan_data_66_74 = out_chan_dep_data_66;
    assign token_66_74 = token_out_vec_66[3];
    assign dep_chan_vld_66_136 = out_chan_dep_vld_vec_66[4];
    assign dep_chan_data_66_136 = out_chan_dep_data_66;
    assign token_66_136 = token_out_vec_66[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_5_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 67, 5, 5) top_hls_deadlock_detect_unit_67 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_67),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_67),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_67),
        .token_in_vec(token_in_vec_67),
        .dl_detect_in(dl_detect_out),
        .origin(origin[67]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_67),
        .out_chan_dep_data(out_chan_dep_data_67),
        .token_out_vec(token_out_vec_67),
        .dl_detect_out(dl_in_vec[67]));

    assign proc_67_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_5_x0_U0.fifo_A_PE_5_5_x070_blk_n);
    assign proc_67_data_PIPO_blk[0] = 1'b0;
    assign proc_67_start_FIFO_blk[0] = 1'b0;
    assign proc_67_TLF_FIFO_blk[0] = 1'b0;
    assign proc_67_input_sync_blk[0] = 1'b0;
    assign proc_67_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_67[0] = dl_detect_out ? proc_dep_vld_vec_67_reg[0] : (proc_67_data_FIFO_blk[0] | proc_67_data_PIPO_blk[0] | proc_67_start_FIFO_blk[0] | proc_67_TLF_FIFO_blk[0] | proc_67_input_sync_blk[0] | proc_67_output_sync_blk[0]);
    assign proc_67_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_5_x0_U0.fifo_A_PE_5_6_x071_blk_n);
    assign proc_67_data_PIPO_blk[1] = 1'b0;
    assign proc_67_start_FIFO_blk[1] = 1'b0;
    assign proc_67_TLF_FIFO_blk[1] = 1'b0;
    assign proc_67_input_sync_blk[1] = 1'b0;
    assign proc_67_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_67[1] = dl_detect_out ? proc_dep_vld_vec_67_reg[1] : (proc_67_data_FIFO_blk[1] | proc_67_data_PIPO_blk[1] | proc_67_start_FIFO_blk[1] | proc_67_TLF_FIFO_blk[1] | proc_67_input_sync_blk[1] | proc_67_output_sync_blk[1]);
    assign proc_67_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_5_x0_U0.fifo_B_PE_5_5_x0142_blk_n);
    assign proc_67_data_PIPO_blk[2] = 1'b0;
    assign proc_67_start_FIFO_blk[2] = 1'b0;
    assign proc_67_TLF_FIFO_blk[2] = 1'b0;
    assign proc_67_input_sync_blk[2] = 1'b0;
    assign proc_67_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_67[2] = dl_detect_out ? proc_dep_vld_vec_67_reg[2] : (proc_67_data_FIFO_blk[2] | proc_67_data_PIPO_blk[2] | proc_67_start_FIFO_blk[2] | proc_67_TLF_FIFO_blk[2] | proc_67_input_sync_blk[2] | proc_67_output_sync_blk[2]);
    assign proc_67_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_5_x0_U0.fifo_B_PE_6_5_x0143_blk_n);
    assign proc_67_data_PIPO_blk[3] = 1'b0;
    assign proc_67_start_FIFO_blk[3] = 1'b0;
    assign proc_67_TLF_FIFO_blk[3] = 1'b0;
    assign proc_67_input_sync_blk[3] = 1'b0;
    assign proc_67_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_67[3] = dl_detect_out ? proc_dep_vld_vec_67_reg[3] : (proc_67_data_FIFO_blk[3] | proc_67_data_PIPO_blk[3] | proc_67_start_FIFO_blk[3] | proc_67_TLF_FIFO_blk[3] | proc_67_input_sync_blk[3] | proc_67_output_sync_blk[3]);
    assign proc_67_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_5_x0_U0.fifo_C_drain_PE_5_5_x0209_blk_n);
    assign proc_67_data_PIPO_blk[4] = 1'b0;
    assign proc_67_start_FIFO_blk[4] = 1'b0;
    assign proc_67_TLF_FIFO_blk[4] = 1'b0;
    assign proc_67_input_sync_blk[4] = 1'b0;
    assign proc_67_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_67[4] = dl_detect_out ? proc_dep_vld_vec_67_reg[4] : (proc_67_data_FIFO_blk[4] | proc_67_data_PIPO_blk[4] | proc_67_start_FIFO_blk[4] | proc_67_TLF_FIFO_blk[4] | proc_67_input_sync_blk[4] | proc_67_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_67_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_67_reg <= proc_dep_vld_vec_67;
        end
    end
    assign in_chan_dep_vld_vec_67[0] = dep_chan_vld_59_67;
    assign in_chan_dep_data_vec_67[351 : 0] = dep_chan_data_59_67;
    assign token_in_vec_67[0] = token_59_67;
    assign in_chan_dep_vld_vec_67[1] = dep_chan_vld_66_67;
    assign in_chan_dep_data_vec_67[703 : 352] = dep_chan_data_66_67;
    assign token_in_vec_67[1] = token_66_67;
    assign in_chan_dep_vld_vec_67[2] = dep_chan_vld_68_67;
    assign in_chan_dep_data_vec_67[1055 : 704] = dep_chan_data_68_67;
    assign token_in_vec_67[2] = token_68_67;
    assign in_chan_dep_vld_vec_67[3] = dep_chan_vld_75_67;
    assign in_chan_dep_data_vec_67[1407 : 1056] = dep_chan_data_75_67;
    assign token_in_vec_67[3] = token_75_67;
    assign in_chan_dep_vld_vec_67[4] = dep_chan_vld_144_67;
    assign in_chan_dep_data_vec_67[1759 : 1408] = dep_chan_data_144_67;
    assign token_in_vec_67[4] = token_144_67;
    assign dep_chan_vld_67_66 = out_chan_dep_vld_vec_67[0];
    assign dep_chan_data_67_66 = out_chan_dep_data_67;
    assign token_67_66 = token_out_vec_67[0];
    assign dep_chan_vld_67_68 = out_chan_dep_vld_vec_67[1];
    assign dep_chan_data_67_68 = out_chan_dep_data_67;
    assign token_67_68 = token_out_vec_67[1];
    assign dep_chan_vld_67_59 = out_chan_dep_vld_vec_67[2];
    assign dep_chan_data_67_59 = out_chan_dep_data_67;
    assign token_67_59 = token_out_vec_67[2];
    assign dep_chan_vld_67_75 = out_chan_dep_vld_vec_67[3];
    assign dep_chan_data_67_75 = out_chan_dep_data_67;
    assign token_67_75 = token_out_vec_67[3];
    assign dep_chan_vld_67_144 = out_chan_dep_vld_vec_67[4];
    assign dep_chan_data_67_144 = out_chan_dep_data_67;
    assign token_67_144 = token_out_vec_67[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_5_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 68, 5, 5) top_hls_deadlock_detect_unit_68 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_68),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_68),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_68),
        .token_in_vec(token_in_vec_68),
        .dl_detect_in(dl_detect_out),
        .origin(origin[68]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_68),
        .out_chan_dep_data(out_chan_dep_data_68),
        .token_out_vec(token_out_vec_68),
        .dl_detect_out(dl_in_vec[68]));

    assign proc_68_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_6_x0_U0.fifo_A_PE_5_6_x071_blk_n);
    assign proc_68_data_PIPO_blk[0] = 1'b0;
    assign proc_68_start_FIFO_blk[0] = 1'b0;
    assign proc_68_TLF_FIFO_blk[0] = 1'b0;
    assign proc_68_input_sync_blk[0] = 1'b0;
    assign proc_68_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_68[0] = dl_detect_out ? proc_dep_vld_vec_68_reg[0] : (proc_68_data_FIFO_blk[0] | proc_68_data_PIPO_blk[0] | proc_68_start_FIFO_blk[0] | proc_68_TLF_FIFO_blk[0] | proc_68_input_sync_blk[0] | proc_68_output_sync_blk[0]);
    assign proc_68_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_6_x0_U0.fifo_A_PE_5_7_x072_blk_n);
    assign proc_68_data_PIPO_blk[1] = 1'b0;
    assign proc_68_start_FIFO_blk[1] = 1'b0;
    assign proc_68_TLF_FIFO_blk[1] = 1'b0;
    assign proc_68_input_sync_blk[1] = 1'b0;
    assign proc_68_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_68[1] = dl_detect_out ? proc_dep_vld_vec_68_reg[1] : (proc_68_data_FIFO_blk[1] | proc_68_data_PIPO_blk[1] | proc_68_start_FIFO_blk[1] | proc_68_TLF_FIFO_blk[1] | proc_68_input_sync_blk[1] | proc_68_output_sync_blk[1]);
    assign proc_68_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_6_x0_U0.fifo_B_PE_5_6_x0151_blk_n);
    assign proc_68_data_PIPO_blk[2] = 1'b0;
    assign proc_68_start_FIFO_blk[2] = 1'b0;
    assign proc_68_TLF_FIFO_blk[2] = 1'b0;
    assign proc_68_input_sync_blk[2] = 1'b0;
    assign proc_68_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_68[2] = dl_detect_out ? proc_dep_vld_vec_68_reg[2] : (proc_68_data_FIFO_blk[2] | proc_68_data_PIPO_blk[2] | proc_68_start_FIFO_blk[2] | proc_68_TLF_FIFO_blk[2] | proc_68_input_sync_blk[2] | proc_68_output_sync_blk[2]);
    assign proc_68_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_6_x0_U0.fifo_B_PE_6_6_x0152_blk_n);
    assign proc_68_data_PIPO_blk[3] = 1'b0;
    assign proc_68_start_FIFO_blk[3] = 1'b0;
    assign proc_68_TLF_FIFO_blk[3] = 1'b0;
    assign proc_68_input_sync_blk[3] = 1'b0;
    assign proc_68_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_68[3] = dl_detect_out ? proc_dep_vld_vec_68_reg[3] : (proc_68_data_FIFO_blk[3] | proc_68_data_PIPO_blk[3] | proc_68_start_FIFO_blk[3] | proc_68_TLF_FIFO_blk[3] | proc_68_input_sync_blk[3] | proc_68_output_sync_blk[3]);
    assign proc_68_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_6_x0_U0.fifo_C_drain_PE_5_6_x0217_blk_n);
    assign proc_68_data_PIPO_blk[4] = 1'b0;
    assign proc_68_start_FIFO_blk[4] = 1'b0;
    assign proc_68_TLF_FIFO_blk[4] = 1'b0;
    assign proc_68_input_sync_blk[4] = 1'b0;
    assign proc_68_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_68[4] = dl_detect_out ? proc_dep_vld_vec_68_reg[4] : (proc_68_data_FIFO_blk[4] | proc_68_data_PIPO_blk[4] | proc_68_start_FIFO_blk[4] | proc_68_TLF_FIFO_blk[4] | proc_68_input_sync_blk[4] | proc_68_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_68_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_68_reg <= proc_dep_vld_vec_68;
        end
    end
    assign in_chan_dep_vld_vec_68[0] = dep_chan_vld_60_68;
    assign in_chan_dep_data_vec_68[351 : 0] = dep_chan_data_60_68;
    assign token_in_vec_68[0] = token_60_68;
    assign in_chan_dep_vld_vec_68[1] = dep_chan_vld_67_68;
    assign in_chan_dep_data_vec_68[703 : 352] = dep_chan_data_67_68;
    assign token_in_vec_68[1] = token_67_68;
    assign in_chan_dep_vld_vec_68[2] = dep_chan_vld_69_68;
    assign in_chan_dep_data_vec_68[1055 : 704] = dep_chan_data_69_68;
    assign token_in_vec_68[2] = token_69_68;
    assign in_chan_dep_vld_vec_68[3] = dep_chan_vld_76_68;
    assign in_chan_dep_data_vec_68[1407 : 1056] = dep_chan_data_76_68;
    assign token_in_vec_68[3] = token_76_68;
    assign in_chan_dep_vld_vec_68[4] = dep_chan_vld_152_68;
    assign in_chan_dep_data_vec_68[1759 : 1408] = dep_chan_data_152_68;
    assign token_in_vec_68[4] = token_152_68;
    assign dep_chan_vld_68_67 = out_chan_dep_vld_vec_68[0];
    assign dep_chan_data_68_67 = out_chan_dep_data_68;
    assign token_68_67 = token_out_vec_68[0];
    assign dep_chan_vld_68_69 = out_chan_dep_vld_vec_68[1];
    assign dep_chan_data_68_69 = out_chan_dep_data_68;
    assign token_68_69 = token_out_vec_68[1];
    assign dep_chan_vld_68_60 = out_chan_dep_vld_vec_68[2];
    assign dep_chan_data_68_60 = out_chan_dep_data_68;
    assign token_68_60 = token_out_vec_68[2];
    assign dep_chan_vld_68_76 = out_chan_dep_vld_vec_68[3];
    assign dep_chan_data_68_76 = out_chan_dep_data_68;
    assign token_68_76 = token_out_vec_68[3];
    assign dep_chan_vld_68_152 = out_chan_dep_vld_vec_68[4];
    assign dep_chan_data_68_152 = out_chan_dep_data_68;
    assign token_68_152 = token_out_vec_68[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_5_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 69, 5, 5) top_hls_deadlock_detect_unit_69 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_69),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_69),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_69),
        .token_in_vec(token_in_vec_69),
        .dl_detect_in(dl_detect_out),
        .origin(origin[69]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_69),
        .out_chan_dep_data(out_chan_dep_data_69),
        .token_out_vec(token_out_vec_69),
        .dl_detect_out(dl_in_vec[69]));

    assign proc_69_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_7_x0_U0.fifo_A_PE_5_7_x072_blk_n);
    assign proc_69_data_PIPO_blk[0] = 1'b0;
    assign proc_69_start_FIFO_blk[0] = 1'b0;
    assign proc_69_TLF_FIFO_blk[0] = 1'b0;
    assign proc_69_input_sync_blk[0] = 1'b0;
    assign proc_69_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_69[0] = dl_detect_out ? proc_dep_vld_vec_69_reg[0] : (proc_69_data_FIFO_blk[0] | proc_69_data_PIPO_blk[0] | proc_69_start_FIFO_blk[0] | proc_69_TLF_FIFO_blk[0] | proc_69_input_sync_blk[0] | proc_69_output_sync_blk[0]);
    assign proc_69_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_7_x0_U0.fifo_A_PE_5_8_x073_blk_n);
    assign proc_69_data_PIPO_blk[1] = 1'b0;
    assign proc_69_start_FIFO_blk[1] = 1'b0;
    assign proc_69_TLF_FIFO_blk[1] = 1'b0;
    assign proc_69_input_sync_blk[1] = 1'b0;
    assign proc_69_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_69[1] = dl_detect_out ? proc_dep_vld_vec_69_reg[1] : (proc_69_data_FIFO_blk[1] | proc_69_data_PIPO_blk[1] | proc_69_start_FIFO_blk[1] | proc_69_TLF_FIFO_blk[1] | proc_69_input_sync_blk[1] | proc_69_output_sync_blk[1]);
    assign proc_69_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_7_x0_U0.fifo_B_PE_5_7_x0160_blk_n);
    assign proc_69_data_PIPO_blk[2] = 1'b0;
    assign proc_69_start_FIFO_blk[2] = 1'b0;
    assign proc_69_TLF_FIFO_blk[2] = 1'b0;
    assign proc_69_input_sync_blk[2] = 1'b0;
    assign proc_69_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_69[2] = dl_detect_out ? proc_dep_vld_vec_69_reg[2] : (proc_69_data_FIFO_blk[2] | proc_69_data_PIPO_blk[2] | proc_69_start_FIFO_blk[2] | proc_69_TLF_FIFO_blk[2] | proc_69_input_sync_blk[2] | proc_69_output_sync_blk[2]);
    assign proc_69_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_7_x0_U0.fifo_B_PE_6_7_x0161_blk_n);
    assign proc_69_data_PIPO_blk[3] = 1'b0;
    assign proc_69_start_FIFO_blk[3] = 1'b0;
    assign proc_69_TLF_FIFO_blk[3] = 1'b0;
    assign proc_69_input_sync_blk[3] = 1'b0;
    assign proc_69_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_69[3] = dl_detect_out ? proc_dep_vld_vec_69_reg[3] : (proc_69_data_FIFO_blk[3] | proc_69_data_PIPO_blk[3] | proc_69_start_FIFO_blk[3] | proc_69_TLF_FIFO_blk[3] | proc_69_input_sync_blk[3] | proc_69_output_sync_blk[3]);
    assign proc_69_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_5_7_x0_U0.fifo_C_drain_PE_5_7_x0225_blk_n);
    assign proc_69_data_PIPO_blk[4] = 1'b0;
    assign proc_69_start_FIFO_blk[4] = 1'b0;
    assign proc_69_TLF_FIFO_blk[4] = 1'b0;
    assign proc_69_input_sync_blk[4] = 1'b0;
    assign proc_69_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_69[4] = dl_detect_out ? proc_dep_vld_vec_69_reg[4] : (proc_69_data_FIFO_blk[4] | proc_69_data_PIPO_blk[4] | proc_69_start_FIFO_blk[4] | proc_69_TLF_FIFO_blk[4] | proc_69_input_sync_blk[4] | proc_69_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_69_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_69_reg <= proc_dep_vld_vec_69;
        end
    end
    assign in_chan_dep_vld_vec_69[0] = dep_chan_vld_61_69;
    assign in_chan_dep_data_vec_69[351 : 0] = dep_chan_data_61_69;
    assign token_in_vec_69[0] = token_61_69;
    assign in_chan_dep_vld_vec_69[1] = dep_chan_vld_68_69;
    assign in_chan_dep_data_vec_69[703 : 352] = dep_chan_data_68_69;
    assign token_in_vec_69[1] = token_68_69;
    assign in_chan_dep_vld_vec_69[2] = dep_chan_vld_77_69;
    assign in_chan_dep_data_vec_69[1055 : 704] = dep_chan_data_77_69;
    assign token_in_vec_69[2] = token_77_69;
    assign in_chan_dep_vld_vec_69[3] = dep_chan_vld_91_69;
    assign in_chan_dep_data_vec_69[1407 : 1056] = dep_chan_data_91_69;
    assign token_in_vec_69[3] = token_91_69;
    assign in_chan_dep_vld_vec_69[4] = dep_chan_vld_160_69;
    assign in_chan_dep_data_vec_69[1759 : 1408] = dep_chan_data_160_69;
    assign token_in_vec_69[4] = token_160_69;
    assign dep_chan_vld_69_68 = out_chan_dep_vld_vec_69[0];
    assign dep_chan_data_69_68 = out_chan_dep_data_69;
    assign token_69_68 = token_out_vec_69[0];
    assign dep_chan_vld_69_91 = out_chan_dep_vld_vec_69[1];
    assign dep_chan_data_69_91 = out_chan_dep_data_69;
    assign token_69_91 = token_out_vec_69[1];
    assign dep_chan_vld_69_61 = out_chan_dep_vld_vec_69[2];
    assign dep_chan_data_69_61 = out_chan_dep_data_69;
    assign token_69_61 = token_out_vec_69[2];
    assign dep_chan_vld_69_77 = out_chan_dep_vld_vec_69[3];
    assign dep_chan_data_69_77 = out_chan_dep_data_69;
    assign token_69_77 = token_out_vec_69[3];
    assign dep_chan_vld_69_160 = out_chan_dep_vld_vec_69[4];
    assign dep_chan_data_69_160 = out_chan_dep_data_69;
    assign token_69_160 = token_out_vec_69[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_6_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 70, 5, 5) top_hls_deadlock_detect_unit_70 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_70),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_70),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_70),
        .token_in_vec(token_in_vec_70),
        .dl_detect_in(dl_detect_out),
        .origin(origin[70]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_70),
        .out_chan_dep_data(out_chan_dep_data_70),
        .token_out_vec(token_out_vec_70),
        .dl_detect_out(dl_in_vec[70]));

    assign proc_70_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_0_x0_U0.fifo_A_PE_6_0_x074_blk_n);
    assign proc_70_data_PIPO_blk[0] = 1'b0;
    assign proc_70_start_FIFO_blk[0] = 1'b0;
    assign proc_70_TLF_FIFO_blk[0] = 1'b0;
    assign proc_70_input_sync_blk[0] = 1'b0;
    assign proc_70_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_70[0] = dl_detect_out ? proc_dep_vld_vec_70_reg[0] : (proc_70_data_FIFO_blk[0] | proc_70_data_PIPO_blk[0] | proc_70_start_FIFO_blk[0] | proc_70_TLF_FIFO_blk[0] | proc_70_input_sync_blk[0] | proc_70_output_sync_blk[0]);
    assign proc_70_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_0_x0_U0.fifo_A_PE_6_1_x075_blk_n);
    assign proc_70_data_PIPO_blk[1] = 1'b0;
    assign proc_70_start_FIFO_blk[1] = 1'b0;
    assign proc_70_TLF_FIFO_blk[1] = 1'b0;
    assign proc_70_input_sync_blk[1] = 1'b0;
    assign proc_70_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_70[1] = dl_detect_out ? proc_dep_vld_vec_70_reg[1] : (proc_70_data_FIFO_blk[1] | proc_70_data_PIPO_blk[1] | proc_70_start_FIFO_blk[1] | proc_70_TLF_FIFO_blk[1] | proc_70_input_sync_blk[1] | proc_70_output_sync_blk[1]);
    assign proc_70_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_0_x0_U0.fifo_B_PE_6_0_x098_blk_n);
    assign proc_70_data_PIPO_blk[2] = 1'b0;
    assign proc_70_start_FIFO_blk[2] = 1'b0;
    assign proc_70_TLF_FIFO_blk[2] = 1'b0;
    assign proc_70_input_sync_blk[2] = 1'b0;
    assign proc_70_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_70[2] = dl_detect_out ? proc_dep_vld_vec_70_reg[2] : (proc_70_data_FIFO_blk[2] | proc_70_data_PIPO_blk[2] | proc_70_start_FIFO_blk[2] | proc_70_TLF_FIFO_blk[2] | proc_70_input_sync_blk[2] | proc_70_output_sync_blk[2]);
    assign proc_70_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_0_x0_U0.fifo_B_PE_7_0_x099_blk_n);
    assign proc_70_data_PIPO_blk[3] = 1'b0;
    assign proc_70_start_FIFO_blk[3] = 1'b0;
    assign proc_70_TLF_FIFO_blk[3] = 1'b0;
    assign proc_70_input_sync_blk[3] = 1'b0;
    assign proc_70_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_70[3] = dl_detect_out ? proc_dep_vld_vec_70_reg[3] : (proc_70_data_FIFO_blk[3] | proc_70_data_PIPO_blk[3] | proc_70_start_FIFO_blk[3] | proc_70_TLF_FIFO_blk[3] | proc_70_input_sync_blk[3] | proc_70_output_sync_blk[3]);
    assign proc_70_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_0_x0_U0.fifo_C_drain_PE_6_0_x0170_blk_n);
    assign proc_70_data_PIPO_blk[4] = 1'b0;
    assign proc_70_start_FIFO_blk[4] = 1'b0;
    assign proc_70_TLF_FIFO_blk[4] = 1'b0;
    assign proc_70_input_sync_blk[4] = 1'b0;
    assign proc_70_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_70[4] = dl_detect_out ? proc_dep_vld_vec_70_reg[4] : (proc_70_data_FIFO_blk[4] | proc_70_data_PIPO_blk[4] | proc_70_start_FIFO_blk[4] | proc_70_TLF_FIFO_blk[4] | proc_70_input_sync_blk[4] | proc_70_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_70_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_70_reg <= proc_dep_vld_vec_70;
        end
    end
    assign in_chan_dep_vld_vec_70[0] = dep_chan_vld_10_70;
    assign in_chan_dep_data_vec_70[351 : 0] = dep_chan_data_10_70;
    assign token_in_vec_70[0] = token_10_70;
    assign in_chan_dep_vld_vec_70[1] = dep_chan_vld_62_70;
    assign in_chan_dep_data_vec_70[703 : 352] = dep_chan_data_62_70;
    assign token_in_vec_70[1] = token_62_70;
    assign in_chan_dep_vld_vec_70[2] = dep_chan_vld_71_70;
    assign in_chan_dep_data_vec_70[1055 : 704] = dep_chan_data_71_70;
    assign token_in_vec_70[2] = token_71_70;
    assign in_chan_dep_vld_vec_70[3] = dep_chan_vld_78_70;
    assign in_chan_dep_data_vec_70[1407 : 1056] = dep_chan_data_78_70;
    assign token_in_vec_70[3] = token_78_70;
    assign in_chan_dep_vld_vec_70[4] = dep_chan_vld_103_70;
    assign in_chan_dep_data_vec_70[1759 : 1408] = dep_chan_data_103_70;
    assign token_in_vec_70[4] = token_103_70;
    assign dep_chan_vld_70_10 = out_chan_dep_vld_vec_70[0];
    assign dep_chan_data_70_10 = out_chan_dep_data_70;
    assign token_70_10 = token_out_vec_70[0];
    assign dep_chan_vld_70_71 = out_chan_dep_vld_vec_70[1];
    assign dep_chan_data_70_71 = out_chan_dep_data_70;
    assign token_70_71 = token_out_vec_70[1];
    assign dep_chan_vld_70_62 = out_chan_dep_vld_vec_70[2];
    assign dep_chan_data_70_62 = out_chan_dep_data_70;
    assign token_70_62 = token_out_vec_70[2];
    assign dep_chan_vld_70_78 = out_chan_dep_vld_vec_70[3];
    assign dep_chan_data_70_78 = out_chan_dep_data_70;
    assign token_70_78 = token_out_vec_70[3];
    assign dep_chan_vld_70_103 = out_chan_dep_vld_vec_70[4];
    assign dep_chan_data_70_103 = out_chan_dep_data_70;
    assign token_70_103 = token_out_vec_70[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_6_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 71, 5, 5) top_hls_deadlock_detect_unit_71 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_71),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_71),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_71),
        .token_in_vec(token_in_vec_71),
        .dl_detect_in(dl_detect_out),
        .origin(origin[71]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_71),
        .out_chan_dep_data(out_chan_dep_data_71),
        .token_out_vec(token_out_vec_71),
        .dl_detect_out(dl_in_vec[71]));

    assign proc_71_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_1_x0_U0.fifo_A_PE_6_1_x075_blk_n);
    assign proc_71_data_PIPO_blk[0] = 1'b0;
    assign proc_71_start_FIFO_blk[0] = 1'b0;
    assign proc_71_TLF_FIFO_blk[0] = 1'b0;
    assign proc_71_input_sync_blk[0] = 1'b0;
    assign proc_71_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_71[0] = dl_detect_out ? proc_dep_vld_vec_71_reg[0] : (proc_71_data_FIFO_blk[0] | proc_71_data_PIPO_blk[0] | proc_71_start_FIFO_blk[0] | proc_71_TLF_FIFO_blk[0] | proc_71_input_sync_blk[0] | proc_71_output_sync_blk[0]);
    assign proc_71_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_1_x0_U0.fifo_A_PE_6_2_x076_blk_n);
    assign proc_71_data_PIPO_blk[1] = 1'b0;
    assign proc_71_start_FIFO_blk[1] = 1'b0;
    assign proc_71_TLF_FIFO_blk[1] = 1'b0;
    assign proc_71_input_sync_blk[1] = 1'b0;
    assign proc_71_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_71[1] = dl_detect_out ? proc_dep_vld_vec_71_reg[1] : (proc_71_data_FIFO_blk[1] | proc_71_data_PIPO_blk[1] | proc_71_start_FIFO_blk[1] | proc_71_TLF_FIFO_blk[1] | proc_71_input_sync_blk[1] | proc_71_output_sync_blk[1]);
    assign proc_71_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_1_x0_U0.fifo_B_PE_6_1_x0107_blk_n);
    assign proc_71_data_PIPO_blk[2] = 1'b0;
    assign proc_71_start_FIFO_blk[2] = 1'b0;
    assign proc_71_TLF_FIFO_blk[2] = 1'b0;
    assign proc_71_input_sync_blk[2] = 1'b0;
    assign proc_71_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_71[2] = dl_detect_out ? proc_dep_vld_vec_71_reg[2] : (proc_71_data_FIFO_blk[2] | proc_71_data_PIPO_blk[2] | proc_71_start_FIFO_blk[2] | proc_71_TLF_FIFO_blk[2] | proc_71_input_sync_blk[2] | proc_71_output_sync_blk[2]);
    assign proc_71_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_1_x0_U0.fifo_B_PE_7_1_x0108_blk_n);
    assign proc_71_data_PIPO_blk[3] = 1'b0;
    assign proc_71_start_FIFO_blk[3] = 1'b0;
    assign proc_71_TLF_FIFO_blk[3] = 1'b0;
    assign proc_71_input_sync_blk[3] = 1'b0;
    assign proc_71_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_71[3] = dl_detect_out ? proc_dep_vld_vec_71_reg[3] : (proc_71_data_FIFO_blk[3] | proc_71_data_PIPO_blk[3] | proc_71_start_FIFO_blk[3] | proc_71_TLF_FIFO_blk[3] | proc_71_input_sync_blk[3] | proc_71_output_sync_blk[3]);
    assign proc_71_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_1_x0_U0.fifo_C_drain_PE_6_1_x0178_blk_n);
    assign proc_71_data_PIPO_blk[4] = 1'b0;
    assign proc_71_start_FIFO_blk[4] = 1'b0;
    assign proc_71_TLF_FIFO_blk[4] = 1'b0;
    assign proc_71_input_sync_blk[4] = 1'b0;
    assign proc_71_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_71[4] = dl_detect_out ? proc_dep_vld_vec_71_reg[4] : (proc_71_data_FIFO_blk[4] | proc_71_data_PIPO_blk[4] | proc_71_start_FIFO_blk[4] | proc_71_TLF_FIFO_blk[4] | proc_71_input_sync_blk[4] | proc_71_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_71_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_71_reg <= proc_dep_vld_vec_71;
        end
    end
    assign in_chan_dep_vld_vec_71[0] = dep_chan_vld_63_71;
    assign in_chan_dep_data_vec_71[351 : 0] = dep_chan_data_63_71;
    assign token_in_vec_71[0] = token_63_71;
    assign in_chan_dep_vld_vec_71[1] = dep_chan_vld_70_71;
    assign in_chan_dep_data_vec_71[703 : 352] = dep_chan_data_70_71;
    assign token_in_vec_71[1] = token_70_71;
    assign in_chan_dep_vld_vec_71[2] = dep_chan_vld_72_71;
    assign in_chan_dep_data_vec_71[1055 : 704] = dep_chan_data_72_71;
    assign token_in_vec_71[2] = token_72_71;
    assign in_chan_dep_vld_vec_71[3] = dep_chan_vld_79_71;
    assign in_chan_dep_data_vec_71[1407 : 1056] = dep_chan_data_79_71;
    assign token_in_vec_71[3] = token_79_71;
    assign in_chan_dep_vld_vec_71[4] = dep_chan_vld_111_71;
    assign in_chan_dep_data_vec_71[1759 : 1408] = dep_chan_data_111_71;
    assign token_in_vec_71[4] = token_111_71;
    assign dep_chan_vld_71_70 = out_chan_dep_vld_vec_71[0];
    assign dep_chan_data_71_70 = out_chan_dep_data_71;
    assign token_71_70 = token_out_vec_71[0];
    assign dep_chan_vld_71_72 = out_chan_dep_vld_vec_71[1];
    assign dep_chan_data_71_72 = out_chan_dep_data_71;
    assign token_71_72 = token_out_vec_71[1];
    assign dep_chan_vld_71_63 = out_chan_dep_vld_vec_71[2];
    assign dep_chan_data_71_63 = out_chan_dep_data_71;
    assign token_71_63 = token_out_vec_71[2];
    assign dep_chan_vld_71_79 = out_chan_dep_vld_vec_71[3];
    assign dep_chan_data_71_79 = out_chan_dep_data_71;
    assign token_71_79 = token_out_vec_71[3];
    assign dep_chan_vld_71_111 = out_chan_dep_vld_vec_71[4];
    assign dep_chan_data_71_111 = out_chan_dep_data_71;
    assign token_71_111 = token_out_vec_71[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_6_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 72, 5, 5) top_hls_deadlock_detect_unit_72 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_72),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_72),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_72),
        .token_in_vec(token_in_vec_72),
        .dl_detect_in(dl_detect_out),
        .origin(origin[72]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_72),
        .out_chan_dep_data(out_chan_dep_data_72),
        .token_out_vec(token_out_vec_72),
        .dl_detect_out(dl_in_vec[72]));

    assign proc_72_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_2_x0_U0.fifo_A_PE_6_2_x076_blk_n);
    assign proc_72_data_PIPO_blk[0] = 1'b0;
    assign proc_72_start_FIFO_blk[0] = 1'b0;
    assign proc_72_TLF_FIFO_blk[0] = 1'b0;
    assign proc_72_input_sync_blk[0] = 1'b0;
    assign proc_72_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_72[0] = dl_detect_out ? proc_dep_vld_vec_72_reg[0] : (proc_72_data_FIFO_blk[0] | proc_72_data_PIPO_blk[0] | proc_72_start_FIFO_blk[0] | proc_72_TLF_FIFO_blk[0] | proc_72_input_sync_blk[0] | proc_72_output_sync_blk[0]);
    assign proc_72_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_2_x0_U0.fifo_A_PE_6_3_x077_blk_n);
    assign proc_72_data_PIPO_blk[1] = 1'b0;
    assign proc_72_start_FIFO_blk[1] = 1'b0;
    assign proc_72_TLF_FIFO_blk[1] = 1'b0;
    assign proc_72_input_sync_blk[1] = 1'b0;
    assign proc_72_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_72[1] = dl_detect_out ? proc_dep_vld_vec_72_reg[1] : (proc_72_data_FIFO_blk[1] | proc_72_data_PIPO_blk[1] | proc_72_start_FIFO_blk[1] | proc_72_TLF_FIFO_blk[1] | proc_72_input_sync_blk[1] | proc_72_output_sync_blk[1]);
    assign proc_72_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_2_x0_U0.fifo_B_PE_6_2_x0116_blk_n);
    assign proc_72_data_PIPO_blk[2] = 1'b0;
    assign proc_72_start_FIFO_blk[2] = 1'b0;
    assign proc_72_TLF_FIFO_blk[2] = 1'b0;
    assign proc_72_input_sync_blk[2] = 1'b0;
    assign proc_72_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_72[2] = dl_detect_out ? proc_dep_vld_vec_72_reg[2] : (proc_72_data_FIFO_blk[2] | proc_72_data_PIPO_blk[2] | proc_72_start_FIFO_blk[2] | proc_72_TLF_FIFO_blk[2] | proc_72_input_sync_blk[2] | proc_72_output_sync_blk[2]);
    assign proc_72_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_2_x0_U0.fifo_B_PE_7_2_x0117_blk_n);
    assign proc_72_data_PIPO_blk[3] = 1'b0;
    assign proc_72_start_FIFO_blk[3] = 1'b0;
    assign proc_72_TLF_FIFO_blk[3] = 1'b0;
    assign proc_72_input_sync_blk[3] = 1'b0;
    assign proc_72_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_72[3] = dl_detect_out ? proc_dep_vld_vec_72_reg[3] : (proc_72_data_FIFO_blk[3] | proc_72_data_PIPO_blk[3] | proc_72_start_FIFO_blk[3] | proc_72_TLF_FIFO_blk[3] | proc_72_input_sync_blk[3] | proc_72_output_sync_blk[3]);
    assign proc_72_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_2_x0_U0.fifo_C_drain_PE_6_2_x0186_blk_n);
    assign proc_72_data_PIPO_blk[4] = 1'b0;
    assign proc_72_start_FIFO_blk[4] = 1'b0;
    assign proc_72_TLF_FIFO_blk[4] = 1'b0;
    assign proc_72_input_sync_blk[4] = 1'b0;
    assign proc_72_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_72[4] = dl_detect_out ? proc_dep_vld_vec_72_reg[4] : (proc_72_data_FIFO_blk[4] | proc_72_data_PIPO_blk[4] | proc_72_start_FIFO_blk[4] | proc_72_TLF_FIFO_blk[4] | proc_72_input_sync_blk[4] | proc_72_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_72_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_72_reg <= proc_dep_vld_vec_72;
        end
    end
    assign in_chan_dep_vld_vec_72[0] = dep_chan_vld_64_72;
    assign in_chan_dep_data_vec_72[351 : 0] = dep_chan_data_64_72;
    assign token_in_vec_72[0] = token_64_72;
    assign in_chan_dep_vld_vec_72[1] = dep_chan_vld_71_72;
    assign in_chan_dep_data_vec_72[703 : 352] = dep_chan_data_71_72;
    assign token_in_vec_72[1] = token_71_72;
    assign in_chan_dep_vld_vec_72[2] = dep_chan_vld_73_72;
    assign in_chan_dep_data_vec_72[1055 : 704] = dep_chan_data_73_72;
    assign token_in_vec_72[2] = token_73_72;
    assign in_chan_dep_vld_vec_72[3] = dep_chan_vld_80_72;
    assign in_chan_dep_data_vec_72[1407 : 1056] = dep_chan_data_80_72;
    assign token_in_vec_72[3] = token_80_72;
    assign in_chan_dep_vld_vec_72[4] = dep_chan_vld_119_72;
    assign in_chan_dep_data_vec_72[1759 : 1408] = dep_chan_data_119_72;
    assign token_in_vec_72[4] = token_119_72;
    assign dep_chan_vld_72_71 = out_chan_dep_vld_vec_72[0];
    assign dep_chan_data_72_71 = out_chan_dep_data_72;
    assign token_72_71 = token_out_vec_72[0];
    assign dep_chan_vld_72_73 = out_chan_dep_vld_vec_72[1];
    assign dep_chan_data_72_73 = out_chan_dep_data_72;
    assign token_72_73 = token_out_vec_72[1];
    assign dep_chan_vld_72_64 = out_chan_dep_vld_vec_72[2];
    assign dep_chan_data_72_64 = out_chan_dep_data_72;
    assign token_72_64 = token_out_vec_72[2];
    assign dep_chan_vld_72_80 = out_chan_dep_vld_vec_72[3];
    assign dep_chan_data_72_80 = out_chan_dep_data_72;
    assign token_72_80 = token_out_vec_72[3];
    assign dep_chan_vld_72_119 = out_chan_dep_vld_vec_72[4];
    assign dep_chan_data_72_119 = out_chan_dep_data_72;
    assign token_72_119 = token_out_vec_72[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_6_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 73, 5, 5) top_hls_deadlock_detect_unit_73 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_73),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_73),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_73),
        .token_in_vec(token_in_vec_73),
        .dl_detect_in(dl_detect_out),
        .origin(origin[73]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_73),
        .out_chan_dep_data(out_chan_dep_data_73),
        .token_out_vec(token_out_vec_73),
        .dl_detect_out(dl_in_vec[73]));

    assign proc_73_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_3_x0_U0.fifo_A_PE_6_3_x077_blk_n);
    assign proc_73_data_PIPO_blk[0] = 1'b0;
    assign proc_73_start_FIFO_blk[0] = 1'b0;
    assign proc_73_TLF_FIFO_blk[0] = 1'b0;
    assign proc_73_input_sync_blk[0] = 1'b0;
    assign proc_73_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_73[0] = dl_detect_out ? proc_dep_vld_vec_73_reg[0] : (proc_73_data_FIFO_blk[0] | proc_73_data_PIPO_blk[0] | proc_73_start_FIFO_blk[0] | proc_73_TLF_FIFO_blk[0] | proc_73_input_sync_blk[0] | proc_73_output_sync_blk[0]);
    assign proc_73_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_3_x0_U0.fifo_A_PE_6_4_x078_blk_n);
    assign proc_73_data_PIPO_blk[1] = 1'b0;
    assign proc_73_start_FIFO_blk[1] = 1'b0;
    assign proc_73_TLF_FIFO_blk[1] = 1'b0;
    assign proc_73_input_sync_blk[1] = 1'b0;
    assign proc_73_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_73[1] = dl_detect_out ? proc_dep_vld_vec_73_reg[1] : (proc_73_data_FIFO_blk[1] | proc_73_data_PIPO_blk[1] | proc_73_start_FIFO_blk[1] | proc_73_TLF_FIFO_blk[1] | proc_73_input_sync_blk[1] | proc_73_output_sync_blk[1]);
    assign proc_73_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_3_x0_U0.fifo_B_PE_6_3_x0125_blk_n);
    assign proc_73_data_PIPO_blk[2] = 1'b0;
    assign proc_73_start_FIFO_blk[2] = 1'b0;
    assign proc_73_TLF_FIFO_blk[2] = 1'b0;
    assign proc_73_input_sync_blk[2] = 1'b0;
    assign proc_73_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_73[2] = dl_detect_out ? proc_dep_vld_vec_73_reg[2] : (proc_73_data_FIFO_blk[2] | proc_73_data_PIPO_blk[2] | proc_73_start_FIFO_blk[2] | proc_73_TLF_FIFO_blk[2] | proc_73_input_sync_blk[2] | proc_73_output_sync_blk[2]);
    assign proc_73_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_3_x0_U0.fifo_B_PE_7_3_x0126_blk_n);
    assign proc_73_data_PIPO_blk[3] = 1'b0;
    assign proc_73_start_FIFO_blk[3] = 1'b0;
    assign proc_73_TLF_FIFO_blk[3] = 1'b0;
    assign proc_73_input_sync_blk[3] = 1'b0;
    assign proc_73_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_73[3] = dl_detect_out ? proc_dep_vld_vec_73_reg[3] : (proc_73_data_FIFO_blk[3] | proc_73_data_PIPO_blk[3] | proc_73_start_FIFO_blk[3] | proc_73_TLF_FIFO_blk[3] | proc_73_input_sync_blk[3] | proc_73_output_sync_blk[3]);
    assign proc_73_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_3_x0_U0.fifo_C_drain_PE_6_3_x0194_blk_n);
    assign proc_73_data_PIPO_blk[4] = 1'b0;
    assign proc_73_start_FIFO_blk[4] = 1'b0;
    assign proc_73_TLF_FIFO_blk[4] = 1'b0;
    assign proc_73_input_sync_blk[4] = 1'b0;
    assign proc_73_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_73[4] = dl_detect_out ? proc_dep_vld_vec_73_reg[4] : (proc_73_data_FIFO_blk[4] | proc_73_data_PIPO_blk[4] | proc_73_start_FIFO_blk[4] | proc_73_TLF_FIFO_blk[4] | proc_73_input_sync_blk[4] | proc_73_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_73_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_73_reg <= proc_dep_vld_vec_73;
        end
    end
    assign in_chan_dep_vld_vec_73[0] = dep_chan_vld_65_73;
    assign in_chan_dep_data_vec_73[351 : 0] = dep_chan_data_65_73;
    assign token_in_vec_73[0] = token_65_73;
    assign in_chan_dep_vld_vec_73[1] = dep_chan_vld_72_73;
    assign in_chan_dep_data_vec_73[703 : 352] = dep_chan_data_72_73;
    assign token_in_vec_73[1] = token_72_73;
    assign in_chan_dep_vld_vec_73[2] = dep_chan_vld_74_73;
    assign in_chan_dep_data_vec_73[1055 : 704] = dep_chan_data_74_73;
    assign token_in_vec_73[2] = token_74_73;
    assign in_chan_dep_vld_vec_73[3] = dep_chan_vld_81_73;
    assign in_chan_dep_data_vec_73[1407 : 1056] = dep_chan_data_81_73;
    assign token_in_vec_73[3] = token_81_73;
    assign in_chan_dep_vld_vec_73[4] = dep_chan_vld_127_73;
    assign in_chan_dep_data_vec_73[1759 : 1408] = dep_chan_data_127_73;
    assign token_in_vec_73[4] = token_127_73;
    assign dep_chan_vld_73_72 = out_chan_dep_vld_vec_73[0];
    assign dep_chan_data_73_72 = out_chan_dep_data_73;
    assign token_73_72 = token_out_vec_73[0];
    assign dep_chan_vld_73_74 = out_chan_dep_vld_vec_73[1];
    assign dep_chan_data_73_74 = out_chan_dep_data_73;
    assign token_73_74 = token_out_vec_73[1];
    assign dep_chan_vld_73_65 = out_chan_dep_vld_vec_73[2];
    assign dep_chan_data_73_65 = out_chan_dep_data_73;
    assign token_73_65 = token_out_vec_73[2];
    assign dep_chan_vld_73_81 = out_chan_dep_vld_vec_73[3];
    assign dep_chan_data_73_81 = out_chan_dep_data_73;
    assign token_73_81 = token_out_vec_73[3];
    assign dep_chan_vld_73_127 = out_chan_dep_vld_vec_73[4];
    assign dep_chan_data_73_127 = out_chan_dep_data_73;
    assign token_73_127 = token_out_vec_73[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_6_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 74, 5, 5) top_hls_deadlock_detect_unit_74 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_74),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_74),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_74),
        .token_in_vec(token_in_vec_74),
        .dl_detect_in(dl_detect_out),
        .origin(origin[74]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_74),
        .out_chan_dep_data(out_chan_dep_data_74),
        .token_out_vec(token_out_vec_74),
        .dl_detect_out(dl_in_vec[74]));

    assign proc_74_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_4_x0_U0.fifo_A_PE_6_4_x078_blk_n);
    assign proc_74_data_PIPO_blk[0] = 1'b0;
    assign proc_74_start_FIFO_blk[0] = 1'b0;
    assign proc_74_TLF_FIFO_blk[0] = 1'b0;
    assign proc_74_input_sync_blk[0] = 1'b0;
    assign proc_74_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_74[0] = dl_detect_out ? proc_dep_vld_vec_74_reg[0] : (proc_74_data_FIFO_blk[0] | proc_74_data_PIPO_blk[0] | proc_74_start_FIFO_blk[0] | proc_74_TLF_FIFO_blk[0] | proc_74_input_sync_blk[0] | proc_74_output_sync_blk[0]);
    assign proc_74_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_4_x0_U0.fifo_A_PE_6_5_x079_blk_n);
    assign proc_74_data_PIPO_blk[1] = 1'b0;
    assign proc_74_start_FIFO_blk[1] = 1'b0;
    assign proc_74_TLF_FIFO_blk[1] = 1'b0;
    assign proc_74_input_sync_blk[1] = 1'b0;
    assign proc_74_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_74[1] = dl_detect_out ? proc_dep_vld_vec_74_reg[1] : (proc_74_data_FIFO_blk[1] | proc_74_data_PIPO_blk[1] | proc_74_start_FIFO_blk[1] | proc_74_TLF_FIFO_blk[1] | proc_74_input_sync_blk[1] | proc_74_output_sync_blk[1]);
    assign proc_74_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_4_x0_U0.fifo_B_PE_6_4_x0134_blk_n);
    assign proc_74_data_PIPO_blk[2] = 1'b0;
    assign proc_74_start_FIFO_blk[2] = 1'b0;
    assign proc_74_TLF_FIFO_blk[2] = 1'b0;
    assign proc_74_input_sync_blk[2] = 1'b0;
    assign proc_74_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_74[2] = dl_detect_out ? proc_dep_vld_vec_74_reg[2] : (proc_74_data_FIFO_blk[2] | proc_74_data_PIPO_blk[2] | proc_74_start_FIFO_blk[2] | proc_74_TLF_FIFO_blk[2] | proc_74_input_sync_blk[2] | proc_74_output_sync_blk[2]);
    assign proc_74_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_4_x0_U0.fifo_B_PE_7_4_x0135_blk_n);
    assign proc_74_data_PIPO_blk[3] = 1'b0;
    assign proc_74_start_FIFO_blk[3] = 1'b0;
    assign proc_74_TLF_FIFO_blk[3] = 1'b0;
    assign proc_74_input_sync_blk[3] = 1'b0;
    assign proc_74_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_74[3] = dl_detect_out ? proc_dep_vld_vec_74_reg[3] : (proc_74_data_FIFO_blk[3] | proc_74_data_PIPO_blk[3] | proc_74_start_FIFO_blk[3] | proc_74_TLF_FIFO_blk[3] | proc_74_input_sync_blk[3] | proc_74_output_sync_blk[3]);
    assign proc_74_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_4_x0_U0.fifo_C_drain_PE_6_4_x0202_blk_n);
    assign proc_74_data_PIPO_blk[4] = 1'b0;
    assign proc_74_start_FIFO_blk[4] = 1'b0;
    assign proc_74_TLF_FIFO_blk[4] = 1'b0;
    assign proc_74_input_sync_blk[4] = 1'b0;
    assign proc_74_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_74[4] = dl_detect_out ? proc_dep_vld_vec_74_reg[4] : (proc_74_data_FIFO_blk[4] | proc_74_data_PIPO_blk[4] | proc_74_start_FIFO_blk[4] | proc_74_TLF_FIFO_blk[4] | proc_74_input_sync_blk[4] | proc_74_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_74_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_74_reg <= proc_dep_vld_vec_74;
        end
    end
    assign in_chan_dep_vld_vec_74[0] = dep_chan_vld_66_74;
    assign in_chan_dep_data_vec_74[351 : 0] = dep_chan_data_66_74;
    assign token_in_vec_74[0] = token_66_74;
    assign in_chan_dep_vld_vec_74[1] = dep_chan_vld_73_74;
    assign in_chan_dep_data_vec_74[703 : 352] = dep_chan_data_73_74;
    assign token_in_vec_74[1] = token_73_74;
    assign in_chan_dep_vld_vec_74[2] = dep_chan_vld_75_74;
    assign in_chan_dep_data_vec_74[1055 : 704] = dep_chan_data_75_74;
    assign token_in_vec_74[2] = token_75_74;
    assign in_chan_dep_vld_vec_74[3] = dep_chan_vld_82_74;
    assign in_chan_dep_data_vec_74[1407 : 1056] = dep_chan_data_82_74;
    assign token_in_vec_74[3] = token_82_74;
    assign in_chan_dep_vld_vec_74[4] = dep_chan_vld_135_74;
    assign in_chan_dep_data_vec_74[1759 : 1408] = dep_chan_data_135_74;
    assign token_in_vec_74[4] = token_135_74;
    assign dep_chan_vld_74_73 = out_chan_dep_vld_vec_74[0];
    assign dep_chan_data_74_73 = out_chan_dep_data_74;
    assign token_74_73 = token_out_vec_74[0];
    assign dep_chan_vld_74_75 = out_chan_dep_vld_vec_74[1];
    assign dep_chan_data_74_75 = out_chan_dep_data_74;
    assign token_74_75 = token_out_vec_74[1];
    assign dep_chan_vld_74_66 = out_chan_dep_vld_vec_74[2];
    assign dep_chan_data_74_66 = out_chan_dep_data_74;
    assign token_74_66 = token_out_vec_74[2];
    assign dep_chan_vld_74_82 = out_chan_dep_vld_vec_74[3];
    assign dep_chan_data_74_82 = out_chan_dep_data_74;
    assign token_74_82 = token_out_vec_74[3];
    assign dep_chan_vld_74_135 = out_chan_dep_vld_vec_74[4];
    assign dep_chan_data_74_135 = out_chan_dep_data_74;
    assign token_74_135 = token_out_vec_74[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_6_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 75, 5, 5) top_hls_deadlock_detect_unit_75 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_75),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_75),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_75),
        .token_in_vec(token_in_vec_75),
        .dl_detect_in(dl_detect_out),
        .origin(origin[75]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_75),
        .out_chan_dep_data(out_chan_dep_data_75),
        .token_out_vec(token_out_vec_75),
        .dl_detect_out(dl_in_vec[75]));

    assign proc_75_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_5_x0_U0.fifo_A_PE_6_5_x079_blk_n);
    assign proc_75_data_PIPO_blk[0] = 1'b0;
    assign proc_75_start_FIFO_blk[0] = 1'b0;
    assign proc_75_TLF_FIFO_blk[0] = 1'b0;
    assign proc_75_input_sync_blk[0] = 1'b0;
    assign proc_75_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_75[0] = dl_detect_out ? proc_dep_vld_vec_75_reg[0] : (proc_75_data_FIFO_blk[0] | proc_75_data_PIPO_blk[0] | proc_75_start_FIFO_blk[0] | proc_75_TLF_FIFO_blk[0] | proc_75_input_sync_blk[0] | proc_75_output_sync_blk[0]);
    assign proc_75_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_5_x0_U0.fifo_A_PE_6_6_x080_blk_n);
    assign proc_75_data_PIPO_blk[1] = 1'b0;
    assign proc_75_start_FIFO_blk[1] = 1'b0;
    assign proc_75_TLF_FIFO_blk[1] = 1'b0;
    assign proc_75_input_sync_blk[1] = 1'b0;
    assign proc_75_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_75[1] = dl_detect_out ? proc_dep_vld_vec_75_reg[1] : (proc_75_data_FIFO_blk[1] | proc_75_data_PIPO_blk[1] | proc_75_start_FIFO_blk[1] | proc_75_TLF_FIFO_blk[1] | proc_75_input_sync_blk[1] | proc_75_output_sync_blk[1]);
    assign proc_75_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_5_x0_U0.fifo_B_PE_6_5_x0143_blk_n);
    assign proc_75_data_PIPO_blk[2] = 1'b0;
    assign proc_75_start_FIFO_blk[2] = 1'b0;
    assign proc_75_TLF_FIFO_blk[2] = 1'b0;
    assign proc_75_input_sync_blk[2] = 1'b0;
    assign proc_75_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_75[2] = dl_detect_out ? proc_dep_vld_vec_75_reg[2] : (proc_75_data_FIFO_blk[2] | proc_75_data_PIPO_blk[2] | proc_75_start_FIFO_blk[2] | proc_75_TLF_FIFO_blk[2] | proc_75_input_sync_blk[2] | proc_75_output_sync_blk[2]);
    assign proc_75_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_5_x0_U0.fifo_B_PE_7_5_x0144_blk_n);
    assign proc_75_data_PIPO_blk[3] = 1'b0;
    assign proc_75_start_FIFO_blk[3] = 1'b0;
    assign proc_75_TLF_FIFO_blk[3] = 1'b0;
    assign proc_75_input_sync_blk[3] = 1'b0;
    assign proc_75_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_75[3] = dl_detect_out ? proc_dep_vld_vec_75_reg[3] : (proc_75_data_FIFO_blk[3] | proc_75_data_PIPO_blk[3] | proc_75_start_FIFO_blk[3] | proc_75_TLF_FIFO_blk[3] | proc_75_input_sync_blk[3] | proc_75_output_sync_blk[3]);
    assign proc_75_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_5_x0_U0.fifo_C_drain_PE_6_5_x0210_blk_n);
    assign proc_75_data_PIPO_blk[4] = 1'b0;
    assign proc_75_start_FIFO_blk[4] = 1'b0;
    assign proc_75_TLF_FIFO_blk[4] = 1'b0;
    assign proc_75_input_sync_blk[4] = 1'b0;
    assign proc_75_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_75[4] = dl_detect_out ? proc_dep_vld_vec_75_reg[4] : (proc_75_data_FIFO_blk[4] | proc_75_data_PIPO_blk[4] | proc_75_start_FIFO_blk[4] | proc_75_TLF_FIFO_blk[4] | proc_75_input_sync_blk[4] | proc_75_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_75_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_75_reg <= proc_dep_vld_vec_75;
        end
    end
    assign in_chan_dep_vld_vec_75[0] = dep_chan_vld_67_75;
    assign in_chan_dep_data_vec_75[351 : 0] = dep_chan_data_67_75;
    assign token_in_vec_75[0] = token_67_75;
    assign in_chan_dep_vld_vec_75[1] = dep_chan_vld_74_75;
    assign in_chan_dep_data_vec_75[703 : 352] = dep_chan_data_74_75;
    assign token_in_vec_75[1] = token_74_75;
    assign in_chan_dep_vld_vec_75[2] = dep_chan_vld_76_75;
    assign in_chan_dep_data_vec_75[1055 : 704] = dep_chan_data_76_75;
    assign token_in_vec_75[2] = token_76_75;
    assign in_chan_dep_vld_vec_75[3] = dep_chan_vld_83_75;
    assign in_chan_dep_data_vec_75[1407 : 1056] = dep_chan_data_83_75;
    assign token_in_vec_75[3] = token_83_75;
    assign in_chan_dep_vld_vec_75[4] = dep_chan_vld_143_75;
    assign in_chan_dep_data_vec_75[1759 : 1408] = dep_chan_data_143_75;
    assign token_in_vec_75[4] = token_143_75;
    assign dep_chan_vld_75_74 = out_chan_dep_vld_vec_75[0];
    assign dep_chan_data_75_74 = out_chan_dep_data_75;
    assign token_75_74 = token_out_vec_75[0];
    assign dep_chan_vld_75_76 = out_chan_dep_vld_vec_75[1];
    assign dep_chan_data_75_76 = out_chan_dep_data_75;
    assign token_75_76 = token_out_vec_75[1];
    assign dep_chan_vld_75_67 = out_chan_dep_vld_vec_75[2];
    assign dep_chan_data_75_67 = out_chan_dep_data_75;
    assign token_75_67 = token_out_vec_75[2];
    assign dep_chan_vld_75_83 = out_chan_dep_vld_vec_75[3];
    assign dep_chan_data_75_83 = out_chan_dep_data_75;
    assign token_75_83 = token_out_vec_75[3];
    assign dep_chan_vld_75_143 = out_chan_dep_vld_vec_75[4];
    assign dep_chan_data_75_143 = out_chan_dep_data_75;
    assign token_75_143 = token_out_vec_75[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_6_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 76, 5, 5) top_hls_deadlock_detect_unit_76 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_76),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_76),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_76),
        .token_in_vec(token_in_vec_76),
        .dl_detect_in(dl_detect_out),
        .origin(origin[76]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_76),
        .out_chan_dep_data(out_chan_dep_data_76),
        .token_out_vec(token_out_vec_76),
        .dl_detect_out(dl_in_vec[76]));

    assign proc_76_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_6_x0_U0.fifo_A_PE_6_6_x080_blk_n);
    assign proc_76_data_PIPO_blk[0] = 1'b0;
    assign proc_76_start_FIFO_blk[0] = 1'b0;
    assign proc_76_TLF_FIFO_blk[0] = 1'b0;
    assign proc_76_input_sync_blk[0] = 1'b0;
    assign proc_76_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_76[0] = dl_detect_out ? proc_dep_vld_vec_76_reg[0] : (proc_76_data_FIFO_blk[0] | proc_76_data_PIPO_blk[0] | proc_76_start_FIFO_blk[0] | proc_76_TLF_FIFO_blk[0] | proc_76_input_sync_blk[0] | proc_76_output_sync_blk[0]);
    assign proc_76_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_6_x0_U0.fifo_A_PE_6_7_x081_blk_n);
    assign proc_76_data_PIPO_blk[1] = 1'b0;
    assign proc_76_start_FIFO_blk[1] = 1'b0;
    assign proc_76_TLF_FIFO_blk[1] = 1'b0;
    assign proc_76_input_sync_blk[1] = 1'b0;
    assign proc_76_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_76[1] = dl_detect_out ? proc_dep_vld_vec_76_reg[1] : (proc_76_data_FIFO_blk[1] | proc_76_data_PIPO_blk[1] | proc_76_start_FIFO_blk[1] | proc_76_TLF_FIFO_blk[1] | proc_76_input_sync_blk[1] | proc_76_output_sync_blk[1]);
    assign proc_76_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_6_x0_U0.fifo_B_PE_6_6_x0152_blk_n);
    assign proc_76_data_PIPO_blk[2] = 1'b0;
    assign proc_76_start_FIFO_blk[2] = 1'b0;
    assign proc_76_TLF_FIFO_blk[2] = 1'b0;
    assign proc_76_input_sync_blk[2] = 1'b0;
    assign proc_76_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_76[2] = dl_detect_out ? proc_dep_vld_vec_76_reg[2] : (proc_76_data_FIFO_blk[2] | proc_76_data_PIPO_blk[2] | proc_76_start_FIFO_blk[2] | proc_76_TLF_FIFO_blk[2] | proc_76_input_sync_blk[2] | proc_76_output_sync_blk[2]);
    assign proc_76_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_6_x0_U0.fifo_B_PE_7_6_x0153_blk_n);
    assign proc_76_data_PIPO_blk[3] = 1'b0;
    assign proc_76_start_FIFO_blk[3] = 1'b0;
    assign proc_76_TLF_FIFO_blk[3] = 1'b0;
    assign proc_76_input_sync_blk[3] = 1'b0;
    assign proc_76_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_76[3] = dl_detect_out ? proc_dep_vld_vec_76_reg[3] : (proc_76_data_FIFO_blk[3] | proc_76_data_PIPO_blk[3] | proc_76_start_FIFO_blk[3] | proc_76_TLF_FIFO_blk[3] | proc_76_input_sync_blk[3] | proc_76_output_sync_blk[3]);
    assign proc_76_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_6_x0_U0.fifo_C_drain_PE_6_6_x0218_blk_n);
    assign proc_76_data_PIPO_blk[4] = 1'b0;
    assign proc_76_start_FIFO_blk[4] = 1'b0;
    assign proc_76_TLF_FIFO_blk[4] = 1'b0;
    assign proc_76_input_sync_blk[4] = 1'b0;
    assign proc_76_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_76[4] = dl_detect_out ? proc_dep_vld_vec_76_reg[4] : (proc_76_data_FIFO_blk[4] | proc_76_data_PIPO_blk[4] | proc_76_start_FIFO_blk[4] | proc_76_TLF_FIFO_blk[4] | proc_76_input_sync_blk[4] | proc_76_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_76_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_76_reg <= proc_dep_vld_vec_76;
        end
    end
    assign in_chan_dep_vld_vec_76[0] = dep_chan_vld_68_76;
    assign in_chan_dep_data_vec_76[351 : 0] = dep_chan_data_68_76;
    assign token_in_vec_76[0] = token_68_76;
    assign in_chan_dep_vld_vec_76[1] = dep_chan_vld_75_76;
    assign in_chan_dep_data_vec_76[703 : 352] = dep_chan_data_75_76;
    assign token_in_vec_76[1] = token_75_76;
    assign in_chan_dep_vld_vec_76[2] = dep_chan_vld_77_76;
    assign in_chan_dep_data_vec_76[1055 : 704] = dep_chan_data_77_76;
    assign token_in_vec_76[2] = token_77_76;
    assign in_chan_dep_vld_vec_76[3] = dep_chan_vld_84_76;
    assign in_chan_dep_data_vec_76[1407 : 1056] = dep_chan_data_84_76;
    assign token_in_vec_76[3] = token_84_76;
    assign in_chan_dep_vld_vec_76[4] = dep_chan_vld_151_76;
    assign in_chan_dep_data_vec_76[1759 : 1408] = dep_chan_data_151_76;
    assign token_in_vec_76[4] = token_151_76;
    assign dep_chan_vld_76_75 = out_chan_dep_vld_vec_76[0];
    assign dep_chan_data_76_75 = out_chan_dep_data_76;
    assign token_76_75 = token_out_vec_76[0];
    assign dep_chan_vld_76_77 = out_chan_dep_vld_vec_76[1];
    assign dep_chan_data_76_77 = out_chan_dep_data_76;
    assign token_76_77 = token_out_vec_76[1];
    assign dep_chan_vld_76_68 = out_chan_dep_vld_vec_76[2];
    assign dep_chan_data_76_68 = out_chan_dep_data_76;
    assign token_76_68 = token_out_vec_76[2];
    assign dep_chan_vld_76_84 = out_chan_dep_vld_vec_76[3];
    assign dep_chan_data_76_84 = out_chan_dep_data_76;
    assign token_76_84 = token_out_vec_76[3];
    assign dep_chan_vld_76_151 = out_chan_dep_vld_vec_76[4];
    assign dep_chan_data_76_151 = out_chan_dep_data_76;
    assign token_76_151 = token_out_vec_76[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_6_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 77, 5, 5) top_hls_deadlock_detect_unit_77 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_77),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_77),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_77),
        .token_in_vec(token_in_vec_77),
        .dl_detect_in(dl_detect_out),
        .origin(origin[77]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_77),
        .out_chan_dep_data(out_chan_dep_data_77),
        .token_out_vec(token_out_vec_77),
        .dl_detect_out(dl_in_vec[77]));

    assign proc_77_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_7_x0_U0.fifo_A_PE_6_7_x081_blk_n);
    assign proc_77_data_PIPO_blk[0] = 1'b0;
    assign proc_77_start_FIFO_blk[0] = 1'b0;
    assign proc_77_TLF_FIFO_blk[0] = 1'b0;
    assign proc_77_input_sync_blk[0] = 1'b0;
    assign proc_77_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_77[0] = dl_detect_out ? proc_dep_vld_vec_77_reg[0] : (proc_77_data_FIFO_blk[0] | proc_77_data_PIPO_blk[0] | proc_77_start_FIFO_blk[0] | proc_77_TLF_FIFO_blk[0] | proc_77_input_sync_blk[0] | proc_77_output_sync_blk[0]);
    assign proc_77_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_7_x0_U0.fifo_A_PE_6_8_x082_blk_n);
    assign proc_77_data_PIPO_blk[1] = 1'b0;
    assign proc_77_start_FIFO_blk[1] = 1'b0;
    assign proc_77_TLF_FIFO_blk[1] = 1'b0;
    assign proc_77_input_sync_blk[1] = 1'b0;
    assign proc_77_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_77[1] = dl_detect_out ? proc_dep_vld_vec_77_reg[1] : (proc_77_data_FIFO_blk[1] | proc_77_data_PIPO_blk[1] | proc_77_start_FIFO_blk[1] | proc_77_TLF_FIFO_blk[1] | proc_77_input_sync_blk[1] | proc_77_output_sync_blk[1]);
    assign proc_77_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_7_x0_U0.fifo_B_PE_6_7_x0161_blk_n);
    assign proc_77_data_PIPO_blk[2] = 1'b0;
    assign proc_77_start_FIFO_blk[2] = 1'b0;
    assign proc_77_TLF_FIFO_blk[2] = 1'b0;
    assign proc_77_input_sync_blk[2] = 1'b0;
    assign proc_77_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_77[2] = dl_detect_out ? proc_dep_vld_vec_77_reg[2] : (proc_77_data_FIFO_blk[2] | proc_77_data_PIPO_blk[2] | proc_77_start_FIFO_blk[2] | proc_77_TLF_FIFO_blk[2] | proc_77_input_sync_blk[2] | proc_77_output_sync_blk[2]);
    assign proc_77_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_7_x0_U0.fifo_B_PE_7_7_x0162_blk_n);
    assign proc_77_data_PIPO_blk[3] = 1'b0;
    assign proc_77_start_FIFO_blk[3] = 1'b0;
    assign proc_77_TLF_FIFO_blk[3] = 1'b0;
    assign proc_77_input_sync_blk[3] = 1'b0;
    assign proc_77_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_77[3] = dl_detect_out ? proc_dep_vld_vec_77_reg[3] : (proc_77_data_FIFO_blk[3] | proc_77_data_PIPO_blk[3] | proc_77_start_FIFO_blk[3] | proc_77_TLF_FIFO_blk[3] | proc_77_input_sync_blk[3] | proc_77_output_sync_blk[3]);
    assign proc_77_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_6_7_x0_U0.fifo_C_drain_PE_6_7_x0226_blk_n);
    assign proc_77_data_PIPO_blk[4] = 1'b0;
    assign proc_77_start_FIFO_blk[4] = 1'b0;
    assign proc_77_TLF_FIFO_blk[4] = 1'b0;
    assign proc_77_input_sync_blk[4] = 1'b0;
    assign proc_77_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_77[4] = dl_detect_out ? proc_dep_vld_vec_77_reg[4] : (proc_77_data_FIFO_blk[4] | proc_77_data_PIPO_blk[4] | proc_77_start_FIFO_blk[4] | proc_77_TLF_FIFO_blk[4] | proc_77_input_sync_blk[4] | proc_77_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_77_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_77_reg <= proc_dep_vld_vec_77;
        end
    end
    assign in_chan_dep_vld_vec_77[0] = dep_chan_vld_69_77;
    assign in_chan_dep_data_vec_77[351 : 0] = dep_chan_data_69_77;
    assign token_in_vec_77[0] = token_69_77;
    assign in_chan_dep_vld_vec_77[1] = dep_chan_vld_76_77;
    assign in_chan_dep_data_vec_77[703 : 352] = dep_chan_data_76_77;
    assign token_in_vec_77[1] = token_76_77;
    assign in_chan_dep_vld_vec_77[2] = dep_chan_vld_85_77;
    assign in_chan_dep_data_vec_77[1055 : 704] = dep_chan_data_85_77;
    assign token_in_vec_77[2] = token_85_77;
    assign in_chan_dep_vld_vec_77[3] = dep_chan_vld_92_77;
    assign in_chan_dep_data_vec_77[1407 : 1056] = dep_chan_data_92_77;
    assign token_in_vec_77[3] = token_92_77;
    assign in_chan_dep_vld_vec_77[4] = dep_chan_vld_159_77;
    assign in_chan_dep_data_vec_77[1759 : 1408] = dep_chan_data_159_77;
    assign token_in_vec_77[4] = token_159_77;
    assign dep_chan_vld_77_76 = out_chan_dep_vld_vec_77[0];
    assign dep_chan_data_77_76 = out_chan_dep_data_77;
    assign token_77_76 = token_out_vec_77[0];
    assign dep_chan_vld_77_92 = out_chan_dep_vld_vec_77[1];
    assign dep_chan_data_77_92 = out_chan_dep_data_77;
    assign token_77_92 = token_out_vec_77[1];
    assign dep_chan_vld_77_69 = out_chan_dep_vld_vec_77[2];
    assign dep_chan_data_77_69 = out_chan_dep_data_77;
    assign token_77_69 = token_out_vec_77[2];
    assign dep_chan_vld_77_85 = out_chan_dep_vld_vec_77[3];
    assign dep_chan_data_77_85 = out_chan_dep_data_77;
    assign token_77_85 = token_out_vec_77[3];
    assign dep_chan_vld_77_159 = out_chan_dep_vld_vec_77[4];
    assign dep_chan_data_77_159 = out_chan_dep_data_77;
    assign token_77_159 = token_out_vec_77[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_7_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 78, 5, 5) top_hls_deadlock_detect_unit_78 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_78),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_78),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_78),
        .token_in_vec(token_in_vec_78),
        .dl_detect_in(dl_detect_out),
        .origin(origin[78]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_78),
        .out_chan_dep_data(out_chan_dep_data_78),
        .token_out_vec(token_out_vec_78),
        .dl_detect_out(dl_in_vec[78]));

    assign proc_78_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_0_x0_U0.fifo_A_PE_7_0_x083_blk_n);
    assign proc_78_data_PIPO_blk[0] = 1'b0;
    assign proc_78_start_FIFO_blk[0] = 1'b0;
    assign proc_78_TLF_FIFO_blk[0] = 1'b0;
    assign proc_78_input_sync_blk[0] = 1'b0;
    assign proc_78_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_78[0] = dl_detect_out ? proc_dep_vld_vec_78_reg[0] : (proc_78_data_FIFO_blk[0] | proc_78_data_PIPO_blk[0] | proc_78_start_FIFO_blk[0] | proc_78_TLF_FIFO_blk[0] | proc_78_input_sync_blk[0] | proc_78_output_sync_blk[0]);
    assign proc_78_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_0_x0_U0.fifo_A_PE_7_1_x084_blk_n);
    assign proc_78_data_PIPO_blk[1] = 1'b0;
    assign proc_78_start_FIFO_blk[1] = 1'b0;
    assign proc_78_TLF_FIFO_blk[1] = 1'b0;
    assign proc_78_input_sync_blk[1] = 1'b0;
    assign proc_78_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_78[1] = dl_detect_out ? proc_dep_vld_vec_78_reg[1] : (proc_78_data_FIFO_blk[1] | proc_78_data_PIPO_blk[1] | proc_78_start_FIFO_blk[1] | proc_78_TLF_FIFO_blk[1] | proc_78_input_sync_blk[1] | proc_78_output_sync_blk[1]);
    assign proc_78_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_0_x0_U0.fifo_B_PE_7_0_x099_blk_n);
    assign proc_78_data_PIPO_blk[2] = 1'b0;
    assign proc_78_start_FIFO_blk[2] = 1'b0;
    assign proc_78_TLF_FIFO_blk[2] = 1'b0;
    assign proc_78_input_sync_blk[2] = 1'b0;
    assign proc_78_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_78[2] = dl_detect_out ? proc_dep_vld_vec_78_reg[2] : (proc_78_data_FIFO_blk[2] | proc_78_data_PIPO_blk[2] | proc_78_start_FIFO_blk[2] | proc_78_TLF_FIFO_blk[2] | proc_78_input_sync_blk[2] | proc_78_output_sync_blk[2]);
    assign proc_78_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_0_x0_U0.fifo_B_PE_8_0_x0100_blk_n);
    assign proc_78_data_PIPO_blk[3] = 1'b0;
    assign proc_78_start_FIFO_blk[3] = 1'b0;
    assign proc_78_TLF_FIFO_blk[3] = 1'b0;
    assign proc_78_input_sync_blk[3] = 1'b0;
    assign proc_78_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_78[3] = dl_detect_out ? proc_dep_vld_vec_78_reg[3] : (proc_78_data_FIFO_blk[3] | proc_78_data_PIPO_blk[3] | proc_78_start_FIFO_blk[3] | proc_78_TLF_FIFO_blk[3] | proc_78_input_sync_blk[3] | proc_78_output_sync_blk[3]);
    assign proc_78_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_0_x0_U0.fifo_C_drain_PE_7_0_x0171_blk_n);
    assign proc_78_data_PIPO_blk[4] = 1'b0;
    assign proc_78_start_FIFO_blk[4] = 1'b0;
    assign proc_78_TLF_FIFO_blk[4] = 1'b0;
    assign proc_78_input_sync_blk[4] = 1'b0;
    assign proc_78_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_78[4] = dl_detect_out ? proc_dep_vld_vec_78_reg[4] : (proc_78_data_FIFO_blk[4] | proc_78_data_PIPO_blk[4] | proc_78_start_FIFO_blk[4] | proc_78_TLF_FIFO_blk[4] | proc_78_input_sync_blk[4] | proc_78_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_78_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_78_reg <= proc_dep_vld_vec_78;
        end
    end
    assign in_chan_dep_vld_vec_78[0] = dep_chan_vld_11_78;
    assign in_chan_dep_data_vec_78[351 : 0] = dep_chan_data_11_78;
    assign token_in_vec_78[0] = token_11_78;
    assign in_chan_dep_vld_vec_78[1] = dep_chan_vld_70_78;
    assign in_chan_dep_data_vec_78[703 : 352] = dep_chan_data_70_78;
    assign token_in_vec_78[1] = token_70_78;
    assign in_chan_dep_vld_vec_78[2] = dep_chan_vld_79_78;
    assign in_chan_dep_data_vec_78[1055 : 704] = dep_chan_data_79_78;
    assign token_in_vec_78[2] = token_79_78;
    assign in_chan_dep_vld_vec_78[3] = dep_chan_vld_94_78;
    assign in_chan_dep_data_vec_78[1407 : 1056] = dep_chan_data_94_78;
    assign token_in_vec_78[3] = token_94_78;
    assign in_chan_dep_vld_vec_78[4] = dep_chan_vld_102_78;
    assign in_chan_dep_data_vec_78[1759 : 1408] = dep_chan_data_102_78;
    assign token_in_vec_78[4] = token_102_78;
    assign dep_chan_vld_78_11 = out_chan_dep_vld_vec_78[0];
    assign dep_chan_data_78_11 = out_chan_dep_data_78;
    assign token_78_11 = token_out_vec_78[0];
    assign dep_chan_vld_78_79 = out_chan_dep_vld_vec_78[1];
    assign dep_chan_data_78_79 = out_chan_dep_data_78;
    assign token_78_79 = token_out_vec_78[1];
    assign dep_chan_vld_78_70 = out_chan_dep_vld_vec_78[2];
    assign dep_chan_data_78_70 = out_chan_dep_data_78;
    assign token_78_70 = token_out_vec_78[2];
    assign dep_chan_vld_78_94 = out_chan_dep_vld_vec_78[3];
    assign dep_chan_data_78_94 = out_chan_dep_data_78;
    assign token_78_94 = token_out_vec_78[3];
    assign dep_chan_vld_78_102 = out_chan_dep_vld_vec_78[4];
    assign dep_chan_data_78_102 = out_chan_dep_data_78;
    assign token_78_102 = token_out_vec_78[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_7_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 79, 5, 5) top_hls_deadlock_detect_unit_79 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_79),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_79),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_79),
        .token_in_vec(token_in_vec_79),
        .dl_detect_in(dl_detect_out),
        .origin(origin[79]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_79),
        .out_chan_dep_data(out_chan_dep_data_79),
        .token_out_vec(token_out_vec_79),
        .dl_detect_out(dl_in_vec[79]));

    assign proc_79_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_1_x0_U0.fifo_A_PE_7_1_x084_blk_n);
    assign proc_79_data_PIPO_blk[0] = 1'b0;
    assign proc_79_start_FIFO_blk[0] = 1'b0;
    assign proc_79_TLF_FIFO_blk[0] = 1'b0;
    assign proc_79_input_sync_blk[0] = 1'b0;
    assign proc_79_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_79[0] = dl_detect_out ? proc_dep_vld_vec_79_reg[0] : (proc_79_data_FIFO_blk[0] | proc_79_data_PIPO_blk[0] | proc_79_start_FIFO_blk[0] | proc_79_TLF_FIFO_blk[0] | proc_79_input_sync_blk[0] | proc_79_output_sync_blk[0]);
    assign proc_79_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_1_x0_U0.fifo_A_PE_7_2_x085_blk_n);
    assign proc_79_data_PIPO_blk[1] = 1'b0;
    assign proc_79_start_FIFO_blk[1] = 1'b0;
    assign proc_79_TLF_FIFO_blk[1] = 1'b0;
    assign proc_79_input_sync_blk[1] = 1'b0;
    assign proc_79_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_79[1] = dl_detect_out ? proc_dep_vld_vec_79_reg[1] : (proc_79_data_FIFO_blk[1] | proc_79_data_PIPO_blk[1] | proc_79_start_FIFO_blk[1] | proc_79_TLF_FIFO_blk[1] | proc_79_input_sync_blk[1] | proc_79_output_sync_blk[1]);
    assign proc_79_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_1_x0_U0.fifo_B_PE_7_1_x0108_blk_n);
    assign proc_79_data_PIPO_blk[2] = 1'b0;
    assign proc_79_start_FIFO_blk[2] = 1'b0;
    assign proc_79_TLF_FIFO_blk[2] = 1'b0;
    assign proc_79_input_sync_blk[2] = 1'b0;
    assign proc_79_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_79[2] = dl_detect_out ? proc_dep_vld_vec_79_reg[2] : (proc_79_data_FIFO_blk[2] | proc_79_data_PIPO_blk[2] | proc_79_start_FIFO_blk[2] | proc_79_TLF_FIFO_blk[2] | proc_79_input_sync_blk[2] | proc_79_output_sync_blk[2]);
    assign proc_79_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_1_x0_U0.fifo_B_PE_8_1_x0109_blk_n);
    assign proc_79_data_PIPO_blk[3] = 1'b0;
    assign proc_79_start_FIFO_blk[3] = 1'b0;
    assign proc_79_TLF_FIFO_blk[3] = 1'b0;
    assign proc_79_input_sync_blk[3] = 1'b0;
    assign proc_79_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_79[3] = dl_detect_out ? proc_dep_vld_vec_79_reg[3] : (proc_79_data_FIFO_blk[3] | proc_79_data_PIPO_blk[3] | proc_79_start_FIFO_blk[3] | proc_79_TLF_FIFO_blk[3] | proc_79_input_sync_blk[3] | proc_79_output_sync_blk[3]);
    assign proc_79_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_1_x0_U0.fifo_C_drain_PE_7_1_x0179_blk_n);
    assign proc_79_data_PIPO_blk[4] = 1'b0;
    assign proc_79_start_FIFO_blk[4] = 1'b0;
    assign proc_79_TLF_FIFO_blk[4] = 1'b0;
    assign proc_79_input_sync_blk[4] = 1'b0;
    assign proc_79_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_79[4] = dl_detect_out ? proc_dep_vld_vec_79_reg[4] : (proc_79_data_FIFO_blk[4] | proc_79_data_PIPO_blk[4] | proc_79_start_FIFO_blk[4] | proc_79_TLF_FIFO_blk[4] | proc_79_input_sync_blk[4] | proc_79_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_79_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_79_reg <= proc_dep_vld_vec_79;
        end
    end
    assign in_chan_dep_vld_vec_79[0] = dep_chan_vld_71_79;
    assign in_chan_dep_data_vec_79[351 : 0] = dep_chan_data_71_79;
    assign token_in_vec_79[0] = token_71_79;
    assign in_chan_dep_vld_vec_79[1] = dep_chan_vld_78_79;
    assign in_chan_dep_data_vec_79[703 : 352] = dep_chan_data_78_79;
    assign token_in_vec_79[1] = token_78_79;
    assign in_chan_dep_vld_vec_79[2] = dep_chan_vld_80_79;
    assign in_chan_dep_data_vec_79[1055 : 704] = dep_chan_data_80_79;
    assign token_in_vec_79[2] = token_80_79;
    assign in_chan_dep_vld_vec_79[3] = dep_chan_vld_95_79;
    assign in_chan_dep_data_vec_79[1407 : 1056] = dep_chan_data_95_79;
    assign token_in_vec_79[3] = token_95_79;
    assign in_chan_dep_vld_vec_79[4] = dep_chan_vld_110_79;
    assign in_chan_dep_data_vec_79[1759 : 1408] = dep_chan_data_110_79;
    assign token_in_vec_79[4] = token_110_79;
    assign dep_chan_vld_79_78 = out_chan_dep_vld_vec_79[0];
    assign dep_chan_data_79_78 = out_chan_dep_data_79;
    assign token_79_78 = token_out_vec_79[0];
    assign dep_chan_vld_79_80 = out_chan_dep_vld_vec_79[1];
    assign dep_chan_data_79_80 = out_chan_dep_data_79;
    assign token_79_80 = token_out_vec_79[1];
    assign dep_chan_vld_79_71 = out_chan_dep_vld_vec_79[2];
    assign dep_chan_data_79_71 = out_chan_dep_data_79;
    assign token_79_71 = token_out_vec_79[2];
    assign dep_chan_vld_79_95 = out_chan_dep_vld_vec_79[3];
    assign dep_chan_data_79_95 = out_chan_dep_data_79;
    assign token_79_95 = token_out_vec_79[3];
    assign dep_chan_vld_79_110 = out_chan_dep_vld_vec_79[4];
    assign dep_chan_data_79_110 = out_chan_dep_data_79;
    assign token_79_110 = token_out_vec_79[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_7_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 80, 5, 5) top_hls_deadlock_detect_unit_80 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_80),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_80),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_80),
        .token_in_vec(token_in_vec_80),
        .dl_detect_in(dl_detect_out),
        .origin(origin[80]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_80),
        .out_chan_dep_data(out_chan_dep_data_80),
        .token_out_vec(token_out_vec_80),
        .dl_detect_out(dl_in_vec[80]));

    assign proc_80_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_2_x0_U0.fifo_A_PE_7_2_x085_blk_n);
    assign proc_80_data_PIPO_blk[0] = 1'b0;
    assign proc_80_start_FIFO_blk[0] = 1'b0;
    assign proc_80_TLF_FIFO_blk[0] = 1'b0;
    assign proc_80_input_sync_blk[0] = 1'b0;
    assign proc_80_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_80[0] = dl_detect_out ? proc_dep_vld_vec_80_reg[0] : (proc_80_data_FIFO_blk[0] | proc_80_data_PIPO_blk[0] | proc_80_start_FIFO_blk[0] | proc_80_TLF_FIFO_blk[0] | proc_80_input_sync_blk[0] | proc_80_output_sync_blk[0]);
    assign proc_80_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_2_x0_U0.fifo_A_PE_7_3_x086_blk_n);
    assign proc_80_data_PIPO_blk[1] = 1'b0;
    assign proc_80_start_FIFO_blk[1] = 1'b0;
    assign proc_80_TLF_FIFO_blk[1] = 1'b0;
    assign proc_80_input_sync_blk[1] = 1'b0;
    assign proc_80_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_80[1] = dl_detect_out ? proc_dep_vld_vec_80_reg[1] : (proc_80_data_FIFO_blk[1] | proc_80_data_PIPO_blk[1] | proc_80_start_FIFO_blk[1] | proc_80_TLF_FIFO_blk[1] | proc_80_input_sync_blk[1] | proc_80_output_sync_blk[1]);
    assign proc_80_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_2_x0_U0.fifo_B_PE_7_2_x0117_blk_n);
    assign proc_80_data_PIPO_blk[2] = 1'b0;
    assign proc_80_start_FIFO_blk[2] = 1'b0;
    assign proc_80_TLF_FIFO_blk[2] = 1'b0;
    assign proc_80_input_sync_blk[2] = 1'b0;
    assign proc_80_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_80[2] = dl_detect_out ? proc_dep_vld_vec_80_reg[2] : (proc_80_data_FIFO_blk[2] | proc_80_data_PIPO_blk[2] | proc_80_start_FIFO_blk[2] | proc_80_TLF_FIFO_blk[2] | proc_80_input_sync_blk[2] | proc_80_output_sync_blk[2]);
    assign proc_80_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_2_x0_U0.fifo_B_PE_8_2_x0118_blk_n);
    assign proc_80_data_PIPO_blk[3] = 1'b0;
    assign proc_80_start_FIFO_blk[3] = 1'b0;
    assign proc_80_TLF_FIFO_blk[3] = 1'b0;
    assign proc_80_input_sync_blk[3] = 1'b0;
    assign proc_80_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_80[3] = dl_detect_out ? proc_dep_vld_vec_80_reg[3] : (proc_80_data_FIFO_blk[3] | proc_80_data_PIPO_blk[3] | proc_80_start_FIFO_blk[3] | proc_80_TLF_FIFO_blk[3] | proc_80_input_sync_blk[3] | proc_80_output_sync_blk[3]);
    assign proc_80_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_2_x0_U0.fifo_C_drain_PE_7_2_x0187_blk_n);
    assign proc_80_data_PIPO_blk[4] = 1'b0;
    assign proc_80_start_FIFO_blk[4] = 1'b0;
    assign proc_80_TLF_FIFO_blk[4] = 1'b0;
    assign proc_80_input_sync_blk[4] = 1'b0;
    assign proc_80_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_80[4] = dl_detect_out ? proc_dep_vld_vec_80_reg[4] : (proc_80_data_FIFO_blk[4] | proc_80_data_PIPO_blk[4] | proc_80_start_FIFO_blk[4] | proc_80_TLF_FIFO_blk[4] | proc_80_input_sync_blk[4] | proc_80_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_80_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_80_reg <= proc_dep_vld_vec_80;
        end
    end
    assign in_chan_dep_vld_vec_80[0] = dep_chan_vld_72_80;
    assign in_chan_dep_data_vec_80[351 : 0] = dep_chan_data_72_80;
    assign token_in_vec_80[0] = token_72_80;
    assign in_chan_dep_vld_vec_80[1] = dep_chan_vld_79_80;
    assign in_chan_dep_data_vec_80[703 : 352] = dep_chan_data_79_80;
    assign token_in_vec_80[1] = token_79_80;
    assign in_chan_dep_vld_vec_80[2] = dep_chan_vld_81_80;
    assign in_chan_dep_data_vec_80[1055 : 704] = dep_chan_data_81_80;
    assign token_in_vec_80[2] = token_81_80;
    assign in_chan_dep_vld_vec_80[3] = dep_chan_vld_96_80;
    assign in_chan_dep_data_vec_80[1407 : 1056] = dep_chan_data_96_80;
    assign token_in_vec_80[3] = token_96_80;
    assign in_chan_dep_vld_vec_80[4] = dep_chan_vld_118_80;
    assign in_chan_dep_data_vec_80[1759 : 1408] = dep_chan_data_118_80;
    assign token_in_vec_80[4] = token_118_80;
    assign dep_chan_vld_80_79 = out_chan_dep_vld_vec_80[0];
    assign dep_chan_data_80_79 = out_chan_dep_data_80;
    assign token_80_79 = token_out_vec_80[0];
    assign dep_chan_vld_80_81 = out_chan_dep_vld_vec_80[1];
    assign dep_chan_data_80_81 = out_chan_dep_data_80;
    assign token_80_81 = token_out_vec_80[1];
    assign dep_chan_vld_80_72 = out_chan_dep_vld_vec_80[2];
    assign dep_chan_data_80_72 = out_chan_dep_data_80;
    assign token_80_72 = token_out_vec_80[2];
    assign dep_chan_vld_80_96 = out_chan_dep_vld_vec_80[3];
    assign dep_chan_data_80_96 = out_chan_dep_data_80;
    assign token_80_96 = token_out_vec_80[3];
    assign dep_chan_vld_80_118 = out_chan_dep_vld_vec_80[4];
    assign dep_chan_data_80_118 = out_chan_dep_data_80;
    assign token_80_118 = token_out_vec_80[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_7_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 81, 5, 5) top_hls_deadlock_detect_unit_81 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_81),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_81),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_81),
        .token_in_vec(token_in_vec_81),
        .dl_detect_in(dl_detect_out),
        .origin(origin[81]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_81),
        .out_chan_dep_data(out_chan_dep_data_81),
        .token_out_vec(token_out_vec_81),
        .dl_detect_out(dl_in_vec[81]));

    assign proc_81_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_3_x0_U0.fifo_A_PE_7_3_x086_blk_n);
    assign proc_81_data_PIPO_blk[0] = 1'b0;
    assign proc_81_start_FIFO_blk[0] = 1'b0;
    assign proc_81_TLF_FIFO_blk[0] = 1'b0;
    assign proc_81_input_sync_blk[0] = 1'b0;
    assign proc_81_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_81[0] = dl_detect_out ? proc_dep_vld_vec_81_reg[0] : (proc_81_data_FIFO_blk[0] | proc_81_data_PIPO_blk[0] | proc_81_start_FIFO_blk[0] | proc_81_TLF_FIFO_blk[0] | proc_81_input_sync_blk[0] | proc_81_output_sync_blk[0]);
    assign proc_81_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_3_x0_U0.fifo_A_PE_7_4_x087_blk_n);
    assign proc_81_data_PIPO_blk[1] = 1'b0;
    assign proc_81_start_FIFO_blk[1] = 1'b0;
    assign proc_81_TLF_FIFO_blk[1] = 1'b0;
    assign proc_81_input_sync_blk[1] = 1'b0;
    assign proc_81_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_81[1] = dl_detect_out ? proc_dep_vld_vec_81_reg[1] : (proc_81_data_FIFO_blk[1] | proc_81_data_PIPO_blk[1] | proc_81_start_FIFO_blk[1] | proc_81_TLF_FIFO_blk[1] | proc_81_input_sync_blk[1] | proc_81_output_sync_blk[1]);
    assign proc_81_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_3_x0_U0.fifo_B_PE_7_3_x0126_blk_n);
    assign proc_81_data_PIPO_blk[2] = 1'b0;
    assign proc_81_start_FIFO_blk[2] = 1'b0;
    assign proc_81_TLF_FIFO_blk[2] = 1'b0;
    assign proc_81_input_sync_blk[2] = 1'b0;
    assign proc_81_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_81[2] = dl_detect_out ? proc_dep_vld_vec_81_reg[2] : (proc_81_data_FIFO_blk[2] | proc_81_data_PIPO_blk[2] | proc_81_start_FIFO_blk[2] | proc_81_TLF_FIFO_blk[2] | proc_81_input_sync_blk[2] | proc_81_output_sync_blk[2]);
    assign proc_81_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_3_x0_U0.fifo_B_PE_8_3_x0127_blk_n);
    assign proc_81_data_PIPO_blk[3] = 1'b0;
    assign proc_81_start_FIFO_blk[3] = 1'b0;
    assign proc_81_TLF_FIFO_blk[3] = 1'b0;
    assign proc_81_input_sync_blk[3] = 1'b0;
    assign proc_81_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_81[3] = dl_detect_out ? proc_dep_vld_vec_81_reg[3] : (proc_81_data_FIFO_blk[3] | proc_81_data_PIPO_blk[3] | proc_81_start_FIFO_blk[3] | proc_81_TLF_FIFO_blk[3] | proc_81_input_sync_blk[3] | proc_81_output_sync_blk[3]);
    assign proc_81_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_3_x0_U0.fifo_C_drain_PE_7_3_x0195_blk_n);
    assign proc_81_data_PIPO_blk[4] = 1'b0;
    assign proc_81_start_FIFO_blk[4] = 1'b0;
    assign proc_81_TLF_FIFO_blk[4] = 1'b0;
    assign proc_81_input_sync_blk[4] = 1'b0;
    assign proc_81_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_81[4] = dl_detect_out ? proc_dep_vld_vec_81_reg[4] : (proc_81_data_FIFO_blk[4] | proc_81_data_PIPO_blk[4] | proc_81_start_FIFO_blk[4] | proc_81_TLF_FIFO_blk[4] | proc_81_input_sync_blk[4] | proc_81_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_81_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_81_reg <= proc_dep_vld_vec_81;
        end
    end
    assign in_chan_dep_vld_vec_81[0] = dep_chan_vld_73_81;
    assign in_chan_dep_data_vec_81[351 : 0] = dep_chan_data_73_81;
    assign token_in_vec_81[0] = token_73_81;
    assign in_chan_dep_vld_vec_81[1] = dep_chan_vld_80_81;
    assign in_chan_dep_data_vec_81[703 : 352] = dep_chan_data_80_81;
    assign token_in_vec_81[1] = token_80_81;
    assign in_chan_dep_vld_vec_81[2] = dep_chan_vld_82_81;
    assign in_chan_dep_data_vec_81[1055 : 704] = dep_chan_data_82_81;
    assign token_in_vec_81[2] = token_82_81;
    assign in_chan_dep_vld_vec_81[3] = dep_chan_vld_97_81;
    assign in_chan_dep_data_vec_81[1407 : 1056] = dep_chan_data_97_81;
    assign token_in_vec_81[3] = token_97_81;
    assign in_chan_dep_vld_vec_81[4] = dep_chan_vld_126_81;
    assign in_chan_dep_data_vec_81[1759 : 1408] = dep_chan_data_126_81;
    assign token_in_vec_81[4] = token_126_81;
    assign dep_chan_vld_81_80 = out_chan_dep_vld_vec_81[0];
    assign dep_chan_data_81_80 = out_chan_dep_data_81;
    assign token_81_80 = token_out_vec_81[0];
    assign dep_chan_vld_81_82 = out_chan_dep_vld_vec_81[1];
    assign dep_chan_data_81_82 = out_chan_dep_data_81;
    assign token_81_82 = token_out_vec_81[1];
    assign dep_chan_vld_81_73 = out_chan_dep_vld_vec_81[2];
    assign dep_chan_data_81_73 = out_chan_dep_data_81;
    assign token_81_73 = token_out_vec_81[2];
    assign dep_chan_vld_81_97 = out_chan_dep_vld_vec_81[3];
    assign dep_chan_data_81_97 = out_chan_dep_data_81;
    assign token_81_97 = token_out_vec_81[3];
    assign dep_chan_vld_81_126 = out_chan_dep_vld_vec_81[4];
    assign dep_chan_data_81_126 = out_chan_dep_data_81;
    assign token_81_126 = token_out_vec_81[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_7_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 82, 5, 5) top_hls_deadlock_detect_unit_82 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_82),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_82),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_82),
        .token_in_vec(token_in_vec_82),
        .dl_detect_in(dl_detect_out),
        .origin(origin[82]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_82),
        .out_chan_dep_data(out_chan_dep_data_82),
        .token_out_vec(token_out_vec_82),
        .dl_detect_out(dl_in_vec[82]));

    assign proc_82_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_4_x0_U0.fifo_A_PE_7_4_x087_blk_n);
    assign proc_82_data_PIPO_blk[0] = 1'b0;
    assign proc_82_start_FIFO_blk[0] = 1'b0;
    assign proc_82_TLF_FIFO_blk[0] = 1'b0;
    assign proc_82_input_sync_blk[0] = 1'b0;
    assign proc_82_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_82[0] = dl_detect_out ? proc_dep_vld_vec_82_reg[0] : (proc_82_data_FIFO_blk[0] | proc_82_data_PIPO_blk[0] | proc_82_start_FIFO_blk[0] | proc_82_TLF_FIFO_blk[0] | proc_82_input_sync_blk[0] | proc_82_output_sync_blk[0]);
    assign proc_82_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_4_x0_U0.fifo_A_PE_7_5_x088_blk_n);
    assign proc_82_data_PIPO_blk[1] = 1'b0;
    assign proc_82_start_FIFO_blk[1] = 1'b0;
    assign proc_82_TLF_FIFO_blk[1] = 1'b0;
    assign proc_82_input_sync_blk[1] = 1'b0;
    assign proc_82_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_82[1] = dl_detect_out ? proc_dep_vld_vec_82_reg[1] : (proc_82_data_FIFO_blk[1] | proc_82_data_PIPO_blk[1] | proc_82_start_FIFO_blk[1] | proc_82_TLF_FIFO_blk[1] | proc_82_input_sync_blk[1] | proc_82_output_sync_blk[1]);
    assign proc_82_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_4_x0_U0.fifo_B_PE_7_4_x0135_blk_n);
    assign proc_82_data_PIPO_blk[2] = 1'b0;
    assign proc_82_start_FIFO_blk[2] = 1'b0;
    assign proc_82_TLF_FIFO_blk[2] = 1'b0;
    assign proc_82_input_sync_blk[2] = 1'b0;
    assign proc_82_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_82[2] = dl_detect_out ? proc_dep_vld_vec_82_reg[2] : (proc_82_data_FIFO_blk[2] | proc_82_data_PIPO_blk[2] | proc_82_start_FIFO_blk[2] | proc_82_TLF_FIFO_blk[2] | proc_82_input_sync_blk[2] | proc_82_output_sync_blk[2]);
    assign proc_82_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_4_x0_U0.fifo_B_PE_8_4_x0136_blk_n);
    assign proc_82_data_PIPO_blk[3] = 1'b0;
    assign proc_82_start_FIFO_blk[3] = 1'b0;
    assign proc_82_TLF_FIFO_blk[3] = 1'b0;
    assign proc_82_input_sync_blk[3] = 1'b0;
    assign proc_82_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_82[3] = dl_detect_out ? proc_dep_vld_vec_82_reg[3] : (proc_82_data_FIFO_blk[3] | proc_82_data_PIPO_blk[3] | proc_82_start_FIFO_blk[3] | proc_82_TLF_FIFO_blk[3] | proc_82_input_sync_blk[3] | proc_82_output_sync_blk[3]);
    assign proc_82_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_4_x0_U0.fifo_C_drain_PE_7_4_x0203_blk_n);
    assign proc_82_data_PIPO_blk[4] = 1'b0;
    assign proc_82_start_FIFO_blk[4] = 1'b0;
    assign proc_82_TLF_FIFO_blk[4] = 1'b0;
    assign proc_82_input_sync_blk[4] = 1'b0;
    assign proc_82_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_82[4] = dl_detect_out ? proc_dep_vld_vec_82_reg[4] : (proc_82_data_FIFO_blk[4] | proc_82_data_PIPO_blk[4] | proc_82_start_FIFO_blk[4] | proc_82_TLF_FIFO_blk[4] | proc_82_input_sync_blk[4] | proc_82_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_82_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_82_reg <= proc_dep_vld_vec_82;
        end
    end
    assign in_chan_dep_vld_vec_82[0] = dep_chan_vld_74_82;
    assign in_chan_dep_data_vec_82[351 : 0] = dep_chan_data_74_82;
    assign token_in_vec_82[0] = token_74_82;
    assign in_chan_dep_vld_vec_82[1] = dep_chan_vld_81_82;
    assign in_chan_dep_data_vec_82[703 : 352] = dep_chan_data_81_82;
    assign token_in_vec_82[1] = token_81_82;
    assign in_chan_dep_vld_vec_82[2] = dep_chan_vld_83_82;
    assign in_chan_dep_data_vec_82[1055 : 704] = dep_chan_data_83_82;
    assign token_in_vec_82[2] = token_83_82;
    assign in_chan_dep_vld_vec_82[3] = dep_chan_vld_98_82;
    assign in_chan_dep_data_vec_82[1407 : 1056] = dep_chan_data_98_82;
    assign token_in_vec_82[3] = token_98_82;
    assign in_chan_dep_vld_vec_82[4] = dep_chan_vld_134_82;
    assign in_chan_dep_data_vec_82[1759 : 1408] = dep_chan_data_134_82;
    assign token_in_vec_82[4] = token_134_82;
    assign dep_chan_vld_82_81 = out_chan_dep_vld_vec_82[0];
    assign dep_chan_data_82_81 = out_chan_dep_data_82;
    assign token_82_81 = token_out_vec_82[0];
    assign dep_chan_vld_82_83 = out_chan_dep_vld_vec_82[1];
    assign dep_chan_data_82_83 = out_chan_dep_data_82;
    assign token_82_83 = token_out_vec_82[1];
    assign dep_chan_vld_82_74 = out_chan_dep_vld_vec_82[2];
    assign dep_chan_data_82_74 = out_chan_dep_data_82;
    assign token_82_74 = token_out_vec_82[2];
    assign dep_chan_vld_82_98 = out_chan_dep_vld_vec_82[3];
    assign dep_chan_data_82_98 = out_chan_dep_data_82;
    assign token_82_98 = token_out_vec_82[3];
    assign dep_chan_vld_82_134 = out_chan_dep_vld_vec_82[4];
    assign dep_chan_data_82_134 = out_chan_dep_data_82;
    assign token_82_134 = token_out_vec_82[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_7_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 83, 5, 5) top_hls_deadlock_detect_unit_83 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_83),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_83),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_83),
        .token_in_vec(token_in_vec_83),
        .dl_detect_in(dl_detect_out),
        .origin(origin[83]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_83),
        .out_chan_dep_data(out_chan_dep_data_83),
        .token_out_vec(token_out_vec_83),
        .dl_detect_out(dl_in_vec[83]));

    assign proc_83_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_5_x0_U0.fifo_A_PE_7_5_x088_blk_n);
    assign proc_83_data_PIPO_blk[0] = 1'b0;
    assign proc_83_start_FIFO_blk[0] = 1'b0;
    assign proc_83_TLF_FIFO_blk[0] = 1'b0;
    assign proc_83_input_sync_blk[0] = 1'b0;
    assign proc_83_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_83[0] = dl_detect_out ? proc_dep_vld_vec_83_reg[0] : (proc_83_data_FIFO_blk[0] | proc_83_data_PIPO_blk[0] | proc_83_start_FIFO_blk[0] | proc_83_TLF_FIFO_blk[0] | proc_83_input_sync_blk[0] | proc_83_output_sync_blk[0]);
    assign proc_83_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_5_x0_U0.fifo_A_PE_7_6_x089_blk_n);
    assign proc_83_data_PIPO_blk[1] = 1'b0;
    assign proc_83_start_FIFO_blk[1] = 1'b0;
    assign proc_83_TLF_FIFO_blk[1] = 1'b0;
    assign proc_83_input_sync_blk[1] = 1'b0;
    assign proc_83_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_83[1] = dl_detect_out ? proc_dep_vld_vec_83_reg[1] : (proc_83_data_FIFO_blk[1] | proc_83_data_PIPO_blk[1] | proc_83_start_FIFO_blk[1] | proc_83_TLF_FIFO_blk[1] | proc_83_input_sync_blk[1] | proc_83_output_sync_blk[1]);
    assign proc_83_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_5_x0_U0.fifo_B_PE_7_5_x0144_blk_n);
    assign proc_83_data_PIPO_blk[2] = 1'b0;
    assign proc_83_start_FIFO_blk[2] = 1'b0;
    assign proc_83_TLF_FIFO_blk[2] = 1'b0;
    assign proc_83_input_sync_blk[2] = 1'b0;
    assign proc_83_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_83[2] = dl_detect_out ? proc_dep_vld_vec_83_reg[2] : (proc_83_data_FIFO_blk[2] | proc_83_data_PIPO_blk[2] | proc_83_start_FIFO_blk[2] | proc_83_TLF_FIFO_blk[2] | proc_83_input_sync_blk[2] | proc_83_output_sync_blk[2]);
    assign proc_83_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_5_x0_U0.fifo_B_PE_8_5_x0145_blk_n);
    assign proc_83_data_PIPO_blk[3] = 1'b0;
    assign proc_83_start_FIFO_blk[3] = 1'b0;
    assign proc_83_TLF_FIFO_blk[3] = 1'b0;
    assign proc_83_input_sync_blk[3] = 1'b0;
    assign proc_83_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_83[3] = dl_detect_out ? proc_dep_vld_vec_83_reg[3] : (proc_83_data_FIFO_blk[3] | proc_83_data_PIPO_blk[3] | proc_83_start_FIFO_blk[3] | proc_83_TLF_FIFO_blk[3] | proc_83_input_sync_blk[3] | proc_83_output_sync_blk[3]);
    assign proc_83_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_5_x0_U0.fifo_C_drain_PE_7_5_x0211_blk_n);
    assign proc_83_data_PIPO_blk[4] = 1'b0;
    assign proc_83_start_FIFO_blk[4] = 1'b0;
    assign proc_83_TLF_FIFO_blk[4] = 1'b0;
    assign proc_83_input_sync_blk[4] = 1'b0;
    assign proc_83_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_83[4] = dl_detect_out ? proc_dep_vld_vec_83_reg[4] : (proc_83_data_FIFO_blk[4] | proc_83_data_PIPO_blk[4] | proc_83_start_FIFO_blk[4] | proc_83_TLF_FIFO_blk[4] | proc_83_input_sync_blk[4] | proc_83_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_83_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_83_reg <= proc_dep_vld_vec_83;
        end
    end
    assign in_chan_dep_vld_vec_83[0] = dep_chan_vld_75_83;
    assign in_chan_dep_data_vec_83[351 : 0] = dep_chan_data_75_83;
    assign token_in_vec_83[0] = token_75_83;
    assign in_chan_dep_vld_vec_83[1] = dep_chan_vld_82_83;
    assign in_chan_dep_data_vec_83[703 : 352] = dep_chan_data_82_83;
    assign token_in_vec_83[1] = token_82_83;
    assign in_chan_dep_vld_vec_83[2] = dep_chan_vld_84_83;
    assign in_chan_dep_data_vec_83[1055 : 704] = dep_chan_data_84_83;
    assign token_in_vec_83[2] = token_84_83;
    assign in_chan_dep_vld_vec_83[3] = dep_chan_vld_99_83;
    assign in_chan_dep_data_vec_83[1407 : 1056] = dep_chan_data_99_83;
    assign token_in_vec_83[3] = token_99_83;
    assign in_chan_dep_vld_vec_83[4] = dep_chan_vld_142_83;
    assign in_chan_dep_data_vec_83[1759 : 1408] = dep_chan_data_142_83;
    assign token_in_vec_83[4] = token_142_83;
    assign dep_chan_vld_83_82 = out_chan_dep_vld_vec_83[0];
    assign dep_chan_data_83_82 = out_chan_dep_data_83;
    assign token_83_82 = token_out_vec_83[0];
    assign dep_chan_vld_83_84 = out_chan_dep_vld_vec_83[1];
    assign dep_chan_data_83_84 = out_chan_dep_data_83;
    assign token_83_84 = token_out_vec_83[1];
    assign dep_chan_vld_83_75 = out_chan_dep_vld_vec_83[2];
    assign dep_chan_data_83_75 = out_chan_dep_data_83;
    assign token_83_75 = token_out_vec_83[2];
    assign dep_chan_vld_83_99 = out_chan_dep_vld_vec_83[3];
    assign dep_chan_data_83_99 = out_chan_dep_data_83;
    assign token_83_99 = token_out_vec_83[3];
    assign dep_chan_vld_83_142 = out_chan_dep_vld_vec_83[4];
    assign dep_chan_data_83_142 = out_chan_dep_data_83;
    assign token_83_142 = token_out_vec_83[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_7_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 84, 5, 5) top_hls_deadlock_detect_unit_84 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_84),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_84),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_84),
        .token_in_vec(token_in_vec_84),
        .dl_detect_in(dl_detect_out),
        .origin(origin[84]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_84),
        .out_chan_dep_data(out_chan_dep_data_84),
        .token_out_vec(token_out_vec_84),
        .dl_detect_out(dl_in_vec[84]));

    assign proc_84_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_6_x0_U0.fifo_A_PE_7_6_x089_blk_n);
    assign proc_84_data_PIPO_blk[0] = 1'b0;
    assign proc_84_start_FIFO_blk[0] = 1'b0;
    assign proc_84_TLF_FIFO_blk[0] = 1'b0;
    assign proc_84_input_sync_blk[0] = 1'b0;
    assign proc_84_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_84[0] = dl_detect_out ? proc_dep_vld_vec_84_reg[0] : (proc_84_data_FIFO_blk[0] | proc_84_data_PIPO_blk[0] | proc_84_start_FIFO_blk[0] | proc_84_TLF_FIFO_blk[0] | proc_84_input_sync_blk[0] | proc_84_output_sync_blk[0]);
    assign proc_84_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_6_x0_U0.fifo_A_PE_7_7_x090_blk_n);
    assign proc_84_data_PIPO_blk[1] = 1'b0;
    assign proc_84_start_FIFO_blk[1] = 1'b0;
    assign proc_84_TLF_FIFO_blk[1] = 1'b0;
    assign proc_84_input_sync_blk[1] = 1'b0;
    assign proc_84_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_84[1] = dl_detect_out ? proc_dep_vld_vec_84_reg[1] : (proc_84_data_FIFO_blk[1] | proc_84_data_PIPO_blk[1] | proc_84_start_FIFO_blk[1] | proc_84_TLF_FIFO_blk[1] | proc_84_input_sync_blk[1] | proc_84_output_sync_blk[1]);
    assign proc_84_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_6_x0_U0.fifo_B_PE_7_6_x0153_blk_n);
    assign proc_84_data_PIPO_blk[2] = 1'b0;
    assign proc_84_start_FIFO_blk[2] = 1'b0;
    assign proc_84_TLF_FIFO_blk[2] = 1'b0;
    assign proc_84_input_sync_blk[2] = 1'b0;
    assign proc_84_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_84[2] = dl_detect_out ? proc_dep_vld_vec_84_reg[2] : (proc_84_data_FIFO_blk[2] | proc_84_data_PIPO_blk[2] | proc_84_start_FIFO_blk[2] | proc_84_TLF_FIFO_blk[2] | proc_84_input_sync_blk[2] | proc_84_output_sync_blk[2]);
    assign proc_84_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_6_x0_U0.fifo_B_PE_8_6_x0154_blk_n);
    assign proc_84_data_PIPO_blk[3] = 1'b0;
    assign proc_84_start_FIFO_blk[3] = 1'b0;
    assign proc_84_TLF_FIFO_blk[3] = 1'b0;
    assign proc_84_input_sync_blk[3] = 1'b0;
    assign proc_84_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_84[3] = dl_detect_out ? proc_dep_vld_vec_84_reg[3] : (proc_84_data_FIFO_blk[3] | proc_84_data_PIPO_blk[3] | proc_84_start_FIFO_blk[3] | proc_84_TLF_FIFO_blk[3] | proc_84_input_sync_blk[3] | proc_84_output_sync_blk[3]);
    assign proc_84_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_6_x0_U0.fifo_C_drain_PE_7_6_x0219_blk_n);
    assign proc_84_data_PIPO_blk[4] = 1'b0;
    assign proc_84_start_FIFO_blk[4] = 1'b0;
    assign proc_84_TLF_FIFO_blk[4] = 1'b0;
    assign proc_84_input_sync_blk[4] = 1'b0;
    assign proc_84_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_84[4] = dl_detect_out ? proc_dep_vld_vec_84_reg[4] : (proc_84_data_FIFO_blk[4] | proc_84_data_PIPO_blk[4] | proc_84_start_FIFO_blk[4] | proc_84_TLF_FIFO_blk[4] | proc_84_input_sync_blk[4] | proc_84_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_84_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_84_reg <= proc_dep_vld_vec_84;
        end
    end
    assign in_chan_dep_vld_vec_84[0] = dep_chan_vld_76_84;
    assign in_chan_dep_data_vec_84[351 : 0] = dep_chan_data_76_84;
    assign token_in_vec_84[0] = token_76_84;
    assign in_chan_dep_vld_vec_84[1] = dep_chan_vld_83_84;
    assign in_chan_dep_data_vec_84[703 : 352] = dep_chan_data_83_84;
    assign token_in_vec_84[1] = token_83_84;
    assign in_chan_dep_vld_vec_84[2] = dep_chan_vld_85_84;
    assign in_chan_dep_data_vec_84[1055 : 704] = dep_chan_data_85_84;
    assign token_in_vec_84[2] = token_85_84;
    assign in_chan_dep_vld_vec_84[3] = dep_chan_vld_100_84;
    assign in_chan_dep_data_vec_84[1407 : 1056] = dep_chan_data_100_84;
    assign token_in_vec_84[3] = token_100_84;
    assign in_chan_dep_vld_vec_84[4] = dep_chan_vld_150_84;
    assign in_chan_dep_data_vec_84[1759 : 1408] = dep_chan_data_150_84;
    assign token_in_vec_84[4] = token_150_84;
    assign dep_chan_vld_84_83 = out_chan_dep_vld_vec_84[0];
    assign dep_chan_data_84_83 = out_chan_dep_data_84;
    assign token_84_83 = token_out_vec_84[0];
    assign dep_chan_vld_84_85 = out_chan_dep_vld_vec_84[1];
    assign dep_chan_data_84_85 = out_chan_dep_data_84;
    assign token_84_85 = token_out_vec_84[1];
    assign dep_chan_vld_84_76 = out_chan_dep_vld_vec_84[2];
    assign dep_chan_data_84_76 = out_chan_dep_data_84;
    assign token_84_76 = token_out_vec_84[2];
    assign dep_chan_vld_84_100 = out_chan_dep_vld_vec_84[3];
    assign dep_chan_data_84_100 = out_chan_dep_data_84;
    assign token_84_100 = token_out_vec_84[3];
    assign dep_chan_vld_84_150 = out_chan_dep_vld_vec_84[4];
    assign dep_chan_data_84_150 = out_chan_dep_data_84;
    assign token_84_150 = token_out_vec_84[4];

    // Process: grp_kernel0_x0_fu_96.PE_wrapper_7_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 85, 5, 5) top_hls_deadlock_detect_unit_85 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_85),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_85),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_85),
        .token_in_vec(token_in_vec_85),
        .dl_detect_in(dl_detect_out),
        .origin(origin[85]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_85),
        .out_chan_dep_data(out_chan_dep_data_85),
        .token_out_vec(token_out_vec_85),
        .dl_detect_out(dl_in_vec[85]));

    assign proc_85_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_7_x0_U0.fifo_A_PE_7_7_x090_blk_n);
    assign proc_85_data_PIPO_blk[0] = 1'b0;
    assign proc_85_start_FIFO_blk[0] = 1'b0;
    assign proc_85_TLF_FIFO_blk[0] = 1'b0;
    assign proc_85_input_sync_blk[0] = 1'b0;
    assign proc_85_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_85[0] = dl_detect_out ? proc_dep_vld_vec_85_reg[0] : (proc_85_data_FIFO_blk[0] | proc_85_data_PIPO_blk[0] | proc_85_start_FIFO_blk[0] | proc_85_TLF_FIFO_blk[0] | proc_85_input_sync_blk[0] | proc_85_output_sync_blk[0]);
    assign proc_85_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_7_x0_U0.fifo_A_PE_7_8_x091_blk_n);
    assign proc_85_data_PIPO_blk[1] = 1'b0;
    assign proc_85_start_FIFO_blk[1] = 1'b0;
    assign proc_85_TLF_FIFO_blk[1] = 1'b0;
    assign proc_85_input_sync_blk[1] = 1'b0;
    assign proc_85_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_85[1] = dl_detect_out ? proc_dep_vld_vec_85_reg[1] : (proc_85_data_FIFO_blk[1] | proc_85_data_PIPO_blk[1] | proc_85_start_FIFO_blk[1] | proc_85_TLF_FIFO_blk[1] | proc_85_input_sync_blk[1] | proc_85_output_sync_blk[1]);
    assign proc_85_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_7_x0_U0.fifo_B_PE_7_7_x0162_blk_n);
    assign proc_85_data_PIPO_blk[2] = 1'b0;
    assign proc_85_start_FIFO_blk[2] = 1'b0;
    assign proc_85_TLF_FIFO_blk[2] = 1'b0;
    assign proc_85_input_sync_blk[2] = 1'b0;
    assign proc_85_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_85[2] = dl_detect_out ? proc_dep_vld_vec_85_reg[2] : (proc_85_data_FIFO_blk[2] | proc_85_data_PIPO_blk[2] | proc_85_start_FIFO_blk[2] | proc_85_TLF_FIFO_blk[2] | proc_85_input_sync_blk[2] | proc_85_output_sync_blk[2]);
    assign proc_85_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_7_x0_U0.fifo_B_PE_8_7_x0163_blk_n);
    assign proc_85_data_PIPO_blk[3] = 1'b0;
    assign proc_85_start_FIFO_blk[3] = 1'b0;
    assign proc_85_TLF_FIFO_blk[3] = 1'b0;
    assign proc_85_input_sync_blk[3] = 1'b0;
    assign proc_85_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_85[3] = dl_detect_out ? proc_dep_vld_vec_85_reg[3] : (proc_85_data_FIFO_blk[3] | proc_85_data_PIPO_blk[3] | proc_85_start_FIFO_blk[3] | proc_85_TLF_FIFO_blk[3] | proc_85_input_sync_blk[3] | proc_85_output_sync_blk[3]);
    assign proc_85_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_96.PE_wrapper_7_7_x0_U0.fifo_C_drain_PE_7_7_x0227_blk_n);
    assign proc_85_data_PIPO_blk[4] = 1'b0;
    assign proc_85_start_FIFO_blk[4] = 1'b0;
    assign proc_85_TLF_FIFO_blk[4] = 1'b0;
    assign proc_85_input_sync_blk[4] = 1'b0;
    assign proc_85_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_85[4] = dl_detect_out ? proc_dep_vld_vec_85_reg[4] : (proc_85_data_FIFO_blk[4] | proc_85_data_PIPO_blk[4] | proc_85_start_FIFO_blk[4] | proc_85_TLF_FIFO_blk[4] | proc_85_input_sync_blk[4] | proc_85_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_85_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_85_reg <= proc_dep_vld_vec_85;
        end
    end
    assign in_chan_dep_vld_vec_85[0] = dep_chan_vld_77_85;
    assign in_chan_dep_data_vec_85[351 : 0] = dep_chan_data_77_85;
    assign token_in_vec_85[0] = token_77_85;
    assign in_chan_dep_vld_vec_85[1] = dep_chan_vld_84_85;
    assign in_chan_dep_data_vec_85[703 : 352] = dep_chan_data_84_85;
    assign token_in_vec_85[1] = token_84_85;
    assign in_chan_dep_vld_vec_85[2] = dep_chan_vld_93_85;
    assign in_chan_dep_data_vec_85[1055 : 704] = dep_chan_data_93_85;
    assign token_in_vec_85[2] = token_93_85;
    assign in_chan_dep_vld_vec_85[3] = dep_chan_vld_101_85;
    assign in_chan_dep_data_vec_85[1407 : 1056] = dep_chan_data_101_85;
    assign token_in_vec_85[3] = token_101_85;
    assign in_chan_dep_vld_vec_85[4] = dep_chan_vld_158_85;
    assign in_chan_dep_data_vec_85[1759 : 1408] = dep_chan_data_158_85;
    assign token_in_vec_85[4] = token_158_85;
    assign dep_chan_vld_85_84 = out_chan_dep_vld_vec_85[0];
    assign dep_chan_data_85_84 = out_chan_dep_data_85;
    assign token_85_84 = token_out_vec_85[0];
    assign dep_chan_vld_85_93 = out_chan_dep_vld_vec_85[1];
    assign dep_chan_data_85_93 = out_chan_dep_data_85;
    assign token_85_93 = token_out_vec_85[1];
    assign dep_chan_vld_85_77 = out_chan_dep_vld_vec_85[2];
    assign dep_chan_data_85_77 = out_chan_dep_data_85;
    assign token_85_77 = token_out_vec_85[2];
    assign dep_chan_vld_85_101 = out_chan_dep_vld_vec_85[3];
    assign dep_chan_data_85_101 = out_chan_dep_data_85;
    assign token_85_101 = token_out_vec_85[3];
    assign dep_chan_vld_85_158 = out_chan_dep_vld_vec_85[4];
    assign dep_chan_data_85_158 = out_chan_dep_data_85;
    assign token_85_158 = token_out_vec_85[4];

    // Process: grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 86, 17, 17) top_hls_deadlock_detect_unit_86 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_86),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_86),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_86),
        .token_in_vec(token_in_vec_86),
        .dl_detect_in(dl_detect_out),
        .origin(origin[86]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_86),
        .out_chan_dep_data(out_chan_dep_data_86),
        .token_out_vec(token_out_vec_86),
        .dl_detect_out(dl_in_vec[86]));

    assign proc_86_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.fifo_A_PE_0_8_x028_blk_n);
    assign proc_86_data_PIPO_blk[0] = 1'b0;
    assign proc_86_start_FIFO_blk[0] = 1'b0;
    assign proc_86_TLF_FIFO_blk[0] = 1'b0;
    assign proc_86_input_sync_blk[0] = 1'b0;
    assign proc_86_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_86[0] = dl_detect_out ? proc_dep_vld_vec_86_reg[0] : (proc_86_data_FIFO_blk[0] | proc_86_data_PIPO_blk[0] | proc_86_start_FIFO_blk[0] | proc_86_TLF_FIFO_blk[0] | proc_86_input_sync_blk[0] | proc_86_output_sync_blk[0]);
    assign proc_86_data_FIFO_blk[1] = 1'b0;
    assign proc_86_data_PIPO_blk[1] = 1'b0;
    assign proc_86_start_FIFO_blk[1] = 1'b0;
    assign proc_86_TLF_FIFO_blk[1] = 1'b0;
    assign proc_86_input_sync_blk[1] = 1'b0;
    assign proc_86_output_sync_blk[1] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[1] = dl_detect_out ? proc_dep_vld_vec_86_reg[1] : (proc_86_data_FIFO_blk[1] | proc_86_data_PIPO_blk[1] | proc_86_start_FIFO_blk[1] | proc_86_TLF_FIFO_blk[1] | proc_86_input_sync_blk[1] | proc_86_output_sync_blk[1]);
    assign proc_86_data_FIFO_blk[2] = 1'b0;
    assign proc_86_data_PIPO_blk[2] = 1'b0;
    assign proc_86_start_FIFO_blk[2] = 1'b0;
    assign proc_86_TLF_FIFO_blk[2] = 1'b0;
    assign proc_86_input_sync_blk[2] = 1'b0;
    assign proc_86_output_sync_blk[2] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[2] = dl_detect_out ? proc_dep_vld_vec_86_reg[2] : (proc_86_data_FIFO_blk[2] | proc_86_data_PIPO_blk[2] | proc_86_start_FIFO_blk[2] | proc_86_TLF_FIFO_blk[2] | proc_86_input_sync_blk[2] | proc_86_output_sync_blk[2]);
    assign proc_86_data_FIFO_blk[3] = 1'b0;
    assign proc_86_data_PIPO_blk[3] = 1'b0;
    assign proc_86_start_FIFO_blk[3] = 1'b0;
    assign proc_86_TLF_FIFO_blk[3] = 1'b0;
    assign proc_86_input_sync_blk[3] = 1'b0;
    assign proc_86_output_sync_blk[3] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[3] = dl_detect_out ? proc_dep_vld_vec_86_reg[3] : (proc_86_data_FIFO_blk[3] | proc_86_data_PIPO_blk[3] | proc_86_start_FIFO_blk[3] | proc_86_TLF_FIFO_blk[3] | proc_86_input_sync_blk[3] | proc_86_output_sync_blk[3]);
    assign proc_86_data_FIFO_blk[4] = 1'b0;
    assign proc_86_data_PIPO_blk[4] = 1'b0;
    assign proc_86_start_FIFO_blk[4] = 1'b0;
    assign proc_86_TLF_FIFO_blk[4] = 1'b0;
    assign proc_86_input_sync_blk[4] = 1'b0;
    assign proc_86_output_sync_blk[4] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[4] = dl_detect_out ? proc_dep_vld_vec_86_reg[4] : (proc_86_data_FIFO_blk[4] | proc_86_data_PIPO_blk[4] | proc_86_start_FIFO_blk[4] | proc_86_TLF_FIFO_blk[4] | proc_86_input_sync_blk[4] | proc_86_output_sync_blk[4]);
    assign proc_86_data_FIFO_blk[5] = 1'b0;
    assign proc_86_data_PIPO_blk[5] = 1'b0;
    assign proc_86_start_FIFO_blk[5] = 1'b0;
    assign proc_86_TLF_FIFO_blk[5] = 1'b0;
    assign proc_86_input_sync_blk[5] = 1'b0;
    assign proc_86_output_sync_blk[5] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[5] = dl_detect_out ? proc_dep_vld_vec_86_reg[5] : (proc_86_data_FIFO_blk[5] | proc_86_data_PIPO_blk[5] | proc_86_start_FIFO_blk[5] | proc_86_TLF_FIFO_blk[5] | proc_86_input_sync_blk[5] | proc_86_output_sync_blk[5]);
    assign proc_86_data_FIFO_blk[6] = 1'b0;
    assign proc_86_data_PIPO_blk[6] = 1'b0;
    assign proc_86_start_FIFO_blk[6] = 1'b0;
    assign proc_86_TLF_FIFO_blk[6] = 1'b0;
    assign proc_86_input_sync_blk[6] = 1'b0;
    assign proc_86_output_sync_blk[6] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[6] = dl_detect_out ? proc_dep_vld_vec_86_reg[6] : (proc_86_data_FIFO_blk[6] | proc_86_data_PIPO_blk[6] | proc_86_start_FIFO_blk[6] | proc_86_TLF_FIFO_blk[6] | proc_86_input_sync_blk[6] | proc_86_output_sync_blk[6]);
    assign proc_86_data_FIFO_blk[7] = 1'b0;
    assign proc_86_data_PIPO_blk[7] = 1'b0;
    assign proc_86_start_FIFO_blk[7] = 1'b0;
    assign proc_86_TLF_FIFO_blk[7] = 1'b0;
    assign proc_86_input_sync_blk[7] = 1'b0;
    assign proc_86_output_sync_blk[7] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[7] = dl_detect_out ? proc_dep_vld_vec_86_reg[7] : (proc_86_data_FIFO_blk[7] | proc_86_data_PIPO_blk[7] | proc_86_start_FIFO_blk[7] | proc_86_TLF_FIFO_blk[7] | proc_86_input_sync_blk[7] | proc_86_output_sync_blk[7]);
    assign proc_86_data_FIFO_blk[8] = 1'b0;
    assign proc_86_data_PIPO_blk[8] = 1'b0;
    assign proc_86_start_FIFO_blk[8] = 1'b0;
    assign proc_86_TLF_FIFO_blk[8] = 1'b0;
    assign proc_86_input_sync_blk[8] = 1'b0;
    assign proc_86_output_sync_blk[8] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[8] = dl_detect_out ? proc_dep_vld_vec_86_reg[8] : (proc_86_data_FIFO_blk[8] | proc_86_data_PIPO_blk[8] | proc_86_start_FIFO_blk[8] | proc_86_TLF_FIFO_blk[8] | proc_86_input_sync_blk[8] | proc_86_output_sync_blk[8]);
    assign proc_86_data_FIFO_blk[9] = 1'b0;
    assign proc_86_data_PIPO_blk[9] = 1'b0;
    assign proc_86_start_FIFO_blk[9] = 1'b0;
    assign proc_86_TLF_FIFO_blk[9] = 1'b0;
    assign proc_86_input_sync_blk[9] = 1'b0;
    assign proc_86_output_sync_blk[9] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[9] = dl_detect_out ? proc_dep_vld_vec_86_reg[9] : (proc_86_data_FIFO_blk[9] | proc_86_data_PIPO_blk[9] | proc_86_start_FIFO_blk[9] | proc_86_TLF_FIFO_blk[9] | proc_86_input_sync_blk[9] | proc_86_output_sync_blk[9]);
    assign proc_86_data_FIFO_blk[10] = 1'b0;
    assign proc_86_data_PIPO_blk[10] = 1'b0;
    assign proc_86_start_FIFO_blk[10] = 1'b0;
    assign proc_86_TLF_FIFO_blk[10] = 1'b0;
    assign proc_86_input_sync_blk[10] = 1'b0;
    assign proc_86_output_sync_blk[10] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[10] = dl_detect_out ? proc_dep_vld_vec_86_reg[10] : (proc_86_data_FIFO_blk[10] | proc_86_data_PIPO_blk[10] | proc_86_start_FIFO_blk[10] | proc_86_TLF_FIFO_blk[10] | proc_86_input_sync_blk[10] | proc_86_output_sync_blk[10]);
    assign proc_86_data_FIFO_blk[11] = 1'b0;
    assign proc_86_data_PIPO_blk[11] = 1'b0;
    assign proc_86_start_FIFO_blk[11] = 1'b0;
    assign proc_86_TLF_FIFO_blk[11] = 1'b0;
    assign proc_86_input_sync_blk[11] = 1'b0;
    assign proc_86_output_sync_blk[11] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[11] = dl_detect_out ? proc_dep_vld_vec_86_reg[11] : (proc_86_data_FIFO_blk[11] | proc_86_data_PIPO_blk[11] | proc_86_start_FIFO_blk[11] | proc_86_TLF_FIFO_blk[11] | proc_86_input_sync_blk[11] | proc_86_output_sync_blk[11]);
    assign proc_86_data_FIFO_blk[12] = 1'b0;
    assign proc_86_data_PIPO_blk[12] = 1'b0;
    assign proc_86_start_FIFO_blk[12] = 1'b0;
    assign proc_86_TLF_FIFO_blk[12] = 1'b0;
    assign proc_86_input_sync_blk[12] = 1'b0;
    assign proc_86_output_sync_blk[12] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[12] = dl_detect_out ? proc_dep_vld_vec_86_reg[12] : (proc_86_data_FIFO_blk[12] | proc_86_data_PIPO_blk[12] | proc_86_start_FIFO_blk[12] | proc_86_TLF_FIFO_blk[12] | proc_86_input_sync_blk[12] | proc_86_output_sync_blk[12]);
    assign proc_86_data_FIFO_blk[13] = 1'b0;
    assign proc_86_data_PIPO_blk[13] = 1'b0;
    assign proc_86_start_FIFO_blk[13] = 1'b0;
    assign proc_86_TLF_FIFO_blk[13] = 1'b0;
    assign proc_86_input_sync_blk[13] = 1'b0;
    assign proc_86_output_sync_blk[13] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[13] = dl_detect_out ? proc_dep_vld_vec_86_reg[13] : (proc_86_data_FIFO_blk[13] | proc_86_data_PIPO_blk[13] | proc_86_start_FIFO_blk[13] | proc_86_TLF_FIFO_blk[13] | proc_86_input_sync_blk[13] | proc_86_output_sync_blk[13]);
    assign proc_86_data_FIFO_blk[14] = 1'b0;
    assign proc_86_data_PIPO_blk[14] = 1'b0;
    assign proc_86_start_FIFO_blk[14] = 1'b0;
    assign proc_86_TLF_FIFO_blk[14] = 1'b0;
    assign proc_86_input_sync_blk[14] = 1'b0;
    assign proc_86_output_sync_blk[14] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[14] = dl_detect_out ? proc_dep_vld_vec_86_reg[14] : (proc_86_data_FIFO_blk[14] | proc_86_data_PIPO_blk[14] | proc_86_start_FIFO_blk[14] | proc_86_TLF_FIFO_blk[14] | proc_86_input_sync_blk[14] | proc_86_output_sync_blk[14]);
    assign proc_86_data_FIFO_blk[15] = 1'b0;
    assign proc_86_data_PIPO_blk[15] = 1'b0;
    assign proc_86_start_FIFO_blk[15] = 1'b0;
    assign proc_86_TLF_FIFO_blk[15] = 1'b0;
    assign proc_86_input_sync_blk[15] = 1'b0;
    assign proc_86_output_sync_blk[15] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[15] = dl_detect_out ? proc_dep_vld_vec_86_reg[15] : (proc_86_data_FIFO_blk[15] | proc_86_data_PIPO_blk[15] | proc_86_start_FIFO_blk[15] | proc_86_TLF_FIFO_blk[15] | proc_86_input_sync_blk[15] | proc_86_output_sync_blk[15]);
    assign proc_86_data_FIFO_blk[16] = 1'b0;
    assign proc_86_data_PIPO_blk[16] = 1'b0;
    assign proc_86_start_FIFO_blk[16] = 1'b0;
    assign proc_86_TLF_FIFO_blk[16] = 1'b0;
    assign proc_86_input_sync_blk[16] = 1'b0;
    assign proc_86_output_sync_blk[16] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[16] = dl_detect_out ? proc_dep_vld_vec_86_reg[16] : (proc_86_data_FIFO_blk[16] | proc_86_data_PIPO_blk[16] | proc_86_start_FIFO_blk[16] | proc_86_TLF_FIFO_blk[16] | proc_86_input_sync_blk[16] | proc_86_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_86_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_86_reg <= proc_dep_vld_vec_86;
        end
    end
    assign in_chan_dep_vld_vec_86[0] = dep_chan_vld_29_86;
    assign in_chan_dep_data_vec_86[351 : 0] = dep_chan_data_29_86;
    assign token_in_vec_86[0] = token_29_86;
    assign in_chan_dep_vld_vec_86[1] = dep_chan_vld_87_86;
    assign in_chan_dep_data_vec_86[703 : 352] = dep_chan_data_87_86;
    assign token_in_vec_86[1] = token_87_86;
    assign in_chan_dep_vld_vec_86[2] = dep_chan_vld_88_86;
    assign in_chan_dep_data_vec_86[1055 : 704] = dep_chan_data_88_86;
    assign token_in_vec_86[2] = token_88_86;
    assign in_chan_dep_vld_vec_86[3] = dep_chan_vld_89_86;
    assign in_chan_dep_data_vec_86[1407 : 1056] = dep_chan_data_89_86;
    assign token_in_vec_86[3] = token_89_86;
    assign in_chan_dep_vld_vec_86[4] = dep_chan_vld_90_86;
    assign in_chan_dep_data_vec_86[1759 : 1408] = dep_chan_data_90_86;
    assign token_in_vec_86[4] = token_90_86;
    assign in_chan_dep_vld_vec_86[5] = dep_chan_vld_91_86;
    assign in_chan_dep_data_vec_86[2111 : 1760] = dep_chan_data_91_86;
    assign token_in_vec_86[5] = token_91_86;
    assign in_chan_dep_vld_vec_86[6] = dep_chan_vld_92_86;
    assign in_chan_dep_data_vec_86[2463 : 2112] = dep_chan_data_92_86;
    assign token_in_vec_86[6] = token_92_86;
    assign in_chan_dep_vld_vec_86[7] = dep_chan_vld_93_86;
    assign in_chan_dep_data_vec_86[2815 : 2464] = dep_chan_data_93_86;
    assign token_in_vec_86[7] = token_93_86;
    assign in_chan_dep_vld_vec_86[8] = dep_chan_vld_94_86;
    assign in_chan_dep_data_vec_86[3167 : 2816] = dep_chan_data_94_86;
    assign token_in_vec_86[8] = token_94_86;
    assign in_chan_dep_vld_vec_86[9] = dep_chan_vld_95_86;
    assign in_chan_dep_data_vec_86[3519 : 3168] = dep_chan_data_95_86;
    assign token_in_vec_86[9] = token_95_86;
    assign in_chan_dep_vld_vec_86[10] = dep_chan_vld_96_86;
    assign in_chan_dep_data_vec_86[3871 : 3520] = dep_chan_data_96_86;
    assign token_in_vec_86[10] = token_96_86;
    assign in_chan_dep_vld_vec_86[11] = dep_chan_vld_97_86;
    assign in_chan_dep_data_vec_86[4223 : 3872] = dep_chan_data_97_86;
    assign token_in_vec_86[11] = token_97_86;
    assign in_chan_dep_vld_vec_86[12] = dep_chan_vld_98_86;
    assign in_chan_dep_data_vec_86[4575 : 4224] = dep_chan_data_98_86;
    assign token_in_vec_86[12] = token_98_86;
    assign in_chan_dep_vld_vec_86[13] = dep_chan_vld_99_86;
    assign in_chan_dep_data_vec_86[4927 : 4576] = dep_chan_data_99_86;
    assign token_in_vec_86[13] = token_99_86;
    assign in_chan_dep_vld_vec_86[14] = dep_chan_vld_100_86;
    assign in_chan_dep_data_vec_86[5279 : 4928] = dep_chan_data_100_86;
    assign token_in_vec_86[14] = token_100_86;
    assign in_chan_dep_vld_vec_86[15] = dep_chan_vld_101_86;
    assign in_chan_dep_data_vec_86[5631 : 5280] = dep_chan_data_101_86;
    assign token_in_vec_86[15] = token_101_86;
    assign in_chan_dep_vld_vec_86[16] = dep_chan_vld_175_86;
    assign in_chan_dep_data_vec_86[5983 : 5632] = dep_chan_data_175_86;
    assign token_in_vec_86[16] = token_175_86;
    assign dep_chan_vld_86_29 = out_chan_dep_vld_vec_86[0];
    assign dep_chan_data_86_29 = out_chan_dep_data_86;
    assign token_86_29 = token_out_vec_86[0];
    assign dep_chan_vld_86_87 = out_chan_dep_vld_vec_86[1];
    assign dep_chan_data_86_87 = out_chan_dep_data_86;
    assign token_86_87 = token_out_vec_86[1];
    assign dep_chan_vld_86_88 = out_chan_dep_vld_vec_86[2];
    assign dep_chan_data_86_88 = out_chan_dep_data_86;
    assign token_86_88 = token_out_vec_86[2];
    assign dep_chan_vld_86_89 = out_chan_dep_vld_vec_86[3];
    assign dep_chan_data_86_89 = out_chan_dep_data_86;
    assign token_86_89 = token_out_vec_86[3];
    assign dep_chan_vld_86_90 = out_chan_dep_vld_vec_86[4];
    assign dep_chan_data_86_90 = out_chan_dep_data_86;
    assign token_86_90 = token_out_vec_86[4];
    assign dep_chan_vld_86_91 = out_chan_dep_vld_vec_86[5];
    assign dep_chan_data_86_91 = out_chan_dep_data_86;
    assign token_86_91 = token_out_vec_86[5];
    assign dep_chan_vld_86_92 = out_chan_dep_vld_vec_86[6];
    assign dep_chan_data_86_92 = out_chan_dep_data_86;
    assign token_86_92 = token_out_vec_86[6];
    assign dep_chan_vld_86_93 = out_chan_dep_vld_vec_86[7];
    assign dep_chan_data_86_93 = out_chan_dep_data_86;
    assign token_86_93 = token_out_vec_86[7];
    assign dep_chan_vld_86_94 = out_chan_dep_vld_vec_86[8];
    assign dep_chan_data_86_94 = out_chan_dep_data_86;
    assign token_86_94 = token_out_vec_86[8];
    assign dep_chan_vld_86_95 = out_chan_dep_vld_vec_86[9];
    assign dep_chan_data_86_95 = out_chan_dep_data_86;
    assign token_86_95 = token_out_vec_86[9];
    assign dep_chan_vld_86_96 = out_chan_dep_vld_vec_86[10];
    assign dep_chan_data_86_96 = out_chan_dep_data_86;
    assign token_86_96 = token_out_vec_86[10];
    assign dep_chan_vld_86_97 = out_chan_dep_vld_vec_86[11];
    assign dep_chan_data_86_97 = out_chan_dep_data_86;
    assign token_86_97 = token_out_vec_86[11];
    assign dep_chan_vld_86_98 = out_chan_dep_vld_vec_86[12];
    assign dep_chan_data_86_98 = out_chan_dep_data_86;
    assign token_86_98 = token_out_vec_86[12];
    assign dep_chan_vld_86_99 = out_chan_dep_vld_vec_86[13];
    assign dep_chan_data_86_99 = out_chan_dep_data_86;
    assign token_86_99 = token_out_vec_86[13];
    assign dep_chan_vld_86_100 = out_chan_dep_vld_vec_86[14];
    assign dep_chan_data_86_100 = out_chan_dep_data_86;
    assign token_86_100 = token_out_vec_86[14];
    assign dep_chan_vld_86_101 = out_chan_dep_vld_vec_86[15];
    assign dep_chan_data_86_101 = out_chan_dep_data_86;
    assign token_86_101 = token_out_vec_86[15];
    assign dep_chan_vld_86_175 = out_chan_dep_vld_vec_86[16];
    assign dep_chan_data_86_175 = out_chan_dep_data_86;
    assign token_86_175 = token_out_vec_86[16];

    // Process: grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 87, 17, 17) top_hls_deadlock_detect_unit_87 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_87),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_87),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_87),
        .token_in_vec(token_in_vec_87),
        .dl_detect_in(dl_detect_out),
        .origin(origin[87]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_87),
        .out_chan_dep_data(out_chan_dep_data_87),
        .token_out_vec(token_out_vec_87),
        .dl_detect_out(dl_in_vec[87]));

    assign proc_87_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.fifo_A_PE_1_8_x037_blk_n);
    assign proc_87_data_PIPO_blk[0] = 1'b0;
    assign proc_87_start_FIFO_blk[0] = 1'b0;
    assign proc_87_TLF_FIFO_blk[0] = 1'b0;
    assign proc_87_input_sync_blk[0] = 1'b0;
    assign proc_87_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_87[0] = dl_detect_out ? proc_dep_vld_vec_87_reg[0] : (proc_87_data_FIFO_blk[0] | proc_87_data_PIPO_blk[0] | proc_87_start_FIFO_blk[0] | proc_87_TLF_FIFO_blk[0] | proc_87_input_sync_blk[0] | proc_87_output_sync_blk[0]);
    assign proc_87_data_FIFO_blk[1] = 1'b0;
    assign proc_87_data_PIPO_blk[1] = 1'b0;
    assign proc_87_start_FIFO_blk[1] = 1'b0;
    assign proc_87_TLF_FIFO_blk[1] = 1'b0;
    assign proc_87_input_sync_blk[1] = 1'b0;
    assign proc_87_output_sync_blk[1] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[1] = dl_detect_out ? proc_dep_vld_vec_87_reg[1] : (proc_87_data_FIFO_blk[1] | proc_87_data_PIPO_blk[1] | proc_87_start_FIFO_blk[1] | proc_87_TLF_FIFO_blk[1] | proc_87_input_sync_blk[1] | proc_87_output_sync_blk[1]);
    assign proc_87_data_FIFO_blk[2] = 1'b0;
    assign proc_87_data_PIPO_blk[2] = 1'b0;
    assign proc_87_start_FIFO_blk[2] = 1'b0;
    assign proc_87_TLF_FIFO_blk[2] = 1'b0;
    assign proc_87_input_sync_blk[2] = 1'b0;
    assign proc_87_output_sync_blk[2] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[2] = dl_detect_out ? proc_dep_vld_vec_87_reg[2] : (proc_87_data_FIFO_blk[2] | proc_87_data_PIPO_blk[2] | proc_87_start_FIFO_blk[2] | proc_87_TLF_FIFO_blk[2] | proc_87_input_sync_blk[2] | proc_87_output_sync_blk[2]);
    assign proc_87_data_FIFO_blk[3] = 1'b0;
    assign proc_87_data_PIPO_blk[3] = 1'b0;
    assign proc_87_start_FIFO_blk[3] = 1'b0;
    assign proc_87_TLF_FIFO_blk[3] = 1'b0;
    assign proc_87_input_sync_blk[3] = 1'b0;
    assign proc_87_output_sync_blk[3] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[3] = dl_detect_out ? proc_dep_vld_vec_87_reg[3] : (proc_87_data_FIFO_blk[3] | proc_87_data_PIPO_blk[3] | proc_87_start_FIFO_blk[3] | proc_87_TLF_FIFO_blk[3] | proc_87_input_sync_blk[3] | proc_87_output_sync_blk[3]);
    assign proc_87_data_FIFO_blk[4] = 1'b0;
    assign proc_87_data_PIPO_blk[4] = 1'b0;
    assign proc_87_start_FIFO_blk[4] = 1'b0;
    assign proc_87_TLF_FIFO_blk[4] = 1'b0;
    assign proc_87_input_sync_blk[4] = 1'b0;
    assign proc_87_output_sync_blk[4] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[4] = dl_detect_out ? proc_dep_vld_vec_87_reg[4] : (proc_87_data_FIFO_blk[4] | proc_87_data_PIPO_blk[4] | proc_87_start_FIFO_blk[4] | proc_87_TLF_FIFO_blk[4] | proc_87_input_sync_blk[4] | proc_87_output_sync_blk[4]);
    assign proc_87_data_FIFO_blk[5] = 1'b0;
    assign proc_87_data_PIPO_blk[5] = 1'b0;
    assign proc_87_start_FIFO_blk[5] = 1'b0;
    assign proc_87_TLF_FIFO_blk[5] = 1'b0;
    assign proc_87_input_sync_blk[5] = 1'b0;
    assign proc_87_output_sync_blk[5] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[5] = dl_detect_out ? proc_dep_vld_vec_87_reg[5] : (proc_87_data_FIFO_blk[5] | proc_87_data_PIPO_blk[5] | proc_87_start_FIFO_blk[5] | proc_87_TLF_FIFO_blk[5] | proc_87_input_sync_blk[5] | proc_87_output_sync_blk[5]);
    assign proc_87_data_FIFO_blk[6] = 1'b0;
    assign proc_87_data_PIPO_blk[6] = 1'b0;
    assign proc_87_start_FIFO_blk[6] = 1'b0;
    assign proc_87_TLF_FIFO_blk[6] = 1'b0;
    assign proc_87_input_sync_blk[6] = 1'b0;
    assign proc_87_output_sync_blk[6] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[6] = dl_detect_out ? proc_dep_vld_vec_87_reg[6] : (proc_87_data_FIFO_blk[6] | proc_87_data_PIPO_blk[6] | proc_87_start_FIFO_blk[6] | proc_87_TLF_FIFO_blk[6] | proc_87_input_sync_blk[6] | proc_87_output_sync_blk[6]);
    assign proc_87_data_FIFO_blk[7] = 1'b0;
    assign proc_87_data_PIPO_blk[7] = 1'b0;
    assign proc_87_start_FIFO_blk[7] = 1'b0;
    assign proc_87_TLF_FIFO_blk[7] = 1'b0;
    assign proc_87_input_sync_blk[7] = 1'b0;
    assign proc_87_output_sync_blk[7] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[7] = dl_detect_out ? proc_dep_vld_vec_87_reg[7] : (proc_87_data_FIFO_blk[7] | proc_87_data_PIPO_blk[7] | proc_87_start_FIFO_blk[7] | proc_87_TLF_FIFO_blk[7] | proc_87_input_sync_blk[7] | proc_87_output_sync_blk[7]);
    assign proc_87_data_FIFO_blk[8] = 1'b0;
    assign proc_87_data_PIPO_blk[8] = 1'b0;
    assign proc_87_start_FIFO_blk[8] = 1'b0;
    assign proc_87_TLF_FIFO_blk[8] = 1'b0;
    assign proc_87_input_sync_blk[8] = 1'b0;
    assign proc_87_output_sync_blk[8] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[8] = dl_detect_out ? proc_dep_vld_vec_87_reg[8] : (proc_87_data_FIFO_blk[8] | proc_87_data_PIPO_blk[8] | proc_87_start_FIFO_blk[8] | proc_87_TLF_FIFO_blk[8] | proc_87_input_sync_blk[8] | proc_87_output_sync_blk[8]);
    assign proc_87_data_FIFO_blk[9] = 1'b0;
    assign proc_87_data_PIPO_blk[9] = 1'b0;
    assign proc_87_start_FIFO_blk[9] = 1'b0;
    assign proc_87_TLF_FIFO_blk[9] = 1'b0;
    assign proc_87_input_sync_blk[9] = 1'b0;
    assign proc_87_output_sync_blk[9] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[9] = dl_detect_out ? proc_dep_vld_vec_87_reg[9] : (proc_87_data_FIFO_blk[9] | proc_87_data_PIPO_blk[9] | proc_87_start_FIFO_blk[9] | proc_87_TLF_FIFO_blk[9] | proc_87_input_sync_blk[9] | proc_87_output_sync_blk[9]);
    assign proc_87_data_FIFO_blk[10] = 1'b0;
    assign proc_87_data_PIPO_blk[10] = 1'b0;
    assign proc_87_start_FIFO_blk[10] = 1'b0;
    assign proc_87_TLF_FIFO_blk[10] = 1'b0;
    assign proc_87_input_sync_blk[10] = 1'b0;
    assign proc_87_output_sync_blk[10] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[10] = dl_detect_out ? proc_dep_vld_vec_87_reg[10] : (proc_87_data_FIFO_blk[10] | proc_87_data_PIPO_blk[10] | proc_87_start_FIFO_blk[10] | proc_87_TLF_FIFO_blk[10] | proc_87_input_sync_blk[10] | proc_87_output_sync_blk[10]);
    assign proc_87_data_FIFO_blk[11] = 1'b0;
    assign proc_87_data_PIPO_blk[11] = 1'b0;
    assign proc_87_start_FIFO_blk[11] = 1'b0;
    assign proc_87_TLF_FIFO_blk[11] = 1'b0;
    assign proc_87_input_sync_blk[11] = 1'b0;
    assign proc_87_output_sync_blk[11] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[11] = dl_detect_out ? proc_dep_vld_vec_87_reg[11] : (proc_87_data_FIFO_blk[11] | proc_87_data_PIPO_blk[11] | proc_87_start_FIFO_blk[11] | proc_87_TLF_FIFO_blk[11] | proc_87_input_sync_blk[11] | proc_87_output_sync_blk[11]);
    assign proc_87_data_FIFO_blk[12] = 1'b0;
    assign proc_87_data_PIPO_blk[12] = 1'b0;
    assign proc_87_start_FIFO_blk[12] = 1'b0;
    assign proc_87_TLF_FIFO_blk[12] = 1'b0;
    assign proc_87_input_sync_blk[12] = 1'b0;
    assign proc_87_output_sync_blk[12] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[12] = dl_detect_out ? proc_dep_vld_vec_87_reg[12] : (proc_87_data_FIFO_blk[12] | proc_87_data_PIPO_blk[12] | proc_87_start_FIFO_blk[12] | proc_87_TLF_FIFO_blk[12] | proc_87_input_sync_blk[12] | proc_87_output_sync_blk[12]);
    assign proc_87_data_FIFO_blk[13] = 1'b0;
    assign proc_87_data_PIPO_blk[13] = 1'b0;
    assign proc_87_start_FIFO_blk[13] = 1'b0;
    assign proc_87_TLF_FIFO_blk[13] = 1'b0;
    assign proc_87_input_sync_blk[13] = 1'b0;
    assign proc_87_output_sync_blk[13] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[13] = dl_detect_out ? proc_dep_vld_vec_87_reg[13] : (proc_87_data_FIFO_blk[13] | proc_87_data_PIPO_blk[13] | proc_87_start_FIFO_blk[13] | proc_87_TLF_FIFO_blk[13] | proc_87_input_sync_blk[13] | proc_87_output_sync_blk[13]);
    assign proc_87_data_FIFO_blk[14] = 1'b0;
    assign proc_87_data_PIPO_blk[14] = 1'b0;
    assign proc_87_start_FIFO_blk[14] = 1'b0;
    assign proc_87_TLF_FIFO_blk[14] = 1'b0;
    assign proc_87_input_sync_blk[14] = 1'b0;
    assign proc_87_output_sync_blk[14] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[14] = dl_detect_out ? proc_dep_vld_vec_87_reg[14] : (proc_87_data_FIFO_blk[14] | proc_87_data_PIPO_blk[14] | proc_87_start_FIFO_blk[14] | proc_87_TLF_FIFO_blk[14] | proc_87_input_sync_blk[14] | proc_87_output_sync_blk[14]);
    assign proc_87_data_FIFO_blk[15] = 1'b0;
    assign proc_87_data_PIPO_blk[15] = 1'b0;
    assign proc_87_start_FIFO_blk[15] = 1'b0;
    assign proc_87_TLF_FIFO_blk[15] = 1'b0;
    assign proc_87_input_sync_blk[15] = 1'b0;
    assign proc_87_output_sync_blk[15] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[15] = dl_detect_out ? proc_dep_vld_vec_87_reg[15] : (proc_87_data_FIFO_blk[15] | proc_87_data_PIPO_blk[15] | proc_87_start_FIFO_blk[15] | proc_87_TLF_FIFO_blk[15] | proc_87_input_sync_blk[15] | proc_87_output_sync_blk[15]);
    assign proc_87_data_FIFO_blk[16] = 1'b0;
    assign proc_87_data_PIPO_blk[16] = 1'b0;
    assign proc_87_start_FIFO_blk[16] = 1'b0;
    assign proc_87_TLF_FIFO_blk[16] = 1'b0;
    assign proc_87_input_sync_blk[16] = 1'b0;
    assign proc_87_output_sync_blk[16] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[16] = dl_detect_out ? proc_dep_vld_vec_87_reg[16] : (proc_87_data_FIFO_blk[16] | proc_87_data_PIPO_blk[16] | proc_87_start_FIFO_blk[16] | proc_87_TLF_FIFO_blk[16] | proc_87_input_sync_blk[16] | proc_87_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_87_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_87_reg <= proc_dep_vld_vec_87;
        end
    end
    assign in_chan_dep_vld_vec_87[0] = dep_chan_vld_37_87;
    assign in_chan_dep_data_vec_87[351 : 0] = dep_chan_data_37_87;
    assign token_in_vec_87[0] = token_37_87;
    assign in_chan_dep_vld_vec_87[1] = dep_chan_vld_86_87;
    assign in_chan_dep_data_vec_87[703 : 352] = dep_chan_data_86_87;
    assign token_in_vec_87[1] = token_86_87;
    assign in_chan_dep_vld_vec_87[2] = dep_chan_vld_88_87;
    assign in_chan_dep_data_vec_87[1055 : 704] = dep_chan_data_88_87;
    assign token_in_vec_87[2] = token_88_87;
    assign in_chan_dep_vld_vec_87[3] = dep_chan_vld_89_87;
    assign in_chan_dep_data_vec_87[1407 : 1056] = dep_chan_data_89_87;
    assign token_in_vec_87[3] = token_89_87;
    assign in_chan_dep_vld_vec_87[4] = dep_chan_vld_90_87;
    assign in_chan_dep_data_vec_87[1759 : 1408] = dep_chan_data_90_87;
    assign token_in_vec_87[4] = token_90_87;
    assign in_chan_dep_vld_vec_87[5] = dep_chan_vld_91_87;
    assign in_chan_dep_data_vec_87[2111 : 1760] = dep_chan_data_91_87;
    assign token_in_vec_87[5] = token_91_87;
    assign in_chan_dep_vld_vec_87[6] = dep_chan_vld_92_87;
    assign in_chan_dep_data_vec_87[2463 : 2112] = dep_chan_data_92_87;
    assign token_in_vec_87[6] = token_92_87;
    assign in_chan_dep_vld_vec_87[7] = dep_chan_vld_93_87;
    assign in_chan_dep_data_vec_87[2815 : 2464] = dep_chan_data_93_87;
    assign token_in_vec_87[7] = token_93_87;
    assign in_chan_dep_vld_vec_87[8] = dep_chan_vld_94_87;
    assign in_chan_dep_data_vec_87[3167 : 2816] = dep_chan_data_94_87;
    assign token_in_vec_87[8] = token_94_87;
    assign in_chan_dep_vld_vec_87[9] = dep_chan_vld_95_87;
    assign in_chan_dep_data_vec_87[3519 : 3168] = dep_chan_data_95_87;
    assign token_in_vec_87[9] = token_95_87;
    assign in_chan_dep_vld_vec_87[10] = dep_chan_vld_96_87;
    assign in_chan_dep_data_vec_87[3871 : 3520] = dep_chan_data_96_87;
    assign token_in_vec_87[10] = token_96_87;
    assign in_chan_dep_vld_vec_87[11] = dep_chan_vld_97_87;
    assign in_chan_dep_data_vec_87[4223 : 3872] = dep_chan_data_97_87;
    assign token_in_vec_87[11] = token_97_87;
    assign in_chan_dep_vld_vec_87[12] = dep_chan_vld_98_87;
    assign in_chan_dep_data_vec_87[4575 : 4224] = dep_chan_data_98_87;
    assign token_in_vec_87[12] = token_98_87;
    assign in_chan_dep_vld_vec_87[13] = dep_chan_vld_99_87;
    assign in_chan_dep_data_vec_87[4927 : 4576] = dep_chan_data_99_87;
    assign token_in_vec_87[13] = token_99_87;
    assign in_chan_dep_vld_vec_87[14] = dep_chan_vld_100_87;
    assign in_chan_dep_data_vec_87[5279 : 4928] = dep_chan_data_100_87;
    assign token_in_vec_87[14] = token_100_87;
    assign in_chan_dep_vld_vec_87[15] = dep_chan_vld_101_87;
    assign in_chan_dep_data_vec_87[5631 : 5280] = dep_chan_data_101_87;
    assign token_in_vec_87[15] = token_101_87;
    assign in_chan_dep_vld_vec_87[16] = dep_chan_vld_175_87;
    assign in_chan_dep_data_vec_87[5983 : 5632] = dep_chan_data_175_87;
    assign token_in_vec_87[16] = token_175_87;
    assign dep_chan_vld_87_37 = out_chan_dep_vld_vec_87[0];
    assign dep_chan_data_87_37 = out_chan_dep_data_87;
    assign token_87_37 = token_out_vec_87[0];
    assign dep_chan_vld_87_86 = out_chan_dep_vld_vec_87[1];
    assign dep_chan_data_87_86 = out_chan_dep_data_87;
    assign token_87_86 = token_out_vec_87[1];
    assign dep_chan_vld_87_88 = out_chan_dep_vld_vec_87[2];
    assign dep_chan_data_87_88 = out_chan_dep_data_87;
    assign token_87_88 = token_out_vec_87[2];
    assign dep_chan_vld_87_89 = out_chan_dep_vld_vec_87[3];
    assign dep_chan_data_87_89 = out_chan_dep_data_87;
    assign token_87_89 = token_out_vec_87[3];
    assign dep_chan_vld_87_90 = out_chan_dep_vld_vec_87[4];
    assign dep_chan_data_87_90 = out_chan_dep_data_87;
    assign token_87_90 = token_out_vec_87[4];
    assign dep_chan_vld_87_91 = out_chan_dep_vld_vec_87[5];
    assign dep_chan_data_87_91 = out_chan_dep_data_87;
    assign token_87_91 = token_out_vec_87[5];
    assign dep_chan_vld_87_92 = out_chan_dep_vld_vec_87[6];
    assign dep_chan_data_87_92 = out_chan_dep_data_87;
    assign token_87_92 = token_out_vec_87[6];
    assign dep_chan_vld_87_93 = out_chan_dep_vld_vec_87[7];
    assign dep_chan_data_87_93 = out_chan_dep_data_87;
    assign token_87_93 = token_out_vec_87[7];
    assign dep_chan_vld_87_94 = out_chan_dep_vld_vec_87[8];
    assign dep_chan_data_87_94 = out_chan_dep_data_87;
    assign token_87_94 = token_out_vec_87[8];
    assign dep_chan_vld_87_95 = out_chan_dep_vld_vec_87[9];
    assign dep_chan_data_87_95 = out_chan_dep_data_87;
    assign token_87_95 = token_out_vec_87[9];
    assign dep_chan_vld_87_96 = out_chan_dep_vld_vec_87[10];
    assign dep_chan_data_87_96 = out_chan_dep_data_87;
    assign token_87_96 = token_out_vec_87[10];
    assign dep_chan_vld_87_97 = out_chan_dep_vld_vec_87[11];
    assign dep_chan_data_87_97 = out_chan_dep_data_87;
    assign token_87_97 = token_out_vec_87[11];
    assign dep_chan_vld_87_98 = out_chan_dep_vld_vec_87[12];
    assign dep_chan_data_87_98 = out_chan_dep_data_87;
    assign token_87_98 = token_out_vec_87[12];
    assign dep_chan_vld_87_99 = out_chan_dep_vld_vec_87[13];
    assign dep_chan_data_87_99 = out_chan_dep_data_87;
    assign token_87_99 = token_out_vec_87[13];
    assign dep_chan_vld_87_100 = out_chan_dep_vld_vec_87[14];
    assign dep_chan_data_87_100 = out_chan_dep_data_87;
    assign token_87_100 = token_out_vec_87[14];
    assign dep_chan_vld_87_101 = out_chan_dep_vld_vec_87[15];
    assign dep_chan_data_87_101 = out_chan_dep_data_87;
    assign token_87_101 = token_out_vec_87[15];
    assign dep_chan_vld_87_175 = out_chan_dep_vld_vec_87[16];
    assign dep_chan_data_87_175 = out_chan_dep_data_87;
    assign token_87_175 = token_out_vec_87[16];

    // Process: grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 88, 17, 17) top_hls_deadlock_detect_unit_88 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_88),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_88),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_88),
        .token_in_vec(token_in_vec_88),
        .dl_detect_in(dl_detect_out),
        .origin(origin[88]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_88),
        .out_chan_dep_data(out_chan_dep_data_88),
        .token_out_vec(token_out_vec_88),
        .dl_detect_out(dl_in_vec[88]));

    assign proc_88_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.fifo_A_PE_2_8_x046_blk_n);
    assign proc_88_data_PIPO_blk[0] = 1'b0;
    assign proc_88_start_FIFO_blk[0] = 1'b0;
    assign proc_88_TLF_FIFO_blk[0] = 1'b0;
    assign proc_88_input_sync_blk[0] = 1'b0;
    assign proc_88_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_88[0] = dl_detect_out ? proc_dep_vld_vec_88_reg[0] : (proc_88_data_FIFO_blk[0] | proc_88_data_PIPO_blk[0] | proc_88_start_FIFO_blk[0] | proc_88_TLF_FIFO_blk[0] | proc_88_input_sync_blk[0] | proc_88_output_sync_blk[0]);
    assign proc_88_data_FIFO_blk[1] = 1'b0;
    assign proc_88_data_PIPO_blk[1] = 1'b0;
    assign proc_88_start_FIFO_blk[1] = 1'b0;
    assign proc_88_TLF_FIFO_blk[1] = 1'b0;
    assign proc_88_input_sync_blk[1] = 1'b0;
    assign proc_88_output_sync_blk[1] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[1] = dl_detect_out ? proc_dep_vld_vec_88_reg[1] : (proc_88_data_FIFO_blk[1] | proc_88_data_PIPO_blk[1] | proc_88_start_FIFO_blk[1] | proc_88_TLF_FIFO_blk[1] | proc_88_input_sync_blk[1] | proc_88_output_sync_blk[1]);
    assign proc_88_data_FIFO_blk[2] = 1'b0;
    assign proc_88_data_PIPO_blk[2] = 1'b0;
    assign proc_88_start_FIFO_blk[2] = 1'b0;
    assign proc_88_TLF_FIFO_blk[2] = 1'b0;
    assign proc_88_input_sync_blk[2] = 1'b0;
    assign proc_88_output_sync_blk[2] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[2] = dl_detect_out ? proc_dep_vld_vec_88_reg[2] : (proc_88_data_FIFO_blk[2] | proc_88_data_PIPO_blk[2] | proc_88_start_FIFO_blk[2] | proc_88_TLF_FIFO_blk[2] | proc_88_input_sync_blk[2] | proc_88_output_sync_blk[2]);
    assign proc_88_data_FIFO_blk[3] = 1'b0;
    assign proc_88_data_PIPO_blk[3] = 1'b0;
    assign proc_88_start_FIFO_blk[3] = 1'b0;
    assign proc_88_TLF_FIFO_blk[3] = 1'b0;
    assign proc_88_input_sync_blk[3] = 1'b0;
    assign proc_88_output_sync_blk[3] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[3] = dl_detect_out ? proc_dep_vld_vec_88_reg[3] : (proc_88_data_FIFO_blk[3] | proc_88_data_PIPO_blk[3] | proc_88_start_FIFO_blk[3] | proc_88_TLF_FIFO_blk[3] | proc_88_input_sync_blk[3] | proc_88_output_sync_blk[3]);
    assign proc_88_data_FIFO_blk[4] = 1'b0;
    assign proc_88_data_PIPO_blk[4] = 1'b0;
    assign proc_88_start_FIFO_blk[4] = 1'b0;
    assign proc_88_TLF_FIFO_blk[4] = 1'b0;
    assign proc_88_input_sync_blk[4] = 1'b0;
    assign proc_88_output_sync_blk[4] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[4] = dl_detect_out ? proc_dep_vld_vec_88_reg[4] : (proc_88_data_FIFO_blk[4] | proc_88_data_PIPO_blk[4] | proc_88_start_FIFO_blk[4] | proc_88_TLF_FIFO_blk[4] | proc_88_input_sync_blk[4] | proc_88_output_sync_blk[4]);
    assign proc_88_data_FIFO_blk[5] = 1'b0;
    assign proc_88_data_PIPO_blk[5] = 1'b0;
    assign proc_88_start_FIFO_blk[5] = 1'b0;
    assign proc_88_TLF_FIFO_blk[5] = 1'b0;
    assign proc_88_input_sync_blk[5] = 1'b0;
    assign proc_88_output_sync_blk[5] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[5] = dl_detect_out ? proc_dep_vld_vec_88_reg[5] : (proc_88_data_FIFO_blk[5] | proc_88_data_PIPO_blk[5] | proc_88_start_FIFO_blk[5] | proc_88_TLF_FIFO_blk[5] | proc_88_input_sync_blk[5] | proc_88_output_sync_blk[5]);
    assign proc_88_data_FIFO_blk[6] = 1'b0;
    assign proc_88_data_PIPO_blk[6] = 1'b0;
    assign proc_88_start_FIFO_blk[6] = 1'b0;
    assign proc_88_TLF_FIFO_blk[6] = 1'b0;
    assign proc_88_input_sync_blk[6] = 1'b0;
    assign proc_88_output_sync_blk[6] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[6] = dl_detect_out ? proc_dep_vld_vec_88_reg[6] : (proc_88_data_FIFO_blk[6] | proc_88_data_PIPO_blk[6] | proc_88_start_FIFO_blk[6] | proc_88_TLF_FIFO_blk[6] | proc_88_input_sync_blk[6] | proc_88_output_sync_blk[6]);
    assign proc_88_data_FIFO_blk[7] = 1'b0;
    assign proc_88_data_PIPO_blk[7] = 1'b0;
    assign proc_88_start_FIFO_blk[7] = 1'b0;
    assign proc_88_TLF_FIFO_blk[7] = 1'b0;
    assign proc_88_input_sync_blk[7] = 1'b0;
    assign proc_88_output_sync_blk[7] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[7] = dl_detect_out ? proc_dep_vld_vec_88_reg[7] : (proc_88_data_FIFO_blk[7] | proc_88_data_PIPO_blk[7] | proc_88_start_FIFO_blk[7] | proc_88_TLF_FIFO_blk[7] | proc_88_input_sync_blk[7] | proc_88_output_sync_blk[7]);
    assign proc_88_data_FIFO_blk[8] = 1'b0;
    assign proc_88_data_PIPO_blk[8] = 1'b0;
    assign proc_88_start_FIFO_blk[8] = 1'b0;
    assign proc_88_TLF_FIFO_blk[8] = 1'b0;
    assign proc_88_input_sync_blk[8] = 1'b0;
    assign proc_88_output_sync_blk[8] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[8] = dl_detect_out ? proc_dep_vld_vec_88_reg[8] : (proc_88_data_FIFO_blk[8] | proc_88_data_PIPO_blk[8] | proc_88_start_FIFO_blk[8] | proc_88_TLF_FIFO_blk[8] | proc_88_input_sync_blk[8] | proc_88_output_sync_blk[8]);
    assign proc_88_data_FIFO_blk[9] = 1'b0;
    assign proc_88_data_PIPO_blk[9] = 1'b0;
    assign proc_88_start_FIFO_blk[9] = 1'b0;
    assign proc_88_TLF_FIFO_blk[9] = 1'b0;
    assign proc_88_input_sync_blk[9] = 1'b0;
    assign proc_88_output_sync_blk[9] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[9] = dl_detect_out ? proc_dep_vld_vec_88_reg[9] : (proc_88_data_FIFO_blk[9] | proc_88_data_PIPO_blk[9] | proc_88_start_FIFO_blk[9] | proc_88_TLF_FIFO_blk[9] | proc_88_input_sync_blk[9] | proc_88_output_sync_blk[9]);
    assign proc_88_data_FIFO_blk[10] = 1'b0;
    assign proc_88_data_PIPO_blk[10] = 1'b0;
    assign proc_88_start_FIFO_blk[10] = 1'b0;
    assign proc_88_TLF_FIFO_blk[10] = 1'b0;
    assign proc_88_input_sync_blk[10] = 1'b0;
    assign proc_88_output_sync_blk[10] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[10] = dl_detect_out ? proc_dep_vld_vec_88_reg[10] : (proc_88_data_FIFO_blk[10] | proc_88_data_PIPO_blk[10] | proc_88_start_FIFO_blk[10] | proc_88_TLF_FIFO_blk[10] | proc_88_input_sync_blk[10] | proc_88_output_sync_blk[10]);
    assign proc_88_data_FIFO_blk[11] = 1'b0;
    assign proc_88_data_PIPO_blk[11] = 1'b0;
    assign proc_88_start_FIFO_blk[11] = 1'b0;
    assign proc_88_TLF_FIFO_blk[11] = 1'b0;
    assign proc_88_input_sync_blk[11] = 1'b0;
    assign proc_88_output_sync_blk[11] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[11] = dl_detect_out ? proc_dep_vld_vec_88_reg[11] : (proc_88_data_FIFO_blk[11] | proc_88_data_PIPO_blk[11] | proc_88_start_FIFO_blk[11] | proc_88_TLF_FIFO_blk[11] | proc_88_input_sync_blk[11] | proc_88_output_sync_blk[11]);
    assign proc_88_data_FIFO_blk[12] = 1'b0;
    assign proc_88_data_PIPO_blk[12] = 1'b0;
    assign proc_88_start_FIFO_blk[12] = 1'b0;
    assign proc_88_TLF_FIFO_blk[12] = 1'b0;
    assign proc_88_input_sync_blk[12] = 1'b0;
    assign proc_88_output_sync_blk[12] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[12] = dl_detect_out ? proc_dep_vld_vec_88_reg[12] : (proc_88_data_FIFO_blk[12] | proc_88_data_PIPO_blk[12] | proc_88_start_FIFO_blk[12] | proc_88_TLF_FIFO_blk[12] | proc_88_input_sync_blk[12] | proc_88_output_sync_blk[12]);
    assign proc_88_data_FIFO_blk[13] = 1'b0;
    assign proc_88_data_PIPO_blk[13] = 1'b0;
    assign proc_88_start_FIFO_blk[13] = 1'b0;
    assign proc_88_TLF_FIFO_blk[13] = 1'b0;
    assign proc_88_input_sync_blk[13] = 1'b0;
    assign proc_88_output_sync_blk[13] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[13] = dl_detect_out ? proc_dep_vld_vec_88_reg[13] : (proc_88_data_FIFO_blk[13] | proc_88_data_PIPO_blk[13] | proc_88_start_FIFO_blk[13] | proc_88_TLF_FIFO_blk[13] | proc_88_input_sync_blk[13] | proc_88_output_sync_blk[13]);
    assign proc_88_data_FIFO_blk[14] = 1'b0;
    assign proc_88_data_PIPO_blk[14] = 1'b0;
    assign proc_88_start_FIFO_blk[14] = 1'b0;
    assign proc_88_TLF_FIFO_blk[14] = 1'b0;
    assign proc_88_input_sync_blk[14] = 1'b0;
    assign proc_88_output_sync_blk[14] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[14] = dl_detect_out ? proc_dep_vld_vec_88_reg[14] : (proc_88_data_FIFO_blk[14] | proc_88_data_PIPO_blk[14] | proc_88_start_FIFO_blk[14] | proc_88_TLF_FIFO_blk[14] | proc_88_input_sync_blk[14] | proc_88_output_sync_blk[14]);
    assign proc_88_data_FIFO_blk[15] = 1'b0;
    assign proc_88_data_PIPO_blk[15] = 1'b0;
    assign proc_88_start_FIFO_blk[15] = 1'b0;
    assign proc_88_TLF_FIFO_blk[15] = 1'b0;
    assign proc_88_input_sync_blk[15] = 1'b0;
    assign proc_88_output_sync_blk[15] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[15] = dl_detect_out ? proc_dep_vld_vec_88_reg[15] : (proc_88_data_FIFO_blk[15] | proc_88_data_PIPO_blk[15] | proc_88_start_FIFO_blk[15] | proc_88_TLF_FIFO_blk[15] | proc_88_input_sync_blk[15] | proc_88_output_sync_blk[15]);
    assign proc_88_data_FIFO_blk[16] = 1'b0;
    assign proc_88_data_PIPO_blk[16] = 1'b0;
    assign proc_88_start_FIFO_blk[16] = 1'b0;
    assign proc_88_TLF_FIFO_blk[16] = 1'b0;
    assign proc_88_input_sync_blk[16] = 1'b0;
    assign proc_88_output_sync_blk[16] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[16] = dl_detect_out ? proc_dep_vld_vec_88_reg[16] : (proc_88_data_FIFO_blk[16] | proc_88_data_PIPO_blk[16] | proc_88_start_FIFO_blk[16] | proc_88_TLF_FIFO_blk[16] | proc_88_input_sync_blk[16] | proc_88_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_88_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_88_reg <= proc_dep_vld_vec_88;
        end
    end
    assign in_chan_dep_vld_vec_88[0] = dep_chan_vld_45_88;
    assign in_chan_dep_data_vec_88[351 : 0] = dep_chan_data_45_88;
    assign token_in_vec_88[0] = token_45_88;
    assign in_chan_dep_vld_vec_88[1] = dep_chan_vld_86_88;
    assign in_chan_dep_data_vec_88[703 : 352] = dep_chan_data_86_88;
    assign token_in_vec_88[1] = token_86_88;
    assign in_chan_dep_vld_vec_88[2] = dep_chan_vld_87_88;
    assign in_chan_dep_data_vec_88[1055 : 704] = dep_chan_data_87_88;
    assign token_in_vec_88[2] = token_87_88;
    assign in_chan_dep_vld_vec_88[3] = dep_chan_vld_89_88;
    assign in_chan_dep_data_vec_88[1407 : 1056] = dep_chan_data_89_88;
    assign token_in_vec_88[3] = token_89_88;
    assign in_chan_dep_vld_vec_88[4] = dep_chan_vld_90_88;
    assign in_chan_dep_data_vec_88[1759 : 1408] = dep_chan_data_90_88;
    assign token_in_vec_88[4] = token_90_88;
    assign in_chan_dep_vld_vec_88[5] = dep_chan_vld_91_88;
    assign in_chan_dep_data_vec_88[2111 : 1760] = dep_chan_data_91_88;
    assign token_in_vec_88[5] = token_91_88;
    assign in_chan_dep_vld_vec_88[6] = dep_chan_vld_92_88;
    assign in_chan_dep_data_vec_88[2463 : 2112] = dep_chan_data_92_88;
    assign token_in_vec_88[6] = token_92_88;
    assign in_chan_dep_vld_vec_88[7] = dep_chan_vld_93_88;
    assign in_chan_dep_data_vec_88[2815 : 2464] = dep_chan_data_93_88;
    assign token_in_vec_88[7] = token_93_88;
    assign in_chan_dep_vld_vec_88[8] = dep_chan_vld_94_88;
    assign in_chan_dep_data_vec_88[3167 : 2816] = dep_chan_data_94_88;
    assign token_in_vec_88[8] = token_94_88;
    assign in_chan_dep_vld_vec_88[9] = dep_chan_vld_95_88;
    assign in_chan_dep_data_vec_88[3519 : 3168] = dep_chan_data_95_88;
    assign token_in_vec_88[9] = token_95_88;
    assign in_chan_dep_vld_vec_88[10] = dep_chan_vld_96_88;
    assign in_chan_dep_data_vec_88[3871 : 3520] = dep_chan_data_96_88;
    assign token_in_vec_88[10] = token_96_88;
    assign in_chan_dep_vld_vec_88[11] = dep_chan_vld_97_88;
    assign in_chan_dep_data_vec_88[4223 : 3872] = dep_chan_data_97_88;
    assign token_in_vec_88[11] = token_97_88;
    assign in_chan_dep_vld_vec_88[12] = dep_chan_vld_98_88;
    assign in_chan_dep_data_vec_88[4575 : 4224] = dep_chan_data_98_88;
    assign token_in_vec_88[12] = token_98_88;
    assign in_chan_dep_vld_vec_88[13] = dep_chan_vld_99_88;
    assign in_chan_dep_data_vec_88[4927 : 4576] = dep_chan_data_99_88;
    assign token_in_vec_88[13] = token_99_88;
    assign in_chan_dep_vld_vec_88[14] = dep_chan_vld_100_88;
    assign in_chan_dep_data_vec_88[5279 : 4928] = dep_chan_data_100_88;
    assign token_in_vec_88[14] = token_100_88;
    assign in_chan_dep_vld_vec_88[15] = dep_chan_vld_101_88;
    assign in_chan_dep_data_vec_88[5631 : 5280] = dep_chan_data_101_88;
    assign token_in_vec_88[15] = token_101_88;
    assign in_chan_dep_vld_vec_88[16] = dep_chan_vld_175_88;
    assign in_chan_dep_data_vec_88[5983 : 5632] = dep_chan_data_175_88;
    assign token_in_vec_88[16] = token_175_88;
    assign dep_chan_vld_88_45 = out_chan_dep_vld_vec_88[0];
    assign dep_chan_data_88_45 = out_chan_dep_data_88;
    assign token_88_45 = token_out_vec_88[0];
    assign dep_chan_vld_88_86 = out_chan_dep_vld_vec_88[1];
    assign dep_chan_data_88_86 = out_chan_dep_data_88;
    assign token_88_86 = token_out_vec_88[1];
    assign dep_chan_vld_88_87 = out_chan_dep_vld_vec_88[2];
    assign dep_chan_data_88_87 = out_chan_dep_data_88;
    assign token_88_87 = token_out_vec_88[2];
    assign dep_chan_vld_88_89 = out_chan_dep_vld_vec_88[3];
    assign dep_chan_data_88_89 = out_chan_dep_data_88;
    assign token_88_89 = token_out_vec_88[3];
    assign dep_chan_vld_88_90 = out_chan_dep_vld_vec_88[4];
    assign dep_chan_data_88_90 = out_chan_dep_data_88;
    assign token_88_90 = token_out_vec_88[4];
    assign dep_chan_vld_88_91 = out_chan_dep_vld_vec_88[5];
    assign dep_chan_data_88_91 = out_chan_dep_data_88;
    assign token_88_91 = token_out_vec_88[5];
    assign dep_chan_vld_88_92 = out_chan_dep_vld_vec_88[6];
    assign dep_chan_data_88_92 = out_chan_dep_data_88;
    assign token_88_92 = token_out_vec_88[6];
    assign dep_chan_vld_88_93 = out_chan_dep_vld_vec_88[7];
    assign dep_chan_data_88_93 = out_chan_dep_data_88;
    assign token_88_93 = token_out_vec_88[7];
    assign dep_chan_vld_88_94 = out_chan_dep_vld_vec_88[8];
    assign dep_chan_data_88_94 = out_chan_dep_data_88;
    assign token_88_94 = token_out_vec_88[8];
    assign dep_chan_vld_88_95 = out_chan_dep_vld_vec_88[9];
    assign dep_chan_data_88_95 = out_chan_dep_data_88;
    assign token_88_95 = token_out_vec_88[9];
    assign dep_chan_vld_88_96 = out_chan_dep_vld_vec_88[10];
    assign dep_chan_data_88_96 = out_chan_dep_data_88;
    assign token_88_96 = token_out_vec_88[10];
    assign dep_chan_vld_88_97 = out_chan_dep_vld_vec_88[11];
    assign dep_chan_data_88_97 = out_chan_dep_data_88;
    assign token_88_97 = token_out_vec_88[11];
    assign dep_chan_vld_88_98 = out_chan_dep_vld_vec_88[12];
    assign dep_chan_data_88_98 = out_chan_dep_data_88;
    assign token_88_98 = token_out_vec_88[12];
    assign dep_chan_vld_88_99 = out_chan_dep_vld_vec_88[13];
    assign dep_chan_data_88_99 = out_chan_dep_data_88;
    assign token_88_99 = token_out_vec_88[13];
    assign dep_chan_vld_88_100 = out_chan_dep_vld_vec_88[14];
    assign dep_chan_data_88_100 = out_chan_dep_data_88;
    assign token_88_100 = token_out_vec_88[14];
    assign dep_chan_vld_88_101 = out_chan_dep_vld_vec_88[15];
    assign dep_chan_data_88_101 = out_chan_dep_data_88;
    assign token_88_101 = token_out_vec_88[15];
    assign dep_chan_vld_88_175 = out_chan_dep_vld_vec_88[16];
    assign dep_chan_data_88_175 = out_chan_dep_data_88;
    assign token_88_175 = token_out_vec_88[16];

    // Process: grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 89, 17, 17) top_hls_deadlock_detect_unit_89 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_89),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_89),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_89),
        .token_in_vec(token_in_vec_89),
        .dl_detect_in(dl_detect_out),
        .origin(origin[89]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_89),
        .out_chan_dep_data(out_chan_dep_data_89),
        .token_out_vec(token_out_vec_89),
        .dl_detect_out(dl_in_vec[89]));

    assign proc_89_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.fifo_A_PE_3_8_x055_blk_n);
    assign proc_89_data_PIPO_blk[0] = 1'b0;
    assign proc_89_start_FIFO_blk[0] = 1'b0;
    assign proc_89_TLF_FIFO_blk[0] = 1'b0;
    assign proc_89_input_sync_blk[0] = 1'b0;
    assign proc_89_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_89[0] = dl_detect_out ? proc_dep_vld_vec_89_reg[0] : (proc_89_data_FIFO_blk[0] | proc_89_data_PIPO_blk[0] | proc_89_start_FIFO_blk[0] | proc_89_TLF_FIFO_blk[0] | proc_89_input_sync_blk[0] | proc_89_output_sync_blk[0]);
    assign proc_89_data_FIFO_blk[1] = 1'b0;
    assign proc_89_data_PIPO_blk[1] = 1'b0;
    assign proc_89_start_FIFO_blk[1] = 1'b0;
    assign proc_89_TLF_FIFO_blk[1] = 1'b0;
    assign proc_89_input_sync_blk[1] = 1'b0;
    assign proc_89_output_sync_blk[1] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[1] = dl_detect_out ? proc_dep_vld_vec_89_reg[1] : (proc_89_data_FIFO_blk[1] | proc_89_data_PIPO_blk[1] | proc_89_start_FIFO_blk[1] | proc_89_TLF_FIFO_blk[1] | proc_89_input_sync_blk[1] | proc_89_output_sync_blk[1]);
    assign proc_89_data_FIFO_blk[2] = 1'b0;
    assign proc_89_data_PIPO_blk[2] = 1'b0;
    assign proc_89_start_FIFO_blk[2] = 1'b0;
    assign proc_89_TLF_FIFO_blk[2] = 1'b0;
    assign proc_89_input_sync_blk[2] = 1'b0;
    assign proc_89_output_sync_blk[2] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[2] = dl_detect_out ? proc_dep_vld_vec_89_reg[2] : (proc_89_data_FIFO_blk[2] | proc_89_data_PIPO_blk[2] | proc_89_start_FIFO_blk[2] | proc_89_TLF_FIFO_blk[2] | proc_89_input_sync_blk[2] | proc_89_output_sync_blk[2]);
    assign proc_89_data_FIFO_blk[3] = 1'b0;
    assign proc_89_data_PIPO_blk[3] = 1'b0;
    assign proc_89_start_FIFO_blk[3] = 1'b0;
    assign proc_89_TLF_FIFO_blk[3] = 1'b0;
    assign proc_89_input_sync_blk[3] = 1'b0;
    assign proc_89_output_sync_blk[3] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[3] = dl_detect_out ? proc_dep_vld_vec_89_reg[3] : (proc_89_data_FIFO_blk[3] | proc_89_data_PIPO_blk[3] | proc_89_start_FIFO_blk[3] | proc_89_TLF_FIFO_blk[3] | proc_89_input_sync_blk[3] | proc_89_output_sync_blk[3]);
    assign proc_89_data_FIFO_blk[4] = 1'b0;
    assign proc_89_data_PIPO_blk[4] = 1'b0;
    assign proc_89_start_FIFO_blk[4] = 1'b0;
    assign proc_89_TLF_FIFO_blk[4] = 1'b0;
    assign proc_89_input_sync_blk[4] = 1'b0;
    assign proc_89_output_sync_blk[4] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[4] = dl_detect_out ? proc_dep_vld_vec_89_reg[4] : (proc_89_data_FIFO_blk[4] | proc_89_data_PIPO_blk[4] | proc_89_start_FIFO_blk[4] | proc_89_TLF_FIFO_blk[4] | proc_89_input_sync_blk[4] | proc_89_output_sync_blk[4]);
    assign proc_89_data_FIFO_blk[5] = 1'b0;
    assign proc_89_data_PIPO_blk[5] = 1'b0;
    assign proc_89_start_FIFO_blk[5] = 1'b0;
    assign proc_89_TLF_FIFO_blk[5] = 1'b0;
    assign proc_89_input_sync_blk[5] = 1'b0;
    assign proc_89_output_sync_blk[5] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[5] = dl_detect_out ? proc_dep_vld_vec_89_reg[5] : (proc_89_data_FIFO_blk[5] | proc_89_data_PIPO_blk[5] | proc_89_start_FIFO_blk[5] | proc_89_TLF_FIFO_blk[5] | proc_89_input_sync_blk[5] | proc_89_output_sync_blk[5]);
    assign proc_89_data_FIFO_blk[6] = 1'b0;
    assign proc_89_data_PIPO_blk[6] = 1'b0;
    assign proc_89_start_FIFO_blk[6] = 1'b0;
    assign proc_89_TLF_FIFO_blk[6] = 1'b0;
    assign proc_89_input_sync_blk[6] = 1'b0;
    assign proc_89_output_sync_blk[6] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[6] = dl_detect_out ? proc_dep_vld_vec_89_reg[6] : (proc_89_data_FIFO_blk[6] | proc_89_data_PIPO_blk[6] | proc_89_start_FIFO_blk[6] | proc_89_TLF_FIFO_blk[6] | proc_89_input_sync_blk[6] | proc_89_output_sync_blk[6]);
    assign proc_89_data_FIFO_blk[7] = 1'b0;
    assign proc_89_data_PIPO_blk[7] = 1'b0;
    assign proc_89_start_FIFO_blk[7] = 1'b0;
    assign proc_89_TLF_FIFO_blk[7] = 1'b0;
    assign proc_89_input_sync_blk[7] = 1'b0;
    assign proc_89_output_sync_blk[7] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[7] = dl_detect_out ? proc_dep_vld_vec_89_reg[7] : (proc_89_data_FIFO_blk[7] | proc_89_data_PIPO_blk[7] | proc_89_start_FIFO_blk[7] | proc_89_TLF_FIFO_blk[7] | proc_89_input_sync_blk[7] | proc_89_output_sync_blk[7]);
    assign proc_89_data_FIFO_blk[8] = 1'b0;
    assign proc_89_data_PIPO_blk[8] = 1'b0;
    assign proc_89_start_FIFO_blk[8] = 1'b0;
    assign proc_89_TLF_FIFO_blk[8] = 1'b0;
    assign proc_89_input_sync_blk[8] = 1'b0;
    assign proc_89_output_sync_blk[8] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[8] = dl_detect_out ? proc_dep_vld_vec_89_reg[8] : (proc_89_data_FIFO_blk[8] | proc_89_data_PIPO_blk[8] | proc_89_start_FIFO_blk[8] | proc_89_TLF_FIFO_blk[8] | proc_89_input_sync_blk[8] | proc_89_output_sync_blk[8]);
    assign proc_89_data_FIFO_blk[9] = 1'b0;
    assign proc_89_data_PIPO_blk[9] = 1'b0;
    assign proc_89_start_FIFO_blk[9] = 1'b0;
    assign proc_89_TLF_FIFO_blk[9] = 1'b0;
    assign proc_89_input_sync_blk[9] = 1'b0;
    assign proc_89_output_sync_blk[9] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[9] = dl_detect_out ? proc_dep_vld_vec_89_reg[9] : (proc_89_data_FIFO_blk[9] | proc_89_data_PIPO_blk[9] | proc_89_start_FIFO_blk[9] | proc_89_TLF_FIFO_blk[9] | proc_89_input_sync_blk[9] | proc_89_output_sync_blk[9]);
    assign proc_89_data_FIFO_blk[10] = 1'b0;
    assign proc_89_data_PIPO_blk[10] = 1'b0;
    assign proc_89_start_FIFO_blk[10] = 1'b0;
    assign proc_89_TLF_FIFO_blk[10] = 1'b0;
    assign proc_89_input_sync_blk[10] = 1'b0;
    assign proc_89_output_sync_blk[10] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[10] = dl_detect_out ? proc_dep_vld_vec_89_reg[10] : (proc_89_data_FIFO_blk[10] | proc_89_data_PIPO_blk[10] | proc_89_start_FIFO_blk[10] | proc_89_TLF_FIFO_blk[10] | proc_89_input_sync_blk[10] | proc_89_output_sync_blk[10]);
    assign proc_89_data_FIFO_blk[11] = 1'b0;
    assign proc_89_data_PIPO_blk[11] = 1'b0;
    assign proc_89_start_FIFO_blk[11] = 1'b0;
    assign proc_89_TLF_FIFO_blk[11] = 1'b0;
    assign proc_89_input_sync_blk[11] = 1'b0;
    assign proc_89_output_sync_blk[11] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[11] = dl_detect_out ? proc_dep_vld_vec_89_reg[11] : (proc_89_data_FIFO_blk[11] | proc_89_data_PIPO_blk[11] | proc_89_start_FIFO_blk[11] | proc_89_TLF_FIFO_blk[11] | proc_89_input_sync_blk[11] | proc_89_output_sync_blk[11]);
    assign proc_89_data_FIFO_blk[12] = 1'b0;
    assign proc_89_data_PIPO_blk[12] = 1'b0;
    assign proc_89_start_FIFO_blk[12] = 1'b0;
    assign proc_89_TLF_FIFO_blk[12] = 1'b0;
    assign proc_89_input_sync_blk[12] = 1'b0;
    assign proc_89_output_sync_blk[12] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[12] = dl_detect_out ? proc_dep_vld_vec_89_reg[12] : (proc_89_data_FIFO_blk[12] | proc_89_data_PIPO_blk[12] | proc_89_start_FIFO_blk[12] | proc_89_TLF_FIFO_blk[12] | proc_89_input_sync_blk[12] | proc_89_output_sync_blk[12]);
    assign proc_89_data_FIFO_blk[13] = 1'b0;
    assign proc_89_data_PIPO_blk[13] = 1'b0;
    assign proc_89_start_FIFO_blk[13] = 1'b0;
    assign proc_89_TLF_FIFO_blk[13] = 1'b0;
    assign proc_89_input_sync_blk[13] = 1'b0;
    assign proc_89_output_sync_blk[13] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[13] = dl_detect_out ? proc_dep_vld_vec_89_reg[13] : (proc_89_data_FIFO_blk[13] | proc_89_data_PIPO_blk[13] | proc_89_start_FIFO_blk[13] | proc_89_TLF_FIFO_blk[13] | proc_89_input_sync_blk[13] | proc_89_output_sync_blk[13]);
    assign proc_89_data_FIFO_blk[14] = 1'b0;
    assign proc_89_data_PIPO_blk[14] = 1'b0;
    assign proc_89_start_FIFO_blk[14] = 1'b0;
    assign proc_89_TLF_FIFO_blk[14] = 1'b0;
    assign proc_89_input_sync_blk[14] = 1'b0;
    assign proc_89_output_sync_blk[14] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[14] = dl_detect_out ? proc_dep_vld_vec_89_reg[14] : (proc_89_data_FIFO_blk[14] | proc_89_data_PIPO_blk[14] | proc_89_start_FIFO_blk[14] | proc_89_TLF_FIFO_blk[14] | proc_89_input_sync_blk[14] | proc_89_output_sync_blk[14]);
    assign proc_89_data_FIFO_blk[15] = 1'b0;
    assign proc_89_data_PIPO_blk[15] = 1'b0;
    assign proc_89_start_FIFO_blk[15] = 1'b0;
    assign proc_89_TLF_FIFO_blk[15] = 1'b0;
    assign proc_89_input_sync_blk[15] = 1'b0;
    assign proc_89_output_sync_blk[15] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[15] = dl_detect_out ? proc_dep_vld_vec_89_reg[15] : (proc_89_data_FIFO_blk[15] | proc_89_data_PIPO_blk[15] | proc_89_start_FIFO_blk[15] | proc_89_TLF_FIFO_blk[15] | proc_89_input_sync_blk[15] | proc_89_output_sync_blk[15]);
    assign proc_89_data_FIFO_blk[16] = 1'b0;
    assign proc_89_data_PIPO_blk[16] = 1'b0;
    assign proc_89_start_FIFO_blk[16] = 1'b0;
    assign proc_89_TLF_FIFO_blk[16] = 1'b0;
    assign proc_89_input_sync_blk[16] = 1'b0;
    assign proc_89_output_sync_blk[16] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[16] = dl_detect_out ? proc_dep_vld_vec_89_reg[16] : (proc_89_data_FIFO_blk[16] | proc_89_data_PIPO_blk[16] | proc_89_start_FIFO_blk[16] | proc_89_TLF_FIFO_blk[16] | proc_89_input_sync_blk[16] | proc_89_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_89_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_89_reg <= proc_dep_vld_vec_89;
        end
    end
    assign in_chan_dep_vld_vec_89[0] = dep_chan_vld_53_89;
    assign in_chan_dep_data_vec_89[351 : 0] = dep_chan_data_53_89;
    assign token_in_vec_89[0] = token_53_89;
    assign in_chan_dep_vld_vec_89[1] = dep_chan_vld_86_89;
    assign in_chan_dep_data_vec_89[703 : 352] = dep_chan_data_86_89;
    assign token_in_vec_89[1] = token_86_89;
    assign in_chan_dep_vld_vec_89[2] = dep_chan_vld_87_89;
    assign in_chan_dep_data_vec_89[1055 : 704] = dep_chan_data_87_89;
    assign token_in_vec_89[2] = token_87_89;
    assign in_chan_dep_vld_vec_89[3] = dep_chan_vld_88_89;
    assign in_chan_dep_data_vec_89[1407 : 1056] = dep_chan_data_88_89;
    assign token_in_vec_89[3] = token_88_89;
    assign in_chan_dep_vld_vec_89[4] = dep_chan_vld_90_89;
    assign in_chan_dep_data_vec_89[1759 : 1408] = dep_chan_data_90_89;
    assign token_in_vec_89[4] = token_90_89;
    assign in_chan_dep_vld_vec_89[5] = dep_chan_vld_91_89;
    assign in_chan_dep_data_vec_89[2111 : 1760] = dep_chan_data_91_89;
    assign token_in_vec_89[5] = token_91_89;
    assign in_chan_dep_vld_vec_89[6] = dep_chan_vld_92_89;
    assign in_chan_dep_data_vec_89[2463 : 2112] = dep_chan_data_92_89;
    assign token_in_vec_89[6] = token_92_89;
    assign in_chan_dep_vld_vec_89[7] = dep_chan_vld_93_89;
    assign in_chan_dep_data_vec_89[2815 : 2464] = dep_chan_data_93_89;
    assign token_in_vec_89[7] = token_93_89;
    assign in_chan_dep_vld_vec_89[8] = dep_chan_vld_94_89;
    assign in_chan_dep_data_vec_89[3167 : 2816] = dep_chan_data_94_89;
    assign token_in_vec_89[8] = token_94_89;
    assign in_chan_dep_vld_vec_89[9] = dep_chan_vld_95_89;
    assign in_chan_dep_data_vec_89[3519 : 3168] = dep_chan_data_95_89;
    assign token_in_vec_89[9] = token_95_89;
    assign in_chan_dep_vld_vec_89[10] = dep_chan_vld_96_89;
    assign in_chan_dep_data_vec_89[3871 : 3520] = dep_chan_data_96_89;
    assign token_in_vec_89[10] = token_96_89;
    assign in_chan_dep_vld_vec_89[11] = dep_chan_vld_97_89;
    assign in_chan_dep_data_vec_89[4223 : 3872] = dep_chan_data_97_89;
    assign token_in_vec_89[11] = token_97_89;
    assign in_chan_dep_vld_vec_89[12] = dep_chan_vld_98_89;
    assign in_chan_dep_data_vec_89[4575 : 4224] = dep_chan_data_98_89;
    assign token_in_vec_89[12] = token_98_89;
    assign in_chan_dep_vld_vec_89[13] = dep_chan_vld_99_89;
    assign in_chan_dep_data_vec_89[4927 : 4576] = dep_chan_data_99_89;
    assign token_in_vec_89[13] = token_99_89;
    assign in_chan_dep_vld_vec_89[14] = dep_chan_vld_100_89;
    assign in_chan_dep_data_vec_89[5279 : 4928] = dep_chan_data_100_89;
    assign token_in_vec_89[14] = token_100_89;
    assign in_chan_dep_vld_vec_89[15] = dep_chan_vld_101_89;
    assign in_chan_dep_data_vec_89[5631 : 5280] = dep_chan_data_101_89;
    assign token_in_vec_89[15] = token_101_89;
    assign in_chan_dep_vld_vec_89[16] = dep_chan_vld_175_89;
    assign in_chan_dep_data_vec_89[5983 : 5632] = dep_chan_data_175_89;
    assign token_in_vec_89[16] = token_175_89;
    assign dep_chan_vld_89_53 = out_chan_dep_vld_vec_89[0];
    assign dep_chan_data_89_53 = out_chan_dep_data_89;
    assign token_89_53 = token_out_vec_89[0];
    assign dep_chan_vld_89_86 = out_chan_dep_vld_vec_89[1];
    assign dep_chan_data_89_86 = out_chan_dep_data_89;
    assign token_89_86 = token_out_vec_89[1];
    assign dep_chan_vld_89_87 = out_chan_dep_vld_vec_89[2];
    assign dep_chan_data_89_87 = out_chan_dep_data_89;
    assign token_89_87 = token_out_vec_89[2];
    assign dep_chan_vld_89_88 = out_chan_dep_vld_vec_89[3];
    assign dep_chan_data_89_88 = out_chan_dep_data_89;
    assign token_89_88 = token_out_vec_89[3];
    assign dep_chan_vld_89_90 = out_chan_dep_vld_vec_89[4];
    assign dep_chan_data_89_90 = out_chan_dep_data_89;
    assign token_89_90 = token_out_vec_89[4];
    assign dep_chan_vld_89_91 = out_chan_dep_vld_vec_89[5];
    assign dep_chan_data_89_91 = out_chan_dep_data_89;
    assign token_89_91 = token_out_vec_89[5];
    assign dep_chan_vld_89_92 = out_chan_dep_vld_vec_89[6];
    assign dep_chan_data_89_92 = out_chan_dep_data_89;
    assign token_89_92 = token_out_vec_89[6];
    assign dep_chan_vld_89_93 = out_chan_dep_vld_vec_89[7];
    assign dep_chan_data_89_93 = out_chan_dep_data_89;
    assign token_89_93 = token_out_vec_89[7];
    assign dep_chan_vld_89_94 = out_chan_dep_vld_vec_89[8];
    assign dep_chan_data_89_94 = out_chan_dep_data_89;
    assign token_89_94 = token_out_vec_89[8];
    assign dep_chan_vld_89_95 = out_chan_dep_vld_vec_89[9];
    assign dep_chan_data_89_95 = out_chan_dep_data_89;
    assign token_89_95 = token_out_vec_89[9];
    assign dep_chan_vld_89_96 = out_chan_dep_vld_vec_89[10];
    assign dep_chan_data_89_96 = out_chan_dep_data_89;
    assign token_89_96 = token_out_vec_89[10];
    assign dep_chan_vld_89_97 = out_chan_dep_vld_vec_89[11];
    assign dep_chan_data_89_97 = out_chan_dep_data_89;
    assign token_89_97 = token_out_vec_89[11];
    assign dep_chan_vld_89_98 = out_chan_dep_vld_vec_89[12];
    assign dep_chan_data_89_98 = out_chan_dep_data_89;
    assign token_89_98 = token_out_vec_89[12];
    assign dep_chan_vld_89_99 = out_chan_dep_vld_vec_89[13];
    assign dep_chan_data_89_99 = out_chan_dep_data_89;
    assign token_89_99 = token_out_vec_89[13];
    assign dep_chan_vld_89_100 = out_chan_dep_vld_vec_89[14];
    assign dep_chan_data_89_100 = out_chan_dep_data_89;
    assign token_89_100 = token_out_vec_89[14];
    assign dep_chan_vld_89_101 = out_chan_dep_vld_vec_89[15];
    assign dep_chan_data_89_101 = out_chan_dep_data_89;
    assign token_89_101 = token_out_vec_89[15];
    assign dep_chan_vld_89_175 = out_chan_dep_vld_vec_89[16];
    assign dep_chan_data_89_175 = out_chan_dep_data_89;
    assign token_89_175 = token_out_vec_89[16];

    // Process: grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 90, 17, 17) top_hls_deadlock_detect_unit_90 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_90),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_90),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_90),
        .token_in_vec(token_in_vec_90),
        .dl_detect_in(dl_detect_out),
        .origin(origin[90]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_90),
        .out_chan_dep_data(out_chan_dep_data_90),
        .token_out_vec(token_out_vec_90),
        .dl_detect_out(dl_in_vec[90]));

    assign proc_90_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.fifo_A_PE_4_8_x064_blk_n);
    assign proc_90_data_PIPO_blk[0] = 1'b0;
    assign proc_90_start_FIFO_blk[0] = 1'b0;
    assign proc_90_TLF_FIFO_blk[0] = 1'b0;
    assign proc_90_input_sync_blk[0] = 1'b0;
    assign proc_90_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_90[0] = dl_detect_out ? proc_dep_vld_vec_90_reg[0] : (proc_90_data_FIFO_blk[0] | proc_90_data_PIPO_blk[0] | proc_90_start_FIFO_blk[0] | proc_90_TLF_FIFO_blk[0] | proc_90_input_sync_blk[0] | proc_90_output_sync_blk[0]);
    assign proc_90_data_FIFO_blk[1] = 1'b0;
    assign proc_90_data_PIPO_blk[1] = 1'b0;
    assign proc_90_start_FIFO_blk[1] = 1'b0;
    assign proc_90_TLF_FIFO_blk[1] = 1'b0;
    assign proc_90_input_sync_blk[1] = 1'b0;
    assign proc_90_output_sync_blk[1] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[1] = dl_detect_out ? proc_dep_vld_vec_90_reg[1] : (proc_90_data_FIFO_blk[1] | proc_90_data_PIPO_blk[1] | proc_90_start_FIFO_blk[1] | proc_90_TLF_FIFO_blk[1] | proc_90_input_sync_blk[1] | proc_90_output_sync_blk[1]);
    assign proc_90_data_FIFO_blk[2] = 1'b0;
    assign proc_90_data_PIPO_blk[2] = 1'b0;
    assign proc_90_start_FIFO_blk[2] = 1'b0;
    assign proc_90_TLF_FIFO_blk[2] = 1'b0;
    assign proc_90_input_sync_blk[2] = 1'b0;
    assign proc_90_output_sync_blk[2] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[2] = dl_detect_out ? proc_dep_vld_vec_90_reg[2] : (proc_90_data_FIFO_blk[2] | proc_90_data_PIPO_blk[2] | proc_90_start_FIFO_blk[2] | proc_90_TLF_FIFO_blk[2] | proc_90_input_sync_blk[2] | proc_90_output_sync_blk[2]);
    assign proc_90_data_FIFO_blk[3] = 1'b0;
    assign proc_90_data_PIPO_blk[3] = 1'b0;
    assign proc_90_start_FIFO_blk[3] = 1'b0;
    assign proc_90_TLF_FIFO_blk[3] = 1'b0;
    assign proc_90_input_sync_blk[3] = 1'b0;
    assign proc_90_output_sync_blk[3] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[3] = dl_detect_out ? proc_dep_vld_vec_90_reg[3] : (proc_90_data_FIFO_blk[3] | proc_90_data_PIPO_blk[3] | proc_90_start_FIFO_blk[3] | proc_90_TLF_FIFO_blk[3] | proc_90_input_sync_blk[3] | proc_90_output_sync_blk[3]);
    assign proc_90_data_FIFO_blk[4] = 1'b0;
    assign proc_90_data_PIPO_blk[4] = 1'b0;
    assign proc_90_start_FIFO_blk[4] = 1'b0;
    assign proc_90_TLF_FIFO_blk[4] = 1'b0;
    assign proc_90_input_sync_blk[4] = 1'b0;
    assign proc_90_output_sync_blk[4] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[4] = dl_detect_out ? proc_dep_vld_vec_90_reg[4] : (proc_90_data_FIFO_blk[4] | proc_90_data_PIPO_blk[4] | proc_90_start_FIFO_blk[4] | proc_90_TLF_FIFO_blk[4] | proc_90_input_sync_blk[4] | proc_90_output_sync_blk[4]);
    assign proc_90_data_FIFO_blk[5] = 1'b0;
    assign proc_90_data_PIPO_blk[5] = 1'b0;
    assign proc_90_start_FIFO_blk[5] = 1'b0;
    assign proc_90_TLF_FIFO_blk[5] = 1'b0;
    assign proc_90_input_sync_blk[5] = 1'b0;
    assign proc_90_output_sync_blk[5] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[5] = dl_detect_out ? proc_dep_vld_vec_90_reg[5] : (proc_90_data_FIFO_blk[5] | proc_90_data_PIPO_blk[5] | proc_90_start_FIFO_blk[5] | proc_90_TLF_FIFO_blk[5] | proc_90_input_sync_blk[5] | proc_90_output_sync_blk[5]);
    assign proc_90_data_FIFO_blk[6] = 1'b0;
    assign proc_90_data_PIPO_blk[6] = 1'b0;
    assign proc_90_start_FIFO_blk[6] = 1'b0;
    assign proc_90_TLF_FIFO_blk[6] = 1'b0;
    assign proc_90_input_sync_blk[6] = 1'b0;
    assign proc_90_output_sync_blk[6] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[6] = dl_detect_out ? proc_dep_vld_vec_90_reg[6] : (proc_90_data_FIFO_blk[6] | proc_90_data_PIPO_blk[6] | proc_90_start_FIFO_blk[6] | proc_90_TLF_FIFO_blk[6] | proc_90_input_sync_blk[6] | proc_90_output_sync_blk[6]);
    assign proc_90_data_FIFO_blk[7] = 1'b0;
    assign proc_90_data_PIPO_blk[7] = 1'b0;
    assign proc_90_start_FIFO_blk[7] = 1'b0;
    assign proc_90_TLF_FIFO_blk[7] = 1'b0;
    assign proc_90_input_sync_blk[7] = 1'b0;
    assign proc_90_output_sync_blk[7] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[7] = dl_detect_out ? proc_dep_vld_vec_90_reg[7] : (proc_90_data_FIFO_blk[7] | proc_90_data_PIPO_blk[7] | proc_90_start_FIFO_blk[7] | proc_90_TLF_FIFO_blk[7] | proc_90_input_sync_blk[7] | proc_90_output_sync_blk[7]);
    assign proc_90_data_FIFO_blk[8] = 1'b0;
    assign proc_90_data_PIPO_blk[8] = 1'b0;
    assign proc_90_start_FIFO_blk[8] = 1'b0;
    assign proc_90_TLF_FIFO_blk[8] = 1'b0;
    assign proc_90_input_sync_blk[8] = 1'b0;
    assign proc_90_output_sync_blk[8] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[8] = dl_detect_out ? proc_dep_vld_vec_90_reg[8] : (proc_90_data_FIFO_blk[8] | proc_90_data_PIPO_blk[8] | proc_90_start_FIFO_blk[8] | proc_90_TLF_FIFO_blk[8] | proc_90_input_sync_blk[8] | proc_90_output_sync_blk[8]);
    assign proc_90_data_FIFO_blk[9] = 1'b0;
    assign proc_90_data_PIPO_blk[9] = 1'b0;
    assign proc_90_start_FIFO_blk[9] = 1'b0;
    assign proc_90_TLF_FIFO_blk[9] = 1'b0;
    assign proc_90_input_sync_blk[9] = 1'b0;
    assign proc_90_output_sync_blk[9] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[9] = dl_detect_out ? proc_dep_vld_vec_90_reg[9] : (proc_90_data_FIFO_blk[9] | proc_90_data_PIPO_blk[9] | proc_90_start_FIFO_blk[9] | proc_90_TLF_FIFO_blk[9] | proc_90_input_sync_blk[9] | proc_90_output_sync_blk[9]);
    assign proc_90_data_FIFO_blk[10] = 1'b0;
    assign proc_90_data_PIPO_blk[10] = 1'b0;
    assign proc_90_start_FIFO_blk[10] = 1'b0;
    assign proc_90_TLF_FIFO_blk[10] = 1'b0;
    assign proc_90_input_sync_blk[10] = 1'b0;
    assign proc_90_output_sync_blk[10] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[10] = dl_detect_out ? proc_dep_vld_vec_90_reg[10] : (proc_90_data_FIFO_blk[10] | proc_90_data_PIPO_blk[10] | proc_90_start_FIFO_blk[10] | proc_90_TLF_FIFO_blk[10] | proc_90_input_sync_blk[10] | proc_90_output_sync_blk[10]);
    assign proc_90_data_FIFO_blk[11] = 1'b0;
    assign proc_90_data_PIPO_blk[11] = 1'b0;
    assign proc_90_start_FIFO_blk[11] = 1'b0;
    assign proc_90_TLF_FIFO_blk[11] = 1'b0;
    assign proc_90_input_sync_blk[11] = 1'b0;
    assign proc_90_output_sync_blk[11] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[11] = dl_detect_out ? proc_dep_vld_vec_90_reg[11] : (proc_90_data_FIFO_blk[11] | proc_90_data_PIPO_blk[11] | proc_90_start_FIFO_blk[11] | proc_90_TLF_FIFO_blk[11] | proc_90_input_sync_blk[11] | proc_90_output_sync_blk[11]);
    assign proc_90_data_FIFO_blk[12] = 1'b0;
    assign proc_90_data_PIPO_blk[12] = 1'b0;
    assign proc_90_start_FIFO_blk[12] = 1'b0;
    assign proc_90_TLF_FIFO_blk[12] = 1'b0;
    assign proc_90_input_sync_blk[12] = 1'b0;
    assign proc_90_output_sync_blk[12] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[12] = dl_detect_out ? proc_dep_vld_vec_90_reg[12] : (proc_90_data_FIFO_blk[12] | proc_90_data_PIPO_blk[12] | proc_90_start_FIFO_blk[12] | proc_90_TLF_FIFO_blk[12] | proc_90_input_sync_blk[12] | proc_90_output_sync_blk[12]);
    assign proc_90_data_FIFO_blk[13] = 1'b0;
    assign proc_90_data_PIPO_blk[13] = 1'b0;
    assign proc_90_start_FIFO_blk[13] = 1'b0;
    assign proc_90_TLF_FIFO_blk[13] = 1'b0;
    assign proc_90_input_sync_blk[13] = 1'b0;
    assign proc_90_output_sync_blk[13] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[13] = dl_detect_out ? proc_dep_vld_vec_90_reg[13] : (proc_90_data_FIFO_blk[13] | proc_90_data_PIPO_blk[13] | proc_90_start_FIFO_blk[13] | proc_90_TLF_FIFO_blk[13] | proc_90_input_sync_blk[13] | proc_90_output_sync_blk[13]);
    assign proc_90_data_FIFO_blk[14] = 1'b0;
    assign proc_90_data_PIPO_blk[14] = 1'b0;
    assign proc_90_start_FIFO_blk[14] = 1'b0;
    assign proc_90_TLF_FIFO_blk[14] = 1'b0;
    assign proc_90_input_sync_blk[14] = 1'b0;
    assign proc_90_output_sync_blk[14] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[14] = dl_detect_out ? proc_dep_vld_vec_90_reg[14] : (proc_90_data_FIFO_blk[14] | proc_90_data_PIPO_blk[14] | proc_90_start_FIFO_blk[14] | proc_90_TLF_FIFO_blk[14] | proc_90_input_sync_blk[14] | proc_90_output_sync_blk[14]);
    assign proc_90_data_FIFO_blk[15] = 1'b0;
    assign proc_90_data_PIPO_blk[15] = 1'b0;
    assign proc_90_start_FIFO_blk[15] = 1'b0;
    assign proc_90_TLF_FIFO_blk[15] = 1'b0;
    assign proc_90_input_sync_blk[15] = 1'b0;
    assign proc_90_output_sync_blk[15] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[15] = dl_detect_out ? proc_dep_vld_vec_90_reg[15] : (proc_90_data_FIFO_blk[15] | proc_90_data_PIPO_blk[15] | proc_90_start_FIFO_blk[15] | proc_90_TLF_FIFO_blk[15] | proc_90_input_sync_blk[15] | proc_90_output_sync_blk[15]);
    assign proc_90_data_FIFO_blk[16] = 1'b0;
    assign proc_90_data_PIPO_blk[16] = 1'b0;
    assign proc_90_start_FIFO_blk[16] = 1'b0;
    assign proc_90_TLF_FIFO_blk[16] = 1'b0;
    assign proc_90_input_sync_blk[16] = 1'b0;
    assign proc_90_output_sync_blk[16] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[16] = dl_detect_out ? proc_dep_vld_vec_90_reg[16] : (proc_90_data_FIFO_blk[16] | proc_90_data_PIPO_blk[16] | proc_90_start_FIFO_blk[16] | proc_90_TLF_FIFO_blk[16] | proc_90_input_sync_blk[16] | proc_90_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_90_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_90_reg <= proc_dep_vld_vec_90;
        end
    end
    assign in_chan_dep_vld_vec_90[0] = dep_chan_vld_61_90;
    assign in_chan_dep_data_vec_90[351 : 0] = dep_chan_data_61_90;
    assign token_in_vec_90[0] = token_61_90;
    assign in_chan_dep_vld_vec_90[1] = dep_chan_vld_86_90;
    assign in_chan_dep_data_vec_90[703 : 352] = dep_chan_data_86_90;
    assign token_in_vec_90[1] = token_86_90;
    assign in_chan_dep_vld_vec_90[2] = dep_chan_vld_87_90;
    assign in_chan_dep_data_vec_90[1055 : 704] = dep_chan_data_87_90;
    assign token_in_vec_90[2] = token_87_90;
    assign in_chan_dep_vld_vec_90[3] = dep_chan_vld_88_90;
    assign in_chan_dep_data_vec_90[1407 : 1056] = dep_chan_data_88_90;
    assign token_in_vec_90[3] = token_88_90;
    assign in_chan_dep_vld_vec_90[4] = dep_chan_vld_89_90;
    assign in_chan_dep_data_vec_90[1759 : 1408] = dep_chan_data_89_90;
    assign token_in_vec_90[4] = token_89_90;
    assign in_chan_dep_vld_vec_90[5] = dep_chan_vld_91_90;
    assign in_chan_dep_data_vec_90[2111 : 1760] = dep_chan_data_91_90;
    assign token_in_vec_90[5] = token_91_90;
    assign in_chan_dep_vld_vec_90[6] = dep_chan_vld_92_90;
    assign in_chan_dep_data_vec_90[2463 : 2112] = dep_chan_data_92_90;
    assign token_in_vec_90[6] = token_92_90;
    assign in_chan_dep_vld_vec_90[7] = dep_chan_vld_93_90;
    assign in_chan_dep_data_vec_90[2815 : 2464] = dep_chan_data_93_90;
    assign token_in_vec_90[7] = token_93_90;
    assign in_chan_dep_vld_vec_90[8] = dep_chan_vld_94_90;
    assign in_chan_dep_data_vec_90[3167 : 2816] = dep_chan_data_94_90;
    assign token_in_vec_90[8] = token_94_90;
    assign in_chan_dep_vld_vec_90[9] = dep_chan_vld_95_90;
    assign in_chan_dep_data_vec_90[3519 : 3168] = dep_chan_data_95_90;
    assign token_in_vec_90[9] = token_95_90;
    assign in_chan_dep_vld_vec_90[10] = dep_chan_vld_96_90;
    assign in_chan_dep_data_vec_90[3871 : 3520] = dep_chan_data_96_90;
    assign token_in_vec_90[10] = token_96_90;
    assign in_chan_dep_vld_vec_90[11] = dep_chan_vld_97_90;
    assign in_chan_dep_data_vec_90[4223 : 3872] = dep_chan_data_97_90;
    assign token_in_vec_90[11] = token_97_90;
    assign in_chan_dep_vld_vec_90[12] = dep_chan_vld_98_90;
    assign in_chan_dep_data_vec_90[4575 : 4224] = dep_chan_data_98_90;
    assign token_in_vec_90[12] = token_98_90;
    assign in_chan_dep_vld_vec_90[13] = dep_chan_vld_99_90;
    assign in_chan_dep_data_vec_90[4927 : 4576] = dep_chan_data_99_90;
    assign token_in_vec_90[13] = token_99_90;
    assign in_chan_dep_vld_vec_90[14] = dep_chan_vld_100_90;
    assign in_chan_dep_data_vec_90[5279 : 4928] = dep_chan_data_100_90;
    assign token_in_vec_90[14] = token_100_90;
    assign in_chan_dep_vld_vec_90[15] = dep_chan_vld_101_90;
    assign in_chan_dep_data_vec_90[5631 : 5280] = dep_chan_data_101_90;
    assign token_in_vec_90[15] = token_101_90;
    assign in_chan_dep_vld_vec_90[16] = dep_chan_vld_175_90;
    assign in_chan_dep_data_vec_90[5983 : 5632] = dep_chan_data_175_90;
    assign token_in_vec_90[16] = token_175_90;
    assign dep_chan_vld_90_61 = out_chan_dep_vld_vec_90[0];
    assign dep_chan_data_90_61 = out_chan_dep_data_90;
    assign token_90_61 = token_out_vec_90[0];
    assign dep_chan_vld_90_86 = out_chan_dep_vld_vec_90[1];
    assign dep_chan_data_90_86 = out_chan_dep_data_90;
    assign token_90_86 = token_out_vec_90[1];
    assign dep_chan_vld_90_87 = out_chan_dep_vld_vec_90[2];
    assign dep_chan_data_90_87 = out_chan_dep_data_90;
    assign token_90_87 = token_out_vec_90[2];
    assign dep_chan_vld_90_88 = out_chan_dep_vld_vec_90[3];
    assign dep_chan_data_90_88 = out_chan_dep_data_90;
    assign token_90_88 = token_out_vec_90[3];
    assign dep_chan_vld_90_89 = out_chan_dep_vld_vec_90[4];
    assign dep_chan_data_90_89 = out_chan_dep_data_90;
    assign token_90_89 = token_out_vec_90[4];
    assign dep_chan_vld_90_91 = out_chan_dep_vld_vec_90[5];
    assign dep_chan_data_90_91 = out_chan_dep_data_90;
    assign token_90_91 = token_out_vec_90[5];
    assign dep_chan_vld_90_92 = out_chan_dep_vld_vec_90[6];
    assign dep_chan_data_90_92 = out_chan_dep_data_90;
    assign token_90_92 = token_out_vec_90[6];
    assign dep_chan_vld_90_93 = out_chan_dep_vld_vec_90[7];
    assign dep_chan_data_90_93 = out_chan_dep_data_90;
    assign token_90_93 = token_out_vec_90[7];
    assign dep_chan_vld_90_94 = out_chan_dep_vld_vec_90[8];
    assign dep_chan_data_90_94 = out_chan_dep_data_90;
    assign token_90_94 = token_out_vec_90[8];
    assign dep_chan_vld_90_95 = out_chan_dep_vld_vec_90[9];
    assign dep_chan_data_90_95 = out_chan_dep_data_90;
    assign token_90_95 = token_out_vec_90[9];
    assign dep_chan_vld_90_96 = out_chan_dep_vld_vec_90[10];
    assign dep_chan_data_90_96 = out_chan_dep_data_90;
    assign token_90_96 = token_out_vec_90[10];
    assign dep_chan_vld_90_97 = out_chan_dep_vld_vec_90[11];
    assign dep_chan_data_90_97 = out_chan_dep_data_90;
    assign token_90_97 = token_out_vec_90[11];
    assign dep_chan_vld_90_98 = out_chan_dep_vld_vec_90[12];
    assign dep_chan_data_90_98 = out_chan_dep_data_90;
    assign token_90_98 = token_out_vec_90[12];
    assign dep_chan_vld_90_99 = out_chan_dep_vld_vec_90[13];
    assign dep_chan_data_90_99 = out_chan_dep_data_90;
    assign token_90_99 = token_out_vec_90[13];
    assign dep_chan_vld_90_100 = out_chan_dep_vld_vec_90[14];
    assign dep_chan_data_90_100 = out_chan_dep_data_90;
    assign token_90_100 = token_out_vec_90[14];
    assign dep_chan_vld_90_101 = out_chan_dep_vld_vec_90[15];
    assign dep_chan_data_90_101 = out_chan_dep_data_90;
    assign token_90_101 = token_out_vec_90[15];
    assign dep_chan_vld_90_175 = out_chan_dep_vld_vec_90[16];
    assign dep_chan_data_90_175 = out_chan_dep_data_90;
    assign token_90_175 = token_out_vec_90[16];

    // Process: grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 91, 17, 17) top_hls_deadlock_detect_unit_91 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_91),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_91),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_91),
        .token_in_vec(token_in_vec_91),
        .dl_detect_in(dl_detect_out),
        .origin(origin[91]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_91),
        .out_chan_dep_data(out_chan_dep_data_91),
        .token_out_vec(token_out_vec_91),
        .dl_detect_out(dl_in_vec[91]));

    assign proc_91_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.fifo_A_PE_5_8_x073_blk_n);
    assign proc_91_data_PIPO_blk[0] = 1'b0;
    assign proc_91_start_FIFO_blk[0] = 1'b0;
    assign proc_91_TLF_FIFO_blk[0] = 1'b0;
    assign proc_91_input_sync_blk[0] = 1'b0;
    assign proc_91_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_91[0] = dl_detect_out ? proc_dep_vld_vec_91_reg[0] : (proc_91_data_FIFO_blk[0] | proc_91_data_PIPO_blk[0] | proc_91_start_FIFO_blk[0] | proc_91_TLF_FIFO_blk[0] | proc_91_input_sync_blk[0] | proc_91_output_sync_blk[0]);
    assign proc_91_data_FIFO_blk[1] = 1'b0;
    assign proc_91_data_PIPO_blk[1] = 1'b0;
    assign proc_91_start_FIFO_blk[1] = 1'b0;
    assign proc_91_TLF_FIFO_blk[1] = 1'b0;
    assign proc_91_input_sync_blk[1] = 1'b0;
    assign proc_91_output_sync_blk[1] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[1] = dl_detect_out ? proc_dep_vld_vec_91_reg[1] : (proc_91_data_FIFO_blk[1] | proc_91_data_PIPO_blk[1] | proc_91_start_FIFO_blk[1] | proc_91_TLF_FIFO_blk[1] | proc_91_input_sync_blk[1] | proc_91_output_sync_blk[1]);
    assign proc_91_data_FIFO_blk[2] = 1'b0;
    assign proc_91_data_PIPO_blk[2] = 1'b0;
    assign proc_91_start_FIFO_blk[2] = 1'b0;
    assign proc_91_TLF_FIFO_blk[2] = 1'b0;
    assign proc_91_input_sync_blk[2] = 1'b0;
    assign proc_91_output_sync_blk[2] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[2] = dl_detect_out ? proc_dep_vld_vec_91_reg[2] : (proc_91_data_FIFO_blk[2] | proc_91_data_PIPO_blk[2] | proc_91_start_FIFO_blk[2] | proc_91_TLF_FIFO_blk[2] | proc_91_input_sync_blk[2] | proc_91_output_sync_blk[2]);
    assign proc_91_data_FIFO_blk[3] = 1'b0;
    assign proc_91_data_PIPO_blk[3] = 1'b0;
    assign proc_91_start_FIFO_blk[3] = 1'b0;
    assign proc_91_TLF_FIFO_blk[3] = 1'b0;
    assign proc_91_input_sync_blk[3] = 1'b0;
    assign proc_91_output_sync_blk[3] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[3] = dl_detect_out ? proc_dep_vld_vec_91_reg[3] : (proc_91_data_FIFO_blk[3] | proc_91_data_PIPO_blk[3] | proc_91_start_FIFO_blk[3] | proc_91_TLF_FIFO_blk[3] | proc_91_input_sync_blk[3] | proc_91_output_sync_blk[3]);
    assign proc_91_data_FIFO_blk[4] = 1'b0;
    assign proc_91_data_PIPO_blk[4] = 1'b0;
    assign proc_91_start_FIFO_blk[4] = 1'b0;
    assign proc_91_TLF_FIFO_blk[4] = 1'b0;
    assign proc_91_input_sync_blk[4] = 1'b0;
    assign proc_91_output_sync_blk[4] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[4] = dl_detect_out ? proc_dep_vld_vec_91_reg[4] : (proc_91_data_FIFO_blk[4] | proc_91_data_PIPO_blk[4] | proc_91_start_FIFO_blk[4] | proc_91_TLF_FIFO_blk[4] | proc_91_input_sync_blk[4] | proc_91_output_sync_blk[4]);
    assign proc_91_data_FIFO_blk[5] = 1'b0;
    assign proc_91_data_PIPO_blk[5] = 1'b0;
    assign proc_91_start_FIFO_blk[5] = 1'b0;
    assign proc_91_TLF_FIFO_blk[5] = 1'b0;
    assign proc_91_input_sync_blk[5] = 1'b0;
    assign proc_91_output_sync_blk[5] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[5] = dl_detect_out ? proc_dep_vld_vec_91_reg[5] : (proc_91_data_FIFO_blk[5] | proc_91_data_PIPO_blk[5] | proc_91_start_FIFO_blk[5] | proc_91_TLF_FIFO_blk[5] | proc_91_input_sync_blk[5] | proc_91_output_sync_blk[5]);
    assign proc_91_data_FIFO_blk[6] = 1'b0;
    assign proc_91_data_PIPO_blk[6] = 1'b0;
    assign proc_91_start_FIFO_blk[6] = 1'b0;
    assign proc_91_TLF_FIFO_blk[6] = 1'b0;
    assign proc_91_input_sync_blk[6] = 1'b0;
    assign proc_91_output_sync_blk[6] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[6] = dl_detect_out ? proc_dep_vld_vec_91_reg[6] : (proc_91_data_FIFO_blk[6] | proc_91_data_PIPO_blk[6] | proc_91_start_FIFO_blk[6] | proc_91_TLF_FIFO_blk[6] | proc_91_input_sync_blk[6] | proc_91_output_sync_blk[6]);
    assign proc_91_data_FIFO_blk[7] = 1'b0;
    assign proc_91_data_PIPO_blk[7] = 1'b0;
    assign proc_91_start_FIFO_blk[7] = 1'b0;
    assign proc_91_TLF_FIFO_blk[7] = 1'b0;
    assign proc_91_input_sync_blk[7] = 1'b0;
    assign proc_91_output_sync_blk[7] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[7] = dl_detect_out ? proc_dep_vld_vec_91_reg[7] : (proc_91_data_FIFO_blk[7] | proc_91_data_PIPO_blk[7] | proc_91_start_FIFO_blk[7] | proc_91_TLF_FIFO_blk[7] | proc_91_input_sync_blk[7] | proc_91_output_sync_blk[7]);
    assign proc_91_data_FIFO_blk[8] = 1'b0;
    assign proc_91_data_PIPO_blk[8] = 1'b0;
    assign proc_91_start_FIFO_blk[8] = 1'b0;
    assign proc_91_TLF_FIFO_blk[8] = 1'b0;
    assign proc_91_input_sync_blk[8] = 1'b0;
    assign proc_91_output_sync_blk[8] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[8] = dl_detect_out ? proc_dep_vld_vec_91_reg[8] : (proc_91_data_FIFO_blk[8] | proc_91_data_PIPO_blk[8] | proc_91_start_FIFO_blk[8] | proc_91_TLF_FIFO_blk[8] | proc_91_input_sync_blk[8] | proc_91_output_sync_blk[8]);
    assign proc_91_data_FIFO_blk[9] = 1'b0;
    assign proc_91_data_PIPO_blk[9] = 1'b0;
    assign proc_91_start_FIFO_blk[9] = 1'b0;
    assign proc_91_TLF_FIFO_blk[9] = 1'b0;
    assign proc_91_input_sync_blk[9] = 1'b0;
    assign proc_91_output_sync_blk[9] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[9] = dl_detect_out ? proc_dep_vld_vec_91_reg[9] : (proc_91_data_FIFO_blk[9] | proc_91_data_PIPO_blk[9] | proc_91_start_FIFO_blk[9] | proc_91_TLF_FIFO_blk[9] | proc_91_input_sync_blk[9] | proc_91_output_sync_blk[9]);
    assign proc_91_data_FIFO_blk[10] = 1'b0;
    assign proc_91_data_PIPO_blk[10] = 1'b0;
    assign proc_91_start_FIFO_blk[10] = 1'b0;
    assign proc_91_TLF_FIFO_blk[10] = 1'b0;
    assign proc_91_input_sync_blk[10] = 1'b0;
    assign proc_91_output_sync_blk[10] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[10] = dl_detect_out ? proc_dep_vld_vec_91_reg[10] : (proc_91_data_FIFO_blk[10] | proc_91_data_PIPO_blk[10] | proc_91_start_FIFO_blk[10] | proc_91_TLF_FIFO_blk[10] | proc_91_input_sync_blk[10] | proc_91_output_sync_blk[10]);
    assign proc_91_data_FIFO_blk[11] = 1'b0;
    assign proc_91_data_PIPO_blk[11] = 1'b0;
    assign proc_91_start_FIFO_blk[11] = 1'b0;
    assign proc_91_TLF_FIFO_blk[11] = 1'b0;
    assign proc_91_input_sync_blk[11] = 1'b0;
    assign proc_91_output_sync_blk[11] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[11] = dl_detect_out ? proc_dep_vld_vec_91_reg[11] : (proc_91_data_FIFO_blk[11] | proc_91_data_PIPO_blk[11] | proc_91_start_FIFO_blk[11] | proc_91_TLF_FIFO_blk[11] | proc_91_input_sync_blk[11] | proc_91_output_sync_blk[11]);
    assign proc_91_data_FIFO_blk[12] = 1'b0;
    assign proc_91_data_PIPO_blk[12] = 1'b0;
    assign proc_91_start_FIFO_blk[12] = 1'b0;
    assign proc_91_TLF_FIFO_blk[12] = 1'b0;
    assign proc_91_input_sync_blk[12] = 1'b0;
    assign proc_91_output_sync_blk[12] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[12] = dl_detect_out ? proc_dep_vld_vec_91_reg[12] : (proc_91_data_FIFO_blk[12] | proc_91_data_PIPO_blk[12] | proc_91_start_FIFO_blk[12] | proc_91_TLF_FIFO_blk[12] | proc_91_input_sync_blk[12] | proc_91_output_sync_blk[12]);
    assign proc_91_data_FIFO_blk[13] = 1'b0;
    assign proc_91_data_PIPO_blk[13] = 1'b0;
    assign proc_91_start_FIFO_blk[13] = 1'b0;
    assign proc_91_TLF_FIFO_blk[13] = 1'b0;
    assign proc_91_input_sync_blk[13] = 1'b0;
    assign proc_91_output_sync_blk[13] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[13] = dl_detect_out ? proc_dep_vld_vec_91_reg[13] : (proc_91_data_FIFO_blk[13] | proc_91_data_PIPO_blk[13] | proc_91_start_FIFO_blk[13] | proc_91_TLF_FIFO_blk[13] | proc_91_input_sync_blk[13] | proc_91_output_sync_blk[13]);
    assign proc_91_data_FIFO_blk[14] = 1'b0;
    assign proc_91_data_PIPO_blk[14] = 1'b0;
    assign proc_91_start_FIFO_blk[14] = 1'b0;
    assign proc_91_TLF_FIFO_blk[14] = 1'b0;
    assign proc_91_input_sync_blk[14] = 1'b0;
    assign proc_91_output_sync_blk[14] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[14] = dl_detect_out ? proc_dep_vld_vec_91_reg[14] : (proc_91_data_FIFO_blk[14] | proc_91_data_PIPO_blk[14] | proc_91_start_FIFO_blk[14] | proc_91_TLF_FIFO_blk[14] | proc_91_input_sync_blk[14] | proc_91_output_sync_blk[14]);
    assign proc_91_data_FIFO_blk[15] = 1'b0;
    assign proc_91_data_PIPO_blk[15] = 1'b0;
    assign proc_91_start_FIFO_blk[15] = 1'b0;
    assign proc_91_TLF_FIFO_blk[15] = 1'b0;
    assign proc_91_input_sync_blk[15] = 1'b0;
    assign proc_91_output_sync_blk[15] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[15] = dl_detect_out ? proc_dep_vld_vec_91_reg[15] : (proc_91_data_FIFO_blk[15] | proc_91_data_PIPO_blk[15] | proc_91_start_FIFO_blk[15] | proc_91_TLF_FIFO_blk[15] | proc_91_input_sync_blk[15] | proc_91_output_sync_blk[15]);
    assign proc_91_data_FIFO_blk[16] = 1'b0;
    assign proc_91_data_PIPO_blk[16] = 1'b0;
    assign proc_91_start_FIFO_blk[16] = 1'b0;
    assign proc_91_TLF_FIFO_blk[16] = 1'b0;
    assign proc_91_input_sync_blk[16] = 1'b0;
    assign proc_91_output_sync_blk[16] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[16] = dl_detect_out ? proc_dep_vld_vec_91_reg[16] : (proc_91_data_FIFO_blk[16] | proc_91_data_PIPO_blk[16] | proc_91_start_FIFO_blk[16] | proc_91_TLF_FIFO_blk[16] | proc_91_input_sync_blk[16] | proc_91_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_91_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_91_reg <= proc_dep_vld_vec_91;
        end
    end
    assign in_chan_dep_vld_vec_91[0] = dep_chan_vld_69_91;
    assign in_chan_dep_data_vec_91[351 : 0] = dep_chan_data_69_91;
    assign token_in_vec_91[0] = token_69_91;
    assign in_chan_dep_vld_vec_91[1] = dep_chan_vld_86_91;
    assign in_chan_dep_data_vec_91[703 : 352] = dep_chan_data_86_91;
    assign token_in_vec_91[1] = token_86_91;
    assign in_chan_dep_vld_vec_91[2] = dep_chan_vld_87_91;
    assign in_chan_dep_data_vec_91[1055 : 704] = dep_chan_data_87_91;
    assign token_in_vec_91[2] = token_87_91;
    assign in_chan_dep_vld_vec_91[3] = dep_chan_vld_88_91;
    assign in_chan_dep_data_vec_91[1407 : 1056] = dep_chan_data_88_91;
    assign token_in_vec_91[3] = token_88_91;
    assign in_chan_dep_vld_vec_91[4] = dep_chan_vld_89_91;
    assign in_chan_dep_data_vec_91[1759 : 1408] = dep_chan_data_89_91;
    assign token_in_vec_91[4] = token_89_91;
    assign in_chan_dep_vld_vec_91[5] = dep_chan_vld_90_91;
    assign in_chan_dep_data_vec_91[2111 : 1760] = dep_chan_data_90_91;
    assign token_in_vec_91[5] = token_90_91;
    assign in_chan_dep_vld_vec_91[6] = dep_chan_vld_92_91;
    assign in_chan_dep_data_vec_91[2463 : 2112] = dep_chan_data_92_91;
    assign token_in_vec_91[6] = token_92_91;
    assign in_chan_dep_vld_vec_91[7] = dep_chan_vld_93_91;
    assign in_chan_dep_data_vec_91[2815 : 2464] = dep_chan_data_93_91;
    assign token_in_vec_91[7] = token_93_91;
    assign in_chan_dep_vld_vec_91[8] = dep_chan_vld_94_91;
    assign in_chan_dep_data_vec_91[3167 : 2816] = dep_chan_data_94_91;
    assign token_in_vec_91[8] = token_94_91;
    assign in_chan_dep_vld_vec_91[9] = dep_chan_vld_95_91;
    assign in_chan_dep_data_vec_91[3519 : 3168] = dep_chan_data_95_91;
    assign token_in_vec_91[9] = token_95_91;
    assign in_chan_dep_vld_vec_91[10] = dep_chan_vld_96_91;
    assign in_chan_dep_data_vec_91[3871 : 3520] = dep_chan_data_96_91;
    assign token_in_vec_91[10] = token_96_91;
    assign in_chan_dep_vld_vec_91[11] = dep_chan_vld_97_91;
    assign in_chan_dep_data_vec_91[4223 : 3872] = dep_chan_data_97_91;
    assign token_in_vec_91[11] = token_97_91;
    assign in_chan_dep_vld_vec_91[12] = dep_chan_vld_98_91;
    assign in_chan_dep_data_vec_91[4575 : 4224] = dep_chan_data_98_91;
    assign token_in_vec_91[12] = token_98_91;
    assign in_chan_dep_vld_vec_91[13] = dep_chan_vld_99_91;
    assign in_chan_dep_data_vec_91[4927 : 4576] = dep_chan_data_99_91;
    assign token_in_vec_91[13] = token_99_91;
    assign in_chan_dep_vld_vec_91[14] = dep_chan_vld_100_91;
    assign in_chan_dep_data_vec_91[5279 : 4928] = dep_chan_data_100_91;
    assign token_in_vec_91[14] = token_100_91;
    assign in_chan_dep_vld_vec_91[15] = dep_chan_vld_101_91;
    assign in_chan_dep_data_vec_91[5631 : 5280] = dep_chan_data_101_91;
    assign token_in_vec_91[15] = token_101_91;
    assign in_chan_dep_vld_vec_91[16] = dep_chan_vld_175_91;
    assign in_chan_dep_data_vec_91[5983 : 5632] = dep_chan_data_175_91;
    assign token_in_vec_91[16] = token_175_91;
    assign dep_chan_vld_91_69 = out_chan_dep_vld_vec_91[0];
    assign dep_chan_data_91_69 = out_chan_dep_data_91;
    assign token_91_69 = token_out_vec_91[0];
    assign dep_chan_vld_91_86 = out_chan_dep_vld_vec_91[1];
    assign dep_chan_data_91_86 = out_chan_dep_data_91;
    assign token_91_86 = token_out_vec_91[1];
    assign dep_chan_vld_91_87 = out_chan_dep_vld_vec_91[2];
    assign dep_chan_data_91_87 = out_chan_dep_data_91;
    assign token_91_87 = token_out_vec_91[2];
    assign dep_chan_vld_91_88 = out_chan_dep_vld_vec_91[3];
    assign dep_chan_data_91_88 = out_chan_dep_data_91;
    assign token_91_88 = token_out_vec_91[3];
    assign dep_chan_vld_91_89 = out_chan_dep_vld_vec_91[4];
    assign dep_chan_data_91_89 = out_chan_dep_data_91;
    assign token_91_89 = token_out_vec_91[4];
    assign dep_chan_vld_91_90 = out_chan_dep_vld_vec_91[5];
    assign dep_chan_data_91_90 = out_chan_dep_data_91;
    assign token_91_90 = token_out_vec_91[5];
    assign dep_chan_vld_91_92 = out_chan_dep_vld_vec_91[6];
    assign dep_chan_data_91_92 = out_chan_dep_data_91;
    assign token_91_92 = token_out_vec_91[6];
    assign dep_chan_vld_91_93 = out_chan_dep_vld_vec_91[7];
    assign dep_chan_data_91_93 = out_chan_dep_data_91;
    assign token_91_93 = token_out_vec_91[7];
    assign dep_chan_vld_91_94 = out_chan_dep_vld_vec_91[8];
    assign dep_chan_data_91_94 = out_chan_dep_data_91;
    assign token_91_94 = token_out_vec_91[8];
    assign dep_chan_vld_91_95 = out_chan_dep_vld_vec_91[9];
    assign dep_chan_data_91_95 = out_chan_dep_data_91;
    assign token_91_95 = token_out_vec_91[9];
    assign dep_chan_vld_91_96 = out_chan_dep_vld_vec_91[10];
    assign dep_chan_data_91_96 = out_chan_dep_data_91;
    assign token_91_96 = token_out_vec_91[10];
    assign dep_chan_vld_91_97 = out_chan_dep_vld_vec_91[11];
    assign dep_chan_data_91_97 = out_chan_dep_data_91;
    assign token_91_97 = token_out_vec_91[11];
    assign dep_chan_vld_91_98 = out_chan_dep_vld_vec_91[12];
    assign dep_chan_data_91_98 = out_chan_dep_data_91;
    assign token_91_98 = token_out_vec_91[12];
    assign dep_chan_vld_91_99 = out_chan_dep_vld_vec_91[13];
    assign dep_chan_data_91_99 = out_chan_dep_data_91;
    assign token_91_99 = token_out_vec_91[13];
    assign dep_chan_vld_91_100 = out_chan_dep_vld_vec_91[14];
    assign dep_chan_data_91_100 = out_chan_dep_data_91;
    assign token_91_100 = token_out_vec_91[14];
    assign dep_chan_vld_91_101 = out_chan_dep_vld_vec_91[15];
    assign dep_chan_data_91_101 = out_chan_dep_data_91;
    assign token_91_101 = token_out_vec_91[15];
    assign dep_chan_vld_91_175 = out_chan_dep_vld_vec_91[16];
    assign dep_chan_data_91_175 = out_chan_dep_data_91;
    assign token_91_175 = token_out_vec_91[16];

    // Process: grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 92, 17, 17) top_hls_deadlock_detect_unit_92 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_92),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_92),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_92),
        .token_in_vec(token_in_vec_92),
        .dl_detect_in(dl_detect_out),
        .origin(origin[92]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_92),
        .out_chan_dep_data(out_chan_dep_data_92),
        .token_out_vec(token_out_vec_92),
        .dl_detect_out(dl_in_vec[92]));

    assign proc_92_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.fifo_A_PE_6_8_x082_blk_n);
    assign proc_92_data_PIPO_blk[0] = 1'b0;
    assign proc_92_start_FIFO_blk[0] = 1'b0;
    assign proc_92_TLF_FIFO_blk[0] = 1'b0;
    assign proc_92_input_sync_blk[0] = 1'b0;
    assign proc_92_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_92[0] = dl_detect_out ? proc_dep_vld_vec_92_reg[0] : (proc_92_data_FIFO_blk[0] | proc_92_data_PIPO_blk[0] | proc_92_start_FIFO_blk[0] | proc_92_TLF_FIFO_blk[0] | proc_92_input_sync_blk[0] | proc_92_output_sync_blk[0]);
    assign proc_92_data_FIFO_blk[1] = 1'b0;
    assign proc_92_data_PIPO_blk[1] = 1'b0;
    assign proc_92_start_FIFO_blk[1] = 1'b0;
    assign proc_92_TLF_FIFO_blk[1] = 1'b0;
    assign proc_92_input_sync_blk[1] = 1'b0;
    assign proc_92_output_sync_blk[1] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[1] = dl_detect_out ? proc_dep_vld_vec_92_reg[1] : (proc_92_data_FIFO_blk[1] | proc_92_data_PIPO_blk[1] | proc_92_start_FIFO_blk[1] | proc_92_TLF_FIFO_blk[1] | proc_92_input_sync_blk[1] | proc_92_output_sync_blk[1]);
    assign proc_92_data_FIFO_blk[2] = 1'b0;
    assign proc_92_data_PIPO_blk[2] = 1'b0;
    assign proc_92_start_FIFO_blk[2] = 1'b0;
    assign proc_92_TLF_FIFO_blk[2] = 1'b0;
    assign proc_92_input_sync_blk[2] = 1'b0;
    assign proc_92_output_sync_blk[2] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[2] = dl_detect_out ? proc_dep_vld_vec_92_reg[2] : (proc_92_data_FIFO_blk[2] | proc_92_data_PIPO_blk[2] | proc_92_start_FIFO_blk[2] | proc_92_TLF_FIFO_blk[2] | proc_92_input_sync_blk[2] | proc_92_output_sync_blk[2]);
    assign proc_92_data_FIFO_blk[3] = 1'b0;
    assign proc_92_data_PIPO_blk[3] = 1'b0;
    assign proc_92_start_FIFO_blk[3] = 1'b0;
    assign proc_92_TLF_FIFO_blk[3] = 1'b0;
    assign proc_92_input_sync_blk[3] = 1'b0;
    assign proc_92_output_sync_blk[3] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[3] = dl_detect_out ? proc_dep_vld_vec_92_reg[3] : (proc_92_data_FIFO_blk[3] | proc_92_data_PIPO_blk[3] | proc_92_start_FIFO_blk[3] | proc_92_TLF_FIFO_blk[3] | proc_92_input_sync_blk[3] | proc_92_output_sync_blk[3]);
    assign proc_92_data_FIFO_blk[4] = 1'b0;
    assign proc_92_data_PIPO_blk[4] = 1'b0;
    assign proc_92_start_FIFO_blk[4] = 1'b0;
    assign proc_92_TLF_FIFO_blk[4] = 1'b0;
    assign proc_92_input_sync_blk[4] = 1'b0;
    assign proc_92_output_sync_blk[4] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[4] = dl_detect_out ? proc_dep_vld_vec_92_reg[4] : (proc_92_data_FIFO_blk[4] | proc_92_data_PIPO_blk[4] | proc_92_start_FIFO_blk[4] | proc_92_TLF_FIFO_blk[4] | proc_92_input_sync_blk[4] | proc_92_output_sync_blk[4]);
    assign proc_92_data_FIFO_blk[5] = 1'b0;
    assign proc_92_data_PIPO_blk[5] = 1'b0;
    assign proc_92_start_FIFO_blk[5] = 1'b0;
    assign proc_92_TLF_FIFO_blk[5] = 1'b0;
    assign proc_92_input_sync_blk[5] = 1'b0;
    assign proc_92_output_sync_blk[5] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[5] = dl_detect_out ? proc_dep_vld_vec_92_reg[5] : (proc_92_data_FIFO_blk[5] | proc_92_data_PIPO_blk[5] | proc_92_start_FIFO_blk[5] | proc_92_TLF_FIFO_blk[5] | proc_92_input_sync_blk[5] | proc_92_output_sync_blk[5]);
    assign proc_92_data_FIFO_blk[6] = 1'b0;
    assign proc_92_data_PIPO_blk[6] = 1'b0;
    assign proc_92_start_FIFO_blk[6] = 1'b0;
    assign proc_92_TLF_FIFO_blk[6] = 1'b0;
    assign proc_92_input_sync_blk[6] = 1'b0;
    assign proc_92_output_sync_blk[6] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[6] = dl_detect_out ? proc_dep_vld_vec_92_reg[6] : (proc_92_data_FIFO_blk[6] | proc_92_data_PIPO_blk[6] | proc_92_start_FIFO_blk[6] | proc_92_TLF_FIFO_blk[6] | proc_92_input_sync_blk[6] | proc_92_output_sync_blk[6]);
    assign proc_92_data_FIFO_blk[7] = 1'b0;
    assign proc_92_data_PIPO_blk[7] = 1'b0;
    assign proc_92_start_FIFO_blk[7] = 1'b0;
    assign proc_92_TLF_FIFO_blk[7] = 1'b0;
    assign proc_92_input_sync_blk[7] = 1'b0;
    assign proc_92_output_sync_blk[7] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[7] = dl_detect_out ? proc_dep_vld_vec_92_reg[7] : (proc_92_data_FIFO_blk[7] | proc_92_data_PIPO_blk[7] | proc_92_start_FIFO_blk[7] | proc_92_TLF_FIFO_blk[7] | proc_92_input_sync_blk[7] | proc_92_output_sync_blk[7]);
    assign proc_92_data_FIFO_blk[8] = 1'b0;
    assign proc_92_data_PIPO_blk[8] = 1'b0;
    assign proc_92_start_FIFO_blk[8] = 1'b0;
    assign proc_92_TLF_FIFO_blk[8] = 1'b0;
    assign proc_92_input_sync_blk[8] = 1'b0;
    assign proc_92_output_sync_blk[8] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[8] = dl_detect_out ? proc_dep_vld_vec_92_reg[8] : (proc_92_data_FIFO_blk[8] | proc_92_data_PIPO_blk[8] | proc_92_start_FIFO_blk[8] | proc_92_TLF_FIFO_blk[8] | proc_92_input_sync_blk[8] | proc_92_output_sync_blk[8]);
    assign proc_92_data_FIFO_blk[9] = 1'b0;
    assign proc_92_data_PIPO_blk[9] = 1'b0;
    assign proc_92_start_FIFO_blk[9] = 1'b0;
    assign proc_92_TLF_FIFO_blk[9] = 1'b0;
    assign proc_92_input_sync_blk[9] = 1'b0;
    assign proc_92_output_sync_blk[9] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[9] = dl_detect_out ? proc_dep_vld_vec_92_reg[9] : (proc_92_data_FIFO_blk[9] | proc_92_data_PIPO_blk[9] | proc_92_start_FIFO_blk[9] | proc_92_TLF_FIFO_blk[9] | proc_92_input_sync_blk[9] | proc_92_output_sync_blk[9]);
    assign proc_92_data_FIFO_blk[10] = 1'b0;
    assign proc_92_data_PIPO_blk[10] = 1'b0;
    assign proc_92_start_FIFO_blk[10] = 1'b0;
    assign proc_92_TLF_FIFO_blk[10] = 1'b0;
    assign proc_92_input_sync_blk[10] = 1'b0;
    assign proc_92_output_sync_blk[10] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[10] = dl_detect_out ? proc_dep_vld_vec_92_reg[10] : (proc_92_data_FIFO_blk[10] | proc_92_data_PIPO_blk[10] | proc_92_start_FIFO_blk[10] | proc_92_TLF_FIFO_blk[10] | proc_92_input_sync_blk[10] | proc_92_output_sync_blk[10]);
    assign proc_92_data_FIFO_blk[11] = 1'b0;
    assign proc_92_data_PIPO_blk[11] = 1'b0;
    assign proc_92_start_FIFO_blk[11] = 1'b0;
    assign proc_92_TLF_FIFO_blk[11] = 1'b0;
    assign proc_92_input_sync_blk[11] = 1'b0;
    assign proc_92_output_sync_blk[11] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[11] = dl_detect_out ? proc_dep_vld_vec_92_reg[11] : (proc_92_data_FIFO_blk[11] | proc_92_data_PIPO_blk[11] | proc_92_start_FIFO_blk[11] | proc_92_TLF_FIFO_blk[11] | proc_92_input_sync_blk[11] | proc_92_output_sync_blk[11]);
    assign proc_92_data_FIFO_blk[12] = 1'b0;
    assign proc_92_data_PIPO_blk[12] = 1'b0;
    assign proc_92_start_FIFO_blk[12] = 1'b0;
    assign proc_92_TLF_FIFO_blk[12] = 1'b0;
    assign proc_92_input_sync_blk[12] = 1'b0;
    assign proc_92_output_sync_blk[12] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[12] = dl_detect_out ? proc_dep_vld_vec_92_reg[12] : (proc_92_data_FIFO_blk[12] | proc_92_data_PIPO_blk[12] | proc_92_start_FIFO_blk[12] | proc_92_TLF_FIFO_blk[12] | proc_92_input_sync_blk[12] | proc_92_output_sync_blk[12]);
    assign proc_92_data_FIFO_blk[13] = 1'b0;
    assign proc_92_data_PIPO_blk[13] = 1'b0;
    assign proc_92_start_FIFO_blk[13] = 1'b0;
    assign proc_92_TLF_FIFO_blk[13] = 1'b0;
    assign proc_92_input_sync_blk[13] = 1'b0;
    assign proc_92_output_sync_blk[13] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[13] = dl_detect_out ? proc_dep_vld_vec_92_reg[13] : (proc_92_data_FIFO_blk[13] | proc_92_data_PIPO_blk[13] | proc_92_start_FIFO_blk[13] | proc_92_TLF_FIFO_blk[13] | proc_92_input_sync_blk[13] | proc_92_output_sync_blk[13]);
    assign proc_92_data_FIFO_blk[14] = 1'b0;
    assign proc_92_data_PIPO_blk[14] = 1'b0;
    assign proc_92_start_FIFO_blk[14] = 1'b0;
    assign proc_92_TLF_FIFO_blk[14] = 1'b0;
    assign proc_92_input_sync_blk[14] = 1'b0;
    assign proc_92_output_sync_blk[14] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[14] = dl_detect_out ? proc_dep_vld_vec_92_reg[14] : (proc_92_data_FIFO_blk[14] | proc_92_data_PIPO_blk[14] | proc_92_start_FIFO_blk[14] | proc_92_TLF_FIFO_blk[14] | proc_92_input_sync_blk[14] | proc_92_output_sync_blk[14]);
    assign proc_92_data_FIFO_blk[15] = 1'b0;
    assign proc_92_data_PIPO_blk[15] = 1'b0;
    assign proc_92_start_FIFO_blk[15] = 1'b0;
    assign proc_92_TLF_FIFO_blk[15] = 1'b0;
    assign proc_92_input_sync_blk[15] = 1'b0;
    assign proc_92_output_sync_blk[15] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[15] = dl_detect_out ? proc_dep_vld_vec_92_reg[15] : (proc_92_data_FIFO_blk[15] | proc_92_data_PIPO_blk[15] | proc_92_start_FIFO_blk[15] | proc_92_TLF_FIFO_blk[15] | proc_92_input_sync_blk[15] | proc_92_output_sync_blk[15]);
    assign proc_92_data_FIFO_blk[16] = 1'b0;
    assign proc_92_data_PIPO_blk[16] = 1'b0;
    assign proc_92_start_FIFO_blk[16] = 1'b0;
    assign proc_92_TLF_FIFO_blk[16] = 1'b0;
    assign proc_92_input_sync_blk[16] = 1'b0;
    assign proc_92_output_sync_blk[16] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[16] = dl_detect_out ? proc_dep_vld_vec_92_reg[16] : (proc_92_data_FIFO_blk[16] | proc_92_data_PIPO_blk[16] | proc_92_start_FIFO_blk[16] | proc_92_TLF_FIFO_blk[16] | proc_92_input_sync_blk[16] | proc_92_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_92_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_92_reg <= proc_dep_vld_vec_92;
        end
    end
    assign in_chan_dep_vld_vec_92[0] = dep_chan_vld_77_92;
    assign in_chan_dep_data_vec_92[351 : 0] = dep_chan_data_77_92;
    assign token_in_vec_92[0] = token_77_92;
    assign in_chan_dep_vld_vec_92[1] = dep_chan_vld_86_92;
    assign in_chan_dep_data_vec_92[703 : 352] = dep_chan_data_86_92;
    assign token_in_vec_92[1] = token_86_92;
    assign in_chan_dep_vld_vec_92[2] = dep_chan_vld_87_92;
    assign in_chan_dep_data_vec_92[1055 : 704] = dep_chan_data_87_92;
    assign token_in_vec_92[2] = token_87_92;
    assign in_chan_dep_vld_vec_92[3] = dep_chan_vld_88_92;
    assign in_chan_dep_data_vec_92[1407 : 1056] = dep_chan_data_88_92;
    assign token_in_vec_92[3] = token_88_92;
    assign in_chan_dep_vld_vec_92[4] = dep_chan_vld_89_92;
    assign in_chan_dep_data_vec_92[1759 : 1408] = dep_chan_data_89_92;
    assign token_in_vec_92[4] = token_89_92;
    assign in_chan_dep_vld_vec_92[5] = dep_chan_vld_90_92;
    assign in_chan_dep_data_vec_92[2111 : 1760] = dep_chan_data_90_92;
    assign token_in_vec_92[5] = token_90_92;
    assign in_chan_dep_vld_vec_92[6] = dep_chan_vld_91_92;
    assign in_chan_dep_data_vec_92[2463 : 2112] = dep_chan_data_91_92;
    assign token_in_vec_92[6] = token_91_92;
    assign in_chan_dep_vld_vec_92[7] = dep_chan_vld_93_92;
    assign in_chan_dep_data_vec_92[2815 : 2464] = dep_chan_data_93_92;
    assign token_in_vec_92[7] = token_93_92;
    assign in_chan_dep_vld_vec_92[8] = dep_chan_vld_94_92;
    assign in_chan_dep_data_vec_92[3167 : 2816] = dep_chan_data_94_92;
    assign token_in_vec_92[8] = token_94_92;
    assign in_chan_dep_vld_vec_92[9] = dep_chan_vld_95_92;
    assign in_chan_dep_data_vec_92[3519 : 3168] = dep_chan_data_95_92;
    assign token_in_vec_92[9] = token_95_92;
    assign in_chan_dep_vld_vec_92[10] = dep_chan_vld_96_92;
    assign in_chan_dep_data_vec_92[3871 : 3520] = dep_chan_data_96_92;
    assign token_in_vec_92[10] = token_96_92;
    assign in_chan_dep_vld_vec_92[11] = dep_chan_vld_97_92;
    assign in_chan_dep_data_vec_92[4223 : 3872] = dep_chan_data_97_92;
    assign token_in_vec_92[11] = token_97_92;
    assign in_chan_dep_vld_vec_92[12] = dep_chan_vld_98_92;
    assign in_chan_dep_data_vec_92[4575 : 4224] = dep_chan_data_98_92;
    assign token_in_vec_92[12] = token_98_92;
    assign in_chan_dep_vld_vec_92[13] = dep_chan_vld_99_92;
    assign in_chan_dep_data_vec_92[4927 : 4576] = dep_chan_data_99_92;
    assign token_in_vec_92[13] = token_99_92;
    assign in_chan_dep_vld_vec_92[14] = dep_chan_vld_100_92;
    assign in_chan_dep_data_vec_92[5279 : 4928] = dep_chan_data_100_92;
    assign token_in_vec_92[14] = token_100_92;
    assign in_chan_dep_vld_vec_92[15] = dep_chan_vld_101_92;
    assign in_chan_dep_data_vec_92[5631 : 5280] = dep_chan_data_101_92;
    assign token_in_vec_92[15] = token_101_92;
    assign in_chan_dep_vld_vec_92[16] = dep_chan_vld_175_92;
    assign in_chan_dep_data_vec_92[5983 : 5632] = dep_chan_data_175_92;
    assign token_in_vec_92[16] = token_175_92;
    assign dep_chan_vld_92_77 = out_chan_dep_vld_vec_92[0];
    assign dep_chan_data_92_77 = out_chan_dep_data_92;
    assign token_92_77 = token_out_vec_92[0];
    assign dep_chan_vld_92_86 = out_chan_dep_vld_vec_92[1];
    assign dep_chan_data_92_86 = out_chan_dep_data_92;
    assign token_92_86 = token_out_vec_92[1];
    assign dep_chan_vld_92_87 = out_chan_dep_vld_vec_92[2];
    assign dep_chan_data_92_87 = out_chan_dep_data_92;
    assign token_92_87 = token_out_vec_92[2];
    assign dep_chan_vld_92_88 = out_chan_dep_vld_vec_92[3];
    assign dep_chan_data_92_88 = out_chan_dep_data_92;
    assign token_92_88 = token_out_vec_92[3];
    assign dep_chan_vld_92_89 = out_chan_dep_vld_vec_92[4];
    assign dep_chan_data_92_89 = out_chan_dep_data_92;
    assign token_92_89 = token_out_vec_92[4];
    assign dep_chan_vld_92_90 = out_chan_dep_vld_vec_92[5];
    assign dep_chan_data_92_90 = out_chan_dep_data_92;
    assign token_92_90 = token_out_vec_92[5];
    assign dep_chan_vld_92_91 = out_chan_dep_vld_vec_92[6];
    assign dep_chan_data_92_91 = out_chan_dep_data_92;
    assign token_92_91 = token_out_vec_92[6];
    assign dep_chan_vld_92_93 = out_chan_dep_vld_vec_92[7];
    assign dep_chan_data_92_93 = out_chan_dep_data_92;
    assign token_92_93 = token_out_vec_92[7];
    assign dep_chan_vld_92_94 = out_chan_dep_vld_vec_92[8];
    assign dep_chan_data_92_94 = out_chan_dep_data_92;
    assign token_92_94 = token_out_vec_92[8];
    assign dep_chan_vld_92_95 = out_chan_dep_vld_vec_92[9];
    assign dep_chan_data_92_95 = out_chan_dep_data_92;
    assign token_92_95 = token_out_vec_92[9];
    assign dep_chan_vld_92_96 = out_chan_dep_vld_vec_92[10];
    assign dep_chan_data_92_96 = out_chan_dep_data_92;
    assign token_92_96 = token_out_vec_92[10];
    assign dep_chan_vld_92_97 = out_chan_dep_vld_vec_92[11];
    assign dep_chan_data_92_97 = out_chan_dep_data_92;
    assign token_92_97 = token_out_vec_92[11];
    assign dep_chan_vld_92_98 = out_chan_dep_vld_vec_92[12];
    assign dep_chan_data_92_98 = out_chan_dep_data_92;
    assign token_92_98 = token_out_vec_92[12];
    assign dep_chan_vld_92_99 = out_chan_dep_vld_vec_92[13];
    assign dep_chan_data_92_99 = out_chan_dep_data_92;
    assign token_92_99 = token_out_vec_92[13];
    assign dep_chan_vld_92_100 = out_chan_dep_vld_vec_92[14];
    assign dep_chan_data_92_100 = out_chan_dep_data_92;
    assign token_92_100 = token_out_vec_92[14];
    assign dep_chan_vld_92_101 = out_chan_dep_vld_vec_92[15];
    assign dep_chan_data_92_101 = out_chan_dep_data_92;
    assign token_92_101 = token_out_vec_92[15];
    assign dep_chan_vld_92_175 = out_chan_dep_vld_vec_92[16];
    assign dep_chan_data_92_175 = out_chan_dep_data_92;
    assign token_92_175 = token_out_vec_92[16];

    // Process: grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 93, 17, 17) top_hls_deadlock_detect_unit_93 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_93),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_93),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_93),
        .token_in_vec(token_in_vec_93),
        .dl_detect_in(dl_detect_out),
        .origin(origin[93]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_93),
        .out_chan_dep_data(out_chan_dep_data_93),
        .token_out_vec(token_out_vec_93),
        .dl_detect_out(dl_in_vec[93]));

    assign proc_93_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.fifo_A_PE_7_8_x091_blk_n);
    assign proc_93_data_PIPO_blk[0] = 1'b0;
    assign proc_93_start_FIFO_blk[0] = 1'b0;
    assign proc_93_TLF_FIFO_blk[0] = 1'b0;
    assign proc_93_input_sync_blk[0] = 1'b0;
    assign proc_93_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_93[0] = dl_detect_out ? proc_dep_vld_vec_93_reg[0] : (proc_93_data_FIFO_blk[0] | proc_93_data_PIPO_blk[0] | proc_93_start_FIFO_blk[0] | proc_93_TLF_FIFO_blk[0] | proc_93_input_sync_blk[0] | proc_93_output_sync_blk[0]);
    assign proc_93_data_FIFO_blk[1] = 1'b0;
    assign proc_93_data_PIPO_blk[1] = 1'b0;
    assign proc_93_start_FIFO_blk[1] = 1'b0;
    assign proc_93_TLF_FIFO_blk[1] = 1'b0;
    assign proc_93_input_sync_blk[1] = 1'b0;
    assign proc_93_output_sync_blk[1] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[1] = dl_detect_out ? proc_dep_vld_vec_93_reg[1] : (proc_93_data_FIFO_blk[1] | proc_93_data_PIPO_blk[1] | proc_93_start_FIFO_blk[1] | proc_93_TLF_FIFO_blk[1] | proc_93_input_sync_blk[1] | proc_93_output_sync_blk[1]);
    assign proc_93_data_FIFO_blk[2] = 1'b0;
    assign proc_93_data_PIPO_blk[2] = 1'b0;
    assign proc_93_start_FIFO_blk[2] = 1'b0;
    assign proc_93_TLF_FIFO_blk[2] = 1'b0;
    assign proc_93_input_sync_blk[2] = 1'b0;
    assign proc_93_output_sync_blk[2] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[2] = dl_detect_out ? proc_dep_vld_vec_93_reg[2] : (proc_93_data_FIFO_blk[2] | proc_93_data_PIPO_blk[2] | proc_93_start_FIFO_blk[2] | proc_93_TLF_FIFO_blk[2] | proc_93_input_sync_blk[2] | proc_93_output_sync_blk[2]);
    assign proc_93_data_FIFO_blk[3] = 1'b0;
    assign proc_93_data_PIPO_blk[3] = 1'b0;
    assign proc_93_start_FIFO_blk[3] = 1'b0;
    assign proc_93_TLF_FIFO_blk[3] = 1'b0;
    assign proc_93_input_sync_blk[3] = 1'b0;
    assign proc_93_output_sync_blk[3] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[3] = dl_detect_out ? proc_dep_vld_vec_93_reg[3] : (proc_93_data_FIFO_blk[3] | proc_93_data_PIPO_blk[3] | proc_93_start_FIFO_blk[3] | proc_93_TLF_FIFO_blk[3] | proc_93_input_sync_blk[3] | proc_93_output_sync_blk[3]);
    assign proc_93_data_FIFO_blk[4] = 1'b0;
    assign proc_93_data_PIPO_blk[4] = 1'b0;
    assign proc_93_start_FIFO_blk[4] = 1'b0;
    assign proc_93_TLF_FIFO_blk[4] = 1'b0;
    assign proc_93_input_sync_blk[4] = 1'b0;
    assign proc_93_output_sync_blk[4] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[4] = dl_detect_out ? proc_dep_vld_vec_93_reg[4] : (proc_93_data_FIFO_blk[4] | proc_93_data_PIPO_blk[4] | proc_93_start_FIFO_blk[4] | proc_93_TLF_FIFO_blk[4] | proc_93_input_sync_blk[4] | proc_93_output_sync_blk[4]);
    assign proc_93_data_FIFO_blk[5] = 1'b0;
    assign proc_93_data_PIPO_blk[5] = 1'b0;
    assign proc_93_start_FIFO_blk[5] = 1'b0;
    assign proc_93_TLF_FIFO_blk[5] = 1'b0;
    assign proc_93_input_sync_blk[5] = 1'b0;
    assign proc_93_output_sync_blk[5] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[5] = dl_detect_out ? proc_dep_vld_vec_93_reg[5] : (proc_93_data_FIFO_blk[5] | proc_93_data_PIPO_blk[5] | proc_93_start_FIFO_blk[5] | proc_93_TLF_FIFO_blk[5] | proc_93_input_sync_blk[5] | proc_93_output_sync_blk[5]);
    assign proc_93_data_FIFO_blk[6] = 1'b0;
    assign proc_93_data_PIPO_blk[6] = 1'b0;
    assign proc_93_start_FIFO_blk[6] = 1'b0;
    assign proc_93_TLF_FIFO_blk[6] = 1'b0;
    assign proc_93_input_sync_blk[6] = 1'b0;
    assign proc_93_output_sync_blk[6] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[6] = dl_detect_out ? proc_dep_vld_vec_93_reg[6] : (proc_93_data_FIFO_blk[6] | proc_93_data_PIPO_blk[6] | proc_93_start_FIFO_blk[6] | proc_93_TLF_FIFO_blk[6] | proc_93_input_sync_blk[6] | proc_93_output_sync_blk[6]);
    assign proc_93_data_FIFO_blk[7] = 1'b0;
    assign proc_93_data_PIPO_blk[7] = 1'b0;
    assign proc_93_start_FIFO_blk[7] = 1'b0;
    assign proc_93_TLF_FIFO_blk[7] = 1'b0;
    assign proc_93_input_sync_blk[7] = 1'b0;
    assign proc_93_output_sync_blk[7] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[7] = dl_detect_out ? proc_dep_vld_vec_93_reg[7] : (proc_93_data_FIFO_blk[7] | proc_93_data_PIPO_blk[7] | proc_93_start_FIFO_blk[7] | proc_93_TLF_FIFO_blk[7] | proc_93_input_sync_blk[7] | proc_93_output_sync_blk[7]);
    assign proc_93_data_FIFO_blk[8] = 1'b0;
    assign proc_93_data_PIPO_blk[8] = 1'b0;
    assign proc_93_start_FIFO_blk[8] = 1'b0;
    assign proc_93_TLF_FIFO_blk[8] = 1'b0;
    assign proc_93_input_sync_blk[8] = 1'b0;
    assign proc_93_output_sync_blk[8] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[8] = dl_detect_out ? proc_dep_vld_vec_93_reg[8] : (proc_93_data_FIFO_blk[8] | proc_93_data_PIPO_blk[8] | proc_93_start_FIFO_blk[8] | proc_93_TLF_FIFO_blk[8] | proc_93_input_sync_blk[8] | proc_93_output_sync_blk[8]);
    assign proc_93_data_FIFO_blk[9] = 1'b0;
    assign proc_93_data_PIPO_blk[9] = 1'b0;
    assign proc_93_start_FIFO_blk[9] = 1'b0;
    assign proc_93_TLF_FIFO_blk[9] = 1'b0;
    assign proc_93_input_sync_blk[9] = 1'b0;
    assign proc_93_output_sync_blk[9] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[9] = dl_detect_out ? proc_dep_vld_vec_93_reg[9] : (proc_93_data_FIFO_blk[9] | proc_93_data_PIPO_blk[9] | proc_93_start_FIFO_blk[9] | proc_93_TLF_FIFO_blk[9] | proc_93_input_sync_blk[9] | proc_93_output_sync_blk[9]);
    assign proc_93_data_FIFO_blk[10] = 1'b0;
    assign proc_93_data_PIPO_blk[10] = 1'b0;
    assign proc_93_start_FIFO_blk[10] = 1'b0;
    assign proc_93_TLF_FIFO_blk[10] = 1'b0;
    assign proc_93_input_sync_blk[10] = 1'b0;
    assign proc_93_output_sync_blk[10] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[10] = dl_detect_out ? proc_dep_vld_vec_93_reg[10] : (proc_93_data_FIFO_blk[10] | proc_93_data_PIPO_blk[10] | proc_93_start_FIFO_blk[10] | proc_93_TLF_FIFO_blk[10] | proc_93_input_sync_blk[10] | proc_93_output_sync_blk[10]);
    assign proc_93_data_FIFO_blk[11] = 1'b0;
    assign proc_93_data_PIPO_blk[11] = 1'b0;
    assign proc_93_start_FIFO_blk[11] = 1'b0;
    assign proc_93_TLF_FIFO_blk[11] = 1'b0;
    assign proc_93_input_sync_blk[11] = 1'b0;
    assign proc_93_output_sync_blk[11] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[11] = dl_detect_out ? proc_dep_vld_vec_93_reg[11] : (proc_93_data_FIFO_blk[11] | proc_93_data_PIPO_blk[11] | proc_93_start_FIFO_blk[11] | proc_93_TLF_FIFO_blk[11] | proc_93_input_sync_blk[11] | proc_93_output_sync_blk[11]);
    assign proc_93_data_FIFO_blk[12] = 1'b0;
    assign proc_93_data_PIPO_blk[12] = 1'b0;
    assign proc_93_start_FIFO_blk[12] = 1'b0;
    assign proc_93_TLF_FIFO_blk[12] = 1'b0;
    assign proc_93_input_sync_blk[12] = 1'b0;
    assign proc_93_output_sync_blk[12] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[12] = dl_detect_out ? proc_dep_vld_vec_93_reg[12] : (proc_93_data_FIFO_blk[12] | proc_93_data_PIPO_blk[12] | proc_93_start_FIFO_blk[12] | proc_93_TLF_FIFO_blk[12] | proc_93_input_sync_blk[12] | proc_93_output_sync_blk[12]);
    assign proc_93_data_FIFO_blk[13] = 1'b0;
    assign proc_93_data_PIPO_blk[13] = 1'b0;
    assign proc_93_start_FIFO_blk[13] = 1'b0;
    assign proc_93_TLF_FIFO_blk[13] = 1'b0;
    assign proc_93_input_sync_blk[13] = 1'b0;
    assign proc_93_output_sync_blk[13] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[13] = dl_detect_out ? proc_dep_vld_vec_93_reg[13] : (proc_93_data_FIFO_blk[13] | proc_93_data_PIPO_blk[13] | proc_93_start_FIFO_blk[13] | proc_93_TLF_FIFO_blk[13] | proc_93_input_sync_blk[13] | proc_93_output_sync_blk[13]);
    assign proc_93_data_FIFO_blk[14] = 1'b0;
    assign proc_93_data_PIPO_blk[14] = 1'b0;
    assign proc_93_start_FIFO_blk[14] = 1'b0;
    assign proc_93_TLF_FIFO_blk[14] = 1'b0;
    assign proc_93_input_sync_blk[14] = 1'b0;
    assign proc_93_output_sync_blk[14] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[14] = dl_detect_out ? proc_dep_vld_vec_93_reg[14] : (proc_93_data_FIFO_blk[14] | proc_93_data_PIPO_blk[14] | proc_93_start_FIFO_blk[14] | proc_93_TLF_FIFO_blk[14] | proc_93_input_sync_blk[14] | proc_93_output_sync_blk[14]);
    assign proc_93_data_FIFO_blk[15] = 1'b0;
    assign proc_93_data_PIPO_blk[15] = 1'b0;
    assign proc_93_start_FIFO_blk[15] = 1'b0;
    assign proc_93_TLF_FIFO_blk[15] = 1'b0;
    assign proc_93_input_sync_blk[15] = 1'b0;
    assign proc_93_output_sync_blk[15] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[15] = dl_detect_out ? proc_dep_vld_vec_93_reg[15] : (proc_93_data_FIFO_blk[15] | proc_93_data_PIPO_blk[15] | proc_93_start_FIFO_blk[15] | proc_93_TLF_FIFO_blk[15] | proc_93_input_sync_blk[15] | proc_93_output_sync_blk[15]);
    assign proc_93_data_FIFO_blk[16] = 1'b0;
    assign proc_93_data_PIPO_blk[16] = 1'b0;
    assign proc_93_start_FIFO_blk[16] = 1'b0;
    assign proc_93_TLF_FIFO_blk[16] = 1'b0;
    assign proc_93_input_sync_blk[16] = 1'b0;
    assign proc_93_output_sync_blk[16] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[16] = dl_detect_out ? proc_dep_vld_vec_93_reg[16] : (proc_93_data_FIFO_blk[16] | proc_93_data_PIPO_blk[16] | proc_93_start_FIFO_blk[16] | proc_93_TLF_FIFO_blk[16] | proc_93_input_sync_blk[16] | proc_93_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_93_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_93_reg <= proc_dep_vld_vec_93;
        end
    end
    assign in_chan_dep_vld_vec_93[0] = dep_chan_vld_85_93;
    assign in_chan_dep_data_vec_93[351 : 0] = dep_chan_data_85_93;
    assign token_in_vec_93[0] = token_85_93;
    assign in_chan_dep_vld_vec_93[1] = dep_chan_vld_86_93;
    assign in_chan_dep_data_vec_93[703 : 352] = dep_chan_data_86_93;
    assign token_in_vec_93[1] = token_86_93;
    assign in_chan_dep_vld_vec_93[2] = dep_chan_vld_87_93;
    assign in_chan_dep_data_vec_93[1055 : 704] = dep_chan_data_87_93;
    assign token_in_vec_93[2] = token_87_93;
    assign in_chan_dep_vld_vec_93[3] = dep_chan_vld_88_93;
    assign in_chan_dep_data_vec_93[1407 : 1056] = dep_chan_data_88_93;
    assign token_in_vec_93[3] = token_88_93;
    assign in_chan_dep_vld_vec_93[4] = dep_chan_vld_89_93;
    assign in_chan_dep_data_vec_93[1759 : 1408] = dep_chan_data_89_93;
    assign token_in_vec_93[4] = token_89_93;
    assign in_chan_dep_vld_vec_93[5] = dep_chan_vld_90_93;
    assign in_chan_dep_data_vec_93[2111 : 1760] = dep_chan_data_90_93;
    assign token_in_vec_93[5] = token_90_93;
    assign in_chan_dep_vld_vec_93[6] = dep_chan_vld_91_93;
    assign in_chan_dep_data_vec_93[2463 : 2112] = dep_chan_data_91_93;
    assign token_in_vec_93[6] = token_91_93;
    assign in_chan_dep_vld_vec_93[7] = dep_chan_vld_92_93;
    assign in_chan_dep_data_vec_93[2815 : 2464] = dep_chan_data_92_93;
    assign token_in_vec_93[7] = token_92_93;
    assign in_chan_dep_vld_vec_93[8] = dep_chan_vld_94_93;
    assign in_chan_dep_data_vec_93[3167 : 2816] = dep_chan_data_94_93;
    assign token_in_vec_93[8] = token_94_93;
    assign in_chan_dep_vld_vec_93[9] = dep_chan_vld_95_93;
    assign in_chan_dep_data_vec_93[3519 : 3168] = dep_chan_data_95_93;
    assign token_in_vec_93[9] = token_95_93;
    assign in_chan_dep_vld_vec_93[10] = dep_chan_vld_96_93;
    assign in_chan_dep_data_vec_93[3871 : 3520] = dep_chan_data_96_93;
    assign token_in_vec_93[10] = token_96_93;
    assign in_chan_dep_vld_vec_93[11] = dep_chan_vld_97_93;
    assign in_chan_dep_data_vec_93[4223 : 3872] = dep_chan_data_97_93;
    assign token_in_vec_93[11] = token_97_93;
    assign in_chan_dep_vld_vec_93[12] = dep_chan_vld_98_93;
    assign in_chan_dep_data_vec_93[4575 : 4224] = dep_chan_data_98_93;
    assign token_in_vec_93[12] = token_98_93;
    assign in_chan_dep_vld_vec_93[13] = dep_chan_vld_99_93;
    assign in_chan_dep_data_vec_93[4927 : 4576] = dep_chan_data_99_93;
    assign token_in_vec_93[13] = token_99_93;
    assign in_chan_dep_vld_vec_93[14] = dep_chan_vld_100_93;
    assign in_chan_dep_data_vec_93[5279 : 4928] = dep_chan_data_100_93;
    assign token_in_vec_93[14] = token_100_93;
    assign in_chan_dep_vld_vec_93[15] = dep_chan_vld_101_93;
    assign in_chan_dep_data_vec_93[5631 : 5280] = dep_chan_data_101_93;
    assign token_in_vec_93[15] = token_101_93;
    assign in_chan_dep_vld_vec_93[16] = dep_chan_vld_175_93;
    assign in_chan_dep_data_vec_93[5983 : 5632] = dep_chan_data_175_93;
    assign token_in_vec_93[16] = token_175_93;
    assign dep_chan_vld_93_85 = out_chan_dep_vld_vec_93[0];
    assign dep_chan_data_93_85 = out_chan_dep_data_93;
    assign token_93_85 = token_out_vec_93[0];
    assign dep_chan_vld_93_86 = out_chan_dep_vld_vec_93[1];
    assign dep_chan_data_93_86 = out_chan_dep_data_93;
    assign token_93_86 = token_out_vec_93[1];
    assign dep_chan_vld_93_87 = out_chan_dep_vld_vec_93[2];
    assign dep_chan_data_93_87 = out_chan_dep_data_93;
    assign token_93_87 = token_out_vec_93[2];
    assign dep_chan_vld_93_88 = out_chan_dep_vld_vec_93[3];
    assign dep_chan_data_93_88 = out_chan_dep_data_93;
    assign token_93_88 = token_out_vec_93[3];
    assign dep_chan_vld_93_89 = out_chan_dep_vld_vec_93[4];
    assign dep_chan_data_93_89 = out_chan_dep_data_93;
    assign token_93_89 = token_out_vec_93[4];
    assign dep_chan_vld_93_90 = out_chan_dep_vld_vec_93[5];
    assign dep_chan_data_93_90 = out_chan_dep_data_93;
    assign token_93_90 = token_out_vec_93[5];
    assign dep_chan_vld_93_91 = out_chan_dep_vld_vec_93[6];
    assign dep_chan_data_93_91 = out_chan_dep_data_93;
    assign token_93_91 = token_out_vec_93[6];
    assign dep_chan_vld_93_92 = out_chan_dep_vld_vec_93[7];
    assign dep_chan_data_93_92 = out_chan_dep_data_93;
    assign token_93_92 = token_out_vec_93[7];
    assign dep_chan_vld_93_94 = out_chan_dep_vld_vec_93[8];
    assign dep_chan_data_93_94 = out_chan_dep_data_93;
    assign token_93_94 = token_out_vec_93[8];
    assign dep_chan_vld_93_95 = out_chan_dep_vld_vec_93[9];
    assign dep_chan_data_93_95 = out_chan_dep_data_93;
    assign token_93_95 = token_out_vec_93[9];
    assign dep_chan_vld_93_96 = out_chan_dep_vld_vec_93[10];
    assign dep_chan_data_93_96 = out_chan_dep_data_93;
    assign token_93_96 = token_out_vec_93[10];
    assign dep_chan_vld_93_97 = out_chan_dep_vld_vec_93[11];
    assign dep_chan_data_93_97 = out_chan_dep_data_93;
    assign token_93_97 = token_out_vec_93[11];
    assign dep_chan_vld_93_98 = out_chan_dep_vld_vec_93[12];
    assign dep_chan_data_93_98 = out_chan_dep_data_93;
    assign token_93_98 = token_out_vec_93[12];
    assign dep_chan_vld_93_99 = out_chan_dep_vld_vec_93[13];
    assign dep_chan_data_93_99 = out_chan_dep_data_93;
    assign token_93_99 = token_out_vec_93[13];
    assign dep_chan_vld_93_100 = out_chan_dep_vld_vec_93[14];
    assign dep_chan_data_93_100 = out_chan_dep_data_93;
    assign token_93_100 = token_out_vec_93[14];
    assign dep_chan_vld_93_101 = out_chan_dep_vld_vec_93[15];
    assign dep_chan_data_93_101 = out_chan_dep_data_93;
    assign token_93_101 = token_out_vec_93[15];
    assign dep_chan_vld_93_175 = out_chan_dep_vld_vec_93[16];
    assign dep_chan_data_93_175 = out_chan_dep_data_93;
    assign token_93_175 = token_out_vec_93[16];

    // Process: grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 94, 17, 17) top_hls_deadlock_detect_unit_94 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_94),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_94),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_94),
        .token_in_vec(token_in_vec_94),
        .dl_detect_in(dl_detect_out),
        .origin(origin[94]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_94),
        .out_chan_dep_data(out_chan_dep_data_94),
        .token_out_vec(token_out_vec_94),
        .dl_detect_out(dl_in_vec[94]));

    assign proc_94_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.fifo_B_PE_8_0_x0100_blk_n);
    assign proc_94_data_PIPO_blk[0] = 1'b0;
    assign proc_94_start_FIFO_blk[0] = 1'b0;
    assign proc_94_TLF_FIFO_blk[0] = 1'b0;
    assign proc_94_input_sync_blk[0] = 1'b0;
    assign proc_94_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_94[0] = dl_detect_out ? proc_dep_vld_vec_94_reg[0] : (proc_94_data_FIFO_blk[0] | proc_94_data_PIPO_blk[0] | proc_94_start_FIFO_blk[0] | proc_94_TLF_FIFO_blk[0] | proc_94_input_sync_blk[0] | proc_94_output_sync_blk[0]);
    assign proc_94_data_FIFO_blk[1] = 1'b0;
    assign proc_94_data_PIPO_blk[1] = 1'b0;
    assign proc_94_start_FIFO_blk[1] = 1'b0;
    assign proc_94_TLF_FIFO_blk[1] = 1'b0;
    assign proc_94_input_sync_blk[1] = 1'b0;
    assign proc_94_output_sync_blk[1] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[1] = dl_detect_out ? proc_dep_vld_vec_94_reg[1] : (proc_94_data_FIFO_blk[1] | proc_94_data_PIPO_blk[1] | proc_94_start_FIFO_blk[1] | proc_94_TLF_FIFO_blk[1] | proc_94_input_sync_blk[1] | proc_94_output_sync_blk[1]);
    assign proc_94_data_FIFO_blk[2] = 1'b0;
    assign proc_94_data_PIPO_blk[2] = 1'b0;
    assign proc_94_start_FIFO_blk[2] = 1'b0;
    assign proc_94_TLF_FIFO_blk[2] = 1'b0;
    assign proc_94_input_sync_blk[2] = 1'b0;
    assign proc_94_output_sync_blk[2] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[2] = dl_detect_out ? proc_dep_vld_vec_94_reg[2] : (proc_94_data_FIFO_blk[2] | proc_94_data_PIPO_blk[2] | proc_94_start_FIFO_blk[2] | proc_94_TLF_FIFO_blk[2] | proc_94_input_sync_blk[2] | proc_94_output_sync_blk[2]);
    assign proc_94_data_FIFO_blk[3] = 1'b0;
    assign proc_94_data_PIPO_blk[3] = 1'b0;
    assign proc_94_start_FIFO_blk[3] = 1'b0;
    assign proc_94_TLF_FIFO_blk[3] = 1'b0;
    assign proc_94_input_sync_blk[3] = 1'b0;
    assign proc_94_output_sync_blk[3] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[3] = dl_detect_out ? proc_dep_vld_vec_94_reg[3] : (proc_94_data_FIFO_blk[3] | proc_94_data_PIPO_blk[3] | proc_94_start_FIFO_blk[3] | proc_94_TLF_FIFO_blk[3] | proc_94_input_sync_blk[3] | proc_94_output_sync_blk[3]);
    assign proc_94_data_FIFO_blk[4] = 1'b0;
    assign proc_94_data_PIPO_blk[4] = 1'b0;
    assign proc_94_start_FIFO_blk[4] = 1'b0;
    assign proc_94_TLF_FIFO_blk[4] = 1'b0;
    assign proc_94_input_sync_blk[4] = 1'b0;
    assign proc_94_output_sync_blk[4] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[4] = dl_detect_out ? proc_dep_vld_vec_94_reg[4] : (proc_94_data_FIFO_blk[4] | proc_94_data_PIPO_blk[4] | proc_94_start_FIFO_blk[4] | proc_94_TLF_FIFO_blk[4] | proc_94_input_sync_blk[4] | proc_94_output_sync_blk[4]);
    assign proc_94_data_FIFO_blk[5] = 1'b0;
    assign proc_94_data_PIPO_blk[5] = 1'b0;
    assign proc_94_start_FIFO_blk[5] = 1'b0;
    assign proc_94_TLF_FIFO_blk[5] = 1'b0;
    assign proc_94_input_sync_blk[5] = 1'b0;
    assign proc_94_output_sync_blk[5] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[5] = dl_detect_out ? proc_dep_vld_vec_94_reg[5] : (proc_94_data_FIFO_blk[5] | proc_94_data_PIPO_blk[5] | proc_94_start_FIFO_blk[5] | proc_94_TLF_FIFO_blk[5] | proc_94_input_sync_blk[5] | proc_94_output_sync_blk[5]);
    assign proc_94_data_FIFO_blk[6] = 1'b0;
    assign proc_94_data_PIPO_blk[6] = 1'b0;
    assign proc_94_start_FIFO_blk[6] = 1'b0;
    assign proc_94_TLF_FIFO_blk[6] = 1'b0;
    assign proc_94_input_sync_blk[6] = 1'b0;
    assign proc_94_output_sync_blk[6] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[6] = dl_detect_out ? proc_dep_vld_vec_94_reg[6] : (proc_94_data_FIFO_blk[6] | proc_94_data_PIPO_blk[6] | proc_94_start_FIFO_blk[6] | proc_94_TLF_FIFO_blk[6] | proc_94_input_sync_blk[6] | proc_94_output_sync_blk[6]);
    assign proc_94_data_FIFO_blk[7] = 1'b0;
    assign proc_94_data_PIPO_blk[7] = 1'b0;
    assign proc_94_start_FIFO_blk[7] = 1'b0;
    assign proc_94_TLF_FIFO_blk[7] = 1'b0;
    assign proc_94_input_sync_blk[7] = 1'b0;
    assign proc_94_output_sync_blk[7] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[7] = dl_detect_out ? proc_dep_vld_vec_94_reg[7] : (proc_94_data_FIFO_blk[7] | proc_94_data_PIPO_blk[7] | proc_94_start_FIFO_blk[7] | proc_94_TLF_FIFO_blk[7] | proc_94_input_sync_blk[7] | proc_94_output_sync_blk[7]);
    assign proc_94_data_FIFO_blk[8] = 1'b0;
    assign proc_94_data_PIPO_blk[8] = 1'b0;
    assign proc_94_start_FIFO_blk[8] = 1'b0;
    assign proc_94_TLF_FIFO_blk[8] = 1'b0;
    assign proc_94_input_sync_blk[8] = 1'b0;
    assign proc_94_output_sync_blk[8] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[8] = dl_detect_out ? proc_dep_vld_vec_94_reg[8] : (proc_94_data_FIFO_blk[8] | proc_94_data_PIPO_blk[8] | proc_94_start_FIFO_blk[8] | proc_94_TLF_FIFO_blk[8] | proc_94_input_sync_blk[8] | proc_94_output_sync_blk[8]);
    assign proc_94_data_FIFO_blk[9] = 1'b0;
    assign proc_94_data_PIPO_blk[9] = 1'b0;
    assign proc_94_start_FIFO_blk[9] = 1'b0;
    assign proc_94_TLF_FIFO_blk[9] = 1'b0;
    assign proc_94_input_sync_blk[9] = 1'b0;
    assign proc_94_output_sync_blk[9] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[9] = dl_detect_out ? proc_dep_vld_vec_94_reg[9] : (proc_94_data_FIFO_blk[9] | proc_94_data_PIPO_blk[9] | proc_94_start_FIFO_blk[9] | proc_94_TLF_FIFO_blk[9] | proc_94_input_sync_blk[9] | proc_94_output_sync_blk[9]);
    assign proc_94_data_FIFO_blk[10] = 1'b0;
    assign proc_94_data_PIPO_blk[10] = 1'b0;
    assign proc_94_start_FIFO_blk[10] = 1'b0;
    assign proc_94_TLF_FIFO_blk[10] = 1'b0;
    assign proc_94_input_sync_blk[10] = 1'b0;
    assign proc_94_output_sync_blk[10] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[10] = dl_detect_out ? proc_dep_vld_vec_94_reg[10] : (proc_94_data_FIFO_blk[10] | proc_94_data_PIPO_blk[10] | proc_94_start_FIFO_blk[10] | proc_94_TLF_FIFO_blk[10] | proc_94_input_sync_blk[10] | proc_94_output_sync_blk[10]);
    assign proc_94_data_FIFO_blk[11] = 1'b0;
    assign proc_94_data_PIPO_blk[11] = 1'b0;
    assign proc_94_start_FIFO_blk[11] = 1'b0;
    assign proc_94_TLF_FIFO_blk[11] = 1'b0;
    assign proc_94_input_sync_blk[11] = 1'b0;
    assign proc_94_output_sync_blk[11] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[11] = dl_detect_out ? proc_dep_vld_vec_94_reg[11] : (proc_94_data_FIFO_blk[11] | proc_94_data_PIPO_blk[11] | proc_94_start_FIFO_blk[11] | proc_94_TLF_FIFO_blk[11] | proc_94_input_sync_blk[11] | proc_94_output_sync_blk[11]);
    assign proc_94_data_FIFO_blk[12] = 1'b0;
    assign proc_94_data_PIPO_blk[12] = 1'b0;
    assign proc_94_start_FIFO_blk[12] = 1'b0;
    assign proc_94_TLF_FIFO_blk[12] = 1'b0;
    assign proc_94_input_sync_blk[12] = 1'b0;
    assign proc_94_output_sync_blk[12] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[12] = dl_detect_out ? proc_dep_vld_vec_94_reg[12] : (proc_94_data_FIFO_blk[12] | proc_94_data_PIPO_blk[12] | proc_94_start_FIFO_blk[12] | proc_94_TLF_FIFO_blk[12] | proc_94_input_sync_blk[12] | proc_94_output_sync_blk[12]);
    assign proc_94_data_FIFO_blk[13] = 1'b0;
    assign proc_94_data_PIPO_blk[13] = 1'b0;
    assign proc_94_start_FIFO_blk[13] = 1'b0;
    assign proc_94_TLF_FIFO_blk[13] = 1'b0;
    assign proc_94_input_sync_blk[13] = 1'b0;
    assign proc_94_output_sync_blk[13] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[13] = dl_detect_out ? proc_dep_vld_vec_94_reg[13] : (proc_94_data_FIFO_blk[13] | proc_94_data_PIPO_blk[13] | proc_94_start_FIFO_blk[13] | proc_94_TLF_FIFO_blk[13] | proc_94_input_sync_blk[13] | proc_94_output_sync_blk[13]);
    assign proc_94_data_FIFO_blk[14] = 1'b0;
    assign proc_94_data_PIPO_blk[14] = 1'b0;
    assign proc_94_start_FIFO_blk[14] = 1'b0;
    assign proc_94_TLF_FIFO_blk[14] = 1'b0;
    assign proc_94_input_sync_blk[14] = 1'b0;
    assign proc_94_output_sync_blk[14] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[14] = dl_detect_out ? proc_dep_vld_vec_94_reg[14] : (proc_94_data_FIFO_blk[14] | proc_94_data_PIPO_blk[14] | proc_94_start_FIFO_blk[14] | proc_94_TLF_FIFO_blk[14] | proc_94_input_sync_blk[14] | proc_94_output_sync_blk[14]);
    assign proc_94_data_FIFO_blk[15] = 1'b0;
    assign proc_94_data_PIPO_blk[15] = 1'b0;
    assign proc_94_start_FIFO_blk[15] = 1'b0;
    assign proc_94_TLF_FIFO_blk[15] = 1'b0;
    assign proc_94_input_sync_blk[15] = 1'b0;
    assign proc_94_output_sync_blk[15] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[15] = dl_detect_out ? proc_dep_vld_vec_94_reg[15] : (proc_94_data_FIFO_blk[15] | proc_94_data_PIPO_blk[15] | proc_94_start_FIFO_blk[15] | proc_94_TLF_FIFO_blk[15] | proc_94_input_sync_blk[15] | proc_94_output_sync_blk[15]);
    assign proc_94_data_FIFO_blk[16] = 1'b0;
    assign proc_94_data_PIPO_blk[16] = 1'b0;
    assign proc_94_start_FIFO_blk[16] = 1'b0;
    assign proc_94_TLF_FIFO_blk[16] = 1'b0;
    assign proc_94_input_sync_blk[16] = 1'b0;
    assign proc_94_output_sync_blk[16] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[16] = dl_detect_out ? proc_dep_vld_vec_94_reg[16] : (proc_94_data_FIFO_blk[16] | proc_94_data_PIPO_blk[16] | proc_94_start_FIFO_blk[16] | proc_94_TLF_FIFO_blk[16] | proc_94_input_sync_blk[16] | proc_94_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_94_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_94_reg <= proc_dep_vld_vec_94;
        end
    end
    assign in_chan_dep_vld_vec_94[0] = dep_chan_vld_78_94;
    assign in_chan_dep_data_vec_94[351 : 0] = dep_chan_data_78_94;
    assign token_in_vec_94[0] = token_78_94;
    assign in_chan_dep_vld_vec_94[1] = dep_chan_vld_86_94;
    assign in_chan_dep_data_vec_94[703 : 352] = dep_chan_data_86_94;
    assign token_in_vec_94[1] = token_86_94;
    assign in_chan_dep_vld_vec_94[2] = dep_chan_vld_87_94;
    assign in_chan_dep_data_vec_94[1055 : 704] = dep_chan_data_87_94;
    assign token_in_vec_94[2] = token_87_94;
    assign in_chan_dep_vld_vec_94[3] = dep_chan_vld_88_94;
    assign in_chan_dep_data_vec_94[1407 : 1056] = dep_chan_data_88_94;
    assign token_in_vec_94[3] = token_88_94;
    assign in_chan_dep_vld_vec_94[4] = dep_chan_vld_89_94;
    assign in_chan_dep_data_vec_94[1759 : 1408] = dep_chan_data_89_94;
    assign token_in_vec_94[4] = token_89_94;
    assign in_chan_dep_vld_vec_94[5] = dep_chan_vld_90_94;
    assign in_chan_dep_data_vec_94[2111 : 1760] = dep_chan_data_90_94;
    assign token_in_vec_94[5] = token_90_94;
    assign in_chan_dep_vld_vec_94[6] = dep_chan_vld_91_94;
    assign in_chan_dep_data_vec_94[2463 : 2112] = dep_chan_data_91_94;
    assign token_in_vec_94[6] = token_91_94;
    assign in_chan_dep_vld_vec_94[7] = dep_chan_vld_92_94;
    assign in_chan_dep_data_vec_94[2815 : 2464] = dep_chan_data_92_94;
    assign token_in_vec_94[7] = token_92_94;
    assign in_chan_dep_vld_vec_94[8] = dep_chan_vld_93_94;
    assign in_chan_dep_data_vec_94[3167 : 2816] = dep_chan_data_93_94;
    assign token_in_vec_94[8] = token_93_94;
    assign in_chan_dep_vld_vec_94[9] = dep_chan_vld_95_94;
    assign in_chan_dep_data_vec_94[3519 : 3168] = dep_chan_data_95_94;
    assign token_in_vec_94[9] = token_95_94;
    assign in_chan_dep_vld_vec_94[10] = dep_chan_vld_96_94;
    assign in_chan_dep_data_vec_94[3871 : 3520] = dep_chan_data_96_94;
    assign token_in_vec_94[10] = token_96_94;
    assign in_chan_dep_vld_vec_94[11] = dep_chan_vld_97_94;
    assign in_chan_dep_data_vec_94[4223 : 3872] = dep_chan_data_97_94;
    assign token_in_vec_94[11] = token_97_94;
    assign in_chan_dep_vld_vec_94[12] = dep_chan_vld_98_94;
    assign in_chan_dep_data_vec_94[4575 : 4224] = dep_chan_data_98_94;
    assign token_in_vec_94[12] = token_98_94;
    assign in_chan_dep_vld_vec_94[13] = dep_chan_vld_99_94;
    assign in_chan_dep_data_vec_94[4927 : 4576] = dep_chan_data_99_94;
    assign token_in_vec_94[13] = token_99_94;
    assign in_chan_dep_vld_vec_94[14] = dep_chan_vld_100_94;
    assign in_chan_dep_data_vec_94[5279 : 4928] = dep_chan_data_100_94;
    assign token_in_vec_94[14] = token_100_94;
    assign in_chan_dep_vld_vec_94[15] = dep_chan_vld_101_94;
    assign in_chan_dep_data_vec_94[5631 : 5280] = dep_chan_data_101_94;
    assign token_in_vec_94[15] = token_101_94;
    assign in_chan_dep_vld_vec_94[16] = dep_chan_vld_175_94;
    assign in_chan_dep_data_vec_94[5983 : 5632] = dep_chan_data_175_94;
    assign token_in_vec_94[16] = token_175_94;
    assign dep_chan_vld_94_78 = out_chan_dep_vld_vec_94[0];
    assign dep_chan_data_94_78 = out_chan_dep_data_94;
    assign token_94_78 = token_out_vec_94[0];
    assign dep_chan_vld_94_86 = out_chan_dep_vld_vec_94[1];
    assign dep_chan_data_94_86 = out_chan_dep_data_94;
    assign token_94_86 = token_out_vec_94[1];
    assign dep_chan_vld_94_87 = out_chan_dep_vld_vec_94[2];
    assign dep_chan_data_94_87 = out_chan_dep_data_94;
    assign token_94_87 = token_out_vec_94[2];
    assign dep_chan_vld_94_88 = out_chan_dep_vld_vec_94[3];
    assign dep_chan_data_94_88 = out_chan_dep_data_94;
    assign token_94_88 = token_out_vec_94[3];
    assign dep_chan_vld_94_89 = out_chan_dep_vld_vec_94[4];
    assign dep_chan_data_94_89 = out_chan_dep_data_94;
    assign token_94_89 = token_out_vec_94[4];
    assign dep_chan_vld_94_90 = out_chan_dep_vld_vec_94[5];
    assign dep_chan_data_94_90 = out_chan_dep_data_94;
    assign token_94_90 = token_out_vec_94[5];
    assign dep_chan_vld_94_91 = out_chan_dep_vld_vec_94[6];
    assign dep_chan_data_94_91 = out_chan_dep_data_94;
    assign token_94_91 = token_out_vec_94[6];
    assign dep_chan_vld_94_92 = out_chan_dep_vld_vec_94[7];
    assign dep_chan_data_94_92 = out_chan_dep_data_94;
    assign token_94_92 = token_out_vec_94[7];
    assign dep_chan_vld_94_93 = out_chan_dep_vld_vec_94[8];
    assign dep_chan_data_94_93 = out_chan_dep_data_94;
    assign token_94_93 = token_out_vec_94[8];
    assign dep_chan_vld_94_95 = out_chan_dep_vld_vec_94[9];
    assign dep_chan_data_94_95 = out_chan_dep_data_94;
    assign token_94_95 = token_out_vec_94[9];
    assign dep_chan_vld_94_96 = out_chan_dep_vld_vec_94[10];
    assign dep_chan_data_94_96 = out_chan_dep_data_94;
    assign token_94_96 = token_out_vec_94[10];
    assign dep_chan_vld_94_97 = out_chan_dep_vld_vec_94[11];
    assign dep_chan_data_94_97 = out_chan_dep_data_94;
    assign token_94_97 = token_out_vec_94[11];
    assign dep_chan_vld_94_98 = out_chan_dep_vld_vec_94[12];
    assign dep_chan_data_94_98 = out_chan_dep_data_94;
    assign token_94_98 = token_out_vec_94[12];
    assign dep_chan_vld_94_99 = out_chan_dep_vld_vec_94[13];
    assign dep_chan_data_94_99 = out_chan_dep_data_94;
    assign token_94_99 = token_out_vec_94[13];
    assign dep_chan_vld_94_100 = out_chan_dep_vld_vec_94[14];
    assign dep_chan_data_94_100 = out_chan_dep_data_94;
    assign token_94_100 = token_out_vec_94[14];
    assign dep_chan_vld_94_101 = out_chan_dep_vld_vec_94[15];
    assign dep_chan_data_94_101 = out_chan_dep_data_94;
    assign token_94_101 = token_out_vec_94[15];
    assign dep_chan_vld_94_175 = out_chan_dep_vld_vec_94[16];
    assign dep_chan_data_94_175 = out_chan_dep_data_94;
    assign token_94_175 = token_out_vec_94[16];

    // Process: grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 95, 17, 17) top_hls_deadlock_detect_unit_95 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_95),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_95),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_95),
        .token_in_vec(token_in_vec_95),
        .dl_detect_in(dl_detect_out),
        .origin(origin[95]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_95),
        .out_chan_dep_data(out_chan_dep_data_95),
        .token_out_vec(token_out_vec_95),
        .dl_detect_out(dl_in_vec[95]));

    assign proc_95_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.fifo_B_PE_8_1_x0109_blk_n);
    assign proc_95_data_PIPO_blk[0] = 1'b0;
    assign proc_95_start_FIFO_blk[0] = 1'b0;
    assign proc_95_TLF_FIFO_blk[0] = 1'b0;
    assign proc_95_input_sync_blk[0] = 1'b0;
    assign proc_95_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_95[0] = dl_detect_out ? proc_dep_vld_vec_95_reg[0] : (proc_95_data_FIFO_blk[0] | proc_95_data_PIPO_blk[0] | proc_95_start_FIFO_blk[0] | proc_95_TLF_FIFO_blk[0] | proc_95_input_sync_blk[0] | proc_95_output_sync_blk[0]);
    assign proc_95_data_FIFO_blk[1] = 1'b0;
    assign proc_95_data_PIPO_blk[1] = 1'b0;
    assign proc_95_start_FIFO_blk[1] = 1'b0;
    assign proc_95_TLF_FIFO_blk[1] = 1'b0;
    assign proc_95_input_sync_blk[1] = 1'b0;
    assign proc_95_output_sync_blk[1] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[1] = dl_detect_out ? proc_dep_vld_vec_95_reg[1] : (proc_95_data_FIFO_blk[1] | proc_95_data_PIPO_blk[1] | proc_95_start_FIFO_blk[1] | proc_95_TLF_FIFO_blk[1] | proc_95_input_sync_blk[1] | proc_95_output_sync_blk[1]);
    assign proc_95_data_FIFO_blk[2] = 1'b0;
    assign proc_95_data_PIPO_blk[2] = 1'b0;
    assign proc_95_start_FIFO_blk[2] = 1'b0;
    assign proc_95_TLF_FIFO_blk[2] = 1'b0;
    assign proc_95_input_sync_blk[2] = 1'b0;
    assign proc_95_output_sync_blk[2] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[2] = dl_detect_out ? proc_dep_vld_vec_95_reg[2] : (proc_95_data_FIFO_blk[2] | proc_95_data_PIPO_blk[2] | proc_95_start_FIFO_blk[2] | proc_95_TLF_FIFO_blk[2] | proc_95_input_sync_blk[2] | proc_95_output_sync_blk[2]);
    assign proc_95_data_FIFO_blk[3] = 1'b0;
    assign proc_95_data_PIPO_blk[3] = 1'b0;
    assign proc_95_start_FIFO_blk[3] = 1'b0;
    assign proc_95_TLF_FIFO_blk[3] = 1'b0;
    assign proc_95_input_sync_blk[3] = 1'b0;
    assign proc_95_output_sync_blk[3] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[3] = dl_detect_out ? proc_dep_vld_vec_95_reg[3] : (proc_95_data_FIFO_blk[3] | proc_95_data_PIPO_blk[3] | proc_95_start_FIFO_blk[3] | proc_95_TLF_FIFO_blk[3] | proc_95_input_sync_blk[3] | proc_95_output_sync_blk[3]);
    assign proc_95_data_FIFO_blk[4] = 1'b0;
    assign proc_95_data_PIPO_blk[4] = 1'b0;
    assign proc_95_start_FIFO_blk[4] = 1'b0;
    assign proc_95_TLF_FIFO_blk[4] = 1'b0;
    assign proc_95_input_sync_blk[4] = 1'b0;
    assign proc_95_output_sync_blk[4] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[4] = dl_detect_out ? proc_dep_vld_vec_95_reg[4] : (proc_95_data_FIFO_blk[4] | proc_95_data_PIPO_blk[4] | proc_95_start_FIFO_blk[4] | proc_95_TLF_FIFO_blk[4] | proc_95_input_sync_blk[4] | proc_95_output_sync_blk[4]);
    assign proc_95_data_FIFO_blk[5] = 1'b0;
    assign proc_95_data_PIPO_blk[5] = 1'b0;
    assign proc_95_start_FIFO_blk[5] = 1'b0;
    assign proc_95_TLF_FIFO_blk[5] = 1'b0;
    assign proc_95_input_sync_blk[5] = 1'b0;
    assign proc_95_output_sync_blk[5] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[5] = dl_detect_out ? proc_dep_vld_vec_95_reg[5] : (proc_95_data_FIFO_blk[5] | proc_95_data_PIPO_blk[5] | proc_95_start_FIFO_blk[5] | proc_95_TLF_FIFO_blk[5] | proc_95_input_sync_blk[5] | proc_95_output_sync_blk[5]);
    assign proc_95_data_FIFO_blk[6] = 1'b0;
    assign proc_95_data_PIPO_blk[6] = 1'b0;
    assign proc_95_start_FIFO_blk[6] = 1'b0;
    assign proc_95_TLF_FIFO_blk[6] = 1'b0;
    assign proc_95_input_sync_blk[6] = 1'b0;
    assign proc_95_output_sync_blk[6] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[6] = dl_detect_out ? proc_dep_vld_vec_95_reg[6] : (proc_95_data_FIFO_blk[6] | proc_95_data_PIPO_blk[6] | proc_95_start_FIFO_blk[6] | proc_95_TLF_FIFO_blk[6] | proc_95_input_sync_blk[6] | proc_95_output_sync_blk[6]);
    assign proc_95_data_FIFO_blk[7] = 1'b0;
    assign proc_95_data_PIPO_blk[7] = 1'b0;
    assign proc_95_start_FIFO_blk[7] = 1'b0;
    assign proc_95_TLF_FIFO_blk[7] = 1'b0;
    assign proc_95_input_sync_blk[7] = 1'b0;
    assign proc_95_output_sync_blk[7] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[7] = dl_detect_out ? proc_dep_vld_vec_95_reg[7] : (proc_95_data_FIFO_blk[7] | proc_95_data_PIPO_blk[7] | proc_95_start_FIFO_blk[7] | proc_95_TLF_FIFO_blk[7] | proc_95_input_sync_blk[7] | proc_95_output_sync_blk[7]);
    assign proc_95_data_FIFO_blk[8] = 1'b0;
    assign proc_95_data_PIPO_blk[8] = 1'b0;
    assign proc_95_start_FIFO_blk[8] = 1'b0;
    assign proc_95_TLF_FIFO_blk[8] = 1'b0;
    assign proc_95_input_sync_blk[8] = 1'b0;
    assign proc_95_output_sync_blk[8] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[8] = dl_detect_out ? proc_dep_vld_vec_95_reg[8] : (proc_95_data_FIFO_blk[8] | proc_95_data_PIPO_blk[8] | proc_95_start_FIFO_blk[8] | proc_95_TLF_FIFO_blk[8] | proc_95_input_sync_blk[8] | proc_95_output_sync_blk[8]);
    assign proc_95_data_FIFO_blk[9] = 1'b0;
    assign proc_95_data_PIPO_blk[9] = 1'b0;
    assign proc_95_start_FIFO_blk[9] = 1'b0;
    assign proc_95_TLF_FIFO_blk[9] = 1'b0;
    assign proc_95_input_sync_blk[9] = 1'b0;
    assign proc_95_output_sync_blk[9] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[9] = dl_detect_out ? proc_dep_vld_vec_95_reg[9] : (proc_95_data_FIFO_blk[9] | proc_95_data_PIPO_blk[9] | proc_95_start_FIFO_blk[9] | proc_95_TLF_FIFO_blk[9] | proc_95_input_sync_blk[9] | proc_95_output_sync_blk[9]);
    assign proc_95_data_FIFO_blk[10] = 1'b0;
    assign proc_95_data_PIPO_blk[10] = 1'b0;
    assign proc_95_start_FIFO_blk[10] = 1'b0;
    assign proc_95_TLF_FIFO_blk[10] = 1'b0;
    assign proc_95_input_sync_blk[10] = 1'b0;
    assign proc_95_output_sync_blk[10] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[10] = dl_detect_out ? proc_dep_vld_vec_95_reg[10] : (proc_95_data_FIFO_blk[10] | proc_95_data_PIPO_blk[10] | proc_95_start_FIFO_blk[10] | proc_95_TLF_FIFO_blk[10] | proc_95_input_sync_blk[10] | proc_95_output_sync_blk[10]);
    assign proc_95_data_FIFO_blk[11] = 1'b0;
    assign proc_95_data_PIPO_blk[11] = 1'b0;
    assign proc_95_start_FIFO_blk[11] = 1'b0;
    assign proc_95_TLF_FIFO_blk[11] = 1'b0;
    assign proc_95_input_sync_blk[11] = 1'b0;
    assign proc_95_output_sync_blk[11] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[11] = dl_detect_out ? proc_dep_vld_vec_95_reg[11] : (proc_95_data_FIFO_blk[11] | proc_95_data_PIPO_blk[11] | proc_95_start_FIFO_blk[11] | proc_95_TLF_FIFO_blk[11] | proc_95_input_sync_blk[11] | proc_95_output_sync_blk[11]);
    assign proc_95_data_FIFO_blk[12] = 1'b0;
    assign proc_95_data_PIPO_blk[12] = 1'b0;
    assign proc_95_start_FIFO_blk[12] = 1'b0;
    assign proc_95_TLF_FIFO_blk[12] = 1'b0;
    assign proc_95_input_sync_blk[12] = 1'b0;
    assign proc_95_output_sync_blk[12] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[12] = dl_detect_out ? proc_dep_vld_vec_95_reg[12] : (proc_95_data_FIFO_blk[12] | proc_95_data_PIPO_blk[12] | proc_95_start_FIFO_blk[12] | proc_95_TLF_FIFO_blk[12] | proc_95_input_sync_blk[12] | proc_95_output_sync_blk[12]);
    assign proc_95_data_FIFO_blk[13] = 1'b0;
    assign proc_95_data_PIPO_blk[13] = 1'b0;
    assign proc_95_start_FIFO_blk[13] = 1'b0;
    assign proc_95_TLF_FIFO_blk[13] = 1'b0;
    assign proc_95_input_sync_blk[13] = 1'b0;
    assign proc_95_output_sync_blk[13] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[13] = dl_detect_out ? proc_dep_vld_vec_95_reg[13] : (proc_95_data_FIFO_blk[13] | proc_95_data_PIPO_blk[13] | proc_95_start_FIFO_blk[13] | proc_95_TLF_FIFO_blk[13] | proc_95_input_sync_blk[13] | proc_95_output_sync_blk[13]);
    assign proc_95_data_FIFO_blk[14] = 1'b0;
    assign proc_95_data_PIPO_blk[14] = 1'b0;
    assign proc_95_start_FIFO_blk[14] = 1'b0;
    assign proc_95_TLF_FIFO_blk[14] = 1'b0;
    assign proc_95_input_sync_blk[14] = 1'b0;
    assign proc_95_output_sync_blk[14] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[14] = dl_detect_out ? proc_dep_vld_vec_95_reg[14] : (proc_95_data_FIFO_blk[14] | proc_95_data_PIPO_blk[14] | proc_95_start_FIFO_blk[14] | proc_95_TLF_FIFO_blk[14] | proc_95_input_sync_blk[14] | proc_95_output_sync_blk[14]);
    assign proc_95_data_FIFO_blk[15] = 1'b0;
    assign proc_95_data_PIPO_blk[15] = 1'b0;
    assign proc_95_start_FIFO_blk[15] = 1'b0;
    assign proc_95_TLF_FIFO_blk[15] = 1'b0;
    assign proc_95_input_sync_blk[15] = 1'b0;
    assign proc_95_output_sync_blk[15] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[15] = dl_detect_out ? proc_dep_vld_vec_95_reg[15] : (proc_95_data_FIFO_blk[15] | proc_95_data_PIPO_blk[15] | proc_95_start_FIFO_blk[15] | proc_95_TLF_FIFO_blk[15] | proc_95_input_sync_blk[15] | proc_95_output_sync_blk[15]);
    assign proc_95_data_FIFO_blk[16] = 1'b0;
    assign proc_95_data_PIPO_blk[16] = 1'b0;
    assign proc_95_start_FIFO_blk[16] = 1'b0;
    assign proc_95_TLF_FIFO_blk[16] = 1'b0;
    assign proc_95_input_sync_blk[16] = 1'b0;
    assign proc_95_output_sync_blk[16] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[16] = dl_detect_out ? proc_dep_vld_vec_95_reg[16] : (proc_95_data_FIFO_blk[16] | proc_95_data_PIPO_blk[16] | proc_95_start_FIFO_blk[16] | proc_95_TLF_FIFO_blk[16] | proc_95_input_sync_blk[16] | proc_95_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_95_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_95_reg <= proc_dep_vld_vec_95;
        end
    end
    assign in_chan_dep_vld_vec_95[0] = dep_chan_vld_79_95;
    assign in_chan_dep_data_vec_95[351 : 0] = dep_chan_data_79_95;
    assign token_in_vec_95[0] = token_79_95;
    assign in_chan_dep_vld_vec_95[1] = dep_chan_vld_86_95;
    assign in_chan_dep_data_vec_95[703 : 352] = dep_chan_data_86_95;
    assign token_in_vec_95[1] = token_86_95;
    assign in_chan_dep_vld_vec_95[2] = dep_chan_vld_87_95;
    assign in_chan_dep_data_vec_95[1055 : 704] = dep_chan_data_87_95;
    assign token_in_vec_95[2] = token_87_95;
    assign in_chan_dep_vld_vec_95[3] = dep_chan_vld_88_95;
    assign in_chan_dep_data_vec_95[1407 : 1056] = dep_chan_data_88_95;
    assign token_in_vec_95[3] = token_88_95;
    assign in_chan_dep_vld_vec_95[4] = dep_chan_vld_89_95;
    assign in_chan_dep_data_vec_95[1759 : 1408] = dep_chan_data_89_95;
    assign token_in_vec_95[4] = token_89_95;
    assign in_chan_dep_vld_vec_95[5] = dep_chan_vld_90_95;
    assign in_chan_dep_data_vec_95[2111 : 1760] = dep_chan_data_90_95;
    assign token_in_vec_95[5] = token_90_95;
    assign in_chan_dep_vld_vec_95[6] = dep_chan_vld_91_95;
    assign in_chan_dep_data_vec_95[2463 : 2112] = dep_chan_data_91_95;
    assign token_in_vec_95[6] = token_91_95;
    assign in_chan_dep_vld_vec_95[7] = dep_chan_vld_92_95;
    assign in_chan_dep_data_vec_95[2815 : 2464] = dep_chan_data_92_95;
    assign token_in_vec_95[7] = token_92_95;
    assign in_chan_dep_vld_vec_95[8] = dep_chan_vld_93_95;
    assign in_chan_dep_data_vec_95[3167 : 2816] = dep_chan_data_93_95;
    assign token_in_vec_95[8] = token_93_95;
    assign in_chan_dep_vld_vec_95[9] = dep_chan_vld_94_95;
    assign in_chan_dep_data_vec_95[3519 : 3168] = dep_chan_data_94_95;
    assign token_in_vec_95[9] = token_94_95;
    assign in_chan_dep_vld_vec_95[10] = dep_chan_vld_96_95;
    assign in_chan_dep_data_vec_95[3871 : 3520] = dep_chan_data_96_95;
    assign token_in_vec_95[10] = token_96_95;
    assign in_chan_dep_vld_vec_95[11] = dep_chan_vld_97_95;
    assign in_chan_dep_data_vec_95[4223 : 3872] = dep_chan_data_97_95;
    assign token_in_vec_95[11] = token_97_95;
    assign in_chan_dep_vld_vec_95[12] = dep_chan_vld_98_95;
    assign in_chan_dep_data_vec_95[4575 : 4224] = dep_chan_data_98_95;
    assign token_in_vec_95[12] = token_98_95;
    assign in_chan_dep_vld_vec_95[13] = dep_chan_vld_99_95;
    assign in_chan_dep_data_vec_95[4927 : 4576] = dep_chan_data_99_95;
    assign token_in_vec_95[13] = token_99_95;
    assign in_chan_dep_vld_vec_95[14] = dep_chan_vld_100_95;
    assign in_chan_dep_data_vec_95[5279 : 4928] = dep_chan_data_100_95;
    assign token_in_vec_95[14] = token_100_95;
    assign in_chan_dep_vld_vec_95[15] = dep_chan_vld_101_95;
    assign in_chan_dep_data_vec_95[5631 : 5280] = dep_chan_data_101_95;
    assign token_in_vec_95[15] = token_101_95;
    assign in_chan_dep_vld_vec_95[16] = dep_chan_vld_175_95;
    assign in_chan_dep_data_vec_95[5983 : 5632] = dep_chan_data_175_95;
    assign token_in_vec_95[16] = token_175_95;
    assign dep_chan_vld_95_79 = out_chan_dep_vld_vec_95[0];
    assign dep_chan_data_95_79 = out_chan_dep_data_95;
    assign token_95_79 = token_out_vec_95[0];
    assign dep_chan_vld_95_86 = out_chan_dep_vld_vec_95[1];
    assign dep_chan_data_95_86 = out_chan_dep_data_95;
    assign token_95_86 = token_out_vec_95[1];
    assign dep_chan_vld_95_87 = out_chan_dep_vld_vec_95[2];
    assign dep_chan_data_95_87 = out_chan_dep_data_95;
    assign token_95_87 = token_out_vec_95[2];
    assign dep_chan_vld_95_88 = out_chan_dep_vld_vec_95[3];
    assign dep_chan_data_95_88 = out_chan_dep_data_95;
    assign token_95_88 = token_out_vec_95[3];
    assign dep_chan_vld_95_89 = out_chan_dep_vld_vec_95[4];
    assign dep_chan_data_95_89 = out_chan_dep_data_95;
    assign token_95_89 = token_out_vec_95[4];
    assign dep_chan_vld_95_90 = out_chan_dep_vld_vec_95[5];
    assign dep_chan_data_95_90 = out_chan_dep_data_95;
    assign token_95_90 = token_out_vec_95[5];
    assign dep_chan_vld_95_91 = out_chan_dep_vld_vec_95[6];
    assign dep_chan_data_95_91 = out_chan_dep_data_95;
    assign token_95_91 = token_out_vec_95[6];
    assign dep_chan_vld_95_92 = out_chan_dep_vld_vec_95[7];
    assign dep_chan_data_95_92 = out_chan_dep_data_95;
    assign token_95_92 = token_out_vec_95[7];
    assign dep_chan_vld_95_93 = out_chan_dep_vld_vec_95[8];
    assign dep_chan_data_95_93 = out_chan_dep_data_95;
    assign token_95_93 = token_out_vec_95[8];
    assign dep_chan_vld_95_94 = out_chan_dep_vld_vec_95[9];
    assign dep_chan_data_95_94 = out_chan_dep_data_95;
    assign token_95_94 = token_out_vec_95[9];
    assign dep_chan_vld_95_96 = out_chan_dep_vld_vec_95[10];
    assign dep_chan_data_95_96 = out_chan_dep_data_95;
    assign token_95_96 = token_out_vec_95[10];
    assign dep_chan_vld_95_97 = out_chan_dep_vld_vec_95[11];
    assign dep_chan_data_95_97 = out_chan_dep_data_95;
    assign token_95_97 = token_out_vec_95[11];
    assign dep_chan_vld_95_98 = out_chan_dep_vld_vec_95[12];
    assign dep_chan_data_95_98 = out_chan_dep_data_95;
    assign token_95_98 = token_out_vec_95[12];
    assign dep_chan_vld_95_99 = out_chan_dep_vld_vec_95[13];
    assign dep_chan_data_95_99 = out_chan_dep_data_95;
    assign token_95_99 = token_out_vec_95[13];
    assign dep_chan_vld_95_100 = out_chan_dep_vld_vec_95[14];
    assign dep_chan_data_95_100 = out_chan_dep_data_95;
    assign token_95_100 = token_out_vec_95[14];
    assign dep_chan_vld_95_101 = out_chan_dep_vld_vec_95[15];
    assign dep_chan_data_95_101 = out_chan_dep_data_95;
    assign token_95_101 = token_out_vec_95[15];
    assign dep_chan_vld_95_175 = out_chan_dep_vld_vec_95[16];
    assign dep_chan_data_95_175 = out_chan_dep_data_95;
    assign token_95_175 = token_out_vec_95[16];

    // Process: grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 96, 17, 17) top_hls_deadlock_detect_unit_96 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_96),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_96),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_96),
        .token_in_vec(token_in_vec_96),
        .dl_detect_in(dl_detect_out),
        .origin(origin[96]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_96),
        .out_chan_dep_data(out_chan_dep_data_96),
        .token_out_vec(token_out_vec_96),
        .dl_detect_out(dl_in_vec[96]));

    assign proc_96_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.fifo_B_PE_8_2_x0118_blk_n);
    assign proc_96_data_PIPO_blk[0] = 1'b0;
    assign proc_96_start_FIFO_blk[0] = 1'b0;
    assign proc_96_TLF_FIFO_blk[0] = 1'b0;
    assign proc_96_input_sync_blk[0] = 1'b0;
    assign proc_96_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_96[0] = dl_detect_out ? proc_dep_vld_vec_96_reg[0] : (proc_96_data_FIFO_blk[0] | proc_96_data_PIPO_blk[0] | proc_96_start_FIFO_blk[0] | proc_96_TLF_FIFO_blk[0] | proc_96_input_sync_blk[0] | proc_96_output_sync_blk[0]);
    assign proc_96_data_FIFO_blk[1] = 1'b0;
    assign proc_96_data_PIPO_blk[1] = 1'b0;
    assign proc_96_start_FIFO_blk[1] = 1'b0;
    assign proc_96_TLF_FIFO_blk[1] = 1'b0;
    assign proc_96_input_sync_blk[1] = 1'b0;
    assign proc_96_output_sync_blk[1] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[1] = dl_detect_out ? proc_dep_vld_vec_96_reg[1] : (proc_96_data_FIFO_blk[1] | proc_96_data_PIPO_blk[1] | proc_96_start_FIFO_blk[1] | proc_96_TLF_FIFO_blk[1] | proc_96_input_sync_blk[1] | proc_96_output_sync_blk[1]);
    assign proc_96_data_FIFO_blk[2] = 1'b0;
    assign proc_96_data_PIPO_blk[2] = 1'b0;
    assign proc_96_start_FIFO_blk[2] = 1'b0;
    assign proc_96_TLF_FIFO_blk[2] = 1'b0;
    assign proc_96_input_sync_blk[2] = 1'b0;
    assign proc_96_output_sync_blk[2] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[2] = dl_detect_out ? proc_dep_vld_vec_96_reg[2] : (proc_96_data_FIFO_blk[2] | proc_96_data_PIPO_blk[2] | proc_96_start_FIFO_blk[2] | proc_96_TLF_FIFO_blk[2] | proc_96_input_sync_blk[2] | proc_96_output_sync_blk[2]);
    assign proc_96_data_FIFO_blk[3] = 1'b0;
    assign proc_96_data_PIPO_blk[3] = 1'b0;
    assign proc_96_start_FIFO_blk[3] = 1'b0;
    assign proc_96_TLF_FIFO_blk[3] = 1'b0;
    assign proc_96_input_sync_blk[3] = 1'b0;
    assign proc_96_output_sync_blk[3] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[3] = dl_detect_out ? proc_dep_vld_vec_96_reg[3] : (proc_96_data_FIFO_blk[3] | proc_96_data_PIPO_blk[3] | proc_96_start_FIFO_blk[3] | proc_96_TLF_FIFO_blk[3] | proc_96_input_sync_blk[3] | proc_96_output_sync_blk[3]);
    assign proc_96_data_FIFO_blk[4] = 1'b0;
    assign proc_96_data_PIPO_blk[4] = 1'b0;
    assign proc_96_start_FIFO_blk[4] = 1'b0;
    assign proc_96_TLF_FIFO_blk[4] = 1'b0;
    assign proc_96_input_sync_blk[4] = 1'b0;
    assign proc_96_output_sync_blk[4] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[4] = dl_detect_out ? proc_dep_vld_vec_96_reg[4] : (proc_96_data_FIFO_blk[4] | proc_96_data_PIPO_blk[4] | proc_96_start_FIFO_blk[4] | proc_96_TLF_FIFO_blk[4] | proc_96_input_sync_blk[4] | proc_96_output_sync_blk[4]);
    assign proc_96_data_FIFO_blk[5] = 1'b0;
    assign proc_96_data_PIPO_blk[5] = 1'b0;
    assign proc_96_start_FIFO_blk[5] = 1'b0;
    assign proc_96_TLF_FIFO_blk[5] = 1'b0;
    assign proc_96_input_sync_blk[5] = 1'b0;
    assign proc_96_output_sync_blk[5] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[5] = dl_detect_out ? proc_dep_vld_vec_96_reg[5] : (proc_96_data_FIFO_blk[5] | proc_96_data_PIPO_blk[5] | proc_96_start_FIFO_blk[5] | proc_96_TLF_FIFO_blk[5] | proc_96_input_sync_blk[5] | proc_96_output_sync_blk[5]);
    assign proc_96_data_FIFO_blk[6] = 1'b0;
    assign proc_96_data_PIPO_blk[6] = 1'b0;
    assign proc_96_start_FIFO_blk[6] = 1'b0;
    assign proc_96_TLF_FIFO_blk[6] = 1'b0;
    assign proc_96_input_sync_blk[6] = 1'b0;
    assign proc_96_output_sync_blk[6] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[6] = dl_detect_out ? proc_dep_vld_vec_96_reg[6] : (proc_96_data_FIFO_blk[6] | proc_96_data_PIPO_blk[6] | proc_96_start_FIFO_blk[6] | proc_96_TLF_FIFO_blk[6] | proc_96_input_sync_blk[6] | proc_96_output_sync_blk[6]);
    assign proc_96_data_FIFO_blk[7] = 1'b0;
    assign proc_96_data_PIPO_blk[7] = 1'b0;
    assign proc_96_start_FIFO_blk[7] = 1'b0;
    assign proc_96_TLF_FIFO_blk[7] = 1'b0;
    assign proc_96_input_sync_blk[7] = 1'b0;
    assign proc_96_output_sync_blk[7] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[7] = dl_detect_out ? proc_dep_vld_vec_96_reg[7] : (proc_96_data_FIFO_blk[7] | proc_96_data_PIPO_blk[7] | proc_96_start_FIFO_blk[7] | proc_96_TLF_FIFO_blk[7] | proc_96_input_sync_blk[7] | proc_96_output_sync_blk[7]);
    assign proc_96_data_FIFO_blk[8] = 1'b0;
    assign proc_96_data_PIPO_blk[8] = 1'b0;
    assign proc_96_start_FIFO_blk[8] = 1'b0;
    assign proc_96_TLF_FIFO_blk[8] = 1'b0;
    assign proc_96_input_sync_blk[8] = 1'b0;
    assign proc_96_output_sync_blk[8] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[8] = dl_detect_out ? proc_dep_vld_vec_96_reg[8] : (proc_96_data_FIFO_blk[8] | proc_96_data_PIPO_blk[8] | proc_96_start_FIFO_blk[8] | proc_96_TLF_FIFO_blk[8] | proc_96_input_sync_blk[8] | proc_96_output_sync_blk[8]);
    assign proc_96_data_FIFO_blk[9] = 1'b0;
    assign proc_96_data_PIPO_blk[9] = 1'b0;
    assign proc_96_start_FIFO_blk[9] = 1'b0;
    assign proc_96_TLF_FIFO_blk[9] = 1'b0;
    assign proc_96_input_sync_blk[9] = 1'b0;
    assign proc_96_output_sync_blk[9] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[9] = dl_detect_out ? proc_dep_vld_vec_96_reg[9] : (proc_96_data_FIFO_blk[9] | proc_96_data_PIPO_blk[9] | proc_96_start_FIFO_blk[9] | proc_96_TLF_FIFO_blk[9] | proc_96_input_sync_blk[9] | proc_96_output_sync_blk[9]);
    assign proc_96_data_FIFO_blk[10] = 1'b0;
    assign proc_96_data_PIPO_blk[10] = 1'b0;
    assign proc_96_start_FIFO_blk[10] = 1'b0;
    assign proc_96_TLF_FIFO_blk[10] = 1'b0;
    assign proc_96_input_sync_blk[10] = 1'b0;
    assign proc_96_output_sync_blk[10] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[10] = dl_detect_out ? proc_dep_vld_vec_96_reg[10] : (proc_96_data_FIFO_blk[10] | proc_96_data_PIPO_blk[10] | proc_96_start_FIFO_blk[10] | proc_96_TLF_FIFO_blk[10] | proc_96_input_sync_blk[10] | proc_96_output_sync_blk[10]);
    assign proc_96_data_FIFO_blk[11] = 1'b0;
    assign proc_96_data_PIPO_blk[11] = 1'b0;
    assign proc_96_start_FIFO_blk[11] = 1'b0;
    assign proc_96_TLF_FIFO_blk[11] = 1'b0;
    assign proc_96_input_sync_blk[11] = 1'b0;
    assign proc_96_output_sync_blk[11] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[11] = dl_detect_out ? proc_dep_vld_vec_96_reg[11] : (proc_96_data_FIFO_blk[11] | proc_96_data_PIPO_blk[11] | proc_96_start_FIFO_blk[11] | proc_96_TLF_FIFO_blk[11] | proc_96_input_sync_blk[11] | proc_96_output_sync_blk[11]);
    assign proc_96_data_FIFO_blk[12] = 1'b0;
    assign proc_96_data_PIPO_blk[12] = 1'b0;
    assign proc_96_start_FIFO_blk[12] = 1'b0;
    assign proc_96_TLF_FIFO_blk[12] = 1'b0;
    assign proc_96_input_sync_blk[12] = 1'b0;
    assign proc_96_output_sync_blk[12] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[12] = dl_detect_out ? proc_dep_vld_vec_96_reg[12] : (proc_96_data_FIFO_blk[12] | proc_96_data_PIPO_blk[12] | proc_96_start_FIFO_blk[12] | proc_96_TLF_FIFO_blk[12] | proc_96_input_sync_blk[12] | proc_96_output_sync_blk[12]);
    assign proc_96_data_FIFO_blk[13] = 1'b0;
    assign proc_96_data_PIPO_blk[13] = 1'b0;
    assign proc_96_start_FIFO_blk[13] = 1'b0;
    assign proc_96_TLF_FIFO_blk[13] = 1'b0;
    assign proc_96_input_sync_blk[13] = 1'b0;
    assign proc_96_output_sync_blk[13] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[13] = dl_detect_out ? proc_dep_vld_vec_96_reg[13] : (proc_96_data_FIFO_blk[13] | proc_96_data_PIPO_blk[13] | proc_96_start_FIFO_blk[13] | proc_96_TLF_FIFO_blk[13] | proc_96_input_sync_blk[13] | proc_96_output_sync_blk[13]);
    assign proc_96_data_FIFO_blk[14] = 1'b0;
    assign proc_96_data_PIPO_blk[14] = 1'b0;
    assign proc_96_start_FIFO_blk[14] = 1'b0;
    assign proc_96_TLF_FIFO_blk[14] = 1'b0;
    assign proc_96_input_sync_blk[14] = 1'b0;
    assign proc_96_output_sync_blk[14] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[14] = dl_detect_out ? proc_dep_vld_vec_96_reg[14] : (proc_96_data_FIFO_blk[14] | proc_96_data_PIPO_blk[14] | proc_96_start_FIFO_blk[14] | proc_96_TLF_FIFO_blk[14] | proc_96_input_sync_blk[14] | proc_96_output_sync_blk[14]);
    assign proc_96_data_FIFO_blk[15] = 1'b0;
    assign proc_96_data_PIPO_blk[15] = 1'b0;
    assign proc_96_start_FIFO_blk[15] = 1'b0;
    assign proc_96_TLF_FIFO_blk[15] = 1'b0;
    assign proc_96_input_sync_blk[15] = 1'b0;
    assign proc_96_output_sync_blk[15] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[15] = dl_detect_out ? proc_dep_vld_vec_96_reg[15] : (proc_96_data_FIFO_blk[15] | proc_96_data_PIPO_blk[15] | proc_96_start_FIFO_blk[15] | proc_96_TLF_FIFO_blk[15] | proc_96_input_sync_blk[15] | proc_96_output_sync_blk[15]);
    assign proc_96_data_FIFO_blk[16] = 1'b0;
    assign proc_96_data_PIPO_blk[16] = 1'b0;
    assign proc_96_start_FIFO_blk[16] = 1'b0;
    assign proc_96_TLF_FIFO_blk[16] = 1'b0;
    assign proc_96_input_sync_blk[16] = 1'b0;
    assign proc_96_output_sync_blk[16] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[16] = dl_detect_out ? proc_dep_vld_vec_96_reg[16] : (proc_96_data_FIFO_blk[16] | proc_96_data_PIPO_blk[16] | proc_96_start_FIFO_blk[16] | proc_96_TLF_FIFO_blk[16] | proc_96_input_sync_blk[16] | proc_96_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_96_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_96_reg <= proc_dep_vld_vec_96;
        end
    end
    assign in_chan_dep_vld_vec_96[0] = dep_chan_vld_80_96;
    assign in_chan_dep_data_vec_96[351 : 0] = dep_chan_data_80_96;
    assign token_in_vec_96[0] = token_80_96;
    assign in_chan_dep_vld_vec_96[1] = dep_chan_vld_86_96;
    assign in_chan_dep_data_vec_96[703 : 352] = dep_chan_data_86_96;
    assign token_in_vec_96[1] = token_86_96;
    assign in_chan_dep_vld_vec_96[2] = dep_chan_vld_87_96;
    assign in_chan_dep_data_vec_96[1055 : 704] = dep_chan_data_87_96;
    assign token_in_vec_96[2] = token_87_96;
    assign in_chan_dep_vld_vec_96[3] = dep_chan_vld_88_96;
    assign in_chan_dep_data_vec_96[1407 : 1056] = dep_chan_data_88_96;
    assign token_in_vec_96[3] = token_88_96;
    assign in_chan_dep_vld_vec_96[4] = dep_chan_vld_89_96;
    assign in_chan_dep_data_vec_96[1759 : 1408] = dep_chan_data_89_96;
    assign token_in_vec_96[4] = token_89_96;
    assign in_chan_dep_vld_vec_96[5] = dep_chan_vld_90_96;
    assign in_chan_dep_data_vec_96[2111 : 1760] = dep_chan_data_90_96;
    assign token_in_vec_96[5] = token_90_96;
    assign in_chan_dep_vld_vec_96[6] = dep_chan_vld_91_96;
    assign in_chan_dep_data_vec_96[2463 : 2112] = dep_chan_data_91_96;
    assign token_in_vec_96[6] = token_91_96;
    assign in_chan_dep_vld_vec_96[7] = dep_chan_vld_92_96;
    assign in_chan_dep_data_vec_96[2815 : 2464] = dep_chan_data_92_96;
    assign token_in_vec_96[7] = token_92_96;
    assign in_chan_dep_vld_vec_96[8] = dep_chan_vld_93_96;
    assign in_chan_dep_data_vec_96[3167 : 2816] = dep_chan_data_93_96;
    assign token_in_vec_96[8] = token_93_96;
    assign in_chan_dep_vld_vec_96[9] = dep_chan_vld_94_96;
    assign in_chan_dep_data_vec_96[3519 : 3168] = dep_chan_data_94_96;
    assign token_in_vec_96[9] = token_94_96;
    assign in_chan_dep_vld_vec_96[10] = dep_chan_vld_95_96;
    assign in_chan_dep_data_vec_96[3871 : 3520] = dep_chan_data_95_96;
    assign token_in_vec_96[10] = token_95_96;
    assign in_chan_dep_vld_vec_96[11] = dep_chan_vld_97_96;
    assign in_chan_dep_data_vec_96[4223 : 3872] = dep_chan_data_97_96;
    assign token_in_vec_96[11] = token_97_96;
    assign in_chan_dep_vld_vec_96[12] = dep_chan_vld_98_96;
    assign in_chan_dep_data_vec_96[4575 : 4224] = dep_chan_data_98_96;
    assign token_in_vec_96[12] = token_98_96;
    assign in_chan_dep_vld_vec_96[13] = dep_chan_vld_99_96;
    assign in_chan_dep_data_vec_96[4927 : 4576] = dep_chan_data_99_96;
    assign token_in_vec_96[13] = token_99_96;
    assign in_chan_dep_vld_vec_96[14] = dep_chan_vld_100_96;
    assign in_chan_dep_data_vec_96[5279 : 4928] = dep_chan_data_100_96;
    assign token_in_vec_96[14] = token_100_96;
    assign in_chan_dep_vld_vec_96[15] = dep_chan_vld_101_96;
    assign in_chan_dep_data_vec_96[5631 : 5280] = dep_chan_data_101_96;
    assign token_in_vec_96[15] = token_101_96;
    assign in_chan_dep_vld_vec_96[16] = dep_chan_vld_175_96;
    assign in_chan_dep_data_vec_96[5983 : 5632] = dep_chan_data_175_96;
    assign token_in_vec_96[16] = token_175_96;
    assign dep_chan_vld_96_80 = out_chan_dep_vld_vec_96[0];
    assign dep_chan_data_96_80 = out_chan_dep_data_96;
    assign token_96_80 = token_out_vec_96[0];
    assign dep_chan_vld_96_86 = out_chan_dep_vld_vec_96[1];
    assign dep_chan_data_96_86 = out_chan_dep_data_96;
    assign token_96_86 = token_out_vec_96[1];
    assign dep_chan_vld_96_87 = out_chan_dep_vld_vec_96[2];
    assign dep_chan_data_96_87 = out_chan_dep_data_96;
    assign token_96_87 = token_out_vec_96[2];
    assign dep_chan_vld_96_88 = out_chan_dep_vld_vec_96[3];
    assign dep_chan_data_96_88 = out_chan_dep_data_96;
    assign token_96_88 = token_out_vec_96[3];
    assign dep_chan_vld_96_89 = out_chan_dep_vld_vec_96[4];
    assign dep_chan_data_96_89 = out_chan_dep_data_96;
    assign token_96_89 = token_out_vec_96[4];
    assign dep_chan_vld_96_90 = out_chan_dep_vld_vec_96[5];
    assign dep_chan_data_96_90 = out_chan_dep_data_96;
    assign token_96_90 = token_out_vec_96[5];
    assign dep_chan_vld_96_91 = out_chan_dep_vld_vec_96[6];
    assign dep_chan_data_96_91 = out_chan_dep_data_96;
    assign token_96_91 = token_out_vec_96[6];
    assign dep_chan_vld_96_92 = out_chan_dep_vld_vec_96[7];
    assign dep_chan_data_96_92 = out_chan_dep_data_96;
    assign token_96_92 = token_out_vec_96[7];
    assign dep_chan_vld_96_93 = out_chan_dep_vld_vec_96[8];
    assign dep_chan_data_96_93 = out_chan_dep_data_96;
    assign token_96_93 = token_out_vec_96[8];
    assign dep_chan_vld_96_94 = out_chan_dep_vld_vec_96[9];
    assign dep_chan_data_96_94 = out_chan_dep_data_96;
    assign token_96_94 = token_out_vec_96[9];
    assign dep_chan_vld_96_95 = out_chan_dep_vld_vec_96[10];
    assign dep_chan_data_96_95 = out_chan_dep_data_96;
    assign token_96_95 = token_out_vec_96[10];
    assign dep_chan_vld_96_97 = out_chan_dep_vld_vec_96[11];
    assign dep_chan_data_96_97 = out_chan_dep_data_96;
    assign token_96_97 = token_out_vec_96[11];
    assign dep_chan_vld_96_98 = out_chan_dep_vld_vec_96[12];
    assign dep_chan_data_96_98 = out_chan_dep_data_96;
    assign token_96_98 = token_out_vec_96[12];
    assign dep_chan_vld_96_99 = out_chan_dep_vld_vec_96[13];
    assign dep_chan_data_96_99 = out_chan_dep_data_96;
    assign token_96_99 = token_out_vec_96[13];
    assign dep_chan_vld_96_100 = out_chan_dep_vld_vec_96[14];
    assign dep_chan_data_96_100 = out_chan_dep_data_96;
    assign token_96_100 = token_out_vec_96[14];
    assign dep_chan_vld_96_101 = out_chan_dep_vld_vec_96[15];
    assign dep_chan_data_96_101 = out_chan_dep_data_96;
    assign token_96_101 = token_out_vec_96[15];
    assign dep_chan_vld_96_175 = out_chan_dep_vld_vec_96[16];
    assign dep_chan_data_96_175 = out_chan_dep_data_96;
    assign token_96_175 = token_out_vec_96[16];

    // Process: grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 97, 17, 17) top_hls_deadlock_detect_unit_97 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_97),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_97),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_97),
        .token_in_vec(token_in_vec_97),
        .dl_detect_in(dl_detect_out),
        .origin(origin[97]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_97),
        .out_chan_dep_data(out_chan_dep_data_97),
        .token_out_vec(token_out_vec_97),
        .dl_detect_out(dl_in_vec[97]));

    assign proc_97_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.fifo_B_PE_8_3_x0127_blk_n);
    assign proc_97_data_PIPO_blk[0] = 1'b0;
    assign proc_97_start_FIFO_blk[0] = 1'b0;
    assign proc_97_TLF_FIFO_blk[0] = 1'b0;
    assign proc_97_input_sync_blk[0] = 1'b0;
    assign proc_97_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_97[0] = dl_detect_out ? proc_dep_vld_vec_97_reg[0] : (proc_97_data_FIFO_blk[0] | proc_97_data_PIPO_blk[0] | proc_97_start_FIFO_blk[0] | proc_97_TLF_FIFO_blk[0] | proc_97_input_sync_blk[0] | proc_97_output_sync_blk[0]);
    assign proc_97_data_FIFO_blk[1] = 1'b0;
    assign proc_97_data_PIPO_blk[1] = 1'b0;
    assign proc_97_start_FIFO_blk[1] = 1'b0;
    assign proc_97_TLF_FIFO_blk[1] = 1'b0;
    assign proc_97_input_sync_blk[1] = 1'b0;
    assign proc_97_output_sync_blk[1] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[1] = dl_detect_out ? proc_dep_vld_vec_97_reg[1] : (proc_97_data_FIFO_blk[1] | proc_97_data_PIPO_blk[1] | proc_97_start_FIFO_blk[1] | proc_97_TLF_FIFO_blk[1] | proc_97_input_sync_blk[1] | proc_97_output_sync_blk[1]);
    assign proc_97_data_FIFO_blk[2] = 1'b0;
    assign proc_97_data_PIPO_blk[2] = 1'b0;
    assign proc_97_start_FIFO_blk[2] = 1'b0;
    assign proc_97_TLF_FIFO_blk[2] = 1'b0;
    assign proc_97_input_sync_blk[2] = 1'b0;
    assign proc_97_output_sync_blk[2] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[2] = dl_detect_out ? proc_dep_vld_vec_97_reg[2] : (proc_97_data_FIFO_blk[2] | proc_97_data_PIPO_blk[2] | proc_97_start_FIFO_blk[2] | proc_97_TLF_FIFO_blk[2] | proc_97_input_sync_blk[2] | proc_97_output_sync_blk[2]);
    assign proc_97_data_FIFO_blk[3] = 1'b0;
    assign proc_97_data_PIPO_blk[3] = 1'b0;
    assign proc_97_start_FIFO_blk[3] = 1'b0;
    assign proc_97_TLF_FIFO_blk[3] = 1'b0;
    assign proc_97_input_sync_blk[3] = 1'b0;
    assign proc_97_output_sync_blk[3] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[3] = dl_detect_out ? proc_dep_vld_vec_97_reg[3] : (proc_97_data_FIFO_blk[3] | proc_97_data_PIPO_blk[3] | proc_97_start_FIFO_blk[3] | proc_97_TLF_FIFO_blk[3] | proc_97_input_sync_blk[3] | proc_97_output_sync_blk[3]);
    assign proc_97_data_FIFO_blk[4] = 1'b0;
    assign proc_97_data_PIPO_blk[4] = 1'b0;
    assign proc_97_start_FIFO_blk[4] = 1'b0;
    assign proc_97_TLF_FIFO_blk[4] = 1'b0;
    assign proc_97_input_sync_blk[4] = 1'b0;
    assign proc_97_output_sync_blk[4] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[4] = dl_detect_out ? proc_dep_vld_vec_97_reg[4] : (proc_97_data_FIFO_blk[4] | proc_97_data_PIPO_blk[4] | proc_97_start_FIFO_blk[4] | proc_97_TLF_FIFO_blk[4] | proc_97_input_sync_blk[4] | proc_97_output_sync_blk[4]);
    assign proc_97_data_FIFO_blk[5] = 1'b0;
    assign proc_97_data_PIPO_blk[5] = 1'b0;
    assign proc_97_start_FIFO_blk[5] = 1'b0;
    assign proc_97_TLF_FIFO_blk[5] = 1'b0;
    assign proc_97_input_sync_blk[5] = 1'b0;
    assign proc_97_output_sync_blk[5] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[5] = dl_detect_out ? proc_dep_vld_vec_97_reg[5] : (proc_97_data_FIFO_blk[5] | proc_97_data_PIPO_blk[5] | proc_97_start_FIFO_blk[5] | proc_97_TLF_FIFO_blk[5] | proc_97_input_sync_blk[5] | proc_97_output_sync_blk[5]);
    assign proc_97_data_FIFO_blk[6] = 1'b0;
    assign proc_97_data_PIPO_blk[6] = 1'b0;
    assign proc_97_start_FIFO_blk[6] = 1'b0;
    assign proc_97_TLF_FIFO_blk[6] = 1'b0;
    assign proc_97_input_sync_blk[6] = 1'b0;
    assign proc_97_output_sync_blk[6] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[6] = dl_detect_out ? proc_dep_vld_vec_97_reg[6] : (proc_97_data_FIFO_blk[6] | proc_97_data_PIPO_blk[6] | proc_97_start_FIFO_blk[6] | proc_97_TLF_FIFO_blk[6] | proc_97_input_sync_blk[6] | proc_97_output_sync_blk[6]);
    assign proc_97_data_FIFO_blk[7] = 1'b0;
    assign proc_97_data_PIPO_blk[7] = 1'b0;
    assign proc_97_start_FIFO_blk[7] = 1'b0;
    assign proc_97_TLF_FIFO_blk[7] = 1'b0;
    assign proc_97_input_sync_blk[7] = 1'b0;
    assign proc_97_output_sync_blk[7] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[7] = dl_detect_out ? proc_dep_vld_vec_97_reg[7] : (proc_97_data_FIFO_blk[7] | proc_97_data_PIPO_blk[7] | proc_97_start_FIFO_blk[7] | proc_97_TLF_FIFO_blk[7] | proc_97_input_sync_blk[7] | proc_97_output_sync_blk[7]);
    assign proc_97_data_FIFO_blk[8] = 1'b0;
    assign proc_97_data_PIPO_blk[8] = 1'b0;
    assign proc_97_start_FIFO_blk[8] = 1'b0;
    assign proc_97_TLF_FIFO_blk[8] = 1'b0;
    assign proc_97_input_sync_blk[8] = 1'b0;
    assign proc_97_output_sync_blk[8] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[8] = dl_detect_out ? proc_dep_vld_vec_97_reg[8] : (proc_97_data_FIFO_blk[8] | proc_97_data_PIPO_blk[8] | proc_97_start_FIFO_blk[8] | proc_97_TLF_FIFO_blk[8] | proc_97_input_sync_blk[8] | proc_97_output_sync_blk[8]);
    assign proc_97_data_FIFO_blk[9] = 1'b0;
    assign proc_97_data_PIPO_blk[9] = 1'b0;
    assign proc_97_start_FIFO_blk[9] = 1'b0;
    assign proc_97_TLF_FIFO_blk[9] = 1'b0;
    assign proc_97_input_sync_blk[9] = 1'b0;
    assign proc_97_output_sync_blk[9] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[9] = dl_detect_out ? proc_dep_vld_vec_97_reg[9] : (proc_97_data_FIFO_blk[9] | proc_97_data_PIPO_blk[9] | proc_97_start_FIFO_blk[9] | proc_97_TLF_FIFO_blk[9] | proc_97_input_sync_blk[9] | proc_97_output_sync_blk[9]);
    assign proc_97_data_FIFO_blk[10] = 1'b0;
    assign proc_97_data_PIPO_blk[10] = 1'b0;
    assign proc_97_start_FIFO_blk[10] = 1'b0;
    assign proc_97_TLF_FIFO_blk[10] = 1'b0;
    assign proc_97_input_sync_blk[10] = 1'b0;
    assign proc_97_output_sync_blk[10] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[10] = dl_detect_out ? proc_dep_vld_vec_97_reg[10] : (proc_97_data_FIFO_blk[10] | proc_97_data_PIPO_blk[10] | proc_97_start_FIFO_blk[10] | proc_97_TLF_FIFO_blk[10] | proc_97_input_sync_blk[10] | proc_97_output_sync_blk[10]);
    assign proc_97_data_FIFO_blk[11] = 1'b0;
    assign proc_97_data_PIPO_blk[11] = 1'b0;
    assign proc_97_start_FIFO_blk[11] = 1'b0;
    assign proc_97_TLF_FIFO_blk[11] = 1'b0;
    assign proc_97_input_sync_blk[11] = 1'b0;
    assign proc_97_output_sync_blk[11] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[11] = dl_detect_out ? proc_dep_vld_vec_97_reg[11] : (proc_97_data_FIFO_blk[11] | proc_97_data_PIPO_blk[11] | proc_97_start_FIFO_blk[11] | proc_97_TLF_FIFO_blk[11] | proc_97_input_sync_blk[11] | proc_97_output_sync_blk[11]);
    assign proc_97_data_FIFO_blk[12] = 1'b0;
    assign proc_97_data_PIPO_blk[12] = 1'b0;
    assign proc_97_start_FIFO_blk[12] = 1'b0;
    assign proc_97_TLF_FIFO_blk[12] = 1'b0;
    assign proc_97_input_sync_blk[12] = 1'b0;
    assign proc_97_output_sync_blk[12] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[12] = dl_detect_out ? proc_dep_vld_vec_97_reg[12] : (proc_97_data_FIFO_blk[12] | proc_97_data_PIPO_blk[12] | proc_97_start_FIFO_blk[12] | proc_97_TLF_FIFO_blk[12] | proc_97_input_sync_blk[12] | proc_97_output_sync_blk[12]);
    assign proc_97_data_FIFO_blk[13] = 1'b0;
    assign proc_97_data_PIPO_blk[13] = 1'b0;
    assign proc_97_start_FIFO_blk[13] = 1'b0;
    assign proc_97_TLF_FIFO_blk[13] = 1'b0;
    assign proc_97_input_sync_blk[13] = 1'b0;
    assign proc_97_output_sync_blk[13] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[13] = dl_detect_out ? proc_dep_vld_vec_97_reg[13] : (proc_97_data_FIFO_blk[13] | proc_97_data_PIPO_blk[13] | proc_97_start_FIFO_blk[13] | proc_97_TLF_FIFO_blk[13] | proc_97_input_sync_blk[13] | proc_97_output_sync_blk[13]);
    assign proc_97_data_FIFO_blk[14] = 1'b0;
    assign proc_97_data_PIPO_blk[14] = 1'b0;
    assign proc_97_start_FIFO_blk[14] = 1'b0;
    assign proc_97_TLF_FIFO_blk[14] = 1'b0;
    assign proc_97_input_sync_blk[14] = 1'b0;
    assign proc_97_output_sync_blk[14] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[14] = dl_detect_out ? proc_dep_vld_vec_97_reg[14] : (proc_97_data_FIFO_blk[14] | proc_97_data_PIPO_blk[14] | proc_97_start_FIFO_blk[14] | proc_97_TLF_FIFO_blk[14] | proc_97_input_sync_blk[14] | proc_97_output_sync_blk[14]);
    assign proc_97_data_FIFO_blk[15] = 1'b0;
    assign proc_97_data_PIPO_blk[15] = 1'b0;
    assign proc_97_start_FIFO_blk[15] = 1'b0;
    assign proc_97_TLF_FIFO_blk[15] = 1'b0;
    assign proc_97_input_sync_blk[15] = 1'b0;
    assign proc_97_output_sync_blk[15] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[15] = dl_detect_out ? proc_dep_vld_vec_97_reg[15] : (proc_97_data_FIFO_blk[15] | proc_97_data_PIPO_blk[15] | proc_97_start_FIFO_blk[15] | proc_97_TLF_FIFO_blk[15] | proc_97_input_sync_blk[15] | proc_97_output_sync_blk[15]);
    assign proc_97_data_FIFO_blk[16] = 1'b0;
    assign proc_97_data_PIPO_blk[16] = 1'b0;
    assign proc_97_start_FIFO_blk[16] = 1'b0;
    assign proc_97_TLF_FIFO_blk[16] = 1'b0;
    assign proc_97_input_sync_blk[16] = 1'b0;
    assign proc_97_output_sync_blk[16] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[16] = dl_detect_out ? proc_dep_vld_vec_97_reg[16] : (proc_97_data_FIFO_blk[16] | proc_97_data_PIPO_blk[16] | proc_97_start_FIFO_blk[16] | proc_97_TLF_FIFO_blk[16] | proc_97_input_sync_blk[16] | proc_97_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_97_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_97_reg <= proc_dep_vld_vec_97;
        end
    end
    assign in_chan_dep_vld_vec_97[0] = dep_chan_vld_81_97;
    assign in_chan_dep_data_vec_97[351 : 0] = dep_chan_data_81_97;
    assign token_in_vec_97[0] = token_81_97;
    assign in_chan_dep_vld_vec_97[1] = dep_chan_vld_86_97;
    assign in_chan_dep_data_vec_97[703 : 352] = dep_chan_data_86_97;
    assign token_in_vec_97[1] = token_86_97;
    assign in_chan_dep_vld_vec_97[2] = dep_chan_vld_87_97;
    assign in_chan_dep_data_vec_97[1055 : 704] = dep_chan_data_87_97;
    assign token_in_vec_97[2] = token_87_97;
    assign in_chan_dep_vld_vec_97[3] = dep_chan_vld_88_97;
    assign in_chan_dep_data_vec_97[1407 : 1056] = dep_chan_data_88_97;
    assign token_in_vec_97[3] = token_88_97;
    assign in_chan_dep_vld_vec_97[4] = dep_chan_vld_89_97;
    assign in_chan_dep_data_vec_97[1759 : 1408] = dep_chan_data_89_97;
    assign token_in_vec_97[4] = token_89_97;
    assign in_chan_dep_vld_vec_97[5] = dep_chan_vld_90_97;
    assign in_chan_dep_data_vec_97[2111 : 1760] = dep_chan_data_90_97;
    assign token_in_vec_97[5] = token_90_97;
    assign in_chan_dep_vld_vec_97[6] = dep_chan_vld_91_97;
    assign in_chan_dep_data_vec_97[2463 : 2112] = dep_chan_data_91_97;
    assign token_in_vec_97[6] = token_91_97;
    assign in_chan_dep_vld_vec_97[7] = dep_chan_vld_92_97;
    assign in_chan_dep_data_vec_97[2815 : 2464] = dep_chan_data_92_97;
    assign token_in_vec_97[7] = token_92_97;
    assign in_chan_dep_vld_vec_97[8] = dep_chan_vld_93_97;
    assign in_chan_dep_data_vec_97[3167 : 2816] = dep_chan_data_93_97;
    assign token_in_vec_97[8] = token_93_97;
    assign in_chan_dep_vld_vec_97[9] = dep_chan_vld_94_97;
    assign in_chan_dep_data_vec_97[3519 : 3168] = dep_chan_data_94_97;
    assign token_in_vec_97[9] = token_94_97;
    assign in_chan_dep_vld_vec_97[10] = dep_chan_vld_95_97;
    assign in_chan_dep_data_vec_97[3871 : 3520] = dep_chan_data_95_97;
    assign token_in_vec_97[10] = token_95_97;
    assign in_chan_dep_vld_vec_97[11] = dep_chan_vld_96_97;
    assign in_chan_dep_data_vec_97[4223 : 3872] = dep_chan_data_96_97;
    assign token_in_vec_97[11] = token_96_97;
    assign in_chan_dep_vld_vec_97[12] = dep_chan_vld_98_97;
    assign in_chan_dep_data_vec_97[4575 : 4224] = dep_chan_data_98_97;
    assign token_in_vec_97[12] = token_98_97;
    assign in_chan_dep_vld_vec_97[13] = dep_chan_vld_99_97;
    assign in_chan_dep_data_vec_97[4927 : 4576] = dep_chan_data_99_97;
    assign token_in_vec_97[13] = token_99_97;
    assign in_chan_dep_vld_vec_97[14] = dep_chan_vld_100_97;
    assign in_chan_dep_data_vec_97[5279 : 4928] = dep_chan_data_100_97;
    assign token_in_vec_97[14] = token_100_97;
    assign in_chan_dep_vld_vec_97[15] = dep_chan_vld_101_97;
    assign in_chan_dep_data_vec_97[5631 : 5280] = dep_chan_data_101_97;
    assign token_in_vec_97[15] = token_101_97;
    assign in_chan_dep_vld_vec_97[16] = dep_chan_vld_175_97;
    assign in_chan_dep_data_vec_97[5983 : 5632] = dep_chan_data_175_97;
    assign token_in_vec_97[16] = token_175_97;
    assign dep_chan_vld_97_81 = out_chan_dep_vld_vec_97[0];
    assign dep_chan_data_97_81 = out_chan_dep_data_97;
    assign token_97_81 = token_out_vec_97[0];
    assign dep_chan_vld_97_86 = out_chan_dep_vld_vec_97[1];
    assign dep_chan_data_97_86 = out_chan_dep_data_97;
    assign token_97_86 = token_out_vec_97[1];
    assign dep_chan_vld_97_87 = out_chan_dep_vld_vec_97[2];
    assign dep_chan_data_97_87 = out_chan_dep_data_97;
    assign token_97_87 = token_out_vec_97[2];
    assign dep_chan_vld_97_88 = out_chan_dep_vld_vec_97[3];
    assign dep_chan_data_97_88 = out_chan_dep_data_97;
    assign token_97_88 = token_out_vec_97[3];
    assign dep_chan_vld_97_89 = out_chan_dep_vld_vec_97[4];
    assign dep_chan_data_97_89 = out_chan_dep_data_97;
    assign token_97_89 = token_out_vec_97[4];
    assign dep_chan_vld_97_90 = out_chan_dep_vld_vec_97[5];
    assign dep_chan_data_97_90 = out_chan_dep_data_97;
    assign token_97_90 = token_out_vec_97[5];
    assign dep_chan_vld_97_91 = out_chan_dep_vld_vec_97[6];
    assign dep_chan_data_97_91 = out_chan_dep_data_97;
    assign token_97_91 = token_out_vec_97[6];
    assign dep_chan_vld_97_92 = out_chan_dep_vld_vec_97[7];
    assign dep_chan_data_97_92 = out_chan_dep_data_97;
    assign token_97_92 = token_out_vec_97[7];
    assign dep_chan_vld_97_93 = out_chan_dep_vld_vec_97[8];
    assign dep_chan_data_97_93 = out_chan_dep_data_97;
    assign token_97_93 = token_out_vec_97[8];
    assign dep_chan_vld_97_94 = out_chan_dep_vld_vec_97[9];
    assign dep_chan_data_97_94 = out_chan_dep_data_97;
    assign token_97_94 = token_out_vec_97[9];
    assign dep_chan_vld_97_95 = out_chan_dep_vld_vec_97[10];
    assign dep_chan_data_97_95 = out_chan_dep_data_97;
    assign token_97_95 = token_out_vec_97[10];
    assign dep_chan_vld_97_96 = out_chan_dep_vld_vec_97[11];
    assign dep_chan_data_97_96 = out_chan_dep_data_97;
    assign token_97_96 = token_out_vec_97[11];
    assign dep_chan_vld_97_98 = out_chan_dep_vld_vec_97[12];
    assign dep_chan_data_97_98 = out_chan_dep_data_97;
    assign token_97_98 = token_out_vec_97[12];
    assign dep_chan_vld_97_99 = out_chan_dep_vld_vec_97[13];
    assign dep_chan_data_97_99 = out_chan_dep_data_97;
    assign token_97_99 = token_out_vec_97[13];
    assign dep_chan_vld_97_100 = out_chan_dep_vld_vec_97[14];
    assign dep_chan_data_97_100 = out_chan_dep_data_97;
    assign token_97_100 = token_out_vec_97[14];
    assign dep_chan_vld_97_101 = out_chan_dep_vld_vec_97[15];
    assign dep_chan_data_97_101 = out_chan_dep_data_97;
    assign token_97_101 = token_out_vec_97[15];
    assign dep_chan_vld_97_175 = out_chan_dep_vld_vec_97[16];
    assign dep_chan_data_97_175 = out_chan_dep_data_97;
    assign token_97_175 = token_out_vec_97[16];

    // Process: grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 98, 17, 17) top_hls_deadlock_detect_unit_98 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_98),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_98),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_98),
        .token_in_vec(token_in_vec_98),
        .dl_detect_in(dl_detect_out),
        .origin(origin[98]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_98),
        .out_chan_dep_data(out_chan_dep_data_98),
        .token_out_vec(token_out_vec_98),
        .dl_detect_out(dl_in_vec[98]));

    assign proc_98_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.fifo_B_PE_8_4_x0136_blk_n);
    assign proc_98_data_PIPO_blk[0] = 1'b0;
    assign proc_98_start_FIFO_blk[0] = 1'b0;
    assign proc_98_TLF_FIFO_blk[0] = 1'b0;
    assign proc_98_input_sync_blk[0] = 1'b0;
    assign proc_98_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_98[0] = dl_detect_out ? proc_dep_vld_vec_98_reg[0] : (proc_98_data_FIFO_blk[0] | proc_98_data_PIPO_blk[0] | proc_98_start_FIFO_blk[0] | proc_98_TLF_FIFO_blk[0] | proc_98_input_sync_blk[0] | proc_98_output_sync_blk[0]);
    assign proc_98_data_FIFO_blk[1] = 1'b0;
    assign proc_98_data_PIPO_blk[1] = 1'b0;
    assign proc_98_start_FIFO_blk[1] = 1'b0;
    assign proc_98_TLF_FIFO_blk[1] = 1'b0;
    assign proc_98_input_sync_blk[1] = 1'b0;
    assign proc_98_output_sync_blk[1] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[1] = dl_detect_out ? proc_dep_vld_vec_98_reg[1] : (proc_98_data_FIFO_blk[1] | proc_98_data_PIPO_blk[1] | proc_98_start_FIFO_blk[1] | proc_98_TLF_FIFO_blk[1] | proc_98_input_sync_blk[1] | proc_98_output_sync_blk[1]);
    assign proc_98_data_FIFO_blk[2] = 1'b0;
    assign proc_98_data_PIPO_blk[2] = 1'b0;
    assign proc_98_start_FIFO_blk[2] = 1'b0;
    assign proc_98_TLF_FIFO_blk[2] = 1'b0;
    assign proc_98_input_sync_blk[2] = 1'b0;
    assign proc_98_output_sync_blk[2] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[2] = dl_detect_out ? proc_dep_vld_vec_98_reg[2] : (proc_98_data_FIFO_blk[2] | proc_98_data_PIPO_blk[2] | proc_98_start_FIFO_blk[2] | proc_98_TLF_FIFO_blk[2] | proc_98_input_sync_blk[2] | proc_98_output_sync_blk[2]);
    assign proc_98_data_FIFO_blk[3] = 1'b0;
    assign proc_98_data_PIPO_blk[3] = 1'b0;
    assign proc_98_start_FIFO_blk[3] = 1'b0;
    assign proc_98_TLF_FIFO_blk[3] = 1'b0;
    assign proc_98_input_sync_blk[3] = 1'b0;
    assign proc_98_output_sync_blk[3] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[3] = dl_detect_out ? proc_dep_vld_vec_98_reg[3] : (proc_98_data_FIFO_blk[3] | proc_98_data_PIPO_blk[3] | proc_98_start_FIFO_blk[3] | proc_98_TLF_FIFO_blk[3] | proc_98_input_sync_blk[3] | proc_98_output_sync_blk[3]);
    assign proc_98_data_FIFO_blk[4] = 1'b0;
    assign proc_98_data_PIPO_blk[4] = 1'b0;
    assign proc_98_start_FIFO_blk[4] = 1'b0;
    assign proc_98_TLF_FIFO_blk[4] = 1'b0;
    assign proc_98_input_sync_blk[4] = 1'b0;
    assign proc_98_output_sync_blk[4] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[4] = dl_detect_out ? proc_dep_vld_vec_98_reg[4] : (proc_98_data_FIFO_blk[4] | proc_98_data_PIPO_blk[4] | proc_98_start_FIFO_blk[4] | proc_98_TLF_FIFO_blk[4] | proc_98_input_sync_blk[4] | proc_98_output_sync_blk[4]);
    assign proc_98_data_FIFO_blk[5] = 1'b0;
    assign proc_98_data_PIPO_blk[5] = 1'b0;
    assign proc_98_start_FIFO_blk[5] = 1'b0;
    assign proc_98_TLF_FIFO_blk[5] = 1'b0;
    assign proc_98_input_sync_blk[5] = 1'b0;
    assign proc_98_output_sync_blk[5] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[5] = dl_detect_out ? proc_dep_vld_vec_98_reg[5] : (proc_98_data_FIFO_blk[5] | proc_98_data_PIPO_blk[5] | proc_98_start_FIFO_blk[5] | proc_98_TLF_FIFO_blk[5] | proc_98_input_sync_blk[5] | proc_98_output_sync_blk[5]);
    assign proc_98_data_FIFO_blk[6] = 1'b0;
    assign proc_98_data_PIPO_blk[6] = 1'b0;
    assign proc_98_start_FIFO_blk[6] = 1'b0;
    assign proc_98_TLF_FIFO_blk[6] = 1'b0;
    assign proc_98_input_sync_blk[6] = 1'b0;
    assign proc_98_output_sync_blk[6] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[6] = dl_detect_out ? proc_dep_vld_vec_98_reg[6] : (proc_98_data_FIFO_blk[6] | proc_98_data_PIPO_blk[6] | proc_98_start_FIFO_blk[6] | proc_98_TLF_FIFO_blk[6] | proc_98_input_sync_blk[6] | proc_98_output_sync_blk[6]);
    assign proc_98_data_FIFO_blk[7] = 1'b0;
    assign proc_98_data_PIPO_blk[7] = 1'b0;
    assign proc_98_start_FIFO_blk[7] = 1'b0;
    assign proc_98_TLF_FIFO_blk[7] = 1'b0;
    assign proc_98_input_sync_blk[7] = 1'b0;
    assign proc_98_output_sync_blk[7] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[7] = dl_detect_out ? proc_dep_vld_vec_98_reg[7] : (proc_98_data_FIFO_blk[7] | proc_98_data_PIPO_blk[7] | proc_98_start_FIFO_blk[7] | proc_98_TLF_FIFO_blk[7] | proc_98_input_sync_blk[7] | proc_98_output_sync_blk[7]);
    assign proc_98_data_FIFO_blk[8] = 1'b0;
    assign proc_98_data_PIPO_blk[8] = 1'b0;
    assign proc_98_start_FIFO_blk[8] = 1'b0;
    assign proc_98_TLF_FIFO_blk[8] = 1'b0;
    assign proc_98_input_sync_blk[8] = 1'b0;
    assign proc_98_output_sync_blk[8] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[8] = dl_detect_out ? proc_dep_vld_vec_98_reg[8] : (proc_98_data_FIFO_blk[8] | proc_98_data_PIPO_blk[8] | proc_98_start_FIFO_blk[8] | proc_98_TLF_FIFO_blk[8] | proc_98_input_sync_blk[8] | proc_98_output_sync_blk[8]);
    assign proc_98_data_FIFO_blk[9] = 1'b0;
    assign proc_98_data_PIPO_blk[9] = 1'b0;
    assign proc_98_start_FIFO_blk[9] = 1'b0;
    assign proc_98_TLF_FIFO_blk[9] = 1'b0;
    assign proc_98_input_sync_blk[9] = 1'b0;
    assign proc_98_output_sync_blk[9] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[9] = dl_detect_out ? proc_dep_vld_vec_98_reg[9] : (proc_98_data_FIFO_blk[9] | proc_98_data_PIPO_blk[9] | proc_98_start_FIFO_blk[9] | proc_98_TLF_FIFO_blk[9] | proc_98_input_sync_blk[9] | proc_98_output_sync_blk[9]);
    assign proc_98_data_FIFO_blk[10] = 1'b0;
    assign proc_98_data_PIPO_blk[10] = 1'b0;
    assign proc_98_start_FIFO_blk[10] = 1'b0;
    assign proc_98_TLF_FIFO_blk[10] = 1'b0;
    assign proc_98_input_sync_blk[10] = 1'b0;
    assign proc_98_output_sync_blk[10] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[10] = dl_detect_out ? proc_dep_vld_vec_98_reg[10] : (proc_98_data_FIFO_blk[10] | proc_98_data_PIPO_blk[10] | proc_98_start_FIFO_blk[10] | proc_98_TLF_FIFO_blk[10] | proc_98_input_sync_blk[10] | proc_98_output_sync_blk[10]);
    assign proc_98_data_FIFO_blk[11] = 1'b0;
    assign proc_98_data_PIPO_blk[11] = 1'b0;
    assign proc_98_start_FIFO_blk[11] = 1'b0;
    assign proc_98_TLF_FIFO_blk[11] = 1'b0;
    assign proc_98_input_sync_blk[11] = 1'b0;
    assign proc_98_output_sync_blk[11] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[11] = dl_detect_out ? proc_dep_vld_vec_98_reg[11] : (proc_98_data_FIFO_blk[11] | proc_98_data_PIPO_blk[11] | proc_98_start_FIFO_blk[11] | proc_98_TLF_FIFO_blk[11] | proc_98_input_sync_blk[11] | proc_98_output_sync_blk[11]);
    assign proc_98_data_FIFO_blk[12] = 1'b0;
    assign proc_98_data_PIPO_blk[12] = 1'b0;
    assign proc_98_start_FIFO_blk[12] = 1'b0;
    assign proc_98_TLF_FIFO_blk[12] = 1'b0;
    assign proc_98_input_sync_blk[12] = 1'b0;
    assign proc_98_output_sync_blk[12] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[12] = dl_detect_out ? proc_dep_vld_vec_98_reg[12] : (proc_98_data_FIFO_blk[12] | proc_98_data_PIPO_blk[12] | proc_98_start_FIFO_blk[12] | proc_98_TLF_FIFO_blk[12] | proc_98_input_sync_blk[12] | proc_98_output_sync_blk[12]);
    assign proc_98_data_FIFO_blk[13] = 1'b0;
    assign proc_98_data_PIPO_blk[13] = 1'b0;
    assign proc_98_start_FIFO_blk[13] = 1'b0;
    assign proc_98_TLF_FIFO_blk[13] = 1'b0;
    assign proc_98_input_sync_blk[13] = 1'b0;
    assign proc_98_output_sync_blk[13] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[13] = dl_detect_out ? proc_dep_vld_vec_98_reg[13] : (proc_98_data_FIFO_blk[13] | proc_98_data_PIPO_blk[13] | proc_98_start_FIFO_blk[13] | proc_98_TLF_FIFO_blk[13] | proc_98_input_sync_blk[13] | proc_98_output_sync_blk[13]);
    assign proc_98_data_FIFO_blk[14] = 1'b0;
    assign proc_98_data_PIPO_blk[14] = 1'b0;
    assign proc_98_start_FIFO_blk[14] = 1'b0;
    assign proc_98_TLF_FIFO_blk[14] = 1'b0;
    assign proc_98_input_sync_blk[14] = 1'b0;
    assign proc_98_output_sync_blk[14] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[14] = dl_detect_out ? proc_dep_vld_vec_98_reg[14] : (proc_98_data_FIFO_blk[14] | proc_98_data_PIPO_blk[14] | proc_98_start_FIFO_blk[14] | proc_98_TLF_FIFO_blk[14] | proc_98_input_sync_blk[14] | proc_98_output_sync_blk[14]);
    assign proc_98_data_FIFO_blk[15] = 1'b0;
    assign proc_98_data_PIPO_blk[15] = 1'b0;
    assign proc_98_start_FIFO_blk[15] = 1'b0;
    assign proc_98_TLF_FIFO_blk[15] = 1'b0;
    assign proc_98_input_sync_blk[15] = 1'b0;
    assign proc_98_output_sync_blk[15] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[15] = dl_detect_out ? proc_dep_vld_vec_98_reg[15] : (proc_98_data_FIFO_blk[15] | proc_98_data_PIPO_blk[15] | proc_98_start_FIFO_blk[15] | proc_98_TLF_FIFO_blk[15] | proc_98_input_sync_blk[15] | proc_98_output_sync_blk[15]);
    assign proc_98_data_FIFO_blk[16] = 1'b0;
    assign proc_98_data_PIPO_blk[16] = 1'b0;
    assign proc_98_start_FIFO_blk[16] = 1'b0;
    assign proc_98_TLF_FIFO_blk[16] = 1'b0;
    assign proc_98_input_sync_blk[16] = 1'b0;
    assign proc_98_output_sync_blk[16] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[16] = dl_detect_out ? proc_dep_vld_vec_98_reg[16] : (proc_98_data_FIFO_blk[16] | proc_98_data_PIPO_blk[16] | proc_98_start_FIFO_blk[16] | proc_98_TLF_FIFO_blk[16] | proc_98_input_sync_blk[16] | proc_98_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_98_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_98_reg <= proc_dep_vld_vec_98;
        end
    end
    assign in_chan_dep_vld_vec_98[0] = dep_chan_vld_82_98;
    assign in_chan_dep_data_vec_98[351 : 0] = dep_chan_data_82_98;
    assign token_in_vec_98[0] = token_82_98;
    assign in_chan_dep_vld_vec_98[1] = dep_chan_vld_86_98;
    assign in_chan_dep_data_vec_98[703 : 352] = dep_chan_data_86_98;
    assign token_in_vec_98[1] = token_86_98;
    assign in_chan_dep_vld_vec_98[2] = dep_chan_vld_87_98;
    assign in_chan_dep_data_vec_98[1055 : 704] = dep_chan_data_87_98;
    assign token_in_vec_98[2] = token_87_98;
    assign in_chan_dep_vld_vec_98[3] = dep_chan_vld_88_98;
    assign in_chan_dep_data_vec_98[1407 : 1056] = dep_chan_data_88_98;
    assign token_in_vec_98[3] = token_88_98;
    assign in_chan_dep_vld_vec_98[4] = dep_chan_vld_89_98;
    assign in_chan_dep_data_vec_98[1759 : 1408] = dep_chan_data_89_98;
    assign token_in_vec_98[4] = token_89_98;
    assign in_chan_dep_vld_vec_98[5] = dep_chan_vld_90_98;
    assign in_chan_dep_data_vec_98[2111 : 1760] = dep_chan_data_90_98;
    assign token_in_vec_98[5] = token_90_98;
    assign in_chan_dep_vld_vec_98[6] = dep_chan_vld_91_98;
    assign in_chan_dep_data_vec_98[2463 : 2112] = dep_chan_data_91_98;
    assign token_in_vec_98[6] = token_91_98;
    assign in_chan_dep_vld_vec_98[7] = dep_chan_vld_92_98;
    assign in_chan_dep_data_vec_98[2815 : 2464] = dep_chan_data_92_98;
    assign token_in_vec_98[7] = token_92_98;
    assign in_chan_dep_vld_vec_98[8] = dep_chan_vld_93_98;
    assign in_chan_dep_data_vec_98[3167 : 2816] = dep_chan_data_93_98;
    assign token_in_vec_98[8] = token_93_98;
    assign in_chan_dep_vld_vec_98[9] = dep_chan_vld_94_98;
    assign in_chan_dep_data_vec_98[3519 : 3168] = dep_chan_data_94_98;
    assign token_in_vec_98[9] = token_94_98;
    assign in_chan_dep_vld_vec_98[10] = dep_chan_vld_95_98;
    assign in_chan_dep_data_vec_98[3871 : 3520] = dep_chan_data_95_98;
    assign token_in_vec_98[10] = token_95_98;
    assign in_chan_dep_vld_vec_98[11] = dep_chan_vld_96_98;
    assign in_chan_dep_data_vec_98[4223 : 3872] = dep_chan_data_96_98;
    assign token_in_vec_98[11] = token_96_98;
    assign in_chan_dep_vld_vec_98[12] = dep_chan_vld_97_98;
    assign in_chan_dep_data_vec_98[4575 : 4224] = dep_chan_data_97_98;
    assign token_in_vec_98[12] = token_97_98;
    assign in_chan_dep_vld_vec_98[13] = dep_chan_vld_99_98;
    assign in_chan_dep_data_vec_98[4927 : 4576] = dep_chan_data_99_98;
    assign token_in_vec_98[13] = token_99_98;
    assign in_chan_dep_vld_vec_98[14] = dep_chan_vld_100_98;
    assign in_chan_dep_data_vec_98[5279 : 4928] = dep_chan_data_100_98;
    assign token_in_vec_98[14] = token_100_98;
    assign in_chan_dep_vld_vec_98[15] = dep_chan_vld_101_98;
    assign in_chan_dep_data_vec_98[5631 : 5280] = dep_chan_data_101_98;
    assign token_in_vec_98[15] = token_101_98;
    assign in_chan_dep_vld_vec_98[16] = dep_chan_vld_175_98;
    assign in_chan_dep_data_vec_98[5983 : 5632] = dep_chan_data_175_98;
    assign token_in_vec_98[16] = token_175_98;
    assign dep_chan_vld_98_82 = out_chan_dep_vld_vec_98[0];
    assign dep_chan_data_98_82 = out_chan_dep_data_98;
    assign token_98_82 = token_out_vec_98[0];
    assign dep_chan_vld_98_86 = out_chan_dep_vld_vec_98[1];
    assign dep_chan_data_98_86 = out_chan_dep_data_98;
    assign token_98_86 = token_out_vec_98[1];
    assign dep_chan_vld_98_87 = out_chan_dep_vld_vec_98[2];
    assign dep_chan_data_98_87 = out_chan_dep_data_98;
    assign token_98_87 = token_out_vec_98[2];
    assign dep_chan_vld_98_88 = out_chan_dep_vld_vec_98[3];
    assign dep_chan_data_98_88 = out_chan_dep_data_98;
    assign token_98_88 = token_out_vec_98[3];
    assign dep_chan_vld_98_89 = out_chan_dep_vld_vec_98[4];
    assign dep_chan_data_98_89 = out_chan_dep_data_98;
    assign token_98_89 = token_out_vec_98[4];
    assign dep_chan_vld_98_90 = out_chan_dep_vld_vec_98[5];
    assign dep_chan_data_98_90 = out_chan_dep_data_98;
    assign token_98_90 = token_out_vec_98[5];
    assign dep_chan_vld_98_91 = out_chan_dep_vld_vec_98[6];
    assign dep_chan_data_98_91 = out_chan_dep_data_98;
    assign token_98_91 = token_out_vec_98[6];
    assign dep_chan_vld_98_92 = out_chan_dep_vld_vec_98[7];
    assign dep_chan_data_98_92 = out_chan_dep_data_98;
    assign token_98_92 = token_out_vec_98[7];
    assign dep_chan_vld_98_93 = out_chan_dep_vld_vec_98[8];
    assign dep_chan_data_98_93 = out_chan_dep_data_98;
    assign token_98_93 = token_out_vec_98[8];
    assign dep_chan_vld_98_94 = out_chan_dep_vld_vec_98[9];
    assign dep_chan_data_98_94 = out_chan_dep_data_98;
    assign token_98_94 = token_out_vec_98[9];
    assign dep_chan_vld_98_95 = out_chan_dep_vld_vec_98[10];
    assign dep_chan_data_98_95 = out_chan_dep_data_98;
    assign token_98_95 = token_out_vec_98[10];
    assign dep_chan_vld_98_96 = out_chan_dep_vld_vec_98[11];
    assign dep_chan_data_98_96 = out_chan_dep_data_98;
    assign token_98_96 = token_out_vec_98[11];
    assign dep_chan_vld_98_97 = out_chan_dep_vld_vec_98[12];
    assign dep_chan_data_98_97 = out_chan_dep_data_98;
    assign token_98_97 = token_out_vec_98[12];
    assign dep_chan_vld_98_99 = out_chan_dep_vld_vec_98[13];
    assign dep_chan_data_98_99 = out_chan_dep_data_98;
    assign token_98_99 = token_out_vec_98[13];
    assign dep_chan_vld_98_100 = out_chan_dep_vld_vec_98[14];
    assign dep_chan_data_98_100 = out_chan_dep_data_98;
    assign token_98_100 = token_out_vec_98[14];
    assign dep_chan_vld_98_101 = out_chan_dep_vld_vec_98[15];
    assign dep_chan_data_98_101 = out_chan_dep_data_98;
    assign token_98_101 = token_out_vec_98[15];
    assign dep_chan_vld_98_175 = out_chan_dep_vld_vec_98[16];
    assign dep_chan_data_98_175 = out_chan_dep_data_98;
    assign token_98_175 = token_out_vec_98[16];

    // Process: grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 99, 17, 17) top_hls_deadlock_detect_unit_99 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_99),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_99),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_99),
        .token_in_vec(token_in_vec_99),
        .dl_detect_in(dl_detect_out),
        .origin(origin[99]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_99),
        .out_chan_dep_data(out_chan_dep_data_99),
        .token_out_vec(token_out_vec_99),
        .dl_detect_out(dl_in_vec[99]));

    assign proc_99_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.fifo_B_PE_8_5_x0145_blk_n);
    assign proc_99_data_PIPO_blk[0] = 1'b0;
    assign proc_99_start_FIFO_blk[0] = 1'b0;
    assign proc_99_TLF_FIFO_blk[0] = 1'b0;
    assign proc_99_input_sync_blk[0] = 1'b0;
    assign proc_99_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_99[0] = dl_detect_out ? proc_dep_vld_vec_99_reg[0] : (proc_99_data_FIFO_blk[0] | proc_99_data_PIPO_blk[0] | proc_99_start_FIFO_blk[0] | proc_99_TLF_FIFO_blk[0] | proc_99_input_sync_blk[0] | proc_99_output_sync_blk[0]);
    assign proc_99_data_FIFO_blk[1] = 1'b0;
    assign proc_99_data_PIPO_blk[1] = 1'b0;
    assign proc_99_start_FIFO_blk[1] = 1'b0;
    assign proc_99_TLF_FIFO_blk[1] = 1'b0;
    assign proc_99_input_sync_blk[1] = 1'b0;
    assign proc_99_output_sync_blk[1] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[1] = dl_detect_out ? proc_dep_vld_vec_99_reg[1] : (proc_99_data_FIFO_blk[1] | proc_99_data_PIPO_blk[1] | proc_99_start_FIFO_blk[1] | proc_99_TLF_FIFO_blk[1] | proc_99_input_sync_blk[1] | proc_99_output_sync_blk[1]);
    assign proc_99_data_FIFO_blk[2] = 1'b0;
    assign proc_99_data_PIPO_blk[2] = 1'b0;
    assign proc_99_start_FIFO_blk[2] = 1'b0;
    assign proc_99_TLF_FIFO_blk[2] = 1'b0;
    assign proc_99_input_sync_blk[2] = 1'b0;
    assign proc_99_output_sync_blk[2] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[2] = dl_detect_out ? proc_dep_vld_vec_99_reg[2] : (proc_99_data_FIFO_blk[2] | proc_99_data_PIPO_blk[2] | proc_99_start_FIFO_blk[2] | proc_99_TLF_FIFO_blk[2] | proc_99_input_sync_blk[2] | proc_99_output_sync_blk[2]);
    assign proc_99_data_FIFO_blk[3] = 1'b0;
    assign proc_99_data_PIPO_blk[3] = 1'b0;
    assign proc_99_start_FIFO_blk[3] = 1'b0;
    assign proc_99_TLF_FIFO_blk[3] = 1'b0;
    assign proc_99_input_sync_blk[3] = 1'b0;
    assign proc_99_output_sync_blk[3] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[3] = dl_detect_out ? proc_dep_vld_vec_99_reg[3] : (proc_99_data_FIFO_blk[3] | proc_99_data_PIPO_blk[3] | proc_99_start_FIFO_blk[3] | proc_99_TLF_FIFO_blk[3] | proc_99_input_sync_blk[3] | proc_99_output_sync_blk[3]);
    assign proc_99_data_FIFO_blk[4] = 1'b0;
    assign proc_99_data_PIPO_blk[4] = 1'b0;
    assign proc_99_start_FIFO_blk[4] = 1'b0;
    assign proc_99_TLF_FIFO_blk[4] = 1'b0;
    assign proc_99_input_sync_blk[4] = 1'b0;
    assign proc_99_output_sync_blk[4] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[4] = dl_detect_out ? proc_dep_vld_vec_99_reg[4] : (proc_99_data_FIFO_blk[4] | proc_99_data_PIPO_blk[4] | proc_99_start_FIFO_blk[4] | proc_99_TLF_FIFO_blk[4] | proc_99_input_sync_blk[4] | proc_99_output_sync_blk[4]);
    assign proc_99_data_FIFO_blk[5] = 1'b0;
    assign proc_99_data_PIPO_blk[5] = 1'b0;
    assign proc_99_start_FIFO_blk[5] = 1'b0;
    assign proc_99_TLF_FIFO_blk[5] = 1'b0;
    assign proc_99_input_sync_blk[5] = 1'b0;
    assign proc_99_output_sync_blk[5] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[5] = dl_detect_out ? proc_dep_vld_vec_99_reg[5] : (proc_99_data_FIFO_blk[5] | proc_99_data_PIPO_blk[5] | proc_99_start_FIFO_blk[5] | proc_99_TLF_FIFO_blk[5] | proc_99_input_sync_blk[5] | proc_99_output_sync_blk[5]);
    assign proc_99_data_FIFO_blk[6] = 1'b0;
    assign proc_99_data_PIPO_blk[6] = 1'b0;
    assign proc_99_start_FIFO_blk[6] = 1'b0;
    assign proc_99_TLF_FIFO_blk[6] = 1'b0;
    assign proc_99_input_sync_blk[6] = 1'b0;
    assign proc_99_output_sync_blk[6] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[6] = dl_detect_out ? proc_dep_vld_vec_99_reg[6] : (proc_99_data_FIFO_blk[6] | proc_99_data_PIPO_blk[6] | proc_99_start_FIFO_blk[6] | proc_99_TLF_FIFO_blk[6] | proc_99_input_sync_blk[6] | proc_99_output_sync_blk[6]);
    assign proc_99_data_FIFO_blk[7] = 1'b0;
    assign proc_99_data_PIPO_blk[7] = 1'b0;
    assign proc_99_start_FIFO_blk[7] = 1'b0;
    assign proc_99_TLF_FIFO_blk[7] = 1'b0;
    assign proc_99_input_sync_blk[7] = 1'b0;
    assign proc_99_output_sync_blk[7] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[7] = dl_detect_out ? proc_dep_vld_vec_99_reg[7] : (proc_99_data_FIFO_blk[7] | proc_99_data_PIPO_blk[7] | proc_99_start_FIFO_blk[7] | proc_99_TLF_FIFO_blk[7] | proc_99_input_sync_blk[7] | proc_99_output_sync_blk[7]);
    assign proc_99_data_FIFO_blk[8] = 1'b0;
    assign proc_99_data_PIPO_blk[8] = 1'b0;
    assign proc_99_start_FIFO_blk[8] = 1'b0;
    assign proc_99_TLF_FIFO_blk[8] = 1'b0;
    assign proc_99_input_sync_blk[8] = 1'b0;
    assign proc_99_output_sync_blk[8] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[8] = dl_detect_out ? proc_dep_vld_vec_99_reg[8] : (proc_99_data_FIFO_blk[8] | proc_99_data_PIPO_blk[8] | proc_99_start_FIFO_blk[8] | proc_99_TLF_FIFO_blk[8] | proc_99_input_sync_blk[8] | proc_99_output_sync_blk[8]);
    assign proc_99_data_FIFO_blk[9] = 1'b0;
    assign proc_99_data_PIPO_blk[9] = 1'b0;
    assign proc_99_start_FIFO_blk[9] = 1'b0;
    assign proc_99_TLF_FIFO_blk[9] = 1'b0;
    assign proc_99_input_sync_blk[9] = 1'b0;
    assign proc_99_output_sync_blk[9] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[9] = dl_detect_out ? proc_dep_vld_vec_99_reg[9] : (proc_99_data_FIFO_blk[9] | proc_99_data_PIPO_blk[9] | proc_99_start_FIFO_blk[9] | proc_99_TLF_FIFO_blk[9] | proc_99_input_sync_blk[9] | proc_99_output_sync_blk[9]);
    assign proc_99_data_FIFO_blk[10] = 1'b0;
    assign proc_99_data_PIPO_blk[10] = 1'b0;
    assign proc_99_start_FIFO_blk[10] = 1'b0;
    assign proc_99_TLF_FIFO_blk[10] = 1'b0;
    assign proc_99_input_sync_blk[10] = 1'b0;
    assign proc_99_output_sync_blk[10] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[10] = dl_detect_out ? proc_dep_vld_vec_99_reg[10] : (proc_99_data_FIFO_blk[10] | proc_99_data_PIPO_blk[10] | proc_99_start_FIFO_blk[10] | proc_99_TLF_FIFO_blk[10] | proc_99_input_sync_blk[10] | proc_99_output_sync_blk[10]);
    assign proc_99_data_FIFO_blk[11] = 1'b0;
    assign proc_99_data_PIPO_blk[11] = 1'b0;
    assign proc_99_start_FIFO_blk[11] = 1'b0;
    assign proc_99_TLF_FIFO_blk[11] = 1'b0;
    assign proc_99_input_sync_blk[11] = 1'b0;
    assign proc_99_output_sync_blk[11] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[11] = dl_detect_out ? proc_dep_vld_vec_99_reg[11] : (proc_99_data_FIFO_blk[11] | proc_99_data_PIPO_blk[11] | proc_99_start_FIFO_blk[11] | proc_99_TLF_FIFO_blk[11] | proc_99_input_sync_blk[11] | proc_99_output_sync_blk[11]);
    assign proc_99_data_FIFO_blk[12] = 1'b0;
    assign proc_99_data_PIPO_blk[12] = 1'b0;
    assign proc_99_start_FIFO_blk[12] = 1'b0;
    assign proc_99_TLF_FIFO_blk[12] = 1'b0;
    assign proc_99_input_sync_blk[12] = 1'b0;
    assign proc_99_output_sync_blk[12] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[12] = dl_detect_out ? proc_dep_vld_vec_99_reg[12] : (proc_99_data_FIFO_blk[12] | proc_99_data_PIPO_blk[12] | proc_99_start_FIFO_blk[12] | proc_99_TLF_FIFO_blk[12] | proc_99_input_sync_blk[12] | proc_99_output_sync_blk[12]);
    assign proc_99_data_FIFO_blk[13] = 1'b0;
    assign proc_99_data_PIPO_blk[13] = 1'b0;
    assign proc_99_start_FIFO_blk[13] = 1'b0;
    assign proc_99_TLF_FIFO_blk[13] = 1'b0;
    assign proc_99_input_sync_blk[13] = 1'b0;
    assign proc_99_output_sync_blk[13] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[13] = dl_detect_out ? proc_dep_vld_vec_99_reg[13] : (proc_99_data_FIFO_blk[13] | proc_99_data_PIPO_blk[13] | proc_99_start_FIFO_blk[13] | proc_99_TLF_FIFO_blk[13] | proc_99_input_sync_blk[13] | proc_99_output_sync_blk[13]);
    assign proc_99_data_FIFO_blk[14] = 1'b0;
    assign proc_99_data_PIPO_blk[14] = 1'b0;
    assign proc_99_start_FIFO_blk[14] = 1'b0;
    assign proc_99_TLF_FIFO_blk[14] = 1'b0;
    assign proc_99_input_sync_blk[14] = 1'b0;
    assign proc_99_output_sync_blk[14] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[14] = dl_detect_out ? proc_dep_vld_vec_99_reg[14] : (proc_99_data_FIFO_blk[14] | proc_99_data_PIPO_blk[14] | proc_99_start_FIFO_blk[14] | proc_99_TLF_FIFO_blk[14] | proc_99_input_sync_blk[14] | proc_99_output_sync_blk[14]);
    assign proc_99_data_FIFO_blk[15] = 1'b0;
    assign proc_99_data_PIPO_blk[15] = 1'b0;
    assign proc_99_start_FIFO_blk[15] = 1'b0;
    assign proc_99_TLF_FIFO_blk[15] = 1'b0;
    assign proc_99_input_sync_blk[15] = 1'b0;
    assign proc_99_output_sync_blk[15] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[15] = dl_detect_out ? proc_dep_vld_vec_99_reg[15] : (proc_99_data_FIFO_blk[15] | proc_99_data_PIPO_blk[15] | proc_99_start_FIFO_blk[15] | proc_99_TLF_FIFO_blk[15] | proc_99_input_sync_blk[15] | proc_99_output_sync_blk[15]);
    assign proc_99_data_FIFO_blk[16] = 1'b0;
    assign proc_99_data_PIPO_blk[16] = 1'b0;
    assign proc_99_start_FIFO_blk[16] = 1'b0;
    assign proc_99_TLF_FIFO_blk[16] = 1'b0;
    assign proc_99_input_sync_blk[16] = 1'b0;
    assign proc_99_output_sync_blk[16] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[16] = dl_detect_out ? proc_dep_vld_vec_99_reg[16] : (proc_99_data_FIFO_blk[16] | proc_99_data_PIPO_blk[16] | proc_99_start_FIFO_blk[16] | proc_99_TLF_FIFO_blk[16] | proc_99_input_sync_blk[16] | proc_99_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_99_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_99_reg <= proc_dep_vld_vec_99;
        end
    end
    assign in_chan_dep_vld_vec_99[0] = dep_chan_vld_83_99;
    assign in_chan_dep_data_vec_99[351 : 0] = dep_chan_data_83_99;
    assign token_in_vec_99[0] = token_83_99;
    assign in_chan_dep_vld_vec_99[1] = dep_chan_vld_86_99;
    assign in_chan_dep_data_vec_99[703 : 352] = dep_chan_data_86_99;
    assign token_in_vec_99[1] = token_86_99;
    assign in_chan_dep_vld_vec_99[2] = dep_chan_vld_87_99;
    assign in_chan_dep_data_vec_99[1055 : 704] = dep_chan_data_87_99;
    assign token_in_vec_99[2] = token_87_99;
    assign in_chan_dep_vld_vec_99[3] = dep_chan_vld_88_99;
    assign in_chan_dep_data_vec_99[1407 : 1056] = dep_chan_data_88_99;
    assign token_in_vec_99[3] = token_88_99;
    assign in_chan_dep_vld_vec_99[4] = dep_chan_vld_89_99;
    assign in_chan_dep_data_vec_99[1759 : 1408] = dep_chan_data_89_99;
    assign token_in_vec_99[4] = token_89_99;
    assign in_chan_dep_vld_vec_99[5] = dep_chan_vld_90_99;
    assign in_chan_dep_data_vec_99[2111 : 1760] = dep_chan_data_90_99;
    assign token_in_vec_99[5] = token_90_99;
    assign in_chan_dep_vld_vec_99[6] = dep_chan_vld_91_99;
    assign in_chan_dep_data_vec_99[2463 : 2112] = dep_chan_data_91_99;
    assign token_in_vec_99[6] = token_91_99;
    assign in_chan_dep_vld_vec_99[7] = dep_chan_vld_92_99;
    assign in_chan_dep_data_vec_99[2815 : 2464] = dep_chan_data_92_99;
    assign token_in_vec_99[7] = token_92_99;
    assign in_chan_dep_vld_vec_99[8] = dep_chan_vld_93_99;
    assign in_chan_dep_data_vec_99[3167 : 2816] = dep_chan_data_93_99;
    assign token_in_vec_99[8] = token_93_99;
    assign in_chan_dep_vld_vec_99[9] = dep_chan_vld_94_99;
    assign in_chan_dep_data_vec_99[3519 : 3168] = dep_chan_data_94_99;
    assign token_in_vec_99[9] = token_94_99;
    assign in_chan_dep_vld_vec_99[10] = dep_chan_vld_95_99;
    assign in_chan_dep_data_vec_99[3871 : 3520] = dep_chan_data_95_99;
    assign token_in_vec_99[10] = token_95_99;
    assign in_chan_dep_vld_vec_99[11] = dep_chan_vld_96_99;
    assign in_chan_dep_data_vec_99[4223 : 3872] = dep_chan_data_96_99;
    assign token_in_vec_99[11] = token_96_99;
    assign in_chan_dep_vld_vec_99[12] = dep_chan_vld_97_99;
    assign in_chan_dep_data_vec_99[4575 : 4224] = dep_chan_data_97_99;
    assign token_in_vec_99[12] = token_97_99;
    assign in_chan_dep_vld_vec_99[13] = dep_chan_vld_98_99;
    assign in_chan_dep_data_vec_99[4927 : 4576] = dep_chan_data_98_99;
    assign token_in_vec_99[13] = token_98_99;
    assign in_chan_dep_vld_vec_99[14] = dep_chan_vld_100_99;
    assign in_chan_dep_data_vec_99[5279 : 4928] = dep_chan_data_100_99;
    assign token_in_vec_99[14] = token_100_99;
    assign in_chan_dep_vld_vec_99[15] = dep_chan_vld_101_99;
    assign in_chan_dep_data_vec_99[5631 : 5280] = dep_chan_data_101_99;
    assign token_in_vec_99[15] = token_101_99;
    assign in_chan_dep_vld_vec_99[16] = dep_chan_vld_175_99;
    assign in_chan_dep_data_vec_99[5983 : 5632] = dep_chan_data_175_99;
    assign token_in_vec_99[16] = token_175_99;
    assign dep_chan_vld_99_83 = out_chan_dep_vld_vec_99[0];
    assign dep_chan_data_99_83 = out_chan_dep_data_99;
    assign token_99_83 = token_out_vec_99[0];
    assign dep_chan_vld_99_86 = out_chan_dep_vld_vec_99[1];
    assign dep_chan_data_99_86 = out_chan_dep_data_99;
    assign token_99_86 = token_out_vec_99[1];
    assign dep_chan_vld_99_87 = out_chan_dep_vld_vec_99[2];
    assign dep_chan_data_99_87 = out_chan_dep_data_99;
    assign token_99_87 = token_out_vec_99[2];
    assign dep_chan_vld_99_88 = out_chan_dep_vld_vec_99[3];
    assign dep_chan_data_99_88 = out_chan_dep_data_99;
    assign token_99_88 = token_out_vec_99[3];
    assign dep_chan_vld_99_89 = out_chan_dep_vld_vec_99[4];
    assign dep_chan_data_99_89 = out_chan_dep_data_99;
    assign token_99_89 = token_out_vec_99[4];
    assign dep_chan_vld_99_90 = out_chan_dep_vld_vec_99[5];
    assign dep_chan_data_99_90 = out_chan_dep_data_99;
    assign token_99_90 = token_out_vec_99[5];
    assign dep_chan_vld_99_91 = out_chan_dep_vld_vec_99[6];
    assign dep_chan_data_99_91 = out_chan_dep_data_99;
    assign token_99_91 = token_out_vec_99[6];
    assign dep_chan_vld_99_92 = out_chan_dep_vld_vec_99[7];
    assign dep_chan_data_99_92 = out_chan_dep_data_99;
    assign token_99_92 = token_out_vec_99[7];
    assign dep_chan_vld_99_93 = out_chan_dep_vld_vec_99[8];
    assign dep_chan_data_99_93 = out_chan_dep_data_99;
    assign token_99_93 = token_out_vec_99[8];
    assign dep_chan_vld_99_94 = out_chan_dep_vld_vec_99[9];
    assign dep_chan_data_99_94 = out_chan_dep_data_99;
    assign token_99_94 = token_out_vec_99[9];
    assign dep_chan_vld_99_95 = out_chan_dep_vld_vec_99[10];
    assign dep_chan_data_99_95 = out_chan_dep_data_99;
    assign token_99_95 = token_out_vec_99[10];
    assign dep_chan_vld_99_96 = out_chan_dep_vld_vec_99[11];
    assign dep_chan_data_99_96 = out_chan_dep_data_99;
    assign token_99_96 = token_out_vec_99[11];
    assign dep_chan_vld_99_97 = out_chan_dep_vld_vec_99[12];
    assign dep_chan_data_99_97 = out_chan_dep_data_99;
    assign token_99_97 = token_out_vec_99[12];
    assign dep_chan_vld_99_98 = out_chan_dep_vld_vec_99[13];
    assign dep_chan_data_99_98 = out_chan_dep_data_99;
    assign token_99_98 = token_out_vec_99[13];
    assign dep_chan_vld_99_100 = out_chan_dep_vld_vec_99[14];
    assign dep_chan_data_99_100 = out_chan_dep_data_99;
    assign token_99_100 = token_out_vec_99[14];
    assign dep_chan_vld_99_101 = out_chan_dep_vld_vec_99[15];
    assign dep_chan_data_99_101 = out_chan_dep_data_99;
    assign token_99_101 = token_out_vec_99[15];
    assign dep_chan_vld_99_175 = out_chan_dep_vld_vec_99[16];
    assign dep_chan_data_99_175 = out_chan_dep_data_99;
    assign token_99_175 = token_out_vec_99[16];

    // Process: grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 100, 17, 17) top_hls_deadlock_detect_unit_100 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_100),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_100),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_100),
        .token_in_vec(token_in_vec_100),
        .dl_detect_in(dl_detect_out),
        .origin(origin[100]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_100),
        .out_chan_dep_data(out_chan_dep_data_100),
        .token_out_vec(token_out_vec_100),
        .dl_detect_out(dl_in_vec[100]));

    assign proc_100_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.fifo_B_PE_8_6_x0154_blk_n);
    assign proc_100_data_PIPO_blk[0] = 1'b0;
    assign proc_100_start_FIFO_blk[0] = 1'b0;
    assign proc_100_TLF_FIFO_blk[0] = 1'b0;
    assign proc_100_input_sync_blk[0] = 1'b0;
    assign proc_100_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_100[0] = dl_detect_out ? proc_dep_vld_vec_100_reg[0] : (proc_100_data_FIFO_blk[0] | proc_100_data_PIPO_blk[0] | proc_100_start_FIFO_blk[0] | proc_100_TLF_FIFO_blk[0] | proc_100_input_sync_blk[0] | proc_100_output_sync_blk[0]);
    assign proc_100_data_FIFO_blk[1] = 1'b0;
    assign proc_100_data_PIPO_blk[1] = 1'b0;
    assign proc_100_start_FIFO_blk[1] = 1'b0;
    assign proc_100_TLF_FIFO_blk[1] = 1'b0;
    assign proc_100_input_sync_blk[1] = 1'b0;
    assign proc_100_output_sync_blk[1] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[1] = dl_detect_out ? proc_dep_vld_vec_100_reg[1] : (proc_100_data_FIFO_blk[1] | proc_100_data_PIPO_blk[1] | proc_100_start_FIFO_blk[1] | proc_100_TLF_FIFO_blk[1] | proc_100_input_sync_blk[1] | proc_100_output_sync_blk[1]);
    assign proc_100_data_FIFO_blk[2] = 1'b0;
    assign proc_100_data_PIPO_blk[2] = 1'b0;
    assign proc_100_start_FIFO_blk[2] = 1'b0;
    assign proc_100_TLF_FIFO_blk[2] = 1'b0;
    assign proc_100_input_sync_blk[2] = 1'b0;
    assign proc_100_output_sync_blk[2] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[2] = dl_detect_out ? proc_dep_vld_vec_100_reg[2] : (proc_100_data_FIFO_blk[2] | proc_100_data_PIPO_blk[2] | proc_100_start_FIFO_blk[2] | proc_100_TLF_FIFO_blk[2] | proc_100_input_sync_blk[2] | proc_100_output_sync_blk[2]);
    assign proc_100_data_FIFO_blk[3] = 1'b0;
    assign proc_100_data_PIPO_blk[3] = 1'b0;
    assign proc_100_start_FIFO_blk[3] = 1'b0;
    assign proc_100_TLF_FIFO_blk[3] = 1'b0;
    assign proc_100_input_sync_blk[3] = 1'b0;
    assign proc_100_output_sync_blk[3] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[3] = dl_detect_out ? proc_dep_vld_vec_100_reg[3] : (proc_100_data_FIFO_blk[3] | proc_100_data_PIPO_blk[3] | proc_100_start_FIFO_blk[3] | proc_100_TLF_FIFO_blk[3] | proc_100_input_sync_blk[3] | proc_100_output_sync_blk[3]);
    assign proc_100_data_FIFO_blk[4] = 1'b0;
    assign proc_100_data_PIPO_blk[4] = 1'b0;
    assign proc_100_start_FIFO_blk[4] = 1'b0;
    assign proc_100_TLF_FIFO_blk[4] = 1'b0;
    assign proc_100_input_sync_blk[4] = 1'b0;
    assign proc_100_output_sync_blk[4] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[4] = dl_detect_out ? proc_dep_vld_vec_100_reg[4] : (proc_100_data_FIFO_blk[4] | proc_100_data_PIPO_blk[4] | proc_100_start_FIFO_blk[4] | proc_100_TLF_FIFO_blk[4] | proc_100_input_sync_blk[4] | proc_100_output_sync_blk[4]);
    assign proc_100_data_FIFO_blk[5] = 1'b0;
    assign proc_100_data_PIPO_blk[5] = 1'b0;
    assign proc_100_start_FIFO_blk[5] = 1'b0;
    assign proc_100_TLF_FIFO_blk[5] = 1'b0;
    assign proc_100_input_sync_blk[5] = 1'b0;
    assign proc_100_output_sync_blk[5] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[5] = dl_detect_out ? proc_dep_vld_vec_100_reg[5] : (proc_100_data_FIFO_blk[5] | proc_100_data_PIPO_blk[5] | proc_100_start_FIFO_blk[5] | proc_100_TLF_FIFO_blk[5] | proc_100_input_sync_blk[5] | proc_100_output_sync_blk[5]);
    assign proc_100_data_FIFO_blk[6] = 1'b0;
    assign proc_100_data_PIPO_blk[6] = 1'b0;
    assign proc_100_start_FIFO_blk[6] = 1'b0;
    assign proc_100_TLF_FIFO_blk[6] = 1'b0;
    assign proc_100_input_sync_blk[6] = 1'b0;
    assign proc_100_output_sync_blk[6] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[6] = dl_detect_out ? proc_dep_vld_vec_100_reg[6] : (proc_100_data_FIFO_blk[6] | proc_100_data_PIPO_blk[6] | proc_100_start_FIFO_blk[6] | proc_100_TLF_FIFO_blk[6] | proc_100_input_sync_blk[6] | proc_100_output_sync_blk[6]);
    assign proc_100_data_FIFO_blk[7] = 1'b0;
    assign proc_100_data_PIPO_blk[7] = 1'b0;
    assign proc_100_start_FIFO_blk[7] = 1'b0;
    assign proc_100_TLF_FIFO_blk[7] = 1'b0;
    assign proc_100_input_sync_blk[7] = 1'b0;
    assign proc_100_output_sync_blk[7] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[7] = dl_detect_out ? proc_dep_vld_vec_100_reg[7] : (proc_100_data_FIFO_blk[7] | proc_100_data_PIPO_blk[7] | proc_100_start_FIFO_blk[7] | proc_100_TLF_FIFO_blk[7] | proc_100_input_sync_blk[7] | proc_100_output_sync_blk[7]);
    assign proc_100_data_FIFO_blk[8] = 1'b0;
    assign proc_100_data_PIPO_blk[8] = 1'b0;
    assign proc_100_start_FIFO_blk[8] = 1'b0;
    assign proc_100_TLF_FIFO_blk[8] = 1'b0;
    assign proc_100_input_sync_blk[8] = 1'b0;
    assign proc_100_output_sync_blk[8] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[8] = dl_detect_out ? proc_dep_vld_vec_100_reg[8] : (proc_100_data_FIFO_blk[8] | proc_100_data_PIPO_blk[8] | proc_100_start_FIFO_blk[8] | proc_100_TLF_FIFO_blk[8] | proc_100_input_sync_blk[8] | proc_100_output_sync_blk[8]);
    assign proc_100_data_FIFO_blk[9] = 1'b0;
    assign proc_100_data_PIPO_blk[9] = 1'b0;
    assign proc_100_start_FIFO_blk[9] = 1'b0;
    assign proc_100_TLF_FIFO_blk[9] = 1'b0;
    assign proc_100_input_sync_blk[9] = 1'b0;
    assign proc_100_output_sync_blk[9] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[9] = dl_detect_out ? proc_dep_vld_vec_100_reg[9] : (proc_100_data_FIFO_blk[9] | proc_100_data_PIPO_blk[9] | proc_100_start_FIFO_blk[9] | proc_100_TLF_FIFO_blk[9] | proc_100_input_sync_blk[9] | proc_100_output_sync_blk[9]);
    assign proc_100_data_FIFO_blk[10] = 1'b0;
    assign proc_100_data_PIPO_blk[10] = 1'b0;
    assign proc_100_start_FIFO_blk[10] = 1'b0;
    assign proc_100_TLF_FIFO_blk[10] = 1'b0;
    assign proc_100_input_sync_blk[10] = 1'b0;
    assign proc_100_output_sync_blk[10] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[10] = dl_detect_out ? proc_dep_vld_vec_100_reg[10] : (proc_100_data_FIFO_blk[10] | proc_100_data_PIPO_blk[10] | proc_100_start_FIFO_blk[10] | proc_100_TLF_FIFO_blk[10] | proc_100_input_sync_blk[10] | proc_100_output_sync_blk[10]);
    assign proc_100_data_FIFO_blk[11] = 1'b0;
    assign proc_100_data_PIPO_blk[11] = 1'b0;
    assign proc_100_start_FIFO_blk[11] = 1'b0;
    assign proc_100_TLF_FIFO_blk[11] = 1'b0;
    assign proc_100_input_sync_blk[11] = 1'b0;
    assign proc_100_output_sync_blk[11] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[11] = dl_detect_out ? proc_dep_vld_vec_100_reg[11] : (proc_100_data_FIFO_blk[11] | proc_100_data_PIPO_blk[11] | proc_100_start_FIFO_blk[11] | proc_100_TLF_FIFO_blk[11] | proc_100_input_sync_blk[11] | proc_100_output_sync_blk[11]);
    assign proc_100_data_FIFO_blk[12] = 1'b0;
    assign proc_100_data_PIPO_blk[12] = 1'b0;
    assign proc_100_start_FIFO_blk[12] = 1'b0;
    assign proc_100_TLF_FIFO_blk[12] = 1'b0;
    assign proc_100_input_sync_blk[12] = 1'b0;
    assign proc_100_output_sync_blk[12] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[12] = dl_detect_out ? proc_dep_vld_vec_100_reg[12] : (proc_100_data_FIFO_blk[12] | proc_100_data_PIPO_blk[12] | proc_100_start_FIFO_blk[12] | proc_100_TLF_FIFO_blk[12] | proc_100_input_sync_blk[12] | proc_100_output_sync_blk[12]);
    assign proc_100_data_FIFO_blk[13] = 1'b0;
    assign proc_100_data_PIPO_blk[13] = 1'b0;
    assign proc_100_start_FIFO_blk[13] = 1'b0;
    assign proc_100_TLF_FIFO_blk[13] = 1'b0;
    assign proc_100_input_sync_blk[13] = 1'b0;
    assign proc_100_output_sync_blk[13] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[13] = dl_detect_out ? proc_dep_vld_vec_100_reg[13] : (proc_100_data_FIFO_blk[13] | proc_100_data_PIPO_blk[13] | proc_100_start_FIFO_blk[13] | proc_100_TLF_FIFO_blk[13] | proc_100_input_sync_blk[13] | proc_100_output_sync_blk[13]);
    assign proc_100_data_FIFO_blk[14] = 1'b0;
    assign proc_100_data_PIPO_blk[14] = 1'b0;
    assign proc_100_start_FIFO_blk[14] = 1'b0;
    assign proc_100_TLF_FIFO_blk[14] = 1'b0;
    assign proc_100_input_sync_blk[14] = 1'b0;
    assign proc_100_output_sync_blk[14] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[14] = dl_detect_out ? proc_dep_vld_vec_100_reg[14] : (proc_100_data_FIFO_blk[14] | proc_100_data_PIPO_blk[14] | proc_100_start_FIFO_blk[14] | proc_100_TLF_FIFO_blk[14] | proc_100_input_sync_blk[14] | proc_100_output_sync_blk[14]);
    assign proc_100_data_FIFO_blk[15] = 1'b0;
    assign proc_100_data_PIPO_blk[15] = 1'b0;
    assign proc_100_start_FIFO_blk[15] = 1'b0;
    assign proc_100_TLF_FIFO_blk[15] = 1'b0;
    assign proc_100_input_sync_blk[15] = 1'b0;
    assign proc_100_output_sync_blk[15] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[15] = dl_detect_out ? proc_dep_vld_vec_100_reg[15] : (proc_100_data_FIFO_blk[15] | proc_100_data_PIPO_blk[15] | proc_100_start_FIFO_blk[15] | proc_100_TLF_FIFO_blk[15] | proc_100_input_sync_blk[15] | proc_100_output_sync_blk[15]);
    assign proc_100_data_FIFO_blk[16] = 1'b0;
    assign proc_100_data_PIPO_blk[16] = 1'b0;
    assign proc_100_start_FIFO_blk[16] = 1'b0;
    assign proc_100_TLF_FIFO_blk[16] = 1'b0;
    assign proc_100_input_sync_blk[16] = 1'b0;
    assign proc_100_output_sync_blk[16] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[16] = dl_detect_out ? proc_dep_vld_vec_100_reg[16] : (proc_100_data_FIFO_blk[16] | proc_100_data_PIPO_blk[16] | proc_100_start_FIFO_blk[16] | proc_100_TLF_FIFO_blk[16] | proc_100_input_sync_blk[16] | proc_100_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_100_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_100_reg <= proc_dep_vld_vec_100;
        end
    end
    assign in_chan_dep_vld_vec_100[0] = dep_chan_vld_84_100;
    assign in_chan_dep_data_vec_100[351 : 0] = dep_chan_data_84_100;
    assign token_in_vec_100[0] = token_84_100;
    assign in_chan_dep_vld_vec_100[1] = dep_chan_vld_86_100;
    assign in_chan_dep_data_vec_100[703 : 352] = dep_chan_data_86_100;
    assign token_in_vec_100[1] = token_86_100;
    assign in_chan_dep_vld_vec_100[2] = dep_chan_vld_87_100;
    assign in_chan_dep_data_vec_100[1055 : 704] = dep_chan_data_87_100;
    assign token_in_vec_100[2] = token_87_100;
    assign in_chan_dep_vld_vec_100[3] = dep_chan_vld_88_100;
    assign in_chan_dep_data_vec_100[1407 : 1056] = dep_chan_data_88_100;
    assign token_in_vec_100[3] = token_88_100;
    assign in_chan_dep_vld_vec_100[4] = dep_chan_vld_89_100;
    assign in_chan_dep_data_vec_100[1759 : 1408] = dep_chan_data_89_100;
    assign token_in_vec_100[4] = token_89_100;
    assign in_chan_dep_vld_vec_100[5] = dep_chan_vld_90_100;
    assign in_chan_dep_data_vec_100[2111 : 1760] = dep_chan_data_90_100;
    assign token_in_vec_100[5] = token_90_100;
    assign in_chan_dep_vld_vec_100[6] = dep_chan_vld_91_100;
    assign in_chan_dep_data_vec_100[2463 : 2112] = dep_chan_data_91_100;
    assign token_in_vec_100[6] = token_91_100;
    assign in_chan_dep_vld_vec_100[7] = dep_chan_vld_92_100;
    assign in_chan_dep_data_vec_100[2815 : 2464] = dep_chan_data_92_100;
    assign token_in_vec_100[7] = token_92_100;
    assign in_chan_dep_vld_vec_100[8] = dep_chan_vld_93_100;
    assign in_chan_dep_data_vec_100[3167 : 2816] = dep_chan_data_93_100;
    assign token_in_vec_100[8] = token_93_100;
    assign in_chan_dep_vld_vec_100[9] = dep_chan_vld_94_100;
    assign in_chan_dep_data_vec_100[3519 : 3168] = dep_chan_data_94_100;
    assign token_in_vec_100[9] = token_94_100;
    assign in_chan_dep_vld_vec_100[10] = dep_chan_vld_95_100;
    assign in_chan_dep_data_vec_100[3871 : 3520] = dep_chan_data_95_100;
    assign token_in_vec_100[10] = token_95_100;
    assign in_chan_dep_vld_vec_100[11] = dep_chan_vld_96_100;
    assign in_chan_dep_data_vec_100[4223 : 3872] = dep_chan_data_96_100;
    assign token_in_vec_100[11] = token_96_100;
    assign in_chan_dep_vld_vec_100[12] = dep_chan_vld_97_100;
    assign in_chan_dep_data_vec_100[4575 : 4224] = dep_chan_data_97_100;
    assign token_in_vec_100[12] = token_97_100;
    assign in_chan_dep_vld_vec_100[13] = dep_chan_vld_98_100;
    assign in_chan_dep_data_vec_100[4927 : 4576] = dep_chan_data_98_100;
    assign token_in_vec_100[13] = token_98_100;
    assign in_chan_dep_vld_vec_100[14] = dep_chan_vld_99_100;
    assign in_chan_dep_data_vec_100[5279 : 4928] = dep_chan_data_99_100;
    assign token_in_vec_100[14] = token_99_100;
    assign in_chan_dep_vld_vec_100[15] = dep_chan_vld_101_100;
    assign in_chan_dep_data_vec_100[5631 : 5280] = dep_chan_data_101_100;
    assign token_in_vec_100[15] = token_101_100;
    assign in_chan_dep_vld_vec_100[16] = dep_chan_vld_175_100;
    assign in_chan_dep_data_vec_100[5983 : 5632] = dep_chan_data_175_100;
    assign token_in_vec_100[16] = token_175_100;
    assign dep_chan_vld_100_84 = out_chan_dep_vld_vec_100[0];
    assign dep_chan_data_100_84 = out_chan_dep_data_100;
    assign token_100_84 = token_out_vec_100[0];
    assign dep_chan_vld_100_86 = out_chan_dep_vld_vec_100[1];
    assign dep_chan_data_100_86 = out_chan_dep_data_100;
    assign token_100_86 = token_out_vec_100[1];
    assign dep_chan_vld_100_87 = out_chan_dep_vld_vec_100[2];
    assign dep_chan_data_100_87 = out_chan_dep_data_100;
    assign token_100_87 = token_out_vec_100[2];
    assign dep_chan_vld_100_88 = out_chan_dep_vld_vec_100[3];
    assign dep_chan_data_100_88 = out_chan_dep_data_100;
    assign token_100_88 = token_out_vec_100[3];
    assign dep_chan_vld_100_89 = out_chan_dep_vld_vec_100[4];
    assign dep_chan_data_100_89 = out_chan_dep_data_100;
    assign token_100_89 = token_out_vec_100[4];
    assign dep_chan_vld_100_90 = out_chan_dep_vld_vec_100[5];
    assign dep_chan_data_100_90 = out_chan_dep_data_100;
    assign token_100_90 = token_out_vec_100[5];
    assign dep_chan_vld_100_91 = out_chan_dep_vld_vec_100[6];
    assign dep_chan_data_100_91 = out_chan_dep_data_100;
    assign token_100_91 = token_out_vec_100[6];
    assign dep_chan_vld_100_92 = out_chan_dep_vld_vec_100[7];
    assign dep_chan_data_100_92 = out_chan_dep_data_100;
    assign token_100_92 = token_out_vec_100[7];
    assign dep_chan_vld_100_93 = out_chan_dep_vld_vec_100[8];
    assign dep_chan_data_100_93 = out_chan_dep_data_100;
    assign token_100_93 = token_out_vec_100[8];
    assign dep_chan_vld_100_94 = out_chan_dep_vld_vec_100[9];
    assign dep_chan_data_100_94 = out_chan_dep_data_100;
    assign token_100_94 = token_out_vec_100[9];
    assign dep_chan_vld_100_95 = out_chan_dep_vld_vec_100[10];
    assign dep_chan_data_100_95 = out_chan_dep_data_100;
    assign token_100_95 = token_out_vec_100[10];
    assign dep_chan_vld_100_96 = out_chan_dep_vld_vec_100[11];
    assign dep_chan_data_100_96 = out_chan_dep_data_100;
    assign token_100_96 = token_out_vec_100[11];
    assign dep_chan_vld_100_97 = out_chan_dep_vld_vec_100[12];
    assign dep_chan_data_100_97 = out_chan_dep_data_100;
    assign token_100_97 = token_out_vec_100[12];
    assign dep_chan_vld_100_98 = out_chan_dep_vld_vec_100[13];
    assign dep_chan_data_100_98 = out_chan_dep_data_100;
    assign token_100_98 = token_out_vec_100[13];
    assign dep_chan_vld_100_99 = out_chan_dep_vld_vec_100[14];
    assign dep_chan_data_100_99 = out_chan_dep_data_100;
    assign token_100_99 = token_out_vec_100[14];
    assign dep_chan_vld_100_101 = out_chan_dep_vld_vec_100[15];
    assign dep_chan_data_100_101 = out_chan_dep_data_100;
    assign token_100_101 = token_out_vec_100[15];
    assign dep_chan_vld_100_175 = out_chan_dep_vld_vec_100[16];
    assign dep_chan_data_100_175 = out_chan_dep_data_100;
    assign token_100_175 = token_out_vec_100[16];

    // Process: grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 101, 17, 17) top_hls_deadlock_detect_unit_101 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_101),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_101),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_101),
        .token_in_vec(token_in_vec_101),
        .dl_detect_in(dl_detect_out),
        .origin(origin[101]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_101),
        .out_chan_dep_data(out_chan_dep_data_101),
        .token_out_vec(token_out_vec_101),
        .dl_detect_out(dl_in_vec[101]));

    assign proc_101_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.fifo_B_PE_8_7_x0163_blk_n);
    assign proc_101_data_PIPO_blk[0] = 1'b0;
    assign proc_101_start_FIFO_blk[0] = 1'b0;
    assign proc_101_TLF_FIFO_blk[0] = 1'b0;
    assign proc_101_input_sync_blk[0] = 1'b0;
    assign proc_101_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_101[0] = dl_detect_out ? proc_dep_vld_vec_101_reg[0] : (proc_101_data_FIFO_blk[0] | proc_101_data_PIPO_blk[0] | proc_101_start_FIFO_blk[0] | proc_101_TLF_FIFO_blk[0] | proc_101_input_sync_blk[0] | proc_101_output_sync_blk[0]);
    assign proc_101_data_FIFO_blk[1] = 1'b0;
    assign proc_101_data_PIPO_blk[1] = 1'b0;
    assign proc_101_start_FIFO_blk[1] = 1'b0;
    assign proc_101_TLF_FIFO_blk[1] = 1'b0;
    assign proc_101_input_sync_blk[1] = 1'b0;
    assign proc_101_output_sync_blk[1] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[1] = dl_detect_out ? proc_dep_vld_vec_101_reg[1] : (proc_101_data_FIFO_blk[1] | proc_101_data_PIPO_blk[1] | proc_101_start_FIFO_blk[1] | proc_101_TLF_FIFO_blk[1] | proc_101_input_sync_blk[1] | proc_101_output_sync_blk[1]);
    assign proc_101_data_FIFO_blk[2] = 1'b0;
    assign proc_101_data_PIPO_blk[2] = 1'b0;
    assign proc_101_start_FIFO_blk[2] = 1'b0;
    assign proc_101_TLF_FIFO_blk[2] = 1'b0;
    assign proc_101_input_sync_blk[2] = 1'b0;
    assign proc_101_output_sync_blk[2] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[2] = dl_detect_out ? proc_dep_vld_vec_101_reg[2] : (proc_101_data_FIFO_blk[2] | proc_101_data_PIPO_blk[2] | proc_101_start_FIFO_blk[2] | proc_101_TLF_FIFO_blk[2] | proc_101_input_sync_blk[2] | proc_101_output_sync_blk[2]);
    assign proc_101_data_FIFO_blk[3] = 1'b0;
    assign proc_101_data_PIPO_blk[3] = 1'b0;
    assign proc_101_start_FIFO_blk[3] = 1'b0;
    assign proc_101_TLF_FIFO_blk[3] = 1'b0;
    assign proc_101_input_sync_blk[3] = 1'b0;
    assign proc_101_output_sync_blk[3] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[3] = dl_detect_out ? proc_dep_vld_vec_101_reg[3] : (proc_101_data_FIFO_blk[3] | proc_101_data_PIPO_blk[3] | proc_101_start_FIFO_blk[3] | proc_101_TLF_FIFO_blk[3] | proc_101_input_sync_blk[3] | proc_101_output_sync_blk[3]);
    assign proc_101_data_FIFO_blk[4] = 1'b0;
    assign proc_101_data_PIPO_blk[4] = 1'b0;
    assign proc_101_start_FIFO_blk[4] = 1'b0;
    assign proc_101_TLF_FIFO_blk[4] = 1'b0;
    assign proc_101_input_sync_blk[4] = 1'b0;
    assign proc_101_output_sync_blk[4] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[4] = dl_detect_out ? proc_dep_vld_vec_101_reg[4] : (proc_101_data_FIFO_blk[4] | proc_101_data_PIPO_blk[4] | proc_101_start_FIFO_blk[4] | proc_101_TLF_FIFO_blk[4] | proc_101_input_sync_blk[4] | proc_101_output_sync_blk[4]);
    assign proc_101_data_FIFO_blk[5] = 1'b0;
    assign proc_101_data_PIPO_blk[5] = 1'b0;
    assign proc_101_start_FIFO_blk[5] = 1'b0;
    assign proc_101_TLF_FIFO_blk[5] = 1'b0;
    assign proc_101_input_sync_blk[5] = 1'b0;
    assign proc_101_output_sync_blk[5] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[5] = dl_detect_out ? proc_dep_vld_vec_101_reg[5] : (proc_101_data_FIFO_blk[5] | proc_101_data_PIPO_blk[5] | proc_101_start_FIFO_blk[5] | proc_101_TLF_FIFO_blk[5] | proc_101_input_sync_blk[5] | proc_101_output_sync_blk[5]);
    assign proc_101_data_FIFO_blk[6] = 1'b0;
    assign proc_101_data_PIPO_blk[6] = 1'b0;
    assign proc_101_start_FIFO_blk[6] = 1'b0;
    assign proc_101_TLF_FIFO_blk[6] = 1'b0;
    assign proc_101_input_sync_blk[6] = 1'b0;
    assign proc_101_output_sync_blk[6] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[6] = dl_detect_out ? proc_dep_vld_vec_101_reg[6] : (proc_101_data_FIFO_blk[6] | proc_101_data_PIPO_blk[6] | proc_101_start_FIFO_blk[6] | proc_101_TLF_FIFO_blk[6] | proc_101_input_sync_blk[6] | proc_101_output_sync_blk[6]);
    assign proc_101_data_FIFO_blk[7] = 1'b0;
    assign proc_101_data_PIPO_blk[7] = 1'b0;
    assign proc_101_start_FIFO_blk[7] = 1'b0;
    assign proc_101_TLF_FIFO_blk[7] = 1'b0;
    assign proc_101_input_sync_blk[7] = 1'b0;
    assign proc_101_output_sync_blk[7] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[7] = dl_detect_out ? proc_dep_vld_vec_101_reg[7] : (proc_101_data_FIFO_blk[7] | proc_101_data_PIPO_blk[7] | proc_101_start_FIFO_blk[7] | proc_101_TLF_FIFO_blk[7] | proc_101_input_sync_blk[7] | proc_101_output_sync_blk[7]);
    assign proc_101_data_FIFO_blk[8] = 1'b0;
    assign proc_101_data_PIPO_blk[8] = 1'b0;
    assign proc_101_start_FIFO_blk[8] = 1'b0;
    assign proc_101_TLF_FIFO_blk[8] = 1'b0;
    assign proc_101_input_sync_blk[8] = 1'b0;
    assign proc_101_output_sync_blk[8] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[8] = dl_detect_out ? proc_dep_vld_vec_101_reg[8] : (proc_101_data_FIFO_blk[8] | proc_101_data_PIPO_blk[8] | proc_101_start_FIFO_blk[8] | proc_101_TLF_FIFO_blk[8] | proc_101_input_sync_blk[8] | proc_101_output_sync_blk[8]);
    assign proc_101_data_FIFO_blk[9] = 1'b0;
    assign proc_101_data_PIPO_blk[9] = 1'b0;
    assign proc_101_start_FIFO_blk[9] = 1'b0;
    assign proc_101_TLF_FIFO_blk[9] = 1'b0;
    assign proc_101_input_sync_blk[9] = 1'b0;
    assign proc_101_output_sync_blk[9] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[9] = dl_detect_out ? proc_dep_vld_vec_101_reg[9] : (proc_101_data_FIFO_blk[9] | proc_101_data_PIPO_blk[9] | proc_101_start_FIFO_blk[9] | proc_101_TLF_FIFO_blk[9] | proc_101_input_sync_blk[9] | proc_101_output_sync_blk[9]);
    assign proc_101_data_FIFO_blk[10] = 1'b0;
    assign proc_101_data_PIPO_blk[10] = 1'b0;
    assign proc_101_start_FIFO_blk[10] = 1'b0;
    assign proc_101_TLF_FIFO_blk[10] = 1'b0;
    assign proc_101_input_sync_blk[10] = 1'b0;
    assign proc_101_output_sync_blk[10] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[10] = dl_detect_out ? proc_dep_vld_vec_101_reg[10] : (proc_101_data_FIFO_blk[10] | proc_101_data_PIPO_blk[10] | proc_101_start_FIFO_blk[10] | proc_101_TLF_FIFO_blk[10] | proc_101_input_sync_blk[10] | proc_101_output_sync_blk[10]);
    assign proc_101_data_FIFO_blk[11] = 1'b0;
    assign proc_101_data_PIPO_blk[11] = 1'b0;
    assign proc_101_start_FIFO_blk[11] = 1'b0;
    assign proc_101_TLF_FIFO_blk[11] = 1'b0;
    assign proc_101_input_sync_blk[11] = 1'b0;
    assign proc_101_output_sync_blk[11] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[11] = dl_detect_out ? proc_dep_vld_vec_101_reg[11] : (proc_101_data_FIFO_blk[11] | proc_101_data_PIPO_blk[11] | proc_101_start_FIFO_blk[11] | proc_101_TLF_FIFO_blk[11] | proc_101_input_sync_blk[11] | proc_101_output_sync_blk[11]);
    assign proc_101_data_FIFO_blk[12] = 1'b0;
    assign proc_101_data_PIPO_blk[12] = 1'b0;
    assign proc_101_start_FIFO_blk[12] = 1'b0;
    assign proc_101_TLF_FIFO_blk[12] = 1'b0;
    assign proc_101_input_sync_blk[12] = 1'b0;
    assign proc_101_output_sync_blk[12] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[12] = dl_detect_out ? proc_dep_vld_vec_101_reg[12] : (proc_101_data_FIFO_blk[12] | proc_101_data_PIPO_blk[12] | proc_101_start_FIFO_blk[12] | proc_101_TLF_FIFO_blk[12] | proc_101_input_sync_blk[12] | proc_101_output_sync_blk[12]);
    assign proc_101_data_FIFO_blk[13] = 1'b0;
    assign proc_101_data_PIPO_blk[13] = 1'b0;
    assign proc_101_start_FIFO_blk[13] = 1'b0;
    assign proc_101_TLF_FIFO_blk[13] = 1'b0;
    assign proc_101_input_sync_blk[13] = 1'b0;
    assign proc_101_output_sync_blk[13] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[13] = dl_detect_out ? proc_dep_vld_vec_101_reg[13] : (proc_101_data_FIFO_blk[13] | proc_101_data_PIPO_blk[13] | proc_101_start_FIFO_blk[13] | proc_101_TLF_FIFO_blk[13] | proc_101_input_sync_blk[13] | proc_101_output_sync_blk[13]);
    assign proc_101_data_FIFO_blk[14] = 1'b0;
    assign proc_101_data_PIPO_blk[14] = 1'b0;
    assign proc_101_start_FIFO_blk[14] = 1'b0;
    assign proc_101_TLF_FIFO_blk[14] = 1'b0;
    assign proc_101_input_sync_blk[14] = 1'b0;
    assign proc_101_output_sync_blk[14] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[14] = dl_detect_out ? proc_dep_vld_vec_101_reg[14] : (proc_101_data_FIFO_blk[14] | proc_101_data_PIPO_blk[14] | proc_101_start_FIFO_blk[14] | proc_101_TLF_FIFO_blk[14] | proc_101_input_sync_blk[14] | proc_101_output_sync_blk[14]);
    assign proc_101_data_FIFO_blk[15] = 1'b0;
    assign proc_101_data_PIPO_blk[15] = 1'b0;
    assign proc_101_start_FIFO_blk[15] = 1'b0;
    assign proc_101_TLF_FIFO_blk[15] = 1'b0;
    assign proc_101_input_sync_blk[15] = 1'b0;
    assign proc_101_output_sync_blk[15] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[15] = dl_detect_out ? proc_dep_vld_vec_101_reg[15] : (proc_101_data_FIFO_blk[15] | proc_101_data_PIPO_blk[15] | proc_101_start_FIFO_blk[15] | proc_101_TLF_FIFO_blk[15] | proc_101_input_sync_blk[15] | proc_101_output_sync_blk[15]);
    assign proc_101_data_FIFO_blk[16] = 1'b0;
    assign proc_101_data_PIPO_blk[16] = 1'b0;
    assign proc_101_start_FIFO_blk[16] = 1'b0;
    assign proc_101_TLF_FIFO_blk[16] = 1'b0;
    assign proc_101_input_sync_blk[16] = 1'b0;
    assign proc_101_output_sync_blk[16] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[16] = dl_detect_out ? proc_dep_vld_vec_101_reg[16] : (proc_101_data_FIFO_blk[16] | proc_101_data_PIPO_blk[16] | proc_101_start_FIFO_blk[16] | proc_101_TLF_FIFO_blk[16] | proc_101_input_sync_blk[16] | proc_101_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_101_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_101_reg <= proc_dep_vld_vec_101;
        end
    end
    assign in_chan_dep_vld_vec_101[0] = dep_chan_vld_85_101;
    assign in_chan_dep_data_vec_101[351 : 0] = dep_chan_data_85_101;
    assign token_in_vec_101[0] = token_85_101;
    assign in_chan_dep_vld_vec_101[1] = dep_chan_vld_86_101;
    assign in_chan_dep_data_vec_101[703 : 352] = dep_chan_data_86_101;
    assign token_in_vec_101[1] = token_86_101;
    assign in_chan_dep_vld_vec_101[2] = dep_chan_vld_87_101;
    assign in_chan_dep_data_vec_101[1055 : 704] = dep_chan_data_87_101;
    assign token_in_vec_101[2] = token_87_101;
    assign in_chan_dep_vld_vec_101[3] = dep_chan_vld_88_101;
    assign in_chan_dep_data_vec_101[1407 : 1056] = dep_chan_data_88_101;
    assign token_in_vec_101[3] = token_88_101;
    assign in_chan_dep_vld_vec_101[4] = dep_chan_vld_89_101;
    assign in_chan_dep_data_vec_101[1759 : 1408] = dep_chan_data_89_101;
    assign token_in_vec_101[4] = token_89_101;
    assign in_chan_dep_vld_vec_101[5] = dep_chan_vld_90_101;
    assign in_chan_dep_data_vec_101[2111 : 1760] = dep_chan_data_90_101;
    assign token_in_vec_101[5] = token_90_101;
    assign in_chan_dep_vld_vec_101[6] = dep_chan_vld_91_101;
    assign in_chan_dep_data_vec_101[2463 : 2112] = dep_chan_data_91_101;
    assign token_in_vec_101[6] = token_91_101;
    assign in_chan_dep_vld_vec_101[7] = dep_chan_vld_92_101;
    assign in_chan_dep_data_vec_101[2815 : 2464] = dep_chan_data_92_101;
    assign token_in_vec_101[7] = token_92_101;
    assign in_chan_dep_vld_vec_101[8] = dep_chan_vld_93_101;
    assign in_chan_dep_data_vec_101[3167 : 2816] = dep_chan_data_93_101;
    assign token_in_vec_101[8] = token_93_101;
    assign in_chan_dep_vld_vec_101[9] = dep_chan_vld_94_101;
    assign in_chan_dep_data_vec_101[3519 : 3168] = dep_chan_data_94_101;
    assign token_in_vec_101[9] = token_94_101;
    assign in_chan_dep_vld_vec_101[10] = dep_chan_vld_95_101;
    assign in_chan_dep_data_vec_101[3871 : 3520] = dep_chan_data_95_101;
    assign token_in_vec_101[10] = token_95_101;
    assign in_chan_dep_vld_vec_101[11] = dep_chan_vld_96_101;
    assign in_chan_dep_data_vec_101[4223 : 3872] = dep_chan_data_96_101;
    assign token_in_vec_101[11] = token_96_101;
    assign in_chan_dep_vld_vec_101[12] = dep_chan_vld_97_101;
    assign in_chan_dep_data_vec_101[4575 : 4224] = dep_chan_data_97_101;
    assign token_in_vec_101[12] = token_97_101;
    assign in_chan_dep_vld_vec_101[13] = dep_chan_vld_98_101;
    assign in_chan_dep_data_vec_101[4927 : 4576] = dep_chan_data_98_101;
    assign token_in_vec_101[13] = token_98_101;
    assign in_chan_dep_vld_vec_101[14] = dep_chan_vld_99_101;
    assign in_chan_dep_data_vec_101[5279 : 4928] = dep_chan_data_99_101;
    assign token_in_vec_101[14] = token_99_101;
    assign in_chan_dep_vld_vec_101[15] = dep_chan_vld_100_101;
    assign in_chan_dep_data_vec_101[5631 : 5280] = dep_chan_data_100_101;
    assign token_in_vec_101[15] = token_100_101;
    assign in_chan_dep_vld_vec_101[16] = dep_chan_vld_175_101;
    assign in_chan_dep_data_vec_101[5983 : 5632] = dep_chan_data_175_101;
    assign token_in_vec_101[16] = token_175_101;
    assign dep_chan_vld_101_85 = out_chan_dep_vld_vec_101[0];
    assign dep_chan_data_101_85 = out_chan_dep_data_101;
    assign token_101_85 = token_out_vec_101[0];
    assign dep_chan_vld_101_86 = out_chan_dep_vld_vec_101[1];
    assign dep_chan_data_101_86 = out_chan_dep_data_101;
    assign token_101_86 = token_out_vec_101[1];
    assign dep_chan_vld_101_87 = out_chan_dep_vld_vec_101[2];
    assign dep_chan_data_101_87 = out_chan_dep_data_101;
    assign token_101_87 = token_out_vec_101[2];
    assign dep_chan_vld_101_88 = out_chan_dep_vld_vec_101[3];
    assign dep_chan_data_101_88 = out_chan_dep_data_101;
    assign token_101_88 = token_out_vec_101[3];
    assign dep_chan_vld_101_89 = out_chan_dep_vld_vec_101[4];
    assign dep_chan_data_101_89 = out_chan_dep_data_101;
    assign token_101_89 = token_out_vec_101[4];
    assign dep_chan_vld_101_90 = out_chan_dep_vld_vec_101[5];
    assign dep_chan_data_101_90 = out_chan_dep_data_101;
    assign token_101_90 = token_out_vec_101[5];
    assign dep_chan_vld_101_91 = out_chan_dep_vld_vec_101[6];
    assign dep_chan_data_101_91 = out_chan_dep_data_101;
    assign token_101_91 = token_out_vec_101[6];
    assign dep_chan_vld_101_92 = out_chan_dep_vld_vec_101[7];
    assign dep_chan_data_101_92 = out_chan_dep_data_101;
    assign token_101_92 = token_out_vec_101[7];
    assign dep_chan_vld_101_93 = out_chan_dep_vld_vec_101[8];
    assign dep_chan_data_101_93 = out_chan_dep_data_101;
    assign token_101_93 = token_out_vec_101[8];
    assign dep_chan_vld_101_94 = out_chan_dep_vld_vec_101[9];
    assign dep_chan_data_101_94 = out_chan_dep_data_101;
    assign token_101_94 = token_out_vec_101[9];
    assign dep_chan_vld_101_95 = out_chan_dep_vld_vec_101[10];
    assign dep_chan_data_101_95 = out_chan_dep_data_101;
    assign token_101_95 = token_out_vec_101[10];
    assign dep_chan_vld_101_96 = out_chan_dep_vld_vec_101[11];
    assign dep_chan_data_101_96 = out_chan_dep_data_101;
    assign token_101_96 = token_out_vec_101[11];
    assign dep_chan_vld_101_97 = out_chan_dep_vld_vec_101[12];
    assign dep_chan_data_101_97 = out_chan_dep_data_101;
    assign token_101_97 = token_out_vec_101[12];
    assign dep_chan_vld_101_98 = out_chan_dep_vld_vec_101[13];
    assign dep_chan_data_101_98 = out_chan_dep_data_101;
    assign token_101_98 = token_out_vec_101[13];
    assign dep_chan_vld_101_99 = out_chan_dep_vld_vec_101[14];
    assign dep_chan_data_101_99 = out_chan_dep_data_101;
    assign token_101_99 = token_out_vec_101[14];
    assign dep_chan_vld_101_100 = out_chan_dep_vld_vec_101[15];
    assign dep_chan_data_101_100 = out_chan_dep_data_101;
    assign token_101_100 = token_out_vec_101[15];
    assign dep_chan_vld_101_175 = out_chan_dep_vld_vec_101[16];
    assign dep_chan_data_101_175 = out_chan_dep_data_101;
    assign token_101_175 = token_out_vec_101[16];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 102, 2, 2) top_hls_deadlock_detect_unit_102 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_102),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_102),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_102),
        .token_in_vec(token_in_vec_102),
        .dl_detect_in(dl_detect_out),
        .origin(origin[102]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_102),
        .out_chan_dep_data(out_chan_dep_data_102),
        .token_out_vec(token_out_vec_102),
        .dl_detect_out(dl_in_vec[102]));

    assign proc_102_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_blk_n);
    assign proc_102_data_PIPO_blk[0] = 1'b0;
    assign proc_102_start_FIFO_blk[0] = 1'b0;
    assign proc_102_TLF_FIFO_blk[0] = 1'b0;
    assign proc_102_input_sync_blk[0] = 1'b0;
    assign proc_102_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_102[0] = dl_detect_out ? proc_dep_vld_vec_102_reg[0] : (proc_102_data_FIFO_blk[0] | proc_102_data_PIPO_blk[0] | proc_102_start_FIFO_blk[0] | proc_102_TLF_FIFO_blk[0] | proc_102_input_sync_blk[0] | proc_102_output_sync_blk[0]);
    assign proc_102_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_0_x0_U0.fifo_C_drain_PE_7_0_x0171_blk_n);
    assign proc_102_data_PIPO_blk[1] = 1'b0;
    assign proc_102_start_FIFO_blk[1] = 1'b0;
    assign proc_102_TLF_FIFO_blk[1] = 1'b0;
    assign proc_102_input_sync_blk[1] = 1'b0;
    assign proc_102_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_102[1] = dl_detect_out ? proc_dep_vld_vec_102_reg[1] : (proc_102_data_FIFO_blk[1] | proc_102_data_PIPO_blk[1] | proc_102_start_FIFO_blk[1] | proc_102_TLF_FIFO_blk[1] | proc_102_input_sync_blk[1] | proc_102_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_102_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_102_reg <= proc_dep_vld_vec_102;
        end
    end
    assign in_chan_dep_vld_vec_102[0] = dep_chan_vld_78_102;
    assign in_chan_dep_data_vec_102[351 : 0] = dep_chan_data_78_102;
    assign token_in_vec_102[0] = token_78_102;
    assign in_chan_dep_vld_vec_102[1] = dep_chan_vld_103_102;
    assign in_chan_dep_data_vec_102[703 : 352] = dep_chan_data_103_102;
    assign token_in_vec_102[1] = token_103_102;
    assign dep_chan_vld_102_103 = out_chan_dep_vld_vec_102[0];
    assign dep_chan_data_102_103 = out_chan_dep_data_102;
    assign token_102_103 = token_out_vec_102[0];
    assign dep_chan_vld_102_78 = out_chan_dep_vld_vec_102[1];
    assign dep_chan_data_102_78 = out_chan_dep_data_102;
    assign token_102_78 = token_out_vec_102[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 103, 3, 3) top_hls_deadlock_detect_unit_103 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_103),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_103),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_103),
        .token_in_vec(token_in_vec_103),
        .dl_detect_in(dl_detect_out),
        .origin(origin[103]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_103),
        .out_chan_dep_data(out_chan_dep_data_103),
        .token_out_vec(token_out_vec_103),
        .dl_detect_out(dl_in_vec[103]));

    assign proc_103_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_blk_n);
    assign proc_103_data_PIPO_blk[0] = 1'b0;
    assign proc_103_start_FIFO_blk[0] = 1'b0;
    assign proc_103_TLF_FIFO_blk[0] = 1'b0;
    assign proc_103_input_sync_blk[0] = 1'b0;
    assign proc_103_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_103[0] = dl_detect_out ? proc_dep_vld_vec_103_reg[0] : (proc_103_data_FIFO_blk[0] | proc_103_data_PIPO_blk[0] | proc_103_start_FIFO_blk[0] | proc_103_TLF_FIFO_blk[0] | proc_103_input_sync_blk[0] | proc_103_output_sync_blk[0]);
    assign proc_103_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_blk_n);
    assign proc_103_data_PIPO_blk[1] = 1'b0;
    assign proc_103_start_FIFO_blk[1] = 1'b0;
    assign proc_103_TLF_FIFO_blk[1] = 1'b0;
    assign proc_103_input_sync_blk[1] = 1'b0;
    assign proc_103_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_103[1] = dl_detect_out ? proc_dep_vld_vec_103_reg[1] : (proc_103_data_FIFO_blk[1] | proc_103_data_PIPO_blk[1] | proc_103_start_FIFO_blk[1] | proc_103_TLF_FIFO_blk[1] | proc_103_input_sync_blk[1] | proc_103_output_sync_blk[1]);
    assign proc_103_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_6_x0_U0.fifo_C_drain_PE_6_0_x0170_blk_n);
    assign proc_103_data_PIPO_blk[2] = 1'b0;
    assign proc_103_start_FIFO_blk[2] = 1'b0;
    assign proc_103_TLF_FIFO_blk[2] = 1'b0;
    assign proc_103_input_sync_blk[2] = 1'b0;
    assign proc_103_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_103[2] = dl_detect_out ? proc_dep_vld_vec_103_reg[2] : (proc_103_data_FIFO_blk[2] | proc_103_data_PIPO_blk[2] | proc_103_start_FIFO_blk[2] | proc_103_TLF_FIFO_blk[2] | proc_103_input_sync_blk[2] | proc_103_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_103_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_103_reg <= proc_dep_vld_vec_103;
        end
    end
    assign in_chan_dep_vld_vec_103[0] = dep_chan_vld_70_103;
    assign in_chan_dep_data_vec_103[351 : 0] = dep_chan_data_70_103;
    assign token_in_vec_103[0] = token_70_103;
    assign in_chan_dep_vld_vec_103[1] = dep_chan_vld_102_103;
    assign in_chan_dep_data_vec_103[703 : 352] = dep_chan_data_102_103;
    assign token_in_vec_103[1] = token_102_103;
    assign in_chan_dep_vld_vec_103[2] = dep_chan_vld_104_103;
    assign in_chan_dep_data_vec_103[1055 : 704] = dep_chan_data_104_103;
    assign token_in_vec_103[2] = token_104_103;
    assign dep_chan_vld_103_102 = out_chan_dep_vld_vec_103[0];
    assign dep_chan_data_103_102 = out_chan_dep_data_103;
    assign token_103_102 = token_out_vec_103[0];
    assign dep_chan_vld_103_104 = out_chan_dep_vld_vec_103[1];
    assign dep_chan_data_103_104 = out_chan_dep_data_103;
    assign token_103_104 = token_out_vec_103[1];
    assign dep_chan_vld_103_70 = out_chan_dep_vld_vec_103[2];
    assign dep_chan_data_103_70 = out_chan_dep_data_103;
    assign token_103_70 = token_out_vec_103[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 104, 3, 3) top_hls_deadlock_detect_unit_104 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_104),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_104),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_104),
        .token_in_vec(token_in_vec_104),
        .dl_detect_in(dl_detect_out),
        .origin(origin[104]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_104),
        .out_chan_dep_data(out_chan_dep_data_104),
        .token_out_vec(token_out_vec_104),
        .dl_detect_out(dl_in_vec[104]));

    assign proc_104_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_blk_n);
    assign proc_104_data_PIPO_blk[0] = 1'b0;
    assign proc_104_start_FIFO_blk[0] = 1'b0;
    assign proc_104_TLF_FIFO_blk[0] = 1'b0;
    assign proc_104_input_sync_blk[0] = 1'b0;
    assign proc_104_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_104[0] = dl_detect_out ? proc_dep_vld_vec_104_reg[0] : (proc_104_data_FIFO_blk[0] | proc_104_data_PIPO_blk[0] | proc_104_start_FIFO_blk[0] | proc_104_TLF_FIFO_blk[0] | proc_104_input_sync_blk[0] | proc_104_output_sync_blk[0]);
    assign proc_104_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_blk_n);
    assign proc_104_data_PIPO_blk[1] = 1'b0;
    assign proc_104_start_FIFO_blk[1] = 1'b0;
    assign proc_104_TLF_FIFO_blk[1] = 1'b0;
    assign proc_104_input_sync_blk[1] = 1'b0;
    assign proc_104_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_104[1] = dl_detect_out ? proc_dep_vld_vec_104_reg[1] : (proc_104_data_FIFO_blk[1] | proc_104_data_PIPO_blk[1] | proc_104_start_FIFO_blk[1] | proc_104_TLF_FIFO_blk[1] | proc_104_input_sync_blk[1] | proc_104_output_sync_blk[1]);
    assign proc_104_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_5_x0_U0.fifo_C_drain_PE_5_0_x0169_blk_n);
    assign proc_104_data_PIPO_blk[2] = 1'b0;
    assign proc_104_start_FIFO_blk[2] = 1'b0;
    assign proc_104_TLF_FIFO_blk[2] = 1'b0;
    assign proc_104_input_sync_blk[2] = 1'b0;
    assign proc_104_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_104[2] = dl_detect_out ? proc_dep_vld_vec_104_reg[2] : (proc_104_data_FIFO_blk[2] | proc_104_data_PIPO_blk[2] | proc_104_start_FIFO_blk[2] | proc_104_TLF_FIFO_blk[2] | proc_104_input_sync_blk[2] | proc_104_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_104_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_104_reg <= proc_dep_vld_vec_104;
        end
    end
    assign in_chan_dep_vld_vec_104[0] = dep_chan_vld_62_104;
    assign in_chan_dep_data_vec_104[351 : 0] = dep_chan_data_62_104;
    assign token_in_vec_104[0] = token_62_104;
    assign in_chan_dep_vld_vec_104[1] = dep_chan_vld_103_104;
    assign in_chan_dep_data_vec_104[703 : 352] = dep_chan_data_103_104;
    assign token_in_vec_104[1] = token_103_104;
    assign in_chan_dep_vld_vec_104[2] = dep_chan_vld_105_104;
    assign in_chan_dep_data_vec_104[1055 : 704] = dep_chan_data_105_104;
    assign token_in_vec_104[2] = token_105_104;
    assign dep_chan_vld_104_103 = out_chan_dep_vld_vec_104[0];
    assign dep_chan_data_104_103 = out_chan_dep_data_104;
    assign token_104_103 = token_out_vec_104[0];
    assign dep_chan_vld_104_105 = out_chan_dep_vld_vec_104[1];
    assign dep_chan_data_104_105 = out_chan_dep_data_104;
    assign token_104_105 = token_out_vec_104[1];
    assign dep_chan_vld_104_62 = out_chan_dep_vld_vec_104[2];
    assign dep_chan_data_104_62 = out_chan_dep_data_104;
    assign token_104_62 = token_out_vec_104[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 105, 3, 3) top_hls_deadlock_detect_unit_105 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_105),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_105),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_105),
        .token_in_vec(token_in_vec_105),
        .dl_detect_in(dl_detect_out),
        .origin(origin[105]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_105),
        .out_chan_dep_data(out_chan_dep_data_105),
        .token_out_vec(token_out_vec_105),
        .dl_detect_out(dl_in_vec[105]));

    assign proc_105_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_blk_n);
    assign proc_105_data_PIPO_blk[0] = 1'b0;
    assign proc_105_start_FIFO_blk[0] = 1'b0;
    assign proc_105_TLF_FIFO_blk[0] = 1'b0;
    assign proc_105_input_sync_blk[0] = 1'b0;
    assign proc_105_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_105[0] = dl_detect_out ? proc_dep_vld_vec_105_reg[0] : (proc_105_data_FIFO_blk[0] | proc_105_data_PIPO_blk[0] | proc_105_start_FIFO_blk[0] | proc_105_TLF_FIFO_blk[0] | proc_105_input_sync_blk[0] | proc_105_output_sync_blk[0]);
    assign proc_105_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_blk_n);
    assign proc_105_data_PIPO_blk[1] = 1'b0;
    assign proc_105_start_FIFO_blk[1] = 1'b0;
    assign proc_105_TLF_FIFO_blk[1] = 1'b0;
    assign proc_105_input_sync_blk[1] = 1'b0;
    assign proc_105_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_105[1] = dl_detect_out ? proc_dep_vld_vec_105_reg[1] : (proc_105_data_FIFO_blk[1] | proc_105_data_PIPO_blk[1] | proc_105_start_FIFO_blk[1] | proc_105_TLF_FIFO_blk[1] | proc_105_input_sync_blk[1] | proc_105_output_sync_blk[1]);
    assign proc_105_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_4_x0_U0.fifo_C_drain_PE_4_0_x0168_blk_n);
    assign proc_105_data_PIPO_blk[2] = 1'b0;
    assign proc_105_start_FIFO_blk[2] = 1'b0;
    assign proc_105_TLF_FIFO_blk[2] = 1'b0;
    assign proc_105_input_sync_blk[2] = 1'b0;
    assign proc_105_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_105[2] = dl_detect_out ? proc_dep_vld_vec_105_reg[2] : (proc_105_data_FIFO_blk[2] | proc_105_data_PIPO_blk[2] | proc_105_start_FIFO_blk[2] | proc_105_TLF_FIFO_blk[2] | proc_105_input_sync_blk[2] | proc_105_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_105_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_105_reg <= proc_dep_vld_vec_105;
        end
    end
    assign in_chan_dep_vld_vec_105[0] = dep_chan_vld_54_105;
    assign in_chan_dep_data_vec_105[351 : 0] = dep_chan_data_54_105;
    assign token_in_vec_105[0] = token_54_105;
    assign in_chan_dep_vld_vec_105[1] = dep_chan_vld_104_105;
    assign in_chan_dep_data_vec_105[703 : 352] = dep_chan_data_104_105;
    assign token_in_vec_105[1] = token_104_105;
    assign in_chan_dep_vld_vec_105[2] = dep_chan_vld_106_105;
    assign in_chan_dep_data_vec_105[1055 : 704] = dep_chan_data_106_105;
    assign token_in_vec_105[2] = token_106_105;
    assign dep_chan_vld_105_104 = out_chan_dep_vld_vec_105[0];
    assign dep_chan_data_105_104 = out_chan_dep_data_105;
    assign token_105_104 = token_out_vec_105[0];
    assign dep_chan_vld_105_106 = out_chan_dep_vld_vec_105[1];
    assign dep_chan_data_105_106 = out_chan_dep_data_105;
    assign token_105_106 = token_out_vec_105[1];
    assign dep_chan_vld_105_54 = out_chan_dep_vld_vec_105[2];
    assign dep_chan_data_105_54 = out_chan_dep_data_105;
    assign token_105_54 = token_out_vec_105[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 106, 3, 3) top_hls_deadlock_detect_unit_106 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_106),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_106),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_106),
        .token_in_vec(token_in_vec_106),
        .dl_detect_in(dl_detect_out),
        .origin(origin[106]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_106),
        .out_chan_dep_data(out_chan_dep_data_106),
        .token_out_vec(token_out_vec_106),
        .dl_detect_out(dl_in_vec[106]));

    assign proc_106_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_blk_n);
    assign proc_106_data_PIPO_blk[0] = 1'b0;
    assign proc_106_start_FIFO_blk[0] = 1'b0;
    assign proc_106_TLF_FIFO_blk[0] = 1'b0;
    assign proc_106_input_sync_blk[0] = 1'b0;
    assign proc_106_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_106[0] = dl_detect_out ? proc_dep_vld_vec_106_reg[0] : (proc_106_data_FIFO_blk[0] | proc_106_data_PIPO_blk[0] | proc_106_start_FIFO_blk[0] | proc_106_TLF_FIFO_blk[0] | proc_106_input_sync_blk[0] | proc_106_output_sync_blk[0]);
    assign proc_106_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_blk_n);
    assign proc_106_data_PIPO_blk[1] = 1'b0;
    assign proc_106_start_FIFO_blk[1] = 1'b0;
    assign proc_106_TLF_FIFO_blk[1] = 1'b0;
    assign proc_106_input_sync_blk[1] = 1'b0;
    assign proc_106_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_106[1] = dl_detect_out ? proc_dep_vld_vec_106_reg[1] : (proc_106_data_FIFO_blk[1] | proc_106_data_PIPO_blk[1] | proc_106_start_FIFO_blk[1] | proc_106_TLF_FIFO_blk[1] | proc_106_input_sync_blk[1] | proc_106_output_sync_blk[1]);
    assign proc_106_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_3_x0_U0.fifo_C_drain_PE_3_0_x0167_blk_n);
    assign proc_106_data_PIPO_blk[2] = 1'b0;
    assign proc_106_start_FIFO_blk[2] = 1'b0;
    assign proc_106_TLF_FIFO_blk[2] = 1'b0;
    assign proc_106_input_sync_blk[2] = 1'b0;
    assign proc_106_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_106[2] = dl_detect_out ? proc_dep_vld_vec_106_reg[2] : (proc_106_data_FIFO_blk[2] | proc_106_data_PIPO_blk[2] | proc_106_start_FIFO_blk[2] | proc_106_TLF_FIFO_blk[2] | proc_106_input_sync_blk[2] | proc_106_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_106_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_106_reg <= proc_dep_vld_vec_106;
        end
    end
    assign in_chan_dep_vld_vec_106[0] = dep_chan_vld_46_106;
    assign in_chan_dep_data_vec_106[351 : 0] = dep_chan_data_46_106;
    assign token_in_vec_106[0] = token_46_106;
    assign in_chan_dep_vld_vec_106[1] = dep_chan_vld_105_106;
    assign in_chan_dep_data_vec_106[703 : 352] = dep_chan_data_105_106;
    assign token_in_vec_106[1] = token_105_106;
    assign in_chan_dep_vld_vec_106[2] = dep_chan_vld_107_106;
    assign in_chan_dep_data_vec_106[1055 : 704] = dep_chan_data_107_106;
    assign token_in_vec_106[2] = token_107_106;
    assign dep_chan_vld_106_105 = out_chan_dep_vld_vec_106[0];
    assign dep_chan_data_106_105 = out_chan_dep_data_106;
    assign token_106_105 = token_out_vec_106[0];
    assign dep_chan_vld_106_107 = out_chan_dep_vld_vec_106[1];
    assign dep_chan_data_106_107 = out_chan_dep_data_106;
    assign token_106_107 = token_out_vec_106[1];
    assign dep_chan_vld_106_46 = out_chan_dep_vld_vec_106[2];
    assign dep_chan_data_106_46 = out_chan_dep_data_106;
    assign token_106_46 = token_out_vec_106[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 107, 3, 3) top_hls_deadlock_detect_unit_107 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_107),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_107),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_107),
        .token_in_vec(token_in_vec_107),
        .dl_detect_in(dl_detect_out),
        .origin(origin[107]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_107),
        .out_chan_dep_data(out_chan_dep_data_107),
        .token_out_vec(token_out_vec_107),
        .dl_detect_out(dl_in_vec[107]));

    assign proc_107_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_blk_n);
    assign proc_107_data_PIPO_blk[0] = 1'b0;
    assign proc_107_start_FIFO_blk[0] = 1'b0;
    assign proc_107_TLF_FIFO_blk[0] = 1'b0;
    assign proc_107_input_sync_blk[0] = 1'b0;
    assign proc_107_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_107[0] = dl_detect_out ? proc_dep_vld_vec_107_reg[0] : (proc_107_data_FIFO_blk[0] | proc_107_data_PIPO_blk[0] | proc_107_start_FIFO_blk[0] | proc_107_TLF_FIFO_blk[0] | proc_107_input_sync_blk[0] | proc_107_output_sync_blk[0]);
    assign proc_107_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_blk_n);
    assign proc_107_data_PIPO_blk[1] = 1'b0;
    assign proc_107_start_FIFO_blk[1] = 1'b0;
    assign proc_107_TLF_FIFO_blk[1] = 1'b0;
    assign proc_107_input_sync_blk[1] = 1'b0;
    assign proc_107_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_107[1] = dl_detect_out ? proc_dep_vld_vec_107_reg[1] : (proc_107_data_FIFO_blk[1] | proc_107_data_PIPO_blk[1] | proc_107_start_FIFO_blk[1] | proc_107_TLF_FIFO_blk[1] | proc_107_input_sync_blk[1] | proc_107_output_sync_blk[1]);
    assign proc_107_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_2_x0_U0.fifo_C_drain_PE_2_0_x0166_blk_n);
    assign proc_107_data_PIPO_blk[2] = 1'b0;
    assign proc_107_start_FIFO_blk[2] = 1'b0;
    assign proc_107_TLF_FIFO_blk[2] = 1'b0;
    assign proc_107_input_sync_blk[2] = 1'b0;
    assign proc_107_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_107[2] = dl_detect_out ? proc_dep_vld_vec_107_reg[2] : (proc_107_data_FIFO_blk[2] | proc_107_data_PIPO_blk[2] | proc_107_start_FIFO_blk[2] | proc_107_TLF_FIFO_blk[2] | proc_107_input_sync_blk[2] | proc_107_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_107_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_107_reg <= proc_dep_vld_vec_107;
        end
    end
    assign in_chan_dep_vld_vec_107[0] = dep_chan_vld_38_107;
    assign in_chan_dep_data_vec_107[351 : 0] = dep_chan_data_38_107;
    assign token_in_vec_107[0] = token_38_107;
    assign in_chan_dep_vld_vec_107[1] = dep_chan_vld_106_107;
    assign in_chan_dep_data_vec_107[703 : 352] = dep_chan_data_106_107;
    assign token_in_vec_107[1] = token_106_107;
    assign in_chan_dep_vld_vec_107[2] = dep_chan_vld_108_107;
    assign in_chan_dep_data_vec_107[1055 : 704] = dep_chan_data_108_107;
    assign token_in_vec_107[2] = token_108_107;
    assign dep_chan_vld_107_106 = out_chan_dep_vld_vec_107[0];
    assign dep_chan_data_107_106 = out_chan_dep_data_107;
    assign token_107_106 = token_out_vec_107[0];
    assign dep_chan_vld_107_108 = out_chan_dep_vld_vec_107[1];
    assign dep_chan_data_107_108 = out_chan_dep_data_107;
    assign token_107_108 = token_out_vec_107[1];
    assign dep_chan_vld_107_38 = out_chan_dep_vld_vec_107[2];
    assign dep_chan_data_107_38 = out_chan_dep_data_107;
    assign token_107_38 = token_out_vec_107[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 108, 3, 3) top_hls_deadlock_detect_unit_108 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_108),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_108),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_108),
        .token_in_vec(token_in_vec_108),
        .dl_detect_in(dl_detect_out),
        .origin(origin[108]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_108),
        .out_chan_dep_data(out_chan_dep_data_108),
        .token_out_vec(token_out_vec_108),
        .dl_detect_out(dl_in_vec[108]));

    assign proc_108_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_blk_n);
    assign proc_108_data_PIPO_blk[0] = 1'b0;
    assign proc_108_start_FIFO_blk[0] = 1'b0;
    assign proc_108_TLF_FIFO_blk[0] = 1'b0;
    assign proc_108_input_sync_blk[0] = 1'b0;
    assign proc_108_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_108[0] = dl_detect_out ? proc_dep_vld_vec_108_reg[0] : (proc_108_data_FIFO_blk[0] | proc_108_data_PIPO_blk[0] | proc_108_start_FIFO_blk[0] | proc_108_TLF_FIFO_blk[0] | proc_108_input_sync_blk[0] | proc_108_output_sync_blk[0]);
    assign proc_108_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_blk_n);
    assign proc_108_data_PIPO_blk[1] = 1'b0;
    assign proc_108_start_FIFO_blk[1] = 1'b0;
    assign proc_108_TLF_FIFO_blk[1] = 1'b0;
    assign proc_108_input_sync_blk[1] = 1'b0;
    assign proc_108_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_108[1] = dl_detect_out ? proc_dep_vld_vec_108_reg[1] : (proc_108_data_FIFO_blk[1] | proc_108_data_PIPO_blk[1] | proc_108_start_FIFO_blk[1] | proc_108_TLF_FIFO_blk[1] | proc_108_input_sync_blk[1] | proc_108_output_sync_blk[1]);
    assign proc_108_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_1_x0_U0.fifo_C_drain_PE_1_0_x0165_blk_n);
    assign proc_108_data_PIPO_blk[2] = 1'b0;
    assign proc_108_start_FIFO_blk[2] = 1'b0;
    assign proc_108_TLF_FIFO_blk[2] = 1'b0;
    assign proc_108_input_sync_blk[2] = 1'b0;
    assign proc_108_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_108[2] = dl_detect_out ? proc_dep_vld_vec_108_reg[2] : (proc_108_data_FIFO_blk[2] | proc_108_data_PIPO_blk[2] | proc_108_start_FIFO_blk[2] | proc_108_TLF_FIFO_blk[2] | proc_108_input_sync_blk[2] | proc_108_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_108_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_108_reg <= proc_dep_vld_vec_108;
        end
    end
    assign in_chan_dep_vld_vec_108[0] = dep_chan_vld_30_108;
    assign in_chan_dep_data_vec_108[351 : 0] = dep_chan_data_30_108;
    assign token_in_vec_108[0] = token_30_108;
    assign in_chan_dep_vld_vec_108[1] = dep_chan_vld_107_108;
    assign in_chan_dep_data_vec_108[703 : 352] = dep_chan_data_107_108;
    assign token_in_vec_108[1] = token_107_108;
    assign in_chan_dep_vld_vec_108[2] = dep_chan_vld_109_108;
    assign in_chan_dep_data_vec_108[1055 : 704] = dep_chan_data_109_108;
    assign token_in_vec_108[2] = token_109_108;
    assign dep_chan_vld_108_107 = out_chan_dep_vld_vec_108[0];
    assign dep_chan_data_108_107 = out_chan_dep_data_108;
    assign token_108_107 = token_out_vec_108[0];
    assign dep_chan_vld_108_109 = out_chan_dep_vld_vec_108[1];
    assign dep_chan_data_108_109 = out_chan_dep_data_108;
    assign token_108_109 = token_out_vec_108[1];
    assign dep_chan_vld_108_30 = out_chan_dep_vld_vec_108[2];
    assign dep_chan_data_108_30 = out_chan_dep_data_108;
    assign token_108_30 = token_out_vec_108[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 109, 3, 3) top_hls_deadlock_detect_unit_109 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_109),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_109),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_109),
        .token_in_vec(token_in_vec_109),
        .dl_detect_in(dl_detect_out),
        .origin(origin[109]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_109),
        .out_chan_dep_data(out_chan_dep_data_109),
        .token_out_vec(token_out_vec_109),
        .dl_detect_out(dl_in_vec[109]));

    assign proc_109_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_blk_n);
    assign proc_109_data_PIPO_blk[0] = 1'b0;
    assign proc_109_start_FIFO_blk[0] = 1'b0;
    assign proc_109_TLF_FIFO_blk[0] = 1'b0;
    assign proc_109_input_sync_blk[0] = 1'b0;
    assign proc_109_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_109[0] = dl_detect_out ? proc_dep_vld_vec_109_reg[0] : (proc_109_data_FIFO_blk[0] | proc_109_data_PIPO_blk[0] | proc_109_start_FIFO_blk[0] | proc_109_TLF_FIFO_blk[0] | proc_109_input_sync_blk[0] | proc_109_output_sync_blk[0]);
    assign proc_109_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_blk_n);
    assign proc_109_data_PIPO_blk[1] = 1'b0;
    assign proc_109_start_FIFO_blk[1] = 1'b0;
    assign proc_109_TLF_FIFO_blk[1] = 1'b0;
    assign proc_109_input_sync_blk[1] = 1'b0;
    assign proc_109_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_109[1] = dl_detect_out ? proc_dep_vld_vec_109_reg[1] : (proc_109_data_FIFO_blk[1] | proc_109_data_PIPO_blk[1] | proc_109_start_FIFO_blk[1] | proc_109_TLF_FIFO_blk[1] | proc_109_input_sync_blk[1] | proc_109_output_sync_blk[1]);
    assign proc_109_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_0_0_x0_U0.fifo_C_drain_PE_0_0_x0164_blk_n);
    assign proc_109_data_PIPO_blk[2] = 1'b0;
    assign proc_109_start_FIFO_blk[2] = 1'b0;
    assign proc_109_TLF_FIFO_blk[2] = 1'b0;
    assign proc_109_input_sync_blk[2] = 1'b0;
    assign proc_109_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_109[2] = dl_detect_out ? proc_dep_vld_vec_109_reg[2] : (proc_109_data_FIFO_blk[2] | proc_109_data_PIPO_blk[2] | proc_109_start_FIFO_blk[2] | proc_109_TLF_FIFO_blk[2] | proc_109_input_sync_blk[2] | proc_109_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_109_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_109_reg <= proc_dep_vld_vec_109;
        end
    end
    assign in_chan_dep_vld_vec_109[0] = dep_chan_vld_22_109;
    assign in_chan_dep_data_vec_109[351 : 0] = dep_chan_data_22_109;
    assign token_in_vec_109[0] = token_22_109;
    assign in_chan_dep_vld_vec_109[1] = dep_chan_vld_108_109;
    assign in_chan_dep_data_vec_109[703 : 352] = dep_chan_data_108_109;
    assign token_in_vec_109[1] = token_108_109;
    assign in_chan_dep_vld_vec_109[2] = dep_chan_vld_173_109;
    assign in_chan_dep_data_vec_109[1055 : 704] = dep_chan_data_173_109;
    assign token_in_vec_109[2] = token_173_109;
    assign dep_chan_vld_109_108 = out_chan_dep_vld_vec_109[0];
    assign dep_chan_data_109_108 = out_chan_dep_data_109;
    assign token_109_108 = token_out_vec_109[0];
    assign dep_chan_vld_109_173 = out_chan_dep_vld_vec_109[1];
    assign dep_chan_data_109_173 = out_chan_dep_data_109;
    assign token_109_173 = token_out_vec_109[1];
    assign dep_chan_vld_109_22 = out_chan_dep_vld_vec_109[2];
    assign dep_chan_data_109_22 = out_chan_dep_data_109;
    assign token_109_22 = token_out_vec_109[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 110, 2, 2) top_hls_deadlock_detect_unit_110 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_110),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_110),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_110),
        .token_in_vec(token_in_vec_110),
        .dl_detect_in(dl_detect_out),
        .origin(origin[110]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_110),
        .out_chan_dep_data(out_chan_dep_data_110),
        .token_out_vec(token_out_vec_110),
        .dl_detect_out(dl_in_vec[110]));

    assign proc_110_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_blk_n);
    assign proc_110_data_PIPO_blk[0] = 1'b0;
    assign proc_110_start_FIFO_blk[0] = 1'b0;
    assign proc_110_TLF_FIFO_blk[0] = 1'b0;
    assign proc_110_input_sync_blk[0] = 1'b0;
    assign proc_110_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_110[0] = dl_detect_out ? proc_dep_vld_vec_110_reg[0] : (proc_110_data_FIFO_blk[0] | proc_110_data_PIPO_blk[0] | proc_110_start_FIFO_blk[0] | proc_110_TLF_FIFO_blk[0] | proc_110_input_sync_blk[0] | proc_110_output_sync_blk[0]);
    assign proc_110_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_1_x0_U0.fifo_C_drain_PE_7_1_x0179_blk_n);
    assign proc_110_data_PIPO_blk[1] = 1'b0;
    assign proc_110_start_FIFO_blk[1] = 1'b0;
    assign proc_110_TLF_FIFO_blk[1] = 1'b0;
    assign proc_110_input_sync_blk[1] = 1'b0;
    assign proc_110_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_110[1] = dl_detect_out ? proc_dep_vld_vec_110_reg[1] : (proc_110_data_FIFO_blk[1] | proc_110_data_PIPO_blk[1] | proc_110_start_FIFO_blk[1] | proc_110_TLF_FIFO_blk[1] | proc_110_input_sync_blk[1] | proc_110_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_110_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_110_reg <= proc_dep_vld_vec_110;
        end
    end
    assign in_chan_dep_vld_vec_110[0] = dep_chan_vld_79_110;
    assign in_chan_dep_data_vec_110[351 : 0] = dep_chan_data_79_110;
    assign token_in_vec_110[0] = token_79_110;
    assign in_chan_dep_vld_vec_110[1] = dep_chan_vld_111_110;
    assign in_chan_dep_data_vec_110[703 : 352] = dep_chan_data_111_110;
    assign token_in_vec_110[1] = token_111_110;
    assign dep_chan_vld_110_111 = out_chan_dep_vld_vec_110[0];
    assign dep_chan_data_110_111 = out_chan_dep_data_110;
    assign token_110_111 = token_out_vec_110[0];
    assign dep_chan_vld_110_79 = out_chan_dep_vld_vec_110[1];
    assign dep_chan_data_110_79 = out_chan_dep_data_110;
    assign token_110_79 = token_out_vec_110[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 111, 3, 3) top_hls_deadlock_detect_unit_111 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_111),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_111),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_111),
        .token_in_vec(token_in_vec_111),
        .dl_detect_in(dl_detect_out),
        .origin(origin[111]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_111),
        .out_chan_dep_data(out_chan_dep_data_111),
        .token_out_vec(token_out_vec_111),
        .dl_detect_out(dl_in_vec[111]));

    assign proc_111_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_blk_n);
    assign proc_111_data_PIPO_blk[0] = 1'b0;
    assign proc_111_start_FIFO_blk[0] = 1'b0;
    assign proc_111_TLF_FIFO_blk[0] = 1'b0;
    assign proc_111_input_sync_blk[0] = 1'b0;
    assign proc_111_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_111[0] = dl_detect_out ? proc_dep_vld_vec_111_reg[0] : (proc_111_data_FIFO_blk[0] | proc_111_data_PIPO_blk[0] | proc_111_start_FIFO_blk[0] | proc_111_TLF_FIFO_blk[0] | proc_111_input_sync_blk[0] | proc_111_output_sync_blk[0]);
    assign proc_111_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_blk_n);
    assign proc_111_data_PIPO_blk[1] = 1'b0;
    assign proc_111_start_FIFO_blk[1] = 1'b0;
    assign proc_111_TLF_FIFO_blk[1] = 1'b0;
    assign proc_111_input_sync_blk[1] = 1'b0;
    assign proc_111_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_111[1] = dl_detect_out ? proc_dep_vld_vec_111_reg[1] : (proc_111_data_FIFO_blk[1] | proc_111_data_PIPO_blk[1] | proc_111_start_FIFO_blk[1] | proc_111_TLF_FIFO_blk[1] | proc_111_input_sync_blk[1] | proc_111_output_sync_blk[1]);
    assign proc_111_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_6_x0_U0.fifo_C_drain_PE_6_1_x0178_blk_n);
    assign proc_111_data_PIPO_blk[2] = 1'b0;
    assign proc_111_start_FIFO_blk[2] = 1'b0;
    assign proc_111_TLF_FIFO_blk[2] = 1'b0;
    assign proc_111_input_sync_blk[2] = 1'b0;
    assign proc_111_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_111[2] = dl_detect_out ? proc_dep_vld_vec_111_reg[2] : (proc_111_data_FIFO_blk[2] | proc_111_data_PIPO_blk[2] | proc_111_start_FIFO_blk[2] | proc_111_TLF_FIFO_blk[2] | proc_111_input_sync_blk[2] | proc_111_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_111_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_111_reg <= proc_dep_vld_vec_111;
        end
    end
    assign in_chan_dep_vld_vec_111[0] = dep_chan_vld_71_111;
    assign in_chan_dep_data_vec_111[351 : 0] = dep_chan_data_71_111;
    assign token_in_vec_111[0] = token_71_111;
    assign in_chan_dep_vld_vec_111[1] = dep_chan_vld_110_111;
    assign in_chan_dep_data_vec_111[703 : 352] = dep_chan_data_110_111;
    assign token_in_vec_111[1] = token_110_111;
    assign in_chan_dep_vld_vec_111[2] = dep_chan_vld_112_111;
    assign in_chan_dep_data_vec_111[1055 : 704] = dep_chan_data_112_111;
    assign token_in_vec_111[2] = token_112_111;
    assign dep_chan_vld_111_110 = out_chan_dep_vld_vec_111[0];
    assign dep_chan_data_111_110 = out_chan_dep_data_111;
    assign token_111_110 = token_out_vec_111[0];
    assign dep_chan_vld_111_112 = out_chan_dep_vld_vec_111[1];
    assign dep_chan_data_111_112 = out_chan_dep_data_111;
    assign token_111_112 = token_out_vec_111[1];
    assign dep_chan_vld_111_71 = out_chan_dep_vld_vec_111[2];
    assign dep_chan_data_111_71 = out_chan_dep_data_111;
    assign token_111_71 = token_out_vec_111[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 112, 3, 3) top_hls_deadlock_detect_unit_112 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_112),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_112),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_112),
        .token_in_vec(token_in_vec_112),
        .dl_detect_in(dl_detect_out),
        .origin(origin[112]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_112),
        .out_chan_dep_data(out_chan_dep_data_112),
        .token_out_vec(token_out_vec_112),
        .dl_detect_out(dl_in_vec[112]));

    assign proc_112_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_blk_n);
    assign proc_112_data_PIPO_blk[0] = 1'b0;
    assign proc_112_start_FIFO_blk[0] = 1'b0;
    assign proc_112_TLF_FIFO_blk[0] = 1'b0;
    assign proc_112_input_sync_blk[0] = 1'b0;
    assign proc_112_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_112[0] = dl_detect_out ? proc_dep_vld_vec_112_reg[0] : (proc_112_data_FIFO_blk[0] | proc_112_data_PIPO_blk[0] | proc_112_start_FIFO_blk[0] | proc_112_TLF_FIFO_blk[0] | proc_112_input_sync_blk[0] | proc_112_output_sync_blk[0]);
    assign proc_112_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_blk_n);
    assign proc_112_data_PIPO_blk[1] = 1'b0;
    assign proc_112_start_FIFO_blk[1] = 1'b0;
    assign proc_112_TLF_FIFO_blk[1] = 1'b0;
    assign proc_112_input_sync_blk[1] = 1'b0;
    assign proc_112_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_112[1] = dl_detect_out ? proc_dep_vld_vec_112_reg[1] : (proc_112_data_FIFO_blk[1] | proc_112_data_PIPO_blk[1] | proc_112_start_FIFO_blk[1] | proc_112_TLF_FIFO_blk[1] | proc_112_input_sync_blk[1] | proc_112_output_sync_blk[1]);
    assign proc_112_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_5_x0_U0.fifo_C_drain_PE_5_1_x0177_blk_n);
    assign proc_112_data_PIPO_blk[2] = 1'b0;
    assign proc_112_start_FIFO_blk[2] = 1'b0;
    assign proc_112_TLF_FIFO_blk[2] = 1'b0;
    assign proc_112_input_sync_blk[2] = 1'b0;
    assign proc_112_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_112[2] = dl_detect_out ? proc_dep_vld_vec_112_reg[2] : (proc_112_data_FIFO_blk[2] | proc_112_data_PIPO_blk[2] | proc_112_start_FIFO_blk[2] | proc_112_TLF_FIFO_blk[2] | proc_112_input_sync_blk[2] | proc_112_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_112_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_112_reg <= proc_dep_vld_vec_112;
        end
    end
    assign in_chan_dep_vld_vec_112[0] = dep_chan_vld_63_112;
    assign in_chan_dep_data_vec_112[351 : 0] = dep_chan_data_63_112;
    assign token_in_vec_112[0] = token_63_112;
    assign in_chan_dep_vld_vec_112[1] = dep_chan_vld_111_112;
    assign in_chan_dep_data_vec_112[703 : 352] = dep_chan_data_111_112;
    assign token_in_vec_112[1] = token_111_112;
    assign in_chan_dep_vld_vec_112[2] = dep_chan_vld_113_112;
    assign in_chan_dep_data_vec_112[1055 : 704] = dep_chan_data_113_112;
    assign token_in_vec_112[2] = token_113_112;
    assign dep_chan_vld_112_111 = out_chan_dep_vld_vec_112[0];
    assign dep_chan_data_112_111 = out_chan_dep_data_112;
    assign token_112_111 = token_out_vec_112[0];
    assign dep_chan_vld_112_113 = out_chan_dep_vld_vec_112[1];
    assign dep_chan_data_112_113 = out_chan_dep_data_112;
    assign token_112_113 = token_out_vec_112[1];
    assign dep_chan_vld_112_63 = out_chan_dep_vld_vec_112[2];
    assign dep_chan_data_112_63 = out_chan_dep_data_112;
    assign token_112_63 = token_out_vec_112[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 113, 3, 3) top_hls_deadlock_detect_unit_113 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_113),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_113),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_113),
        .token_in_vec(token_in_vec_113),
        .dl_detect_in(dl_detect_out),
        .origin(origin[113]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_113),
        .out_chan_dep_data(out_chan_dep_data_113),
        .token_out_vec(token_out_vec_113),
        .dl_detect_out(dl_in_vec[113]));

    assign proc_113_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_blk_n);
    assign proc_113_data_PIPO_blk[0] = 1'b0;
    assign proc_113_start_FIFO_blk[0] = 1'b0;
    assign proc_113_TLF_FIFO_blk[0] = 1'b0;
    assign proc_113_input_sync_blk[0] = 1'b0;
    assign proc_113_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_113[0] = dl_detect_out ? proc_dep_vld_vec_113_reg[0] : (proc_113_data_FIFO_blk[0] | proc_113_data_PIPO_blk[0] | proc_113_start_FIFO_blk[0] | proc_113_TLF_FIFO_blk[0] | proc_113_input_sync_blk[0] | proc_113_output_sync_blk[0]);
    assign proc_113_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_blk_n);
    assign proc_113_data_PIPO_blk[1] = 1'b0;
    assign proc_113_start_FIFO_blk[1] = 1'b0;
    assign proc_113_TLF_FIFO_blk[1] = 1'b0;
    assign proc_113_input_sync_blk[1] = 1'b0;
    assign proc_113_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_113[1] = dl_detect_out ? proc_dep_vld_vec_113_reg[1] : (proc_113_data_FIFO_blk[1] | proc_113_data_PIPO_blk[1] | proc_113_start_FIFO_blk[1] | proc_113_TLF_FIFO_blk[1] | proc_113_input_sync_blk[1] | proc_113_output_sync_blk[1]);
    assign proc_113_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_4_x0_U0.fifo_C_drain_PE_4_1_x0176_blk_n);
    assign proc_113_data_PIPO_blk[2] = 1'b0;
    assign proc_113_start_FIFO_blk[2] = 1'b0;
    assign proc_113_TLF_FIFO_blk[2] = 1'b0;
    assign proc_113_input_sync_blk[2] = 1'b0;
    assign proc_113_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_113[2] = dl_detect_out ? proc_dep_vld_vec_113_reg[2] : (proc_113_data_FIFO_blk[2] | proc_113_data_PIPO_blk[2] | proc_113_start_FIFO_blk[2] | proc_113_TLF_FIFO_blk[2] | proc_113_input_sync_blk[2] | proc_113_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_113_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_113_reg <= proc_dep_vld_vec_113;
        end
    end
    assign in_chan_dep_vld_vec_113[0] = dep_chan_vld_55_113;
    assign in_chan_dep_data_vec_113[351 : 0] = dep_chan_data_55_113;
    assign token_in_vec_113[0] = token_55_113;
    assign in_chan_dep_vld_vec_113[1] = dep_chan_vld_112_113;
    assign in_chan_dep_data_vec_113[703 : 352] = dep_chan_data_112_113;
    assign token_in_vec_113[1] = token_112_113;
    assign in_chan_dep_vld_vec_113[2] = dep_chan_vld_114_113;
    assign in_chan_dep_data_vec_113[1055 : 704] = dep_chan_data_114_113;
    assign token_in_vec_113[2] = token_114_113;
    assign dep_chan_vld_113_112 = out_chan_dep_vld_vec_113[0];
    assign dep_chan_data_113_112 = out_chan_dep_data_113;
    assign token_113_112 = token_out_vec_113[0];
    assign dep_chan_vld_113_114 = out_chan_dep_vld_vec_113[1];
    assign dep_chan_data_113_114 = out_chan_dep_data_113;
    assign token_113_114 = token_out_vec_113[1];
    assign dep_chan_vld_113_55 = out_chan_dep_vld_vec_113[2];
    assign dep_chan_data_113_55 = out_chan_dep_data_113;
    assign token_113_55 = token_out_vec_113[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 114, 3, 3) top_hls_deadlock_detect_unit_114 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_114),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_114),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_114),
        .token_in_vec(token_in_vec_114),
        .dl_detect_in(dl_detect_out),
        .origin(origin[114]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_114),
        .out_chan_dep_data(out_chan_dep_data_114),
        .token_out_vec(token_out_vec_114),
        .dl_detect_out(dl_in_vec[114]));

    assign proc_114_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_blk_n);
    assign proc_114_data_PIPO_blk[0] = 1'b0;
    assign proc_114_start_FIFO_blk[0] = 1'b0;
    assign proc_114_TLF_FIFO_blk[0] = 1'b0;
    assign proc_114_input_sync_blk[0] = 1'b0;
    assign proc_114_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_114[0] = dl_detect_out ? proc_dep_vld_vec_114_reg[0] : (proc_114_data_FIFO_blk[0] | proc_114_data_PIPO_blk[0] | proc_114_start_FIFO_blk[0] | proc_114_TLF_FIFO_blk[0] | proc_114_input_sync_blk[0] | proc_114_output_sync_blk[0]);
    assign proc_114_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_blk_n);
    assign proc_114_data_PIPO_blk[1] = 1'b0;
    assign proc_114_start_FIFO_blk[1] = 1'b0;
    assign proc_114_TLF_FIFO_blk[1] = 1'b0;
    assign proc_114_input_sync_blk[1] = 1'b0;
    assign proc_114_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_114[1] = dl_detect_out ? proc_dep_vld_vec_114_reg[1] : (proc_114_data_FIFO_blk[1] | proc_114_data_PIPO_blk[1] | proc_114_start_FIFO_blk[1] | proc_114_TLF_FIFO_blk[1] | proc_114_input_sync_blk[1] | proc_114_output_sync_blk[1]);
    assign proc_114_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_3_x0_U0.fifo_C_drain_PE_3_1_x0175_blk_n);
    assign proc_114_data_PIPO_blk[2] = 1'b0;
    assign proc_114_start_FIFO_blk[2] = 1'b0;
    assign proc_114_TLF_FIFO_blk[2] = 1'b0;
    assign proc_114_input_sync_blk[2] = 1'b0;
    assign proc_114_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_114[2] = dl_detect_out ? proc_dep_vld_vec_114_reg[2] : (proc_114_data_FIFO_blk[2] | proc_114_data_PIPO_blk[2] | proc_114_start_FIFO_blk[2] | proc_114_TLF_FIFO_blk[2] | proc_114_input_sync_blk[2] | proc_114_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_114_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_114_reg <= proc_dep_vld_vec_114;
        end
    end
    assign in_chan_dep_vld_vec_114[0] = dep_chan_vld_47_114;
    assign in_chan_dep_data_vec_114[351 : 0] = dep_chan_data_47_114;
    assign token_in_vec_114[0] = token_47_114;
    assign in_chan_dep_vld_vec_114[1] = dep_chan_vld_113_114;
    assign in_chan_dep_data_vec_114[703 : 352] = dep_chan_data_113_114;
    assign token_in_vec_114[1] = token_113_114;
    assign in_chan_dep_vld_vec_114[2] = dep_chan_vld_115_114;
    assign in_chan_dep_data_vec_114[1055 : 704] = dep_chan_data_115_114;
    assign token_in_vec_114[2] = token_115_114;
    assign dep_chan_vld_114_113 = out_chan_dep_vld_vec_114[0];
    assign dep_chan_data_114_113 = out_chan_dep_data_114;
    assign token_114_113 = token_out_vec_114[0];
    assign dep_chan_vld_114_115 = out_chan_dep_vld_vec_114[1];
    assign dep_chan_data_114_115 = out_chan_dep_data_114;
    assign token_114_115 = token_out_vec_114[1];
    assign dep_chan_vld_114_47 = out_chan_dep_vld_vec_114[2];
    assign dep_chan_data_114_47 = out_chan_dep_data_114;
    assign token_114_47 = token_out_vec_114[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 115, 3, 3) top_hls_deadlock_detect_unit_115 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_115),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_115),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_115),
        .token_in_vec(token_in_vec_115),
        .dl_detect_in(dl_detect_out),
        .origin(origin[115]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_115),
        .out_chan_dep_data(out_chan_dep_data_115),
        .token_out_vec(token_out_vec_115),
        .dl_detect_out(dl_in_vec[115]));

    assign proc_115_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_blk_n);
    assign proc_115_data_PIPO_blk[0] = 1'b0;
    assign proc_115_start_FIFO_blk[0] = 1'b0;
    assign proc_115_TLF_FIFO_blk[0] = 1'b0;
    assign proc_115_input_sync_blk[0] = 1'b0;
    assign proc_115_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_115[0] = dl_detect_out ? proc_dep_vld_vec_115_reg[0] : (proc_115_data_FIFO_blk[0] | proc_115_data_PIPO_blk[0] | proc_115_start_FIFO_blk[0] | proc_115_TLF_FIFO_blk[0] | proc_115_input_sync_blk[0] | proc_115_output_sync_blk[0]);
    assign proc_115_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_blk_n);
    assign proc_115_data_PIPO_blk[1] = 1'b0;
    assign proc_115_start_FIFO_blk[1] = 1'b0;
    assign proc_115_TLF_FIFO_blk[1] = 1'b0;
    assign proc_115_input_sync_blk[1] = 1'b0;
    assign proc_115_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_115[1] = dl_detect_out ? proc_dep_vld_vec_115_reg[1] : (proc_115_data_FIFO_blk[1] | proc_115_data_PIPO_blk[1] | proc_115_start_FIFO_blk[1] | proc_115_TLF_FIFO_blk[1] | proc_115_input_sync_blk[1] | proc_115_output_sync_blk[1]);
    assign proc_115_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_2_x0_U0.fifo_C_drain_PE_2_1_x0174_blk_n);
    assign proc_115_data_PIPO_blk[2] = 1'b0;
    assign proc_115_start_FIFO_blk[2] = 1'b0;
    assign proc_115_TLF_FIFO_blk[2] = 1'b0;
    assign proc_115_input_sync_blk[2] = 1'b0;
    assign proc_115_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_115[2] = dl_detect_out ? proc_dep_vld_vec_115_reg[2] : (proc_115_data_FIFO_blk[2] | proc_115_data_PIPO_blk[2] | proc_115_start_FIFO_blk[2] | proc_115_TLF_FIFO_blk[2] | proc_115_input_sync_blk[2] | proc_115_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_115_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_115_reg <= proc_dep_vld_vec_115;
        end
    end
    assign in_chan_dep_vld_vec_115[0] = dep_chan_vld_39_115;
    assign in_chan_dep_data_vec_115[351 : 0] = dep_chan_data_39_115;
    assign token_in_vec_115[0] = token_39_115;
    assign in_chan_dep_vld_vec_115[1] = dep_chan_vld_114_115;
    assign in_chan_dep_data_vec_115[703 : 352] = dep_chan_data_114_115;
    assign token_in_vec_115[1] = token_114_115;
    assign in_chan_dep_vld_vec_115[2] = dep_chan_vld_116_115;
    assign in_chan_dep_data_vec_115[1055 : 704] = dep_chan_data_116_115;
    assign token_in_vec_115[2] = token_116_115;
    assign dep_chan_vld_115_114 = out_chan_dep_vld_vec_115[0];
    assign dep_chan_data_115_114 = out_chan_dep_data_115;
    assign token_115_114 = token_out_vec_115[0];
    assign dep_chan_vld_115_116 = out_chan_dep_vld_vec_115[1];
    assign dep_chan_data_115_116 = out_chan_dep_data_115;
    assign token_115_116 = token_out_vec_115[1];
    assign dep_chan_vld_115_39 = out_chan_dep_vld_vec_115[2];
    assign dep_chan_data_115_39 = out_chan_dep_data_115;
    assign token_115_39 = token_out_vec_115[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 116, 3, 3) top_hls_deadlock_detect_unit_116 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_116),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_116),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_116),
        .token_in_vec(token_in_vec_116),
        .dl_detect_in(dl_detect_out),
        .origin(origin[116]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_116),
        .out_chan_dep_data(out_chan_dep_data_116),
        .token_out_vec(token_out_vec_116),
        .dl_detect_out(dl_in_vec[116]));

    assign proc_116_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_blk_n);
    assign proc_116_data_PIPO_blk[0] = 1'b0;
    assign proc_116_start_FIFO_blk[0] = 1'b0;
    assign proc_116_TLF_FIFO_blk[0] = 1'b0;
    assign proc_116_input_sync_blk[0] = 1'b0;
    assign proc_116_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_116[0] = dl_detect_out ? proc_dep_vld_vec_116_reg[0] : (proc_116_data_FIFO_blk[0] | proc_116_data_PIPO_blk[0] | proc_116_start_FIFO_blk[0] | proc_116_TLF_FIFO_blk[0] | proc_116_input_sync_blk[0] | proc_116_output_sync_blk[0]);
    assign proc_116_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_blk_n);
    assign proc_116_data_PIPO_blk[1] = 1'b0;
    assign proc_116_start_FIFO_blk[1] = 1'b0;
    assign proc_116_TLF_FIFO_blk[1] = 1'b0;
    assign proc_116_input_sync_blk[1] = 1'b0;
    assign proc_116_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_116[1] = dl_detect_out ? proc_dep_vld_vec_116_reg[1] : (proc_116_data_FIFO_blk[1] | proc_116_data_PIPO_blk[1] | proc_116_start_FIFO_blk[1] | proc_116_TLF_FIFO_blk[1] | proc_116_input_sync_blk[1] | proc_116_output_sync_blk[1]);
    assign proc_116_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_1_x0_U0.fifo_C_drain_PE_1_1_x0173_blk_n);
    assign proc_116_data_PIPO_blk[2] = 1'b0;
    assign proc_116_start_FIFO_blk[2] = 1'b0;
    assign proc_116_TLF_FIFO_blk[2] = 1'b0;
    assign proc_116_input_sync_blk[2] = 1'b0;
    assign proc_116_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_116[2] = dl_detect_out ? proc_dep_vld_vec_116_reg[2] : (proc_116_data_FIFO_blk[2] | proc_116_data_PIPO_blk[2] | proc_116_start_FIFO_blk[2] | proc_116_TLF_FIFO_blk[2] | proc_116_input_sync_blk[2] | proc_116_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_116_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_116_reg <= proc_dep_vld_vec_116;
        end
    end
    assign in_chan_dep_vld_vec_116[0] = dep_chan_vld_31_116;
    assign in_chan_dep_data_vec_116[351 : 0] = dep_chan_data_31_116;
    assign token_in_vec_116[0] = token_31_116;
    assign in_chan_dep_vld_vec_116[1] = dep_chan_vld_115_116;
    assign in_chan_dep_data_vec_116[703 : 352] = dep_chan_data_115_116;
    assign token_in_vec_116[1] = token_115_116;
    assign in_chan_dep_vld_vec_116[2] = dep_chan_vld_117_116;
    assign in_chan_dep_data_vec_116[1055 : 704] = dep_chan_data_117_116;
    assign token_in_vec_116[2] = token_117_116;
    assign dep_chan_vld_116_115 = out_chan_dep_vld_vec_116[0];
    assign dep_chan_data_116_115 = out_chan_dep_data_116;
    assign token_116_115 = token_out_vec_116[0];
    assign dep_chan_vld_116_117 = out_chan_dep_vld_vec_116[1];
    assign dep_chan_data_116_117 = out_chan_dep_data_116;
    assign token_116_117 = token_out_vec_116[1];
    assign dep_chan_vld_116_31 = out_chan_dep_vld_vec_116[2];
    assign dep_chan_data_116_31 = out_chan_dep_data_116;
    assign token_116_31 = token_out_vec_116[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 117, 3, 3) top_hls_deadlock_detect_unit_117 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_117),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_117),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_117),
        .token_in_vec(token_in_vec_117),
        .dl_detect_in(dl_detect_out),
        .origin(origin[117]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_117),
        .out_chan_dep_data(out_chan_dep_data_117),
        .token_out_vec(token_out_vec_117),
        .dl_detect_out(dl_in_vec[117]));

    assign proc_117_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_blk_n);
    assign proc_117_data_PIPO_blk[0] = 1'b0;
    assign proc_117_start_FIFO_blk[0] = 1'b0;
    assign proc_117_TLF_FIFO_blk[0] = 1'b0;
    assign proc_117_input_sync_blk[0] = 1'b0;
    assign proc_117_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_117[0] = dl_detect_out ? proc_dep_vld_vec_117_reg[0] : (proc_117_data_FIFO_blk[0] | proc_117_data_PIPO_blk[0] | proc_117_start_FIFO_blk[0] | proc_117_TLF_FIFO_blk[0] | proc_117_input_sync_blk[0] | proc_117_output_sync_blk[0]);
    assign proc_117_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_blk_n);
    assign proc_117_data_PIPO_blk[1] = 1'b0;
    assign proc_117_start_FIFO_blk[1] = 1'b0;
    assign proc_117_TLF_FIFO_blk[1] = 1'b0;
    assign proc_117_input_sync_blk[1] = 1'b0;
    assign proc_117_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_117[1] = dl_detect_out ? proc_dep_vld_vec_117_reg[1] : (proc_117_data_FIFO_blk[1] | proc_117_data_PIPO_blk[1] | proc_117_start_FIFO_blk[1] | proc_117_TLF_FIFO_blk[1] | proc_117_input_sync_blk[1] | proc_117_output_sync_blk[1]);
    assign proc_117_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_1_0_x0_U0.fifo_C_drain_PE_0_1_x0172_blk_n);
    assign proc_117_data_PIPO_blk[2] = 1'b0;
    assign proc_117_start_FIFO_blk[2] = 1'b0;
    assign proc_117_TLF_FIFO_blk[2] = 1'b0;
    assign proc_117_input_sync_blk[2] = 1'b0;
    assign proc_117_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_117[2] = dl_detect_out ? proc_dep_vld_vec_117_reg[2] : (proc_117_data_FIFO_blk[2] | proc_117_data_PIPO_blk[2] | proc_117_start_FIFO_blk[2] | proc_117_TLF_FIFO_blk[2] | proc_117_input_sync_blk[2] | proc_117_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_117_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_117_reg <= proc_dep_vld_vec_117;
        end
    end
    assign in_chan_dep_vld_vec_117[0] = dep_chan_vld_23_117;
    assign in_chan_dep_data_vec_117[351 : 0] = dep_chan_data_23_117;
    assign token_in_vec_117[0] = token_23_117;
    assign in_chan_dep_vld_vec_117[1] = dep_chan_vld_116_117;
    assign in_chan_dep_data_vec_117[703 : 352] = dep_chan_data_116_117;
    assign token_in_vec_117[1] = token_116_117;
    assign in_chan_dep_vld_vec_117[2] = dep_chan_vld_172_117;
    assign in_chan_dep_data_vec_117[1055 : 704] = dep_chan_data_172_117;
    assign token_in_vec_117[2] = token_172_117;
    assign dep_chan_vld_117_116 = out_chan_dep_vld_vec_117[0];
    assign dep_chan_data_117_116 = out_chan_dep_data_117;
    assign token_117_116 = token_out_vec_117[0];
    assign dep_chan_vld_117_172 = out_chan_dep_vld_vec_117[1];
    assign dep_chan_data_117_172 = out_chan_dep_data_117;
    assign token_117_172 = token_out_vec_117[1];
    assign dep_chan_vld_117_23 = out_chan_dep_vld_vec_117[2];
    assign dep_chan_data_117_23 = out_chan_dep_data_117;
    assign token_117_23 = token_out_vec_117[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 118, 2, 2) top_hls_deadlock_detect_unit_118 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_118),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_118),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_118),
        .token_in_vec(token_in_vec_118),
        .dl_detect_in(dl_detect_out),
        .origin(origin[118]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_118),
        .out_chan_dep_data(out_chan_dep_data_118),
        .token_out_vec(token_out_vec_118),
        .dl_detect_out(dl_in_vec[118]));

    assign proc_118_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_blk_n);
    assign proc_118_data_PIPO_blk[0] = 1'b0;
    assign proc_118_start_FIFO_blk[0] = 1'b0;
    assign proc_118_TLF_FIFO_blk[0] = 1'b0;
    assign proc_118_input_sync_blk[0] = 1'b0;
    assign proc_118_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_118[0] = dl_detect_out ? proc_dep_vld_vec_118_reg[0] : (proc_118_data_FIFO_blk[0] | proc_118_data_PIPO_blk[0] | proc_118_start_FIFO_blk[0] | proc_118_TLF_FIFO_blk[0] | proc_118_input_sync_blk[0] | proc_118_output_sync_blk[0]);
    assign proc_118_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_2_x0_U0.fifo_C_drain_PE_7_2_x0187_blk_n);
    assign proc_118_data_PIPO_blk[1] = 1'b0;
    assign proc_118_start_FIFO_blk[1] = 1'b0;
    assign proc_118_TLF_FIFO_blk[1] = 1'b0;
    assign proc_118_input_sync_blk[1] = 1'b0;
    assign proc_118_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_118[1] = dl_detect_out ? proc_dep_vld_vec_118_reg[1] : (proc_118_data_FIFO_blk[1] | proc_118_data_PIPO_blk[1] | proc_118_start_FIFO_blk[1] | proc_118_TLF_FIFO_blk[1] | proc_118_input_sync_blk[1] | proc_118_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_118_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_118_reg <= proc_dep_vld_vec_118;
        end
    end
    assign in_chan_dep_vld_vec_118[0] = dep_chan_vld_80_118;
    assign in_chan_dep_data_vec_118[351 : 0] = dep_chan_data_80_118;
    assign token_in_vec_118[0] = token_80_118;
    assign in_chan_dep_vld_vec_118[1] = dep_chan_vld_119_118;
    assign in_chan_dep_data_vec_118[703 : 352] = dep_chan_data_119_118;
    assign token_in_vec_118[1] = token_119_118;
    assign dep_chan_vld_118_119 = out_chan_dep_vld_vec_118[0];
    assign dep_chan_data_118_119 = out_chan_dep_data_118;
    assign token_118_119 = token_out_vec_118[0];
    assign dep_chan_vld_118_80 = out_chan_dep_vld_vec_118[1];
    assign dep_chan_data_118_80 = out_chan_dep_data_118;
    assign token_118_80 = token_out_vec_118[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 119, 3, 3) top_hls_deadlock_detect_unit_119 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_119),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_119),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_119),
        .token_in_vec(token_in_vec_119),
        .dl_detect_in(dl_detect_out),
        .origin(origin[119]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_119),
        .out_chan_dep_data(out_chan_dep_data_119),
        .token_out_vec(token_out_vec_119),
        .dl_detect_out(dl_in_vec[119]));

    assign proc_119_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_blk_n);
    assign proc_119_data_PIPO_blk[0] = 1'b0;
    assign proc_119_start_FIFO_blk[0] = 1'b0;
    assign proc_119_TLF_FIFO_blk[0] = 1'b0;
    assign proc_119_input_sync_blk[0] = 1'b0;
    assign proc_119_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_119[0] = dl_detect_out ? proc_dep_vld_vec_119_reg[0] : (proc_119_data_FIFO_blk[0] | proc_119_data_PIPO_blk[0] | proc_119_start_FIFO_blk[0] | proc_119_TLF_FIFO_blk[0] | proc_119_input_sync_blk[0] | proc_119_output_sync_blk[0]);
    assign proc_119_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_blk_n);
    assign proc_119_data_PIPO_blk[1] = 1'b0;
    assign proc_119_start_FIFO_blk[1] = 1'b0;
    assign proc_119_TLF_FIFO_blk[1] = 1'b0;
    assign proc_119_input_sync_blk[1] = 1'b0;
    assign proc_119_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_119[1] = dl_detect_out ? proc_dep_vld_vec_119_reg[1] : (proc_119_data_FIFO_blk[1] | proc_119_data_PIPO_blk[1] | proc_119_start_FIFO_blk[1] | proc_119_TLF_FIFO_blk[1] | proc_119_input_sync_blk[1] | proc_119_output_sync_blk[1]);
    assign proc_119_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_6_x0_U0.fifo_C_drain_PE_6_2_x0186_blk_n);
    assign proc_119_data_PIPO_blk[2] = 1'b0;
    assign proc_119_start_FIFO_blk[2] = 1'b0;
    assign proc_119_TLF_FIFO_blk[2] = 1'b0;
    assign proc_119_input_sync_blk[2] = 1'b0;
    assign proc_119_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_119[2] = dl_detect_out ? proc_dep_vld_vec_119_reg[2] : (proc_119_data_FIFO_blk[2] | proc_119_data_PIPO_blk[2] | proc_119_start_FIFO_blk[2] | proc_119_TLF_FIFO_blk[2] | proc_119_input_sync_blk[2] | proc_119_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_119_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_119_reg <= proc_dep_vld_vec_119;
        end
    end
    assign in_chan_dep_vld_vec_119[0] = dep_chan_vld_72_119;
    assign in_chan_dep_data_vec_119[351 : 0] = dep_chan_data_72_119;
    assign token_in_vec_119[0] = token_72_119;
    assign in_chan_dep_vld_vec_119[1] = dep_chan_vld_118_119;
    assign in_chan_dep_data_vec_119[703 : 352] = dep_chan_data_118_119;
    assign token_in_vec_119[1] = token_118_119;
    assign in_chan_dep_vld_vec_119[2] = dep_chan_vld_120_119;
    assign in_chan_dep_data_vec_119[1055 : 704] = dep_chan_data_120_119;
    assign token_in_vec_119[2] = token_120_119;
    assign dep_chan_vld_119_118 = out_chan_dep_vld_vec_119[0];
    assign dep_chan_data_119_118 = out_chan_dep_data_119;
    assign token_119_118 = token_out_vec_119[0];
    assign dep_chan_vld_119_120 = out_chan_dep_vld_vec_119[1];
    assign dep_chan_data_119_120 = out_chan_dep_data_119;
    assign token_119_120 = token_out_vec_119[1];
    assign dep_chan_vld_119_72 = out_chan_dep_vld_vec_119[2];
    assign dep_chan_data_119_72 = out_chan_dep_data_119;
    assign token_119_72 = token_out_vec_119[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 120, 3, 3) top_hls_deadlock_detect_unit_120 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_120),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_120),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_120),
        .token_in_vec(token_in_vec_120),
        .dl_detect_in(dl_detect_out),
        .origin(origin[120]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_120),
        .out_chan_dep_data(out_chan_dep_data_120),
        .token_out_vec(token_out_vec_120),
        .dl_detect_out(dl_in_vec[120]));

    assign proc_120_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_blk_n);
    assign proc_120_data_PIPO_blk[0] = 1'b0;
    assign proc_120_start_FIFO_blk[0] = 1'b0;
    assign proc_120_TLF_FIFO_blk[0] = 1'b0;
    assign proc_120_input_sync_blk[0] = 1'b0;
    assign proc_120_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_120[0] = dl_detect_out ? proc_dep_vld_vec_120_reg[0] : (proc_120_data_FIFO_blk[0] | proc_120_data_PIPO_blk[0] | proc_120_start_FIFO_blk[0] | proc_120_TLF_FIFO_blk[0] | proc_120_input_sync_blk[0] | proc_120_output_sync_blk[0]);
    assign proc_120_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_blk_n);
    assign proc_120_data_PIPO_blk[1] = 1'b0;
    assign proc_120_start_FIFO_blk[1] = 1'b0;
    assign proc_120_TLF_FIFO_blk[1] = 1'b0;
    assign proc_120_input_sync_blk[1] = 1'b0;
    assign proc_120_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_120[1] = dl_detect_out ? proc_dep_vld_vec_120_reg[1] : (proc_120_data_FIFO_blk[1] | proc_120_data_PIPO_blk[1] | proc_120_start_FIFO_blk[1] | proc_120_TLF_FIFO_blk[1] | proc_120_input_sync_blk[1] | proc_120_output_sync_blk[1]);
    assign proc_120_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_5_x0_U0.fifo_C_drain_PE_5_2_x0185_blk_n);
    assign proc_120_data_PIPO_blk[2] = 1'b0;
    assign proc_120_start_FIFO_blk[2] = 1'b0;
    assign proc_120_TLF_FIFO_blk[2] = 1'b0;
    assign proc_120_input_sync_blk[2] = 1'b0;
    assign proc_120_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_120[2] = dl_detect_out ? proc_dep_vld_vec_120_reg[2] : (proc_120_data_FIFO_blk[2] | proc_120_data_PIPO_blk[2] | proc_120_start_FIFO_blk[2] | proc_120_TLF_FIFO_blk[2] | proc_120_input_sync_blk[2] | proc_120_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_120_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_120_reg <= proc_dep_vld_vec_120;
        end
    end
    assign in_chan_dep_vld_vec_120[0] = dep_chan_vld_64_120;
    assign in_chan_dep_data_vec_120[351 : 0] = dep_chan_data_64_120;
    assign token_in_vec_120[0] = token_64_120;
    assign in_chan_dep_vld_vec_120[1] = dep_chan_vld_119_120;
    assign in_chan_dep_data_vec_120[703 : 352] = dep_chan_data_119_120;
    assign token_in_vec_120[1] = token_119_120;
    assign in_chan_dep_vld_vec_120[2] = dep_chan_vld_121_120;
    assign in_chan_dep_data_vec_120[1055 : 704] = dep_chan_data_121_120;
    assign token_in_vec_120[2] = token_121_120;
    assign dep_chan_vld_120_119 = out_chan_dep_vld_vec_120[0];
    assign dep_chan_data_120_119 = out_chan_dep_data_120;
    assign token_120_119 = token_out_vec_120[0];
    assign dep_chan_vld_120_121 = out_chan_dep_vld_vec_120[1];
    assign dep_chan_data_120_121 = out_chan_dep_data_120;
    assign token_120_121 = token_out_vec_120[1];
    assign dep_chan_vld_120_64 = out_chan_dep_vld_vec_120[2];
    assign dep_chan_data_120_64 = out_chan_dep_data_120;
    assign token_120_64 = token_out_vec_120[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 121, 3, 3) top_hls_deadlock_detect_unit_121 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_121),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_121),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_121),
        .token_in_vec(token_in_vec_121),
        .dl_detect_in(dl_detect_out),
        .origin(origin[121]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_121),
        .out_chan_dep_data(out_chan_dep_data_121),
        .token_out_vec(token_out_vec_121),
        .dl_detect_out(dl_in_vec[121]));

    assign proc_121_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_blk_n);
    assign proc_121_data_PIPO_blk[0] = 1'b0;
    assign proc_121_start_FIFO_blk[0] = 1'b0;
    assign proc_121_TLF_FIFO_blk[0] = 1'b0;
    assign proc_121_input_sync_blk[0] = 1'b0;
    assign proc_121_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_121[0] = dl_detect_out ? proc_dep_vld_vec_121_reg[0] : (proc_121_data_FIFO_blk[0] | proc_121_data_PIPO_blk[0] | proc_121_start_FIFO_blk[0] | proc_121_TLF_FIFO_blk[0] | proc_121_input_sync_blk[0] | proc_121_output_sync_blk[0]);
    assign proc_121_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_blk_n);
    assign proc_121_data_PIPO_blk[1] = 1'b0;
    assign proc_121_start_FIFO_blk[1] = 1'b0;
    assign proc_121_TLF_FIFO_blk[1] = 1'b0;
    assign proc_121_input_sync_blk[1] = 1'b0;
    assign proc_121_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_121[1] = dl_detect_out ? proc_dep_vld_vec_121_reg[1] : (proc_121_data_FIFO_blk[1] | proc_121_data_PIPO_blk[1] | proc_121_start_FIFO_blk[1] | proc_121_TLF_FIFO_blk[1] | proc_121_input_sync_blk[1] | proc_121_output_sync_blk[1]);
    assign proc_121_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_4_x0_U0.fifo_C_drain_PE_4_2_x0184_blk_n);
    assign proc_121_data_PIPO_blk[2] = 1'b0;
    assign proc_121_start_FIFO_blk[2] = 1'b0;
    assign proc_121_TLF_FIFO_blk[2] = 1'b0;
    assign proc_121_input_sync_blk[2] = 1'b0;
    assign proc_121_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_121[2] = dl_detect_out ? proc_dep_vld_vec_121_reg[2] : (proc_121_data_FIFO_blk[2] | proc_121_data_PIPO_blk[2] | proc_121_start_FIFO_blk[2] | proc_121_TLF_FIFO_blk[2] | proc_121_input_sync_blk[2] | proc_121_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_121_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_121_reg <= proc_dep_vld_vec_121;
        end
    end
    assign in_chan_dep_vld_vec_121[0] = dep_chan_vld_56_121;
    assign in_chan_dep_data_vec_121[351 : 0] = dep_chan_data_56_121;
    assign token_in_vec_121[0] = token_56_121;
    assign in_chan_dep_vld_vec_121[1] = dep_chan_vld_120_121;
    assign in_chan_dep_data_vec_121[703 : 352] = dep_chan_data_120_121;
    assign token_in_vec_121[1] = token_120_121;
    assign in_chan_dep_vld_vec_121[2] = dep_chan_vld_122_121;
    assign in_chan_dep_data_vec_121[1055 : 704] = dep_chan_data_122_121;
    assign token_in_vec_121[2] = token_122_121;
    assign dep_chan_vld_121_120 = out_chan_dep_vld_vec_121[0];
    assign dep_chan_data_121_120 = out_chan_dep_data_121;
    assign token_121_120 = token_out_vec_121[0];
    assign dep_chan_vld_121_122 = out_chan_dep_vld_vec_121[1];
    assign dep_chan_data_121_122 = out_chan_dep_data_121;
    assign token_121_122 = token_out_vec_121[1];
    assign dep_chan_vld_121_56 = out_chan_dep_vld_vec_121[2];
    assign dep_chan_data_121_56 = out_chan_dep_data_121;
    assign token_121_56 = token_out_vec_121[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 122, 3, 3) top_hls_deadlock_detect_unit_122 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_122),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_122),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_122),
        .token_in_vec(token_in_vec_122),
        .dl_detect_in(dl_detect_out),
        .origin(origin[122]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_122),
        .out_chan_dep_data(out_chan_dep_data_122),
        .token_out_vec(token_out_vec_122),
        .dl_detect_out(dl_in_vec[122]));

    assign proc_122_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_blk_n);
    assign proc_122_data_PIPO_blk[0] = 1'b0;
    assign proc_122_start_FIFO_blk[0] = 1'b0;
    assign proc_122_TLF_FIFO_blk[0] = 1'b0;
    assign proc_122_input_sync_blk[0] = 1'b0;
    assign proc_122_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_122[0] = dl_detect_out ? proc_dep_vld_vec_122_reg[0] : (proc_122_data_FIFO_blk[0] | proc_122_data_PIPO_blk[0] | proc_122_start_FIFO_blk[0] | proc_122_TLF_FIFO_blk[0] | proc_122_input_sync_blk[0] | proc_122_output_sync_blk[0]);
    assign proc_122_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_blk_n);
    assign proc_122_data_PIPO_blk[1] = 1'b0;
    assign proc_122_start_FIFO_blk[1] = 1'b0;
    assign proc_122_TLF_FIFO_blk[1] = 1'b0;
    assign proc_122_input_sync_blk[1] = 1'b0;
    assign proc_122_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_122[1] = dl_detect_out ? proc_dep_vld_vec_122_reg[1] : (proc_122_data_FIFO_blk[1] | proc_122_data_PIPO_blk[1] | proc_122_start_FIFO_blk[1] | proc_122_TLF_FIFO_blk[1] | proc_122_input_sync_blk[1] | proc_122_output_sync_blk[1]);
    assign proc_122_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_3_x0_U0.fifo_C_drain_PE_3_2_x0183_blk_n);
    assign proc_122_data_PIPO_blk[2] = 1'b0;
    assign proc_122_start_FIFO_blk[2] = 1'b0;
    assign proc_122_TLF_FIFO_blk[2] = 1'b0;
    assign proc_122_input_sync_blk[2] = 1'b0;
    assign proc_122_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_122[2] = dl_detect_out ? proc_dep_vld_vec_122_reg[2] : (proc_122_data_FIFO_blk[2] | proc_122_data_PIPO_blk[2] | proc_122_start_FIFO_blk[2] | proc_122_TLF_FIFO_blk[2] | proc_122_input_sync_blk[2] | proc_122_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_122_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_122_reg <= proc_dep_vld_vec_122;
        end
    end
    assign in_chan_dep_vld_vec_122[0] = dep_chan_vld_48_122;
    assign in_chan_dep_data_vec_122[351 : 0] = dep_chan_data_48_122;
    assign token_in_vec_122[0] = token_48_122;
    assign in_chan_dep_vld_vec_122[1] = dep_chan_vld_121_122;
    assign in_chan_dep_data_vec_122[703 : 352] = dep_chan_data_121_122;
    assign token_in_vec_122[1] = token_121_122;
    assign in_chan_dep_vld_vec_122[2] = dep_chan_vld_123_122;
    assign in_chan_dep_data_vec_122[1055 : 704] = dep_chan_data_123_122;
    assign token_in_vec_122[2] = token_123_122;
    assign dep_chan_vld_122_121 = out_chan_dep_vld_vec_122[0];
    assign dep_chan_data_122_121 = out_chan_dep_data_122;
    assign token_122_121 = token_out_vec_122[0];
    assign dep_chan_vld_122_123 = out_chan_dep_vld_vec_122[1];
    assign dep_chan_data_122_123 = out_chan_dep_data_122;
    assign token_122_123 = token_out_vec_122[1];
    assign dep_chan_vld_122_48 = out_chan_dep_vld_vec_122[2];
    assign dep_chan_data_122_48 = out_chan_dep_data_122;
    assign token_122_48 = token_out_vec_122[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 123, 3, 3) top_hls_deadlock_detect_unit_123 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_123),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_123),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_123),
        .token_in_vec(token_in_vec_123),
        .dl_detect_in(dl_detect_out),
        .origin(origin[123]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_123),
        .out_chan_dep_data(out_chan_dep_data_123),
        .token_out_vec(token_out_vec_123),
        .dl_detect_out(dl_in_vec[123]));

    assign proc_123_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_blk_n);
    assign proc_123_data_PIPO_blk[0] = 1'b0;
    assign proc_123_start_FIFO_blk[0] = 1'b0;
    assign proc_123_TLF_FIFO_blk[0] = 1'b0;
    assign proc_123_input_sync_blk[0] = 1'b0;
    assign proc_123_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_123[0] = dl_detect_out ? proc_dep_vld_vec_123_reg[0] : (proc_123_data_FIFO_blk[0] | proc_123_data_PIPO_blk[0] | proc_123_start_FIFO_blk[0] | proc_123_TLF_FIFO_blk[0] | proc_123_input_sync_blk[0] | proc_123_output_sync_blk[0]);
    assign proc_123_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_blk_n);
    assign proc_123_data_PIPO_blk[1] = 1'b0;
    assign proc_123_start_FIFO_blk[1] = 1'b0;
    assign proc_123_TLF_FIFO_blk[1] = 1'b0;
    assign proc_123_input_sync_blk[1] = 1'b0;
    assign proc_123_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_123[1] = dl_detect_out ? proc_dep_vld_vec_123_reg[1] : (proc_123_data_FIFO_blk[1] | proc_123_data_PIPO_blk[1] | proc_123_start_FIFO_blk[1] | proc_123_TLF_FIFO_blk[1] | proc_123_input_sync_blk[1] | proc_123_output_sync_blk[1]);
    assign proc_123_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_2_x0_U0.fifo_C_drain_PE_2_2_x0182_blk_n);
    assign proc_123_data_PIPO_blk[2] = 1'b0;
    assign proc_123_start_FIFO_blk[2] = 1'b0;
    assign proc_123_TLF_FIFO_blk[2] = 1'b0;
    assign proc_123_input_sync_blk[2] = 1'b0;
    assign proc_123_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_123[2] = dl_detect_out ? proc_dep_vld_vec_123_reg[2] : (proc_123_data_FIFO_blk[2] | proc_123_data_PIPO_blk[2] | proc_123_start_FIFO_blk[2] | proc_123_TLF_FIFO_blk[2] | proc_123_input_sync_blk[2] | proc_123_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_123_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_123_reg <= proc_dep_vld_vec_123;
        end
    end
    assign in_chan_dep_vld_vec_123[0] = dep_chan_vld_40_123;
    assign in_chan_dep_data_vec_123[351 : 0] = dep_chan_data_40_123;
    assign token_in_vec_123[0] = token_40_123;
    assign in_chan_dep_vld_vec_123[1] = dep_chan_vld_122_123;
    assign in_chan_dep_data_vec_123[703 : 352] = dep_chan_data_122_123;
    assign token_in_vec_123[1] = token_122_123;
    assign in_chan_dep_vld_vec_123[2] = dep_chan_vld_124_123;
    assign in_chan_dep_data_vec_123[1055 : 704] = dep_chan_data_124_123;
    assign token_in_vec_123[2] = token_124_123;
    assign dep_chan_vld_123_122 = out_chan_dep_vld_vec_123[0];
    assign dep_chan_data_123_122 = out_chan_dep_data_123;
    assign token_123_122 = token_out_vec_123[0];
    assign dep_chan_vld_123_124 = out_chan_dep_vld_vec_123[1];
    assign dep_chan_data_123_124 = out_chan_dep_data_123;
    assign token_123_124 = token_out_vec_123[1];
    assign dep_chan_vld_123_40 = out_chan_dep_vld_vec_123[2];
    assign dep_chan_data_123_40 = out_chan_dep_data_123;
    assign token_123_40 = token_out_vec_123[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 124, 3, 3) top_hls_deadlock_detect_unit_124 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_124),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_124),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_124),
        .token_in_vec(token_in_vec_124),
        .dl_detect_in(dl_detect_out),
        .origin(origin[124]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_124),
        .out_chan_dep_data(out_chan_dep_data_124),
        .token_out_vec(token_out_vec_124),
        .dl_detect_out(dl_in_vec[124]));

    assign proc_124_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_blk_n);
    assign proc_124_data_PIPO_blk[0] = 1'b0;
    assign proc_124_start_FIFO_blk[0] = 1'b0;
    assign proc_124_TLF_FIFO_blk[0] = 1'b0;
    assign proc_124_input_sync_blk[0] = 1'b0;
    assign proc_124_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_124[0] = dl_detect_out ? proc_dep_vld_vec_124_reg[0] : (proc_124_data_FIFO_blk[0] | proc_124_data_PIPO_blk[0] | proc_124_start_FIFO_blk[0] | proc_124_TLF_FIFO_blk[0] | proc_124_input_sync_blk[0] | proc_124_output_sync_blk[0]);
    assign proc_124_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_blk_n);
    assign proc_124_data_PIPO_blk[1] = 1'b0;
    assign proc_124_start_FIFO_blk[1] = 1'b0;
    assign proc_124_TLF_FIFO_blk[1] = 1'b0;
    assign proc_124_input_sync_blk[1] = 1'b0;
    assign proc_124_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_124[1] = dl_detect_out ? proc_dep_vld_vec_124_reg[1] : (proc_124_data_FIFO_blk[1] | proc_124_data_PIPO_blk[1] | proc_124_start_FIFO_blk[1] | proc_124_TLF_FIFO_blk[1] | proc_124_input_sync_blk[1] | proc_124_output_sync_blk[1]);
    assign proc_124_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_1_x0_U0.fifo_C_drain_PE_1_2_x0181_blk_n);
    assign proc_124_data_PIPO_blk[2] = 1'b0;
    assign proc_124_start_FIFO_blk[2] = 1'b0;
    assign proc_124_TLF_FIFO_blk[2] = 1'b0;
    assign proc_124_input_sync_blk[2] = 1'b0;
    assign proc_124_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_124[2] = dl_detect_out ? proc_dep_vld_vec_124_reg[2] : (proc_124_data_FIFO_blk[2] | proc_124_data_PIPO_blk[2] | proc_124_start_FIFO_blk[2] | proc_124_TLF_FIFO_blk[2] | proc_124_input_sync_blk[2] | proc_124_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_124_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_124_reg <= proc_dep_vld_vec_124;
        end
    end
    assign in_chan_dep_vld_vec_124[0] = dep_chan_vld_32_124;
    assign in_chan_dep_data_vec_124[351 : 0] = dep_chan_data_32_124;
    assign token_in_vec_124[0] = token_32_124;
    assign in_chan_dep_vld_vec_124[1] = dep_chan_vld_123_124;
    assign in_chan_dep_data_vec_124[703 : 352] = dep_chan_data_123_124;
    assign token_in_vec_124[1] = token_123_124;
    assign in_chan_dep_vld_vec_124[2] = dep_chan_vld_125_124;
    assign in_chan_dep_data_vec_124[1055 : 704] = dep_chan_data_125_124;
    assign token_in_vec_124[2] = token_125_124;
    assign dep_chan_vld_124_123 = out_chan_dep_vld_vec_124[0];
    assign dep_chan_data_124_123 = out_chan_dep_data_124;
    assign token_124_123 = token_out_vec_124[0];
    assign dep_chan_vld_124_125 = out_chan_dep_vld_vec_124[1];
    assign dep_chan_data_124_125 = out_chan_dep_data_124;
    assign token_124_125 = token_out_vec_124[1];
    assign dep_chan_vld_124_32 = out_chan_dep_vld_vec_124[2];
    assign dep_chan_data_124_32 = out_chan_dep_data_124;
    assign token_124_32 = token_out_vec_124[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 125, 3, 3) top_hls_deadlock_detect_unit_125 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_125),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_125),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_125),
        .token_in_vec(token_in_vec_125),
        .dl_detect_in(dl_detect_out),
        .origin(origin[125]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_125),
        .out_chan_dep_data(out_chan_dep_data_125),
        .token_out_vec(token_out_vec_125),
        .dl_detect_out(dl_in_vec[125]));

    assign proc_125_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_blk_n);
    assign proc_125_data_PIPO_blk[0] = 1'b0;
    assign proc_125_start_FIFO_blk[0] = 1'b0;
    assign proc_125_TLF_FIFO_blk[0] = 1'b0;
    assign proc_125_input_sync_blk[0] = 1'b0;
    assign proc_125_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_125[0] = dl_detect_out ? proc_dep_vld_vec_125_reg[0] : (proc_125_data_FIFO_blk[0] | proc_125_data_PIPO_blk[0] | proc_125_start_FIFO_blk[0] | proc_125_TLF_FIFO_blk[0] | proc_125_input_sync_blk[0] | proc_125_output_sync_blk[0]);
    assign proc_125_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_blk_n);
    assign proc_125_data_PIPO_blk[1] = 1'b0;
    assign proc_125_start_FIFO_blk[1] = 1'b0;
    assign proc_125_TLF_FIFO_blk[1] = 1'b0;
    assign proc_125_input_sync_blk[1] = 1'b0;
    assign proc_125_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_125[1] = dl_detect_out ? proc_dep_vld_vec_125_reg[1] : (proc_125_data_FIFO_blk[1] | proc_125_data_PIPO_blk[1] | proc_125_start_FIFO_blk[1] | proc_125_TLF_FIFO_blk[1] | proc_125_input_sync_blk[1] | proc_125_output_sync_blk[1]);
    assign proc_125_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_2_0_x0_U0.fifo_C_drain_PE_0_2_x0180_blk_n);
    assign proc_125_data_PIPO_blk[2] = 1'b0;
    assign proc_125_start_FIFO_blk[2] = 1'b0;
    assign proc_125_TLF_FIFO_blk[2] = 1'b0;
    assign proc_125_input_sync_blk[2] = 1'b0;
    assign proc_125_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_125[2] = dl_detect_out ? proc_dep_vld_vec_125_reg[2] : (proc_125_data_FIFO_blk[2] | proc_125_data_PIPO_blk[2] | proc_125_start_FIFO_blk[2] | proc_125_TLF_FIFO_blk[2] | proc_125_input_sync_blk[2] | proc_125_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_125_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_125_reg <= proc_dep_vld_vec_125;
        end
    end
    assign in_chan_dep_vld_vec_125[0] = dep_chan_vld_24_125;
    assign in_chan_dep_data_vec_125[351 : 0] = dep_chan_data_24_125;
    assign token_in_vec_125[0] = token_24_125;
    assign in_chan_dep_vld_vec_125[1] = dep_chan_vld_124_125;
    assign in_chan_dep_data_vec_125[703 : 352] = dep_chan_data_124_125;
    assign token_in_vec_125[1] = token_124_125;
    assign in_chan_dep_vld_vec_125[2] = dep_chan_vld_171_125;
    assign in_chan_dep_data_vec_125[1055 : 704] = dep_chan_data_171_125;
    assign token_in_vec_125[2] = token_171_125;
    assign dep_chan_vld_125_124 = out_chan_dep_vld_vec_125[0];
    assign dep_chan_data_125_124 = out_chan_dep_data_125;
    assign token_125_124 = token_out_vec_125[0];
    assign dep_chan_vld_125_171 = out_chan_dep_vld_vec_125[1];
    assign dep_chan_data_125_171 = out_chan_dep_data_125;
    assign token_125_171 = token_out_vec_125[1];
    assign dep_chan_vld_125_24 = out_chan_dep_vld_vec_125[2];
    assign dep_chan_data_125_24 = out_chan_dep_data_125;
    assign token_125_24 = token_out_vec_125[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 126, 2, 2) top_hls_deadlock_detect_unit_126 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_126),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_126),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_126),
        .token_in_vec(token_in_vec_126),
        .dl_detect_in(dl_detect_out),
        .origin(origin[126]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_126),
        .out_chan_dep_data(out_chan_dep_data_126),
        .token_out_vec(token_out_vec_126),
        .dl_detect_out(dl_in_vec[126]));

    assign proc_126_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_blk_n);
    assign proc_126_data_PIPO_blk[0] = 1'b0;
    assign proc_126_start_FIFO_blk[0] = 1'b0;
    assign proc_126_TLF_FIFO_blk[0] = 1'b0;
    assign proc_126_input_sync_blk[0] = 1'b0;
    assign proc_126_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_126[0] = dl_detect_out ? proc_dep_vld_vec_126_reg[0] : (proc_126_data_FIFO_blk[0] | proc_126_data_PIPO_blk[0] | proc_126_start_FIFO_blk[0] | proc_126_TLF_FIFO_blk[0] | proc_126_input_sync_blk[0] | proc_126_output_sync_blk[0]);
    assign proc_126_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_3_x0_U0.fifo_C_drain_PE_7_3_x0195_blk_n);
    assign proc_126_data_PIPO_blk[1] = 1'b0;
    assign proc_126_start_FIFO_blk[1] = 1'b0;
    assign proc_126_TLF_FIFO_blk[1] = 1'b0;
    assign proc_126_input_sync_blk[1] = 1'b0;
    assign proc_126_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_126[1] = dl_detect_out ? proc_dep_vld_vec_126_reg[1] : (proc_126_data_FIFO_blk[1] | proc_126_data_PIPO_blk[1] | proc_126_start_FIFO_blk[1] | proc_126_TLF_FIFO_blk[1] | proc_126_input_sync_blk[1] | proc_126_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_126_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_126_reg <= proc_dep_vld_vec_126;
        end
    end
    assign in_chan_dep_vld_vec_126[0] = dep_chan_vld_81_126;
    assign in_chan_dep_data_vec_126[351 : 0] = dep_chan_data_81_126;
    assign token_in_vec_126[0] = token_81_126;
    assign in_chan_dep_vld_vec_126[1] = dep_chan_vld_127_126;
    assign in_chan_dep_data_vec_126[703 : 352] = dep_chan_data_127_126;
    assign token_in_vec_126[1] = token_127_126;
    assign dep_chan_vld_126_127 = out_chan_dep_vld_vec_126[0];
    assign dep_chan_data_126_127 = out_chan_dep_data_126;
    assign token_126_127 = token_out_vec_126[0];
    assign dep_chan_vld_126_81 = out_chan_dep_vld_vec_126[1];
    assign dep_chan_data_126_81 = out_chan_dep_data_126;
    assign token_126_81 = token_out_vec_126[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 127, 3, 3) top_hls_deadlock_detect_unit_127 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_127),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_127),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_127),
        .token_in_vec(token_in_vec_127),
        .dl_detect_in(dl_detect_out),
        .origin(origin[127]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_127),
        .out_chan_dep_data(out_chan_dep_data_127),
        .token_out_vec(token_out_vec_127),
        .dl_detect_out(dl_in_vec[127]));

    assign proc_127_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_blk_n);
    assign proc_127_data_PIPO_blk[0] = 1'b0;
    assign proc_127_start_FIFO_blk[0] = 1'b0;
    assign proc_127_TLF_FIFO_blk[0] = 1'b0;
    assign proc_127_input_sync_blk[0] = 1'b0;
    assign proc_127_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_127[0] = dl_detect_out ? proc_dep_vld_vec_127_reg[0] : (proc_127_data_FIFO_blk[0] | proc_127_data_PIPO_blk[0] | proc_127_start_FIFO_blk[0] | proc_127_TLF_FIFO_blk[0] | proc_127_input_sync_blk[0] | proc_127_output_sync_blk[0]);
    assign proc_127_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_blk_n);
    assign proc_127_data_PIPO_blk[1] = 1'b0;
    assign proc_127_start_FIFO_blk[1] = 1'b0;
    assign proc_127_TLF_FIFO_blk[1] = 1'b0;
    assign proc_127_input_sync_blk[1] = 1'b0;
    assign proc_127_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_127[1] = dl_detect_out ? proc_dep_vld_vec_127_reg[1] : (proc_127_data_FIFO_blk[1] | proc_127_data_PIPO_blk[1] | proc_127_start_FIFO_blk[1] | proc_127_TLF_FIFO_blk[1] | proc_127_input_sync_blk[1] | proc_127_output_sync_blk[1]);
    assign proc_127_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_6_x0_U0.fifo_C_drain_PE_6_3_x0194_blk_n);
    assign proc_127_data_PIPO_blk[2] = 1'b0;
    assign proc_127_start_FIFO_blk[2] = 1'b0;
    assign proc_127_TLF_FIFO_blk[2] = 1'b0;
    assign proc_127_input_sync_blk[2] = 1'b0;
    assign proc_127_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_127[2] = dl_detect_out ? proc_dep_vld_vec_127_reg[2] : (proc_127_data_FIFO_blk[2] | proc_127_data_PIPO_blk[2] | proc_127_start_FIFO_blk[2] | proc_127_TLF_FIFO_blk[2] | proc_127_input_sync_blk[2] | proc_127_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_127_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_127_reg <= proc_dep_vld_vec_127;
        end
    end
    assign in_chan_dep_vld_vec_127[0] = dep_chan_vld_73_127;
    assign in_chan_dep_data_vec_127[351 : 0] = dep_chan_data_73_127;
    assign token_in_vec_127[0] = token_73_127;
    assign in_chan_dep_vld_vec_127[1] = dep_chan_vld_126_127;
    assign in_chan_dep_data_vec_127[703 : 352] = dep_chan_data_126_127;
    assign token_in_vec_127[1] = token_126_127;
    assign in_chan_dep_vld_vec_127[2] = dep_chan_vld_128_127;
    assign in_chan_dep_data_vec_127[1055 : 704] = dep_chan_data_128_127;
    assign token_in_vec_127[2] = token_128_127;
    assign dep_chan_vld_127_126 = out_chan_dep_vld_vec_127[0];
    assign dep_chan_data_127_126 = out_chan_dep_data_127;
    assign token_127_126 = token_out_vec_127[0];
    assign dep_chan_vld_127_128 = out_chan_dep_vld_vec_127[1];
    assign dep_chan_data_127_128 = out_chan_dep_data_127;
    assign token_127_128 = token_out_vec_127[1];
    assign dep_chan_vld_127_73 = out_chan_dep_vld_vec_127[2];
    assign dep_chan_data_127_73 = out_chan_dep_data_127;
    assign token_127_73 = token_out_vec_127[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 128, 3, 3) top_hls_deadlock_detect_unit_128 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_128),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_128),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_128),
        .token_in_vec(token_in_vec_128),
        .dl_detect_in(dl_detect_out),
        .origin(origin[128]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_128),
        .out_chan_dep_data(out_chan_dep_data_128),
        .token_out_vec(token_out_vec_128),
        .dl_detect_out(dl_in_vec[128]));

    assign proc_128_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_blk_n);
    assign proc_128_data_PIPO_blk[0] = 1'b0;
    assign proc_128_start_FIFO_blk[0] = 1'b0;
    assign proc_128_TLF_FIFO_blk[0] = 1'b0;
    assign proc_128_input_sync_blk[0] = 1'b0;
    assign proc_128_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_128[0] = dl_detect_out ? proc_dep_vld_vec_128_reg[0] : (proc_128_data_FIFO_blk[0] | proc_128_data_PIPO_blk[0] | proc_128_start_FIFO_blk[0] | proc_128_TLF_FIFO_blk[0] | proc_128_input_sync_blk[0] | proc_128_output_sync_blk[0]);
    assign proc_128_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_blk_n);
    assign proc_128_data_PIPO_blk[1] = 1'b0;
    assign proc_128_start_FIFO_blk[1] = 1'b0;
    assign proc_128_TLF_FIFO_blk[1] = 1'b0;
    assign proc_128_input_sync_blk[1] = 1'b0;
    assign proc_128_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_128[1] = dl_detect_out ? proc_dep_vld_vec_128_reg[1] : (proc_128_data_FIFO_blk[1] | proc_128_data_PIPO_blk[1] | proc_128_start_FIFO_blk[1] | proc_128_TLF_FIFO_blk[1] | proc_128_input_sync_blk[1] | proc_128_output_sync_blk[1]);
    assign proc_128_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_5_x0_U0.fifo_C_drain_PE_5_3_x0193_blk_n);
    assign proc_128_data_PIPO_blk[2] = 1'b0;
    assign proc_128_start_FIFO_blk[2] = 1'b0;
    assign proc_128_TLF_FIFO_blk[2] = 1'b0;
    assign proc_128_input_sync_blk[2] = 1'b0;
    assign proc_128_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_128[2] = dl_detect_out ? proc_dep_vld_vec_128_reg[2] : (proc_128_data_FIFO_blk[2] | proc_128_data_PIPO_blk[2] | proc_128_start_FIFO_blk[2] | proc_128_TLF_FIFO_blk[2] | proc_128_input_sync_blk[2] | proc_128_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_128_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_128_reg <= proc_dep_vld_vec_128;
        end
    end
    assign in_chan_dep_vld_vec_128[0] = dep_chan_vld_65_128;
    assign in_chan_dep_data_vec_128[351 : 0] = dep_chan_data_65_128;
    assign token_in_vec_128[0] = token_65_128;
    assign in_chan_dep_vld_vec_128[1] = dep_chan_vld_127_128;
    assign in_chan_dep_data_vec_128[703 : 352] = dep_chan_data_127_128;
    assign token_in_vec_128[1] = token_127_128;
    assign in_chan_dep_vld_vec_128[2] = dep_chan_vld_129_128;
    assign in_chan_dep_data_vec_128[1055 : 704] = dep_chan_data_129_128;
    assign token_in_vec_128[2] = token_129_128;
    assign dep_chan_vld_128_127 = out_chan_dep_vld_vec_128[0];
    assign dep_chan_data_128_127 = out_chan_dep_data_128;
    assign token_128_127 = token_out_vec_128[0];
    assign dep_chan_vld_128_129 = out_chan_dep_vld_vec_128[1];
    assign dep_chan_data_128_129 = out_chan_dep_data_128;
    assign token_128_129 = token_out_vec_128[1];
    assign dep_chan_vld_128_65 = out_chan_dep_vld_vec_128[2];
    assign dep_chan_data_128_65 = out_chan_dep_data_128;
    assign token_128_65 = token_out_vec_128[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 129, 3, 3) top_hls_deadlock_detect_unit_129 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_129),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_129),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_129),
        .token_in_vec(token_in_vec_129),
        .dl_detect_in(dl_detect_out),
        .origin(origin[129]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_129),
        .out_chan_dep_data(out_chan_dep_data_129),
        .token_out_vec(token_out_vec_129),
        .dl_detect_out(dl_in_vec[129]));

    assign proc_129_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_blk_n);
    assign proc_129_data_PIPO_blk[0] = 1'b0;
    assign proc_129_start_FIFO_blk[0] = 1'b0;
    assign proc_129_TLF_FIFO_blk[0] = 1'b0;
    assign proc_129_input_sync_blk[0] = 1'b0;
    assign proc_129_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_129[0] = dl_detect_out ? proc_dep_vld_vec_129_reg[0] : (proc_129_data_FIFO_blk[0] | proc_129_data_PIPO_blk[0] | proc_129_start_FIFO_blk[0] | proc_129_TLF_FIFO_blk[0] | proc_129_input_sync_blk[0] | proc_129_output_sync_blk[0]);
    assign proc_129_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_blk_n);
    assign proc_129_data_PIPO_blk[1] = 1'b0;
    assign proc_129_start_FIFO_blk[1] = 1'b0;
    assign proc_129_TLF_FIFO_blk[1] = 1'b0;
    assign proc_129_input_sync_blk[1] = 1'b0;
    assign proc_129_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_129[1] = dl_detect_out ? proc_dep_vld_vec_129_reg[1] : (proc_129_data_FIFO_blk[1] | proc_129_data_PIPO_blk[1] | proc_129_start_FIFO_blk[1] | proc_129_TLF_FIFO_blk[1] | proc_129_input_sync_blk[1] | proc_129_output_sync_blk[1]);
    assign proc_129_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_4_x0_U0.fifo_C_drain_PE_4_3_x0192_blk_n);
    assign proc_129_data_PIPO_blk[2] = 1'b0;
    assign proc_129_start_FIFO_blk[2] = 1'b0;
    assign proc_129_TLF_FIFO_blk[2] = 1'b0;
    assign proc_129_input_sync_blk[2] = 1'b0;
    assign proc_129_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_129[2] = dl_detect_out ? proc_dep_vld_vec_129_reg[2] : (proc_129_data_FIFO_blk[2] | proc_129_data_PIPO_blk[2] | proc_129_start_FIFO_blk[2] | proc_129_TLF_FIFO_blk[2] | proc_129_input_sync_blk[2] | proc_129_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_129_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_129_reg <= proc_dep_vld_vec_129;
        end
    end
    assign in_chan_dep_vld_vec_129[0] = dep_chan_vld_57_129;
    assign in_chan_dep_data_vec_129[351 : 0] = dep_chan_data_57_129;
    assign token_in_vec_129[0] = token_57_129;
    assign in_chan_dep_vld_vec_129[1] = dep_chan_vld_128_129;
    assign in_chan_dep_data_vec_129[703 : 352] = dep_chan_data_128_129;
    assign token_in_vec_129[1] = token_128_129;
    assign in_chan_dep_vld_vec_129[2] = dep_chan_vld_130_129;
    assign in_chan_dep_data_vec_129[1055 : 704] = dep_chan_data_130_129;
    assign token_in_vec_129[2] = token_130_129;
    assign dep_chan_vld_129_128 = out_chan_dep_vld_vec_129[0];
    assign dep_chan_data_129_128 = out_chan_dep_data_129;
    assign token_129_128 = token_out_vec_129[0];
    assign dep_chan_vld_129_130 = out_chan_dep_vld_vec_129[1];
    assign dep_chan_data_129_130 = out_chan_dep_data_129;
    assign token_129_130 = token_out_vec_129[1];
    assign dep_chan_vld_129_57 = out_chan_dep_vld_vec_129[2];
    assign dep_chan_data_129_57 = out_chan_dep_data_129;
    assign token_129_57 = token_out_vec_129[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 130, 3, 3) top_hls_deadlock_detect_unit_130 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_130),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_130),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_130),
        .token_in_vec(token_in_vec_130),
        .dl_detect_in(dl_detect_out),
        .origin(origin[130]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_130),
        .out_chan_dep_data(out_chan_dep_data_130),
        .token_out_vec(token_out_vec_130),
        .dl_detect_out(dl_in_vec[130]));

    assign proc_130_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_blk_n);
    assign proc_130_data_PIPO_blk[0] = 1'b0;
    assign proc_130_start_FIFO_blk[0] = 1'b0;
    assign proc_130_TLF_FIFO_blk[0] = 1'b0;
    assign proc_130_input_sync_blk[0] = 1'b0;
    assign proc_130_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_130[0] = dl_detect_out ? proc_dep_vld_vec_130_reg[0] : (proc_130_data_FIFO_blk[0] | proc_130_data_PIPO_blk[0] | proc_130_start_FIFO_blk[0] | proc_130_TLF_FIFO_blk[0] | proc_130_input_sync_blk[0] | proc_130_output_sync_blk[0]);
    assign proc_130_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_blk_n);
    assign proc_130_data_PIPO_blk[1] = 1'b0;
    assign proc_130_start_FIFO_blk[1] = 1'b0;
    assign proc_130_TLF_FIFO_blk[1] = 1'b0;
    assign proc_130_input_sync_blk[1] = 1'b0;
    assign proc_130_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_130[1] = dl_detect_out ? proc_dep_vld_vec_130_reg[1] : (proc_130_data_FIFO_blk[1] | proc_130_data_PIPO_blk[1] | proc_130_start_FIFO_blk[1] | proc_130_TLF_FIFO_blk[1] | proc_130_input_sync_blk[1] | proc_130_output_sync_blk[1]);
    assign proc_130_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_3_x0_U0.fifo_C_drain_PE_3_3_x0191_blk_n);
    assign proc_130_data_PIPO_blk[2] = 1'b0;
    assign proc_130_start_FIFO_blk[2] = 1'b0;
    assign proc_130_TLF_FIFO_blk[2] = 1'b0;
    assign proc_130_input_sync_blk[2] = 1'b0;
    assign proc_130_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_130[2] = dl_detect_out ? proc_dep_vld_vec_130_reg[2] : (proc_130_data_FIFO_blk[2] | proc_130_data_PIPO_blk[2] | proc_130_start_FIFO_blk[2] | proc_130_TLF_FIFO_blk[2] | proc_130_input_sync_blk[2] | proc_130_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_130_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_130_reg <= proc_dep_vld_vec_130;
        end
    end
    assign in_chan_dep_vld_vec_130[0] = dep_chan_vld_49_130;
    assign in_chan_dep_data_vec_130[351 : 0] = dep_chan_data_49_130;
    assign token_in_vec_130[0] = token_49_130;
    assign in_chan_dep_vld_vec_130[1] = dep_chan_vld_129_130;
    assign in_chan_dep_data_vec_130[703 : 352] = dep_chan_data_129_130;
    assign token_in_vec_130[1] = token_129_130;
    assign in_chan_dep_vld_vec_130[2] = dep_chan_vld_131_130;
    assign in_chan_dep_data_vec_130[1055 : 704] = dep_chan_data_131_130;
    assign token_in_vec_130[2] = token_131_130;
    assign dep_chan_vld_130_129 = out_chan_dep_vld_vec_130[0];
    assign dep_chan_data_130_129 = out_chan_dep_data_130;
    assign token_130_129 = token_out_vec_130[0];
    assign dep_chan_vld_130_131 = out_chan_dep_vld_vec_130[1];
    assign dep_chan_data_130_131 = out_chan_dep_data_130;
    assign token_130_131 = token_out_vec_130[1];
    assign dep_chan_vld_130_49 = out_chan_dep_vld_vec_130[2];
    assign dep_chan_data_130_49 = out_chan_dep_data_130;
    assign token_130_49 = token_out_vec_130[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 131, 3, 3) top_hls_deadlock_detect_unit_131 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_131),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_131),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_131),
        .token_in_vec(token_in_vec_131),
        .dl_detect_in(dl_detect_out),
        .origin(origin[131]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_131),
        .out_chan_dep_data(out_chan_dep_data_131),
        .token_out_vec(token_out_vec_131),
        .dl_detect_out(dl_in_vec[131]));

    assign proc_131_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_blk_n);
    assign proc_131_data_PIPO_blk[0] = 1'b0;
    assign proc_131_start_FIFO_blk[0] = 1'b0;
    assign proc_131_TLF_FIFO_blk[0] = 1'b0;
    assign proc_131_input_sync_blk[0] = 1'b0;
    assign proc_131_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_131[0] = dl_detect_out ? proc_dep_vld_vec_131_reg[0] : (proc_131_data_FIFO_blk[0] | proc_131_data_PIPO_blk[0] | proc_131_start_FIFO_blk[0] | proc_131_TLF_FIFO_blk[0] | proc_131_input_sync_blk[0] | proc_131_output_sync_blk[0]);
    assign proc_131_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_blk_n);
    assign proc_131_data_PIPO_blk[1] = 1'b0;
    assign proc_131_start_FIFO_blk[1] = 1'b0;
    assign proc_131_TLF_FIFO_blk[1] = 1'b0;
    assign proc_131_input_sync_blk[1] = 1'b0;
    assign proc_131_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_131[1] = dl_detect_out ? proc_dep_vld_vec_131_reg[1] : (proc_131_data_FIFO_blk[1] | proc_131_data_PIPO_blk[1] | proc_131_start_FIFO_blk[1] | proc_131_TLF_FIFO_blk[1] | proc_131_input_sync_blk[1] | proc_131_output_sync_blk[1]);
    assign proc_131_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_2_x0_U0.fifo_C_drain_PE_2_3_x0190_blk_n);
    assign proc_131_data_PIPO_blk[2] = 1'b0;
    assign proc_131_start_FIFO_blk[2] = 1'b0;
    assign proc_131_TLF_FIFO_blk[2] = 1'b0;
    assign proc_131_input_sync_blk[2] = 1'b0;
    assign proc_131_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_131[2] = dl_detect_out ? proc_dep_vld_vec_131_reg[2] : (proc_131_data_FIFO_blk[2] | proc_131_data_PIPO_blk[2] | proc_131_start_FIFO_blk[2] | proc_131_TLF_FIFO_blk[2] | proc_131_input_sync_blk[2] | proc_131_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_131_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_131_reg <= proc_dep_vld_vec_131;
        end
    end
    assign in_chan_dep_vld_vec_131[0] = dep_chan_vld_41_131;
    assign in_chan_dep_data_vec_131[351 : 0] = dep_chan_data_41_131;
    assign token_in_vec_131[0] = token_41_131;
    assign in_chan_dep_vld_vec_131[1] = dep_chan_vld_130_131;
    assign in_chan_dep_data_vec_131[703 : 352] = dep_chan_data_130_131;
    assign token_in_vec_131[1] = token_130_131;
    assign in_chan_dep_vld_vec_131[2] = dep_chan_vld_132_131;
    assign in_chan_dep_data_vec_131[1055 : 704] = dep_chan_data_132_131;
    assign token_in_vec_131[2] = token_132_131;
    assign dep_chan_vld_131_130 = out_chan_dep_vld_vec_131[0];
    assign dep_chan_data_131_130 = out_chan_dep_data_131;
    assign token_131_130 = token_out_vec_131[0];
    assign dep_chan_vld_131_132 = out_chan_dep_vld_vec_131[1];
    assign dep_chan_data_131_132 = out_chan_dep_data_131;
    assign token_131_132 = token_out_vec_131[1];
    assign dep_chan_vld_131_41 = out_chan_dep_vld_vec_131[2];
    assign dep_chan_data_131_41 = out_chan_dep_data_131;
    assign token_131_41 = token_out_vec_131[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 132, 3, 3) top_hls_deadlock_detect_unit_132 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_132),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_132),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_132),
        .token_in_vec(token_in_vec_132),
        .dl_detect_in(dl_detect_out),
        .origin(origin[132]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_132),
        .out_chan_dep_data(out_chan_dep_data_132),
        .token_out_vec(token_out_vec_132),
        .dl_detect_out(dl_in_vec[132]));

    assign proc_132_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_blk_n);
    assign proc_132_data_PIPO_blk[0] = 1'b0;
    assign proc_132_start_FIFO_blk[0] = 1'b0;
    assign proc_132_TLF_FIFO_blk[0] = 1'b0;
    assign proc_132_input_sync_blk[0] = 1'b0;
    assign proc_132_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_132[0] = dl_detect_out ? proc_dep_vld_vec_132_reg[0] : (proc_132_data_FIFO_blk[0] | proc_132_data_PIPO_blk[0] | proc_132_start_FIFO_blk[0] | proc_132_TLF_FIFO_blk[0] | proc_132_input_sync_blk[0] | proc_132_output_sync_blk[0]);
    assign proc_132_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_blk_n);
    assign proc_132_data_PIPO_blk[1] = 1'b0;
    assign proc_132_start_FIFO_blk[1] = 1'b0;
    assign proc_132_TLF_FIFO_blk[1] = 1'b0;
    assign proc_132_input_sync_blk[1] = 1'b0;
    assign proc_132_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_132[1] = dl_detect_out ? proc_dep_vld_vec_132_reg[1] : (proc_132_data_FIFO_blk[1] | proc_132_data_PIPO_blk[1] | proc_132_start_FIFO_blk[1] | proc_132_TLF_FIFO_blk[1] | proc_132_input_sync_blk[1] | proc_132_output_sync_blk[1]);
    assign proc_132_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_1_x0_U0.fifo_C_drain_PE_1_3_x0189_blk_n);
    assign proc_132_data_PIPO_blk[2] = 1'b0;
    assign proc_132_start_FIFO_blk[2] = 1'b0;
    assign proc_132_TLF_FIFO_blk[2] = 1'b0;
    assign proc_132_input_sync_blk[2] = 1'b0;
    assign proc_132_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_132[2] = dl_detect_out ? proc_dep_vld_vec_132_reg[2] : (proc_132_data_FIFO_blk[2] | proc_132_data_PIPO_blk[2] | proc_132_start_FIFO_blk[2] | proc_132_TLF_FIFO_blk[2] | proc_132_input_sync_blk[2] | proc_132_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_132_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_132_reg <= proc_dep_vld_vec_132;
        end
    end
    assign in_chan_dep_vld_vec_132[0] = dep_chan_vld_33_132;
    assign in_chan_dep_data_vec_132[351 : 0] = dep_chan_data_33_132;
    assign token_in_vec_132[0] = token_33_132;
    assign in_chan_dep_vld_vec_132[1] = dep_chan_vld_131_132;
    assign in_chan_dep_data_vec_132[703 : 352] = dep_chan_data_131_132;
    assign token_in_vec_132[1] = token_131_132;
    assign in_chan_dep_vld_vec_132[2] = dep_chan_vld_133_132;
    assign in_chan_dep_data_vec_132[1055 : 704] = dep_chan_data_133_132;
    assign token_in_vec_132[2] = token_133_132;
    assign dep_chan_vld_132_131 = out_chan_dep_vld_vec_132[0];
    assign dep_chan_data_132_131 = out_chan_dep_data_132;
    assign token_132_131 = token_out_vec_132[0];
    assign dep_chan_vld_132_133 = out_chan_dep_vld_vec_132[1];
    assign dep_chan_data_132_133 = out_chan_dep_data_132;
    assign token_132_133 = token_out_vec_132[1];
    assign dep_chan_vld_132_33 = out_chan_dep_vld_vec_132[2];
    assign dep_chan_data_132_33 = out_chan_dep_data_132;
    assign token_132_33 = token_out_vec_132[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 133, 3, 3) top_hls_deadlock_detect_unit_133 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_133),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_133),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_133),
        .token_in_vec(token_in_vec_133),
        .dl_detect_in(dl_detect_out),
        .origin(origin[133]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_133),
        .out_chan_dep_data(out_chan_dep_data_133),
        .token_out_vec(token_out_vec_133),
        .dl_detect_out(dl_in_vec[133]));

    assign proc_133_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_blk_n);
    assign proc_133_data_PIPO_blk[0] = 1'b0;
    assign proc_133_start_FIFO_blk[0] = 1'b0;
    assign proc_133_TLF_FIFO_blk[0] = 1'b0;
    assign proc_133_input_sync_blk[0] = 1'b0;
    assign proc_133_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_133[0] = dl_detect_out ? proc_dep_vld_vec_133_reg[0] : (proc_133_data_FIFO_blk[0] | proc_133_data_PIPO_blk[0] | proc_133_start_FIFO_blk[0] | proc_133_TLF_FIFO_blk[0] | proc_133_input_sync_blk[0] | proc_133_output_sync_blk[0]);
    assign proc_133_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_blk_n);
    assign proc_133_data_PIPO_blk[1] = 1'b0;
    assign proc_133_start_FIFO_blk[1] = 1'b0;
    assign proc_133_TLF_FIFO_blk[1] = 1'b0;
    assign proc_133_input_sync_blk[1] = 1'b0;
    assign proc_133_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_133[1] = dl_detect_out ? proc_dep_vld_vec_133_reg[1] : (proc_133_data_FIFO_blk[1] | proc_133_data_PIPO_blk[1] | proc_133_start_FIFO_blk[1] | proc_133_TLF_FIFO_blk[1] | proc_133_input_sync_blk[1] | proc_133_output_sync_blk[1]);
    assign proc_133_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_3_0_x0_U0.fifo_C_drain_PE_0_3_x0188_blk_n);
    assign proc_133_data_PIPO_blk[2] = 1'b0;
    assign proc_133_start_FIFO_blk[2] = 1'b0;
    assign proc_133_TLF_FIFO_blk[2] = 1'b0;
    assign proc_133_input_sync_blk[2] = 1'b0;
    assign proc_133_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_133[2] = dl_detect_out ? proc_dep_vld_vec_133_reg[2] : (proc_133_data_FIFO_blk[2] | proc_133_data_PIPO_blk[2] | proc_133_start_FIFO_blk[2] | proc_133_TLF_FIFO_blk[2] | proc_133_input_sync_blk[2] | proc_133_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_133_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_133_reg <= proc_dep_vld_vec_133;
        end
    end
    assign in_chan_dep_vld_vec_133[0] = dep_chan_vld_25_133;
    assign in_chan_dep_data_vec_133[351 : 0] = dep_chan_data_25_133;
    assign token_in_vec_133[0] = token_25_133;
    assign in_chan_dep_vld_vec_133[1] = dep_chan_vld_132_133;
    assign in_chan_dep_data_vec_133[703 : 352] = dep_chan_data_132_133;
    assign token_in_vec_133[1] = token_132_133;
    assign in_chan_dep_vld_vec_133[2] = dep_chan_vld_170_133;
    assign in_chan_dep_data_vec_133[1055 : 704] = dep_chan_data_170_133;
    assign token_in_vec_133[2] = token_170_133;
    assign dep_chan_vld_133_132 = out_chan_dep_vld_vec_133[0];
    assign dep_chan_data_133_132 = out_chan_dep_data_133;
    assign token_133_132 = token_out_vec_133[0];
    assign dep_chan_vld_133_170 = out_chan_dep_vld_vec_133[1];
    assign dep_chan_data_133_170 = out_chan_dep_data_133;
    assign token_133_170 = token_out_vec_133[1];
    assign dep_chan_vld_133_25 = out_chan_dep_vld_vec_133[2];
    assign dep_chan_data_133_25 = out_chan_dep_data_133;
    assign token_133_25 = token_out_vec_133[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 134, 2, 2) top_hls_deadlock_detect_unit_134 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_134),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_134),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_134),
        .token_in_vec(token_in_vec_134),
        .dl_detect_in(dl_detect_out),
        .origin(origin[134]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_134),
        .out_chan_dep_data(out_chan_dep_data_134),
        .token_out_vec(token_out_vec_134),
        .dl_detect_out(dl_in_vec[134]));

    assign proc_134_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_blk_n);
    assign proc_134_data_PIPO_blk[0] = 1'b0;
    assign proc_134_start_FIFO_blk[0] = 1'b0;
    assign proc_134_TLF_FIFO_blk[0] = 1'b0;
    assign proc_134_input_sync_blk[0] = 1'b0;
    assign proc_134_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_134[0] = dl_detect_out ? proc_dep_vld_vec_134_reg[0] : (proc_134_data_FIFO_blk[0] | proc_134_data_PIPO_blk[0] | proc_134_start_FIFO_blk[0] | proc_134_TLF_FIFO_blk[0] | proc_134_input_sync_blk[0] | proc_134_output_sync_blk[0]);
    assign proc_134_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_4_x0_U0.fifo_C_drain_PE_7_4_x0203_blk_n);
    assign proc_134_data_PIPO_blk[1] = 1'b0;
    assign proc_134_start_FIFO_blk[1] = 1'b0;
    assign proc_134_TLF_FIFO_blk[1] = 1'b0;
    assign proc_134_input_sync_blk[1] = 1'b0;
    assign proc_134_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_134[1] = dl_detect_out ? proc_dep_vld_vec_134_reg[1] : (proc_134_data_FIFO_blk[1] | proc_134_data_PIPO_blk[1] | proc_134_start_FIFO_blk[1] | proc_134_TLF_FIFO_blk[1] | proc_134_input_sync_blk[1] | proc_134_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_134_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_134_reg <= proc_dep_vld_vec_134;
        end
    end
    assign in_chan_dep_vld_vec_134[0] = dep_chan_vld_82_134;
    assign in_chan_dep_data_vec_134[351 : 0] = dep_chan_data_82_134;
    assign token_in_vec_134[0] = token_82_134;
    assign in_chan_dep_vld_vec_134[1] = dep_chan_vld_135_134;
    assign in_chan_dep_data_vec_134[703 : 352] = dep_chan_data_135_134;
    assign token_in_vec_134[1] = token_135_134;
    assign dep_chan_vld_134_135 = out_chan_dep_vld_vec_134[0];
    assign dep_chan_data_134_135 = out_chan_dep_data_134;
    assign token_134_135 = token_out_vec_134[0];
    assign dep_chan_vld_134_82 = out_chan_dep_vld_vec_134[1];
    assign dep_chan_data_134_82 = out_chan_dep_data_134;
    assign token_134_82 = token_out_vec_134[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 135, 3, 3) top_hls_deadlock_detect_unit_135 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_135),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_135),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_135),
        .token_in_vec(token_in_vec_135),
        .dl_detect_in(dl_detect_out),
        .origin(origin[135]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_135),
        .out_chan_dep_data(out_chan_dep_data_135),
        .token_out_vec(token_out_vec_135),
        .dl_detect_out(dl_in_vec[135]));

    assign proc_135_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_blk_n);
    assign proc_135_data_PIPO_blk[0] = 1'b0;
    assign proc_135_start_FIFO_blk[0] = 1'b0;
    assign proc_135_TLF_FIFO_blk[0] = 1'b0;
    assign proc_135_input_sync_blk[0] = 1'b0;
    assign proc_135_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_135[0] = dl_detect_out ? proc_dep_vld_vec_135_reg[0] : (proc_135_data_FIFO_blk[0] | proc_135_data_PIPO_blk[0] | proc_135_start_FIFO_blk[0] | proc_135_TLF_FIFO_blk[0] | proc_135_input_sync_blk[0] | proc_135_output_sync_blk[0]);
    assign proc_135_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_blk_n);
    assign proc_135_data_PIPO_blk[1] = 1'b0;
    assign proc_135_start_FIFO_blk[1] = 1'b0;
    assign proc_135_TLF_FIFO_blk[1] = 1'b0;
    assign proc_135_input_sync_blk[1] = 1'b0;
    assign proc_135_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_135[1] = dl_detect_out ? proc_dep_vld_vec_135_reg[1] : (proc_135_data_FIFO_blk[1] | proc_135_data_PIPO_blk[1] | proc_135_start_FIFO_blk[1] | proc_135_TLF_FIFO_blk[1] | proc_135_input_sync_blk[1] | proc_135_output_sync_blk[1]);
    assign proc_135_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_6_x0_U0.fifo_C_drain_PE_6_4_x0202_blk_n);
    assign proc_135_data_PIPO_blk[2] = 1'b0;
    assign proc_135_start_FIFO_blk[2] = 1'b0;
    assign proc_135_TLF_FIFO_blk[2] = 1'b0;
    assign proc_135_input_sync_blk[2] = 1'b0;
    assign proc_135_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_135[2] = dl_detect_out ? proc_dep_vld_vec_135_reg[2] : (proc_135_data_FIFO_blk[2] | proc_135_data_PIPO_blk[2] | proc_135_start_FIFO_blk[2] | proc_135_TLF_FIFO_blk[2] | proc_135_input_sync_blk[2] | proc_135_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_135_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_135_reg <= proc_dep_vld_vec_135;
        end
    end
    assign in_chan_dep_vld_vec_135[0] = dep_chan_vld_74_135;
    assign in_chan_dep_data_vec_135[351 : 0] = dep_chan_data_74_135;
    assign token_in_vec_135[0] = token_74_135;
    assign in_chan_dep_vld_vec_135[1] = dep_chan_vld_134_135;
    assign in_chan_dep_data_vec_135[703 : 352] = dep_chan_data_134_135;
    assign token_in_vec_135[1] = token_134_135;
    assign in_chan_dep_vld_vec_135[2] = dep_chan_vld_136_135;
    assign in_chan_dep_data_vec_135[1055 : 704] = dep_chan_data_136_135;
    assign token_in_vec_135[2] = token_136_135;
    assign dep_chan_vld_135_134 = out_chan_dep_vld_vec_135[0];
    assign dep_chan_data_135_134 = out_chan_dep_data_135;
    assign token_135_134 = token_out_vec_135[0];
    assign dep_chan_vld_135_136 = out_chan_dep_vld_vec_135[1];
    assign dep_chan_data_135_136 = out_chan_dep_data_135;
    assign token_135_136 = token_out_vec_135[1];
    assign dep_chan_vld_135_74 = out_chan_dep_vld_vec_135[2];
    assign dep_chan_data_135_74 = out_chan_dep_data_135;
    assign token_135_74 = token_out_vec_135[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 136, 3, 3) top_hls_deadlock_detect_unit_136 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_136),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_136),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_136),
        .token_in_vec(token_in_vec_136),
        .dl_detect_in(dl_detect_out),
        .origin(origin[136]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_136),
        .out_chan_dep_data(out_chan_dep_data_136),
        .token_out_vec(token_out_vec_136),
        .dl_detect_out(dl_in_vec[136]));

    assign proc_136_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_blk_n);
    assign proc_136_data_PIPO_blk[0] = 1'b0;
    assign proc_136_start_FIFO_blk[0] = 1'b0;
    assign proc_136_TLF_FIFO_blk[0] = 1'b0;
    assign proc_136_input_sync_blk[0] = 1'b0;
    assign proc_136_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_136[0] = dl_detect_out ? proc_dep_vld_vec_136_reg[0] : (proc_136_data_FIFO_blk[0] | proc_136_data_PIPO_blk[0] | proc_136_start_FIFO_blk[0] | proc_136_TLF_FIFO_blk[0] | proc_136_input_sync_blk[0] | proc_136_output_sync_blk[0]);
    assign proc_136_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_blk_n);
    assign proc_136_data_PIPO_blk[1] = 1'b0;
    assign proc_136_start_FIFO_blk[1] = 1'b0;
    assign proc_136_TLF_FIFO_blk[1] = 1'b0;
    assign proc_136_input_sync_blk[1] = 1'b0;
    assign proc_136_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_136[1] = dl_detect_out ? proc_dep_vld_vec_136_reg[1] : (proc_136_data_FIFO_blk[1] | proc_136_data_PIPO_blk[1] | proc_136_start_FIFO_blk[1] | proc_136_TLF_FIFO_blk[1] | proc_136_input_sync_blk[1] | proc_136_output_sync_blk[1]);
    assign proc_136_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_5_x0_U0.fifo_C_drain_PE_5_4_x0201_blk_n);
    assign proc_136_data_PIPO_blk[2] = 1'b0;
    assign proc_136_start_FIFO_blk[2] = 1'b0;
    assign proc_136_TLF_FIFO_blk[2] = 1'b0;
    assign proc_136_input_sync_blk[2] = 1'b0;
    assign proc_136_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_136[2] = dl_detect_out ? proc_dep_vld_vec_136_reg[2] : (proc_136_data_FIFO_blk[2] | proc_136_data_PIPO_blk[2] | proc_136_start_FIFO_blk[2] | proc_136_TLF_FIFO_blk[2] | proc_136_input_sync_blk[2] | proc_136_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_136_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_136_reg <= proc_dep_vld_vec_136;
        end
    end
    assign in_chan_dep_vld_vec_136[0] = dep_chan_vld_66_136;
    assign in_chan_dep_data_vec_136[351 : 0] = dep_chan_data_66_136;
    assign token_in_vec_136[0] = token_66_136;
    assign in_chan_dep_vld_vec_136[1] = dep_chan_vld_135_136;
    assign in_chan_dep_data_vec_136[703 : 352] = dep_chan_data_135_136;
    assign token_in_vec_136[1] = token_135_136;
    assign in_chan_dep_vld_vec_136[2] = dep_chan_vld_137_136;
    assign in_chan_dep_data_vec_136[1055 : 704] = dep_chan_data_137_136;
    assign token_in_vec_136[2] = token_137_136;
    assign dep_chan_vld_136_135 = out_chan_dep_vld_vec_136[0];
    assign dep_chan_data_136_135 = out_chan_dep_data_136;
    assign token_136_135 = token_out_vec_136[0];
    assign dep_chan_vld_136_137 = out_chan_dep_vld_vec_136[1];
    assign dep_chan_data_136_137 = out_chan_dep_data_136;
    assign token_136_137 = token_out_vec_136[1];
    assign dep_chan_vld_136_66 = out_chan_dep_vld_vec_136[2];
    assign dep_chan_data_136_66 = out_chan_dep_data_136;
    assign token_136_66 = token_out_vec_136[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 137, 3, 3) top_hls_deadlock_detect_unit_137 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_137),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_137),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_137),
        .token_in_vec(token_in_vec_137),
        .dl_detect_in(dl_detect_out),
        .origin(origin[137]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_137),
        .out_chan_dep_data(out_chan_dep_data_137),
        .token_out_vec(token_out_vec_137),
        .dl_detect_out(dl_in_vec[137]));

    assign proc_137_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_blk_n);
    assign proc_137_data_PIPO_blk[0] = 1'b0;
    assign proc_137_start_FIFO_blk[0] = 1'b0;
    assign proc_137_TLF_FIFO_blk[0] = 1'b0;
    assign proc_137_input_sync_blk[0] = 1'b0;
    assign proc_137_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_137[0] = dl_detect_out ? proc_dep_vld_vec_137_reg[0] : (proc_137_data_FIFO_blk[0] | proc_137_data_PIPO_blk[0] | proc_137_start_FIFO_blk[0] | proc_137_TLF_FIFO_blk[0] | proc_137_input_sync_blk[0] | proc_137_output_sync_blk[0]);
    assign proc_137_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_blk_n);
    assign proc_137_data_PIPO_blk[1] = 1'b0;
    assign proc_137_start_FIFO_blk[1] = 1'b0;
    assign proc_137_TLF_FIFO_blk[1] = 1'b0;
    assign proc_137_input_sync_blk[1] = 1'b0;
    assign proc_137_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_137[1] = dl_detect_out ? proc_dep_vld_vec_137_reg[1] : (proc_137_data_FIFO_blk[1] | proc_137_data_PIPO_blk[1] | proc_137_start_FIFO_blk[1] | proc_137_TLF_FIFO_blk[1] | proc_137_input_sync_blk[1] | proc_137_output_sync_blk[1]);
    assign proc_137_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_4_x0_U0.fifo_C_drain_PE_4_4_x0200_blk_n);
    assign proc_137_data_PIPO_blk[2] = 1'b0;
    assign proc_137_start_FIFO_blk[2] = 1'b0;
    assign proc_137_TLF_FIFO_blk[2] = 1'b0;
    assign proc_137_input_sync_blk[2] = 1'b0;
    assign proc_137_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_137[2] = dl_detect_out ? proc_dep_vld_vec_137_reg[2] : (proc_137_data_FIFO_blk[2] | proc_137_data_PIPO_blk[2] | proc_137_start_FIFO_blk[2] | proc_137_TLF_FIFO_blk[2] | proc_137_input_sync_blk[2] | proc_137_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_137_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_137_reg <= proc_dep_vld_vec_137;
        end
    end
    assign in_chan_dep_vld_vec_137[0] = dep_chan_vld_58_137;
    assign in_chan_dep_data_vec_137[351 : 0] = dep_chan_data_58_137;
    assign token_in_vec_137[0] = token_58_137;
    assign in_chan_dep_vld_vec_137[1] = dep_chan_vld_136_137;
    assign in_chan_dep_data_vec_137[703 : 352] = dep_chan_data_136_137;
    assign token_in_vec_137[1] = token_136_137;
    assign in_chan_dep_vld_vec_137[2] = dep_chan_vld_138_137;
    assign in_chan_dep_data_vec_137[1055 : 704] = dep_chan_data_138_137;
    assign token_in_vec_137[2] = token_138_137;
    assign dep_chan_vld_137_136 = out_chan_dep_vld_vec_137[0];
    assign dep_chan_data_137_136 = out_chan_dep_data_137;
    assign token_137_136 = token_out_vec_137[0];
    assign dep_chan_vld_137_138 = out_chan_dep_vld_vec_137[1];
    assign dep_chan_data_137_138 = out_chan_dep_data_137;
    assign token_137_138 = token_out_vec_137[1];
    assign dep_chan_vld_137_58 = out_chan_dep_vld_vec_137[2];
    assign dep_chan_data_137_58 = out_chan_dep_data_137;
    assign token_137_58 = token_out_vec_137[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 138, 3, 3) top_hls_deadlock_detect_unit_138 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_138),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_138),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_138),
        .token_in_vec(token_in_vec_138),
        .dl_detect_in(dl_detect_out),
        .origin(origin[138]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_138),
        .out_chan_dep_data(out_chan_dep_data_138),
        .token_out_vec(token_out_vec_138),
        .dl_detect_out(dl_in_vec[138]));

    assign proc_138_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_blk_n);
    assign proc_138_data_PIPO_blk[0] = 1'b0;
    assign proc_138_start_FIFO_blk[0] = 1'b0;
    assign proc_138_TLF_FIFO_blk[0] = 1'b0;
    assign proc_138_input_sync_blk[0] = 1'b0;
    assign proc_138_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_138[0] = dl_detect_out ? proc_dep_vld_vec_138_reg[0] : (proc_138_data_FIFO_blk[0] | proc_138_data_PIPO_blk[0] | proc_138_start_FIFO_blk[0] | proc_138_TLF_FIFO_blk[0] | proc_138_input_sync_blk[0] | proc_138_output_sync_blk[0]);
    assign proc_138_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_blk_n);
    assign proc_138_data_PIPO_blk[1] = 1'b0;
    assign proc_138_start_FIFO_blk[1] = 1'b0;
    assign proc_138_TLF_FIFO_blk[1] = 1'b0;
    assign proc_138_input_sync_blk[1] = 1'b0;
    assign proc_138_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_138[1] = dl_detect_out ? proc_dep_vld_vec_138_reg[1] : (proc_138_data_FIFO_blk[1] | proc_138_data_PIPO_blk[1] | proc_138_start_FIFO_blk[1] | proc_138_TLF_FIFO_blk[1] | proc_138_input_sync_blk[1] | proc_138_output_sync_blk[1]);
    assign proc_138_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_3_x0_U0.fifo_C_drain_PE_3_4_x0199_blk_n);
    assign proc_138_data_PIPO_blk[2] = 1'b0;
    assign proc_138_start_FIFO_blk[2] = 1'b0;
    assign proc_138_TLF_FIFO_blk[2] = 1'b0;
    assign proc_138_input_sync_blk[2] = 1'b0;
    assign proc_138_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_138[2] = dl_detect_out ? proc_dep_vld_vec_138_reg[2] : (proc_138_data_FIFO_blk[2] | proc_138_data_PIPO_blk[2] | proc_138_start_FIFO_blk[2] | proc_138_TLF_FIFO_blk[2] | proc_138_input_sync_blk[2] | proc_138_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_138_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_138_reg <= proc_dep_vld_vec_138;
        end
    end
    assign in_chan_dep_vld_vec_138[0] = dep_chan_vld_50_138;
    assign in_chan_dep_data_vec_138[351 : 0] = dep_chan_data_50_138;
    assign token_in_vec_138[0] = token_50_138;
    assign in_chan_dep_vld_vec_138[1] = dep_chan_vld_137_138;
    assign in_chan_dep_data_vec_138[703 : 352] = dep_chan_data_137_138;
    assign token_in_vec_138[1] = token_137_138;
    assign in_chan_dep_vld_vec_138[2] = dep_chan_vld_139_138;
    assign in_chan_dep_data_vec_138[1055 : 704] = dep_chan_data_139_138;
    assign token_in_vec_138[2] = token_139_138;
    assign dep_chan_vld_138_137 = out_chan_dep_vld_vec_138[0];
    assign dep_chan_data_138_137 = out_chan_dep_data_138;
    assign token_138_137 = token_out_vec_138[0];
    assign dep_chan_vld_138_139 = out_chan_dep_vld_vec_138[1];
    assign dep_chan_data_138_139 = out_chan_dep_data_138;
    assign token_138_139 = token_out_vec_138[1];
    assign dep_chan_vld_138_50 = out_chan_dep_vld_vec_138[2];
    assign dep_chan_data_138_50 = out_chan_dep_data_138;
    assign token_138_50 = token_out_vec_138[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 139, 3, 3) top_hls_deadlock_detect_unit_139 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_139),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_139),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_139),
        .token_in_vec(token_in_vec_139),
        .dl_detect_in(dl_detect_out),
        .origin(origin[139]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_139),
        .out_chan_dep_data(out_chan_dep_data_139),
        .token_out_vec(token_out_vec_139),
        .dl_detect_out(dl_in_vec[139]));

    assign proc_139_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_blk_n);
    assign proc_139_data_PIPO_blk[0] = 1'b0;
    assign proc_139_start_FIFO_blk[0] = 1'b0;
    assign proc_139_TLF_FIFO_blk[0] = 1'b0;
    assign proc_139_input_sync_blk[0] = 1'b0;
    assign proc_139_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_139[0] = dl_detect_out ? proc_dep_vld_vec_139_reg[0] : (proc_139_data_FIFO_blk[0] | proc_139_data_PIPO_blk[0] | proc_139_start_FIFO_blk[0] | proc_139_TLF_FIFO_blk[0] | proc_139_input_sync_blk[0] | proc_139_output_sync_blk[0]);
    assign proc_139_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_blk_n);
    assign proc_139_data_PIPO_blk[1] = 1'b0;
    assign proc_139_start_FIFO_blk[1] = 1'b0;
    assign proc_139_TLF_FIFO_blk[1] = 1'b0;
    assign proc_139_input_sync_blk[1] = 1'b0;
    assign proc_139_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_139[1] = dl_detect_out ? proc_dep_vld_vec_139_reg[1] : (proc_139_data_FIFO_blk[1] | proc_139_data_PIPO_blk[1] | proc_139_start_FIFO_blk[1] | proc_139_TLF_FIFO_blk[1] | proc_139_input_sync_blk[1] | proc_139_output_sync_blk[1]);
    assign proc_139_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_2_x0_U0.fifo_C_drain_PE_2_4_x0198_blk_n);
    assign proc_139_data_PIPO_blk[2] = 1'b0;
    assign proc_139_start_FIFO_blk[2] = 1'b0;
    assign proc_139_TLF_FIFO_blk[2] = 1'b0;
    assign proc_139_input_sync_blk[2] = 1'b0;
    assign proc_139_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_139[2] = dl_detect_out ? proc_dep_vld_vec_139_reg[2] : (proc_139_data_FIFO_blk[2] | proc_139_data_PIPO_blk[2] | proc_139_start_FIFO_blk[2] | proc_139_TLF_FIFO_blk[2] | proc_139_input_sync_blk[2] | proc_139_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_139_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_139_reg <= proc_dep_vld_vec_139;
        end
    end
    assign in_chan_dep_vld_vec_139[0] = dep_chan_vld_42_139;
    assign in_chan_dep_data_vec_139[351 : 0] = dep_chan_data_42_139;
    assign token_in_vec_139[0] = token_42_139;
    assign in_chan_dep_vld_vec_139[1] = dep_chan_vld_138_139;
    assign in_chan_dep_data_vec_139[703 : 352] = dep_chan_data_138_139;
    assign token_in_vec_139[1] = token_138_139;
    assign in_chan_dep_vld_vec_139[2] = dep_chan_vld_140_139;
    assign in_chan_dep_data_vec_139[1055 : 704] = dep_chan_data_140_139;
    assign token_in_vec_139[2] = token_140_139;
    assign dep_chan_vld_139_138 = out_chan_dep_vld_vec_139[0];
    assign dep_chan_data_139_138 = out_chan_dep_data_139;
    assign token_139_138 = token_out_vec_139[0];
    assign dep_chan_vld_139_140 = out_chan_dep_vld_vec_139[1];
    assign dep_chan_data_139_140 = out_chan_dep_data_139;
    assign token_139_140 = token_out_vec_139[1];
    assign dep_chan_vld_139_42 = out_chan_dep_vld_vec_139[2];
    assign dep_chan_data_139_42 = out_chan_dep_data_139;
    assign token_139_42 = token_out_vec_139[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 140, 3, 3) top_hls_deadlock_detect_unit_140 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_140),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_140),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_140),
        .token_in_vec(token_in_vec_140),
        .dl_detect_in(dl_detect_out),
        .origin(origin[140]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_140),
        .out_chan_dep_data(out_chan_dep_data_140),
        .token_out_vec(token_out_vec_140),
        .dl_detect_out(dl_in_vec[140]));

    assign proc_140_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_blk_n);
    assign proc_140_data_PIPO_blk[0] = 1'b0;
    assign proc_140_start_FIFO_blk[0] = 1'b0;
    assign proc_140_TLF_FIFO_blk[0] = 1'b0;
    assign proc_140_input_sync_blk[0] = 1'b0;
    assign proc_140_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_140[0] = dl_detect_out ? proc_dep_vld_vec_140_reg[0] : (proc_140_data_FIFO_blk[0] | proc_140_data_PIPO_blk[0] | proc_140_start_FIFO_blk[0] | proc_140_TLF_FIFO_blk[0] | proc_140_input_sync_blk[0] | proc_140_output_sync_blk[0]);
    assign proc_140_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_blk_n);
    assign proc_140_data_PIPO_blk[1] = 1'b0;
    assign proc_140_start_FIFO_blk[1] = 1'b0;
    assign proc_140_TLF_FIFO_blk[1] = 1'b0;
    assign proc_140_input_sync_blk[1] = 1'b0;
    assign proc_140_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_140[1] = dl_detect_out ? proc_dep_vld_vec_140_reg[1] : (proc_140_data_FIFO_blk[1] | proc_140_data_PIPO_blk[1] | proc_140_start_FIFO_blk[1] | proc_140_TLF_FIFO_blk[1] | proc_140_input_sync_blk[1] | proc_140_output_sync_blk[1]);
    assign proc_140_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_1_x0_U0.fifo_C_drain_PE_1_4_x0197_blk_n);
    assign proc_140_data_PIPO_blk[2] = 1'b0;
    assign proc_140_start_FIFO_blk[2] = 1'b0;
    assign proc_140_TLF_FIFO_blk[2] = 1'b0;
    assign proc_140_input_sync_blk[2] = 1'b0;
    assign proc_140_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_140[2] = dl_detect_out ? proc_dep_vld_vec_140_reg[2] : (proc_140_data_FIFO_blk[2] | proc_140_data_PIPO_blk[2] | proc_140_start_FIFO_blk[2] | proc_140_TLF_FIFO_blk[2] | proc_140_input_sync_blk[2] | proc_140_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_140_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_140_reg <= proc_dep_vld_vec_140;
        end
    end
    assign in_chan_dep_vld_vec_140[0] = dep_chan_vld_34_140;
    assign in_chan_dep_data_vec_140[351 : 0] = dep_chan_data_34_140;
    assign token_in_vec_140[0] = token_34_140;
    assign in_chan_dep_vld_vec_140[1] = dep_chan_vld_139_140;
    assign in_chan_dep_data_vec_140[703 : 352] = dep_chan_data_139_140;
    assign token_in_vec_140[1] = token_139_140;
    assign in_chan_dep_vld_vec_140[2] = dep_chan_vld_141_140;
    assign in_chan_dep_data_vec_140[1055 : 704] = dep_chan_data_141_140;
    assign token_in_vec_140[2] = token_141_140;
    assign dep_chan_vld_140_139 = out_chan_dep_vld_vec_140[0];
    assign dep_chan_data_140_139 = out_chan_dep_data_140;
    assign token_140_139 = token_out_vec_140[0];
    assign dep_chan_vld_140_141 = out_chan_dep_vld_vec_140[1];
    assign dep_chan_data_140_141 = out_chan_dep_data_140;
    assign token_140_141 = token_out_vec_140[1];
    assign dep_chan_vld_140_34 = out_chan_dep_vld_vec_140[2];
    assign dep_chan_data_140_34 = out_chan_dep_data_140;
    assign token_140_34 = token_out_vec_140[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 141, 3, 3) top_hls_deadlock_detect_unit_141 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_141),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_141),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_141),
        .token_in_vec(token_in_vec_141),
        .dl_detect_in(dl_detect_out),
        .origin(origin[141]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_141),
        .out_chan_dep_data(out_chan_dep_data_141),
        .token_out_vec(token_out_vec_141),
        .dl_detect_out(dl_in_vec[141]));

    assign proc_141_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_blk_n);
    assign proc_141_data_PIPO_blk[0] = 1'b0;
    assign proc_141_start_FIFO_blk[0] = 1'b0;
    assign proc_141_TLF_FIFO_blk[0] = 1'b0;
    assign proc_141_input_sync_blk[0] = 1'b0;
    assign proc_141_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_141[0] = dl_detect_out ? proc_dep_vld_vec_141_reg[0] : (proc_141_data_FIFO_blk[0] | proc_141_data_PIPO_blk[0] | proc_141_start_FIFO_blk[0] | proc_141_TLF_FIFO_blk[0] | proc_141_input_sync_blk[0] | proc_141_output_sync_blk[0]);
    assign proc_141_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_blk_n);
    assign proc_141_data_PIPO_blk[1] = 1'b0;
    assign proc_141_start_FIFO_blk[1] = 1'b0;
    assign proc_141_TLF_FIFO_blk[1] = 1'b0;
    assign proc_141_input_sync_blk[1] = 1'b0;
    assign proc_141_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_141[1] = dl_detect_out ? proc_dep_vld_vec_141_reg[1] : (proc_141_data_FIFO_blk[1] | proc_141_data_PIPO_blk[1] | proc_141_start_FIFO_blk[1] | proc_141_TLF_FIFO_blk[1] | proc_141_input_sync_blk[1] | proc_141_output_sync_blk[1]);
    assign proc_141_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_4_0_x0_U0.fifo_C_drain_PE_0_4_x0196_blk_n);
    assign proc_141_data_PIPO_blk[2] = 1'b0;
    assign proc_141_start_FIFO_blk[2] = 1'b0;
    assign proc_141_TLF_FIFO_blk[2] = 1'b0;
    assign proc_141_input_sync_blk[2] = 1'b0;
    assign proc_141_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_141[2] = dl_detect_out ? proc_dep_vld_vec_141_reg[2] : (proc_141_data_FIFO_blk[2] | proc_141_data_PIPO_blk[2] | proc_141_start_FIFO_blk[2] | proc_141_TLF_FIFO_blk[2] | proc_141_input_sync_blk[2] | proc_141_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_141_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_141_reg <= proc_dep_vld_vec_141;
        end
    end
    assign in_chan_dep_vld_vec_141[0] = dep_chan_vld_26_141;
    assign in_chan_dep_data_vec_141[351 : 0] = dep_chan_data_26_141;
    assign token_in_vec_141[0] = token_26_141;
    assign in_chan_dep_vld_vec_141[1] = dep_chan_vld_140_141;
    assign in_chan_dep_data_vec_141[703 : 352] = dep_chan_data_140_141;
    assign token_in_vec_141[1] = token_140_141;
    assign in_chan_dep_vld_vec_141[2] = dep_chan_vld_169_141;
    assign in_chan_dep_data_vec_141[1055 : 704] = dep_chan_data_169_141;
    assign token_in_vec_141[2] = token_169_141;
    assign dep_chan_vld_141_140 = out_chan_dep_vld_vec_141[0];
    assign dep_chan_data_141_140 = out_chan_dep_data_141;
    assign token_141_140 = token_out_vec_141[0];
    assign dep_chan_vld_141_169 = out_chan_dep_vld_vec_141[1];
    assign dep_chan_data_141_169 = out_chan_dep_data_141;
    assign token_141_169 = token_out_vec_141[1];
    assign dep_chan_vld_141_26 = out_chan_dep_vld_vec_141[2];
    assign dep_chan_data_141_26 = out_chan_dep_data_141;
    assign token_141_26 = token_out_vec_141[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 142, 2, 2) top_hls_deadlock_detect_unit_142 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_142),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_142),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_142),
        .token_in_vec(token_in_vec_142),
        .dl_detect_in(dl_detect_out),
        .origin(origin[142]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_142),
        .out_chan_dep_data(out_chan_dep_data_142),
        .token_out_vec(token_out_vec_142),
        .dl_detect_out(dl_in_vec[142]));

    assign proc_142_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_blk_n);
    assign proc_142_data_PIPO_blk[0] = 1'b0;
    assign proc_142_start_FIFO_blk[0] = 1'b0;
    assign proc_142_TLF_FIFO_blk[0] = 1'b0;
    assign proc_142_input_sync_blk[0] = 1'b0;
    assign proc_142_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_142[0] = dl_detect_out ? proc_dep_vld_vec_142_reg[0] : (proc_142_data_FIFO_blk[0] | proc_142_data_PIPO_blk[0] | proc_142_start_FIFO_blk[0] | proc_142_TLF_FIFO_blk[0] | proc_142_input_sync_blk[0] | proc_142_output_sync_blk[0]);
    assign proc_142_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_5_x0_U0.fifo_C_drain_PE_7_5_x0211_blk_n);
    assign proc_142_data_PIPO_blk[1] = 1'b0;
    assign proc_142_start_FIFO_blk[1] = 1'b0;
    assign proc_142_TLF_FIFO_blk[1] = 1'b0;
    assign proc_142_input_sync_blk[1] = 1'b0;
    assign proc_142_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_142[1] = dl_detect_out ? proc_dep_vld_vec_142_reg[1] : (proc_142_data_FIFO_blk[1] | proc_142_data_PIPO_blk[1] | proc_142_start_FIFO_blk[1] | proc_142_TLF_FIFO_blk[1] | proc_142_input_sync_blk[1] | proc_142_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_142_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_142_reg <= proc_dep_vld_vec_142;
        end
    end
    assign in_chan_dep_vld_vec_142[0] = dep_chan_vld_83_142;
    assign in_chan_dep_data_vec_142[351 : 0] = dep_chan_data_83_142;
    assign token_in_vec_142[0] = token_83_142;
    assign in_chan_dep_vld_vec_142[1] = dep_chan_vld_143_142;
    assign in_chan_dep_data_vec_142[703 : 352] = dep_chan_data_143_142;
    assign token_in_vec_142[1] = token_143_142;
    assign dep_chan_vld_142_143 = out_chan_dep_vld_vec_142[0];
    assign dep_chan_data_142_143 = out_chan_dep_data_142;
    assign token_142_143 = token_out_vec_142[0];
    assign dep_chan_vld_142_83 = out_chan_dep_vld_vec_142[1];
    assign dep_chan_data_142_83 = out_chan_dep_data_142;
    assign token_142_83 = token_out_vec_142[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 143, 3, 3) top_hls_deadlock_detect_unit_143 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_143),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_143),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_143),
        .token_in_vec(token_in_vec_143),
        .dl_detect_in(dl_detect_out),
        .origin(origin[143]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_143),
        .out_chan_dep_data(out_chan_dep_data_143),
        .token_out_vec(token_out_vec_143),
        .dl_detect_out(dl_in_vec[143]));

    assign proc_143_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_blk_n);
    assign proc_143_data_PIPO_blk[0] = 1'b0;
    assign proc_143_start_FIFO_blk[0] = 1'b0;
    assign proc_143_TLF_FIFO_blk[0] = 1'b0;
    assign proc_143_input_sync_blk[0] = 1'b0;
    assign proc_143_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_143[0] = dl_detect_out ? proc_dep_vld_vec_143_reg[0] : (proc_143_data_FIFO_blk[0] | proc_143_data_PIPO_blk[0] | proc_143_start_FIFO_blk[0] | proc_143_TLF_FIFO_blk[0] | proc_143_input_sync_blk[0] | proc_143_output_sync_blk[0]);
    assign proc_143_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_blk_n);
    assign proc_143_data_PIPO_blk[1] = 1'b0;
    assign proc_143_start_FIFO_blk[1] = 1'b0;
    assign proc_143_TLF_FIFO_blk[1] = 1'b0;
    assign proc_143_input_sync_blk[1] = 1'b0;
    assign proc_143_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_143[1] = dl_detect_out ? proc_dep_vld_vec_143_reg[1] : (proc_143_data_FIFO_blk[1] | proc_143_data_PIPO_blk[1] | proc_143_start_FIFO_blk[1] | proc_143_TLF_FIFO_blk[1] | proc_143_input_sync_blk[1] | proc_143_output_sync_blk[1]);
    assign proc_143_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_6_x0_U0.fifo_C_drain_PE_6_5_x0210_blk_n);
    assign proc_143_data_PIPO_blk[2] = 1'b0;
    assign proc_143_start_FIFO_blk[2] = 1'b0;
    assign proc_143_TLF_FIFO_blk[2] = 1'b0;
    assign proc_143_input_sync_blk[2] = 1'b0;
    assign proc_143_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_143[2] = dl_detect_out ? proc_dep_vld_vec_143_reg[2] : (proc_143_data_FIFO_blk[2] | proc_143_data_PIPO_blk[2] | proc_143_start_FIFO_blk[2] | proc_143_TLF_FIFO_blk[2] | proc_143_input_sync_blk[2] | proc_143_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_143_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_143_reg <= proc_dep_vld_vec_143;
        end
    end
    assign in_chan_dep_vld_vec_143[0] = dep_chan_vld_75_143;
    assign in_chan_dep_data_vec_143[351 : 0] = dep_chan_data_75_143;
    assign token_in_vec_143[0] = token_75_143;
    assign in_chan_dep_vld_vec_143[1] = dep_chan_vld_142_143;
    assign in_chan_dep_data_vec_143[703 : 352] = dep_chan_data_142_143;
    assign token_in_vec_143[1] = token_142_143;
    assign in_chan_dep_vld_vec_143[2] = dep_chan_vld_144_143;
    assign in_chan_dep_data_vec_143[1055 : 704] = dep_chan_data_144_143;
    assign token_in_vec_143[2] = token_144_143;
    assign dep_chan_vld_143_142 = out_chan_dep_vld_vec_143[0];
    assign dep_chan_data_143_142 = out_chan_dep_data_143;
    assign token_143_142 = token_out_vec_143[0];
    assign dep_chan_vld_143_144 = out_chan_dep_vld_vec_143[1];
    assign dep_chan_data_143_144 = out_chan_dep_data_143;
    assign token_143_144 = token_out_vec_143[1];
    assign dep_chan_vld_143_75 = out_chan_dep_vld_vec_143[2];
    assign dep_chan_data_143_75 = out_chan_dep_data_143;
    assign token_143_75 = token_out_vec_143[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 144, 3, 3) top_hls_deadlock_detect_unit_144 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_144),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_144),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_144),
        .token_in_vec(token_in_vec_144),
        .dl_detect_in(dl_detect_out),
        .origin(origin[144]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_144),
        .out_chan_dep_data(out_chan_dep_data_144),
        .token_out_vec(token_out_vec_144),
        .dl_detect_out(dl_in_vec[144]));

    assign proc_144_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_blk_n);
    assign proc_144_data_PIPO_blk[0] = 1'b0;
    assign proc_144_start_FIFO_blk[0] = 1'b0;
    assign proc_144_TLF_FIFO_blk[0] = 1'b0;
    assign proc_144_input_sync_blk[0] = 1'b0;
    assign proc_144_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_144[0] = dl_detect_out ? proc_dep_vld_vec_144_reg[0] : (proc_144_data_FIFO_blk[0] | proc_144_data_PIPO_blk[0] | proc_144_start_FIFO_blk[0] | proc_144_TLF_FIFO_blk[0] | proc_144_input_sync_blk[0] | proc_144_output_sync_blk[0]);
    assign proc_144_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_blk_n);
    assign proc_144_data_PIPO_blk[1] = 1'b0;
    assign proc_144_start_FIFO_blk[1] = 1'b0;
    assign proc_144_TLF_FIFO_blk[1] = 1'b0;
    assign proc_144_input_sync_blk[1] = 1'b0;
    assign proc_144_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_144[1] = dl_detect_out ? proc_dep_vld_vec_144_reg[1] : (proc_144_data_FIFO_blk[1] | proc_144_data_PIPO_blk[1] | proc_144_start_FIFO_blk[1] | proc_144_TLF_FIFO_blk[1] | proc_144_input_sync_blk[1] | proc_144_output_sync_blk[1]);
    assign proc_144_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_5_x0_U0.fifo_C_drain_PE_5_5_x0209_blk_n);
    assign proc_144_data_PIPO_blk[2] = 1'b0;
    assign proc_144_start_FIFO_blk[2] = 1'b0;
    assign proc_144_TLF_FIFO_blk[2] = 1'b0;
    assign proc_144_input_sync_blk[2] = 1'b0;
    assign proc_144_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_144[2] = dl_detect_out ? proc_dep_vld_vec_144_reg[2] : (proc_144_data_FIFO_blk[2] | proc_144_data_PIPO_blk[2] | proc_144_start_FIFO_blk[2] | proc_144_TLF_FIFO_blk[2] | proc_144_input_sync_blk[2] | proc_144_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_144_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_144_reg <= proc_dep_vld_vec_144;
        end
    end
    assign in_chan_dep_vld_vec_144[0] = dep_chan_vld_67_144;
    assign in_chan_dep_data_vec_144[351 : 0] = dep_chan_data_67_144;
    assign token_in_vec_144[0] = token_67_144;
    assign in_chan_dep_vld_vec_144[1] = dep_chan_vld_143_144;
    assign in_chan_dep_data_vec_144[703 : 352] = dep_chan_data_143_144;
    assign token_in_vec_144[1] = token_143_144;
    assign in_chan_dep_vld_vec_144[2] = dep_chan_vld_145_144;
    assign in_chan_dep_data_vec_144[1055 : 704] = dep_chan_data_145_144;
    assign token_in_vec_144[2] = token_145_144;
    assign dep_chan_vld_144_143 = out_chan_dep_vld_vec_144[0];
    assign dep_chan_data_144_143 = out_chan_dep_data_144;
    assign token_144_143 = token_out_vec_144[0];
    assign dep_chan_vld_144_145 = out_chan_dep_vld_vec_144[1];
    assign dep_chan_data_144_145 = out_chan_dep_data_144;
    assign token_144_145 = token_out_vec_144[1];
    assign dep_chan_vld_144_67 = out_chan_dep_vld_vec_144[2];
    assign dep_chan_data_144_67 = out_chan_dep_data_144;
    assign token_144_67 = token_out_vec_144[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 145, 3, 3) top_hls_deadlock_detect_unit_145 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_145),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_145),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_145),
        .token_in_vec(token_in_vec_145),
        .dl_detect_in(dl_detect_out),
        .origin(origin[145]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_145),
        .out_chan_dep_data(out_chan_dep_data_145),
        .token_out_vec(token_out_vec_145),
        .dl_detect_out(dl_in_vec[145]));

    assign proc_145_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_blk_n);
    assign proc_145_data_PIPO_blk[0] = 1'b0;
    assign proc_145_start_FIFO_blk[0] = 1'b0;
    assign proc_145_TLF_FIFO_blk[0] = 1'b0;
    assign proc_145_input_sync_blk[0] = 1'b0;
    assign proc_145_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_145[0] = dl_detect_out ? proc_dep_vld_vec_145_reg[0] : (proc_145_data_FIFO_blk[0] | proc_145_data_PIPO_blk[0] | proc_145_start_FIFO_blk[0] | proc_145_TLF_FIFO_blk[0] | proc_145_input_sync_blk[0] | proc_145_output_sync_blk[0]);
    assign proc_145_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_blk_n);
    assign proc_145_data_PIPO_blk[1] = 1'b0;
    assign proc_145_start_FIFO_blk[1] = 1'b0;
    assign proc_145_TLF_FIFO_blk[1] = 1'b0;
    assign proc_145_input_sync_blk[1] = 1'b0;
    assign proc_145_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_145[1] = dl_detect_out ? proc_dep_vld_vec_145_reg[1] : (proc_145_data_FIFO_blk[1] | proc_145_data_PIPO_blk[1] | proc_145_start_FIFO_blk[1] | proc_145_TLF_FIFO_blk[1] | proc_145_input_sync_blk[1] | proc_145_output_sync_blk[1]);
    assign proc_145_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_4_x0_U0.fifo_C_drain_PE_4_5_x0208_blk_n);
    assign proc_145_data_PIPO_blk[2] = 1'b0;
    assign proc_145_start_FIFO_blk[2] = 1'b0;
    assign proc_145_TLF_FIFO_blk[2] = 1'b0;
    assign proc_145_input_sync_blk[2] = 1'b0;
    assign proc_145_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_145[2] = dl_detect_out ? proc_dep_vld_vec_145_reg[2] : (proc_145_data_FIFO_blk[2] | proc_145_data_PIPO_blk[2] | proc_145_start_FIFO_blk[2] | proc_145_TLF_FIFO_blk[2] | proc_145_input_sync_blk[2] | proc_145_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_145_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_145_reg <= proc_dep_vld_vec_145;
        end
    end
    assign in_chan_dep_vld_vec_145[0] = dep_chan_vld_59_145;
    assign in_chan_dep_data_vec_145[351 : 0] = dep_chan_data_59_145;
    assign token_in_vec_145[0] = token_59_145;
    assign in_chan_dep_vld_vec_145[1] = dep_chan_vld_144_145;
    assign in_chan_dep_data_vec_145[703 : 352] = dep_chan_data_144_145;
    assign token_in_vec_145[1] = token_144_145;
    assign in_chan_dep_vld_vec_145[2] = dep_chan_vld_146_145;
    assign in_chan_dep_data_vec_145[1055 : 704] = dep_chan_data_146_145;
    assign token_in_vec_145[2] = token_146_145;
    assign dep_chan_vld_145_144 = out_chan_dep_vld_vec_145[0];
    assign dep_chan_data_145_144 = out_chan_dep_data_145;
    assign token_145_144 = token_out_vec_145[0];
    assign dep_chan_vld_145_146 = out_chan_dep_vld_vec_145[1];
    assign dep_chan_data_145_146 = out_chan_dep_data_145;
    assign token_145_146 = token_out_vec_145[1];
    assign dep_chan_vld_145_59 = out_chan_dep_vld_vec_145[2];
    assign dep_chan_data_145_59 = out_chan_dep_data_145;
    assign token_145_59 = token_out_vec_145[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 146, 3, 3) top_hls_deadlock_detect_unit_146 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_146),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_146),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_146),
        .token_in_vec(token_in_vec_146),
        .dl_detect_in(dl_detect_out),
        .origin(origin[146]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_146),
        .out_chan_dep_data(out_chan_dep_data_146),
        .token_out_vec(token_out_vec_146),
        .dl_detect_out(dl_in_vec[146]));

    assign proc_146_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_blk_n);
    assign proc_146_data_PIPO_blk[0] = 1'b0;
    assign proc_146_start_FIFO_blk[0] = 1'b0;
    assign proc_146_TLF_FIFO_blk[0] = 1'b0;
    assign proc_146_input_sync_blk[0] = 1'b0;
    assign proc_146_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_146[0] = dl_detect_out ? proc_dep_vld_vec_146_reg[0] : (proc_146_data_FIFO_blk[0] | proc_146_data_PIPO_blk[0] | proc_146_start_FIFO_blk[0] | proc_146_TLF_FIFO_blk[0] | proc_146_input_sync_blk[0] | proc_146_output_sync_blk[0]);
    assign proc_146_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_blk_n);
    assign proc_146_data_PIPO_blk[1] = 1'b0;
    assign proc_146_start_FIFO_blk[1] = 1'b0;
    assign proc_146_TLF_FIFO_blk[1] = 1'b0;
    assign proc_146_input_sync_blk[1] = 1'b0;
    assign proc_146_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_146[1] = dl_detect_out ? proc_dep_vld_vec_146_reg[1] : (proc_146_data_FIFO_blk[1] | proc_146_data_PIPO_blk[1] | proc_146_start_FIFO_blk[1] | proc_146_TLF_FIFO_blk[1] | proc_146_input_sync_blk[1] | proc_146_output_sync_blk[1]);
    assign proc_146_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_3_x0_U0.fifo_C_drain_PE_3_5_x0207_blk_n);
    assign proc_146_data_PIPO_blk[2] = 1'b0;
    assign proc_146_start_FIFO_blk[2] = 1'b0;
    assign proc_146_TLF_FIFO_blk[2] = 1'b0;
    assign proc_146_input_sync_blk[2] = 1'b0;
    assign proc_146_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_146[2] = dl_detect_out ? proc_dep_vld_vec_146_reg[2] : (proc_146_data_FIFO_blk[2] | proc_146_data_PIPO_blk[2] | proc_146_start_FIFO_blk[2] | proc_146_TLF_FIFO_blk[2] | proc_146_input_sync_blk[2] | proc_146_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_146_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_146_reg <= proc_dep_vld_vec_146;
        end
    end
    assign in_chan_dep_vld_vec_146[0] = dep_chan_vld_51_146;
    assign in_chan_dep_data_vec_146[351 : 0] = dep_chan_data_51_146;
    assign token_in_vec_146[0] = token_51_146;
    assign in_chan_dep_vld_vec_146[1] = dep_chan_vld_145_146;
    assign in_chan_dep_data_vec_146[703 : 352] = dep_chan_data_145_146;
    assign token_in_vec_146[1] = token_145_146;
    assign in_chan_dep_vld_vec_146[2] = dep_chan_vld_147_146;
    assign in_chan_dep_data_vec_146[1055 : 704] = dep_chan_data_147_146;
    assign token_in_vec_146[2] = token_147_146;
    assign dep_chan_vld_146_145 = out_chan_dep_vld_vec_146[0];
    assign dep_chan_data_146_145 = out_chan_dep_data_146;
    assign token_146_145 = token_out_vec_146[0];
    assign dep_chan_vld_146_147 = out_chan_dep_vld_vec_146[1];
    assign dep_chan_data_146_147 = out_chan_dep_data_146;
    assign token_146_147 = token_out_vec_146[1];
    assign dep_chan_vld_146_51 = out_chan_dep_vld_vec_146[2];
    assign dep_chan_data_146_51 = out_chan_dep_data_146;
    assign token_146_51 = token_out_vec_146[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 147, 3, 3) top_hls_deadlock_detect_unit_147 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_147),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_147),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_147),
        .token_in_vec(token_in_vec_147),
        .dl_detect_in(dl_detect_out),
        .origin(origin[147]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_147),
        .out_chan_dep_data(out_chan_dep_data_147),
        .token_out_vec(token_out_vec_147),
        .dl_detect_out(dl_in_vec[147]));

    assign proc_147_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_blk_n);
    assign proc_147_data_PIPO_blk[0] = 1'b0;
    assign proc_147_start_FIFO_blk[0] = 1'b0;
    assign proc_147_TLF_FIFO_blk[0] = 1'b0;
    assign proc_147_input_sync_blk[0] = 1'b0;
    assign proc_147_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_147[0] = dl_detect_out ? proc_dep_vld_vec_147_reg[0] : (proc_147_data_FIFO_blk[0] | proc_147_data_PIPO_blk[0] | proc_147_start_FIFO_blk[0] | proc_147_TLF_FIFO_blk[0] | proc_147_input_sync_blk[0] | proc_147_output_sync_blk[0]);
    assign proc_147_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_blk_n);
    assign proc_147_data_PIPO_blk[1] = 1'b0;
    assign proc_147_start_FIFO_blk[1] = 1'b0;
    assign proc_147_TLF_FIFO_blk[1] = 1'b0;
    assign proc_147_input_sync_blk[1] = 1'b0;
    assign proc_147_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_147[1] = dl_detect_out ? proc_dep_vld_vec_147_reg[1] : (proc_147_data_FIFO_blk[1] | proc_147_data_PIPO_blk[1] | proc_147_start_FIFO_blk[1] | proc_147_TLF_FIFO_blk[1] | proc_147_input_sync_blk[1] | proc_147_output_sync_blk[1]);
    assign proc_147_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_2_x0_U0.fifo_C_drain_PE_2_5_x0206_blk_n);
    assign proc_147_data_PIPO_blk[2] = 1'b0;
    assign proc_147_start_FIFO_blk[2] = 1'b0;
    assign proc_147_TLF_FIFO_blk[2] = 1'b0;
    assign proc_147_input_sync_blk[2] = 1'b0;
    assign proc_147_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_147[2] = dl_detect_out ? proc_dep_vld_vec_147_reg[2] : (proc_147_data_FIFO_blk[2] | proc_147_data_PIPO_blk[2] | proc_147_start_FIFO_blk[2] | proc_147_TLF_FIFO_blk[2] | proc_147_input_sync_blk[2] | proc_147_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_147_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_147_reg <= proc_dep_vld_vec_147;
        end
    end
    assign in_chan_dep_vld_vec_147[0] = dep_chan_vld_43_147;
    assign in_chan_dep_data_vec_147[351 : 0] = dep_chan_data_43_147;
    assign token_in_vec_147[0] = token_43_147;
    assign in_chan_dep_vld_vec_147[1] = dep_chan_vld_146_147;
    assign in_chan_dep_data_vec_147[703 : 352] = dep_chan_data_146_147;
    assign token_in_vec_147[1] = token_146_147;
    assign in_chan_dep_vld_vec_147[2] = dep_chan_vld_148_147;
    assign in_chan_dep_data_vec_147[1055 : 704] = dep_chan_data_148_147;
    assign token_in_vec_147[2] = token_148_147;
    assign dep_chan_vld_147_146 = out_chan_dep_vld_vec_147[0];
    assign dep_chan_data_147_146 = out_chan_dep_data_147;
    assign token_147_146 = token_out_vec_147[0];
    assign dep_chan_vld_147_148 = out_chan_dep_vld_vec_147[1];
    assign dep_chan_data_147_148 = out_chan_dep_data_147;
    assign token_147_148 = token_out_vec_147[1];
    assign dep_chan_vld_147_43 = out_chan_dep_vld_vec_147[2];
    assign dep_chan_data_147_43 = out_chan_dep_data_147;
    assign token_147_43 = token_out_vec_147[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 148, 3, 3) top_hls_deadlock_detect_unit_148 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_148),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_148),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_148),
        .token_in_vec(token_in_vec_148),
        .dl_detect_in(dl_detect_out),
        .origin(origin[148]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_148),
        .out_chan_dep_data(out_chan_dep_data_148),
        .token_out_vec(token_out_vec_148),
        .dl_detect_out(dl_in_vec[148]));

    assign proc_148_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_blk_n);
    assign proc_148_data_PIPO_blk[0] = 1'b0;
    assign proc_148_start_FIFO_blk[0] = 1'b0;
    assign proc_148_TLF_FIFO_blk[0] = 1'b0;
    assign proc_148_input_sync_blk[0] = 1'b0;
    assign proc_148_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_148[0] = dl_detect_out ? proc_dep_vld_vec_148_reg[0] : (proc_148_data_FIFO_blk[0] | proc_148_data_PIPO_blk[0] | proc_148_start_FIFO_blk[0] | proc_148_TLF_FIFO_blk[0] | proc_148_input_sync_blk[0] | proc_148_output_sync_blk[0]);
    assign proc_148_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_blk_n);
    assign proc_148_data_PIPO_blk[1] = 1'b0;
    assign proc_148_start_FIFO_blk[1] = 1'b0;
    assign proc_148_TLF_FIFO_blk[1] = 1'b0;
    assign proc_148_input_sync_blk[1] = 1'b0;
    assign proc_148_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_148[1] = dl_detect_out ? proc_dep_vld_vec_148_reg[1] : (proc_148_data_FIFO_blk[1] | proc_148_data_PIPO_blk[1] | proc_148_start_FIFO_blk[1] | proc_148_TLF_FIFO_blk[1] | proc_148_input_sync_blk[1] | proc_148_output_sync_blk[1]);
    assign proc_148_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_1_x0_U0.fifo_C_drain_PE_1_5_x0205_blk_n);
    assign proc_148_data_PIPO_blk[2] = 1'b0;
    assign proc_148_start_FIFO_blk[2] = 1'b0;
    assign proc_148_TLF_FIFO_blk[2] = 1'b0;
    assign proc_148_input_sync_blk[2] = 1'b0;
    assign proc_148_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_148[2] = dl_detect_out ? proc_dep_vld_vec_148_reg[2] : (proc_148_data_FIFO_blk[2] | proc_148_data_PIPO_blk[2] | proc_148_start_FIFO_blk[2] | proc_148_TLF_FIFO_blk[2] | proc_148_input_sync_blk[2] | proc_148_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_148_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_148_reg <= proc_dep_vld_vec_148;
        end
    end
    assign in_chan_dep_vld_vec_148[0] = dep_chan_vld_35_148;
    assign in_chan_dep_data_vec_148[351 : 0] = dep_chan_data_35_148;
    assign token_in_vec_148[0] = token_35_148;
    assign in_chan_dep_vld_vec_148[1] = dep_chan_vld_147_148;
    assign in_chan_dep_data_vec_148[703 : 352] = dep_chan_data_147_148;
    assign token_in_vec_148[1] = token_147_148;
    assign in_chan_dep_vld_vec_148[2] = dep_chan_vld_149_148;
    assign in_chan_dep_data_vec_148[1055 : 704] = dep_chan_data_149_148;
    assign token_in_vec_148[2] = token_149_148;
    assign dep_chan_vld_148_147 = out_chan_dep_vld_vec_148[0];
    assign dep_chan_data_148_147 = out_chan_dep_data_148;
    assign token_148_147 = token_out_vec_148[0];
    assign dep_chan_vld_148_149 = out_chan_dep_vld_vec_148[1];
    assign dep_chan_data_148_149 = out_chan_dep_data_148;
    assign token_148_149 = token_out_vec_148[1];
    assign dep_chan_vld_148_35 = out_chan_dep_vld_vec_148[2];
    assign dep_chan_data_148_35 = out_chan_dep_data_148;
    assign token_148_35 = token_out_vec_148[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 149, 3, 3) top_hls_deadlock_detect_unit_149 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_149),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_149),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_149),
        .token_in_vec(token_in_vec_149),
        .dl_detect_in(dl_detect_out),
        .origin(origin[149]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_149),
        .out_chan_dep_data(out_chan_dep_data_149),
        .token_out_vec(token_out_vec_149),
        .dl_detect_out(dl_in_vec[149]));

    assign proc_149_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_blk_n);
    assign proc_149_data_PIPO_blk[0] = 1'b0;
    assign proc_149_start_FIFO_blk[0] = 1'b0;
    assign proc_149_TLF_FIFO_blk[0] = 1'b0;
    assign proc_149_input_sync_blk[0] = 1'b0;
    assign proc_149_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_149[0] = dl_detect_out ? proc_dep_vld_vec_149_reg[0] : (proc_149_data_FIFO_blk[0] | proc_149_data_PIPO_blk[0] | proc_149_start_FIFO_blk[0] | proc_149_TLF_FIFO_blk[0] | proc_149_input_sync_blk[0] | proc_149_output_sync_blk[0]);
    assign proc_149_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_blk_n);
    assign proc_149_data_PIPO_blk[1] = 1'b0;
    assign proc_149_start_FIFO_blk[1] = 1'b0;
    assign proc_149_TLF_FIFO_blk[1] = 1'b0;
    assign proc_149_input_sync_blk[1] = 1'b0;
    assign proc_149_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_149[1] = dl_detect_out ? proc_dep_vld_vec_149_reg[1] : (proc_149_data_FIFO_blk[1] | proc_149_data_PIPO_blk[1] | proc_149_start_FIFO_blk[1] | proc_149_TLF_FIFO_blk[1] | proc_149_input_sync_blk[1] | proc_149_output_sync_blk[1]);
    assign proc_149_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_5_0_x0_U0.fifo_C_drain_PE_0_5_x0204_blk_n);
    assign proc_149_data_PIPO_blk[2] = 1'b0;
    assign proc_149_start_FIFO_blk[2] = 1'b0;
    assign proc_149_TLF_FIFO_blk[2] = 1'b0;
    assign proc_149_input_sync_blk[2] = 1'b0;
    assign proc_149_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_149[2] = dl_detect_out ? proc_dep_vld_vec_149_reg[2] : (proc_149_data_FIFO_blk[2] | proc_149_data_PIPO_blk[2] | proc_149_start_FIFO_blk[2] | proc_149_TLF_FIFO_blk[2] | proc_149_input_sync_blk[2] | proc_149_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_149_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_149_reg <= proc_dep_vld_vec_149;
        end
    end
    assign in_chan_dep_vld_vec_149[0] = dep_chan_vld_27_149;
    assign in_chan_dep_data_vec_149[351 : 0] = dep_chan_data_27_149;
    assign token_in_vec_149[0] = token_27_149;
    assign in_chan_dep_vld_vec_149[1] = dep_chan_vld_148_149;
    assign in_chan_dep_data_vec_149[703 : 352] = dep_chan_data_148_149;
    assign token_in_vec_149[1] = token_148_149;
    assign in_chan_dep_vld_vec_149[2] = dep_chan_vld_168_149;
    assign in_chan_dep_data_vec_149[1055 : 704] = dep_chan_data_168_149;
    assign token_in_vec_149[2] = token_168_149;
    assign dep_chan_vld_149_148 = out_chan_dep_vld_vec_149[0];
    assign dep_chan_data_149_148 = out_chan_dep_data_149;
    assign token_149_148 = token_out_vec_149[0];
    assign dep_chan_vld_149_168 = out_chan_dep_vld_vec_149[1];
    assign dep_chan_data_149_168 = out_chan_dep_data_149;
    assign token_149_168 = token_out_vec_149[1];
    assign dep_chan_vld_149_27 = out_chan_dep_vld_vec_149[2];
    assign dep_chan_data_149_27 = out_chan_dep_data_149;
    assign token_149_27 = token_out_vec_149[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 150, 2, 2) top_hls_deadlock_detect_unit_150 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_150),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_150),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_150),
        .token_in_vec(token_in_vec_150),
        .dl_detect_in(dl_detect_out),
        .origin(origin[150]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_150),
        .out_chan_dep_data(out_chan_dep_data_150),
        .token_out_vec(token_out_vec_150),
        .dl_detect_out(dl_in_vec[150]));

    assign proc_150_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_blk_n);
    assign proc_150_data_PIPO_blk[0] = 1'b0;
    assign proc_150_start_FIFO_blk[0] = 1'b0;
    assign proc_150_TLF_FIFO_blk[0] = 1'b0;
    assign proc_150_input_sync_blk[0] = 1'b0;
    assign proc_150_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_150[0] = dl_detect_out ? proc_dep_vld_vec_150_reg[0] : (proc_150_data_FIFO_blk[0] | proc_150_data_PIPO_blk[0] | proc_150_start_FIFO_blk[0] | proc_150_TLF_FIFO_blk[0] | proc_150_input_sync_blk[0] | proc_150_output_sync_blk[0]);
    assign proc_150_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_6_x0_U0.fifo_C_drain_PE_7_6_x0219_blk_n);
    assign proc_150_data_PIPO_blk[1] = 1'b0;
    assign proc_150_start_FIFO_blk[1] = 1'b0;
    assign proc_150_TLF_FIFO_blk[1] = 1'b0;
    assign proc_150_input_sync_blk[1] = 1'b0;
    assign proc_150_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_150[1] = dl_detect_out ? proc_dep_vld_vec_150_reg[1] : (proc_150_data_FIFO_blk[1] | proc_150_data_PIPO_blk[1] | proc_150_start_FIFO_blk[1] | proc_150_TLF_FIFO_blk[1] | proc_150_input_sync_blk[1] | proc_150_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_150_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_150_reg <= proc_dep_vld_vec_150;
        end
    end
    assign in_chan_dep_vld_vec_150[0] = dep_chan_vld_84_150;
    assign in_chan_dep_data_vec_150[351 : 0] = dep_chan_data_84_150;
    assign token_in_vec_150[0] = token_84_150;
    assign in_chan_dep_vld_vec_150[1] = dep_chan_vld_151_150;
    assign in_chan_dep_data_vec_150[703 : 352] = dep_chan_data_151_150;
    assign token_in_vec_150[1] = token_151_150;
    assign dep_chan_vld_150_151 = out_chan_dep_vld_vec_150[0];
    assign dep_chan_data_150_151 = out_chan_dep_data_150;
    assign token_150_151 = token_out_vec_150[0];
    assign dep_chan_vld_150_84 = out_chan_dep_vld_vec_150[1];
    assign dep_chan_data_150_84 = out_chan_dep_data_150;
    assign token_150_84 = token_out_vec_150[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 151, 3, 3) top_hls_deadlock_detect_unit_151 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_151),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_151),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_151),
        .token_in_vec(token_in_vec_151),
        .dl_detect_in(dl_detect_out),
        .origin(origin[151]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_151),
        .out_chan_dep_data(out_chan_dep_data_151),
        .token_out_vec(token_out_vec_151),
        .dl_detect_out(dl_in_vec[151]));

    assign proc_151_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_blk_n);
    assign proc_151_data_PIPO_blk[0] = 1'b0;
    assign proc_151_start_FIFO_blk[0] = 1'b0;
    assign proc_151_TLF_FIFO_blk[0] = 1'b0;
    assign proc_151_input_sync_blk[0] = 1'b0;
    assign proc_151_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_151[0] = dl_detect_out ? proc_dep_vld_vec_151_reg[0] : (proc_151_data_FIFO_blk[0] | proc_151_data_PIPO_blk[0] | proc_151_start_FIFO_blk[0] | proc_151_TLF_FIFO_blk[0] | proc_151_input_sync_blk[0] | proc_151_output_sync_blk[0]);
    assign proc_151_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_blk_n);
    assign proc_151_data_PIPO_blk[1] = 1'b0;
    assign proc_151_start_FIFO_blk[1] = 1'b0;
    assign proc_151_TLF_FIFO_blk[1] = 1'b0;
    assign proc_151_input_sync_blk[1] = 1'b0;
    assign proc_151_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_151[1] = dl_detect_out ? proc_dep_vld_vec_151_reg[1] : (proc_151_data_FIFO_blk[1] | proc_151_data_PIPO_blk[1] | proc_151_start_FIFO_blk[1] | proc_151_TLF_FIFO_blk[1] | proc_151_input_sync_blk[1] | proc_151_output_sync_blk[1]);
    assign proc_151_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_6_x0_U0.fifo_C_drain_PE_6_6_x0218_blk_n);
    assign proc_151_data_PIPO_blk[2] = 1'b0;
    assign proc_151_start_FIFO_blk[2] = 1'b0;
    assign proc_151_TLF_FIFO_blk[2] = 1'b0;
    assign proc_151_input_sync_blk[2] = 1'b0;
    assign proc_151_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_151[2] = dl_detect_out ? proc_dep_vld_vec_151_reg[2] : (proc_151_data_FIFO_blk[2] | proc_151_data_PIPO_blk[2] | proc_151_start_FIFO_blk[2] | proc_151_TLF_FIFO_blk[2] | proc_151_input_sync_blk[2] | proc_151_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_151_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_151_reg <= proc_dep_vld_vec_151;
        end
    end
    assign in_chan_dep_vld_vec_151[0] = dep_chan_vld_76_151;
    assign in_chan_dep_data_vec_151[351 : 0] = dep_chan_data_76_151;
    assign token_in_vec_151[0] = token_76_151;
    assign in_chan_dep_vld_vec_151[1] = dep_chan_vld_150_151;
    assign in_chan_dep_data_vec_151[703 : 352] = dep_chan_data_150_151;
    assign token_in_vec_151[1] = token_150_151;
    assign in_chan_dep_vld_vec_151[2] = dep_chan_vld_152_151;
    assign in_chan_dep_data_vec_151[1055 : 704] = dep_chan_data_152_151;
    assign token_in_vec_151[2] = token_152_151;
    assign dep_chan_vld_151_150 = out_chan_dep_vld_vec_151[0];
    assign dep_chan_data_151_150 = out_chan_dep_data_151;
    assign token_151_150 = token_out_vec_151[0];
    assign dep_chan_vld_151_152 = out_chan_dep_vld_vec_151[1];
    assign dep_chan_data_151_152 = out_chan_dep_data_151;
    assign token_151_152 = token_out_vec_151[1];
    assign dep_chan_vld_151_76 = out_chan_dep_vld_vec_151[2];
    assign dep_chan_data_151_76 = out_chan_dep_data_151;
    assign token_151_76 = token_out_vec_151[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 152, 3, 3) top_hls_deadlock_detect_unit_152 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_152),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_152),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_152),
        .token_in_vec(token_in_vec_152),
        .dl_detect_in(dl_detect_out),
        .origin(origin[152]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_152),
        .out_chan_dep_data(out_chan_dep_data_152),
        .token_out_vec(token_out_vec_152),
        .dl_detect_out(dl_in_vec[152]));

    assign proc_152_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_blk_n);
    assign proc_152_data_PIPO_blk[0] = 1'b0;
    assign proc_152_start_FIFO_blk[0] = 1'b0;
    assign proc_152_TLF_FIFO_blk[0] = 1'b0;
    assign proc_152_input_sync_blk[0] = 1'b0;
    assign proc_152_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_152[0] = dl_detect_out ? proc_dep_vld_vec_152_reg[0] : (proc_152_data_FIFO_blk[0] | proc_152_data_PIPO_blk[0] | proc_152_start_FIFO_blk[0] | proc_152_TLF_FIFO_blk[0] | proc_152_input_sync_blk[0] | proc_152_output_sync_blk[0]);
    assign proc_152_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_blk_n);
    assign proc_152_data_PIPO_blk[1] = 1'b0;
    assign proc_152_start_FIFO_blk[1] = 1'b0;
    assign proc_152_TLF_FIFO_blk[1] = 1'b0;
    assign proc_152_input_sync_blk[1] = 1'b0;
    assign proc_152_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_152[1] = dl_detect_out ? proc_dep_vld_vec_152_reg[1] : (proc_152_data_FIFO_blk[1] | proc_152_data_PIPO_blk[1] | proc_152_start_FIFO_blk[1] | proc_152_TLF_FIFO_blk[1] | proc_152_input_sync_blk[1] | proc_152_output_sync_blk[1]);
    assign proc_152_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_5_x0_U0.fifo_C_drain_PE_5_6_x0217_blk_n);
    assign proc_152_data_PIPO_blk[2] = 1'b0;
    assign proc_152_start_FIFO_blk[2] = 1'b0;
    assign proc_152_TLF_FIFO_blk[2] = 1'b0;
    assign proc_152_input_sync_blk[2] = 1'b0;
    assign proc_152_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_152[2] = dl_detect_out ? proc_dep_vld_vec_152_reg[2] : (proc_152_data_FIFO_blk[2] | proc_152_data_PIPO_blk[2] | proc_152_start_FIFO_blk[2] | proc_152_TLF_FIFO_blk[2] | proc_152_input_sync_blk[2] | proc_152_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_152_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_152_reg <= proc_dep_vld_vec_152;
        end
    end
    assign in_chan_dep_vld_vec_152[0] = dep_chan_vld_68_152;
    assign in_chan_dep_data_vec_152[351 : 0] = dep_chan_data_68_152;
    assign token_in_vec_152[0] = token_68_152;
    assign in_chan_dep_vld_vec_152[1] = dep_chan_vld_151_152;
    assign in_chan_dep_data_vec_152[703 : 352] = dep_chan_data_151_152;
    assign token_in_vec_152[1] = token_151_152;
    assign in_chan_dep_vld_vec_152[2] = dep_chan_vld_153_152;
    assign in_chan_dep_data_vec_152[1055 : 704] = dep_chan_data_153_152;
    assign token_in_vec_152[2] = token_153_152;
    assign dep_chan_vld_152_151 = out_chan_dep_vld_vec_152[0];
    assign dep_chan_data_152_151 = out_chan_dep_data_152;
    assign token_152_151 = token_out_vec_152[0];
    assign dep_chan_vld_152_153 = out_chan_dep_vld_vec_152[1];
    assign dep_chan_data_152_153 = out_chan_dep_data_152;
    assign token_152_153 = token_out_vec_152[1];
    assign dep_chan_vld_152_68 = out_chan_dep_vld_vec_152[2];
    assign dep_chan_data_152_68 = out_chan_dep_data_152;
    assign token_152_68 = token_out_vec_152[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 153, 3, 3) top_hls_deadlock_detect_unit_153 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_153),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_153),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_153),
        .token_in_vec(token_in_vec_153),
        .dl_detect_in(dl_detect_out),
        .origin(origin[153]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_153),
        .out_chan_dep_data(out_chan_dep_data_153),
        .token_out_vec(token_out_vec_153),
        .dl_detect_out(dl_in_vec[153]));

    assign proc_153_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_blk_n);
    assign proc_153_data_PIPO_blk[0] = 1'b0;
    assign proc_153_start_FIFO_blk[0] = 1'b0;
    assign proc_153_TLF_FIFO_blk[0] = 1'b0;
    assign proc_153_input_sync_blk[0] = 1'b0;
    assign proc_153_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_153[0] = dl_detect_out ? proc_dep_vld_vec_153_reg[0] : (proc_153_data_FIFO_blk[0] | proc_153_data_PIPO_blk[0] | proc_153_start_FIFO_blk[0] | proc_153_TLF_FIFO_blk[0] | proc_153_input_sync_blk[0] | proc_153_output_sync_blk[0]);
    assign proc_153_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_blk_n);
    assign proc_153_data_PIPO_blk[1] = 1'b0;
    assign proc_153_start_FIFO_blk[1] = 1'b0;
    assign proc_153_TLF_FIFO_blk[1] = 1'b0;
    assign proc_153_input_sync_blk[1] = 1'b0;
    assign proc_153_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_153[1] = dl_detect_out ? proc_dep_vld_vec_153_reg[1] : (proc_153_data_FIFO_blk[1] | proc_153_data_PIPO_blk[1] | proc_153_start_FIFO_blk[1] | proc_153_TLF_FIFO_blk[1] | proc_153_input_sync_blk[1] | proc_153_output_sync_blk[1]);
    assign proc_153_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_4_x0_U0.fifo_C_drain_PE_4_6_x0216_blk_n);
    assign proc_153_data_PIPO_blk[2] = 1'b0;
    assign proc_153_start_FIFO_blk[2] = 1'b0;
    assign proc_153_TLF_FIFO_blk[2] = 1'b0;
    assign proc_153_input_sync_blk[2] = 1'b0;
    assign proc_153_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_153[2] = dl_detect_out ? proc_dep_vld_vec_153_reg[2] : (proc_153_data_FIFO_blk[2] | proc_153_data_PIPO_blk[2] | proc_153_start_FIFO_blk[2] | proc_153_TLF_FIFO_blk[2] | proc_153_input_sync_blk[2] | proc_153_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_153_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_153_reg <= proc_dep_vld_vec_153;
        end
    end
    assign in_chan_dep_vld_vec_153[0] = dep_chan_vld_60_153;
    assign in_chan_dep_data_vec_153[351 : 0] = dep_chan_data_60_153;
    assign token_in_vec_153[0] = token_60_153;
    assign in_chan_dep_vld_vec_153[1] = dep_chan_vld_152_153;
    assign in_chan_dep_data_vec_153[703 : 352] = dep_chan_data_152_153;
    assign token_in_vec_153[1] = token_152_153;
    assign in_chan_dep_vld_vec_153[2] = dep_chan_vld_154_153;
    assign in_chan_dep_data_vec_153[1055 : 704] = dep_chan_data_154_153;
    assign token_in_vec_153[2] = token_154_153;
    assign dep_chan_vld_153_152 = out_chan_dep_vld_vec_153[0];
    assign dep_chan_data_153_152 = out_chan_dep_data_153;
    assign token_153_152 = token_out_vec_153[0];
    assign dep_chan_vld_153_154 = out_chan_dep_vld_vec_153[1];
    assign dep_chan_data_153_154 = out_chan_dep_data_153;
    assign token_153_154 = token_out_vec_153[1];
    assign dep_chan_vld_153_60 = out_chan_dep_vld_vec_153[2];
    assign dep_chan_data_153_60 = out_chan_dep_data_153;
    assign token_153_60 = token_out_vec_153[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 154, 3, 3) top_hls_deadlock_detect_unit_154 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_154),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_154),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_154),
        .token_in_vec(token_in_vec_154),
        .dl_detect_in(dl_detect_out),
        .origin(origin[154]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_154),
        .out_chan_dep_data(out_chan_dep_data_154),
        .token_out_vec(token_out_vec_154),
        .dl_detect_out(dl_in_vec[154]));

    assign proc_154_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_blk_n);
    assign proc_154_data_PIPO_blk[0] = 1'b0;
    assign proc_154_start_FIFO_blk[0] = 1'b0;
    assign proc_154_TLF_FIFO_blk[0] = 1'b0;
    assign proc_154_input_sync_blk[0] = 1'b0;
    assign proc_154_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_154[0] = dl_detect_out ? proc_dep_vld_vec_154_reg[0] : (proc_154_data_FIFO_blk[0] | proc_154_data_PIPO_blk[0] | proc_154_start_FIFO_blk[0] | proc_154_TLF_FIFO_blk[0] | proc_154_input_sync_blk[0] | proc_154_output_sync_blk[0]);
    assign proc_154_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_blk_n);
    assign proc_154_data_PIPO_blk[1] = 1'b0;
    assign proc_154_start_FIFO_blk[1] = 1'b0;
    assign proc_154_TLF_FIFO_blk[1] = 1'b0;
    assign proc_154_input_sync_blk[1] = 1'b0;
    assign proc_154_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_154[1] = dl_detect_out ? proc_dep_vld_vec_154_reg[1] : (proc_154_data_FIFO_blk[1] | proc_154_data_PIPO_blk[1] | proc_154_start_FIFO_blk[1] | proc_154_TLF_FIFO_blk[1] | proc_154_input_sync_blk[1] | proc_154_output_sync_blk[1]);
    assign proc_154_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_3_x0_U0.fifo_C_drain_PE_3_6_x0215_blk_n);
    assign proc_154_data_PIPO_blk[2] = 1'b0;
    assign proc_154_start_FIFO_blk[2] = 1'b0;
    assign proc_154_TLF_FIFO_blk[2] = 1'b0;
    assign proc_154_input_sync_blk[2] = 1'b0;
    assign proc_154_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_154[2] = dl_detect_out ? proc_dep_vld_vec_154_reg[2] : (proc_154_data_FIFO_blk[2] | proc_154_data_PIPO_blk[2] | proc_154_start_FIFO_blk[2] | proc_154_TLF_FIFO_blk[2] | proc_154_input_sync_blk[2] | proc_154_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_154_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_154_reg <= proc_dep_vld_vec_154;
        end
    end
    assign in_chan_dep_vld_vec_154[0] = dep_chan_vld_52_154;
    assign in_chan_dep_data_vec_154[351 : 0] = dep_chan_data_52_154;
    assign token_in_vec_154[0] = token_52_154;
    assign in_chan_dep_vld_vec_154[1] = dep_chan_vld_153_154;
    assign in_chan_dep_data_vec_154[703 : 352] = dep_chan_data_153_154;
    assign token_in_vec_154[1] = token_153_154;
    assign in_chan_dep_vld_vec_154[2] = dep_chan_vld_155_154;
    assign in_chan_dep_data_vec_154[1055 : 704] = dep_chan_data_155_154;
    assign token_in_vec_154[2] = token_155_154;
    assign dep_chan_vld_154_153 = out_chan_dep_vld_vec_154[0];
    assign dep_chan_data_154_153 = out_chan_dep_data_154;
    assign token_154_153 = token_out_vec_154[0];
    assign dep_chan_vld_154_155 = out_chan_dep_vld_vec_154[1];
    assign dep_chan_data_154_155 = out_chan_dep_data_154;
    assign token_154_155 = token_out_vec_154[1];
    assign dep_chan_vld_154_52 = out_chan_dep_vld_vec_154[2];
    assign dep_chan_data_154_52 = out_chan_dep_data_154;
    assign token_154_52 = token_out_vec_154[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 155, 3, 3) top_hls_deadlock_detect_unit_155 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_155),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_155),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_155),
        .token_in_vec(token_in_vec_155),
        .dl_detect_in(dl_detect_out),
        .origin(origin[155]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_155),
        .out_chan_dep_data(out_chan_dep_data_155),
        .token_out_vec(token_out_vec_155),
        .dl_detect_out(dl_in_vec[155]));

    assign proc_155_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_blk_n);
    assign proc_155_data_PIPO_blk[0] = 1'b0;
    assign proc_155_start_FIFO_blk[0] = 1'b0;
    assign proc_155_TLF_FIFO_blk[0] = 1'b0;
    assign proc_155_input_sync_blk[0] = 1'b0;
    assign proc_155_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_155[0] = dl_detect_out ? proc_dep_vld_vec_155_reg[0] : (proc_155_data_FIFO_blk[0] | proc_155_data_PIPO_blk[0] | proc_155_start_FIFO_blk[0] | proc_155_TLF_FIFO_blk[0] | proc_155_input_sync_blk[0] | proc_155_output_sync_blk[0]);
    assign proc_155_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_blk_n);
    assign proc_155_data_PIPO_blk[1] = 1'b0;
    assign proc_155_start_FIFO_blk[1] = 1'b0;
    assign proc_155_TLF_FIFO_blk[1] = 1'b0;
    assign proc_155_input_sync_blk[1] = 1'b0;
    assign proc_155_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_155[1] = dl_detect_out ? proc_dep_vld_vec_155_reg[1] : (proc_155_data_FIFO_blk[1] | proc_155_data_PIPO_blk[1] | proc_155_start_FIFO_blk[1] | proc_155_TLF_FIFO_blk[1] | proc_155_input_sync_blk[1] | proc_155_output_sync_blk[1]);
    assign proc_155_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_2_x0_U0.fifo_C_drain_PE_2_6_x0214_blk_n);
    assign proc_155_data_PIPO_blk[2] = 1'b0;
    assign proc_155_start_FIFO_blk[2] = 1'b0;
    assign proc_155_TLF_FIFO_blk[2] = 1'b0;
    assign proc_155_input_sync_blk[2] = 1'b0;
    assign proc_155_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_155[2] = dl_detect_out ? proc_dep_vld_vec_155_reg[2] : (proc_155_data_FIFO_blk[2] | proc_155_data_PIPO_blk[2] | proc_155_start_FIFO_blk[2] | proc_155_TLF_FIFO_blk[2] | proc_155_input_sync_blk[2] | proc_155_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_155_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_155_reg <= proc_dep_vld_vec_155;
        end
    end
    assign in_chan_dep_vld_vec_155[0] = dep_chan_vld_44_155;
    assign in_chan_dep_data_vec_155[351 : 0] = dep_chan_data_44_155;
    assign token_in_vec_155[0] = token_44_155;
    assign in_chan_dep_vld_vec_155[1] = dep_chan_vld_154_155;
    assign in_chan_dep_data_vec_155[703 : 352] = dep_chan_data_154_155;
    assign token_in_vec_155[1] = token_154_155;
    assign in_chan_dep_vld_vec_155[2] = dep_chan_vld_156_155;
    assign in_chan_dep_data_vec_155[1055 : 704] = dep_chan_data_156_155;
    assign token_in_vec_155[2] = token_156_155;
    assign dep_chan_vld_155_154 = out_chan_dep_vld_vec_155[0];
    assign dep_chan_data_155_154 = out_chan_dep_data_155;
    assign token_155_154 = token_out_vec_155[0];
    assign dep_chan_vld_155_156 = out_chan_dep_vld_vec_155[1];
    assign dep_chan_data_155_156 = out_chan_dep_data_155;
    assign token_155_156 = token_out_vec_155[1];
    assign dep_chan_vld_155_44 = out_chan_dep_vld_vec_155[2];
    assign dep_chan_data_155_44 = out_chan_dep_data_155;
    assign token_155_44 = token_out_vec_155[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 156, 3, 3) top_hls_deadlock_detect_unit_156 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_156),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_156),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_156),
        .token_in_vec(token_in_vec_156),
        .dl_detect_in(dl_detect_out),
        .origin(origin[156]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_156),
        .out_chan_dep_data(out_chan_dep_data_156),
        .token_out_vec(token_out_vec_156),
        .dl_detect_out(dl_in_vec[156]));

    assign proc_156_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_blk_n);
    assign proc_156_data_PIPO_blk[0] = 1'b0;
    assign proc_156_start_FIFO_blk[0] = 1'b0;
    assign proc_156_TLF_FIFO_blk[0] = 1'b0;
    assign proc_156_input_sync_blk[0] = 1'b0;
    assign proc_156_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_156[0] = dl_detect_out ? proc_dep_vld_vec_156_reg[0] : (proc_156_data_FIFO_blk[0] | proc_156_data_PIPO_blk[0] | proc_156_start_FIFO_blk[0] | proc_156_TLF_FIFO_blk[0] | proc_156_input_sync_blk[0] | proc_156_output_sync_blk[0]);
    assign proc_156_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_blk_n);
    assign proc_156_data_PIPO_blk[1] = 1'b0;
    assign proc_156_start_FIFO_blk[1] = 1'b0;
    assign proc_156_TLF_FIFO_blk[1] = 1'b0;
    assign proc_156_input_sync_blk[1] = 1'b0;
    assign proc_156_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_156[1] = dl_detect_out ? proc_dep_vld_vec_156_reg[1] : (proc_156_data_FIFO_blk[1] | proc_156_data_PIPO_blk[1] | proc_156_start_FIFO_blk[1] | proc_156_TLF_FIFO_blk[1] | proc_156_input_sync_blk[1] | proc_156_output_sync_blk[1]);
    assign proc_156_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_1_x0_U0.fifo_C_drain_PE_1_6_x0213_blk_n);
    assign proc_156_data_PIPO_blk[2] = 1'b0;
    assign proc_156_start_FIFO_blk[2] = 1'b0;
    assign proc_156_TLF_FIFO_blk[2] = 1'b0;
    assign proc_156_input_sync_blk[2] = 1'b0;
    assign proc_156_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_156[2] = dl_detect_out ? proc_dep_vld_vec_156_reg[2] : (proc_156_data_FIFO_blk[2] | proc_156_data_PIPO_blk[2] | proc_156_start_FIFO_blk[2] | proc_156_TLF_FIFO_blk[2] | proc_156_input_sync_blk[2] | proc_156_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_156_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_156_reg <= proc_dep_vld_vec_156;
        end
    end
    assign in_chan_dep_vld_vec_156[0] = dep_chan_vld_36_156;
    assign in_chan_dep_data_vec_156[351 : 0] = dep_chan_data_36_156;
    assign token_in_vec_156[0] = token_36_156;
    assign in_chan_dep_vld_vec_156[1] = dep_chan_vld_155_156;
    assign in_chan_dep_data_vec_156[703 : 352] = dep_chan_data_155_156;
    assign token_in_vec_156[1] = token_155_156;
    assign in_chan_dep_vld_vec_156[2] = dep_chan_vld_157_156;
    assign in_chan_dep_data_vec_156[1055 : 704] = dep_chan_data_157_156;
    assign token_in_vec_156[2] = token_157_156;
    assign dep_chan_vld_156_155 = out_chan_dep_vld_vec_156[0];
    assign dep_chan_data_156_155 = out_chan_dep_data_156;
    assign token_156_155 = token_out_vec_156[0];
    assign dep_chan_vld_156_157 = out_chan_dep_vld_vec_156[1];
    assign dep_chan_data_156_157 = out_chan_dep_data_156;
    assign token_156_157 = token_out_vec_156[1];
    assign dep_chan_vld_156_36 = out_chan_dep_vld_vec_156[2];
    assign dep_chan_data_156_36 = out_chan_dep_data_156;
    assign token_156_36 = token_out_vec_156[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 157, 3, 3) top_hls_deadlock_detect_unit_157 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_157),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_157),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_157),
        .token_in_vec(token_in_vec_157),
        .dl_detect_in(dl_detect_out),
        .origin(origin[157]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_157),
        .out_chan_dep_data(out_chan_dep_data_157),
        .token_out_vec(token_out_vec_157),
        .dl_detect_out(dl_in_vec[157]));

    assign proc_157_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_blk_n);
    assign proc_157_data_PIPO_blk[0] = 1'b0;
    assign proc_157_start_FIFO_blk[0] = 1'b0;
    assign proc_157_TLF_FIFO_blk[0] = 1'b0;
    assign proc_157_input_sync_blk[0] = 1'b0;
    assign proc_157_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_157[0] = dl_detect_out ? proc_dep_vld_vec_157_reg[0] : (proc_157_data_FIFO_blk[0] | proc_157_data_PIPO_blk[0] | proc_157_start_FIFO_blk[0] | proc_157_TLF_FIFO_blk[0] | proc_157_input_sync_blk[0] | proc_157_output_sync_blk[0]);
    assign proc_157_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_blk_n);
    assign proc_157_data_PIPO_blk[1] = 1'b0;
    assign proc_157_start_FIFO_blk[1] = 1'b0;
    assign proc_157_TLF_FIFO_blk[1] = 1'b0;
    assign proc_157_input_sync_blk[1] = 1'b0;
    assign proc_157_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_157[1] = dl_detect_out ? proc_dep_vld_vec_157_reg[1] : (proc_157_data_FIFO_blk[1] | proc_157_data_PIPO_blk[1] | proc_157_start_FIFO_blk[1] | proc_157_TLF_FIFO_blk[1] | proc_157_input_sync_blk[1] | proc_157_output_sync_blk[1]);
    assign proc_157_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_6_0_x0_U0.fifo_C_drain_PE_0_6_x0212_blk_n);
    assign proc_157_data_PIPO_blk[2] = 1'b0;
    assign proc_157_start_FIFO_blk[2] = 1'b0;
    assign proc_157_TLF_FIFO_blk[2] = 1'b0;
    assign proc_157_input_sync_blk[2] = 1'b0;
    assign proc_157_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_157[2] = dl_detect_out ? proc_dep_vld_vec_157_reg[2] : (proc_157_data_FIFO_blk[2] | proc_157_data_PIPO_blk[2] | proc_157_start_FIFO_blk[2] | proc_157_TLF_FIFO_blk[2] | proc_157_input_sync_blk[2] | proc_157_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_157_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_157_reg <= proc_dep_vld_vec_157;
        end
    end
    assign in_chan_dep_vld_vec_157[0] = dep_chan_vld_28_157;
    assign in_chan_dep_data_vec_157[351 : 0] = dep_chan_data_28_157;
    assign token_in_vec_157[0] = token_28_157;
    assign in_chan_dep_vld_vec_157[1] = dep_chan_vld_156_157;
    assign in_chan_dep_data_vec_157[703 : 352] = dep_chan_data_156_157;
    assign token_in_vec_157[1] = token_156_157;
    assign in_chan_dep_vld_vec_157[2] = dep_chan_vld_167_157;
    assign in_chan_dep_data_vec_157[1055 : 704] = dep_chan_data_167_157;
    assign token_in_vec_157[2] = token_167_157;
    assign dep_chan_vld_157_156 = out_chan_dep_vld_vec_157[0];
    assign dep_chan_data_157_156 = out_chan_dep_data_157;
    assign token_157_156 = token_out_vec_157[0];
    assign dep_chan_vld_157_167 = out_chan_dep_vld_vec_157[1];
    assign dep_chan_data_157_167 = out_chan_dep_data_157;
    assign token_157_167 = token_out_vec_157[1];
    assign dep_chan_vld_157_28 = out_chan_dep_vld_vec_157[2];
    assign dep_chan_data_157_28 = out_chan_dep_data_157;
    assign token_157_28 = token_out_vec_157[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_7_x0_U0
    top_hls_deadlock_detect_unit #(352, 158, 2, 2) top_hls_deadlock_detect_unit_158 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_158),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_158),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_158),
        .token_in_vec(token_in_vec_158),
        .dl_detect_in(dl_detect_out),
        .origin(origin[158]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_158),
        .out_chan_dep_data(out_chan_dep_data_158),
        .token_out_vec(token_out_vec_158),
        .dl_detect_out(dl_in_vec[158]));

    assign proc_158_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_7_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_blk_n);
    assign proc_158_data_PIPO_blk[0] = 1'b0;
    assign proc_158_start_FIFO_blk[0] = 1'b0;
    assign proc_158_TLF_FIFO_blk[0] = 1'b0;
    assign proc_158_input_sync_blk[0] = 1'b0;
    assign proc_158_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_158[0] = dl_detect_out ? proc_dep_vld_vec_158_reg[0] : (proc_158_data_FIFO_blk[0] | proc_158_data_PIPO_blk[0] | proc_158_start_FIFO_blk[0] | proc_158_TLF_FIFO_blk[0] | proc_158_input_sync_blk[0] | proc_158_output_sync_blk[0]);
    assign proc_158_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_boundary_wrapper_7_x0_U0.fifo_C_drain_PE_7_7_x0227_blk_n);
    assign proc_158_data_PIPO_blk[1] = 1'b0;
    assign proc_158_start_FIFO_blk[1] = 1'b0;
    assign proc_158_TLF_FIFO_blk[1] = 1'b0;
    assign proc_158_input_sync_blk[1] = 1'b0;
    assign proc_158_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_158[1] = dl_detect_out ? proc_dep_vld_vec_158_reg[1] : (proc_158_data_FIFO_blk[1] | proc_158_data_PIPO_blk[1] | proc_158_start_FIFO_blk[1] | proc_158_TLF_FIFO_blk[1] | proc_158_input_sync_blk[1] | proc_158_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_158_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_158_reg <= proc_dep_vld_vec_158;
        end
    end
    assign in_chan_dep_vld_vec_158[0] = dep_chan_vld_85_158;
    assign in_chan_dep_data_vec_158[351 : 0] = dep_chan_data_85_158;
    assign token_in_vec_158[0] = token_85_158;
    assign in_chan_dep_vld_vec_158[1] = dep_chan_vld_159_158;
    assign in_chan_dep_data_vec_158[703 : 352] = dep_chan_data_159_158;
    assign token_in_vec_158[1] = token_159_158;
    assign dep_chan_vld_158_159 = out_chan_dep_vld_vec_158[0];
    assign dep_chan_data_158_159 = out_chan_dep_data_158;
    assign token_158_159 = token_out_vec_158[0];
    assign dep_chan_vld_158_85 = out_chan_dep_vld_vec_158[1];
    assign dep_chan_data_158_85 = out_chan_dep_data_158;
    assign token_158_85 = token_out_vec_158[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 159, 3, 3) top_hls_deadlock_detect_unit_159 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_159),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_159),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_159),
        .token_in_vec(token_in_vec_159),
        .dl_detect_in(dl_detect_out),
        .origin(origin[159]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_159),
        .out_chan_dep_data(out_chan_dep_data_159),
        .token_out_vec(token_out_vec_159),
        .dl_detect_out(dl_in_vec[159]));

    assign proc_159_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_blk_n);
    assign proc_159_data_PIPO_blk[0] = 1'b0;
    assign proc_159_start_FIFO_blk[0] = 1'b0;
    assign proc_159_TLF_FIFO_blk[0] = 1'b0;
    assign proc_159_input_sync_blk[0] = 1'b0;
    assign proc_159_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_159[0] = dl_detect_out ? proc_dep_vld_vec_159_reg[0] : (proc_159_data_FIFO_blk[0] | proc_159_data_PIPO_blk[0] | proc_159_start_FIFO_blk[0] | proc_159_TLF_FIFO_blk[0] | proc_159_input_sync_blk[0] | proc_159_output_sync_blk[0]);
    assign proc_159_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_blk_n);
    assign proc_159_data_PIPO_blk[1] = 1'b0;
    assign proc_159_start_FIFO_blk[1] = 1'b0;
    assign proc_159_TLF_FIFO_blk[1] = 1'b0;
    assign proc_159_input_sync_blk[1] = 1'b0;
    assign proc_159_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_159[1] = dl_detect_out ? proc_dep_vld_vec_159_reg[1] : (proc_159_data_FIFO_blk[1] | proc_159_data_PIPO_blk[1] | proc_159_start_FIFO_blk[1] | proc_159_TLF_FIFO_blk[1] | proc_159_input_sync_blk[1] | proc_159_output_sync_blk[1]);
    assign proc_159_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_6_x0_U0.fifo_C_drain_PE_6_7_x0226_blk_n);
    assign proc_159_data_PIPO_blk[2] = 1'b0;
    assign proc_159_start_FIFO_blk[2] = 1'b0;
    assign proc_159_TLF_FIFO_blk[2] = 1'b0;
    assign proc_159_input_sync_blk[2] = 1'b0;
    assign proc_159_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_159[2] = dl_detect_out ? proc_dep_vld_vec_159_reg[2] : (proc_159_data_FIFO_blk[2] | proc_159_data_PIPO_blk[2] | proc_159_start_FIFO_blk[2] | proc_159_TLF_FIFO_blk[2] | proc_159_input_sync_blk[2] | proc_159_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_159_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_159_reg <= proc_dep_vld_vec_159;
        end
    end
    assign in_chan_dep_vld_vec_159[0] = dep_chan_vld_77_159;
    assign in_chan_dep_data_vec_159[351 : 0] = dep_chan_data_77_159;
    assign token_in_vec_159[0] = token_77_159;
    assign in_chan_dep_vld_vec_159[1] = dep_chan_vld_158_159;
    assign in_chan_dep_data_vec_159[703 : 352] = dep_chan_data_158_159;
    assign token_in_vec_159[1] = token_158_159;
    assign in_chan_dep_vld_vec_159[2] = dep_chan_vld_160_159;
    assign in_chan_dep_data_vec_159[1055 : 704] = dep_chan_data_160_159;
    assign token_in_vec_159[2] = token_160_159;
    assign dep_chan_vld_159_158 = out_chan_dep_vld_vec_159[0];
    assign dep_chan_data_159_158 = out_chan_dep_data_159;
    assign token_159_158 = token_out_vec_159[0];
    assign dep_chan_vld_159_160 = out_chan_dep_vld_vec_159[1];
    assign dep_chan_data_159_160 = out_chan_dep_data_159;
    assign token_159_160 = token_out_vec_159[1];
    assign dep_chan_vld_159_77 = out_chan_dep_vld_vec_159[2];
    assign dep_chan_data_159_77 = out_chan_dep_data_159;
    assign token_159_77 = token_out_vec_159[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 160, 3, 3) top_hls_deadlock_detect_unit_160 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_160),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_160),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_160),
        .token_in_vec(token_in_vec_160),
        .dl_detect_in(dl_detect_out),
        .origin(origin[160]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_160),
        .out_chan_dep_data(out_chan_dep_data_160),
        .token_out_vec(token_out_vec_160),
        .dl_detect_out(dl_in_vec[160]));

    assign proc_160_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_blk_n);
    assign proc_160_data_PIPO_blk[0] = 1'b0;
    assign proc_160_start_FIFO_blk[0] = 1'b0;
    assign proc_160_TLF_FIFO_blk[0] = 1'b0;
    assign proc_160_input_sync_blk[0] = 1'b0;
    assign proc_160_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_160[0] = dl_detect_out ? proc_dep_vld_vec_160_reg[0] : (proc_160_data_FIFO_blk[0] | proc_160_data_PIPO_blk[0] | proc_160_start_FIFO_blk[0] | proc_160_TLF_FIFO_blk[0] | proc_160_input_sync_blk[0] | proc_160_output_sync_blk[0]);
    assign proc_160_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_blk_n);
    assign proc_160_data_PIPO_blk[1] = 1'b0;
    assign proc_160_start_FIFO_blk[1] = 1'b0;
    assign proc_160_TLF_FIFO_blk[1] = 1'b0;
    assign proc_160_input_sync_blk[1] = 1'b0;
    assign proc_160_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_160[1] = dl_detect_out ? proc_dep_vld_vec_160_reg[1] : (proc_160_data_FIFO_blk[1] | proc_160_data_PIPO_blk[1] | proc_160_start_FIFO_blk[1] | proc_160_TLF_FIFO_blk[1] | proc_160_input_sync_blk[1] | proc_160_output_sync_blk[1]);
    assign proc_160_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_5_x0_U0.fifo_C_drain_PE_5_7_x0225_blk_n);
    assign proc_160_data_PIPO_blk[2] = 1'b0;
    assign proc_160_start_FIFO_blk[2] = 1'b0;
    assign proc_160_TLF_FIFO_blk[2] = 1'b0;
    assign proc_160_input_sync_blk[2] = 1'b0;
    assign proc_160_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_160[2] = dl_detect_out ? proc_dep_vld_vec_160_reg[2] : (proc_160_data_FIFO_blk[2] | proc_160_data_PIPO_blk[2] | proc_160_start_FIFO_blk[2] | proc_160_TLF_FIFO_blk[2] | proc_160_input_sync_blk[2] | proc_160_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_160_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_160_reg <= proc_dep_vld_vec_160;
        end
    end
    assign in_chan_dep_vld_vec_160[0] = dep_chan_vld_69_160;
    assign in_chan_dep_data_vec_160[351 : 0] = dep_chan_data_69_160;
    assign token_in_vec_160[0] = token_69_160;
    assign in_chan_dep_vld_vec_160[1] = dep_chan_vld_159_160;
    assign in_chan_dep_data_vec_160[703 : 352] = dep_chan_data_159_160;
    assign token_in_vec_160[1] = token_159_160;
    assign in_chan_dep_vld_vec_160[2] = dep_chan_vld_161_160;
    assign in_chan_dep_data_vec_160[1055 : 704] = dep_chan_data_161_160;
    assign token_in_vec_160[2] = token_161_160;
    assign dep_chan_vld_160_159 = out_chan_dep_vld_vec_160[0];
    assign dep_chan_data_160_159 = out_chan_dep_data_160;
    assign token_160_159 = token_out_vec_160[0];
    assign dep_chan_vld_160_161 = out_chan_dep_vld_vec_160[1];
    assign dep_chan_data_160_161 = out_chan_dep_data_160;
    assign token_160_161 = token_out_vec_160[1];
    assign dep_chan_vld_160_69 = out_chan_dep_vld_vec_160[2];
    assign dep_chan_data_160_69 = out_chan_dep_data_160;
    assign token_160_69 = token_out_vec_160[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 161, 3, 3) top_hls_deadlock_detect_unit_161 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_161),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_161),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_161),
        .token_in_vec(token_in_vec_161),
        .dl_detect_in(dl_detect_out),
        .origin(origin[161]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_161),
        .out_chan_dep_data(out_chan_dep_data_161),
        .token_out_vec(token_out_vec_161),
        .dl_detect_out(dl_in_vec[161]));

    assign proc_161_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_blk_n);
    assign proc_161_data_PIPO_blk[0] = 1'b0;
    assign proc_161_start_FIFO_blk[0] = 1'b0;
    assign proc_161_TLF_FIFO_blk[0] = 1'b0;
    assign proc_161_input_sync_blk[0] = 1'b0;
    assign proc_161_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_161[0] = dl_detect_out ? proc_dep_vld_vec_161_reg[0] : (proc_161_data_FIFO_blk[0] | proc_161_data_PIPO_blk[0] | proc_161_start_FIFO_blk[0] | proc_161_TLF_FIFO_blk[0] | proc_161_input_sync_blk[0] | proc_161_output_sync_blk[0]);
    assign proc_161_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_blk_n);
    assign proc_161_data_PIPO_blk[1] = 1'b0;
    assign proc_161_start_FIFO_blk[1] = 1'b0;
    assign proc_161_TLF_FIFO_blk[1] = 1'b0;
    assign proc_161_input_sync_blk[1] = 1'b0;
    assign proc_161_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_161[1] = dl_detect_out ? proc_dep_vld_vec_161_reg[1] : (proc_161_data_FIFO_blk[1] | proc_161_data_PIPO_blk[1] | proc_161_start_FIFO_blk[1] | proc_161_TLF_FIFO_blk[1] | proc_161_input_sync_blk[1] | proc_161_output_sync_blk[1]);
    assign proc_161_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_4_x0_U0.fifo_C_drain_PE_4_7_x0224_blk_n);
    assign proc_161_data_PIPO_blk[2] = 1'b0;
    assign proc_161_start_FIFO_blk[2] = 1'b0;
    assign proc_161_TLF_FIFO_blk[2] = 1'b0;
    assign proc_161_input_sync_blk[2] = 1'b0;
    assign proc_161_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_161[2] = dl_detect_out ? proc_dep_vld_vec_161_reg[2] : (proc_161_data_FIFO_blk[2] | proc_161_data_PIPO_blk[2] | proc_161_start_FIFO_blk[2] | proc_161_TLF_FIFO_blk[2] | proc_161_input_sync_blk[2] | proc_161_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_161_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_161_reg <= proc_dep_vld_vec_161;
        end
    end
    assign in_chan_dep_vld_vec_161[0] = dep_chan_vld_61_161;
    assign in_chan_dep_data_vec_161[351 : 0] = dep_chan_data_61_161;
    assign token_in_vec_161[0] = token_61_161;
    assign in_chan_dep_vld_vec_161[1] = dep_chan_vld_160_161;
    assign in_chan_dep_data_vec_161[703 : 352] = dep_chan_data_160_161;
    assign token_in_vec_161[1] = token_160_161;
    assign in_chan_dep_vld_vec_161[2] = dep_chan_vld_162_161;
    assign in_chan_dep_data_vec_161[1055 : 704] = dep_chan_data_162_161;
    assign token_in_vec_161[2] = token_162_161;
    assign dep_chan_vld_161_160 = out_chan_dep_vld_vec_161[0];
    assign dep_chan_data_161_160 = out_chan_dep_data_161;
    assign token_161_160 = token_out_vec_161[0];
    assign dep_chan_vld_161_162 = out_chan_dep_vld_vec_161[1];
    assign dep_chan_data_161_162 = out_chan_dep_data_161;
    assign token_161_162 = token_out_vec_161[1];
    assign dep_chan_vld_161_61 = out_chan_dep_vld_vec_161[2];
    assign dep_chan_data_161_61 = out_chan_dep_data_161;
    assign token_161_61 = token_out_vec_161[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 162, 3, 3) top_hls_deadlock_detect_unit_162 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_162),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_162),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_162),
        .token_in_vec(token_in_vec_162),
        .dl_detect_in(dl_detect_out),
        .origin(origin[162]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_162),
        .out_chan_dep_data(out_chan_dep_data_162),
        .token_out_vec(token_out_vec_162),
        .dl_detect_out(dl_in_vec[162]));

    assign proc_162_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_blk_n);
    assign proc_162_data_PIPO_blk[0] = 1'b0;
    assign proc_162_start_FIFO_blk[0] = 1'b0;
    assign proc_162_TLF_FIFO_blk[0] = 1'b0;
    assign proc_162_input_sync_blk[0] = 1'b0;
    assign proc_162_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_162[0] = dl_detect_out ? proc_dep_vld_vec_162_reg[0] : (proc_162_data_FIFO_blk[0] | proc_162_data_PIPO_blk[0] | proc_162_start_FIFO_blk[0] | proc_162_TLF_FIFO_blk[0] | proc_162_input_sync_blk[0] | proc_162_output_sync_blk[0]);
    assign proc_162_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_blk_n);
    assign proc_162_data_PIPO_blk[1] = 1'b0;
    assign proc_162_start_FIFO_blk[1] = 1'b0;
    assign proc_162_TLF_FIFO_blk[1] = 1'b0;
    assign proc_162_input_sync_blk[1] = 1'b0;
    assign proc_162_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_162[1] = dl_detect_out ? proc_dep_vld_vec_162_reg[1] : (proc_162_data_FIFO_blk[1] | proc_162_data_PIPO_blk[1] | proc_162_start_FIFO_blk[1] | proc_162_TLF_FIFO_blk[1] | proc_162_input_sync_blk[1] | proc_162_output_sync_blk[1]);
    assign proc_162_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_3_x0_U0.fifo_C_drain_PE_3_7_x0223_blk_n);
    assign proc_162_data_PIPO_blk[2] = 1'b0;
    assign proc_162_start_FIFO_blk[2] = 1'b0;
    assign proc_162_TLF_FIFO_blk[2] = 1'b0;
    assign proc_162_input_sync_blk[2] = 1'b0;
    assign proc_162_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_162[2] = dl_detect_out ? proc_dep_vld_vec_162_reg[2] : (proc_162_data_FIFO_blk[2] | proc_162_data_PIPO_blk[2] | proc_162_start_FIFO_blk[2] | proc_162_TLF_FIFO_blk[2] | proc_162_input_sync_blk[2] | proc_162_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_162_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_162_reg <= proc_dep_vld_vec_162;
        end
    end
    assign in_chan_dep_vld_vec_162[0] = dep_chan_vld_53_162;
    assign in_chan_dep_data_vec_162[351 : 0] = dep_chan_data_53_162;
    assign token_in_vec_162[0] = token_53_162;
    assign in_chan_dep_vld_vec_162[1] = dep_chan_vld_161_162;
    assign in_chan_dep_data_vec_162[703 : 352] = dep_chan_data_161_162;
    assign token_in_vec_162[1] = token_161_162;
    assign in_chan_dep_vld_vec_162[2] = dep_chan_vld_163_162;
    assign in_chan_dep_data_vec_162[1055 : 704] = dep_chan_data_163_162;
    assign token_in_vec_162[2] = token_163_162;
    assign dep_chan_vld_162_161 = out_chan_dep_vld_vec_162[0];
    assign dep_chan_data_162_161 = out_chan_dep_data_162;
    assign token_162_161 = token_out_vec_162[0];
    assign dep_chan_vld_162_163 = out_chan_dep_vld_vec_162[1];
    assign dep_chan_data_162_163 = out_chan_dep_data_162;
    assign token_162_163 = token_out_vec_162[1];
    assign dep_chan_vld_162_53 = out_chan_dep_vld_vec_162[2];
    assign dep_chan_data_162_53 = out_chan_dep_data_162;
    assign token_162_53 = token_out_vec_162[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 163, 3, 3) top_hls_deadlock_detect_unit_163 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_163),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_163),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_163),
        .token_in_vec(token_in_vec_163),
        .dl_detect_in(dl_detect_out),
        .origin(origin[163]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_163),
        .out_chan_dep_data(out_chan_dep_data_163),
        .token_out_vec(token_out_vec_163),
        .dl_detect_out(dl_in_vec[163]));

    assign proc_163_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_blk_n);
    assign proc_163_data_PIPO_blk[0] = 1'b0;
    assign proc_163_start_FIFO_blk[0] = 1'b0;
    assign proc_163_TLF_FIFO_blk[0] = 1'b0;
    assign proc_163_input_sync_blk[0] = 1'b0;
    assign proc_163_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_163[0] = dl_detect_out ? proc_dep_vld_vec_163_reg[0] : (proc_163_data_FIFO_blk[0] | proc_163_data_PIPO_blk[0] | proc_163_start_FIFO_blk[0] | proc_163_TLF_FIFO_blk[0] | proc_163_input_sync_blk[0] | proc_163_output_sync_blk[0]);
    assign proc_163_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_blk_n);
    assign proc_163_data_PIPO_blk[1] = 1'b0;
    assign proc_163_start_FIFO_blk[1] = 1'b0;
    assign proc_163_TLF_FIFO_blk[1] = 1'b0;
    assign proc_163_input_sync_blk[1] = 1'b0;
    assign proc_163_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_163[1] = dl_detect_out ? proc_dep_vld_vec_163_reg[1] : (proc_163_data_FIFO_blk[1] | proc_163_data_PIPO_blk[1] | proc_163_start_FIFO_blk[1] | proc_163_TLF_FIFO_blk[1] | proc_163_input_sync_blk[1] | proc_163_output_sync_blk[1]);
    assign proc_163_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_2_x0_U0.fifo_C_drain_PE_2_7_x0222_blk_n);
    assign proc_163_data_PIPO_blk[2] = 1'b0;
    assign proc_163_start_FIFO_blk[2] = 1'b0;
    assign proc_163_TLF_FIFO_blk[2] = 1'b0;
    assign proc_163_input_sync_blk[2] = 1'b0;
    assign proc_163_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_163[2] = dl_detect_out ? proc_dep_vld_vec_163_reg[2] : (proc_163_data_FIFO_blk[2] | proc_163_data_PIPO_blk[2] | proc_163_start_FIFO_blk[2] | proc_163_TLF_FIFO_blk[2] | proc_163_input_sync_blk[2] | proc_163_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_163_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_163_reg <= proc_dep_vld_vec_163;
        end
    end
    assign in_chan_dep_vld_vec_163[0] = dep_chan_vld_45_163;
    assign in_chan_dep_data_vec_163[351 : 0] = dep_chan_data_45_163;
    assign token_in_vec_163[0] = token_45_163;
    assign in_chan_dep_vld_vec_163[1] = dep_chan_vld_162_163;
    assign in_chan_dep_data_vec_163[703 : 352] = dep_chan_data_162_163;
    assign token_in_vec_163[1] = token_162_163;
    assign in_chan_dep_vld_vec_163[2] = dep_chan_vld_164_163;
    assign in_chan_dep_data_vec_163[1055 : 704] = dep_chan_data_164_163;
    assign token_in_vec_163[2] = token_164_163;
    assign dep_chan_vld_163_162 = out_chan_dep_vld_vec_163[0];
    assign dep_chan_data_163_162 = out_chan_dep_data_163;
    assign token_163_162 = token_out_vec_163[0];
    assign dep_chan_vld_163_164 = out_chan_dep_vld_vec_163[1];
    assign dep_chan_data_163_164 = out_chan_dep_data_163;
    assign token_163_164 = token_out_vec_163[1];
    assign dep_chan_vld_163_45 = out_chan_dep_vld_vec_163[2];
    assign dep_chan_data_163_45 = out_chan_dep_data_163;
    assign token_163_45 = token_out_vec_163[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 164, 3, 3) top_hls_deadlock_detect_unit_164 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_164),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_164),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_164),
        .token_in_vec(token_in_vec_164),
        .dl_detect_in(dl_detect_out),
        .origin(origin[164]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_164),
        .out_chan_dep_data(out_chan_dep_data_164),
        .token_out_vec(token_out_vec_164),
        .dl_detect_out(dl_in_vec[164]));

    assign proc_164_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_blk_n);
    assign proc_164_data_PIPO_blk[0] = 1'b0;
    assign proc_164_start_FIFO_blk[0] = 1'b0;
    assign proc_164_TLF_FIFO_blk[0] = 1'b0;
    assign proc_164_input_sync_blk[0] = 1'b0;
    assign proc_164_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_164[0] = dl_detect_out ? proc_dep_vld_vec_164_reg[0] : (proc_164_data_FIFO_blk[0] | proc_164_data_PIPO_blk[0] | proc_164_start_FIFO_blk[0] | proc_164_TLF_FIFO_blk[0] | proc_164_input_sync_blk[0] | proc_164_output_sync_blk[0]);
    assign proc_164_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_blk_n);
    assign proc_164_data_PIPO_blk[1] = 1'b0;
    assign proc_164_start_FIFO_blk[1] = 1'b0;
    assign proc_164_TLF_FIFO_blk[1] = 1'b0;
    assign proc_164_input_sync_blk[1] = 1'b0;
    assign proc_164_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_164[1] = dl_detect_out ? proc_dep_vld_vec_164_reg[1] : (proc_164_data_FIFO_blk[1] | proc_164_data_PIPO_blk[1] | proc_164_start_FIFO_blk[1] | proc_164_TLF_FIFO_blk[1] | proc_164_input_sync_blk[1] | proc_164_output_sync_blk[1]);
    assign proc_164_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_1_x0_U0.fifo_C_drain_PE_1_7_x0221_blk_n);
    assign proc_164_data_PIPO_blk[2] = 1'b0;
    assign proc_164_start_FIFO_blk[2] = 1'b0;
    assign proc_164_TLF_FIFO_blk[2] = 1'b0;
    assign proc_164_input_sync_blk[2] = 1'b0;
    assign proc_164_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_164[2] = dl_detect_out ? proc_dep_vld_vec_164_reg[2] : (proc_164_data_FIFO_blk[2] | proc_164_data_PIPO_blk[2] | proc_164_start_FIFO_blk[2] | proc_164_TLF_FIFO_blk[2] | proc_164_input_sync_blk[2] | proc_164_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_164_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_164_reg <= proc_dep_vld_vec_164;
        end
    end
    assign in_chan_dep_vld_vec_164[0] = dep_chan_vld_37_164;
    assign in_chan_dep_data_vec_164[351 : 0] = dep_chan_data_37_164;
    assign token_in_vec_164[0] = token_37_164;
    assign in_chan_dep_vld_vec_164[1] = dep_chan_vld_163_164;
    assign in_chan_dep_data_vec_164[703 : 352] = dep_chan_data_163_164;
    assign token_in_vec_164[1] = token_163_164;
    assign in_chan_dep_vld_vec_164[2] = dep_chan_vld_165_164;
    assign in_chan_dep_data_vec_164[1055 : 704] = dep_chan_data_165_164;
    assign token_in_vec_164[2] = token_165_164;
    assign dep_chan_vld_164_163 = out_chan_dep_vld_vec_164[0];
    assign dep_chan_data_164_163 = out_chan_dep_data_164;
    assign token_164_163 = token_out_vec_164[0];
    assign dep_chan_vld_164_165 = out_chan_dep_vld_vec_164[1];
    assign dep_chan_data_164_165 = out_chan_dep_data_164;
    assign token_164_165 = token_out_vec_164[1];
    assign dep_chan_vld_164_37 = out_chan_dep_vld_vec_164[2];
    assign dep_chan_data_164_37 = out_chan_dep_data_164;
    assign token_164_37 = token_out_vec_164[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 165, 3, 3) top_hls_deadlock_detect_unit_165 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_165),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_165),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_165),
        .token_in_vec(token_in_vec_165),
        .dl_detect_in(dl_detect_out),
        .origin(origin[165]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_165),
        .out_chan_dep_data(out_chan_dep_data_165),
        .token_out_vec(token_out_vec_165),
        .dl_detect_out(dl_in_vec[165]));

    assign proc_165_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_blk_n);
    assign proc_165_data_PIPO_blk[0] = 1'b0;
    assign proc_165_start_FIFO_blk[0] = 1'b0;
    assign proc_165_TLF_FIFO_blk[0] = 1'b0;
    assign proc_165_input_sync_blk[0] = 1'b0;
    assign proc_165_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_165[0] = dl_detect_out ? proc_dep_vld_vec_165_reg[0] : (proc_165_data_FIFO_blk[0] | proc_165_data_PIPO_blk[0] | proc_165_start_FIFO_blk[0] | proc_165_TLF_FIFO_blk[0] | proc_165_input_sync_blk[0] | proc_165_output_sync_blk[0]);
    assign proc_165_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_blk_n);
    assign proc_165_data_PIPO_blk[1] = 1'b0;
    assign proc_165_start_FIFO_blk[1] = 1'b0;
    assign proc_165_TLF_FIFO_blk[1] = 1'b0;
    assign proc_165_input_sync_blk[1] = 1'b0;
    assign proc_165_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_165[1] = dl_detect_out ? proc_dep_vld_vec_165_reg[1] : (proc_165_data_FIFO_blk[1] | proc_165_data_PIPO_blk[1] | proc_165_start_FIFO_blk[1] | proc_165_TLF_FIFO_blk[1] | proc_165_input_sync_blk[1] | proc_165_output_sync_blk[1]);
    assign proc_165_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L1_out_wrapper_7_0_x0_U0.fifo_C_drain_PE_0_7_x0220_blk_n);
    assign proc_165_data_PIPO_blk[2] = 1'b0;
    assign proc_165_start_FIFO_blk[2] = 1'b0;
    assign proc_165_TLF_FIFO_blk[2] = 1'b0;
    assign proc_165_input_sync_blk[2] = 1'b0;
    assign proc_165_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_165[2] = dl_detect_out ? proc_dep_vld_vec_165_reg[2] : (proc_165_data_FIFO_blk[2] | proc_165_data_PIPO_blk[2] | proc_165_start_FIFO_blk[2] | proc_165_TLF_FIFO_blk[2] | proc_165_input_sync_blk[2] | proc_165_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_165_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_165_reg <= proc_dep_vld_vec_165;
        end
    end
    assign in_chan_dep_vld_vec_165[0] = dep_chan_vld_29_165;
    assign in_chan_dep_data_vec_165[351 : 0] = dep_chan_data_29_165;
    assign token_in_vec_165[0] = token_29_165;
    assign in_chan_dep_vld_vec_165[1] = dep_chan_vld_164_165;
    assign in_chan_dep_data_vec_165[703 : 352] = dep_chan_data_164_165;
    assign token_in_vec_165[1] = token_164_165;
    assign in_chan_dep_vld_vec_165[2] = dep_chan_vld_166_165;
    assign in_chan_dep_data_vec_165[1055 : 704] = dep_chan_data_166_165;
    assign token_in_vec_165[2] = token_166_165;
    assign dep_chan_vld_165_164 = out_chan_dep_vld_vec_165[0];
    assign dep_chan_data_165_164 = out_chan_dep_data_165;
    assign token_165_164 = token_out_vec_165[0];
    assign dep_chan_vld_165_166 = out_chan_dep_vld_vec_165[1];
    assign dep_chan_data_165_166 = out_chan_dep_data_165;
    assign token_165_166 = token_out_vec_165[1];
    assign dep_chan_vld_165_29 = out_chan_dep_vld_vec_165[2];
    assign dep_chan_data_165_29 = out_chan_dep_data_165;
    assign token_165_29 = token_out_vec_165[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L2_out_boundary_x0_U0
    top_hls_deadlock_detect_unit #(352, 166, 2, 2) top_hls_deadlock_detect_unit_166 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_166),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_166),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_166),
        .token_in_vec(token_in_vec_166),
        .dl_detect_in(dl_detect_out),
        .origin(origin[166]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_166),
        .out_chan_dep_data(out_chan_dep_data_166),
        .token_out_vec(token_out_vec_166),
        .dl_detect_out(dl_in_vec[166]));

    assign proc_166_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_boundary_x0_U0.fifo_C_drain_C_drain_IO_L2_out_7_x0299_blk_n);
    assign proc_166_data_PIPO_blk[0] = 1'b0;
    assign proc_166_start_FIFO_blk[0] = 1'b0;
    assign proc_166_TLF_FIFO_blk[0] = 1'b0;
    assign proc_166_input_sync_blk[0] = 1'b0;
    assign proc_166_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_166[0] = dl_detect_out ? proc_dep_vld_vec_166_reg[0] : (proc_166_data_FIFO_blk[0] | proc_166_data_PIPO_blk[0] | proc_166_start_FIFO_blk[0] | proc_166_TLF_FIFO_blk[0] | proc_166_input_sync_blk[0] | proc_166_output_sync_blk[0]);
    assign proc_166_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_boundary_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_blk_n);
    assign proc_166_data_PIPO_blk[1] = 1'b0;
    assign proc_166_start_FIFO_blk[1] = 1'b0;
    assign proc_166_TLF_FIFO_blk[1] = 1'b0;
    assign proc_166_input_sync_blk[1] = 1'b0;
    assign proc_166_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_166[1] = dl_detect_out ? proc_dep_vld_vec_166_reg[1] : (proc_166_data_FIFO_blk[1] | proc_166_data_PIPO_blk[1] | proc_166_start_FIFO_blk[1] | proc_166_TLF_FIFO_blk[1] | proc_166_input_sync_blk[1] | proc_166_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_166_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_166_reg <= proc_dep_vld_vec_166;
        end
    end
    assign in_chan_dep_vld_vec_166[0] = dep_chan_vld_165_166;
    assign in_chan_dep_data_vec_166[351 : 0] = dep_chan_data_165_166;
    assign token_in_vec_166[0] = token_165_166;
    assign in_chan_dep_vld_vec_166[1] = dep_chan_vld_167_166;
    assign in_chan_dep_data_vec_166[703 : 352] = dep_chan_data_167_166;
    assign token_in_vec_166[1] = token_167_166;
    assign dep_chan_vld_166_167 = out_chan_dep_vld_vec_166[0];
    assign dep_chan_data_166_167 = out_chan_dep_data_166;
    assign token_166_167 = token_out_vec_166[0];
    assign dep_chan_vld_166_165 = out_chan_dep_vld_vec_166[1];
    assign dep_chan_data_166_165 = out_chan_dep_data_166;
    assign token_166_165 = token_out_vec_166[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L2_out_6_x0_U0
    top_hls_deadlock_detect_unit #(352, 167, 3, 3) top_hls_deadlock_detect_unit_167 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_167),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_167),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_167),
        .token_in_vec(token_in_vec_167),
        .dl_detect_in(dl_detect_out),
        .origin(origin[167]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_167),
        .out_chan_dep_data(out_chan_dep_data_167),
        .token_out_vec(token_out_vec_167),
        .dl_detect_out(dl_in_vec[167]));

    assign proc_167_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_6_x0_U0.fifo_C_drain_C_drain_IO_L2_out_7_x0299_blk_n);
    assign proc_167_data_PIPO_blk[0] = 1'b0;
    assign proc_167_start_FIFO_blk[0] = 1'b0;
    assign proc_167_TLF_FIFO_blk[0] = 1'b0;
    assign proc_167_input_sync_blk[0] = 1'b0;
    assign proc_167_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_167[0] = dl_detect_out ? proc_dep_vld_vec_167_reg[0] : (proc_167_data_FIFO_blk[0] | proc_167_data_PIPO_blk[0] | proc_167_start_FIFO_blk[0] | proc_167_TLF_FIFO_blk[0] | proc_167_input_sync_blk[0] | proc_167_output_sync_blk[0]);
    assign proc_167_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_6_x0_U0.fifo_C_drain_C_drain_IO_L2_out_6_x0298_blk_n);
    assign proc_167_data_PIPO_blk[1] = 1'b0;
    assign proc_167_start_FIFO_blk[1] = 1'b0;
    assign proc_167_TLF_FIFO_blk[1] = 1'b0;
    assign proc_167_input_sync_blk[1] = 1'b0;
    assign proc_167_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_167[1] = dl_detect_out ? proc_dep_vld_vec_167_reg[1] : (proc_167_data_FIFO_blk[1] | proc_167_data_PIPO_blk[1] | proc_167_start_FIFO_blk[1] | proc_167_TLF_FIFO_blk[1] | proc_167_input_sync_blk[1] | proc_167_output_sync_blk[1]);
    assign proc_167_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_blk_n);
    assign proc_167_data_PIPO_blk[2] = 1'b0;
    assign proc_167_start_FIFO_blk[2] = 1'b0;
    assign proc_167_TLF_FIFO_blk[2] = 1'b0;
    assign proc_167_input_sync_blk[2] = 1'b0;
    assign proc_167_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_167[2] = dl_detect_out ? proc_dep_vld_vec_167_reg[2] : (proc_167_data_FIFO_blk[2] | proc_167_data_PIPO_blk[2] | proc_167_start_FIFO_blk[2] | proc_167_TLF_FIFO_blk[2] | proc_167_input_sync_blk[2] | proc_167_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_167_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_167_reg <= proc_dep_vld_vec_167;
        end
    end
    assign in_chan_dep_vld_vec_167[0] = dep_chan_vld_157_167;
    assign in_chan_dep_data_vec_167[351 : 0] = dep_chan_data_157_167;
    assign token_in_vec_167[0] = token_157_167;
    assign in_chan_dep_vld_vec_167[1] = dep_chan_vld_166_167;
    assign in_chan_dep_data_vec_167[703 : 352] = dep_chan_data_166_167;
    assign token_in_vec_167[1] = token_166_167;
    assign in_chan_dep_vld_vec_167[2] = dep_chan_vld_168_167;
    assign in_chan_dep_data_vec_167[1055 : 704] = dep_chan_data_168_167;
    assign token_in_vec_167[2] = token_168_167;
    assign dep_chan_vld_167_166 = out_chan_dep_vld_vec_167[0];
    assign dep_chan_data_167_166 = out_chan_dep_data_167;
    assign token_167_166 = token_out_vec_167[0];
    assign dep_chan_vld_167_168 = out_chan_dep_vld_vec_167[1];
    assign dep_chan_data_167_168 = out_chan_dep_data_167;
    assign token_167_168 = token_out_vec_167[1];
    assign dep_chan_vld_167_157 = out_chan_dep_vld_vec_167[2];
    assign dep_chan_data_167_157 = out_chan_dep_data_167;
    assign token_167_157 = token_out_vec_167[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L2_out_5_x0_U0
    top_hls_deadlock_detect_unit #(352, 168, 3, 3) top_hls_deadlock_detect_unit_168 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_168),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_168),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_168),
        .token_in_vec(token_in_vec_168),
        .dl_detect_in(dl_detect_out),
        .origin(origin[168]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_168),
        .out_chan_dep_data(out_chan_dep_data_168),
        .token_out_vec(token_out_vec_168),
        .dl_detect_out(dl_in_vec[168]));

    assign proc_168_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_5_x0_U0.fifo_C_drain_C_drain_IO_L2_out_6_x0298_blk_n);
    assign proc_168_data_PIPO_blk[0] = 1'b0;
    assign proc_168_start_FIFO_blk[0] = 1'b0;
    assign proc_168_TLF_FIFO_blk[0] = 1'b0;
    assign proc_168_input_sync_blk[0] = 1'b0;
    assign proc_168_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_168[0] = dl_detect_out ? proc_dep_vld_vec_168_reg[0] : (proc_168_data_FIFO_blk[0] | proc_168_data_PIPO_blk[0] | proc_168_start_FIFO_blk[0] | proc_168_TLF_FIFO_blk[0] | proc_168_input_sync_blk[0] | proc_168_output_sync_blk[0]);
    assign proc_168_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_5_x0_U0.fifo_C_drain_C_drain_IO_L2_out_5_x0297_blk_n);
    assign proc_168_data_PIPO_blk[1] = 1'b0;
    assign proc_168_start_FIFO_blk[1] = 1'b0;
    assign proc_168_TLF_FIFO_blk[1] = 1'b0;
    assign proc_168_input_sync_blk[1] = 1'b0;
    assign proc_168_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_168[1] = dl_detect_out ? proc_dep_vld_vec_168_reg[1] : (proc_168_data_FIFO_blk[1] | proc_168_data_PIPO_blk[1] | proc_168_start_FIFO_blk[1] | proc_168_TLF_FIFO_blk[1] | proc_168_input_sync_blk[1] | proc_168_output_sync_blk[1]);
    assign proc_168_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_blk_n);
    assign proc_168_data_PIPO_blk[2] = 1'b0;
    assign proc_168_start_FIFO_blk[2] = 1'b0;
    assign proc_168_TLF_FIFO_blk[2] = 1'b0;
    assign proc_168_input_sync_blk[2] = 1'b0;
    assign proc_168_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_168[2] = dl_detect_out ? proc_dep_vld_vec_168_reg[2] : (proc_168_data_FIFO_blk[2] | proc_168_data_PIPO_blk[2] | proc_168_start_FIFO_blk[2] | proc_168_TLF_FIFO_blk[2] | proc_168_input_sync_blk[2] | proc_168_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_168_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_168_reg <= proc_dep_vld_vec_168;
        end
    end
    assign in_chan_dep_vld_vec_168[0] = dep_chan_vld_149_168;
    assign in_chan_dep_data_vec_168[351 : 0] = dep_chan_data_149_168;
    assign token_in_vec_168[0] = token_149_168;
    assign in_chan_dep_vld_vec_168[1] = dep_chan_vld_167_168;
    assign in_chan_dep_data_vec_168[703 : 352] = dep_chan_data_167_168;
    assign token_in_vec_168[1] = token_167_168;
    assign in_chan_dep_vld_vec_168[2] = dep_chan_vld_169_168;
    assign in_chan_dep_data_vec_168[1055 : 704] = dep_chan_data_169_168;
    assign token_in_vec_168[2] = token_169_168;
    assign dep_chan_vld_168_167 = out_chan_dep_vld_vec_168[0];
    assign dep_chan_data_168_167 = out_chan_dep_data_168;
    assign token_168_167 = token_out_vec_168[0];
    assign dep_chan_vld_168_169 = out_chan_dep_vld_vec_168[1];
    assign dep_chan_data_168_169 = out_chan_dep_data_168;
    assign token_168_169 = token_out_vec_168[1];
    assign dep_chan_vld_168_149 = out_chan_dep_vld_vec_168[2];
    assign dep_chan_data_168_149 = out_chan_dep_data_168;
    assign token_168_149 = token_out_vec_168[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L2_out_4_x0_U0
    top_hls_deadlock_detect_unit #(352, 169, 3, 3) top_hls_deadlock_detect_unit_169 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_169),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_169),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_169),
        .token_in_vec(token_in_vec_169),
        .dl_detect_in(dl_detect_out),
        .origin(origin[169]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_169),
        .out_chan_dep_data(out_chan_dep_data_169),
        .token_out_vec(token_out_vec_169),
        .dl_detect_out(dl_in_vec[169]));

    assign proc_169_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_4_x0_U0.fifo_C_drain_C_drain_IO_L2_out_5_x0297_blk_n);
    assign proc_169_data_PIPO_blk[0] = 1'b0;
    assign proc_169_start_FIFO_blk[0] = 1'b0;
    assign proc_169_TLF_FIFO_blk[0] = 1'b0;
    assign proc_169_input_sync_blk[0] = 1'b0;
    assign proc_169_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_169[0] = dl_detect_out ? proc_dep_vld_vec_169_reg[0] : (proc_169_data_FIFO_blk[0] | proc_169_data_PIPO_blk[0] | proc_169_start_FIFO_blk[0] | proc_169_TLF_FIFO_blk[0] | proc_169_input_sync_blk[0] | proc_169_output_sync_blk[0]);
    assign proc_169_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_4_x0_U0.fifo_C_drain_C_drain_IO_L2_out_4_x0296_blk_n);
    assign proc_169_data_PIPO_blk[1] = 1'b0;
    assign proc_169_start_FIFO_blk[1] = 1'b0;
    assign proc_169_TLF_FIFO_blk[1] = 1'b0;
    assign proc_169_input_sync_blk[1] = 1'b0;
    assign proc_169_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_169[1] = dl_detect_out ? proc_dep_vld_vec_169_reg[1] : (proc_169_data_FIFO_blk[1] | proc_169_data_PIPO_blk[1] | proc_169_start_FIFO_blk[1] | proc_169_TLF_FIFO_blk[1] | proc_169_input_sync_blk[1] | proc_169_output_sync_blk[1]);
    assign proc_169_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_blk_n);
    assign proc_169_data_PIPO_blk[2] = 1'b0;
    assign proc_169_start_FIFO_blk[2] = 1'b0;
    assign proc_169_TLF_FIFO_blk[2] = 1'b0;
    assign proc_169_input_sync_blk[2] = 1'b0;
    assign proc_169_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_169[2] = dl_detect_out ? proc_dep_vld_vec_169_reg[2] : (proc_169_data_FIFO_blk[2] | proc_169_data_PIPO_blk[2] | proc_169_start_FIFO_blk[2] | proc_169_TLF_FIFO_blk[2] | proc_169_input_sync_blk[2] | proc_169_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_169_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_169_reg <= proc_dep_vld_vec_169;
        end
    end
    assign in_chan_dep_vld_vec_169[0] = dep_chan_vld_141_169;
    assign in_chan_dep_data_vec_169[351 : 0] = dep_chan_data_141_169;
    assign token_in_vec_169[0] = token_141_169;
    assign in_chan_dep_vld_vec_169[1] = dep_chan_vld_168_169;
    assign in_chan_dep_data_vec_169[703 : 352] = dep_chan_data_168_169;
    assign token_in_vec_169[1] = token_168_169;
    assign in_chan_dep_vld_vec_169[2] = dep_chan_vld_170_169;
    assign in_chan_dep_data_vec_169[1055 : 704] = dep_chan_data_170_169;
    assign token_in_vec_169[2] = token_170_169;
    assign dep_chan_vld_169_168 = out_chan_dep_vld_vec_169[0];
    assign dep_chan_data_169_168 = out_chan_dep_data_169;
    assign token_169_168 = token_out_vec_169[0];
    assign dep_chan_vld_169_170 = out_chan_dep_vld_vec_169[1];
    assign dep_chan_data_169_170 = out_chan_dep_data_169;
    assign token_169_170 = token_out_vec_169[1];
    assign dep_chan_vld_169_141 = out_chan_dep_vld_vec_169[2];
    assign dep_chan_data_169_141 = out_chan_dep_data_169;
    assign token_169_141 = token_out_vec_169[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L2_out_3_x0_U0
    top_hls_deadlock_detect_unit #(352, 170, 3, 3) top_hls_deadlock_detect_unit_170 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_170),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_170),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_170),
        .token_in_vec(token_in_vec_170),
        .dl_detect_in(dl_detect_out),
        .origin(origin[170]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_170),
        .out_chan_dep_data(out_chan_dep_data_170),
        .token_out_vec(token_out_vec_170),
        .dl_detect_out(dl_in_vec[170]));

    assign proc_170_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_3_x0_U0.fifo_C_drain_C_drain_IO_L2_out_4_x0296_blk_n);
    assign proc_170_data_PIPO_blk[0] = 1'b0;
    assign proc_170_start_FIFO_blk[0] = 1'b0;
    assign proc_170_TLF_FIFO_blk[0] = 1'b0;
    assign proc_170_input_sync_blk[0] = 1'b0;
    assign proc_170_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_170[0] = dl_detect_out ? proc_dep_vld_vec_170_reg[0] : (proc_170_data_FIFO_blk[0] | proc_170_data_PIPO_blk[0] | proc_170_start_FIFO_blk[0] | proc_170_TLF_FIFO_blk[0] | proc_170_input_sync_blk[0] | proc_170_output_sync_blk[0]);
    assign proc_170_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_3_x0_U0.fifo_C_drain_C_drain_IO_L2_out_3_x0295_blk_n);
    assign proc_170_data_PIPO_blk[1] = 1'b0;
    assign proc_170_start_FIFO_blk[1] = 1'b0;
    assign proc_170_TLF_FIFO_blk[1] = 1'b0;
    assign proc_170_input_sync_blk[1] = 1'b0;
    assign proc_170_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_170[1] = dl_detect_out ? proc_dep_vld_vec_170_reg[1] : (proc_170_data_FIFO_blk[1] | proc_170_data_PIPO_blk[1] | proc_170_start_FIFO_blk[1] | proc_170_TLF_FIFO_blk[1] | proc_170_input_sync_blk[1] | proc_170_output_sync_blk[1]);
    assign proc_170_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_blk_n);
    assign proc_170_data_PIPO_blk[2] = 1'b0;
    assign proc_170_start_FIFO_blk[2] = 1'b0;
    assign proc_170_TLF_FIFO_blk[2] = 1'b0;
    assign proc_170_input_sync_blk[2] = 1'b0;
    assign proc_170_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_170[2] = dl_detect_out ? proc_dep_vld_vec_170_reg[2] : (proc_170_data_FIFO_blk[2] | proc_170_data_PIPO_blk[2] | proc_170_start_FIFO_blk[2] | proc_170_TLF_FIFO_blk[2] | proc_170_input_sync_blk[2] | proc_170_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_170_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_170_reg <= proc_dep_vld_vec_170;
        end
    end
    assign in_chan_dep_vld_vec_170[0] = dep_chan_vld_133_170;
    assign in_chan_dep_data_vec_170[351 : 0] = dep_chan_data_133_170;
    assign token_in_vec_170[0] = token_133_170;
    assign in_chan_dep_vld_vec_170[1] = dep_chan_vld_169_170;
    assign in_chan_dep_data_vec_170[703 : 352] = dep_chan_data_169_170;
    assign token_in_vec_170[1] = token_169_170;
    assign in_chan_dep_vld_vec_170[2] = dep_chan_vld_171_170;
    assign in_chan_dep_data_vec_170[1055 : 704] = dep_chan_data_171_170;
    assign token_in_vec_170[2] = token_171_170;
    assign dep_chan_vld_170_169 = out_chan_dep_vld_vec_170[0];
    assign dep_chan_data_170_169 = out_chan_dep_data_170;
    assign token_170_169 = token_out_vec_170[0];
    assign dep_chan_vld_170_171 = out_chan_dep_vld_vec_170[1];
    assign dep_chan_data_170_171 = out_chan_dep_data_170;
    assign token_170_171 = token_out_vec_170[1];
    assign dep_chan_vld_170_133 = out_chan_dep_vld_vec_170[2];
    assign dep_chan_data_170_133 = out_chan_dep_data_170;
    assign token_170_133 = token_out_vec_170[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L2_out_2_x0_U0
    top_hls_deadlock_detect_unit #(352, 171, 3, 3) top_hls_deadlock_detect_unit_171 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_171),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_171),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_171),
        .token_in_vec(token_in_vec_171),
        .dl_detect_in(dl_detect_out),
        .origin(origin[171]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_171),
        .out_chan_dep_data(out_chan_dep_data_171),
        .token_out_vec(token_out_vec_171),
        .dl_detect_out(dl_in_vec[171]));

    assign proc_171_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_2_x0_U0.fifo_C_drain_C_drain_IO_L2_out_3_x0295_blk_n);
    assign proc_171_data_PIPO_blk[0] = 1'b0;
    assign proc_171_start_FIFO_blk[0] = 1'b0;
    assign proc_171_TLF_FIFO_blk[0] = 1'b0;
    assign proc_171_input_sync_blk[0] = 1'b0;
    assign proc_171_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_171[0] = dl_detect_out ? proc_dep_vld_vec_171_reg[0] : (proc_171_data_FIFO_blk[0] | proc_171_data_PIPO_blk[0] | proc_171_start_FIFO_blk[0] | proc_171_TLF_FIFO_blk[0] | proc_171_input_sync_blk[0] | proc_171_output_sync_blk[0]);
    assign proc_171_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_2_x0_U0.fifo_C_drain_C_drain_IO_L2_out_2_x0294_blk_n);
    assign proc_171_data_PIPO_blk[1] = 1'b0;
    assign proc_171_start_FIFO_blk[1] = 1'b0;
    assign proc_171_TLF_FIFO_blk[1] = 1'b0;
    assign proc_171_input_sync_blk[1] = 1'b0;
    assign proc_171_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_171[1] = dl_detect_out ? proc_dep_vld_vec_171_reg[1] : (proc_171_data_FIFO_blk[1] | proc_171_data_PIPO_blk[1] | proc_171_start_FIFO_blk[1] | proc_171_TLF_FIFO_blk[1] | proc_171_input_sync_blk[1] | proc_171_output_sync_blk[1]);
    assign proc_171_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_blk_n);
    assign proc_171_data_PIPO_blk[2] = 1'b0;
    assign proc_171_start_FIFO_blk[2] = 1'b0;
    assign proc_171_TLF_FIFO_blk[2] = 1'b0;
    assign proc_171_input_sync_blk[2] = 1'b0;
    assign proc_171_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_171[2] = dl_detect_out ? proc_dep_vld_vec_171_reg[2] : (proc_171_data_FIFO_blk[2] | proc_171_data_PIPO_blk[2] | proc_171_start_FIFO_blk[2] | proc_171_TLF_FIFO_blk[2] | proc_171_input_sync_blk[2] | proc_171_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_171_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_171_reg <= proc_dep_vld_vec_171;
        end
    end
    assign in_chan_dep_vld_vec_171[0] = dep_chan_vld_125_171;
    assign in_chan_dep_data_vec_171[351 : 0] = dep_chan_data_125_171;
    assign token_in_vec_171[0] = token_125_171;
    assign in_chan_dep_vld_vec_171[1] = dep_chan_vld_170_171;
    assign in_chan_dep_data_vec_171[703 : 352] = dep_chan_data_170_171;
    assign token_in_vec_171[1] = token_170_171;
    assign in_chan_dep_vld_vec_171[2] = dep_chan_vld_172_171;
    assign in_chan_dep_data_vec_171[1055 : 704] = dep_chan_data_172_171;
    assign token_in_vec_171[2] = token_172_171;
    assign dep_chan_vld_171_170 = out_chan_dep_vld_vec_171[0];
    assign dep_chan_data_171_170 = out_chan_dep_data_171;
    assign token_171_170 = token_out_vec_171[0];
    assign dep_chan_vld_171_172 = out_chan_dep_vld_vec_171[1];
    assign dep_chan_data_171_172 = out_chan_dep_data_171;
    assign token_171_172 = token_out_vec_171[1];
    assign dep_chan_vld_171_125 = out_chan_dep_vld_vec_171[2];
    assign dep_chan_data_171_125 = out_chan_dep_data_171;
    assign token_171_125 = token_out_vec_171[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L2_out_1_x0_U0
    top_hls_deadlock_detect_unit #(352, 172, 3, 3) top_hls_deadlock_detect_unit_172 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_172),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_172),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_172),
        .token_in_vec(token_in_vec_172),
        .dl_detect_in(dl_detect_out),
        .origin(origin[172]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_172),
        .out_chan_dep_data(out_chan_dep_data_172),
        .token_out_vec(token_out_vec_172),
        .dl_detect_out(dl_in_vec[172]));

    assign proc_172_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_1_x0_U0.fifo_C_drain_C_drain_IO_L2_out_2_x0294_blk_n);
    assign proc_172_data_PIPO_blk[0] = 1'b0;
    assign proc_172_start_FIFO_blk[0] = 1'b0;
    assign proc_172_TLF_FIFO_blk[0] = 1'b0;
    assign proc_172_input_sync_blk[0] = 1'b0;
    assign proc_172_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_172[0] = dl_detect_out ? proc_dep_vld_vec_172_reg[0] : (proc_172_data_FIFO_blk[0] | proc_172_data_PIPO_blk[0] | proc_172_start_FIFO_blk[0] | proc_172_TLF_FIFO_blk[0] | proc_172_input_sync_blk[0] | proc_172_output_sync_blk[0]);
    assign proc_172_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_1_x0_U0.fifo_C_drain_C_drain_IO_L2_out_1_x0293_blk_n);
    assign proc_172_data_PIPO_blk[1] = 1'b0;
    assign proc_172_start_FIFO_blk[1] = 1'b0;
    assign proc_172_TLF_FIFO_blk[1] = 1'b0;
    assign proc_172_input_sync_blk[1] = 1'b0;
    assign proc_172_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_172[1] = dl_detect_out ? proc_dep_vld_vec_172_reg[1] : (proc_172_data_FIFO_blk[1] | proc_172_data_PIPO_blk[1] | proc_172_start_FIFO_blk[1] | proc_172_TLF_FIFO_blk[1] | proc_172_input_sync_blk[1] | proc_172_output_sync_blk[1]);
    assign proc_172_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_blk_n);
    assign proc_172_data_PIPO_blk[2] = 1'b0;
    assign proc_172_start_FIFO_blk[2] = 1'b0;
    assign proc_172_TLF_FIFO_blk[2] = 1'b0;
    assign proc_172_input_sync_blk[2] = 1'b0;
    assign proc_172_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_172[2] = dl_detect_out ? proc_dep_vld_vec_172_reg[2] : (proc_172_data_FIFO_blk[2] | proc_172_data_PIPO_blk[2] | proc_172_start_FIFO_blk[2] | proc_172_TLF_FIFO_blk[2] | proc_172_input_sync_blk[2] | proc_172_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_172_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_172_reg <= proc_dep_vld_vec_172;
        end
    end
    assign in_chan_dep_vld_vec_172[0] = dep_chan_vld_117_172;
    assign in_chan_dep_data_vec_172[351 : 0] = dep_chan_data_117_172;
    assign token_in_vec_172[0] = token_117_172;
    assign in_chan_dep_vld_vec_172[1] = dep_chan_vld_171_172;
    assign in_chan_dep_data_vec_172[703 : 352] = dep_chan_data_171_172;
    assign token_in_vec_172[1] = token_171_172;
    assign in_chan_dep_vld_vec_172[2] = dep_chan_vld_173_172;
    assign in_chan_dep_data_vec_172[1055 : 704] = dep_chan_data_173_172;
    assign token_in_vec_172[2] = token_173_172;
    assign dep_chan_vld_172_171 = out_chan_dep_vld_vec_172[0];
    assign dep_chan_data_172_171 = out_chan_dep_data_172;
    assign token_172_171 = token_out_vec_172[0];
    assign dep_chan_vld_172_173 = out_chan_dep_vld_vec_172[1];
    assign dep_chan_data_172_173 = out_chan_dep_data_172;
    assign token_172_173 = token_out_vec_172[1];
    assign dep_chan_vld_172_117 = out_chan_dep_vld_vec_172[2];
    assign dep_chan_data_172_117 = out_chan_dep_data_172;
    assign token_172_117 = token_out_vec_172[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L2_out_0_x0_U0
    top_hls_deadlock_detect_unit #(352, 173, 3, 3) top_hls_deadlock_detect_unit_173 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_173),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_173),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_173),
        .token_in_vec(token_in_vec_173),
        .dl_detect_in(dl_detect_out),
        .origin(origin[173]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_173),
        .out_chan_dep_data(out_chan_dep_data_173),
        .token_out_vec(token_out_vec_173),
        .dl_detect_out(dl_in_vec[173]));

    assign proc_173_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_0_x0_U0.fifo_C_drain_C_drain_IO_L2_out_1_x0293_blk_n);
    assign proc_173_data_PIPO_blk[0] = 1'b0;
    assign proc_173_start_FIFO_blk[0] = 1'b0;
    assign proc_173_TLF_FIFO_blk[0] = 1'b0;
    assign proc_173_input_sync_blk[0] = 1'b0;
    assign proc_173_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_173[0] = dl_detect_out ? proc_dep_vld_vec_173_reg[0] : (proc_173_data_FIFO_blk[0] | proc_173_data_PIPO_blk[0] | proc_173_start_FIFO_blk[0] | proc_173_TLF_FIFO_blk[0] | proc_173_input_sync_blk[0] | proc_173_output_sync_blk[0]);
    assign proc_173_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_0_x0_U0.fifo_C_drain_C_drain_IO_L2_out_0_x0292_blk_n);
    assign proc_173_data_PIPO_blk[1] = 1'b0;
    assign proc_173_start_FIFO_blk[1] = 1'b0;
    assign proc_173_TLF_FIFO_blk[1] = 1'b0;
    assign proc_173_input_sync_blk[1] = 1'b0;
    assign proc_173_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_173[1] = dl_detect_out ? proc_dep_vld_vec_173_reg[1] : (proc_173_data_FIFO_blk[1] | proc_173_data_PIPO_blk[1] | proc_173_start_FIFO_blk[1] | proc_173_TLF_FIFO_blk[1] | proc_173_input_sync_blk[1] | proc_173_output_sync_blk[1]);
    assign proc_173_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L2_out_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_blk_n);
    assign proc_173_data_PIPO_blk[2] = 1'b0;
    assign proc_173_start_FIFO_blk[2] = 1'b0;
    assign proc_173_TLF_FIFO_blk[2] = 1'b0;
    assign proc_173_input_sync_blk[2] = 1'b0;
    assign proc_173_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_173[2] = dl_detect_out ? proc_dep_vld_vec_173_reg[2] : (proc_173_data_FIFO_blk[2] | proc_173_data_PIPO_blk[2] | proc_173_start_FIFO_blk[2] | proc_173_TLF_FIFO_blk[2] | proc_173_input_sync_blk[2] | proc_173_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_173_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_173_reg <= proc_dep_vld_vec_173;
        end
    end
    assign in_chan_dep_vld_vec_173[0] = dep_chan_vld_109_173;
    assign in_chan_dep_data_vec_173[351 : 0] = dep_chan_data_109_173;
    assign token_in_vec_173[0] = token_109_173;
    assign in_chan_dep_vld_vec_173[1] = dep_chan_vld_172_173;
    assign in_chan_dep_data_vec_173[703 : 352] = dep_chan_data_172_173;
    assign token_in_vec_173[1] = token_172_173;
    assign in_chan_dep_vld_vec_173[2] = dep_chan_vld_174_173;
    assign in_chan_dep_data_vec_173[1055 : 704] = dep_chan_data_174_173;
    assign token_in_vec_173[2] = token_174_173;
    assign dep_chan_vld_173_172 = out_chan_dep_vld_vec_173[0];
    assign dep_chan_data_173_172 = out_chan_dep_data_173;
    assign token_173_172 = token_out_vec_173[0];
    assign dep_chan_vld_173_174 = out_chan_dep_vld_vec_173[1];
    assign dep_chan_data_173_174 = out_chan_dep_data_173;
    assign token_173_174 = token_out_vec_173[1];
    assign dep_chan_vld_173_109 = out_chan_dep_vld_vec_173[2];
    assign dep_chan_data_173_109 = out_chan_dep_data_173;
    assign token_173_109 = token_out_vec_173[2];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L3_out_x0_U0
    top_hls_deadlock_detect_unit #(352, 174, 2, 2) top_hls_deadlock_detect_unit_174 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_174),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_174),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_174),
        .token_in_vec(token_in_vec_174),
        .dl_detect_in(dl_detect_out),
        .origin(origin[174]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_174),
        .out_chan_dep_data(out_chan_dep_data_174),
        .token_out_vec(token_out_vec_174),
        .dl_detect_out(dl_in_vec[174]));

    assign proc_174_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_x0_U0.fifo_C_drain_out_blk_n);
    assign proc_174_data_PIPO_blk[0] = 1'b0;
    assign proc_174_start_FIFO_blk[0] = 1'b0;
    assign proc_174_TLF_FIFO_blk[0] = 1'b0;
    assign proc_174_input_sync_blk[0] = 1'b0;
    assign proc_174_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_174[0] = dl_detect_out ? proc_dep_vld_vec_174_reg[0] : (proc_174_data_FIFO_blk[0] | proc_174_data_PIPO_blk[0] | proc_174_start_FIFO_blk[0] | proc_174_TLF_FIFO_blk[0] | proc_174_input_sync_blk[0] | proc_174_output_sync_blk[0]);
    assign proc_174_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_x0_U0.fifo_C_drain_local_in_blk_n);
    assign proc_174_data_PIPO_blk[1] = 1'b0;
    assign proc_174_start_FIFO_blk[1] = 1'b0;
    assign proc_174_TLF_FIFO_blk[1] = 1'b0;
    assign proc_174_input_sync_blk[1] = 1'b0;
    assign proc_174_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_174[1] = dl_detect_out ? proc_dep_vld_vec_174_reg[1] : (proc_174_data_FIFO_blk[1] | proc_174_data_PIPO_blk[1] | proc_174_start_FIFO_blk[1] | proc_174_TLF_FIFO_blk[1] | proc_174_input_sync_blk[1] | proc_174_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_174_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_174_reg <= proc_dep_vld_vec_174;
        end
    end
    assign in_chan_dep_vld_vec_174[0] = dep_chan_vld_173_174;
    assign in_chan_dep_data_vec_174[351 : 0] = dep_chan_data_173_174;
    assign token_in_vec_174[0] = token_173_174;
    assign in_chan_dep_vld_vec_174[1] = dep_chan_vld_175_174;
    assign in_chan_dep_data_vec_174[703 : 352] = dep_chan_data_175_174;
    assign token_in_vec_174[1] = token_175_174;
    assign dep_chan_vld_174_175 = out_chan_dep_vld_vec_174[0];
    assign dep_chan_data_174_175 = out_chan_dep_data_174;
    assign token_174_175 = token_out_vec_174[0];
    assign dep_chan_vld_174_173 = out_chan_dep_vld_vec_174[1];
    assign dep_chan_data_174_173 = out_chan_dep_data_174;
    assign token_174_173 = token_out_vec_174[1];

    // Process: grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0
    top_hls_deadlock_detect_unit #(352, 175, 17, 17) top_hls_deadlock_detect_unit_175 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_175),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_175),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_175),
        .token_in_vec(token_in_vec_175),
        .dl_detect_in(dl_detect_out),
        .origin(origin[175]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_175),
        .out_chan_dep_data(out_chan_dep_data_175),
        .token_out_vec(token_out_vec_175),
        .dl_detect_out(dl_in_vec[175]));

    assign proc_175_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.fifo_C_drain_C_drain_IO_L3_out_serialize_x03_blk_n);
    assign proc_175_data_PIPO_blk[0] = 1'b0;
    assign proc_175_start_FIFO_blk[0] = 1'b0;
    assign proc_175_TLF_FIFO_blk[0] = 1'b0;
    assign proc_175_input_sync_blk[0] = 1'b0;
    assign proc_175_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_175[0] = dl_detect_out ? proc_dep_vld_vec_175_reg[0] : (proc_175_data_FIFO_blk[0] | proc_175_data_PIPO_blk[0] | proc_175_start_FIFO_blk[0] | proc_175_TLF_FIFO_blk[0] | proc_175_input_sync_blk[0] | proc_175_output_sync_blk[0]);
    assign proc_175_data_FIFO_blk[1] = 1'b0;
    assign proc_175_data_PIPO_blk[1] = 1'b0;
    assign proc_175_start_FIFO_blk[1] = 1'b0;
    assign proc_175_TLF_FIFO_blk[1] = 1'b0;
    assign proc_175_input_sync_blk[1] = 1'b0;
    assign proc_175_output_sync_blk[1] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[1] = dl_detect_out ? proc_dep_vld_vec_175_reg[1] : (proc_175_data_FIFO_blk[1] | proc_175_data_PIPO_blk[1] | proc_175_start_FIFO_blk[1] | proc_175_TLF_FIFO_blk[1] | proc_175_input_sync_blk[1] | proc_175_output_sync_blk[1]);
    assign proc_175_data_FIFO_blk[2] = 1'b0;
    assign proc_175_data_PIPO_blk[2] = 1'b0;
    assign proc_175_start_FIFO_blk[2] = 1'b0;
    assign proc_175_TLF_FIFO_blk[2] = 1'b0;
    assign proc_175_input_sync_blk[2] = 1'b0;
    assign proc_175_output_sync_blk[2] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[2] = dl_detect_out ? proc_dep_vld_vec_175_reg[2] : (proc_175_data_FIFO_blk[2] | proc_175_data_PIPO_blk[2] | proc_175_start_FIFO_blk[2] | proc_175_TLF_FIFO_blk[2] | proc_175_input_sync_blk[2] | proc_175_output_sync_blk[2]);
    assign proc_175_data_FIFO_blk[3] = 1'b0;
    assign proc_175_data_PIPO_blk[3] = 1'b0;
    assign proc_175_start_FIFO_blk[3] = 1'b0;
    assign proc_175_TLF_FIFO_blk[3] = 1'b0;
    assign proc_175_input_sync_blk[3] = 1'b0;
    assign proc_175_output_sync_blk[3] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[3] = dl_detect_out ? proc_dep_vld_vec_175_reg[3] : (proc_175_data_FIFO_blk[3] | proc_175_data_PIPO_blk[3] | proc_175_start_FIFO_blk[3] | proc_175_TLF_FIFO_blk[3] | proc_175_input_sync_blk[3] | proc_175_output_sync_blk[3]);
    assign proc_175_data_FIFO_blk[4] = 1'b0;
    assign proc_175_data_PIPO_blk[4] = 1'b0;
    assign proc_175_start_FIFO_blk[4] = 1'b0;
    assign proc_175_TLF_FIFO_blk[4] = 1'b0;
    assign proc_175_input_sync_blk[4] = 1'b0;
    assign proc_175_output_sync_blk[4] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[4] = dl_detect_out ? proc_dep_vld_vec_175_reg[4] : (proc_175_data_FIFO_blk[4] | proc_175_data_PIPO_blk[4] | proc_175_start_FIFO_blk[4] | proc_175_TLF_FIFO_blk[4] | proc_175_input_sync_blk[4] | proc_175_output_sync_blk[4]);
    assign proc_175_data_FIFO_blk[5] = 1'b0;
    assign proc_175_data_PIPO_blk[5] = 1'b0;
    assign proc_175_start_FIFO_blk[5] = 1'b0;
    assign proc_175_TLF_FIFO_blk[5] = 1'b0;
    assign proc_175_input_sync_blk[5] = 1'b0;
    assign proc_175_output_sync_blk[5] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[5] = dl_detect_out ? proc_dep_vld_vec_175_reg[5] : (proc_175_data_FIFO_blk[5] | proc_175_data_PIPO_blk[5] | proc_175_start_FIFO_blk[5] | proc_175_TLF_FIFO_blk[5] | proc_175_input_sync_blk[5] | proc_175_output_sync_blk[5]);
    assign proc_175_data_FIFO_blk[6] = 1'b0;
    assign proc_175_data_PIPO_blk[6] = 1'b0;
    assign proc_175_start_FIFO_blk[6] = 1'b0;
    assign proc_175_TLF_FIFO_blk[6] = 1'b0;
    assign proc_175_input_sync_blk[6] = 1'b0;
    assign proc_175_output_sync_blk[6] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[6] = dl_detect_out ? proc_dep_vld_vec_175_reg[6] : (proc_175_data_FIFO_blk[6] | proc_175_data_PIPO_blk[6] | proc_175_start_FIFO_blk[6] | proc_175_TLF_FIFO_blk[6] | proc_175_input_sync_blk[6] | proc_175_output_sync_blk[6]);
    assign proc_175_data_FIFO_blk[7] = 1'b0;
    assign proc_175_data_PIPO_blk[7] = 1'b0;
    assign proc_175_start_FIFO_blk[7] = 1'b0;
    assign proc_175_TLF_FIFO_blk[7] = 1'b0;
    assign proc_175_input_sync_blk[7] = 1'b0;
    assign proc_175_output_sync_blk[7] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[7] = dl_detect_out ? proc_dep_vld_vec_175_reg[7] : (proc_175_data_FIFO_blk[7] | proc_175_data_PIPO_blk[7] | proc_175_start_FIFO_blk[7] | proc_175_TLF_FIFO_blk[7] | proc_175_input_sync_blk[7] | proc_175_output_sync_blk[7]);
    assign proc_175_data_FIFO_blk[8] = 1'b0;
    assign proc_175_data_PIPO_blk[8] = 1'b0;
    assign proc_175_start_FIFO_blk[8] = 1'b0;
    assign proc_175_TLF_FIFO_blk[8] = 1'b0;
    assign proc_175_input_sync_blk[8] = 1'b0;
    assign proc_175_output_sync_blk[8] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[8] = dl_detect_out ? proc_dep_vld_vec_175_reg[8] : (proc_175_data_FIFO_blk[8] | proc_175_data_PIPO_blk[8] | proc_175_start_FIFO_blk[8] | proc_175_TLF_FIFO_blk[8] | proc_175_input_sync_blk[8] | proc_175_output_sync_blk[8]);
    assign proc_175_data_FIFO_blk[9] = 1'b0;
    assign proc_175_data_PIPO_blk[9] = 1'b0;
    assign proc_175_start_FIFO_blk[9] = 1'b0;
    assign proc_175_TLF_FIFO_blk[9] = 1'b0;
    assign proc_175_input_sync_blk[9] = 1'b0;
    assign proc_175_output_sync_blk[9] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[9] = dl_detect_out ? proc_dep_vld_vec_175_reg[9] : (proc_175_data_FIFO_blk[9] | proc_175_data_PIPO_blk[9] | proc_175_start_FIFO_blk[9] | proc_175_TLF_FIFO_blk[9] | proc_175_input_sync_blk[9] | proc_175_output_sync_blk[9]);
    assign proc_175_data_FIFO_blk[10] = 1'b0;
    assign proc_175_data_PIPO_blk[10] = 1'b0;
    assign proc_175_start_FIFO_blk[10] = 1'b0;
    assign proc_175_TLF_FIFO_blk[10] = 1'b0;
    assign proc_175_input_sync_blk[10] = 1'b0;
    assign proc_175_output_sync_blk[10] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[10] = dl_detect_out ? proc_dep_vld_vec_175_reg[10] : (proc_175_data_FIFO_blk[10] | proc_175_data_PIPO_blk[10] | proc_175_start_FIFO_blk[10] | proc_175_TLF_FIFO_blk[10] | proc_175_input_sync_blk[10] | proc_175_output_sync_blk[10]);
    assign proc_175_data_FIFO_blk[11] = 1'b0;
    assign proc_175_data_PIPO_blk[11] = 1'b0;
    assign proc_175_start_FIFO_blk[11] = 1'b0;
    assign proc_175_TLF_FIFO_blk[11] = 1'b0;
    assign proc_175_input_sync_blk[11] = 1'b0;
    assign proc_175_output_sync_blk[11] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[11] = dl_detect_out ? proc_dep_vld_vec_175_reg[11] : (proc_175_data_FIFO_blk[11] | proc_175_data_PIPO_blk[11] | proc_175_start_FIFO_blk[11] | proc_175_TLF_FIFO_blk[11] | proc_175_input_sync_blk[11] | proc_175_output_sync_blk[11]);
    assign proc_175_data_FIFO_blk[12] = 1'b0;
    assign proc_175_data_PIPO_blk[12] = 1'b0;
    assign proc_175_start_FIFO_blk[12] = 1'b0;
    assign proc_175_TLF_FIFO_blk[12] = 1'b0;
    assign proc_175_input_sync_blk[12] = 1'b0;
    assign proc_175_output_sync_blk[12] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[12] = dl_detect_out ? proc_dep_vld_vec_175_reg[12] : (proc_175_data_FIFO_blk[12] | proc_175_data_PIPO_blk[12] | proc_175_start_FIFO_blk[12] | proc_175_TLF_FIFO_blk[12] | proc_175_input_sync_blk[12] | proc_175_output_sync_blk[12]);
    assign proc_175_data_FIFO_blk[13] = 1'b0;
    assign proc_175_data_PIPO_blk[13] = 1'b0;
    assign proc_175_start_FIFO_blk[13] = 1'b0;
    assign proc_175_TLF_FIFO_blk[13] = 1'b0;
    assign proc_175_input_sync_blk[13] = 1'b0;
    assign proc_175_output_sync_blk[13] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[13] = dl_detect_out ? proc_dep_vld_vec_175_reg[13] : (proc_175_data_FIFO_blk[13] | proc_175_data_PIPO_blk[13] | proc_175_start_FIFO_blk[13] | proc_175_TLF_FIFO_blk[13] | proc_175_input_sync_blk[13] | proc_175_output_sync_blk[13]);
    assign proc_175_data_FIFO_blk[14] = 1'b0;
    assign proc_175_data_PIPO_blk[14] = 1'b0;
    assign proc_175_start_FIFO_blk[14] = 1'b0;
    assign proc_175_TLF_FIFO_blk[14] = 1'b0;
    assign proc_175_input_sync_blk[14] = 1'b0;
    assign proc_175_output_sync_blk[14] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[14] = dl_detect_out ? proc_dep_vld_vec_175_reg[14] : (proc_175_data_FIFO_blk[14] | proc_175_data_PIPO_blk[14] | proc_175_start_FIFO_blk[14] | proc_175_TLF_FIFO_blk[14] | proc_175_input_sync_blk[14] | proc_175_output_sync_blk[14]);
    assign proc_175_data_FIFO_blk[15] = 1'b0;
    assign proc_175_data_PIPO_blk[15] = 1'b0;
    assign proc_175_start_FIFO_blk[15] = 1'b0;
    assign proc_175_TLF_FIFO_blk[15] = 1'b0;
    assign proc_175_input_sync_blk[15] = 1'b0;
    assign proc_175_output_sync_blk[15] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[15] = dl_detect_out ? proc_dep_vld_vec_175_reg[15] : (proc_175_data_FIFO_blk[15] | proc_175_data_PIPO_blk[15] | proc_175_start_FIFO_blk[15] | proc_175_TLF_FIFO_blk[15] | proc_175_input_sync_blk[15] | proc_175_output_sync_blk[15]);
    assign proc_175_data_FIFO_blk[16] = 1'b0;
    assign proc_175_data_PIPO_blk[16] = 1'b0;
    assign proc_175_start_FIFO_blk[16] = 1'b0;
    assign proc_175_TLF_FIFO_blk[16] = 1'b0;
    assign proc_175_input_sync_blk[16] = 1'b0;
    assign proc_175_output_sync_blk[16] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_96.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_96.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[16] = dl_detect_out ? proc_dep_vld_vec_175_reg[16] : (proc_175_data_FIFO_blk[16] | proc_175_data_PIPO_blk[16] | proc_175_start_FIFO_blk[16] | proc_175_TLF_FIFO_blk[16] | proc_175_input_sync_blk[16] | proc_175_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_175_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_175_reg <= proc_dep_vld_vec_175;
        end
    end
    assign in_chan_dep_vld_vec_175[0] = dep_chan_vld_86_175;
    assign in_chan_dep_data_vec_175[351 : 0] = dep_chan_data_86_175;
    assign token_in_vec_175[0] = token_86_175;
    assign in_chan_dep_vld_vec_175[1] = dep_chan_vld_87_175;
    assign in_chan_dep_data_vec_175[703 : 352] = dep_chan_data_87_175;
    assign token_in_vec_175[1] = token_87_175;
    assign in_chan_dep_vld_vec_175[2] = dep_chan_vld_88_175;
    assign in_chan_dep_data_vec_175[1055 : 704] = dep_chan_data_88_175;
    assign token_in_vec_175[2] = token_88_175;
    assign in_chan_dep_vld_vec_175[3] = dep_chan_vld_89_175;
    assign in_chan_dep_data_vec_175[1407 : 1056] = dep_chan_data_89_175;
    assign token_in_vec_175[3] = token_89_175;
    assign in_chan_dep_vld_vec_175[4] = dep_chan_vld_90_175;
    assign in_chan_dep_data_vec_175[1759 : 1408] = dep_chan_data_90_175;
    assign token_in_vec_175[4] = token_90_175;
    assign in_chan_dep_vld_vec_175[5] = dep_chan_vld_91_175;
    assign in_chan_dep_data_vec_175[2111 : 1760] = dep_chan_data_91_175;
    assign token_in_vec_175[5] = token_91_175;
    assign in_chan_dep_vld_vec_175[6] = dep_chan_vld_92_175;
    assign in_chan_dep_data_vec_175[2463 : 2112] = dep_chan_data_92_175;
    assign token_in_vec_175[6] = token_92_175;
    assign in_chan_dep_vld_vec_175[7] = dep_chan_vld_93_175;
    assign in_chan_dep_data_vec_175[2815 : 2464] = dep_chan_data_93_175;
    assign token_in_vec_175[7] = token_93_175;
    assign in_chan_dep_vld_vec_175[8] = dep_chan_vld_94_175;
    assign in_chan_dep_data_vec_175[3167 : 2816] = dep_chan_data_94_175;
    assign token_in_vec_175[8] = token_94_175;
    assign in_chan_dep_vld_vec_175[9] = dep_chan_vld_95_175;
    assign in_chan_dep_data_vec_175[3519 : 3168] = dep_chan_data_95_175;
    assign token_in_vec_175[9] = token_95_175;
    assign in_chan_dep_vld_vec_175[10] = dep_chan_vld_96_175;
    assign in_chan_dep_data_vec_175[3871 : 3520] = dep_chan_data_96_175;
    assign token_in_vec_175[10] = token_96_175;
    assign in_chan_dep_vld_vec_175[11] = dep_chan_vld_97_175;
    assign in_chan_dep_data_vec_175[4223 : 3872] = dep_chan_data_97_175;
    assign token_in_vec_175[11] = token_97_175;
    assign in_chan_dep_vld_vec_175[12] = dep_chan_vld_98_175;
    assign in_chan_dep_data_vec_175[4575 : 4224] = dep_chan_data_98_175;
    assign token_in_vec_175[12] = token_98_175;
    assign in_chan_dep_vld_vec_175[13] = dep_chan_vld_99_175;
    assign in_chan_dep_data_vec_175[4927 : 4576] = dep_chan_data_99_175;
    assign token_in_vec_175[13] = token_99_175;
    assign in_chan_dep_vld_vec_175[14] = dep_chan_vld_100_175;
    assign in_chan_dep_data_vec_175[5279 : 4928] = dep_chan_data_100_175;
    assign token_in_vec_175[14] = token_100_175;
    assign in_chan_dep_vld_vec_175[15] = dep_chan_vld_101_175;
    assign in_chan_dep_data_vec_175[5631 : 5280] = dep_chan_data_101_175;
    assign token_in_vec_175[15] = token_101_175;
    assign in_chan_dep_vld_vec_175[16] = dep_chan_vld_174_175;
    assign in_chan_dep_data_vec_175[5983 : 5632] = dep_chan_data_174_175;
    assign token_in_vec_175[16] = token_174_175;
    assign dep_chan_vld_175_174 = out_chan_dep_vld_vec_175[0];
    assign dep_chan_data_175_174 = out_chan_dep_data_175;
    assign token_175_174 = token_out_vec_175[0];
    assign dep_chan_vld_175_86 = out_chan_dep_vld_vec_175[1];
    assign dep_chan_data_175_86 = out_chan_dep_data_175;
    assign token_175_86 = token_out_vec_175[1];
    assign dep_chan_vld_175_87 = out_chan_dep_vld_vec_175[2];
    assign dep_chan_data_175_87 = out_chan_dep_data_175;
    assign token_175_87 = token_out_vec_175[2];
    assign dep_chan_vld_175_88 = out_chan_dep_vld_vec_175[3];
    assign dep_chan_data_175_88 = out_chan_dep_data_175;
    assign token_175_88 = token_out_vec_175[3];
    assign dep_chan_vld_175_89 = out_chan_dep_vld_vec_175[4];
    assign dep_chan_data_175_89 = out_chan_dep_data_175;
    assign token_175_89 = token_out_vec_175[4];
    assign dep_chan_vld_175_90 = out_chan_dep_vld_vec_175[5];
    assign dep_chan_data_175_90 = out_chan_dep_data_175;
    assign token_175_90 = token_out_vec_175[5];
    assign dep_chan_vld_175_91 = out_chan_dep_vld_vec_175[6];
    assign dep_chan_data_175_91 = out_chan_dep_data_175;
    assign token_175_91 = token_out_vec_175[6];
    assign dep_chan_vld_175_92 = out_chan_dep_vld_vec_175[7];
    assign dep_chan_data_175_92 = out_chan_dep_data_175;
    assign token_175_92 = token_out_vec_175[7];
    assign dep_chan_vld_175_93 = out_chan_dep_vld_vec_175[8];
    assign dep_chan_data_175_93 = out_chan_dep_data_175;
    assign token_175_93 = token_out_vec_175[8];
    assign dep_chan_vld_175_94 = out_chan_dep_vld_vec_175[9];
    assign dep_chan_data_175_94 = out_chan_dep_data_175;
    assign token_175_94 = token_out_vec_175[9];
    assign dep_chan_vld_175_95 = out_chan_dep_vld_vec_175[10];
    assign dep_chan_data_175_95 = out_chan_dep_data_175;
    assign token_175_95 = token_out_vec_175[10];
    assign dep_chan_vld_175_96 = out_chan_dep_vld_vec_175[11];
    assign dep_chan_data_175_96 = out_chan_dep_data_175;
    assign token_175_96 = token_out_vec_175[11];
    assign dep_chan_vld_175_97 = out_chan_dep_vld_vec_175[12];
    assign dep_chan_data_175_97 = out_chan_dep_data_175;
    assign token_175_97 = token_out_vec_175[12];
    assign dep_chan_vld_175_98 = out_chan_dep_vld_vec_175[13];
    assign dep_chan_data_175_98 = out_chan_dep_data_175;
    assign token_175_98 = token_out_vec_175[13];
    assign dep_chan_vld_175_99 = out_chan_dep_vld_vec_175[14];
    assign dep_chan_data_175_99 = out_chan_dep_data_175;
    assign token_175_99 = token_out_vec_175[14];
    assign dep_chan_vld_175_100 = out_chan_dep_vld_vec_175[15];
    assign dep_chan_data_175_100 = out_chan_dep_data_175;
    assign token_175_100 = token_out_vec_175[15];
    assign dep_chan_vld_175_101 = out_chan_dep_vld_vec_175[16];
    assign dep_chan_data_175_101 = out_chan_dep_data_175;
    assign token_175_101 = token_out_vec_175[16];

    // Process: grp_kernel0_x1_fu_105.kernel0_x1_entry28_U0
    top_hls_deadlock_detect_unit #(352, 176, 3, 3) top_hls_deadlock_detect_unit_176 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_176),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_176),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_176),
        .token_in_vec(token_in_vec_176),
        .dl_detect_in(dl_detect_out),
        .origin(origin[176]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_176),
        .out_chan_dep_data(out_chan_dep_data_176),
        .token_out_vec(token_out_vec_176),
        .dl_detect_out(dl_in_vec[176]));

    assign proc_176_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.kernel0_x1_entry28_U0.C_out_blk_n);
    assign proc_176_data_PIPO_blk[0] = 1'b0;
    assign proc_176_start_FIFO_blk[0] = 1'b0;
    assign proc_176_TLF_FIFO_blk[0] = 1'b0;
    assign proc_176_input_sync_blk[0] = 1'b0;
    assign proc_176_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_176[0] = dl_detect_out ? proc_dep_vld_vec_176_reg[0] : (proc_176_data_FIFO_blk[0] | proc_176_data_PIPO_blk[0] | proc_176_start_FIFO_blk[0] | proc_176_TLF_FIFO_blk[0] | proc_176_input_sync_blk[0] | proc_176_output_sync_blk[0]);
    assign proc_176_data_FIFO_blk[1] = 1'b0;
    assign proc_176_data_PIPO_blk[1] = 1'b0;
    assign proc_176_start_FIFO_blk[1] = 1'b0;
    assign proc_176_TLF_FIFO_blk[1] = 1'b0;
    assign proc_176_input_sync_blk[1] = 1'b0 | (grp_kernel0_x1_fu_105.ap_sync_kernel0_x1_entry28_U0_ap_ready & grp_kernel0_x1_fu_105.kernel0_x1_entry28_U0.ap_idle & ~grp_kernel0_x1_fu_105.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_176_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_176[1] = dl_detect_out ? proc_dep_vld_vec_176_reg[1] : (proc_176_data_FIFO_blk[1] | proc_176_data_PIPO_blk[1] | proc_176_start_FIFO_blk[1] | proc_176_TLF_FIFO_blk[1] | proc_176_input_sync_blk[1] | proc_176_output_sync_blk[1]);
    assign proc_176_data_FIFO_blk[2] = 1'b0;
    assign proc_176_data_PIPO_blk[2] = 1'b0;
    assign proc_176_start_FIFO_blk[2] = 1'b0;
    assign proc_176_TLF_FIFO_blk[2] = 1'b0;
    assign proc_176_input_sync_blk[2] = 1'b0 | (grp_kernel0_x1_fu_105.ap_sync_kernel0_x1_entry28_U0_ap_ready & grp_kernel0_x1_fu_105.kernel0_x1_entry28_U0.ap_idle & ~grp_kernel0_x1_fu_105.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_176_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_176[2] = dl_detect_out ? proc_dep_vld_vec_176_reg[2] : (proc_176_data_FIFO_blk[2] | proc_176_data_PIPO_blk[2] | proc_176_start_FIFO_blk[2] | proc_176_TLF_FIFO_blk[2] | proc_176_input_sync_blk[2] | proc_176_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_176_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_176_reg <= proc_dep_vld_vec_176;
        end
    end
    assign in_chan_dep_vld_vec_176[0] = dep_chan_vld_177_176;
    assign in_chan_dep_data_vec_176[351 : 0] = dep_chan_data_177_176;
    assign token_in_vec_176[0] = token_177_176;
    assign in_chan_dep_vld_vec_176[1] = dep_chan_vld_178_176;
    assign in_chan_dep_data_vec_176[703 : 352] = dep_chan_data_178_176;
    assign token_in_vec_176[1] = token_178_176;
    assign in_chan_dep_vld_vec_176[2] = dep_chan_vld_188_176;
    assign in_chan_dep_data_vec_176[1055 : 704] = dep_chan_data_188_176;
    assign token_in_vec_176[2] = token_188_176;
    assign dep_chan_vld_176_177 = out_chan_dep_vld_vec_176[0];
    assign dep_chan_data_176_177 = out_chan_dep_data_176;
    assign token_176_177 = token_out_vec_176[0];
    assign dep_chan_vld_176_178 = out_chan_dep_vld_vec_176[1];
    assign dep_chan_data_176_178 = out_chan_dep_data_176;
    assign token_176_178 = token_out_vec_176[1];
    assign dep_chan_vld_176_188 = out_chan_dep_vld_vec_176[2];
    assign dep_chan_data_176_188 = out_chan_dep_data_176;
    assign token_176_188 = token_out_vec_176[2];

    // Process: grp_kernel0_x1_fu_105.kernel0_x1_entry22_U0
    top_hls_deadlock_detect_unit #(352, 177, 2, 2) top_hls_deadlock_detect_unit_177 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_177),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_177),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_177),
        .token_in_vec(token_in_vec_177),
        .dl_detect_in(dl_detect_out),
        .origin(origin[177]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_177),
        .out_chan_dep_data(out_chan_dep_data_177),
        .token_out_vec(token_out_vec_177),
        .dl_detect_out(dl_in_vec[177]));

    assign proc_177_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.kernel0_x1_entry22_U0.C_blk_n);
    assign proc_177_data_PIPO_blk[0] = 1'b0;
    assign proc_177_start_FIFO_blk[0] = 1'b0;
    assign proc_177_TLF_FIFO_blk[0] = 1'b0;
    assign proc_177_input_sync_blk[0] = 1'b0;
    assign proc_177_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_177[0] = dl_detect_out ? proc_dep_vld_vec_177_reg[0] : (proc_177_data_FIFO_blk[0] | proc_177_data_PIPO_blk[0] | proc_177_start_FIFO_blk[0] | proc_177_TLF_FIFO_blk[0] | proc_177_input_sync_blk[0] | proc_177_output_sync_blk[0]);
    assign proc_177_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.kernel0_x1_entry22_U0.C_out_blk_n);
    assign proc_177_data_PIPO_blk[1] = 1'b0;
    assign proc_177_start_FIFO_blk[1] = 1'b0;
    assign proc_177_TLF_FIFO_blk[1] = 1'b0;
    assign proc_177_input_sync_blk[1] = 1'b0;
    assign proc_177_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_177[1] = dl_detect_out ? proc_dep_vld_vec_177_reg[1] : (proc_177_data_FIFO_blk[1] | proc_177_data_PIPO_blk[1] | proc_177_start_FIFO_blk[1] | proc_177_TLF_FIFO_blk[1] | proc_177_input_sync_blk[1] | proc_177_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_177_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_177_reg <= proc_dep_vld_vec_177;
        end
    end
    assign in_chan_dep_vld_vec_177[0] = dep_chan_vld_176_177;
    assign in_chan_dep_data_vec_177[351 : 0] = dep_chan_data_176_177;
    assign token_in_vec_177[0] = token_176_177;
    assign in_chan_dep_vld_vec_177[1] = dep_chan_vld_351_177;
    assign in_chan_dep_data_vec_177[703 : 352] = dep_chan_data_351_177;
    assign token_in_vec_177[1] = token_351_177;
    assign dep_chan_vld_177_176 = out_chan_dep_vld_vec_177[0];
    assign dep_chan_data_177_176 = out_chan_dep_data_177;
    assign token_177_176 = token_out_vec_177[0];
    assign dep_chan_vld_177_351 = out_chan_dep_vld_vec_177[1];
    assign dep_chan_data_177_351 = out_chan_dep_data_177;
    assign token_177_351 = token_out_vec_177[1];

    // Process: grp_kernel0_x1_fu_105.A_IO_L3_in_serialize_x1_U0
    top_hls_deadlock_detect_unit #(352, 178, 3, 3) top_hls_deadlock_detect_unit_178 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_178),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_178),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_178),
        .token_in_vec(token_in_vec_178),
        .dl_detect_in(dl_detect_out),
        .origin(origin[178]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_178),
        .out_chan_dep_data(out_chan_dep_data_178),
        .token_out_vec(token_out_vec_178),
        .dl_detect_out(dl_in_vec[178]));

    assign proc_178_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L3_in_serialize_x1_U0.fifo_A_A_IO_L3_in_serialize_x11_blk_n);
    assign proc_178_data_PIPO_blk[0] = 1'b0;
    assign proc_178_start_FIFO_blk[0] = 1'b0;
    assign proc_178_TLF_FIFO_blk[0] = 1'b0;
    assign proc_178_input_sync_blk[0] = 1'b0;
    assign proc_178_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_178[0] = dl_detect_out ? proc_dep_vld_vec_178_reg[0] : (proc_178_data_FIFO_blk[0] | proc_178_data_PIPO_blk[0] | proc_178_start_FIFO_blk[0] | proc_178_TLF_FIFO_blk[0] | proc_178_input_sync_blk[0] | proc_178_output_sync_blk[0]);
    assign proc_178_data_FIFO_blk[1] = 1'b0;
    assign proc_178_data_PIPO_blk[1] = 1'b0;
    assign proc_178_start_FIFO_blk[1] = 1'b0;
    assign proc_178_TLF_FIFO_blk[1] = 1'b0;
    assign proc_178_input_sync_blk[1] = 1'b0 | (grp_kernel0_x1_fu_105.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_105.A_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_105.ap_sync_kernel0_x1_entry28_U0_ap_ready);
    assign proc_178_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_178[1] = dl_detect_out ? proc_dep_vld_vec_178_reg[1] : (proc_178_data_FIFO_blk[1] | proc_178_data_PIPO_blk[1] | proc_178_start_FIFO_blk[1] | proc_178_TLF_FIFO_blk[1] | proc_178_input_sync_blk[1] | proc_178_output_sync_blk[1]);
    assign proc_178_data_FIFO_blk[2] = 1'b0;
    assign proc_178_data_PIPO_blk[2] = 1'b0;
    assign proc_178_start_FIFO_blk[2] = 1'b0;
    assign proc_178_TLF_FIFO_blk[2] = 1'b0;
    assign proc_178_input_sync_blk[2] = 1'b0 | (grp_kernel0_x1_fu_105.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_105.A_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_105.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_178_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_178[2] = dl_detect_out ? proc_dep_vld_vec_178_reg[2] : (proc_178_data_FIFO_blk[2] | proc_178_data_PIPO_blk[2] | proc_178_start_FIFO_blk[2] | proc_178_TLF_FIFO_blk[2] | proc_178_input_sync_blk[2] | proc_178_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_178_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_178_reg <= proc_dep_vld_vec_178;
        end
    end
    assign in_chan_dep_vld_vec_178[0] = dep_chan_vld_176_178;
    assign in_chan_dep_data_vec_178[351 : 0] = dep_chan_data_176_178;
    assign token_in_vec_178[0] = token_176_178;
    assign in_chan_dep_vld_vec_178[1] = dep_chan_vld_179_178;
    assign in_chan_dep_data_vec_178[703 : 352] = dep_chan_data_179_178;
    assign token_in_vec_178[1] = token_179_178;
    assign in_chan_dep_vld_vec_178[2] = dep_chan_vld_188_178;
    assign in_chan_dep_data_vec_178[1055 : 704] = dep_chan_data_188_178;
    assign token_in_vec_178[2] = token_188_178;
    assign dep_chan_vld_178_179 = out_chan_dep_vld_vec_178[0];
    assign dep_chan_data_178_179 = out_chan_dep_data_178;
    assign token_178_179 = token_out_vec_178[0];
    assign dep_chan_vld_178_176 = out_chan_dep_vld_vec_178[1];
    assign dep_chan_data_178_176 = out_chan_dep_data_178;
    assign token_178_176 = token_out_vec_178[1];
    assign dep_chan_vld_178_188 = out_chan_dep_vld_vec_178[2];
    assign dep_chan_data_178_188 = out_chan_dep_data_178;
    assign token_178_188 = token_out_vec_178[2];

    // Process: grp_kernel0_x1_fu_105.A_IO_L3_in_x1_U0
    top_hls_deadlock_detect_unit #(352, 179, 2, 2) top_hls_deadlock_detect_unit_179 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_179),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_179),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_179),
        .token_in_vec(token_in_vec_179),
        .dl_detect_in(dl_detect_out),
        .origin(origin[179]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_179),
        .out_chan_dep_data(out_chan_dep_data_179),
        .token_out_vec(token_out_vec_179),
        .dl_detect_out(dl_in_vec[179]));

    assign proc_179_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L3_in_x1_U0.fifo_A_in_blk_n);
    assign proc_179_data_PIPO_blk[0] = 1'b0;
    assign proc_179_start_FIFO_blk[0] = 1'b0;
    assign proc_179_TLF_FIFO_blk[0] = 1'b0;
    assign proc_179_input_sync_blk[0] = 1'b0;
    assign proc_179_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_179[0] = dl_detect_out ? proc_dep_vld_vec_179_reg[0] : (proc_179_data_FIFO_blk[0] | proc_179_data_PIPO_blk[0] | proc_179_start_FIFO_blk[0] | proc_179_TLF_FIFO_blk[0] | proc_179_input_sync_blk[0] | proc_179_output_sync_blk[0]);
    assign proc_179_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L3_in_x1_U0.fifo_A_local_out_blk_n);
    assign proc_179_data_PIPO_blk[1] = 1'b0;
    assign proc_179_start_FIFO_blk[1] = 1'b0;
    assign proc_179_TLF_FIFO_blk[1] = 1'b0;
    assign proc_179_input_sync_blk[1] = 1'b0;
    assign proc_179_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_179[1] = dl_detect_out ? proc_dep_vld_vec_179_reg[1] : (proc_179_data_FIFO_blk[1] | proc_179_data_PIPO_blk[1] | proc_179_start_FIFO_blk[1] | proc_179_TLF_FIFO_blk[1] | proc_179_input_sync_blk[1] | proc_179_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_179_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_179_reg <= proc_dep_vld_vec_179;
        end
    end
    assign in_chan_dep_vld_vec_179[0] = dep_chan_vld_178_179;
    assign in_chan_dep_data_vec_179[351 : 0] = dep_chan_data_178_179;
    assign token_in_vec_179[0] = token_178_179;
    assign in_chan_dep_vld_vec_179[1] = dep_chan_vld_180_179;
    assign in_chan_dep_data_vec_179[703 : 352] = dep_chan_data_180_179;
    assign token_in_vec_179[1] = token_180_179;
    assign dep_chan_vld_179_178 = out_chan_dep_vld_vec_179[0];
    assign dep_chan_data_179_178 = out_chan_dep_data_179;
    assign token_179_178 = token_out_vec_179[0];
    assign dep_chan_vld_179_180 = out_chan_dep_vld_vec_179[1];
    assign dep_chan_data_179_180 = out_chan_dep_data_179;
    assign token_179_180 = token_out_vec_179[1];

    // Process: grp_kernel0_x1_fu_105.A_IO_L2_in_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 180, 3, 3) top_hls_deadlock_detect_unit_180 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_180),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_180),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_180),
        .token_in_vec(token_in_vec_180),
        .dl_detect_in(dl_detect_out),
        .origin(origin[180]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_180),
        .out_chan_dep_data(out_chan_dep_data_180),
        .token_out_vec(token_out_vec_180),
        .dl_detect_out(dl_in_vec[180]));

    assign proc_180_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_0_x1_U0.fifo_A_A_IO_L2_in_0_x14_blk_n);
    assign proc_180_data_PIPO_blk[0] = 1'b0;
    assign proc_180_start_FIFO_blk[0] = 1'b0;
    assign proc_180_TLF_FIFO_blk[0] = 1'b0;
    assign proc_180_input_sync_blk[0] = 1'b0;
    assign proc_180_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_180[0] = dl_detect_out ? proc_dep_vld_vec_180_reg[0] : (proc_180_data_FIFO_blk[0] | proc_180_data_PIPO_blk[0] | proc_180_start_FIFO_blk[0] | proc_180_TLF_FIFO_blk[0] | proc_180_input_sync_blk[0] | proc_180_output_sync_blk[0]);
    assign proc_180_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_0_x1_U0.fifo_A_A_IO_L2_in_1_x15_blk_n);
    assign proc_180_data_PIPO_blk[1] = 1'b0;
    assign proc_180_start_FIFO_blk[1] = 1'b0;
    assign proc_180_TLF_FIFO_blk[1] = 1'b0;
    assign proc_180_input_sync_blk[1] = 1'b0;
    assign proc_180_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_180[1] = dl_detect_out ? proc_dep_vld_vec_180_reg[1] : (proc_180_data_FIFO_blk[1] | proc_180_data_PIPO_blk[1] | proc_180_start_FIFO_blk[1] | proc_180_TLF_FIFO_blk[1] | proc_180_input_sync_blk[1] | proc_180_output_sync_blk[1]);
    assign proc_180_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_0_x1_U0.fifo_A_PE_0_0_x120_blk_n);
    assign proc_180_data_PIPO_blk[2] = 1'b0;
    assign proc_180_start_FIFO_blk[2] = 1'b0;
    assign proc_180_TLF_FIFO_blk[2] = 1'b0;
    assign proc_180_input_sync_blk[2] = 1'b0;
    assign proc_180_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_180[2] = dl_detect_out ? proc_dep_vld_vec_180_reg[2] : (proc_180_data_FIFO_blk[2] | proc_180_data_PIPO_blk[2] | proc_180_start_FIFO_blk[2] | proc_180_TLF_FIFO_blk[2] | proc_180_input_sync_blk[2] | proc_180_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_180_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_180_reg <= proc_dep_vld_vec_180;
        end
    end
    assign in_chan_dep_vld_vec_180[0] = dep_chan_vld_179_180;
    assign in_chan_dep_data_vec_180[351 : 0] = dep_chan_data_179_180;
    assign token_in_vec_180[0] = token_179_180;
    assign in_chan_dep_vld_vec_180[1] = dep_chan_vld_181_180;
    assign in_chan_dep_data_vec_180[703 : 352] = dep_chan_data_181_180;
    assign token_in_vec_180[1] = token_181_180;
    assign in_chan_dep_vld_vec_180[2] = dep_chan_vld_198_180;
    assign in_chan_dep_data_vec_180[1055 : 704] = dep_chan_data_198_180;
    assign token_in_vec_180[2] = token_198_180;
    assign dep_chan_vld_180_179 = out_chan_dep_vld_vec_180[0];
    assign dep_chan_data_180_179 = out_chan_dep_data_180;
    assign token_180_179 = token_out_vec_180[0];
    assign dep_chan_vld_180_181 = out_chan_dep_vld_vec_180[1];
    assign dep_chan_data_180_181 = out_chan_dep_data_180;
    assign token_180_181 = token_out_vec_180[1];
    assign dep_chan_vld_180_198 = out_chan_dep_vld_vec_180[2];
    assign dep_chan_data_180_198 = out_chan_dep_data_180;
    assign token_180_198 = token_out_vec_180[2];

    // Process: grp_kernel0_x1_fu_105.A_IO_L2_in_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 181, 3, 3) top_hls_deadlock_detect_unit_181 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_181),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_181),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_181),
        .token_in_vec(token_in_vec_181),
        .dl_detect_in(dl_detect_out),
        .origin(origin[181]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_181),
        .out_chan_dep_data(out_chan_dep_data_181),
        .token_out_vec(token_out_vec_181),
        .dl_detect_out(dl_in_vec[181]));

    assign proc_181_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_1_x1_U0.fifo_A_A_IO_L2_in_1_x15_blk_n);
    assign proc_181_data_PIPO_blk[0] = 1'b0;
    assign proc_181_start_FIFO_blk[0] = 1'b0;
    assign proc_181_TLF_FIFO_blk[0] = 1'b0;
    assign proc_181_input_sync_blk[0] = 1'b0;
    assign proc_181_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_181[0] = dl_detect_out ? proc_dep_vld_vec_181_reg[0] : (proc_181_data_FIFO_blk[0] | proc_181_data_PIPO_blk[0] | proc_181_start_FIFO_blk[0] | proc_181_TLF_FIFO_blk[0] | proc_181_input_sync_blk[0] | proc_181_output_sync_blk[0]);
    assign proc_181_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_1_x1_U0.fifo_A_A_IO_L2_in_2_x16_blk_n);
    assign proc_181_data_PIPO_blk[1] = 1'b0;
    assign proc_181_start_FIFO_blk[1] = 1'b0;
    assign proc_181_TLF_FIFO_blk[1] = 1'b0;
    assign proc_181_input_sync_blk[1] = 1'b0;
    assign proc_181_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_181[1] = dl_detect_out ? proc_dep_vld_vec_181_reg[1] : (proc_181_data_FIFO_blk[1] | proc_181_data_PIPO_blk[1] | proc_181_start_FIFO_blk[1] | proc_181_TLF_FIFO_blk[1] | proc_181_input_sync_blk[1] | proc_181_output_sync_blk[1]);
    assign proc_181_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_1_x1_U0.fifo_A_PE_1_0_x129_blk_n);
    assign proc_181_data_PIPO_blk[2] = 1'b0;
    assign proc_181_start_FIFO_blk[2] = 1'b0;
    assign proc_181_TLF_FIFO_blk[2] = 1'b0;
    assign proc_181_input_sync_blk[2] = 1'b0;
    assign proc_181_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_181[2] = dl_detect_out ? proc_dep_vld_vec_181_reg[2] : (proc_181_data_FIFO_blk[2] | proc_181_data_PIPO_blk[2] | proc_181_start_FIFO_blk[2] | proc_181_TLF_FIFO_blk[2] | proc_181_input_sync_blk[2] | proc_181_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_181_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_181_reg <= proc_dep_vld_vec_181;
        end
    end
    assign in_chan_dep_vld_vec_181[0] = dep_chan_vld_180_181;
    assign in_chan_dep_data_vec_181[351 : 0] = dep_chan_data_180_181;
    assign token_in_vec_181[0] = token_180_181;
    assign in_chan_dep_vld_vec_181[1] = dep_chan_vld_182_181;
    assign in_chan_dep_data_vec_181[703 : 352] = dep_chan_data_182_181;
    assign token_in_vec_181[1] = token_182_181;
    assign in_chan_dep_vld_vec_181[2] = dep_chan_vld_206_181;
    assign in_chan_dep_data_vec_181[1055 : 704] = dep_chan_data_206_181;
    assign token_in_vec_181[2] = token_206_181;
    assign dep_chan_vld_181_180 = out_chan_dep_vld_vec_181[0];
    assign dep_chan_data_181_180 = out_chan_dep_data_181;
    assign token_181_180 = token_out_vec_181[0];
    assign dep_chan_vld_181_182 = out_chan_dep_vld_vec_181[1];
    assign dep_chan_data_181_182 = out_chan_dep_data_181;
    assign token_181_182 = token_out_vec_181[1];
    assign dep_chan_vld_181_206 = out_chan_dep_vld_vec_181[2];
    assign dep_chan_data_181_206 = out_chan_dep_data_181;
    assign token_181_206 = token_out_vec_181[2];

    // Process: grp_kernel0_x1_fu_105.A_IO_L2_in_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 182, 3, 3) top_hls_deadlock_detect_unit_182 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_182),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_182),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_182),
        .token_in_vec(token_in_vec_182),
        .dl_detect_in(dl_detect_out),
        .origin(origin[182]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_182),
        .out_chan_dep_data(out_chan_dep_data_182),
        .token_out_vec(token_out_vec_182),
        .dl_detect_out(dl_in_vec[182]));

    assign proc_182_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_2_x1_U0.fifo_A_A_IO_L2_in_2_x16_blk_n);
    assign proc_182_data_PIPO_blk[0] = 1'b0;
    assign proc_182_start_FIFO_blk[0] = 1'b0;
    assign proc_182_TLF_FIFO_blk[0] = 1'b0;
    assign proc_182_input_sync_blk[0] = 1'b0;
    assign proc_182_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_182[0] = dl_detect_out ? proc_dep_vld_vec_182_reg[0] : (proc_182_data_FIFO_blk[0] | proc_182_data_PIPO_blk[0] | proc_182_start_FIFO_blk[0] | proc_182_TLF_FIFO_blk[0] | proc_182_input_sync_blk[0] | proc_182_output_sync_blk[0]);
    assign proc_182_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_2_x1_U0.fifo_A_A_IO_L2_in_3_x17_blk_n);
    assign proc_182_data_PIPO_blk[1] = 1'b0;
    assign proc_182_start_FIFO_blk[1] = 1'b0;
    assign proc_182_TLF_FIFO_blk[1] = 1'b0;
    assign proc_182_input_sync_blk[1] = 1'b0;
    assign proc_182_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_182[1] = dl_detect_out ? proc_dep_vld_vec_182_reg[1] : (proc_182_data_FIFO_blk[1] | proc_182_data_PIPO_blk[1] | proc_182_start_FIFO_blk[1] | proc_182_TLF_FIFO_blk[1] | proc_182_input_sync_blk[1] | proc_182_output_sync_blk[1]);
    assign proc_182_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_2_x1_U0.fifo_A_PE_2_0_x138_blk_n);
    assign proc_182_data_PIPO_blk[2] = 1'b0;
    assign proc_182_start_FIFO_blk[2] = 1'b0;
    assign proc_182_TLF_FIFO_blk[2] = 1'b0;
    assign proc_182_input_sync_blk[2] = 1'b0;
    assign proc_182_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_182[2] = dl_detect_out ? proc_dep_vld_vec_182_reg[2] : (proc_182_data_FIFO_blk[2] | proc_182_data_PIPO_blk[2] | proc_182_start_FIFO_blk[2] | proc_182_TLF_FIFO_blk[2] | proc_182_input_sync_blk[2] | proc_182_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_182_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_182_reg <= proc_dep_vld_vec_182;
        end
    end
    assign in_chan_dep_vld_vec_182[0] = dep_chan_vld_181_182;
    assign in_chan_dep_data_vec_182[351 : 0] = dep_chan_data_181_182;
    assign token_in_vec_182[0] = token_181_182;
    assign in_chan_dep_vld_vec_182[1] = dep_chan_vld_183_182;
    assign in_chan_dep_data_vec_182[703 : 352] = dep_chan_data_183_182;
    assign token_in_vec_182[1] = token_183_182;
    assign in_chan_dep_vld_vec_182[2] = dep_chan_vld_214_182;
    assign in_chan_dep_data_vec_182[1055 : 704] = dep_chan_data_214_182;
    assign token_in_vec_182[2] = token_214_182;
    assign dep_chan_vld_182_181 = out_chan_dep_vld_vec_182[0];
    assign dep_chan_data_182_181 = out_chan_dep_data_182;
    assign token_182_181 = token_out_vec_182[0];
    assign dep_chan_vld_182_183 = out_chan_dep_vld_vec_182[1];
    assign dep_chan_data_182_183 = out_chan_dep_data_182;
    assign token_182_183 = token_out_vec_182[1];
    assign dep_chan_vld_182_214 = out_chan_dep_vld_vec_182[2];
    assign dep_chan_data_182_214 = out_chan_dep_data_182;
    assign token_182_214 = token_out_vec_182[2];

    // Process: grp_kernel0_x1_fu_105.A_IO_L2_in_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 183, 3, 3) top_hls_deadlock_detect_unit_183 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_183),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_183),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_183),
        .token_in_vec(token_in_vec_183),
        .dl_detect_in(dl_detect_out),
        .origin(origin[183]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_183),
        .out_chan_dep_data(out_chan_dep_data_183),
        .token_out_vec(token_out_vec_183),
        .dl_detect_out(dl_in_vec[183]));

    assign proc_183_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_3_x1_U0.fifo_A_A_IO_L2_in_3_x17_blk_n);
    assign proc_183_data_PIPO_blk[0] = 1'b0;
    assign proc_183_start_FIFO_blk[0] = 1'b0;
    assign proc_183_TLF_FIFO_blk[0] = 1'b0;
    assign proc_183_input_sync_blk[0] = 1'b0;
    assign proc_183_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_183[0] = dl_detect_out ? proc_dep_vld_vec_183_reg[0] : (proc_183_data_FIFO_blk[0] | proc_183_data_PIPO_blk[0] | proc_183_start_FIFO_blk[0] | proc_183_TLF_FIFO_blk[0] | proc_183_input_sync_blk[0] | proc_183_output_sync_blk[0]);
    assign proc_183_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_3_x1_U0.fifo_A_A_IO_L2_in_4_x18_blk_n);
    assign proc_183_data_PIPO_blk[1] = 1'b0;
    assign proc_183_start_FIFO_blk[1] = 1'b0;
    assign proc_183_TLF_FIFO_blk[1] = 1'b0;
    assign proc_183_input_sync_blk[1] = 1'b0;
    assign proc_183_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_183[1] = dl_detect_out ? proc_dep_vld_vec_183_reg[1] : (proc_183_data_FIFO_blk[1] | proc_183_data_PIPO_blk[1] | proc_183_start_FIFO_blk[1] | proc_183_TLF_FIFO_blk[1] | proc_183_input_sync_blk[1] | proc_183_output_sync_blk[1]);
    assign proc_183_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_3_x1_U0.fifo_A_PE_3_0_x147_blk_n);
    assign proc_183_data_PIPO_blk[2] = 1'b0;
    assign proc_183_start_FIFO_blk[2] = 1'b0;
    assign proc_183_TLF_FIFO_blk[2] = 1'b0;
    assign proc_183_input_sync_blk[2] = 1'b0;
    assign proc_183_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_183[2] = dl_detect_out ? proc_dep_vld_vec_183_reg[2] : (proc_183_data_FIFO_blk[2] | proc_183_data_PIPO_blk[2] | proc_183_start_FIFO_blk[2] | proc_183_TLF_FIFO_blk[2] | proc_183_input_sync_blk[2] | proc_183_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_183_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_183_reg <= proc_dep_vld_vec_183;
        end
    end
    assign in_chan_dep_vld_vec_183[0] = dep_chan_vld_182_183;
    assign in_chan_dep_data_vec_183[351 : 0] = dep_chan_data_182_183;
    assign token_in_vec_183[0] = token_182_183;
    assign in_chan_dep_vld_vec_183[1] = dep_chan_vld_184_183;
    assign in_chan_dep_data_vec_183[703 : 352] = dep_chan_data_184_183;
    assign token_in_vec_183[1] = token_184_183;
    assign in_chan_dep_vld_vec_183[2] = dep_chan_vld_222_183;
    assign in_chan_dep_data_vec_183[1055 : 704] = dep_chan_data_222_183;
    assign token_in_vec_183[2] = token_222_183;
    assign dep_chan_vld_183_182 = out_chan_dep_vld_vec_183[0];
    assign dep_chan_data_183_182 = out_chan_dep_data_183;
    assign token_183_182 = token_out_vec_183[0];
    assign dep_chan_vld_183_184 = out_chan_dep_vld_vec_183[1];
    assign dep_chan_data_183_184 = out_chan_dep_data_183;
    assign token_183_184 = token_out_vec_183[1];
    assign dep_chan_vld_183_222 = out_chan_dep_vld_vec_183[2];
    assign dep_chan_data_183_222 = out_chan_dep_data_183;
    assign token_183_222 = token_out_vec_183[2];

    // Process: grp_kernel0_x1_fu_105.A_IO_L2_in_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 184, 3, 3) top_hls_deadlock_detect_unit_184 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_184),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_184),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_184),
        .token_in_vec(token_in_vec_184),
        .dl_detect_in(dl_detect_out),
        .origin(origin[184]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_184),
        .out_chan_dep_data(out_chan_dep_data_184),
        .token_out_vec(token_out_vec_184),
        .dl_detect_out(dl_in_vec[184]));

    assign proc_184_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_4_x1_U0.fifo_A_A_IO_L2_in_4_x18_blk_n);
    assign proc_184_data_PIPO_blk[0] = 1'b0;
    assign proc_184_start_FIFO_blk[0] = 1'b0;
    assign proc_184_TLF_FIFO_blk[0] = 1'b0;
    assign proc_184_input_sync_blk[0] = 1'b0;
    assign proc_184_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_184[0] = dl_detect_out ? proc_dep_vld_vec_184_reg[0] : (proc_184_data_FIFO_blk[0] | proc_184_data_PIPO_blk[0] | proc_184_start_FIFO_blk[0] | proc_184_TLF_FIFO_blk[0] | proc_184_input_sync_blk[0] | proc_184_output_sync_blk[0]);
    assign proc_184_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_4_x1_U0.fifo_A_A_IO_L2_in_5_x19_blk_n);
    assign proc_184_data_PIPO_blk[1] = 1'b0;
    assign proc_184_start_FIFO_blk[1] = 1'b0;
    assign proc_184_TLF_FIFO_blk[1] = 1'b0;
    assign proc_184_input_sync_blk[1] = 1'b0;
    assign proc_184_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_184[1] = dl_detect_out ? proc_dep_vld_vec_184_reg[1] : (proc_184_data_FIFO_blk[1] | proc_184_data_PIPO_blk[1] | proc_184_start_FIFO_blk[1] | proc_184_TLF_FIFO_blk[1] | proc_184_input_sync_blk[1] | proc_184_output_sync_blk[1]);
    assign proc_184_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_4_x1_U0.fifo_A_PE_4_0_x156_blk_n);
    assign proc_184_data_PIPO_blk[2] = 1'b0;
    assign proc_184_start_FIFO_blk[2] = 1'b0;
    assign proc_184_TLF_FIFO_blk[2] = 1'b0;
    assign proc_184_input_sync_blk[2] = 1'b0;
    assign proc_184_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_184[2] = dl_detect_out ? proc_dep_vld_vec_184_reg[2] : (proc_184_data_FIFO_blk[2] | proc_184_data_PIPO_blk[2] | proc_184_start_FIFO_blk[2] | proc_184_TLF_FIFO_blk[2] | proc_184_input_sync_blk[2] | proc_184_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_184_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_184_reg <= proc_dep_vld_vec_184;
        end
    end
    assign in_chan_dep_vld_vec_184[0] = dep_chan_vld_183_184;
    assign in_chan_dep_data_vec_184[351 : 0] = dep_chan_data_183_184;
    assign token_in_vec_184[0] = token_183_184;
    assign in_chan_dep_vld_vec_184[1] = dep_chan_vld_185_184;
    assign in_chan_dep_data_vec_184[703 : 352] = dep_chan_data_185_184;
    assign token_in_vec_184[1] = token_185_184;
    assign in_chan_dep_vld_vec_184[2] = dep_chan_vld_230_184;
    assign in_chan_dep_data_vec_184[1055 : 704] = dep_chan_data_230_184;
    assign token_in_vec_184[2] = token_230_184;
    assign dep_chan_vld_184_183 = out_chan_dep_vld_vec_184[0];
    assign dep_chan_data_184_183 = out_chan_dep_data_184;
    assign token_184_183 = token_out_vec_184[0];
    assign dep_chan_vld_184_185 = out_chan_dep_vld_vec_184[1];
    assign dep_chan_data_184_185 = out_chan_dep_data_184;
    assign token_184_185 = token_out_vec_184[1];
    assign dep_chan_vld_184_230 = out_chan_dep_vld_vec_184[2];
    assign dep_chan_data_184_230 = out_chan_dep_data_184;
    assign token_184_230 = token_out_vec_184[2];

    // Process: grp_kernel0_x1_fu_105.A_IO_L2_in_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 185, 3, 3) top_hls_deadlock_detect_unit_185 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_185),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_185),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_185),
        .token_in_vec(token_in_vec_185),
        .dl_detect_in(dl_detect_out),
        .origin(origin[185]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_185),
        .out_chan_dep_data(out_chan_dep_data_185),
        .token_out_vec(token_out_vec_185),
        .dl_detect_out(dl_in_vec[185]));

    assign proc_185_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_5_x1_U0.fifo_A_A_IO_L2_in_5_x19_blk_n);
    assign proc_185_data_PIPO_blk[0] = 1'b0;
    assign proc_185_start_FIFO_blk[0] = 1'b0;
    assign proc_185_TLF_FIFO_blk[0] = 1'b0;
    assign proc_185_input_sync_blk[0] = 1'b0;
    assign proc_185_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_185[0] = dl_detect_out ? proc_dep_vld_vec_185_reg[0] : (proc_185_data_FIFO_blk[0] | proc_185_data_PIPO_blk[0] | proc_185_start_FIFO_blk[0] | proc_185_TLF_FIFO_blk[0] | proc_185_input_sync_blk[0] | proc_185_output_sync_blk[0]);
    assign proc_185_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_5_x1_U0.fifo_A_A_IO_L2_in_6_x110_blk_n);
    assign proc_185_data_PIPO_blk[1] = 1'b0;
    assign proc_185_start_FIFO_blk[1] = 1'b0;
    assign proc_185_TLF_FIFO_blk[1] = 1'b0;
    assign proc_185_input_sync_blk[1] = 1'b0;
    assign proc_185_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_185[1] = dl_detect_out ? proc_dep_vld_vec_185_reg[1] : (proc_185_data_FIFO_blk[1] | proc_185_data_PIPO_blk[1] | proc_185_start_FIFO_blk[1] | proc_185_TLF_FIFO_blk[1] | proc_185_input_sync_blk[1] | proc_185_output_sync_blk[1]);
    assign proc_185_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_5_x1_U0.fifo_A_PE_5_0_x165_blk_n);
    assign proc_185_data_PIPO_blk[2] = 1'b0;
    assign proc_185_start_FIFO_blk[2] = 1'b0;
    assign proc_185_TLF_FIFO_blk[2] = 1'b0;
    assign proc_185_input_sync_blk[2] = 1'b0;
    assign proc_185_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_185[2] = dl_detect_out ? proc_dep_vld_vec_185_reg[2] : (proc_185_data_FIFO_blk[2] | proc_185_data_PIPO_blk[2] | proc_185_start_FIFO_blk[2] | proc_185_TLF_FIFO_blk[2] | proc_185_input_sync_blk[2] | proc_185_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_185_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_185_reg <= proc_dep_vld_vec_185;
        end
    end
    assign in_chan_dep_vld_vec_185[0] = dep_chan_vld_184_185;
    assign in_chan_dep_data_vec_185[351 : 0] = dep_chan_data_184_185;
    assign token_in_vec_185[0] = token_184_185;
    assign in_chan_dep_vld_vec_185[1] = dep_chan_vld_186_185;
    assign in_chan_dep_data_vec_185[703 : 352] = dep_chan_data_186_185;
    assign token_in_vec_185[1] = token_186_185;
    assign in_chan_dep_vld_vec_185[2] = dep_chan_vld_238_185;
    assign in_chan_dep_data_vec_185[1055 : 704] = dep_chan_data_238_185;
    assign token_in_vec_185[2] = token_238_185;
    assign dep_chan_vld_185_184 = out_chan_dep_vld_vec_185[0];
    assign dep_chan_data_185_184 = out_chan_dep_data_185;
    assign token_185_184 = token_out_vec_185[0];
    assign dep_chan_vld_185_186 = out_chan_dep_vld_vec_185[1];
    assign dep_chan_data_185_186 = out_chan_dep_data_185;
    assign token_185_186 = token_out_vec_185[1];
    assign dep_chan_vld_185_238 = out_chan_dep_vld_vec_185[2];
    assign dep_chan_data_185_238 = out_chan_dep_data_185;
    assign token_185_238 = token_out_vec_185[2];

    // Process: grp_kernel0_x1_fu_105.A_IO_L2_in_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 186, 3, 3) top_hls_deadlock_detect_unit_186 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_186),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_186),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_186),
        .token_in_vec(token_in_vec_186),
        .dl_detect_in(dl_detect_out),
        .origin(origin[186]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_186),
        .out_chan_dep_data(out_chan_dep_data_186),
        .token_out_vec(token_out_vec_186),
        .dl_detect_out(dl_in_vec[186]));

    assign proc_186_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_6_x1_U0.fifo_A_A_IO_L2_in_6_x110_blk_n);
    assign proc_186_data_PIPO_blk[0] = 1'b0;
    assign proc_186_start_FIFO_blk[0] = 1'b0;
    assign proc_186_TLF_FIFO_blk[0] = 1'b0;
    assign proc_186_input_sync_blk[0] = 1'b0;
    assign proc_186_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_186[0] = dl_detect_out ? proc_dep_vld_vec_186_reg[0] : (proc_186_data_FIFO_blk[0] | proc_186_data_PIPO_blk[0] | proc_186_start_FIFO_blk[0] | proc_186_TLF_FIFO_blk[0] | proc_186_input_sync_blk[0] | proc_186_output_sync_blk[0]);
    assign proc_186_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_6_x1_U0.fifo_A_A_IO_L2_in_7_x111_blk_n);
    assign proc_186_data_PIPO_blk[1] = 1'b0;
    assign proc_186_start_FIFO_blk[1] = 1'b0;
    assign proc_186_TLF_FIFO_blk[1] = 1'b0;
    assign proc_186_input_sync_blk[1] = 1'b0;
    assign proc_186_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_186[1] = dl_detect_out ? proc_dep_vld_vec_186_reg[1] : (proc_186_data_FIFO_blk[1] | proc_186_data_PIPO_blk[1] | proc_186_start_FIFO_blk[1] | proc_186_TLF_FIFO_blk[1] | proc_186_input_sync_blk[1] | proc_186_output_sync_blk[1]);
    assign proc_186_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_6_x1_U0.fifo_A_PE_6_0_x174_blk_n);
    assign proc_186_data_PIPO_blk[2] = 1'b0;
    assign proc_186_start_FIFO_blk[2] = 1'b0;
    assign proc_186_TLF_FIFO_blk[2] = 1'b0;
    assign proc_186_input_sync_blk[2] = 1'b0;
    assign proc_186_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_186[2] = dl_detect_out ? proc_dep_vld_vec_186_reg[2] : (proc_186_data_FIFO_blk[2] | proc_186_data_PIPO_blk[2] | proc_186_start_FIFO_blk[2] | proc_186_TLF_FIFO_blk[2] | proc_186_input_sync_blk[2] | proc_186_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_186_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_186_reg <= proc_dep_vld_vec_186;
        end
    end
    assign in_chan_dep_vld_vec_186[0] = dep_chan_vld_185_186;
    assign in_chan_dep_data_vec_186[351 : 0] = dep_chan_data_185_186;
    assign token_in_vec_186[0] = token_185_186;
    assign in_chan_dep_vld_vec_186[1] = dep_chan_vld_187_186;
    assign in_chan_dep_data_vec_186[703 : 352] = dep_chan_data_187_186;
    assign token_in_vec_186[1] = token_187_186;
    assign in_chan_dep_vld_vec_186[2] = dep_chan_vld_246_186;
    assign in_chan_dep_data_vec_186[1055 : 704] = dep_chan_data_246_186;
    assign token_in_vec_186[2] = token_246_186;
    assign dep_chan_vld_186_185 = out_chan_dep_vld_vec_186[0];
    assign dep_chan_data_186_185 = out_chan_dep_data_186;
    assign token_186_185 = token_out_vec_186[0];
    assign dep_chan_vld_186_187 = out_chan_dep_vld_vec_186[1];
    assign dep_chan_data_186_187 = out_chan_dep_data_186;
    assign token_186_187 = token_out_vec_186[1];
    assign dep_chan_vld_186_246 = out_chan_dep_vld_vec_186[2];
    assign dep_chan_data_186_246 = out_chan_dep_data_186;
    assign token_186_246 = token_out_vec_186[2];

    // Process: grp_kernel0_x1_fu_105.A_IO_L2_in_boundary_x1_U0
    top_hls_deadlock_detect_unit #(352, 187, 2, 2) top_hls_deadlock_detect_unit_187 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_187),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_187),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_187),
        .token_in_vec(token_in_vec_187),
        .dl_detect_in(dl_detect_out),
        .origin(origin[187]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_187),
        .out_chan_dep_data(out_chan_dep_data_187),
        .token_out_vec(token_out_vec_187),
        .dl_detect_out(dl_in_vec[187]));

    assign proc_187_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_boundary_x1_U0.fifo_A_A_IO_L2_in_7_x111_blk_n);
    assign proc_187_data_PIPO_blk[0] = 1'b0;
    assign proc_187_start_FIFO_blk[0] = 1'b0;
    assign proc_187_TLF_FIFO_blk[0] = 1'b0;
    assign proc_187_input_sync_blk[0] = 1'b0;
    assign proc_187_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_187[0] = dl_detect_out ? proc_dep_vld_vec_187_reg[0] : (proc_187_data_FIFO_blk[0] | proc_187_data_PIPO_blk[0] | proc_187_start_FIFO_blk[0] | proc_187_TLF_FIFO_blk[0] | proc_187_input_sync_blk[0] | proc_187_output_sync_blk[0]);
    assign proc_187_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.A_IO_L2_in_boundary_x1_U0.fifo_A_PE_7_0_x183_blk_n);
    assign proc_187_data_PIPO_blk[1] = 1'b0;
    assign proc_187_start_FIFO_blk[1] = 1'b0;
    assign proc_187_TLF_FIFO_blk[1] = 1'b0;
    assign proc_187_input_sync_blk[1] = 1'b0;
    assign proc_187_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_187[1] = dl_detect_out ? proc_dep_vld_vec_187_reg[1] : (proc_187_data_FIFO_blk[1] | proc_187_data_PIPO_blk[1] | proc_187_start_FIFO_blk[1] | proc_187_TLF_FIFO_blk[1] | proc_187_input_sync_blk[1] | proc_187_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_187_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_187_reg <= proc_dep_vld_vec_187;
        end
    end
    assign in_chan_dep_vld_vec_187[0] = dep_chan_vld_186_187;
    assign in_chan_dep_data_vec_187[351 : 0] = dep_chan_data_186_187;
    assign token_in_vec_187[0] = token_186_187;
    assign in_chan_dep_vld_vec_187[1] = dep_chan_vld_254_187;
    assign in_chan_dep_data_vec_187[703 : 352] = dep_chan_data_254_187;
    assign token_in_vec_187[1] = token_254_187;
    assign dep_chan_vld_187_186 = out_chan_dep_vld_vec_187[0];
    assign dep_chan_data_187_186 = out_chan_dep_data_187;
    assign token_187_186 = token_out_vec_187[0];
    assign dep_chan_vld_187_254 = out_chan_dep_vld_vec_187[1];
    assign dep_chan_data_187_254 = out_chan_dep_data_187;
    assign token_187_254 = token_out_vec_187[1];

    // Process: grp_kernel0_x1_fu_105.B_IO_L3_in_serialize_x1_U0
    top_hls_deadlock_detect_unit #(352, 188, 3, 3) top_hls_deadlock_detect_unit_188 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_188),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_188),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_188),
        .token_in_vec(token_in_vec_188),
        .dl_detect_in(dl_detect_out),
        .origin(origin[188]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_188),
        .out_chan_dep_data(out_chan_dep_data_188),
        .token_out_vec(token_out_vec_188),
        .dl_detect_out(dl_in_vec[188]));

    assign proc_188_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L3_in_serialize_x1_U0.fifo_B_B_IO_L3_in_serialize_x12_blk_n);
    assign proc_188_data_PIPO_blk[0] = 1'b0;
    assign proc_188_start_FIFO_blk[0] = 1'b0;
    assign proc_188_TLF_FIFO_blk[0] = 1'b0;
    assign proc_188_input_sync_blk[0] = 1'b0;
    assign proc_188_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_188[0] = dl_detect_out ? proc_dep_vld_vec_188_reg[0] : (proc_188_data_FIFO_blk[0] | proc_188_data_PIPO_blk[0] | proc_188_start_FIFO_blk[0] | proc_188_TLF_FIFO_blk[0] | proc_188_input_sync_blk[0] | proc_188_output_sync_blk[0]);
    assign proc_188_data_FIFO_blk[1] = 1'b0;
    assign proc_188_data_PIPO_blk[1] = 1'b0;
    assign proc_188_start_FIFO_blk[1] = 1'b0;
    assign proc_188_TLF_FIFO_blk[1] = 1'b0;
    assign proc_188_input_sync_blk[1] = 1'b0 | (grp_kernel0_x1_fu_105.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_105.B_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_105.ap_sync_kernel0_x1_entry28_U0_ap_ready);
    assign proc_188_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_188[1] = dl_detect_out ? proc_dep_vld_vec_188_reg[1] : (proc_188_data_FIFO_blk[1] | proc_188_data_PIPO_blk[1] | proc_188_start_FIFO_blk[1] | proc_188_TLF_FIFO_blk[1] | proc_188_input_sync_blk[1] | proc_188_output_sync_blk[1]);
    assign proc_188_data_FIFO_blk[2] = 1'b0;
    assign proc_188_data_PIPO_blk[2] = 1'b0;
    assign proc_188_start_FIFO_blk[2] = 1'b0;
    assign proc_188_TLF_FIFO_blk[2] = 1'b0;
    assign proc_188_input_sync_blk[2] = 1'b0 | (grp_kernel0_x1_fu_105.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_105.B_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_105.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_188_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_188[2] = dl_detect_out ? proc_dep_vld_vec_188_reg[2] : (proc_188_data_FIFO_blk[2] | proc_188_data_PIPO_blk[2] | proc_188_start_FIFO_blk[2] | proc_188_TLF_FIFO_blk[2] | proc_188_input_sync_blk[2] | proc_188_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_188_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_188_reg <= proc_dep_vld_vec_188;
        end
    end
    assign in_chan_dep_vld_vec_188[0] = dep_chan_vld_176_188;
    assign in_chan_dep_data_vec_188[351 : 0] = dep_chan_data_176_188;
    assign token_in_vec_188[0] = token_176_188;
    assign in_chan_dep_vld_vec_188[1] = dep_chan_vld_178_188;
    assign in_chan_dep_data_vec_188[703 : 352] = dep_chan_data_178_188;
    assign token_in_vec_188[1] = token_178_188;
    assign in_chan_dep_vld_vec_188[2] = dep_chan_vld_189_188;
    assign in_chan_dep_data_vec_188[1055 : 704] = dep_chan_data_189_188;
    assign token_in_vec_188[2] = token_189_188;
    assign dep_chan_vld_188_189 = out_chan_dep_vld_vec_188[0];
    assign dep_chan_data_188_189 = out_chan_dep_data_188;
    assign token_188_189 = token_out_vec_188[0];
    assign dep_chan_vld_188_176 = out_chan_dep_vld_vec_188[1];
    assign dep_chan_data_188_176 = out_chan_dep_data_188;
    assign token_188_176 = token_out_vec_188[1];
    assign dep_chan_vld_188_178 = out_chan_dep_vld_vec_188[2];
    assign dep_chan_data_188_178 = out_chan_dep_data_188;
    assign token_188_178 = token_out_vec_188[2];

    // Process: grp_kernel0_x1_fu_105.B_IO_L3_in_x1_U0
    top_hls_deadlock_detect_unit #(352, 189, 2, 2) top_hls_deadlock_detect_unit_189 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_189),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_189),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_189),
        .token_in_vec(token_in_vec_189),
        .dl_detect_in(dl_detect_out),
        .origin(origin[189]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_189),
        .out_chan_dep_data(out_chan_dep_data_189),
        .token_out_vec(token_out_vec_189),
        .dl_detect_out(dl_in_vec[189]));

    assign proc_189_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L3_in_x1_U0.fifo_B_in_blk_n);
    assign proc_189_data_PIPO_blk[0] = 1'b0;
    assign proc_189_start_FIFO_blk[0] = 1'b0;
    assign proc_189_TLF_FIFO_blk[0] = 1'b0;
    assign proc_189_input_sync_blk[0] = 1'b0;
    assign proc_189_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_189[0] = dl_detect_out ? proc_dep_vld_vec_189_reg[0] : (proc_189_data_FIFO_blk[0] | proc_189_data_PIPO_blk[0] | proc_189_start_FIFO_blk[0] | proc_189_TLF_FIFO_blk[0] | proc_189_input_sync_blk[0] | proc_189_output_sync_blk[0]);
    assign proc_189_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L3_in_x1_U0.fifo_B_local_out_blk_n);
    assign proc_189_data_PIPO_blk[1] = 1'b0;
    assign proc_189_start_FIFO_blk[1] = 1'b0;
    assign proc_189_TLF_FIFO_blk[1] = 1'b0;
    assign proc_189_input_sync_blk[1] = 1'b0;
    assign proc_189_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_189[1] = dl_detect_out ? proc_dep_vld_vec_189_reg[1] : (proc_189_data_FIFO_blk[1] | proc_189_data_PIPO_blk[1] | proc_189_start_FIFO_blk[1] | proc_189_TLF_FIFO_blk[1] | proc_189_input_sync_blk[1] | proc_189_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_189_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_189_reg <= proc_dep_vld_vec_189;
        end
    end
    assign in_chan_dep_vld_vec_189[0] = dep_chan_vld_188_189;
    assign in_chan_dep_data_vec_189[351 : 0] = dep_chan_data_188_189;
    assign token_in_vec_189[0] = token_188_189;
    assign in_chan_dep_vld_vec_189[1] = dep_chan_vld_190_189;
    assign in_chan_dep_data_vec_189[703 : 352] = dep_chan_data_190_189;
    assign token_in_vec_189[1] = token_190_189;
    assign dep_chan_vld_189_188 = out_chan_dep_vld_vec_189[0];
    assign dep_chan_data_189_188 = out_chan_dep_data_189;
    assign token_189_188 = token_out_vec_189[0];
    assign dep_chan_vld_189_190 = out_chan_dep_vld_vec_189[1];
    assign dep_chan_data_189_190 = out_chan_dep_data_189;
    assign token_189_190 = token_out_vec_189[1];

    // Process: grp_kernel0_x1_fu_105.B_IO_L2_in_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 190, 3, 3) top_hls_deadlock_detect_unit_190 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_190),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_190),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_190),
        .token_in_vec(token_in_vec_190),
        .dl_detect_in(dl_detect_out),
        .origin(origin[190]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_190),
        .out_chan_dep_data(out_chan_dep_data_190),
        .token_out_vec(token_out_vec_190),
        .dl_detect_out(dl_in_vec[190]));

    assign proc_190_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_0_x1_U0.fifo_B_B_IO_L2_in_0_x112_blk_n);
    assign proc_190_data_PIPO_blk[0] = 1'b0;
    assign proc_190_start_FIFO_blk[0] = 1'b0;
    assign proc_190_TLF_FIFO_blk[0] = 1'b0;
    assign proc_190_input_sync_blk[0] = 1'b0;
    assign proc_190_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_190[0] = dl_detect_out ? proc_dep_vld_vec_190_reg[0] : (proc_190_data_FIFO_blk[0] | proc_190_data_PIPO_blk[0] | proc_190_start_FIFO_blk[0] | proc_190_TLF_FIFO_blk[0] | proc_190_input_sync_blk[0] | proc_190_output_sync_blk[0]);
    assign proc_190_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_0_x1_U0.fifo_B_B_IO_L2_in_1_x113_blk_n);
    assign proc_190_data_PIPO_blk[1] = 1'b0;
    assign proc_190_start_FIFO_blk[1] = 1'b0;
    assign proc_190_TLF_FIFO_blk[1] = 1'b0;
    assign proc_190_input_sync_blk[1] = 1'b0;
    assign proc_190_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_190[1] = dl_detect_out ? proc_dep_vld_vec_190_reg[1] : (proc_190_data_FIFO_blk[1] | proc_190_data_PIPO_blk[1] | proc_190_start_FIFO_blk[1] | proc_190_TLF_FIFO_blk[1] | proc_190_input_sync_blk[1] | proc_190_output_sync_blk[1]);
    assign proc_190_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_0_x1_U0.fifo_B_PE_0_0_x192_blk_n);
    assign proc_190_data_PIPO_blk[2] = 1'b0;
    assign proc_190_start_FIFO_blk[2] = 1'b0;
    assign proc_190_TLF_FIFO_blk[2] = 1'b0;
    assign proc_190_input_sync_blk[2] = 1'b0;
    assign proc_190_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_190[2] = dl_detect_out ? proc_dep_vld_vec_190_reg[2] : (proc_190_data_FIFO_blk[2] | proc_190_data_PIPO_blk[2] | proc_190_start_FIFO_blk[2] | proc_190_TLF_FIFO_blk[2] | proc_190_input_sync_blk[2] | proc_190_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_190_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_190_reg <= proc_dep_vld_vec_190;
        end
    end
    assign in_chan_dep_vld_vec_190[0] = dep_chan_vld_189_190;
    assign in_chan_dep_data_vec_190[351 : 0] = dep_chan_data_189_190;
    assign token_in_vec_190[0] = token_189_190;
    assign in_chan_dep_vld_vec_190[1] = dep_chan_vld_191_190;
    assign in_chan_dep_data_vec_190[703 : 352] = dep_chan_data_191_190;
    assign token_in_vec_190[1] = token_191_190;
    assign in_chan_dep_vld_vec_190[2] = dep_chan_vld_198_190;
    assign in_chan_dep_data_vec_190[1055 : 704] = dep_chan_data_198_190;
    assign token_in_vec_190[2] = token_198_190;
    assign dep_chan_vld_190_189 = out_chan_dep_vld_vec_190[0];
    assign dep_chan_data_190_189 = out_chan_dep_data_190;
    assign token_190_189 = token_out_vec_190[0];
    assign dep_chan_vld_190_191 = out_chan_dep_vld_vec_190[1];
    assign dep_chan_data_190_191 = out_chan_dep_data_190;
    assign token_190_191 = token_out_vec_190[1];
    assign dep_chan_vld_190_198 = out_chan_dep_vld_vec_190[2];
    assign dep_chan_data_190_198 = out_chan_dep_data_190;
    assign token_190_198 = token_out_vec_190[2];

    // Process: grp_kernel0_x1_fu_105.B_IO_L2_in_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 191, 3, 3) top_hls_deadlock_detect_unit_191 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_191),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_191),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_191),
        .token_in_vec(token_in_vec_191),
        .dl_detect_in(dl_detect_out),
        .origin(origin[191]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_191),
        .out_chan_dep_data(out_chan_dep_data_191),
        .token_out_vec(token_out_vec_191),
        .dl_detect_out(dl_in_vec[191]));

    assign proc_191_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_1_x1_U0.fifo_B_B_IO_L2_in_1_x113_blk_n);
    assign proc_191_data_PIPO_blk[0] = 1'b0;
    assign proc_191_start_FIFO_blk[0] = 1'b0;
    assign proc_191_TLF_FIFO_blk[0] = 1'b0;
    assign proc_191_input_sync_blk[0] = 1'b0;
    assign proc_191_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_191[0] = dl_detect_out ? proc_dep_vld_vec_191_reg[0] : (proc_191_data_FIFO_blk[0] | proc_191_data_PIPO_blk[0] | proc_191_start_FIFO_blk[0] | proc_191_TLF_FIFO_blk[0] | proc_191_input_sync_blk[0] | proc_191_output_sync_blk[0]);
    assign proc_191_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_1_x1_U0.fifo_B_B_IO_L2_in_2_x114_blk_n);
    assign proc_191_data_PIPO_blk[1] = 1'b0;
    assign proc_191_start_FIFO_blk[1] = 1'b0;
    assign proc_191_TLF_FIFO_blk[1] = 1'b0;
    assign proc_191_input_sync_blk[1] = 1'b0;
    assign proc_191_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_191[1] = dl_detect_out ? proc_dep_vld_vec_191_reg[1] : (proc_191_data_FIFO_blk[1] | proc_191_data_PIPO_blk[1] | proc_191_start_FIFO_blk[1] | proc_191_TLF_FIFO_blk[1] | proc_191_input_sync_blk[1] | proc_191_output_sync_blk[1]);
    assign proc_191_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_1_x1_U0.fifo_B_PE_0_1_x1101_blk_n);
    assign proc_191_data_PIPO_blk[2] = 1'b0;
    assign proc_191_start_FIFO_blk[2] = 1'b0;
    assign proc_191_TLF_FIFO_blk[2] = 1'b0;
    assign proc_191_input_sync_blk[2] = 1'b0;
    assign proc_191_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_191[2] = dl_detect_out ? proc_dep_vld_vec_191_reg[2] : (proc_191_data_FIFO_blk[2] | proc_191_data_PIPO_blk[2] | proc_191_start_FIFO_blk[2] | proc_191_TLF_FIFO_blk[2] | proc_191_input_sync_blk[2] | proc_191_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_191_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_191_reg <= proc_dep_vld_vec_191;
        end
    end
    assign in_chan_dep_vld_vec_191[0] = dep_chan_vld_190_191;
    assign in_chan_dep_data_vec_191[351 : 0] = dep_chan_data_190_191;
    assign token_in_vec_191[0] = token_190_191;
    assign in_chan_dep_vld_vec_191[1] = dep_chan_vld_192_191;
    assign in_chan_dep_data_vec_191[703 : 352] = dep_chan_data_192_191;
    assign token_in_vec_191[1] = token_192_191;
    assign in_chan_dep_vld_vec_191[2] = dep_chan_vld_199_191;
    assign in_chan_dep_data_vec_191[1055 : 704] = dep_chan_data_199_191;
    assign token_in_vec_191[2] = token_199_191;
    assign dep_chan_vld_191_190 = out_chan_dep_vld_vec_191[0];
    assign dep_chan_data_191_190 = out_chan_dep_data_191;
    assign token_191_190 = token_out_vec_191[0];
    assign dep_chan_vld_191_192 = out_chan_dep_vld_vec_191[1];
    assign dep_chan_data_191_192 = out_chan_dep_data_191;
    assign token_191_192 = token_out_vec_191[1];
    assign dep_chan_vld_191_199 = out_chan_dep_vld_vec_191[2];
    assign dep_chan_data_191_199 = out_chan_dep_data_191;
    assign token_191_199 = token_out_vec_191[2];

    // Process: grp_kernel0_x1_fu_105.B_IO_L2_in_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 192, 3, 3) top_hls_deadlock_detect_unit_192 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_192),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_192),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_192),
        .token_in_vec(token_in_vec_192),
        .dl_detect_in(dl_detect_out),
        .origin(origin[192]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_192),
        .out_chan_dep_data(out_chan_dep_data_192),
        .token_out_vec(token_out_vec_192),
        .dl_detect_out(dl_in_vec[192]));

    assign proc_192_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_2_x1_U0.fifo_B_B_IO_L2_in_2_x114_blk_n);
    assign proc_192_data_PIPO_blk[0] = 1'b0;
    assign proc_192_start_FIFO_blk[0] = 1'b0;
    assign proc_192_TLF_FIFO_blk[0] = 1'b0;
    assign proc_192_input_sync_blk[0] = 1'b0;
    assign proc_192_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_192[0] = dl_detect_out ? proc_dep_vld_vec_192_reg[0] : (proc_192_data_FIFO_blk[0] | proc_192_data_PIPO_blk[0] | proc_192_start_FIFO_blk[0] | proc_192_TLF_FIFO_blk[0] | proc_192_input_sync_blk[0] | proc_192_output_sync_blk[0]);
    assign proc_192_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_2_x1_U0.fifo_B_B_IO_L2_in_3_x115_blk_n);
    assign proc_192_data_PIPO_blk[1] = 1'b0;
    assign proc_192_start_FIFO_blk[1] = 1'b0;
    assign proc_192_TLF_FIFO_blk[1] = 1'b0;
    assign proc_192_input_sync_blk[1] = 1'b0;
    assign proc_192_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_192[1] = dl_detect_out ? proc_dep_vld_vec_192_reg[1] : (proc_192_data_FIFO_blk[1] | proc_192_data_PIPO_blk[1] | proc_192_start_FIFO_blk[1] | proc_192_TLF_FIFO_blk[1] | proc_192_input_sync_blk[1] | proc_192_output_sync_blk[1]);
    assign proc_192_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_2_x1_U0.fifo_B_PE_0_2_x1110_blk_n);
    assign proc_192_data_PIPO_blk[2] = 1'b0;
    assign proc_192_start_FIFO_blk[2] = 1'b0;
    assign proc_192_TLF_FIFO_blk[2] = 1'b0;
    assign proc_192_input_sync_blk[2] = 1'b0;
    assign proc_192_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_192[2] = dl_detect_out ? proc_dep_vld_vec_192_reg[2] : (proc_192_data_FIFO_blk[2] | proc_192_data_PIPO_blk[2] | proc_192_start_FIFO_blk[2] | proc_192_TLF_FIFO_blk[2] | proc_192_input_sync_blk[2] | proc_192_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_192_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_192_reg <= proc_dep_vld_vec_192;
        end
    end
    assign in_chan_dep_vld_vec_192[0] = dep_chan_vld_191_192;
    assign in_chan_dep_data_vec_192[351 : 0] = dep_chan_data_191_192;
    assign token_in_vec_192[0] = token_191_192;
    assign in_chan_dep_vld_vec_192[1] = dep_chan_vld_193_192;
    assign in_chan_dep_data_vec_192[703 : 352] = dep_chan_data_193_192;
    assign token_in_vec_192[1] = token_193_192;
    assign in_chan_dep_vld_vec_192[2] = dep_chan_vld_200_192;
    assign in_chan_dep_data_vec_192[1055 : 704] = dep_chan_data_200_192;
    assign token_in_vec_192[2] = token_200_192;
    assign dep_chan_vld_192_191 = out_chan_dep_vld_vec_192[0];
    assign dep_chan_data_192_191 = out_chan_dep_data_192;
    assign token_192_191 = token_out_vec_192[0];
    assign dep_chan_vld_192_193 = out_chan_dep_vld_vec_192[1];
    assign dep_chan_data_192_193 = out_chan_dep_data_192;
    assign token_192_193 = token_out_vec_192[1];
    assign dep_chan_vld_192_200 = out_chan_dep_vld_vec_192[2];
    assign dep_chan_data_192_200 = out_chan_dep_data_192;
    assign token_192_200 = token_out_vec_192[2];

    // Process: grp_kernel0_x1_fu_105.B_IO_L2_in_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 193, 3, 3) top_hls_deadlock_detect_unit_193 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_193),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_193),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_193),
        .token_in_vec(token_in_vec_193),
        .dl_detect_in(dl_detect_out),
        .origin(origin[193]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_193),
        .out_chan_dep_data(out_chan_dep_data_193),
        .token_out_vec(token_out_vec_193),
        .dl_detect_out(dl_in_vec[193]));

    assign proc_193_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_3_x1_U0.fifo_B_B_IO_L2_in_3_x115_blk_n);
    assign proc_193_data_PIPO_blk[0] = 1'b0;
    assign proc_193_start_FIFO_blk[0] = 1'b0;
    assign proc_193_TLF_FIFO_blk[0] = 1'b0;
    assign proc_193_input_sync_blk[0] = 1'b0;
    assign proc_193_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_193[0] = dl_detect_out ? proc_dep_vld_vec_193_reg[0] : (proc_193_data_FIFO_blk[0] | proc_193_data_PIPO_blk[0] | proc_193_start_FIFO_blk[0] | proc_193_TLF_FIFO_blk[0] | proc_193_input_sync_blk[0] | proc_193_output_sync_blk[0]);
    assign proc_193_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_3_x1_U0.fifo_B_B_IO_L2_in_4_x116_blk_n);
    assign proc_193_data_PIPO_blk[1] = 1'b0;
    assign proc_193_start_FIFO_blk[1] = 1'b0;
    assign proc_193_TLF_FIFO_blk[1] = 1'b0;
    assign proc_193_input_sync_blk[1] = 1'b0;
    assign proc_193_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_193[1] = dl_detect_out ? proc_dep_vld_vec_193_reg[1] : (proc_193_data_FIFO_blk[1] | proc_193_data_PIPO_blk[1] | proc_193_start_FIFO_blk[1] | proc_193_TLF_FIFO_blk[1] | proc_193_input_sync_blk[1] | proc_193_output_sync_blk[1]);
    assign proc_193_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_3_x1_U0.fifo_B_PE_0_3_x1119_blk_n);
    assign proc_193_data_PIPO_blk[2] = 1'b0;
    assign proc_193_start_FIFO_blk[2] = 1'b0;
    assign proc_193_TLF_FIFO_blk[2] = 1'b0;
    assign proc_193_input_sync_blk[2] = 1'b0;
    assign proc_193_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_193[2] = dl_detect_out ? proc_dep_vld_vec_193_reg[2] : (proc_193_data_FIFO_blk[2] | proc_193_data_PIPO_blk[2] | proc_193_start_FIFO_blk[2] | proc_193_TLF_FIFO_blk[2] | proc_193_input_sync_blk[2] | proc_193_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_193_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_193_reg <= proc_dep_vld_vec_193;
        end
    end
    assign in_chan_dep_vld_vec_193[0] = dep_chan_vld_192_193;
    assign in_chan_dep_data_vec_193[351 : 0] = dep_chan_data_192_193;
    assign token_in_vec_193[0] = token_192_193;
    assign in_chan_dep_vld_vec_193[1] = dep_chan_vld_194_193;
    assign in_chan_dep_data_vec_193[703 : 352] = dep_chan_data_194_193;
    assign token_in_vec_193[1] = token_194_193;
    assign in_chan_dep_vld_vec_193[2] = dep_chan_vld_201_193;
    assign in_chan_dep_data_vec_193[1055 : 704] = dep_chan_data_201_193;
    assign token_in_vec_193[2] = token_201_193;
    assign dep_chan_vld_193_192 = out_chan_dep_vld_vec_193[0];
    assign dep_chan_data_193_192 = out_chan_dep_data_193;
    assign token_193_192 = token_out_vec_193[0];
    assign dep_chan_vld_193_194 = out_chan_dep_vld_vec_193[1];
    assign dep_chan_data_193_194 = out_chan_dep_data_193;
    assign token_193_194 = token_out_vec_193[1];
    assign dep_chan_vld_193_201 = out_chan_dep_vld_vec_193[2];
    assign dep_chan_data_193_201 = out_chan_dep_data_193;
    assign token_193_201 = token_out_vec_193[2];

    // Process: grp_kernel0_x1_fu_105.B_IO_L2_in_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 194, 3, 3) top_hls_deadlock_detect_unit_194 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_194),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_194),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_194),
        .token_in_vec(token_in_vec_194),
        .dl_detect_in(dl_detect_out),
        .origin(origin[194]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_194),
        .out_chan_dep_data(out_chan_dep_data_194),
        .token_out_vec(token_out_vec_194),
        .dl_detect_out(dl_in_vec[194]));

    assign proc_194_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_4_x1_U0.fifo_B_B_IO_L2_in_4_x116_blk_n);
    assign proc_194_data_PIPO_blk[0] = 1'b0;
    assign proc_194_start_FIFO_blk[0] = 1'b0;
    assign proc_194_TLF_FIFO_blk[0] = 1'b0;
    assign proc_194_input_sync_blk[0] = 1'b0;
    assign proc_194_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_194[0] = dl_detect_out ? proc_dep_vld_vec_194_reg[0] : (proc_194_data_FIFO_blk[0] | proc_194_data_PIPO_blk[0] | proc_194_start_FIFO_blk[0] | proc_194_TLF_FIFO_blk[0] | proc_194_input_sync_blk[0] | proc_194_output_sync_blk[0]);
    assign proc_194_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_4_x1_U0.fifo_B_B_IO_L2_in_5_x117_blk_n);
    assign proc_194_data_PIPO_blk[1] = 1'b0;
    assign proc_194_start_FIFO_blk[1] = 1'b0;
    assign proc_194_TLF_FIFO_blk[1] = 1'b0;
    assign proc_194_input_sync_blk[1] = 1'b0;
    assign proc_194_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_194[1] = dl_detect_out ? proc_dep_vld_vec_194_reg[1] : (proc_194_data_FIFO_blk[1] | proc_194_data_PIPO_blk[1] | proc_194_start_FIFO_blk[1] | proc_194_TLF_FIFO_blk[1] | proc_194_input_sync_blk[1] | proc_194_output_sync_blk[1]);
    assign proc_194_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_4_x1_U0.fifo_B_PE_0_4_x1128_blk_n);
    assign proc_194_data_PIPO_blk[2] = 1'b0;
    assign proc_194_start_FIFO_blk[2] = 1'b0;
    assign proc_194_TLF_FIFO_blk[2] = 1'b0;
    assign proc_194_input_sync_blk[2] = 1'b0;
    assign proc_194_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_194[2] = dl_detect_out ? proc_dep_vld_vec_194_reg[2] : (proc_194_data_FIFO_blk[2] | proc_194_data_PIPO_blk[2] | proc_194_start_FIFO_blk[2] | proc_194_TLF_FIFO_blk[2] | proc_194_input_sync_blk[2] | proc_194_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_194_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_194_reg <= proc_dep_vld_vec_194;
        end
    end
    assign in_chan_dep_vld_vec_194[0] = dep_chan_vld_193_194;
    assign in_chan_dep_data_vec_194[351 : 0] = dep_chan_data_193_194;
    assign token_in_vec_194[0] = token_193_194;
    assign in_chan_dep_vld_vec_194[1] = dep_chan_vld_195_194;
    assign in_chan_dep_data_vec_194[703 : 352] = dep_chan_data_195_194;
    assign token_in_vec_194[1] = token_195_194;
    assign in_chan_dep_vld_vec_194[2] = dep_chan_vld_202_194;
    assign in_chan_dep_data_vec_194[1055 : 704] = dep_chan_data_202_194;
    assign token_in_vec_194[2] = token_202_194;
    assign dep_chan_vld_194_193 = out_chan_dep_vld_vec_194[0];
    assign dep_chan_data_194_193 = out_chan_dep_data_194;
    assign token_194_193 = token_out_vec_194[0];
    assign dep_chan_vld_194_195 = out_chan_dep_vld_vec_194[1];
    assign dep_chan_data_194_195 = out_chan_dep_data_194;
    assign token_194_195 = token_out_vec_194[1];
    assign dep_chan_vld_194_202 = out_chan_dep_vld_vec_194[2];
    assign dep_chan_data_194_202 = out_chan_dep_data_194;
    assign token_194_202 = token_out_vec_194[2];

    // Process: grp_kernel0_x1_fu_105.B_IO_L2_in_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 195, 3, 3) top_hls_deadlock_detect_unit_195 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_195),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_195),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_195),
        .token_in_vec(token_in_vec_195),
        .dl_detect_in(dl_detect_out),
        .origin(origin[195]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_195),
        .out_chan_dep_data(out_chan_dep_data_195),
        .token_out_vec(token_out_vec_195),
        .dl_detect_out(dl_in_vec[195]));

    assign proc_195_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_5_x1_U0.fifo_B_B_IO_L2_in_5_x117_blk_n);
    assign proc_195_data_PIPO_blk[0] = 1'b0;
    assign proc_195_start_FIFO_blk[0] = 1'b0;
    assign proc_195_TLF_FIFO_blk[0] = 1'b0;
    assign proc_195_input_sync_blk[0] = 1'b0;
    assign proc_195_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_195[0] = dl_detect_out ? proc_dep_vld_vec_195_reg[0] : (proc_195_data_FIFO_blk[0] | proc_195_data_PIPO_blk[0] | proc_195_start_FIFO_blk[0] | proc_195_TLF_FIFO_blk[0] | proc_195_input_sync_blk[0] | proc_195_output_sync_blk[0]);
    assign proc_195_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_5_x1_U0.fifo_B_B_IO_L2_in_6_x118_blk_n);
    assign proc_195_data_PIPO_blk[1] = 1'b0;
    assign proc_195_start_FIFO_blk[1] = 1'b0;
    assign proc_195_TLF_FIFO_blk[1] = 1'b0;
    assign proc_195_input_sync_blk[1] = 1'b0;
    assign proc_195_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_195[1] = dl_detect_out ? proc_dep_vld_vec_195_reg[1] : (proc_195_data_FIFO_blk[1] | proc_195_data_PIPO_blk[1] | proc_195_start_FIFO_blk[1] | proc_195_TLF_FIFO_blk[1] | proc_195_input_sync_blk[1] | proc_195_output_sync_blk[1]);
    assign proc_195_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_5_x1_U0.fifo_B_PE_0_5_x1137_blk_n);
    assign proc_195_data_PIPO_blk[2] = 1'b0;
    assign proc_195_start_FIFO_blk[2] = 1'b0;
    assign proc_195_TLF_FIFO_blk[2] = 1'b0;
    assign proc_195_input_sync_blk[2] = 1'b0;
    assign proc_195_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_195[2] = dl_detect_out ? proc_dep_vld_vec_195_reg[2] : (proc_195_data_FIFO_blk[2] | proc_195_data_PIPO_blk[2] | proc_195_start_FIFO_blk[2] | proc_195_TLF_FIFO_blk[2] | proc_195_input_sync_blk[2] | proc_195_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_195_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_195_reg <= proc_dep_vld_vec_195;
        end
    end
    assign in_chan_dep_vld_vec_195[0] = dep_chan_vld_194_195;
    assign in_chan_dep_data_vec_195[351 : 0] = dep_chan_data_194_195;
    assign token_in_vec_195[0] = token_194_195;
    assign in_chan_dep_vld_vec_195[1] = dep_chan_vld_196_195;
    assign in_chan_dep_data_vec_195[703 : 352] = dep_chan_data_196_195;
    assign token_in_vec_195[1] = token_196_195;
    assign in_chan_dep_vld_vec_195[2] = dep_chan_vld_203_195;
    assign in_chan_dep_data_vec_195[1055 : 704] = dep_chan_data_203_195;
    assign token_in_vec_195[2] = token_203_195;
    assign dep_chan_vld_195_194 = out_chan_dep_vld_vec_195[0];
    assign dep_chan_data_195_194 = out_chan_dep_data_195;
    assign token_195_194 = token_out_vec_195[0];
    assign dep_chan_vld_195_196 = out_chan_dep_vld_vec_195[1];
    assign dep_chan_data_195_196 = out_chan_dep_data_195;
    assign token_195_196 = token_out_vec_195[1];
    assign dep_chan_vld_195_203 = out_chan_dep_vld_vec_195[2];
    assign dep_chan_data_195_203 = out_chan_dep_data_195;
    assign token_195_203 = token_out_vec_195[2];

    // Process: grp_kernel0_x1_fu_105.B_IO_L2_in_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 196, 3, 3) top_hls_deadlock_detect_unit_196 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_196),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_196),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_196),
        .token_in_vec(token_in_vec_196),
        .dl_detect_in(dl_detect_out),
        .origin(origin[196]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_196),
        .out_chan_dep_data(out_chan_dep_data_196),
        .token_out_vec(token_out_vec_196),
        .dl_detect_out(dl_in_vec[196]));

    assign proc_196_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_6_x1_U0.fifo_B_B_IO_L2_in_6_x118_blk_n);
    assign proc_196_data_PIPO_blk[0] = 1'b0;
    assign proc_196_start_FIFO_blk[0] = 1'b0;
    assign proc_196_TLF_FIFO_blk[0] = 1'b0;
    assign proc_196_input_sync_blk[0] = 1'b0;
    assign proc_196_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_196[0] = dl_detect_out ? proc_dep_vld_vec_196_reg[0] : (proc_196_data_FIFO_blk[0] | proc_196_data_PIPO_blk[0] | proc_196_start_FIFO_blk[0] | proc_196_TLF_FIFO_blk[0] | proc_196_input_sync_blk[0] | proc_196_output_sync_blk[0]);
    assign proc_196_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_6_x1_U0.fifo_B_B_IO_L2_in_7_x119_blk_n);
    assign proc_196_data_PIPO_blk[1] = 1'b0;
    assign proc_196_start_FIFO_blk[1] = 1'b0;
    assign proc_196_TLF_FIFO_blk[1] = 1'b0;
    assign proc_196_input_sync_blk[1] = 1'b0;
    assign proc_196_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_196[1] = dl_detect_out ? proc_dep_vld_vec_196_reg[1] : (proc_196_data_FIFO_blk[1] | proc_196_data_PIPO_blk[1] | proc_196_start_FIFO_blk[1] | proc_196_TLF_FIFO_blk[1] | proc_196_input_sync_blk[1] | proc_196_output_sync_blk[1]);
    assign proc_196_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_6_x1_U0.fifo_B_PE_0_6_x1146_blk_n);
    assign proc_196_data_PIPO_blk[2] = 1'b0;
    assign proc_196_start_FIFO_blk[2] = 1'b0;
    assign proc_196_TLF_FIFO_blk[2] = 1'b0;
    assign proc_196_input_sync_blk[2] = 1'b0;
    assign proc_196_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_196[2] = dl_detect_out ? proc_dep_vld_vec_196_reg[2] : (proc_196_data_FIFO_blk[2] | proc_196_data_PIPO_blk[2] | proc_196_start_FIFO_blk[2] | proc_196_TLF_FIFO_blk[2] | proc_196_input_sync_blk[2] | proc_196_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_196_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_196_reg <= proc_dep_vld_vec_196;
        end
    end
    assign in_chan_dep_vld_vec_196[0] = dep_chan_vld_195_196;
    assign in_chan_dep_data_vec_196[351 : 0] = dep_chan_data_195_196;
    assign token_in_vec_196[0] = token_195_196;
    assign in_chan_dep_vld_vec_196[1] = dep_chan_vld_197_196;
    assign in_chan_dep_data_vec_196[703 : 352] = dep_chan_data_197_196;
    assign token_in_vec_196[1] = token_197_196;
    assign in_chan_dep_vld_vec_196[2] = dep_chan_vld_204_196;
    assign in_chan_dep_data_vec_196[1055 : 704] = dep_chan_data_204_196;
    assign token_in_vec_196[2] = token_204_196;
    assign dep_chan_vld_196_195 = out_chan_dep_vld_vec_196[0];
    assign dep_chan_data_196_195 = out_chan_dep_data_196;
    assign token_196_195 = token_out_vec_196[0];
    assign dep_chan_vld_196_197 = out_chan_dep_vld_vec_196[1];
    assign dep_chan_data_196_197 = out_chan_dep_data_196;
    assign token_196_197 = token_out_vec_196[1];
    assign dep_chan_vld_196_204 = out_chan_dep_vld_vec_196[2];
    assign dep_chan_data_196_204 = out_chan_dep_data_196;
    assign token_196_204 = token_out_vec_196[2];

    // Process: grp_kernel0_x1_fu_105.B_IO_L2_in_boundary_x1_U0
    top_hls_deadlock_detect_unit #(352, 197, 2, 2) top_hls_deadlock_detect_unit_197 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_197),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_197),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_197),
        .token_in_vec(token_in_vec_197),
        .dl_detect_in(dl_detect_out),
        .origin(origin[197]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_197),
        .out_chan_dep_data(out_chan_dep_data_197),
        .token_out_vec(token_out_vec_197),
        .dl_detect_out(dl_in_vec[197]));

    assign proc_197_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_boundary_x1_U0.fifo_B_B_IO_L2_in_7_x119_blk_n);
    assign proc_197_data_PIPO_blk[0] = 1'b0;
    assign proc_197_start_FIFO_blk[0] = 1'b0;
    assign proc_197_TLF_FIFO_blk[0] = 1'b0;
    assign proc_197_input_sync_blk[0] = 1'b0;
    assign proc_197_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_197[0] = dl_detect_out ? proc_dep_vld_vec_197_reg[0] : (proc_197_data_FIFO_blk[0] | proc_197_data_PIPO_blk[0] | proc_197_start_FIFO_blk[0] | proc_197_TLF_FIFO_blk[0] | proc_197_input_sync_blk[0] | proc_197_output_sync_blk[0]);
    assign proc_197_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.B_IO_L2_in_boundary_x1_U0.fifo_B_PE_0_7_x1155_blk_n);
    assign proc_197_data_PIPO_blk[1] = 1'b0;
    assign proc_197_start_FIFO_blk[1] = 1'b0;
    assign proc_197_TLF_FIFO_blk[1] = 1'b0;
    assign proc_197_input_sync_blk[1] = 1'b0;
    assign proc_197_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_197[1] = dl_detect_out ? proc_dep_vld_vec_197_reg[1] : (proc_197_data_FIFO_blk[1] | proc_197_data_PIPO_blk[1] | proc_197_start_FIFO_blk[1] | proc_197_TLF_FIFO_blk[1] | proc_197_input_sync_blk[1] | proc_197_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_197_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_197_reg <= proc_dep_vld_vec_197;
        end
    end
    assign in_chan_dep_vld_vec_197[0] = dep_chan_vld_196_197;
    assign in_chan_dep_data_vec_197[351 : 0] = dep_chan_data_196_197;
    assign token_in_vec_197[0] = token_196_197;
    assign in_chan_dep_vld_vec_197[1] = dep_chan_vld_205_197;
    assign in_chan_dep_data_vec_197[703 : 352] = dep_chan_data_205_197;
    assign token_in_vec_197[1] = token_205_197;
    assign dep_chan_vld_197_196 = out_chan_dep_vld_vec_197[0];
    assign dep_chan_data_197_196 = out_chan_dep_data_197;
    assign token_197_196 = token_out_vec_197[0];
    assign dep_chan_vld_197_205 = out_chan_dep_vld_vec_197[1];
    assign dep_chan_data_197_205 = out_chan_dep_data_197;
    assign token_197_205 = token_out_vec_197[1];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_0_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 198, 5, 5) top_hls_deadlock_detect_unit_198 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_198),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_198),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_198),
        .token_in_vec(token_in_vec_198),
        .dl_detect_in(dl_detect_out),
        .origin(origin[198]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_198),
        .out_chan_dep_data(out_chan_dep_data_198),
        .token_out_vec(token_out_vec_198),
        .dl_detect_out(dl_in_vec[198]));

    assign proc_198_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_0_x1_U0.fifo_A_PE_0_0_x120_blk_n);
    assign proc_198_data_PIPO_blk[0] = 1'b0;
    assign proc_198_start_FIFO_blk[0] = 1'b0;
    assign proc_198_TLF_FIFO_blk[0] = 1'b0;
    assign proc_198_input_sync_blk[0] = 1'b0;
    assign proc_198_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_198[0] = dl_detect_out ? proc_dep_vld_vec_198_reg[0] : (proc_198_data_FIFO_blk[0] | proc_198_data_PIPO_blk[0] | proc_198_start_FIFO_blk[0] | proc_198_TLF_FIFO_blk[0] | proc_198_input_sync_blk[0] | proc_198_output_sync_blk[0]);
    assign proc_198_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_0_x1_U0.fifo_A_PE_0_1_x121_blk_n);
    assign proc_198_data_PIPO_blk[1] = 1'b0;
    assign proc_198_start_FIFO_blk[1] = 1'b0;
    assign proc_198_TLF_FIFO_blk[1] = 1'b0;
    assign proc_198_input_sync_blk[1] = 1'b0;
    assign proc_198_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_198[1] = dl_detect_out ? proc_dep_vld_vec_198_reg[1] : (proc_198_data_FIFO_blk[1] | proc_198_data_PIPO_blk[1] | proc_198_start_FIFO_blk[1] | proc_198_TLF_FIFO_blk[1] | proc_198_input_sync_blk[1] | proc_198_output_sync_blk[1]);
    assign proc_198_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_0_x1_U0.fifo_B_PE_0_0_x192_blk_n);
    assign proc_198_data_PIPO_blk[2] = 1'b0;
    assign proc_198_start_FIFO_blk[2] = 1'b0;
    assign proc_198_TLF_FIFO_blk[2] = 1'b0;
    assign proc_198_input_sync_blk[2] = 1'b0;
    assign proc_198_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_198[2] = dl_detect_out ? proc_dep_vld_vec_198_reg[2] : (proc_198_data_FIFO_blk[2] | proc_198_data_PIPO_blk[2] | proc_198_start_FIFO_blk[2] | proc_198_TLF_FIFO_blk[2] | proc_198_input_sync_blk[2] | proc_198_output_sync_blk[2]);
    assign proc_198_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_0_x1_U0.fifo_B_PE_1_0_x193_blk_n);
    assign proc_198_data_PIPO_blk[3] = 1'b0;
    assign proc_198_start_FIFO_blk[3] = 1'b0;
    assign proc_198_TLF_FIFO_blk[3] = 1'b0;
    assign proc_198_input_sync_blk[3] = 1'b0;
    assign proc_198_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_198[3] = dl_detect_out ? proc_dep_vld_vec_198_reg[3] : (proc_198_data_FIFO_blk[3] | proc_198_data_PIPO_blk[3] | proc_198_start_FIFO_blk[3] | proc_198_TLF_FIFO_blk[3] | proc_198_input_sync_blk[3] | proc_198_output_sync_blk[3]);
    assign proc_198_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_0_x1_U0.fifo_C_drain_PE_0_0_x1164_blk_n);
    assign proc_198_data_PIPO_blk[4] = 1'b0;
    assign proc_198_start_FIFO_blk[4] = 1'b0;
    assign proc_198_TLF_FIFO_blk[4] = 1'b0;
    assign proc_198_input_sync_blk[4] = 1'b0;
    assign proc_198_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_198[4] = dl_detect_out ? proc_dep_vld_vec_198_reg[4] : (proc_198_data_FIFO_blk[4] | proc_198_data_PIPO_blk[4] | proc_198_start_FIFO_blk[4] | proc_198_TLF_FIFO_blk[4] | proc_198_input_sync_blk[4] | proc_198_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_198_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_198_reg <= proc_dep_vld_vec_198;
        end
    end
    assign in_chan_dep_vld_vec_198[0] = dep_chan_vld_180_198;
    assign in_chan_dep_data_vec_198[351 : 0] = dep_chan_data_180_198;
    assign token_in_vec_198[0] = token_180_198;
    assign in_chan_dep_vld_vec_198[1] = dep_chan_vld_190_198;
    assign in_chan_dep_data_vec_198[703 : 352] = dep_chan_data_190_198;
    assign token_in_vec_198[1] = token_190_198;
    assign in_chan_dep_vld_vec_198[2] = dep_chan_vld_199_198;
    assign in_chan_dep_data_vec_198[1055 : 704] = dep_chan_data_199_198;
    assign token_in_vec_198[2] = token_199_198;
    assign in_chan_dep_vld_vec_198[3] = dep_chan_vld_206_198;
    assign in_chan_dep_data_vec_198[1407 : 1056] = dep_chan_data_206_198;
    assign token_in_vec_198[3] = token_206_198;
    assign in_chan_dep_vld_vec_198[4] = dep_chan_vld_285_198;
    assign in_chan_dep_data_vec_198[1759 : 1408] = dep_chan_data_285_198;
    assign token_in_vec_198[4] = token_285_198;
    assign dep_chan_vld_198_180 = out_chan_dep_vld_vec_198[0];
    assign dep_chan_data_198_180 = out_chan_dep_data_198;
    assign token_198_180 = token_out_vec_198[0];
    assign dep_chan_vld_198_199 = out_chan_dep_vld_vec_198[1];
    assign dep_chan_data_198_199 = out_chan_dep_data_198;
    assign token_198_199 = token_out_vec_198[1];
    assign dep_chan_vld_198_190 = out_chan_dep_vld_vec_198[2];
    assign dep_chan_data_198_190 = out_chan_dep_data_198;
    assign token_198_190 = token_out_vec_198[2];
    assign dep_chan_vld_198_206 = out_chan_dep_vld_vec_198[3];
    assign dep_chan_data_198_206 = out_chan_dep_data_198;
    assign token_198_206 = token_out_vec_198[3];
    assign dep_chan_vld_198_285 = out_chan_dep_vld_vec_198[4];
    assign dep_chan_data_198_285 = out_chan_dep_data_198;
    assign token_198_285 = token_out_vec_198[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_0_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 199, 5, 5) top_hls_deadlock_detect_unit_199 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_199),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_199),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_199),
        .token_in_vec(token_in_vec_199),
        .dl_detect_in(dl_detect_out),
        .origin(origin[199]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_199),
        .out_chan_dep_data(out_chan_dep_data_199),
        .token_out_vec(token_out_vec_199),
        .dl_detect_out(dl_in_vec[199]));

    assign proc_199_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_1_x1_U0.fifo_A_PE_0_1_x121_blk_n);
    assign proc_199_data_PIPO_blk[0] = 1'b0;
    assign proc_199_start_FIFO_blk[0] = 1'b0;
    assign proc_199_TLF_FIFO_blk[0] = 1'b0;
    assign proc_199_input_sync_blk[0] = 1'b0;
    assign proc_199_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_199[0] = dl_detect_out ? proc_dep_vld_vec_199_reg[0] : (proc_199_data_FIFO_blk[0] | proc_199_data_PIPO_blk[0] | proc_199_start_FIFO_blk[0] | proc_199_TLF_FIFO_blk[0] | proc_199_input_sync_blk[0] | proc_199_output_sync_blk[0]);
    assign proc_199_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_1_x1_U0.fifo_A_PE_0_2_x122_blk_n);
    assign proc_199_data_PIPO_blk[1] = 1'b0;
    assign proc_199_start_FIFO_blk[1] = 1'b0;
    assign proc_199_TLF_FIFO_blk[1] = 1'b0;
    assign proc_199_input_sync_blk[1] = 1'b0;
    assign proc_199_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_199[1] = dl_detect_out ? proc_dep_vld_vec_199_reg[1] : (proc_199_data_FIFO_blk[1] | proc_199_data_PIPO_blk[1] | proc_199_start_FIFO_blk[1] | proc_199_TLF_FIFO_blk[1] | proc_199_input_sync_blk[1] | proc_199_output_sync_blk[1]);
    assign proc_199_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_1_x1_U0.fifo_B_PE_0_1_x1101_blk_n);
    assign proc_199_data_PIPO_blk[2] = 1'b0;
    assign proc_199_start_FIFO_blk[2] = 1'b0;
    assign proc_199_TLF_FIFO_blk[2] = 1'b0;
    assign proc_199_input_sync_blk[2] = 1'b0;
    assign proc_199_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_199[2] = dl_detect_out ? proc_dep_vld_vec_199_reg[2] : (proc_199_data_FIFO_blk[2] | proc_199_data_PIPO_blk[2] | proc_199_start_FIFO_blk[2] | proc_199_TLF_FIFO_blk[2] | proc_199_input_sync_blk[2] | proc_199_output_sync_blk[2]);
    assign proc_199_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_1_x1_U0.fifo_B_PE_1_1_x1102_blk_n);
    assign proc_199_data_PIPO_blk[3] = 1'b0;
    assign proc_199_start_FIFO_blk[3] = 1'b0;
    assign proc_199_TLF_FIFO_blk[3] = 1'b0;
    assign proc_199_input_sync_blk[3] = 1'b0;
    assign proc_199_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_199[3] = dl_detect_out ? proc_dep_vld_vec_199_reg[3] : (proc_199_data_FIFO_blk[3] | proc_199_data_PIPO_blk[3] | proc_199_start_FIFO_blk[3] | proc_199_TLF_FIFO_blk[3] | proc_199_input_sync_blk[3] | proc_199_output_sync_blk[3]);
    assign proc_199_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_1_x1_U0.fifo_C_drain_PE_0_1_x1172_blk_n);
    assign proc_199_data_PIPO_blk[4] = 1'b0;
    assign proc_199_start_FIFO_blk[4] = 1'b0;
    assign proc_199_TLF_FIFO_blk[4] = 1'b0;
    assign proc_199_input_sync_blk[4] = 1'b0;
    assign proc_199_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_199[4] = dl_detect_out ? proc_dep_vld_vec_199_reg[4] : (proc_199_data_FIFO_blk[4] | proc_199_data_PIPO_blk[4] | proc_199_start_FIFO_blk[4] | proc_199_TLF_FIFO_blk[4] | proc_199_input_sync_blk[4] | proc_199_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_199_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_199_reg <= proc_dep_vld_vec_199;
        end
    end
    assign in_chan_dep_vld_vec_199[0] = dep_chan_vld_191_199;
    assign in_chan_dep_data_vec_199[351 : 0] = dep_chan_data_191_199;
    assign token_in_vec_199[0] = token_191_199;
    assign in_chan_dep_vld_vec_199[1] = dep_chan_vld_198_199;
    assign in_chan_dep_data_vec_199[703 : 352] = dep_chan_data_198_199;
    assign token_in_vec_199[1] = token_198_199;
    assign in_chan_dep_vld_vec_199[2] = dep_chan_vld_200_199;
    assign in_chan_dep_data_vec_199[1055 : 704] = dep_chan_data_200_199;
    assign token_in_vec_199[2] = token_200_199;
    assign in_chan_dep_vld_vec_199[3] = dep_chan_vld_207_199;
    assign in_chan_dep_data_vec_199[1407 : 1056] = dep_chan_data_207_199;
    assign token_in_vec_199[3] = token_207_199;
    assign in_chan_dep_vld_vec_199[4] = dep_chan_vld_293_199;
    assign in_chan_dep_data_vec_199[1759 : 1408] = dep_chan_data_293_199;
    assign token_in_vec_199[4] = token_293_199;
    assign dep_chan_vld_199_198 = out_chan_dep_vld_vec_199[0];
    assign dep_chan_data_199_198 = out_chan_dep_data_199;
    assign token_199_198 = token_out_vec_199[0];
    assign dep_chan_vld_199_200 = out_chan_dep_vld_vec_199[1];
    assign dep_chan_data_199_200 = out_chan_dep_data_199;
    assign token_199_200 = token_out_vec_199[1];
    assign dep_chan_vld_199_191 = out_chan_dep_vld_vec_199[2];
    assign dep_chan_data_199_191 = out_chan_dep_data_199;
    assign token_199_191 = token_out_vec_199[2];
    assign dep_chan_vld_199_207 = out_chan_dep_vld_vec_199[3];
    assign dep_chan_data_199_207 = out_chan_dep_data_199;
    assign token_199_207 = token_out_vec_199[3];
    assign dep_chan_vld_199_293 = out_chan_dep_vld_vec_199[4];
    assign dep_chan_data_199_293 = out_chan_dep_data_199;
    assign token_199_293 = token_out_vec_199[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_0_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 200, 5, 5) top_hls_deadlock_detect_unit_200 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_200),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_200),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_200),
        .token_in_vec(token_in_vec_200),
        .dl_detect_in(dl_detect_out),
        .origin(origin[200]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_200),
        .out_chan_dep_data(out_chan_dep_data_200),
        .token_out_vec(token_out_vec_200),
        .dl_detect_out(dl_in_vec[200]));

    assign proc_200_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_2_x1_U0.fifo_A_PE_0_2_x122_blk_n);
    assign proc_200_data_PIPO_blk[0] = 1'b0;
    assign proc_200_start_FIFO_blk[0] = 1'b0;
    assign proc_200_TLF_FIFO_blk[0] = 1'b0;
    assign proc_200_input_sync_blk[0] = 1'b0;
    assign proc_200_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_200[0] = dl_detect_out ? proc_dep_vld_vec_200_reg[0] : (proc_200_data_FIFO_blk[0] | proc_200_data_PIPO_blk[0] | proc_200_start_FIFO_blk[0] | proc_200_TLF_FIFO_blk[0] | proc_200_input_sync_blk[0] | proc_200_output_sync_blk[0]);
    assign proc_200_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_2_x1_U0.fifo_A_PE_0_3_x123_blk_n);
    assign proc_200_data_PIPO_blk[1] = 1'b0;
    assign proc_200_start_FIFO_blk[1] = 1'b0;
    assign proc_200_TLF_FIFO_blk[1] = 1'b0;
    assign proc_200_input_sync_blk[1] = 1'b0;
    assign proc_200_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_200[1] = dl_detect_out ? proc_dep_vld_vec_200_reg[1] : (proc_200_data_FIFO_blk[1] | proc_200_data_PIPO_blk[1] | proc_200_start_FIFO_blk[1] | proc_200_TLF_FIFO_blk[1] | proc_200_input_sync_blk[1] | proc_200_output_sync_blk[1]);
    assign proc_200_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_2_x1_U0.fifo_B_PE_0_2_x1110_blk_n);
    assign proc_200_data_PIPO_blk[2] = 1'b0;
    assign proc_200_start_FIFO_blk[2] = 1'b0;
    assign proc_200_TLF_FIFO_blk[2] = 1'b0;
    assign proc_200_input_sync_blk[2] = 1'b0;
    assign proc_200_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_200[2] = dl_detect_out ? proc_dep_vld_vec_200_reg[2] : (proc_200_data_FIFO_blk[2] | proc_200_data_PIPO_blk[2] | proc_200_start_FIFO_blk[2] | proc_200_TLF_FIFO_blk[2] | proc_200_input_sync_blk[2] | proc_200_output_sync_blk[2]);
    assign proc_200_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_2_x1_U0.fifo_B_PE_1_2_x1111_blk_n);
    assign proc_200_data_PIPO_blk[3] = 1'b0;
    assign proc_200_start_FIFO_blk[3] = 1'b0;
    assign proc_200_TLF_FIFO_blk[3] = 1'b0;
    assign proc_200_input_sync_blk[3] = 1'b0;
    assign proc_200_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_200[3] = dl_detect_out ? proc_dep_vld_vec_200_reg[3] : (proc_200_data_FIFO_blk[3] | proc_200_data_PIPO_blk[3] | proc_200_start_FIFO_blk[3] | proc_200_TLF_FIFO_blk[3] | proc_200_input_sync_blk[3] | proc_200_output_sync_blk[3]);
    assign proc_200_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_2_x1_U0.fifo_C_drain_PE_0_2_x1180_blk_n);
    assign proc_200_data_PIPO_blk[4] = 1'b0;
    assign proc_200_start_FIFO_blk[4] = 1'b0;
    assign proc_200_TLF_FIFO_blk[4] = 1'b0;
    assign proc_200_input_sync_blk[4] = 1'b0;
    assign proc_200_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_200[4] = dl_detect_out ? proc_dep_vld_vec_200_reg[4] : (proc_200_data_FIFO_blk[4] | proc_200_data_PIPO_blk[4] | proc_200_start_FIFO_blk[4] | proc_200_TLF_FIFO_blk[4] | proc_200_input_sync_blk[4] | proc_200_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_200_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_200_reg <= proc_dep_vld_vec_200;
        end
    end
    assign in_chan_dep_vld_vec_200[0] = dep_chan_vld_192_200;
    assign in_chan_dep_data_vec_200[351 : 0] = dep_chan_data_192_200;
    assign token_in_vec_200[0] = token_192_200;
    assign in_chan_dep_vld_vec_200[1] = dep_chan_vld_199_200;
    assign in_chan_dep_data_vec_200[703 : 352] = dep_chan_data_199_200;
    assign token_in_vec_200[1] = token_199_200;
    assign in_chan_dep_vld_vec_200[2] = dep_chan_vld_201_200;
    assign in_chan_dep_data_vec_200[1055 : 704] = dep_chan_data_201_200;
    assign token_in_vec_200[2] = token_201_200;
    assign in_chan_dep_vld_vec_200[3] = dep_chan_vld_208_200;
    assign in_chan_dep_data_vec_200[1407 : 1056] = dep_chan_data_208_200;
    assign token_in_vec_200[3] = token_208_200;
    assign in_chan_dep_vld_vec_200[4] = dep_chan_vld_301_200;
    assign in_chan_dep_data_vec_200[1759 : 1408] = dep_chan_data_301_200;
    assign token_in_vec_200[4] = token_301_200;
    assign dep_chan_vld_200_199 = out_chan_dep_vld_vec_200[0];
    assign dep_chan_data_200_199 = out_chan_dep_data_200;
    assign token_200_199 = token_out_vec_200[0];
    assign dep_chan_vld_200_201 = out_chan_dep_vld_vec_200[1];
    assign dep_chan_data_200_201 = out_chan_dep_data_200;
    assign token_200_201 = token_out_vec_200[1];
    assign dep_chan_vld_200_192 = out_chan_dep_vld_vec_200[2];
    assign dep_chan_data_200_192 = out_chan_dep_data_200;
    assign token_200_192 = token_out_vec_200[2];
    assign dep_chan_vld_200_208 = out_chan_dep_vld_vec_200[3];
    assign dep_chan_data_200_208 = out_chan_dep_data_200;
    assign token_200_208 = token_out_vec_200[3];
    assign dep_chan_vld_200_301 = out_chan_dep_vld_vec_200[4];
    assign dep_chan_data_200_301 = out_chan_dep_data_200;
    assign token_200_301 = token_out_vec_200[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_0_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 201, 5, 5) top_hls_deadlock_detect_unit_201 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_201),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_201),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_201),
        .token_in_vec(token_in_vec_201),
        .dl_detect_in(dl_detect_out),
        .origin(origin[201]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_201),
        .out_chan_dep_data(out_chan_dep_data_201),
        .token_out_vec(token_out_vec_201),
        .dl_detect_out(dl_in_vec[201]));

    assign proc_201_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_3_x1_U0.fifo_A_PE_0_3_x123_blk_n);
    assign proc_201_data_PIPO_blk[0] = 1'b0;
    assign proc_201_start_FIFO_blk[0] = 1'b0;
    assign proc_201_TLF_FIFO_blk[0] = 1'b0;
    assign proc_201_input_sync_blk[0] = 1'b0;
    assign proc_201_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_201[0] = dl_detect_out ? proc_dep_vld_vec_201_reg[0] : (proc_201_data_FIFO_blk[0] | proc_201_data_PIPO_blk[0] | proc_201_start_FIFO_blk[0] | proc_201_TLF_FIFO_blk[0] | proc_201_input_sync_blk[0] | proc_201_output_sync_blk[0]);
    assign proc_201_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_3_x1_U0.fifo_A_PE_0_4_x124_blk_n);
    assign proc_201_data_PIPO_blk[1] = 1'b0;
    assign proc_201_start_FIFO_blk[1] = 1'b0;
    assign proc_201_TLF_FIFO_blk[1] = 1'b0;
    assign proc_201_input_sync_blk[1] = 1'b0;
    assign proc_201_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_201[1] = dl_detect_out ? proc_dep_vld_vec_201_reg[1] : (proc_201_data_FIFO_blk[1] | proc_201_data_PIPO_blk[1] | proc_201_start_FIFO_blk[1] | proc_201_TLF_FIFO_blk[1] | proc_201_input_sync_blk[1] | proc_201_output_sync_blk[1]);
    assign proc_201_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_3_x1_U0.fifo_B_PE_0_3_x1119_blk_n);
    assign proc_201_data_PIPO_blk[2] = 1'b0;
    assign proc_201_start_FIFO_blk[2] = 1'b0;
    assign proc_201_TLF_FIFO_blk[2] = 1'b0;
    assign proc_201_input_sync_blk[2] = 1'b0;
    assign proc_201_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_201[2] = dl_detect_out ? proc_dep_vld_vec_201_reg[2] : (proc_201_data_FIFO_blk[2] | proc_201_data_PIPO_blk[2] | proc_201_start_FIFO_blk[2] | proc_201_TLF_FIFO_blk[2] | proc_201_input_sync_blk[2] | proc_201_output_sync_blk[2]);
    assign proc_201_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_3_x1_U0.fifo_B_PE_1_3_x1120_blk_n);
    assign proc_201_data_PIPO_blk[3] = 1'b0;
    assign proc_201_start_FIFO_blk[3] = 1'b0;
    assign proc_201_TLF_FIFO_blk[3] = 1'b0;
    assign proc_201_input_sync_blk[3] = 1'b0;
    assign proc_201_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_201[3] = dl_detect_out ? proc_dep_vld_vec_201_reg[3] : (proc_201_data_FIFO_blk[3] | proc_201_data_PIPO_blk[3] | proc_201_start_FIFO_blk[3] | proc_201_TLF_FIFO_blk[3] | proc_201_input_sync_blk[3] | proc_201_output_sync_blk[3]);
    assign proc_201_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_3_x1_U0.fifo_C_drain_PE_0_3_x1188_blk_n);
    assign proc_201_data_PIPO_blk[4] = 1'b0;
    assign proc_201_start_FIFO_blk[4] = 1'b0;
    assign proc_201_TLF_FIFO_blk[4] = 1'b0;
    assign proc_201_input_sync_blk[4] = 1'b0;
    assign proc_201_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_201[4] = dl_detect_out ? proc_dep_vld_vec_201_reg[4] : (proc_201_data_FIFO_blk[4] | proc_201_data_PIPO_blk[4] | proc_201_start_FIFO_blk[4] | proc_201_TLF_FIFO_blk[4] | proc_201_input_sync_blk[4] | proc_201_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_201_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_201_reg <= proc_dep_vld_vec_201;
        end
    end
    assign in_chan_dep_vld_vec_201[0] = dep_chan_vld_193_201;
    assign in_chan_dep_data_vec_201[351 : 0] = dep_chan_data_193_201;
    assign token_in_vec_201[0] = token_193_201;
    assign in_chan_dep_vld_vec_201[1] = dep_chan_vld_200_201;
    assign in_chan_dep_data_vec_201[703 : 352] = dep_chan_data_200_201;
    assign token_in_vec_201[1] = token_200_201;
    assign in_chan_dep_vld_vec_201[2] = dep_chan_vld_202_201;
    assign in_chan_dep_data_vec_201[1055 : 704] = dep_chan_data_202_201;
    assign token_in_vec_201[2] = token_202_201;
    assign in_chan_dep_vld_vec_201[3] = dep_chan_vld_209_201;
    assign in_chan_dep_data_vec_201[1407 : 1056] = dep_chan_data_209_201;
    assign token_in_vec_201[3] = token_209_201;
    assign in_chan_dep_vld_vec_201[4] = dep_chan_vld_309_201;
    assign in_chan_dep_data_vec_201[1759 : 1408] = dep_chan_data_309_201;
    assign token_in_vec_201[4] = token_309_201;
    assign dep_chan_vld_201_200 = out_chan_dep_vld_vec_201[0];
    assign dep_chan_data_201_200 = out_chan_dep_data_201;
    assign token_201_200 = token_out_vec_201[0];
    assign dep_chan_vld_201_202 = out_chan_dep_vld_vec_201[1];
    assign dep_chan_data_201_202 = out_chan_dep_data_201;
    assign token_201_202 = token_out_vec_201[1];
    assign dep_chan_vld_201_193 = out_chan_dep_vld_vec_201[2];
    assign dep_chan_data_201_193 = out_chan_dep_data_201;
    assign token_201_193 = token_out_vec_201[2];
    assign dep_chan_vld_201_209 = out_chan_dep_vld_vec_201[3];
    assign dep_chan_data_201_209 = out_chan_dep_data_201;
    assign token_201_209 = token_out_vec_201[3];
    assign dep_chan_vld_201_309 = out_chan_dep_vld_vec_201[4];
    assign dep_chan_data_201_309 = out_chan_dep_data_201;
    assign token_201_309 = token_out_vec_201[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_0_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 202, 5, 5) top_hls_deadlock_detect_unit_202 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_202),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_202),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_202),
        .token_in_vec(token_in_vec_202),
        .dl_detect_in(dl_detect_out),
        .origin(origin[202]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_202),
        .out_chan_dep_data(out_chan_dep_data_202),
        .token_out_vec(token_out_vec_202),
        .dl_detect_out(dl_in_vec[202]));

    assign proc_202_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_4_x1_U0.fifo_A_PE_0_4_x124_blk_n);
    assign proc_202_data_PIPO_blk[0] = 1'b0;
    assign proc_202_start_FIFO_blk[0] = 1'b0;
    assign proc_202_TLF_FIFO_blk[0] = 1'b0;
    assign proc_202_input_sync_blk[0] = 1'b0;
    assign proc_202_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_202[0] = dl_detect_out ? proc_dep_vld_vec_202_reg[0] : (proc_202_data_FIFO_blk[0] | proc_202_data_PIPO_blk[0] | proc_202_start_FIFO_blk[0] | proc_202_TLF_FIFO_blk[0] | proc_202_input_sync_blk[0] | proc_202_output_sync_blk[0]);
    assign proc_202_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_4_x1_U0.fifo_A_PE_0_5_x125_blk_n);
    assign proc_202_data_PIPO_blk[1] = 1'b0;
    assign proc_202_start_FIFO_blk[1] = 1'b0;
    assign proc_202_TLF_FIFO_blk[1] = 1'b0;
    assign proc_202_input_sync_blk[1] = 1'b0;
    assign proc_202_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_202[1] = dl_detect_out ? proc_dep_vld_vec_202_reg[1] : (proc_202_data_FIFO_blk[1] | proc_202_data_PIPO_blk[1] | proc_202_start_FIFO_blk[1] | proc_202_TLF_FIFO_blk[1] | proc_202_input_sync_blk[1] | proc_202_output_sync_blk[1]);
    assign proc_202_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_4_x1_U0.fifo_B_PE_0_4_x1128_blk_n);
    assign proc_202_data_PIPO_blk[2] = 1'b0;
    assign proc_202_start_FIFO_blk[2] = 1'b0;
    assign proc_202_TLF_FIFO_blk[2] = 1'b0;
    assign proc_202_input_sync_blk[2] = 1'b0;
    assign proc_202_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_202[2] = dl_detect_out ? proc_dep_vld_vec_202_reg[2] : (proc_202_data_FIFO_blk[2] | proc_202_data_PIPO_blk[2] | proc_202_start_FIFO_blk[2] | proc_202_TLF_FIFO_blk[2] | proc_202_input_sync_blk[2] | proc_202_output_sync_blk[2]);
    assign proc_202_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_4_x1_U0.fifo_B_PE_1_4_x1129_blk_n);
    assign proc_202_data_PIPO_blk[3] = 1'b0;
    assign proc_202_start_FIFO_blk[3] = 1'b0;
    assign proc_202_TLF_FIFO_blk[3] = 1'b0;
    assign proc_202_input_sync_blk[3] = 1'b0;
    assign proc_202_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_202[3] = dl_detect_out ? proc_dep_vld_vec_202_reg[3] : (proc_202_data_FIFO_blk[3] | proc_202_data_PIPO_blk[3] | proc_202_start_FIFO_blk[3] | proc_202_TLF_FIFO_blk[3] | proc_202_input_sync_blk[3] | proc_202_output_sync_blk[3]);
    assign proc_202_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_4_x1_U0.fifo_C_drain_PE_0_4_x1196_blk_n);
    assign proc_202_data_PIPO_blk[4] = 1'b0;
    assign proc_202_start_FIFO_blk[4] = 1'b0;
    assign proc_202_TLF_FIFO_blk[4] = 1'b0;
    assign proc_202_input_sync_blk[4] = 1'b0;
    assign proc_202_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_202[4] = dl_detect_out ? proc_dep_vld_vec_202_reg[4] : (proc_202_data_FIFO_blk[4] | proc_202_data_PIPO_blk[4] | proc_202_start_FIFO_blk[4] | proc_202_TLF_FIFO_blk[4] | proc_202_input_sync_blk[4] | proc_202_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_202_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_202_reg <= proc_dep_vld_vec_202;
        end
    end
    assign in_chan_dep_vld_vec_202[0] = dep_chan_vld_194_202;
    assign in_chan_dep_data_vec_202[351 : 0] = dep_chan_data_194_202;
    assign token_in_vec_202[0] = token_194_202;
    assign in_chan_dep_vld_vec_202[1] = dep_chan_vld_201_202;
    assign in_chan_dep_data_vec_202[703 : 352] = dep_chan_data_201_202;
    assign token_in_vec_202[1] = token_201_202;
    assign in_chan_dep_vld_vec_202[2] = dep_chan_vld_203_202;
    assign in_chan_dep_data_vec_202[1055 : 704] = dep_chan_data_203_202;
    assign token_in_vec_202[2] = token_203_202;
    assign in_chan_dep_vld_vec_202[3] = dep_chan_vld_210_202;
    assign in_chan_dep_data_vec_202[1407 : 1056] = dep_chan_data_210_202;
    assign token_in_vec_202[3] = token_210_202;
    assign in_chan_dep_vld_vec_202[4] = dep_chan_vld_317_202;
    assign in_chan_dep_data_vec_202[1759 : 1408] = dep_chan_data_317_202;
    assign token_in_vec_202[4] = token_317_202;
    assign dep_chan_vld_202_201 = out_chan_dep_vld_vec_202[0];
    assign dep_chan_data_202_201 = out_chan_dep_data_202;
    assign token_202_201 = token_out_vec_202[0];
    assign dep_chan_vld_202_203 = out_chan_dep_vld_vec_202[1];
    assign dep_chan_data_202_203 = out_chan_dep_data_202;
    assign token_202_203 = token_out_vec_202[1];
    assign dep_chan_vld_202_194 = out_chan_dep_vld_vec_202[2];
    assign dep_chan_data_202_194 = out_chan_dep_data_202;
    assign token_202_194 = token_out_vec_202[2];
    assign dep_chan_vld_202_210 = out_chan_dep_vld_vec_202[3];
    assign dep_chan_data_202_210 = out_chan_dep_data_202;
    assign token_202_210 = token_out_vec_202[3];
    assign dep_chan_vld_202_317 = out_chan_dep_vld_vec_202[4];
    assign dep_chan_data_202_317 = out_chan_dep_data_202;
    assign token_202_317 = token_out_vec_202[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_0_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 203, 5, 5) top_hls_deadlock_detect_unit_203 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_203),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_203),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_203),
        .token_in_vec(token_in_vec_203),
        .dl_detect_in(dl_detect_out),
        .origin(origin[203]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_203),
        .out_chan_dep_data(out_chan_dep_data_203),
        .token_out_vec(token_out_vec_203),
        .dl_detect_out(dl_in_vec[203]));

    assign proc_203_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_5_x1_U0.fifo_A_PE_0_5_x125_blk_n);
    assign proc_203_data_PIPO_blk[0] = 1'b0;
    assign proc_203_start_FIFO_blk[0] = 1'b0;
    assign proc_203_TLF_FIFO_blk[0] = 1'b0;
    assign proc_203_input_sync_blk[0] = 1'b0;
    assign proc_203_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_203[0] = dl_detect_out ? proc_dep_vld_vec_203_reg[0] : (proc_203_data_FIFO_blk[0] | proc_203_data_PIPO_blk[0] | proc_203_start_FIFO_blk[0] | proc_203_TLF_FIFO_blk[0] | proc_203_input_sync_blk[0] | proc_203_output_sync_blk[0]);
    assign proc_203_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_5_x1_U0.fifo_A_PE_0_6_x126_blk_n);
    assign proc_203_data_PIPO_blk[1] = 1'b0;
    assign proc_203_start_FIFO_blk[1] = 1'b0;
    assign proc_203_TLF_FIFO_blk[1] = 1'b0;
    assign proc_203_input_sync_blk[1] = 1'b0;
    assign proc_203_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_203[1] = dl_detect_out ? proc_dep_vld_vec_203_reg[1] : (proc_203_data_FIFO_blk[1] | proc_203_data_PIPO_blk[1] | proc_203_start_FIFO_blk[1] | proc_203_TLF_FIFO_blk[1] | proc_203_input_sync_blk[1] | proc_203_output_sync_blk[1]);
    assign proc_203_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_5_x1_U0.fifo_B_PE_0_5_x1137_blk_n);
    assign proc_203_data_PIPO_blk[2] = 1'b0;
    assign proc_203_start_FIFO_blk[2] = 1'b0;
    assign proc_203_TLF_FIFO_blk[2] = 1'b0;
    assign proc_203_input_sync_blk[2] = 1'b0;
    assign proc_203_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_203[2] = dl_detect_out ? proc_dep_vld_vec_203_reg[2] : (proc_203_data_FIFO_blk[2] | proc_203_data_PIPO_blk[2] | proc_203_start_FIFO_blk[2] | proc_203_TLF_FIFO_blk[2] | proc_203_input_sync_blk[2] | proc_203_output_sync_blk[2]);
    assign proc_203_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_5_x1_U0.fifo_B_PE_1_5_x1138_blk_n);
    assign proc_203_data_PIPO_blk[3] = 1'b0;
    assign proc_203_start_FIFO_blk[3] = 1'b0;
    assign proc_203_TLF_FIFO_blk[3] = 1'b0;
    assign proc_203_input_sync_blk[3] = 1'b0;
    assign proc_203_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_203[3] = dl_detect_out ? proc_dep_vld_vec_203_reg[3] : (proc_203_data_FIFO_blk[3] | proc_203_data_PIPO_blk[3] | proc_203_start_FIFO_blk[3] | proc_203_TLF_FIFO_blk[3] | proc_203_input_sync_blk[3] | proc_203_output_sync_blk[3]);
    assign proc_203_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_5_x1_U0.fifo_C_drain_PE_0_5_x1204_blk_n);
    assign proc_203_data_PIPO_blk[4] = 1'b0;
    assign proc_203_start_FIFO_blk[4] = 1'b0;
    assign proc_203_TLF_FIFO_blk[4] = 1'b0;
    assign proc_203_input_sync_blk[4] = 1'b0;
    assign proc_203_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_203[4] = dl_detect_out ? proc_dep_vld_vec_203_reg[4] : (proc_203_data_FIFO_blk[4] | proc_203_data_PIPO_blk[4] | proc_203_start_FIFO_blk[4] | proc_203_TLF_FIFO_blk[4] | proc_203_input_sync_blk[4] | proc_203_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_203_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_203_reg <= proc_dep_vld_vec_203;
        end
    end
    assign in_chan_dep_vld_vec_203[0] = dep_chan_vld_195_203;
    assign in_chan_dep_data_vec_203[351 : 0] = dep_chan_data_195_203;
    assign token_in_vec_203[0] = token_195_203;
    assign in_chan_dep_vld_vec_203[1] = dep_chan_vld_202_203;
    assign in_chan_dep_data_vec_203[703 : 352] = dep_chan_data_202_203;
    assign token_in_vec_203[1] = token_202_203;
    assign in_chan_dep_vld_vec_203[2] = dep_chan_vld_204_203;
    assign in_chan_dep_data_vec_203[1055 : 704] = dep_chan_data_204_203;
    assign token_in_vec_203[2] = token_204_203;
    assign in_chan_dep_vld_vec_203[3] = dep_chan_vld_211_203;
    assign in_chan_dep_data_vec_203[1407 : 1056] = dep_chan_data_211_203;
    assign token_in_vec_203[3] = token_211_203;
    assign in_chan_dep_vld_vec_203[4] = dep_chan_vld_325_203;
    assign in_chan_dep_data_vec_203[1759 : 1408] = dep_chan_data_325_203;
    assign token_in_vec_203[4] = token_325_203;
    assign dep_chan_vld_203_202 = out_chan_dep_vld_vec_203[0];
    assign dep_chan_data_203_202 = out_chan_dep_data_203;
    assign token_203_202 = token_out_vec_203[0];
    assign dep_chan_vld_203_204 = out_chan_dep_vld_vec_203[1];
    assign dep_chan_data_203_204 = out_chan_dep_data_203;
    assign token_203_204 = token_out_vec_203[1];
    assign dep_chan_vld_203_195 = out_chan_dep_vld_vec_203[2];
    assign dep_chan_data_203_195 = out_chan_dep_data_203;
    assign token_203_195 = token_out_vec_203[2];
    assign dep_chan_vld_203_211 = out_chan_dep_vld_vec_203[3];
    assign dep_chan_data_203_211 = out_chan_dep_data_203;
    assign token_203_211 = token_out_vec_203[3];
    assign dep_chan_vld_203_325 = out_chan_dep_vld_vec_203[4];
    assign dep_chan_data_203_325 = out_chan_dep_data_203;
    assign token_203_325 = token_out_vec_203[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_0_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 204, 5, 5) top_hls_deadlock_detect_unit_204 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_204),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_204),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_204),
        .token_in_vec(token_in_vec_204),
        .dl_detect_in(dl_detect_out),
        .origin(origin[204]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_204),
        .out_chan_dep_data(out_chan_dep_data_204),
        .token_out_vec(token_out_vec_204),
        .dl_detect_out(dl_in_vec[204]));

    assign proc_204_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_6_x1_U0.fifo_A_PE_0_6_x126_blk_n);
    assign proc_204_data_PIPO_blk[0] = 1'b0;
    assign proc_204_start_FIFO_blk[0] = 1'b0;
    assign proc_204_TLF_FIFO_blk[0] = 1'b0;
    assign proc_204_input_sync_blk[0] = 1'b0;
    assign proc_204_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_204[0] = dl_detect_out ? proc_dep_vld_vec_204_reg[0] : (proc_204_data_FIFO_blk[0] | proc_204_data_PIPO_blk[0] | proc_204_start_FIFO_blk[0] | proc_204_TLF_FIFO_blk[0] | proc_204_input_sync_blk[0] | proc_204_output_sync_blk[0]);
    assign proc_204_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_6_x1_U0.fifo_A_PE_0_7_x127_blk_n);
    assign proc_204_data_PIPO_blk[1] = 1'b0;
    assign proc_204_start_FIFO_blk[1] = 1'b0;
    assign proc_204_TLF_FIFO_blk[1] = 1'b0;
    assign proc_204_input_sync_blk[1] = 1'b0;
    assign proc_204_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_204[1] = dl_detect_out ? proc_dep_vld_vec_204_reg[1] : (proc_204_data_FIFO_blk[1] | proc_204_data_PIPO_blk[1] | proc_204_start_FIFO_blk[1] | proc_204_TLF_FIFO_blk[1] | proc_204_input_sync_blk[1] | proc_204_output_sync_blk[1]);
    assign proc_204_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_6_x1_U0.fifo_B_PE_0_6_x1146_blk_n);
    assign proc_204_data_PIPO_blk[2] = 1'b0;
    assign proc_204_start_FIFO_blk[2] = 1'b0;
    assign proc_204_TLF_FIFO_blk[2] = 1'b0;
    assign proc_204_input_sync_blk[2] = 1'b0;
    assign proc_204_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_204[2] = dl_detect_out ? proc_dep_vld_vec_204_reg[2] : (proc_204_data_FIFO_blk[2] | proc_204_data_PIPO_blk[2] | proc_204_start_FIFO_blk[2] | proc_204_TLF_FIFO_blk[2] | proc_204_input_sync_blk[2] | proc_204_output_sync_blk[2]);
    assign proc_204_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_6_x1_U0.fifo_B_PE_1_6_x1147_blk_n);
    assign proc_204_data_PIPO_blk[3] = 1'b0;
    assign proc_204_start_FIFO_blk[3] = 1'b0;
    assign proc_204_TLF_FIFO_blk[3] = 1'b0;
    assign proc_204_input_sync_blk[3] = 1'b0;
    assign proc_204_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_204[3] = dl_detect_out ? proc_dep_vld_vec_204_reg[3] : (proc_204_data_FIFO_blk[3] | proc_204_data_PIPO_blk[3] | proc_204_start_FIFO_blk[3] | proc_204_TLF_FIFO_blk[3] | proc_204_input_sync_blk[3] | proc_204_output_sync_blk[3]);
    assign proc_204_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_6_x1_U0.fifo_C_drain_PE_0_6_x1212_blk_n);
    assign proc_204_data_PIPO_blk[4] = 1'b0;
    assign proc_204_start_FIFO_blk[4] = 1'b0;
    assign proc_204_TLF_FIFO_blk[4] = 1'b0;
    assign proc_204_input_sync_blk[4] = 1'b0;
    assign proc_204_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_204[4] = dl_detect_out ? proc_dep_vld_vec_204_reg[4] : (proc_204_data_FIFO_blk[4] | proc_204_data_PIPO_blk[4] | proc_204_start_FIFO_blk[4] | proc_204_TLF_FIFO_blk[4] | proc_204_input_sync_blk[4] | proc_204_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_204_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_204_reg <= proc_dep_vld_vec_204;
        end
    end
    assign in_chan_dep_vld_vec_204[0] = dep_chan_vld_196_204;
    assign in_chan_dep_data_vec_204[351 : 0] = dep_chan_data_196_204;
    assign token_in_vec_204[0] = token_196_204;
    assign in_chan_dep_vld_vec_204[1] = dep_chan_vld_203_204;
    assign in_chan_dep_data_vec_204[703 : 352] = dep_chan_data_203_204;
    assign token_in_vec_204[1] = token_203_204;
    assign in_chan_dep_vld_vec_204[2] = dep_chan_vld_205_204;
    assign in_chan_dep_data_vec_204[1055 : 704] = dep_chan_data_205_204;
    assign token_in_vec_204[2] = token_205_204;
    assign in_chan_dep_vld_vec_204[3] = dep_chan_vld_212_204;
    assign in_chan_dep_data_vec_204[1407 : 1056] = dep_chan_data_212_204;
    assign token_in_vec_204[3] = token_212_204;
    assign in_chan_dep_vld_vec_204[4] = dep_chan_vld_333_204;
    assign in_chan_dep_data_vec_204[1759 : 1408] = dep_chan_data_333_204;
    assign token_in_vec_204[4] = token_333_204;
    assign dep_chan_vld_204_203 = out_chan_dep_vld_vec_204[0];
    assign dep_chan_data_204_203 = out_chan_dep_data_204;
    assign token_204_203 = token_out_vec_204[0];
    assign dep_chan_vld_204_205 = out_chan_dep_vld_vec_204[1];
    assign dep_chan_data_204_205 = out_chan_dep_data_204;
    assign token_204_205 = token_out_vec_204[1];
    assign dep_chan_vld_204_196 = out_chan_dep_vld_vec_204[2];
    assign dep_chan_data_204_196 = out_chan_dep_data_204;
    assign token_204_196 = token_out_vec_204[2];
    assign dep_chan_vld_204_212 = out_chan_dep_vld_vec_204[3];
    assign dep_chan_data_204_212 = out_chan_dep_data_204;
    assign token_204_212 = token_out_vec_204[3];
    assign dep_chan_vld_204_333 = out_chan_dep_vld_vec_204[4];
    assign dep_chan_data_204_333 = out_chan_dep_data_204;
    assign token_204_333 = token_out_vec_204[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_0_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 205, 5, 5) top_hls_deadlock_detect_unit_205 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_205),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_205),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_205),
        .token_in_vec(token_in_vec_205),
        .dl_detect_in(dl_detect_out),
        .origin(origin[205]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_205),
        .out_chan_dep_data(out_chan_dep_data_205),
        .token_out_vec(token_out_vec_205),
        .dl_detect_out(dl_in_vec[205]));

    assign proc_205_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_7_x1_U0.fifo_A_PE_0_7_x127_blk_n);
    assign proc_205_data_PIPO_blk[0] = 1'b0;
    assign proc_205_start_FIFO_blk[0] = 1'b0;
    assign proc_205_TLF_FIFO_blk[0] = 1'b0;
    assign proc_205_input_sync_blk[0] = 1'b0;
    assign proc_205_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_205[0] = dl_detect_out ? proc_dep_vld_vec_205_reg[0] : (proc_205_data_FIFO_blk[0] | proc_205_data_PIPO_blk[0] | proc_205_start_FIFO_blk[0] | proc_205_TLF_FIFO_blk[0] | proc_205_input_sync_blk[0] | proc_205_output_sync_blk[0]);
    assign proc_205_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_7_x1_U0.fifo_A_PE_0_8_x128_blk_n);
    assign proc_205_data_PIPO_blk[1] = 1'b0;
    assign proc_205_start_FIFO_blk[1] = 1'b0;
    assign proc_205_TLF_FIFO_blk[1] = 1'b0;
    assign proc_205_input_sync_blk[1] = 1'b0;
    assign proc_205_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_205[1] = dl_detect_out ? proc_dep_vld_vec_205_reg[1] : (proc_205_data_FIFO_blk[1] | proc_205_data_PIPO_blk[1] | proc_205_start_FIFO_blk[1] | proc_205_TLF_FIFO_blk[1] | proc_205_input_sync_blk[1] | proc_205_output_sync_blk[1]);
    assign proc_205_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_7_x1_U0.fifo_B_PE_0_7_x1155_blk_n);
    assign proc_205_data_PIPO_blk[2] = 1'b0;
    assign proc_205_start_FIFO_blk[2] = 1'b0;
    assign proc_205_TLF_FIFO_blk[2] = 1'b0;
    assign proc_205_input_sync_blk[2] = 1'b0;
    assign proc_205_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_205[2] = dl_detect_out ? proc_dep_vld_vec_205_reg[2] : (proc_205_data_FIFO_blk[2] | proc_205_data_PIPO_blk[2] | proc_205_start_FIFO_blk[2] | proc_205_TLF_FIFO_blk[2] | proc_205_input_sync_blk[2] | proc_205_output_sync_blk[2]);
    assign proc_205_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_7_x1_U0.fifo_B_PE_1_7_x1156_blk_n);
    assign proc_205_data_PIPO_blk[3] = 1'b0;
    assign proc_205_start_FIFO_blk[3] = 1'b0;
    assign proc_205_TLF_FIFO_blk[3] = 1'b0;
    assign proc_205_input_sync_blk[3] = 1'b0;
    assign proc_205_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_205[3] = dl_detect_out ? proc_dep_vld_vec_205_reg[3] : (proc_205_data_FIFO_blk[3] | proc_205_data_PIPO_blk[3] | proc_205_start_FIFO_blk[3] | proc_205_TLF_FIFO_blk[3] | proc_205_input_sync_blk[3] | proc_205_output_sync_blk[3]);
    assign proc_205_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_0_7_x1_U0.fifo_C_drain_PE_0_7_x1220_blk_n);
    assign proc_205_data_PIPO_blk[4] = 1'b0;
    assign proc_205_start_FIFO_blk[4] = 1'b0;
    assign proc_205_TLF_FIFO_blk[4] = 1'b0;
    assign proc_205_input_sync_blk[4] = 1'b0;
    assign proc_205_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_205[4] = dl_detect_out ? proc_dep_vld_vec_205_reg[4] : (proc_205_data_FIFO_blk[4] | proc_205_data_PIPO_blk[4] | proc_205_start_FIFO_blk[4] | proc_205_TLF_FIFO_blk[4] | proc_205_input_sync_blk[4] | proc_205_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_205_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_205_reg <= proc_dep_vld_vec_205;
        end
    end
    assign in_chan_dep_vld_vec_205[0] = dep_chan_vld_197_205;
    assign in_chan_dep_data_vec_205[351 : 0] = dep_chan_data_197_205;
    assign token_in_vec_205[0] = token_197_205;
    assign in_chan_dep_vld_vec_205[1] = dep_chan_vld_204_205;
    assign in_chan_dep_data_vec_205[703 : 352] = dep_chan_data_204_205;
    assign token_in_vec_205[1] = token_204_205;
    assign in_chan_dep_vld_vec_205[2] = dep_chan_vld_213_205;
    assign in_chan_dep_data_vec_205[1055 : 704] = dep_chan_data_213_205;
    assign token_in_vec_205[2] = token_213_205;
    assign in_chan_dep_vld_vec_205[3] = dep_chan_vld_262_205;
    assign in_chan_dep_data_vec_205[1407 : 1056] = dep_chan_data_262_205;
    assign token_in_vec_205[3] = token_262_205;
    assign in_chan_dep_vld_vec_205[4] = dep_chan_vld_341_205;
    assign in_chan_dep_data_vec_205[1759 : 1408] = dep_chan_data_341_205;
    assign token_in_vec_205[4] = token_341_205;
    assign dep_chan_vld_205_204 = out_chan_dep_vld_vec_205[0];
    assign dep_chan_data_205_204 = out_chan_dep_data_205;
    assign token_205_204 = token_out_vec_205[0];
    assign dep_chan_vld_205_262 = out_chan_dep_vld_vec_205[1];
    assign dep_chan_data_205_262 = out_chan_dep_data_205;
    assign token_205_262 = token_out_vec_205[1];
    assign dep_chan_vld_205_197 = out_chan_dep_vld_vec_205[2];
    assign dep_chan_data_205_197 = out_chan_dep_data_205;
    assign token_205_197 = token_out_vec_205[2];
    assign dep_chan_vld_205_213 = out_chan_dep_vld_vec_205[3];
    assign dep_chan_data_205_213 = out_chan_dep_data_205;
    assign token_205_213 = token_out_vec_205[3];
    assign dep_chan_vld_205_341 = out_chan_dep_vld_vec_205[4];
    assign dep_chan_data_205_341 = out_chan_dep_data_205;
    assign token_205_341 = token_out_vec_205[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_1_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 206, 5, 5) top_hls_deadlock_detect_unit_206 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_206),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_206),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_206),
        .token_in_vec(token_in_vec_206),
        .dl_detect_in(dl_detect_out),
        .origin(origin[206]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_206),
        .out_chan_dep_data(out_chan_dep_data_206),
        .token_out_vec(token_out_vec_206),
        .dl_detect_out(dl_in_vec[206]));

    assign proc_206_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_0_x1_U0.fifo_A_PE_1_0_x129_blk_n);
    assign proc_206_data_PIPO_blk[0] = 1'b0;
    assign proc_206_start_FIFO_blk[0] = 1'b0;
    assign proc_206_TLF_FIFO_blk[0] = 1'b0;
    assign proc_206_input_sync_blk[0] = 1'b0;
    assign proc_206_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_206[0] = dl_detect_out ? proc_dep_vld_vec_206_reg[0] : (proc_206_data_FIFO_blk[0] | proc_206_data_PIPO_blk[0] | proc_206_start_FIFO_blk[0] | proc_206_TLF_FIFO_blk[0] | proc_206_input_sync_blk[0] | proc_206_output_sync_blk[0]);
    assign proc_206_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_0_x1_U0.fifo_A_PE_1_1_x130_blk_n);
    assign proc_206_data_PIPO_blk[1] = 1'b0;
    assign proc_206_start_FIFO_blk[1] = 1'b0;
    assign proc_206_TLF_FIFO_blk[1] = 1'b0;
    assign proc_206_input_sync_blk[1] = 1'b0;
    assign proc_206_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_206[1] = dl_detect_out ? proc_dep_vld_vec_206_reg[1] : (proc_206_data_FIFO_blk[1] | proc_206_data_PIPO_blk[1] | proc_206_start_FIFO_blk[1] | proc_206_TLF_FIFO_blk[1] | proc_206_input_sync_blk[1] | proc_206_output_sync_blk[1]);
    assign proc_206_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_0_x1_U0.fifo_B_PE_1_0_x193_blk_n);
    assign proc_206_data_PIPO_blk[2] = 1'b0;
    assign proc_206_start_FIFO_blk[2] = 1'b0;
    assign proc_206_TLF_FIFO_blk[2] = 1'b0;
    assign proc_206_input_sync_blk[2] = 1'b0;
    assign proc_206_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_206[2] = dl_detect_out ? proc_dep_vld_vec_206_reg[2] : (proc_206_data_FIFO_blk[2] | proc_206_data_PIPO_blk[2] | proc_206_start_FIFO_blk[2] | proc_206_TLF_FIFO_blk[2] | proc_206_input_sync_blk[2] | proc_206_output_sync_blk[2]);
    assign proc_206_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_0_x1_U0.fifo_B_PE_2_0_x194_blk_n);
    assign proc_206_data_PIPO_blk[3] = 1'b0;
    assign proc_206_start_FIFO_blk[3] = 1'b0;
    assign proc_206_TLF_FIFO_blk[3] = 1'b0;
    assign proc_206_input_sync_blk[3] = 1'b0;
    assign proc_206_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_206[3] = dl_detect_out ? proc_dep_vld_vec_206_reg[3] : (proc_206_data_FIFO_blk[3] | proc_206_data_PIPO_blk[3] | proc_206_start_FIFO_blk[3] | proc_206_TLF_FIFO_blk[3] | proc_206_input_sync_blk[3] | proc_206_output_sync_blk[3]);
    assign proc_206_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_0_x1_U0.fifo_C_drain_PE_1_0_x1165_blk_n);
    assign proc_206_data_PIPO_blk[4] = 1'b0;
    assign proc_206_start_FIFO_blk[4] = 1'b0;
    assign proc_206_TLF_FIFO_blk[4] = 1'b0;
    assign proc_206_input_sync_blk[4] = 1'b0;
    assign proc_206_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_206[4] = dl_detect_out ? proc_dep_vld_vec_206_reg[4] : (proc_206_data_FIFO_blk[4] | proc_206_data_PIPO_blk[4] | proc_206_start_FIFO_blk[4] | proc_206_TLF_FIFO_blk[4] | proc_206_input_sync_blk[4] | proc_206_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_206_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_206_reg <= proc_dep_vld_vec_206;
        end
    end
    assign in_chan_dep_vld_vec_206[0] = dep_chan_vld_181_206;
    assign in_chan_dep_data_vec_206[351 : 0] = dep_chan_data_181_206;
    assign token_in_vec_206[0] = token_181_206;
    assign in_chan_dep_vld_vec_206[1] = dep_chan_vld_198_206;
    assign in_chan_dep_data_vec_206[703 : 352] = dep_chan_data_198_206;
    assign token_in_vec_206[1] = token_198_206;
    assign in_chan_dep_vld_vec_206[2] = dep_chan_vld_207_206;
    assign in_chan_dep_data_vec_206[1055 : 704] = dep_chan_data_207_206;
    assign token_in_vec_206[2] = token_207_206;
    assign in_chan_dep_vld_vec_206[3] = dep_chan_vld_214_206;
    assign in_chan_dep_data_vec_206[1407 : 1056] = dep_chan_data_214_206;
    assign token_in_vec_206[3] = token_214_206;
    assign in_chan_dep_vld_vec_206[4] = dep_chan_vld_284_206;
    assign in_chan_dep_data_vec_206[1759 : 1408] = dep_chan_data_284_206;
    assign token_in_vec_206[4] = token_284_206;
    assign dep_chan_vld_206_181 = out_chan_dep_vld_vec_206[0];
    assign dep_chan_data_206_181 = out_chan_dep_data_206;
    assign token_206_181 = token_out_vec_206[0];
    assign dep_chan_vld_206_207 = out_chan_dep_vld_vec_206[1];
    assign dep_chan_data_206_207 = out_chan_dep_data_206;
    assign token_206_207 = token_out_vec_206[1];
    assign dep_chan_vld_206_198 = out_chan_dep_vld_vec_206[2];
    assign dep_chan_data_206_198 = out_chan_dep_data_206;
    assign token_206_198 = token_out_vec_206[2];
    assign dep_chan_vld_206_214 = out_chan_dep_vld_vec_206[3];
    assign dep_chan_data_206_214 = out_chan_dep_data_206;
    assign token_206_214 = token_out_vec_206[3];
    assign dep_chan_vld_206_284 = out_chan_dep_vld_vec_206[4];
    assign dep_chan_data_206_284 = out_chan_dep_data_206;
    assign token_206_284 = token_out_vec_206[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_1_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 207, 5, 5) top_hls_deadlock_detect_unit_207 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_207),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_207),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_207),
        .token_in_vec(token_in_vec_207),
        .dl_detect_in(dl_detect_out),
        .origin(origin[207]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_207),
        .out_chan_dep_data(out_chan_dep_data_207),
        .token_out_vec(token_out_vec_207),
        .dl_detect_out(dl_in_vec[207]));

    assign proc_207_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_1_x1_U0.fifo_A_PE_1_1_x130_blk_n);
    assign proc_207_data_PIPO_blk[0] = 1'b0;
    assign proc_207_start_FIFO_blk[0] = 1'b0;
    assign proc_207_TLF_FIFO_blk[0] = 1'b0;
    assign proc_207_input_sync_blk[0] = 1'b0;
    assign proc_207_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_207[0] = dl_detect_out ? proc_dep_vld_vec_207_reg[0] : (proc_207_data_FIFO_blk[0] | proc_207_data_PIPO_blk[0] | proc_207_start_FIFO_blk[0] | proc_207_TLF_FIFO_blk[0] | proc_207_input_sync_blk[0] | proc_207_output_sync_blk[0]);
    assign proc_207_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_1_x1_U0.fifo_A_PE_1_2_x131_blk_n);
    assign proc_207_data_PIPO_blk[1] = 1'b0;
    assign proc_207_start_FIFO_blk[1] = 1'b0;
    assign proc_207_TLF_FIFO_blk[1] = 1'b0;
    assign proc_207_input_sync_blk[1] = 1'b0;
    assign proc_207_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_207[1] = dl_detect_out ? proc_dep_vld_vec_207_reg[1] : (proc_207_data_FIFO_blk[1] | proc_207_data_PIPO_blk[1] | proc_207_start_FIFO_blk[1] | proc_207_TLF_FIFO_blk[1] | proc_207_input_sync_blk[1] | proc_207_output_sync_blk[1]);
    assign proc_207_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_1_x1_U0.fifo_B_PE_1_1_x1102_blk_n);
    assign proc_207_data_PIPO_blk[2] = 1'b0;
    assign proc_207_start_FIFO_blk[2] = 1'b0;
    assign proc_207_TLF_FIFO_blk[2] = 1'b0;
    assign proc_207_input_sync_blk[2] = 1'b0;
    assign proc_207_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_207[2] = dl_detect_out ? proc_dep_vld_vec_207_reg[2] : (proc_207_data_FIFO_blk[2] | proc_207_data_PIPO_blk[2] | proc_207_start_FIFO_blk[2] | proc_207_TLF_FIFO_blk[2] | proc_207_input_sync_blk[2] | proc_207_output_sync_blk[2]);
    assign proc_207_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_1_x1_U0.fifo_B_PE_2_1_x1103_blk_n);
    assign proc_207_data_PIPO_blk[3] = 1'b0;
    assign proc_207_start_FIFO_blk[3] = 1'b0;
    assign proc_207_TLF_FIFO_blk[3] = 1'b0;
    assign proc_207_input_sync_blk[3] = 1'b0;
    assign proc_207_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_207[3] = dl_detect_out ? proc_dep_vld_vec_207_reg[3] : (proc_207_data_FIFO_blk[3] | proc_207_data_PIPO_blk[3] | proc_207_start_FIFO_blk[3] | proc_207_TLF_FIFO_blk[3] | proc_207_input_sync_blk[3] | proc_207_output_sync_blk[3]);
    assign proc_207_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_1_x1_U0.fifo_C_drain_PE_1_1_x1173_blk_n);
    assign proc_207_data_PIPO_blk[4] = 1'b0;
    assign proc_207_start_FIFO_blk[4] = 1'b0;
    assign proc_207_TLF_FIFO_blk[4] = 1'b0;
    assign proc_207_input_sync_blk[4] = 1'b0;
    assign proc_207_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_207[4] = dl_detect_out ? proc_dep_vld_vec_207_reg[4] : (proc_207_data_FIFO_blk[4] | proc_207_data_PIPO_blk[4] | proc_207_start_FIFO_blk[4] | proc_207_TLF_FIFO_blk[4] | proc_207_input_sync_blk[4] | proc_207_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_207_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_207_reg <= proc_dep_vld_vec_207;
        end
    end
    assign in_chan_dep_vld_vec_207[0] = dep_chan_vld_199_207;
    assign in_chan_dep_data_vec_207[351 : 0] = dep_chan_data_199_207;
    assign token_in_vec_207[0] = token_199_207;
    assign in_chan_dep_vld_vec_207[1] = dep_chan_vld_206_207;
    assign in_chan_dep_data_vec_207[703 : 352] = dep_chan_data_206_207;
    assign token_in_vec_207[1] = token_206_207;
    assign in_chan_dep_vld_vec_207[2] = dep_chan_vld_208_207;
    assign in_chan_dep_data_vec_207[1055 : 704] = dep_chan_data_208_207;
    assign token_in_vec_207[2] = token_208_207;
    assign in_chan_dep_vld_vec_207[3] = dep_chan_vld_215_207;
    assign in_chan_dep_data_vec_207[1407 : 1056] = dep_chan_data_215_207;
    assign token_in_vec_207[3] = token_215_207;
    assign in_chan_dep_vld_vec_207[4] = dep_chan_vld_292_207;
    assign in_chan_dep_data_vec_207[1759 : 1408] = dep_chan_data_292_207;
    assign token_in_vec_207[4] = token_292_207;
    assign dep_chan_vld_207_206 = out_chan_dep_vld_vec_207[0];
    assign dep_chan_data_207_206 = out_chan_dep_data_207;
    assign token_207_206 = token_out_vec_207[0];
    assign dep_chan_vld_207_208 = out_chan_dep_vld_vec_207[1];
    assign dep_chan_data_207_208 = out_chan_dep_data_207;
    assign token_207_208 = token_out_vec_207[1];
    assign dep_chan_vld_207_199 = out_chan_dep_vld_vec_207[2];
    assign dep_chan_data_207_199 = out_chan_dep_data_207;
    assign token_207_199 = token_out_vec_207[2];
    assign dep_chan_vld_207_215 = out_chan_dep_vld_vec_207[3];
    assign dep_chan_data_207_215 = out_chan_dep_data_207;
    assign token_207_215 = token_out_vec_207[3];
    assign dep_chan_vld_207_292 = out_chan_dep_vld_vec_207[4];
    assign dep_chan_data_207_292 = out_chan_dep_data_207;
    assign token_207_292 = token_out_vec_207[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_1_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 208, 5, 5) top_hls_deadlock_detect_unit_208 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_208),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_208),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_208),
        .token_in_vec(token_in_vec_208),
        .dl_detect_in(dl_detect_out),
        .origin(origin[208]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_208),
        .out_chan_dep_data(out_chan_dep_data_208),
        .token_out_vec(token_out_vec_208),
        .dl_detect_out(dl_in_vec[208]));

    assign proc_208_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_2_x1_U0.fifo_A_PE_1_2_x131_blk_n);
    assign proc_208_data_PIPO_blk[0] = 1'b0;
    assign proc_208_start_FIFO_blk[0] = 1'b0;
    assign proc_208_TLF_FIFO_blk[0] = 1'b0;
    assign proc_208_input_sync_blk[0] = 1'b0;
    assign proc_208_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_208[0] = dl_detect_out ? proc_dep_vld_vec_208_reg[0] : (proc_208_data_FIFO_blk[0] | proc_208_data_PIPO_blk[0] | proc_208_start_FIFO_blk[0] | proc_208_TLF_FIFO_blk[0] | proc_208_input_sync_blk[0] | proc_208_output_sync_blk[0]);
    assign proc_208_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_2_x1_U0.fifo_A_PE_1_3_x132_blk_n);
    assign proc_208_data_PIPO_blk[1] = 1'b0;
    assign proc_208_start_FIFO_blk[1] = 1'b0;
    assign proc_208_TLF_FIFO_blk[1] = 1'b0;
    assign proc_208_input_sync_blk[1] = 1'b0;
    assign proc_208_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_208[1] = dl_detect_out ? proc_dep_vld_vec_208_reg[1] : (proc_208_data_FIFO_blk[1] | proc_208_data_PIPO_blk[1] | proc_208_start_FIFO_blk[1] | proc_208_TLF_FIFO_blk[1] | proc_208_input_sync_blk[1] | proc_208_output_sync_blk[1]);
    assign proc_208_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_2_x1_U0.fifo_B_PE_1_2_x1111_blk_n);
    assign proc_208_data_PIPO_blk[2] = 1'b0;
    assign proc_208_start_FIFO_blk[2] = 1'b0;
    assign proc_208_TLF_FIFO_blk[2] = 1'b0;
    assign proc_208_input_sync_blk[2] = 1'b0;
    assign proc_208_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_208[2] = dl_detect_out ? proc_dep_vld_vec_208_reg[2] : (proc_208_data_FIFO_blk[2] | proc_208_data_PIPO_blk[2] | proc_208_start_FIFO_blk[2] | proc_208_TLF_FIFO_blk[2] | proc_208_input_sync_blk[2] | proc_208_output_sync_blk[2]);
    assign proc_208_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_2_x1_U0.fifo_B_PE_2_2_x1112_blk_n);
    assign proc_208_data_PIPO_blk[3] = 1'b0;
    assign proc_208_start_FIFO_blk[3] = 1'b0;
    assign proc_208_TLF_FIFO_blk[3] = 1'b0;
    assign proc_208_input_sync_blk[3] = 1'b0;
    assign proc_208_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_208[3] = dl_detect_out ? proc_dep_vld_vec_208_reg[3] : (proc_208_data_FIFO_blk[3] | proc_208_data_PIPO_blk[3] | proc_208_start_FIFO_blk[3] | proc_208_TLF_FIFO_blk[3] | proc_208_input_sync_blk[3] | proc_208_output_sync_blk[3]);
    assign proc_208_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_2_x1_U0.fifo_C_drain_PE_1_2_x1181_blk_n);
    assign proc_208_data_PIPO_blk[4] = 1'b0;
    assign proc_208_start_FIFO_blk[4] = 1'b0;
    assign proc_208_TLF_FIFO_blk[4] = 1'b0;
    assign proc_208_input_sync_blk[4] = 1'b0;
    assign proc_208_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_208[4] = dl_detect_out ? proc_dep_vld_vec_208_reg[4] : (proc_208_data_FIFO_blk[4] | proc_208_data_PIPO_blk[4] | proc_208_start_FIFO_blk[4] | proc_208_TLF_FIFO_blk[4] | proc_208_input_sync_blk[4] | proc_208_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_208_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_208_reg <= proc_dep_vld_vec_208;
        end
    end
    assign in_chan_dep_vld_vec_208[0] = dep_chan_vld_200_208;
    assign in_chan_dep_data_vec_208[351 : 0] = dep_chan_data_200_208;
    assign token_in_vec_208[0] = token_200_208;
    assign in_chan_dep_vld_vec_208[1] = dep_chan_vld_207_208;
    assign in_chan_dep_data_vec_208[703 : 352] = dep_chan_data_207_208;
    assign token_in_vec_208[1] = token_207_208;
    assign in_chan_dep_vld_vec_208[2] = dep_chan_vld_209_208;
    assign in_chan_dep_data_vec_208[1055 : 704] = dep_chan_data_209_208;
    assign token_in_vec_208[2] = token_209_208;
    assign in_chan_dep_vld_vec_208[3] = dep_chan_vld_216_208;
    assign in_chan_dep_data_vec_208[1407 : 1056] = dep_chan_data_216_208;
    assign token_in_vec_208[3] = token_216_208;
    assign in_chan_dep_vld_vec_208[4] = dep_chan_vld_300_208;
    assign in_chan_dep_data_vec_208[1759 : 1408] = dep_chan_data_300_208;
    assign token_in_vec_208[4] = token_300_208;
    assign dep_chan_vld_208_207 = out_chan_dep_vld_vec_208[0];
    assign dep_chan_data_208_207 = out_chan_dep_data_208;
    assign token_208_207 = token_out_vec_208[0];
    assign dep_chan_vld_208_209 = out_chan_dep_vld_vec_208[1];
    assign dep_chan_data_208_209 = out_chan_dep_data_208;
    assign token_208_209 = token_out_vec_208[1];
    assign dep_chan_vld_208_200 = out_chan_dep_vld_vec_208[2];
    assign dep_chan_data_208_200 = out_chan_dep_data_208;
    assign token_208_200 = token_out_vec_208[2];
    assign dep_chan_vld_208_216 = out_chan_dep_vld_vec_208[3];
    assign dep_chan_data_208_216 = out_chan_dep_data_208;
    assign token_208_216 = token_out_vec_208[3];
    assign dep_chan_vld_208_300 = out_chan_dep_vld_vec_208[4];
    assign dep_chan_data_208_300 = out_chan_dep_data_208;
    assign token_208_300 = token_out_vec_208[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_1_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 209, 5, 5) top_hls_deadlock_detect_unit_209 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_209),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_209),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_209),
        .token_in_vec(token_in_vec_209),
        .dl_detect_in(dl_detect_out),
        .origin(origin[209]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_209),
        .out_chan_dep_data(out_chan_dep_data_209),
        .token_out_vec(token_out_vec_209),
        .dl_detect_out(dl_in_vec[209]));

    assign proc_209_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_3_x1_U0.fifo_A_PE_1_3_x132_blk_n);
    assign proc_209_data_PIPO_blk[0] = 1'b0;
    assign proc_209_start_FIFO_blk[0] = 1'b0;
    assign proc_209_TLF_FIFO_blk[0] = 1'b0;
    assign proc_209_input_sync_blk[0] = 1'b0;
    assign proc_209_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_209[0] = dl_detect_out ? proc_dep_vld_vec_209_reg[0] : (proc_209_data_FIFO_blk[0] | proc_209_data_PIPO_blk[0] | proc_209_start_FIFO_blk[0] | proc_209_TLF_FIFO_blk[0] | proc_209_input_sync_blk[0] | proc_209_output_sync_blk[0]);
    assign proc_209_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_3_x1_U0.fifo_A_PE_1_4_x133_blk_n);
    assign proc_209_data_PIPO_blk[1] = 1'b0;
    assign proc_209_start_FIFO_blk[1] = 1'b0;
    assign proc_209_TLF_FIFO_blk[1] = 1'b0;
    assign proc_209_input_sync_blk[1] = 1'b0;
    assign proc_209_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_209[1] = dl_detect_out ? proc_dep_vld_vec_209_reg[1] : (proc_209_data_FIFO_blk[1] | proc_209_data_PIPO_blk[1] | proc_209_start_FIFO_blk[1] | proc_209_TLF_FIFO_blk[1] | proc_209_input_sync_blk[1] | proc_209_output_sync_blk[1]);
    assign proc_209_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_3_x1_U0.fifo_B_PE_1_3_x1120_blk_n);
    assign proc_209_data_PIPO_blk[2] = 1'b0;
    assign proc_209_start_FIFO_blk[2] = 1'b0;
    assign proc_209_TLF_FIFO_blk[2] = 1'b0;
    assign proc_209_input_sync_blk[2] = 1'b0;
    assign proc_209_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_209[2] = dl_detect_out ? proc_dep_vld_vec_209_reg[2] : (proc_209_data_FIFO_blk[2] | proc_209_data_PIPO_blk[2] | proc_209_start_FIFO_blk[2] | proc_209_TLF_FIFO_blk[2] | proc_209_input_sync_blk[2] | proc_209_output_sync_blk[2]);
    assign proc_209_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_3_x1_U0.fifo_B_PE_2_3_x1121_blk_n);
    assign proc_209_data_PIPO_blk[3] = 1'b0;
    assign proc_209_start_FIFO_blk[3] = 1'b0;
    assign proc_209_TLF_FIFO_blk[3] = 1'b0;
    assign proc_209_input_sync_blk[3] = 1'b0;
    assign proc_209_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_209[3] = dl_detect_out ? proc_dep_vld_vec_209_reg[3] : (proc_209_data_FIFO_blk[3] | proc_209_data_PIPO_blk[3] | proc_209_start_FIFO_blk[3] | proc_209_TLF_FIFO_blk[3] | proc_209_input_sync_blk[3] | proc_209_output_sync_blk[3]);
    assign proc_209_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_3_x1_U0.fifo_C_drain_PE_1_3_x1189_blk_n);
    assign proc_209_data_PIPO_blk[4] = 1'b0;
    assign proc_209_start_FIFO_blk[4] = 1'b0;
    assign proc_209_TLF_FIFO_blk[4] = 1'b0;
    assign proc_209_input_sync_blk[4] = 1'b0;
    assign proc_209_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_209[4] = dl_detect_out ? proc_dep_vld_vec_209_reg[4] : (proc_209_data_FIFO_blk[4] | proc_209_data_PIPO_blk[4] | proc_209_start_FIFO_blk[4] | proc_209_TLF_FIFO_blk[4] | proc_209_input_sync_blk[4] | proc_209_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_209_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_209_reg <= proc_dep_vld_vec_209;
        end
    end
    assign in_chan_dep_vld_vec_209[0] = dep_chan_vld_201_209;
    assign in_chan_dep_data_vec_209[351 : 0] = dep_chan_data_201_209;
    assign token_in_vec_209[0] = token_201_209;
    assign in_chan_dep_vld_vec_209[1] = dep_chan_vld_208_209;
    assign in_chan_dep_data_vec_209[703 : 352] = dep_chan_data_208_209;
    assign token_in_vec_209[1] = token_208_209;
    assign in_chan_dep_vld_vec_209[2] = dep_chan_vld_210_209;
    assign in_chan_dep_data_vec_209[1055 : 704] = dep_chan_data_210_209;
    assign token_in_vec_209[2] = token_210_209;
    assign in_chan_dep_vld_vec_209[3] = dep_chan_vld_217_209;
    assign in_chan_dep_data_vec_209[1407 : 1056] = dep_chan_data_217_209;
    assign token_in_vec_209[3] = token_217_209;
    assign in_chan_dep_vld_vec_209[4] = dep_chan_vld_308_209;
    assign in_chan_dep_data_vec_209[1759 : 1408] = dep_chan_data_308_209;
    assign token_in_vec_209[4] = token_308_209;
    assign dep_chan_vld_209_208 = out_chan_dep_vld_vec_209[0];
    assign dep_chan_data_209_208 = out_chan_dep_data_209;
    assign token_209_208 = token_out_vec_209[0];
    assign dep_chan_vld_209_210 = out_chan_dep_vld_vec_209[1];
    assign dep_chan_data_209_210 = out_chan_dep_data_209;
    assign token_209_210 = token_out_vec_209[1];
    assign dep_chan_vld_209_201 = out_chan_dep_vld_vec_209[2];
    assign dep_chan_data_209_201 = out_chan_dep_data_209;
    assign token_209_201 = token_out_vec_209[2];
    assign dep_chan_vld_209_217 = out_chan_dep_vld_vec_209[3];
    assign dep_chan_data_209_217 = out_chan_dep_data_209;
    assign token_209_217 = token_out_vec_209[3];
    assign dep_chan_vld_209_308 = out_chan_dep_vld_vec_209[4];
    assign dep_chan_data_209_308 = out_chan_dep_data_209;
    assign token_209_308 = token_out_vec_209[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_1_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 210, 5, 5) top_hls_deadlock_detect_unit_210 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_210),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_210),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_210),
        .token_in_vec(token_in_vec_210),
        .dl_detect_in(dl_detect_out),
        .origin(origin[210]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_210),
        .out_chan_dep_data(out_chan_dep_data_210),
        .token_out_vec(token_out_vec_210),
        .dl_detect_out(dl_in_vec[210]));

    assign proc_210_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_4_x1_U0.fifo_A_PE_1_4_x133_blk_n);
    assign proc_210_data_PIPO_blk[0] = 1'b0;
    assign proc_210_start_FIFO_blk[0] = 1'b0;
    assign proc_210_TLF_FIFO_blk[0] = 1'b0;
    assign proc_210_input_sync_blk[0] = 1'b0;
    assign proc_210_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_210[0] = dl_detect_out ? proc_dep_vld_vec_210_reg[0] : (proc_210_data_FIFO_blk[0] | proc_210_data_PIPO_blk[0] | proc_210_start_FIFO_blk[0] | proc_210_TLF_FIFO_blk[0] | proc_210_input_sync_blk[0] | proc_210_output_sync_blk[0]);
    assign proc_210_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_4_x1_U0.fifo_A_PE_1_5_x134_blk_n);
    assign proc_210_data_PIPO_blk[1] = 1'b0;
    assign proc_210_start_FIFO_blk[1] = 1'b0;
    assign proc_210_TLF_FIFO_blk[1] = 1'b0;
    assign proc_210_input_sync_blk[1] = 1'b0;
    assign proc_210_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_210[1] = dl_detect_out ? proc_dep_vld_vec_210_reg[1] : (proc_210_data_FIFO_blk[1] | proc_210_data_PIPO_blk[1] | proc_210_start_FIFO_blk[1] | proc_210_TLF_FIFO_blk[1] | proc_210_input_sync_blk[1] | proc_210_output_sync_blk[1]);
    assign proc_210_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_4_x1_U0.fifo_B_PE_1_4_x1129_blk_n);
    assign proc_210_data_PIPO_blk[2] = 1'b0;
    assign proc_210_start_FIFO_blk[2] = 1'b0;
    assign proc_210_TLF_FIFO_blk[2] = 1'b0;
    assign proc_210_input_sync_blk[2] = 1'b0;
    assign proc_210_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_210[2] = dl_detect_out ? proc_dep_vld_vec_210_reg[2] : (proc_210_data_FIFO_blk[2] | proc_210_data_PIPO_blk[2] | proc_210_start_FIFO_blk[2] | proc_210_TLF_FIFO_blk[2] | proc_210_input_sync_blk[2] | proc_210_output_sync_blk[2]);
    assign proc_210_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_4_x1_U0.fifo_B_PE_2_4_x1130_blk_n);
    assign proc_210_data_PIPO_blk[3] = 1'b0;
    assign proc_210_start_FIFO_blk[3] = 1'b0;
    assign proc_210_TLF_FIFO_blk[3] = 1'b0;
    assign proc_210_input_sync_blk[3] = 1'b0;
    assign proc_210_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_210[3] = dl_detect_out ? proc_dep_vld_vec_210_reg[3] : (proc_210_data_FIFO_blk[3] | proc_210_data_PIPO_blk[3] | proc_210_start_FIFO_blk[3] | proc_210_TLF_FIFO_blk[3] | proc_210_input_sync_blk[3] | proc_210_output_sync_blk[3]);
    assign proc_210_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_4_x1_U0.fifo_C_drain_PE_1_4_x1197_blk_n);
    assign proc_210_data_PIPO_blk[4] = 1'b0;
    assign proc_210_start_FIFO_blk[4] = 1'b0;
    assign proc_210_TLF_FIFO_blk[4] = 1'b0;
    assign proc_210_input_sync_blk[4] = 1'b0;
    assign proc_210_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_210[4] = dl_detect_out ? proc_dep_vld_vec_210_reg[4] : (proc_210_data_FIFO_blk[4] | proc_210_data_PIPO_blk[4] | proc_210_start_FIFO_blk[4] | proc_210_TLF_FIFO_blk[4] | proc_210_input_sync_blk[4] | proc_210_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_210_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_210_reg <= proc_dep_vld_vec_210;
        end
    end
    assign in_chan_dep_vld_vec_210[0] = dep_chan_vld_202_210;
    assign in_chan_dep_data_vec_210[351 : 0] = dep_chan_data_202_210;
    assign token_in_vec_210[0] = token_202_210;
    assign in_chan_dep_vld_vec_210[1] = dep_chan_vld_209_210;
    assign in_chan_dep_data_vec_210[703 : 352] = dep_chan_data_209_210;
    assign token_in_vec_210[1] = token_209_210;
    assign in_chan_dep_vld_vec_210[2] = dep_chan_vld_211_210;
    assign in_chan_dep_data_vec_210[1055 : 704] = dep_chan_data_211_210;
    assign token_in_vec_210[2] = token_211_210;
    assign in_chan_dep_vld_vec_210[3] = dep_chan_vld_218_210;
    assign in_chan_dep_data_vec_210[1407 : 1056] = dep_chan_data_218_210;
    assign token_in_vec_210[3] = token_218_210;
    assign in_chan_dep_vld_vec_210[4] = dep_chan_vld_316_210;
    assign in_chan_dep_data_vec_210[1759 : 1408] = dep_chan_data_316_210;
    assign token_in_vec_210[4] = token_316_210;
    assign dep_chan_vld_210_209 = out_chan_dep_vld_vec_210[0];
    assign dep_chan_data_210_209 = out_chan_dep_data_210;
    assign token_210_209 = token_out_vec_210[0];
    assign dep_chan_vld_210_211 = out_chan_dep_vld_vec_210[1];
    assign dep_chan_data_210_211 = out_chan_dep_data_210;
    assign token_210_211 = token_out_vec_210[1];
    assign dep_chan_vld_210_202 = out_chan_dep_vld_vec_210[2];
    assign dep_chan_data_210_202 = out_chan_dep_data_210;
    assign token_210_202 = token_out_vec_210[2];
    assign dep_chan_vld_210_218 = out_chan_dep_vld_vec_210[3];
    assign dep_chan_data_210_218 = out_chan_dep_data_210;
    assign token_210_218 = token_out_vec_210[3];
    assign dep_chan_vld_210_316 = out_chan_dep_vld_vec_210[4];
    assign dep_chan_data_210_316 = out_chan_dep_data_210;
    assign token_210_316 = token_out_vec_210[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_1_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 211, 5, 5) top_hls_deadlock_detect_unit_211 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_211),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_211),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_211),
        .token_in_vec(token_in_vec_211),
        .dl_detect_in(dl_detect_out),
        .origin(origin[211]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_211),
        .out_chan_dep_data(out_chan_dep_data_211),
        .token_out_vec(token_out_vec_211),
        .dl_detect_out(dl_in_vec[211]));

    assign proc_211_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_5_x1_U0.fifo_A_PE_1_5_x134_blk_n);
    assign proc_211_data_PIPO_blk[0] = 1'b0;
    assign proc_211_start_FIFO_blk[0] = 1'b0;
    assign proc_211_TLF_FIFO_blk[0] = 1'b0;
    assign proc_211_input_sync_blk[0] = 1'b0;
    assign proc_211_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_211[0] = dl_detect_out ? proc_dep_vld_vec_211_reg[0] : (proc_211_data_FIFO_blk[0] | proc_211_data_PIPO_blk[0] | proc_211_start_FIFO_blk[0] | proc_211_TLF_FIFO_blk[0] | proc_211_input_sync_blk[0] | proc_211_output_sync_blk[0]);
    assign proc_211_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_5_x1_U0.fifo_A_PE_1_6_x135_blk_n);
    assign proc_211_data_PIPO_blk[1] = 1'b0;
    assign proc_211_start_FIFO_blk[1] = 1'b0;
    assign proc_211_TLF_FIFO_blk[1] = 1'b0;
    assign proc_211_input_sync_blk[1] = 1'b0;
    assign proc_211_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_211[1] = dl_detect_out ? proc_dep_vld_vec_211_reg[1] : (proc_211_data_FIFO_blk[1] | proc_211_data_PIPO_blk[1] | proc_211_start_FIFO_blk[1] | proc_211_TLF_FIFO_blk[1] | proc_211_input_sync_blk[1] | proc_211_output_sync_blk[1]);
    assign proc_211_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_5_x1_U0.fifo_B_PE_1_5_x1138_blk_n);
    assign proc_211_data_PIPO_blk[2] = 1'b0;
    assign proc_211_start_FIFO_blk[2] = 1'b0;
    assign proc_211_TLF_FIFO_blk[2] = 1'b0;
    assign proc_211_input_sync_blk[2] = 1'b0;
    assign proc_211_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_211[2] = dl_detect_out ? proc_dep_vld_vec_211_reg[2] : (proc_211_data_FIFO_blk[2] | proc_211_data_PIPO_blk[2] | proc_211_start_FIFO_blk[2] | proc_211_TLF_FIFO_blk[2] | proc_211_input_sync_blk[2] | proc_211_output_sync_blk[2]);
    assign proc_211_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_5_x1_U0.fifo_B_PE_2_5_x1139_blk_n);
    assign proc_211_data_PIPO_blk[3] = 1'b0;
    assign proc_211_start_FIFO_blk[3] = 1'b0;
    assign proc_211_TLF_FIFO_blk[3] = 1'b0;
    assign proc_211_input_sync_blk[3] = 1'b0;
    assign proc_211_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_211[3] = dl_detect_out ? proc_dep_vld_vec_211_reg[3] : (proc_211_data_FIFO_blk[3] | proc_211_data_PIPO_blk[3] | proc_211_start_FIFO_blk[3] | proc_211_TLF_FIFO_blk[3] | proc_211_input_sync_blk[3] | proc_211_output_sync_blk[3]);
    assign proc_211_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_5_x1_U0.fifo_C_drain_PE_1_5_x1205_blk_n);
    assign proc_211_data_PIPO_blk[4] = 1'b0;
    assign proc_211_start_FIFO_blk[4] = 1'b0;
    assign proc_211_TLF_FIFO_blk[4] = 1'b0;
    assign proc_211_input_sync_blk[4] = 1'b0;
    assign proc_211_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_211[4] = dl_detect_out ? proc_dep_vld_vec_211_reg[4] : (proc_211_data_FIFO_blk[4] | proc_211_data_PIPO_blk[4] | proc_211_start_FIFO_blk[4] | proc_211_TLF_FIFO_blk[4] | proc_211_input_sync_blk[4] | proc_211_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_211_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_211_reg <= proc_dep_vld_vec_211;
        end
    end
    assign in_chan_dep_vld_vec_211[0] = dep_chan_vld_203_211;
    assign in_chan_dep_data_vec_211[351 : 0] = dep_chan_data_203_211;
    assign token_in_vec_211[0] = token_203_211;
    assign in_chan_dep_vld_vec_211[1] = dep_chan_vld_210_211;
    assign in_chan_dep_data_vec_211[703 : 352] = dep_chan_data_210_211;
    assign token_in_vec_211[1] = token_210_211;
    assign in_chan_dep_vld_vec_211[2] = dep_chan_vld_212_211;
    assign in_chan_dep_data_vec_211[1055 : 704] = dep_chan_data_212_211;
    assign token_in_vec_211[2] = token_212_211;
    assign in_chan_dep_vld_vec_211[3] = dep_chan_vld_219_211;
    assign in_chan_dep_data_vec_211[1407 : 1056] = dep_chan_data_219_211;
    assign token_in_vec_211[3] = token_219_211;
    assign in_chan_dep_vld_vec_211[4] = dep_chan_vld_324_211;
    assign in_chan_dep_data_vec_211[1759 : 1408] = dep_chan_data_324_211;
    assign token_in_vec_211[4] = token_324_211;
    assign dep_chan_vld_211_210 = out_chan_dep_vld_vec_211[0];
    assign dep_chan_data_211_210 = out_chan_dep_data_211;
    assign token_211_210 = token_out_vec_211[0];
    assign dep_chan_vld_211_212 = out_chan_dep_vld_vec_211[1];
    assign dep_chan_data_211_212 = out_chan_dep_data_211;
    assign token_211_212 = token_out_vec_211[1];
    assign dep_chan_vld_211_203 = out_chan_dep_vld_vec_211[2];
    assign dep_chan_data_211_203 = out_chan_dep_data_211;
    assign token_211_203 = token_out_vec_211[2];
    assign dep_chan_vld_211_219 = out_chan_dep_vld_vec_211[3];
    assign dep_chan_data_211_219 = out_chan_dep_data_211;
    assign token_211_219 = token_out_vec_211[3];
    assign dep_chan_vld_211_324 = out_chan_dep_vld_vec_211[4];
    assign dep_chan_data_211_324 = out_chan_dep_data_211;
    assign token_211_324 = token_out_vec_211[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_1_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 212, 5, 5) top_hls_deadlock_detect_unit_212 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_212),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_212),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_212),
        .token_in_vec(token_in_vec_212),
        .dl_detect_in(dl_detect_out),
        .origin(origin[212]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_212),
        .out_chan_dep_data(out_chan_dep_data_212),
        .token_out_vec(token_out_vec_212),
        .dl_detect_out(dl_in_vec[212]));

    assign proc_212_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_6_x1_U0.fifo_A_PE_1_6_x135_blk_n);
    assign proc_212_data_PIPO_blk[0] = 1'b0;
    assign proc_212_start_FIFO_blk[0] = 1'b0;
    assign proc_212_TLF_FIFO_blk[0] = 1'b0;
    assign proc_212_input_sync_blk[0] = 1'b0;
    assign proc_212_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_212[0] = dl_detect_out ? proc_dep_vld_vec_212_reg[0] : (proc_212_data_FIFO_blk[0] | proc_212_data_PIPO_blk[0] | proc_212_start_FIFO_blk[0] | proc_212_TLF_FIFO_blk[0] | proc_212_input_sync_blk[0] | proc_212_output_sync_blk[0]);
    assign proc_212_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_6_x1_U0.fifo_A_PE_1_7_x136_blk_n);
    assign proc_212_data_PIPO_blk[1] = 1'b0;
    assign proc_212_start_FIFO_blk[1] = 1'b0;
    assign proc_212_TLF_FIFO_blk[1] = 1'b0;
    assign proc_212_input_sync_blk[1] = 1'b0;
    assign proc_212_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_212[1] = dl_detect_out ? proc_dep_vld_vec_212_reg[1] : (proc_212_data_FIFO_blk[1] | proc_212_data_PIPO_blk[1] | proc_212_start_FIFO_blk[1] | proc_212_TLF_FIFO_blk[1] | proc_212_input_sync_blk[1] | proc_212_output_sync_blk[1]);
    assign proc_212_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_6_x1_U0.fifo_B_PE_1_6_x1147_blk_n);
    assign proc_212_data_PIPO_blk[2] = 1'b0;
    assign proc_212_start_FIFO_blk[2] = 1'b0;
    assign proc_212_TLF_FIFO_blk[2] = 1'b0;
    assign proc_212_input_sync_blk[2] = 1'b0;
    assign proc_212_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_212[2] = dl_detect_out ? proc_dep_vld_vec_212_reg[2] : (proc_212_data_FIFO_blk[2] | proc_212_data_PIPO_blk[2] | proc_212_start_FIFO_blk[2] | proc_212_TLF_FIFO_blk[2] | proc_212_input_sync_blk[2] | proc_212_output_sync_blk[2]);
    assign proc_212_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_6_x1_U0.fifo_B_PE_2_6_x1148_blk_n);
    assign proc_212_data_PIPO_blk[3] = 1'b0;
    assign proc_212_start_FIFO_blk[3] = 1'b0;
    assign proc_212_TLF_FIFO_blk[3] = 1'b0;
    assign proc_212_input_sync_blk[3] = 1'b0;
    assign proc_212_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_212[3] = dl_detect_out ? proc_dep_vld_vec_212_reg[3] : (proc_212_data_FIFO_blk[3] | proc_212_data_PIPO_blk[3] | proc_212_start_FIFO_blk[3] | proc_212_TLF_FIFO_blk[3] | proc_212_input_sync_blk[3] | proc_212_output_sync_blk[3]);
    assign proc_212_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_6_x1_U0.fifo_C_drain_PE_1_6_x1213_blk_n);
    assign proc_212_data_PIPO_blk[4] = 1'b0;
    assign proc_212_start_FIFO_blk[4] = 1'b0;
    assign proc_212_TLF_FIFO_blk[4] = 1'b0;
    assign proc_212_input_sync_blk[4] = 1'b0;
    assign proc_212_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_212[4] = dl_detect_out ? proc_dep_vld_vec_212_reg[4] : (proc_212_data_FIFO_blk[4] | proc_212_data_PIPO_blk[4] | proc_212_start_FIFO_blk[4] | proc_212_TLF_FIFO_blk[4] | proc_212_input_sync_blk[4] | proc_212_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_212_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_212_reg <= proc_dep_vld_vec_212;
        end
    end
    assign in_chan_dep_vld_vec_212[0] = dep_chan_vld_204_212;
    assign in_chan_dep_data_vec_212[351 : 0] = dep_chan_data_204_212;
    assign token_in_vec_212[0] = token_204_212;
    assign in_chan_dep_vld_vec_212[1] = dep_chan_vld_211_212;
    assign in_chan_dep_data_vec_212[703 : 352] = dep_chan_data_211_212;
    assign token_in_vec_212[1] = token_211_212;
    assign in_chan_dep_vld_vec_212[2] = dep_chan_vld_213_212;
    assign in_chan_dep_data_vec_212[1055 : 704] = dep_chan_data_213_212;
    assign token_in_vec_212[2] = token_213_212;
    assign in_chan_dep_vld_vec_212[3] = dep_chan_vld_220_212;
    assign in_chan_dep_data_vec_212[1407 : 1056] = dep_chan_data_220_212;
    assign token_in_vec_212[3] = token_220_212;
    assign in_chan_dep_vld_vec_212[4] = dep_chan_vld_332_212;
    assign in_chan_dep_data_vec_212[1759 : 1408] = dep_chan_data_332_212;
    assign token_in_vec_212[4] = token_332_212;
    assign dep_chan_vld_212_211 = out_chan_dep_vld_vec_212[0];
    assign dep_chan_data_212_211 = out_chan_dep_data_212;
    assign token_212_211 = token_out_vec_212[0];
    assign dep_chan_vld_212_213 = out_chan_dep_vld_vec_212[1];
    assign dep_chan_data_212_213 = out_chan_dep_data_212;
    assign token_212_213 = token_out_vec_212[1];
    assign dep_chan_vld_212_204 = out_chan_dep_vld_vec_212[2];
    assign dep_chan_data_212_204 = out_chan_dep_data_212;
    assign token_212_204 = token_out_vec_212[2];
    assign dep_chan_vld_212_220 = out_chan_dep_vld_vec_212[3];
    assign dep_chan_data_212_220 = out_chan_dep_data_212;
    assign token_212_220 = token_out_vec_212[3];
    assign dep_chan_vld_212_332 = out_chan_dep_vld_vec_212[4];
    assign dep_chan_data_212_332 = out_chan_dep_data_212;
    assign token_212_332 = token_out_vec_212[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_1_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 213, 5, 5) top_hls_deadlock_detect_unit_213 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_213),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_213),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_213),
        .token_in_vec(token_in_vec_213),
        .dl_detect_in(dl_detect_out),
        .origin(origin[213]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_213),
        .out_chan_dep_data(out_chan_dep_data_213),
        .token_out_vec(token_out_vec_213),
        .dl_detect_out(dl_in_vec[213]));

    assign proc_213_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_7_x1_U0.fifo_A_PE_1_7_x136_blk_n);
    assign proc_213_data_PIPO_blk[0] = 1'b0;
    assign proc_213_start_FIFO_blk[0] = 1'b0;
    assign proc_213_TLF_FIFO_blk[0] = 1'b0;
    assign proc_213_input_sync_blk[0] = 1'b0;
    assign proc_213_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_213[0] = dl_detect_out ? proc_dep_vld_vec_213_reg[0] : (proc_213_data_FIFO_blk[0] | proc_213_data_PIPO_blk[0] | proc_213_start_FIFO_blk[0] | proc_213_TLF_FIFO_blk[0] | proc_213_input_sync_blk[0] | proc_213_output_sync_blk[0]);
    assign proc_213_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_7_x1_U0.fifo_A_PE_1_8_x137_blk_n);
    assign proc_213_data_PIPO_blk[1] = 1'b0;
    assign proc_213_start_FIFO_blk[1] = 1'b0;
    assign proc_213_TLF_FIFO_blk[1] = 1'b0;
    assign proc_213_input_sync_blk[1] = 1'b0;
    assign proc_213_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_213[1] = dl_detect_out ? proc_dep_vld_vec_213_reg[1] : (proc_213_data_FIFO_blk[1] | proc_213_data_PIPO_blk[1] | proc_213_start_FIFO_blk[1] | proc_213_TLF_FIFO_blk[1] | proc_213_input_sync_blk[1] | proc_213_output_sync_blk[1]);
    assign proc_213_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_7_x1_U0.fifo_B_PE_1_7_x1156_blk_n);
    assign proc_213_data_PIPO_blk[2] = 1'b0;
    assign proc_213_start_FIFO_blk[2] = 1'b0;
    assign proc_213_TLF_FIFO_blk[2] = 1'b0;
    assign proc_213_input_sync_blk[2] = 1'b0;
    assign proc_213_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_213[2] = dl_detect_out ? proc_dep_vld_vec_213_reg[2] : (proc_213_data_FIFO_blk[2] | proc_213_data_PIPO_blk[2] | proc_213_start_FIFO_blk[2] | proc_213_TLF_FIFO_blk[2] | proc_213_input_sync_blk[2] | proc_213_output_sync_blk[2]);
    assign proc_213_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_7_x1_U0.fifo_B_PE_2_7_x1157_blk_n);
    assign proc_213_data_PIPO_blk[3] = 1'b0;
    assign proc_213_start_FIFO_blk[3] = 1'b0;
    assign proc_213_TLF_FIFO_blk[3] = 1'b0;
    assign proc_213_input_sync_blk[3] = 1'b0;
    assign proc_213_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_213[3] = dl_detect_out ? proc_dep_vld_vec_213_reg[3] : (proc_213_data_FIFO_blk[3] | proc_213_data_PIPO_blk[3] | proc_213_start_FIFO_blk[3] | proc_213_TLF_FIFO_blk[3] | proc_213_input_sync_blk[3] | proc_213_output_sync_blk[3]);
    assign proc_213_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_1_7_x1_U0.fifo_C_drain_PE_1_7_x1221_blk_n);
    assign proc_213_data_PIPO_blk[4] = 1'b0;
    assign proc_213_start_FIFO_blk[4] = 1'b0;
    assign proc_213_TLF_FIFO_blk[4] = 1'b0;
    assign proc_213_input_sync_blk[4] = 1'b0;
    assign proc_213_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_213[4] = dl_detect_out ? proc_dep_vld_vec_213_reg[4] : (proc_213_data_FIFO_blk[4] | proc_213_data_PIPO_blk[4] | proc_213_start_FIFO_blk[4] | proc_213_TLF_FIFO_blk[4] | proc_213_input_sync_blk[4] | proc_213_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_213_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_213_reg <= proc_dep_vld_vec_213;
        end
    end
    assign in_chan_dep_vld_vec_213[0] = dep_chan_vld_205_213;
    assign in_chan_dep_data_vec_213[351 : 0] = dep_chan_data_205_213;
    assign token_in_vec_213[0] = token_205_213;
    assign in_chan_dep_vld_vec_213[1] = dep_chan_vld_212_213;
    assign in_chan_dep_data_vec_213[703 : 352] = dep_chan_data_212_213;
    assign token_in_vec_213[1] = token_212_213;
    assign in_chan_dep_vld_vec_213[2] = dep_chan_vld_221_213;
    assign in_chan_dep_data_vec_213[1055 : 704] = dep_chan_data_221_213;
    assign token_in_vec_213[2] = token_221_213;
    assign in_chan_dep_vld_vec_213[3] = dep_chan_vld_263_213;
    assign in_chan_dep_data_vec_213[1407 : 1056] = dep_chan_data_263_213;
    assign token_in_vec_213[3] = token_263_213;
    assign in_chan_dep_vld_vec_213[4] = dep_chan_vld_340_213;
    assign in_chan_dep_data_vec_213[1759 : 1408] = dep_chan_data_340_213;
    assign token_in_vec_213[4] = token_340_213;
    assign dep_chan_vld_213_212 = out_chan_dep_vld_vec_213[0];
    assign dep_chan_data_213_212 = out_chan_dep_data_213;
    assign token_213_212 = token_out_vec_213[0];
    assign dep_chan_vld_213_263 = out_chan_dep_vld_vec_213[1];
    assign dep_chan_data_213_263 = out_chan_dep_data_213;
    assign token_213_263 = token_out_vec_213[1];
    assign dep_chan_vld_213_205 = out_chan_dep_vld_vec_213[2];
    assign dep_chan_data_213_205 = out_chan_dep_data_213;
    assign token_213_205 = token_out_vec_213[2];
    assign dep_chan_vld_213_221 = out_chan_dep_vld_vec_213[3];
    assign dep_chan_data_213_221 = out_chan_dep_data_213;
    assign token_213_221 = token_out_vec_213[3];
    assign dep_chan_vld_213_340 = out_chan_dep_vld_vec_213[4];
    assign dep_chan_data_213_340 = out_chan_dep_data_213;
    assign token_213_340 = token_out_vec_213[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_2_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 214, 5, 5) top_hls_deadlock_detect_unit_214 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_214),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_214),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_214),
        .token_in_vec(token_in_vec_214),
        .dl_detect_in(dl_detect_out),
        .origin(origin[214]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_214),
        .out_chan_dep_data(out_chan_dep_data_214),
        .token_out_vec(token_out_vec_214),
        .dl_detect_out(dl_in_vec[214]));

    assign proc_214_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_0_x1_U0.fifo_A_PE_2_0_x138_blk_n);
    assign proc_214_data_PIPO_blk[0] = 1'b0;
    assign proc_214_start_FIFO_blk[0] = 1'b0;
    assign proc_214_TLF_FIFO_blk[0] = 1'b0;
    assign proc_214_input_sync_blk[0] = 1'b0;
    assign proc_214_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_214[0] = dl_detect_out ? proc_dep_vld_vec_214_reg[0] : (proc_214_data_FIFO_blk[0] | proc_214_data_PIPO_blk[0] | proc_214_start_FIFO_blk[0] | proc_214_TLF_FIFO_blk[0] | proc_214_input_sync_blk[0] | proc_214_output_sync_blk[0]);
    assign proc_214_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_0_x1_U0.fifo_A_PE_2_1_x139_blk_n);
    assign proc_214_data_PIPO_blk[1] = 1'b0;
    assign proc_214_start_FIFO_blk[1] = 1'b0;
    assign proc_214_TLF_FIFO_blk[1] = 1'b0;
    assign proc_214_input_sync_blk[1] = 1'b0;
    assign proc_214_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_214[1] = dl_detect_out ? proc_dep_vld_vec_214_reg[1] : (proc_214_data_FIFO_blk[1] | proc_214_data_PIPO_blk[1] | proc_214_start_FIFO_blk[1] | proc_214_TLF_FIFO_blk[1] | proc_214_input_sync_blk[1] | proc_214_output_sync_blk[1]);
    assign proc_214_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_0_x1_U0.fifo_B_PE_2_0_x194_blk_n);
    assign proc_214_data_PIPO_blk[2] = 1'b0;
    assign proc_214_start_FIFO_blk[2] = 1'b0;
    assign proc_214_TLF_FIFO_blk[2] = 1'b0;
    assign proc_214_input_sync_blk[2] = 1'b0;
    assign proc_214_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_214[2] = dl_detect_out ? proc_dep_vld_vec_214_reg[2] : (proc_214_data_FIFO_blk[2] | proc_214_data_PIPO_blk[2] | proc_214_start_FIFO_blk[2] | proc_214_TLF_FIFO_blk[2] | proc_214_input_sync_blk[2] | proc_214_output_sync_blk[2]);
    assign proc_214_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_0_x1_U0.fifo_B_PE_3_0_x195_blk_n);
    assign proc_214_data_PIPO_blk[3] = 1'b0;
    assign proc_214_start_FIFO_blk[3] = 1'b0;
    assign proc_214_TLF_FIFO_blk[3] = 1'b0;
    assign proc_214_input_sync_blk[3] = 1'b0;
    assign proc_214_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_214[3] = dl_detect_out ? proc_dep_vld_vec_214_reg[3] : (proc_214_data_FIFO_blk[3] | proc_214_data_PIPO_blk[3] | proc_214_start_FIFO_blk[3] | proc_214_TLF_FIFO_blk[3] | proc_214_input_sync_blk[3] | proc_214_output_sync_blk[3]);
    assign proc_214_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_0_x1_U0.fifo_C_drain_PE_2_0_x1166_blk_n);
    assign proc_214_data_PIPO_blk[4] = 1'b0;
    assign proc_214_start_FIFO_blk[4] = 1'b0;
    assign proc_214_TLF_FIFO_blk[4] = 1'b0;
    assign proc_214_input_sync_blk[4] = 1'b0;
    assign proc_214_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_214[4] = dl_detect_out ? proc_dep_vld_vec_214_reg[4] : (proc_214_data_FIFO_blk[4] | proc_214_data_PIPO_blk[4] | proc_214_start_FIFO_blk[4] | proc_214_TLF_FIFO_blk[4] | proc_214_input_sync_blk[4] | proc_214_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_214_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_214_reg <= proc_dep_vld_vec_214;
        end
    end
    assign in_chan_dep_vld_vec_214[0] = dep_chan_vld_182_214;
    assign in_chan_dep_data_vec_214[351 : 0] = dep_chan_data_182_214;
    assign token_in_vec_214[0] = token_182_214;
    assign in_chan_dep_vld_vec_214[1] = dep_chan_vld_206_214;
    assign in_chan_dep_data_vec_214[703 : 352] = dep_chan_data_206_214;
    assign token_in_vec_214[1] = token_206_214;
    assign in_chan_dep_vld_vec_214[2] = dep_chan_vld_215_214;
    assign in_chan_dep_data_vec_214[1055 : 704] = dep_chan_data_215_214;
    assign token_in_vec_214[2] = token_215_214;
    assign in_chan_dep_vld_vec_214[3] = dep_chan_vld_222_214;
    assign in_chan_dep_data_vec_214[1407 : 1056] = dep_chan_data_222_214;
    assign token_in_vec_214[3] = token_222_214;
    assign in_chan_dep_vld_vec_214[4] = dep_chan_vld_283_214;
    assign in_chan_dep_data_vec_214[1759 : 1408] = dep_chan_data_283_214;
    assign token_in_vec_214[4] = token_283_214;
    assign dep_chan_vld_214_182 = out_chan_dep_vld_vec_214[0];
    assign dep_chan_data_214_182 = out_chan_dep_data_214;
    assign token_214_182 = token_out_vec_214[0];
    assign dep_chan_vld_214_215 = out_chan_dep_vld_vec_214[1];
    assign dep_chan_data_214_215 = out_chan_dep_data_214;
    assign token_214_215 = token_out_vec_214[1];
    assign dep_chan_vld_214_206 = out_chan_dep_vld_vec_214[2];
    assign dep_chan_data_214_206 = out_chan_dep_data_214;
    assign token_214_206 = token_out_vec_214[2];
    assign dep_chan_vld_214_222 = out_chan_dep_vld_vec_214[3];
    assign dep_chan_data_214_222 = out_chan_dep_data_214;
    assign token_214_222 = token_out_vec_214[3];
    assign dep_chan_vld_214_283 = out_chan_dep_vld_vec_214[4];
    assign dep_chan_data_214_283 = out_chan_dep_data_214;
    assign token_214_283 = token_out_vec_214[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_2_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 215, 5, 5) top_hls_deadlock_detect_unit_215 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_215),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_215),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_215),
        .token_in_vec(token_in_vec_215),
        .dl_detect_in(dl_detect_out),
        .origin(origin[215]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_215),
        .out_chan_dep_data(out_chan_dep_data_215),
        .token_out_vec(token_out_vec_215),
        .dl_detect_out(dl_in_vec[215]));

    assign proc_215_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_1_x1_U0.fifo_A_PE_2_1_x139_blk_n);
    assign proc_215_data_PIPO_blk[0] = 1'b0;
    assign proc_215_start_FIFO_blk[0] = 1'b0;
    assign proc_215_TLF_FIFO_blk[0] = 1'b0;
    assign proc_215_input_sync_blk[0] = 1'b0;
    assign proc_215_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_215[0] = dl_detect_out ? proc_dep_vld_vec_215_reg[0] : (proc_215_data_FIFO_blk[0] | proc_215_data_PIPO_blk[0] | proc_215_start_FIFO_blk[0] | proc_215_TLF_FIFO_blk[0] | proc_215_input_sync_blk[0] | proc_215_output_sync_blk[0]);
    assign proc_215_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_1_x1_U0.fifo_A_PE_2_2_x140_blk_n);
    assign proc_215_data_PIPO_blk[1] = 1'b0;
    assign proc_215_start_FIFO_blk[1] = 1'b0;
    assign proc_215_TLF_FIFO_blk[1] = 1'b0;
    assign proc_215_input_sync_blk[1] = 1'b0;
    assign proc_215_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_215[1] = dl_detect_out ? proc_dep_vld_vec_215_reg[1] : (proc_215_data_FIFO_blk[1] | proc_215_data_PIPO_blk[1] | proc_215_start_FIFO_blk[1] | proc_215_TLF_FIFO_blk[1] | proc_215_input_sync_blk[1] | proc_215_output_sync_blk[1]);
    assign proc_215_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_1_x1_U0.fifo_B_PE_2_1_x1103_blk_n);
    assign proc_215_data_PIPO_blk[2] = 1'b0;
    assign proc_215_start_FIFO_blk[2] = 1'b0;
    assign proc_215_TLF_FIFO_blk[2] = 1'b0;
    assign proc_215_input_sync_blk[2] = 1'b0;
    assign proc_215_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_215[2] = dl_detect_out ? proc_dep_vld_vec_215_reg[2] : (proc_215_data_FIFO_blk[2] | proc_215_data_PIPO_blk[2] | proc_215_start_FIFO_blk[2] | proc_215_TLF_FIFO_blk[2] | proc_215_input_sync_blk[2] | proc_215_output_sync_blk[2]);
    assign proc_215_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_1_x1_U0.fifo_B_PE_3_1_x1104_blk_n);
    assign proc_215_data_PIPO_blk[3] = 1'b0;
    assign proc_215_start_FIFO_blk[3] = 1'b0;
    assign proc_215_TLF_FIFO_blk[3] = 1'b0;
    assign proc_215_input_sync_blk[3] = 1'b0;
    assign proc_215_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_215[3] = dl_detect_out ? proc_dep_vld_vec_215_reg[3] : (proc_215_data_FIFO_blk[3] | proc_215_data_PIPO_blk[3] | proc_215_start_FIFO_blk[3] | proc_215_TLF_FIFO_blk[3] | proc_215_input_sync_blk[3] | proc_215_output_sync_blk[3]);
    assign proc_215_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_1_x1_U0.fifo_C_drain_PE_2_1_x1174_blk_n);
    assign proc_215_data_PIPO_blk[4] = 1'b0;
    assign proc_215_start_FIFO_blk[4] = 1'b0;
    assign proc_215_TLF_FIFO_blk[4] = 1'b0;
    assign proc_215_input_sync_blk[4] = 1'b0;
    assign proc_215_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_215[4] = dl_detect_out ? proc_dep_vld_vec_215_reg[4] : (proc_215_data_FIFO_blk[4] | proc_215_data_PIPO_blk[4] | proc_215_start_FIFO_blk[4] | proc_215_TLF_FIFO_blk[4] | proc_215_input_sync_blk[4] | proc_215_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_215_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_215_reg <= proc_dep_vld_vec_215;
        end
    end
    assign in_chan_dep_vld_vec_215[0] = dep_chan_vld_207_215;
    assign in_chan_dep_data_vec_215[351 : 0] = dep_chan_data_207_215;
    assign token_in_vec_215[0] = token_207_215;
    assign in_chan_dep_vld_vec_215[1] = dep_chan_vld_214_215;
    assign in_chan_dep_data_vec_215[703 : 352] = dep_chan_data_214_215;
    assign token_in_vec_215[1] = token_214_215;
    assign in_chan_dep_vld_vec_215[2] = dep_chan_vld_216_215;
    assign in_chan_dep_data_vec_215[1055 : 704] = dep_chan_data_216_215;
    assign token_in_vec_215[2] = token_216_215;
    assign in_chan_dep_vld_vec_215[3] = dep_chan_vld_223_215;
    assign in_chan_dep_data_vec_215[1407 : 1056] = dep_chan_data_223_215;
    assign token_in_vec_215[3] = token_223_215;
    assign in_chan_dep_vld_vec_215[4] = dep_chan_vld_291_215;
    assign in_chan_dep_data_vec_215[1759 : 1408] = dep_chan_data_291_215;
    assign token_in_vec_215[4] = token_291_215;
    assign dep_chan_vld_215_214 = out_chan_dep_vld_vec_215[0];
    assign dep_chan_data_215_214 = out_chan_dep_data_215;
    assign token_215_214 = token_out_vec_215[0];
    assign dep_chan_vld_215_216 = out_chan_dep_vld_vec_215[1];
    assign dep_chan_data_215_216 = out_chan_dep_data_215;
    assign token_215_216 = token_out_vec_215[1];
    assign dep_chan_vld_215_207 = out_chan_dep_vld_vec_215[2];
    assign dep_chan_data_215_207 = out_chan_dep_data_215;
    assign token_215_207 = token_out_vec_215[2];
    assign dep_chan_vld_215_223 = out_chan_dep_vld_vec_215[3];
    assign dep_chan_data_215_223 = out_chan_dep_data_215;
    assign token_215_223 = token_out_vec_215[3];
    assign dep_chan_vld_215_291 = out_chan_dep_vld_vec_215[4];
    assign dep_chan_data_215_291 = out_chan_dep_data_215;
    assign token_215_291 = token_out_vec_215[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_2_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 216, 5, 5) top_hls_deadlock_detect_unit_216 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_216),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_216),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_216),
        .token_in_vec(token_in_vec_216),
        .dl_detect_in(dl_detect_out),
        .origin(origin[216]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_216),
        .out_chan_dep_data(out_chan_dep_data_216),
        .token_out_vec(token_out_vec_216),
        .dl_detect_out(dl_in_vec[216]));

    assign proc_216_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_2_x1_U0.fifo_A_PE_2_2_x140_blk_n);
    assign proc_216_data_PIPO_blk[0] = 1'b0;
    assign proc_216_start_FIFO_blk[0] = 1'b0;
    assign proc_216_TLF_FIFO_blk[0] = 1'b0;
    assign proc_216_input_sync_blk[0] = 1'b0;
    assign proc_216_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_216[0] = dl_detect_out ? proc_dep_vld_vec_216_reg[0] : (proc_216_data_FIFO_blk[0] | proc_216_data_PIPO_blk[0] | proc_216_start_FIFO_blk[0] | proc_216_TLF_FIFO_blk[0] | proc_216_input_sync_blk[0] | proc_216_output_sync_blk[0]);
    assign proc_216_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_2_x1_U0.fifo_A_PE_2_3_x141_blk_n);
    assign proc_216_data_PIPO_blk[1] = 1'b0;
    assign proc_216_start_FIFO_blk[1] = 1'b0;
    assign proc_216_TLF_FIFO_blk[1] = 1'b0;
    assign proc_216_input_sync_blk[1] = 1'b0;
    assign proc_216_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_216[1] = dl_detect_out ? proc_dep_vld_vec_216_reg[1] : (proc_216_data_FIFO_blk[1] | proc_216_data_PIPO_blk[1] | proc_216_start_FIFO_blk[1] | proc_216_TLF_FIFO_blk[1] | proc_216_input_sync_blk[1] | proc_216_output_sync_blk[1]);
    assign proc_216_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_2_x1_U0.fifo_B_PE_2_2_x1112_blk_n);
    assign proc_216_data_PIPO_blk[2] = 1'b0;
    assign proc_216_start_FIFO_blk[2] = 1'b0;
    assign proc_216_TLF_FIFO_blk[2] = 1'b0;
    assign proc_216_input_sync_blk[2] = 1'b0;
    assign proc_216_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_216[2] = dl_detect_out ? proc_dep_vld_vec_216_reg[2] : (proc_216_data_FIFO_blk[2] | proc_216_data_PIPO_blk[2] | proc_216_start_FIFO_blk[2] | proc_216_TLF_FIFO_blk[2] | proc_216_input_sync_blk[2] | proc_216_output_sync_blk[2]);
    assign proc_216_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_2_x1_U0.fifo_B_PE_3_2_x1113_blk_n);
    assign proc_216_data_PIPO_blk[3] = 1'b0;
    assign proc_216_start_FIFO_blk[3] = 1'b0;
    assign proc_216_TLF_FIFO_blk[3] = 1'b0;
    assign proc_216_input_sync_blk[3] = 1'b0;
    assign proc_216_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_216[3] = dl_detect_out ? proc_dep_vld_vec_216_reg[3] : (proc_216_data_FIFO_blk[3] | proc_216_data_PIPO_blk[3] | proc_216_start_FIFO_blk[3] | proc_216_TLF_FIFO_blk[3] | proc_216_input_sync_blk[3] | proc_216_output_sync_blk[3]);
    assign proc_216_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_2_x1_U0.fifo_C_drain_PE_2_2_x1182_blk_n);
    assign proc_216_data_PIPO_blk[4] = 1'b0;
    assign proc_216_start_FIFO_blk[4] = 1'b0;
    assign proc_216_TLF_FIFO_blk[4] = 1'b0;
    assign proc_216_input_sync_blk[4] = 1'b0;
    assign proc_216_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_216[4] = dl_detect_out ? proc_dep_vld_vec_216_reg[4] : (proc_216_data_FIFO_blk[4] | proc_216_data_PIPO_blk[4] | proc_216_start_FIFO_blk[4] | proc_216_TLF_FIFO_blk[4] | proc_216_input_sync_blk[4] | proc_216_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_216_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_216_reg <= proc_dep_vld_vec_216;
        end
    end
    assign in_chan_dep_vld_vec_216[0] = dep_chan_vld_208_216;
    assign in_chan_dep_data_vec_216[351 : 0] = dep_chan_data_208_216;
    assign token_in_vec_216[0] = token_208_216;
    assign in_chan_dep_vld_vec_216[1] = dep_chan_vld_215_216;
    assign in_chan_dep_data_vec_216[703 : 352] = dep_chan_data_215_216;
    assign token_in_vec_216[1] = token_215_216;
    assign in_chan_dep_vld_vec_216[2] = dep_chan_vld_217_216;
    assign in_chan_dep_data_vec_216[1055 : 704] = dep_chan_data_217_216;
    assign token_in_vec_216[2] = token_217_216;
    assign in_chan_dep_vld_vec_216[3] = dep_chan_vld_224_216;
    assign in_chan_dep_data_vec_216[1407 : 1056] = dep_chan_data_224_216;
    assign token_in_vec_216[3] = token_224_216;
    assign in_chan_dep_vld_vec_216[4] = dep_chan_vld_299_216;
    assign in_chan_dep_data_vec_216[1759 : 1408] = dep_chan_data_299_216;
    assign token_in_vec_216[4] = token_299_216;
    assign dep_chan_vld_216_215 = out_chan_dep_vld_vec_216[0];
    assign dep_chan_data_216_215 = out_chan_dep_data_216;
    assign token_216_215 = token_out_vec_216[0];
    assign dep_chan_vld_216_217 = out_chan_dep_vld_vec_216[1];
    assign dep_chan_data_216_217 = out_chan_dep_data_216;
    assign token_216_217 = token_out_vec_216[1];
    assign dep_chan_vld_216_208 = out_chan_dep_vld_vec_216[2];
    assign dep_chan_data_216_208 = out_chan_dep_data_216;
    assign token_216_208 = token_out_vec_216[2];
    assign dep_chan_vld_216_224 = out_chan_dep_vld_vec_216[3];
    assign dep_chan_data_216_224 = out_chan_dep_data_216;
    assign token_216_224 = token_out_vec_216[3];
    assign dep_chan_vld_216_299 = out_chan_dep_vld_vec_216[4];
    assign dep_chan_data_216_299 = out_chan_dep_data_216;
    assign token_216_299 = token_out_vec_216[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_2_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 217, 5, 5) top_hls_deadlock_detect_unit_217 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_217),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_217),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_217),
        .token_in_vec(token_in_vec_217),
        .dl_detect_in(dl_detect_out),
        .origin(origin[217]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_217),
        .out_chan_dep_data(out_chan_dep_data_217),
        .token_out_vec(token_out_vec_217),
        .dl_detect_out(dl_in_vec[217]));

    assign proc_217_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_3_x1_U0.fifo_A_PE_2_3_x141_blk_n);
    assign proc_217_data_PIPO_blk[0] = 1'b0;
    assign proc_217_start_FIFO_blk[0] = 1'b0;
    assign proc_217_TLF_FIFO_blk[0] = 1'b0;
    assign proc_217_input_sync_blk[0] = 1'b0;
    assign proc_217_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_217[0] = dl_detect_out ? proc_dep_vld_vec_217_reg[0] : (proc_217_data_FIFO_blk[0] | proc_217_data_PIPO_blk[0] | proc_217_start_FIFO_blk[0] | proc_217_TLF_FIFO_blk[0] | proc_217_input_sync_blk[0] | proc_217_output_sync_blk[0]);
    assign proc_217_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_3_x1_U0.fifo_A_PE_2_4_x142_blk_n);
    assign proc_217_data_PIPO_blk[1] = 1'b0;
    assign proc_217_start_FIFO_blk[1] = 1'b0;
    assign proc_217_TLF_FIFO_blk[1] = 1'b0;
    assign proc_217_input_sync_blk[1] = 1'b0;
    assign proc_217_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_217[1] = dl_detect_out ? proc_dep_vld_vec_217_reg[1] : (proc_217_data_FIFO_blk[1] | proc_217_data_PIPO_blk[1] | proc_217_start_FIFO_blk[1] | proc_217_TLF_FIFO_blk[1] | proc_217_input_sync_blk[1] | proc_217_output_sync_blk[1]);
    assign proc_217_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_3_x1_U0.fifo_B_PE_2_3_x1121_blk_n);
    assign proc_217_data_PIPO_blk[2] = 1'b0;
    assign proc_217_start_FIFO_blk[2] = 1'b0;
    assign proc_217_TLF_FIFO_blk[2] = 1'b0;
    assign proc_217_input_sync_blk[2] = 1'b0;
    assign proc_217_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_217[2] = dl_detect_out ? proc_dep_vld_vec_217_reg[2] : (proc_217_data_FIFO_blk[2] | proc_217_data_PIPO_blk[2] | proc_217_start_FIFO_blk[2] | proc_217_TLF_FIFO_blk[2] | proc_217_input_sync_blk[2] | proc_217_output_sync_blk[2]);
    assign proc_217_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_3_x1_U0.fifo_B_PE_3_3_x1122_blk_n);
    assign proc_217_data_PIPO_blk[3] = 1'b0;
    assign proc_217_start_FIFO_blk[3] = 1'b0;
    assign proc_217_TLF_FIFO_blk[3] = 1'b0;
    assign proc_217_input_sync_blk[3] = 1'b0;
    assign proc_217_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_217[3] = dl_detect_out ? proc_dep_vld_vec_217_reg[3] : (proc_217_data_FIFO_blk[3] | proc_217_data_PIPO_blk[3] | proc_217_start_FIFO_blk[3] | proc_217_TLF_FIFO_blk[3] | proc_217_input_sync_blk[3] | proc_217_output_sync_blk[3]);
    assign proc_217_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_3_x1_U0.fifo_C_drain_PE_2_3_x1190_blk_n);
    assign proc_217_data_PIPO_blk[4] = 1'b0;
    assign proc_217_start_FIFO_blk[4] = 1'b0;
    assign proc_217_TLF_FIFO_blk[4] = 1'b0;
    assign proc_217_input_sync_blk[4] = 1'b0;
    assign proc_217_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_217[4] = dl_detect_out ? proc_dep_vld_vec_217_reg[4] : (proc_217_data_FIFO_blk[4] | proc_217_data_PIPO_blk[4] | proc_217_start_FIFO_blk[4] | proc_217_TLF_FIFO_blk[4] | proc_217_input_sync_blk[4] | proc_217_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_217_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_217_reg <= proc_dep_vld_vec_217;
        end
    end
    assign in_chan_dep_vld_vec_217[0] = dep_chan_vld_209_217;
    assign in_chan_dep_data_vec_217[351 : 0] = dep_chan_data_209_217;
    assign token_in_vec_217[0] = token_209_217;
    assign in_chan_dep_vld_vec_217[1] = dep_chan_vld_216_217;
    assign in_chan_dep_data_vec_217[703 : 352] = dep_chan_data_216_217;
    assign token_in_vec_217[1] = token_216_217;
    assign in_chan_dep_vld_vec_217[2] = dep_chan_vld_218_217;
    assign in_chan_dep_data_vec_217[1055 : 704] = dep_chan_data_218_217;
    assign token_in_vec_217[2] = token_218_217;
    assign in_chan_dep_vld_vec_217[3] = dep_chan_vld_225_217;
    assign in_chan_dep_data_vec_217[1407 : 1056] = dep_chan_data_225_217;
    assign token_in_vec_217[3] = token_225_217;
    assign in_chan_dep_vld_vec_217[4] = dep_chan_vld_307_217;
    assign in_chan_dep_data_vec_217[1759 : 1408] = dep_chan_data_307_217;
    assign token_in_vec_217[4] = token_307_217;
    assign dep_chan_vld_217_216 = out_chan_dep_vld_vec_217[0];
    assign dep_chan_data_217_216 = out_chan_dep_data_217;
    assign token_217_216 = token_out_vec_217[0];
    assign dep_chan_vld_217_218 = out_chan_dep_vld_vec_217[1];
    assign dep_chan_data_217_218 = out_chan_dep_data_217;
    assign token_217_218 = token_out_vec_217[1];
    assign dep_chan_vld_217_209 = out_chan_dep_vld_vec_217[2];
    assign dep_chan_data_217_209 = out_chan_dep_data_217;
    assign token_217_209 = token_out_vec_217[2];
    assign dep_chan_vld_217_225 = out_chan_dep_vld_vec_217[3];
    assign dep_chan_data_217_225 = out_chan_dep_data_217;
    assign token_217_225 = token_out_vec_217[3];
    assign dep_chan_vld_217_307 = out_chan_dep_vld_vec_217[4];
    assign dep_chan_data_217_307 = out_chan_dep_data_217;
    assign token_217_307 = token_out_vec_217[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_2_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 218, 5, 5) top_hls_deadlock_detect_unit_218 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_218),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_218),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_218),
        .token_in_vec(token_in_vec_218),
        .dl_detect_in(dl_detect_out),
        .origin(origin[218]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_218),
        .out_chan_dep_data(out_chan_dep_data_218),
        .token_out_vec(token_out_vec_218),
        .dl_detect_out(dl_in_vec[218]));

    assign proc_218_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_4_x1_U0.fifo_A_PE_2_4_x142_blk_n);
    assign proc_218_data_PIPO_blk[0] = 1'b0;
    assign proc_218_start_FIFO_blk[0] = 1'b0;
    assign proc_218_TLF_FIFO_blk[0] = 1'b0;
    assign proc_218_input_sync_blk[0] = 1'b0;
    assign proc_218_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_218[0] = dl_detect_out ? proc_dep_vld_vec_218_reg[0] : (proc_218_data_FIFO_blk[0] | proc_218_data_PIPO_blk[0] | proc_218_start_FIFO_blk[0] | proc_218_TLF_FIFO_blk[0] | proc_218_input_sync_blk[0] | proc_218_output_sync_blk[0]);
    assign proc_218_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_4_x1_U0.fifo_A_PE_2_5_x143_blk_n);
    assign proc_218_data_PIPO_blk[1] = 1'b0;
    assign proc_218_start_FIFO_blk[1] = 1'b0;
    assign proc_218_TLF_FIFO_blk[1] = 1'b0;
    assign proc_218_input_sync_blk[1] = 1'b0;
    assign proc_218_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_218[1] = dl_detect_out ? proc_dep_vld_vec_218_reg[1] : (proc_218_data_FIFO_blk[1] | proc_218_data_PIPO_blk[1] | proc_218_start_FIFO_blk[1] | proc_218_TLF_FIFO_blk[1] | proc_218_input_sync_blk[1] | proc_218_output_sync_blk[1]);
    assign proc_218_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_4_x1_U0.fifo_B_PE_2_4_x1130_blk_n);
    assign proc_218_data_PIPO_blk[2] = 1'b0;
    assign proc_218_start_FIFO_blk[2] = 1'b0;
    assign proc_218_TLF_FIFO_blk[2] = 1'b0;
    assign proc_218_input_sync_blk[2] = 1'b0;
    assign proc_218_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_218[2] = dl_detect_out ? proc_dep_vld_vec_218_reg[2] : (proc_218_data_FIFO_blk[2] | proc_218_data_PIPO_blk[2] | proc_218_start_FIFO_blk[2] | proc_218_TLF_FIFO_blk[2] | proc_218_input_sync_blk[2] | proc_218_output_sync_blk[2]);
    assign proc_218_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_4_x1_U0.fifo_B_PE_3_4_x1131_blk_n);
    assign proc_218_data_PIPO_blk[3] = 1'b0;
    assign proc_218_start_FIFO_blk[3] = 1'b0;
    assign proc_218_TLF_FIFO_blk[3] = 1'b0;
    assign proc_218_input_sync_blk[3] = 1'b0;
    assign proc_218_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_218[3] = dl_detect_out ? proc_dep_vld_vec_218_reg[3] : (proc_218_data_FIFO_blk[3] | proc_218_data_PIPO_blk[3] | proc_218_start_FIFO_blk[3] | proc_218_TLF_FIFO_blk[3] | proc_218_input_sync_blk[3] | proc_218_output_sync_blk[3]);
    assign proc_218_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_4_x1_U0.fifo_C_drain_PE_2_4_x1198_blk_n);
    assign proc_218_data_PIPO_blk[4] = 1'b0;
    assign proc_218_start_FIFO_blk[4] = 1'b0;
    assign proc_218_TLF_FIFO_blk[4] = 1'b0;
    assign proc_218_input_sync_blk[4] = 1'b0;
    assign proc_218_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_218[4] = dl_detect_out ? proc_dep_vld_vec_218_reg[4] : (proc_218_data_FIFO_blk[4] | proc_218_data_PIPO_blk[4] | proc_218_start_FIFO_blk[4] | proc_218_TLF_FIFO_blk[4] | proc_218_input_sync_blk[4] | proc_218_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_218_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_218_reg <= proc_dep_vld_vec_218;
        end
    end
    assign in_chan_dep_vld_vec_218[0] = dep_chan_vld_210_218;
    assign in_chan_dep_data_vec_218[351 : 0] = dep_chan_data_210_218;
    assign token_in_vec_218[0] = token_210_218;
    assign in_chan_dep_vld_vec_218[1] = dep_chan_vld_217_218;
    assign in_chan_dep_data_vec_218[703 : 352] = dep_chan_data_217_218;
    assign token_in_vec_218[1] = token_217_218;
    assign in_chan_dep_vld_vec_218[2] = dep_chan_vld_219_218;
    assign in_chan_dep_data_vec_218[1055 : 704] = dep_chan_data_219_218;
    assign token_in_vec_218[2] = token_219_218;
    assign in_chan_dep_vld_vec_218[3] = dep_chan_vld_226_218;
    assign in_chan_dep_data_vec_218[1407 : 1056] = dep_chan_data_226_218;
    assign token_in_vec_218[3] = token_226_218;
    assign in_chan_dep_vld_vec_218[4] = dep_chan_vld_315_218;
    assign in_chan_dep_data_vec_218[1759 : 1408] = dep_chan_data_315_218;
    assign token_in_vec_218[4] = token_315_218;
    assign dep_chan_vld_218_217 = out_chan_dep_vld_vec_218[0];
    assign dep_chan_data_218_217 = out_chan_dep_data_218;
    assign token_218_217 = token_out_vec_218[0];
    assign dep_chan_vld_218_219 = out_chan_dep_vld_vec_218[1];
    assign dep_chan_data_218_219 = out_chan_dep_data_218;
    assign token_218_219 = token_out_vec_218[1];
    assign dep_chan_vld_218_210 = out_chan_dep_vld_vec_218[2];
    assign dep_chan_data_218_210 = out_chan_dep_data_218;
    assign token_218_210 = token_out_vec_218[2];
    assign dep_chan_vld_218_226 = out_chan_dep_vld_vec_218[3];
    assign dep_chan_data_218_226 = out_chan_dep_data_218;
    assign token_218_226 = token_out_vec_218[3];
    assign dep_chan_vld_218_315 = out_chan_dep_vld_vec_218[4];
    assign dep_chan_data_218_315 = out_chan_dep_data_218;
    assign token_218_315 = token_out_vec_218[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_2_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 219, 5, 5) top_hls_deadlock_detect_unit_219 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_219),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_219),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_219),
        .token_in_vec(token_in_vec_219),
        .dl_detect_in(dl_detect_out),
        .origin(origin[219]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_219),
        .out_chan_dep_data(out_chan_dep_data_219),
        .token_out_vec(token_out_vec_219),
        .dl_detect_out(dl_in_vec[219]));

    assign proc_219_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_5_x1_U0.fifo_A_PE_2_5_x143_blk_n);
    assign proc_219_data_PIPO_blk[0] = 1'b0;
    assign proc_219_start_FIFO_blk[0] = 1'b0;
    assign proc_219_TLF_FIFO_blk[0] = 1'b0;
    assign proc_219_input_sync_blk[0] = 1'b0;
    assign proc_219_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_219[0] = dl_detect_out ? proc_dep_vld_vec_219_reg[0] : (proc_219_data_FIFO_blk[0] | proc_219_data_PIPO_blk[0] | proc_219_start_FIFO_blk[0] | proc_219_TLF_FIFO_blk[0] | proc_219_input_sync_blk[0] | proc_219_output_sync_blk[0]);
    assign proc_219_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_5_x1_U0.fifo_A_PE_2_6_x144_blk_n);
    assign proc_219_data_PIPO_blk[1] = 1'b0;
    assign proc_219_start_FIFO_blk[1] = 1'b0;
    assign proc_219_TLF_FIFO_blk[1] = 1'b0;
    assign proc_219_input_sync_blk[1] = 1'b0;
    assign proc_219_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_219[1] = dl_detect_out ? proc_dep_vld_vec_219_reg[1] : (proc_219_data_FIFO_blk[1] | proc_219_data_PIPO_blk[1] | proc_219_start_FIFO_blk[1] | proc_219_TLF_FIFO_blk[1] | proc_219_input_sync_blk[1] | proc_219_output_sync_blk[1]);
    assign proc_219_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_5_x1_U0.fifo_B_PE_2_5_x1139_blk_n);
    assign proc_219_data_PIPO_blk[2] = 1'b0;
    assign proc_219_start_FIFO_blk[2] = 1'b0;
    assign proc_219_TLF_FIFO_blk[2] = 1'b0;
    assign proc_219_input_sync_blk[2] = 1'b0;
    assign proc_219_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_219[2] = dl_detect_out ? proc_dep_vld_vec_219_reg[2] : (proc_219_data_FIFO_blk[2] | proc_219_data_PIPO_blk[2] | proc_219_start_FIFO_blk[2] | proc_219_TLF_FIFO_blk[2] | proc_219_input_sync_blk[2] | proc_219_output_sync_blk[2]);
    assign proc_219_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_5_x1_U0.fifo_B_PE_3_5_x1140_blk_n);
    assign proc_219_data_PIPO_blk[3] = 1'b0;
    assign proc_219_start_FIFO_blk[3] = 1'b0;
    assign proc_219_TLF_FIFO_blk[3] = 1'b0;
    assign proc_219_input_sync_blk[3] = 1'b0;
    assign proc_219_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_219[3] = dl_detect_out ? proc_dep_vld_vec_219_reg[3] : (proc_219_data_FIFO_blk[3] | proc_219_data_PIPO_blk[3] | proc_219_start_FIFO_blk[3] | proc_219_TLF_FIFO_blk[3] | proc_219_input_sync_blk[3] | proc_219_output_sync_blk[3]);
    assign proc_219_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_5_x1_U0.fifo_C_drain_PE_2_5_x1206_blk_n);
    assign proc_219_data_PIPO_blk[4] = 1'b0;
    assign proc_219_start_FIFO_blk[4] = 1'b0;
    assign proc_219_TLF_FIFO_blk[4] = 1'b0;
    assign proc_219_input_sync_blk[4] = 1'b0;
    assign proc_219_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_219[4] = dl_detect_out ? proc_dep_vld_vec_219_reg[4] : (proc_219_data_FIFO_blk[4] | proc_219_data_PIPO_blk[4] | proc_219_start_FIFO_blk[4] | proc_219_TLF_FIFO_blk[4] | proc_219_input_sync_blk[4] | proc_219_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_219_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_219_reg <= proc_dep_vld_vec_219;
        end
    end
    assign in_chan_dep_vld_vec_219[0] = dep_chan_vld_211_219;
    assign in_chan_dep_data_vec_219[351 : 0] = dep_chan_data_211_219;
    assign token_in_vec_219[0] = token_211_219;
    assign in_chan_dep_vld_vec_219[1] = dep_chan_vld_218_219;
    assign in_chan_dep_data_vec_219[703 : 352] = dep_chan_data_218_219;
    assign token_in_vec_219[1] = token_218_219;
    assign in_chan_dep_vld_vec_219[2] = dep_chan_vld_220_219;
    assign in_chan_dep_data_vec_219[1055 : 704] = dep_chan_data_220_219;
    assign token_in_vec_219[2] = token_220_219;
    assign in_chan_dep_vld_vec_219[3] = dep_chan_vld_227_219;
    assign in_chan_dep_data_vec_219[1407 : 1056] = dep_chan_data_227_219;
    assign token_in_vec_219[3] = token_227_219;
    assign in_chan_dep_vld_vec_219[4] = dep_chan_vld_323_219;
    assign in_chan_dep_data_vec_219[1759 : 1408] = dep_chan_data_323_219;
    assign token_in_vec_219[4] = token_323_219;
    assign dep_chan_vld_219_218 = out_chan_dep_vld_vec_219[0];
    assign dep_chan_data_219_218 = out_chan_dep_data_219;
    assign token_219_218 = token_out_vec_219[0];
    assign dep_chan_vld_219_220 = out_chan_dep_vld_vec_219[1];
    assign dep_chan_data_219_220 = out_chan_dep_data_219;
    assign token_219_220 = token_out_vec_219[1];
    assign dep_chan_vld_219_211 = out_chan_dep_vld_vec_219[2];
    assign dep_chan_data_219_211 = out_chan_dep_data_219;
    assign token_219_211 = token_out_vec_219[2];
    assign dep_chan_vld_219_227 = out_chan_dep_vld_vec_219[3];
    assign dep_chan_data_219_227 = out_chan_dep_data_219;
    assign token_219_227 = token_out_vec_219[3];
    assign dep_chan_vld_219_323 = out_chan_dep_vld_vec_219[4];
    assign dep_chan_data_219_323 = out_chan_dep_data_219;
    assign token_219_323 = token_out_vec_219[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_2_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 220, 5, 5) top_hls_deadlock_detect_unit_220 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_220),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_220),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_220),
        .token_in_vec(token_in_vec_220),
        .dl_detect_in(dl_detect_out),
        .origin(origin[220]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_220),
        .out_chan_dep_data(out_chan_dep_data_220),
        .token_out_vec(token_out_vec_220),
        .dl_detect_out(dl_in_vec[220]));

    assign proc_220_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_6_x1_U0.fifo_A_PE_2_6_x144_blk_n);
    assign proc_220_data_PIPO_blk[0] = 1'b0;
    assign proc_220_start_FIFO_blk[0] = 1'b0;
    assign proc_220_TLF_FIFO_blk[0] = 1'b0;
    assign proc_220_input_sync_blk[0] = 1'b0;
    assign proc_220_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_220[0] = dl_detect_out ? proc_dep_vld_vec_220_reg[0] : (proc_220_data_FIFO_blk[0] | proc_220_data_PIPO_blk[0] | proc_220_start_FIFO_blk[0] | proc_220_TLF_FIFO_blk[0] | proc_220_input_sync_blk[0] | proc_220_output_sync_blk[0]);
    assign proc_220_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_6_x1_U0.fifo_A_PE_2_7_x145_blk_n);
    assign proc_220_data_PIPO_blk[1] = 1'b0;
    assign proc_220_start_FIFO_blk[1] = 1'b0;
    assign proc_220_TLF_FIFO_blk[1] = 1'b0;
    assign proc_220_input_sync_blk[1] = 1'b0;
    assign proc_220_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_220[1] = dl_detect_out ? proc_dep_vld_vec_220_reg[1] : (proc_220_data_FIFO_blk[1] | proc_220_data_PIPO_blk[1] | proc_220_start_FIFO_blk[1] | proc_220_TLF_FIFO_blk[1] | proc_220_input_sync_blk[1] | proc_220_output_sync_blk[1]);
    assign proc_220_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_6_x1_U0.fifo_B_PE_2_6_x1148_blk_n);
    assign proc_220_data_PIPO_blk[2] = 1'b0;
    assign proc_220_start_FIFO_blk[2] = 1'b0;
    assign proc_220_TLF_FIFO_blk[2] = 1'b0;
    assign proc_220_input_sync_blk[2] = 1'b0;
    assign proc_220_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_220[2] = dl_detect_out ? proc_dep_vld_vec_220_reg[2] : (proc_220_data_FIFO_blk[2] | proc_220_data_PIPO_blk[2] | proc_220_start_FIFO_blk[2] | proc_220_TLF_FIFO_blk[2] | proc_220_input_sync_blk[2] | proc_220_output_sync_blk[2]);
    assign proc_220_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_6_x1_U0.fifo_B_PE_3_6_x1149_blk_n);
    assign proc_220_data_PIPO_blk[3] = 1'b0;
    assign proc_220_start_FIFO_blk[3] = 1'b0;
    assign proc_220_TLF_FIFO_blk[3] = 1'b0;
    assign proc_220_input_sync_blk[3] = 1'b0;
    assign proc_220_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_220[3] = dl_detect_out ? proc_dep_vld_vec_220_reg[3] : (proc_220_data_FIFO_blk[3] | proc_220_data_PIPO_blk[3] | proc_220_start_FIFO_blk[3] | proc_220_TLF_FIFO_blk[3] | proc_220_input_sync_blk[3] | proc_220_output_sync_blk[3]);
    assign proc_220_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_6_x1_U0.fifo_C_drain_PE_2_6_x1214_blk_n);
    assign proc_220_data_PIPO_blk[4] = 1'b0;
    assign proc_220_start_FIFO_blk[4] = 1'b0;
    assign proc_220_TLF_FIFO_blk[4] = 1'b0;
    assign proc_220_input_sync_blk[4] = 1'b0;
    assign proc_220_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_220[4] = dl_detect_out ? proc_dep_vld_vec_220_reg[4] : (proc_220_data_FIFO_blk[4] | proc_220_data_PIPO_blk[4] | proc_220_start_FIFO_blk[4] | proc_220_TLF_FIFO_blk[4] | proc_220_input_sync_blk[4] | proc_220_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_220_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_220_reg <= proc_dep_vld_vec_220;
        end
    end
    assign in_chan_dep_vld_vec_220[0] = dep_chan_vld_212_220;
    assign in_chan_dep_data_vec_220[351 : 0] = dep_chan_data_212_220;
    assign token_in_vec_220[0] = token_212_220;
    assign in_chan_dep_vld_vec_220[1] = dep_chan_vld_219_220;
    assign in_chan_dep_data_vec_220[703 : 352] = dep_chan_data_219_220;
    assign token_in_vec_220[1] = token_219_220;
    assign in_chan_dep_vld_vec_220[2] = dep_chan_vld_221_220;
    assign in_chan_dep_data_vec_220[1055 : 704] = dep_chan_data_221_220;
    assign token_in_vec_220[2] = token_221_220;
    assign in_chan_dep_vld_vec_220[3] = dep_chan_vld_228_220;
    assign in_chan_dep_data_vec_220[1407 : 1056] = dep_chan_data_228_220;
    assign token_in_vec_220[3] = token_228_220;
    assign in_chan_dep_vld_vec_220[4] = dep_chan_vld_331_220;
    assign in_chan_dep_data_vec_220[1759 : 1408] = dep_chan_data_331_220;
    assign token_in_vec_220[4] = token_331_220;
    assign dep_chan_vld_220_219 = out_chan_dep_vld_vec_220[0];
    assign dep_chan_data_220_219 = out_chan_dep_data_220;
    assign token_220_219 = token_out_vec_220[0];
    assign dep_chan_vld_220_221 = out_chan_dep_vld_vec_220[1];
    assign dep_chan_data_220_221 = out_chan_dep_data_220;
    assign token_220_221 = token_out_vec_220[1];
    assign dep_chan_vld_220_212 = out_chan_dep_vld_vec_220[2];
    assign dep_chan_data_220_212 = out_chan_dep_data_220;
    assign token_220_212 = token_out_vec_220[2];
    assign dep_chan_vld_220_228 = out_chan_dep_vld_vec_220[3];
    assign dep_chan_data_220_228 = out_chan_dep_data_220;
    assign token_220_228 = token_out_vec_220[3];
    assign dep_chan_vld_220_331 = out_chan_dep_vld_vec_220[4];
    assign dep_chan_data_220_331 = out_chan_dep_data_220;
    assign token_220_331 = token_out_vec_220[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_2_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 221, 5, 5) top_hls_deadlock_detect_unit_221 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_221),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_221),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_221),
        .token_in_vec(token_in_vec_221),
        .dl_detect_in(dl_detect_out),
        .origin(origin[221]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_221),
        .out_chan_dep_data(out_chan_dep_data_221),
        .token_out_vec(token_out_vec_221),
        .dl_detect_out(dl_in_vec[221]));

    assign proc_221_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_7_x1_U0.fifo_A_PE_2_7_x145_blk_n);
    assign proc_221_data_PIPO_blk[0] = 1'b0;
    assign proc_221_start_FIFO_blk[0] = 1'b0;
    assign proc_221_TLF_FIFO_blk[0] = 1'b0;
    assign proc_221_input_sync_blk[0] = 1'b0;
    assign proc_221_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_221[0] = dl_detect_out ? proc_dep_vld_vec_221_reg[0] : (proc_221_data_FIFO_blk[0] | proc_221_data_PIPO_blk[0] | proc_221_start_FIFO_blk[0] | proc_221_TLF_FIFO_blk[0] | proc_221_input_sync_blk[0] | proc_221_output_sync_blk[0]);
    assign proc_221_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_7_x1_U0.fifo_A_PE_2_8_x146_blk_n);
    assign proc_221_data_PIPO_blk[1] = 1'b0;
    assign proc_221_start_FIFO_blk[1] = 1'b0;
    assign proc_221_TLF_FIFO_blk[1] = 1'b0;
    assign proc_221_input_sync_blk[1] = 1'b0;
    assign proc_221_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_221[1] = dl_detect_out ? proc_dep_vld_vec_221_reg[1] : (proc_221_data_FIFO_blk[1] | proc_221_data_PIPO_blk[1] | proc_221_start_FIFO_blk[1] | proc_221_TLF_FIFO_blk[1] | proc_221_input_sync_blk[1] | proc_221_output_sync_blk[1]);
    assign proc_221_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_7_x1_U0.fifo_B_PE_2_7_x1157_blk_n);
    assign proc_221_data_PIPO_blk[2] = 1'b0;
    assign proc_221_start_FIFO_blk[2] = 1'b0;
    assign proc_221_TLF_FIFO_blk[2] = 1'b0;
    assign proc_221_input_sync_blk[2] = 1'b0;
    assign proc_221_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_221[2] = dl_detect_out ? proc_dep_vld_vec_221_reg[2] : (proc_221_data_FIFO_blk[2] | proc_221_data_PIPO_blk[2] | proc_221_start_FIFO_blk[2] | proc_221_TLF_FIFO_blk[2] | proc_221_input_sync_blk[2] | proc_221_output_sync_blk[2]);
    assign proc_221_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_7_x1_U0.fifo_B_PE_3_7_x1158_blk_n);
    assign proc_221_data_PIPO_blk[3] = 1'b0;
    assign proc_221_start_FIFO_blk[3] = 1'b0;
    assign proc_221_TLF_FIFO_blk[3] = 1'b0;
    assign proc_221_input_sync_blk[3] = 1'b0;
    assign proc_221_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_221[3] = dl_detect_out ? proc_dep_vld_vec_221_reg[3] : (proc_221_data_FIFO_blk[3] | proc_221_data_PIPO_blk[3] | proc_221_start_FIFO_blk[3] | proc_221_TLF_FIFO_blk[3] | proc_221_input_sync_blk[3] | proc_221_output_sync_blk[3]);
    assign proc_221_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_2_7_x1_U0.fifo_C_drain_PE_2_7_x1222_blk_n);
    assign proc_221_data_PIPO_blk[4] = 1'b0;
    assign proc_221_start_FIFO_blk[4] = 1'b0;
    assign proc_221_TLF_FIFO_blk[4] = 1'b0;
    assign proc_221_input_sync_blk[4] = 1'b0;
    assign proc_221_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_221[4] = dl_detect_out ? proc_dep_vld_vec_221_reg[4] : (proc_221_data_FIFO_blk[4] | proc_221_data_PIPO_blk[4] | proc_221_start_FIFO_blk[4] | proc_221_TLF_FIFO_blk[4] | proc_221_input_sync_blk[4] | proc_221_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_221_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_221_reg <= proc_dep_vld_vec_221;
        end
    end
    assign in_chan_dep_vld_vec_221[0] = dep_chan_vld_213_221;
    assign in_chan_dep_data_vec_221[351 : 0] = dep_chan_data_213_221;
    assign token_in_vec_221[0] = token_213_221;
    assign in_chan_dep_vld_vec_221[1] = dep_chan_vld_220_221;
    assign in_chan_dep_data_vec_221[703 : 352] = dep_chan_data_220_221;
    assign token_in_vec_221[1] = token_220_221;
    assign in_chan_dep_vld_vec_221[2] = dep_chan_vld_229_221;
    assign in_chan_dep_data_vec_221[1055 : 704] = dep_chan_data_229_221;
    assign token_in_vec_221[2] = token_229_221;
    assign in_chan_dep_vld_vec_221[3] = dep_chan_vld_264_221;
    assign in_chan_dep_data_vec_221[1407 : 1056] = dep_chan_data_264_221;
    assign token_in_vec_221[3] = token_264_221;
    assign in_chan_dep_vld_vec_221[4] = dep_chan_vld_339_221;
    assign in_chan_dep_data_vec_221[1759 : 1408] = dep_chan_data_339_221;
    assign token_in_vec_221[4] = token_339_221;
    assign dep_chan_vld_221_220 = out_chan_dep_vld_vec_221[0];
    assign dep_chan_data_221_220 = out_chan_dep_data_221;
    assign token_221_220 = token_out_vec_221[0];
    assign dep_chan_vld_221_264 = out_chan_dep_vld_vec_221[1];
    assign dep_chan_data_221_264 = out_chan_dep_data_221;
    assign token_221_264 = token_out_vec_221[1];
    assign dep_chan_vld_221_213 = out_chan_dep_vld_vec_221[2];
    assign dep_chan_data_221_213 = out_chan_dep_data_221;
    assign token_221_213 = token_out_vec_221[2];
    assign dep_chan_vld_221_229 = out_chan_dep_vld_vec_221[3];
    assign dep_chan_data_221_229 = out_chan_dep_data_221;
    assign token_221_229 = token_out_vec_221[3];
    assign dep_chan_vld_221_339 = out_chan_dep_vld_vec_221[4];
    assign dep_chan_data_221_339 = out_chan_dep_data_221;
    assign token_221_339 = token_out_vec_221[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_3_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 222, 5, 5) top_hls_deadlock_detect_unit_222 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_222),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_222),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_222),
        .token_in_vec(token_in_vec_222),
        .dl_detect_in(dl_detect_out),
        .origin(origin[222]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_222),
        .out_chan_dep_data(out_chan_dep_data_222),
        .token_out_vec(token_out_vec_222),
        .dl_detect_out(dl_in_vec[222]));

    assign proc_222_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_0_x1_U0.fifo_A_PE_3_0_x147_blk_n);
    assign proc_222_data_PIPO_blk[0] = 1'b0;
    assign proc_222_start_FIFO_blk[0] = 1'b0;
    assign proc_222_TLF_FIFO_blk[0] = 1'b0;
    assign proc_222_input_sync_blk[0] = 1'b0;
    assign proc_222_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_222[0] = dl_detect_out ? proc_dep_vld_vec_222_reg[0] : (proc_222_data_FIFO_blk[0] | proc_222_data_PIPO_blk[0] | proc_222_start_FIFO_blk[0] | proc_222_TLF_FIFO_blk[0] | proc_222_input_sync_blk[0] | proc_222_output_sync_blk[0]);
    assign proc_222_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_0_x1_U0.fifo_A_PE_3_1_x148_blk_n);
    assign proc_222_data_PIPO_blk[1] = 1'b0;
    assign proc_222_start_FIFO_blk[1] = 1'b0;
    assign proc_222_TLF_FIFO_blk[1] = 1'b0;
    assign proc_222_input_sync_blk[1] = 1'b0;
    assign proc_222_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_222[1] = dl_detect_out ? proc_dep_vld_vec_222_reg[1] : (proc_222_data_FIFO_blk[1] | proc_222_data_PIPO_blk[1] | proc_222_start_FIFO_blk[1] | proc_222_TLF_FIFO_blk[1] | proc_222_input_sync_blk[1] | proc_222_output_sync_blk[1]);
    assign proc_222_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_0_x1_U0.fifo_B_PE_3_0_x195_blk_n);
    assign proc_222_data_PIPO_blk[2] = 1'b0;
    assign proc_222_start_FIFO_blk[2] = 1'b0;
    assign proc_222_TLF_FIFO_blk[2] = 1'b0;
    assign proc_222_input_sync_blk[2] = 1'b0;
    assign proc_222_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_222[2] = dl_detect_out ? proc_dep_vld_vec_222_reg[2] : (proc_222_data_FIFO_blk[2] | proc_222_data_PIPO_blk[2] | proc_222_start_FIFO_blk[2] | proc_222_TLF_FIFO_blk[2] | proc_222_input_sync_blk[2] | proc_222_output_sync_blk[2]);
    assign proc_222_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_0_x1_U0.fifo_B_PE_4_0_x196_blk_n);
    assign proc_222_data_PIPO_blk[3] = 1'b0;
    assign proc_222_start_FIFO_blk[3] = 1'b0;
    assign proc_222_TLF_FIFO_blk[3] = 1'b0;
    assign proc_222_input_sync_blk[3] = 1'b0;
    assign proc_222_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_222[3] = dl_detect_out ? proc_dep_vld_vec_222_reg[3] : (proc_222_data_FIFO_blk[3] | proc_222_data_PIPO_blk[3] | proc_222_start_FIFO_blk[3] | proc_222_TLF_FIFO_blk[3] | proc_222_input_sync_blk[3] | proc_222_output_sync_blk[3]);
    assign proc_222_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_0_x1_U0.fifo_C_drain_PE_3_0_x1167_blk_n);
    assign proc_222_data_PIPO_blk[4] = 1'b0;
    assign proc_222_start_FIFO_blk[4] = 1'b0;
    assign proc_222_TLF_FIFO_blk[4] = 1'b0;
    assign proc_222_input_sync_blk[4] = 1'b0;
    assign proc_222_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_222[4] = dl_detect_out ? proc_dep_vld_vec_222_reg[4] : (proc_222_data_FIFO_blk[4] | proc_222_data_PIPO_blk[4] | proc_222_start_FIFO_blk[4] | proc_222_TLF_FIFO_blk[4] | proc_222_input_sync_blk[4] | proc_222_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_222_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_222_reg <= proc_dep_vld_vec_222;
        end
    end
    assign in_chan_dep_vld_vec_222[0] = dep_chan_vld_183_222;
    assign in_chan_dep_data_vec_222[351 : 0] = dep_chan_data_183_222;
    assign token_in_vec_222[0] = token_183_222;
    assign in_chan_dep_vld_vec_222[1] = dep_chan_vld_214_222;
    assign in_chan_dep_data_vec_222[703 : 352] = dep_chan_data_214_222;
    assign token_in_vec_222[1] = token_214_222;
    assign in_chan_dep_vld_vec_222[2] = dep_chan_vld_223_222;
    assign in_chan_dep_data_vec_222[1055 : 704] = dep_chan_data_223_222;
    assign token_in_vec_222[2] = token_223_222;
    assign in_chan_dep_vld_vec_222[3] = dep_chan_vld_230_222;
    assign in_chan_dep_data_vec_222[1407 : 1056] = dep_chan_data_230_222;
    assign token_in_vec_222[3] = token_230_222;
    assign in_chan_dep_vld_vec_222[4] = dep_chan_vld_282_222;
    assign in_chan_dep_data_vec_222[1759 : 1408] = dep_chan_data_282_222;
    assign token_in_vec_222[4] = token_282_222;
    assign dep_chan_vld_222_183 = out_chan_dep_vld_vec_222[0];
    assign dep_chan_data_222_183 = out_chan_dep_data_222;
    assign token_222_183 = token_out_vec_222[0];
    assign dep_chan_vld_222_223 = out_chan_dep_vld_vec_222[1];
    assign dep_chan_data_222_223 = out_chan_dep_data_222;
    assign token_222_223 = token_out_vec_222[1];
    assign dep_chan_vld_222_214 = out_chan_dep_vld_vec_222[2];
    assign dep_chan_data_222_214 = out_chan_dep_data_222;
    assign token_222_214 = token_out_vec_222[2];
    assign dep_chan_vld_222_230 = out_chan_dep_vld_vec_222[3];
    assign dep_chan_data_222_230 = out_chan_dep_data_222;
    assign token_222_230 = token_out_vec_222[3];
    assign dep_chan_vld_222_282 = out_chan_dep_vld_vec_222[4];
    assign dep_chan_data_222_282 = out_chan_dep_data_222;
    assign token_222_282 = token_out_vec_222[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_3_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 223, 5, 5) top_hls_deadlock_detect_unit_223 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_223),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_223),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_223),
        .token_in_vec(token_in_vec_223),
        .dl_detect_in(dl_detect_out),
        .origin(origin[223]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_223),
        .out_chan_dep_data(out_chan_dep_data_223),
        .token_out_vec(token_out_vec_223),
        .dl_detect_out(dl_in_vec[223]));

    assign proc_223_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_1_x1_U0.fifo_A_PE_3_1_x148_blk_n);
    assign proc_223_data_PIPO_blk[0] = 1'b0;
    assign proc_223_start_FIFO_blk[0] = 1'b0;
    assign proc_223_TLF_FIFO_blk[0] = 1'b0;
    assign proc_223_input_sync_blk[0] = 1'b0;
    assign proc_223_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_223[0] = dl_detect_out ? proc_dep_vld_vec_223_reg[0] : (proc_223_data_FIFO_blk[0] | proc_223_data_PIPO_blk[0] | proc_223_start_FIFO_blk[0] | proc_223_TLF_FIFO_blk[0] | proc_223_input_sync_blk[0] | proc_223_output_sync_blk[0]);
    assign proc_223_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_1_x1_U0.fifo_A_PE_3_2_x149_blk_n);
    assign proc_223_data_PIPO_blk[1] = 1'b0;
    assign proc_223_start_FIFO_blk[1] = 1'b0;
    assign proc_223_TLF_FIFO_blk[1] = 1'b0;
    assign proc_223_input_sync_blk[1] = 1'b0;
    assign proc_223_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_223[1] = dl_detect_out ? proc_dep_vld_vec_223_reg[1] : (proc_223_data_FIFO_blk[1] | proc_223_data_PIPO_blk[1] | proc_223_start_FIFO_blk[1] | proc_223_TLF_FIFO_blk[1] | proc_223_input_sync_blk[1] | proc_223_output_sync_blk[1]);
    assign proc_223_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_1_x1_U0.fifo_B_PE_3_1_x1104_blk_n);
    assign proc_223_data_PIPO_blk[2] = 1'b0;
    assign proc_223_start_FIFO_blk[2] = 1'b0;
    assign proc_223_TLF_FIFO_blk[2] = 1'b0;
    assign proc_223_input_sync_blk[2] = 1'b0;
    assign proc_223_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_223[2] = dl_detect_out ? proc_dep_vld_vec_223_reg[2] : (proc_223_data_FIFO_blk[2] | proc_223_data_PIPO_blk[2] | proc_223_start_FIFO_blk[2] | proc_223_TLF_FIFO_blk[2] | proc_223_input_sync_blk[2] | proc_223_output_sync_blk[2]);
    assign proc_223_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_1_x1_U0.fifo_B_PE_4_1_x1105_blk_n);
    assign proc_223_data_PIPO_blk[3] = 1'b0;
    assign proc_223_start_FIFO_blk[3] = 1'b0;
    assign proc_223_TLF_FIFO_blk[3] = 1'b0;
    assign proc_223_input_sync_blk[3] = 1'b0;
    assign proc_223_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_223[3] = dl_detect_out ? proc_dep_vld_vec_223_reg[3] : (proc_223_data_FIFO_blk[3] | proc_223_data_PIPO_blk[3] | proc_223_start_FIFO_blk[3] | proc_223_TLF_FIFO_blk[3] | proc_223_input_sync_blk[3] | proc_223_output_sync_blk[3]);
    assign proc_223_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_1_x1_U0.fifo_C_drain_PE_3_1_x1175_blk_n);
    assign proc_223_data_PIPO_blk[4] = 1'b0;
    assign proc_223_start_FIFO_blk[4] = 1'b0;
    assign proc_223_TLF_FIFO_blk[4] = 1'b0;
    assign proc_223_input_sync_blk[4] = 1'b0;
    assign proc_223_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_223[4] = dl_detect_out ? proc_dep_vld_vec_223_reg[4] : (proc_223_data_FIFO_blk[4] | proc_223_data_PIPO_blk[4] | proc_223_start_FIFO_blk[4] | proc_223_TLF_FIFO_blk[4] | proc_223_input_sync_blk[4] | proc_223_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_223_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_223_reg <= proc_dep_vld_vec_223;
        end
    end
    assign in_chan_dep_vld_vec_223[0] = dep_chan_vld_215_223;
    assign in_chan_dep_data_vec_223[351 : 0] = dep_chan_data_215_223;
    assign token_in_vec_223[0] = token_215_223;
    assign in_chan_dep_vld_vec_223[1] = dep_chan_vld_222_223;
    assign in_chan_dep_data_vec_223[703 : 352] = dep_chan_data_222_223;
    assign token_in_vec_223[1] = token_222_223;
    assign in_chan_dep_vld_vec_223[2] = dep_chan_vld_224_223;
    assign in_chan_dep_data_vec_223[1055 : 704] = dep_chan_data_224_223;
    assign token_in_vec_223[2] = token_224_223;
    assign in_chan_dep_vld_vec_223[3] = dep_chan_vld_231_223;
    assign in_chan_dep_data_vec_223[1407 : 1056] = dep_chan_data_231_223;
    assign token_in_vec_223[3] = token_231_223;
    assign in_chan_dep_vld_vec_223[4] = dep_chan_vld_290_223;
    assign in_chan_dep_data_vec_223[1759 : 1408] = dep_chan_data_290_223;
    assign token_in_vec_223[4] = token_290_223;
    assign dep_chan_vld_223_222 = out_chan_dep_vld_vec_223[0];
    assign dep_chan_data_223_222 = out_chan_dep_data_223;
    assign token_223_222 = token_out_vec_223[0];
    assign dep_chan_vld_223_224 = out_chan_dep_vld_vec_223[1];
    assign dep_chan_data_223_224 = out_chan_dep_data_223;
    assign token_223_224 = token_out_vec_223[1];
    assign dep_chan_vld_223_215 = out_chan_dep_vld_vec_223[2];
    assign dep_chan_data_223_215 = out_chan_dep_data_223;
    assign token_223_215 = token_out_vec_223[2];
    assign dep_chan_vld_223_231 = out_chan_dep_vld_vec_223[3];
    assign dep_chan_data_223_231 = out_chan_dep_data_223;
    assign token_223_231 = token_out_vec_223[3];
    assign dep_chan_vld_223_290 = out_chan_dep_vld_vec_223[4];
    assign dep_chan_data_223_290 = out_chan_dep_data_223;
    assign token_223_290 = token_out_vec_223[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_3_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 224, 5, 5) top_hls_deadlock_detect_unit_224 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_224),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_224),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_224),
        .token_in_vec(token_in_vec_224),
        .dl_detect_in(dl_detect_out),
        .origin(origin[224]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_224),
        .out_chan_dep_data(out_chan_dep_data_224),
        .token_out_vec(token_out_vec_224),
        .dl_detect_out(dl_in_vec[224]));

    assign proc_224_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_2_x1_U0.fifo_A_PE_3_2_x149_blk_n);
    assign proc_224_data_PIPO_blk[0] = 1'b0;
    assign proc_224_start_FIFO_blk[0] = 1'b0;
    assign proc_224_TLF_FIFO_blk[0] = 1'b0;
    assign proc_224_input_sync_blk[0] = 1'b0;
    assign proc_224_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_224[0] = dl_detect_out ? proc_dep_vld_vec_224_reg[0] : (proc_224_data_FIFO_blk[0] | proc_224_data_PIPO_blk[0] | proc_224_start_FIFO_blk[0] | proc_224_TLF_FIFO_blk[0] | proc_224_input_sync_blk[0] | proc_224_output_sync_blk[0]);
    assign proc_224_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_2_x1_U0.fifo_A_PE_3_3_x150_blk_n);
    assign proc_224_data_PIPO_blk[1] = 1'b0;
    assign proc_224_start_FIFO_blk[1] = 1'b0;
    assign proc_224_TLF_FIFO_blk[1] = 1'b0;
    assign proc_224_input_sync_blk[1] = 1'b0;
    assign proc_224_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_224[1] = dl_detect_out ? proc_dep_vld_vec_224_reg[1] : (proc_224_data_FIFO_blk[1] | proc_224_data_PIPO_blk[1] | proc_224_start_FIFO_blk[1] | proc_224_TLF_FIFO_blk[1] | proc_224_input_sync_blk[1] | proc_224_output_sync_blk[1]);
    assign proc_224_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_2_x1_U0.fifo_B_PE_3_2_x1113_blk_n);
    assign proc_224_data_PIPO_blk[2] = 1'b0;
    assign proc_224_start_FIFO_blk[2] = 1'b0;
    assign proc_224_TLF_FIFO_blk[2] = 1'b0;
    assign proc_224_input_sync_blk[2] = 1'b0;
    assign proc_224_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_224[2] = dl_detect_out ? proc_dep_vld_vec_224_reg[2] : (proc_224_data_FIFO_blk[2] | proc_224_data_PIPO_blk[2] | proc_224_start_FIFO_blk[2] | proc_224_TLF_FIFO_blk[2] | proc_224_input_sync_blk[2] | proc_224_output_sync_blk[2]);
    assign proc_224_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_2_x1_U0.fifo_B_PE_4_2_x1114_blk_n);
    assign proc_224_data_PIPO_blk[3] = 1'b0;
    assign proc_224_start_FIFO_blk[3] = 1'b0;
    assign proc_224_TLF_FIFO_blk[3] = 1'b0;
    assign proc_224_input_sync_blk[3] = 1'b0;
    assign proc_224_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_224[3] = dl_detect_out ? proc_dep_vld_vec_224_reg[3] : (proc_224_data_FIFO_blk[3] | proc_224_data_PIPO_blk[3] | proc_224_start_FIFO_blk[3] | proc_224_TLF_FIFO_blk[3] | proc_224_input_sync_blk[3] | proc_224_output_sync_blk[3]);
    assign proc_224_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_2_x1_U0.fifo_C_drain_PE_3_2_x1183_blk_n);
    assign proc_224_data_PIPO_blk[4] = 1'b0;
    assign proc_224_start_FIFO_blk[4] = 1'b0;
    assign proc_224_TLF_FIFO_blk[4] = 1'b0;
    assign proc_224_input_sync_blk[4] = 1'b0;
    assign proc_224_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_224[4] = dl_detect_out ? proc_dep_vld_vec_224_reg[4] : (proc_224_data_FIFO_blk[4] | proc_224_data_PIPO_blk[4] | proc_224_start_FIFO_blk[4] | proc_224_TLF_FIFO_blk[4] | proc_224_input_sync_blk[4] | proc_224_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_224_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_224_reg <= proc_dep_vld_vec_224;
        end
    end
    assign in_chan_dep_vld_vec_224[0] = dep_chan_vld_216_224;
    assign in_chan_dep_data_vec_224[351 : 0] = dep_chan_data_216_224;
    assign token_in_vec_224[0] = token_216_224;
    assign in_chan_dep_vld_vec_224[1] = dep_chan_vld_223_224;
    assign in_chan_dep_data_vec_224[703 : 352] = dep_chan_data_223_224;
    assign token_in_vec_224[1] = token_223_224;
    assign in_chan_dep_vld_vec_224[2] = dep_chan_vld_225_224;
    assign in_chan_dep_data_vec_224[1055 : 704] = dep_chan_data_225_224;
    assign token_in_vec_224[2] = token_225_224;
    assign in_chan_dep_vld_vec_224[3] = dep_chan_vld_232_224;
    assign in_chan_dep_data_vec_224[1407 : 1056] = dep_chan_data_232_224;
    assign token_in_vec_224[3] = token_232_224;
    assign in_chan_dep_vld_vec_224[4] = dep_chan_vld_298_224;
    assign in_chan_dep_data_vec_224[1759 : 1408] = dep_chan_data_298_224;
    assign token_in_vec_224[4] = token_298_224;
    assign dep_chan_vld_224_223 = out_chan_dep_vld_vec_224[0];
    assign dep_chan_data_224_223 = out_chan_dep_data_224;
    assign token_224_223 = token_out_vec_224[0];
    assign dep_chan_vld_224_225 = out_chan_dep_vld_vec_224[1];
    assign dep_chan_data_224_225 = out_chan_dep_data_224;
    assign token_224_225 = token_out_vec_224[1];
    assign dep_chan_vld_224_216 = out_chan_dep_vld_vec_224[2];
    assign dep_chan_data_224_216 = out_chan_dep_data_224;
    assign token_224_216 = token_out_vec_224[2];
    assign dep_chan_vld_224_232 = out_chan_dep_vld_vec_224[3];
    assign dep_chan_data_224_232 = out_chan_dep_data_224;
    assign token_224_232 = token_out_vec_224[3];
    assign dep_chan_vld_224_298 = out_chan_dep_vld_vec_224[4];
    assign dep_chan_data_224_298 = out_chan_dep_data_224;
    assign token_224_298 = token_out_vec_224[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_3_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 225, 5, 5) top_hls_deadlock_detect_unit_225 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_225),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_225),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_225),
        .token_in_vec(token_in_vec_225),
        .dl_detect_in(dl_detect_out),
        .origin(origin[225]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_225),
        .out_chan_dep_data(out_chan_dep_data_225),
        .token_out_vec(token_out_vec_225),
        .dl_detect_out(dl_in_vec[225]));

    assign proc_225_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_3_x1_U0.fifo_A_PE_3_3_x150_blk_n);
    assign proc_225_data_PIPO_blk[0] = 1'b0;
    assign proc_225_start_FIFO_blk[0] = 1'b0;
    assign proc_225_TLF_FIFO_blk[0] = 1'b0;
    assign proc_225_input_sync_blk[0] = 1'b0;
    assign proc_225_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_225[0] = dl_detect_out ? proc_dep_vld_vec_225_reg[0] : (proc_225_data_FIFO_blk[0] | proc_225_data_PIPO_blk[0] | proc_225_start_FIFO_blk[0] | proc_225_TLF_FIFO_blk[0] | proc_225_input_sync_blk[0] | proc_225_output_sync_blk[0]);
    assign proc_225_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_3_x1_U0.fifo_A_PE_3_4_x151_blk_n);
    assign proc_225_data_PIPO_blk[1] = 1'b0;
    assign proc_225_start_FIFO_blk[1] = 1'b0;
    assign proc_225_TLF_FIFO_blk[1] = 1'b0;
    assign proc_225_input_sync_blk[1] = 1'b0;
    assign proc_225_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_225[1] = dl_detect_out ? proc_dep_vld_vec_225_reg[1] : (proc_225_data_FIFO_blk[1] | proc_225_data_PIPO_blk[1] | proc_225_start_FIFO_blk[1] | proc_225_TLF_FIFO_blk[1] | proc_225_input_sync_blk[1] | proc_225_output_sync_blk[1]);
    assign proc_225_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_3_x1_U0.fifo_B_PE_3_3_x1122_blk_n);
    assign proc_225_data_PIPO_blk[2] = 1'b0;
    assign proc_225_start_FIFO_blk[2] = 1'b0;
    assign proc_225_TLF_FIFO_blk[2] = 1'b0;
    assign proc_225_input_sync_blk[2] = 1'b0;
    assign proc_225_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_225[2] = dl_detect_out ? proc_dep_vld_vec_225_reg[2] : (proc_225_data_FIFO_blk[2] | proc_225_data_PIPO_blk[2] | proc_225_start_FIFO_blk[2] | proc_225_TLF_FIFO_blk[2] | proc_225_input_sync_blk[2] | proc_225_output_sync_blk[2]);
    assign proc_225_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_3_x1_U0.fifo_B_PE_4_3_x1123_blk_n);
    assign proc_225_data_PIPO_blk[3] = 1'b0;
    assign proc_225_start_FIFO_blk[3] = 1'b0;
    assign proc_225_TLF_FIFO_blk[3] = 1'b0;
    assign proc_225_input_sync_blk[3] = 1'b0;
    assign proc_225_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_225[3] = dl_detect_out ? proc_dep_vld_vec_225_reg[3] : (proc_225_data_FIFO_blk[3] | proc_225_data_PIPO_blk[3] | proc_225_start_FIFO_blk[3] | proc_225_TLF_FIFO_blk[3] | proc_225_input_sync_blk[3] | proc_225_output_sync_blk[3]);
    assign proc_225_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_3_x1_U0.fifo_C_drain_PE_3_3_x1191_blk_n);
    assign proc_225_data_PIPO_blk[4] = 1'b0;
    assign proc_225_start_FIFO_blk[4] = 1'b0;
    assign proc_225_TLF_FIFO_blk[4] = 1'b0;
    assign proc_225_input_sync_blk[4] = 1'b0;
    assign proc_225_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_225[4] = dl_detect_out ? proc_dep_vld_vec_225_reg[4] : (proc_225_data_FIFO_blk[4] | proc_225_data_PIPO_blk[4] | proc_225_start_FIFO_blk[4] | proc_225_TLF_FIFO_blk[4] | proc_225_input_sync_blk[4] | proc_225_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_225_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_225_reg <= proc_dep_vld_vec_225;
        end
    end
    assign in_chan_dep_vld_vec_225[0] = dep_chan_vld_217_225;
    assign in_chan_dep_data_vec_225[351 : 0] = dep_chan_data_217_225;
    assign token_in_vec_225[0] = token_217_225;
    assign in_chan_dep_vld_vec_225[1] = dep_chan_vld_224_225;
    assign in_chan_dep_data_vec_225[703 : 352] = dep_chan_data_224_225;
    assign token_in_vec_225[1] = token_224_225;
    assign in_chan_dep_vld_vec_225[2] = dep_chan_vld_226_225;
    assign in_chan_dep_data_vec_225[1055 : 704] = dep_chan_data_226_225;
    assign token_in_vec_225[2] = token_226_225;
    assign in_chan_dep_vld_vec_225[3] = dep_chan_vld_233_225;
    assign in_chan_dep_data_vec_225[1407 : 1056] = dep_chan_data_233_225;
    assign token_in_vec_225[3] = token_233_225;
    assign in_chan_dep_vld_vec_225[4] = dep_chan_vld_306_225;
    assign in_chan_dep_data_vec_225[1759 : 1408] = dep_chan_data_306_225;
    assign token_in_vec_225[4] = token_306_225;
    assign dep_chan_vld_225_224 = out_chan_dep_vld_vec_225[0];
    assign dep_chan_data_225_224 = out_chan_dep_data_225;
    assign token_225_224 = token_out_vec_225[0];
    assign dep_chan_vld_225_226 = out_chan_dep_vld_vec_225[1];
    assign dep_chan_data_225_226 = out_chan_dep_data_225;
    assign token_225_226 = token_out_vec_225[1];
    assign dep_chan_vld_225_217 = out_chan_dep_vld_vec_225[2];
    assign dep_chan_data_225_217 = out_chan_dep_data_225;
    assign token_225_217 = token_out_vec_225[2];
    assign dep_chan_vld_225_233 = out_chan_dep_vld_vec_225[3];
    assign dep_chan_data_225_233 = out_chan_dep_data_225;
    assign token_225_233 = token_out_vec_225[3];
    assign dep_chan_vld_225_306 = out_chan_dep_vld_vec_225[4];
    assign dep_chan_data_225_306 = out_chan_dep_data_225;
    assign token_225_306 = token_out_vec_225[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_3_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 226, 5, 5) top_hls_deadlock_detect_unit_226 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_226),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_226),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_226),
        .token_in_vec(token_in_vec_226),
        .dl_detect_in(dl_detect_out),
        .origin(origin[226]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_226),
        .out_chan_dep_data(out_chan_dep_data_226),
        .token_out_vec(token_out_vec_226),
        .dl_detect_out(dl_in_vec[226]));

    assign proc_226_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_4_x1_U0.fifo_A_PE_3_4_x151_blk_n);
    assign proc_226_data_PIPO_blk[0] = 1'b0;
    assign proc_226_start_FIFO_blk[0] = 1'b0;
    assign proc_226_TLF_FIFO_blk[0] = 1'b0;
    assign proc_226_input_sync_blk[0] = 1'b0;
    assign proc_226_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_226[0] = dl_detect_out ? proc_dep_vld_vec_226_reg[0] : (proc_226_data_FIFO_blk[0] | proc_226_data_PIPO_blk[0] | proc_226_start_FIFO_blk[0] | proc_226_TLF_FIFO_blk[0] | proc_226_input_sync_blk[0] | proc_226_output_sync_blk[0]);
    assign proc_226_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_4_x1_U0.fifo_A_PE_3_5_x152_blk_n);
    assign proc_226_data_PIPO_blk[1] = 1'b0;
    assign proc_226_start_FIFO_blk[1] = 1'b0;
    assign proc_226_TLF_FIFO_blk[1] = 1'b0;
    assign proc_226_input_sync_blk[1] = 1'b0;
    assign proc_226_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_226[1] = dl_detect_out ? proc_dep_vld_vec_226_reg[1] : (proc_226_data_FIFO_blk[1] | proc_226_data_PIPO_blk[1] | proc_226_start_FIFO_blk[1] | proc_226_TLF_FIFO_blk[1] | proc_226_input_sync_blk[1] | proc_226_output_sync_blk[1]);
    assign proc_226_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_4_x1_U0.fifo_B_PE_3_4_x1131_blk_n);
    assign proc_226_data_PIPO_blk[2] = 1'b0;
    assign proc_226_start_FIFO_blk[2] = 1'b0;
    assign proc_226_TLF_FIFO_blk[2] = 1'b0;
    assign proc_226_input_sync_blk[2] = 1'b0;
    assign proc_226_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_226[2] = dl_detect_out ? proc_dep_vld_vec_226_reg[2] : (proc_226_data_FIFO_blk[2] | proc_226_data_PIPO_blk[2] | proc_226_start_FIFO_blk[2] | proc_226_TLF_FIFO_blk[2] | proc_226_input_sync_blk[2] | proc_226_output_sync_blk[2]);
    assign proc_226_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_4_x1_U0.fifo_B_PE_4_4_x1132_blk_n);
    assign proc_226_data_PIPO_blk[3] = 1'b0;
    assign proc_226_start_FIFO_blk[3] = 1'b0;
    assign proc_226_TLF_FIFO_blk[3] = 1'b0;
    assign proc_226_input_sync_blk[3] = 1'b0;
    assign proc_226_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_226[3] = dl_detect_out ? proc_dep_vld_vec_226_reg[3] : (proc_226_data_FIFO_blk[3] | proc_226_data_PIPO_blk[3] | proc_226_start_FIFO_blk[3] | proc_226_TLF_FIFO_blk[3] | proc_226_input_sync_blk[3] | proc_226_output_sync_blk[3]);
    assign proc_226_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_4_x1_U0.fifo_C_drain_PE_3_4_x1199_blk_n);
    assign proc_226_data_PIPO_blk[4] = 1'b0;
    assign proc_226_start_FIFO_blk[4] = 1'b0;
    assign proc_226_TLF_FIFO_blk[4] = 1'b0;
    assign proc_226_input_sync_blk[4] = 1'b0;
    assign proc_226_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_226[4] = dl_detect_out ? proc_dep_vld_vec_226_reg[4] : (proc_226_data_FIFO_blk[4] | proc_226_data_PIPO_blk[4] | proc_226_start_FIFO_blk[4] | proc_226_TLF_FIFO_blk[4] | proc_226_input_sync_blk[4] | proc_226_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_226_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_226_reg <= proc_dep_vld_vec_226;
        end
    end
    assign in_chan_dep_vld_vec_226[0] = dep_chan_vld_218_226;
    assign in_chan_dep_data_vec_226[351 : 0] = dep_chan_data_218_226;
    assign token_in_vec_226[0] = token_218_226;
    assign in_chan_dep_vld_vec_226[1] = dep_chan_vld_225_226;
    assign in_chan_dep_data_vec_226[703 : 352] = dep_chan_data_225_226;
    assign token_in_vec_226[1] = token_225_226;
    assign in_chan_dep_vld_vec_226[2] = dep_chan_vld_227_226;
    assign in_chan_dep_data_vec_226[1055 : 704] = dep_chan_data_227_226;
    assign token_in_vec_226[2] = token_227_226;
    assign in_chan_dep_vld_vec_226[3] = dep_chan_vld_234_226;
    assign in_chan_dep_data_vec_226[1407 : 1056] = dep_chan_data_234_226;
    assign token_in_vec_226[3] = token_234_226;
    assign in_chan_dep_vld_vec_226[4] = dep_chan_vld_314_226;
    assign in_chan_dep_data_vec_226[1759 : 1408] = dep_chan_data_314_226;
    assign token_in_vec_226[4] = token_314_226;
    assign dep_chan_vld_226_225 = out_chan_dep_vld_vec_226[0];
    assign dep_chan_data_226_225 = out_chan_dep_data_226;
    assign token_226_225 = token_out_vec_226[0];
    assign dep_chan_vld_226_227 = out_chan_dep_vld_vec_226[1];
    assign dep_chan_data_226_227 = out_chan_dep_data_226;
    assign token_226_227 = token_out_vec_226[1];
    assign dep_chan_vld_226_218 = out_chan_dep_vld_vec_226[2];
    assign dep_chan_data_226_218 = out_chan_dep_data_226;
    assign token_226_218 = token_out_vec_226[2];
    assign dep_chan_vld_226_234 = out_chan_dep_vld_vec_226[3];
    assign dep_chan_data_226_234 = out_chan_dep_data_226;
    assign token_226_234 = token_out_vec_226[3];
    assign dep_chan_vld_226_314 = out_chan_dep_vld_vec_226[4];
    assign dep_chan_data_226_314 = out_chan_dep_data_226;
    assign token_226_314 = token_out_vec_226[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_3_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 227, 5, 5) top_hls_deadlock_detect_unit_227 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_227),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_227),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_227),
        .token_in_vec(token_in_vec_227),
        .dl_detect_in(dl_detect_out),
        .origin(origin[227]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_227),
        .out_chan_dep_data(out_chan_dep_data_227),
        .token_out_vec(token_out_vec_227),
        .dl_detect_out(dl_in_vec[227]));

    assign proc_227_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_5_x1_U0.fifo_A_PE_3_5_x152_blk_n);
    assign proc_227_data_PIPO_blk[0] = 1'b0;
    assign proc_227_start_FIFO_blk[0] = 1'b0;
    assign proc_227_TLF_FIFO_blk[0] = 1'b0;
    assign proc_227_input_sync_blk[0] = 1'b0;
    assign proc_227_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_227[0] = dl_detect_out ? proc_dep_vld_vec_227_reg[0] : (proc_227_data_FIFO_blk[0] | proc_227_data_PIPO_blk[0] | proc_227_start_FIFO_blk[0] | proc_227_TLF_FIFO_blk[0] | proc_227_input_sync_blk[0] | proc_227_output_sync_blk[0]);
    assign proc_227_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_5_x1_U0.fifo_A_PE_3_6_x153_blk_n);
    assign proc_227_data_PIPO_blk[1] = 1'b0;
    assign proc_227_start_FIFO_blk[1] = 1'b0;
    assign proc_227_TLF_FIFO_blk[1] = 1'b0;
    assign proc_227_input_sync_blk[1] = 1'b0;
    assign proc_227_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_227[1] = dl_detect_out ? proc_dep_vld_vec_227_reg[1] : (proc_227_data_FIFO_blk[1] | proc_227_data_PIPO_blk[1] | proc_227_start_FIFO_blk[1] | proc_227_TLF_FIFO_blk[1] | proc_227_input_sync_blk[1] | proc_227_output_sync_blk[1]);
    assign proc_227_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_5_x1_U0.fifo_B_PE_3_5_x1140_blk_n);
    assign proc_227_data_PIPO_blk[2] = 1'b0;
    assign proc_227_start_FIFO_blk[2] = 1'b0;
    assign proc_227_TLF_FIFO_blk[2] = 1'b0;
    assign proc_227_input_sync_blk[2] = 1'b0;
    assign proc_227_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_227[2] = dl_detect_out ? proc_dep_vld_vec_227_reg[2] : (proc_227_data_FIFO_blk[2] | proc_227_data_PIPO_blk[2] | proc_227_start_FIFO_blk[2] | proc_227_TLF_FIFO_blk[2] | proc_227_input_sync_blk[2] | proc_227_output_sync_blk[2]);
    assign proc_227_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_5_x1_U0.fifo_B_PE_4_5_x1141_blk_n);
    assign proc_227_data_PIPO_blk[3] = 1'b0;
    assign proc_227_start_FIFO_blk[3] = 1'b0;
    assign proc_227_TLF_FIFO_blk[3] = 1'b0;
    assign proc_227_input_sync_blk[3] = 1'b0;
    assign proc_227_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_227[3] = dl_detect_out ? proc_dep_vld_vec_227_reg[3] : (proc_227_data_FIFO_blk[3] | proc_227_data_PIPO_blk[3] | proc_227_start_FIFO_blk[3] | proc_227_TLF_FIFO_blk[3] | proc_227_input_sync_blk[3] | proc_227_output_sync_blk[3]);
    assign proc_227_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_5_x1_U0.fifo_C_drain_PE_3_5_x1207_blk_n);
    assign proc_227_data_PIPO_blk[4] = 1'b0;
    assign proc_227_start_FIFO_blk[4] = 1'b0;
    assign proc_227_TLF_FIFO_blk[4] = 1'b0;
    assign proc_227_input_sync_blk[4] = 1'b0;
    assign proc_227_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_227[4] = dl_detect_out ? proc_dep_vld_vec_227_reg[4] : (proc_227_data_FIFO_blk[4] | proc_227_data_PIPO_blk[4] | proc_227_start_FIFO_blk[4] | proc_227_TLF_FIFO_blk[4] | proc_227_input_sync_blk[4] | proc_227_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_227_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_227_reg <= proc_dep_vld_vec_227;
        end
    end
    assign in_chan_dep_vld_vec_227[0] = dep_chan_vld_219_227;
    assign in_chan_dep_data_vec_227[351 : 0] = dep_chan_data_219_227;
    assign token_in_vec_227[0] = token_219_227;
    assign in_chan_dep_vld_vec_227[1] = dep_chan_vld_226_227;
    assign in_chan_dep_data_vec_227[703 : 352] = dep_chan_data_226_227;
    assign token_in_vec_227[1] = token_226_227;
    assign in_chan_dep_vld_vec_227[2] = dep_chan_vld_228_227;
    assign in_chan_dep_data_vec_227[1055 : 704] = dep_chan_data_228_227;
    assign token_in_vec_227[2] = token_228_227;
    assign in_chan_dep_vld_vec_227[3] = dep_chan_vld_235_227;
    assign in_chan_dep_data_vec_227[1407 : 1056] = dep_chan_data_235_227;
    assign token_in_vec_227[3] = token_235_227;
    assign in_chan_dep_vld_vec_227[4] = dep_chan_vld_322_227;
    assign in_chan_dep_data_vec_227[1759 : 1408] = dep_chan_data_322_227;
    assign token_in_vec_227[4] = token_322_227;
    assign dep_chan_vld_227_226 = out_chan_dep_vld_vec_227[0];
    assign dep_chan_data_227_226 = out_chan_dep_data_227;
    assign token_227_226 = token_out_vec_227[0];
    assign dep_chan_vld_227_228 = out_chan_dep_vld_vec_227[1];
    assign dep_chan_data_227_228 = out_chan_dep_data_227;
    assign token_227_228 = token_out_vec_227[1];
    assign dep_chan_vld_227_219 = out_chan_dep_vld_vec_227[2];
    assign dep_chan_data_227_219 = out_chan_dep_data_227;
    assign token_227_219 = token_out_vec_227[2];
    assign dep_chan_vld_227_235 = out_chan_dep_vld_vec_227[3];
    assign dep_chan_data_227_235 = out_chan_dep_data_227;
    assign token_227_235 = token_out_vec_227[3];
    assign dep_chan_vld_227_322 = out_chan_dep_vld_vec_227[4];
    assign dep_chan_data_227_322 = out_chan_dep_data_227;
    assign token_227_322 = token_out_vec_227[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_3_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 228, 5, 5) top_hls_deadlock_detect_unit_228 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_228),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_228),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_228),
        .token_in_vec(token_in_vec_228),
        .dl_detect_in(dl_detect_out),
        .origin(origin[228]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_228),
        .out_chan_dep_data(out_chan_dep_data_228),
        .token_out_vec(token_out_vec_228),
        .dl_detect_out(dl_in_vec[228]));

    assign proc_228_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_6_x1_U0.fifo_A_PE_3_6_x153_blk_n);
    assign proc_228_data_PIPO_blk[0] = 1'b0;
    assign proc_228_start_FIFO_blk[0] = 1'b0;
    assign proc_228_TLF_FIFO_blk[0] = 1'b0;
    assign proc_228_input_sync_blk[0] = 1'b0;
    assign proc_228_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_228[0] = dl_detect_out ? proc_dep_vld_vec_228_reg[0] : (proc_228_data_FIFO_blk[0] | proc_228_data_PIPO_blk[0] | proc_228_start_FIFO_blk[0] | proc_228_TLF_FIFO_blk[0] | proc_228_input_sync_blk[0] | proc_228_output_sync_blk[0]);
    assign proc_228_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_6_x1_U0.fifo_A_PE_3_7_x154_blk_n);
    assign proc_228_data_PIPO_blk[1] = 1'b0;
    assign proc_228_start_FIFO_blk[1] = 1'b0;
    assign proc_228_TLF_FIFO_blk[1] = 1'b0;
    assign proc_228_input_sync_blk[1] = 1'b0;
    assign proc_228_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_228[1] = dl_detect_out ? proc_dep_vld_vec_228_reg[1] : (proc_228_data_FIFO_blk[1] | proc_228_data_PIPO_blk[1] | proc_228_start_FIFO_blk[1] | proc_228_TLF_FIFO_blk[1] | proc_228_input_sync_blk[1] | proc_228_output_sync_blk[1]);
    assign proc_228_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_6_x1_U0.fifo_B_PE_3_6_x1149_blk_n);
    assign proc_228_data_PIPO_blk[2] = 1'b0;
    assign proc_228_start_FIFO_blk[2] = 1'b0;
    assign proc_228_TLF_FIFO_blk[2] = 1'b0;
    assign proc_228_input_sync_blk[2] = 1'b0;
    assign proc_228_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_228[2] = dl_detect_out ? proc_dep_vld_vec_228_reg[2] : (proc_228_data_FIFO_blk[2] | proc_228_data_PIPO_blk[2] | proc_228_start_FIFO_blk[2] | proc_228_TLF_FIFO_blk[2] | proc_228_input_sync_blk[2] | proc_228_output_sync_blk[2]);
    assign proc_228_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_6_x1_U0.fifo_B_PE_4_6_x1150_blk_n);
    assign proc_228_data_PIPO_blk[3] = 1'b0;
    assign proc_228_start_FIFO_blk[3] = 1'b0;
    assign proc_228_TLF_FIFO_blk[3] = 1'b0;
    assign proc_228_input_sync_blk[3] = 1'b0;
    assign proc_228_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_228[3] = dl_detect_out ? proc_dep_vld_vec_228_reg[3] : (proc_228_data_FIFO_blk[3] | proc_228_data_PIPO_blk[3] | proc_228_start_FIFO_blk[3] | proc_228_TLF_FIFO_blk[3] | proc_228_input_sync_blk[3] | proc_228_output_sync_blk[3]);
    assign proc_228_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_6_x1_U0.fifo_C_drain_PE_3_6_x1215_blk_n);
    assign proc_228_data_PIPO_blk[4] = 1'b0;
    assign proc_228_start_FIFO_blk[4] = 1'b0;
    assign proc_228_TLF_FIFO_blk[4] = 1'b0;
    assign proc_228_input_sync_blk[4] = 1'b0;
    assign proc_228_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_228[4] = dl_detect_out ? proc_dep_vld_vec_228_reg[4] : (proc_228_data_FIFO_blk[4] | proc_228_data_PIPO_blk[4] | proc_228_start_FIFO_blk[4] | proc_228_TLF_FIFO_blk[4] | proc_228_input_sync_blk[4] | proc_228_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_228_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_228_reg <= proc_dep_vld_vec_228;
        end
    end
    assign in_chan_dep_vld_vec_228[0] = dep_chan_vld_220_228;
    assign in_chan_dep_data_vec_228[351 : 0] = dep_chan_data_220_228;
    assign token_in_vec_228[0] = token_220_228;
    assign in_chan_dep_vld_vec_228[1] = dep_chan_vld_227_228;
    assign in_chan_dep_data_vec_228[703 : 352] = dep_chan_data_227_228;
    assign token_in_vec_228[1] = token_227_228;
    assign in_chan_dep_vld_vec_228[2] = dep_chan_vld_229_228;
    assign in_chan_dep_data_vec_228[1055 : 704] = dep_chan_data_229_228;
    assign token_in_vec_228[2] = token_229_228;
    assign in_chan_dep_vld_vec_228[3] = dep_chan_vld_236_228;
    assign in_chan_dep_data_vec_228[1407 : 1056] = dep_chan_data_236_228;
    assign token_in_vec_228[3] = token_236_228;
    assign in_chan_dep_vld_vec_228[4] = dep_chan_vld_330_228;
    assign in_chan_dep_data_vec_228[1759 : 1408] = dep_chan_data_330_228;
    assign token_in_vec_228[4] = token_330_228;
    assign dep_chan_vld_228_227 = out_chan_dep_vld_vec_228[0];
    assign dep_chan_data_228_227 = out_chan_dep_data_228;
    assign token_228_227 = token_out_vec_228[0];
    assign dep_chan_vld_228_229 = out_chan_dep_vld_vec_228[1];
    assign dep_chan_data_228_229 = out_chan_dep_data_228;
    assign token_228_229 = token_out_vec_228[1];
    assign dep_chan_vld_228_220 = out_chan_dep_vld_vec_228[2];
    assign dep_chan_data_228_220 = out_chan_dep_data_228;
    assign token_228_220 = token_out_vec_228[2];
    assign dep_chan_vld_228_236 = out_chan_dep_vld_vec_228[3];
    assign dep_chan_data_228_236 = out_chan_dep_data_228;
    assign token_228_236 = token_out_vec_228[3];
    assign dep_chan_vld_228_330 = out_chan_dep_vld_vec_228[4];
    assign dep_chan_data_228_330 = out_chan_dep_data_228;
    assign token_228_330 = token_out_vec_228[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_3_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 229, 5, 5) top_hls_deadlock_detect_unit_229 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_229),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_229),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_229),
        .token_in_vec(token_in_vec_229),
        .dl_detect_in(dl_detect_out),
        .origin(origin[229]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_229),
        .out_chan_dep_data(out_chan_dep_data_229),
        .token_out_vec(token_out_vec_229),
        .dl_detect_out(dl_in_vec[229]));

    assign proc_229_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_7_x1_U0.fifo_A_PE_3_7_x154_blk_n);
    assign proc_229_data_PIPO_blk[0] = 1'b0;
    assign proc_229_start_FIFO_blk[0] = 1'b0;
    assign proc_229_TLF_FIFO_blk[0] = 1'b0;
    assign proc_229_input_sync_blk[0] = 1'b0;
    assign proc_229_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_229[0] = dl_detect_out ? proc_dep_vld_vec_229_reg[0] : (proc_229_data_FIFO_blk[0] | proc_229_data_PIPO_blk[0] | proc_229_start_FIFO_blk[0] | proc_229_TLF_FIFO_blk[0] | proc_229_input_sync_blk[0] | proc_229_output_sync_blk[0]);
    assign proc_229_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_7_x1_U0.fifo_A_PE_3_8_x155_blk_n);
    assign proc_229_data_PIPO_blk[1] = 1'b0;
    assign proc_229_start_FIFO_blk[1] = 1'b0;
    assign proc_229_TLF_FIFO_blk[1] = 1'b0;
    assign proc_229_input_sync_blk[1] = 1'b0;
    assign proc_229_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_229[1] = dl_detect_out ? proc_dep_vld_vec_229_reg[1] : (proc_229_data_FIFO_blk[1] | proc_229_data_PIPO_blk[1] | proc_229_start_FIFO_blk[1] | proc_229_TLF_FIFO_blk[1] | proc_229_input_sync_blk[1] | proc_229_output_sync_blk[1]);
    assign proc_229_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_7_x1_U0.fifo_B_PE_3_7_x1158_blk_n);
    assign proc_229_data_PIPO_blk[2] = 1'b0;
    assign proc_229_start_FIFO_blk[2] = 1'b0;
    assign proc_229_TLF_FIFO_blk[2] = 1'b0;
    assign proc_229_input_sync_blk[2] = 1'b0;
    assign proc_229_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_229[2] = dl_detect_out ? proc_dep_vld_vec_229_reg[2] : (proc_229_data_FIFO_blk[2] | proc_229_data_PIPO_blk[2] | proc_229_start_FIFO_blk[2] | proc_229_TLF_FIFO_blk[2] | proc_229_input_sync_blk[2] | proc_229_output_sync_blk[2]);
    assign proc_229_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_7_x1_U0.fifo_B_PE_4_7_x1159_blk_n);
    assign proc_229_data_PIPO_blk[3] = 1'b0;
    assign proc_229_start_FIFO_blk[3] = 1'b0;
    assign proc_229_TLF_FIFO_blk[3] = 1'b0;
    assign proc_229_input_sync_blk[3] = 1'b0;
    assign proc_229_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_229[3] = dl_detect_out ? proc_dep_vld_vec_229_reg[3] : (proc_229_data_FIFO_blk[3] | proc_229_data_PIPO_blk[3] | proc_229_start_FIFO_blk[3] | proc_229_TLF_FIFO_blk[3] | proc_229_input_sync_blk[3] | proc_229_output_sync_blk[3]);
    assign proc_229_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_3_7_x1_U0.fifo_C_drain_PE_3_7_x1223_blk_n);
    assign proc_229_data_PIPO_blk[4] = 1'b0;
    assign proc_229_start_FIFO_blk[4] = 1'b0;
    assign proc_229_TLF_FIFO_blk[4] = 1'b0;
    assign proc_229_input_sync_blk[4] = 1'b0;
    assign proc_229_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_229[4] = dl_detect_out ? proc_dep_vld_vec_229_reg[4] : (proc_229_data_FIFO_blk[4] | proc_229_data_PIPO_blk[4] | proc_229_start_FIFO_blk[4] | proc_229_TLF_FIFO_blk[4] | proc_229_input_sync_blk[4] | proc_229_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_229_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_229_reg <= proc_dep_vld_vec_229;
        end
    end
    assign in_chan_dep_vld_vec_229[0] = dep_chan_vld_221_229;
    assign in_chan_dep_data_vec_229[351 : 0] = dep_chan_data_221_229;
    assign token_in_vec_229[0] = token_221_229;
    assign in_chan_dep_vld_vec_229[1] = dep_chan_vld_228_229;
    assign in_chan_dep_data_vec_229[703 : 352] = dep_chan_data_228_229;
    assign token_in_vec_229[1] = token_228_229;
    assign in_chan_dep_vld_vec_229[2] = dep_chan_vld_237_229;
    assign in_chan_dep_data_vec_229[1055 : 704] = dep_chan_data_237_229;
    assign token_in_vec_229[2] = token_237_229;
    assign in_chan_dep_vld_vec_229[3] = dep_chan_vld_265_229;
    assign in_chan_dep_data_vec_229[1407 : 1056] = dep_chan_data_265_229;
    assign token_in_vec_229[3] = token_265_229;
    assign in_chan_dep_vld_vec_229[4] = dep_chan_vld_338_229;
    assign in_chan_dep_data_vec_229[1759 : 1408] = dep_chan_data_338_229;
    assign token_in_vec_229[4] = token_338_229;
    assign dep_chan_vld_229_228 = out_chan_dep_vld_vec_229[0];
    assign dep_chan_data_229_228 = out_chan_dep_data_229;
    assign token_229_228 = token_out_vec_229[0];
    assign dep_chan_vld_229_265 = out_chan_dep_vld_vec_229[1];
    assign dep_chan_data_229_265 = out_chan_dep_data_229;
    assign token_229_265 = token_out_vec_229[1];
    assign dep_chan_vld_229_221 = out_chan_dep_vld_vec_229[2];
    assign dep_chan_data_229_221 = out_chan_dep_data_229;
    assign token_229_221 = token_out_vec_229[2];
    assign dep_chan_vld_229_237 = out_chan_dep_vld_vec_229[3];
    assign dep_chan_data_229_237 = out_chan_dep_data_229;
    assign token_229_237 = token_out_vec_229[3];
    assign dep_chan_vld_229_338 = out_chan_dep_vld_vec_229[4];
    assign dep_chan_data_229_338 = out_chan_dep_data_229;
    assign token_229_338 = token_out_vec_229[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_4_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 230, 5, 5) top_hls_deadlock_detect_unit_230 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_230),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_230),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_230),
        .token_in_vec(token_in_vec_230),
        .dl_detect_in(dl_detect_out),
        .origin(origin[230]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_230),
        .out_chan_dep_data(out_chan_dep_data_230),
        .token_out_vec(token_out_vec_230),
        .dl_detect_out(dl_in_vec[230]));

    assign proc_230_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_0_x1_U0.fifo_A_PE_4_0_x156_blk_n);
    assign proc_230_data_PIPO_blk[0] = 1'b0;
    assign proc_230_start_FIFO_blk[0] = 1'b0;
    assign proc_230_TLF_FIFO_blk[0] = 1'b0;
    assign proc_230_input_sync_blk[0] = 1'b0;
    assign proc_230_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_230[0] = dl_detect_out ? proc_dep_vld_vec_230_reg[0] : (proc_230_data_FIFO_blk[0] | proc_230_data_PIPO_blk[0] | proc_230_start_FIFO_blk[0] | proc_230_TLF_FIFO_blk[0] | proc_230_input_sync_blk[0] | proc_230_output_sync_blk[0]);
    assign proc_230_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_0_x1_U0.fifo_A_PE_4_1_x157_blk_n);
    assign proc_230_data_PIPO_blk[1] = 1'b0;
    assign proc_230_start_FIFO_blk[1] = 1'b0;
    assign proc_230_TLF_FIFO_blk[1] = 1'b0;
    assign proc_230_input_sync_blk[1] = 1'b0;
    assign proc_230_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_230[1] = dl_detect_out ? proc_dep_vld_vec_230_reg[1] : (proc_230_data_FIFO_blk[1] | proc_230_data_PIPO_blk[1] | proc_230_start_FIFO_blk[1] | proc_230_TLF_FIFO_blk[1] | proc_230_input_sync_blk[1] | proc_230_output_sync_blk[1]);
    assign proc_230_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_0_x1_U0.fifo_B_PE_4_0_x196_blk_n);
    assign proc_230_data_PIPO_blk[2] = 1'b0;
    assign proc_230_start_FIFO_blk[2] = 1'b0;
    assign proc_230_TLF_FIFO_blk[2] = 1'b0;
    assign proc_230_input_sync_blk[2] = 1'b0;
    assign proc_230_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_230[2] = dl_detect_out ? proc_dep_vld_vec_230_reg[2] : (proc_230_data_FIFO_blk[2] | proc_230_data_PIPO_blk[2] | proc_230_start_FIFO_blk[2] | proc_230_TLF_FIFO_blk[2] | proc_230_input_sync_blk[2] | proc_230_output_sync_blk[2]);
    assign proc_230_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_0_x1_U0.fifo_B_PE_5_0_x197_blk_n);
    assign proc_230_data_PIPO_blk[3] = 1'b0;
    assign proc_230_start_FIFO_blk[3] = 1'b0;
    assign proc_230_TLF_FIFO_blk[3] = 1'b0;
    assign proc_230_input_sync_blk[3] = 1'b0;
    assign proc_230_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_230[3] = dl_detect_out ? proc_dep_vld_vec_230_reg[3] : (proc_230_data_FIFO_blk[3] | proc_230_data_PIPO_blk[3] | proc_230_start_FIFO_blk[3] | proc_230_TLF_FIFO_blk[3] | proc_230_input_sync_blk[3] | proc_230_output_sync_blk[3]);
    assign proc_230_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_0_x1_U0.fifo_C_drain_PE_4_0_x1168_blk_n);
    assign proc_230_data_PIPO_blk[4] = 1'b0;
    assign proc_230_start_FIFO_blk[4] = 1'b0;
    assign proc_230_TLF_FIFO_blk[4] = 1'b0;
    assign proc_230_input_sync_blk[4] = 1'b0;
    assign proc_230_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_230[4] = dl_detect_out ? proc_dep_vld_vec_230_reg[4] : (proc_230_data_FIFO_blk[4] | proc_230_data_PIPO_blk[4] | proc_230_start_FIFO_blk[4] | proc_230_TLF_FIFO_blk[4] | proc_230_input_sync_blk[4] | proc_230_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_230_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_230_reg <= proc_dep_vld_vec_230;
        end
    end
    assign in_chan_dep_vld_vec_230[0] = dep_chan_vld_184_230;
    assign in_chan_dep_data_vec_230[351 : 0] = dep_chan_data_184_230;
    assign token_in_vec_230[0] = token_184_230;
    assign in_chan_dep_vld_vec_230[1] = dep_chan_vld_222_230;
    assign in_chan_dep_data_vec_230[703 : 352] = dep_chan_data_222_230;
    assign token_in_vec_230[1] = token_222_230;
    assign in_chan_dep_vld_vec_230[2] = dep_chan_vld_231_230;
    assign in_chan_dep_data_vec_230[1055 : 704] = dep_chan_data_231_230;
    assign token_in_vec_230[2] = token_231_230;
    assign in_chan_dep_vld_vec_230[3] = dep_chan_vld_238_230;
    assign in_chan_dep_data_vec_230[1407 : 1056] = dep_chan_data_238_230;
    assign token_in_vec_230[3] = token_238_230;
    assign in_chan_dep_vld_vec_230[4] = dep_chan_vld_281_230;
    assign in_chan_dep_data_vec_230[1759 : 1408] = dep_chan_data_281_230;
    assign token_in_vec_230[4] = token_281_230;
    assign dep_chan_vld_230_184 = out_chan_dep_vld_vec_230[0];
    assign dep_chan_data_230_184 = out_chan_dep_data_230;
    assign token_230_184 = token_out_vec_230[0];
    assign dep_chan_vld_230_231 = out_chan_dep_vld_vec_230[1];
    assign dep_chan_data_230_231 = out_chan_dep_data_230;
    assign token_230_231 = token_out_vec_230[1];
    assign dep_chan_vld_230_222 = out_chan_dep_vld_vec_230[2];
    assign dep_chan_data_230_222 = out_chan_dep_data_230;
    assign token_230_222 = token_out_vec_230[2];
    assign dep_chan_vld_230_238 = out_chan_dep_vld_vec_230[3];
    assign dep_chan_data_230_238 = out_chan_dep_data_230;
    assign token_230_238 = token_out_vec_230[3];
    assign dep_chan_vld_230_281 = out_chan_dep_vld_vec_230[4];
    assign dep_chan_data_230_281 = out_chan_dep_data_230;
    assign token_230_281 = token_out_vec_230[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_4_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 231, 5, 5) top_hls_deadlock_detect_unit_231 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_231),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_231),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_231),
        .token_in_vec(token_in_vec_231),
        .dl_detect_in(dl_detect_out),
        .origin(origin[231]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_231),
        .out_chan_dep_data(out_chan_dep_data_231),
        .token_out_vec(token_out_vec_231),
        .dl_detect_out(dl_in_vec[231]));

    assign proc_231_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_1_x1_U0.fifo_A_PE_4_1_x157_blk_n);
    assign proc_231_data_PIPO_blk[0] = 1'b0;
    assign proc_231_start_FIFO_blk[0] = 1'b0;
    assign proc_231_TLF_FIFO_blk[0] = 1'b0;
    assign proc_231_input_sync_blk[0] = 1'b0;
    assign proc_231_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_231[0] = dl_detect_out ? proc_dep_vld_vec_231_reg[0] : (proc_231_data_FIFO_blk[0] | proc_231_data_PIPO_blk[0] | proc_231_start_FIFO_blk[0] | proc_231_TLF_FIFO_blk[0] | proc_231_input_sync_blk[0] | proc_231_output_sync_blk[0]);
    assign proc_231_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_1_x1_U0.fifo_A_PE_4_2_x158_blk_n);
    assign proc_231_data_PIPO_blk[1] = 1'b0;
    assign proc_231_start_FIFO_blk[1] = 1'b0;
    assign proc_231_TLF_FIFO_blk[1] = 1'b0;
    assign proc_231_input_sync_blk[1] = 1'b0;
    assign proc_231_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_231[1] = dl_detect_out ? proc_dep_vld_vec_231_reg[1] : (proc_231_data_FIFO_blk[1] | proc_231_data_PIPO_blk[1] | proc_231_start_FIFO_blk[1] | proc_231_TLF_FIFO_blk[1] | proc_231_input_sync_blk[1] | proc_231_output_sync_blk[1]);
    assign proc_231_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_1_x1_U0.fifo_B_PE_4_1_x1105_blk_n);
    assign proc_231_data_PIPO_blk[2] = 1'b0;
    assign proc_231_start_FIFO_blk[2] = 1'b0;
    assign proc_231_TLF_FIFO_blk[2] = 1'b0;
    assign proc_231_input_sync_blk[2] = 1'b0;
    assign proc_231_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_231[2] = dl_detect_out ? proc_dep_vld_vec_231_reg[2] : (proc_231_data_FIFO_blk[2] | proc_231_data_PIPO_blk[2] | proc_231_start_FIFO_blk[2] | proc_231_TLF_FIFO_blk[2] | proc_231_input_sync_blk[2] | proc_231_output_sync_blk[2]);
    assign proc_231_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_1_x1_U0.fifo_B_PE_5_1_x1106_blk_n);
    assign proc_231_data_PIPO_blk[3] = 1'b0;
    assign proc_231_start_FIFO_blk[3] = 1'b0;
    assign proc_231_TLF_FIFO_blk[3] = 1'b0;
    assign proc_231_input_sync_blk[3] = 1'b0;
    assign proc_231_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_231[3] = dl_detect_out ? proc_dep_vld_vec_231_reg[3] : (proc_231_data_FIFO_blk[3] | proc_231_data_PIPO_blk[3] | proc_231_start_FIFO_blk[3] | proc_231_TLF_FIFO_blk[3] | proc_231_input_sync_blk[3] | proc_231_output_sync_blk[3]);
    assign proc_231_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_1_x1_U0.fifo_C_drain_PE_4_1_x1176_blk_n);
    assign proc_231_data_PIPO_blk[4] = 1'b0;
    assign proc_231_start_FIFO_blk[4] = 1'b0;
    assign proc_231_TLF_FIFO_blk[4] = 1'b0;
    assign proc_231_input_sync_blk[4] = 1'b0;
    assign proc_231_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_231[4] = dl_detect_out ? proc_dep_vld_vec_231_reg[4] : (proc_231_data_FIFO_blk[4] | proc_231_data_PIPO_blk[4] | proc_231_start_FIFO_blk[4] | proc_231_TLF_FIFO_blk[4] | proc_231_input_sync_blk[4] | proc_231_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_231_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_231_reg <= proc_dep_vld_vec_231;
        end
    end
    assign in_chan_dep_vld_vec_231[0] = dep_chan_vld_223_231;
    assign in_chan_dep_data_vec_231[351 : 0] = dep_chan_data_223_231;
    assign token_in_vec_231[0] = token_223_231;
    assign in_chan_dep_vld_vec_231[1] = dep_chan_vld_230_231;
    assign in_chan_dep_data_vec_231[703 : 352] = dep_chan_data_230_231;
    assign token_in_vec_231[1] = token_230_231;
    assign in_chan_dep_vld_vec_231[2] = dep_chan_vld_232_231;
    assign in_chan_dep_data_vec_231[1055 : 704] = dep_chan_data_232_231;
    assign token_in_vec_231[2] = token_232_231;
    assign in_chan_dep_vld_vec_231[3] = dep_chan_vld_239_231;
    assign in_chan_dep_data_vec_231[1407 : 1056] = dep_chan_data_239_231;
    assign token_in_vec_231[3] = token_239_231;
    assign in_chan_dep_vld_vec_231[4] = dep_chan_vld_289_231;
    assign in_chan_dep_data_vec_231[1759 : 1408] = dep_chan_data_289_231;
    assign token_in_vec_231[4] = token_289_231;
    assign dep_chan_vld_231_230 = out_chan_dep_vld_vec_231[0];
    assign dep_chan_data_231_230 = out_chan_dep_data_231;
    assign token_231_230 = token_out_vec_231[0];
    assign dep_chan_vld_231_232 = out_chan_dep_vld_vec_231[1];
    assign dep_chan_data_231_232 = out_chan_dep_data_231;
    assign token_231_232 = token_out_vec_231[1];
    assign dep_chan_vld_231_223 = out_chan_dep_vld_vec_231[2];
    assign dep_chan_data_231_223 = out_chan_dep_data_231;
    assign token_231_223 = token_out_vec_231[2];
    assign dep_chan_vld_231_239 = out_chan_dep_vld_vec_231[3];
    assign dep_chan_data_231_239 = out_chan_dep_data_231;
    assign token_231_239 = token_out_vec_231[3];
    assign dep_chan_vld_231_289 = out_chan_dep_vld_vec_231[4];
    assign dep_chan_data_231_289 = out_chan_dep_data_231;
    assign token_231_289 = token_out_vec_231[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_4_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 232, 5, 5) top_hls_deadlock_detect_unit_232 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_232),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_232),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_232),
        .token_in_vec(token_in_vec_232),
        .dl_detect_in(dl_detect_out),
        .origin(origin[232]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_232),
        .out_chan_dep_data(out_chan_dep_data_232),
        .token_out_vec(token_out_vec_232),
        .dl_detect_out(dl_in_vec[232]));

    assign proc_232_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_2_x1_U0.fifo_A_PE_4_2_x158_blk_n);
    assign proc_232_data_PIPO_blk[0] = 1'b0;
    assign proc_232_start_FIFO_blk[0] = 1'b0;
    assign proc_232_TLF_FIFO_blk[0] = 1'b0;
    assign proc_232_input_sync_blk[0] = 1'b0;
    assign proc_232_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_232[0] = dl_detect_out ? proc_dep_vld_vec_232_reg[0] : (proc_232_data_FIFO_blk[0] | proc_232_data_PIPO_blk[0] | proc_232_start_FIFO_blk[0] | proc_232_TLF_FIFO_blk[0] | proc_232_input_sync_blk[0] | proc_232_output_sync_blk[0]);
    assign proc_232_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_2_x1_U0.fifo_A_PE_4_3_x159_blk_n);
    assign proc_232_data_PIPO_blk[1] = 1'b0;
    assign proc_232_start_FIFO_blk[1] = 1'b0;
    assign proc_232_TLF_FIFO_blk[1] = 1'b0;
    assign proc_232_input_sync_blk[1] = 1'b0;
    assign proc_232_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_232[1] = dl_detect_out ? proc_dep_vld_vec_232_reg[1] : (proc_232_data_FIFO_blk[1] | proc_232_data_PIPO_blk[1] | proc_232_start_FIFO_blk[1] | proc_232_TLF_FIFO_blk[1] | proc_232_input_sync_blk[1] | proc_232_output_sync_blk[1]);
    assign proc_232_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_2_x1_U0.fifo_B_PE_4_2_x1114_blk_n);
    assign proc_232_data_PIPO_blk[2] = 1'b0;
    assign proc_232_start_FIFO_blk[2] = 1'b0;
    assign proc_232_TLF_FIFO_blk[2] = 1'b0;
    assign proc_232_input_sync_blk[2] = 1'b0;
    assign proc_232_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_232[2] = dl_detect_out ? proc_dep_vld_vec_232_reg[2] : (proc_232_data_FIFO_blk[2] | proc_232_data_PIPO_blk[2] | proc_232_start_FIFO_blk[2] | proc_232_TLF_FIFO_blk[2] | proc_232_input_sync_blk[2] | proc_232_output_sync_blk[2]);
    assign proc_232_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_2_x1_U0.fifo_B_PE_5_2_x1115_blk_n);
    assign proc_232_data_PIPO_blk[3] = 1'b0;
    assign proc_232_start_FIFO_blk[3] = 1'b0;
    assign proc_232_TLF_FIFO_blk[3] = 1'b0;
    assign proc_232_input_sync_blk[3] = 1'b0;
    assign proc_232_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_232[3] = dl_detect_out ? proc_dep_vld_vec_232_reg[3] : (proc_232_data_FIFO_blk[3] | proc_232_data_PIPO_blk[3] | proc_232_start_FIFO_blk[3] | proc_232_TLF_FIFO_blk[3] | proc_232_input_sync_blk[3] | proc_232_output_sync_blk[3]);
    assign proc_232_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_2_x1_U0.fifo_C_drain_PE_4_2_x1184_blk_n);
    assign proc_232_data_PIPO_blk[4] = 1'b0;
    assign proc_232_start_FIFO_blk[4] = 1'b0;
    assign proc_232_TLF_FIFO_blk[4] = 1'b0;
    assign proc_232_input_sync_blk[4] = 1'b0;
    assign proc_232_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_232[4] = dl_detect_out ? proc_dep_vld_vec_232_reg[4] : (proc_232_data_FIFO_blk[4] | proc_232_data_PIPO_blk[4] | proc_232_start_FIFO_blk[4] | proc_232_TLF_FIFO_blk[4] | proc_232_input_sync_blk[4] | proc_232_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_232_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_232_reg <= proc_dep_vld_vec_232;
        end
    end
    assign in_chan_dep_vld_vec_232[0] = dep_chan_vld_224_232;
    assign in_chan_dep_data_vec_232[351 : 0] = dep_chan_data_224_232;
    assign token_in_vec_232[0] = token_224_232;
    assign in_chan_dep_vld_vec_232[1] = dep_chan_vld_231_232;
    assign in_chan_dep_data_vec_232[703 : 352] = dep_chan_data_231_232;
    assign token_in_vec_232[1] = token_231_232;
    assign in_chan_dep_vld_vec_232[2] = dep_chan_vld_233_232;
    assign in_chan_dep_data_vec_232[1055 : 704] = dep_chan_data_233_232;
    assign token_in_vec_232[2] = token_233_232;
    assign in_chan_dep_vld_vec_232[3] = dep_chan_vld_240_232;
    assign in_chan_dep_data_vec_232[1407 : 1056] = dep_chan_data_240_232;
    assign token_in_vec_232[3] = token_240_232;
    assign in_chan_dep_vld_vec_232[4] = dep_chan_vld_297_232;
    assign in_chan_dep_data_vec_232[1759 : 1408] = dep_chan_data_297_232;
    assign token_in_vec_232[4] = token_297_232;
    assign dep_chan_vld_232_231 = out_chan_dep_vld_vec_232[0];
    assign dep_chan_data_232_231 = out_chan_dep_data_232;
    assign token_232_231 = token_out_vec_232[0];
    assign dep_chan_vld_232_233 = out_chan_dep_vld_vec_232[1];
    assign dep_chan_data_232_233 = out_chan_dep_data_232;
    assign token_232_233 = token_out_vec_232[1];
    assign dep_chan_vld_232_224 = out_chan_dep_vld_vec_232[2];
    assign dep_chan_data_232_224 = out_chan_dep_data_232;
    assign token_232_224 = token_out_vec_232[2];
    assign dep_chan_vld_232_240 = out_chan_dep_vld_vec_232[3];
    assign dep_chan_data_232_240 = out_chan_dep_data_232;
    assign token_232_240 = token_out_vec_232[3];
    assign dep_chan_vld_232_297 = out_chan_dep_vld_vec_232[4];
    assign dep_chan_data_232_297 = out_chan_dep_data_232;
    assign token_232_297 = token_out_vec_232[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_4_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 233, 5, 5) top_hls_deadlock_detect_unit_233 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_233),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_233),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_233),
        .token_in_vec(token_in_vec_233),
        .dl_detect_in(dl_detect_out),
        .origin(origin[233]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_233),
        .out_chan_dep_data(out_chan_dep_data_233),
        .token_out_vec(token_out_vec_233),
        .dl_detect_out(dl_in_vec[233]));

    assign proc_233_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_3_x1_U0.fifo_A_PE_4_3_x159_blk_n);
    assign proc_233_data_PIPO_blk[0] = 1'b0;
    assign proc_233_start_FIFO_blk[0] = 1'b0;
    assign proc_233_TLF_FIFO_blk[0] = 1'b0;
    assign proc_233_input_sync_blk[0] = 1'b0;
    assign proc_233_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_233[0] = dl_detect_out ? proc_dep_vld_vec_233_reg[0] : (proc_233_data_FIFO_blk[0] | proc_233_data_PIPO_blk[0] | proc_233_start_FIFO_blk[0] | proc_233_TLF_FIFO_blk[0] | proc_233_input_sync_blk[0] | proc_233_output_sync_blk[0]);
    assign proc_233_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_3_x1_U0.fifo_A_PE_4_4_x160_blk_n);
    assign proc_233_data_PIPO_blk[1] = 1'b0;
    assign proc_233_start_FIFO_blk[1] = 1'b0;
    assign proc_233_TLF_FIFO_blk[1] = 1'b0;
    assign proc_233_input_sync_blk[1] = 1'b0;
    assign proc_233_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_233[1] = dl_detect_out ? proc_dep_vld_vec_233_reg[1] : (proc_233_data_FIFO_blk[1] | proc_233_data_PIPO_blk[1] | proc_233_start_FIFO_blk[1] | proc_233_TLF_FIFO_blk[1] | proc_233_input_sync_blk[1] | proc_233_output_sync_blk[1]);
    assign proc_233_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_3_x1_U0.fifo_B_PE_4_3_x1123_blk_n);
    assign proc_233_data_PIPO_blk[2] = 1'b0;
    assign proc_233_start_FIFO_blk[2] = 1'b0;
    assign proc_233_TLF_FIFO_blk[2] = 1'b0;
    assign proc_233_input_sync_blk[2] = 1'b0;
    assign proc_233_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_233[2] = dl_detect_out ? proc_dep_vld_vec_233_reg[2] : (proc_233_data_FIFO_blk[2] | proc_233_data_PIPO_blk[2] | proc_233_start_FIFO_blk[2] | proc_233_TLF_FIFO_blk[2] | proc_233_input_sync_blk[2] | proc_233_output_sync_blk[2]);
    assign proc_233_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_3_x1_U0.fifo_B_PE_5_3_x1124_blk_n);
    assign proc_233_data_PIPO_blk[3] = 1'b0;
    assign proc_233_start_FIFO_blk[3] = 1'b0;
    assign proc_233_TLF_FIFO_blk[3] = 1'b0;
    assign proc_233_input_sync_blk[3] = 1'b0;
    assign proc_233_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_233[3] = dl_detect_out ? proc_dep_vld_vec_233_reg[3] : (proc_233_data_FIFO_blk[3] | proc_233_data_PIPO_blk[3] | proc_233_start_FIFO_blk[3] | proc_233_TLF_FIFO_blk[3] | proc_233_input_sync_blk[3] | proc_233_output_sync_blk[3]);
    assign proc_233_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_3_x1_U0.fifo_C_drain_PE_4_3_x1192_blk_n);
    assign proc_233_data_PIPO_blk[4] = 1'b0;
    assign proc_233_start_FIFO_blk[4] = 1'b0;
    assign proc_233_TLF_FIFO_blk[4] = 1'b0;
    assign proc_233_input_sync_blk[4] = 1'b0;
    assign proc_233_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_233[4] = dl_detect_out ? proc_dep_vld_vec_233_reg[4] : (proc_233_data_FIFO_blk[4] | proc_233_data_PIPO_blk[4] | proc_233_start_FIFO_blk[4] | proc_233_TLF_FIFO_blk[4] | proc_233_input_sync_blk[4] | proc_233_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_233_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_233_reg <= proc_dep_vld_vec_233;
        end
    end
    assign in_chan_dep_vld_vec_233[0] = dep_chan_vld_225_233;
    assign in_chan_dep_data_vec_233[351 : 0] = dep_chan_data_225_233;
    assign token_in_vec_233[0] = token_225_233;
    assign in_chan_dep_vld_vec_233[1] = dep_chan_vld_232_233;
    assign in_chan_dep_data_vec_233[703 : 352] = dep_chan_data_232_233;
    assign token_in_vec_233[1] = token_232_233;
    assign in_chan_dep_vld_vec_233[2] = dep_chan_vld_234_233;
    assign in_chan_dep_data_vec_233[1055 : 704] = dep_chan_data_234_233;
    assign token_in_vec_233[2] = token_234_233;
    assign in_chan_dep_vld_vec_233[3] = dep_chan_vld_241_233;
    assign in_chan_dep_data_vec_233[1407 : 1056] = dep_chan_data_241_233;
    assign token_in_vec_233[3] = token_241_233;
    assign in_chan_dep_vld_vec_233[4] = dep_chan_vld_305_233;
    assign in_chan_dep_data_vec_233[1759 : 1408] = dep_chan_data_305_233;
    assign token_in_vec_233[4] = token_305_233;
    assign dep_chan_vld_233_232 = out_chan_dep_vld_vec_233[0];
    assign dep_chan_data_233_232 = out_chan_dep_data_233;
    assign token_233_232 = token_out_vec_233[0];
    assign dep_chan_vld_233_234 = out_chan_dep_vld_vec_233[1];
    assign dep_chan_data_233_234 = out_chan_dep_data_233;
    assign token_233_234 = token_out_vec_233[1];
    assign dep_chan_vld_233_225 = out_chan_dep_vld_vec_233[2];
    assign dep_chan_data_233_225 = out_chan_dep_data_233;
    assign token_233_225 = token_out_vec_233[2];
    assign dep_chan_vld_233_241 = out_chan_dep_vld_vec_233[3];
    assign dep_chan_data_233_241 = out_chan_dep_data_233;
    assign token_233_241 = token_out_vec_233[3];
    assign dep_chan_vld_233_305 = out_chan_dep_vld_vec_233[4];
    assign dep_chan_data_233_305 = out_chan_dep_data_233;
    assign token_233_305 = token_out_vec_233[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_4_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 234, 5, 5) top_hls_deadlock_detect_unit_234 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_234),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_234),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_234),
        .token_in_vec(token_in_vec_234),
        .dl_detect_in(dl_detect_out),
        .origin(origin[234]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_234),
        .out_chan_dep_data(out_chan_dep_data_234),
        .token_out_vec(token_out_vec_234),
        .dl_detect_out(dl_in_vec[234]));

    assign proc_234_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_4_x1_U0.fifo_A_PE_4_4_x160_blk_n);
    assign proc_234_data_PIPO_blk[0] = 1'b0;
    assign proc_234_start_FIFO_blk[0] = 1'b0;
    assign proc_234_TLF_FIFO_blk[0] = 1'b0;
    assign proc_234_input_sync_blk[0] = 1'b0;
    assign proc_234_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_234[0] = dl_detect_out ? proc_dep_vld_vec_234_reg[0] : (proc_234_data_FIFO_blk[0] | proc_234_data_PIPO_blk[0] | proc_234_start_FIFO_blk[0] | proc_234_TLF_FIFO_blk[0] | proc_234_input_sync_blk[0] | proc_234_output_sync_blk[0]);
    assign proc_234_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_4_x1_U0.fifo_A_PE_4_5_x161_blk_n);
    assign proc_234_data_PIPO_blk[1] = 1'b0;
    assign proc_234_start_FIFO_blk[1] = 1'b0;
    assign proc_234_TLF_FIFO_blk[1] = 1'b0;
    assign proc_234_input_sync_blk[1] = 1'b0;
    assign proc_234_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_234[1] = dl_detect_out ? proc_dep_vld_vec_234_reg[1] : (proc_234_data_FIFO_blk[1] | proc_234_data_PIPO_blk[1] | proc_234_start_FIFO_blk[1] | proc_234_TLF_FIFO_blk[1] | proc_234_input_sync_blk[1] | proc_234_output_sync_blk[1]);
    assign proc_234_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_4_x1_U0.fifo_B_PE_4_4_x1132_blk_n);
    assign proc_234_data_PIPO_blk[2] = 1'b0;
    assign proc_234_start_FIFO_blk[2] = 1'b0;
    assign proc_234_TLF_FIFO_blk[2] = 1'b0;
    assign proc_234_input_sync_blk[2] = 1'b0;
    assign proc_234_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_234[2] = dl_detect_out ? proc_dep_vld_vec_234_reg[2] : (proc_234_data_FIFO_blk[2] | proc_234_data_PIPO_blk[2] | proc_234_start_FIFO_blk[2] | proc_234_TLF_FIFO_blk[2] | proc_234_input_sync_blk[2] | proc_234_output_sync_blk[2]);
    assign proc_234_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_4_x1_U0.fifo_B_PE_5_4_x1133_blk_n);
    assign proc_234_data_PIPO_blk[3] = 1'b0;
    assign proc_234_start_FIFO_blk[3] = 1'b0;
    assign proc_234_TLF_FIFO_blk[3] = 1'b0;
    assign proc_234_input_sync_blk[3] = 1'b0;
    assign proc_234_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_234[3] = dl_detect_out ? proc_dep_vld_vec_234_reg[3] : (proc_234_data_FIFO_blk[3] | proc_234_data_PIPO_blk[3] | proc_234_start_FIFO_blk[3] | proc_234_TLF_FIFO_blk[3] | proc_234_input_sync_blk[3] | proc_234_output_sync_blk[3]);
    assign proc_234_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_4_x1_U0.fifo_C_drain_PE_4_4_x1200_blk_n);
    assign proc_234_data_PIPO_blk[4] = 1'b0;
    assign proc_234_start_FIFO_blk[4] = 1'b0;
    assign proc_234_TLF_FIFO_blk[4] = 1'b0;
    assign proc_234_input_sync_blk[4] = 1'b0;
    assign proc_234_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_234[4] = dl_detect_out ? proc_dep_vld_vec_234_reg[4] : (proc_234_data_FIFO_blk[4] | proc_234_data_PIPO_blk[4] | proc_234_start_FIFO_blk[4] | proc_234_TLF_FIFO_blk[4] | proc_234_input_sync_blk[4] | proc_234_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_234_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_234_reg <= proc_dep_vld_vec_234;
        end
    end
    assign in_chan_dep_vld_vec_234[0] = dep_chan_vld_226_234;
    assign in_chan_dep_data_vec_234[351 : 0] = dep_chan_data_226_234;
    assign token_in_vec_234[0] = token_226_234;
    assign in_chan_dep_vld_vec_234[1] = dep_chan_vld_233_234;
    assign in_chan_dep_data_vec_234[703 : 352] = dep_chan_data_233_234;
    assign token_in_vec_234[1] = token_233_234;
    assign in_chan_dep_vld_vec_234[2] = dep_chan_vld_235_234;
    assign in_chan_dep_data_vec_234[1055 : 704] = dep_chan_data_235_234;
    assign token_in_vec_234[2] = token_235_234;
    assign in_chan_dep_vld_vec_234[3] = dep_chan_vld_242_234;
    assign in_chan_dep_data_vec_234[1407 : 1056] = dep_chan_data_242_234;
    assign token_in_vec_234[3] = token_242_234;
    assign in_chan_dep_vld_vec_234[4] = dep_chan_vld_313_234;
    assign in_chan_dep_data_vec_234[1759 : 1408] = dep_chan_data_313_234;
    assign token_in_vec_234[4] = token_313_234;
    assign dep_chan_vld_234_233 = out_chan_dep_vld_vec_234[0];
    assign dep_chan_data_234_233 = out_chan_dep_data_234;
    assign token_234_233 = token_out_vec_234[0];
    assign dep_chan_vld_234_235 = out_chan_dep_vld_vec_234[1];
    assign dep_chan_data_234_235 = out_chan_dep_data_234;
    assign token_234_235 = token_out_vec_234[1];
    assign dep_chan_vld_234_226 = out_chan_dep_vld_vec_234[2];
    assign dep_chan_data_234_226 = out_chan_dep_data_234;
    assign token_234_226 = token_out_vec_234[2];
    assign dep_chan_vld_234_242 = out_chan_dep_vld_vec_234[3];
    assign dep_chan_data_234_242 = out_chan_dep_data_234;
    assign token_234_242 = token_out_vec_234[3];
    assign dep_chan_vld_234_313 = out_chan_dep_vld_vec_234[4];
    assign dep_chan_data_234_313 = out_chan_dep_data_234;
    assign token_234_313 = token_out_vec_234[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_4_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 235, 5, 5) top_hls_deadlock_detect_unit_235 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_235),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_235),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_235),
        .token_in_vec(token_in_vec_235),
        .dl_detect_in(dl_detect_out),
        .origin(origin[235]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_235),
        .out_chan_dep_data(out_chan_dep_data_235),
        .token_out_vec(token_out_vec_235),
        .dl_detect_out(dl_in_vec[235]));

    assign proc_235_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_5_x1_U0.fifo_A_PE_4_5_x161_blk_n);
    assign proc_235_data_PIPO_blk[0] = 1'b0;
    assign proc_235_start_FIFO_blk[0] = 1'b0;
    assign proc_235_TLF_FIFO_blk[0] = 1'b0;
    assign proc_235_input_sync_blk[0] = 1'b0;
    assign proc_235_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_235[0] = dl_detect_out ? proc_dep_vld_vec_235_reg[0] : (proc_235_data_FIFO_blk[0] | proc_235_data_PIPO_blk[0] | proc_235_start_FIFO_blk[0] | proc_235_TLF_FIFO_blk[0] | proc_235_input_sync_blk[0] | proc_235_output_sync_blk[0]);
    assign proc_235_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_5_x1_U0.fifo_A_PE_4_6_x162_blk_n);
    assign proc_235_data_PIPO_blk[1] = 1'b0;
    assign proc_235_start_FIFO_blk[1] = 1'b0;
    assign proc_235_TLF_FIFO_blk[1] = 1'b0;
    assign proc_235_input_sync_blk[1] = 1'b0;
    assign proc_235_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_235[1] = dl_detect_out ? proc_dep_vld_vec_235_reg[1] : (proc_235_data_FIFO_blk[1] | proc_235_data_PIPO_blk[1] | proc_235_start_FIFO_blk[1] | proc_235_TLF_FIFO_blk[1] | proc_235_input_sync_blk[1] | proc_235_output_sync_blk[1]);
    assign proc_235_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_5_x1_U0.fifo_B_PE_4_5_x1141_blk_n);
    assign proc_235_data_PIPO_blk[2] = 1'b0;
    assign proc_235_start_FIFO_blk[2] = 1'b0;
    assign proc_235_TLF_FIFO_blk[2] = 1'b0;
    assign proc_235_input_sync_blk[2] = 1'b0;
    assign proc_235_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_235[2] = dl_detect_out ? proc_dep_vld_vec_235_reg[2] : (proc_235_data_FIFO_blk[2] | proc_235_data_PIPO_blk[2] | proc_235_start_FIFO_blk[2] | proc_235_TLF_FIFO_blk[2] | proc_235_input_sync_blk[2] | proc_235_output_sync_blk[2]);
    assign proc_235_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_5_x1_U0.fifo_B_PE_5_5_x1142_blk_n);
    assign proc_235_data_PIPO_blk[3] = 1'b0;
    assign proc_235_start_FIFO_blk[3] = 1'b0;
    assign proc_235_TLF_FIFO_blk[3] = 1'b0;
    assign proc_235_input_sync_blk[3] = 1'b0;
    assign proc_235_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_235[3] = dl_detect_out ? proc_dep_vld_vec_235_reg[3] : (proc_235_data_FIFO_blk[3] | proc_235_data_PIPO_blk[3] | proc_235_start_FIFO_blk[3] | proc_235_TLF_FIFO_blk[3] | proc_235_input_sync_blk[3] | proc_235_output_sync_blk[3]);
    assign proc_235_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_5_x1_U0.fifo_C_drain_PE_4_5_x1208_blk_n);
    assign proc_235_data_PIPO_blk[4] = 1'b0;
    assign proc_235_start_FIFO_blk[4] = 1'b0;
    assign proc_235_TLF_FIFO_blk[4] = 1'b0;
    assign proc_235_input_sync_blk[4] = 1'b0;
    assign proc_235_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_235[4] = dl_detect_out ? proc_dep_vld_vec_235_reg[4] : (proc_235_data_FIFO_blk[4] | proc_235_data_PIPO_blk[4] | proc_235_start_FIFO_blk[4] | proc_235_TLF_FIFO_blk[4] | proc_235_input_sync_blk[4] | proc_235_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_235_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_235_reg <= proc_dep_vld_vec_235;
        end
    end
    assign in_chan_dep_vld_vec_235[0] = dep_chan_vld_227_235;
    assign in_chan_dep_data_vec_235[351 : 0] = dep_chan_data_227_235;
    assign token_in_vec_235[0] = token_227_235;
    assign in_chan_dep_vld_vec_235[1] = dep_chan_vld_234_235;
    assign in_chan_dep_data_vec_235[703 : 352] = dep_chan_data_234_235;
    assign token_in_vec_235[1] = token_234_235;
    assign in_chan_dep_vld_vec_235[2] = dep_chan_vld_236_235;
    assign in_chan_dep_data_vec_235[1055 : 704] = dep_chan_data_236_235;
    assign token_in_vec_235[2] = token_236_235;
    assign in_chan_dep_vld_vec_235[3] = dep_chan_vld_243_235;
    assign in_chan_dep_data_vec_235[1407 : 1056] = dep_chan_data_243_235;
    assign token_in_vec_235[3] = token_243_235;
    assign in_chan_dep_vld_vec_235[4] = dep_chan_vld_321_235;
    assign in_chan_dep_data_vec_235[1759 : 1408] = dep_chan_data_321_235;
    assign token_in_vec_235[4] = token_321_235;
    assign dep_chan_vld_235_234 = out_chan_dep_vld_vec_235[0];
    assign dep_chan_data_235_234 = out_chan_dep_data_235;
    assign token_235_234 = token_out_vec_235[0];
    assign dep_chan_vld_235_236 = out_chan_dep_vld_vec_235[1];
    assign dep_chan_data_235_236 = out_chan_dep_data_235;
    assign token_235_236 = token_out_vec_235[1];
    assign dep_chan_vld_235_227 = out_chan_dep_vld_vec_235[2];
    assign dep_chan_data_235_227 = out_chan_dep_data_235;
    assign token_235_227 = token_out_vec_235[2];
    assign dep_chan_vld_235_243 = out_chan_dep_vld_vec_235[3];
    assign dep_chan_data_235_243 = out_chan_dep_data_235;
    assign token_235_243 = token_out_vec_235[3];
    assign dep_chan_vld_235_321 = out_chan_dep_vld_vec_235[4];
    assign dep_chan_data_235_321 = out_chan_dep_data_235;
    assign token_235_321 = token_out_vec_235[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_4_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 236, 5, 5) top_hls_deadlock_detect_unit_236 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_236),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_236),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_236),
        .token_in_vec(token_in_vec_236),
        .dl_detect_in(dl_detect_out),
        .origin(origin[236]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_236),
        .out_chan_dep_data(out_chan_dep_data_236),
        .token_out_vec(token_out_vec_236),
        .dl_detect_out(dl_in_vec[236]));

    assign proc_236_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_6_x1_U0.fifo_A_PE_4_6_x162_blk_n);
    assign proc_236_data_PIPO_blk[0] = 1'b0;
    assign proc_236_start_FIFO_blk[0] = 1'b0;
    assign proc_236_TLF_FIFO_blk[0] = 1'b0;
    assign proc_236_input_sync_blk[0] = 1'b0;
    assign proc_236_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_236[0] = dl_detect_out ? proc_dep_vld_vec_236_reg[0] : (proc_236_data_FIFO_blk[0] | proc_236_data_PIPO_blk[0] | proc_236_start_FIFO_blk[0] | proc_236_TLF_FIFO_blk[0] | proc_236_input_sync_blk[0] | proc_236_output_sync_blk[0]);
    assign proc_236_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_6_x1_U0.fifo_A_PE_4_7_x163_blk_n);
    assign proc_236_data_PIPO_blk[1] = 1'b0;
    assign proc_236_start_FIFO_blk[1] = 1'b0;
    assign proc_236_TLF_FIFO_blk[1] = 1'b0;
    assign proc_236_input_sync_blk[1] = 1'b0;
    assign proc_236_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_236[1] = dl_detect_out ? proc_dep_vld_vec_236_reg[1] : (proc_236_data_FIFO_blk[1] | proc_236_data_PIPO_blk[1] | proc_236_start_FIFO_blk[1] | proc_236_TLF_FIFO_blk[1] | proc_236_input_sync_blk[1] | proc_236_output_sync_blk[1]);
    assign proc_236_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_6_x1_U0.fifo_B_PE_4_6_x1150_blk_n);
    assign proc_236_data_PIPO_blk[2] = 1'b0;
    assign proc_236_start_FIFO_blk[2] = 1'b0;
    assign proc_236_TLF_FIFO_blk[2] = 1'b0;
    assign proc_236_input_sync_blk[2] = 1'b0;
    assign proc_236_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_236[2] = dl_detect_out ? proc_dep_vld_vec_236_reg[2] : (proc_236_data_FIFO_blk[2] | proc_236_data_PIPO_blk[2] | proc_236_start_FIFO_blk[2] | proc_236_TLF_FIFO_blk[2] | proc_236_input_sync_blk[2] | proc_236_output_sync_blk[2]);
    assign proc_236_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_6_x1_U0.fifo_B_PE_5_6_x1151_blk_n);
    assign proc_236_data_PIPO_blk[3] = 1'b0;
    assign proc_236_start_FIFO_blk[3] = 1'b0;
    assign proc_236_TLF_FIFO_blk[3] = 1'b0;
    assign proc_236_input_sync_blk[3] = 1'b0;
    assign proc_236_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_236[3] = dl_detect_out ? proc_dep_vld_vec_236_reg[3] : (proc_236_data_FIFO_blk[3] | proc_236_data_PIPO_blk[3] | proc_236_start_FIFO_blk[3] | proc_236_TLF_FIFO_blk[3] | proc_236_input_sync_blk[3] | proc_236_output_sync_blk[3]);
    assign proc_236_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_6_x1_U0.fifo_C_drain_PE_4_6_x1216_blk_n);
    assign proc_236_data_PIPO_blk[4] = 1'b0;
    assign proc_236_start_FIFO_blk[4] = 1'b0;
    assign proc_236_TLF_FIFO_blk[4] = 1'b0;
    assign proc_236_input_sync_blk[4] = 1'b0;
    assign proc_236_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_236[4] = dl_detect_out ? proc_dep_vld_vec_236_reg[4] : (proc_236_data_FIFO_blk[4] | proc_236_data_PIPO_blk[4] | proc_236_start_FIFO_blk[4] | proc_236_TLF_FIFO_blk[4] | proc_236_input_sync_blk[4] | proc_236_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_236_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_236_reg <= proc_dep_vld_vec_236;
        end
    end
    assign in_chan_dep_vld_vec_236[0] = dep_chan_vld_228_236;
    assign in_chan_dep_data_vec_236[351 : 0] = dep_chan_data_228_236;
    assign token_in_vec_236[0] = token_228_236;
    assign in_chan_dep_vld_vec_236[1] = dep_chan_vld_235_236;
    assign in_chan_dep_data_vec_236[703 : 352] = dep_chan_data_235_236;
    assign token_in_vec_236[1] = token_235_236;
    assign in_chan_dep_vld_vec_236[2] = dep_chan_vld_237_236;
    assign in_chan_dep_data_vec_236[1055 : 704] = dep_chan_data_237_236;
    assign token_in_vec_236[2] = token_237_236;
    assign in_chan_dep_vld_vec_236[3] = dep_chan_vld_244_236;
    assign in_chan_dep_data_vec_236[1407 : 1056] = dep_chan_data_244_236;
    assign token_in_vec_236[3] = token_244_236;
    assign in_chan_dep_vld_vec_236[4] = dep_chan_vld_329_236;
    assign in_chan_dep_data_vec_236[1759 : 1408] = dep_chan_data_329_236;
    assign token_in_vec_236[4] = token_329_236;
    assign dep_chan_vld_236_235 = out_chan_dep_vld_vec_236[0];
    assign dep_chan_data_236_235 = out_chan_dep_data_236;
    assign token_236_235 = token_out_vec_236[0];
    assign dep_chan_vld_236_237 = out_chan_dep_vld_vec_236[1];
    assign dep_chan_data_236_237 = out_chan_dep_data_236;
    assign token_236_237 = token_out_vec_236[1];
    assign dep_chan_vld_236_228 = out_chan_dep_vld_vec_236[2];
    assign dep_chan_data_236_228 = out_chan_dep_data_236;
    assign token_236_228 = token_out_vec_236[2];
    assign dep_chan_vld_236_244 = out_chan_dep_vld_vec_236[3];
    assign dep_chan_data_236_244 = out_chan_dep_data_236;
    assign token_236_244 = token_out_vec_236[3];
    assign dep_chan_vld_236_329 = out_chan_dep_vld_vec_236[4];
    assign dep_chan_data_236_329 = out_chan_dep_data_236;
    assign token_236_329 = token_out_vec_236[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_4_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 237, 5, 5) top_hls_deadlock_detect_unit_237 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_237),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_237),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_237),
        .token_in_vec(token_in_vec_237),
        .dl_detect_in(dl_detect_out),
        .origin(origin[237]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_237),
        .out_chan_dep_data(out_chan_dep_data_237),
        .token_out_vec(token_out_vec_237),
        .dl_detect_out(dl_in_vec[237]));

    assign proc_237_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_7_x1_U0.fifo_A_PE_4_7_x163_blk_n);
    assign proc_237_data_PIPO_blk[0] = 1'b0;
    assign proc_237_start_FIFO_blk[0] = 1'b0;
    assign proc_237_TLF_FIFO_blk[0] = 1'b0;
    assign proc_237_input_sync_blk[0] = 1'b0;
    assign proc_237_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_237[0] = dl_detect_out ? proc_dep_vld_vec_237_reg[0] : (proc_237_data_FIFO_blk[0] | proc_237_data_PIPO_blk[0] | proc_237_start_FIFO_blk[0] | proc_237_TLF_FIFO_blk[0] | proc_237_input_sync_blk[0] | proc_237_output_sync_blk[0]);
    assign proc_237_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_7_x1_U0.fifo_A_PE_4_8_x164_blk_n);
    assign proc_237_data_PIPO_blk[1] = 1'b0;
    assign proc_237_start_FIFO_blk[1] = 1'b0;
    assign proc_237_TLF_FIFO_blk[1] = 1'b0;
    assign proc_237_input_sync_blk[1] = 1'b0;
    assign proc_237_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_237[1] = dl_detect_out ? proc_dep_vld_vec_237_reg[1] : (proc_237_data_FIFO_blk[1] | proc_237_data_PIPO_blk[1] | proc_237_start_FIFO_blk[1] | proc_237_TLF_FIFO_blk[1] | proc_237_input_sync_blk[1] | proc_237_output_sync_blk[1]);
    assign proc_237_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_7_x1_U0.fifo_B_PE_4_7_x1159_blk_n);
    assign proc_237_data_PIPO_blk[2] = 1'b0;
    assign proc_237_start_FIFO_blk[2] = 1'b0;
    assign proc_237_TLF_FIFO_blk[2] = 1'b0;
    assign proc_237_input_sync_blk[2] = 1'b0;
    assign proc_237_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_237[2] = dl_detect_out ? proc_dep_vld_vec_237_reg[2] : (proc_237_data_FIFO_blk[2] | proc_237_data_PIPO_blk[2] | proc_237_start_FIFO_blk[2] | proc_237_TLF_FIFO_blk[2] | proc_237_input_sync_blk[2] | proc_237_output_sync_blk[2]);
    assign proc_237_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_7_x1_U0.fifo_B_PE_5_7_x1160_blk_n);
    assign proc_237_data_PIPO_blk[3] = 1'b0;
    assign proc_237_start_FIFO_blk[3] = 1'b0;
    assign proc_237_TLF_FIFO_blk[3] = 1'b0;
    assign proc_237_input_sync_blk[3] = 1'b0;
    assign proc_237_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_237[3] = dl_detect_out ? proc_dep_vld_vec_237_reg[3] : (proc_237_data_FIFO_blk[3] | proc_237_data_PIPO_blk[3] | proc_237_start_FIFO_blk[3] | proc_237_TLF_FIFO_blk[3] | proc_237_input_sync_blk[3] | proc_237_output_sync_blk[3]);
    assign proc_237_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_4_7_x1_U0.fifo_C_drain_PE_4_7_x1224_blk_n);
    assign proc_237_data_PIPO_blk[4] = 1'b0;
    assign proc_237_start_FIFO_blk[4] = 1'b0;
    assign proc_237_TLF_FIFO_blk[4] = 1'b0;
    assign proc_237_input_sync_blk[4] = 1'b0;
    assign proc_237_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_237[4] = dl_detect_out ? proc_dep_vld_vec_237_reg[4] : (proc_237_data_FIFO_blk[4] | proc_237_data_PIPO_blk[4] | proc_237_start_FIFO_blk[4] | proc_237_TLF_FIFO_blk[4] | proc_237_input_sync_blk[4] | proc_237_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_237_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_237_reg <= proc_dep_vld_vec_237;
        end
    end
    assign in_chan_dep_vld_vec_237[0] = dep_chan_vld_229_237;
    assign in_chan_dep_data_vec_237[351 : 0] = dep_chan_data_229_237;
    assign token_in_vec_237[0] = token_229_237;
    assign in_chan_dep_vld_vec_237[1] = dep_chan_vld_236_237;
    assign in_chan_dep_data_vec_237[703 : 352] = dep_chan_data_236_237;
    assign token_in_vec_237[1] = token_236_237;
    assign in_chan_dep_vld_vec_237[2] = dep_chan_vld_245_237;
    assign in_chan_dep_data_vec_237[1055 : 704] = dep_chan_data_245_237;
    assign token_in_vec_237[2] = token_245_237;
    assign in_chan_dep_vld_vec_237[3] = dep_chan_vld_266_237;
    assign in_chan_dep_data_vec_237[1407 : 1056] = dep_chan_data_266_237;
    assign token_in_vec_237[3] = token_266_237;
    assign in_chan_dep_vld_vec_237[4] = dep_chan_vld_337_237;
    assign in_chan_dep_data_vec_237[1759 : 1408] = dep_chan_data_337_237;
    assign token_in_vec_237[4] = token_337_237;
    assign dep_chan_vld_237_236 = out_chan_dep_vld_vec_237[0];
    assign dep_chan_data_237_236 = out_chan_dep_data_237;
    assign token_237_236 = token_out_vec_237[0];
    assign dep_chan_vld_237_266 = out_chan_dep_vld_vec_237[1];
    assign dep_chan_data_237_266 = out_chan_dep_data_237;
    assign token_237_266 = token_out_vec_237[1];
    assign dep_chan_vld_237_229 = out_chan_dep_vld_vec_237[2];
    assign dep_chan_data_237_229 = out_chan_dep_data_237;
    assign token_237_229 = token_out_vec_237[2];
    assign dep_chan_vld_237_245 = out_chan_dep_vld_vec_237[3];
    assign dep_chan_data_237_245 = out_chan_dep_data_237;
    assign token_237_245 = token_out_vec_237[3];
    assign dep_chan_vld_237_337 = out_chan_dep_vld_vec_237[4];
    assign dep_chan_data_237_337 = out_chan_dep_data_237;
    assign token_237_337 = token_out_vec_237[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_5_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 238, 5, 5) top_hls_deadlock_detect_unit_238 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_238),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_238),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_238),
        .token_in_vec(token_in_vec_238),
        .dl_detect_in(dl_detect_out),
        .origin(origin[238]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_238),
        .out_chan_dep_data(out_chan_dep_data_238),
        .token_out_vec(token_out_vec_238),
        .dl_detect_out(dl_in_vec[238]));

    assign proc_238_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_0_x1_U0.fifo_A_PE_5_0_x165_blk_n);
    assign proc_238_data_PIPO_blk[0] = 1'b0;
    assign proc_238_start_FIFO_blk[0] = 1'b0;
    assign proc_238_TLF_FIFO_blk[0] = 1'b0;
    assign proc_238_input_sync_blk[0] = 1'b0;
    assign proc_238_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_238[0] = dl_detect_out ? proc_dep_vld_vec_238_reg[0] : (proc_238_data_FIFO_blk[0] | proc_238_data_PIPO_blk[0] | proc_238_start_FIFO_blk[0] | proc_238_TLF_FIFO_blk[0] | proc_238_input_sync_blk[0] | proc_238_output_sync_blk[0]);
    assign proc_238_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_0_x1_U0.fifo_A_PE_5_1_x166_blk_n);
    assign proc_238_data_PIPO_blk[1] = 1'b0;
    assign proc_238_start_FIFO_blk[1] = 1'b0;
    assign proc_238_TLF_FIFO_blk[1] = 1'b0;
    assign proc_238_input_sync_blk[1] = 1'b0;
    assign proc_238_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_238[1] = dl_detect_out ? proc_dep_vld_vec_238_reg[1] : (proc_238_data_FIFO_blk[1] | proc_238_data_PIPO_blk[1] | proc_238_start_FIFO_blk[1] | proc_238_TLF_FIFO_blk[1] | proc_238_input_sync_blk[1] | proc_238_output_sync_blk[1]);
    assign proc_238_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_0_x1_U0.fifo_B_PE_5_0_x197_blk_n);
    assign proc_238_data_PIPO_blk[2] = 1'b0;
    assign proc_238_start_FIFO_blk[2] = 1'b0;
    assign proc_238_TLF_FIFO_blk[2] = 1'b0;
    assign proc_238_input_sync_blk[2] = 1'b0;
    assign proc_238_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_238[2] = dl_detect_out ? proc_dep_vld_vec_238_reg[2] : (proc_238_data_FIFO_blk[2] | proc_238_data_PIPO_blk[2] | proc_238_start_FIFO_blk[2] | proc_238_TLF_FIFO_blk[2] | proc_238_input_sync_blk[2] | proc_238_output_sync_blk[2]);
    assign proc_238_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_0_x1_U0.fifo_B_PE_6_0_x198_blk_n);
    assign proc_238_data_PIPO_blk[3] = 1'b0;
    assign proc_238_start_FIFO_blk[3] = 1'b0;
    assign proc_238_TLF_FIFO_blk[3] = 1'b0;
    assign proc_238_input_sync_blk[3] = 1'b0;
    assign proc_238_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_238[3] = dl_detect_out ? proc_dep_vld_vec_238_reg[3] : (proc_238_data_FIFO_blk[3] | proc_238_data_PIPO_blk[3] | proc_238_start_FIFO_blk[3] | proc_238_TLF_FIFO_blk[3] | proc_238_input_sync_blk[3] | proc_238_output_sync_blk[3]);
    assign proc_238_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_0_x1_U0.fifo_C_drain_PE_5_0_x1169_blk_n);
    assign proc_238_data_PIPO_blk[4] = 1'b0;
    assign proc_238_start_FIFO_blk[4] = 1'b0;
    assign proc_238_TLF_FIFO_blk[4] = 1'b0;
    assign proc_238_input_sync_blk[4] = 1'b0;
    assign proc_238_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_238[4] = dl_detect_out ? proc_dep_vld_vec_238_reg[4] : (proc_238_data_FIFO_blk[4] | proc_238_data_PIPO_blk[4] | proc_238_start_FIFO_blk[4] | proc_238_TLF_FIFO_blk[4] | proc_238_input_sync_blk[4] | proc_238_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_238_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_238_reg <= proc_dep_vld_vec_238;
        end
    end
    assign in_chan_dep_vld_vec_238[0] = dep_chan_vld_185_238;
    assign in_chan_dep_data_vec_238[351 : 0] = dep_chan_data_185_238;
    assign token_in_vec_238[0] = token_185_238;
    assign in_chan_dep_vld_vec_238[1] = dep_chan_vld_230_238;
    assign in_chan_dep_data_vec_238[703 : 352] = dep_chan_data_230_238;
    assign token_in_vec_238[1] = token_230_238;
    assign in_chan_dep_vld_vec_238[2] = dep_chan_vld_239_238;
    assign in_chan_dep_data_vec_238[1055 : 704] = dep_chan_data_239_238;
    assign token_in_vec_238[2] = token_239_238;
    assign in_chan_dep_vld_vec_238[3] = dep_chan_vld_246_238;
    assign in_chan_dep_data_vec_238[1407 : 1056] = dep_chan_data_246_238;
    assign token_in_vec_238[3] = token_246_238;
    assign in_chan_dep_vld_vec_238[4] = dep_chan_vld_280_238;
    assign in_chan_dep_data_vec_238[1759 : 1408] = dep_chan_data_280_238;
    assign token_in_vec_238[4] = token_280_238;
    assign dep_chan_vld_238_185 = out_chan_dep_vld_vec_238[0];
    assign dep_chan_data_238_185 = out_chan_dep_data_238;
    assign token_238_185 = token_out_vec_238[0];
    assign dep_chan_vld_238_239 = out_chan_dep_vld_vec_238[1];
    assign dep_chan_data_238_239 = out_chan_dep_data_238;
    assign token_238_239 = token_out_vec_238[1];
    assign dep_chan_vld_238_230 = out_chan_dep_vld_vec_238[2];
    assign dep_chan_data_238_230 = out_chan_dep_data_238;
    assign token_238_230 = token_out_vec_238[2];
    assign dep_chan_vld_238_246 = out_chan_dep_vld_vec_238[3];
    assign dep_chan_data_238_246 = out_chan_dep_data_238;
    assign token_238_246 = token_out_vec_238[3];
    assign dep_chan_vld_238_280 = out_chan_dep_vld_vec_238[4];
    assign dep_chan_data_238_280 = out_chan_dep_data_238;
    assign token_238_280 = token_out_vec_238[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_5_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 239, 5, 5) top_hls_deadlock_detect_unit_239 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_239),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_239),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_239),
        .token_in_vec(token_in_vec_239),
        .dl_detect_in(dl_detect_out),
        .origin(origin[239]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_239),
        .out_chan_dep_data(out_chan_dep_data_239),
        .token_out_vec(token_out_vec_239),
        .dl_detect_out(dl_in_vec[239]));

    assign proc_239_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_1_x1_U0.fifo_A_PE_5_1_x166_blk_n);
    assign proc_239_data_PIPO_blk[0] = 1'b0;
    assign proc_239_start_FIFO_blk[0] = 1'b0;
    assign proc_239_TLF_FIFO_blk[0] = 1'b0;
    assign proc_239_input_sync_blk[0] = 1'b0;
    assign proc_239_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_239[0] = dl_detect_out ? proc_dep_vld_vec_239_reg[0] : (proc_239_data_FIFO_blk[0] | proc_239_data_PIPO_blk[0] | proc_239_start_FIFO_blk[0] | proc_239_TLF_FIFO_blk[0] | proc_239_input_sync_blk[0] | proc_239_output_sync_blk[0]);
    assign proc_239_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_1_x1_U0.fifo_A_PE_5_2_x167_blk_n);
    assign proc_239_data_PIPO_blk[1] = 1'b0;
    assign proc_239_start_FIFO_blk[1] = 1'b0;
    assign proc_239_TLF_FIFO_blk[1] = 1'b0;
    assign proc_239_input_sync_blk[1] = 1'b0;
    assign proc_239_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_239[1] = dl_detect_out ? proc_dep_vld_vec_239_reg[1] : (proc_239_data_FIFO_blk[1] | proc_239_data_PIPO_blk[1] | proc_239_start_FIFO_blk[1] | proc_239_TLF_FIFO_blk[1] | proc_239_input_sync_blk[1] | proc_239_output_sync_blk[1]);
    assign proc_239_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_1_x1_U0.fifo_B_PE_5_1_x1106_blk_n);
    assign proc_239_data_PIPO_blk[2] = 1'b0;
    assign proc_239_start_FIFO_blk[2] = 1'b0;
    assign proc_239_TLF_FIFO_blk[2] = 1'b0;
    assign proc_239_input_sync_blk[2] = 1'b0;
    assign proc_239_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_239[2] = dl_detect_out ? proc_dep_vld_vec_239_reg[2] : (proc_239_data_FIFO_blk[2] | proc_239_data_PIPO_blk[2] | proc_239_start_FIFO_blk[2] | proc_239_TLF_FIFO_blk[2] | proc_239_input_sync_blk[2] | proc_239_output_sync_blk[2]);
    assign proc_239_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_1_x1_U0.fifo_B_PE_6_1_x1107_blk_n);
    assign proc_239_data_PIPO_blk[3] = 1'b0;
    assign proc_239_start_FIFO_blk[3] = 1'b0;
    assign proc_239_TLF_FIFO_blk[3] = 1'b0;
    assign proc_239_input_sync_blk[3] = 1'b0;
    assign proc_239_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_239[3] = dl_detect_out ? proc_dep_vld_vec_239_reg[3] : (proc_239_data_FIFO_blk[3] | proc_239_data_PIPO_blk[3] | proc_239_start_FIFO_blk[3] | proc_239_TLF_FIFO_blk[3] | proc_239_input_sync_blk[3] | proc_239_output_sync_blk[3]);
    assign proc_239_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_1_x1_U0.fifo_C_drain_PE_5_1_x1177_blk_n);
    assign proc_239_data_PIPO_blk[4] = 1'b0;
    assign proc_239_start_FIFO_blk[4] = 1'b0;
    assign proc_239_TLF_FIFO_blk[4] = 1'b0;
    assign proc_239_input_sync_blk[4] = 1'b0;
    assign proc_239_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_239[4] = dl_detect_out ? proc_dep_vld_vec_239_reg[4] : (proc_239_data_FIFO_blk[4] | proc_239_data_PIPO_blk[4] | proc_239_start_FIFO_blk[4] | proc_239_TLF_FIFO_blk[4] | proc_239_input_sync_blk[4] | proc_239_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_239_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_239_reg <= proc_dep_vld_vec_239;
        end
    end
    assign in_chan_dep_vld_vec_239[0] = dep_chan_vld_231_239;
    assign in_chan_dep_data_vec_239[351 : 0] = dep_chan_data_231_239;
    assign token_in_vec_239[0] = token_231_239;
    assign in_chan_dep_vld_vec_239[1] = dep_chan_vld_238_239;
    assign in_chan_dep_data_vec_239[703 : 352] = dep_chan_data_238_239;
    assign token_in_vec_239[1] = token_238_239;
    assign in_chan_dep_vld_vec_239[2] = dep_chan_vld_240_239;
    assign in_chan_dep_data_vec_239[1055 : 704] = dep_chan_data_240_239;
    assign token_in_vec_239[2] = token_240_239;
    assign in_chan_dep_vld_vec_239[3] = dep_chan_vld_247_239;
    assign in_chan_dep_data_vec_239[1407 : 1056] = dep_chan_data_247_239;
    assign token_in_vec_239[3] = token_247_239;
    assign in_chan_dep_vld_vec_239[4] = dep_chan_vld_288_239;
    assign in_chan_dep_data_vec_239[1759 : 1408] = dep_chan_data_288_239;
    assign token_in_vec_239[4] = token_288_239;
    assign dep_chan_vld_239_238 = out_chan_dep_vld_vec_239[0];
    assign dep_chan_data_239_238 = out_chan_dep_data_239;
    assign token_239_238 = token_out_vec_239[0];
    assign dep_chan_vld_239_240 = out_chan_dep_vld_vec_239[1];
    assign dep_chan_data_239_240 = out_chan_dep_data_239;
    assign token_239_240 = token_out_vec_239[1];
    assign dep_chan_vld_239_231 = out_chan_dep_vld_vec_239[2];
    assign dep_chan_data_239_231 = out_chan_dep_data_239;
    assign token_239_231 = token_out_vec_239[2];
    assign dep_chan_vld_239_247 = out_chan_dep_vld_vec_239[3];
    assign dep_chan_data_239_247 = out_chan_dep_data_239;
    assign token_239_247 = token_out_vec_239[3];
    assign dep_chan_vld_239_288 = out_chan_dep_vld_vec_239[4];
    assign dep_chan_data_239_288 = out_chan_dep_data_239;
    assign token_239_288 = token_out_vec_239[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_5_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 240, 5, 5) top_hls_deadlock_detect_unit_240 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_240),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_240),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_240),
        .token_in_vec(token_in_vec_240),
        .dl_detect_in(dl_detect_out),
        .origin(origin[240]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_240),
        .out_chan_dep_data(out_chan_dep_data_240),
        .token_out_vec(token_out_vec_240),
        .dl_detect_out(dl_in_vec[240]));

    assign proc_240_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_2_x1_U0.fifo_A_PE_5_2_x167_blk_n);
    assign proc_240_data_PIPO_blk[0] = 1'b0;
    assign proc_240_start_FIFO_blk[0] = 1'b0;
    assign proc_240_TLF_FIFO_blk[0] = 1'b0;
    assign proc_240_input_sync_blk[0] = 1'b0;
    assign proc_240_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_240[0] = dl_detect_out ? proc_dep_vld_vec_240_reg[0] : (proc_240_data_FIFO_blk[0] | proc_240_data_PIPO_blk[0] | proc_240_start_FIFO_blk[0] | proc_240_TLF_FIFO_blk[0] | proc_240_input_sync_blk[0] | proc_240_output_sync_blk[0]);
    assign proc_240_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_2_x1_U0.fifo_A_PE_5_3_x168_blk_n);
    assign proc_240_data_PIPO_blk[1] = 1'b0;
    assign proc_240_start_FIFO_blk[1] = 1'b0;
    assign proc_240_TLF_FIFO_blk[1] = 1'b0;
    assign proc_240_input_sync_blk[1] = 1'b0;
    assign proc_240_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_240[1] = dl_detect_out ? proc_dep_vld_vec_240_reg[1] : (proc_240_data_FIFO_blk[1] | proc_240_data_PIPO_blk[1] | proc_240_start_FIFO_blk[1] | proc_240_TLF_FIFO_blk[1] | proc_240_input_sync_blk[1] | proc_240_output_sync_blk[1]);
    assign proc_240_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_2_x1_U0.fifo_B_PE_5_2_x1115_blk_n);
    assign proc_240_data_PIPO_blk[2] = 1'b0;
    assign proc_240_start_FIFO_blk[2] = 1'b0;
    assign proc_240_TLF_FIFO_blk[2] = 1'b0;
    assign proc_240_input_sync_blk[2] = 1'b0;
    assign proc_240_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_240[2] = dl_detect_out ? proc_dep_vld_vec_240_reg[2] : (proc_240_data_FIFO_blk[2] | proc_240_data_PIPO_blk[2] | proc_240_start_FIFO_blk[2] | proc_240_TLF_FIFO_blk[2] | proc_240_input_sync_blk[2] | proc_240_output_sync_blk[2]);
    assign proc_240_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_2_x1_U0.fifo_B_PE_6_2_x1116_blk_n);
    assign proc_240_data_PIPO_blk[3] = 1'b0;
    assign proc_240_start_FIFO_blk[3] = 1'b0;
    assign proc_240_TLF_FIFO_blk[3] = 1'b0;
    assign proc_240_input_sync_blk[3] = 1'b0;
    assign proc_240_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_240[3] = dl_detect_out ? proc_dep_vld_vec_240_reg[3] : (proc_240_data_FIFO_blk[3] | proc_240_data_PIPO_blk[3] | proc_240_start_FIFO_blk[3] | proc_240_TLF_FIFO_blk[3] | proc_240_input_sync_blk[3] | proc_240_output_sync_blk[3]);
    assign proc_240_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_2_x1_U0.fifo_C_drain_PE_5_2_x1185_blk_n);
    assign proc_240_data_PIPO_blk[4] = 1'b0;
    assign proc_240_start_FIFO_blk[4] = 1'b0;
    assign proc_240_TLF_FIFO_blk[4] = 1'b0;
    assign proc_240_input_sync_blk[4] = 1'b0;
    assign proc_240_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_240[4] = dl_detect_out ? proc_dep_vld_vec_240_reg[4] : (proc_240_data_FIFO_blk[4] | proc_240_data_PIPO_blk[4] | proc_240_start_FIFO_blk[4] | proc_240_TLF_FIFO_blk[4] | proc_240_input_sync_blk[4] | proc_240_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_240_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_240_reg <= proc_dep_vld_vec_240;
        end
    end
    assign in_chan_dep_vld_vec_240[0] = dep_chan_vld_232_240;
    assign in_chan_dep_data_vec_240[351 : 0] = dep_chan_data_232_240;
    assign token_in_vec_240[0] = token_232_240;
    assign in_chan_dep_vld_vec_240[1] = dep_chan_vld_239_240;
    assign in_chan_dep_data_vec_240[703 : 352] = dep_chan_data_239_240;
    assign token_in_vec_240[1] = token_239_240;
    assign in_chan_dep_vld_vec_240[2] = dep_chan_vld_241_240;
    assign in_chan_dep_data_vec_240[1055 : 704] = dep_chan_data_241_240;
    assign token_in_vec_240[2] = token_241_240;
    assign in_chan_dep_vld_vec_240[3] = dep_chan_vld_248_240;
    assign in_chan_dep_data_vec_240[1407 : 1056] = dep_chan_data_248_240;
    assign token_in_vec_240[3] = token_248_240;
    assign in_chan_dep_vld_vec_240[4] = dep_chan_vld_296_240;
    assign in_chan_dep_data_vec_240[1759 : 1408] = dep_chan_data_296_240;
    assign token_in_vec_240[4] = token_296_240;
    assign dep_chan_vld_240_239 = out_chan_dep_vld_vec_240[0];
    assign dep_chan_data_240_239 = out_chan_dep_data_240;
    assign token_240_239 = token_out_vec_240[0];
    assign dep_chan_vld_240_241 = out_chan_dep_vld_vec_240[1];
    assign dep_chan_data_240_241 = out_chan_dep_data_240;
    assign token_240_241 = token_out_vec_240[1];
    assign dep_chan_vld_240_232 = out_chan_dep_vld_vec_240[2];
    assign dep_chan_data_240_232 = out_chan_dep_data_240;
    assign token_240_232 = token_out_vec_240[2];
    assign dep_chan_vld_240_248 = out_chan_dep_vld_vec_240[3];
    assign dep_chan_data_240_248 = out_chan_dep_data_240;
    assign token_240_248 = token_out_vec_240[3];
    assign dep_chan_vld_240_296 = out_chan_dep_vld_vec_240[4];
    assign dep_chan_data_240_296 = out_chan_dep_data_240;
    assign token_240_296 = token_out_vec_240[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_5_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 241, 5, 5) top_hls_deadlock_detect_unit_241 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_241),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_241),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_241),
        .token_in_vec(token_in_vec_241),
        .dl_detect_in(dl_detect_out),
        .origin(origin[241]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_241),
        .out_chan_dep_data(out_chan_dep_data_241),
        .token_out_vec(token_out_vec_241),
        .dl_detect_out(dl_in_vec[241]));

    assign proc_241_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_3_x1_U0.fifo_A_PE_5_3_x168_blk_n);
    assign proc_241_data_PIPO_blk[0] = 1'b0;
    assign proc_241_start_FIFO_blk[0] = 1'b0;
    assign proc_241_TLF_FIFO_blk[0] = 1'b0;
    assign proc_241_input_sync_blk[0] = 1'b0;
    assign proc_241_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_241[0] = dl_detect_out ? proc_dep_vld_vec_241_reg[0] : (proc_241_data_FIFO_blk[0] | proc_241_data_PIPO_blk[0] | proc_241_start_FIFO_blk[0] | proc_241_TLF_FIFO_blk[0] | proc_241_input_sync_blk[0] | proc_241_output_sync_blk[0]);
    assign proc_241_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_3_x1_U0.fifo_A_PE_5_4_x169_blk_n);
    assign proc_241_data_PIPO_blk[1] = 1'b0;
    assign proc_241_start_FIFO_blk[1] = 1'b0;
    assign proc_241_TLF_FIFO_blk[1] = 1'b0;
    assign proc_241_input_sync_blk[1] = 1'b0;
    assign proc_241_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_241[1] = dl_detect_out ? proc_dep_vld_vec_241_reg[1] : (proc_241_data_FIFO_blk[1] | proc_241_data_PIPO_blk[1] | proc_241_start_FIFO_blk[1] | proc_241_TLF_FIFO_blk[1] | proc_241_input_sync_blk[1] | proc_241_output_sync_blk[1]);
    assign proc_241_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_3_x1_U0.fifo_B_PE_5_3_x1124_blk_n);
    assign proc_241_data_PIPO_blk[2] = 1'b0;
    assign proc_241_start_FIFO_blk[2] = 1'b0;
    assign proc_241_TLF_FIFO_blk[2] = 1'b0;
    assign proc_241_input_sync_blk[2] = 1'b0;
    assign proc_241_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_241[2] = dl_detect_out ? proc_dep_vld_vec_241_reg[2] : (proc_241_data_FIFO_blk[2] | proc_241_data_PIPO_blk[2] | proc_241_start_FIFO_blk[2] | proc_241_TLF_FIFO_blk[2] | proc_241_input_sync_blk[2] | proc_241_output_sync_blk[2]);
    assign proc_241_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_3_x1_U0.fifo_B_PE_6_3_x1125_blk_n);
    assign proc_241_data_PIPO_blk[3] = 1'b0;
    assign proc_241_start_FIFO_blk[3] = 1'b0;
    assign proc_241_TLF_FIFO_blk[3] = 1'b0;
    assign proc_241_input_sync_blk[3] = 1'b0;
    assign proc_241_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_241[3] = dl_detect_out ? proc_dep_vld_vec_241_reg[3] : (proc_241_data_FIFO_blk[3] | proc_241_data_PIPO_blk[3] | proc_241_start_FIFO_blk[3] | proc_241_TLF_FIFO_blk[3] | proc_241_input_sync_blk[3] | proc_241_output_sync_blk[3]);
    assign proc_241_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_3_x1_U0.fifo_C_drain_PE_5_3_x1193_blk_n);
    assign proc_241_data_PIPO_blk[4] = 1'b0;
    assign proc_241_start_FIFO_blk[4] = 1'b0;
    assign proc_241_TLF_FIFO_blk[4] = 1'b0;
    assign proc_241_input_sync_blk[4] = 1'b0;
    assign proc_241_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_241[4] = dl_detect_out ? proc_dep_vld_vec_241_reg[4] : (proc_241_data_FIFO_blk[4] | proc_241_data_PIPO_blk[4] | proc_241_start_FIFO_blk[4] | proc_241_TLF_FIFO_blk[4] | proc_241_input_sync_blk[4] | proc_241_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_241_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_241_reg <= proc_dep_vld_vec_241;
        end
    end
    assign in_chan_dep_vld_vec_241[0] = dep_chan_vld_233_241;
    assign in_chan_dep_data_vec_241[351 : 0] = dep_chan_data_233_241;
    assign token_in_vec_241[0] = token_233_241;
    assign in_chan_dep_vld_vec_241[1] = dep_chan_vld_240_241;
    assign in_chan_dep_data_vec_241[703 : 352] = dep_chan_data_240_241;
    assign token_in_vec_241[1] = token_240_241;
    assign in_chan_dep_vld_vec_241[2] = dep_chan_vld_242_241;
    assign in_chan_dep_data_vec_241[1055 : 704] = dep_chan_data_242_241;
    assign token_in_vec_241[2] = token_242_241;
    assign in_chan_dep_vld_vec_241[3] = dep_chan_vld_249_241;
    assign in_chan_dep_data_vec_241[1407 : 1056] = dep_chan_data_249_241;
    assign token_in_vec_241[3] = token_249_241;
    assign in_chan_dep_vld_vec_241[4] = dep_chan_vld_304_241;
    assign in_chan_dep_data_vec_241[1759 : 1408] = dep_chan_data_304_241;
    assign token_in_vec_241[4] = token_304_241;
    assign dep_chan_vld_241_240 = out_chan_dep_vld_vec_241[0];
    assign dep_chan_data_241_240 = out_chan_dep_data_241;
    assign token_241_240 = token_out_vec_241[0];
    assign dep_chan_vld_241_242 = out_chan_dep_vld_vec_241[1];
    assign dep_chan_data_241_242 = out_chan_dep_data_241;
    assign token_241_242 = token_out_vec_241[1];
    assign dep_chan_vld_241_233 = out_chan_dep_vld_vec_241[2];
    assign dep_chan_data_241_233 = out_chan_dep_data_241;
    assign token_241_233 = token_out_vec_241[2];
    assign dep_chan_vld_241_249 = out_chan_dep_vld_vec_241[3];
    assign dep_chan_data_241_249 = out_chan_dep_data_241;
    assign token_241_249 = token_out_vec_241[3];
    assign dep_chan_vld_241_304 = out_chan_dep_vld_vec_241[4];
    assign dep_chan_data_241_304 = out_chan_dep_data_241;
    assign token_241_304 = token_out_vec_241[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_5_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 242, 5, 5) top_hls_deadlock_detect_unit_242 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_242),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_242),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_242),
        .token_in_vec(token_in_vec_242),
        .dl_detect_in(dl_detect_out),
        .origin(origin[242]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_242),
        .out_chan_dep_data(out_chan_dep_data_242),
        .token_out_vec(token_out_vec_242),
        .dl_detect_out(dl_in_vec[242]));

    assign proc_242_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_4_x1_U0.fifo_A_PE_5_4_x169_blk_n);
    assign proc_242_data_PIPO_blk[0] = 1'b0;
    assign proc_242_start_FIFO_blk[0] = 1'b0;
    assign proc_242_TLF_FIFO_blk[0] = 1'b0;
    assign proc_242_input_sync_blk[0] = 1'b0;
    assign proc_242_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_242[0] = dl_detect_out ? proc_dep_vld_vec_242_reg[0] : (proc_242_data_FIFO_blk[0] | proc_242_data_PIPO_blk[0] | proc_242_start_FIFO_blk[0] | proc_242_TLF_FIFO_blk[0] | proc_242_input_sync_blk[0] | proc_242_output_sync_blk[0]);
    assign proc_242_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_4_x1_U0.fifo_A_PE_5_5_x170_blk_n);
    assign proc_242_data_PIPO_blk[1] = 1'b0;
    assign proc_242_start_FIFO_blk[1] = 1'b0;
    assign proc_242_TLF_FIFO_blk[1] = 1'b0;
    assign proc_242_input_sync_blk[1] = 1'b0;
    assign proc_242_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_242[1] = dl_detect_out ? proc_dep_vld_vec_242_reg[1] : (proc_242_data_FIFO_blk[1] | proc_242_data_PIPO_blk[1] | proc_242_start_FIFO_blk[1] | proc_242_TLF_FIFO_blk[1] | proc_242_input_sync_blk[1] | proc_242_output_sync_blk[1]);
    assign proc_242_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_4_x1_U0.fifo_B_PE_5_4_x1133_blk_n);
    assign proc_242_data_PIPO_blk[2] = 1'b0;
    assign proc_242_start_FIFO_blk[2] = 1'b0;
    assign proc_242_TLF_FIFO_blk[2] = 1'b0;
    assign proc_242_input_sync_blk[2] = 1'b0;
    assign proc_242_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_242[2] = dl_detect_out ? proc_dep_vld_vec_242_reg[2] : (proc_242_data_FIFO_blk[2] | proc_242_data_PIPO_blk[2] | proc_242_start_FIFO_blk[2] | proc_242_TLF_FIFO_blk[2] | proc_242_input_sync_blk[2] | proc_242_output_sync_blk[2]);
    assign proc_242_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_4_x1_U0.fifo_B_PE_6_4_x1134_blk_n);
    assign proc_242_data_PIPO_blk[3] = 1'b0;
    assign proc_242_start_FIFO_blk[3] = 1'b0;
    assign proc_242_TLF_FIFO_blk[3] = 1'b0;
    assign proc_242_input_sync_blk[3] = 1'b0;
    assign proc_242_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_242[3] = dl_detect_out ? proc_dep_vld_vec_242_reg[3] : (proc_242_data_FIFO_blk[3] | proc_242_data_PIPO_blk[3] | proc_242_start_FIFO_blk[3] | proc_242_TLF_FIFO_blk[3] | proc_242_input_sync_blk[3] | proc_242_output_sync_blk[3]);
    assign proc_242_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_4_x1_U0.fifo_C_drain_PE_5_4_x1201_blk_n);
    assign proc_242_data_PIPO_blk[4] = 1'b0;
    assign proc_242_start_FIFO_blk[4] = 1'b0;
    assign proc_242_TLF_FIFO_blk[4] = 1'b0;
    assign proc_242_input_sync_blk[4] = 1'b0;
    assign proc_242_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_242[4] = dl_detect_out ? proc_dep_vld_vec_242_reg[4] : (proc_242_data_FIFO_blk[4] | proc_242_data_PIPO_blk[4] | proc_242_start_FIFO_blk[4] | proc_242_TLF_FIFO_blk[4] | proc_242_input_sync_blk[4] | proc_242_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_242_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_242_reg <= proc_dep_vld_vec_242;
        end
    end
    assign in_chan_dep_vld_vec_242[0] = dep_chan_vld_234_242;
    assign in_chan_dep_data_vec_242[351 : 0] = dep_chan_data_234_242;
    assign token_in_vec_242[0] = token_234_242;
    assign in_chan_dep_vld_vec_242[1] = dep_chan_vld_241_242;
    assign in_chan_dep_data_vec_242[703 : 352] = dep_chan_data_241_242;
    assign token_in_vec_242[1] = token_241_242;
    assign in_chan_dep_vld_vec_242[2] = dep_chan_vld_243_242;
    assign in_chan_dep_data_vec_242[1055 : 704] = dep_chan_data_243_242;
    assign token_in_vec_242[2] = token_243_242;
    assign in_chan_dep_vld_vec_242[3] = dep_chan_vld_250_242;
    assign in_chan_dep_data_vec_242[1407 : 1056] = dep_chan_data_250_242;
    assign token_in_vec_242[3] = token_250_242;
    assign in_chan_dep_vld_vec_242[4] = dep_chan_vld_312_242;
    assign in_chan_dep_data_vec_242[1759 : 1408] = dep_chan_data_312_242;
    assign token_in_vec_242[4] = token_312_242;
    assign dep_chan_vld_242_241 = out_chan_dep_vld_vec_242[0];
    assign dep_chan_data_242_241 = out_chan_dep_data_242;
    assign token_242_241 = token_out_vec_242[0];
    assign dep_chan_vld_242_243 = out_chan_dep_vld_vec_242[1];
    assign dep_chan_data_242_243 = out_chan_dep_data_242;
    assign token_242_243 = token_out_vec_242[1];
    assign dep_chan_vld_242_234 = out_chan_dep_vld_vec_242[2];
    assign dep_chan_data_242_234 = out_chan_dep_data_242;
    assign token_242_234 = token_out_vec_242[2];
    assign dep_chan_vld_242_250 = out_chan_dep_vld_vec_242[3];
    assign dep_chan_data_242_250 = out_chan_dep_data_242;
    assign token_242_250 = token_out_vec_242[3];
    assign dep_chan_vld_242_312 = out_chan_dep_vld_vec_242[4];
    assign dep_chan_data_242_312 = out_chan_dep_data_242;
    assign token_242_312 = token_out_vec_242[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_5_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 243, 5, 5) top_hls_deadlock_detect_unit_243 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_243),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_243),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_243),
        .token_in_vec(token_in_vec_243),
        .dl_detect_in(dl_detect_out),
        .origin(origin[243]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_243),
        .out_chan_dep_data(out_chan_dep_data_243),
        .token_out_vec(token_out_vec_243),
        .dl_detect_out(dl_in_vec[243]));

    assign proc_243_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_5_x1_U0.fifo_A_PE_5_5_x170_blk_n);
    assign proc_243_data_PIPO_blk[0] = 1'b0;
    assign proc_243_start_FIFO_blk[0] = 1'b0;
    assign proc_243_TLF_FIFO_blk[0] = 1'b0;
    assign proc_243_input_sync_blk[0] = 1'b0;
    assign proc_243_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_243[0] = dl_detect_out ? proc_dep_vld_vec_243_reg[0] : (proc_243_data_FIFO_blk[0] | proc_243_data_PIPO_blk[0] | proc_243_start_FIFO_blk[0] | proc_243_TLF_FIFO_blk[0] | proc_243_input_sync_blk[0] | proc_243_output_sync_blk[0]);
    assign proc_243_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_5_x1_U0.fifo_A_PE_5_6_x171_blk_n);
    assign proc_243_data_PIPO_blk[1] = 1'b0;
    assign proc_243_start_FIFO_blk[1] = 1'b0;
    assign proc_243_TLF_FIFO_blk[1] = 1'b0;
    assign proc_243_input_sync_blk[1] = 1'b0;
    assign proc_243_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_243[1] = dl_detect_out ? proc_dep_vld_vec_243_reg[1] : (proc_243_data_FIFO_blk[1] | proc_243_data_PIPO_blk[1] | proc_243_start_FIFO_blk[1] | proc_243_TLF_FIFO_blk[1] | proc_243_input_sync_blk[1] | proc_243_output_sync_blk[1]);
    assign proc_243_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_5_x1_U0.fifo_B_PE_5_5_x1142_blk_n);
    assign proc_243_data_PIPO_blk[2] = 1'b0;
    assign proc_243_start_FIFO_blk[2] = 1'b0;
    assign proc_243_TLF_FIFO_blk[2] = 1'b0;
    assign proc_243_input_sync_blk[2] = 1'b0;
    assign proc_243_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_243[2] = dl_detect_out ? proc_dep_vld_vec_243_reg[2] : (proc_243_data_FIFO_blk[2] | proc_243_data_PIPO_blk[2] | proc_243_start_FIFO_blk[2] | proc_243_TLF_FIFO_blk[2] | proc_243_input_sync_blk[2] | proc_243_output_sync_blk[2]);
    assign proc_243_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_5_x1_U0.fifo_B_PE_6_5_x1143_blk_n);
    assign proc_243_data_PIPO_blk[3] = 1'b0;
    assign proc_243_start_FIFO_blk[3] = 1'b0;
    assign proc_243_TLF_FIFO_blk[3] = 1'b0;
    assign proc_243_input_sync_blk[3] = 1'b0;
    assign proc_243_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_243[3] = dl_detect_out ? proc_dep_vld_vec_243_reg[3] : (proc_243_data_FIFO_blk[3] | proc_243_data_PIPO_blk[3] | proc_243_start_FIFO_blk[3] | proc_243_TLF_FIFO_blk[3] | proc_243_input_sync_blk[3] | proc_243_output_sync_blk[3]);
    assign proc_243_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_5_x1_U0.fifo_C_drain_PE_5_5_x1209_blk_n);
    assign proc_243_data_PIPO_blk[4] = 1'b0;
    assign proc_243_start_FIFO_blk[4] = 1'b0;
    assign proc_243_TLF_FIFO_blk[4] = 1'b0;
    assign proc_243_input_sync_blk[4] = 1'b0;
    assign proc_243_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_243[4] = dl_detect_out ? proc_dep_vld_vec_243_reg[4] : (proc_243_data_FIFO_blk[4] | proc_243_data_PIPO_blk[4] | proc_243_start_FIFO_blk[4] | proc_243_TLF_FIFO_blk[4] | proc_243_input_sync_blk[4] | proc_243_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_243_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_243_reg <= proc_dep_vld_vec_243;
        end
    end
    assign in_chan_dep_vld_vec_243[0] = dep_chan_vld_235_243;
    assign in_chan_dep_data_vec_243[351 : 0] = dep_chan_data_235_243;
    assign token_in_vec_243[0] = token_235_243;
    assign in_chan_dep_vld_vec_243[1] = dep_chan_vld_242_243;
    assign in_chan_dep_data_vec_243[703 : 352] = dep_chan_data_242_243;
    assign token_in_vec_243[1] = token_242_243;
    assign in_chan_dep_vld_vec_243[2] = dep_chan_vld_244_243;
    assign in_chan_dep_data_vec_243[1055 : 704] = dep_chan_data_244_243;
    assign token_in_vec_243[2] = token_244_243;
    assign in_chan_dep_vld_vec_243[3] = dep_chan_vld_251_243;
    assign in_chan_dep_data_vec_243[1407 : 1056] = dep_chan_data_251_243;
    assign token_in_vec_243[3] = token_251_243;
    assign in_chan_dep_vld_vec_243[4] = dep_chan_vld_320_243;
    assign in_chan_dep_data_vec_243[1759 : 1408] = dep_chan_data_320_243;
    assign token_in_vec_243[4] = token_320_243;
    assign dep_chan_vld_243_242 = out_chan_dep_vld_vec_243[0];
    assign dep_chan_data_243_242 = out_chan_dep_data_243;
    assign token_243_242 = token_out_vec_243[0];
    assign dep_chan_vld_243_244 = out_chan_dep_vld_vec_243[1];
    assign dep_chan_data_243_244 = out_chan_dep_data_243;
    assign token_243_244 = token_out_vec_243[1];
    assign dep_chan_vld_243_235 = out_chan_dep_vld_vec_243[2];
    assign dep_chan_data_243_235 = out_chan_dep_data_243;
    assign token_243_235 = token_out_vec_243[2];
    assign dep_chan_vld_243_251 = out_chan_dep_vld_vec_243[3];
    assign dep_chan_data_243_251 = out_chan_dep_data_243;
    assign token_243_251 = token_out_vec_243[3];
    assign dep_chan_vld_243_320 = out_chan_dep_vld_vec_243[4];
    assign dep_chan_data_243_320 = out_chan_dep_data_243;
    assign token_243_320 = token_out_vec_243[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_5_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 244, 5, 5) top_hls_deadlock_detect_unit_244 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_244),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_244),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_244),
        .token_in_vec(token_in_vec_244),
        .dl_detect_in(dl_detect_out),
        .origin(origin[244]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_244),
        .out_chan_dep_data(out_chan_dep_data_244),
        .token_out_vec(token_out_vec_244),
        .dl_detect_out(dl_in_vec[244]));

    assign proc_244_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_6_x1_U0.fifo_A_PE_5_6_x171_blk_n);
    assign proc_244_data_PIPO_blk[0] = 1'b0;
    assign proc_244_start_FIFO_blk[0] = 1'b0;
    assign proc_244_TLF_FIFO_blk[0] = 1'b0;
    assign proc_244_input_sync_blk[0] = 1'b0;
    assign proc_244_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_244[0] = dl_detect_out ? proc_dep_vld_vec_244_reg[0] : (proc_244_data_FIFO_blk[0] | proc_244_data_PIPO_blk[0] | proc_244_start_FIFO_blk[0] | proc_244_TLF_FIFO_blk[0] | proc_244_input_sync_blk[0] | proc_244_output_sync_blk[0]);
    assign proc_244_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_6_x1_U0.fifo_A_PE_5_7_x172_blk_n);
    assign proc_244_data_PIPO_blk[1] = 1'b0;
    assign proc_244_start_FIFO_blk[1] = 1'b0;
    assign proc_244_TLF_FIFO_blk[1] = 1'b0;
    assign proc_244_input_sync_blk[1] = 1'b0;
    assign proc_244_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_244[1] = dl_detect_out ? proc_dep_vld_vec_244_reg[1] : (proc_244_data_FIFO_blk[1] | proc_244_data_PIPO_blk[1] | proc_244_start_FIFO_blk[1] | proc_244_TLF_FIFO_blk[1] | proc_244_input_sync_blk[1] | proc_244_output_sync_blk[1]);
    assign proc_244_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_6_x1_U0.fifo_B_PE_5_6_x1151_blk_n);
    assign proc_244_data_PIPO_blk[2] = 1'b0;
    assign proc_244_start_FIFO_blk[2] = 1'b0;
    assign proc_244_TLF_FIFO_blk[2] = 1'b0;
    assign proc_244_input_sync_blk[2] = 1'b0;
    assign proc_244_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_244[2] = dl_detect_out ? proc_dep_vld_vec_244_reg[2] : (proc_244_data_FIFO_blk[2] | proc_244_data_PIPO_blk[2] | proc_244_start_FIFO_blk[2] | proc_244_TLF_FIFO_blk[2] | proc_244_input_sync_blk[2] | proc_244_output_sync_blk[2]);
    assign proc_244_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_6_x1_U0.fifo_B_PE_6_6_x1152_blk_n);
    assign proc_244_data_PIPO_blk[3] = 1'b0;
    assign proc_244_start_FIFO_blk[3] = 1'b0;
    assign proc_244_TLF_FIFO_blk[3] = 1'b0;
    assign proc_244_input_sync_blk[3] = 1'b0;
    assign proc_244_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_244[3] = dl_detect_out ? proc_dep_vld_vec_244_reg[3] : (proc_244_data_FIFO_blk[3] | proc_244_data_PIPO_blk[3] | proc_244_start_FIFO_blk[3] | proc_244_TLF_FIFO_blk[3] | proc_244_input_sync_blk[3] | proc_244_output_sync_blk[3]);
    assign proc_244_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_6_x1_U0.fifo_C_drain_PE_5_6_x1217_blk_n);
    assign proc_244_data_PIPO_blk[4] = 1'b0;
    assign proc_244_start_FIFO_blk[4] = 1'b0;
    assign proc_244_TLF_FIFO_blk[4] = 1'b0;
    assign proc_244_input_sync_blk[4] = 1'b0;
    assign proc_244_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_244[4] = dl_detect_out ? proc_dep_vld_vec_244_reg[4] : (proc_244_data_FIFO_blk[4] | proc_244_data_PIPO_blk[4] | proc_244_start_FIFO_blk[4] | proc_244_TLF_FIFO_blk[4] | proc_244_input_sync_blk[4] | proc_244_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_244_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_244_reg <= proc_dep_vld_vec_244;
        end
    end
    assign in_chan_dep_vld_vec_244[0] = dep_chan_vld_236_244;
    assign in_chan_dep_data_vec_244[351 : 0] = dep_chan_data_236_244;
    assign token_in_vec_244[0] = token_236_244;
    assign in_chan_dep_vld_vec_244[1] = dep_chan_vld_243_244;
    assign in_chan_dep_data_vec_244[703 : 352] = dep_chan_data_243_244;
    assign token_in_vec_244[1] = token_243_244;
    assign in_chan_dep_vld_vec_244[2] = dep_chan_vld_245_244;
    assign in_chan_dep_data_vec_244[1055 : 704] = dep_chan_data_245_244;
    assign token_in_vec_244[2] = token_245_244;
    assign in_chan_dep_vld_vec_244[3] = dep_chan_vld_252_244;
    assign in_chan_dep_data_vec_244[1407 : 1056] = dep_chan_data_252_244;
    assign token_in_vec_244[3] = token_252_244;
    assign in_chan_dep_vld_vec_244[4] = dep_chan_vld_328_244;
    assign in_chan_dep_data_vec_244[1759 : 1408] = dep_chan_data_328_244;
    assign token_in_vec_244[4] = token_328_244;
    assign dep_chan_vld_244_243 = out_chan_dep_vld_vec_244[0];
    assign dep_chan_data_244_243 = out_chan_dep_data_244;
    assign token_244_243 = token_out_vec_244[0];
    assign dep_chan_vld_244_245 = out_chan_dep_vld_vec_244[1];
    assign dep_chan_data_244_245 = out_chan_dep_data_244;
    assign token_244_245 = token_out_vec_244[1];
    assign dep_chan_vld_244_236 = out_chan_dep_vld_vec_244[2];
    assign dep_chan_data_244_236 = out_chan_dep_data_244;
    assign token_244_236 = token_out_vec_244[2];
    assign dep_chan_vld_244_252 = out_chan_dep_vld_vec_244[3];
    assign dep_chan_data_244_252 = out_chan_dep_data_244;
    assign token_244_252 = token_out_vec_244[3];
    assign dep_chan_vld_244_328 = out_chan_dep_vld_vec_244[4];
    assign dep_chan_data_244_328 = out_chan_dep_data_244;
    assign token_244_328 = token_out_vec_244[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_5_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 245, 5, 5) top_hls_deadlock_detect_unit_245 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_245),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_245),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_245),
        .token_in_vec(token_in_vec_245),
        .dl_detect_in(dl_detect_out),
        .origin(origin[245]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_245),
        .out_chan_dep_data(out_chan_dep_data_245),
        .token_out_vec(token_out_vec_245),
        .dl_detect_out(dl_in_vec[245]));

    assign proc_245_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_7_x1_U0.fifo_A_PE_5_7_x172_blk_n);
    assign proc_245_data_PIPO_blk[0] = 1'b0;
    assign proc_245_start_FIFO_blk[0] = 1'b0;
    assign proc_245_TLF_FIFO_blk[0] = 1'b0;
    assign proc_245_input_sync_blk[0] = 1'b0;
    assign proc_245_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_245[0] = dl_detect_out ? proc_dep_vld_vec_245_reg[0] : (proc_245_data_FIFO_blk[0] | proc_245_data_PIPO_blk[0] | proc_245_start_FIFO_blk[0] | proc_245_TLF_FIFO_blk[0] | proc_245_input_sync_blk[0] | proc_245_output_sync_blk[0]);
    assign proc_245_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_7_x1_U0.fifo_A_PE_5_8_x173_blk_n);
    assign proc_245_data_PIPO_blk[1] = 1'b0;
    assign proc_245_start_FIFO_blk[1] = 1'b0;
    assign proc_245_TLF_FIFO_blk[1] = 1'b0;
    assign proc_245_input_sync_blk[1] = 1'b0;
    assign proc_245_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_245[1] = dl_detect_out ? proc_dep_vld_vec_245_reg[1] : (proc_245_data_FIFO_blk[1] | proc_245_data_PIPO_blk[1] | proc_245_start_FIFO_blk[1] | proc_245_TLF_FIFO_blk[1] | proc_245_input_sync_blk[1] | proc_245_output_sync_blk[1]);
    assign proc_245_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_7_x1_U0.fifo_B_PE_5_7_x1160_blk_n);
    assign proc_245_data_PIPO_blk[2] = 1'b0;
    assign proc_245_start_FIFO_blk[2] = 1'b0;
    assign proc_245_TLF_FIFO_blk[2] = 1'b0;
    assign proc_245_input_sync_blk[2] = 1'b0;
    assign proc_245_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_245[2] = dl_detect_out ? proc_dep_vld_vec_245_reg[2] : (proc_245_data_FIFO_blk[2] | proc_245_data_PIPO_blk[2] | proc_245_start_FIFO_blk[2] | proc_245_TLF_FIFO_blk[2] | proc_245_input_sync_blk[2] | proc_245_output_sync_blk[2]);
    assign proc_245_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_7_x1_U0.fifo_B_PE_6_7_x1161_blk_n);
    assign proc_245_data_PIPO_blk[3] = 1'b0;
    assign proc_245_start_FIFO_blk[3] = 1'b0;
    assign proc_245_TLF_FIFO_blk[3] = 1'b0;
    assign proc_245_input_sync_blk[3] = 1'b0;
    assign proc_245_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_245[3] = dl_detect_out ? proc_dep_vld_vec_245_reg[3] : (proc_245_data_FIFO_blk[3] | proc_245_data_PIPO_blk[3] | proc_245_start_FIFO_blk[3] | proc_245_TLF_FIFO_blk[3] | proc_245_input_sync_blk[3] | proc_245_output_sync_blk[3]);
    assign proc_245_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_5_7_x1_U0.fifo_C_drain_PE_5_7_x1225_blk_n);
    assign proc_245_data_PIPO_blk[4] = 1'b0;
    assign proc_245_start_FIFO_blk[4] = 1'b0;
    assign proc_245_TLF_FIFO_blk[4] = 1'b0;
    assign proc_245_input_sync_blk[4] = 1'b0;
    assign proc_245_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_245[4] = dl_detect_out ? proc_dep_vld_vec_245_reg[4] : (proc_245_data_FIFO_blk[4] | proc_245_data_PIPO_blk[4] | proc_245_start_FIFO_blk[4] | proc_245_TLF_FIFO_blk[4] | proc_245_input_sync_blk[4] | proc_245_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_245_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_245_reg <= proc_dep_vld_vec_245;
        end
    end
    assign in_chan_dep_vld_vec_245[0] = dep_chan_vld_237_245;
    assign in_chan_dep_data_vec_245[351 : 0] = dep_chan_data_237_245;
    assign token_in_vec_245[0] = token_237_245;
    assign in_chan_dep_vld_vec_245[1] = dep_chan_vld_244_245;
    assign in_chan_dep_data_vec_245[703 : 352] = dep_chan_data_244_245;
    assign token_in_vec_245[1] = token_244_245;
    assign in_chan_dep_vld_vec_245[2] = dep_chan_vld_253_245;
    assign in_chan_dep_data_vec_245[1055 : 704] = dep_chan_data_253_245;
    assign token_in_vec_245[2] = token_253_245;
    assign in_chan_dep_vld_vec_245[3] = dep_chan_vld_267_245;
    assign in_chan_dep_data_vec_245[1407 : 1056] = dep_chan_data_267_245;
    assign token_in_vec_245[3] = token_267_245;
    assign in_chan_dep_vld_vec_245[4] = dep_chan_vld_336_245;
    assign in_chan_dep_data_vec_245[1759 : 1408] = dep_chan_data_336_245;
    assign token_in_vec_245[4] = token_336_245;
    assign dep_chan_vld_245_244 = out_chan_dep_vld_vec_245[0];
    assign dep_chan_data_245_244 = out_chan_dep_data_245;
    assign token_245_244 = token_out_vec_245[0];
    assign dep_chan_vld_245_267 = out_chan_dep_vld_vec_245[1];
    assign dep_chan_data_245_267 = out_chan_dep_data_245;
    assign token_245_267 = token_out_vec_245[1];
    assign dep_chan_vld_245_237 = out_chan_dep_vld_vec_245[2];
    assign dep_chan_data_245_237 = out_chan_dep_data_245;
    assign token_245_237 = token_out_vec_245[2];
    assign dep_chan_vld_245_253 = out_chan_dep_vld_vec_245[3];
    assign dep_chan_data_245_253 = out_chan_dep_data_245;
    assign token_245_253 = token_out_vec_245[3];
    assign dep_chan_vld_245_336 = out_chan_dep_vld_vec_245[4];
    assign dep_chan_data_245_336 = out_chan_dep_data_245;
    assign token_245_336 = token_out_vec_245[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_6_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 246, 5, 5) top_hls_deadlock_detect_unit_246 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_246),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_246),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_246),
        .token_in_vec(token_in_vec_246),
        .dl_detect_in(dl_detect_out),
        .origin(origin[246]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_246),
        .out_chan_dep_data(out_chan_dep_data_246),
        .token_out_vec(token_out_vec_246),
        .dl_detect_out(dl_in_vec[246]));

    assign proc_246_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_0_x1_U0.fifo_A_PE_6_0_x174_blk_n);
    assign proc_246_data_PIPO_blk[0] = 1'b0;
    assign proc_246_start_FIFO_blk[0] = 1'b0;
    assign proc_246_TLF_FIFO_blk[0] = 1'b0;
    assign proc_246_input_sync_blk[0] = 1'b0;
    assign proc_246_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_246[0] = dl_detect_out ? proc_dep_vld_vec_246_reg[0] : (proc_246_data_FIFO_blk[0] | proc_246_data_PIPO_blk[0] | proc_246_start_FIFO_blk[0] | proc_246_TLF_FIFO_blk[0] | proc_246_input_sync_blk[0] | proc_246_output_sync_blk[0]);
    assign proc_246_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_0_x1_U0.fifo_A_PE_6_1_x175_blk_n);
    assign proc_246_data_PIPO_blk[1] = 1'b0;
    assign proc_246_start_FIFO_blk[1] = 1'b0;
    assign proc_246_TLF_FIFO_blk[1] = 1'b0;
    assign proc_246_input_sync_blk[1] = 1'b0;
    assign proc_246_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_246[1] = dl_detect_out ? proc_dep_vld_vec_246_reg[1] : (proc_246_data_FIFO_blk[1] | proc_246_data_PIPO_blk[1] | proc_246_start_FIFO_blk[1] | proc_246_TLF_FIFO_blk[1] | proc_246_input_sync_blk[1] | proc_246_output_sync_blk[1]);
    assign proc_246_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_0_x1_U0.fifo_B_PE_6_0_x198_blk_n);
    assign proc_246_data_PIPO_blk[2] = 1'b0;
    assign proc_246_start_FIFO_blk[2] = 1'b0;
    assign proc_246_TLF_FIFO_blk[2] = 1'b0;
    assign proc_246_input_sync_blk[2] = 1'b0;
    assign proc_246_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_246[2] = dl_detect_out ? proc_dep_vld_vec_246_reg[2] : (proc_246_data_FIFO_blk[2] | proc_246_data_PIPO_blk[2] | proc_246_start_FIFO_blk[2] | proc_246_TLF_FIFO_blk[2] | proc_246_input_sync_blk[2] | proc_246_output_sync_blk[2]);
    assign proc_246_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_0_x1_U0.fifo_B_PE_7_0_x199_blk_n);
    assign proc_246_data_PIPO_blk[3] = 1'b0;
    assign proc_246_start_FIFO_blk[3] = 1'b0;
    assign proc_246_TLF_FIFO_blk[3] = 1'b0;
    assign proc_246_input_sync_blk[3] = 1'b0;
    assign proc_246_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_246[3] = dl_detect_out ? proc_dep_vld_vec_246_reg[3] : (proc_246_data_FIFO_blk[3] | proc_246_data_PIPO_blk[3] | proc_246_start_FIFO_blk[3] | proc_246_TLF_FIFO_blk[3] | proc_246_input_sync_blk[3] | proc_246_output_sync_blk[3]);
    assign proc_246_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_0_x1_U0.fifo_C_drain_PE_6_0_x1170_blk_n);
    assign proc_246_data_PIPO_blk[4] = 1'b0;
    assign proc_246_start_FIFO_blk[4] = 1'b0;
    assign proc_246_TLF_FIFO_blk[4] = 1'b0;
    assign proc_246_input_sync_blk[4] = 1'b0;
    assign proc_246_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_246[4] = dl_detect_out ? proc_dep_vld_vec_246_reg[4] : (proc_246_data_FIFO_blk[4] | proc_246_data_PIPO_blk[4] | proc_246_start_FIFO_blk[4] | proc_246_TLF_FIFO_blk[4] | proc_246_input_sync_blk[4] | proc_246_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_246_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_246_reg <= proc_dep_vld_vec_246;
        end
    end
    assign in_chan_dep_vld_vec_246[0] = dep_chan_vld_186_246;
    assign in_chan_dep_data_vec_246[351 : 0] = dep_chan_data_186_246;
    assign token_in_vec_246[0] = token_186_246;
    assign in_chan_dep_vld_vec_246[1] = dep_chan_vld_238_246;
    assign in_chan_dep_data_vec_246[703 : 352] = dep_chan_data_238_246;
    assign token_in_vec_246[1] = token_238_246;
    assign in_chan_dep_vld_vec_246[2] = dep_chan_vld_247_246;
    assign in_chan_dep_data_vec_246[1055 : 704] = dep_chan_data_247_246;
    assign token_in_vec_246[2] = token_247_246;
    assign in_chan_dep_vld_vec_246[3] = dep_chan_vld_254_246;
    assign in_chan_dep_data_vec_246[1407 : 1056] = dep_chan_data_254_246;
    assign token_in_vec_246[3] = token_254_246;
    assign in_chan_dep_vld_vec_246[4] = dep_chan_vld_279_246;
    assign in_chan_dep_data_vec_246[1759 : 1408] = dep_chan_data_279_246;
    assign token_in_vec_246[4] = token_279_246;
    assign dep_chan_vld_246_186 = out_chan_dep_vld_vec_246[0];
    assign dep_chan_data_246_186 = out_chan_dep_data_246;
    assign token_246_186 = token_out_vec_246[0];
    assign dep_chan_vld_246_247 = out_chan_dep_vld_vec_246[1];
    assign dep_chan_data_246_247 = out_chan_dep_data_246;
    assign token_246_247 = token_out_vec_246[1];
    assign dep_chan_vld_246_238 = out_chan_dep_vld_vec_246[2];
    assign dep_chan_data_246_238 = out_chan_dep_data_246;
    assign token_246_238 = token_out_vec_246[2];
    assign dep_chan_vld_246_254 = out_chan_dep_vld_vec_246[3];
    assign dep_chan_data_246_254 = out_chan_dep_data_246;
    assign token_246_254 = token_out_vec_246[3];
    assign dep_chan_vld_246_279 = out_chan_dep_vld_vec_246[4];
    assign dep_chan_data_246_279 = out_chan_dep_data_246;
    assign token_246_279 = token_out_vec_246[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_6_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 247, 5, 5) top_hls_deadlock_detect_unit_247 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_247),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_247),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_247),
        .token_in_vec(token_in_vec_247),
        .dl_detect_in(dl_detect_out),
        .origin(origin[247]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_247),
        .out_chan_dep_data(out_chan_dep_data_247),
        .token_out_vec(token_out_vec_247),
        .dl_detect_out(dl_in_vec[247]));

    assign proc_247_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_1_x1_U0.fifo_A_PE_6_1_x175_blk_n);
    assign proc_247_data_PIPO_blk[0] = 1'b0;
    assign proc_247_start_FIFO_blk[0] = 1'b0;
    assign proc_247_TLF_FIFO_blk[0] = 1'b0;
    assign proc_247_input_sync_blk[0] = 1'b0;
    assign proc_247_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_247[0] = dl_detect_out ? proc_dep_vld_vec_247_reg[0] : (proc_247_data_FIFO_blk[0] | proc_247_data_PIPO_blk[0] | proc_247_start_FIFO_blk[0] | proc_247_TLF_FIFO_blk[0] | proc_247_input_sync_blk[0] | proc_247_output_sync_blk[0]);
    assign proc_247_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_1_x1_U0.fifo_A_PE_6_2_x176_blk_n);
    assign proc_247_data_PIPO_blk[1] = 1'b0;
    assign proc_247_start_FIFO_blk[1] = 1'b0;
    assign proc_247_TLF_FIFO_blk[1] = 1'b0;
    assign proc_247_input_sync_blk[1] = 1'b0;
    assign proc_247_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_247[1] = dl_detect_out ? proc_dep_vld_vec_247_reg[1] : (proc_247_data_FIFO_blk[1] | proc_247_data_PIPO_blk[1] | proc_247_start_FIFO_blk[1] | proc_247_TLF_FIFO_blk[1] | proc_247_input_sync_blk[1] | proc_247_output_sync_blk[1]);
    assign proc_247_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_1_x1_U0.fifo_B_PE_6_1_x1107_blk_n);
    assign proc_247_data_PIPO_blk[2] = 1'b0;
    assign proc_247_start_FIFO_blk[2] = 1'b0;
    assign proc_247_TLF_FIFO_blk[2] = 1'b0;
    assign proc_247_input_sync_blk[2] = 1'b0;
    assign proc_247_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_247[2] = dl_detect_out ? proc_dep_vld_vec_247_reg[2] : (proc_247_data_FIFO_blk[2] | proc_247_data_PIPO_blk[2] | proc_247_start_FIFO_blk[2] | proc_247_TLF_FIFO_blk[2] | proc_247_input_sync_blk[2] | proc_247_output_sync_blk[2]);
    assign proc_247_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_1_x1_U0.fifo_B_PE_7_1_x1108_blk_n);
    assign proc_247_data_PIPO_blk[3] = 1'b0;
    assign proc_247_start_FIFO_blk[3] = 1'b0;
    assign proc_247_TLF_FIFO_blk[3] = 1'b0;
    assign proc_247_input_sync_blk[3] = 1'b0;
    assign proc_247_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_247[3] = dl_detect_out ? proc_dep_vld_vec_247_reg[3] : (proc_247_data_FIFO_blk[3] | proc_247_data_PIPO_blk[3] | proc_247_start_FIFO_blk[3] | proc_247_TLF_FIFO_blk[3] | proc_247_input_sync_blk[3] | proc_247_output_sync_blk[3]);
    assign proc_247_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_1_x1_U0.fifo_C_drain_PE_6_1_x1178_blk_n);
    assign proc_247_data_PIPO_blk[4] = 1'b0;
    assign proc_247_start_FIFO_blk[4] = 1'b0;
    assign proc_247_TLF_FIFO_blk[4] = 1'b0;
    assign proc_247_input_sync_blk[4] = 1'b0;
    assign proc_247_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_247[4] = dl_detect_out ? proc_dep_vld_vec_247_reg[4] : (proc_247_data_FIFO_blk[4] | proc_247_data_PIPO_blk[4] | proc_247_start_FIFO_blk[4] | proc_247_TLF_FIFO_blk[4] | proc_247_input_sync_blk[4] | proc_247_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_247_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_247_reg <= proc_dep_vld_vec_247;
        end
    end
    assign in_chan_dep_vld_vec_247[0] = dep_chan_vld_239_247;
    assign in_chan_dep_data_vec_247[351 : 0] = dep_chan_data_239_247;
    assign token_in_vec_247[0] = token_239_247;
    assign in_chan_dep_vld_vec_247[1] = dep_chan_vld_246_247;
    assign in_chan_dep_data_vec_247[703 : 352] = dep_chan_data_246_247;
    assign token_in_vec_247[1] = token_246_247;
    assign in_chan_dep_vld_vec_247[2] = dep_chan_vld_248_247;
    assign in_chan_dep_data_vec_247[1055 : 704] = dep_chan_data_248_247;
    assign token_in_vec_247[2] = token_248_247;
    assign in_chan_dep_vld_vec_247[3] = dep_chan_vld_255_247;
    assign in_chan_dep_data_vec_247[1407 : 1056] = dep_chan_data_255_247;
    assign token_in_vec_247[3] = token_255_247;
    assign in_chan_dep_vld_vec_247[4] = dep_chan_vld_287_247;
    assign in_chan_dep_data_vec_247[1759 : 1408] = dep_chan_data_287_247;
    assign token_in_vec_247[4] = token_287_247;
    assign dep_chan_vld_247_246 = out_chan_dep_vld_vec_247[0];
    assign dep_chan_data_247_246 = out_chan_dep_data_247;
    assign token_247_246 = token_out_vec_247[0];
    assign dep_chan_vld_247_248 = out_chan_dep_vld_vec_247[1];
    assign dep_chan_data_247_248 = out_chan_dep_data_247;
    assign token_247_248 = token_out_vec_247[1];
    assign dep_chan_vld_247_239 = out_chan_dep_vld_vec_247[2];
    assign dep_chan_data_247_239 = out_chan_dep_data_247;
    assign token_247_239 = token_out_vec_247[2];
    assign dep_chan_vld_247_255 = out_chan_dep_vld_vec_247[3];
    assign dep_chan_data_247_255 = out_chan_dep_data_247;
    assign token_247_255 = token_out_vec_247[3];
    assign dep_chan_vld_247_287 = out_chan_dep_vld_vec_247[4];
    assign dep_chan_data_247_287 = out_chan_dep_data_247;
    assign token_247_287 = token_out_vec_247[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_6_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 248, 5, 5) top_hls_deadlock_detect_unit_248 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_248),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_248),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_248),
        .token_in_vec(token_in_vec_248),
        .dl_detect_in(dl_detect_out),
        .origin(origin[248]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_248),
        .out_chan_dep_data(out_chan_dep_data_248),
        .token_out_vec(token_out_vec_248),
        .dl_detect_out(dl_in_vec[248]));

    assign proc_248_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_2_x1_U0.fifo_A_PE_6_2_x176_blk_n);
    assign proc_248_data_PIPO_blk[0] = 1'b0;
    assign proc_248_start_FIFO_blk[0] = 1'b0;
    assign proc_248_TLF_FIFO_blk[0] = 1'b0;
    assign proc_248_input_sync_blk[0] = 1'b0;
    assign proc_248_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_248[0] = dl_detect_out ? proc_dep_vld_vec_248_reg[0] : (proc_248_data_FIFO_blk[0] | proc_248_data_PIPO_blk[0] | proc_248_start_FIFO_blk[0] | proc_248_TLF_FIFO_blk[0] | proc_248_input_sync_blk[0] | proc_248_output_sync_blk[0]);
    assign proc_248_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_2_x1_U0.fifo_A_PE_6_3_x177_blk_n);
    assign proc_248_data_PIPO_blk[1] = 1'b0;
    assign proc_248_start_FIFO_blk[1] = 1'b0;
    assign proc_248_TLF_FIFO_blk[1] = 1'b0;
    assign proc_248_input_sync_blk[1] = 1'b0;
    assign proc_248_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_248[1] = dl_detect_out ? proc_dep_vld_vec_248_reg[1] : (proc_248_data_FIFO_blk[1] | proc_248_data_PIPO_blk[1] | proc_248_start_FIFO_blk[1] | proc_248_TLF_FIFO_blk[1] | proc_248_input_sync_blk[1] | proc_248_output_sync_blk[1]);
    assign proc_248_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_2_x1_U0.fifo_B_PE_6_2_x1116_blk_n);
    assign proc_248_data_PIPO_blk[2] = 1'b0;
    assign proc_248_start_FIFO_blk[2] = 1'b0;
    assign proc_248_TLF_FIFO_blk[2] = 1'b0;
    assign proc_248_input_sync_blk[2] = 1'b0;
    assign proc_248_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_248[2] = dl_detect_out ? proc_dep_vld_vec_248_reg[2] : (proc_248_data_FIFO_blk[2] | proc_248_data_PIPO_blk[2] | proc_248_start_FIFO_blk[2] | proc_248_TLF_FIFO_blk[2] | proc_248_input_sync_blk[2] | proc_248_output_sync_blk[2]);
    assign proc_248_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_2_x1_U0.fifo_B_PE_7_2_x1117_blk_n);
    assign proc_248_data_PIPO_blk[3] = 1'b0;
    assign proc_248_start_FIFO_blk[3] = 1'b0;
    assign proc_248_TLF_FIFO_blk[3] = 1'b0;
    assign proc_248_input_sync_blk[3] = 1'b0;
    assign proc_248_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_248[3] = dl_detect_out ? proc_dep_vld_vec_248_reg[3] : (proc_248_data_FIFO_blk[3] | proc_248_data_PIPO_blk[3] | proc_248_start_FIFO_blk[3] | proc_248_TLF_FIFO_blk[3] | proc_248_input_sync_blk[3] | proc_248_output_sync_blk[3]);
    assign proc_248_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_2_x1_U0.fifo_C_drain_PE_6_2_x1186_blk_n);
    assign proc_248_data_PIPO_blk[4] = 1'b0;
    assign proc_248_start_FIFO_blk[4] = 1'b0;
    assign proc_248_TLF_FIFO_blk[4] = 1'b0;
    assign proc_248_input_sync_blk[4] = 1'b0;
    assign proc_248_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_248[4] = dl_detect_out ? proc_dep_vld_vec_248_reg[4] : (proc_248_data_FIFO_blk[4] | proc_248_data_PIPO_blk[4] | proc_248_start_FIFO_blk[4] | proc_248_TLF_FIFO_blk[4] | proc_248_input_sync_blk[4] | proc_248_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_248_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_248_reg <= proc_dep_vld_vec_248;
        end
    end
    assign in_chan_dep_vld_vec_248[0] = dep_chan_vld_240_248;
    assign in_chan_dep_data_vec_248[351 : 0] = dep_chan_data_240_248;
    assign token_in_vec_248[0] = token_240_248;
    assign in_chan_dep_vld_vec_248[1] = dep_chan_vld_247_248;
    assign in_chan_dep_data_vec_248[703 : 352] = dep_chan_data_247_248;
    assign token_in_vec_248[1] = token_247_248;
    assign in_chan_dep_vld_vec_248[2] = dep_chan_vld_249_248;
    assign in_chan_dep_data_vec_248[1055 : 704] = dep_chan_data_249_248;
    assign token_in_vec_248[2] = token_249_248;
    assign in_chan_dep_vld_vec_248[3] = dep_chan_vld_256_248;
    assign in_chan_dep_data_vec_248[1407 : 1056] = dep_chan_data_256_248;
    assign token_in_vec_248[3] = token_256_248;
    assign in_chan_dep_vld_vec_248[4] = dep_chan_vld_295_248;
    assign in_chan_dep_data_vec_248[1759 : 1408] = dep_chan_data_295_248;
    assign token_in_vec_248[4] = token_295_248;
    assign dep_chan_vld_248_247 = out_chan_dep_vld_vec_248[0];
    assign dep_chan_data_248_247 = out_chan_dep_data_248;
    assign token_248_247 = token_out_vec_248[0];
    assign dep_chan_vld_248_249 = out_chan_dep_vld_vec_248[1];
    assign dep_chan_data_248_249 = out_chan_dep_data_248;
    assign token_248_249 = token_out_vec_248[1];
    assign dep_chan_vld_248_240 = out_chan_dep_vld_vec_248[2];
    assign dep_chan_data_248_240 = out_chan_dep_data_248;
    assign token_248_240 = token_out_vec_248[2];
    assign dep_chan_vld_248_256 = out_chan_dep_vld_vec_248[3];
    assign dep_chan_data_248_256 = out_chan_dep_data_248;
    assign token_248_256 = token_out_vec_248[3];
    assign dep_chan_vld_248_295 = out_chan_dep_vld_vec_248[4];
    assign dep_chan_data_248_295 = out_chan_dep_data_248;
    assign token_248_295 = token_out_vec_248[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_6_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 249, 5, 5) top_hls_deadlock_detect_unit_249 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_249),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_249),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_249),
        .token_in_vec(token_in_vec_249),
        .dl_detect_in(dl_detect_out),
        .origin(origin[249]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_249),
        .out_chan_dep_data(out_chan_dep_data_249),
        .token_out_vec(token_out_vec_249),
        .dl_detect_out(dl_in_vec[249]));

    assign proc_249_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_3_x1_U0.fifo_A_PE_6_3_x177_blk_n);
    assign proc_249_data_PIPO_blk[0] = 1'b0;
    assign proc_249_start_FIFO_blk[0] = 1'b0;
    assign proc_249_TLF_FIFO_blk[0] = 1'b0;
    assign proc_249_input_sync_blk[0] = 1'b0;
    assign proc_249_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_249[0] = dl_detect_out ? proc_dep_vld_vec_249_reg[0] : (proc_249_data_FIFO_blk[0] | proc_249_data_PIPO_blk[0] | proc_249_start_FIFO_blk[0] | proc_249_TLF_FIFO_blk[0] | proc_249_input_sync_blk[0] | proc_249_output_sync_blk[0]);
    assign proc_249_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_3_x1_U0.fifo_A_PE_6_4_x178_blk_n);
    assign proc_249_data_PIPO_blk[1] = 1'b0;
    assign proc_249_start_FIFO_blk[1] = 1'b0;
    assign proc_249_TLF_FIFO_blk[1] = 1'b0;
    assign proc_249_input_sync_blk[1] = 1'b0;
    assign proc_249_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_249[1] = dl_detect_out ? proc_dep_vld_vec_249_reg[1] : (proc_249_data_FIFO_blk[1] | proc_249_data_PIPO_blk[1] | proc_249_start_FIFO_blk[1] | proc_249_TLF_FIFO_blk[1] | proc_249_input_sync_blk[1] | proc_249_output_sync_blk[1]);
    assign proc_249_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_3_x1_U0.fifo_B_PE_6_3_x1125_blk_n);
    assign proc_249_data_PIPO_blk[2] = 1'b0;
    assign proc_249_start_FIFO_blk[2] = 1'b0;
    assign proc_249_TLF_FIFO_blk[2] = 1'b0;
    assign proc_249_input_sync_blk[2] = 1'b0;
    assign proc_249_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_249[2] = dl_detect_out ? proc_dep_vld_vec_249_reg[2] : (proc_249_data_FIFO_blk[2] | proc_249_data_PIPO_blk[2] | proc_249_start_FIFO_blk[2] | proc_249_TLF_FIFO_blk[2] | proc_249_input_sync_blk[2] | proc_249_output_sync_blk[2]);
    assign proc_249_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_3_x1_U0.fifo_B_PE_7_3_x1126_blk_n);
    assign proc_249_data_PIPO_blk[3] = 1'b0;
    assign proc_249_start_FIFO_blk[3] = 1'b0;
    assign proc_249_TLF_FIFO_blk[3] = 1'b0;
    assign proc_249_input_sync_blk[3] = 1'b0;
    assign proc_249_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_249[3] = dl_detect_out ? proc_dep_vld_vec_249_reg[3] : (proc_249_data_FIFO_blk[3] | proc_249_data_PIPO_blk[3] | proc_249_start_FIFO_blk[3] | proc_249_TLF_FIFO_blk[3] | proc_249_input_sync_blk[3] | proc_249_output_sync_blk[3]);
    assign proc_249_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_3_x1_U0.fifo_C_drain_PE_6_3_x1194_blk_n);
    assign proc_249_data_PIPO_blk[4] = 1'b0;
    assign proc_249_start_FIFO_blk[4] = 1'b0;
    assign proc_249_TLF_FIFO_blk[4] = 1'b0;
    assign proc_249_input_sync_blk[4] = 1'b0;
    assign proc_249_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_249[4] = dl_detect_out ? proc_dep_vld_vec_249_reg[4] : (proc_249_data_FIFO_blk[4] | proc_249_data_PIPO_blk[4] | proc_249_start_FIFO_blk[4] | proc_249_TLF_FIFO_blk[4] | proc_249_input_sync_blk[4] | proc_249_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_249_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_249_reg <= proc_dep_vld_vec_249;
        end
    end
    assign in_chan_dep_vld_vec_249[0] = dep_chan_vld_241_249;
    assign in_chan_dep_data_vec_249[351 : 0] = dep_chan_data_241_249;
    assign token_in_vec_249[0] = token_241_249;
    assign in_chan_dep_vld_vec_249[1] = dep_chan_vld_248_249;
    assign in_chan_dep_data_vec_249[703 : 352] = dep_chan_data_248_249;
    assign token_in_vec_249[1] = token_248_249;
    assign in_chan_dep_vld_vec_249[2] = dep_chan_vld_250_249;
    assign in_chan_dep_data_vec_249[1055 : 704] = dep_chan_data_250_249;
    assign token_in_vec_249[2] = token_250_249;
    assign in_chan_dep_vld_vec_249[3] = dep_chan_vld_257_249;
    assign in_chan_dep_data_vec_249[1407 : 1056] = dep_chan_data_257_249;
    assign token_in_vec_249[3] = token_257_249;
    assign in_chan_dep_vld_vec_249[4] = dep_chan_vld_303_249;
    assign in_chan_dep_data_vec_249[1759 : 1408] = dep_chan_data_303_249;
    assign token_in_vec_249[4] = token_303_249;
    assign dep_chan_vld_249_248 = out_chan_dep_vld_vec_249[0];
    assign dep_chan_data_249_248 = out_chan_dep_data_249;
    assign token_249_248 = token_out_vec_249[0];
    assign dep_chan_vld_249_250 = out_chan_dep_vld_vec_249[1];
    assign dep_chan_data_249_250 = out_chan_dep_data_249;
    assign token_249_250 = token_out_vec_249[1];
    assign dep_chan_vld_249_241 = out_chan_dep_vld_vec_249[2];
    assign dep_chan_data_249_241 = out_chan_dep_data_249;
    assign token_249_241 = token_out_vec_249[2];
    assign dep_chan_vld_249_257 = out_chan_dep_vld_vec_249[3];
    assign dep_chan_data_249_257 = out_chan_dep_data_249;
    assign token_249_257 = token_out_vec_249[3];
    assign dep_chan_vld_249_303 = out_chan_dep_vld_vec_249[4];
    assign dep_chan_data_249_303 = out_chan_dep_data_249;
    assign token_249_303 = token_out_vec_249[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_6_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 250, 5, 5) top_hls_deadlock_detect_unit_250 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_250),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_250),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_250),
        .token_in_vec(token_in_vec_250),
        .dl_detect_in(dl_detect_out),
        .origin(origin[250]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_250),
        .out_chan_dep_data(out_chan_dep_data_250),
        .token_out_vec(token_out_vec_250),
        .dl_detect_out(dl_in_vec[250]));

    assign proc_250_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_4_x1_U0.fifo_A_PE_6_4_x178_blk_n);
    assign proc_250_data_PIPO_blk[0] = 1'b0;
    assign proc_250_start_FIFO_blk[0] = 1'b0;
    assign proc_250_TLF_FIFO_blk[0] = 1'b0;
    assign proc_250_input_sync_blk[0] = 1'b0;
    assign proc_250_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_250[0] = dl_detect_out ? proc_dep_vld_vec_250_reg[0] : (proc_250_data_FIFO_blk[0] | proc_250_data_PIPO_blk[0] | proc_250_start_FIFO_blk[0] | proc_250_TLF_FIFO_blk[0] | proc_250_input_sync_blk[0] | proc_250_output_sync_blk[0]);
    assign proc_250_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_4_x1_U0.fifo_A_PE_6_5_x179_blk_n);
    assign proc_250_data_PIPO_blk[1] = 1'b0;
    assign proc_250_start_FIFO_blk[1] = 1'b0;
    assign proc_250_TLF_FIFO_blk[1] = 1'b0;
    assign proc_250_input_sync_blk[1] = 1'b0;
    assign proc_250_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_250[1] = dl_detect_out ? proc_dep_vld_vec_250_reg[1] : (proc_250_data_FIFO_blk[1] | proc_250_data_PIPO_blk[1] | proc_250_start_FIFO_blk[1] | proc_250_TLF_FIFO_blk[1] | proc_250_input_sync_blk[1] | proc_250_output_sync_blk[1]);
    assign proc_250_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_4_x1_U0.fifo_B_PE_6_4_x1134_blk_n);
    assign proc_250_data_PIPO_blk[2] = 1'b0;
    assign proc_250_start_FIFO_blk[2] = 1'b0;
    assign proc_250_TLF_FIFO_blk[2] = 1'b0;
    assign proc_250_input_sync_blk[2] = 1'b0;
    assign proc_250_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_250[2] = dl_detect_out ? proc_dep_vld_vec_250_reg[2] : (proc_250_data_FIFO_blk[2] | proc_250_data_PIPO_blk[2] | proc_250_start_FIFO_blk[2] | proc_250_TLF_FIFO_blk[2] | proc_250_input_sync_blk[2] | proc_250_output_sync_blk[2]);
    assign proc_250_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_4_x1_U0.fifo_B_PE_7_4_x1135_blk_n);
    assign proc_250_data_PIPO_blk[3] = 1'b0;
    assign proc_250_start_FIFO_blk[3] = 1'b0;
    assign proc_250_TLF_FIFO_blk[3] = 1'b0;
    assign proc_250_input_sync_blk[3] = 1'b0;
    assign proc_250_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_250[3] = dl_detect_out ? proc_dep_vld_vec_250_reg[3] : (proc_250_data_FIFO_blk[3] | proc_250_data_PIPO_blk[3] | proc_250_start_FIFO_blk[3] | proc_250_TLF_FIFO_blk[3] | proc_250_input_sync_blk[3] | proc_250_output_sync_blk[3]);
    assign proc_250_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_4_x1_U0.fifo_C_drain_PE_6_4_x1202_blk_n);
    assign proc_250_data_PIPO_blk[4] = 1'b0;
    assign proc_250_start_FIFO_blk[4] = 1'b0;
    assign proc_250_TLF_FIFO_blk[4] = 1'b0;
    assign proc_250_input_sync_blk[4] = 1'b0;
    assign proc_250_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_250[4] = dl_detect_out ? proc_dep_vld_vec_250_reg[4] : (proc_250_data_FIFO_blk[4] | proc_250_data_PIPO_blk[4] | proc_250_start_FIFO_blk[4] | proc_250_TLF_FIFO_blk[4] | proc_250_input_sync_blk[4] | proc_250_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_250_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_250_reg <= proc_dep_vld_vec_250;
        end
    end
    assign in_chan_dep_vld_vec_250[0] = dep_chan_vld_242_250;
    assign in_chan_dep_data_vec_250[351 : 0] = dep_chan_data_242_250;
    assign token_in_vec_250[0] = token_242_250;
    assign in_chan_dep_vld_vec_250[1] = dep_chan_vld_249_250;
    assign in_chan_dep_data_vec_250[703 : 352] = dep_chan_data_249_250;
    assign token_in_vec_250[1] = token_249_250;
    assign in_chan_dep_vld_vec_250[2] = dep_chan_vld_251_250;
    assign in_chan_dep_data_vec_250[1055 : 704] = dep_chan_data_251_250;
    assign token_in_vec_250[2] = token_251_250;
    assign in_chan_dep_vld_vec_250[3] = dep_chan_vld_258_250;
    assign in_chan_dep_data_vec_250[1407 : 1056] = dep_chan_data_258_250;
    assign token_in_vec_250[3] = token_258_250;
    assign in_chan_dep_vld_vec_250[4] = dep_chan_vld_311_250;
    assign in_chan_dep_data_vec_250[1759 : 1408] = dep_chan_data_311_250;
    assign token_in_vec_250[4] = token_311_250;
    assign dep_chan_vld_250_249 = out_chan_dep_vld_vec_250[0];
    assign dep_chan_data_250_249 = out_chan_dep_data_250;
    assign token_250_249 = token_out_vec_250[0];
    assign dep_chan_vld_250_251 = out_chan_dep_vld_vec_250[1];
    assign dep_chan_data_250_251 = out_chan_dep_data_250;
    assign token_250_251 = token_out_vec_250[1];
    assign dep_chan_vld_250_242 = out_chan_dep_vld_vec_250[2];
    assign dep_chan_data_250_242 = out_chan_dep_data_250;
    assign token_250_242 = token_out_vec_250[2];
    assign dep_chan_vld_250_258 = out_chan_dep_vld_vec_250[3];
    assign dep_chan_data_250_258 = out_chan_dep_data_250;
    assign token_250_258 = token_out_vec_250[3];
    assign dep_chan_vld_250_311 = out_chan_dep_vld_vec_250[4];
    assign dep_chan_data_250_311 = out_chan_dep_data_250;
    assign token_250_311 = token_out_vec_250[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_6_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 251, 5, 5) top_hls_deadlock_detect_unit_251 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_251),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_251),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_251),
        .token_in_vec(token_in_vec_251),
        .dl_detect_in(dl_detect_out),
        .origin(origin[251]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_251),
        .out_chan_dep_data(out_chan_dep_data_251),
        .token_out_vec(token_out_vec_251),
        .dl_detect_out(dl_in_vec[251]));

    assign proc_251_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_5_x1_U0.fifo_A_PE_6_5_x179_blk_n);
    assign proc_251_data_PIPO_blk[0] = 1'b0;
    assign proc_251_start_FIFO_blk[0] = 1'b0;
    assign proc_251_TLF_FIFO_blk[0] = 1'b0;
    assign proc_251_input_sync_blk[0] = 1'b0;
    assign proc_251_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_251[0] = dl_detect_out ? proc_dep_vld_vec_251_reg[0] : (proc_251_data_FIFO_blk[0] | proc_251_data_PIPO_blk[0] | proc_251_start_FIFO_blk[0] | proc_251_TLF_FIFO_blk[0] | proc_251_input_sync_blk[0] | proc_251_output_sync_blk[0]);
    assign proc_251_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_5_x1_U0.fifo_A_PE_6_6_x180_blk_n);
    assign proc_251_data_PIPO_blk[1] = 1'b0;
    assign proc_251_start_FIFO_blk[1] = 1'b0;
    assign proc_251_TLF_FIFO_blk[1] = 1'b0;
    assign proc_251_input_sync_blk[1] = 1'b0;
    assign proc_251_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_251[1] = dl_detect_out ? proc_dep_vld_vec_251_reg[1] : (proc_251_data_FIFO_blk[1] | proc_251_data_PIPO_blk[1] | proc_251_start_FIFO_blk[1] | proc_251_TLF_FIFO_blk[1] | proc_251_input_sync_blk[1] | proc_251_output_sync_blk[1]);
    assign proc_251_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_5_x1_U0.fifo_B_PE_6_5_x1143_blk_n);
    assign proc_251_data_PIPO_blk[2] = 1'b0;
    assign proc_251_start_FIFO_blk[2] = 1'b0;
    assign proc_251_TLF_FIFO_blk[2] = 1'b0;
    assign proc_251_input_sync_blk[2] = 1'b0;
    assign proc_251_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_251[2] = dl_detect_out ? proc_dep_vld_vec_251_reg[2] : (proc_251_data_FIFO_blk[2] | proc_251_data_PIPO_blk[2] | proc_251_start_FIFO_blk[2] | proc_251_TLF_FIFO_blk[2] | proc_251_input_sync_blk[2] | proc_251_output_sync_blk[2]);
    assign proc_251_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_5_x1_U0.fifo_B_PE_7_5_x1144_blk_n);
    assign proc_251_data_PIPO_blk[3] = 1'b0;
    assign proc_251_start_FIFO_blk[3] = 1'b0;
    assign proc_251_TLF_FIFO_blk[3] = 1'b0;
    assign proc_251_input_sync_blk[3] = 1'b0;
    assign proc_251_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_251[3] = dl_detect_out ? proc_dep_vld_vec_251_reg[3] : (proc_251_data_FIFO_blk[3] | proc_251_data_PIPO_blk[3] | proc_251_start_FIFO_blk[3] | proc_251_TLF_FIFO_blk[3] | proc_251_input_sync_blk[3] | proc_251_output_sync_blk[3]);
    assign proc_251_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_5_x1_U0.fifo_C_drain_PE_6_5_x1210_blk_n);
    assign proc_251_data_PIPO_blk[4] = 1'b0;
    assign proc_251_start_FIFO_blk[4] = 1'b0;
    assign proc_251_TLF_FIFO_blk[4] = 1'b0;
    assign proc_251_input_sync_blk[4] = 1'b0;
    assign proc_251_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_251[4] = dl_detect_out ? proc_dep_vld_vec_251_reg[4] : (proc_251_data_FIFO_blk[4] | proc_251_data_PIPO_blk[4] | proc_251_start_FIFO_blk[4] | proc_251_TLF_FIFO_blk[4] | proc_251_input_sync_blk[4] | proc_251_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_251_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_251_reg <= proc_dep_vld_vec_251;
        end
    end
    assign in_chan_dep_vld_vec_251[0] = dep_chan_vld_243_251;
    assign in_chan_dep_data_vec_251[351 : 0] = dep_chan_data_243_251;
    assign token_in_vec_251[0] = token_243_251;
    assign in_chan_dep_vld_vec_251[1] = dep_chan_vld_250_251;
    assign in_chan_dep_data_vec_251[703 : 352] = dep_chan_data_250_251;
    assign token_in_vec_251[1] = token_250_251;
    assign in_chan_dep_vld_vec_251[2] = dep_chan_vld_252_251;
    assign in_chan_dep_data_vec_251[1055 : 704] = dep_chan_data_252_251;
    assign token_in_vec_251[2] = token_252_251;
    assign in_chan_dep_vld_vec_251[3] = dep_chan_vld_259_251;
    assign in_chan_dep_data_vec_251[1407 : 1056] = dep_chan_data_259_251;
    assign token_in_vec_251[3] = token_259_251;
    assign in_chan_dep_vld_vec_251[4] = dep_chan_vld_319_251;
    assign in_chan_dep_data_vec_251[1759 : 1408] = dep_chan_data_319_251;
    assign token_in_vec_251[4] = token_319_251;
    assign dep_chan_vld_251_250 = out_chan_dep_vld_vec_251[0];
    assign dep_chan_data_251_250 = out_chan_dep_data_251;
    assign token_251_250 = token_out_vec_251[0];
    assign dep_chan_vld_251_252 = out_chan_dep_vld_vec_251[1];
    assign dep_chan_data_251_252 = out_chan_dep_data_251;
    assign token_251_252 = token_out_vec_251[1];
    assign dep_chan_vld_251_243 = out_chan_dep_vld_vec_251[2];
    assign dep_chan_data_251_243 = out_chan_dep_data_251;
    assign token_251_243 = token_out_vec_251[2];
    assign dep_chan_vld_251_259 = out_chan_dep_vld_vec_251[3];
    assign dep_chan_data_251_259 = out_chan_dep_data_251;
    assign token_251_259 = token_out_vec_251[3];
    assign dep_chan_vld_251_319 = out_chan_dep_vld_vec_251[4];
    assign dep_chan_data_251_319 = out_chan_dep_data_251;
    assign token_251_319 = token_out_vec_251[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_6_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 252, 5, 5) top_hls_deadlock_detect_unit_252 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_252),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_252),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_252),
        .token_in_vec(token_in_vec_252),
        .dl_detect_in(dl_detect_out),
        .origin(origin[252]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_252),
        .out_chan_dep_data(out_chan_dep_data_252),
        .token_out_vec(token_out_vec_252),
        .dl_detect_out(dl_in_vec[252]));

    assign proc_252_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_6_x1_U0.fifo_A_PE_6_6_x180_blk_n);
    assign proc_252_data_PIPO_blk[0] = 1'b0;
    assign proc_252_start_FIFO_blk[0] = 1'b0;
    assign proc_252_TLF_FIFO_blk[0] = 1'b0;
    assign proc_252_input_sync_blk[0] = 1'b0;
    assign proc_252_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_252[0] = dl_detect_out ? proc_dep_vld_vec_252_reg[0] : (proc_252_data_FIFO_blk[0] | proc_252_data_PIPO_blk[0] | proc_252_start_FIFO_blk[0] | proc_252_TLF_FIFO_blk[0] | proc_252_input_sync_blk[0] | proc_252_output_sync_blk[0]);
    assign proc_252_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_6_x1_U0.fifo_A_PE_6_7_x181_blk_n);
    assign proc_252_data_PIPO_blk[1] = 1'b0;
    assign proc_252_start_FIFO_blk[1] = 1'b0;
    assign proc_252_TLF_FIFO_blk[1] = 1'b0;
    assign proc_252_input_sync_blk[1] = 1'b0;
    assign proc_252_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_252[1] = dl_detect_out ? proc_dep_vld_vec_252_reg[1] : (proc_252_data_FIFO_blk[1] | proc_252_data_PIPO_blk[1] | proc_252_start_FIFO_blk[1] | proc_252_TLF_FIFO_blk[1] | proc_252_input_sync_blk[1] | proc_252_output_sync_blk[1]);
    assign proc_252_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_6_x1_U0.fifo_B_PE_6_6_x1152_blk_n);
    assign proc_252_data_PIPO_blk[2] = 1'b0;
    assign proc_252_start_FIFO_blk[2] = 1'b0;
    assign proc_252_TLF_FIFO_blk[2] = 1'b0;
    assign proc_252_input_sync_blk[2] = 1'b0;
    assign proc_252_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_252[2] = dl_detect_out ? proc_dep_vld_vec_252_reg[2] : (proc_252_data_FIFO_blk[2] | proc_252_data_PIPO_blk[2] | proc_252_start_FIFO_blk[2] | proc_252_TLF_FIFO_blk[2] | proc_252_input_sync_blk[2] | proc_252_output_sync_blk[2]);
    assign proc_252_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_6_x1_U0.fifo_B_PE_7_6_x1153_blk_n);
    assign proc_252_data_PIPO_blk[3] = 1'b0;
    assign proc_252_start_FIFO_blk[3] = 1'b0;
    assign proc_252_TLF_FIFO_blk[3] = 1'b0;
    assign proc_252_input_sync_blk[3] = 1'b0;
    assign proc_252_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_252[3] = dl_detect_out ? proc_dep_vld_vec_252_reg[3] : (proc_252_data_FIFO_blk[3] | proc_252_data_PIPO_blk[3] | proc_252_start_FIFO_blk[3] | proc_252_TLF_FIFO_blk[3] | proc_252_input_sync_blk[3] | proc_252_output_sync_blk[3]);
    assign proc_252_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_6_x1_U0.fifo_C_drain_PE_6_6_x1218_blk_n);
    assign proc_252_data_PIPO_blk[4] = 1'b0;
    assign proc_252_start_FIFO_blk[4] = 1'b0;
    assign proc_252_TLF_FIFO_blk[4] = 1'b0;
    assign proc_252_input_sync_blk[4] = 1'b0;
    assign proc_252_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_252[4] = dl_detect_out ? proc_dep_vld_vec_252_reg[4] : (proc_252_data_FIFO_blk[4] | proc_252_data_PIPO_blk[4] | proc_252_start_FIFO_blk[4] | proc_252_TLF_FIFO_blk[4] | proc_252_input_sync_blk[4] | proc_252_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_252_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_252_reg <= proc_dep_vld_vec_252;
        end
    end
    assign in_chan_dep_vld_vec_252[0] = dep_chan_vld_244_252;
    assign in_chan_dep_data_vec_252[351 : 0] = dep_chan_data_244_252;
    assign token_in_vec_252[0] = token_244_252;
    assign in_chan_dep_vld_vec_252[1] = dep_chan_vld_251_252;
    assign in_chan_dep_data_vec_252[703 : 352] = dep_chan_data_251_252;
    assign token_in_vec_252[1] = token_251_252;
    assign in_chan_dep_vld_vec_252[2] = dep_chan_vld_253_252;
    assign in_chan_dep_data_vec_252[1055 : 704] = dep_chan_data_253_252;
    assign token_in_vec_252[2] = token_253_252;
    assign in_chan_dep_vld_vec_252[3] = dep_chan_vld_260_252;
    assign in_chan_dep_data_vec_252[1407 : 1056] = dep_chan_data_260_252;
    assign token_in_vec_252[3] = token_260_252;
    assign in_chan_dep_vld_vec_252[4] = dep_chan_vld_327_252;
    assign in_chan_dep_data_vec_252[1759 : 1408] = dep_chan_data_327_252;
    assign token_in_vec_252[4] = token_327_252;
    assign dep_chan_vld_252_251 = out_chan_dep_vld_vec_252[0];
    assign dep_chan_data_252_251 = out_chan_dep_data_252;
    assign token_252_251 = token_out_vec_252[0];
    assign dep_chan_vld_252_253 = out_chan_dep_vld_vec_252[1];
    assign dep_chan_data_252_253 = out_chan_dep_data_252;
    assign token_252_253 = token_out_vec_252[1];
    assign dep_chan_vld_252_244 = out_chan_dep_vld_vec_252[2];
    assign dep_chan_data_252_244 = out_chan_dep_data_252;
    assign token_252_244 = token_out_vec_252[2];
    assign dep_chan_vld_252_260 = out_chan_dep_vld_vec_252[3];
    assign dep_chan_data_252_260 = out_chan_dep_data_252;
    assign token_252_260 = token_out_vec_252[3];
    assign dep_chan_vld_252_327 = out_chan_dep_vld_vec_252[4];
    assign dep_chan_data_252_327 = out_chan_dep_data_252;
    assign token_252_327 = token_out_vec_252[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_6_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 253, 5, 5) top_hls_deadlock_detect_unit_253 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_253),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_253),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_253),
        .token_in_vec(token_in_vec_253),
        .dl_detect_in(dl_detect_out),
        .origin(origin[253]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_253),
        .out_chan_dep_data(out_chan_dep_data_253),
        .token_out_vec(token_out_vec_253),
        .dl_detect_out(dl_in_vec[253]));

    assign proc_253_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_7_x1_U0.fifo_A_PE_6_7_x181_blk_n);
    assign proc_253_data_PIPO_blk[0] = 1'b0;
    assign proc_253_start_FIFO_blk[0] = 1'b0;
    assign proc_253_TLF_FIFO_blk[0] = 1'b0;
    assign proc_253_input_sync_blk[0] = 1'b0;
    assign proc_253_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_253[0] = dl_detect_out ? proc_dep_vld_vec_253_reg[0] : (proc_253_data_FIFO_blk[0] | proc_253_data_PIPO_blk[0] | proc_253_start_FIFO_blk[0] | proc_253_TLF_FIFO_blk[0] | proc_253_input_sync_blk[0] | proc_253_output_sync_blk[0]);
    assign proc_253_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_7_x1_U0.fifo_A_PE_6_8_x182_blk_n);
    assign proc_253_data_PIPO_blk[1] = 1'b0;
    assign proc_253_start_FIFO_blk[1] = 1'b0;
    assign proc_253_TLF_FIFO_blk[1] = 1'b0;
    assign proc_253_input_sync_blk[1] = 1'b0;
    assign proc_253_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_253[1] = dl_detect_out ? proc_dep_vld_vec_253_reg[1] : (proc_253_data_FIFO_blk[1] | proc_253_data_PIPO_blk[1] | proc_253_start_FIFO_blk[1] | proc_253_TLF_FIFO_blk[1] | proc_253_input_sync_blk[1] | proc_253_output_sync_blk[1]);
    assign proc_253_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_7_x1_U0.fifo_B_PE_6_7_x1161_blk_n);
    assign proc_253_data_PIPO_blk[2] = 1'b0;
    assign proc_253_start_FIFO_blk[2] = 1'b0;
    assign proc_253_TLF_FIFO_blk[2] = 1'b0;
    assign proc_253_input_sync_blk[2] = 1'b0;
    assign proc_253_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_253[2] = dl_detect_out ? proc_dep_vld_vec_253_reg[2] : (proc_253_data_FIFO_blk[2] | proc_253_data_PIPO_blk[2] | proc_253_start_FIFO_blk[2] | proc_253_TLF_FIFO_blk[2] | proc_253_input_sync_blk[2] | proc_253_output_sync_blk[2]);
    assign proc_253_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_7_x1_U0.fifo_B_PE_7_7_x1162_blk_n);
    assign proc_253_data_PIPO_blk[3] = 1'b0;
    assign proc_253_start_FIFO_blk[3] = 1'b0;
    assign proc_253_TLF_FIFO_blk[3] = 1'b0;
    assign proc_253_input_sync_blk[3] = 1'b0;
    assign proc_253_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_253[3] = dl_detect_out ? proc_dep_vld_vec_253_reg[3] : (proc_253_data_FIFO_blk[3] | proc_253_data_PIPO_blk[3] | proc_253_start_FIFO_blk[3] | proc_253_TLF_FIFO_blk[3] | proc_253_input_sync_blk[3] | proc_253_output_sync_blk[3]);
    assign proc_253_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_6_7_x1_U0.fifo_C_drain_PE_6_7_x1226_blk_n);
    assign proc_253_data_PIPO_blk[4] = 1'b0;
    assign proc_253_start_FIFO_blk[4] = 1'b0;
    assign proc_253_TLF_FIFO_blk[4] = 1'b0;
    assign proc_253_input_sync_blk[4] = 1'b0;
    assign proc_253_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_253[4] = dl_detect_out ? proc_dep_vld_vec_253_reg[4] : (proc_253_data_FIFO_blk[4] | proc_253_data_PIPO_blk[4] | proc_253_start_FIFO_blk[4] | proc_253_TLF_FIFO_blk[4] | proc_253_input_sync_blk[4] | proc_253_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_253_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_253_reg <= proc_dep_vld_vec_253;
        end
    end
    assign in_chan_dep_vld_vec_253[0] = dep_chan_vld_245_253;
    assign in_chan_dep_data_vec_253[351 : 0] = dep_chan_data_245_253;
    assign token_in_vec_253[0] = token_245_253;
    assign in_chan_dep_vld_vec_253[1] = dep_chan_vld_252_253;
    assign in_chan_dep_data_vec_253[703 : 352] = dep_chan_data_252_253;
    assign token_in_vec_253[1] = token_252_253;
    assign in_chan_dep_vld_vec_253[2] = dep_chan_vld_261_253;
    assign in_chan_dep_data_vec_253[1055 : 704] = dep_chan_data_261_253;
    assign token_in_vec_253[2] = token_261_253;
    assign in_chan_dep_vld_vec_253[3] = dep_chan_vld_268_253;
    assign in_chan_dep_data_vec_253[1407 : 1056] = dep_chan_data_268_253;
    assign token_in_vec_253[3] = token_268_253;
    assign in_chan_dep_vld_vec_253[4] = dep_chan_vld_335_253;
    assign in_chan_dep_data_vec_253[1759 : 1408] = dep_chan_data_335_253;
    assign token_in_vec_253[4] = token_335_253;
    assign dep_chan_vld_253_252 = out_chan_dep_vld_vec_253[0];
    assign dep_chan_data_253_252 = out_chan_dep_data_253;
    assign token_253_252 = token_out_vec_253[0];
    assign dep_chan_vld_253_268 = out_chan_dep_vld_vec_253[1];
    assign dep_chan_data_253_268 = out_chan_dep_data_253;
    assign token_253_268 = token_out_vec_253[1];
    assign dep_chan_vld_253_245 = out_chan_dep_vld_vec_253[2];
    assign dep_chan_data_253_245 = out_chan_dep_data_253;
    assign token_253_245 = token_out_vec_253[2];
    assign dep_chan_vld_253_261 = out_chan_dep_vld_vec_253[3];
    assign dep_chan_data_253_261 = out_chan_dep_data_253;
    assign token_253_261 = token_out_vec_253[3];
    assign dep_chan_vld_253_335 = out_chan_dep_vld_vec_253[4];
    assign dep_chan_data_253_335 = out_chan_dep_data_253;
    assign token_253_335 = token_out_vec_253[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_7_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 254, 5, 5) top_hls_deadlock_detect_unit_254 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_254),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_254),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_254),
        .token_in_vec(token_in_vec_254),
        .dl_detect_in(dl_detect_out),
        .origin(origin[254]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_254),
        .out_chan_dep_data(out_chan_dep_data_254),
        .token_out_vec(token_out_vec_254),
        .dl_detect_out(dl_in_vec[254]));

    assign proc_254_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_0_x1_U0.fifo_A_PE_7_0_x183_blk_n);
    assign proc_254_data_PIPO_blk[0] = 1'b0;
    assign proc_254_start_FIFO_blk[0] = 1'b0;
    assign proc_254_TLF_FIFO_blk[0] = 1'b0;
    assign proc_254_input_sync_blk[0] = 1'b0;
    assign proc_254_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_254[0] = dl_detect_out ? proc_dep_vld_vec_254_reg[0] : (proc_254_data_FIFO_blk[0] | proc_254_data_PIPO_blk[0] | proc_254_start_FIFO_blk[0] | proc_254_TLF_FIFO_blk[0] | proc_254_input_sync_blk[0] | proc_254_output_sync_blk[0]);
    assign proc_254_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_0_x1_U0.fifo_A_PE_7_1_x184_blk_n);
    assign proc_254_data_PIPO_blk[1] = 1'b0;
    assign proc_254_start_FIFO_blk[1] = 1'b0;
    assign proc_254_TLF_FIFO_blk[1] = 1'b0;
    assign proc_254_input_sync_blk[1] = 1'b0;
    assign proc_254_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_254[1] = dl_detect_out ? proc_dep_vld_vec_254_reg[1] : (proc_254_data_FIFO_blk[1] | proc_254_data_PIPO_blk[1] | proc_254_start_FIFO_blk[1] | proc_254_TLF_FIFO_blk[1] | proc_254_input_sync_blk[1] | proc_254_output_sync_blk[1]);
    assign proc_254_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_0_x1_U0.fifo_B_PE_7_0_x199_blk_n);
    assign proc_254_data_PIPO_blk[2] = 1'b0;
    assign proc_254_start_FIFO_blk[2] = 1'b0;
    assign proc_254_TLF_FIFO_blk[2] = 1'b0;
    assign proc_254_input_sync_blk[2] = 1'b0;
    assign proc_254_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_254[2] = dl_detect_out ? proc_dep_vld_vec_254_reg[2] : (proc_254_data_FIFO_blk[2] | proc_254_data_PIPO_blk[2] | proc_254_start_FIFO_blk[2] | proc_254_TLF_FIFO_blk[2] | proc_254_input_sync_blk[2] | proc_254_output_sync_blk[2]);
    assign proc_254_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_0_x1_U0.fifo_B_PE_8_0_x1100_blk_n);
    assign proc_254_data_PIPO_blk[3] = 1'b0;
    assign proc_254_start_FIFO_blk[3] = 1'b0;
    assign proc_254_TLF_FIFO_blk[3] = 1'b0;
    assign proc_254_input_sync_blk[3] = 1'b0;
    assign proc_254_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_254[3] = dl_detect_out ? proc_dep_vld_vec_254_reg[3] : (proc_254_data_FIFO_blk[3] | proc_254_data_PIPO_blk[3] | proc_254_start_FIFO_blk[3] | proc_254_TLF_FIFO_blk[3] | proc_254_input_sync_blk[3] | proc_254_output_sync_blk[3]);
    assign proc_254_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_0_x1_U0.fifo_C_drain_PE_7_0_x1171_blk_n);
    assign proc_254_data_PIPO_blk[4] = 1'b0;
    assign proc_254_start_FIFO_blk[4] = 1'b0;
    assign proc_254_TLF_FIFO_blk[4] = 1'b0;
    assign proc_254_input_sync_blk[4] = 1'b0;
    assign proc_254_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_254[4] = dl_detect_out ? proc_dep_vld_vec_254_reg[4] : (proc_254_data_FIFO_blk[4] | proc_254_data_PIPO_blk[4] | proc_254_start_FIFO_blk[4] | proc_254_TLF_FIFO_blk[4] | proc_254_input_sync_blk[4] | proc_254_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_254_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_254_reg <= proc_dep_vld_vec_254;
        end
    end
    assign in_chan_dep_vld_vec_254[0] = dep_chan_vld_187_254;
    assign in_chan_dep_data_vec_254[351 : 0] = dep_chan_data_187_254;
    assign token_in_vec_254[0] = token_187_254;
    assign in_chan_dep_vld_vec_254[1] = dep_chan_vld_246_254;
    assign in_chan_dep_data_vec_254[703 : 352] = dep_chan_data_246_254;
    assign token_in_vec_254[1] = token_246_254;
    assign in_chan_dep_vld_vec_254[2] = dep_chan_vld_255_254;
    assign in_chan_dep_data_vec_254[1055 : 704] = dep_chan_data_255_254;
    assign token_in_vec_254[2] = token_255_254;
    assign in_chan_dep_vld_vec_254[3] = dep_chan_vld_270_254;
    assign in_chan_dep_data_vec_254[1407 : 1056] = dep_chan_data_270_254;
    assign token_in_vec_254[3] = token_270_254;
    assign in_chan_dep_vld_vec_254[4] = dep_chan_vld_278_254;
    assign in_chan_dep_data_vec_254[1759 : 1408] = dep_chan_data_278_254;
    assign token_in_vec_254[4] = token_278_254;
    assign dep_chan_vld_254_187 = out_chan_dep_vld_vec_254[0];
    assign dep_chan_data_254_187 = out_chan_dep_data_254;
    assign token_254_187 = token_out_vec_254[0];
    assign dep_chan_vld_254_255 = out_chan_dep_vld_vec_254[1];
    assign dep_chan_data_254_255 = out_chan_dep_data_254;
    assign token_254_255 = token_out_vec_254[1];
    assign dep_chan_vld_254_246 = out_chan_dep_vld_vec_254[2];
    assign dep_chan_data_254_246 = out_chan_dep_data_254;
    assign token_254_246 = token_out_vec_254[2];
    assign dep_chan_vld_254_270 = out_chan_dep_vld_vec_254[3];
    assign dep_chan_data_254_270 = out_chan_dep_data_254;
    assign token_254_270 = token_out_vec_254[3];
    assign dep_chan_vld_254_278 = out_chan_dep_vld_vec_254[4];
    assign dep_chan_data_254_278 = out_chan_dep_data_254;
    assign token_254_278 = token_out_vec_254[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_7_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 255, 5, 5) top_hls_deadlock_detect_unit_255 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_255),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_255),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_255),
        .token_in_vec(token_in_vec_255),
        .dl_detect_in(dl_detect_out),
        .origin(origin[255]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_255),
        .out_chan_dep_data(out_chan_dep_data_255),
        .token_out_vec(token_out_vec_255),
        .dl_detect_out(dl_in_vec[255]));

    assign proc_255_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_1_x1_U0.fifo_A_PE_7_1_x184_blk_n);
    assign proc_255_data_PIPO_blk[0] = 1'b0;
    assign proc_255_start_FIFO_blk[0] = 1'b0;
    assign proc_255_TLF_FIFO_blk[0] = 1'b0;
    assign proc_255_input_sync_blk[0] = 1'b0;
    assign proc_255_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_255[0] = dl_detect_out ? proc_dep_vld_vec_255_reg[0] : (proc_255_data_FIFO_blk[0] | proc_255_data_PIPO_blk[0] | proc_255_start_FIFO_blk[0] | proc_255_TLF_FIFO_blk[0] | proc_255_input_sync_blk[0] | proc_255_output_sync_blk[0]);
    assign proc_255_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_1_x1_U0.fifo_A_PE_7_2_x185_blk_n);
    assign proc_255_data_PIPO_blk[1] = 1'b0;
    assign proc_255_start_FIFO_blk[1] = 1'b0;
    assign proc_255_TLF_FIFO_blk[1] = 1'b0;
    assign proc_255_input_sync_blk[1] = 1'b0;
    assign proc_255_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_255[1] = dl_detect_out ? proc_dep_vld_vec_255_reg[1] : (proc_255_data_FIFO_blk[1] | proc_255_data_PIPO_blk[1] | proc_255_start_FIFO_blk[1] | proc_255_TLF_FIFO_blk[1] | proc_255_input_sync_blk[1] | proc_255_output_sync_blk[1]);
    assign proc_255_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_1_x1_U0.fifo_B_PE_7_1_x1108_blk_n);
    assign proc_255_data_PIPO_blk[2] = 1'b0;
    assign proc_255_start_FIFO_blk[2] = 1'b0;
    assign proc_255_TLF_FIFO_blk[2] = 1'b0;
    assign proc_255_input_sync_blk[2] = 1'b0;
    assign proc_255_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_255[2] = dl_detect_out ? proc_dep_vld_vec_255_reg[2] : (proc_255_data_FIFO_blk[2] | proc_255_data_PIPO_blk[2] | proc_255_start_FIFO_blk[2] | proc_255_TLF_FIFO_blk[2] | proc_255_input_sync_blk[2] | proc_255_output_sync_blk[2]);
    assign proc_255_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_1_x1_U0.fifo_B_PE_8_1_x1109_blk_n);
    assign proc_255_data_PIPO_blk[3] = 1'b0;
    assign proc_255_start_FIFO_blk[3] = 1'b0;
    assign proc_255_TLF_FIFO_blk[3] = 1'b0;
    assign proc_255_input_sync_blk[3] = 1'b0;
    assign proc_255_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_255[3] = dl_detect_out ? proc_dep_vld_vec_255_reg[3] : (proc_255_data_FIFO_blk[3] | proc_255_data_PIPO_blk[3] | proc_255_start_FIFO_blk[3] | proc_255_TLF_FIFO_blk[3] | proc_255_input_sync_blk[3] | proc_255_output_sync_blk[3]);
    assign proc_255_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_1_x1_U0.fifo_C_drain_PE_7_1_x1179_blk_n);
    assign proc_255_data_PIPO_blk[4] = 1'b0;
    assign proc_255_start_FIFO_blk[4] = 1'b0;
    assign proc_255_TLF_FIFO_blk[4] = 1'b0;
    assign proc_255_input_sync_blk[4] = 1'b0;
    assign proc_255_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_255[4] = dl_detect_out ? proc_dep_vld_vec_255_reg[4] : (proc_255_data_FIFO_blk[4] | proc_255_data_PIPO_blk[4] | proc_255_start_FIFO_blk[4] | proc_255_TLF_FIFO_blk[4] | proc_255_input_sync_blk[4] | proc_255_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_255_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_255_reg <= proc_dep_vld_vec_255;
        end
    end
    assign in_chan_dep_vld_vec_255[0] = dep_chan_vld_247_255;
    assign in_chan_dep_data_vec_255[351 : 0] = dep_chan_data_247_255;
    assign token_in_vec_255[0] = token_247_255;
    assign in_chan_dep_vld_vec_255[1] = dep_chan_vld_254_255;
    assign in_chan_dep_data_vec_255[703 : 352] = dep_chan_data_254_255;
    assign token_in_vec_255[1] = token_254_255;
    assign in_chan_dep_vld_vec_255[2] = dep_chan_vld_256_255;
    assign in_chan_dep_data_vec_255[1055 : 704] = dep_chan_data_256_255;
    assign token_in_vec_255[2] = token_256_255;
    assign in_chan_dep_vld_vec_255[3] = dep_chan_vld_271_255;
    assign in_chan_dep_data_vec_255[1407 : 1056] = dep_chan_data_271_255;
    assign token_in_vec_255[3] = token_271_255;
    assign in_chan_dep_vld_vec_255[4] = dep_chan_vld_286_255;
    assign in_chan_dep_data_vec_255[1759 : 1408] = dep_chan_data_286_255;
    assign token_in_vec_255[4] = token_286_255;
    assign dep_chan_vld_255_254 = out_chan_dep_vld_vec_255[0];
    assign dep_chan_data_255_254 = out_chan_dep_data_255;
    assign token_255_254 = token_out_vec_255[0];
    assign dep_chan_vld_255_256 = out_chan_dep_vld_vec_255[1];
    assign dep_chan_data_255_256 = out_chan_dep_data_255;
    assign token_255_256 = token_out_vec_255[1];
    assign dep_chan_vld_255_247 = out_chan_dep_vld_vec_255[2];
    assign dep_chan_data_255_247 = out_chan_dep_data_255;
    assign token_255_247 = token_out_vec_255[2];
    assign dep_chan_vld_255_271 = out_chan_dep_vld_vec_255[3];
    assign dep_chan_data_255_271 = out_chan_dep_data_255;
    assign token_255_271 = token_out_vec_255[3];
    assign dep_chan_vld_255_286 = out_chan_dep_vld_vec_255[4];
    assign dep_chan_data_255_286 = out_chan_dep_data_255;
    assign token_255_286 = token_out_vec_255[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_7_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 256, 5, 5) top_hls_deadlock_detect_unit_256 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_256),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_256),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_256),
        .token_in_vec(token_in_vec_256),
        .dl_detect_in(dl_detect_out),
        .origin(origin[256]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_256),
        .out_chan_dep_data(out_chan_dep_data_256),
        .token_out_vec(token_out_vec_256),
        .dl_detect_out(dl_in_vec[256]));

    assign proc_256_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_2_x1_U0.fifo_A_PE_7_2_x185_blk_n);
    assign proc_256_data_PIPO_blk[0] = 1'b0;
    assign proc_256_start_FIFO_blk[0] = 1'b0;
    assign proc_256_TLF_FIFO_blk[0] = 1'b0;
    assign proc_256_input_sync_blk[0] = 1'b0;
    assign proc_256_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_256[0] = dl_detect_out ? proc_dep_vld_vec_256_reg[0] : (proc_256_data_FIFO_blk[0] | proc_256_data_PIPO_blk[0] | proc_256_start_FIFO_blk[0] | proc_256_TLF_FIFO_blk[0] | proc_256_input_sync_blk[0] | proc_256_output_sync_blk[0]);
    assign proc_256_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_2_x1_U0.fifo_A_PE_7_3_x186_blk_n);
    assign proc_256_data_PIPO_blk[1] = 1'b0;
    assign proc_256_start_FIFO_blk[1] = 1'b0;
    assign proc_256_TLF_FIFO_blk[1] = 1'b0;
    assign proc_256_input_sync_blk[1] = 1'b0;
    assign proc_256_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_256[1] = dl_detect_out ? proc_dep_vld_vec_256_reg[1] : (proc_256_data_FIFO_blk[1] | proc_256_data_PIPO_blk[1] | proc_256_start_FIFO_blk[1] | proc_256_TLF_FIFO_blk[1] | proc_256_input_sync_blk[1] | proc_256_output_sync_blk[1]);
    assign proc_256_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_2_x1_U0.fifo_B_PE_7_2_x1117_blk_n);
    assign proc_256_data_PIPO_blk[2] = 1'b0;
    assign proc_256_start_FIFO_blk[2] = 1'b0;
    assign proc_256_TLF_FIFO_blk[2] = 1'b0;
    assign proc_256_input_sync_blk[2] = 1'b0;
    assign proc_256_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_256[2] = dl_detect_out ? proc_dep_vld_vec_256_reg[2] : (proc_256_data_FIFO_blk[2] | proc_256_data_PIPO_blk[2] | proc_256_start_FIFO_blk[2] | proc_256_TLF_FIFO_blk[2] | proc_256_input_sync_blk[2] | proc_256_output_sync_blk[2]);
    assign proc_256_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_2_x1_U0.fifo_B_PE_8_2_x1118_blk_n);
    assign proc_256_data_PIPO_blk[3] = 1'b0;
    assign proc_256_start_FIFO_blk[3] = 1'b0;
    assign proc_256_TLF_FIFO_blk[3] = 1'b0;
    assign proc_256_input_sync_blk[3] = 1'b0;
    assign proc_256_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_256[3] = dl_detect_out ? proc_dep_vld_vec_256_reg[3] : (proc_256_data_FIFO_blk[3] | proc_256_data_PIPO_blk[3] | proc_256_start_FIFO_blk[3] | proc_256_TLF_FIFO_blk[3] | proc_256_input_sync_blk[3] | proc_256_output_sync_blk[3]);
    assign proc_256_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_2_x1_U0.fifo_C_drain_PE_7_2_x1187_blk_n);
    assign proc_256_data_PIPO_blk[4] = 1'b0;
    assign proc_256_start_FIFO_blk[4] = 1'b0;
    assign proc_256_TLF_FIFO_blk[4] = 1'b0;
    assign proc_256_input_sync_blk[4] = 1'b0;
    assign proc_256_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_256[4] = dl_detect_out ? proc_dep_vld_vec_256_reg[4] : (proc_256_data_FIFO_blk[4] | proc_256_data_PIPO_blk[4] | proc_256_start_FIFO_blk[4] | proc_256_TLF_FIFO_blk[4] | proc_256_input_sync_blk[4] | proc_256_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_256_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_256_reg <= proc_dep_vld_vec_256;
        end
    end
    assign in_chan_dep_vld_vec_256[0] = dep_chan_vld_248_256;
    assign in_chan_dep_data_vec_256[351 : 0] = dep_chan_data_248_256;
    assign token_in_vec_256[0] = token_248_256;
    assign in_chan_dep_vld_vec_256[1] = dep_chan_vld_255_256;
    assign in_chan_dep_data_vec_256[703 : 352] = dep_chan_data_255_256;
    assign token_in_vec_256[1] = token_255_256;
    assign in_chan_dep_vld_vec_256[2] = dep_chan_vld_257_256;
    assign in_chan_dep_data_vec_256[1055 : 704] = dep_chan_data_257_256;
    assign token_in_vec_256[2] = token_257_256;
    assign in_chan_dep_vld_vec_256[3] = dep_chan_vld_272_256;
    assign in_chan_dep_data_vec_256[1407 : 1056] = dep_chan_data_272_256;
    assign token_in_vec_256[3] = token_272_256;
    assign in_chan_dep_vld_vec_256[4] = dep_chan_vld_294_256;
    assign in_chan_dep_data_vec_256[1759 : 1408] = dep_chan_data_294_256;
    assign token_in_vec_256[4] = token_294_256;
    assign dep_chan_vld_256_255 = out_chan_dep_vld_vec_256[0];
    assign dep_chan_data_256_255 = out_chan_dep_data_256;
    assign token_256_255 = token_out_vec_256[0];
    assign dep_chan_vld_256_257 = out_chan_dep_vld_vec_256[1];
    assign dep_chan_data_256_257 = out_chan_dep_data_256;
    assign token_256_257 = token_out_vec_256[1];
    assign dep_chan_vld_256_248 = out_chan_dep_vld_vec_256[2];
    assign dep_chan_data_256_248 = out_chan_dep_data_256;
    assign token_256_248 = token_out_vec_256[2];
    assign dep_chan_vld_256_272 = out_chan_dep_vld_vec_256[3];
    assign dep_chan_data_256_272 = out_chan_dep_data_256;
    assign token_256_272 = token_out_vec_256[3];
    assign dep_chan_vld_256_294 = out_chan_dep_vld_vec_256[4];
    assign dep_chan_data_256_294 = out_chan_dep_data_256;
    assign token_256_294 = token_out_vec_256[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_7_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 257, 5, 5) top_hls_deadlock_detect_unit_257 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_257),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_257),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_257),
        .token_in_vec(token_in_vec_257),
        .dl_detect_in(dl_detect_out),
        .origin(origin[257]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_257),
        .out_chan_dep_data(out_chan_dep_data_257),
        .token_out_vec(token_out_vec_257),
        .dl_detect_out(dl_in_vec[257]));

    assign proc_257_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_3_x1_U0.fifo_A_PE_7_3_x186_blk_n);
    assign proc_257_data_PIPO_blk[0] = 1'b0;
    assign proc_257_start_FIFO_blk[0] = 1'b0;
    assign proc_257_TLF_FIFO_blk[0] = 1'b0;
    assign proc_257_input_sync_blk[0] = 1'b0;
    assign proc_257_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_257[0] = dl_detect_out ? proc_dep_vld_vec_257_reg[0] : (proc_257_data_FIFO_blk[0] | proc_257_data_PIPO_blk[0] | proc_257_start_FIFO_blk[0] | proc_257_TLF_FIFO_blk[0] | proc_257_input_sync_blk[0] | proc_257_output_sync_blk[0]);
    assign proc_257_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_3_x1_U0.fifo_A_PE_7_4_x187_blk_n);
    assign proc_257_data_PIPO_blk[1] = 1'b0;
    assign proc_257_start_FIFO_blk[1] = 1'b0;
    assign proc_257_TLF_FIFO_blk[1] = 1'b0;
    assign proc_257_input_sync_blk[1] = 1'b0;
    assign proc_257_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_257[1] = dl_detect_out ? proc_dep_vld_vec_257_reg[1] : (proc_257_data_FIFO_blk[1] | proc_257_data_PIPO_blk[1] | proc_257_start_FIFO_blk[1] | proc_257_TLF_FIFO_blk[1] | proc_257_input_sync_blk[1] | proc_257_output_sync_blk[1]);
    assign proc_257_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_3_x1_U0.fifo_B_PE_7_3_x1126_blk_n);
    assign proc_257_data_PIPO_blk[2] = 1'b0;
    assign proc_257_start_FIFO_blk[2] = 1'b0;
    assign proc_257_TLF_FIFO_blk[2] = 1'b0;
    assign proc_257_input_sync_blk[2] = 1'b0;
    assign proc_257_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_257[2] = dl_detect_out ? proc_dep_vld_vec_257_reg[2] : (proc_257_data_FIFO_blk[2] | proc_257_data_PIPO_blk[2] | proc_257_start_FIFO_blk[2] | proc_257_TLF_FIFO_blk[2] | proc_257_input_sync_blk[2] | proc_257_output_sync_blk[2]);
    assign proc_257_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_3_x1_U0.fifo_B_PE_8_3_x1127_blk_n);
    assign proc_257_data_PIPO_blk[3] = 1'b0;
    assign proc_257_start_FIFO_blk[3] = 1'b0;
    assign proc_257_TLF_FIFO_blk[3] = 1'b0;
    assign proc_257_input_sync_blk[3] = 1'b0;
    assign proc_257_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_257[3] = dl_detect_out ? proc_dep_vld_vec_257_reg[3] : (proc_257_data_FIFO_blk[3] | proc_257_data_PIPO_blk[3] | proc_257_start_FIFO_blk[3] | proc_257_TLF_FIFO_blk[3] | proc_257_input_sync_blk[3] | proc_257_output_sync_blk[3]);
    assign proc_257_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_3_x1_U0.fifo_C_drain_PE_7_3_x1195_blk_n);
    assign proc_257_data_PIPO_blk[4] = 1'b0;
    assign proc_257_start_FIFO_blk[4] = 1'b0;
    assign proc_257_TLF_FIFO_blk[4] = 1'b0;
    assign proc_257_input_sync_blk[4] = 1'b0;
    assign proc_257_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_257[4] = dl_detect_out ? proc_dep_vld_vec_257_reg[4] : (proc_257_data_FIFO_blk[4] | proc_257_data_PIPO_blk[4] | proc_257_start_FIFO_blk[4] | proc_257_TLF_FIFO_blk[4] | proc_257_input_sync_blk[4] | proc_257_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_257_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_257_reg <= proc_dep_vld_vec_257;
        end
    end
    assign in_chan_dep_vld_vec_257[0] = dep_chan_vld_249_257;
    assign in_chan_dep_data_vec_257[351 : 0] = dep_chan_data_249_257;
    assign token_in_vec_257[0] = token_249_257;
    assign in_chan_dep_vld_vec_257[1] = dep_chan_vld_256_257;
    assign in_chan_dep_data_vec_257[703 : 352] = dep_chan_data_256_257;
    assign token_in_vec_257[1] = token_256_257;
    assign in_chan_dep_vld_vec_257[2] = dep_chan_vld_258_257;
    assign in_chan_dep_data_vec_257[1055 : 704] = dep_chan_data_258_257;
    assign token_in_vec_257[2] = token_258_257;
    assign in_chan_dep_vld_vec_257[3] = dep_chan_vld_273_257;
    assign in_chan_dep_data_vec_257[1407 : 1056] = dep_chan_data_273_257;
    assign token_in_vec_257[3] = token_273_257;
    assign in_chan_dep_vld_vec_257[4] = dep_chan_vld_302_257;
    assign in_chan_dep_data_vec_257[1759 : 1408] = dep_chan_data_302_257;
    assign token_in_vec_257[4] = token_302_257;
    assign dep_chan_vld_257_256 = out_chan_dep_vld_vec_257[0];
    assign dep_chan_data_257_256 = out_chan_dep_data_257;
    assign token_257_256 = token_out_vec_257[0];
    assign dep_chan_vld_257_258 = out_chan_dep_vld_vec_257[1];
    assign dep_chan_data_257_258 = out_chan_dep_data_257;
    assign token_257_258 = token_out_vec_257[1];
    assign dep_chan_vld_257_249 = out_chan_dep_vld_vec_257[2];
    assign dep_chan_data_257_249 = out_chan_dep_data_257;
    assign token_257_249 = token_out_vec_257[2];
    assign dep_chan_vld_257_273 = out_chan_dep_vld_vec_257[3];
    assign dep_chan_data_257_273 = out_chan_dep_data_257;
    assign token_257_273 = token_out_vec_257[3];
    assign dep_chan_vld_257_302 = out_chan_dep_vld_vec_257[4];
    assign dep_chan_data_257_302 = out_chan_dep_data_257;
    assign token_257_302 = token_out_vec_257[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_7_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 258, 5, 5) top_hls_deadlock_detect_unit_258 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_258),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_258),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_258),
        .token_in_vec(token_in_vec_258),
        .dl_detect_in(dl_detect_out),
        .origin(origin[258]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_258),
        .out_chan_dep_data(out_chan_dep_data_258),
        .token_out_vec(token_out_vec_258),
        .dl_detect_out(dl_in_vec[258]));

    assign proc_258_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_4_x1_U0.fifo_A_PE_7_4_x187_blk_n);
    assign proc_258_data_PIPO_blk[0] = 1'b0;
    assign proc_258_start_FIFO_blk[0] = 1'b0;
    assign proc_258_TLF_FIFO_blk[0] = 1'b0;
    assign proc_258_input_sync_blk[0] = 1'b0;
    assign proc_258_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_258[0] = dl_detect_out ? proc_dep_vld_vec_258_reg[0] : (proc_258_data_FIFO_blk[0] | proc_258_data_PIPO_blk[0] | proc_258_start_FIFO_blk[0] | proc_258_TLF_FIFO_blk[0] | proc_258_input_sync_blk[0] | proc_258_output_sync_blk[0]);
    assign proc_258_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_4_x1_U0.fifo_A_PE_7_5_x188_blk_n);
    assign proc_258_data_PIPO_blk[1] = 1'b0;
    assign proc_258_start_FIFO_blk[1] = 1'b0;
    assign proc_258_TLF_FIFO_blk[1] = 1'b0;
    assign proc_258_input_sync_blk[1] = 1'b0;
    assign proc_258_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_258[1] = dl_detect_out ? proc_dep_vld_vec_258_reg[1] : (proc_258_data_FIFO_blk[1] | proc_258_data_PIPO_blk[1] | proc_258_start_FIFO_blk[1] | proc_258_TLF_FIFO_blk[1] | proc_258_input_sync_blk[1] | proc_258_output_sync_blk[1]);
    assign proc_258_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_4_x1_U0.fifo_B_PE_7_4_x1135_blk_n);
    assign proc_258_data_PIPO_blk[2] = 1'b0;
    assign proc_258_start_FIFO_blk[2] = 1'b0;
    assign proc_258_TLF_FIFO_blk[2] = 1'b0;
    assign proc_258_input_sync_blk[2] = 1'b0;
    assign proc_258_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_258[2] = dl_detect_out ? proc_dep_vld_vec_258_reg[2] : (proc_258_data_FIFO_blk[2] | proc_258_data_PIPO_blk[2] | proc_258_start_FIFO_blk[2] | proc_258_TLF_FIFO_blk[2] | proc_258_input_sync_blk[2] | proc_258_output_sync_blk[2]);
    assign proc_258_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_4_x1_U0.fifo_B_PE_8_4_x1136_blk_n);
    assign proc_258_data_PIPO_blk[3] = 1'b0;
    assign proc_258_start_FIFO_blk[3] = 1'b0;
    assign proc_258_TLF_FIFO_blk[3] = 1'b0;
    assign proc_258_input_sync_blk[3] = 1'b0;
    assign proc_258_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_258[3] = dl_detect_out ? proc_dep_vld_vec_258_reg[3] : (proc_258_data_FIFO_blk[3] | proc_258_data_PIPO_blk[3] | proc_258_start_FIFO_blk[3] | proc_258_TLF_FIFO_blk[3] | proc_258_input_sync_blk[3] | proc_258_output_sync_blk[3]);
    assign proc_258_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_4_x1_U0.fifo_C_drain_PE_7_4_x1203_blk_n);
    assign proc_258_data_PIPO_blk[4] = 1'b0;
    assign proc_258_start_FIFO_blk[4] = 1'b0;
    assign proc_258_TLF_FIFO_blk[4] = 1'b0;
    assign proc_258_input_sync_blk[4] = 1'b0;
    assign proc_258_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_258[4] = dl_detect_out ? proc_dep_vld_vec_258_reg[4] : (proc_258_data_FIFO_blk[4] | proc_258_data_PIPO_blk[4] | proc_258_start_FIFO_blk[4] | proc_258_TLF_FIFO_blk[4] | proc_258_input_sync_blk[4] | proc_258_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_258_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_258_reg <= proc_dep_vld_vec_258;
        end
    end
    assign in_chan_dep_vld_vec_258[0] = dep_chan_vld_250_258;
    assign in_chan_dep_data_vec_258[351 : 0] = dep_chan_data_250_258;
    assign token_in_vec_258[0] = token_250_258;
    assign in_chan_dep_vld_vec_258[1] = dep_chan_vld_257_258;
    assign in_chan_dep_data_vec_258[703 : 352] = dep_chan_data_257_258;
    assign token_in_vec_258[1] = token_257_258;
    assign in_chan_dep_vld_vec_258[2] = dep_chan_vld_259_258;
    assign in_chan_dep_data_vec_258[1055 : 704] = dep_chan_data_259_258;
    assign token_in_vec_258[2] = token_259_258;
    assign in_chan_dep_vld_vec_258[3] = dep_chan_vld_274_258;
    assign in_chan_dep_data_vec_258[1407 : 1056] = dep_chan_data_274_258;
    assign token_in_vec_258[3] = token_274_258;
    assign in_chan_dep_vld_vec_258[4] = dep_chan_vld_310_258;
    assign in_chan_dep_data_vec_258[1759 : 1408] = dep_chan_data_310_258;
    assign token_in_vec_258[4] = token_310_258;
    assign dep_chan_vld_258_257 = out_chan_dep_vld_vec_258[0];
    assign dep_chan_data_258_257 = out_chan_dep_data_258;
    assign token_258_257 = token_out_vec_258[0];
    assign dep_chan_vld_258_259 = out_chan_dep_vld_vec_258[1];
    assign dep_chan_data_258_259 = out_chan_dep_data_258;
    assign token_258_259 = token_out_vec_258[1];
    assign dep_chan_vld_258_250 = out_chan_dep_vld_vec_258[2];
    assign dep_chan_data_258_250 = out_chan_dep_data_258;
    assign token_258_250 = token_out_vec_258[2];
    assign dep_chan_vld_258_274 = out_chan_dep_vld_vec_258[3];
    assign dep_chan_data_258_274 = out_chan_dep_data_258;
    assign token_258_274 = token_out_vec_258[3];
    assign dep_chan_vld_258_310 = out_chan_dep_vld_vec_258[4];
    assign dep_chan_data_258_310 = out_chan_dep_data_258;
    assign token_258_310 = token_out_vec_258[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_7_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 259, 5, 5) top_hls_deadlock_detect_unit_259 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_259),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_259),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_259),
        .token_in_vec(token_in_vec_259),
        .dl_detect_in(dl_detect_out),
        .origin(origin[259]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_259),
        .out_chan_dep_data(out_chan_dep_data_259),
        .token_out_vec(token_out_vec_259),
        .dl_detect_out(dl_in_vec[259]));

    assign proc_259_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_5_x1_U0.fifo_A_PE_7_5_x188_blk_n);
    assign proc_259_data_PIPO_blk[0] = 1'b0;
    assign proc_259_start_FIFO_blk[0] = 1'b0;
    assign proc_259_TLF_FIFO_blk[0] = 1'b0;
    assign proc_259_input_sync_blk[0] = 1'b0;
    assign proc_259_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_259[0] = dl_detect_out ? proc_dep_vld_vec_259_reg[0] : (proc_259_data_FIFO_blk[0] | proc_259_data_PIPO_blk[0] | proc_259_start_FIFO_blk[0] | proc_259_TLF_FIFO_blk[0] | proc_259_input_sync_blk[0] | proc_259_output_sync_blk[0]);
    assign proc_259_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_5_x1_U0.fifo_A_PE_7_6_x189_blk_n);
    assign proc_259_data_PIPO_blk[1] = 1'b0;
    assign proc_259_start_FIFO_blk[1] = 1'b0;
    assign proc_259_TLF_FIFO_blk[1] = 1'b0;
    assign proc_259_input_sync_blk[1] = 1'b0;
    assign proc_259_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_259[1] = dl_detect_out ? proc_dep_vld_vec_259_reg[1] : (proc_259_data_FIFO_blk[1] | proc_259_data_PIPO_blk[1] | proc_259_start_FIFO_blk[1] | proc_259_TLF_FIFO_blk[1] | proc_259_input_sync_blk[1] | proc_259_output_sync_blk[1]);
    assign proc_259_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_5_x1_U0.fifo_B_PE_7_5_x1144_blk_n);
    assign proc_259_data_PIPO_blk[2] = 1'b0;
    assign proc_259_start_FIFO_blk[2] = 1'b0;
    assign proc_259_TLF_FIFO_blk[2] = 1'b0;
    assign proc_259_input_sync_blk[2] = 1'b0;
    assign proc_259_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_259[2] = dl_detect_out ? proc_dep_vld_vec_259_reg[2] : (proc_259_data_FIFO_blk[2] | proc_259_data_PIPO_blk[2] | proc_259_start_FIFO_blk[2] | proc_259_TLF_FIFO_blk[2] | proc_259_input_sync_blk[2] | proc_259_output_sync_blk[2]);
    assign proc_259_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_5_x1_U0.fifo_B_PE_8_5_x1145_blk_n);
    assign proc_259_data_PIPO_blk[3] = 1'b0;
    assign proc_259_start_FIFO_blk[3] = 1'b0;
    assign proc_259_TLF_FIFO_blk[3] = 1'b0;
    assign proc_259_input_sync_blk[3] = 1'b0;
    assign proc_259_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_259[3] = dl_detect_out ? proc_dep_vld_vec_259_reg[3] : (proc_259_data_FIFO_blk[3] | proc_259_data_PIPO_blk[3] | proc_259_start_FIFO_blk[3] | proc_259_TLF_FIFO_blk[3] | proc_259_input_sync_blk[3] | proc_259_output_sync_blk[3]);
    assign proc_259_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_5_x1_U0.fifo_C_drain_PE_7_5_x1211_blk_n);
    assign proc_259_data_PIPO_blk[4] = 1'b0;
    assign proc_259_start_FIFO_blk[4] = 1'b0;
    assign proc_259_TLF_FIFO_blk[4] = 1'b0;
    assign proc_259_input_sync_blk[4] = 1'b0;
    assign proc_259_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_259[4] = dl_detect_out ? proc_dep_vld_vec_259_reg[4] : (proc_259_data_FIFO_blk[4] | proc_259_data_PIPO_blk[4] | proc_259_start_FIFO_blk[4] | proc_259_TLF_FIFO_blk[4] | proc_259_input_sync_blk[4] | proc_259_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_259_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_259_reg <= proc_dep_vld_vec_259;
        end
    end
    assign in_chan_dep_vld_vec_259[0] = dep_chan_vld_251_259;
    assign in_chan_dep_data_vec_259[351 : 0] = dep_chan_data_251_259;
    assign token_in_vec_259[0] = token_251_259;
    assign in_chan_dep_vld_vec_259[1] = dep_chan_vld_258_259;
    assign in_chan_dep_data_vec_259[703 : 352] = dep_chan_data_258_259;
    assign token_in_vec_259[1] = token_258_259;
    assign in_chan_dep_vld_vec_259[2] = dep_chan_vld_260_259;
    assign in_chan_dep_data_vec_259[1055 : 704] = dep_chan_data_260_259;
    assign token_in_vec_259[2] = token_260_259;
    assign in_chan_dep_vld_vec_259[3] = dep_chan_vld_275_259;
    assign in_chan_dep_data_vec_259[1407 : 1056] = dep_chan_data_275_259;
    assign token_in_vec_259[3] = token_275_259;
    assign in_chan_dep_vld_vec_259[4] = dep_chan_vld_318_259;
    assign in_chan_dep_data_vec_259[1759 : 1408] = dep_chan_data_318_259;
    assign token_in_vec_259[4] = token_318_259;
    assign dep_chan_vld_259_258 = out_chan_dep_vld_vec_259[0];
    assign dep_chan_data_259_258 = out_chan_dep_data_259;
    assign token_259_258 = token_out_vec_259[0];
    assign dep_chan_vld_259_260 = out_chan_dep_vld_vec_259[1];
    assign dep_chan_data_259_260 = out_chan_dep_data_259;
    assign token_259_260 = token_out_vec_259[1];
    assign dep_chan_vld_259_251 = out_chan_dep_vld_vec_259[2];
    assign dep_chan_data_259_251 = out_chan_dep_data_259;
    assign token_259_251 = token_out_vec_259[2];
    assign dep_chan_vld_259_275 = out_chan_dep_vld_vec_259[3];
    assign dep_chan_data_259_275 = out_chan_dep_data_259;
    assign token_259_275 = token_out_vec_259[3];
    assign dep_chan_vld_259_318 = out_chan_dep_vld_vec_259[4];
    assign dep_chan_data_259_318 = out_chan_dep_data_259;
    assign token_259_318 = token_out_vec_259[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_7_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 260, 5, 5) top_hls_deadlock_detect_unit_260 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_260),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_260),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_260),
        .token_in_vec(token_in_vec_260),
        .dl_detect_in(dl_detect_out),
        .origin(origin[260]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_260),
        .out_chan_dep_data(out_chan_dep_data_260),
        .token_out_vec(token_out_vec_260),
        .dl_detect_out(dl_in_vec[260]));

    assign proc_260_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_6_x1_U0.fifo_A_PE_7_6_x189_blk_n);
    assign proc_260_data_PIPO_blk[0] = 1'b0;
    assign proc_260_start_FIFO_blk[0] = 1'b0;
    assign proc_260_TLF_FIFO_blk[0] = 1'b0;
    assign proc_260_input_sync_blk[0] = 1'b0;
    assign proc_260_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_260[0] = dl_detect_out ? proc_dep_vld_vec_260_reg[0] : (proc_260_data_FIFO_blk[0] | proc_260_data_PIPO_blk[0] | proc_260_start_FIFO_blk[0] | proc_260_TLF_FIFO_blk[0] | proc_260_input_sync_blk[0] | proc_260_output_sync_blk[0]);
    assign proc_260_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_6_x1_U0.fifo_A_PE_7_7_x190_blk_n);
    assign proc_260_data_PIPO_blk[1] = 1'b0;
    assign proc_260_start_FIFO_blk[1] = 1'b0;
    assign proc_260_TLF_FIFO_blk[1] = 1'b0;
    assign proc_260_input_sync_blk[1] = 1'b0;
    assign proc_260_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_260[1] = dl_detect_out ? proc_dep_vld_vec_260_reg[1] : (proc_260_data_FIFO_blk[1] | proc_260_data_PIPO_blk[1] | proc_260_start_FIFO_blk[1] | proc_260_TLF_FIFO_blk[1] | proc_260_input_sync_blk[1] | proc_260_output_sync_blk[1]);
    assign proc_260_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_6_x1_U0.fifo_B_PE_7_6_x1153_blk_n);
    assign proc_260_data_PIPO_blk[2] = 1'b0;
    assign proc_260_start_FIFO_blk[2] = 1'b0;
    assign proc_260_TLF_FIFO_blk[2] = 1'b0;
    assign proc_260_input_sync_blk[2] = 1'b0;
    assign proc_260_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_260[2] = dl_detect_out ? proc_dep_vld_vec_260_reg[2] : (proc_260_data_FIFO_blk[2] | proc_260_data_PIPO_blk[2] | proc_260_start_FIFO_blk[2] | proc_260_TLF_FIFO_blk[2] | proc_260_input_sync_blk[2] | proc_260_output_sync_blk[2]);
    assign proc_260_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_6_x1_U0.fifo_B_PE_8_6_x1154_blk_n);
    assign proc_260_data_PIPO_blk[3] = 1'b0;
    assign proc_260_start_FIFO_blk[3] = 1'b0;
    assign proc_260_TLF_FIFO_blk[3] = 1'b0;
    assign proc_260_input_sync_blk[3] = 1'b0;
    assign proc_260_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_260[3] = dl_detect_out ? proc_dep_vld_vec_260_reg[3] : (proc_260_data_FIFO_blk[3] | proc_260_data_PIPO_blk[3] | proc_260_start_FIFO_blk[3] | proc_260_TLF_FIFO_blk[3] | proc_260_input_sync_blk[3] | proc_260_output_sync_blk[3]);
    assign proc_260_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_6_x1_U0.fifo_C_drain_PE_7_6_x1219_blk_n);
    assign proc_260_data_PIPO_blk[4] = 1'b0;
    assign proc_260_start_FIFO_blk[4] = 1'b0;
    assign proc_260_TLF_FIFO_blk[4] = 1'b0;
    assign proc_260_input_sync_blk[4] = 1'b0;
    assign proc_260_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_260[4] = dl_detect_out ? proc_dep_vld_vec_260_reg[4] : (proc_260_data_FIFO_blk[4] | proc_260_data_PIPO_blk[4] | proc_260_start_FIFO_blk[4] | proc_260_TLF_FIFO_blk[4] | proc_260_input_sync_blk[4] | proc_260_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_260_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_260_reg <= proc_dep_vld_vec_260;
        end
    end
    assign in_chan_dep_vld_vec_260[0] = dep_chan_vld_252_260;
    assign in_chan_dep_data_vec_260[351 : 0] = dep_chan_data_252_260;
    assign token_in_vec_260[0] = token_252_260;
    assign in_chan_dep_vld_vec_260[1] = dep_chan_vld_259_260;
    assign in_chan_dep_data_vec_260[703 : 352] = dep_chan_data_259_260;
    assign token_in_vec_260[1] = token_259_260;
    assign in_chan_dep_vld_vec_260[2] = dep_chan_vld_261_260;
    assign in_chan_dep_data_vec_260[1055 : 704] = dep_chan_data_261_260;
    assign token_in_vec_260[2] = token_261_260;
    assign in_chan_dep_vld_vec_260[3] = dep_chan_vld_276_260;
    assign in_chan_dep_data_vec_260[1407 : 1056] = dep_chan_data_276_260;
    assign token_in_vec_260[3] = token_276_260;
    assign in_chan_dep_vld_vec_260[4] = dep_chan_vld_326_260;
    assign in_chan_dep_data_vec_260[1759 : 1408] = dep_chan_data_326_260;
    assign token_in_vec_260[4] = token_326_260;
    assign dep_chan_vld_260_259 = out_chan_dep_vld_vec_260[0];
    assign dep_chan_data_260_259 = out_chan_dep_data_260;
    assign token_260_259 = token_out_vec_260[0];
    assign dep_chan_vld_260_261 = out_chan_dep_vld_vec_260[1];
    assign dep_chan_data_260_261 = out_chan_dep_data_260;
    assign token_260_261 = token_out_vec_260[1];
    assign dep_chan_vld_260_252 = out_chan_dep_vld_vec_260[2];
    assign dep_chan_data_260_252 = out_chan_dep_data_260;
    assign token_260_252 = token_out_vec_260[2];
    assign dep_chan_vld_260_276 = out_chan_dep_vld_vec_260[3];
    assign dep_chan_data_260_276 = out_chan_dep_data_260;
    assign token_260_276 = token_out_vec_260[3];
    assign dep_chan_vld_260_326 = out_chan_dep_vld_vec_260[4];
    assign dep_chan_data_260_326 = out_chan_dep_data_260;
    assign token_260_326 = token_out_vec_260[4];

    // Process: grp_kernel0_x1_fu_105.PE_wrapper_7_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 261, 5, 5) top_hls_deadlock_detect_unit_261 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_261),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_261),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_261),
        .token_in_vec(token_in_vec_261),
        .dl_detect_in(dl_detect_out),
        .origin(origin[261]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_261),
        .out_chan_dep_data(out_chan_dep_data_261),
        .token_out_vec(token_out_vec_261),
        .dl_detect_out(dl_in_vec[261]));

    assign proc_261_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_7_x1_U0.fifo_A_PE_7_7_x190_blk_n);
    assign proc_261_data_PIPO_blk[0] = 1'b0;
    assign proc_261_start_FIFO_blk[0] = 1'b0;
    assign proc_261_TLF_FIFO_blk[0] = 1'b0;
    assign proc_261_input_sync_blk[0] = 1'b0;
    assign proc_261_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_261[0] = dl_detect_out ? proc_dep_vld_vec_261_reg[0] : (proc_261_data_FIFO_blk[0] | proc_261_data_PIPO_blk[0] | proc_261_start_FIFO_blk[0] | proc_261_TLF_FIFO_blk[0] | proc_261_input_sync_blk[0] | proc_261_output_sync_blk[0]);
    assign proc_261_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_7_x1_U0.fifo_A_PE_7_8_x191_blk_n);
    assign proc_261_data_PIPO_blk[1] = 1'b0;
    assign proc_261_start_FIFO_blk[1] = 1'b0;
    assign proc_261_TLF_FIFO_blk[1] = 1'b0;
    assign proc_261_input_sync_blk[1] = 1'b0;
    assign proc_261_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_261[1] = dl_detect_out ? proc_dep_vld_vec_261_reg[1] : (proc_261_data_FIFO_blk[1] | proc_261_data_PIPO_blk[1] | proc_261_start_FIFO_blk[1] | proc_261_TLF_FIFO_blk[1] | proc_261_input_sync_blk[1] | proc_261_output_sync_blk[1]);
    assign proc_261_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_7_x1_U0.fifo_B_PE_7_7_x1162_blk_n);
    assign proc_261_data_PIPO_blk[2] = 1'b0;
    assign proc_261_start_FIFO_blk[2] = 1'b0;
    assign proc_261_TLF_FIFO_blk[2] = 1'b0;
    assign proc_261_input_sync_blk[2] = 1'b0;
    assign proc_261_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_261[2] = dl_detect_out ? proc_dep_vld_vec_261_reg[2] : (proc_261_data_FIFO_blk[2] | proc_261_data_PIPO_blk[2] | proc_261_start_FIFO_blk[2] | proc_261_TLF_FIFO_blk[2] | proc_261_input_sync_blk[2] | proc_261_output_sync_blk[2]);
    assign proc_261_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_7_x1_U0.fifo_B_PE_8_7_x1163_blk_n);
    assign proc_261_data_PIPO_blk[3] = 1'b0;
    assign proc_261_start_FIFO_blk[3] = 1'b0;
    assign proc_261_TLF_FIFO_blk[3] = 1'b0;
    assign proc_261_input_sync_blk[3] = 1'b0;
    assign proc_261_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_261[3] = dl_detect_out ? proc_dep_vld_vec_261_reg[3] : (proc_261_data_FIFO_blk[3] | proc_261_data_PIPO_blk[3] | proc_261_start_FIFO_blk[3] | proc_261_TLF_FIFO_blk[3] | proc_261_input_sync_blk[3] | proc_261_output_sync_blk[3]);
    assign proc_261_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_105.PE_wrapper_7_7_x1_U0.fifo_C_drain_PE_7_7_x1227_blk_n);
    assign proc_261_data_PIPO_blk[4] = 1'b0;
    assign proc_261_start_FIFO_blk[4] = 1'b0;
    assign proc_261_TLF_FIFO_blk[4] = 1'b0;
    assign proc_261_input_sync_blk[4] = 1'b0;
    assign proc_261_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_261[4] = dl_detect_out ? proc_dep_vld_vec_261_reg[4] : (proc_261_data_FIFO_blk[4] | proc_261_data_PIPO_blk[4] | proc_261_start_FIFO_blk[4] | proc_261_TLF_FIFO_blk[4] | proc_261_input_sync_blk[4] | proc_261_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_261_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_261_reg <= proc_dep_vld_vec_261;
        end
    end
    assign in_chan_dep_vld_vec_261[0] = dep_chan_vld_253_261;
    assign in_chan_dep_data_vec_261[351 : 0] = dep_chan_data_253_261;
    assign token_in_vec_261[0] = token_253_261;
    assign in_chan_dep_vld_vec_261[1] = dep_chan_vld_260_261;
    assign in_chan_dep_data_vec_261[703 : 352] = dep_chan_data_260_261;
    assign token_in_vec_261[1] = token_260_261;
    assign in_chan_dep_vld_vec_261[2] = dep_chan_vld_269_261;
    assign in_chan_dep_data_vec_261[1055 : 704] = dep_chan_data_269_261;
    assign token_in_vec_261[2] = token_269_261;
    assign in_chan_dep_vld_vec_261[3] = dep_chan_vld_277_261;
    assign in_chan_dep_data_vec_261[1407 : 1056] = dep_chan_data_277_261;
    assign token_in_vec_261[3] = token_277_261;
    assign in_chan_dep_vld_vec_261[4] = dep_chan_vld_334_261;
    assign in_chan_dep_data_vec_261[1759 : 1408] = dep_chan_data_334_261;
    assign token_in_vec_261[4] = token_334_261;
    assign dep_chan_vld_261_260 = out_chan_dep_vld_vec_261[0];
    assign dep_chan_data_261_260 = out_chan_dep_data_261;
    assign token_261_260 = token_out_vec_261[0];
    assign dep_chan_vld_261_269 = out_chan_dep_vld_vec_261[1];
    assign dep_chan_data_261_269 = out_chan_dep_data_261;
    assign token_261_269 = token_out_vec_261[1];
    assign dep_chan_vld_261_253 = out_chan_dep_vld_vec_261[2];
    assign dep_chan_data_261_253 = out_chan_dep_data_261;
    assign token_261_253 = token_out_vec_261[2];
    assign dep_chan_vld_261_277 = out_chan_dep_vld_vec_261[3];
    assign dep_chan_data_261_277 = out_chan_dep_data_261;
    assign token_261_277 = token_out_vec_261[3];
    assign dep_chan_vld_261_334 = out_chan_dep_vld_vec_261[4];
    assign dep_chan_data_261_334 = out_chan_dep_data_261;
    assign token_261_334 = token_out_vec_261[4];

    // Process: grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 262, 17, 17) top_hls_deadlock_detect_unit_262 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_262),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_262),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_262),
        .token_in_vec(token_in_vec_262),
        .dl_detect_in(dl_detect_out),
        .origin(origin[262]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_262),
        .out_chan_dep_data(out_chan_dep_data_262),
        .token_out_vec(token_out_vec_262),
        .dl_detect_out(dl_in_vec[262]));

    assign proc_262_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.fifo_A_PE_0_8_x128_blk_n);
    assign proc_262_data_PIPO_blk[0] = 1'b0;
    assign proc_262_start_FIFO_blk[0] = 1'b0;
    assign proc_262_TLF_FIFO_blk[0] = 1'b0;
    assign proc_262_input_sync_blk[0] = 1'b0;
    assign proc_262_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_262[0] = dl_detect_out ? proc_dep_vld_vec_262_reg[0] : (proc_262_data_FIFO_blk[0] | proc_262_data_PIPO_blk[0] | proc_262_start_FIFO_blk[0] | proc_262_TLF_FIFO_blk[0] | proc_262_input_sync_blk[0] | proc_262_output_sync_blk[0]);
    assign proc_262_data_FIFO_blk[1] = 1'b0;
    assign proc_262_data_PIPO_blk[1] = 1'b0;
    assign proc_262_start_FIFO_blk[1] = 1'b0;
    assign proc_262_TLF_FIFO_blk[1] = 1'b0;
    assign proc_262_input_sync_blk[1] = 1'b0;
    assign proc_262_output_sync_blk[1] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[1] = dl_detect_out ? proc_dep_vld_vec_262_reg[1] : (proc_262_data_FIFO_blk[1] | proc_262_data_PIPO_blk[1] | proc_262_start_FIFO_blk[1] | proc_262_TLF_FIFO_blk[1] | proc_262_input_sync_blk[1] | proc_262_output_sync_blk[1]);
    assign proc_262_data_FIFO_blk[2] = 1'b0;
    assign proc_262_data_PIPO_blk[2] = 1'b0;
    assign proc_262_start_FIFO_blk[2] = 1'b0;
    assign proc_262_TLF_FIFO_blk[2] = 1'b0;
    assign proc_262_input_sync_blk[2] = 1'b0;
    assign proc_262_output_sync_blk[2] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[2] = dl_detect_out ? proc_dep_vld_vec_262_reg[2] : (proc_262_data_FIFO_blk[2] | proc_262_data_PIPO_blk[2] | proc_262_start_FIFO_blk[2] | proc_262_TLF_FIFO_blk[2] | proc_262_input_sync_blk[2] | proc_262_output_sync_blk[2]);
    assign proc_262_data_FIFO_blk[3] = 1'b0;
    assign proc_262_data_PIPO_blk[3] = 1'b0;
    assign proc_262_start_FIFO_blk[3] = 1'b0;
    assign proc_262_TLF_FIFO_blk[3] = 1'b0;
    assign proc_262_input_sync_blk[3] = 1'b0;
    assign proc_262_output_sync_blk[3] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[3] = dl_detect_out ? proc_dep_vld_vec_262_reg[3] : (proc_262_data_FIFO_blk[3] | proc_262_data_PIPO_blk[3] | proc_262_start_FIFO_blk[3] | proc_262_TLF_FIFO_blk[3] | proc_262_input_sync_blk[3] | proc_262_output_sync_blk[3]);
    assign proc_262_data_FIFO_blk[4] = 1'b0;
    assign proc_262_data_PIPO_blk[4] = 1'b0;
    assign proc_262_start_FIFO_blk[4] = 1'b0;
    assign proc_262_TLF_FIFO_blk[4] = 1'b0;
    assign proc_262_input_sync_blk[4] = 1'b0;
    assign proc_262_output_sync_blk[4] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[4] = dl_detect_out ? proc_dep_vld_vec_262_reg[4] : (proc_262_data_FIFO_blk[4] | proc_262_data_PIPO_blk[4] | proc_262_start_FIFO_blk[4] | proc_262_TLF_FIFO_blk[4] | proc_262_input_sync_blk[4] | proc_262_output_sync_blk[4]);
    assign proc_262_data_FIFO_blk[5] = 1'b0;
    assign proc_262_data_PIPO_blk[5] = 1'b0;
    assign proc_262_start_FIFO_blk[5] = 1'b0;
    assign proc_262_TLF_FIFO_blk[5] = 1'b0;
    assign proc_262_input_sync_blk[5] = 1'b0;
    assign proc_262_output_sync_blk[5] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[5] = dl_detect_out ? proc_dep_vld_vec_262_reg[5] : (proc_262_data_FIFO_blk[5] | proc_262_data_PIPO_blk[5] | proc_262_start_FIFO_blk[5] | proc_262_TLF_FIFO_blk[5] | proc_262_input_sync_blk[5] | proc_262_output_sync_blk[5]);
    assign proc_262_data_FIFO_blk[6] = 1'b0;
    assign proc_262_data_PIPO_blk[6] = 1'b0;
    assign proc_262_start_FIFO_blk[6] = 1'b0;
    assign proc_262_TLF_FIFO_blk[6] = 1'b0;
    assign proc_262_input_sync_blk[6] = 1'b0;
    assign proc_262_output_sync_blk[6] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[6] = dl_detect_out ? proc_dep_vld_vec_262_reg[6] : (proc_262_data_FIFO_blk[6] | proc_262_data_PIPO_blk[6] | proc_262_start_FIFO_blk[6] | proc_262_TLF_FIFO_blk[6] | proc_262_input_sync_blk[6] | proc_262_output_sync_blk[6]);
    assign proc_262_data_FIFO_blk[7] = 1'b0;
    assign proc_262_data_PIPO_blk[7] = 1'b0;
    assign proc_262_start_FIFO_blk[7] = 1'b0;
    assign proc_262_TLF_FIFO_blk[7] = 1'b0;
    assign proc_262_input_sync_blk[7] = 1'b0;
    assign proc_262_output_sync_blk[7] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[7] = dl_detect_out ? proc_dep_vld_vec_262_reg[7] : (proc_262_data_FIFO_blk[7] | proc_262_data_PIPO_blk[7] | proc_262_start_FIFO_blk[7] | proc_262_TLF_FIFO_blk[7] | proc_262_input_sync_blk[7] | proc_262_output_sync_blk[7]);
    assign proc_262_data_FIFO_blk[8] = 1'b0;
    assign proc_262_data_PIPO_blk[8] = 1'b0;
    assign proc_262_start_FIFO_blk[8] = 1'b0;
    assign proc_262_TLF_FIFO_blk[8] = 1'b0;
    assign proc_262_input_sync_blk[8] = 1'b0;
    assign proc_262_output_sync_blk[8] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[8] = dl_detect_out ? proc_dep_vld_vec_262_reg[8] : (proc_262_data_FIFO_blk[8] | proc_262_data_PIPO_blk[8] | proc_262_start_FIFO_blk[8] | proc_262_TLF_FIFO_blk[8] | proc_262_input_sync_blk[8] | proc_262_output_sync_blk[8]);
    assign proc_262_data_FIFO_blk[9] = 1'b0;
    assign proc_262_data_PIPO_blk[9] = 1'b0;
    assign proc_262_start_FIFO_blk[9] = 1'b0;
    assign proc_262_TLF_FIFO_blk[9] = 1'b0;
    assign proc_262_input_sync_blk[9] = 1'b0;
    assign proc_262_output_sync_blk[9] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[9] = dl_detect_out ? proc_dep_vld_vec_262_reg[9] : (proc_262_data_FIFO_blk[9] | proc_262_data_PIPO_blk[9] | proc_262_start_FIFO_blk[9] | proc_262_TLF_FIFO_blk[9] | proc_262_input_sync_blk[9] | proc_262_output_sync_blk[9]);
    assign proc_262_data_FIFO_blk[10] = 1'b0;
    assign proc_262_data_PIPO_blk[10] = 1'b0;
    assign proc_262_start_FIFO_blk[10] = 1'b0;
    assign proc_262_TLF_FIFO_blk[10] = 1'b0;
    assign proc_262_input_sync_blk[10] = 1'b0;
    assign proc_262_output_sync_blk[10] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[10] = dl_detect_out ? proc_dep_vld_vec_262_reg[10] : (proc_262_data_FIFO_blk[10] | proc_262_data_PIPO_blk[10] | proc_262_start_FIFO_blk[10] | proc_262_TLF_FIFO_blk[10] | proc_262_input_sync_blk[10] | proc_262_output_sync_blk[10]);
    assign proc_262_data_FIFO_blk[11] = 1'b0;
    assign proc_262_data_PIPO_blk[11] = 1'b0;
    assign proc_262_start_FIFO_blk[11] = 1'b0;
    assign proc_262_TLF_FIFO_blk[11] = 1'b0;
    assign proc_262_input_sync_blk[11] = 1'b0;
    assign proc_262_output_sync_blk[11] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[11] = dl_detect_out ? proc_dep_vld_vec_262_reg[11] : (proc_262_data_FIFO_blk[11] | proc_262_data_PIPO_blk[11] | proc_262_start_FIFO_blk[11] | proc_262_TLF_FIFO_blk[11] | proc_262_input_sync_blk[11] | proc_262_output_sync_blk[11]);
    assign proc_262_data_FIFO_blk[12] = 1'b0;
    assign proc_262_data_PIPO_blk[12] = 1'b0;
    assign proc_262_start_FIFO_blk[12] = 1'b0;
    assign proc_262_TLF_FIFO_blk[12] = 1'b0;
    assign proc_262_input_sync_blk[12] = 1'b0;
    assign proc_262_output_sync_blk[12] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[12] = dl_detect_out ? proc_dep_vld_vec_262_reg[12] : (proc_262_data_FIFO_blk[12] | proc_262_data_PIPO_blk[12] | proc_262_start_FIFO_blk[12] | proc_262_TLF_FIFO_blk[12] | proc_262_input_sync_blk[12] | proc_262_output_sync_blk[12]);
    assign proc_262_data_FIFO_blk[13] = 1'b0;
    assign proc_262_data_PIPO_blk[13] = 1'b0;
    assign proc_262_start_FIFO_blk[13] = 1'b0;
    assign proc_262_TLF_FIFO_blk[13] = 1'b0;
    assign proc_262_input_sync_blk[13] = 1'b0;
    assign proc_262_output_sync_blk[13] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[13] = dl_detect_out ? proc_dep_vld_vec_262_reg[13] : (proc_262_data_FIFO_blk[13] | proc_262_data_PIPO_blk[13] | proc_262_start_FIFO_blk[13] | proc_262_TLF_FIFO_blk[13] | proc_262_input_sync_blk[13] | proc_262_output_sync_blk[13]);
    assign proc_262_data_FIFO_blk[14] = 1'b0;
    assign proc_262_data_PIPO_blk[14] = 1'b0;
    assign proc_262_start_FIFO_blk[14] = 1'b0;
    assign proc_262_TLF_FIFO_blk[14] = 1'b0;
    assign proc_262_input_sync_blk[14] = 1'b0;
    assign proc_262_output_sync_blk[14] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[14] = dl_detect_out ? proc_dep_vld_vec_262_reg[14] : (proc_262_data_FIFO_blk[14] | proc_262_data_PIPO_blk[14] | proc_262_start_FIFO_blk[14] | proc_262_TLF_FIFO_blk[14] | proc_262_input_sync_blk[14] | proc_262_output_sync_blk[14]);
    assign proc_262_data_FIFO_blk[15] = 1'b0;
    assign proc_262_data_PIPO_blk[15] = 1'b0;
    assign proc_262_start_FIFO_blk[15] = 1'b0;
    assign proc_262_TLF_FIFO_blk[15] = 1'b0;
    assign proc_262_input_sync_blk[15] = 1'b0;
    assign proc_262_output_sync_blk[15] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[15] = dl_detect_out ? proc_dep_vld_vec_262_reg[15] : (proc_262_data_FIFO_blk[15] | proc_262_data_PIPO_blk[15] | proc_262_start_FIFO_blk[15] | proc_262_TLF_FIFO_blk[15] | proc_262_input_sync_blk[15] | proc_262_output_sync_blk[15]);
    assign proc_262_data_FIFO_blk[16] = 1'b0;
    assign proc_262_data_PIPO_blk[16] = 1'b0;
    assign proc_262_start_FIFO_blk[16] = 1'b0;
    assign proc_262_TLF_FIFO_blk[16] = 1'b0;
    assign proc_262_input_sync_blk[16] = 1'b0;
    assign proc_262_output_sync_blk[16] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_262[16] = dl_detect_out ? proc_dep_vld_vec_262_reg[16] : (proc_262_data_FIFO_blk[16] | proc_262_data_PIPO_blk[16] | proc_262_start_FIFO_blk[16] | proc_262_TLF_FIFO_blk[16] | proc_262_input_sync_blk[16] | proc_262_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_262_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_262_reg <= proc_dep_vld_vec_262;
        end
    end
    assign in_chan_dep_vld_vec_262[0] = dep_chan_vld_205_262;
    assign in_chan_dep_data_vec_262[351 : 0] = dep_chan_data_205_262;
    assign token_in_vec_262[0] = token_205_262;
    assign in_chan_dep_vld_vec_262[1] = dep_chan_vld_263_262;
    assign in_chan_dep_data_vec_262[703 : 352] = dep_chan_data_263_262;
    assign token_in_vec_262[1] = token_263_262;
    assign in_chan_dep_vld_vec_262[2] = dep_chan_vld_264_262;
    assign in_chan_dep_data_vec_262[1055 : 704] = dep_chan_data_264_262;
    assign token_in_vec_262[2] = token_264_262;
    assign in_chan_dep_vld_vec_262[3] = dep_chan_vld_265_262;
    assign in_chan_dep_data_vec_262[1407 : 1056] = dep_chan_data_265_262;
    assign token_in_vec_262[3] = token_265_262;
    assign in_chan_dep_vld_vec_262[4] = dep_chan_vld_266_262;
    assign in_chan_dep_data_vec_262[1759 : 1408] = dep_chan_data_266_262;
    assign token_in_vec_262[4] = token_266_262;
    assign in_chan_dep_vld_vec_262[5] = dep_chan_vld_267_262;
    assign in_chan_dep_data_vec_262[2111 : 1760] = dep_chan_data_267_262;
    assign token_in_vec_262[5] = token_267_262;
    assign in_chan_dep_vld_vec_262[6] = dep_chan_vld_268_262;
    assign in_chan_dep_data_vec_262[2463 : 2112] = dep_chan_data_268_262;
    assign token_in_vec_262[6] = token_268_262;
    assign in_chan_dep_vld_vec_262[7] = dep_chan_vld_269_262;
    assign in_chan_dep_data_vec_262[2815 : 2464] = dep_chan_data_269_262;
    assign token_in_vec_262[7] = token_269_262;
    assign in_chan_dep_vld_vec_262[8] = dep_chan_vld_270_262;
    assign in_chan_dep_data_vec_262[3167 : 2816] = dep_chan_data_270_262;
    assign token_in_vec_262[8] = token_270_262;
    assign in_chan_dep_vld_vec_262[9] = dep_chan_vld_271_262;
    assign in_chan_dep_data_vec_262[3519 : 3168] = dep_chan_data_271_262;
    assign token_in_vec_262[9] = token_271_262;
    assign in_chan_dep_vld_vec_262[10] = dep_chan_vld_272_262;
    assign in_chan_dep_data_vec_262[3871 : 3520] = dep_chan_data_272_262;
    assign token_in_vec_262[10] = token_272_262;
    assign in_chan_dep_vld_vec_262[11] = dep_chan_vld_273_262;
    assign in_chan_dep_data_vec_262[4223 : 3872] = dep_chan_data_273_262;
    assign token_in_vec_262[11] = token_273_262;
    assign in_chan_dep_vld_vec_262[12] = dep_chan_vld_274_262;
    assign in_chan_dep_data_vec_262[4575 : 4224] = dep_chan_data_274_262;
    assign token_in_vec_262[12] = token_274_262;
    assign in_chan_dep_vld_vec_262[13] = dep_chan_vld_275_262;
    assign in_chan_dep_data_vec_262[4927 : 4576] = dep_chan_data_275_262;
    assign token_in_vec_262[13] = token_275_262;
    assign in_chan_dep_vld_vec_262[14] = dep_chan_vld_276_262;
    assign in_chan_dep_data_vec_262[5279 : 4928] = dep_chan_data_276_262;
    assign token_in_vec_262[14] = token_276_262;
    assign in_chan_dep_vld_vec_262[15] = dep_chan_vld_277_262;
    assign in_chan_dep_data_vec_262[5631 : 5280] = dep_chan_data_277_262;
    assign token_in_vec_262[15] = token_277_262;
    assign in_chan_dep_vld_vec_262[16] = dep_chan_vld_351_262;
    assign in_chan_dep_data_vec_262[5983 : 5632] = dep_chan_data_351_262;
    assign token_in_vec_262[16] = token_351_262;
    assign dep_chan_vld_262_205 = out_chan_dep_vld_vec_262[0];
    assign dep_chan_data_262_205 = out_chan_dep_data_262;
    assign token_262_205 = token_out_vec_262[0];
    assign dep_chan_vld_262_263 = out_chan_dep_vld_vec_262[1];
    assign dep_chan_data_262_263 = out_chan_dep_data_262;
    assign token_262_263 = token_out_vec_262[1];
    assign dep_chan_vld_262_264 = out_chan_dep_vld_vec_262[2];
    assign dep_chan_data_262_264 = out_chan_dep_data_262;
    assign token_262_264 = token_out_vec_262[2];
    assign dep_chan_vld_262_265 = out_chan_dep_vld_vec_262[3];
    assign dep_chan_data_262_265 = out_chan_dep_data_262;
    assign token_262_265 = token_out_vec_262[3];
    assign dep_chan_vld_262_266 = out_chan_dep_vld_vec_262[4];
    assign dep_chan_data_262_266 = out_chan_dep_data_262;
    assign token_262_266 = token_out_vec_262[4];
    assign dep_chan_vld_262_267 = out_chan_dep_vld_vec_262[5];
    assign dep_chan_data_262_267 = out_chan_dep_data_262;
    assign token_262_267 = token_out_vec_262[5];
    assign dep_chan_vld_262_268 = out_chan_dep_vld_vec_262[6];
    assign dep_chan_data_262_268 = out_chan_dep_data_262;
    assign token_262_268 = token_out_vec_262[6];
    assign dep_chan_vld_262_269 = out_chan_dep_vld_vec_262[7];
    assign dep_chan_data_262_269 = out_chan_dep_data_262;
    assign token_262_269 = token_out_vec_262[7];
    assign dep_chan_vld_262_270 = out_chan_dep_vld_vec_262[8];
    assign dep_chan_data_262_270 = out_chan_dep_data_262;
    assign token_262_270 = token_out_vec_262[8];
    assign dep_chan_vld_262_271 = out_chan_dep_vld_vec_262[9];
    assign dep_chan_data_262_271 = out_chan_dep_data_262;
    assign token_262_271 = token_out_vec_262[9];
    assign dep_chan_vld_262_272 = out_chan_dep_vld_vec_262[10];
    assign dep_chan_data_262_272 = out_chan_dep_data_262;
    assign token_262_272 = token_out_vec_262[10];
    assign dep_chan_vld_262_273 = out_chan_dep_vld_vec_262[11];
    assign dep_chan_data_262_273 = out_chan_dep_data_262;
    assign token_262_273 = token_out_vec_262[11];
    assign dep_chan_vld_262_274 = out_chan_dep_vld_vec_262[12];
    assign dep_chan_data_262_274 = out_chan_dep_data_262;
    assign token_262_274 = token_out_vec_262[12];
    assign dep_chan_vld_262_275 = out_chan_dep_vld_vec_262[13];
    assign dep_chan_data_262_275 = out_chan_dep_data_262;
    assign token_262_275 = token_out_vec_262[13];
    assign dep_chan_vld_262_276 = out_chan_dep_vld_vec_262[14];
    assign dep_chan_data_262_276 = out_chan_dep_data_262;
    assign token_262_276 = token_out_vec_262[14];
    assign dep_chan_vld_262_277 = out_chan_dep_vld_vec_262[15];
    assign dep_chan_data_262_277 = out_chan_dep_data_262;
    assign token_262_277 = token_out_vec_262[15];
    assign dep_chan_vld_262_351 = out_chan_dep_vld_vec_262[16];
    assign dep_chan_data_262_351 = out_chan_dep_data_262;
    assign token_262_351 = token_out_vec_262[16];

    // Process: grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 263, 17, 17) top_hls_deadlock_detect_unit_263 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_263),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_263),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_263),
        .token_in_vec(token_in_vec_263),
        .dl_detect_in(dl_detect_out),
        .origin(origin[263]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_263),
        .out_chan_dep_data(out_chan_dep_data_263),
        .token_out_vec(token_out_vec_263),
        .dl_detect_out(dl_in_vec[263]));

    assign proc_263_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.fifo_A_PE_1_8_x137_blk_n);
    assign proc_263_data_PIPO_blk[0] = 1'b0;
    assign proc_263_start_FIFO_blk[0] = 1'b0;
    assign proc_263_TLF_FIFO_blk[0] = 1'b0;
    assign proc_263_input_sync_blk[0] = 1'b0;
    assign proc_263_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_263[0] = dl_detect_out ? proc_dep_vld_vec_263_reg[0] : (proc_263_data_FIFO_blk[0] | proc_263_data_PIPO_blk[0] | proc_263_start_FIFO_blk[0] | proc_263_TLF_FIFO_blk[0] | proc_263_input_sync_blk[0] | proc_263_output_sync_blk[0]);
    assign proc_263_data_FIFO_blk[1] = 1'b0;
    assign proc_263_data_PIPO_blk[1] = 1'b0;
    assign proc_263_start_FIFO_blk[1] = 1'b0;
    assign proc_263_TLF_FIFO_blk[1] = 1'b0;
    assign proc_263_input_sync_blk[1] = 1'b0;
    assign proc_263_output_sync_blk[1] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[1] = dl_detect_out ? proc_dep_vld_vec_263_reg[1] : (proc_263_data_FIFO_blk[1] | proc_263_data_PIPO_blk[1] | proc_263_start_FIFO_blk[1] | proc_263_TLF_FIFO_blk[1] | proc_263_input_sync_blk[1] | proc_263_output_sync_blk[1]);
    assign proc_263_data_FIFO_blk[2] = 1'b0;
    assign proc_263_data_PIPO_blk[2] = 1'b0;
    assign proc_263_start_FIFO_blk[2] = 1'b0;
    assign proc_263_TLF_FIFO_blk[2] = 1'b0;
    assign proc_263_input_sync_blk[2] = 1'b0;
    assign proc_263_output_sync_blk[2] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[2] = dl_detect_out ? proc_dep_vld_vec_263_reg[2] : (proc_263_data_FIFO_blk[2] | proc_263_data_PIPO_blk[2] | proc_263_start_FIFO_blk[2] | proc_263_TLF_FIFO_blk[2] | proc_263_input_sync_blk[2] | proc_263_output_sync_blk[2]);
    assign proc_263_data_FIFO_blk[3] = 1'b0;
    assign proc_263_data_PIPO_blk[3] = 1'b0;
    assign proc_263_start_FIFO_blk[3] = 1'b0;
    assign proc_263_TLF_FIFO_blk[3] = 1'b0;
    assign proc_263_input_sync_blk[3] = 1'b0;
    assign proc_263_output_sync_blk[3] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[3] = dl_detect_out ? proc_dep_vld_vec_263_reg[3] : (proc_263_data_FIFO_blk[3] | proc_263_data_PIPO_blk[3] | proc_263_start_FIFO_blk[3] | proc_263_TLF_FIFO_blk[3] | proc_263_input_sync_blk[3] | proc_263_output_sync_blk[3]);
    assign proc_263_data_FIFO_blk[4] = 1'b0;
    assign proc_263_data_PIPO_blk[4] = 1'b0;
    assign proc_263_start_FIFO_blk[4] = 1'b0;
    assign proc_263_TLF_FIFO_blk[4] = 1'b0;
    assign proc_263_input_sync_blk[4] = 1'b0;
    assign proc_263_output_sync_blk[4] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[4] = dl_detect_out ? proc_dep_vld_vec_263_reg[4] : (proc_263_data_FIFO_blk[4] | proc_263_data_PIPO_blk[4] | proc_263_start_FIFO_blk[4] | proc_263_TLF_FIFO_blk[4] | proc_263_input_sync_blk[4] | proc_263_output_sync_blk[4]);
    assign proc_263_data_FIFO_blk[5] = 1'b0;
    assign proc_263_data_PIPO_blk[5] = 1'b0;
    assign proc_263_start_FIFO_blk[5] = 1'b0;
    assign proc_263_TLF_FIFO_blk[5] = 1'b0;
    assign proc_263_input_sync_blk[5] = 1'b0;
    assign proc_263_output_sync_blk[5] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[5] = dl_detect_out ? proc_dep_vld_vec_263_reg[5] : (proc_263_data_FIFO_blk[5] | proc_263_data_PIPO_blk[5] | proc_263_start_FIFO_blk[5] | proc_263_TLF_FIFO_blk[5] | proc_263_input_sync_blk[5] | proc_263_output_sync_blk[5]);
    assign proc_263_data_FIFO_blk[6] = 1'b0;
    assign proc_263_data_PIPO_blk[6] = 1'b0;
    assign proc_263_start_FIFO_blk[6] = 1'b0;
    assign proc_263_TLF_FIFO_blk[6] = 1'b0;
    assign proc_263_input_sync_blk[6] = 1'b0;
    assign proc_263_output_sync_blk[6] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[6] = dl_detect_out ? proc_dep_vld_vec_263_reg[6] : (proc_263_data_FIFO_blk[6] | proc_263_data_PIPO_blk[6] | proc_263_start_FIFO_blk[6] | proc_263_TLF_FIFO_blk[6] | proc_263_input_sync_blk[6] | proc_263_output_sync_blk[6]);
    assign proc_263_data_FIFO_blk[7] = 1'b0;
    assign proc_263_data_PIPO_blk[7] = 1'b0;
    assign proc_263_start_FIFO_blk[7] = 1'b0;
    assign proc_263_TLF_FIFO_blk[7] = 1'b0;
    assign proc_263_input_sync_blk[7] = 1'b0;
    assign proc_263_output_sync_blk[7] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[7] = dl_detect_out ? proc_dep_vld_vec_263_reg[7] : (proc_263_data_FIFO_blk[7] | proc_263_data_PIPO_blk[7] | proc_263_start_FIFO_blk[7] | proc_263_TLF_FIFO_blk[7] | proc_263_input_sync_blk[7] | proc_263_output_sync_blk[7]);
    assign proc_263_data_FIFO_blk[8] = 1'b0;
    assign proc_263_data_PIPO_blk[8] = 1'b0;
    assign proc_263_start_FIFO_blk[8] = 1'b0;
    assign proc_263_TLF_FIFO_blk[8] = 1'b0;
    assign proc_263_input_sync_blk[8] = 1'b0;
    assign proc_263_output_sync_blk[8] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[8] = dl_detect_out ? proc_dep_vld_vec_263_reg[8] : (proc_263_data_FIFO_blk[8] | proc_263_data_PIPO_blk[8] | proc_263_start_FIFO_blk[8] | proc_263_TLF_FIFO_blk[8] | proc_263_input_sync_blk[8] | proc_263_output_sync_blk[8]);
    assign proc_263_data_FIFO_blk[9] = 1'b0;
    assign proc_263_data_PIPO_blk[9] = 1'b0;
    assign proc_263_start_FIFO_blk[9] = 1'b0;
    assign proc_263_TLF_FIFO_blk[9] = 1'b0;
    assign proc_263_input_sync_blk[9] = 1'b0;
    assign proc_263_output_sync_blk[9] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[9] = dl_detect_out ? proc_dep_vld_vec_263_reg[9] : (proc_263_data_FIFO_blk[9] | proc_263_data_PIPO_blk[9] | proc_263_start_FIFO_blk[9] | proc_263_TLF_FIFO_blk[9] | proc_263_input_sync_blk[9] | proc_263_output_sync_blk[9]);
    assign proc_263_data_FIFO_blk[10] = 1'b0;
    assign proc_263_data_PIPO_blk[10] = 1'b0;
    assign proc_263_start_FIFO_blk[10] = 1'b0;
    assign proc_263_TLF_FIFO_blk[10] = 1'b0;
    assign proc_263_input_sync_blk[10] = 1'b0;
    assign proc_263_output_sync_blk[10] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[10] = dl_detect_out ? proc_dep_vld_vec_263_reg[10] : (proc_263_data_FIFO_blk[10] | proc_263_data_PIPO_blk[10] | proc_263_start_FIFO_blk[10] | proc_263_TLF_FIFO_blk[10] | proc_263_input_sync_blk[10] | proc_263_output_sync_blk[10]);
    assign proc_263_data_FIFO_blk[11] = 1'b0;
    assign proc_263_data_PIPO_blk[11] = 1'b0;
    assign proc_263_start_FIFO_blk[11] = 1'b0;
    assign proc_263_TLF_FIFO_blk[11] = 1'b0;
    assign proc_263_input_sync_blk[11] = 1'b0;
    assign proc_263_output_sync_blk[11] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[11] = dl_detect_out ? proc_dep_vld_vec_263_reg[11] : (proc_263_data_FIFO_blk[11] | proc_263_data_PIPO_blk[11] | proc_263_start_FIFO_blk[11] | proc_263_TLF_FIFO_blk[11] | proc_263_input_sync_blk[11] | proc_263_output_sync_blk[11]);
    assign proc_263_data_FIFO_blk[12] = 1'b0;
    assign proc_263_data_PIPO_blk[12] = 1'b0;
    assign proc_263_start_FIFO_blk[12] = 1'b0;
    assign proc_263_TLF_FIFO_blk[12] = 1'b0;
    assign proc_263_input_sync_blk[12] = 1'b0;
    assign proc_263_output_sync_blk[12] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[12] = dl_detect_out ? proc_dep_vld_vec_263_reg[12] : (proc_263_data_FIFO_blk[12] | proc_263_data_PIPO_blk[12] | proc_263_start_FIFO_blk[12] | proc_263_TLF_FIFO_blk[12] | proc_263_input_sync_blk[12] | proc_263_output_sync_blk[12]);
    assign proc_263_data_FIFO_blk[13] = 1'b0;
    assign proc_263_data_PIPO_blk[13] = 1'b0;
    assign proc_263_start_FIFO_blk[13] = 1'b0;
    assign proc_263_TLF_FIFO_blk[13] = 1'b0;
    assign proc_263_input_sync_blk[13] = 1'b0;
    assign proc_263_output_sync_blk[13] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[13] = dl_detect_out ? proc_dep_vld_vec_263_reg[13] : (proc_263_data_FIFO_blk[13] | proc_263_data_PIPO_blk[13] | proc_263_start_FIFO_blk[13] | proc_263_TLF_FIFO_blk[13] | proc_263_input_sync_blk[13] | proc_263_output_sync_blk[13]);
    assign proc_263_data_FIFO_blk[14] = 1'b0;
    assign proc_263_data_PIPO_blk[14] = 1'b0;
    assign proc_263_start_FIFO_blk[14] = 1'b0;
    assign proc_263_TLF_FIFO_blk[14] = 1'b0;
    assign proc_263_input_sync_blk[14] = 1'b0;
    assign proc_263_output_sync_blk[14] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[14] = dl_detect_out ? proc_dep_vld_vec_263_reg[14] : (proc_263_data_FIFO_blk[14] | proc_263_data_PIPO_blk[14] | proc_263_start_FIFO_blk[14] | proc_263_TLF_FIFO_blk[14] | proc_263_input_sync_blk[14] | proc_263_output_sync_blk[14]);
    assign proc_263_data_FIFO_blk[15] = 1'b0;
    assign proc_263_data_PIPO_blk[15] = 1'b0;
    assign proc_263_start_FIFO_blk[15] = 1'b0;
    assign proc_263_TLF_FIFO_blk[15] = 1'b0;
    assign proc_263_input_sync_blk[15] = 1'b0;
    assign proc_263_output_sync_blk[15] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[15] = dl_detect_out ? proc_dep_vld_vec_263_reg[15] : (proc_263_data_FIFO_blk[15] | proc_263_data_PIPO_blk[15] | proc_263_start_FIFO_blk[15] | proc_263_TLF_FIFO_blk[15] | proc_263_input_sync_blk[15] | proc_263_output_sync_blk[15]);
    assign proc_263_data_FIFO_blk[16] = 1'b0;
    assign proc_263_data_PIPO_blk[16] = 1'b0;
    assign proc_263_start_FIFO_blk[16] = 1'b0;
    assign proc_263_TLF_FIFO_blk[16] = 1'b0;
    assign proc_263_input_sync_blk[16] = 1'b0;
    assign proc_263_output_sync_blk[16] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_263[16] = dl_detect_out ? proc_dep_vld_vec_263_reg[16] : (proc_263_data_FIFO_blk[16] | proc_263_data_PIPO_blk[16] | proc_263_start_FIFO_blk[16] | proc_263_TLF_FIFO_blk[16] | proc_263_input_sync_blk[16] | proc_263_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_263_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_263_reg <= proc_dep_vld_vec_263;
        end
    end
    assign in_chan_dep_vld_vec_263[0] = dep_chan_vld_213_263;
    assign in_chan_dep_data_vec_263[351 : 0] = dep_chan_data_213_263;
    assign token_in_vec_263[0] = token_213_263;
    assign in_chan_dep_vld_vec_263[1] = dep_chan_vld_262_263;
    assign in_chan_dep_data_vec_263[703 : 352] = dep_chan_data_262_263;
    assign token_in_vec_263[1] = token_262_263;
    assign in_chan_dep_vld_vec_263[2] = dep_chan_vld_264_263;
    assign in_chan_dep_data_vec_263[1055 : 704] = dep_chan_data_264_263;
    assign token_in_vec_263[2] = token_264_263;
    assign in_chan_dep_vld_vec_263[3] = dep_chan_vld_265_263;
    assign in_chan_dep_data_vec_263[1407 : 1056] = dep_chan_data_265_263;
    assign token_in_vec_263[3] = token_265_263;
    assign in_chan_dep_vld_vec_263[4] = dep_chan_vld_266_263;
    assign in_chan_dep_data_vec_263[1759 : 1408] = dep_chan_data_266_263;
    assign token_in_vec_263[4] = token_266_263;
    assign in_chan_dep_vld_vec_263[5] = dep_chan_vld_267_263;
    assign in_chan_dep_data_vec_263[2111 : 1760] = dep_chan_data_267_263;
    assign token_in_vec_263[5] = token_267_263;
    assign in_chan_dep_vld_vec_263[6] = dep_chan_vld_268_263;
    assign in_chan_dep_data_vec_263[2463 : 2112] = dep_chan_data_268_263;
    assign token_in_vec_263[6] = token_268_263;
    assign in_chan_dep_vld_vec_263[7] = dep_chan_vld_269_263;
    assign in_chan_dep_data_vec_263[2815 : 2464] = dep_chan_data_269_263;
    assign token_in_vec_263[7] = token_269_263;
    assign in_chan_dep_vld_vec_263[8] = dep_chan_vld_270_263;
    assign in_chan_dep_data_vec_263[3167 : 2816] = dep_chan_data_270_263;
    assign token_in_vec_263[8] = token_270_263;
    assign in_chan_dep_vld_vec_263[9] = dep_chan_vld_271_263;
    assign in_chan_dep_data_vec_263[3519 : 3168] = dep_chan_data_271_263;
    assign token_in_vec_263[9] = token_271_263;
    assign in_chan_dep_vld_vec_263[10] = dep_chan_vld_272_263;
    assign in_chan_dep_data_vec_263[3871 : 3520] = dep_chan_data_272_263;
    assign token_in_vec_263[10] = token_272_263;
    assign in_chan_dep_vld_vec_263[11] = dep_chan_vld_273_263;
    assign in_chan_dep_data_vec_263[4223 : 3872] = dep_chan_data_273_263;
    assign token_in_vec_263[11] = token_273_263;
    assign in_chan_dep_vld_vec_263[12] = dep_chan_vld_274_263;
    assign in_chan_dep_data_vec_263[4575 : 4224] = dep_chan_data_274_263;
    assign token_in_vec_263[12] = token_274_263;
    assign in_chan_dep_vld_vec_263[13] = dep_chan_vld_275_263;
    assign in_chan_dep_data_vec_263[4927 : 4576] = dep_chan_data_275_263;
    assign token_in_vec_263[13] = token_275_263;
    assign in_chan_dep_vld_vec_263[14] = dep_chan_vld_276_263;
    assign in_chan_dep_data_vec_263[5279 : 4928] = dep_chan_data_276_263;
    assign token_in_vec_263[14] = token_276_263;
    assign in_chan_dep_vld_vec_263[15] = dep_chan_vld_277_263;
    assign in_chan_dep_data_vec_263[5631 : 5280] = dep_chan_data_277_263;
    assign token_in_vec_263[15] = token_277_263;
    assign in_chan_dep_vld_vec_263[16] = dep_chan_vld_351_263;
    assign in_chan_dep_data_vec_263[5983 : 5632] = dep_chan_data_351_263;
    assign token_in_vec_263[16] = token_351_263;
    assign dep_chan_vld_263_213 = out_chan_dep_vld_vec_263[0];
    assign dep_chan_data_263_213 = out_chan_dep_data_263;
    assign token_263_213 = token_out_vec_263[0];
    assign dep_chan_vld_263_262 = out_chan_dep_vld_vec_263[1];
    assign dep_chan_data_263_262 = out_chan_dep_data_263;
    assign token_263_262 = token_out_vec_263[1];
    assign dep_chan_vld_263_264 = out_chan_dep_vld_vec_263[2];
    assign dep_chan_data_263_264 = out_chan_dep_data_263;
    assign token_263_264 = token_out_vec_263[2];
    assign dep_chan_vld_263_265 = out_chan_dep_vld_vec_263[3];
    assign dep_chan_data_263_265 = out_chan_dep_data_263;
    assign token_263_265 = token_out_vec_263[3];
    assign dep_chan_vld_263_266 = out_chan_dep_vld_vec_263[4];
    assign dep_chan_data_263_266 = out_chan_dep_data_263;
    assign token_263_266 = token_out_vec_263[4];
    assign dep_chan_vld_263_267 = out_chan_dep_vld_vec_263[5];
    assign dep_chan_data_263_267 = out_chan_dep_data_263;
    assign token_263_267 = token_out_vec_263[5];
    assign dep_chan_vld_263_268 = out_chan_dep_vld_vec_263[6];
    assign dep_chan_data_263_268 = out_chan_dep_data_263;
    assign token_263_268 = token_out_vec_263[6];
    assign dep_chan_vld_263_269 = out_chan_dep_vld_vec_263[7];
    assign dep_chan_data_263_269 = out_chan_dep_data_263;
    assign token_263_269 = token_out_vec_263[7];
    assign dep_chan_vld_263_270 = out_chan_dep_vld_vec_263[8];
    assign dep_chan_data_263_270 = out_chan_dep_data_263;
    assign token_263_270 = token_out_vec_263[8];
    assign dep_chan_vld_263_271 = out_chan_dep_vld_vec_263[9];
    assign dep_chan_data_263_271 = out_chan_dep_data_263;
    assign token_263_271 = token_out_vec_263[9];
    assign dep_chan_vld_263_272 = out_chan_dep_vld_vec_263[10];
    assign dep_chan_data_263_272 = out_chan_dep_data_263;
    assign token_263_272 = token_out_vec_263[10];
    assign dep_chan_vld_263_273 = out_chan_dep_vld_vec_263[11];
    assign dep_chan_data_263_273 = out_chan_dep_data_263;
    assign token_263_273 = token_out_vec_263[11];
    assign dep_chan_vld_263_274 = out_chan_dep_vld_vec_263[12];
    assign dep_chan_data_263_274 = out_chan_dep_data_263;
    assign token_263_274 = token_out_vec_263[12];
    assign dep_chan_vld_263_275 = out_chan_dep_vld_vec_263[13];
    assign dep_chan_data_263_275 = out_chan_dep_data_263;
    assign token_263_275 = token_out_vec_263[13];
    assign dep_chan_vld_263_276 = out_chan_dep_vld_vec_263[14];
    assign dep_chan_data_263_276 = out_chan_dep_data_263;
    assign token_263_276 = token_out_vec_263[14];
    assign dep_chan_vld_263_277 = out_chan_dep_vld_vec_263[15];
    assign dep_chan_data_263_277 = out_chan_dep_data_263;
    assign token_263_277 = token_out_vec_263[15];
    assign dep_chan_vld_263_351 = out_chan_dep_vld_vec_263[16];
    assign dep_chan_data_263_351 = out_chan_dep_data_263;
    assign token_263_351 = token_out_vec_263[16];

    // Process: grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 264, 17, 17) top_hls_deadlock_detect_unit_264 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_264),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_264),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_264),
        .token_in_vec(token_in_vec_264),
        .dl_detect_in(dl_detect_out),
        .origin(origin[264]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_264),
        .out_chan_dep_data(out_chan_dep_data_264),
        .token_out_vec(token_out_vec_264),
        .dl_detect_out(dl_in_vec[264]));

    assign proc_264_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.fifo_A_PE_2_8_x146_blk_n);
    assign proc_264_data_PIPO_blk[0] = 1'b0;
    assign proc_264_start_FIFO_blk[0] = 1'b0;
    assign proc_264_TLF_FIFO_blk[0] = 1'b0;
    assign proc_264_input_sync_blk[0] = 1'b0;
    assign proc_264_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_264[0] = dl_detect_out ? proc_dep_vld_vec_264_reg[0] : (proc_264_data_FIFO_blk[0] | proc_264_data_PIPO_blk[0] | proc_264_start_FIFO_blk[0] | proc_264_TLF_FIFO_blk[0] | proc_264_input_sync_blk[0] | proc_264_output_sync_blk[0]);
    assign proc_264_data_FIFO_blk[1] = 1'b0;
    assign proc_264_data_PIPO_blk[1] = 1'b0;
    assign proc_264_start_FIFO_blk[1] = 1'b0;
    assign proc_264_TLF_FIFO_blk[1] = 1'b0;
    assign proc_264_input_sync_blk[1] = 1'b0;
    assign proc_264_output_sync_blk[1] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[1] = dl_detect_out ? proc_dep_vld_vec_264_reg[1] : (proc_264_data_FIFO_blk[1] | proc_264_data_PIPO_blk[1] | proc_264_start_FIFO_blk[1] | proc_264_TLF_FIFO_blk[1] | proc_264_input_sync_blk[1] | proc_264_output_sync_blk[1]);
    assign proc_264_data_FIFO_blk[2] = 1'b0;
    assign proc_264_data_PIPO_blk[2] = 1'b0;
    assign proc_264_start_FIFO_blk[2] = 1'b0;
    assign proc_264_TLF_FIFO_blk[2] = 1'b0;
    assign proc_264_input_sync_blk[2] = 1'b0;
    assign proc_264_output_sync_blk[2] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[2] = dl_detect_out ? proc_dep_vld_vec_264_reg[2] : (proc_264_data_FIFO_blk[2] | proc_264_data_PIPO_blk[2] | proc_264_start_FIFO_blk[2] | proc_264_TLF_FIFO_blk[2] | proc_264_input_sync_blk[2] | proc_264_output_sync_blk[2]);
    assign proc_264_data_FIFO_blk[3] = 1'b0;
    assign proc_264_data_PIPO_blk[3] = 1'b0;
    assign proc_264_start_FIFO_blk[3] = 1'b0;
    assign proc_264_TLF_FIFO_blk[3] = 1'b0;
    assign proc_264_input_sync_blk[3] = 1'b0;
    assign proc_264_output_sync_blk[3] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[3] = dl_detect_out ? proc_dep_vld_vec_264_reg[3] : (proc_264_data_FIFO_blk[3] | proc_264_data_PIPO_blk[3] | proc_264_start_FIFO_blk[3] | proc_264_TLF_FIFO_blk[3] | proc_264_input_sync_blk[3] | proc_264_output_sync_blk[3]);
    assign proc_264_data_FIFO_blk[4] = 1'b0;
    assign proc_264_data_PIPO_blk[4] = 1'b0;
    assign proc_264_start_FIFO_blk[4] = 1'b0;
    assign proc_264_TLF_FIFO_blk[4] = 1'b0;
    assign proc_264_input_sync_blk[4] = 1'b0;
    assign proc_264_output_sync_blk[4] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[4] = dl_detect_out ? proc_dep_vld_vec_264_reg[4] : (proc_264_data_FIFO_blk[4] | proc_264_data_PIPO_blk[4] | proc_264_start_FIFO_blk[4] | proc_264_TLF_FIFO_blk[4] | proc_264_input_sync_blk[4] | proc_264_output_sync_blk[4]);
    assign proc_264_data_FIFO_blk[5] = 1'b0;
    assign proc_264_data_PIPO_blk[5] = 1'b0;
    assign proc_264_start_FIFO_blk[5] = 1'b0;
    assign proc_264_TLF_FIFO_blk[5] = 1'b0;
    assign proc_264_input_sync_blk[5] = 1'b0;
    assign proc_264_output_sync_blk[5] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[5] = dl_detect_out ? proc_dep_vld_vec_264_reg[5] : (proc_264_data_FIFO_blk[5] | proc_264_data_PIPO_blk[5] | proc_264_start_FIFO_blk[5] | proc_264_TLF_FIFO_blk[5] | proc_264_input_sync_blk[5] | proc_264_output_sync_blk[5]);
    assign proc_264_data_FIFO_blk[6] = 1'b0;
    assign proc_264_data_PIPO_blk[6] = 1'b0;
    assign proc_264_start_FIFO_blk[6] = 1'b0;
    assign proc_264_TLF_FIFO_blk[6] = 1'b0;
    assign proc_264_input_sync_blk[6] = 1'b0;
    assign proc_264_output_sync_blk[6] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[6] = dl_detect_out ? proc_dep_vld_vec_264_reg[6] : (proc_264_data_FIFO_blk[6] | proc_264_data_PIPO_blk[6] | proc_264_start_FIFO_blk[6] | proc_264_TLF_FIFO_blk[6] | proc_264_input_sync_blk[6] | proc_264_output_sync_blk[6]);
    assign proc_264_data_FIFO_blk[7] = 1'b0;
    assign proc_264_data_PIPO_blk[7] = 1'b0;
    assign proc_264_start_FIFO_blk[7] = 1'b0;
    assign proc_264_TLF_FIFO_blk[7] = 1'b0;
    assign proc_264_input_sync_blk[7] = 1'b0;
    assign proc_264_output_sync_blk[7] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[7] = dl_detect_out ? proc_dep_vld_vec_264_reg[7] : (proc_264_data_FIFO_blk[7] | proc_264_data_PIPO_blk[7] | proc_264_start_FIFO_blk[7] | proc_264_TLF_FIFO_blk[7] | proc_264_input_sync_blk[7] | proc_264_output_sync_blk[7]);
    assign proc_264_data_FIFO_blk[8] = 1'b0;
    assign proc_264_data_PIPO_blk[8] = 1'b0;
    assign proc_264_start_FIFO_blk[8] = 1'b0;
    assign proc_264_TLF_FIFO_blk[8] = 1'b0;
    assign proc_264_input_sync_blk[8] = 1'b0;
    assign proc_264_output_sync_blk[8] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[8] = dl_detect_out ? proc_dep_vld_vec_264_reg[8] : (proc_264_data_FIFO_blk[8] | proc_264_data_PIPO_blk[8] | proc_264_start_FIFO_blk[8] | proc_264_TLF_FIFO_blk[8] | proc_264_input_sync_blk[8] | proc_264_output_sync_blk[8]);
    assign proc_264_data_FIFO_blk[9] = 1'b0;
    assign proc_264_data_PIPO_blk[9] = 1'b0;
    assign proc_264_start_FIFO_blk[9] = 1'b0;
    assign proc_264_TLF_FIFO_blk[9] = 1'b0;
    assign proc_264_input_sync_blk[9] = 1'b0;
    assign proc_264_output_sync_blk[9] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[9] = dl_detect_out ? proc_dep_vld_vec_264_reg[9] : (proc_264_data_FIFO_blk[9] | proc_264_data_PIPO_blk[9] | proc_264_start_FIFO_blk[9] | proc_264_TLF_FIFO_blk[9] | proc_264_input_sync_blk[9] | proc_264_output_sync_blk[9]);
    assign proc_264_data_FIFO_blk[10] = 1'b0;
    assign proc_264_data_PIPO_blk[10] = 1'b0;
    assign proc_264_start_FIFO_blk[10] = 1'b0;
    assign proc_264_TLF_FIFO_blk[10] = 1'b0;
    assign proc_264_input_sync_blk[10] = 1'b0;
    assign proc_264_output_sync_blk[10] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[10] = dl_detect_out ? proc_dep_vld_vec_264_reg[10] : (proc_264_data_FIFO_blk[10] | proc_264_data_PIPO_blk[10] | proc_264_start_FIFO_blk[10] | proc_264_TLF_FIFO_blk[10] | proc_264_input_sync_blk[10] | proc_264_output_sync_blk[10]);
    assign proc_264_data_FIFO_blk[11] = 1'b0;
    assign proc_264_data_PIPO_blk[11] = 1'b0;
    assign proc_264_start_FIFO_blk[11] = 1'b0;
    assign proc_264_TLF_FIFO_blk[11] = 1'b0;
    assign proc_264_input_sync_blk[11] = 1'b0;
    assign proc_264_output_sync_blk[11] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[11] = dl_detect_out ? proc_dep_vld_vec_264_reg[11] : (proc_264_data_FIFO_blk[11] | proc_264_data_PIPO_blk[11] | proc_264_start_FIFO_blk[11] | proc_264_TLF_FIFO_blk[11] | proc_264_input_sync_blk[11] | proc_264_output_sync_blk[11]);
    assign proc_264_data_FIFO_blk[12] = 1'b0;
    assign proc_264_data_PIPO_blk[12] = 1'b0;
    assign proc_264_start_FIFO_blk[12] = 1'b0;
    assign proc_264_TLF_FIFO_blk[12] = 1'b0;
    assign proc_264_input_sync_blk[12] = 1'b0;
    assign proc_264_output_sync_blk[12] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[12] = dl_detect_out ? proc_dep_vld_vec_264_reg[12] : (proc_264_data_FIFO_blk[12] | proc_264_data_PIPO_blk[12] | proc_264_start_FIFO_blk[12] | proc_264_TLF_FIFO_blk[12] | proc_264_input_sync_blk[12] | proc_264_output_sync_blk[12]);
    assign proc_264_data_FIFO_blk[13] = 1'b0;
    assign proc_264_data_PIPO_blk[13] = 1'b0;
    assign proc_264_start_FIFO_blk[13] = 1'b0;
    assign proc_264_TLF_FIFO_blk[13] = 1'b0;
    assign proc_264_input_sync_blk[13] = 1'b0;
    assign proc_264_output_sync_blk[13] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[13] = dl_detect_out ? proc_dep_vld_vec_264_reg[13] : (proc_264_data_FIFO_blk[13] | proc_264_data_PIPO_blk[13] | proc_264_start_FIFO_blk[13] | proc_264_TLF_FIFO_blk[13] | proc_264_input_sync_blk[13] | proc_264_output_sync_blk[13]);
    assign proc_264_data_FIFO_blk[14] = 1'b0;
    assign proc_264_data_PIPO_blk[14] = 1'b0;
    assign proc_264_start_FIFO_blk[14] = 1'b0;
    assign proc_264_TLF_FIFO_blk[14] = 1'b0;
    assign proc_264_input_sync_blk[14] = 1'b0;
    assign proc_264_output_sync_blk[14] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[14] = dl_detect_out ? proc_dep_vld_vec_264_reg[14] : (proc_264_data_FIFO_blk[14] | proc_264_data_PIPO_blk[14] | proc_264_start_FIFO_blk[14] | proc_264_TLF_FIFO_blk[14] | proc_264_input_sync_blk[14] | proc_264_output_sync_blk[14]);
    assign proc_264_data_FIFO_blk[15] = 1'b0;
    assign proc_264_data_PIPO_blk[15] = 1'b0;
    assign proc_264_start_FIFO_blk[15] = 1'b0;
    assign proc_264_TLF_FIFO_blk[15] = 1'b0;
    assign proc_264_input_sync_blk[15] = 1'b0;
    assign proc_264_output_sync_blk[15] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[15] = dl_detect_out ? proc_dep_vld_vec_264_reg[15] : (proc_264_data_FIFO_blk[15] | proc_264_data_PIPO_blk[15] | proc_264_start_FIFO_blk[15] | proc_264_TLF_FIFO_blk[15] | proc_264_input_sync_blk[15] | proc_264_output_sync_blk[15]);
    assign proc_264_data_FIFO_blk[16] = 1'b0;
    assign proc_264_data_PIPO_blk[16] = 1'b0;
    assign proc_264_start_FIFO_blk[16] = 1'b0;
    assign proc_264_TLF_FIFO_blk[16] = 1'b0;
    assign proc_264_input_sync_blk[16] = 1'b0;
    assign proc_264_output_sync_blk[16] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_264[16] = dl_detect_out ? proc_dep_vld_vec_264_reg[16] : (proc_264_data_FIFO_blk[16] | proc_264_data_PIPO_blk[16] | proc_264_start_FIFO_blk[16] | proc_264_TLF_FIFO_blk[16] | proc_264_input_sync_blk[16] | proc_264_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_264_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_264_reg <= proc_dep_vld_vec_264;
        end
    end
    assign in_chan_dep_vld_vec_264[0] = dep_chan_vld_221_264;
    assign in_chan_dep_data_vec_264[351 : 0] = dep_chan_data_221_264;
    assign token_in_vec_264[0] = token_221_264;
    assign in_chan_dep_vld_vec_264[1] = dep_chan_vld_262_264;
    assign in_chan_dep_data_vec_264[703 : 352] = dep_chan_data_262_264;
    assign token_in_vec_264[1] = token_262_264;
    assign in_chan_dep_vld_vec_264[2] = dep_chan_vld_263_264;
    assign in_chan_dep_data_vec_264[1055 : 704] = dep_chan_data_263_264;
    assign token_in_vec_264[2] = token_263_264;
    assign in_chan_dep_vld_vec_264[3] = dep_chan_vld_265_264;
    assign in_chan_dep_data_vec_264[1407 : 1056] = dep_chan_data_265_264;
    assign token_in_vec_264[3] = token_265_264;
    assign in_chan_dep_vld_vec_264[4] = dep_chan_vld_266_264;
    assign in_chan_dep_data_vec_264[1759 : 1408] = dep_chan_data_266_264;
    assign token_in_vec_264[4] = token_266_264;
    assign in_chan_dep_vld_vec_264[5] = dep_chan_vld_267_264;
    assign in_chan_dep_data_vec_264[2111 : 1760] = dep_chan_data_267_264;
    assign token_in_vec_264[5] = token_267_264;
    assign in_chan_dep_vld_vec_264[6] = dep_chan_vld_268_264;
    assign in_chan_dep_data_vec_264[2463 : 2112] = dep_chan_data_268_264;
    assign token_in_vec_264[6] = token_268_264;
    assign in_chan_dep_vld_vec_264[7] = dep_chan_vld_269_264;
    assign in_chan_dep_data_vec_264[2815 : 2464] = dep_chan_data_269_264;
    assign token_in_vec_264[7] = token_269_264;
    assign in_chan_dep_vld_vec_264[8] = dep_chan_vld_270_264;
    assign in_chan_dep_data_vec_264[3167 : 2816] = dep_chan_data_270_264;
    assign token_in_vec_264[8] = token_270_264;
    assign in_chan_dep_vld_vec_264[9] = dep_chan_vld_271_264;
    assign in_chan_dep_data_vec_264[3519 : 3168] = dep_chan_data_271_264;
    assign token_in_vec_264[9] = token_271_264;
    assign in_chan_dep_vld_vec_264[10] = dep_chan_vld_272_264;
    assign in_chan_dep_data_vec_264[3871 : 3520] = dep_chan_data_272_264;
    assign token_in_vec_264[10] = token_272_264;
    assign in_chan_dep_vld_vec_264[11] = dep_chan_vld_273_264;
    assign in_chan_dep_data_vec_264[4223 : 3872] = dep_chan_data_273_264;
    assign token_in_vec_264[11] = token_273_264;
    assign in_chan_dep_vld_vec_264[12] = dep_chan_vld_274_264;
    assign in_chan_dep_data_vec_264[4575 : 4224] = dep_chan_data_274_264;
    assign token_in_vec_264[12] = token_274_264;
    assign in_chan_dep_vld_vec_264[13] = dep_chan_vld_275_264;
    assign in_chan_dep_data_vec_264[4927 : 4576] = dep_chan_data_275_264;
    assign token_in_vec_264[13] = token_275_264;
    assign in_chan_dep_vld_vec_264[14] = dep_chan_vld_276_264;
    assign in_chan_dep_data_vec_264[5279 : 4928] = dep_chan_data_276_264;
    assign token_in_vec_264[14] = token_276_264;
    assign in_chan_dep_vld_vec_264[15] = dep_chan_vld_277_264;
    assign in_chan_dep_data_vec_264[5631 : 5280] = dep_chan_data_277_264;
    assign token_in_vec_264[15] = token_277_264;
    assign in_chan_dep_vld_vec_264[16] = dep_chan_vld_351_264;
    assign in_chan_dep_data_vec_264[5983 : 5632] = dep_chan_data_351_264;
    assign token_in_vec_264[16] = token_351_264;
    assign dep_chan_vld_264_221 = out_chan_dep_vld_vec_264[0];
    assign dep_chan_data_264_221 = out_chan_dep_data_264;
    assign token_264_221 = token_out_vec_264[0];
    assign dep_chan_vld_264_262 = out_chan_dep_vld_vec_264[1];
    assign dep_chan_data_264_262 = out_chan_dep_data_264;
    assign token_264_262 = token_out_vec_264[1];
    assign dep_chan_vld_264_263 = out_chan_dep_vld_vec_264[2];
    assign dep_chan_data_264_263 = out_chan_dep_data_264;
    assign token_264_263 = token_out_vec_264[2];
    assign dep_chan_vld_264_265 = out_chan_dep_vld_vec_264[3];
    assign dep_chan_data_264_265 = out_chan_dep_data_264;
    assign token_264_265 = token_out_vec_264[3];
    assign dep_chan_vld_264_266 = out_chan_dep_vld_vec_264[4];
    assign dep_chan_data_264_266 = out_chan_dep_data_264;
    assign token_264_266 = token_out_vec_264[4];
    assign dep_chan_vld_264_267 = out_chan_dep_vld_vec_264[5];
    assign dep_chan_data_264_267 = out_chan_dep_data_264;
    assign token_264_267 = token_out_vec_264[5];
    assign dep_chan_vld_264_268 = out_chan_dep_vld_vec_264[6];
    assign dep_chan_data_264_268 = out_chan_dep_data_264;
    assign token_264_268 = token_out_vec_264[6];
    assign dep_chan_vld_264_269 = out_chan_dep_vld_vec_264[7];
    assign dep_chan_data_264_269 = out_chan_dep_data_264;
    assign token_264_269 = token_out_vec_264[7];
    assign dep_chan_vld_264_270 = out_chan_dep_vld_vec_264[8];
    assign dep_chan_data_264_270 = out_chan_dep_data_264;
    assign token_264_270 = token_out_vec_264[8];
    assign dep_chan_vld_264_271 = out_chan_dep_vld_vec_264[9];
    assign dep_chan_data_264_271 = out_chan_dep_data_264;
    assign token_264_271 = token_out_vec_264[9];
    assign dep_chan_vld_264_272 = out_chan_dep_vld_vec_264[10];
    assign dep_chan_data_264_272 = out_chan_dep_data_264;
    assign token_264_272 = token_out_vec_264[10];
    assign dep_chan_vld_264_273 = out_chan_dep_vld_vec_264[11];
    assign dep_chan_data_264_273 = out_chan_dep_data_264;
    assign token_264_273 = token_out_vec_264[11];
    assign dep_chan_vld_264_274 = out_chan_dep_vld_vec_264[12];
    assign dep_chan_data_264_274 = out_chan_dep_data_264;
    assign token_264_274 = token_out_vec_264[12];
    assign dep_chan_vld_264_275 = out_chan_dep_vld_vec_264[13];
    assign dep_chan_data_264_275 = out_chan_dep_data_264;
    assign token_264_275 = token_out_vec_264[13];
    assign dep_chan_vld_264_276 = out_chan_dep_vld_vec_264[14];
    assign dep_chan_data_264_276 = out_chan_dep_data_264;
    assign token_264_276 = token_out_vec_264[14];
    assign dep_chan_vld_264_277 = out_chan_dep_vld_vec_264[15];
    assign dep_chan_data_264_277 = out_chan_dep_data_264;
    assign token_264_277 = token_out_vec_264[15];
    assign dep_chan_vld_264_351 = out_chan_dep_vld_vec_264[16];
    assign dep_chan_data_264_351 = out_chan_dep_data_264;
    assign token_264_351 = token_out_vec_264[16];

    // Process: grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 265, 17, 17) top_hls_deadlock_detect_unit_265 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_265),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_265),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_265),
        .token_in_vec(token_in_vec_265),
        .dl_detect_in(dl_detect_out),
        .origin(origin[265]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_265),
        .out_chan_dep_data(out_chan_dep_data_265),
        .token_out_vec(token_out_vec_265),
        .dl_detect_out(dl_in_vec[265]));

    assign proc_265_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.fifo_A_PE_3_8_x155_blk_n);
    assign proc_265_data_PIPO_blk[0] = 1'b0;
    assign proc_265_start_FIFO_blk[0] = 1'b0;
    assign proc_265_TLF_FIFO_blk[0] = 1'b0;
    assign proc_265_input_sync_blk[0] = 1'b0;
    assign proc_265_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_265[0] = dl_detect_out ? proc_dep_vld_vec_265_reg[0] : (proc_265_data_FIFO_blk[0] | proc_265_data_PIPO_blk[0] | proc_265_start_FIFO_blk[0] | proc_265_TLF_FIFO_blk[0] | proc_265_input_sync_blk[0] | proc_265_output_sync_blk[0]);
    assign proc_265_data_FIFO_blk[1] = 1'b0;
    assign proc_265_data_PIPO_blk[1] = 1'b0;
    assign proc_265_start_FIFO_blk[1] = 1'b0;
    assign proc_265_TLF_FIFO_blk[1] = 1'b0;
    assign proc_265_input_sync_blk[1] = 1'b0;
    assign proc_265_output_sync_blk[1] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[1] = dl_detect_out ? proc_dep_vld_vec_265_reg[1] : (proc_265_data_FIFO_blk[1] | proc_265_data_PIPO_blk[1] | proc_265_start_FIFO_blk[1] | proc_265_TLF_FIFO_blk[1] | proc_265_input_sync_blk[1] | proc_265_output_sync_blk[1]);
    assign proc_265_data_FIFO_blk[2] = 1'b0;
    assign proc_265_data_PIPO_blk[2] = 1'b0;
    assign proc_265_start_FIFO_blk[2] = 1'b0;
    assign proc_265_TLF_FIFO_blk[2] = 1'b0;
    assign proc_265_input_sync_blk[2] = 1'b0;
    assign proc_265_output_sync_blk[2] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[2] = dl_detect_out ? proc_dep_vld_vec_265_reg[2] : (proc_265_data_FIFO_blk[2] | proc_265_data_PIPO_blk[2] | proc_265_start_FIFO_blk[2] | proc_265_TLF_FIFO_blk[2] | proc_265_input_sync_blk[2] | proc_265_output_sync_blk[2]);
    assign proc_265_data_FIFO_blk[3] = 1'b0;
    assign proc_265_data_PIPO_blk[3] = 1'b0;
    assign proc_265_start_FIFO_blk[3] = 1'b0;
    assign proc_265_TLF_FIFO_blk[3] = 1'b0;
    assign proc_265_input_sync_blk[3] = 1'b0;
    assign proc_265_output_sync_blk[3] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[3] = dl_detect_out ? proc_dep_vld_vec_265_reg[3] : (proc_265_data_FIFO_blk[3] | proc_265_data_PIPO_blk[3] | proc_265_start_FIFO_blk[3] | proc_265_TLF_FIFO_blk[3] | proc_265_input_sync_blk[3] | proc_265_output_sync_blk[3]);
    assign proc_265_data_FIFO_blk[4] = 1'b0;
    assign proc_265_data_PIPO_blk[4] = 1'b0;
    assign proc_265_start_FIFO_blk[4] = 1'b0;
    assign proc_265_TLF_FIFO_blk[4] = 1'b0;
    assign proc_265_input_sync_blk[4] = 1'b0;
    assign proc_265_output_sync_blk[4] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[4] = dl_detect_out ? proc_dep_vld_vec_265_reg[4] : (proc_265_data_FIFO_blk[4] | proc_265_data_PIPO_blk[4] | proc_265_start_FIFO_blk[4] | proc_265_TLF_FIFO_blk[4] | proc_265_input_sync_blk[4] | proc_265_output_sync_blk[4]);
    assign proc_265_data_FIFO_blk[5] = 1'b0;
    assign proc_265_data_PIPO_blk[5] = 1'b0;
    assign proc_265_start_FIFO_blk[5] = 1'b0;
    assign proc_265_TLF_FIFO_blk[5] = 1'b0;
    assign proc_265_input_sync_blk[5] = 1'b0;
    assign proc_265_output_sync_blk[5] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[5] = dl_detect_out ? proc_dep_vld_vec_265_reg[5] : (proc_265_data_FIFO_blk[5] | proc_265_data_PIPO_blk[5] | proc_265_start_FIFO_blk[5] | proc_265_TLF_FIFO_blk[5] | proc_265_input_sync_blk[5] | proc_265_output_sync_blk[5]);
    assign proc_265_data_FIFO_blk[6] = 1'b0;
    assign proc_265_data_PIPO_blk[6] = 1'b0;
    assign proc_265_start_FIFO_blk[6] = 1'b0;
    assign proc_265_TLF_FIFO_blk[6] = 1'b0;
    assign proc_265_input_sync_blk[6] = 1'b0;
    assign proc_265_output_sync_blk[6] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[6] = dl_detect_out ? proc_dep_vld_vec_265_reg[6] : (proc_265_data_FIFO_blk[6] | proc_265_data_PIPO_blk[6] | proc_265_start_FIFO_blk[6] | proc_265_TLF_FIFO_blk[6] | proc_265_input_sync_blk[6] | proc_265_output_sync_blk[6]);
    assign proc_265_data_FIFO_blk[7] = 1'b0;
    assign proc_265_data_PIPO_blk[7] = 1'b0;
    assign proc_265_start_FIFO_blk[7] = 1'b0;
    assign proc_265_TLF_FIFO_blk[7] = 1'b0;
    assign proc_265_input_sync_blk[7] = 1'b0;
    assign proc_265_output_sync_blk[7] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[7] = dl_detect_out ? proc_dep_vld_vec_265_reg[7] : (proc_265_data_FIFO_blk[7] | proc_265_data_PIPO_blk[7] | proc_265_start_FIFO_blk[7] | proc_265_TLF_FIFO_blk[7] | proc_265_input_sync_blk[7] | proc_265_output_sync_blk[7]);
    assign proc_265_data_FIFO_blk[8] = 1'b0;
    assign proc_265_data_PIPO_blk[8] = 1'b0;
    assign proc_265_start_FIFO_blk[8] = 1'b0;
    assign proc_265_TLF_FIFO_blk[8] = 1'b0;
    assign proc_265_input_sync_blk[8] = 1'b0;
    assign proc_265_output_sync_blk[8] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[8] = dl_detect_out ? proc_dep_vld_vec_265_reg[8] : (proc_265_data_FIFO_blk[8] | proc_265_data_PIPO_blk[8] | proc_265_start_FIFO_blk[8] | proc_265_TLF_FIFO_blk[8] | proc_265_input_sync_blk[8] | proc_265_output_sync_blk[8]);
    assign proc_265_data_FIFO_blk[9] = 1'b0;
    assign proc_265_data_PIPO_blk[9] = 1'b0;
    assign proc_265_start_FIFO_blk[9] = 1'b0;
    assign proc_265_TLF_FIFO_blk[9] = 1'b0;
    assign proc_265_input_sync_blk[9] = 1'b0;
    assign proc_265_output_sync_blk[9] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[9] = dl_detect_out ? proc_dep_vld_vec_265_reg[9] : (proc_265_data_FIFO_blk[9] | proc_265_data_PIPO_blk[9] | proc_265_start_FIFO_blk[9] | proc_265_TLF_FIFO_blk[9] | proc_265_input_sync_blk[9] | proc_265_output_sync_blk[9]);
    assign proc_265_data_FIFO_blk[10] = 1'b0;
    assign proc_265_data_PIPO_blk[10] = 1'b0;
    assign proc_265_start_FIFO_blk[10] = 1'b0;
    assign proc_265_TLF_FIFO_blk[10] = 1'b0;
    assign proc_265_input_sync_blk[10] = 1'b0;
    assign proc_265_output_sync_blk[10] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[10] = dl_detect_out ? proc_dep_vld_vec_265_reg[10] : (proc_265_data_FIFO_blk[10] | proc_265_data_PIPO_blk[10] | proc_265_start_FIFO_blk[10] | proc_265_TLF_FIFO_blk[10] | proc_265_input_sync_blk[10] | proc_265_output_sync_blk[10]);
    assign proc_265_data_FIFO_blk[11] = 1'b0;
    assign proc_265_data_PIPO_blk[11] = 1'b0;
    assign proc_265_start_FIFO_blk[11] = 1'b0;
    assign proc_265_TLF_FIFO_blk[11] = 1'b0;
    assign proc_265_input_sync_blk[11] = 1'b0;
    assign proc_265_output_sync_blk[11] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[11] = dl_detect_out ? proc_dep_vld_vec_265_reg[11] : (proc_265_data_FIFO_blk[11] | proc_265_data_PIPO_blk[11] | proc_265_start_FIFO_blk[11] | proc_265_TLF_FIFO_blk[11] | proc_265_input_sync_blk[11] | proc_265_output_sync_blk[11]);
    assign proc_265_data_FIFO_blk[12] = 1'b0;
    assign proc_265_data_PIPO_blk[12] = 1'b0;
    assign proc_265_start_FIFO_blk[12] = 1'b0;
    assign proc_265_TLF_FIFO_blk[12] = 1'b0;
    assign proc_265_input_sync_blk[12] = 1'b0;
    assign proc_265_output_sync_blk[12] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[12] = dl_detect_out ? proc_dep_vld_vec_265_reg[12] : (proc_265_data_FIFO_blk[12] | proc_265_data_PIPO_blk[12] | proc_265_start_FIFO_blk[12] | proc_265_TLF_FIFO_blk[12] | proc_265_input_sync_blk[12] | proc_265_output_sync_blk[12]);
    assign proc_265_data_FIFO_blk[13] = 1'b0;
    assign proc_265_data_PIPO_blk[13] = 1'b0;
    assign proc_265_start_FIFO_blk[13] = 1'b0;
    assign proc_265_TLF_FIFO_blk[13] = 1'b0;
    assign proc_265_input_sync_blk[13] = 1'b0;
    assign proc_265_output_sync_blk[13] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[13] = dl_detect_out ? proc_dep_vld_vec_265_reg[13] : (proc_265_data_FIFO_blk[13] | proc_265_data_PIPO_blk[13] | proc_265_start_FIFO_blk[13] | proc_265_TLF_FIFO_blk[13] | proc_265_input_sync_blk[13] | proc_265_output_sync_blk[13]);
    assign proc_265_data_FIFO_blk[14] = 1'b0;
    assign proc_265_data_PIPO_blk[14] = 1'b0;
    assign proc_265_start_FIFO_blk[14] = 1'b0;
    assign proc_265_TLF_FIFO_blk[14] = 1'b0;
    assign proc_265_input_sync_blk[14] = 1'b0;
    assign proc_265_output_sync_blk[14] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[14] = dl_detect_out ? proc_dep_vld_vec_265_reg[14] : (proc_265_data_FIFO_blk[14] | proc_265_data_PIPO_blk[14] | proc_265_start_FIFO_blk[14] | proc_265_TLF_FIFO_blk[14] | proc_265_input_sync_blk[14] | proc_265_output_sync_blk[14]);
    assign proc_265_data_FIFO_blk[15] = 1'b0;
    assign proc_265_data_PIPO_blk[15] = 1'b0;
    assign proc_265_start_FIFO_blk[15] = 1'b0;
    assign proc_265_TLF_FIFO_blk[15] = 1'b0;
    assign proc_265_input_sync_blk[15] = 1'b0;
    assign proc_265_output_sync_blk[15] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[15] = dl_detect_out ? proc_dep_vld_vec_265_reg[15] : (proc_265_data_FIFO_blk[15] | proc_265_data_PIPO_blk[15] | proc_265_start_FIFO_blk[15] | proc_265_TLF_FIFO_blk[15] | proc_265_input_sync_blk[15] | proc_265_output_sync_blk[15]);
    assign proc_265_data_FIFO_blk[16] = 1'b0;
    assign proc_265_data_PIPO_blk[16] = 1'b0;
    assign proc_265_start_FIFO_blk[16] = 1'b0;
    assign proc_265_TLF_FIFO_blk[16] = 1'b0;
    assign proc_265_input_sync_blk[16] = 1'b0;
    assign proc_265_output_sync_blk[16] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_265[16] = dl_detect_out ? proc_dep_vld_vec_265_reg[16] : (proc_265_data_FIFO_blk[16] | proc_265_data_PIPO_blk[16] | proc_265_start_FIFO_blk[16] | proc_265_TLF_FIFO_blk[16] | proc_265_input_sync_blk[16] | proc_265_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_265_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_265_reg <= proc_dep_vld_vec_265;
        end
    end
    assign in_chan_dep_vld_vec_265[0] = dep_chan_vld_229_265;
    assign in_chan_dep_data_vec_265[351 : 0] = dep_chan_data_229_265;
    assign token_in_vec_265[0] = token_229_265;
    assign in_chan_dep_vld_vec_265[1] = dep_chan_vld_262_265;
    assign in_chan_dep_data_vec_265[703 : 352] = dep_chan_data_262_265;
    assign token_in_vec_265[1] = token_262_265;
    assign in_chan_dep_vld_vec_265[2] = dep_chan_vld_263_265;
    assign in_chan_dep_data_vec_265[1055 : 704] = dep_chan_data_263_265;
    assign token_in_vec_265[2] = token_263_265;
    assign in_chan_dep_vld_vec_265[3] = dep_chan_vld_264_265;
    assign in_chan_dep_data_vec_265[1407 : 1056] = dep_chan_data_264_265;
    assign token_in_vec_265[3] = token_264_265;
    assign in_chan_dep_vld_vec_265[4] = dep_chan_vld_266_265;
    assign in_chan_dep_data_vec_265[1759 : 1408] = dep_chan_data_266_265;
    assign token_in_vec_265[4] = token_266_265;
    assign in_chan_dep_vld_vec_265[5] = dep_chan_vld_267_265;
    assign in_chan_dep_data_vec_265[2111 : 1760] = dep_chan_data_267_265;
    assign token_in_vec_265[5] = token_267_265;
    assign in_chan_dep_vld_vec_265[6] = dep_chan_vld_268_265;
    assign in_chan_dep_data_vec_265[2463 : 2112] = dep_chan_data_268_265;
    assign token_in_vec_265[6] = token_268_265;
    assign in_chan_dep_vld_vec_265[7] = dep_chan_vld_269_265;
    assign in_chan_dep_data_vec_265[2815 : 2464] = dep_chan_data_269_265;
    assign token_in_vec_265[7] = token_269_265;
    assign in_chan_dep_vld_vec_265[8] = dep_chan_vld_270_265;
    assign in_chan_dep_data_vec_265[3167 : 2816] = dep_chan_data_270_265;
    assign token_in_vec_265[8] = token_270_265;
    assign in_chan_dep_vld_vec_265[9] = dep_chan_vld_271_265;
    assign in_chan_dep_data_vec_265[3519 : 3168] = dep_chan_data_271_265;
    assign token_in_vec_265[9] = token_271_265;
    assign in_chan_dep_vld_vec_265[10] = dep_chan_vld_272_265;
    assign in_chan_dep_data_vec_265[3871 : 3520] = dep_chan_data_272_265;
    assign token_in_vec_265[10] = token_272_265;
    assign in_chan_dep_vld_vec_265[11] = dep_chan_vld_273_265;
    assign in_chan_dep_data_vec_265[4223 : 3872] = dep_chan_data_273_265;
    assign token_in_vec_265[11] = token_273_265;
    assign in_chan_dep_vld_vec_265[12] = dep_chan_vld_274_265;
    assign in_chan_dep_data_vec_265[4575 : 4224] = dep_chan_data_274_265;
    assign token_in_vec_265[12] = token_274_265;
    assign in_chan_dep_vld_vec_265[13] = dep_chan_vld_275_265;
    assign in_chan_dep_data_vec_265[4927 : 4576] = dep_chan_data_275_265;
    assign token_in_vec_265[13] = token_275_265;
    assign in_chan_dep_vld_vec_265[14] = dep_chan_vld_276_265;
    assign in_chan_dep_data_vec_265[5279 : 4928] = dep_chan_data_276_265;
    assign token_in_vec_265[14] = token_276_265;
    assign in_chan_dep_vld_vec_265[15] = dep_chan_vld_277_265;
    assign in_chan_dep_data_vec_265[5631 : 5280] = dep_chan_data_277_265;
    assign token_in_vec_265[15] = token_277_265;
    assign in_chan_dep_vld_vec_265[16] = dep_chan_vld_351_265;
    assign in_chan_dep_data_vec_265[5983 : 5632] = dep_chan_data_351_265;
    assign token_in_vec_265[16] = token_351_265;
    assign dep_chan_vld_265_229 = out_chan_dep_vld_vec_265[0];
    assign dep_chan_data_265_229 = out_chan_dep_data_265;
    assign token_265_229 = token_out_vec_265[0];
    assign dep_chan_vld_265_262 = out_chan_dep_vld_vec_265[1];
    assign dep_chan_data_265_262 = out_chan_dep_data_265;
    assign token_265_262 = token_out_vec_265[1];
    assign dep_chan_vld_265_263 = out_chan_dep_vld_vec_265[2];
    assign dep_chan_data_265_263 = out_chan_dep_data_265;
    assign token_265_263 = token_out_vec_265[2];
    assign dep_chan_vld_265_264 = out_chan_dep_vld_vec_265[3];
    assign dep_chan_data_265_264 = out_chan_dep_data_265;
    assign token_265_264 = token_out_vec_265[3];
    assign dep_chan_vld_265_266 = out_chan_dep_vld_vec_265[4];
    assign dep_chan_data_265_266 = out_chan_dep_data_265;
    assign token_265_266 = token_out_vec_265[4];
    assign dep_chan_vld_265_267 = out_chan_dep_vld_vec_265[5];
    assign dep_chan_data_265_267 = out_chan_dep_data_265;
    assign token_265_267 = token_out_vec_265[5];
    assign dep_chan_vld_265_268 = out_chan_dep_vld_vec_265[6];
    assign dep_chan_data_265_268 = out_chan_dep_data_265;
    assign token_265_268 = token_out_vec_265[6];
    assign dep_chan_vld_265_269 = out_chan_dep_vld_vec_265[7];
    assign dep_chan_data_265_269 = out_chan_dep_data_265;
    assign token_265_269 = token_out_vec_265[7];
    assign dep_chan_vld_265_270 = out_chan_dep_vld_vec_265[8];
    assign dep_chan_data_265_270 = out_chan_dep_data_265;
    assign token_265_270 = token_out_vec_265[8];
    assign dep_chan_vld_265_271 = out_chan_dep_vld_vec_265[9];
    assign dep_chan_data_265_271 = out_chan_dep_data_265;
    assign token_265_271 = token_out_vec_265[9];
    assign dep_chan_vld_265_272 = out_chan_dep_vld_vec_265[10];
    assign dep_chan_data_265_272 = out_chan_dep_data_265;
    assign token_265_272 = token_out_vec_265[10];
    assign dep_chan_vld_265_273 = out_chan_dep_vld_vec_265[11];
    assign dep_chan_data_265_273 = out_chan_dep_data_265;
    assign token_265_273 = token_out_vec_265[11];
    assign dep_chan_vld_265_274 = out_chan_dep_vld_vec_265[12];
    assign dep_chan_data_265_274 = out_chan_dep_data_265;
    assign token_265_274 = token_out_vec_265[12];
    assign dep_chan_vld_265_275 = out_chan_dep_vld_vec_265[13];
    assign dep_chan_data_265_275 = out_chan_dep_data_265;
    assign token_265_275 = token_out_vec_265[13];
    assign dep_chan_vld_265_276 = out_chan_dep_vld_vec_265[14];
    assign dep_chan_data_265_276 = out_chan_dep_data_265;
    assign token_265_276 = token_out_vec_265[14];
    assign dep_chan_vld_265_277 = out_chan_dep_vld_vec_265[15];
    assign dep_chan_data_265_277 = out_chan_dep_data_265;
    assign token_265_277 = token_out_vec_265[15];
    assign dep_chan_vld_265_351 = out_chan_dep_vld_vec_265[16];
    assign dep_chan_data_265_351 = out_chan_dep_data_265;
    assign token_265_351 = token_out_vec_265[16];

    // Process: grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 266, 17, 17) top_hls_deadlock_detect_unit_266 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_266),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_266),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_266),
        .token_in_vec(token_in_vec_266),
        .dl_detect_in(dl_detect_out),
        .origin(origin[266]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_266),
        .out_chan_dep_data(out_chan_dep_data_266),
        .token_out_vec(token_out_vec_266),
        .dl_detect_out(dl_in_vec[266]));

    assign proc_266_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.fifo_A_PE_4_8_x164_blk_n);
    assign proc_266_data_PIPO_blk[0] = 1'b0;
    assign proc_266_start_FIFO_blk[0] = 1'b0;
    assign proc_266_TLF_FIFO_blk[0] = 1'b0;
    assign proc_266_input_sync_blk[0] = 1'b0;
    assign proc_266_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_266[0] = dl_detect_out ? proc_dep_vld_vec_266_reg[0] : (proc_266_data_FIFO_blk[0] | proc_266_data_PIPO_blk[0] | proc_266_start_FIFO_blk[0] | proc_266_TLF_FIFO_blk[0] | proc_266_input_sync_blk[0] | proc_266_output_sync_blk[0]);
    assign proc_266_data_FIFO_blk[1] = 1'b0;
    assign proc_266_data_PIPO_blk[1] = 1'b0;
    assign proc_266_start_FIFO_blk[1] = 1'b0;
    assign proc_266_TLF_FIFO_blk[1] = 1'b0;
    assign proc_266_input_sync_blk[1] = 1'b0;
    assign proc_266_output_sync_blk[1] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[1] = dl_detect_out ? proc_dep_vld_vec_266_reg[1] : (proc_266_data_FIFO_blk[1] | proc_266_data_PIPO_blk[1] | proc_266_start_FIFO_blk[1] | proc_266_TLF_FIFO_blk[1] | proc_266_input_sync_blk[1] | proc_266_output_sync_blk[1]);
    assign proc_266_data_FIFO_blk[2] = 1'b0;
    assign proc_266_data_PIPO_blk[2] = 1'b0;
    assign proc_266_start_FIFO_blk[2] = 1'b0;
    assign proc_266_TLF_FIFO_blk[2] = 1'b0;
    assign proc_266_input_sync_blk[2] = 1'b0;
    assign proc_266_output_sync_blk[2] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[2] = dl_detect_out ? proc_dep_vld_vec_266_reg[2] : (proc_266_data_FIFO_blk[2] | proc_266_data_PIPO_blk[2] | proc_266_start_FIFO_blk[2] | proc_266_TLF_FIFO_blk[2] | proc_266_input_sync_blk[2] | proc_266_output_sync_blk[2]);
    assign proc_266_data_FIFO_blk[3] = 1'b0;
    assign proc_266_data_PIPO_blk[3] = 1'b0;
    assign proc_266_start_FIFO_blk[3] = 1'b0;
    assign proc_266_TLF_FIFO_blk[3] = 1'b0;
    assign proc_266_input_sync_blk[3] = 1'b0;
    assign proc_266_output_sync_blk[3] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[3] = dl_detect_out ? proc_dep_vld_vec_266_reg[3] : (proc_266_data_FIFO_blk[3] | proc_266_data_PIPO_blk[3] | proc_266_start_FIFO_blk[3] | proc_266_TLF_FIFO_blk[3] | proc_266_input_sync_blk[3] | proc_266_output_sync_blk[3]);
    assign proc_266_data_FIFO_blk[4] = 1'b0;
    assign proc_266_data_PIPO_blk[4] = 1'b0;
    assign proc_266_start_FIFO_blk[4] = 1'b0;
    assign proc_266_TLF_FIFO_blk[4] = 1'b0;
    assign proc_266_input_sync_blk[4] = 1'b0;
    assign proc_266_output_sync_blk[4] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[4] = dl_detect_out ? proc_dep_vld_vec_266_reg[4] : (proc_266_data_FIFO_blk[4] | proc_266_data_PIPO_blk[4] | proc_266_start_FIFO_blk[4] | proc_266_TLF_FIFO_blk[4] | proc_266_input_sync_blk[4] | proc_266_output_sync_blk[4]);
    assign proc_266_data_FIFO_blk[5] = 1'b0;
    assign proc_266_data_PIPO_blk[5] = 1'b0;
    assign proc_266_start_FIFO_blk[5] = 1'b0;
    assign proc_266_TLF_FIFO_blk[5] = 1'b0;
    assign proc_266_input_sync_blk[5] = 1'b0;
    assign proc_266_output_sync_blk[5] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[5] = dl_detect_out ? proc_dep_vld_vec_266_reg[5] : (proc_266_data_FIFO_blk[5] | proc_266_data_PIPO_blk[5] | proc_266_start_FIFO_blk[5] | proc_266_TLF_FIFO_blk[5] | proc_266_input_sync_blk[5] | proc_266_output_sync_blk[5]);
    assign proc_266_data_FIFO_blk[6] = 1'b0;
    assign proc_266_data_PIPO_blk[6] = 1'b0;
    assign proc_266_start_FIFO_blk[6] = 1'b0;
    assign proc_266_TLF_FIFO_blk[6] = 1'b0;
    assign proc_266_input_sync_blk[6] = 1'b0;
    assign proc_266_output_sync_blk[6] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[6] = dl_detect_out ? proc_dep_vld_vec_266_reg[6] : (proc_266_data_FIFO_blk[6] | proc_266_data_PIPO_blk[6] | proc_266_start_FIFO_blk[6] | proc_266_TLF_FIFO_blk[6] | proc_266_input_sync_blk[6] | proc_266_output_sync_blk[6]);
    assign proc_266_data_FIFO_blk[7] = 1'b0;
    assign proc_266_data_PIPO_blk[7] = 1'b0;
    assign proc_266_start_FIFO_blk[7] = 1'b0;
    assign proc_266_TLF_FIFO_blk[7] = 1'b0;
    assign proc_266_input_sync_blk[7] = 1'b0;
    assign proc_266_output_sync_blk[7] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[7] = dl_detect_out ? proc_dep_vld_vec_266_reg[7] : (proc_266_data_FIFO_blk[7] | proc_266_data_PIPO_blk[7] | proc_266_start_FIFO_blk[7] | proc_266_TLF_FIFO_blk[7] | proc_266_input_sync_blk[7] | proc_266_output_sync_blk[7]);
    assign proc_266_data_FIFO_blk[8] = 1'b0;
    assign proc_266_data_PIPO_blk[8] = 1'b0;
    assign proc_266_start_FIFO_blk[8] = 1'b0;
    assign proc_266_TLF_FIFO_blk[8] = 1'b0;
    assign proc_266_input_sync_blk[8] = 1'b0;
    assign proc_266_output_sync_blk[8] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[8] = dl_detect_out ? proc_dep_vld_vec_266_reg[8] : (proc_266_data_FIFO_blk[8] | proc_266_data_PIPO_blk[8] | proc_266_start_FIFO_blk[8] | proc_266_TLF_FIFO_blk[8] | proc_266_input_sync_blk[8] | proc_266_output_sync_blk[8]);
    assign proc_266_data_FIFO_blk[9] = 1'b0;
    assign proc_266_data_PIPO_blk[9] = 1'b0;
    assign proc_266_start_FIFO_blk[9] = 1'b0;
    assign proc_266_TLF_FIFO_blk[9] = 1'b0;
    assign proc_266_input_sync_blk[9] = 1'b0;
    assign proc_266_output_sync_blk[9] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[9] = dl_detect_out ? proc_dep_vld_vec_266_reg[9] : (proc_266_data_FIFO_blk[9] | proc_266_data_PIPO_blk[9] | proc_266_start_FIFO_blk[9] | proc_266_TLF_FIFO_blk[9] | proc_266_input_sync_blk[9] | proc_266_output_sync_blk[9]);
    assign proc_266_data_FIFO_blk[10] = 1'b0;
    assign proc_266_data_PIPO_blk[10] = 1'b0;
    assign proc_266_start_FIFO_blk[10] = 1'b0;
    assign proc_266_TLF_FIFO_blk[10] = 1'b0;
    assign proc_266_input_sync_blk[10] = 1'b0;
    assign proc_266_output_sync_blk[10] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[10] = dl_detect_out ? proc_dep_vld_vec_266_reg[10] : (proc_266_data_FIFO_blk[10] | proc_266_data_PIPO_blk[10] | proc_266_start_FIFO_blk[10] | proc_266_TLF_FIFO_blk[10] | proc_266_input_sync_blk[10] | proc_266_output_sync_blk[10]);
    assign proc_266_data_FIFO_blk[11] = 1'b0;
    assign proc_266_data_PIPO_blk[11] = 1'b0;
    assign proc_266_start_FIFO_blk[11] = 1'b0;
    assign proc_266_TLF_FIFO_blk[11] = 1'b0;
    assign proc_266_input_sync_blk[11] = 1'b0;
    assign proc_266_output_sync_blk[11] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[11] = dl_detect_out ? proc_dep_vld_vec_266_reg[11] : (proc_266_data_FIFO_blk[11] | proc_266_data_PIPO_blk[11] | proc_266_start_FIFO_blk[11] | proc_266_TLF_FIFO_blk[11] | proc_266_input_sync_blk[11] | proc_266_output_sync_blk[11]);
    assign proc_266_data_FIFO_blk[12] = 1'b0;
    assign proc_266_data_PIPO_blk[12] = 1'b0;
    assign proc_266_start_FIFO_blk[12] = 1'b0;
    assign proc_266_TLF_FIFO_blk[12] = 1'b0;
    assign proc_266_input_sync_blk[12] = 1'b0;
    assign proc_266_output_sync_blk[12] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[12] = dl_detect_out ? proc_dep_vld_vec_266_reg[12] : (proc_266_data_FIFO_blk[12] | proc_266_data_PIPO_blk[12] | proc_266_start_FIFO_blk[12] | proc_266_TLF_FIFO_blk[12] | proc_266_input_sync_blk[12] | proc_266_output_sync_blk[12]);
    assign proc_266_data_FIFO_blk[13] = 1'b0;
    assign proc_266_data_PIPO_blk[13] = 1'b0;
    assign proc_266_start_FIFO_blk[13] = 1'b0;
    assign proc_266_TLF_FIFO_blk[13] = 1'b0;
    assign proc_266_input_sync_blk[13] = 1'b0;
    assign proc_266_output_sync_blk[13] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[13] = dl_detect_out ? proc_dep_vld_vec_266_reg[13] : (proc_266_data_FIFO_blk[13] | proc_266_data_PIPO_blk[13] | proc_266_start_FIFO_blk[13] | proc_266_TLF_FIFO_blk[13] | proc_266_input_sync_blk[13] | proc_266_output_sync_blk[13]);
    assign proc_266_data_FIFO_blk[14] = 1'b0;
    assign proc_266_data_PIPO_blk[14] = 1'b0;
    assign proc_266_start_FIFO_blk[14] = 1'b0;
    assign proc_266_TLF_FIFO_blk[14] = 1'b0;
    assign proc_266_input_sync_blk[14] = 1'b0;
    assign proc_266_output_sync_blk[14] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[14] = dl_detect_out ? proc_dep_vld_vec_266_reg[14] : (proc_266_data_FIFO_blk[14] | proc_266_data_PIPO_blk[14] | proc_266_start_FIFO_blk[14] | proc_266_TLF_FIFO_blk[14] | proc_266_input_sync_blk[14] | proc_266_output_sync_blk[14]);
    assign proc_266_data_FIFO_blk[15] = 1'b0;
    assign proc_266_data_PIPO_blk[15] = 1'b0;
    assign proc_266_start_FIFO_blk[15] = 1'b0;
    assign proc_266_TLF_FIFO_blk[15] = 1'b0;
    assign proc_266_input_sync_blk[15] = 1'b0;
    assign proc_266_output_sync_blk[15] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[15] = dl_detect_out ? proc_dep_vld_vec_266_reg[15] : (proc_266_data_FIFO_blk[15] | proc_266_data_PIPO_blk[15] | proc_266_start_FIFO_blk[15] | proc_266_TLF_FIFO_blk[15] | proc_266_input_sync_blk[15] | proc_266_output_sync_blk[15]);
    assign proc_266_data_FIFO_blk[16] = 1'b0;
    assign proc_266_data_PIPO_blk[16] = 1'b0;
    assign proc_266_start_FIFO_blk[16] = 1'b0;
    assign proc_266_TLF_FIFO_blk[16] = 1'b0;
    assign proc_266_input_sync_blk[16] = 1'b0;
    assign proc_266_output_sync_blk[16] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_266[16] = dl_detect_out ? proc_dep_vld_vec_266_reg[16] : (proc_266_data_FIFO_blk[16] | proc_266_data_PIPO_blk[16] | proc_266_start_FIFO_blk[16] | proc_266_TLF_FIFO_blk[16] | proc_266_input_sync_blk[16] | proc_266_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_266_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_266_reg <= proc_dep_vld_vec_266;
        end
    end
    assign in_chan_dep_vld_vec_266[0] = dep_chan_vld_237_266;
    assign in_chan_dep_data_vec_266[351 : 0] = dep_chan_data_237_266;
    assign token_in_vec_266[0] = token_237_266;
    assign in_chan_dep_vld_vec_266[1] = dep_chan_vld_262_266;
    assign in_chan_dep_data_vec_266[703 : 352] = dep_chan_data_262_266;
    assign token_in_vec_266[1] = token_262_266;
    assign in_chan_dep_vld_vec_266[2] = dep_chan_vld_263_266;
    assign in_chan_dep_data_vec_266[1055 : 704] = dep_chan_data_263_266;
    assign token_in_vec_266[2] = token_263_266;
    assign in_chan_dep_vld_vec_266[3] = dep_chan_vld_264_266;
    assign in_chan_dep_data_vec_266[1407 : 1056] = dep_chan_data_264_266;
    assign token_in_vec_266[3] = token_264_266;
    assign in_chan_dep_vld_vec_266[4] = dep_chan_vld_265_266;
    assign in_chan_dep_data_vec_266[1759 : 1408] = dep_chan_data_265_266;
    assign token_in_vec_266[4] = token_265_266;
    assign in_chan_dep_vld_vec_266[5] = dep_chan_vld_267_266;
    assign in_chan_dep_data_vec_266[2111 : 1760] = dep_chan_data_267_266;
    assign token_in_vec_266[5] = token_267_266;
    assign in_chan_dep_vld_vec_266[6] = dep_chan_vld_268_266;
    assign in_chan_dep_data_vec_266[2463 : 2112] = dep_chan_data_268_266;
    assign token_in_vec_266[6] = token_268_266;
    assign in_chan_dep_vld_vec_266[7] = dep_chan_vld_269_266;
    assign in_chan_dep_data_vec_266[2815 : 2464] = dep_chan_data_269_266;
    assign token_in_vec_266[7] = token_269_266;
    assign in_chan_dep_vld_vec_266[8] = dep_chan_vld_270_266;
    assign in_chan_dep_data_vec_266[3167 : 2816] = dep_chan_data_270_266;
    assign token_in_vec_266[8] = token_270_266;
    assign in_chan_dep_vld_vec_266[9] = dep_chan_vld_271_266;
    assign in_chan_dep_data_vec_266[3519 : 3168] = dep_chan_data_271_266;
    assign token_in_vec_266[9] = token_271_266;
    assign in_chan_dep_vld_vec_266[10] = dep_chan_vld_272_266;
    assign in_chan_dep_data_vec_266[3871 : 3520] = dep_chan_data_272_266;
    assign token_in_vec_266[10] = token_272_266;
    assign in_chan_dep_vld_vec_266[11] = dep_chan_vld_273_266;
    assign in_chan_dep_data_vec_266[4223 : 3872] = dep_chan_data_273_266;
    assign token_in_vec_266[11] = token_273_266;
    assign in_chan_dep_vld_vec_266[12] = dep_chan_vld_274_266;
    assign in_chan_dep_data_vec_266[4575 : 4224] = dep_chan_data_274_266;
    assign token_in_vec_266[12] = token_274_266;
    assign in_chan_dep_vld_vec_266[13] = dep_chan_vld_275_266;
    assign in_chan_dep_data_vec_266[4927 : 4576] = dep_chan_data_275_266;
    assign token_in_vec_266[13] = token_275_266;
    assign in_chan_dep_vld_vec_266[14] = dep_chan_vld_276_266;
    assign in_chan_dep_data_vec_266[5279 : 4928] = dep_chan_data_276_266;
    assign token_in_vec_266[14] = token_276_266;
    assign in_chan_dep_vld_vec_266[15] = dep_chan_vld_277_266;
    assign in_chan_dep_data_vec_266[5631 : 5280] = dep_chan_data_277_266;
    assign token_in_vec_266[15] = token_277_266;
    assign in_chan_dep_vld_vec_266[16] = dep_chan_vld_351_266;
    assign in_chan_dep_data_vec_266[5983 : 5632] = dep_chan_data_351_266;
    assign token_in_vec_266[16] = token_351_266;
    assign dep_chan_vld_266_237 = out_chan_dep_vld_vec_266[0];
    assign dep_chan_data_266_237 = out_chan_dep_data_266;
    assign token_266_237 = token_out_vec_266[0];
    assign dep_chan_vld_266_262 = out_chan_dep_vld_vec_266[1];
    assign dep_chan_data_266_262 = out_chan_dep_data_266;
    assign token_266_262 = token_out_vec_266[1];
    assign dep_chan_vld_266_263 = out_chan_dep_vld_vec_266[2];
    assign dep_chan_data_266_263 = out_chan_dep_data_266;
    assign token_266_263 = token_out_vec_266[2];
    assign dep_chan_vld_266_264 = out_chan_dep_vld_vec_266[3];
    assign dep_chan_data_266_264 = out_chan_dep_data_266;
    assign token_266_264 = token_out_vec_266[3];
    assign dep_chan_vld_266_265 = out_chan_dep_vld_vec_266[4];
    assign dep_chan_data_266_265 = out_chan_dep_data_266;
    assign token_266_265 = token_out_vec_266[4];
    assign dep_chan_vld_266_267 = out_chan_dep_vld_vec_266[5];
    assign dep_chan_data_266_267 = out_chan_dep_data_266;
    assign token_266_267 = token_out_vec_266[5];
    assign dep_chan_vld_266_268 = out_chan_dep_vld_vec_266[6];
    assign dep_chan_data_266_268 = out_chan_dep_data_266;
    assign token_266_268 = token_out_vec_266[6];
    assign dep_chan_vld_266_269 = out_chan_dep_vld_vec_266[7];
    assign dep_chan_data_266_269 = out_chan_dep_data_266;
    assign token_266_269 = token_out_vec_266[7];
    assign dep_chan_vld_266_270 = out_chan_dep_vld_vec_266[8];
    assign dep_chan_data_266_270 = out_chan_dep_data_266;
    assign token_266_270 = token_out_vec_266[8];
    assign dep_chan_vld_266_271 = out_chan_dep_vld_vec_266[9];
    assign dep_chan_data_266_271 = out_chan_dep_data_266;
    assign token_266_271 = token_out_vec_266[9];
    assign dep_chan_vld_266_272 = out_chan_dep_vld_vec_266[10];
    assign dep_chan_data_266_272 = out_chan_dep_data_266;
    assign token_266_272 = token_out_vec_266[10];
    assign dep_chan_vld_266_273 = out_chan_dep_vld_vec_266[11];
    assign dep_chan_data_266_273 = out_chan_dep_data_266;
    assign token_266_273 = token_out_vec_266[11];
    assign dep_chan_vld_266_274 = out_chan_dep_vld_vec_266[12];
    assign dep_chan_data_266_274 = out_chan_dep_data_266;
    assign token_266_274 = token_out_vec_266[12];
    assign dep_chan_vld_266_275 = out_chan_dep_vld_vec_266[13];
    assign dep_chan_data_266_275 = out_chan_dep_data_266;
    assign token_266_275 = token_out_vec_266[13];
    assign dep_chan_vld_266_276 = out_chan_dep_vld_vec_266[14];
    assign dep_chan_data_266_276 = out_chan_dep_data_266;
    assign token_266_276 = token_out_vec_266[14];
    assign dep_chan_vld_266_277 = out_chan_dep_vld_vec_266[15];
    assign dep_chan_data_266_277 = out_chan_dep_data_266;
    assign token_266_277 = token_out_vec_266[15];
    assign dep_chan_vld_266_351 = out_chan_dep_vld_vec_266[16];
    assign dep_chan_data_266_351 = out_chan_dep_data_266;
    assign token_266_351 = token_out_vec_266[16];

    // Process: grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 267, 17, 17) top_hls_deadlock_detect_unit_267 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_267),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_267),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_267),
        .token_in_vec(token_in_vec_267),
        .dl_detect_in(dl_detect_out),
        .origin(origin[267]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_267),
        .out_chan_dep_data(out_chan_dep_data_267),
        .token_out_vec(token_out_vec_267),
        .dl_detect_out(dl_in_vec[267]));

    assign proc_267_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.fifo_A_PE_5_8_x173_blk_n);
    assign proc_267_data_PIPO_blk[0] = 1'b0;
    assign proc_267_start_FIFO_blk[0] = 1'b0;
    assign proc_267_TLF_FIFO_blk[0] = 1'b0;
    assign proc_267_input_sync_blk[0] = 1'b0;
    assign proc_267_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_267[0] = dl_detect_out ? proc_dep_vld_vec_267_reg[0] : (proc_267_data_FIFO_blk[0] | proc_267_data_PIPO_blk[0] | proc_267_start_FIFO_blk[0] | proc_267_TLF_FIFO_blk[0] | proc_267_input_sync_blk[0] | proc_267_output_sync_blk[0]);
    assign proc_267_data_FIFO_blk[1] = 1'b0;
    assign proc_267_data_PIPO_blk[1] = 1'b0;
    assign proc_267_start_FIFO_blk[1] = 1'b0;
    assign proc_267_TLF_FIFO_blk[1] = 1'b0;
    assign proc_267_input_sync_blk[1] = 1'b0;
    assign proc_267_output_sync_blk[1] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[1] = dl_detect_out ? proc_dep_vld_vec_267_reg[1] : (proc_267_data_FIFO_blk[1] | proc_267_data_PIPO_blk[1] | proc_267_start_FIFO_blk[1] | proc_267_TLF_FIFO_blk[1] | proc_267_input_sync_blk[1] | proc_267_output_sync_blk[1]);
    assign proc_267_data_FIFO_blk[2] = 1'b0;
    assign proc_267_data_PIPO_blk[2] = 1'b0;
    assign proc_267_start_FIFO_blk[2] = 1'b0;
    assign proc_267_TLF_FIFO_blk[2] = 1'b0;
    assign proc_267_input_sync_blk[2] = 1'b0;
    assign proc_267_output_sync_blk[2] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[2] = dl_detect_out ? proc_dep_vld_vec_267_reg[2] : (proc_267_data_FIFO_blk[2] | proc_267_data_PIPO_blk[2] | proc_267_start_FIFO_blk[2] | proc_267_TLF_FIFO_blk[2] | proc_267_input_sync_blk[2] | proc_267_output_sync_blk[2]);
    assign proc_267_data_FIFO_blk[3] = 1'b0;
    assign proc_267_data_PIPO_blk[3] = 1'b0;
    assign proc_267_start_FIFO_blk[3] = 1'b0;
    assign proc_267_TLF_FIFO_blk[3] = 1'b0;
    assign proc_267_input_sync_blk[3] = 1'b0;
    assign proc_267_output_sync_blk[3] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[3] = dl_detect_out ? proc_dep_vld_vec_267_reg[3] : (proc_267_data_FIFO_blk[3] | proc_267_data_PIPO_blk[3] | proc_267_start_FIFO_blk[3] | proc_267_TLF_FIFO_blk[3] | proc_267_input_sync_blk[3] | proc_267_output_sync_blk[3]);
    assign proc_267_data_FIFO_blk[4] = 1'b0;
    assign proc_267_data_PIPO_blk[4] = 1'b0;
    assign proc_267_start_FIFO_blk[4] = 1'b0;
    assign proc_267_TLF_FIFO_blk[4] = 1'b0;
    assign proc_267_input_sync_blk[4] = 1'b0;
    assign proc_267_output_sync_blk[4] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[4] = dl_detect_out ? proc_dep_vld_vec_267_reg[4] : (proc_267_data_FIFO_blk[4] | proc_267_data_PIPO_blk[4] | proc_267_start_FIFO_blk[4] | proc_267_TLF_FIFO_blk[4] | proc_267_input_sync_blk[4] | proc_267_output_sync_blk[4]);
    assign proc_267_data_FIFO_blk[5] = 1'b0;
    assign proc_267_data_PIPO_blk[5] = 1'b0;
    assign proc_267_start_FIFO_blk[5] = 1'b0;
    assign proc_267_TLF_FIFO_blk[5] = 1'b0;
    assign proc_267_input_sync_blk[5] = 1'b0;
    assign proc_267_output_sync_blk[5] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[5] = dl_detect_out ? proc_dep_vld_vec_267_reg[5] : (proc_267_data_FIFO_blk[5] | proc_267_data_PIPO_blk[5] | proc_267_start_FIFO_blk[5] | proc_267_TLF_FIFO_blk[5] | proc_267_input_sync_blk[5] | proc_267_output_sync_blk[5]);
    assign proc_267_data_FIFO_blk[6] = 1'b0;
    assign proc_267_data_PIPO_blk[6] = 1'b0;
    assign proc_267_start_FIFO_blk[6] = 1'b0;
    assign proc_267_TLF_FIFO_blk[6] = 1'b0;
    assign proc_267_input_sync_blk[6] = 1'b0;
    assign proc_267_output_sync_blk[6] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[6] = dl_detect_out ? proc_dep_vld_vec_267_reg[6] : (proc_267_data_FIFO_blk[6] | proc_267_data_PIPO_blk[6] | proc_267_start_FIFO_blk[6] | proc_267_TLF_FIFO_blk[6] | proc_267_input_sync_blk[6] | proc_267_output_sync_blk[6]);
    assign proc_267_data_FIFO_blk[7] = 1'b0;
    assign proc_267_data_PIPO_blk[7] = 1'b0;
    assign proc_267_start_FIFO_blk[7] = 1'b0;
    assign proc_267_TLF_FIFO_blk[7] = 1'b0;
    assign proc_267_input_sync_blk[7] = 1'b0;
    assign proc_267_output_sync_blk[7] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[7] = dl_detect_out ? proc_dep_vld_vec_267_reg[7] : (proc_267_data_FIFO_blk[7] | proc_267_data_PIPO_blk[7] | proc_267_start_FIFO_blk[7] | proc_267_TLF_FIFO_blk[7] | proc_267_input_sync_blk[7] | proc_267_output_sync_blk[7]);
    assign proc_267_data_FIFO_blk[8] = 1'b0;
    assign proc_267_data_PIPO_blk[8] = 1'b0;
    assign proc_267_start_FIFO_blk[8] = 1'b0;
    assign proc_267_TLF_FIFO_blk[8] = 1'b0;
    assign proc_267_input_sync_blk[8] = 1'b0;
    assign proc_267_output_sync_blk[8] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[8] = dl_detect_out ? proc_dep_vld_vec_267_reg[8] : (proc_267_data_FIFO_blk[8] | proc_267_data_PIPO_blk[8] | proc_267_start_FIFO_blk[8] | proc_267_TLF_FIFO_blk[8] | proc_267_input_sync_blk[8] | proc_267_output_sync_blk[8]);
    assign proc_267_data_FIFO_blk[9] = 1'b0;
    assign proc_267_data_PIPO_blk[9] = 1'b0;
    assign proc_267_start_FIFO_blk[9] = 1'b0;
    assign proc_267_TLF_FIFO_blk[9] = 1'b0;
    assign proc_267_input_sync_blk[9] = 1'b0;
    assign proc_267_output_sync_blk[9] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[9] = dl_detect_out ? proc_dep_vld_vec_267_reg[9] : (proc_267_data_FIFO_blk[9] | proc_267_data_PIPO_blk[9] | proc_267_start_FIFO_blk[9] | proc_267_TLF_FIFO_blk[9] | proc_267_input_sync_blk[9] | proc_267_output_sync_blk[9]);
    assign proc_267_data_FIFO_blk[10] = 1'b0;
    assign proc_267_data_PIPO_blk[10] = 1'b0;
    assign proc_267_start_FIFO_blk[10] = 1'b0;
    assign proc_267_TLF_FIFO_blk[10] = 1'b0;
    assign proc_267_input_sync_blk[10] = 1'b0;
    assign proc_267_output_sync_blk[10] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[10] = dl_detect_out ? proc_dep_vld_vec_267_reg[10] : (proc_267_data_FIFO_blk[10] | proc_267_data_PIPO_blk[10] | proc_267_start_FIFO_blk[10] | proc_267_TLF_FIFO_blk[10] | proc_267_input_sync_blk[10] | proc_267_output_sync_blk[10]);
    assign proc_267_data_FIFO_blk[11] = 1'b0;
    assign proc_267_data_PIPO_blk[11] = 1'b0;
    assign proc_267_start_FIFO_blk[11] = 1'b0;
    assign proc_267_TLF_FIFO_blk[11] = 1'b0;
    assign proc_267_input_sync_blk[11] = 1'b0;
    assign proc_267_output_sync_blk[11] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[11] = dl_detect_out ? proc_dep_vld_vec_267_reg[11] : (proc_267_data_FIFO_blk[11] | proc_267_data_PIPO_blk[11] | proc_267_start_FIFO_blk[11] | proc_267_TLF_FIFO_blk[11] | proc_267_input_sync_blk[11] | proc_267_output_sync_blk[11]);
    assign proc_267_data_FIFO_blk[12] = 1'b0;
    assign proc_267_data_PIPO_blk[12] = 1'b0;
    assign proc_267_start_FIFO_blk[12] = 1'b0;
    assign proc_267_TLF_FIFO_blk[12] = 1'b0;
    assign proc_267_input_sync_blk[12] = 1'b0;
    assign proc_267_output_sync_blk[12] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[12] = dl_detect_out ? proc_dep_vld_vec_267_reg[12] : (proc_267_data_FIFO_blk[12] | proc_267_data_PIPO_blk[12] | proc_267_start_FIFO_blk[12] | proc_267_TLF_FIFO_blk[12] | proc_267_input_sync_blk[12] | proc_267_output_sync_blk[12]);
    assign proc_267_data_FIFO_blk[13] = 1'b0;
    assign proc_267_data_PIPO_blk[13] = 1'b0;
    assign proc_267_start_FIFO_blk[13] = 1'b0;
    assign proc_267_TLF_FIFO_blk[13] = 1'b0;
    assign proc_267_input_sync_blk[13] = 1'b0;
    assign proc_267_output_sync_blk[13] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[13] = dl_detect_out ? proc_dep_vld_vec_267_reg[13] : (proc_267_data_FIFO_blk[13] | proc_267_data_PIPO_blk[13] | proc_267_start_FIFO_blk[13] | proc_267_TLF_FIFO_blk[13] | proc_267_input_sync_blk[13] | proc_267_output_sync_blk[13]);
    assign proc_267_data_FIFO_blk[14] = 1'b0;
    assign proc_267_data_PIPO_blk[14] = 1'b0;
    assign proc_267_start_FIFO_blk[14] = 1'b0;
    assign proc_267_TLF_FIFO_blk[14] = 1'b0;
    assign proc_267_input_sync_blk[14] = 1'b0;
    assign proc_267_output_sync_blk[14] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[14] = dl_detect_out ? proc_dep_vld_vec_267_reg[14] : (proc_267_data_FIFO_blk[14] | proc_267_data_PIPO_blk[14] | proc_267_start_FIFO_blk[14] | proc_267_TLF_FIFO_blk[14] | proc_267_input_sync_blk[14] | proc_267_output_sync_blk[14]);
    assign proc_267_data_FIFO_blk[15] = 1'b0;
    assign proc_267_data_PIPO_blk[15] = 1'b0;
    assign proc_267_start_FIFO_blk[15] = 1'b0;
    assign proc_267_TLF_FIFO_blk[15] = 1'b0;
    assign proc_267_input_sync_blk[15] = 1'b0;
    assign proc_267_output_sync_blk[15] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[15] = dl_detect_out ? proc_dep_vld_vec_267_reg[15] : (proc_267_data_FIFO_blk[15] | proc_267_data_PIPO_blk[15] | proc_267_start_FIFO_blk[15] | proc_267_TLF_FIFO_blk[15] | proc_267_input_sync_blk[15] | proc_267_output_sync_blk[15]);
    assign proc_267_data_FIFO_blk[16] = 1'b0;
    assign proc_267_data_PIPO_blk[16] = 1'b0;
    assign proc_267_start_FIFO_blk[16] = 1'b0;
    assign proc_267_TLF_FIFO_blk[16] = 1'b0;
    assign proc_267_input_sync_blk[16] = 1'b0;
    assign proc_267_output_sync_blk[16] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_267[16] = dl_detect_out ? proc_dep_vld_vec_267_reg[16] : (proc_267_data_FIFO_blk[16] | proc_267_data_PIPO_blk[16] | proc_267_start_FIFO_blk[16] | proc_267_TLF_FIFO_blk[16] | proc_267_input_sync_blk[16] | proc_267_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_267_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_267_reg <= proc_dep_vld_vec_267;
        end
    end
    assign in_chan_dep_vld_vec_267[0] = dep_chan_vld_245_267;
    assign in_chan_dep_data_vec_267[351 : 0] = dep_chan_data_245_267;
    assign token_in_vec_267[0] = token_245_267;
    assign in_chan_dep_vld_vec_267[1] = dep_chan_vld_262_267;
    assign in_chan_dep_data_vec_267[703 : 352] = dep_chan_data_262_267;
    assign token_in_vec_267[1] = token_262_267;
    assign in_chan_dep_vld_vec_267[2] = dep_chan_vld_263_267;
    assign in_chan_dep_data_vec_267[1055 : 704] = dep_chan_data_263_267;
    assign token_in_vec_267[2] = token_263_267;
    assign in_chan_dep_vld_vec_267[3] = dep_chan_vld_264_267;
    assign in_chan_dep_data_vec_267[1407 : 1056] = dep_chan_data_264_267;
    assign token_in_vec_267[3] = token_264_267;
    assign in_chan_dep_vld_vec_267[4] = dep_chan_vld_265_267;
    assign in_chan_dep_data_vec_267[1759 : 1408] = dep_chan_data_265_267;
    assign token_in_vec_267[4] = token_265_267;
    assign in_chan_dep_vld_vec_267[5] = dep_chan_vld_266_267;
    assign in_chan_dep_data_vec_267[2111 : 1760] = dep_chan_data_266_267;
    assign token_in_vec_267[5] = token_266_267;
    assign in_chan_dep_vld_vec_267[6] = dep_chan_vld_268_267;
    assign in_chan_dep_data_vec_267[2463 : 2112] = dep_chan_data_268_267;
    assign token_in_vec_267[6] = token_268_267;
    assign in_chan_dep_vld_vec_267[7] = dep_chan_vld_269_267;
    assign in_chan_dep_data_vec_267[2815 : 2464] = dep_chan_data_269_267;
    assign token_in_vec_267[7] = token_269_267;
    assign in_chan_dep_vld_vec_267[8] = dep_chan_vld_270_267;
    assign in_chan_dep_data_vec_267[3167 : 2816] = dep_chan_data_270_267;
    assign token_in_vec_267[8] = token_270_267;
    assign in_chan_dep_vld_vec_267[9] = dep_chan_vld_271_267;
    assign in_chan_dep_data_vec_267[3519 : 3168] = dep_chan_data_271_267;
    assign token_in_vec_267[9] = token_271_267;
    assign in_chan_dep_vld_vec_267[10] = dep_chan_vld_272_267;
    assign in_chan_dep_data_vec_267[3871 : 3520] = dep_chan_data_272_267;
    assign token_in_vec_267[10] = token_272_267;
    assign in_chan_dep_vld_vec_267[11] = dep_chan_vld_273_267;
    assign in_chan_dep_data_vec_267[4223 : 3872] = dep_chan_data_273_267;
    assign token_in_vec_267[11] = token_273_267;
    assign in_chan_dep_vld_vec_267[12] = dep_chan_vld_274_267;
    assign in_chan_dep_data_vec_267[4575 : 4224] = dep_chan_data_274_267;
    assign token_in_vec_267[12] = token_274_267;
    assign in_chan_dep_vld_vec_267[13] = dep_chan_vld_275_267;
    assign in_chan_dep_data_vec_267[4927 : 4576] = dep_chan_data_275_267;
    assign token_in_vec_267[13] = token_275_267;
    assign in_chan_dep_vld_vec_267[14] = dep_chan_vld_276_267;
    assign in_chan_dep_data_vec_267[5279 : 4928] = dep_chan_data_276_267;
    assign token_in_vec_267[14] = token_276_267;
    assign in_chan_dep_vld_vec_267[15] = dep_chan_vld_277_267;
    assign in_chan_dep_data_vec_267[5631 : 5280] = dep_chan_data_277_267;
    assign token_in_vec_267[15] = token_277_267;
    assign in_chan_dep_vld_vec_267[16] = dep_chan_vld_351_267;
    assign in_chan_dep_data_vec_267[5983 : 5632] = dep_chan_data_351_267;
    assign token_in_vec_267[16] = token_351_267;
    assign dep_chan_vld_267_245 = out_chan_dep_vld_vec_267[0];
    assign dep_chan_data_267_245 = out_chan_dep_data_267;
    assign token_267_245 = token_out_vec_267[0];
    assign dep_chan_vld_267_262 = out_chan_dep_vld_vec_267[1];
    assign dep_chan_data_267_262 = out_chan_dep_data_267;
    assign token_267_262 = token_out_vec_267[1];
    assign dep_chan_vld_267_263 = out_chan_dep_vld_vec_267[2];
    assign dep_chan_data_267_263 = out_chan_dep_data_267;
    assign token_267_263 = token_out_vec_267[2];
    assign dep_chan_vld_267_264 = out_chan_dep_vld_vec_267[3];
    assign dep_chan_data_267_264 = out_chan_dep_data_267;
    assign token_267_264 = token_out_vec_267[3];
    assign dep_chan_vld_267_265 = out_chan_dep_vld_vec_267[4];
    assign dep_chan_data_267_265 = out_chan_dep_data_267;
    assign token_267_265 = token_out_vec_267[4];
    assign dep_chan_vld_267_266 = out_chan_dep_vld_vec_267[5];
    assign dep_chan_data_267_266 = out_chan_dep_data_267;
    assign token_267_266 = token_out_vec_267[5];
    assign dep_chan_vld_267_268 = out_chan_dep_vld_vec_267[6];
    assign dep_chan_data_267_268 = out_chan_dep_data_267;
    assign token_267_268 = token_out_vec_267[6];
    assign dep_chan_vld_267_269 = out_chan_dep_vld_vec_267[7];
    assign dep_chan_data_267_269 = out_chan_dep_data_267;
    assign token_267_269 = token_out_vec_267[7];
    assign dep_chan_vld_267_270 = out_chan_dep_vld_vec_267[8];
    assign dep_chan_data_267_270 = out_chan_dep_data_267;
    assign token_267_270 = token_out_vec_267[8];
    assign dep_chan_vld_267_271 = out_chan_dep_vld_vec_267[9];
    assign dep_chan_data_267_271 = out_chan_dep_data_267;
    assign token_267_271 = token_out_vec_267[9];
    assign dep_chan_vld_267_272 = out_chan_dep_vld_vec_267[10];
    assign dep_chan_data_267_272 = out_chan_dep_data_267;
    assign token_267_272 = token_out_vec_267[10];
    assign dep_chan_vld_267_273 = out_chan_dep_vld_vec_267[11];
    assign dep_chan_data_267_273 = out_chan_dep_data_267;
    assign token_267_273 = token_out_vec_267[11];
    assign dep_chan_vld_267_274 = out_chan_dep_vld_vec_267[12];
    assign dep_chan_data_267_274 = out_chan_dep_data_267;
    assign token_267_274 = token_out_vec_267[12];
    assign dep_chan_vld_267_275 = out_chan_dep_vld_vec_267[13];
    assign dep_chan_data_267_275 = out_chan_dep_data_267;
    assign token_267_275 = token_out_vec_267[13];
    assign dep_chan_vld_267_276 = out_chan_dep_vld_vec_267[14];
    assign dep_chan_data_267_276 = out_chan_dep_data_267;
    assign token_267_276 = token_out_vec_267[14];
    assign dep_chan_vld_267_277 = out_chan_dep_vld_vec_267[15];
    assign dep_chan_data_267_277 = out_chan_dep_data_267;
    assign token_267_277 = token_out_vec_267[15];
    assign dep_chan_vld_267_351 = out_chan_dep_vld_vec_267[16];
    assign dep_chan_data_267_351 = out_chan_dep_data_267;
    assign token_267_351 = token_out_vec_267[16];

    // Process: grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 268, 17, 17) top_hls_deadlock_detect_unit_268 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_268),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_268),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_268),
        .token_in_vec(token_in_vec_268),
        .dl_detect_in(dl_detect_out),
        .origin(origin[268]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_268),
        .out_chan_dep_data(out_chan_dep_data_268),
        .token_out_vec(token_out_vec_268),
        .dl_detect_out(dl_in_vec[268]));

    assign proc_268_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.fifo_A_PE_6_8_x182_blk_n);
    assign proc_268_data_PIPO_blk[0] = 1'b0;
    assign proc_268_start_FIFO_blk[0] = 1'b0;
    assign proc_268_TLF_FIFO_blk[0] = 1'b0;
    assign proc_268_input_sync_blk[0] = 1'b0;
    assign proc_268_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_268[0] = dl_detect_out ? proc_dep_vld_vec_268_reg[0] : (proc_268_data_FIFO_blk[0] | proc_268_data_PIPO_blk[0] | proc_268_start_FIFO_blk[0] | proc_268_TLF_FIFO_blk[0] | proc_268_input_sync_blk[0] | proc_268_output_sync_blk[0]);
    assign proc_268_data_FIFO_blk[1] = 1'b0;
    assign proc_268_data_PIPO_blk[1] = 1'b0;
    assign proc_268_start_FIFO_blk[1] = 1'b0;
    assign proc_268_TLF_FIFO_blk[1] = 1'b0;
    assign proc_268_input_sync_blk[1] = 1'b0;
    assign proc_268_output_sync_blk[1] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[1] = dl_detect_out ? proc_dep_vld_vec_268_reg[1] : (proc_268_data_FIFO_blk[1] | proc_268_data_PIPO_blk[1] | proc_268_start_FIFO_blk[1] | proc_268_TLF_FIFO_blk[1] | proc_268_input_sync_blk[1] | proc_268_output_sync_blk[1]);
    assign proc_268_data_FIFO_blk[2] = 1'b0;
    assign proc_268_data_PIPO_blk[2] = 1'b0;
    assign proc_268_start_FIFO_blk[2] = 1'b0;
    assign proc_268_TLF_FIFO_blk[2] = 1'b0;
    assign proc_268_input_sync_blk[2] = 1'b0;
    assign proc_268_output_sync_blk[2] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[2] = dl_detect_out ? proc_dep_vld_vec_268_reg[2] : (proc_268_data_FIFO_blk[2] | proc_268_data_PIPO_blk[2] | proc_268_start_FIFO_blk[2] | proc_268_TLF_FIFO_blk[2] | proc_268_input_sync_blk[2] | proc_268_output_sync_blk[2]);
    assign proc_268_data_FIFO_blk[3] = 1'b0;
    assign proc_268_data_PIPO_blk[3] = 1'b0;
    assign proc_268_start_FIFO_blk[3] = 1'b0;
    assign proc_268_TLF_FIFO_blk[3] = 1'b0;
    assign proc_268_input_sync_blk[3] = 1'b0;
    assign proc_268_output_sync_blk[3] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[3] = dl_detect_out ? proc_dep_vld_vec_268_reg[3] : (proc_268_data_FIFO_blk[3] | proc_268_data_PIPO_blk[3] | proc_268_start_FIFO_blk[3] | proc_268_TLF_FIFO_blk[3] | proc_268_input_sync_blk[3] | proc_268_output_sync_blk[3]);
    assign proc_268_data_FIFO_blk[4] = 1'b0;
    assign proc_268_data_PIPO_blk[4] = 1'b0;
    assign proc_268_start_FIFO_blk[4] = 1'b0;
    assign proc_268_TLF_FIFO_blk[4] = 1'b0;
    assign proc_268_input_sync_blk[4] = 1'b0;
    assign proc_268_output_sync_blk[4] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[4] = dl_detect_out ? proc_dep_vld_vec_268_reg[4] : (proc_268_data_FIFO_blk[4] | proc_268_data_PIPO_blk[4] | proc_268_start_FIFO_blk[4] | proc_268_TLF_FIFO_blk[4] | proc_268_input_sync_blk[4] | proc_268_output_sync_blk[4]);
    assign proc_268_data_FIFO_blk[5] = 1'b0;
    assign proc_268_data_PIPO_blk[5] = 1'b0;
    assign proc_268_start_FIFO_blk[5] = 1'b0;
    assign proc_268_TLF_FIFO_blk[5] = 1'b0;
    assign proc_268_input_sync_blk[5] = 1'b0;
    assign proc_268_output_sync_blk[5] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[5] = dl_detect_out ? proc_dep_vld_vec_268_reg[5] : (proc_268_data_FIFO_blk[5] | proc_268_data_PIPO_blk[5] | proc_268_start_FIFO_blk[5] | proc_268_TLF_FIFO_blk[5] | proc_268_input_sync_blk[5] | proc_268_output_sync_blk[5]);
    assign proc_268_data_FIFO_blk[6] = 1'b0;
    assign proc_268_data_PIPO_blk[6] = 1'b0;
    assign proc_268_start_FIFO_blk[6] = 1'b0;
    assign proc_268_TLF_FIFO_blk[6] = 1'b0;
    assign proc_268_input_sync_blk[6] = 1'b0;
    assign proc_268_output_sync_blk[6] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[6] = dl_detect_out ? proc_dep_vld_vec_268_reg[6] : (proc_268_data_FIFO_blk[6] | proc_268_data_PIPO_blk[6] | proc_268_start_FIFO_blk[6] | proc_268_TLF_FIFO_blk[6] | proc_268_input_sync_blk[6] | proc_268_output_sync_blk[6]);
    assign proc_268_data_FIFO_blk[7] = 1'b0;
    assign proc_268_data_PIPO_blk[7] = 1'b0;
    assign proc_268_start_FIFO_blk[7] = 1'b0;
    assign proc_268_TLF_FIFO_blk[7] = 1'b0;
    assign proc_268_input_sync_blk[7] = 1'b0;
    assign proc_268_output_sync_blk[7] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[7] = dl_detect_out ? proc_dep_vld_vec_268_reg[7] : (proc_268_data_FIFO_blk[7] | proc_268_data_PIPO_blk[7] | proc_268_start_FIFO_blk[7] | proc_268_TLF_FIFO_blk[7] | proc_268_input_sync_blk[7] | proc_268_output_sync_blk[7]);
    assign proc_268_data_FIFO_blk[8] = 1'b0;
    assign proc_268_data_PIPO_blk[8] = 1'b0;
    assign proc_268_start_FIFO_blk[8] = 1'b0;
    assign proc_268_TLF_FIFO_blk[8] = 1'b0;
    assign proc_268_input_sync_blk[8] = 1'b0;
    assign proc_268_output_sync_blk[8] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[8] = dl_detect_out ? proc_dep_vld_vec_268_reg[8] : (proc_268_data_FIFO_blk[8] | proc_268_data_PIPO_blk[8] | proc_268_start_FIFO_blk[8] | proc_268_TLF_FIFO_blk[8] | proc_268_input_sync_blk[8] | proc_268_output_sync_blk[8]);
    assign proc_268_data_FIFO_blk[9] = 1'b0;
    assign proc_268_data_PIPO_blk[9] = 1'b0;
    assign proc_268_start_FIFO_blk[9] = 1'b0;
    assign proc_268_TLF_FIFO_blk[9] = 1'b0;
    assign proc_268_input_sync_blk[9] = 1'b0;
    assign proc_268_output_sync_blk[9] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[9] = dl_detect_out ? proc_dep_vld_vec_268_reg[9] : (proc_268_data_FIFO_blk[9] | proc_268_data_PIPO_blk[9] | proc_268_start_FIFO_blk[9] | proc_268_TLF_FIFO_blk[9] | proc_268_input_sync_blk[9] | proc_268_output_sync_blk[9]);
    assign proc_268_data_FIFO_blk[10] = 1'b0;
    assign proc_268_data_PIPO_blk[10] = 1'b0;
    assign proc_268_start_FIFO_blk[10] = 1'b0;
    assign proc_268_TLF_FIFO_blk[10] = 1'b0;
    assign proc_268_input_sync_blk[10] = 1'b0;
    assign proc_268_output_sync_blk[10] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[10] = dl_detect_out ? proc_dep_vld_vec_268_reg[10] : (proc_268_data_FIFO_blk[10] | proc_268_data_PIPO_blk[10] | proc_268_start_FIFO_blk[10] | proc_268_TLF_FIFO_blk[10] | proc_268_input_sync_blk[10] | proc_268_output_sync_blk[10]);
    assign proc_268_data_FIFO_blk[11] = 1'b0;
    assign proc_268_data_PIPO_blk[11] = 1'b0;
    assign proc_268_start_FIFO_blk[11] = 1'b0;
    assign proc_268_TLF_FIFO_blk[11] = 1'b0;
    assign proc_268_input_sync_blk[11] = 1'b0;
    assign proc_268_output_sync_blk[11] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[11] = dl_detect_out ? proc_dep_vld_vec_268_reg[11] : (proc_268_data_FIFO_blk[11] | proc_268_data_PIPO_blk[11] | proc_268_start_FIFO_blk[11] | proc_268_TLF_FIFO_blk[11] | proc_268_input_sync_blk[11] | proc_268_output_sync_blk[11]);
    assign proc_268_data_FIFO_blk[12] = 1'b0;
    assign proc_268_data_PIPO_blk[12] = 1'b0;
    assign proc_268_start_FIFO_blk[12] = 1'b0;
    assign proc_268_TLF_FIFO_blk[12] = 1'b0;
    assign proc_268_input_sync_blk[12] = 1'b0;
    assign proc_268_output_sync_blk[12] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[12] = dl_detect_out ? proc_dep_vld_vec_268_reg[12] : (proc_268_data_FIFO_blk[12] | proc_268_data_PIPO_blk[12] | proc_268_start_FIFO_blk[12] | proc_268_TLF_FIFO_blk[12] | proc_268_input_sync_blk[12] | proc_268_output_sync_blk[12]);
    assign proc_268_data_FIFO_blk[13] = 1'b0;
    assign proc_268_data_PIPO_blk[13] = 1'b0;
    assign proc_268_start_FIFO_blk[13] = 1'b0;
    assign proc_268_TLF_FIFO_blk[13] = 1'b0;
    assign proc_268_input_sync_blk[13] = 1'b0;
    assign proc_268_output_sync_blk[13] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[13] = dl_detect_out ? proc_dep_vld_vec_268_reg[13] : (proc_268_data_FIFO_blk[13] | proc_268_data_PIPO_blk[13] | proc_268_start_FIFO_blk[13] | proc_268_TLF_FIFO_blk[13] | proc_268_input_sync_blk[13] | proc_268_output_sync_blk[13]);
    assign proc_268_data_FIFO_blk[14] = 1'b0;
    assign proc_268_data_PIPO_blk[14] = 1'b0;
    assign proc_268_start_FIFO_blk[14] = 1'b0;
    assign proc_268_TLF_FIFO_blk[14] = 1'b0;
    assign proc_268_input_sync_blk[14] = 1'b0;
    assign proc_268_output_sync_blk[14] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[14] = dl_detect_out ? proc_dep_vld_vec_268_reg[14] : (proc_268_data_FIFO_blk[14] | proc_268_data_PIPO_blk[14] | proc_268_start_FIFO_blk[14] | proc_268_TLF_FIFO_blk[14] | proc_268_input_sync_blk[14] | proc_268_output_sync_blk[14]);
    assign proc_268_data_FIFO_blk[15] = 1'b0;
    assign proc_268_data_PIPO_blk[15] = 1'b0;
    assign proc_268_start_FIFO_blk[15] = 1'b0;
    assign proc_268_TLF_FIFO_blk[15] = 1'b0;
    assign proc_268_input_sync_blk[15] = 1'b0;
    assign proc_268_output_sync_blk[15] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[15] = dl_detect_out ? proc_dep_vld_vec_268_reg[15] : (proc_268_data_FIFO_blk[15] | proc_268_data_PIPO_blk[15] | proc_268_start_FIFO_blk[15] | proc_268_TLF_FIFO_blk[15] | proc_268_input_sync_blk[15] | proc_268_output_sync_blk[15]);
    assign proc_268_data_FIFO_blk[16] = 1'b0;
    assign proc_268_data_PIPO_blk[16] = 1'b0;
    assign proc_268_start_FIFO_blk[16] = 1'b0;
    assign proc_268_TLF_FIFO_blk[16] = 1'b0;
    assign proc_268_input_sync_blk[16] = 1'b0;
    assign proc_268_output_sync_blk[16] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_268[16] = dl_detect_out ? proc_dep_vld_vec_268_reg[16] : (proc_268_data_FIFO_blk[16] | proc_268_data_PIPO_blk[16] | proc_268_start_FIFO_blk[16] | proc_268_TLF_FIFO_blk[16] | proc_268_input_sync_blk[16] | proc_268_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_268_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_268_reg <= proc_dep_vld_vec_268;
        end
    end
    assign in_chan_dep_vld_vec_268[0] = dep_chan_vld_253_268;
    assign in_chan_dep_data_vec_268[351 : 0] = dep_chan_data_253_268;
    assign token_in_vec_268[0] = token_253_268;
    assign in_chan_dep_vld_vec_268[1] = dep_chan_vld_262_268;
    assign in_chan_dep_data_vec_268[703 : 352] = dep_chan_data_262_268;
    assign token_in_vec_268[1] = token_262_268;
    assign in_chan_dep_vld_vec_268[2] = dep_chan_vld_263_268;
    assign in_chan_dep_data_vec_268[1055 : 704] = dep_chan_data_263_268;
    assign token_in_vec_268[2] = token_263_268;
    assign in_chan_dep_vld_vec_268[3] = dep_chan_vld_264_268;
    assign in_chan_dep_data_vec_268[1407 : 1056] = dep_chan_data_264_268;
    assign token_in_vec_268[3] = token_264_268;
    assign in_chan_dep_vld_vec_268[4] = dep_chan_vld_265_268;
    assign in_chan_dep_data_vec_268[1759 : 1408] = dep_chan_data_265_268;
    assign token_in_vec_268[4] = token_265_268;
    assign in_chan_dep_vld_vec_268[5] = dep_chan_vld_266_268;
    assign in_chan_dep_data_vec_268[2111 : 1760] = dep_chan_data_266_268;
    assign token_in_vec_268[5] = token_266_268;
    assign in_chan_dep_vld_vec_268[6] = dep_chan_vld_267_268;
    assign in_chan_dep_data_vec_268[2463 : 2112] = dep_chan_data_267_268;
    assign token_in_vec_268[6] = token_267_268;
    assign in_chan_dep_vld_vec_268[7] = dep_chan_vld_269_268;
    assign in_chan_dep_data_vec_268[2815 : 2464] = dep_chan_data_269_268;
    assign token_in_vec_268[7] = token_269_268;
    assign in_chan_dep_vld_vec_268[8] = dep_chan_vld_270_268;
    assign in_chan_dep_data_vec_268[3167 : 2816] = dep_chan_data_270_268;
    assign token_in_vec_268[8] = token_270_268;
    assign in_chan_dep_vld_vec_268[9] = dep_chan_vld_271_268;
    assign in_chan_dep_data_vec_268[3519 : 3168] = dep_chan_data_271_268;
    assign token_in_vec_268[9] = token_271_268;
    assign in_chan_dep_vld_vec_268[10] = dep_chan_vld_272_268;
    assign in_chan_dep_data_vec_268[3871 : 3520] = dep_chan_data_272_268;
    assign token_in_vec_268[10] = token_272_268;
    assign in_chan_dep_vld_vec_268[11] = dep_chan_vld_273_268;
    assign in_chan_dep_data_vec_268[4223 : 3872] = dep_chan_data_273_268;
    assign token_in_vec_268[11] = token_273_268;
    assign in_chan_dep_vld_vec_268[12] = dep_chan_vld_274_268;
    assign in_chan_dep_data_vec_268[4575 : 4224] = dep_chan_data_274_268;
    assign token_in_vec_268[12] = token_274_268;
    assign in_chan_dep_vld_vec_268[13] = dep_chan_vld_275_268;
    assign in_chan_dep_data_vec_268[4927 : 4576] = dep_chan_data_275_268;
    assign token_in_vec_268[13] = token_275_268;
    assign in_chan_dep_vld_vec_268[14] = dep_chan_vld_276_268;
    assign in_chan_dep_data_vec_268[5279 : 4928] = dep_chan_data_276_268;
    assign token_in_vec_268[14] = token_276_268;
    assign in_chan_dep_vld_vec_268[15] = dep_chan_vld_277_268;
    assign in_chan_dep_data_vec_268[5631 : 5280] = dep_chan_data_277_268;
    assign token_in_vec_268[15] = token_277_268;
    assign in_chan_dep_vld_vec_268[16] = dep_chan_vld_351_268;
    assign in_chan_dep_data_vec_268[5983 : 5632] = dep_chan_data_351_268;
    assign token_in_vec_268[16] = token_351_268;
    assign dep_chan_vld_268_253 = out_chan_dep_vld_vec_268[0];
    assign dep_chan_data_268_253 = out_chan_dep_data_268;
    assign token_268_253 = token_out_vec_268[0];
    assign dep_chan_vld_268_262 = out_chan_dep_vld_vec_268[1];
    assign dep_chan_data_268_262 = out_chan_dep_data_268;
    assign token_268_262 = token_out_vec_268[1];
    assign dep_chan_vld_268_263 = out_chan_dep_vld_vec_268[2];
    assign dep_chan_data_268_263 = out_chan_dep_data_268;
    assign token_268_263 = token_out_vec_268[2];
    assign dep_chan_vld_268_264 = out_chan_dep_vld_vec_268[3];
    assign dep_chan_data_268_264 = out_chan_dep_data_268;
    assign token_268_264 = token_out_vec_268[3];
    assign dep_chan_vld_268_265 = out_chan_dep_vld_vec_268[4];
    assign dep_chan_data_268_265 = out_chan_dep_data_268;
    assign token_268_265 = token_out_vec_268[4];
    assign dep_chan_vld_268_266 = out_chan_dep_vld_vec_268[5];
    assign dep_chan_data_268_266 = out_chan_dep_data_268;
    assign token_268_266 = token_out_vec_268[5];
    assign dep_chan_vld_268_267 = out_chan_dep_vld_vec_268[6];
    assign dep_chan_data_268_267 = out_chan_dep_data_268;
    assign token_268_267 = token_out_vec_268[6];
    assign dep_chan_vld_268_269 = out_chan_dep_vld_vec_268[7];
    assign dep_chan_data_268_269 = out_chan_dep_data_268;
    assign token_268_269 = token_out_vec_268[7];
    assign dep_chan_vld_268_270 = out_chan_dep_vld_vec_268[8];
    assign dep_chan_data_268_270 = out_chan_dep_data_268;
    assign token_268_270 = token_out_vec_268[8];
    assign dep_chan_vld_268_271 = out_chan_dep_vld_vec_268[9];
    assign dep_chan_data_268_271 = out_chan_dep_data_268;
    assign token_268_271 = token_out_vec_268[9];
    assign dep_chan_vld_268_272 = out_chan_dep_vld_vec_268[10];
    assign dep_chan_data_268_272 = out_chan_dep_data_268;
    assign token_268_272 = token_out_vec_268[10];
    assign dep_chan_vld_268_273 = out_chan_dep_vld_vec_268[11];
    assign dep_chan_data_268_273 = out_chan_dep_data_268;
    assign token_268_273 = token_out_vec_268[11];
    assign dep_chan_vld_268_274 = out_chan_dep_vld_vec_268[12];
    assign dep_chan_data_268_274 = out_chan_dep_data_268;
    assign token_268_274 = token_out_vec_268[12];
    assign dep_chan_vld_268_275 = out_chan_dep_vld_vec_268[13];
    assign dep_chan_data_268_275 = out_chan_dep_data_268;
    assign token_268_275 = token_out_vec_268[13];
    assign dep_chan_vld_268_276 = out_chan_dep_vld_vec_268[14];
    assign dep_chan_data_268_276 = out_chan_dep_data_268;
    assign token_268_276 = token_out_vec_268[14];
    assign dep_chan_vld_268_277 = out_chan_dep_vld_vec_268[15];
    assign dep_chan_data_268_277 = out_chan_dep_data_268;
    assign token_268_277 = token_out_vec_268[15];
    assign dep_chan_vld_268_351 = out_chan_dep_vld_vec_268[16];
    assign dep_chan_data_268_351 = out_chan_dep_data_268;
    assign token_268_351 = token_out_vec_268[16];

    // Process: grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 269, 17, 17) top_hls_deadlock_detect_unit_269 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_269),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_269),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_269),
        .token_in_vec(token_in_vec_269),
        .dl_detect_in(dl_detect_out),
        .origin(origin[269]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_269),
        .out_chan_dep_data(out_chan_dep_data_269),
        .token_out_vec(token_out_vec_269),
        .dl_detect_out(dl_in_vec[269]));

    assign proc_269_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.fifo_A_PE_7_8_x191_blk_n);
    assign proc_269_data_PIPO_blk[0] = 1'b0;
    assign proc_269_start_FIFO_blk[0] = 1'b0;
    assign proc_269_TLF_FIFO_blk[0] = 1'b0;
    assign proc_269_input_sync_blk[0] = 1'b0;
    assign proc_269_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_269[0] = dl_detect_out ? proc_dep_vld_vec_269_reg[0] : (proc_269_data_FIFO_blk[0] | proc_269_data_PIPO_blk[0] | proc_269_start_FIFO_blk[0] | proc_269_TLF_FIFO_blk[0] | proc_269_input_sync_blk[0] | proc_269_output_sync_blk[0]);
    assign proc_269_data_FIFO_blk[1] = 1'b0;
    assign proc_269_data_PIPO_blk[1] = 1'b0;
    assign proc_269_start_FIFO_blk[1] = 1'b0;
    assign proc_269_TLF_FIFO_blk[1] = 1'b0;
    assign proc_269_input_sync_blk[1] = 1'b0;
    assign proc_269_output_sync_blk[1] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[1] = dl_detect_out ? proc_dep_vld_vec_269_reg[1] : (proc_269_data_FIFO_blk[1] | proc_269_data_PIPO_blk[1] | proc_269_start_FIFO_blk[1] | proc_269_TLF_FIFO_blk[1] | proc_269_input_sync_blk[1] | proc_269_output_sync_blk[1]);
    assign proc_269_data_FIFO_blk[2] = 1'b0;
    assign proc_269_data_PIPO_blk[2] = 1'b0;
    assign proc_269_start_FIFO_blk[2] = 1'b0;
    assign proc_269_TLF_FIFO_blk[2] = 1'b0;
    assign proc_269_input_sync_blk[2] = 1'b0;
    assign proc_269_output_sync_blk[2] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[2] = dl_detect_out ? proc_dep_vld_vec_269_reg[2] : (proc_269_data_FIFO_blk[2] | proc_269_data_PIPO_blk[2] | proc_269_start_FIFO_blk[2] | proc_269_TLF_FIFO_blk[2] | proc_269_input_sync_blk[2] | proc_269_output_sync_blk[2]);
    assign proc_269_data_FIFO_blk[3] = 1'b0;
    assign proc_269_data_PIPO_blk[3] = 1'b0;
    assign proc_269_start_FIFO_blk[3] = 1'b0;
    assign proc_269_TLF_FIFO_blk[3] = 1'b0;
    assign proc_269_input_sync_blk[3] = 1'b0;
    assign proc_269_output_sync_blk[3] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[3] = dl_detect_out ? proc_dep_vld_vec_269_reg[3] : (proc_269_data_FIFO_blk[3] | proc_269_data_PIPO_blk[3] | proc_269_start_FIFO_blk[3] | proc_269_TLF_FIFO_blk[3] | proc_269_input_sync_blk[3] | proc_269_output_sync_blk[3]);
    assign proc_269_data_FIFO_blk[4] = 1'b0;
    assign proc_269_data_PIPO_blk[4] = 1'b0;
    assign proc_269_start_FIFO_blk[4] = 1'b0;
    assign proc_269_TLF_FIFO_blk[4] = 1'b0;
    assign proc_269_input_sync_blk[4] = 1'b0;
    assign proc_269_output_sync_blk[4] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[4] = dl_detect_out ? proc_dep_vld_vec_269_reg[4] : (proc_269_data_FIFO_blk[4] | proc_269_data_PIPO_blk[4] | proc_269_start_FIFO_blk[4] | proc_269_TLF_FIFO_blk[4] | proc_269_input_sync_blk[4] | proc_269_output_sync_blk[4]);
    assign proc_269_data_FIFO_blk[5] = 1'b0;
    assign proc_269_data_PIPO_blk[5] = 1'b0;
    assign proc_269_start_FIFO_blk[5] = 1'b0;
    assign proc_269_TLF_FIFO_blk[5] = 1'b0;
    assign proc_269_input_sync_blk[5] = 1'b0;
    assign proc_269_output_sync_blk[5] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[5] = dl_detect_out ? proc_dep_vld_vec_269_reg[5] : (proc_269_data_FIFO_blk[5] | proc_269_data_PIPO_blk[5] | proc_269_start_FIFO_blk[5] | proc_269_TLF_FIFO_blk[5] | proc_269_input_sync_blk[5] | proc_269_output_sync_blk[5]);
    assign proc_269_data_FIFO_blk[6] = 1'b0;
    assign proc_269_data_PIPO_blk[6] = 1'b0;
    assign proc_269_start_FIFO_blk[6] = 1'b0;
    assign proc_269_TLF_FIFO_blk[6] = 1'b0;
    assign proc_269_input_sync_blk[6] = 1'b0;
    assign proc_269_output_sync_blk[6] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[6] = dl_detect_out ? proc_dep_vld_vec_269_reg[6] : (proc_269_data_FIFO_blk[6] | proc_269_data_PIPO_blk[6] | proc_269_start_FIFO_blk[6] | proc_269_TLF_FIFO_blk[6] | proc_269_input_sync_blk[6] | proc_269_output_sync_blk[6]);
    assign proc_269_data_FIFO_blk[7] = 1'b0;
    assign proc_269_data_PIPO_blk[7] = 1'b0;
    assign proc_269_start_FIFO_blk[7] = 1'b0;
    assign proc_269_TLF_FIFO_blk[7] = 1'b0;
    assign proc_269_input_sync_blk[7] = 1'b0;
    assign proc_269_output_sync_blk[7] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[7] = dl_detect_out ? proc_dep_vld_vec_269_reg[7] : (proc_269_data_FIFO_blk[7] | proc_269_data_PIPO_blk[7] | proc_269_start_FIFO_blk[7] | proc_269_TLF_FIFO_blk[7] | proc_269_input_sync_blk[7] | proc_269_output_sync_blk[7]);
    assign proc_269_data_FIFO_blk[8] = 1'b0;
    assign proc_269_data_PIPO_blk[8] = 1'b0;
    assign proc_269_start_FIFO_blk[8] = 1'b0;
    assign proc_269_TLF_FIFO_blk[8] = 1'b0;
    assign proc_269_input_sync_blk[8] = 1'b0;
    assign proc_269_output_sync_blk[8] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[8] = dl_detect_out ? proc_dep_vld_vec_269_reg[8] : (proc_269_data_FIFO_blk[8] | proc_269_data_PIPO_blk[8] | proc_269_start_FIFO_blk[8] | proc_269_TLF_FIFO_blk[8] | proc_269_input_sync_blk[8] | proc_269_output_sync_blk[8]);
    assign proc_269_data_FIFO_blk[9] = 1'b0;
    assign proc_269_data_PIPO_blk[9] = 1'b0;
    assign proc_269_start_FIFO_blk[9] = 1'b0;
    assign proc_269_TLF_FIFO_blk[9] = 1'b0;
    assign proc_269_input_sync_blk[9] = 1'b0;
    assign proc_269_output_sync_blk[9] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[9] = dl_detect_out ? proc_dep_vld_vec_269_reg[9] : (proc_269_data_FIFO_blk[9] | proc_269_data_PIPO_blk[9] | proc_269_start_FIFO_blk[9] | proc_269_TLF_FIFO_blk[9] | proc_269_input_sync_blk[9] | proc_269_output_sync_blk[9]);
    assign proc_269_data_FIFO_blk[10] = 1'b0;
    assign proc_269_data_PIPO_blk[10] = 1'b0;
    assign proc_269_start_FIFO_blk[10] = 1'b0;
    assign proc_269_TLF_FIFO_blk[10] = 1'b0;
    assign proc_269_input_sync_blk[10] = 1'b0;
    assign proc_269_output_sync_blk[10] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[10] = dl_detect_out ? proc_dep_vld_vec_269_reg[10] : (proc_269_data_FIFO_blk[10] | proc_269_data_PIPO_blk[10] | proc_269_start_FIFO_blk[10] | proc_269_TLF_FIFO_blk[10] | proc_269_input_sync_blk[10] | proc_269_output_sync_blk[10]);
    assign proc_269_data_FIFO_blk[11] = 1'b0;
    assign proc_269_data_PIPO_blk[11] = 1'b0;
    assign proc_269_start_FIFO_blk[11] = 1'b0;
    assign proc_269_TLF_FIFO_blk[11] = 1'b0;
    assign proc_269_input_sync_blk[11] = 1'b0;
    assign proc_269_output_sync_blk[11] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[11] = dl_detect_out ? proc_dep_vld_vec_269_reg[11] : (proc_269_data_FIFO_blk[11] | proc_269_data_PIPO_blk[11] | proc_269_start_FIFO_blk[11] | proc_269_TLF_FIFO_blk[11] | proc_269_input_sync_blk[11] | proc_269_output_sync_blk[11]);
    assign proc_269_data_FIFO_blk[12] = 1'b0;
    assign proc_269_data_PIPO_blk[12] = 1'b0;
    assign proc_269_start_FIFO_blk[12] = 1'b0;
    assign proc_269_TLF_FIFO_blk[12] = 1'b0;
    assign proc_269_input_sync_blk[12] = 1'b0;
    assign proc_269_output_sync_blk[12] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[12] = dl_detect_out ? proc_dep_vld_vec_269_reg[12] : (proc_269_data_FIFO_blk[12] | proc_269_data_PIPO_blk[12] | proc_269_start_FIFO_blk[12] | proc_269_TLF_FIFO_blk[12] | proc_269_input_sync_blk[12] | proc_269_output_sync_blk[12]);
    assign proc_269_data_FIFO_blk[13] = 1'b0;
    assign proc_269_data_PIPO_blk[13] = 1'b0;
    assign proc_269_start_FIFO_blk[13] = 1'b0;
    assign proc_269_TLF_FIFO_blk[13] = 1'b0;
    assign proc_269_input_sync_blk[13] = 1'b0;
    assign proc_269_output_sync_blk[13] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[13] = dl_detect_out ? proc_dep_vld_vec_269_reg[13] : (proc_269_data_FIFO_blk[13] | proc_269_data_PIPO_blk[13] | proc_269_start_FIFO_blk[13] | proc_269_TLF_FIFO_blk[13] | proc_269_input_sync_blk[13] | proc_269_output_sync_blk[13]);
    assign proc_269_data_FIFO_blk[14] = 1'b0;
    assign proc_269_data_PIPO_blk[14] = 1'b0;
    assign proc_269_start_FIFO_blk[14] = 1'b0;
    assign proc_269_TLF_FIFO_blk[14] = 1'b0;
    assign proc_269_input_sync_blk[14] = 1'b0;
    assign proc_269_output_sync_blk[14] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[14] = dl_detect_out ? proc_dep_vld_vec_269_reg[14] : (proc_269_data_FIFO_blk[14] | proc_269_data_PIPO_blk[14] | proc_269_start_FIFO_blk[14] | proc_269_TLF_FIFO_blk[14] | proc_269_input_sync_blk[14] | proc_269_output_sync_blk[14]);
    assign proc_269_data_FIFO_blk[15] = 1'b0;
    assign proc_269_data_PIPO_blk[15] = 1'b0;
    assign proc_269_start_FIFO_blk[15] = 1'b0;
    assign proc_269_TLF_FIFO_blk[15] = 1'b0;
    assign proc_269_input_sync_blk[15] = 1'b0;
    assign proc_269_output_sync_blk[15] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[15] = dl_detect_out ? proc_dep_vld_vec_269_reg[15] : (proc_269_data_FIFO_blk[15] | proc_269_data_PIPO_blk[15] | proc_269_start_FIFO_blk[15] | proc_269_TLF_FIFO_blk[15] | proc_269_input_sync_blk[15] | proc_269_output_sync_blk[15]);
    assign proc_269_data_FIFO_blk[16] = 1'b0;
    assign proc_269_data_PIPO_blk[16] = 1'b0;
    assign proc_269_start_FIFO_blk[16] = 1'b0;
    assign proc_269_TLF_FIFO_blk[16] = 1'b0;
    assign proc_269_input_sync_blk[16] = 1'b0;
    assign proc_269_output_sync_blk[16] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_269[16] = dl_detect_out ? proc_dep_vld_vec_269_reg[16] : (proc_269_data_FIFO_blk[16] | proc_269_data_PIPO_blk[16] | proc_269_start_FIFO_blk[16] | proc_269_TLF_FIFO_blk[16] | proc_269_input_sync_blk[16] | proc_269_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_269_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_269_reg <= proc_dep_vld_vec_269;
        end
    end
    assign in_chan_dep_vld_vec_269[0] = dep_chan_vld_261_269;
    assign in_chan_dep_data_vec_269[351 : 0] = dep_chan_data_261_269;
    assign token_in_vec_269[0] = token_261_269;
    assign in_chan_dep_vld_vec_269[1] = dep_chan_vld_262_269;
    assign in_chan_dep_data_vec_269[703 : 352] = dep_chan_data_262_269;
    assign token_in_vec_269[1] = token_262_269;
    assign in_chan_dep_vld_vec_269[2] = dep_chan_vld_263_269;
    assign in_chan_dep_data_vec_269[1055 : 704] = dep_chan_data_263_269;
    assign token_in_vec_269[2] = token_263_269;
    assign in_chan_dep_vld_vec_269[3] = dep_chan_vld_264_269;
    assign in_chan_dep_data_vec_269[1407 : 1056] = dep_chan_data_264_269;
    assign token_in_vec_269[3] = token_264_269;
    assign in_chan_dep_vld_vec_269[4] = dep_chan_vld_265_269;
    assign in_chan_dep_data_vec_269[1759 : 1408] = dep_chan_data_265_269;
    assign token_in_vec_269[4] = token_265_269;
    assign in_chan_dep_vld_vec_269[5] = dep_chan_vld_266_269;
    assign in_chan_dep_data_vec_269[2111 : 1760] = dep_chan_data_266_269;
    assign token_in_vec_269[5] = token_266_269;
    assign in_chan_dep_vld_vec_269[6] = dep_chan_vld_267_269;
    assign in_chan_dep_data_vec_269[2463 : 2112] = dep_chan_data_267_269;
    assign token_in_vec_269[6] = token_267_269;
    assign in_chan_dep_vld_vec_269[7] = dep_chan_vld_268_269;
    assign in_chan_dep_data_vec_269[2815 : 2464] = dep_chan_data_268_269;
    assign token_in_vec_269[7] = token_268_269;
    assign in_chan_dep_vld_vec_269[8] = dep_chan_vld_270_269;
    assign in_chan_dep_data_vec_269[3167 : 2816] = dep_chan_data_270_269;
    assign token_in_vec_269[8] = token_270_269;
    assign in_chan_dep_vld_vec_269[9] = dep_chan_vld_271_269;
    assign in_chan_dep_data_vec_269[3519 : 3168] = dep_chan_data_271_269;
    assign token_in_vec_269[9] = token_271_269;
    assign in_chan_dep_vld_vec_269[10] = dep_chan_vld_272_269;
    assign in_chan_dep_data_vec_269[3871 : 3520] = dep_chan_data_272_269;
    assign token_in_vec_269[10] = token_272_269;
    assign in_chan_dep_vld_vec_269[11] = dep_chan_vld_273_269;
    assign in_chan_dep_data_vec_269[4223 : 3872] = dep_chan_data_273_269;
    assign token_in_vec_269[11] = token_273_269;
    assign in_chan_dep_vld_vec_269[12] = dep_chan_vld_274_269;
    assign in_chan_dep_data_vec_269[4575 : 4224] = dep_chan_data_274_269;
    assign token_in_vec_269[12] = token_274_269;
    assign in_chan_dep_vld_vec_269[13] = dep_chan_vld_275_269;
    assign in_chan_dep_data_vec_269[4927 : 4576] = dep_chan_data_275_269;
    assign token_in_vec_269[13] = token_275_269;
    assign in_chan_dep_vld_vec_269[14] = dep_chan_vld_276_269;
    assign in_chan_dep_data_vec_269[5279 : 4928] = dep_chan_data_276_269;
    assign token_in_vec_269[14] = token_276_269;
    assign in_chan_dep_vld_vec_269[15] = dep_chan_vld_277_269;
    assign in_chan_dep_data_vec_269[5631 : 5280] = dep_chan_data_277_269;
    assign token_in_vec_269[15] = token_277_269;
    assign in_chan_dep_vld_vec_269[16] = dep_chan_vld_351_269;
    assign in_chan_dep_data_vec_269[5983 : 5632] = dep_chan_data_351_269;
    assign token_in_vec_269[16] = token_351_269;
    assign dep_chan_vld_269_261 = out_chan_dep_vld_vec_269[0];
    assign dep_chan_data_269_261 = out_chan_dep_data_269;
    assign token_269_261 = token_out_vec_269[0];
    assign dep_chan_vld_269_262 = out_chan_dep_vld_vec_269[1];
    assign dep_chan_data_269_262 = out_chan_dep_data_269;
    assign token_269_262 = token_out_vec_269[1];
    assign dep_chan_vld_269_263 = out_chan_dep_vld_vec_269[2];
    assign dep_chan_data_269_263 = out_chan_dep_data_269;
    assign token_269_263 = token_out_vec_269[2];
    assign dep_chan_vld_269_264 = out_chan_dep_vld_vec_269[3];
    assign dep_chan_data_269_264 = out_chan_dep_data_269;
    assign token_269_264 = token_out_vec_269[3];
    assign dep_chan_vld_269_265 = out_chan_dep_vld_vec_269[4];
    assign dep_chan_data_269_265 = out_chan_dep_data_269;
    assign token_269_265 = token_out_vec_269[4];
    assign dep_chan_vld_269_266 = out_chan_dep_vld_vec_269[5];
    assign dep_chan_data_269_266 = out_chan_dep_data_269;
    assign token_269_266 = token_out_vec_269[5];
    assign dep_chan_vld_269_267 = out_chan_dep_vld_vec_269[6];
    assign dep_chan_data_269_267 = out_chan_dep_data_269;
    assign token_269_267 = token_out_vec_269[6];
    assign dep_chan_vld_269_268 = out_chan_dep_vld_vec_269[7];
    assign dep_chan_data_269_268 = out_chan_dep_data_269;
    assign token_269_268 = token_out_vec_269[7];
    assign dep_chan_vld_269_270 = out_chan_dep_vld_vec_269[8];
    assign dep_chan_data_269_270 = out_chan_dep_data_269;
    assign token_269_270 = token_out_vec_269[8];
    assign dep_chan_vld_269_271 = out_chan_dep_vld_vec_269[9];
    assign dep_chan_data_269_271 = out_chan_dep_data_269;
    assign token_269_271 = token_out_vec_269[9];
    assign dep_chan_vld_269_272 = out_chan_dep_vld_vec_269[10];
    assign dep_chan_data_269_272 = out_chan_dep_data_269;
    assign token_269_272 = token_out_vec_269[10];
    assign dep_chan_vld_269_273 = out_chan_dep_vld_vec_269[11];
    assign dep_chan_data_269_273 = out_chan_dep_data_269;
    assign token_269_273 = token_out_vec_269[11];
    assign dep_chan_vld_269_274 = out_chan_dep_vld_vec_269[12];
    assign dep_chan_data_269_274 = out_chan_dep_data_269;
    assign token_269_274 = token_out_vec_269[12];
    assign dep_chan_vld_269_275 = out_chan_dep_vld_vec_269[13];
    assign dep_chan_data_269_275 = out_chan_dep_data_269;
    assign token_269_275 = token_out_vec_269[13];
    assign dep_chan_vld_269_276 = out_chan_dep_vld_vec_269[14];
    assign dep_chan_data_269_276 = out_chan_dep_data_269;
    assign token_269_276 = token_out_vec_269[14];
    assign dep_chan_vld_269_277 = out_chan_dep_vld_vec_269[15];
    assign dep_chan_data_269_277 = out_chan_dep_data_269;
    assign token_269_277 = token_out_vec_269[15];
    assign dep_chan_vld_269_351 = out_chan_dep_vld_vec_269[16];
    assign dep_chan_data_269_351 = out_chan_dep_data_269;
    assign token_269_351 = token_out_vec_269[16];

    // Process: grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 270, 17, 17) top_hls_deadlock_detect_unit_270 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_270),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_270),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_270),
        .token_in_vec(token_in_vec_270),
        .dl_detect_in(dl_detect_out),
        .origin(origin[270]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_270),
        .out_chan_dep_data(out_chan_dep_data_270),
        .token_out_vec(token_out_vec_270),
        .dl_detect_out(dl_in_vec[270]));

    assign proc_270_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.fifo_B_PE_8_0_x1100_blk_n);
    assign proc_270_data_PIPO_blk[0] = 1'b0;
    assign proc_270_start_FIFO_blk[0] = 1'b0;
    assign proc_270_TLF_FIFO_blk[0] = 1'b0;
    assign proc_270_input_sync_blk[0] = 1'b0;
    assign proc_270_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_270[0] = dl_detect_out ? proc_dep_vld_vec_270_reg[0] : (proc_270_data_FIFO_blk[0] | proc_270_data_PIPO_blk[0] | proc_270_start_FIFO_blk[0] | proc_270_TLF_FIFO_blk[0] | proc_270_input_sync_blk[0] | proc_270_output_sync_blk[0]);
    assign proc_270_data_FIFO_blk[1] = 1'b0;
    assign proc_270_data_PIPO_blk[1] = 1'b0;
    assign proc_270_start_FIFO_blk[1] = 1'b0;
    assign proc_270_TLF_FIFO_blk[1] = 1'b0;
    assign proc_270_input_sync_blk[1] = 1'b0;
    assign proc_270_output_sync_blk[1] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[1] = dl_detect_out ? proc_dep_vld_vec_270_reg[1] : (proc_270_data_FIFO_blk[1] | proc_270_data_PIPO_blk[1] | proc_270_start_FIFO_blk[1] | proc_270_TLF_FIFO_blk[1] | proc_270_input_sync_blk[1] | proc_270_output_sync_blk[1]);
    assign proc_270_data_FIFO_blk[2] = 1'b0;
    assign proc_270_data_PIPO_blk[2] = 1'b0;
    assign proc_270_start_FIFO_blk[2] = 1'b0;
    assign proc_270_TLF_FIFO_blk[2] = 1'b0;
    assign proc_270_input_sync_blk[2] = 1'b0;
    assign proc_270_output_sync_blk[2] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[2] = dl_detect_out ? proc_dep_vld_vec_270_reg[2] : (proc_270_data_FIFO_blk[2] | proc_270_data_PIPO_blk[2] | proc_270_start_FIFO_blk[2] | proc_270_TLF_FIFO_blk[2] | proc_270_input_sync_blk[2] | proc_270_output_sync_blk[2]);
    assign proc_270_data_FIFO_blk[3] = 1'b0;
    assign proc_270_data_PIPO_blk[3] = 1'b0;
    assign proc_270_start_FIFO_blk[3] = 1'b0;
    assign proc_270_TLF_FIFO_blk[3] = 1'b0;
    assign proc_270_input_sync_blk[3] = 1'b0;
    assign proc_270_output_sync_blk[3] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[3] = dl_detect_out ? proc_dep_vld_vec_270_reg[3] : (proc_270_data_FIFO_blk[3] | proc_270_data_PIPO_blk[3] | proc_270_start_FIFO_blk[3] | proc_270_TLF_FIFO_blk[3] | proc_270_input_sync_blk[3] | proc_270_output_sync_blk[3]);
    assign proc_270_data_FIFO_blk[4] = 1'b0;
    assign proc_270_data_PIPO_blk[4] = 1'b0;
    assign proc_270_start_FIFO_blk[4] = 1'b0;
    assign proc_270_TLF_FIFO_blk[4] = 1'b0;
    assign proc_270_input_sync_blk[4] = 1'b0;
    assign proc_270_output_sync_blk[4] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[4] = dl_detect_out ? proc_dep_vld_vec_270_reg[4] : (proc_270_data_FIFO_blk[4] | proc_270_data_PIPO_blk[4] | proc_270_start_FIFO_blk[4] | proc_270_TLF_FIFO_blk[4] | proc_270_input_sync_blk[4] | proc_270_output_sync_blk[4]);
    assign proc_270_data_FIFO_blk[5] = 1'b0;
    assign proc_270_data_PIPO_blk[5] = 1'b0;
    assign proc_270_start_FIFO_blk[5] = 1'b0;
    assign proc_270_TLF_FIFO_blk[5] = 1'b0;
    assign proc_270_input_sync_blk[5] = 1'b0;
    assign proc_270_output_sync_blk[5] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[5] = dl_detect_out ? proc_dep_vld_vec_270_reg[5] : (proc_270_data_FIFO_blk[5] | proc_270_data_PIPO_blk[5] | proc_270_start_FIFO_blk[5] | proc_270_TLF_FIFO_blk[5] | proc_270_input_sync_blk[5] | proc_270_output_sync_blk[5]);
    assign proc_270_data_FIFO_blk[6] = 1'b0;
    assign proc_270_data_PIPO_blk[6] = 1'b0;
    assign proc_270_start_FIFO_blk[6] = 1'b0;
    assign proc_270_TLF_FIFO_blk[6] = 1'b0;
    assign proc_270_input_sync_blk[6] = 1'b0;
    assign proc_270_output_sync_blk[6] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[6] = dl_detect_out ? proc_dep_vld_vec_270_reg[6] : (proc_270_data_FIFO_blk[6] | proc_270_data_PIPO_blk[6] | proc_270_start_FIFO_blk[6] | proc_270_TLF_FIFO_blk[6] | proc_270_input_sync_blk[6] | proc_270_output_sync_blk[6]);
    assign proc_270_data_FIFO_blk[7] = 1'b0;
    assign proc_270_data_PIPO_blk[7] = 1'b0;
    assign proc_270_start_FIFO_blk[7] = 1'b0;
    assign proc_270_TLF_FIFO_blk[7] = 1'b0;
    assign proc_270_input_sync_blk[7] = 1'b0;
    assign proc_270_output_sync_blk[7] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[7] = dl_detect_out ? proc_dep_vld_vec_270_reg[7] : (proc_270_data_FIFO_blk[7] | proc_270_data_PIPO_blk[7] | proc_270_start_FIFO_blk[7] | proc_270_TLF_FIFO_blk[7] | proc_270_input_sync_blk[7] | proc_270_output_sync_blk[7]);
    assign proc_270_data_FIFO_blk[8] = 1'b0;
    assign proc_270_data_PIPO_blk[8] = 1'b0;
    assign proc_270_start_FIFO_blk[8] = 1'b0;
    assign proc_270_TLF_FIFO_blk[8] = 1'b0;
    assign proc_270_input_sync_blk[8] = 1'b0;
    assign proc_270_output_sync_blk[8] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[8] = dl_detect_out ? proc_dep_vld_vec_270_reg[8] : (proc_270_data_FIFO_blk[8] | proc_270_data_PIPO_blk[8] | proc_270_start_FIFO_blk[8] | proc_270_TLF_FIFO_blk[8] | proc_270_input_sync_blk[8] | proc_270_output_sync_blk[8]);
    assign proc_270_data_FIFO_blk[9] = 1'b0;
    assign proc_270_data_PIPO_blk[9] = 1'b0;
    assign proc_270_start_FIFO_blk[9] = 1'b0;
    assign proc_270_TLF_FIFO_blk[9] = 1'b0;
    assign proc_270_input_sync_blk[9] = 1'b0;
    assign proc_270_output_sync_blk[9] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[9] = dl_detect_out ? proc_dep_vld_vec_270_reg[9] : (proc_270_data_FIFO_blk[9] | proc_270_data_PIPO_blk[9] | proc_270_start_FIFO_blk[9] | proc_270_TLF_FIFO_blk[9] | proc_270_input_sync_blk[9] | proc_270_output_sync_blk[9]);
    assign proc_270_data_FIFO_blk[10] = 1'b0;
    assign proc_270_data_PIPO_blk[10] = 1'b0;
    assign proc_270_start_FIFO_blk[10] = 1'b0;
    assign proc_270_TLF_FIFO_blk[10] = 1'b0;
    assign proc_270_input_sync_blk[10] = 1'b0;
    assign proc_270_output_sync_blk[10] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[10] = dl_detect_out ? proc_dep_vld_vec_270_reg[10] : (proc_270_data_FIFO_blk[10] | proc_270_data_PIPO_blk[10] | proc_270_start_FIFO_blk[10] | proc_270_TLF_FIFO_blk[10] | proc_270_input_sync_blk[10] | proc_270_output_sync_blk[10]);
    assign proc_270_data_FIFO_blk[11] = 1'b0;
    assign proc_270_data_PIPO_blk[11] = 1'b0;
    assign proc_270_start_FIFO_blk[11] = 1'b0;
    assign proc_270_TLF_FIFO_blk[11] = 1'b0;
    assign proc_270_input_sync_blk[11] = 1'b0;
    assign proc_270_output_sync_blk[11] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[11] = dl_detect_out ? proc_dep_vld_vec_270_reg[11] : (proc_270_data_FIFO_blk[11] | proc_270_data_PIPO_blk[11] | proc_270_start_FIFO_blk[11] | proc_270_TLF_FIFO_blk[11] | proc_270_input_sync_blk[11] | proc_270_output_sync_blk[11]);
    assign proc_270_data_FIFO_blk[12] = 1'b0;
    assign proc_270_data_PIPO_blk[12] = 1'b0;
    assign proc_270_start_FIFO_blk[12] = 1'b0;
    assign proc_270_TLF_FIFO_blk[12] = 1'b0;
    assign proc_270_input_sync_blk[12] = 1'b0;
    assign proc_270_output_sync_blk[12] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[12] = dl_detect_out ? proc_dep_vld_vec_270_reg[12] : (proc_270_data_FIFO_blk[12] | proc_270_data_PIPO_blk[12] | proc_270_start_FIFO_blk[12] | proc_270_TLF_FIFO_blk[12] | proc_270_input_sync_blk[12] | proc_270_output_sync_blk[12]);
    assign proc_270_data_FIFO_blk[13] = 1'b0;
    assign proc_270_data_PIPO_blk[13] = 1'b0;
    assign proc_270_start_FIFO_blk[13] = 1'b0;
    assign proc_270_TLF_FIFO_blk[13] = 1'b0;
    assign proc_270_input_sync_blk[13] = 1'b0;
    assign proc_270_output_sync_blk[13] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[13] = dl_detect_out ? proc_dep_vld_vec_270_reg[13] : (proc_270_data_FIFO_blk[13] | proc_270_data_PIPO_blk[13] | proc_270_start_FIFO_blk[13] | proc_270_TLF_FIFO_blk[13] | proc_270_input_sync_blk[13] | proc_270_output_sync_blk[13]);
    assign proc_270_data_FIFO_blk[14] = 1'b0;
    assign proc_270_data_PIPO_blk[14] = 1'b0;
    assign proc_270_start_FIFO_blk[14] = 1'b0;
    assign proc_270_TLF_FIFO_blk[14] = 1'b0;
    assign proc_270_input_sync_blk[14] = 1'b0;
    assign proc_270_output_sync_blk[14] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[14] = dl_detect_out ? proc_dep_vld_vec_270_reg[14] : (proc_270_data_FIFO_blk[14] | proc_270_data_PIPO_blk[14] | proc_270_start_FIFO_blk[14] | proc_270_TLF_FIFO_blk[14] | proc_270_input_sync_blk[14] | proc_270_output_sync_blk[14]);
    assign proc_270_data_FIFO_blk[15] = 1'b0;
    assign proc_270_data_PIPO_blk[15] = 1'b0;
    assign proc_270_start_FIFO_blk[15] = 1'b0;
    assign proc_270_TLF_FIFO_blk[15] = 1'b0;
    assign proc_270_input_sync_blk[15] = 1'b0;
    assign proc_270_output_sync_blk[15] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[15] = dl_detect_out ? proc_dep_vld_vec_270_reg[15] : (proc_270_data_FIFO_blk[15] | proc_270_data_PIPO_blk[15] | proc_270_start_FIFO_blk[15] | proc_270_TLF_FIFO_blk[15] | proc_270_input_sync_blk[15] | proc_270_output_sync_blk[15]);
    assign proc_270_data_FIFO_blk[16] = 1'b0;
    assign proc_270_data_PIPO_blk[16] = 1'b0;
    assign proc_270_start_FIFO_blk[16] = 1'b0;
    assign proc_270_TLF_FIFO_blk[16] = 1'b0;
    assign proc_270_input_sync_blk[16] = 1'b0;
    assign proc_270_output_sync_blk[16] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_270[16] = dl_detect_out ? proc_dep_vld_vec_270_reg[16] : (proc_270_data_FIFO_blk[16] | proc_270_data_PIPO_blk[16] | proc_270_start_FIFO_blk[16] | proc_270_TLF_FIFO_blk[16] | proc_270_input_sync_blk[16] | proc_270_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_270_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_270_reg <= proc_dep_vld_vec_270;
        end
    end
    assign in_chan_dep_vld_vec_270[0] = dep_chan_vld_254_270;
    assign in_chan_dep_data_vec_270[351 : 0] = dep_chan_data_254_270;
    assign token_in_vec_270[0] = token_254_270;
    assign in_chan_dep_vld_vec_270[1] = dep_chan_vld_262_270;
    assign in_chan_dep_data_vec_270[703 : 352] = dep_chan_data_262_270;
    assign token_in_vec_270[1] = token_262_270;
    assign in_chan_dep_vld_vec_270[2] = dep_chan_vld_263_270;
    assign in_chan_dep_data_vec_270[1055 : 704] = dep_chan_data_263_270;
    assign token_in_vec_270[2] = token_263_270;
    assign in_chan_dep_vld_vec_270[3] = dep_chan_vld_264_270;
    assign in_chan_dep_data_vec_270[1407 : 1056] = dep_chan_data_264_270;
    assign token_in_vec_270[3] = token_264_270;
    assign in_chan_dep_vld_vec_270[4] = dep_chan_vld_265_270;
    assign in_chan_dep_data_vec_270[1759 : 1408] = dep_chan_data_265_270;
    assign token_in_vec_270[4] = token_265_270;
    assign in_chan_dep_vld_vec_270[5] = dep_chan_vld_266_270;
    assign in_chan_dep_data_vec_270[2111 : 1760] = dep_chan_data_266_270;
    assign token_in_vec_270[5] = token_266_270;
    assign in_chan_dep_vld_vec_270[6] = dep_chan_vld_267_270;
    assign in_chan_dep_data_vec_270[2463 : 2112] = dep_chan_data_267_270;
    assign token_in_vec_270[6] = token_267_270;
    assign in_chan_dep_vld_vec_270[7] = dep_chan_vld_268_270;
    assign in_chan_dep_data_vec_270[2815 : 2464] = dep_chan_data_268_270;
    assign token_in_vec_270[7] = token_268_270;
    assign in_chan_dep_vld_vec_270[8] = dep_chan_vld_269_270;
    assign in_chan_dep_data_vec_270[3167 : 2816] = dep_chan_data_269_270;
    assign token_in_vec_270[8] = token_269_270;
    assign in_chan_dep_vld_vec_270[9] = dep_chan_vld_271_270;
    assign in_chan_dep_data_vec_270[3519 : 3168] = dep_chan_data_271_270;
    assign token_in_vec_270[9] = token_271_270;
    assign in_chan_dep_vld_vec_270[10] = dep_chan_vld_272_270;
    assign in_chan_dep_data_vec_270[3871 : 3520] = dep_chan_data_272_270;
    assign token_in_vec_270[10] = token_272_270;
    assign in_chan_dep_vld_vec_270[11] = dep_chan_vld_273_270;
    assign in_chan_dep_data_vec_270[4223 : 3872] = dep_chan_data_273_270;
    assign token_in_vec_270[11] = token_273_270;
    assign in_chan_dep_vld_vec_270[12] = dep_chan_vld_274_270;
    assign in_chan_dep_data_vec_270[4575 : 4224] = dep_chan_data_274_270;
    assign token_in_vec_270[12] = token_274_270;
    assign in_chan_dep_vld_vec_270[13] = dep_chan_vld_275_270;
    assign in_chan_dep_data_vec_270[4927 : 4576] = dep_chan_data_275_270;
    assign token_in_vec_270[13] = token_275_270;
    assign in_chan_dep_vld_vec_270[14] = dep_chan_vld_276_270;
    assign in_chan_dep_data_vec_270[5279 : 4928] = dep_chan_data_276_270;
    assign token_in_vec_270[14] = token_276_270;
    assign in_chan_dep_vld_vec_270[15] = dep_chan_vld_277_270;
    assign in_chan_dep_data_vec_270[5631 : 5280] = dep_chan_data_277_270;
    assign token_in_vec_270[15] = token_277_270;
    assign in_chan_dep_vld_vec_270[16] = dep_chan_vld_351_270;
    assign in_chan_dep_data_vec_270[5983 : 5632] = dep_chan_data_351_270;
    assign token_in_vec_270[16] = token_351_270;
    assign dep_chan_vld_270_254 = out_chan_dep_vld_vec_270[0];
    assign dep_chan_data_270_254 = out_chan_dep_data_270;
    assign token_270_254 = token_out_vec_270[0];
    assign dep_chan_vld_270_262 = out_chan_dep_vld_vec_270[1];
    assign dep_chan_data_270_262 = out_chan_dep_data_270;
    assign token_270_262 = token_out_vec_270[1];
    assign dep_chan_vld_270_263 = out_chan_dep_vld_vec_270[2];
    assign dep_chan_data_270_263 = out_chan_dep_data_270;
    assign token_270_263 = token_out_vec_270[2];
    assign dep_chan_vld_270_264 = out_chan_dep_vld_vec_270[3];
    assign dep_chan_data_270_264 = out_chan_dep_data_270;
    assign token_270_264 = token_out_vec_270[3];
    assign dep_chan_vld_270_265 = out_chan_dep_vld_vec_270[4];
    assign dep_chan_data_270_265 = out_chan_dep_data_270;
    assign token_270_265 = token_out_vec_270[4];
    assign dep_chan_vld_270_266 = out_chan_dep_vld_vec_270[5];
    assign dep_chan_data_270_266 = out_chan_dep_data_270;
    assign token_270_266 = token_out_vec_270[5];
    assign dep_chan_vld_270_267 = out_chan_dep_vld_vec_270[6];
    assign dep_chan_data_270_267 = out_chan_dep_data_270;
    assign token_270_267 = token_out_vec_270[6];
    assign dep_chan_vld_270_268 = out_chan_dep_vld_vec_270[7];
    assign dep_chan_data_270_268 = out_chan_dep_data_270;
    assign token_270_268 = token_out_vec_270[7];
    assign dep_chan_vld_270_269 = out_chan_dep_vld_vec_270[8];
    assign dep_chan_data_270_269 = out_chan_dep_data_270;
    assign token_270_269 = token_out_vec_270[8];
    assign dep_chan_vld_270_271 = out_chan_dep_vld_vec_270[9];
    assign dep_chan_data_270_271 = out_chan_dep_data_270;
    assign token_270_271 = token_out_vec_270[9];
    assign dep_chan_vld_270_272 = out_chan_dep_vld_vec_270[10];
    assign dep_chan_data_270_272 = out_chan_dep_data_270;
    assign token_270_272 = token_out_vec_270[10];
    assign dep_chan_vld_270_273 = out_chan_dep_vld_vec_270[11];
    assign dep_chan_data_270_273 = out_chan_dep_data_270;
    assign token_270_273 = token_out_vec_270[11];
    assign dep_chan_vld_270_274 = out_chan_dep_vld_vec_270[12];
    assign dep_chan_data_270_274 = out_chan_dep_data_270;
    assign token_270_274 = token_out_vec_270[12];
    assign dep_chan_vld_270_275 = out_chan_dep_vld_vec_270[13];
    assign dep_chan_data_270_275 = out_chan_dep_data_270;
    assign token_270_275 = token_out_vec_270[13];
    assign dep_chan_vld_270_276 = out_chan_dep_vld_vec_270[14];
    assign dep_chan_data_270_276 = out_chan_dep_data_270;
    assign token_270_276 = token_out_vec_270[14];
    assign dep_chan_vld_270_277 = out_chan_dep_vld_vec_270[15];
    assign dep_chan_data_270_277 = out_chan_dep_data_270;
    assign token_270_277 = token_out_vec_270[15];
    assign dep_chan_vld_270_351 = out_chan_dep_vld_vec_270[16];
    assign dep_chan_data_270_351 = out_chan_dep_data_270;
    assign token_270_351 = token_out_vec_270[16];

    // Process: grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 271, 17, 17) top_hls_deadlock_detect_unit_271 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_271),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_271),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_271),
        .token_in_vec(token_in_vec_271),
        .dl_detect_in(dl_detect_out),
        .origin(origin[271]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_271),
        .out_chan_dep_data(out_chan_dep_data_271),
        .token_out_vec(token_out_vec_271),
        .dl_detect_out(dl_in_vec[271]));

    assign proc_271_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.fifo_B_PE_8_1_x1109_blk_n);
    assign proc_271_data_PIPO_blk[0] = 1'b0;
    assign proc_271_start_FIFO_blk[0] = 1'b0;
    assign proc_271_TLF_FIFO_blk[0] = 1'b0;
    assign proc_271_input_sync_blk[0] = 1'b0;
    assign proc_271_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_271[0] = dl_detect_out ? proc_dep_vld_vec_271_reg[0] : (proc_271_data_FIFO_blk[0] | proc_271_data_PIPO_blk[0] | proc_271_start_FIFO_blk[0] | proc_271_TLF_FIFO_blk[0] | proc_271_input_sync_blk[0] | proc_271_output_sync_blk[0]);
    assign proc_271_data_FIFO_blk[1] = 1'b0;
    assign proc_271_data_PIPO_blk[1] = 1'b0;
    assign proc_271_start_FIFO_blk[1] = 1'b0;
    assign proc_271_TLF_FIFO_blk[1] = 1'b0;
    assign proc_271_input_sync_blk[1] = 1'b0;
    assign proc_271_output_sync_blk[1] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[1] = dl_detect_out ? proc_dep_vld_vec_271_reg[1] : (proc_271_data_FIFO_blk[1] | proc_271_data_PIPO_blk[1] | proc_271_start_FIFO_blk[1] | proc_271_TLF_FIFO_blk[1] | proc_271_input_sync_blk[1] | proc_271_output_sync_blk[1]);
    assign proc_271_data_FIFO_blk[2] = 1'b0;
    assign proc_271_data_PIPO_blk[2] = 1'b0;
    assign proc_271_start_FIFO_blk[2] = 1'b0;
    assign proc_271_TLF_FIFO_blk[2] = 1'b0;
    assign proc_271_input_sync_blk[2] = 1'b0;
    assign proc_271_output_sync_blk[2] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[2] = dl_detect_out ? proc_dep_vld_vec_271_reg[2] : (proc_271_data_FIFO_blk[2] | proc_271_data_PIPO_blk[2] | proc_271_start_FIFO_blk[2] | proc_271_TLF_FIFO_blk[2] | proc_271_input_sync_blk[2] | proc_271_output_sync_blk[2]);
    assign proc_271_data_FIFO_blk[3] = 1'b0;
    assign proc_271_data_PIPO_blk[3] = 1'b0;
    assign proc_271_start_FIFO_blk[3] = 1'b0;
    assign proc_271_TLF_FIFO_blk[3] = 1'b0;
    assign proc_271_input_sync_blk[3] = 1'b0;
    assign proc_271_output_sync_blk[3] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[3] = dl_detect_out ? proc_dep_vld_vec_271_reg[3] : (proc_271_data_FIFO_blk[3] | proc_271_data_PIPO_blk[3] | proc_271_start_FIFO_blk[3] | proc_271_TLF_FIFO_blk[3] | proc_271_input_sync_blk[3] | proc_271_output_sync_blk[3]);
    assign proc_271_data_FIFO_blk[4] = 1'b0;
    assign proc_271_data_PIPO_blk[4] = 1'b0;
    assign proc_271_start_FIFO_blk[4] = 1'b0;
    assign proc_271_TLF_FIFO_blk[4] = 1'b0;
    assign proc_271_input_sync_blk[4] = 1'b0;
    assign proc_271_output_sync_blk[4] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[4] = dl_detect_out ? proc_dep_vld_vec_271_reg[4] : (proc_271_data_FIFO_blk[4] | proc_271_data_PIPO_blk[4] | proc_271_start_FIFO_blk[4] | proc_271_TLF_FIFO_blk[4] | proc_271_input_sync_blk[4] | proc_271_output_sync_blk[4]);
    assign proc_271_data_FIFO_blk[5] = 1'b0;
    assign proc_271_data_PIPO_blk[5] = 1'b0;
    assign proc_271_start_FIFO_blk[5] = 1'b0;
    assign proc_271_TLF_FIFO_blk[5] = 1'b0;
    assign proc_271_input_sync_blk[5] = 1'b0;
    assign proc_271_output_sync_blk[5] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[5] = dl_detect_out ? proc_dep_vld_vec_271_reg[5] : (proc_271_data_FIFO_blk[5] | proc_271_data_PIPO_blk[5] | proc_271_start_FIFO_blk[5] | proc_271_TLF_FIFO_blk[5] | proc_271_input_sync_blk[5] | proc_271_output_sync_blk[5]);
    assign proc_271_data_FIFO_blk[6] = 1'b0;
    assign proc_271_data_PIPO_blk[6] = 1'b0;
    assign proc_271_start_FIFO_blk[6] = 1'b0;
    assign proc_271_TLF_FIFO_blk[6] = 1'b0;
    assign proc_271_input_sync_blk[6] = 1'b0;
    assign proc_271_output_sync_blk[6] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[6] = dl_detect_out ? proc_dep_vld_vec_271_reg[6] : (proc_271_data_FIFO_blk[6] | proc_271_data_PIPO_blk[6] | proc_271_start_FIFO_blk[6] | proc_271_TLF_FIFO_blk[6] | proc_271_input_sync_blk[6] | proc_271_output_sync_blk[6]);
    assign proc_271_data_FIFO_blk[7] = 1'b0;
    assign proc_271_data_PIPO_blk[7] = 1'b0;
    assign proc_271_start_FIFO_blk[7] = 1'b0;
    assign proc_271_TLF_FIFO_blk[7] = 1'b0;
    assign proc_271_input_sync_blk[7] = 1'b0;
    assign proc_271_output_sync_blk[7] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[7] = dl_detect_out ? proc_dep_vld_vec_271_reg[7] : (proc_271_data_FIFO_blk[7] | proc_271_data_PIPO_blk[7] | proc_271_start_FIFO_blk[7] | proc_271_TLF_FIFO_blk[7] | proc_271_input_sync_blk[7] | proc_271_output_sync_blk[7]);
    assign proc_271_data_FIFO_blk[8] = 1'b0;
    assign proc_271_data_PIPO_blk[8] = 1'b0;
    assign proc_271_start_FIFO_blk[8] = 1'b0;
    assign proc_271_TLF_FIFO_blk[8] = 1'b0;
    assign proc_271_input_sync_blk[8] = 1'b0;
    assign proc_271_output_sync_blk[8] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[8] = dl_detect_out ? proc_dep_vld_vec_271_reg[8] : (proc_271_data_FIFO_blk[8] | proc_271_data_PIPO_blk[8] | proc_271_start_FIFO_blk[8] | proc_271_TLF_FIFO_blk[8] | proc_271_input_sync_blk[8] | proc_271_output_sync_blk[8]);
    assign proc_271_data_FIFO_blk[9] = 1'b0;
    assign proc_271_data_PIPO_blk[9] = 1'b0;
    assign proc_271_start_FIFO_blk[9] = 1'b0;
    assign proc_271_TLF_FIFO_blk[9] = 1'b0;
    assign proc_271_input_sync_blk[9] = 1'b0;
    assign proc_271_output_sync_blk[9] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[9] = dl_detect_out ? proc_dep_vld_vec_271_reg[9] : (proc_271_data_FIFO_blk[9] | proc_271_data_PIPO_blk[9] | proc_271_start_FIFO_blk[9] | proc_271_TLF_FIFO_blk[9] | proc_271_input_sync_blk[9] | proc_271_output_sync_blk[9]);
    assign proc_271_data_FIFO_blk[10] = 1'b0;
    assign proc_271_data_PIPO_blk[10] = 1'b0;
    assign proc_271_start_FIFO_blk[10] = 1'b0;
    assign proc_271_TLF_FIFO_blk[10] = 1'b0;
    assign proc_271_input_sync_blk[10] = 1'b0;
    assign proc_271_output_sync_blk[10] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[10] = dl_detect_out ? proc_dep_vld_vec_271_reg[10] : (proc_271_data_FIFO_blk[10] | proc_271_data_PIPO_blk[10] | proc_271_start_FIFO_blk[10] | proc_271_TLF_FIFO_blk[10] | proc_271_input_sync_blk[10] | proc_271_output_sync_blk[10]);
    assign proc_271_data_FIFO_blk[11] = 1'b0;
    assign proc_271_data_PIPO_blk[11] = 1'b0;
    assign proc_271_start_FIFO_blk[11] = 1'b0;
    assign proc_271_TLF_FIFO_blk[11] = 1'b0;
    assign proc_271_input_sync_blk[11] = 1'b0;
    assign proc_271_output_sync_blk[11] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[11] = dl_detect_out ? proc_dep_vld_vec_271_reg[11] : (proc_271_data_FIFO_blk[11] | proc_271_data_PIPO_blk[11] | proc_271_start_FIFO_blk[11] | proc_271_TLF_FIFO_blk[11] | proc_271_input_sync_blk[11] | proc_271_output_sync_blk[11]);
    assign proc_271_data_FIFO_blk[12] = 1'b0;
    assign proc_271_data_PIPO_blk[12] = 1'b0;
    assign proc_271_start_FIFO_blk[12] = 1'b0;
    assign proc_271_TLF_FIFO_blk[12] = 1'b0;
    assign proc_271_input_sync_blk[12] = 1'b0;
    assign proc_271_output_sync_blk[12] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[12] = dl_detect_out ? proc_dep_vld_vec_271_reg[12] : (proc_271_data_FIFO_blk[12] | proc_271_data_PIPO_blk[12] | proc_271_start_FIFO_blk[12] | proc_271_TLF_FIFO_blk[12] | proc_271_input_sync_blk[12] | proc_271_output_sync_blk[12]);
    assign proc_271_data_FIFO_blk[13] = 1'b0;
    assign proc_271_data_PIPO_blk[13] = 1'b0;
    assign proc_271_start_FIFO_blk[13] = 1'b0;
    assign proc_271_TLF_FIFO_blk[13] = 1'b0;
    assign proc_271_input_sync_blk[13] = 1'b0;
    assign proc_271_output_sync_blk[13] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[13] = dl_detect_out ? proc_dep_vld_vec_271_reg[13] : (proc_271_data_FIFO_blk[13] | proc_271_data_PIPO_blk[13] | proc_271_start_FIFO_blk[13] | proc_271_TLF_FIFO_blk[13] | proc_271_input_sync_blk[13] | proc_271_output_sync_blk[13]);
    assign proc_271_data_FIFO_blk[14] = 1'b0;
    assign proc_271_data_PIPO_blk[14] = 1'b0;
    assign proc_271_start_FIFO_blk[14] = 1'b0;
    assign proc_271_TLF_FIFO_blk[14] = 1'b0;
    assign proc_271_input_sync_blk[14] = 1'b0;
    assign proc_271_output_sync_blk[14] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[14] = dl_detect_out ? proc_dep_vld_vec_271_reg[14] : (proc_271_data_FIFO_blk[14] | proc_271_data_PIPO_blk[14] | proc_271_start_FIFO_blk[14] | proc_271_TLF_FIFO_blk[14] | proc_271_input_sync_blk[14] | proc_271_output_sync_blk[14]);
    assign proc_271_data_FIFO_blk[15] = 1'b0;
    assign proc_271_data_PIPO_blk[15] = 1'b0;
    assign proc_271_start_FIFO_blk[15] = 1'b0;
    assign proc_271_TLF_FIFO_blk[15] = 1'b0;
    assign proc_271_input_sync_blk[15] = 1'b0;
    assign proc_271_output_sync_blk[15] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[15] = dl_detect_out ? proc_dep_vld_vec_271_reg[15] : (proc_271_data_FIFO_blk[15] | proc_271_data_PIPO_blk[15] | proc_271_start_FIFO_blk[15] | proc_271_TLF_FIFO_blk[15] | proc_271_input_sync_blk[15] | proc_271_output_sync_blk[15]);
    assign proc_271_data_FIFO_blk[16] = 1'b0;
    assign proc_271_data_PIPO_blk[16] = 1'b0;
    assign proc_271_start_FIFO_blk[16] = 1'b0;
    assign proc_271_TLF_FIFO_blk[16] = 1'b0;
    assign proc_271_input_sync_blk[16] = 1'b0;
    assign proc_271_output_sync_blk[16] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_271[16] = dl_detect_out ? proc_dep_vld_vec_271_reg[16] : (proc_271_data_FIFO_blk[16] | proc_271_data_PIPO_blk[16] | proc_271_start_FIFO_blk[16] | proc_271_TLF_FIFO_blk[16] | proc_271_input_sync_blk[16] | proc_271_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_271_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_271_reg <= proc_dep_vld_vec_271;
        end
    end
    assign in_chan_dep_vld_vec_271[0] = dep_chan_vld_255_271;
    assign in_chan_dep_data_vec_271[351 : 0] = dep_chan_data_255_271;
    assign token_in_vec_271[0] = token_255_271;
    assign in_chan_dep_vld_vec_271[1] = dep_chan_vld_262_271;
    assign in_chan_dep_data_vec_271[703 : 352] = dep_chan_data_262_271;
    assign token_in_vec_271[1] = token_262_271;
    assign in_chan_dep_vld_vec_271[2] = dep_chan_vld_263_271;
    assign in_chan_dep_data_vec_271[1055 : 704] = dep_chan_data_263_271;
    assign token_in_vec_271[2] = token_263_271;
    assign in_chan_dep_vld_vec_271[3] = dep_chan_vld_264_271;
    assign in_chan_dep_data_vec_271[1407 : 1056] = dep_chan_data_264_271;
    assign token_in_vec_271[3] = token_264_271;
    assign in_chan_dep_vld_vec_271[4] = dep_chan_vld_265_271;
    assign in_chan_dep_data_vec_271[1759 : 1408] = dep_chan_data_265_271;
    assign token_in_vec_271[4] = token_265_271;
    assign in_chan_dep_vld_vec_271[5] = dep_chan_vld_266_271;
    assign in_chan_dep_data_vec_271[2111 : 1760] = dep_chan_data_266_271;
    assign token_in_vec_271[5] = token_266_271;
    assign in_chan_dep_vld_vec_271[6] = dep_chan_vld_267_271;
    assign in_chan_dep_data_vec_271[2463 : 2112] = dep_chan_data_267_271;
    assign token_in_vec_271[6] = token_267_271;
    assign in_chan_dep_vld_vec_271[7] = dep_chan_vld_268_271;
    assign in_chan_dep_data_vec_271[2815 : 2464] = dep_chan_data_268_271;
    assign token_in_vec_271[7] = token_268_271;
    assign in_chan_dep_vld_vec_271[8] = dep_chan_vld_269_271;
    assign in_chan_dep_data_vec_271[3167 : 2816] = dep_chan_data_269_271;
    assign token_in_vec_271[8] = token_269_271;
    assign in_chan_dep_vld_vec_271[9] = dep_chan_vld_270_271;
    assign in_chan_dep_data_vec_271[3519 : 3168] = dep_chan_data_270_271;
    assign token_in_vec_271[9] = token_270_271;
    assign in_chan_dep_vld_vec_271[10] = dep_chan_vld_272_271;
    assign in_chan_dep_data_vec_271[3871 : 3520] = dep_chan_data_272_271;
    assign token_in_vec_271[10] = token_272_271;
    assign in_chan_dep_vld_vec_271[11] = dep_chan_vld_273_271;
    assign in_chan_dep_data_vec_271[4223 : 3872] = dep_chan_data_273_271;
    assign token_in_vec_271[11] = token_273_271;
    assign in_chan_dep_vld_vec_271[12] = dep_chan_vld_274_271;
    assign in_chan_dep_data_vec_271[4575 : 4224] = dep_chan_data_274_271;
    assign token_in_vec_271[12] = token_274_271;
    assign in_chan_dep_vld_vec_271[13] = dep_chan_vld_275_271;
    assign in_chan_dep_data_vec_271[4927 : 4576] = dep_chan_data_275_271;
    assign token_in_vec_271[13] = token_275_271;
    assign in_chan_dep_vld_vec_271[14] = dep_chan_vld_276_271;
    assign in_chan_dep_data_vec_271[5279 : 4928] = dep_chan_data_276_271;
    assign token_in_vec_271[14] = token_276_271;
    assign in_chan_dep_vld_vec_271[15] = dep_chan_vld_277_271;
    assign in_chan_dep_data_vec_271[5631 : 5280] = dep_chan_data_277_271;
    assign token_in_vec_271[15] = token_277_271;
    assign in_chan_dep_vld_vec_271[16] = dep_chan_vld_351_271;
    assign in_chan_dep_data_vec_271[5983 : 5632] = dep_chan_data_351_271;
    assign token_in_vec_271[16] = token_351_271;
    assign dep_chan_vld_271_255 = out_chan_dep_vld_vec_271[0];
    assign dep_chan_data_271_255 = out_chan_dep_data_271;
    assign token_271_255 = token_out_vec_271[0];
    assign dep_chan_vld_271_262 = out_chan_dep_vld_vec_271[1];
    assign dep_chan_data_271_262 = out_chan_dep_data_271;
    assign token_271_262 = token_out_vec_271[1];
    assign dep_chan_vld_271_263 = out_chan_dep_vld_vec_271[2];
    assign dep_chan_data_271_263 = out_chan_dep_data_271;
    assign token_271_263 = token_out_vec_271[2];
    assign dep_chan_vld_271_264 = out_chan_dep_vld_vec_271[3];
    assign dep_chan_data_271_264 = out_chan_dep_data_271;
    assign token_271_264 = token_out_vec_271[3];
    assign dep_chan_vld_271_265 = out_chan_dep_vld_vec_271[4];
    assign dep_chan_data_271_265 = out_chan_dep_data_271;
    assign token_271_265 = token_out_vec_271[4];
    assign dep_chan_vld_271_266 = out_chan_dep_vld_vec_271[5];
    assign dep_chan_data_271_266 = out_chan_dep_data_271;
    assign token_271_266 = token_out_vec_271[5];
    assign dep_chan_vld_271_267 = out_chan_dep_vld_vec_271[6];
    assign dep_chan_data_271_267 = out_chan_dep_data_271;
    assign token_271_267 = token_out_vec_271[6];
    assign dep_chan_vld_271_268 = out_chan_dep_vld_vec_271[7];
    assign dep_chan_data_271_268 = out_chan_dep_data_271;
    assign token_271_268 = token_out_vec_271[7];
    assign dep_chan_vld_271_269 = out_chan_dep_vld_vec_271[8];
    assign dep_chan_data_271_269 = out_chan_dep_data_271;
    assign token_271_269 = token_out_vec_271[8];
    assign dep_chan_vld_271_270 = out_chan_dep_vld_vec_271[9];
    assign dep_chan_data_271_270 = out_chan_dep_data_271;
    assign token_271_270 = token_out_vec_271[9];
    assign dep_chan_vld_271_272 = out_chan_dep_vld_vec_271[10];
    assign dep_chan_data_271_272 = out_chan_dep_data_271;
    assign token_271_272 = token_out_vec_271[10];
    assign dep_chan_vld_271_273 = out_chan_dep_vld_vec_271[11];
    assign dep_chan_data_271_273 = out_chan_dep_data_271;
    assign token_271_273 = token_out_vec_271[11];
    assign dep_chan_vld_271_274 = out_chan_dep_vld_vec_271[12];
    assign dep_chan_data_271_274 = out_chan_dep_data_271;
    assign token_271_274 = token_out_vec_271[12];
    assign dep_chan_vld_271_275 = out_chan_dep_vld_vec_271[13];
    assign dep_chan_data_271_275 = out_chan_dep_data_271;
    assign token_271_275 = token_out_vec_271[13];
    assign dep_chan_vld_271_276 = out_chan_dep_vld_vec_271[14];
    assign dep_chan_data_271_276 = out_chan_dep_data_271;
    assign token_271_276 = token_out_vec_271[14];
    assign dep_chan_vld_271_277 = out_chan_dep_vld_vec_271[15];
    assign dep_chan_data_271_277 = out_chan_dep_data_271;
    assign token_271_277 = token_out_vec_271[15];
    assign dep_chan_vld_271_351 = out_chan_dep_vld_vec_271[16];
    assign dep_chan_data_271_351 = out_chan_dep_data_271;
    assign token_271_351 = token_out_vec_271[16];

    // Process: grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 272, 17, 17) top_hls_deadlock_detect_unit_272 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_272),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_272),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_272),
        .token_in_vec(token_in_vec_272),
        .dl_detect_in(dl_detect_out),
        .origin(origin[272]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_272),
        .out_chan_dep_data(out_chan_dep_data_272),
        .token_out_vec(token_out_vec_272),
        .dl_detect_out(dl_in_vec[272]));

    assign proc_272_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.fifo_B_PE_8_2_x1118_blk_n);
    assign proc_272_data_PIPO_blk[0] = 1'b0;
    assign proc_272_start_FIFO_blk[0] = 1'b0;
    assign proc_272_TLF_FIFO_blk[0] = 1'b0;
    assign proc_272_input_sync_blk[0] = 1'b0;
    assign proc_272_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_272[0] = dl_detect_out ? proc_dep_vld_vec_272_reg[0] : (proc_272_data_FIFO_blk[0] | proc_272_data_PIPO_blk[0] | proc_272_start_FIFO_blk[0] | proc_272_TLF_FIFO_blk[0] | proc_272_input_sync_blk[0] | proc_272_output_sync_blk[0]);
    assign proc_272_data_FIFO_blk[1] = 1'b0;
    assign proc_272_data_PIPO_blk[1] = 1'b0;
    assign proc_272_start_FIFO_blk[1] = 1'b0;
    assign proc_272_TLF_FIFO_blk[1] = 1'b0;
    assign proc_272_input_sync_blk[1] = 1'b0;
    assign proc_272_output_sync_blk[1] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[1] = dl_detect_out ? proc_dep_vld_vec_272_reg[1] : (proc_272_data_FIFO_blk[1] | proc_272_data_PIPO_blk[1] | proc_272_start_FIFO_blk[1] | proc_272_TLF_FIFO_blk[1] | proc_272_input_sync_blk[1] | proc_272_output_sync_blk[1]);
    assign proc_272_data_FIFO_blk[2] = 1'b0;
    assign proc_272_data_PIPO_blk[2] = 1'b0;
    assign proc_272_start_FIFO_blk[2] = 1'b0;
    assign proc_272_TLF_FIFO_blk[2] = 1'b0;
    assign proc_272_input_sync_blk[2] = 1'b0;
    assign proc_272_output_sync_blk[2] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[2] = dl_detect_out ? proc_dep_vld_vec_272_reg[2] : (proc_272_data_FIFO_blk[2] | proc_272_data_PIPO_blk[2] | proc_272_start_FIFO_blk[2] | proc_272_TLF_FIFO_blk[2] | proc_272_input_sync_blk[2] | proc_272_output_sync_blk[2]);
    assign proc_272_data_FIFO_blk[3] = 1'b0;
    assign proc_272_data_PIPO_blk[3] = 1'b0;
    assign proc_272_start_FIFO_blk[3] = 1'b0;
    assign proc_272_TLF_FIFO_blk[3] = 1'b0;
    assign proc_272_input_sync_blk[3] = 1'b0;
    assign proc_272_output_sync_blk[3] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[3] = dl_detect_out ? proc_dep_vld_vec_272_reg[3] : (proc_272_data_FIFO_blk[3] | proc_272_data_PIPO_blk[3] | proc_272_start_FIFO_blk[3] | proc_272_TLF_FIFO_blk[3] | proc_272_input_sync_blk[3] | proc_272_output_sync_blk[3]);
    assign proc_272_data_FIFO_blk[4] = 1'b0;
    assign proc_272_data_PIPO_blk[4] = 1'b0;
    assign proc_272_start_FIFO_blk[4] = 1'b0;
    assign proc_272_TLF_FIFO_blk[4] = 1'b0;
    assign proc_272_input_sync_blk[4] = 1'b0;
    assign proc_272_output_sync_blk[4] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[4] = dl_detect_out ? proc_dep_vld_vec_272_reg[4] : (proc_272_data_FIFO_blk[4] | proc_272_data_PIPO_blk[4] | proc_272_start_FIFO_blk[4] | proc_272_TLF_FIFO_blk[4] | proc_272_input_sync_blk[4] | proc_272_output_sync_blk[4]);
    assign proc_272_data_FIFO_blk[5] = 1'b0;
    assign proc_272_data_PIPO_blk[5] = 1'b0;
    assign proc_272_start_FIFO_blk[5] = 1'b0;
    assign proc_272_TLF_FIFO_blk[5] = 1'b0;
    assign proc_272_input_sync_blk[5] = 1'b0;
    assign proc_272_output_sync_blk[5] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[5] = dl_detect_out ? proc_dep_vld_vec_272_reg[5] : (proc_272_data_FIFO_blk[5] | proc_272_data_PIPO_blk[5] | proc_272_start_FIFO_blk[5] | proc_272_TLF_FIFO_blk[5] | proc_272_input_sync_blk[5] | proc_272_output_sync_blk[5]);
    assign proc_272_data_FIFO_blk[6] = 1'b0;
    assign proc_272_data_PIPO_blk[6] = 1'b0;
    assign proc_272_start_FIFO_blk[6] = 1'b0;
    assign proc_272_TLF_FIFO_blk[6] = 1'b0;
    assign proc_272_input_sync_blk[6] = 1'b0;
    assign proc_272_output_sync_blk[6] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[6] = dl_detect_out ? proc_dep_vld_vec_272_reg[6] : (proc_272_data_FIFO_blk[6] | proc_272_data_PIPO_blk[6] | proc_272_start_FIFO_blk[6] | proc_272_TLF_FIFO_blk[6] | proc_272_input_sync_blk[6] | proc_272_output_sync_blk[6]);
    assign proc_272_data_FIFO_blk[7] = 1'b0;
    assign proc_272_data_PIPO_blk[7] = 1'b0;
    assign proc_272_start_FIFO_blk[7] = 1'b0;
    assign proc_272_TLF_FIFO_blk[7] = 1'b0;
    assign proc_272_input_sync_blk[7] = 1'b0;
    assign proc_272_output_sync_blk[7] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[7] = dl_detect_out ? proc_dep_vld_vec_272_reg[7] : (proc_272_data_FIFO_blk[7] | proc_272_data_PIPO_blk[7] | proc_272_start_FIFO_blk[7] | proc_272_TLF_FIFO_blk[7] | proc_272_input_sync_blk[7] | proc_272_output_sync_blk[7]);
    assign proc_272_data_FIFO_blk[8] = 1'b0;
    assign proc_272_data_PIPO_blk[8] = 1'b0;
    assign proc_272_start_FIFO_blk[8] = 1'b0;
    assign proc_272_TLF_FIFO_blk[8] = 1'b0;
    assign proc_272_input_sync_blk[8] = 1'b0;
    assign proc_272_output_sync_blk[8] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[8] = dl_detect_out ? proc_dep_vld_vec_272_reg[8] : (proc_272_data_FIFO_blk[8] | proc_272_data_PIPO_blk[8] | proc_272_start_FIFO_blk[8] | proc_272_TLF_FIFO_blk[8] | proc_272_input_sync_blk[8] | proc_272_output_sync_blk[8]);
    assign proc_272_data_FIFO_blk[9] = 1'b0;
    assign proc_272_data_PIPO_blk[9] = 1'b0;
    assign proc_272_start_FIFO_blk[9] = 1'b0;
    assign proc_272_TLF_FIFO_blk[9] = 1'b0;
    assign proc_272_input_sync_blk[9] = 1'b0;
    assign proc_272_output_sync_blk[9] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[9] = dl_detect_out ? proc_dep_vld_vec_272_reg[9] : (proc_272_data_FIFO_blk[9] | proc_272_data_PIPO_blk[9] | proc_272_start_FIFO_blk[9] | proc_272_TLF_FIFO_blk[9] | proc_272_input_sync_blk[9] | proc_272_output_sync_blk[9]);
    assign proc_272_data_FIFO_blk[10] = 1'b0;
    assign proc_272_data_PIPO_blk[10] = 1'b0;
    assign proc_272_start_FIFO_blk[10] = 1'b0;
    assign proc_272_TLF_FIFO_blk[10] = 1'b0;
    assign proc_272_input_sync_blk[10] = 1'b0;
    assign proc_272_output_sync_blk[10] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[10] = dl_detect_out ? proc_dep_vld_vec_272_reg[10] : (proc_272_data_FIFO_blk[10] | proc_272_data_PIPO_blk[10] | proc_272_start_FIFO_blk[10] | proc_272_TLF_FIFO_blk[10] | proc_272_input_sync_blk[10] | proc_272_output_sync_blk[10]);
    assign proc_272_data_FIFO_blk[11] = 1'b0;
    assign proc_272_data_PIPO_blk[11] = 1'b0;
    assign proc_272_start_FIFO_blk[11] = 1'b0;
    assign proc_272_TLF_FIFO_blk[11] = 1'b0;
    assign proc_272_input_sync_blk[11] = 1'b0;
    assign proc_272_output_sync_blk[11] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[11] = dl_detect_out ? proc_dep_vld_vec_272_reg[11] : (proc_272_data_FIFO_blk[11] | proc_272_data_PIPO_blk[11] | proc_272_start_FIFO_blk[11] | proc_272_TLF_FIFO_blk[11] | proc_272_input_sync_blk[11] | proc_272_output_sync_blk[11]);
    assign proc_272_data_FIFO_blk[12] = 1'b0;
    assign proc_272_data_PIPO_blk[12] = 1'b0;
    assign proc_272_start_FIFO_blk[12] = 1'b0;
    assign proc_272_TLF_FIFO_blk[12] = 1'b0;
    assign proc_272_input_sync_blk[12] = 1'b0;
    assign proc_272_output_sync_blk[12] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[12] = dl_detect_out ? proc_dep_vld_vec_272_reg[12] : (proc_272_data_FIFO_blk[12] | proc_272_data_PIPO_blk[12] | proc_272_start_FIFO_blk[12] | proc_272_TLF_FIFO_blk[12] | proc_272_input_sync_blk[12] | proc_272_output_sync_blk[12]);
    assign proc_272_data_FIFO_blk[13] = 1'b0;
    assign proc_272_data_PIPO_blk[13] = 1'b0;
    assign proc_272_start_FIFO_blk[13] = 1'b0;
    assign proc_272_TLF_FIFO_blk[13] = 1'b0;
    assign proc_272_input_sync_blk[13] = 1'b0;
    assign proc_272_output_sync_blk[13] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[13] = dl_detect_out ? proc_dep_vld_vec_272_reg[13] : (proc_272_data_FIFO_blk[13] | proc_272_data_PIPO_blk[13] | proc_272_start_FIFO_blk[13] | proc_272_TLF_FIFO_blk[13] | proc_272_input_sync_blk[13] | proc_272_output_sync_blk[13]);
    assign proc_272_data_FIFO_blk[14] = 1'b0;
    assign proc_272_data_PIPO_blk[14] = 1'b0;
    assign proc_272_start_FIFO_blk[14] = 1'b0;
    assign proc_272_TLF_FIFO_blk[14] = 1'b0;
    assign proc_272_input_sync_blk[14] = 1'b0;
    assign proc_272_output_sync_blk[14] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[14] = dl_detect_out ? proc_dep_vld_vec_272_reg[14] : (proc_272_data_FIFO_blk[14] | proc_272_data_PIPO_blk[14] | proc_272_start_FIFO_blk[14] | proc_272_TLF_FIFO_blk[14] | proc_272_input_sync_blk[14] | proc_272_output_sync_blk[14]);
    assign proc_272_data_FIFO_blk[15] = 1'b0;
    assign proc_272_data_PIPO_blk[15] = 1'b0;
    assign proc_272_start_FIFO_blk[15] = 1'b0;
    assign proc_272_TLF_FIFO_blk[15] = 1'b0;
    assign proc_272_input_sync_blk[15] = 1'b0;
    assign proc_272_output_sync_blk[15] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[15] = dl_detect_out ? proc_dep_vld_vec_272_reg[15] : (proc_272_data_FIFO_blk[15] | proc_272_data_PIPO_blk[15] | proc_272_start_FIFO_blk[15] | proc_272_TLF_FIFO_blk[15] | proc_272_input_sync_blk[15] | proc_272_output_sync_blk[15]);
    assign proc_272_data_FIFO_blk[16] = 1'b0;
    assign proc_272_data_PIPO_blk[16] = 1'b0;
    assign proc_272_start_FIFO_blk[16] = 1'b0;
    assign proc_272_TLF_FIFO_blk[16] = 1'b0;
    assign proc_272_input_sync_blk[16] = 1'b0;
    assign proc_272_output_sync_blk[16] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_272[16] = dl_detect_out ? proc_dep_vld_vec_272_reg[16] : (proc_272_data_FIFO_blk[16] | proc_272_data_PIPO_blk[16] | proc_272_start_FIFO_blk[16] | proc_272_TLF_FIFO_blk[16] | proc_272_input_sync_blk[16] | proc_272_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_272_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_272_reg <= proc_dep_vld_vec_272;
        end
    end
    assign in_chan_dep_vld_vec_272[0] = dep_chan_vld_256_272;
    assign in_chan_dep_data_vec_272[351 : 0] = dep_chan_data_256_272;
    assign token_in_vec_272[0] = token_256_272;
    assign in_chan_dep_vld_vec_272[1] = dep_chan_vld_262_272;
    assign in_chan_dep_data_vec_272[703 : 352] = dep_chan_data_262_272;
    assign token_in_vec_272[1] = token_262_272;
    assign in_chan_dep_vld_vec_272[2] = dep_chan_vld_263_272;
    assign in_chan_dep_data_vec_272[1055 : 704] = dep_chan_data_263_272;
    assign token_in_vec_272[2] = token_263_272;
    assign in_chan_dep_vld_vec_272[3] = dep_chan_vld_264_272;
    assign in_chan_dep_data_vec_272[1407 : 1056] = dep_chan_data_264_272;
    assign token_in_vec_272[3] = token_264_272;
    assign in_chan_dep_vld_vec_272[4] = dep_chan_vld_265_272;
    assign in_chan_dep_data_vec_272[1759 : 1408] = dep_chan_data_265_272;
    assign token_in_vec_272[4] = token_265_272;
    assign in_chan_dep_vld_vec_272[5] = dep_chan_vld_266_272;
    assign in_chan_dep_data_vec_272[2111 : 1760] = dep_chan_data_266_272;
    assign token_in_vec_272[5] = token_266_272;
    assign in_chan_dep_vld_vec_272[6] = dep_chan_vld_267_272;
    assign in_chan_dep_data_vec_272[2463 : 2112] = dep_chan_data_267_272;
    assign token_in_vec_272[6] = token_267_272;
    assign in_chan_dep_vld_vec_272[7] = dep_chan_vld_268_272;
    assign in_chan_dep_data_vec_272[2815 : 2464] = dep_chan_data_268_272;
    assign token_in_vec_272[7] = token_268_272;
    assign in_chan_dep_vld_vec_272[8] = dep_chan_vld_269_272;
    assign in_chan_dep_data_vec_272[3167 : 2816] = dep_chan_data_269_272;
    assign token_in_vec_272[8] = token_269_272;
    assign in_chan_dep_vld_vec_272[9] = dep_chan_vld_270_272;
    assign in_chan_dep_data_vec_272[3519 : 3168] = dep_chan_data_270_272;
    assign token_in_vec_272[9] = token_270_272;
    assign in_chan_dep_vld_vec_272[10] = dep_chan_vld_271_272;
    assign in_chan_dep_data_vec_272[3871 : 3520] = dep_chan_data_271_272;
    assign token_in_vec_272[10] = token_271_272;
    assign in_chan_dep_vld_vec_272[11] = dep_chan_vld_273_272;
    assign in_chan_dep_data_vec_272[4223 : 3872] = dep_chan_data_273_272;
    assign token_in_vec_272[11] = token_273_272;
    assign in_chan_dep_vld_vec_272[12] = dep_chan_vld_274_272;
    assign in_chan_dep_data_vec_272[4575 : 4224] = dep_chan_data_274_272;
    assign token_in_vec_272[12] = token_274_272;
    assign in_chan_dep_vld_vec_272[13] = dep_chan_vld_275_272;
    assign in_chan_dep_data_vec_272[4927 : 4576] = dep_chan_data_275_272;
    assign token_in_vec_272[13] = token_275_272;
    assign in_chan_dep_vld_vec_272[14] = dep_chan_vld_276_272;
    assign in_chan_dep_data_vec_272[5279 : 4928] = dep_chan_data_276_272;
    assign token_in_vec_272[14] = token_276_272;
    assign in_chan_dep_vld_vec_272[15] = dep_chan_vld_277_272;
    assign in_chan_dep_data_vec_272[5631 : 5280] = dep_chan_data_277_272;
    assign token_in_vec_272[15] = token_277_272;
    assign in_chan_dep_vld_vec_272[16] = dep_chan_vld_351_272;
    assign in_chan_dep_data_vec_272[5983 : 5632] = dep_chan_data_351_272;
    assign token_in_vec_272[16] = token_351_272;
    assign dep_chan_vld_272_256 = out_chan_dep_vld_vec_272[0];
    assign dep_chan_data_272_256 = out_chan_dep_data_272;
    assign token_272_256 = token_out_vec_272[0];
    assign dep_chan_vld_272_262 = out_chan_dep_vld_vec_272[1];
    assign dep_chan_data_272_262 = out_chan_dep_data_272;
    assign token_272_262 = token_out_vec_272[1];
    assign dep_chan_vld_272_263 = out_chan_dep_vld_vec_272[2];
    assign dep_chan_data_272_263 = out_chan_dep_data_272;
    assign token_272_263 = token_out_vec_272[2];
    assign dep_chan_vld_272_264 = out_chan_dep_vld_vec_272[3];
    assign dep_chan_data_272_264 = out_chan_dep_data_272;
    assign token_272_264 = token_out_vec_272[3];
    assign dep_chan_vld_272_265 = out_chan_dep_vld_vec_272[4];
    assign dep_chan_data_272_265 = out_chan_dep_data_272;
    assign token_272_265 = token_out_vec_272[4];
    assign dep_chan_vld_272_266 = out_chan_dep_vld_vec_272[5];
    assign dep_chan_data_272_266 = out_chan_dep_data_272;
    assign token_272_266 = token_out_vec_272[5];
    assign dep_chan_vld_272_267 = out_chan_dep_vld_vec_272[6];
    assign dep_chan_data_272_267 = out_chan_dep_data_272;
    assign token_272_267 = token_out_vec_272[6];
    assign dep_chan_vld_272_268 = out_chan_dep_vld_vec_272[7];
    assign dep_chan_data_272_268 = out_chan_dep_data_272;
    assign token_272_268 = token_out_vec_272[7];
    assign dep_chan_vld_272_269 = out_chan_dep_vld_vec_272[8];
    assign dep_chan_data_272_269 = out_chan_dep_data_272;
    assign token_272_269 = token_out_vec_272[8];
    assign dep_chan_vld_272_270 = out_chan_dep_vld_vec_272[9];
    assign dep_chan_data_272_270 = out_chan_dep_data_272;
    assign token_272_270 = token_out_vec_272[9];
    assign dep_chan_vld_272_271 = out_chan_dep_vld_vec_272[10];
    assign dep_chan_data_272_271 = out_chan_dep_data_272;
    assign token_272_271 = token_out_vec_272[10];
    assign dep_chan_vld_272_273 = out_chan_dep_vld_vec_272[11];
    assign dep_chan_data_272_273 = out_chan_dep_data_272;
    assign token_272_273 = token_out_vec_272[11];
    assign dep_chan_vld_272_274 = out_chan_dep_vld_vec_272[12];
    assign dep_chan_data_272_274 = out_chan_dep_data_272;
    assign token_272_274 = token_out_vec_272[12];
    assign dep_chan_vld_272_275 = out_chan_dep_vld_vec_272[13];
    assign dep_chan_data_272_275 = out_chan_dep_data_272;
    assign token_272_275 = token_out_vec_272[13];
    assign dep_chan_vld_272_276 = out_chan_dep_vld_vec_272[14];
    assign dep_chan_data_272_276 = out_chan_dep_data_272;
    assign token_272_276 = token_out_vec_272[14];
    assign dep_chan_vld_272_277 = out_chan_dep_vld_vec_272[15];
    assign dep_chan_data_272_277 = out_chan_dep_data_272;
    assign token_272_277 = token_out_vec_272[15];
    assign dep_chan_vld_272_351 = out_chan_dep_vld_vec_272[16];
    assign dep_chan_data_272_351 = out_chan_dep_data_272;
    assign token_272_351 = token_out_vec_272[16];

    // Process: grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 273, 17, 17) top_hls_deadlock_detect_unit_273 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_273),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_273),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_273),
        .token_in_vec(token_in_vec_273),
        .dl_detect_in(dl_detect_out),
        .origin(origin[273]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_273),
        .out_chan_dep_data(out_chan_dep_data_273),
        .token_out_vec(token_out_vec_273),
        .dl_detect_out(dl_in_vec[273]));

    assign proc_273_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.fifo_B_PE_8_3_x1127_blk_n);
    assign proc_273_data_PIPO_blk[0] = 1'b0;
    assign proc_273_start_FIFO_blk[0] = 1'b0;
    assign proc_273_TLF_FIFO_blk[0] = 1'b0;
    assign proc_273_input_sync_blk[0] = 1'b0;
    assign proc_273_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_273[0] = dl_detect_out ? proc_dep_vld_vec_273_reg[0] : (proc_273_data_FIFO_blk[0] | proc_273_data_PIPO_blk[0] | proc_273_start_FIFO_blk[0] | proc_273_TLF_FIFO_blk[0] | proc_273_input_sync_blk[0] | proc_273_output_sync_blk[0]);
    assign proc_273_data_FIFO_blk[1] = 1'b0;
    assign proc_273_data_PIPO_blk[1] = 1'b0;
    assign proc_273_start_FIFO_blk[1] = 1'b0;
    assign proc_273_TLF_FIFO_blk[1] = 1'b0;
    assign proc_273_input_sync_blk[1] = 1'b0;
    assign proc_273_output_sync_blk[1] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[1] = dl_detect_out ? proc_dep_vld_vec_273_reg[1] : (proc_273_data_FIFO_blk[1] | proc_273_data_PIPO_blk[1] | proc_273_start_FIFO_blk[1] | proc_273_TLF_FIFO_blk[1] | proc_273_input_sync_blk[1] | proc_273_output_sync_blk[1]);
    assign proc_273_data_FIFO_blk[2] = 1'b0;
    assign proc_273_data_PIPO_blk[2] = 1'b0;
    assign proc_273_start_FIFO_blk[2] = 1'b0;
    assign proc_273_TLF_FIFO_blk[2] = 1'b0;
    assign proc_273_input_sync_blk[2] = 1'b0;
    assign proc_273_output_sync_blk[2] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[2] = dl_detect_out ? proc_dep_vld_vec_273_reg[2] : (proc_273_data_FIFO_blk[2] | proc_273_data_PIPO_blk[2] | proc_273_start_FIFO_blk[2] | proc_273_TLF_FIFO_blk[2] | proc_273_input_sync_blk[2] | proc_273_output_sync_blk[2]);
    assign proc_273_data_FIFO_blk[3] = 1'b0;
    assign proc_273_data_PIPO_blk[3] = 1'b0;
    assign proc_273_start_FIFO_blk[3] = 1'b0;
    assign proc_273_TLF_FIFO_blk[3] = 1'b0;
    assign proc_273_input_sync_blk[3] = 1'b0;
    assign proc_273_output_sync_blk[3] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[3] = dl_detect_out ? proc_dep_vld_vec_273_reg[3] : (proc_273_data_FIFO_blk[3] | proc_273_data_PIPO_blk[3] | proc_273_start_FIFO_blk[3] | proc_273_TLF_FIFO_blk[3] | proc_273_input_sync_blk[3] | proc_273_output_sync_blk[3]);
    assign proc_273_data_FIFO_blk[4] = 1'b0;
    assign proc_273_data_PIPO_blk[4] = 1'b0;
    assign proc_273_start_FIFO_blk[4] = 1'b0;
    assign proc_273_TLF_FIFO_blk[4] = 1'b0;
    assign proc_273_input_sync_blk[4] = 1'b0;
    assign proc_273_output_sync_blk[4] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[4] = dl_detect_out ? proc_dep_vld_vec_273_reg[4] : (proc_273_data_FIFO_blk[4] | proc_273_data_PIPO_blk[4] | proc_273_start_FIFO_blk[4] | proc_273_TLF_FIFO_blk[4] | proc_273_input_sync_blk[4] | proc_273_output_sync_blk[4]);
    assign proc_273_data_FIFO_blk[5] = 1'b0;
    assign proc_273_data_PIPO_blk[5] = 1'b0;
    assign proc_273_start_FIFO_blk[5] = 1'b0;
    assign proc_273_TLF_FIFO_blk[5] = 1'b0;
    assign proc_273_input_sync_blk[5] = 1'b0;
    assign proc_273_output_sync_blk[5] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[5] = dl_detect_out ? proc_dep_vld_vec_273_reg[5] : (proc_273_data_FIFO_blk[5] | proc_273_data_PIPO_blk[5] | proc_273_start_FIFO_blk[5] | proc_273_TLF_FIFO_blk[5] | proc_273_input_sync_blk[5] | proc_273_output_sync_blk[5]);
    assign proc_273_data_FIFO_blk[6] = 1'b0;
    assign proc_273_data_PIPO_blk[6] = 1'b0;
    assign proc_273_start_FIFO_blk[6] = 1'b0;
    assign proc_273_TLF_FIFO_blk[6] = 1'b0;
    assign proc_273_input_sync_blk[6] = 1'b0;
    assign proc_273_output_sync_blk[6] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[6] = dl_detect_out ? proc_dep_vld_vec_273_reg[6] : (proc_273_data_FIFO_blk[6] | proc_273_data_PIPO_blk[6] | proc_273_start_FIFO_blk[6] | proc_273_TLF_FIFO_blk[6] | proc_273_input_sync_blk[6] | proc_273_output_sync_blk[6]);
    assign proc_273_data_FIFO_blk[7] = 1'b0;
    assign proc_273_data_PIPO_blk[7] = 1'b0;
    assign proc_273_start_FIFO_blk[7] = 1'b0;
    assign proc_273_TLF_FIFO_blk[7] = 1'b0;
    assign proc_273_input_sync_blk[7] = 1'b0;
    assign proc_273_output_sync_blk[7] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[7] = dl_detect_out ? proc_dep_vld_vec_273_reg[7] : (proc_273_data_FIFO_blk[7] | proc_273_data_PIPO_blk[7] | proc_273_start_FIFO_blk[7] | proc_273_TLF_FIFO_blk[7] | proc_273_input_sync_blk[7] | proc_273_output_sync_blk[7]);
    assign proc_273_data_FIFO_blk[8] = 1'b0;
    assign proc_273_data_PIPO_blk[8] = 1'b0;
    assign proc_273_start_FIFO_blk[8] = 1'b0;
    assign proc_273_TLF_FIFO_blk[8] = 1'b0;
    assign proc_273_input_sync_blk[8] = 1'b0;
    assign proc_273_output_sync_blk[8] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[8] = dl_detect_out ? proc_dep_vld_vec_273_reg[8] : (proc_273_data_FIFO_blk[8] | proc_273_data_PIPO_blk[8] | proc_273_start_FIFO_blk[8] | proc_273_TLF_FIFO_blk[8] | proc_273_input_sync_blk[8] | proc_273_output_sync_blk[8]);
    assign proc_273_data_FIFO_blk[9] = 1'b0;
    assign proc_273_data_PIPO_blk[9] = 1'b0;
    assign proc_273_start_FIFO_blk[9] = 1'b0;
    assign proc_273_TLF_FIFO_blk[9] = 1'b0;
    assign proc_273_input_sync_blk[9] = 1'b0;
    assign proc_273_output_sync_blk[9] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[9] = dl_detect_out ? proc_dep_vld_vec_273_reg[9] : (proc_273_data_FIFO_blk[9] | proc_273_data_PIPO_blk[9] | proc_273_start_FIFO_blk[9] | proc_273_TLF_FIFO_blk[9] | proc_273_input_sync_blk[9] | proc_273_output_sync_blk[9]);
    assign proc_273_data_FIFO_blk[10] = 1'b0;
    assign proc_273_data_PIPO_blk[10] = 1'b0;
    assign proc_273_start_FIFO_blk[10] = 1'b0;
    assign proc_273_TLF_FIFO_blk[10] = 1'b0;
    assign proc_273_input_sync_blk[10] = 1'b0;
    assign proc_273_output_sync_blk[10] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[10] = dl_detect_out ? proc_dep_vld_vec_273_reg[10] : (proc_273_data_FIFO_blk[10] | proc_273_data_PIPO_blk[10] | proc_273_start_FIFO_blk[10] | proc_273_TLF_FIFO_blk[10] | proc_273_input_sync_blk[10] | proc_273_output_sync_blk[10]);
    assign proc_273_data_FIFO_blk[11] = 1'b0;
    assign proc_273_data_PIPO_blk[11] = 1'b0;
    assign proc_273_start_FIFO_blk[11] = 1'b0;
    assign proc_273_TLF_FIFO_blk[11] = 1'b0;
    assign proc_273_input_sync_blk[11] = 1'b0;
    assign proc_273_output_sync_blk[11] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[11] = dl_detect_out ? proc_dep_vld_vec_273_reg[11] : (proc_273_data_FIFO_blk[11] | proc_273_data_PIPO_blk[11] | proc_273_start_FIFO_blk[11] | proc_273_TLF_FIFO_blk[11] | proc_273_input_sync_blk[11] | proc_273_output_sync_blk[11]);
    assign proc_273_data_FIFO_blk[12] = 1'b0;
    assign proc_273_data_PIPO_blk[12] = 1'b0;
    assign proc_273_start_FIFO_blk[12] = 1'b0;
    assign proc_273_TLF_FIFO_blk[12] = 1'b0;
    assign proc_273_input_sync_blk[12] = 1'b0;
    assign proc_273_output_sync_blk[12] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[12] = dl_detect_out ? proc_dep_vld_vec_273_reg[12] : (proc_273_data_FIFO_blk[12] | proc_273_data_PIPO_blk[12] | proc_273_start_FIFO_blk[12] | proc_273_TLF_FIFO_blk[12] | proc_273_input_sync_blk[12] | proc_273_output_sync_blk[12]);
    assign proc_273_data_FIFO_blk[13] = 1'b0;
    assign proc_273_data_PIPO_blk[13] = 1'b0;
    assign proc_273_start_FIFO_blk[13] = 1'b0;
    assign proc_273_TLF_FIFO_blk[13] = 1'b0;
    assign proc_273_input_sync_blk[13] = 1'b0;
    assign proc_273_output_sync_blk[13] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[13] = dl_detect_out ? proc_dep_vld_vec_273_reg[13] : (proc_273_data_FIFO_blk[13] | proc_273_data_PIPO_blk[13] | proc_273_start_FIFO_blk[13] | proc_273_TLF_FIFO_blk[13] | proc_273_input_sync_blk[13] | proc_273_output_sync_blk[13]);
    assign proc_273_data_FIFO_blk[14] = 1'b0;
    assign proc_273_data_PIPO_blk[14] = 1'b0;
    assign proc_273_start_FIFO_blk[14] = 1'b0;
    assign proc_273_TLF_FIFO_blk[14] = 1'b0;
    assign proc_273_input_sync_blk[14] = 1'b0;
    assign proc_273_output_sync_blk[14] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[14] = dl_detect_out ? proc_dep_vld_vec_273_reg[14] : (proc_273_data_FIFO_blk[14] | proc_273_data_PIPO_blk[14] | proc_273_start_FIFO_blk[14] | proc_273_TLF_FIFO_blk[14] | proc_273_input_sync_blk[14] | proc_273_output_sync_blk[14]);
    assign proc_273_data_FIFO_blk[15] = 1'b0;
    assign proc_273_data_PIPO_blk[15] = 1'b0;
    assign proc_273_start_FIFO_blk[15] = 1'b0;
    assign proc_273_TLF_FIFO_blk[15] = 1'b0;
    assign proc_273_input_sync_blk[15] = 1'b0;
    assign proc_273_output_sync_blk[15] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[15] = dl_detect_out ? proc_dep_vld_vec_273_reg[15] : (proc_273_data_FIFO_blk[15] | proc_273_data_PIPO_blk[15] | proc_273_start_FIFO_blk[15] | proc_273_TLF_FIFO_blk[15] | proc_273_input_sync_blk[15] | proc_273_output_sync_blk[15]);
    assign proc_273_data_FIFO_blk[16] = 1'b0;
    assign proc_273_data_PIPO_blk[16] = 1'b0;
    assign proc_273_start_FIFO_blk[16] = 1'b0;
    assign proc_273_TLF_FIFO_blk[16] = 1'b0;
    assign proc_273_input_sync_blk[16] = 1'b0;
    assign proc_273_output_sync_blk[16] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_273[16] = dl_detect_out ? proc_dep_vld_vec_273_reg[16] : (proc_273_data_FIFO_blk[16] | proc_273_data_PIPO_blk[16] | proc_273_start_FIFO_blk[16] | proc_273_TLF_FIFO_blk[16] | proc_273_input_sync_blk[16] | proc_273_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_273_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_273_reg <= proc_dep_vld_vec_273;
        end
    end
    assign in_chan_dep_vld_vec_273[0] = dep_chan_vld_257_273;
    assign in_chan_dep_data_vec_273[351 : 0] = dep_chan_data_257_273;
    assign token_in_vec_273[0] = token_257_273;
    assign in_chan_dep_vld_vec_273[1] = dep_chan_vld_262_273;
    assign in_chan_dep_data_vec_273[703 : 352] = dep_chan_data_262_273;
    assign token_in_vec_273[1] = token_262_273;
    assign in_chan_dep_vld_vec_273[2] = dep_chan_vld_263_273;
    assign in_chan_dep_data_vec_273[1055 : 704] = dep_chan_data_263_273;
    assign token_in_vec_273[2] = token_263_273;
    assign in_chan_dep_vld_vec_273[3] = dep_chan_vld_264_273;
    assign in_chan_dep_data_vec_273[1407 : 1056] = dep_chan_data_264_273;
    assign token_in_vec_273[3] = token_264_273;
    assign in_chan_dep_vld_vec_273[4] = dep_chan_vld_265_273;
    assign in_chan_dep_data_vec_273[1759 : 1408] = dep_chan_data_265_273;
    assign token_in_vec_273[4] = token_265_273;
    assign in_chan_dep_vld_vec_273[5] = dep_chan_vld_266_273;
    assign in_chan_dep_data_vec_273[2111 : 1760] = dep_chan_data_266_273;
    assign token_in_vec_273[5] = token_266_273;
    assign in_chan_dep_vld_vec_273[6] = dep_chan_vld_267_273;
    assign in_chan_dep_data_vec_273[2463 : 2112] = dep_chan_data_267_273;
    assign token_in_vec_273[6] = token_267_273;
    assign in_chan_dep_vld_vec_273[7] = dep_chan_vld_268_273;
    assign in_chan_dep_data_vec_273[2815 : 2464] = dep_chan_data_268_273;
    assign token_in_vec_273[7] = token_268_273;
    assign in_chan_dep_vld_vec_273[8] = dep_chan_vld_269_273;
    assign in_chan_dep_data_vec_273[3167 : 2816] = dep_chan_data_269_273;
    assign token_in_vec_273[8] = token_269_273;
    assign in_chan_dep_vld_vec_273[9] = dep_chan_vld_270_273;
    assign in_chan_dep_data_vec_273[3519 : 3168] = dep_chan_data_270_273;
    assign token_in_vec_273[9] = token_270_273;
    assign in_chan_dep_vld_vec_273[10] = dep_chan_vld_271_273;
    assign in_chan_dep_data_vec_273[3871 : 3520] = dep_chan_data_271_273;
    assign token_in_vec_273[10] = token_271_273;
    assign in_chan_dep_vld_vec_273[11] = dep_chan_vld_272_273;
    assign in_chan_dep_data_vec_273[4223 : 3872] = dep_chan_data_272_273;
    assign token_in_vec_273[11] = token_272_273;
    assign in_chan_dep_vld_vec_273[12] = dep_chan_vld_274_273;
    assign in_chan_dep_data_vec_273[4575 : 4224] = dep_chan_data_274_273;
    assign token_in_vec_273[12] = token_274_273;
    assign in_chan_dep_vld_vec_273[13] = dep_chan_vld_275_273;
    assign in_chan_dep_data_vec_273[4927 : 4576] = dep_chan_data_275_273;
    assign token_in_vec_273[13] = token_275_273;
    assign in_chan_dep_vld_vec_273[14] = dep_chan_vld_276_273;
    assign in_chan_dep_data_vec_273[5279 : 4928] = dep_chan_data_276_273;
    assign token_in_vec_273[14] = token_276_273;
    assign in_chan_dep_vld_vec_273[15] = dep_chan_vld_277_273;
    assign in_chan_dep_data_vec_273[5631 : 5280] = dep_chan_data_277_273;
    assign token_in_vec_273[15] = token_277_273;
    assign in_chan_dep_vld_vec_273[16] = dep_chan_vld_351_273;
    assign in_chan_dep_data_vec_273[5983 : 5632] = dep_chan_data_351_273;
    assign token_in_vec_273[16] = token_351_273;
    assign dep_chan_vld_273_257 = out_chan_dep_vld_vec_273[0];
    assign dep_chan_data_273_257 = out_chan_dep_data_273;
    assign token_273_257 = token_out_vec_273[0];
    assign dep_chan_vld_273_262 = out_chan_dep_vld_vec_273[1];
    assign dep_chan_data_273_262 = out_chan_dep_data_273;
    assign token_273_262 = token_out_vec_273[1];
    assign dep_chan_vld_273_263 = out_chan_dep_vld_vec_273[2];
    assign dep_chan_data_273_263 = out_chan_dep_data_273;
    assign token_273_263 = token_out_vec_273[2];
    assign dep_chan_vld_273_264 = out_chan_dep_vld_vec_273[3];
    assign dep_chan_data_273_264 = out_chan_dep_data_273;
    assign token_273_264 = token_out_vec_273[3];
    assign dep_chan_vld_273_265 = out_chan_dep_vld_vec_273[4];
    assign dep_chan_data_273_265 = out_chan_dep_data_273;
    assign token_273_265 = token_out_vec_273[4];
    assign dep_chan_vld_273_266 = out_chan_dep_vld_vec_273[5];
    assign dep_chan_data_273_266 = out_chan_dep_data_273;
    assign token_273_266 = token_out_vec_273[5];
    assign dep_chan_vld_273_267 = out_chan_dep_vld_vec_273[6];
    assign dep_chan_data_273_267 = out_chan_dep_data_273;
    assign token_273_267 = token_out_vec_273[6];
    assign dep_chan_vld_273_268 = out_chan_dep_vld_vec_273[7];
    assign dep_chan_data_273_268 = out_chan_dep_data_273;
    assign token_273_268 = token_out_vec_273[7];
    assign dep_chan_vld_273_269 = out_chan_dep_vld_vec_273[8];
    assign dep_chan_data_273_269 = out_chan_dep_data_273;
    assign token_273_269 = token_out_vec_273[8];
    assign dep_chan_vld_273_270 = out_chan_dep_vld_vec_273[9];
    assign dep_chan_data_273_270 = out_chan_dep_data_273;
    assign token_273_270 = token_out_vec_273[9];
    assign dep_chan_vld_273_271 = out_chan_dep_vld_vec_273[10];
    assign dep_chan_data_273_271 = out_chan_dep_data_273;
    assign token_273_271 = token_out_vec_273[10];
    assign dep_chan_vld_273_272 = out_chan_dep_vld_vec_273[11];
    assign dep_chan_data_273_272 = out_chan_dep_data_273;
    assign token_273_272 = token_out_vec_273[11];
    assign dep_chan_vld_273_274 = out_chan_dep_vld_vec_273[12];
    assign dep_chan_data_273_274 = out_chan_dep_data_273;
    assign token_273_274 = token_out_vec_273[12];
    assign dep_chan_vld_273_275 = out_chan_dep_vld_vec_273[13];
    assign dep_chan_data_273_275 = out_chan_dep_data_273;
    assign token_273_275 = token_out_vec_273[13];
    assign dep_chan_vld_273_276 = out_chan_dep_vld_vec_273[14];
    assign dep_chan_data_273_276 = out_chan_dep_data_273;
    assign token_273_276 = token_out_vec_273[14];
    assign dep_chan_vld_273_277 = out_chan_dep_vld_vec_273[15];
    assign dep_chan_data_273_277 = out_chan_dep_data_273;
    assign token_273_277 = token_out_vec_273[15];
    assign dep_chan_vld_273_351 = out_chan_dep_vld_vec_273[16];
    assign dep_chan_data_273_351 = out_chan_dep_data_273;
    assign token_273_351 = token_out_vec_273[16];

    // Process: grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 274, 17, 17) top_hls_deadlock_detect_unit_274 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_274),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_274),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_274),
        .token_in_vec(token_in_vec_274),
        .dl_detect_in(dl_detect_out),
        .origin(origin[274]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_274),
        .out_chan_dep_data(out_chan_dep_data_274),
        .token_out_vec(token_out_vec_274),
        .dl_detect_out(dl_in_vec[274]));

    assign proc_274_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.fifo_B_PE_8_4_x1136_blk_n);
    assign proc_274_data_PIPO_blk[0] = 1'b0;
    assign proc_274_start_FIFO_blk[0] = 1'b0;
    assign proc_274_TLF_FIFO_blk[0] = 1'b0;
    assign proc_274_input_sync_blk[0] = 1'b0;
    assign proc_274_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_274[0] = dl_detect_out ? proc_dep_vld_vec_274_reg[0] : (proc_274_data_FIFO_blk[0] | proc_274_data_PIPO_blk[0] | proc_274_start_FIFO_blk[0] | proc_274_TLF_FIFO_blk[0] | proc_274_input_sync_blk[0] | proc_274_output_sync_blk[0]);
    assign proc_274_data_FIFO_blk[1] = 1'b0;
    assign proc_274_data_PIPO_blk[1] = 1'b0;
    assign proc_274_start_FIFO_blk[1] = 1'b0;
    assign proc_274_TLF_FIFO_blk[1] = 1'b0;
    assign proc_274_input_sync_blk[1] = 1'b0;
    assign proc_274_output_sync_blk[1] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[1] = dl_detect_out ? proc_dep_vld_vec_274_reg[1] : (proc_274_data_FIFO_blk[1] | proc_274_data_PIPO_blk[1] | proc_274_start_FIFO_blk[1] | proc_274_TLF_FIFO_blk[1] | proc_274_input_sync_blk[1] | proc_274_output_sync_blk[1]);
    assign proc_274_data_FIFO_blk[2] = 1'b0;
    assign proc_274_data_PIPO_blk[2] = 1'b0;
    assign proc_274_start_FIFO_blk[2] = 1'b0;
    assign proc_274_TLF_FIFO_blk[2] = 1'b0;
    assign proc_274_input_sync_blk[2] = 1'b0;
    assign proc_274_output_sync_blk[2] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[2] = dl_detect_out ? proc_dep_vld_vec_274_reg[2] : (proc_274_data_FIFO_blk[2] | proc_274_data_PIPO_blk[2] | proc_274_start_FIFO_blk[2] | proc_274_TLF_FIFO_blk[2] | proc_274_input_sync_blk[2] | proc_274_output_sync_blk[2]);
    assign proc_274_data_FIFO_blk[3] = 1'b0;
    assign proc_274_data_PIPO_blk[3] = 1'b0;
    assign proc_274_start_FIFO_blk[3] = 1'b0;
    assign proc_274_TLF_FIFO_blk[3] = 1'b0;
    assign proc_274_input_sync_blk[3] = 1'b0;
    assign proc_274_output_sync_blk[3] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[3] = dl_detect_out ? proc_dep_vld_vec_274_reg[3] : (proc_274_data_FIFO_blk[3] | proc_274_data_PIPO_blk[3] | proc_274_start_FIFO_blk[3] | proc_274_TLF_FIFO_blk[3] | proc_274_input_sync_blk[3] | proc_274_output_sync_blk[3]);
    assign proc_274_data_FIFO_blk[4] = 1'b0;
    assign proc_274_data_PIPO_blk[4] = 1'b0;
    assign proc_274_start_FIFO_blk[4] = 1'b0;
    assign proc_274_TLF_FIFO_blk[4] = 1'b0;
    assign proc_274_input_sync_blk[4] = 1'b0;
    assign proc_274_output_sync_blk[4] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[4] = dl_detect_out ? proc_dep_vld_vec_274_reg[4] : (proc_274_data_FIFO_blk[4] | proc_274_data_PIPO_blk[4] | proc_274_start_FIFO_blk[4] | proc_274_TLF_FIFO_blk[4] | proc_274_input_sync_blk[4] | proc_274_output_sync_blk[4]);
    assign proc_274_data_FIFO_blk[5] = 1'b0;
    assign proc_274_data_PIPO_blk[5] = 1'b0;
    assign proc_274_start_FIFO_blk[5] = 1'b0;
    assign proc_274_TLF_FIFO_blk[5] = 1'b0;
    assign proc_274_input_sync_blk[5] = 1'b0;
    assign proc_274_output_sync_blk[5] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[5] = dl_detect_out ? proc_dep_vld_vec_274_reg[5] : (proc_274_data_FIFO_blk[5] | proc_274_data_PIPO_blk[5] | proc_274_start_FIFO_blk[5] | proc_274_TLF_FIFO_blk[5] | proc_274_input_sync_blk[5] | proc_274_output_sync_blk[5]);
    assign proc_274_data_FIFO_blk[6] = 1'b0;
    assign proc_274_data_PIPO_blk[6] = 1'b0;
    assign proc_274_start_FIFO_blk[6] = 1'b0;
    assign proc_274_TLF_FIFO_blk[6] = 1'b0;
    assign proc_274_input_sync_blk[6] = 1'b0;
    assign proc_274_output_sync_blk[6] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[6] = dl_detect_out ? proc_dep_vld_vec_274_reg[6] : (proc_274_data_FIFO_blk[6] | proc_274_data_PIPO_blk[6] | proc_274_start_FIFO_blk[6] | proc_274_TLF_FIFO_blk[6] | proc_274_input_sync_blk[6] | proc_274_output_sync_blk[6]);
    assign proc_274_data_FIFO_blk[7] = 1'b0;
    assign proc_274_data_PIPO_blk[7] = 1'b0;
    assign proc_274_start_FIFO_blk[7] = 1'b0;
    assign proc_274_TLF_FIFO_blk[7] = 1'b0;
    assign proc_274_input_sync_blk[7] = 1'b0;
    assign proc_274_output_sync_blk[7] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[7] = dl_detect_out ? proc_dep_vld_vec_274_reg[7] : (proc_274_data_FIFO_blk[7] | proc_274_data_PIPO_blk[7] | proc_274_start_FIFO_blk[7] | proc_274_TLF_FIFO_blk[7] | proc_274_input_sync_blk[7] | proc_274_output_sync_blk[7]);
    assign proc_274_data_FIFO_blk[8] = 1'b0;
    assign proc_274_data_PIPO_blk[8] = 1'b0;
    assign proc_274_start_FIFO_blk[8] = 1'b0;
    assign proc_274_TLF_FIFO_blk[8] = 1'b0;
    assign proc_274_input_sync_blk[8] = 1'b0;
    assign proc_274_output_sync_blk[8] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[8] = dl_detect_out ? proc_dep_vld_vec_274_reg[8] : (proc_274_data_FIFO_blk[8] | proc_274_data_PIPO_blk[8] | proc_274_start_FIFO_blk[8] | proc_274_TLF_FIFO_blk[8] | proc_274_input_sync_blk[8] | proc_274_output_sync_blk[8]);
    assign proc_274_data_FIFO_blk[9] = 1'b0;
    assign proc_274_data_PIPO_blk[9] = 1'b0;
    assign proc_274_start_FIFO_blk[9] = 1'b0;
    assign proc_274_TLF_FIFO_blk[9] = 1'b0;
    assign proc_274_input_sync_blk[9] = 1'b0;
    assign proc_274_output_sync_blk[9] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[9] = dl_detect_out ? proc_dep_vld_vec_274_reg[9] : (proc_274_data_FIFO_blk[9] | proc_274_data_PIPO_blk[9] | proc_274_start_FIFO_blk[9] | proc_274_TLF_FIFO_blk[9] | proc_274_input_sync_blk[9] | proc_274_output_sync_blk[9]);
    assign proc_274_data_FIFO_blk[10] = 1'b0;
    assign proc_274_data_PIPO_blk[10] = 1'b0;
    assign proc_274_start_FIFO_blk[10] = 1'b0;
    assign proc_274_TLF_FIFO_blk[10] = 1'b0;
    assign proc_274_input_sync_blk[10] = 1'b0;
    assign proc_274_output_sync_blk[10] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[10] = dl_detect_out ? proc_dep_vld_vec_274_reg[10] : (proc_274_data_FIFO_blk[10] | proc_274_data_PIPO_blk[10] | proc_274_start_FIFO_blk[10] | proc_274_TLF_FIFO_blk[10] | proc_274_input_sync_blk[10] | proc_274_output_sync_blk[10]);
    assign proc_274_data_FIFO_blk[11] = 1'b0;
    assign proc_274_data_PIPO_blk[11] = 1'b0;
    assign proc_274_start_FIFO_blk[11] = 1'b0;
    assign proc_274_TLF_FIFO_blk[11] = 1'b0;
    assign proc_274_input_sync_blk[11] = 1'b0;
    assign proc_274_output_sync_blk[11] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[11] = dl_detect_out ? proc_dep_vld_vec_274_reg[11] : (proc_274_data_FIFO_blk[11] | proc_274_data_PIPO_blk[11] | proc_274_start_FIFO_blk[11] | proc_274_TLF_FIFO_blk[11] | proc_274_input_sync_blk[11] | proc_274_output_sync_blk[11]);
    assign proc_274_data_FIFO_blk[12] = 1'b0;
    assign proc_274_data_PIPO_blk[12] = 1'b0;
    assign proc_274_start_FIFO_blk[12] = 1'b0;
    assign proc_274_TLF_FIFO_blk[12] = 1'b0;
    assign proc_274_input_sync_blk[12] = 1'b0;
    assign proc_274_output_sync_blk[12] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[12] = dl_detect_out ? proc_dep_vld_vec_274_reg[12] : (proc_274_data_FIFO_blk[12] | proc_274_data_PIPO_blk[12] | proc_274_start_FIFO_blk[12] | proc_274_TLF_FIFO_blk[12] | proc_274_input_sync_blk[12] | proc_274_output_sync_blk[12]);
    assign proc_274_data_FIFO_blk[13] = 1'b0;
    assign proc_274_data_PIPO_blk[13] = 1'b0;
    assign proc_274_start_FIFO_blk[13] = 1'b0;
    assign proc_274_TLF_FIFO_blk[13] = 1'b0;
    assign proc_274_input_sync_blk[13] = 1'b0;
    assign proc_274_output_sync_blk[13] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[13] = dl_detect_out ? proc_dep_vld_vec_274_reg[13] : (proc_274_data_FIFO_blk[13] | proc_274_data_PIPO_blk[13] | proc_274_start_FIFO_blk[13] | proc_274_TLF_FIFO_blk[13] | proc_274_input_sync_blk[13] | proc_274_output_sync_blk[13]);
    assign proc_274_data_FIFO_blk[14] = 1'b0;
    assign proc_274_data_PIPO_blk[14] = 1'b0;
    assign proc_274_start_FIFO_blk[14] = 1'b0;
    assign proc_274_TLF_FIFO_blk[14] = 1'b0;
    assign proc_274_input_sync_blk[14] = 1'b0;
    assign proc_274_output_sync_blk[14] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[14] = dl_detect_out ? proc_dep_vld_vec_274_reg[14] : (proc_274_data_FIFO_blk[14] | proc_274_data_PIPO_blk[14] | proc_274_start_FIFO_blk[14] | proc_274_TLF_FIFO_blk[14] | proc_274_input_sync_blk[14] | proc_274_output_sync_blk[14]);
    assign proc_274_data_FIFO_blk[15] = 1'b0;
    assign proc_274_data_PIPO_blk[15] = 1'b0;
    assign proc_274_start_FIFO_blk[15] = 1'b0;
    assign proc_274_TLF_FIFO_blk[15] = 1'b0;
    assign proc_274_input_sync_blk[15] = 1'b0;
    assign proc_274_output_sync_blk[15] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[15] = dl_detect_out ? proc_dep_vld_vec_274_reg[15] : (proc_274_data_FIFO_blk[15] | proc_274_data_PIPO_blk[15] | proc_274_start_FIFO_blk[15] | proc_274_TLF_FIFO_blk[15] | proc_274_input_sync_blk[15] | proc_274_output_sync_blk[15]);
    assign proc_274_data_FIFO_blk[16] = 1'b0;
    assign proc_274_data_PIPO_blk[16] = 1'b0;
    assign proc_274_start_FIFO_blk[16] = 1'b0;
    assign proc_274_TLF_FIFO_blk[16] = 1'b0;
    assign proc_274_input_sync_blk[16] = 1'b0;
    assign proc_274_output_sync_blk[16] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_274[16] = dl_detect_out ? proc_dep_vld_vec_274_reg[16] : (proc_274_data_FIFO_blk[16] | proc_274_data_PIPO_blk[16] | proc_274_start_FIFO_blk[16] | proc_274_TLF_FIFO_blk[16] | proc_274_input_sync_blk[16] | proc_274_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_274_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_274_reg <= proc_dep_vld_vec_274;
        end
    end
    assign in_chan_dep_vld_vec_274[0] = dep_chan_vld_258_274;
    assign in_chan_dep_data_vec_274[351 : 0] = dep_chan_data_258_274;
    assign token_in_vec_274[0] = token_258_274;
    assign in_chan_dep_vld_vec_274[1] = dep_chan_vld_262_274;
    assign in_chan_dep_data_vec_274[703 : 352] = dep_chan_data_262_274;
    assign token_in_vec_274[1] = token_262_274;
    assign in_chan_dep_vld_vec_274[2] = dep_chan_vld_263_274;
    assign in_chan_dep_data_vec_274[1055 : 704] = dep_chan_data_263_274;
    assign token_in_vec_274[2] = token_263_274;
    assign in_chan_dep_vld_vec_274[3] = dep_chan_vld_264_274;
    assign in_chan_dep_data_vec_274[1407 : 1056] = dep_chan_data_264_274;
    assign token_in_vec_274[3] = token_264_274;
    assign in_chan_dep_vld_vec_274[4] = dep_chan_vld_265_274;
    assign in_chan_dep_data_vec_274[1759 : 1408] = dep_chan_data_265_274;
    assign token_in_vec_274[4] = token_265_274;
    assign in_chan_dep_vld_vec_274[5] = dep_chan_vld_266_274;
    assign in_chan_dep_data_vec_274[2111 : 1760] = dep_chan_data_266_274;
    assign token_in_vec_274[5] = token_266_274;
    assign in_chan_dep_vld_vec_274[6] = dep_chan_vld_267_274;
    assign in_chan_dep_data_vec_274[2463 : 2112] = dep_chan_data_267_274;
    assign token_in_vec_274[6] = token_267_274;
    assign in_chan_dep_vld_vec_274[7] = dep_chan_vld_268_274;
    assign in_chan_dep_data_vec_274[2815 : 2464] = dep_chan_data_268_274;
    assign token_in_vec_274[7] = token_268_274;
    assign in_chan_dep_vld_vec_274[8] = dep_chan_vld_269_274;
    assign in_chan_dep_data_vec_274[3167 : 2816] = dep_chan_data_269_274;
    assign token_in_vec_274[8] = token_269_274;
    assign in_chan_dep_vld_vec_274[9] = dep_chan_vld_270_274;
    assign in_chan_dep_data_vec_274[3519 : 3168] = dep_chan_data_270_274;
    assign token_in_vec_274[9] = token_270_274;
    assign in_chan_dep_vld_vec_274[10] = dep_chan_vld_271_274;
    assign in_chan_dep_data_vec_274[3871 : 3520] = dep_chan_data_271_274;
    assign token_in_vec_274[10] = token_271_274;
    assign in_chan_dep_vld_vec_274[11] = dep_chan_vld_272_274;
    assign in_chan_dep_data_vec_274[4223 : 3872] = dep_chan_data_272_274;
    assign token_in_vec_274[11] = token_272_274;
    assign in_chan_dep_vld_vec_274[12] = dep_chan_vld_273_274;
    assign in_chan_dep_data_vec_274[4575 : 4224] = dep_chan_data_273_274;
    assign token_in_vec_274[12] = token_273_274;
    assign in_chan_dep_vld_vec_274[13] = dep_chan_vld_275_274;
    assign in_chan_dep_data_vec_274[4927 : 4576] = dep_chan_data_275_274;
    assign token_in_vec_274[13] = token_275_274;
    assign in_chan_dep_vld_vec_274[14] = dep_chan_vld_276_274;
    assign in_chan_dep_data_vec_274[5279 : 4928] = dep_chan_data_276_274;
    assign token_in_vec_274[14] = token_276_274;
    assign in_chan_dep_vld_vec_274[15] = dep_chan_vld_277_274;
    assign in_chan_dep_data_vec_274[5631 : 5280] = dep_chan_data_277_274;
    assign token_in_vec_274[15] = token_277_274;
    assign in_chan_dep_vld_vec_274[16] = dep_chan_vld_351_274;
    assign in_chan_dep_data_vec_274[5983 : 5632] = dep_chan_data_351_274;
    assign token_in_vec_274[16] = token_351_274;
    assign dep_chan_vld_274_258 = out_chan_dep_vld_vec_274[0];
    assign dep_chan_data_274_258 = out_chan_dep_data_274;
    assign token_274_258 = token_out_vec_274[0];
    assign dep_chan_vld_274_262 = out_chan_dep_vld_vec_274[1];
    assign dep_chan_data_274_262 = out_chan_dep_data_274;
    assign token_274_262 = token_out_vec_274[1];
    assign dep_chan_vld_274_263 = out_chan_dep_vld_vec_274[2];
    assign dep_chan_data_274_263 = out_chan_dep_data_274;
    assign token_274_263 = token_out_vec_274[2];
    assign dep_chan_vld_274_264 = out_chan_dep_vld_vec_274[3];
    assign dep_chan_data_274_264 = out_chan_dep_data_274;
    assign token_274_264 = token_out_vec_274[3];
    assign dep_chan_vld_274_265 = out_chan_dep_vld_vec_274[4];
    assign dep_chan_data_274_265 = out_chan_dep_data_274;
    assign token_274_265 = token_out_vec_274[4];
    assign dep_chan_vld_274_266 = out_chan_dep_vld_vec_274[5];
    assign dep_chan_data_274_266 = out_chan_dep_data_274;
    assign token_274_266 = token_out_vec_274[5];
    assign dep_chan_vld_274_267 = out_chan_dep_vld_vec_274[6];
    assign dep_chan_data_274_267 = out_chan_dep_data_274;
    assign token_274_267 = token_out_vec_274[6];
    assign dep_chan_vld_274_268 = out_chan_dep_vld_vec_274[7];
    assign dep_chan_data_274_268 = out_chan_dep_data_274;
    assign token_274_268 = token_out_vec_274[7];
    assign dep_chan_vld_274_269 = out_chan_dep_vld_vec_274[8];
    assign dep_chan_data_274_269 = out_chan_dep_data_274;
    assign token_274_269 = token_out_vec_274[8];
    assign dep_chan_vld_274_270 = out_chan_dep_vld_vec_274[9];
    assign dep_chan_data_274_270 = out_chan_dep_data_274;
    assign token_274_270 = token_out_vec_274[9];
    assign dep_chan_vld_274_271 = out_chan_dep_vld_vec_274[10];
    assign dep_chan_data_274_271 = out_chan_dep_data_274;
    assign token_274_271 = token_out_vec_274[10];
    assign dep_chan_vld_274_272 = out_chan_dep_vld_vec_274[11];
    assign dep_chan_data_274_272 = out_chan_dep_data_274;
    assign token_274_272 = token_out_vec_274[11];
    assign dep_chan_vld_274_273 = out_chan_dep_vld_vec_274[12];
    assign dep_chan_data_274_273 = out_chan_dep_data_274;
    assign token_274_273 = token_out_vec_274[12];
    assign dep_chan_vld_274_275 = out_chan_dep_vld_vec_274[13];
    assign dep_chan_data_274_275 = out_chan_dep_data_274;
    assign token_274_275 = token_out_vec_274[13];
    assign dep_chan_vld_274_276 = out_chan_dep_vld_vec_274[14];
    assign dep_chan_data_274_276 = out_chan_dep_data_274;
    assign token_274_276 = token_out_vec_274[14];
    assign dep_chan_vld_274_277 = out_chan_dep_vld_vec_274[15];
    assign dep_chan_data_274_277 = out_chan_dep_data_274;
    assign token_274_277 = token_out_vec_274[15];
    assign dep_chan_vld_274_351 = out_chan_dep_vld_vec_274[16];
    assign dep_chan_data_274_351 = out_chan_dep_data_274;
    assign token_274_351 = token_out_vec_274[16];

    // Process: grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 275, 17, 17) top_hls_deadlock_detect_unit_275 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_275),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_275),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_275),
        .token_in_vec(token_in_vec_275),
        .dl_detect_in(dl_detect_out),
        .origin(origin[275]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_275),
        .out_chan_dep_data(out_chan_dep_data_275),
        .token_out_vec(token_out_vec_275),
        .dl_detect_out(dl_in_vec[275]));

    assign proc_275_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.fifo_B_PE_8_5_x1145_blk_n);
    assign proc_275_data_PIPO_blk[0] = 1'b0;
    assign proc_275_start_FIFO_blk[0] = 1'b0;
    assign proc_275_TLF_FIFO_blk[0] = 1'b0;
    assign proc_275_input_sync_blk[0] = 1'b0;
    assign proc_275_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_275[0] = dl_detect_out ? proc_dep_vld_vec_275_reg[0] : (proc_275_data_FIFO_blk[0] | proc_275_data_PIPO_blk[0] | proc_275_start_FIFO_blk[0] | proc_275_TLF_FIFO_blk[0] | proc_275_input_sync_blk[0] | proc_275_output_sync_blk[0]);
    assign proc_275_data_FIFO_blk[1] = 1'b0;
    assign proc_275_data_PIPO_blk[1] = 1'b0;
    assign proc_275_start_FIFO_blk[1] = 1'b0;
    assign proc_275_TLF_FIFO_blk[1] = 1'b0;
    assign proc_275_input_sync_blk[1] = 1'b0;
    assign proc_275_output_sync_blk[1] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[1] = dl_detect_out ? proc_dep_vld_vec_275_reg[1] : (proc_275_data_FIFO_blk[1] | proc_275_data_PIPO_blk[1] | proc_275_start_FIFO_blk[1] | proc_275_TLF_FIFO_blk[1] | proc_275_input_sync_blk[1] | proc_275_output_sync_blk[1]);
    assign proc_275_data_FIFO_blk[2] = 1'b0;
    assign proc_275_data_PIPO_blk[2] = 1'b0;
    assign proc_275_start_FIFO_blk[2] = 1'b0;
    assign proc_275_TLF_FIFO_blk[2] = 1'b0;
    assign proc_275_input_sync_blk[2] = 1'b0;
    assign proc_275_output_sync_blk[2] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[2] = dl_detect_out ? proc_dep_vld_vec_275_reg[2] : (proc_275_data_FIFO_blk[2] | proc_275_data_PIPO_blk[2] | proc_275_start_FIFO_blk[2] | proc_275_TLF_FIFO_blk[2] | proc_275_input_sync_blk[2] | proc_275_output_sync_blk[2]);
    assign proc_275_data_FIFO_blk[3] = 1'b0;
    assign proc_275_data_PIPO_blk[3] = 1'b0;
    assign proc_275_start_FIFO_blk[3] = 1'b0;
    assign proc_275_TLF_FIFO_blk[3] = 1'b0;
    assign proc_275_input_sync_blk[3] = 1'b0;
    assign proc_275_output_sync_blk[3] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[3] = dl_detect_out ? proc_dep_vld_vec_275_reg[3] : (proc_275_data_FIFO_blk[3] | proc_275_data_PIPO_blk[3] | proc_275_start_FIFO_blk[3] | proc_275_TLF_FIFO_blk[3] | proc_275_input_sync_blk[3] | proc_275_output_sync_blk[3]);
    assign proc_275_data_FIFO_blk[4] = 1'b0;
    assign proc_275_data_PIPO_blk[4] = 1'b0;
    assign proc_275_start_FIFO_blk[4] = 1'b0;
    assign proc_275_TLF_FIFO_blk[4] = 1'b0;
    assign proc_275_input_sync_blk[4] = 1'b0;
    assign proc_275_output_sync_blk[4] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[4] = dl_detect_out ? proc_dep_vld_vec_275_reg[4] : (proc_275_data_FIFO_blk[4] | proc_275_data_PIPO_blk[4] | proc_275_start_FIFO_blk[4] | proc_275_TLF_FIFO_blk[4] | proc_275_input_sync_blk[4] | proc_275_output_sync_blk[4]);
    assign proc_275_data_FIFO_blk[5] = 1'b0;
    assign proc_275_data_PIPO_blk[5] = 1'b0;
    assign proc_275_start_FIFO_blk[5] = 1'b0;
    assign proc_275_TLF_FIFO_blk[5] = 1'b0;
    assign proc_275_input_sync_blk[5] = 1'b0;
    assign proc_275_output_sync_blk[5] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[5] = dl_detect_out ? proc_dep_vld_vec_275_reg[5] : (proc_275_data_FIFO_blk[5] | proc_275_data_PIPO_blk[5] | proc_275_start_FIFO_blk[5] | proc_275_TLF_FIFO_blk[5] | proc_275_input_sync_blk[5] | proc_275_output_sync_blk[5]);
    assign proc_275_data_FIFO_blk[6] = 1'b0;
    assign proc_275_data_PIPO_blk[6] = 1'b0;
    assign proc_275_start_FIFO_blk[6] = 1'b0;
    assign proc_275_TLF_FIFO_blk[6] = 1'b0;
    assign proc_275_input_sync_blk[6] = 1'b0;
    assign proc_275_output_sync_blk[6] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[6] = dl_detect_out ? proc_dep_vld_vec_275_reg[6] : (proc_275_data_FIFO_blk[6] | proc_275_data_PIPO_blk[6] | proc_275_start_FIFO_blk[6] | proc_275_TLF_FIFO_blk[6] | proc_275_input_sync_blk[6] | proc_275_output_sync_blk[6]);
    assign proc_275_data_FIFO_blk[7] = 1'b0;
    assign proc_275_data_PIPO_blk[7] = 1'b0;
    assign proc_275_start_FIFO_blk[7] = 1'b0;
    assign proc_275_TLF_FIFO_blk[7] = 1'b0;
    assign proc_275_input_sync_blk[7] = 1'b0;
    assign proc_275_output_sync_blk[7] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[7] = dl_detect_out ? proc_dep_vld_vec_275_reg[7] : (proc_275_data_FIFO_blk[7] | proc_275_data_PIPO_blk[7] | proc_275_start_FIFO_blk[7] | proc_275_TLF_FIFO_blk[7] | proc_275_input_sync_blk[7] | proc_275_output_sync_blk[7]);
    assign proc_275_data_FIFO_blk[8] = 1'b0;
    assign proc_275_data_PIPO_blk[8] = 1'b0;
    assign proc_275_start_FIFO_blk[8] = 1'b0;
    assign proc_275_TLF_FIFO_blk[8] = 1'b0;
    assign proc_275_input_sync_blk[8] = 1'b0;
    assign proc_275_output_sync_blk[8] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[8] = dl_detect_out ? proc_dep_vld_vec_275_reg[8] : (proc_275_data_FIFO_blk[8] | proc_275_data_PIPO_blk[8] | proc_275_start_FIFO_blk[8] | proc_275_TLF_FIFO_blk[8] | proc_275_input_sync_blk[8] | proc_275_output_sync_blk[8]);
    assign proc_275_data_FIFO_blk[9] = 1'b0;
    assign proc_275_data_PIPO_blk[9] = 1'b0;
    assign proc_275_start_FIFO_blk[9] = 1'b0;
    assign proc_275_TLF_FIFO_blk[9] = 1'b0;
    assign proc_275_input_sync_blk[9] = 1'b0;
    assign proc_275_output_sync_blk[9] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[9] = dl_detect_out ? proc_dep_vld_vec_275_reg[9] : (proc_275_data_FIFO_blk[9] | proc_275_data_PIPO_blk[9] | proc_275_start_FIFO_blk[9] | proc_275_TLF_FIFO_blk[9] | proc_275_input_sync_blk[9] | proc_275_output_sync_blk[9]);
    assign proc_275_data_FIFO_blk[10] = 1'b0;
    assign proc_275_data_PIPO_blk[10] = 1'b0;
    assign proc_275_start_FIFO_blk[10] = 1'b0;
    assign proc_275_TLF_FIFO_blk[10] = 1'b0;
    assign proc_275_input_sync_blk[10] = 1'b0;
    assign proc_275_output_sync_blk[10] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[10] = dl_detect_out ? proc_dep_vld_vec_275_reg[10] : (proc_275_data_FIFO_blk[10] | proc_275_data_PIPO_blk[10] | proc_275_start_FIFO_blk[10] | proc_275_TLF_FIFO_blk[10] | proc_275_input_sync_blk[10] | proc_275_output_sync_blk[10]);
    assign proc_275_data_FIFO_blk[11] = 1'b0;
    assign proc_275_data_PIPO_blk[11] = 1'b0;
    assign proc_275_start_FIFO_blk[11] = 1'b0;
    assign proc_275_TLF_FIFO_blk[11] = 1'b0;
    assign proc_275_input_sync_blk[11] = 1'b0;
    assign proc_275_output_sync_blk[11] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[11] = dl_detect_out ? proc_dep_vld_vec_275_reg[11] : (proc_275_data_FIFO_blk[11] | proc_275_data_PIPO_blk[11] | proc_275_start_FIFO_blk[11] | proc_275_TLF_FIFO_blk[11] | proc_275_input_sync_blk[11] | proc_275_output_sync_blk[11]);
    assign proc_275_data_FIFO_blk[12] = 1'b0;
    assign proc_275_data_PIPO_blk[12] = 1'b0;
    assign proc_275_start_FIFO_blk[12] = 1'b0;
    assign proc_275_TLF_FIFO_blk[12] = 1'b0;
    assign proc_275_input_sync_blk[12] = 1'b0;
    assign proc_275_output_sync_blk[12] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[12] = dl_detect_out ? proc_dep_vld_vec_275_reg[12] : (proc_275_data_FIFO_blk[12] | proc_275_data_PIPO_blk[12] | proc_275_start_FIFO_blk[12] | proc_275_TLF_FIFO_blk[12] | proc_275_input_sync_blk[12] | proc_275_output_sync_blk[12]);
    assign proc_275_data_FIFO_blk[13] = 1'b0;
    assign proc_275_data_PIPO_blk[13] = 1'b0;
    assign proc_275_start_FIFO_blk[13] = 1'b0;
    assign proc_275_TLF_FIFO_blk[13] = 1'b0;
    assign proc_275_input_sync_blk[13] = 1'b0;
    assign proc_275_output_sync_blk[13] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[13] = dl_detect_out ? proc_dep_vld_vec_275_reg[13] : (proc_275_data_FIFO_blk[13] | proc_275_data_PIPO_blk[13] | proc_275_start_FIFO_blk[13] | proc_275_TLF_FIFO_blk[13] | proc_275_input_sync_blk[13] | proc_275_output_sync_blk[13]);
    assign proc_275_data_FIFO_blk[14] = 1'b0;
    assign proc_275_data_PIPO_blk[14] = 1'b0;
    assign proc_275_start_FIFO_blk[14] = 1'b0;
    assign proc_275_TLF_FIFO_blk[14] = 1'b0;
    assign proc_275_input_sync_blk[14] = 1'b0;
    assign proc_275_output_sync_blk[14] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[14] = dl_detect_out ? proc_dep_vld_vec_275_reg[14] : (proc_275_data_FIFO_blk[14] | proc_275_data_PIPO_blk[14] | proc_275_start_FIFO_blk[14] | proc_275_TLF_FIFO_blk[14] | proc_275_input_sync_blk[14] | proc_275_output_sync_blk[14]);
    assign proc_275_data_FIFO_blk[15] = 1'b0;
    assign proc_275_data_PIPO_blk[15] = 1'b0;
    assign proc_275_start_FIFO_blk[15] = 1'b0;
    assign proc_275_TLF_FIFO_blk[15] = 1'b0;
    assign proc_275_input_sync_blk[15] = 1'b0;
    assign proc_275_output_sync_blk[15] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[15] = dl_detect_out ? proc_dep_vld_vec_275_reg[15] : (proc_275_data_FIFO_blk[15] | proc_275_data_PIPO_blk[15] | proc_275_start_FIFO_blk[15] | proc_275_TLF_FIFO_blk[15] | proc_275_input_sync_blk[15] | proc_275_output_sync_blk[15]);
    assign proc_275_data_FIFO_blk[16] = 1'b0;
    assign proc_275_data_PIPO_blk[16] = 1'b0;
    assign proc_275_start_FIFO_blk[16] = 1'b0;
    assign proc_275_TLF_FIFO_blk[16] = 1'b0;
    assign proc_275_input_sync_blk[16] = 1'b0;
    assign proc_275_output_sync_blk[16] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_275[16] = dl_detect_out ? proc_dep_vld_vec_275_reg[16] : (proc_275_data_FIFO_blk[16] | proc_275_data_PIPO_blk[16] | proc_275_start_FIFO_blk[16] | proc_275_TLF_FIFO_blk[16] | proc_275_input_sync_blk[16] | proc_275_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_275_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_275_reg <= proc_dep_vld_vec_275;
        end
    end
    assign in_chan_dep_vld_vec_275[0] = dep_chan_vld_259_275;
    assign in_chan_dep_data_vec_275[351 : 0] = dep_chan_data_259_275;
    assign token_in_vec_275[0] = token_259_275;
    assign in_chan_dep_vld_vec_275[1] = dep_chan_vld_262_275;
    assign in_chan_dep_data_vec_275[703 : 352] = dep_chan_data_262_275;
    assign token_in_vec_275[1] = token_262_275;
    assign in_chan_dep_vld_vec_275[2] = dep_chan_vld_263_275;
    assign in_chan_dep_data_vec_275[1055 : 704] = dep_chan_data_263_275;
    assign token_in_vec_275[2] = token_263_275;
    assign in_chan_dep_vld_vec_275[3] = dep_chan_vld_264_275;
    assign in_chan_dep_data_vec_275[1407 : 1056] = dep_chan_data_264_275;
    assign token_in_vec_275[3] = token_264_275;
    assign in_chan_dep_vld_vec_275[4] = dep_chan_vld_265_275;
    assign in_chan_dep_data_vec_275[1759 : 1408] = dep_chan_data_265_275;
    assign token_in_vec_275[4] = token_265_275;
    assign in_chan_dep_vld_vec_275[5] = dep_chan_vld_266_275;
    assign in_chan_dep_data_vec_275[2111 : 1760] = dep_chan_data_266_275;
    assign token_in_vec_275[5] = token_266_275;
    assign in_chan_dep_vld_vec_275[6] = dep_chan_vld_267_275;
    assign in_chan_dep_data_vec_275[2463 : 2112] = dep_chan_data_267_275;
    assign token_in_vec_275[6] = token_267_275;
    assign in_chan_dep_vld_vec_275[7] = dep_chan_vld_268_275;
    assign in_chan_dep_data_vec_275[2815 : 2464] = dep_chan_data_268_275;
    assign token_in_vec_275[7] = token_268_275;
    assign in_chan_dep_vld_vec_275[8] = dep_chan_vld_269_275;
    assign in_chan_dep_data_vec_275[3167 : 2816] = dep_chan_data_269_275;
    assign token_in_vec_275[8] = token_269_275;
    assign in_chan_dep_vld_vec_275[9] = dep_chan_vld_270_275;
    assign in_chan_dep_data_vec_275[3519 : 3168] = dep_chan_data_270_275;
    assign token_in_vec_275[9] = token_270_275;
    assign in_chan_dep_vld_vec_275[10] = dep_chan_vld_271_275;
    assign in_chan_dep_data_vec_275[3871 : 3520] = dep_chan_data_271_275;
    assign token_in_vec_275[10] = token_271_275;
    assign in_chan_dep_vld_vec_275[11] = dep_chan_vld_272_275;
    assign in_chan_dep_data_vec_275[4223 : 3872] = dep_chan_data_272_275;
    assign token_in_vec_275[11] = token_272_275;
    assign in_chan_dep_vld_vec_275[12] = dep_chan_vld_273_275;
    assign in_chan_dep_data_vec_275[4575 : 4224] = dep_chan_data_273_275;
    assign token_in_vec_275[12] = token_273_275;
    assign in_chan_dep_vld_vec_275[13] = dep_chan_vld_274_275;
    assign in_chan_dep_data_vec_275[4927 : 4576] = dep_chan_data_274_275;
    assign token_in_vec_275[13] = token_274_275;
    assign in_chan_dep_vld_vec_275[14] = dep_chan_vld_276_275;
    assign in_chan_dep_data_vec_275[5279 : 4928] = dep_chan_data_276_275;
    assign token_in_vec_275[14] = token_276_275;
    assign in_chan_dep_vld_vec_275[15] = dep_chan_vld_277_275;
    assign in_chan_dep_data_vec_275[5631 : 5280] = dep_chan_data_277_275;
    assign token_in_vec_275[15] = token_277_275;
    assign in_chan_dep_vld_vec_275[16] = dep_chan_vld_351_275;
    assign in_chan_dep_data_vec_275[5983 : 5632] = dep_chan_data_351_275;
    assign token_in_vec_275[16] = token_351_275;
    assign dep_chan_vld_275_259 = out_chan_dep_vld_vec_275[0];
    assign dep_chan_data_275_259 = out_chan_dep_data_275;
    assign token_275_259 = token_out_vec_275[0];
    assign dep_chan_vld_275_262 = out_chan_dep_vld_vec_275[1];
    assign dep_chan_data_275_262 = out_chan_dep_data_275;
    assign token_275_262 = token_out_vec_275[1];
    assign dep_chan_vld_275_263 = out_chan_dep_vld_vec_275[2];
    assign dep_chan_data_275_263 = out_chan_dep_data_275;
    assign token_275_263 = token_out_vec_275[2];
    assign dep_chan_vld_275_264 = out_chan_dep_vld_vec_275[3];
    assign dep_chan_data_275_264 = out_chan_dep_data_275;
    assign token_275_264 = token_out_vec_275[3];
    assign dep_chan_vld_275_265 = out_chan_dep_vld_vec_275[4];
    assign dep_chan_data_275_265 = out_chan_dep_data_275;
    assign token_275_265 = token_out_vec_275[4];
    assign dep_chan_vld_275_266 = out_chan_dep_vld_vec_275[5];
    assign dep_chan_data_275_266 = out_chan_dep_data_275;
    assign token_275_266 = token_out_vec_275[5];
    assign dep_chan_vld_275_267 = out_chan_dep_vld_vec_275[6];
    assign dep_chan_data_275_267 = out_chan_dep_data_275;
    assign token_275_267 = token_out_vec_275[6];
    assign dep_chan_vld_275_268 = out_chan_dep_vld_vec_275[7];
    assign dep_chan_data_275_268 = out_chan_dep_data_275;
    assign token_275_268 = token_out_vec_275[7];
    assign dep_chan_vld_275_269 = out_chan_dep_vld_vec_275[8];
    assign dep_chan_data_275_269 = out_chan_dep_data_275;
    assign token_275_269 = token_out_vec_275[8];
    assign dep_chan_vld_275_270 = out_chan_dep_vld_vec_275[9];
    assign dep_chan_data_275_270 = out_chan_dep_data_275;
    assign token_275_270 = token_out_vec_275[9];
    assign dep_chan_vld_275_271 = out_chan_dep_vld_vec_275[10];
    assign dep_chan_data_275_271 = out_chan_dep_data_275;
    assign token_275_271 = token_out_vec_275[10];
    assign dep_chan_vld_275_272 = out_chan_dep_vld_vec_275[11];
    assign dep_chan_data_275_272 = out_chan_dep_data_275;
    assign token_275_272 = token_out_vec_275[11];
    assign dep_chan_vld_275_273 = out_chan_dep_vld_vec_275[12];
    assign dep_chan_data_275_273 = out_chan_dep_data_275;
    assign token_275_273 = token_out_vec_275[12];
    assign dep_chan_vld_275_274 = out_chan_dep_vld_vec_275[13];
    assign dep_chan_data_275_274 = out_chan_dep_data_275;
    assign token_275_274 = token_out_vec_275[13];
    assign dep_chan_vld_275_276 = out_chan_dep_vld_vec_275[14];
    assign dep_chan_data_275_276 = out_chan_dep_data_275;
    assign token_275_276 = token_out_vec_275[14];
    assign dep_chan_vld_275_277 = out_chan_dep_vld_vec_275[15];
    assign dep_chan_data_275_277 = out_chan_dep_data_275;
    assign token_275_277 = token_out_vec_275[15];
    assign dep_chan_vld_275_351 = out_chan_dep_vld_vec_275[16];
    assign dep_chan_data_275_351 = out_chan_dep_data_275;
    assign token_275_351 = token_out_vec_275[16];

    // Process: grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 276, 17, 17) top_hls_deadlock_detect_unit_276 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_276),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_276),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_276),
        .token_in_vec(token_in_vec_276),
        .dl_detect_in(dl_detect_out),
        .origin(origin[276]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_276),
        .out_chan_dep_data(out_chan_dep_data_276),
        .token_out_vec(token_out_vec_276),
        .dl_detect_out(dl_in_vec[276]));

    assign proc_276_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.fifo_B_PE_8_6_x1154_blk_n);
    assign proc_276_data_PIPO_blk[0] = 1'b0;
    assign proc_276_start_FIFO_blk[0] = 1'b0;
    assign proc_276_TLF_FIFO_blk[0] = 1'b0;
    assign proc_276_input_sync_blk[0] = 1'b0;
    assign proc_276_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_276[0] = dl_detect_out ? proc_dep_vld_vec_276_reg[0] : (proc_276_data_FIFO_blk[0] | proc_276_data_PIPO_blk[0] | proc_276_start_FIFO_blk[0] | proc_276_TLF_FIFO_blk[0] | proc_276_input_sync_blk[0] | proc_276_output_sync_blk[0]);
    assign proc_276_data_FIFO_blk[1] = 1'b0;
    assign proc_276_data_PIPO_blk[1] = 1'b0;
    assign proc_276_start_FIFO_blk[1] = 1'b0;
    assign proc_276_TLF_FIFO_blk[1] = 1'b0;
    assign proc_276_input_sync_blk[1] = 1'b0;
    assign proc_276_output_sync_blk[1] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[1] = dl_detect_out ? proc_dep_vld_vec_276_reg[1] : (proc_276_data_FIFO_blk[1] | proc_276_data_PIPO_blk[1] | proc_276_start_FIFO_blk[1] | proc_276_TLF_FIFO_blk[1] | proc_276_input_sync_blk[1] | proc_276_output_sync_blk[1]);
    assign proc_276_data_FIFO_blk[2] = 1'b0;
    assign proc_276_data_PIPO_blk[2] = 1'b0;
    assign proc_276_start_FIFO_blk[2] = 1'b0;
    assign proc_276_TLF_FIFO_blk[2] = 1'b0;
    assign proc_276_input_sync_blk[2] = 1'b0;
    assign proc_276_output_sync_blk[2] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[2] = dl_detect_out ? proc_dep_vld_vec_276_reg[2] : (proc_276_data_FIFO_blk[2] | proc_276_data_PIPO_blk[2] | proc_276_start_FIFO_blk[2] | proc_276_TLF_FIFO_blk[2] | proc_276_input_sync_blk[2] | proc_276_output_sync_blk[2]);
    assign proc_276_data_FIFO_blk[3] = 1'b0;
    assign proc_276_data_PIPO_blk[3] = 1'b0;
    assign proc_276_start_FIFO_blk[3] = 1'b0;
    assign proc_276_TLF_FIFO_blk[3] = 1'b0;
    assign proc_276_input_sync_blk[3] = 1'b0;
    assign proc_276_output_sync_blk[3] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[3] = dl_detect_out ? proc_dep_vld_vec_276_reg[3] : (proc_276_data_FIFO_blk[3] | proc_276_data_PIPO_blk[3] | proc_276_start_FIFO_blk[3] | proc_276_TLF_FIFO_blk[3] | proc_276_input_sync_blk[3] | proc_276_output_sync_blk[3]);
    assign proc_276_data_FIFO_blk[4] = 1'b0;
    assign proc_276_data_PIPO_blk[4] = 1'b0;
    assign proc_276_start_FIFO_blk[4] = 1'b0;
    assign proc_276_TLF_FIFO_blk[4] = 1'b0;
    assign proc_276_input_sync_blk[4] = 1'b0;
    assign proc_276_output_sync_blk[4] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[4] = dl_detect_out ? proc_dep_vld_vec_276_reg[4] : (proc_276_data_FIFO_blk[4] | proc_276_data_PIPO_blk[4] | proc_276_start_FIFO_blk[4] | proc_276_TLF_FIFO_blk[4] | proc_276_input_sync_blk[4] | proc_276_output_sync_blk[4]);
    assign proc_276_data_FIFO_blk[5] = 1'b0;
    assign proc_276_data_PIPO_blk[5] = 1'b0;
    assign proc_276_start_FIFO_blk[5] = 1'b0;
    assign proc_276_TLF_FIFO_blk[5] = 1'b0;
    assign proc_276_input_sync_blk[5] = 1'b0;
    assign proc_276_output_sync_blk[5] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[5] = dl_detect_out ? proc_dep_vld_vec_276_reg[5] : (proc_276_data_FIFO_blk[5] | proc_276_data_PIPO_blk[5] | proc_276_start_FIFO_blk[5] | proc_276_TLF_FIFO_blk[5] | proc_276_input_sync_blk[5] | proc_276_output_sync_blk[5]);
    assign proc_276_data_FIFO_blk[6] = 1'b0;
    assign proc_276_data_PIPO_blk[6] = 1'b0;
    assign proc_276_start_FIFO_blk[6] = 1'b0;
    assign proc_276_TLF_FIFO_blk[6] = 1'b0;
    assign proc_276_input_sync_blk[6] = 1'b0;
    assign proc_276_output_sync_blk[6] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[6] = dl_detect_out ? proc_dep_vld_vec_276_reg[6] : (proc_276_data_FIFO_blk[6] | proc_276_data_PIPO_blk[6] | proc_276_start_FIFO_blk[6] | proc_276_TLF_FIFO_blk[6] | proc_276_input_sync_blk[6] | proc_276_output_sync_blk[6]);
    assign proc_276_data_FIFO_blk[7] = 1'b0;
    assign proc_276_data_PIPO_blk[7] = 1'b0;
    assign proc_276_start_FIFO_blk[7] = 1'b0;
    assign proc_276_TLF_FIFO_blk[7] = 1'b0;
    assign proc_276_input_sync_blk[7] = 1'b0;
    assign proc_276_output_sync_blk[7] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[7] = dl_detect_out ? proc_dep_vld_vec_276_reg[7] : (proc_276_data_FIFO_blk[7] | proc_276_data_PIPO_blk[7] | proc_276_start_FIFO_blk[7] | proc_276_TLF_FIFO_blk[7] | proc_276_input_sync_blk[7] | proc_276_output_sync_blk[7]);
    assign proc_276_data_FIFO_blk[8] = 1'b0;
    assign proc_276_data_PIPO_blk[8] = 1'b0;
    assign proc_276_start_FIFO_blk[8] = 1'b0;
    assign proc_276_TLF_FIFO_blk[8] = 1'b0;
    assign proc_276_input_sync_blk[8] = 1'b0;
    assign proc_276_output_sync_blk[8] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[8] = dl_detect_out ? proc_dep_vld_vec_276_reg[8] : (proc_276_data_FIFO_blk[8] | proc_276_data_PIPO_blk[8] | proc_276_start_FIFO_blk[8] | proc_276_TLF_FIFO_blk[8] | proc_276_input_sync_blk[8] | proc_276_output_sync_blk[8]);
    assign proc_276_data_FIFO_blk[9] = 1'b0;
    assign proc_276_data_PIPO_blk[9] = 1'b0;
    assign proc_276_start_FIFO_blk[9] = 1'b0;
    assign proc_276_TLF_FIFO_blk[9] = 1'b0;
    assign proc_276_input_sync_blk[9] = 1'b0;
    assign proc_276_output_sync_blk[9] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[9] = dl_detect_out ? proc_dep_vld_vec_276_reg[9] : (proc_276_data_FIFO_blk[9] | proc_276_data_PIPO_blk[9] | proc_276_start_FIFO_blk[9] | proc_276_TLF_FIFO_blk[9] | proc_276_input_sync_blk[9] | proc_276_output_sync_blk[9]);
    assign proc_276_data_FIFO_blk[10] = 1'b0;
    assign proc_276_data_PIPO_blk[10] = 1'b0;
    assign proc_276_start_FIFO_blk[10] = 1'b0;
    assign proc_276_TLF_FIFO_blk[10] = 1'b0;
    assign proc_276_input_sync_blk[10] = 1'b0;
    assign proc_276_output_sync_blk[10] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[10] = dl_detect_out ? proc_dep_vld_vec_276_reg[10] : (proc_276_data_FIFO_blk[10] | proc_276_data_PIPO_blk[10] | proc_276_start_FIFO_blk[10] | proc_276_TLF_FIFO_blk[10] | proc_276_input_sync_blk[10] | proc_276_output_sync_blk[10]);
    assign proc_276_data_FIFO_blk[11] = 1'b0;
    assign proc_276_data_PIPO_blk[11] = 1'b0;
    assign proc_276_start_FIFO_blk[11] = 1'b0;
    assign proc_276_TLF_FIFO_blk[11] = 1'b0;
    assign proc_276_input_sync_blk[11] = 1'b0;
    assign proc_276_output_sync_blk[11] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[11] = dl_detect_out ? proc_dep_vld_vec_276_reg[11] : (proc_276_data_FIFO_blk[11] | proc_276_data_PIPO_blk[11] | proc_276_start_FIFO_blk[11] | proc_276_TLF_FIFO_blk[11] | proc_276_input_sync_blk[11] | proc_276_output_sync_blk[11]);
    assign proc_276_data_FIFO_blk[12] = 1'b0;
    assign proc_276_data_PIPO_blk[12] = 1'b0;
    assign proc_276_start_FIFO_blk[12] = 1'b0;
    assign proc_276_TLF_FIFO_blk[12] = 1'b0;
    assign proc_276_input_sync_blk[12] = 1'b0;
    assign proc_276_output_sync_blk[12] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[12] = dl_detect_out ? proc_dep_vld_vec_276_reg[12] : (proc_276_data_FIFO_blk[12] | proc_276_data_PIPO_blk[12] | proc_276_start_FIFO_blk[12] | proc_276_TLF_FIFO_blk[12] | proc_276_input_sync_blk[12] | proc_276_output_sync_blk[12]);
    assign proc_276_data_FIFO_blk[13] = 1'b0;
    assign proc_276_data_PIPO_blk[13] = 1'b0;
    assign proc_276_start_FIFO_blk[13] = 1'b0;
    assign proc_276_TLF_FIFO_blk[13] = 1'b0;
    assign proc_276_input_sync_blk[13] = 1'b0;
    assign proc_276_output_sync_blk[13] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[13] = dl_detect_out ? proc_dep_vld_vec_276_reg[13] : (proc_276_data_FIFO_blk[13] | proc_276_data_PIPO_blk[13] | proc_276_start_FIFO_blk[13] | proc_276_TLF_FIFO_blk[13] | proc_276_input_sync_blk[13] | proc_276_output_sync_blk[13]);
    assign proc_276_data_FIFO_blk[14] = 1'b0;
    assign proc_276_data_PIPO_blk[14] = 1'b0;
    assign proc_276_start_FIFO_blk[14] = 1'b0;
    assign proc_276_TLF_FIFO_blk[14] = 1'b0;
    assign proc_276_input_sync_blk[14] = 1'b0;
    assign proc_276_output_sync_blk[14] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[14] = dl_detect_out ? proc_dep_vld_vec_276_reg[14] : (proc_276_data_FIFO_blk[14] | proc_276_data_PIPO_blk[14] | proc_276_start_FIFO_blk[14] | proc_276_TLF_FIFO_blk[14] | proc_276_input_sync_blk[14] | proc_276_output_sync_blk[14]);
    assign proc_276_data_FIFO_blk[15] = 1'b0;
    assign proc_276_data_PIPO_blk[15] = 1'b0;
    assign proc_276_start_FIFO_blk[15] = 1'b0;
    assign proc_276_TLF_FIFO_blk[15] = 1'b0;
    assign proc_276_input_sync_blk[15] = 1'b0;
    assign proc_276_output_sync_blk[15] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[15] = dl_detect_out ? proc_dep_vld_vec_276_reg[15] : (proc_276_data_FIFO_blk[15] | proc_276_data_PIPO_blk[15] | proc_276_start_FIFO_blk[15] | proc_276_TLF_FIFO_blk[15] | proc_276_input_sync_blk[15] | proc_276_output_sync_blk[15]);
    assign proc_276_data_FIFO_blk[16] = 1'b0;
    assign proc_276_data_PIPO_blk[16] = 1'b0;
    assign proc_276_start_FIFO_blk[16] = 1'b0;
    assign proc_276_TLF_FIFO_blk[16] = 1'b0;
    assign proc_276_input_sync_blk[16] = 1'b0;
    assign proc_276_output_sync_blk[16] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_276[16] = dl_detect_out ? proc_dep_vld_vec_276_reg[16] : (proc_276_data_FIFO_blk[16] | proc_276_data_PIPO_blk[16] | proc_276_start_FIFO_blk[16] | proc_276_TLF_FIFO_blk[16] | proc_276_input_sync_blk[16] | proc_276_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_276_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_276_reg <= proc_dep_vld_vec_276;
        end
    end
    assign in_chan_dep_vld_vec_276[0] = dep_chan_vld_260_276;
    assign in_chan_dep_data_vec_276[351 : 0] = dep_chan_data_260_276;
    assign token_in_vec_276[0] = token_260_276;
    assign in_chan_dep_vld_vec_276[1] = dep_chan_vld_262_276;
    assign in_chan_dep_data_vec_276[703 : 352] = dep_chan_data_262_276;
    assign token_in_vec_276[1] = token_262_276;
    assign in_chan_dep_vld_vec_276[2] = dep_chan_vld_263_276;
    assign in_chan_dep_data_vec_276[1055 : 704] = dep_chan_data_263_276;
    assign token_in_vec_276[2] = token_263_276;
    assign in_chan_dep_vld_vec_276[3] = dep_chan_vld_264_276;
    assign in_chan_dep_data_vec_276[1407 : 1056] = dep_chan_data_264_276;
    assign token_in_vec_276[3] = token_264_276;
    assign in_chan_dep_vld_vec_276[4] = dep_chan_vld_265_276;
    assign in_chan_dep_data_vec_276[1759 : 1408] = dep_chan_data_265_276;
    assign token_in_vec_276[4] = token_265_276;
    assign in_chan_dep_vld_vec_276[5] = dep_chan_vld_266_276;
    assign in_chan_dep_data_vec_276[2111 : 1760] = dep_chan_data_266_276;
    assign token_in_vec_276[5] = token_266_276;
    assign in_chan_dep_vld_vec_276[6] = dep_chan_vld_267_276;
    assign in_chan_dep_data_vec_276[2463 : 2112] = dep_chan_data_267_276;
    assign token_in_vec_276[6] = token_267_276;
    assign in_chan_dep_vld_vec_276[7] = dep_chan_vld_268_276;
    assign in_chan_dep_data_vec_276[2815 : 2464] = dep_chan_data_268_276;
    assign token_in_vec_276[7] = token_268_276;
    assign in_chan_dep_vld_vec_276[8] = dep_chan_vld_269_276;
    assign in_chan_dep_data_vec_276[3167 : 2816] = dep_chan_data_269_276;
    assign token_in_vec_276[8] = token_269_276;
    assign in_chan_dep_vld_vec_276[9] = dep_chan_vld_270_276;
    assign in_chan_dep_data_vec_276[3519 : 3168] = dep_chan_data_270_276;
    assign token_in_vec_276[9] = token_270_276;
    assign in_chan_dep_vld_vec_276[10] = dep_chan_vld_271_276;
    assign in_chan_dep_data_vec_276[3871 : 3520] = dep_chan_data_271_276;
    assign token_in_vec_276[10] = token_271_276;
    assign in_chan_dep_vld_vec_276[11] = dep_chan_vld_272_276;
    assign in_chan_dep_data_vec_276[4223 : 3872] = dep_chan_data_272_276;
    assign token_in_vec_276[11] = token_272_276;
    assign in_chan_dep_vld_vec_276[12] = dep_chan_vld_273_276;
    assign in_chan_dep_data_vec_276[4575 : 4224] = dep_chan_data_273_276;
    assign token_in_vec_276[12] = token_273_276;
    assign in_chan_dep_vld_vec_276[13] = dep_chan_vld_274_276;
    assign in_chan_dep_data_vec_276[4927 : 4576] = dep_chan_data_274_276;
    assign token_in_vec_276[13] = token_274_276;
    assign in_chan_dep_vld_vec_276[14] = dep_chan_vld_275_276;
    assign in_chan_dep_data_vec_276[5279 : 4928] = dep_chan_data_275_276;
    assign token_in_vec_276[14] = token_275_276;
    assign in_chan_dep_vld_vec_276[15] = dep_chan_vld_277_276;
    assign in_chan_dep_data_vec_276[5631 : 5280] = dep_chan_data_277_276;
    assign token_in_vec_276[15] = token_277_276;
    assign in_chan_dep_vld_vec_276[16] = dep_chan_vld_351_276;
    assign in_chan_dep_data_vec_276[5983 : 5632] = dep_chan_data_351_276;
    assign token_in_vec_276[16] = token_351_276;
    assign dep_chan_vld_276_260 = out_chan_dep_vld_vec_276[0];
    assign dep_chan_data_276_260 = out_chan_dep_data_276;
    assign token_276_260 = token_out_vec_276[0];
    assign dep_chan_vld_276_262 = out_chan_dep_vld_vec_276[1];
    assign dep_chan_data_276_262 = out_chan_dep_data_276;
    assign token_276_262 = token_out_vec_276[1];
    assign dep_chan_vld_276_263 = out_chan_dep_vld_vec_276[2];
    assign dep_chan_data_276_263 = out_chan_dep_data_276;
    assign token_276_263 = token_out_vec_276[2];
    assign dep_chan_vld_276_264 = out_chan_dep_vld_vec_276[3];
    assign dep_chan_data_276_264 = out_chan_dep_data_276;
    assign token_276_264 = token_out_vec_276[3];
    assign dep_chan_vld_276_265 = out_chan_dep_vld_vec_276[4];
    assign dep_chan_data_276_265 = out_chan_dep_data_276;
    assign token_276_265 = token_out_vec_276[4];
    assign dep_chan_vld_276_266 = out_chan_dep_vld_vec_276[5];
    assign dep_chan_data_276_266 = out_chan_dep_data_276;
    assign token_276_266 = token_out_vec_276[5];
    assign dep_chan_vld_276_267 = out_chan_dep_vld_vec_276[6];
    assign dep_chan_data_276_267 = out_chan_dep_data_276;
    assign token_276_267 = token_out_vec_276[6];
    assign dep_chan_vld_276_268 = out_chan_dep_vld_vec_276[7];
    assign dep_chan_data_276_268 = out_chan_dep_data_276;
    assign token_276_268 = token_out_vec_276[7];
    assign dep_chan_vld_276_269 = out_chan_dep_vld_vec_276[8];
    assign dep_chan_data_276_269 = out_chan_dep_data_276;
    assign token_276_269 = token_out_vec_276[8];
    assign dep_chan_vld_276_270 = out_chan_dep_vld_vec_276[9];
    assign dep_chan_data_276_270 = out_chan_dep_data_276;
    assign token_276_270 = token_out_vec_276[9];
    assign dep_chan_vld_276_271 = out_chan_dep_vld_vec_276[10];
    assign dep_chan_data_276_271 = out_chan_dep_data_276;
    assign token_276_271 = token_out_vec_276[10];
    assign dep_chan_vld_276_272 = out_chan_dep_vld_vec_276[11];
    assign dep_chan_data_276_272 = out_chan_dep_data_276;
    assign token_276_272 = token_out_vec_276[11];
    assign dep_chan_vld_276_273 = out_chan_dep_vld_vec_276[12];
    assign dep_chan_data_276_273 = out_chan_dep_data_276;
    assign token_276_273 = token_out_vec_276[12];
    assign dep_chan_vld_276_274 = out_chan_dep_vld_vec_276[13];
    assign dep_chan_data_276_274 = out_chan_dep_data_276;
    assign token_276_274 = token_out_vec_276[13];
    assign dep_chan_vld_276_275 = out_chan_dep_vld_vec_276[14];
    assign dep_chan_data_276_275 = out_chan_dep_data_276;
    assign token_276_275 = token_out_vec_276[14];
    assign dep_chan_vld_276_277 = out_chan_dep_vld_vec_276[15];
    assign dep_chan_data_276_277 = out_chan_dep_data_276;
    assign token_276_277 = token_out_vec_276[15];
    assign dep_chan_vld_276_351 = out_chan_dep_vld_vec_276[16];
    assign dep_chan_data_276_351 = out_chan_dep_data_276;
    assign token_276_351 = token_out_vec_276[16];

    // Process: grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 277, 17, 17) top_hls_deadlock_detect_unit_277 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_277),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_277),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_277),
        .token_in_vec(token_in_vec_277),
        .dl_detect_in(dl_detect_out),
        .origin(origin[277]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_277),
        .out_chan_dep_data(out_chan_dep_data_277),
        .token_out_vec(token_out_vec_277),
        .dl_detect_out(dl_in_vec[277]));

    assign proc_277_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.fifo_B_PE_8_7_x1163_blk_n);
    assign proc_277_data_PIPO_blk[0] = 1'b0;
    assign proc_277_start_FIFO_blk[0] = 1'b0;
    assign proc_277_TLF_FIFO_blk[0] = 1'b0;
    assign proc_277_input_sync_blk[0] = 1'b0;
    assign proc_277_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_277[0] = dl_detect_out ? proc_dep_vld_vec_277_reg[0] : (proc_277_data_FIFO_blk[0] | proc_277_data_PIPO_blk[0] | proc_277_start_FIFO_blk[0] | proc_277_TLF_FIFO_blk[0] | proc_277_input_sync_blk[0] | proc_277_output_sync_blk[0]);
    assign proc_277_data_FIFO_blk[1] = 1'b0;
    assign proc_277_data_PIPO_blk[1] = 1'b0;
    assign proc_277_start_FIFO_blk[1] = 1'b0;
    assign proc_277_TLF_FIFO_blk[1] = 1'b0;
    assign proc_277_input_sync_blk[1] = 1'b0;
    assign proc_277_output_sync_blk[1] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[1] = dl_detect_out ? proc_dep_vld_vec_277_reg[1] : (proc_277_data_FIFO_blk[1] | proc_277_data_PIPO_blk[1] | proc_277_start_FIFO_blk[1] | proc_277_TLF_FIFO_blk[1] | proc_277_input_sync_blk[1] | proc_277_output_sync_blk[1]);
    assign proc_277_data_FIFO_blk[2] = 1'b0;
    assign proc_277_data_PIPO_blk[2] = 1'b0;
    assign proc_277_start_FIFO_blk[2] = 1'b0;
    assign proc_277_TLF_FIFO_blk[2] = 1'b0;
    assign proc_277_input_sync_blk[2] = 1'b0;
    assign proc_277_output_sync_blk[2] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[2] = dl_detect_out ? proc_dep_vld_vec_277_reg[2] : (proc_277_data_FIFO_blk[2] | proc_277_data_PIPO_blk[2] | proc_277_start_FIFO_blk[2] | proc_277_TLF_FIFO_blk[2] | proc_277_input_sync_blk[2] | proc_277_output_sync_blk[2]);
    assign proc_277_data_FIFO_blk[3] = 1'b0;
    assign proc_277_data_PIPO_blk[3] = 1'b0;
    assign proc_277_start_FIFO_blk[3] = 1'b0;
    assign proc_277_TLF_FIFO_blk[3] = 1'b0;
    assign proc_277_input_sync_blk[3] = 1'b0;
    assign proc_277_output_sync_blk[3] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[3] = dl_detect_out ? proc_dep_vld_vec_277_reg[3] : (proc_277_data_FIFO_blk[3] | proc_277_data_PIPO_blk[3] | proc_277_start_FIFO_blk[3] | proc_277_TLF_FIFO_blk[3] | proc_277_input_sync_blk[3] | proc_277_output_sync_blk[3]);
    assign proc_277_data_FIFO_blk[4] = 1'b0;
    assign proc_277_data_PIPO_blk[4] = 1'b0;
    assign proc_277_start_FIFO_blk[4] = 1'b0;
    assign proc_277_TLF_FIFO_blk[4] = 1'b0;
    assign proc_277_input_sync_blk[4] = 1'b0;
    assign proc_277_output_sync_blk[4] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[4] = dl_detect_out ? proc_dep_vld_vec_277_reg[4] : (proc_277_data_FIFO_blk[4] | proc_277_data_PIPO_blk[4] | proc_277_start_FIFO_blk[4] | proc_277_TLF_FIFO_blk[4] | proc_277_input_sync_blk[4] | proc_277_output_sync_blk[4]);
    assign proc_277_data_FIFO_blk[5] = 1'b0;
    assign proc_277_data_PIPO_blk[5] = 1'b0;
    assign proc_277_start_FIFO_blk[5] = 1'b0;
    assign proc_277_TLF_FIFO_blk[5] = 1'b0;
    assign proc_277_input_sync_blk[5] = 1'b0;
    assign proc_277_output_sync_blk[5] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[5] = dl_detect_out ? proc_dep_vld_vec_277_reg[5] : (proc_277_data_FIFO_blk[5] | proc_277_data_PIPO_blk[5] | proc_277_start_FIFO_blk[5] | proc_277_TLF_FIFO_blk[5] | proc_277_input_sync_blk[5] | proc_277_output_sync_blk[5]);
    assign proc_277_data_FIFO_blk[6] = 1'b0;
    assign proc_277_data_PIPO_blk[6] = 1'b0;
    assign proc_277_start_FIFO_blk[6] = 1'b0;
    assign proc_277_TLF_FIFO_blk[6] = 1'b0;
    assign proc_277_input_sync_blk[6] = 1'b0;
    assign proc_277_output_sync_blk[6] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[6] = dl_detect_out ? proc_dep_vld_vec_277_reg[6] : (proc_277_data_FIFO_blk[6] | proc_277_data_PIPO_blk[6] | proc_277_start_FIFO_blk[6] | proc_277_TLF_FIFO_blk[6] | proc_277_input_sync_blk[6] | proc_277_output_sync_blk[6]);
    assign proc_277_data_FIFO_blk[7] = 1'b0;
    assign proc_277_data_PIPO_blk[7] = 1'b0;
    assign proc_277_start_FIFO_blk[7] = 1'b0;
    assign proc_277_TLF_FIFO_blk[7] = 1'b0;
    assign proc_277_input_sync_blk[7] = 1'b0;
    assign proc_277_output_sync_blk[7] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[7] = dl_detect_out ? proc_dep_vld_vec_277_reg[7] : (proc_277_data_FIFO_blk[7] | proc_277_data_PIPO_blk[7] | proc_277_start_FIFO_blk[7] | proc_277_TLF_FIFO_blk[7] | proc_277_input_sync_blk[7] | proc_277_output_sync_blk[7]);
    assign proc_277_data_FIFO_blk[8] = 1'b0;
    assign proc_277_data_PIPO_blk[8] = 1'b0;
    assign proc_277_start_FIFO_blk[8] = 1'b0;
    assign proc_277_TLF_FIFO_blk[8] = 1'b0;
    assign proc_277_input_sync_blk[8] = 1'b0;
    assign proc_277_output_sync_blk[8] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[8] = dl_detect_out ? proc_dep_vld_vec_277_reg[8] : (proc_277_data_FIFO_blk[8] | proc_277_data_PIPO_blk[8] | proc_277_start_FIFO_blk[8] | proc_277_TLF_FIFO_blk[8] | proc_277_input_sync_blk[8] | proc_277_output_sync_blk[8]);
    assign proc_277_data_FIFO_blk[9] = 1'b0;
    assign proc_277_data_PIPO_blk[9] = 1'b0;
    assign proc_277_start_FIFO_blk[9] = 1'b0;
    assign proc_277_TLF_FIFO_blk[9] = 1'b0;
    assign proc_277_input_sync_blk[9] = 1'b0;
    assign proc_277_output_sync_blk[9] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[9] = dl_detect_out ? proc_dep_vld_vec_277_reg[9] : (proc_277_data_FIFO_blk[9] | proc_277_data_PIPO_blk[9] | proc_277_start_FIFO_blk[9] | proc_277_TLF_FIFO_blk[9] | proc_277_input_sync_blk[9] | proc_277_output_sync_blk[9]);
    assign proc_277_data_FIFO_blk[10] = 1'b0;
    assign proc_277_data_PIPO_blk[10] = 1'b0;
    assign proc_277_start_FIFO_blk[10] = 1'b0;
    assign proc_277_TLF_FIFO_blk[10] = 1'b0;
    assign proc_277_input_sync_blk[10] = 1'b0;
    assign proc_277_output_sync_blk[10] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[10] = dl_detect_out ? proc_dep_vld_vec_277_reg[10] : (proc_277_data_FIFO_blk[10] | proc_277_data_PIPO_blk[10] | proc_277_start_FIFO_blk[10] | proc_277_TLF_FIFO_blk[10] | proc_277_input_sync_blk[10] | proc_277_output_sync_blk[10]);
    assign proc_277_data_FIFO_blk[11] = 1'b0;
    assign proc_277_data_PIPO_blk[11] = 1'b0;
    assign proc_277_start_FIFO_blk[11] = 1'b0;
    assign proc_277_TLF_FIFO_blk[11] = 1'b0;
    assign proc_277_input_sync_blk[11] = 1'b0;
    assign proc_277_output_sync_blk[11] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[11] = dl_detect_out ? proc_dep_vld_vec_277_reg[11] : (proc_277_data_FIFO_blk[11] | proc_277_data_PIPO_blk[11] | proc_277_start_FIFO_blk[11] | proc_277_TLF_FIFO_blk[11] | proc_277_input_sync_blk[11] | proc_277_output_sync_blk[11]);
    assign proc_277_data_FIFO_blk[12] = 1'b0;
    assign proc_277_data_PIPO_blk[12] = 1'b0;
    assign proc_277_start_FIFO_blk[12] = 1'b0;
    assign proc_277_TLF_FIFO_blk[12] = 1'b0;
    assign proc_277_input_sync_blk[12] = 1'b0;
    assign proc_277_output_sync_blk[12] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[12] = dl_detect_out ? proc_dep_vld_vec_277_reg[12] : (proc_277_data_FIFO_blk[12] | proc_277_data_PIPO_blk[12] | proc_277_start_FIFO_blk[12] | proc_277_TLF_FIFO_blk[12] | proc_277_input_sync_blk[12] | proc_277_output_sync_blk[12]);
    assign proc_277_data_FIFO_blk[13] = 1'b0;
    assign proc_277_data_PIPO_blk[13] = 1'b0;
    assign proc_277_start_FIFO_blk[13] = 1'b0;
    assign proc_277_TLF_FIFO_blk[13] = 1'b0;
    assign proc_277_input_sync_blk[13] = 1'b0;
    assign proc_277_output_sync_blk[13] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[13] = dl_detect_out ? proc_dep_vld_vec_277_reg[13] : (proc_277_data_FIFO_blk[13] | proc_277_data_PIPO_blk[13] | proc_277_start_FIFO_blk[13] | proc_277_TLF_FIFO_blk[13] | proc_277_input_sync_blk[13] | proc_277_output_sync_blk[13]);
    assign proc_277_data_FIFO_blk[14] = 1'b0;
    assign proc_277_data_PIPO_blk[14] = 1'b0;
    assign proc_277_start_FIFO_blk[14] = 1'b0;
    assign proc_277_TLF_FIFO_blk[14] = 1'b0;
    assign proc_277_input_sync_blk[14] = 1'b0;
    assign proc_277_output_sync_blk[14] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[14] = dl_detect_out ? proc_dep_vld_vec_277_reg[14] : (proc_277_data_FIFO_blk[14] | proc_277_data_PIPO_blk[14] | proc_277_start_FIFO_blk[14] | proc_277_TLF_FIFO_blk[14] | proc_277_input_sync_blk[14] | proc_277_output_sync_blk[14]);
    assign proc_277_data_FIFO_blk[15] = 1'b0;
    assign proc_277_data_PIPO_blk[15] = 1'b0;
    assign proc_277_start_FIFO_blk[15] = 1'b0;
    assign proc_277_TLF_FIFO_blk[15] = 1'b0;
    assign proc_277_input_sync_blk[15] = 1'b0;
    assign proc_277_output_sync_blk[15] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[15] = dl_detect_out ? proc_dep_vld_vec_277_reg[15] : (proc_277_data_FIFO_blk[15] | proc_277_data_PIPO_blk[15] | proc_277_start_FIFO_blk[15] | proc_277_TLF_FIFO_blk[15] | proc_277_input_sync_blk[15] | proc_277_output_sync_blk[15]);
    assign proc_277_data_FIFO_blk[16] = 1'b0;
    assign proc_277_data_PIPO_blk[16] = 1'b0;
    assign proc_277_start_FIFO_blk[16] = 1'b0;
    assign proc_277_TLF_FIFO_blk[16] = 1'b0;
    assign proc_277_input_sync_blk[16] = 1'b0;
    assign proc_277_output_sync_blk[16] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_277[16] = dl_detect_out ? proc_dep_vld_vec_277_reg[16] : (proc_277_data_FIFO_blk[16] | proc_277_data_PIPO_blk[16] | proc_277_start_FIFO_blk[16] | proc_277_TLF_FIFO_blk[16] | proc_277_input_sync_blk[16] | proc_277_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_277_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_277_reg <= proc_dep_vld_vec_277;
        end
    end
    assign in_chan_dep_vld_vec_277[0] = dep_chan_vld_261_277;
    assign in_chan_dep_data_vec_277[351 : 0] = dep_chan_data_261_277;
    assign token_in_vec_277[0] = token_261_277;
    assign in_chan_dep_vld_vec_277[1] = dep_chan_vld_262_277;
    assign in_chan_dep_data_vec_277[703 : 352] = dep_chan_data_262_277;
    assign token_in_vec_277[1] = token_262_277;
    assign in_chan_dep_vld_vec_277[2] = dep_chan_vld_263_277;
    assign in_chan_dep_data_vec_277[1055 : 704] = dep_chan_data_263_277;
    assign token_in_vec_277[2] = token_263_277;
    assign in_chan_dep_vld_vec_277[3] = dep_chan_vld_264_277;
    assign in_chan_dep_data_vec_277[1407 : 1056] = dep_chan_data_264_277;
    assign token_in_vec_277[3] = token_264_277;
    assign in_chan_dep_vld_vec_277[4] = dep_chan_vld_265_277;
    assign in_chan_dep_data_vec_277[1759 : 1408] = dep_chan_data_265_277;
    assign token_in_vec_277[4] = token_265_277;
    assign in_chan_dep_vld_vec_277[5] = dep_chan_vld_266_277;
    assign in_chan_dep_data_vec_277[2111 : 1760] = dep_chan_data_266_277;
    assign token_in_vec_277[5] = token_266_277;
    assign in_chan_dep_vld_vec_277[6] = dep_chan_vld_267_277;
    assign in_chan_dep_data_vec_277[2463 : 2112] = dep_chan_data_267_277;
    assign token_in_vec_277[6] = token_267_277;
    assign in_chan_dep_vld_vec_277[7] = dep_chan_vld_268_277;
    assign in_chan_dep_data_vec_277[2815 : 2464] = dep_chan_data_268_277;
    assign token_in_vec_277[7] = token_268_277;
    assign in_chan_dep_vld_vec_277[8] = dep_chan_vld_269_277;
    assign in_chan_dep_data_vec_277[3167 : 2816] = dep_chan_data_269_277;
    assign token_in_vec_277[8] = token_269_277;
    assign in_chan_dep_vld_vec_277[9] = dep_chan_vld_270_277;
    assign in_chan_dep_data_vec_277[3519 : 3168] = dep_chan_data_270_277;
    assign token_in_vec_277[9] = token_270_277;
    assign in_chan_dep_vld_vec_277[10] = dep_chan_vld_271_277;
    assign in_chan_dep_data_vec_277[3871 : 3520] = dep_chan_data_271_277;
    assign token_in_vec_277[10] = token_271_277;
    assign in_chan_dep_vld_vec_277[11] = dep_chan_vld_272_277;
    assign in_chan_dep_data_vec_277[4223 : 3872] = dep_chan_data_272_277;
    assign token_in_vec_277[11] = token_272_277;
    assign in_chan_dep_vld_vec_277[12] = dep_chan_vld_273_277;
    assign in_chan_dep_data_vec_277[4575 : 4224] = dep_chan_data_273_277;
    assign token_in_vec_277[12] = token_273_277;
    assign in_chan_dep_vld_vec_277[13] = dep_chan_vld_274_277;
    assign in_chan_dep_data_vec_277[4927 : 4576] = dep_chan_data_274_277;
    assign token_in_vec_277[13] = token_274_277;
    assign in_chan_dep_vld_vec_277[14] = dep_chan_vld_275_277;
    assign in_chan_dep_data_vec_277[5279 : 4928] = dep_chan_data_275_277;
    assign token_in_vec_277[14] = token_275_277;
    assign in_chan_dep_vld_vec_277[15] = dep_chan_vld_276_277;
    assign in_chan_dep_data_vec_277[5631 : 5280] = dep_chan_data_276_277;
    assign token_in_vec_277[15] = token_276_277;
    assign in_chan_dep_vld_vec_277[16] = dep_chan_vld_351_277;
    assign in_chan_dep_data_vec_277[5983 : 5632] = dep_chan_data_351_277;
    assign token_in_vec_277[16] = token_351_277;
    assign dep_chan_vld_277_261 = out_chan_dep_vld_vec_277[0];
    assign dep_chan_data_277_261 = out_chan_dep_data_277;
    assign token_277_261 = token_out_vec_277[0];
    assign dep_chan_vld_277_262 = out_chan_dep_vld_vec_277[1];
    assign dep_chan_data_277_262 = out_chan_dep_data_277;
    assign token_277_262 = token_out_vec_277[1];
    assign dep_chan_vld_277_263 = out_chan_dep_vld_vec_277[2];
    assign dep_chan_data_277_263 = out_chan_dep_data_277;
    assign token_277_263 = token_out_vec_277[2];
    assign dep_chan_vld_277_264 = out_chan_dep_vld_vec_277[3];
    assign dep_chan_data_277_264 = out_chan_dep_data_277;
    assign token_277_264 = token_out_vec_277[3];
    assign dep_chan_vld_277_265 = out_chan_dep_vld_vec_277[4];
    assign dep_chan_data_277_265 = out_chan_dep_data_277;
    assign token_277_265 = token_out_vec_277[4];
    assign dep_chan_vld_277_266 = out_chan_dep_vld_vec_277[5];
    assign dep_chan_data_277_266 = out_chan_dep_data_277;
    assign token_277_266 = token_out_vec_277[5];
    assign dep_chan_vld_277_267 = out_chan_dep_vld_vec_277[6];
    assign dep_chan_data_277_267 = out_chan_dep_data_277;
    assign token_277_267 = token_out_vec_277[6];
    assign dep_chan_vld_277_268 = out_chan_dep_vld_vec_277[7];
    assign dep_chan_data_277_268 = out_chan_dep_data_277;
    assign token_277_268 = token_out_vec_277[7];
    assign dep_chan_vld_277_269 = out_chan_dep_vld_vec_277[8];
    assign dep_chan_data_277_269 = out_chan_dep_data_277;
    assign token_277_269 = token_out_vec_277[8];
    assign dep_chan_vld_277_270 = out_chan_dep_vld_vec_277[9];
    assign dep_chan_data_277_270 = out_chan_dep_data_277;
    assign token_277_270 = token_out_vec_277[9];
    assign dep_chan_vld_277_271 = out_chan_dep_vld_vec_277[10];
    assign dep_chan_data_277_271 = out_chan_dep_data_277;
    assign token_277_271 = token_out_vec_277[10];
    assign dep_chan_vld_277_272 = out_chan_dep_vld_vec_277[11];
    assign dep_chan_data_277_272 = out_chan_dep_data_277;
    assign token_277_272 = token_out_vec_277[11];
    assign dep_chan_vld_277_273 = out_chan_dep_vld_vec_277[12];
    assign dep_chan_data_277_273 = out_chan_dep_data_277;
    assign token_277_273 = token_out_vec_277[12];
    assign dep_chan_vld_277_274 = out_chan_dep_vld_vec_277[13];
    assign dep_chan_data_277_274 = out_chan_dep_data_277;
    assign token_277_274 = token_out_vec_277[13];
    assign dep_chan_vld_277_275 = out_chan_dep_vld_vec_277[14];
    assign dep_chan_data_277_275 = out_chan_dep_data_277;
    assign token_277_275 = token_out_vec_277[14];
    assign dep_chan_vld_277_276 = out_chan_dep_vld_vec_277[15];
    assign dep_chan_data_277_276 = out_chan_dep_data_277;
    assign token_277_276 = token_out_vec_277[15];
    assign dep_chan_vld_277_351 = out_chan_dep_vld_vec_277[16];
    assign dep_chan_data_277_351 = out_chan_dep_data_277;
    assign token_277_351 = token_out_vec_277[16];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 278, 2, 2) top_hls_deadlock_detect_unit_278 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_278),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_278),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_278),
        .token_in_vec(token_in_vec_278),
        .dl_detect_in(dl_detect_out),
        .origin(origin[278]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_278),
        .out_chan_dep_data(out_chan_dep_data_278),
        .token_out_vec(token_out_vec_278),
        .dl_detect_out(dl_in_vec[278]));

    assign proc_278_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x1235_blk_n);
    assign proc_278_data_PIPO_blk[0] = 1'b0;
    assign proc_278_start_FIFO_blk[0] = 1'b0;
    assign proc_278_TLF_FIFO_blk[0] = 1'b0;
    assign proc_278_input_sync_blk[0] = 1'b0;
    assign proc_278_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_278[0] = dl_detect_out ? proc_dep_vld_vec_278_reg[0] : (proc_278_data_FIFO_blk[0] | proc_278_data_PIPO_blk[0] | proc_278_start_FIFO_blk[0] | proc_278_TLF_FIFO_blk[0] | proc_278_input_sync_blk[0] | proc_278_output_sync_blk[0]);
    assign proc_278_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_0_x1_U0.fifo_C_drain_PE_7_0_x1171_blk_n);
    assign proc_278_data_PIPO_blk[1] = 1'b0;
    assign proc_278_start_FIFO_blk[1] = 1'b0;
    assign proc_278_TLF_FIFO_blk[1] = 1'b0;
    assign proc_278_input_sync_blk[1] = 1'b0;
    assign proc_278_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_278[1] = dl_detect_out ? proc_dep_vld_vec_278_reg[1] : (proc_278_data_FIFO_blk[1] | proc_278_data_PIPO_blk[1] | proc_278_start_FIFO_blk[1] | proc_278_TLF_FIFO_blk[1] | proc_278_input_sync_blk[1] | proc_278_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_278_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_278_reg <= proc_dep_vld_vec_278;
        end
    end
    assign in_chan_dep_vld_vec_278[0] = dep_chan_vld_254_278;
    assign in_chan_dep_data_vec_278[351 : 0] = dep_chan_data_254_278;
    assign token_in_vec_278[0] = token_254_278;
    assign in_chan_dep_vld_vec_278[1] = dep_chan_vld_279_278;
    assign in_chan_dep_data_vec_278[703 : 352] = dep_chan_data_279_278;
    assign token_in_vec_278[1] = token_279_278;
    assign dep_chan_vld_278_279 = out_chan_dep_vld_vec_278[0];
    assign dep_chan_data_278_279 = out_chan_dep_data_278;
    assign token_278_279 = token_out_vec_278[0];
    assign dep_chan_vld_278_254 = out_chan_dep_vld_vec_278[1];
    assign dep_chan_data_278_254 = out_chan_dep_data_278;
    assign token_278_254 = token_out_vec_278[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 279, 3, 3) top_hls_deadlock_detect_unit_279 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_279),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_279),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_279),
        .token_in_vec(token_in_vec_279),
        .dl_detect_in(dl_detect_out),
        .origin(origin[279]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_279),
        .out_chan_dep_data(out_chan_dep_data_279),
        .token_out_vec(token_out_vec_279),
        .dl_detect_out(dl_in_vec[279]));

    assign proc_279_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x1235_blk_n);
    assign proc_279_data_PIPO_blk[0] = 1'b0;
    assign proc_279_start_FIFO_blk[0] = 1'b0;
    assign proc_279_TLF_FIFO_blk[0] = 1'b0;
    assign proc_279_input_sync_blk[0] = 1'b0;
    assign proc_279_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_279[0] = dl_detect_out ? proc_dep_vld_vec_279_reg[0] : (proc_279_data_FIFO_blk[0] | proc_279_data_PIPO_blk[0] | proc_279_start_FIFO_blk[0] | proc_279_TLF_FIFO_blk[0] | proc_279_input_sync_blk[0] | proc_279_output_sync_blk[0]);
    assign proc_279_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x1234_blk_n);
    assign proc_279_data_PIPO_blk[1] = 1'b0;
    assign proc_279_start_FIFO_blk[1] = 1'b0;
    assign proc_279_TLF_FIFO_blk[1] = 1'b0;
    assign proc_279_input_sync_blk[1] = 1'b0;
    assign proc_279_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_279[1] = dl_detect_out ? proc_dep_vld_vec_279_reg[1] : (proc_279_data_FIFO_blk[1] | proc_279_data_PIPO_blk[1] | proc_279_start_FIFO_blk[1] | proc_279_TLF_FIFO_blk[1] | proc_279_input_sync_blk[1] | proc_279_output_sync_blk[1]);
    assign proc_279_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_6_x1_U0.fifo_C_drain_PE_6_0_x1170_blk_n);
    assign proc_279_data_PIPO_blk[2] = 1'b0;
    assign proc_279_start_FIFO_blk[2] = 1'b0;
    assign proc_279_TLF_FIFO_blk[2] = 1'b0;
    assign proc_279_input_sync_blk[2] = 1'b0;
    assign proc_279_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_279[2] = dl_detect_out ? proc_dep_vld_vec_279_reg[2] : (proc_279_data_FIFO_blk[2] | proc_279_data_PIPO_blk[2] | proc_279_start_FIFO_blk[2] | proc_279_TLF_FIFO_blk[2] | proc_279_input_sync_blk[2] | proc_279_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_279_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_279_reg <= proc_dep_vld_vec_279;
        end
    end
    assign in_chan_dep_vld_vec_279[0] = dep_chan_vld_246_279;
    assign in_chan_dep_data_vec_279[351 : 0] = dep_chan_data_246_279;
    assign token_in_vec_279[0] = token_246_279;
    assign in_chan_dep_vld_vec_279[1] = dep_chan_vld_278_279;
    assign in_chan_dep_data_vec_279[703 : 352] = dep_chan_data_278_279;
    assign token_in_vec_279[1] = token_278_279;
    assign in_chan_dep_vld_vec_279[2] = dep_chan_vld_280_279;
    assign in_chan_dep_data_vec_279[1055 : 704] = dep_chan_data_280_279;
    assign token_in_vec_279[2] = token_280_279;
    assign dep_chan_vld_279_278 = out_chan_dep_vld_vec_279[0];
    assign dep_chan_data_279_278 = out_chan_dep_data_279;
    assign token_279_278 = token_out_vec_279[0];
    assign dep_chan_vld_279_280 = out_chan_dep_vld_vec_279[1];
    assign dep_chan_data_279_280 = out_chan_dep_data_279;
    assign token_279_280 = token_out_vec_279[1];
    assign dep_chan_vld_279_246 = out_chan_dep_vld_vec_279[2];
    assign dep_chan_data_279_246 = out_chan_dep_data_279;
    assign token_279_246 = token_out_vec_279[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 280, 3, 3) top_hls_deadlock_detect_unit_280 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_280),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_280),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_280),
        .token_in_vec(token_in_vec_280),
        .dl_detect_in(dl_detect_out),
        .origin(origin[280]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_280),
        .out_chan_dep_data(out_chan_dep_data_280),
        .token_out_vec(token_out_vec_280),
        .dl_detect_out(dl_in_vec[280]));

    assign proc_280_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x1234_blk_n);
    assign proc_280_data_PIPO_blk[0] = 1'b0;
    assign proc_280_start_FIFO_blk[0] = 1'b0;
    assign proc_280_TLF_FIFO_blk[0] = 1'b0;
    assign proc_280_input_sync_blk[0] = 1'b0;
    assign proc_280_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_280[0] = dl_detect_out ? proc_dep_vld_vec_280_reg[0] : (proc_280_data_FIFO_blk[0] | proc_280_data_PIPO_blk[0] | proc_280_start_FIFO_blk[0] | proc_280_TLF_FIFO_blk[0] | proc_280_input_sync_blk[0] | proc_280_output_sync_blk[0]);
    assign proc_280_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x1233_blk_n);
    assign proc_280_data_PIPO_blk[1] = 1'b0;
    assign proc_280_start_FIFO_blk[1] = 1'b0;
    assign proc_280_TLF_FIFO_blk[1] = 1'b0;
    assign proc_280_input_sync_blk[1] = 1'b0;
    assign proc_280_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_280[1] = dl_detect_out ? proc_dep_vld_vec_280_reg[1] : (proc_280_data_FIFO_blk[1] | proc_280_data_PIPO_blk[1] | proc_280_start_FIFO_blk[1] | proc_280_TLF_FIFO_blk[1] | proc_280_input_sync_blk[1] | proc_280_output_sync_blk[1]);
    assign proc_280_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_5_x1_U0.fifo_C_drain_PE_5_0_x1169_blk_n);
    assign proc_280_data_PIPO_blk[2] = 1'b0;
    assign proc_280_start_FIFO_blk[2] = 1'b0;
    assign proc_280_TLF_FIFO_blk[2] = 1'b0;
    assign proc_280_input_sync_blk[2] = 1'b0;
    assign proc_280_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_280[2] = dl_detect_out ? proc_dep_vld_vec_280_reg[2] : (proc_280_data_FIFO_blk[2] | proc_280_data_PIPO_blk[2] | proc_280_start_FIFO_blk[2] | proc_280_TLF_FIFO_blk[2] | proc_280_input_sync_blk[2] | proc_280_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_280_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_280_reg <= proc_dep_vld_vec_280;
        end
    end
    assign in_chan_dep_vld_vec_280[0] = dep_chan_vld_238_280;
    assign in_chan_dep_data_vec_280[351 : 0] = dep_chan_data_238_280;
    assign token_in_vec_280[0] = token_238_280;
    assign in_chan_dep_vld_vec_280[1] = dep_chan_vld_279_280;
    assign in_chan_dep_data_vec_280[703 : 352] = dep_chan_data_279_280;
    assign token_in_vec_280[1] = token_279_280;
    assign in_chan_dep_vld_vec_280[2] = dep_chan_vld_281_280;
    assign in_chan_dep_data_vec_280[1055 : 704] = dep_chan_data_281_280;
    assign token_in_vec_280[2] = token_281_280;
    assign dep_chan_vld_280_279 = out_chan_dep_vld_vec_280[0];
    assign dep_chan_data_280_279 = out_chan_dep_data_280;
    assign token_280_279 = token_out_vec_280[0];
    assign dep_chan_vld_280_281 = out_chan_dep_vld_vec_280[1];
    assign dep_chan_data_280_281 = out_chan_dep_data_280;
    assign token_280_281 = token_out_vec_280[1];
    assign dep_chan_vld_280_238 = out_chan_dep_vld_vec_280[2];
    assign dep_chan_data_280_238 = out_chan_dep_data_280;
    assign token_280_238 = token_out_vec_280[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 281, 3, 3) top_hls_deadlock_detect_unit_281 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_281),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_281),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_281),
        .token_in_vec(token_in_vec_281),
        .dl_detect_in(dl_detect_out),
        .origin(origin[281]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_281),
        .out_chan_dep_data(out_chan_dep_data_281),
        .token_out_vec(token_out_vec_281),
        .dl_detect_out(dl_in_vec[281]));

    assign proc_281_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x1233_blk_n);
    assign proc_281_data_PIPO_blk[0] = 1'b0;
    assign proc_281_start_FIFO_blk[0] = 1'b0;
    assign proc_281_TLF_FIFO_blk[0] = 1'b0;
    assign proc_281_input_sync_blk[0] = 1'b0;
    assign proc_281_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_281[0] = dl_detect_out ? proc_dep_vld_vec_281_reg[0] : (proc_281_data_FIFO_blk[0] | proc_281_data_PIPO_blk[0] | proc_281_start_FIFO_blk[0] | proc_281_TLF_FIFO_blk[0] | proc_281_input_sync_blk[0] | proc_281_output_sync_blk[0]);
    assign proc_281_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_blk_n);
    assign proc_281_data_PIPO_blk[1] = 1'b0;
    assign proc_281_start_FIFO_blk[1] = 1'b0;
    assign proc_281_TLF_FIFO_blk[1] = 1'b0;
    assign proc_281_input_sync_blk[1] = 1'b0;
    assign proc_281_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_281[1] = dl_detect_out ? proc_dep_vld_vec_281_reg[1] : (proc_281_data_FIFO_blk[1] | proc_281_data_PIPO_blk[1] | proc_281_start_FIFO_blk[1] | proc_281_TLF_FIFO_blk[1] | proc_281_input_sync_blk[1] | proc_281_output_sync_blk[1]);
    assign proc_281_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_4_x1_U0.fifo_C_drain_PE_4_0_x1168_blk_n);
    assign proc_281_data_PIPO_blk[2] = 1'b0;
    assign proc_281_start_FIFO_blk[2] = 1'b0;
    assign proc_281_TLF_FIFO_blk[2] = 1'b0;
    assign proc_281_input_sync_blk[2] = 1'b0;
    assign proc_281_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_281[2] = dl_detect_out ? proc_dep_vld_vec_281_reg[2] : (proc_281_data_FIFO_blk[2] | proc_281_data_PIPO_blk[2] | proc_281_start_FIFO_blk[2] | proc_281_TLF_FIFO_blk[2] | proc_281_input_sync_blk[2] | proc_281_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_281_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_281_reg <= proc_dep_vld_vec_281;
        end
    end
    assign in_chan_dep_vld_vec_281[0] = dep_chan_vld_230_281;
    assign in_chan_dep_data_vec_281[351 : 0] = dep_chan_data_230_281;
    assign token_in_vec_281[0] = token_230_281;
    assign in_chan_dep_vld_vec_281[1] = dep_chan_vld_280_281;
    assign in_chan_dep_data_vec_281[703 : 352] = dep_chan_data_280_281;
    assign token_in_vec_281[1] = token_280_281;
    assign in_chan_dep_vld_vec_281[2] = dep_chan_vld_282_281;
    assign in_chan_dep_data_vec_281[1055 : 704] = dep_chan_data_282_281;
    assign token_in_vec_281[2] = token_282_281;
    assign dep_chan_vld_281_280 = out_chan_dep_vld_vec_281[0];
    assign dep_chan_data_281_280 = out_chan_dep_data_281;
    assign token_281_280 = token_out_vec_281[0];
    assign dep_chan_vld_281_282 = out_chan_dep_vld_vec_281[1];
    assign dep_chan_data_281_282 = out_chan_dep_data_281;
    assign token_281_282 = token_out_vec_281[1];
    assign dep_chan_vld_281_230 = out_chan_dep_vld_vec_281[2];
    assign dep_chan_data_281_230 = out_chan_dep_data_281;
    assign token_281_230 = token_out_vec_281[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 282, 3, 3) top_hls_deadlock_detect_unit_282 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_282),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_282),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_282),
        .token_in_vec(token_in_vec_282),
        .dl_detect_in(dl_detect_out),
        .origin(origin[282]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_282),
        .out_chan_dep_data(out_chan_dep_data_282),
        .token_out_vec(token_out_vec_282),
        .dl_detect_out(dl_in_vec[282]));

    assign proc_282_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_blk_n);
    assign proc_282_data_PIPO_blk[0] = 1'b0;
    assign proc_282_start_FIFO_blk[0] = 1'b0;
    assign proc_282_TLF_FIFO_blk[0] = 1'b0;
    assign proc_282_input_sync_blk[0] = 1'b0;
    assign proc_282_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_282[0] = dl_detect_out ? proc_dep_vld_vec_282_reg[0] : (proc_282_data_FIFO_blk[0] | proc_282_data_PIPO_blk[0] | proc_282_start_FIFO_blk[0] | proc_282_TLF_FIFO_blk[0] | proc_282_input_sync_blk[0] | proc_282_output_sync_blk[0]);
    assign proc_282_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_blk_n);
    assign proc_282_data_PIPO_blk[1] = 1'b0;
    assign proc_282_start_FIFO_blk[1] = 1'b0;
    assign proc_282_TLF_FIFO_blk[1] = 1'b0;
    assign proc_282_input_sync_blk[1] = 1'b0;
    assign proc_282_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_282[1] = dl_detect_out ? proc_dep_vld_vec_282_reg[1] : (proc_282_data_FIFO_blk[1] | proc_282_data_PIPO_blk[1] | proc_282_start_FIFO_blk[1] | proc_282_TLF_FIFO_blk[1] | proc_282_input_sync_blk[1] | proc_282_output_sync_blk[1]);
    assign proc_282_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_3_x1_U0.fifo_C_drain_PE_3_0_x1167_blk_n);
    assign proc_282_data_PIPO_blk[2] = 1'b0;
    assign proc_282_start_FIFO_blk[2] = 1'b0;
    assign proc_282_TLF_FIFO_blk[2] = 1'b0;
    assign proc_282_input_sync_blk[2] = 1'b0;
    assign proc_282_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_282[2] = dl_detect_out ? proc_dep_vld_vec_282_reg[2] : (proc_282_data_FIFO_blk[2] | proc_282_data_PIPO_blk[2] | proc_282_start_FIFO_blk[2] | proc_282_TLF_FIFO_blk[2] | proc_282_input_sync_blk[2] | proc_282_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_282_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_282_reg <= proc_dep_vld_vec_282;
        end
    end
    assign in_chan_dep_vld_vec_282[0] = dep_chan_vld_222_282;
    assign in_chan_dep_data_vec_282[351 : 0] = dep_chan_data_222_282;
    assign token_in_vec_282[0] = token_222_282;
    assign in_chan_dep_vld_vec_282[1] = dep_chan_vld_281_282;
    assign in_chan_dep_data_vec_282[703 : 352] = dep_chan_data_281_282;
    assign token_in_vec_282[1] = token_281_282;
    assign in_chan_dep_vld_vec_282[2] = dep_chan_vld_283_282;
    assign in_chan_dep_data_vec_282[1055 : 704] = dep_chan_data_283_282;
    assign token_in_vec_282[2] = token_283_282;
    assign dep_chan_vld_282_281 = out_chan_dep_vld_vec_282[0];
    assign dep_chan_data_282_281 = out_chan_dep_data_282;
    assign token_282_281 = token_out_vec_282[0];
    assign dep_chan_vld_282_283 = out_chan_dep_vld_vec_282[1];
    assign dep_chan_data_282_283 = out_chan_dep_data_282;
    assign token_282_283 = token_out_vec_282[1];
    assign dep_chan_vld_282_222 = out_chan_dep_vld_vec_282[2];
    assign dep_chan_data_282_222 = out_chan_dep_data_282;
    assign token_282_222 = token_out_vec_282[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 283, 3, 3) top_hls_deadlock_detect_unit_283 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_283),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_283),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_283),
        .token_in_vec(token_in_vec_283),
        .dl_detect_in(dl_detect_out),
        .origin(origin[283]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_283),
        .out_chan_dep_data(out_chan_dep_data_283),
        .token_out_vec(token_out_vec_283),
        .dl_detect_out(dl_in_vec[283]));

    assign proc_283_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_blk_n);
    assign proc_283_data_PIPO_blk[0] = 1'b0;
    assign proc_283_start_FIFO_blk[0] = 1'b0;
    assign proc_283_TLF_FIFO_blk[0] = 1'b0;
    assign proc_283_input_sync_blk[0] = 1'b0;
    assign proc_283_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_283[0] = dl_detect_out ? proc_dep_vld_vec_283_reg[0] : (proc_283_data_FIFO_blk[0] | proc_283_data_PIPO_blk[0] | proc_283_start_FIFO_blk[0] | proc_283_TLF_FIFO_blk[0] | proc_283_input_sync_blk[0] | proc_283_output_sync_blk[0]);
    assign proc_283_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x1230_blk_n);
    assign proc_283_data_PIPO_blk[1] = 1'b0;
    assign proc_283_start_FIFO_blk[1] = 1'b0;
    assign proc_283_TLF_FIFO_blk[1] = 1'b0;
    assign proc_283_input_sync_blk[1] = 1'b0;
    assign proc_283_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_283[1] = dl_detect_out ? proc_dep_vld_vec_283_reg[1] : (proc_283_data_FIFO_blk[1] | proc_283_data_PIPO_blk[1] | proc_283_start_FIFO_blk[1] | proc_283_TLF_FIFO_blk[1] | proc_283_input_sync_blk[1] | proc_283_output_sync_blk[1]);
    assign proc_283_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_2_x1_U0.fifo_C_drain_PE_2_0_x1166_blk_n);
    assign proc_283_data_PIPO_blk[2] = 1'b0;
    assign proc_283_start_FIFO_blk[2] = 1'b0;
    assign proc_283_TLF_FIFO_blk[2] = 1'b0;
    assign proc_283_input_sync_blk[2] = 1'b0;
    assign proc_283_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_283[2] = dl_detect_out ? proc_dep_vld_vec_283_reg[2] : (proc_283_data_FIFO_blk[2] | proc_283_data_PIPO_blk[2] | proc_283_start_FIFO_blk[2] | proc_283_TLF_FIFO_blk[2] | proc_283_input_sync_blk[2] | proc_283_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_283_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_283_reg <= proc_dep_vld_vec_283;
        end
    end
    assign in_chan_dep_vld_vec_283[0] = dep_chan_vld_214_283;
    assign in_chan_dep_data_vec_283[351 : 0] = dep_chan_data_214_283;
    assign token_in_vec_283[0] = token_214_283;
    assign in_chan_dep_vld_vec_283[1] = dep_chan_vld_282_283;
    assign in_chan_dep_data_vec_283[703 : 352] = dep_chan_data_282_283;
    assign token_in_vec_283[1] = token_282_283;
    assign in_chan_dep_vld_vec_283[2] = dep_chan_vld_284_283;
    assign in_chan_dep_data_vec_283[1055 : 704] = dep_chan_data_284_283;
    assign token_in_vec_283[2] = token_284_283;
    assign dep_chan_vld_283_282 = out_chan_dep_vld_vec_283[0];
    assign dep_chan_data_283_282 = out_chan_dep_data_283;
    assign token_283_282 = token_out_vec_283[0];
    assign dep_chan_vld_283_284 = out_chan_dep_vld_vec_283[1];
    assign dep_chan_data_283_284 = out_chan_dep_data_283;
    assign token_283_284 = token_out_vec_283[1];
    assign dep_chan_vld_283_214 = out_chan_dep_vld_vec_283[2];
    assign dep_chan_data_283_214 = out_chan_dep_data_283;
    assign token_283_214 = token_out_vec_283[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 284, 3, 3) top_hls_deadlock_detect_unit_284 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_284),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_284),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_284),
        .token_in_vec(token_in_vec_284),
        .dl_detect_in(dl_detect_out),
        .origin(origin[284]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_284),
        .out_chan_dep_data(out_chan_dep_data_284),
        .token_out_vec(token_out_vec_284),
        .dl_detect_out(dl_in_vec[284]));

    assign proc_284_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x1230_blk_n);
    assign proc_284_data_PIPO_blk[0] = 1'b0;
    assign proc_284_start_FIFO_blk[0] = 1'b0;
    assign proc_284_TLF_FIFO_blk[0] = 1'b0;
    assign proc_284_input_sync_blk[0] = 1'b0;
    assign proc_284_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_284[0] = dl_detect_out ? proc_dep_vld_vec_284_reg[0] : (proc_284_data_FIFO_blk[0] | proc_284_data_PIPO_blk[0] | proc_284_start_FIFO_blk[0] | proc_284_TLF_FIFO_blk[0] | proc_284_input_sync_blk[0] | proc_284_output_sync_blk[0]);
    assign proc_284_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x1229_blk_n);
    assign proc_284_data_PIPO_blk[1] = 1'b0;
    assign proc_284_start_FIFO_blk[1] = 1'b0;
    assign proc_284_TLF_FIFO_blk[1] = 1'b0;
    assign proc_284_input_sync_blk[1] = 1'b0;
    assign proc_284_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_284[1] = dl_detect_out ? proc_dep_vld_vec_284_reg[1] : (proc_284_data_FIFO_blk[1] | proc_284_data_PIPO_blk[1] | proc_284_start_FIFO_blk[1] | proc_284_TLF_FIFO_blk[1] | proc_284_input_sync_blk[1] | proc_284_output_sync_blk[1]);
    assign proc_284_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_1_x1_U0.fifo_C_drain_PE_1_0_x1165_blk_n);
    assign proc_284_data_PIPO_blk[2] = 1'b0;
    assign proc_284_start_FIFO_blk[2] = 1'b0;
    assign proc_284_TLF_FIFO_blk[2] = 1'b0;
    assign proc_284_input_sync_blk[2] = 1'b0;
    assign proc_284_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_284[2] = dl_detect_out ? proc_dep_vld_vec_284_reg[2] : (proc_284_data_FIFO_blk[2] | proc_284_data_PIPO_blk[2] | proc_284_start_FIFO_blk[2] | proc_284_TLF_FIFO_blk[2] | proc_284_input_sync_blk[2] | proc_284_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_284_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_284_reg <= proc_dep_vld_vec_284;
        end
    end
    assign in_chan_dep_vld_vec_284[0] = dep_chan_vld_206_284;
    assign in_chan_dep_data_vec_284[351 : 0] = dep_chan_data_206_284;
    assign token_in_vec_284[0] = token_206_284;
    assign in_chan_dep_vld_vec_284[1] = dep_chan_vld_283_284;
    assign in_chan_dep_data_vec_284[703 : 352] = dep_chan_data_283_284;
    assign token_in_vec_284[1] = token_283_284;
    assign in_chan_dep_vld_vec_284[2] = dep_chan_vld_285_284;
    assign in_chan_dep_data_vec_284[1055 : 704] = dep_chan_data_285_284;
    assign token_in_vec_284[2] = token_285_284;
    assign dep_chan_vld_284_283 = out_chan_dep_vld_vec_284[0];
    assign dep_chan_data_284_283 = out_chan_dep_data_284;
    assign token_284_283 = token_out_vec_284[0];
    assign dep_chan_vld_284_285 = out_chan_dep_vld_vec_284[1];
    assign dep_chan_data_284_285 = out_chan_dep_data_284;
    assign token_284_285 = token_out_vec_284[1];
    assign dep_chan_vld_284_206 = out_chan_dep_vld_vec_284[2];
    assign dep_chan_data_284_206 = out_chan_dep_data_284;
    assign token_284_206 = token_out_vec_284[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 285, 3, 3) top_hls_deadlock_detect_unit_285 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_285),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_285),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_285),
        .token_in_vec(token_in_vec_285),
        .dl_detect_in(dl_detect_out),
        .origin(origin[285]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_285),
        .out_chan_dep_data(out_chan_dep_data_285),
        .token_out_vec(token_out_vec_285),
        .dl_detect_out(dl_in_vec[285]));

    assign proc_285_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x1229_blk_n);
    assign proc_285_data_PIPO_blk[0] = 1'b0;
    assign proc_285_start_FIFO_blk[0] = 1'b0;
    assign proc_285_TLF_FIFO_blk[0] = 1'b0;
    assign proc_285_input_sync_blk[0] = 1'b0;
    assign proc_285_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_285[0] = dl_detect_out ? proc_dep_vld_vec_285_reg[0] : (proc_285_data_FIFO_blk[0] | proc_285_data_PIPO_blk[0] | proc_285_start_FIFO_blk[0] | proc_285_TLF_FIFO_blk[0] | proc_285_input_sync_blk[0] | proc_285_output_sync_blk[0]);
    assign proc_285_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x1228_blk_n);
    assign proc_285_data_PIPO_blk[1] = 1'b0;
    assign proc_285_start_FIFO_blk[1] = 1'b0;
    assign proc_285_TLF_FIFO_blk[1] = 1'b0;
    assign proc_285_input_sync_blk[1] = 1'b0;
    assign proc_285_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_285[1] = dl_detect_out ? proc_dep_vld_vec_285_reg[1] : (proc_285_data_FIFO_blk[1] | proc_285_data_PIPO_blk[1] | proc_285_start_FIFO_blk[1] | proc_285_TLF_FIFO_blk[1] | proc_285_input_sync_blk[1] | proc_285_output_sync_blk[1]);
    assign proc_285_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_0_0_x1_U0.fifo_C_drain_PE_0_0_x1164_blk_n);
    assign proc_285_data_PIPO_blk[2] = 1'b0;
    assign proc_285_start_FIFO_blk[2] = 1'b0;
    assign proc_285_TLF_FIFO_blk[2] = 1'b0;
    assign proc_285_input_sync_blk[2] = 1'b0;
    assign proc_285_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_285[2] = dl_detect_out ? proc_dep_vld_vec_285_reg[2] : (proc_285_data_FIFO_blk[2] | proc_285_data_PIPO_blk[2] | proc_285_start_FIFO_blk[2] | proc_285_TLF_FIFO_blk[2] | proc_285_input_sync_blk[2] | proc_285_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_285_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_285_reg <= proc_dep_vld_vec_285;
        end
    end
    assign in_chan_dep_vld_vec_285[0] = dep_chan_vld_198_285;
    assign in_chan_dep_data_vec_285[351 : 0] = dep_chan_data_198_285;
    assign token_in_vec_285[0] = token_198_285;
    assign in_chan_dep_vld_vec_285[1] = dep_chan_vld_284_285;
    assign in_chan_dep_data_vec_285[703 : 352] = dep_chan_data_284_285;
    assign token_in_vec_285[1] = token_284_285;
    assign in_chan_dep_vld_vec_285[2] = dep_chan_vld_349_285;
    assign in_chan_dep_data_vec_285[1055 : 704] = dep_chan_data_349_285;
    assign token_in_vec_285[2] = token_349_285;
    assign dep_chan_vld_285_284 = out_chan_dep_vld_vec_285[0];
    assign dep_chan_data_285_284 = out_chan_dep_data_285;
    assign token_285_284 = token_out_vec_285[0];
    assign dep_chan_vld_285_349 = out_chan_dep_vld_vec_285[1];
    assign dep_chan_data_285_349 = out_chan_dep_data_285;
    assign token_285_349 = token_out_vec_285[1];
    assign dep_chan_vld_285_198 = out_chan_dep_vld_vec_285[2];
    assign dep_chan_data_285_198 = out_chan_dep_data_285;
    assign token_285_198 = token_out_vec_285[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 286, 2, 2) top_hls_deadlock_detect_unit_286 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_286),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_286),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_286),
        .token_in_vec(token_in_vec_286),
        .dl_detect_in(dl_detect_out),
        .origin(origin[286]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_286),
        .out_chan_dep_data(out_chan_dep_data_286),
        .token_out_vec(token_out_vec_286),
        .dl_detect_out(dl_in_vec[286]));

    assign proc_286_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x1243_blk_n);
    assign proc_286_data_PIPO_blk[0] = 1'b0;
    assign proc_286_start_FIFO_blk[0] = 1'b0;
    assign proc_286_TLF_FIFO_blk[0] = 1'b0;
    assign proc_286_input_sync_blk[0] = 1'b0;
    assign proc_286_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_286[0] = dl_detect_out ? proc_dep_vld_vec_286_reg[0] : (proc_286_data_FIFO_blk[0] | proc_286_data_PIPO_blk[0] | proc_286_start_FIFO_blk[0] | proc_286_TLF_FIFO_blk[0] | proc_286_input_sync_blk[0] | proc_286_output_sync_blk[0]);
    assign proc_286_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_1_x1_U0.fifo_C_drain_PE_7_1_x1179_blk_n);
    assign proc_286_data_PIPO_blk[1] = 1'b0;
    assign proc_286_start_FIFO_blk[1] = 1'b0;
    assign proc_286_TLF_FIFO_blk[1] = 1'b0;
    assign proc_286_input_sync_blk[1] = 1'b0;
    assign proc_286_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_286[1] = dl_detect_out ? proc_dep_vld_vec_286_reg[1] : (proc_286_data_FIFO_blk[1] | proc_286_data_PIPO_blk[1] | proc_286_start_FIFO_blk[1] | proc_286_TLF_FIFO_blk[1] | proc_286_input_sync_blk[1] | proc_286_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_286_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_286_reg <= proc_dep_vld_vec_286;
        end
    end
    assign in_chan_dep_vld_vec_286[0] = dep_chan_vld_255_286;
    assign in_chan_dep_data_vec_286[351 : 0] = dep_chan_data_255_286;
    assign token_in_vec_286[0] = token_255_286;
    assign in_chan_dep_vld_vec_286[1] = dep_chan_vld_287_286;
    assign in_chan_dep_data_vec_286[703 : 352] = dep_chan_data_287_286;
    assign token_in_vec_286[1] = token_287_286;
    assign dep_chan_vld_286_287 = out_chan_dep_vld_vec_286[0];
    assign dep_chan_data_286_287 = out_chan_dep_data_286;
    assign token_286_287 = token_out_vec_286[0];
    assign dep_chan_vld_286_255 = out_chan_dep_vld_vec_286[1];
    assign dep_chan_data_286_255 = out_chan_dep_data_286;
    assign token_286_255 = token_out_vec_286[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 287, 3, 3) top_hls_deadlock_detect_unit_287 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_287),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_287),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_287),
        .token_in_vec(token_in_vec_287),
        .dl_detect_in(dl_detect_out),
        .origin(origin[287]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_287),
        .out_chan_dep_data(out_chan_dep_data_287),
        .token_out_vec(token_out_vec_287),
        .dl_detect_out(dl_in_vec[287]));

    assign proc_287_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x1243_blk_n);
    assign proc_287_data_PIPO_blk[0] = 1'b0;
    assign proc_287_start_FIFO_blk[0] = 1'b0;
    assign proc_287_TLF_FIFO_blk[0] = 1'b0;
    assign proc_287_input_sync_blk[0] = 1'b0;
    assign proc_287_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_287[0] = dl_detect_out ? proc_dep_vld_vec_287_reg[0] : (proc_287_data_FIFO_blk[0] | proc_287_data_PIPO_blk[0] | proc_287_start_FIFO_blk[0] | proc_287_TLF_FIFO_blk[0] | proc_287_input_sync_blk[0] | proc_287_output_sync_blk[0]);
    assign proc_287_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x1242_blk_n);
    assign proc_287_data_PIPO_blk[1] = 1'b0;
    assign proc_287_start_FIFO_blk[1] = 1'b0;
    assign proc_287_TLF_FIFO_blk[1] = 1'b0;
    assign proc_287_input_sync_blk[1] = 1'b0;
    assign proc_287_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_287[1] = dl_detect_out ? proc_dep_vld_vec_287_reg[1] : (proc_287_data_FIFO_blk[1] | proc_287_data_PIPO_blk[1] | proc_287_start_FIFO_blk[1] | proc_287_TLF_FIFO_blk[1] | proc_287_input_sync_blk[1] | proc_287_output_sync_blk[1]);
    assign proc_287_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_6_x1_U0.fifo_C_drain_PE_6_1_x1178_blk_n);
    assign proc_287_data_PIPO_blk[2] = 1'b0;
    assign proc_287_start_FIFO_blk[2] = 1'b0;
    assign proc_287_TLF_FIFO_blk[2] = 1'b0;
    assign proc_287_input_sync_blk[2] = 1'b0;
    assign proc_287_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_287[2] = dl_detect_out ? proc_dep_vld_vec_287_reg[2] : (proc_287_data_FIFO_blk[2] | proc_287_data_PIPO_blk[2] | proc_287_start_FIFO_blk[2] | proc_287_TLF_FIFO_blk[2] | proc_287_input_sync_blk[2] | proc_287_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_287_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_287_reg <= proc_dep_vld_vec_287;
        end
    end
    assign in_chan_dep_vld_vec_287[0] = dep_chan_vld_247_287;
    assign in_chan_dep_data_vec_287[351 : 0] = dep_chan_data_247_287;
    assign token_in_vec_287[0] = token_247_287;
    assign in_chan_dep_vld_vec_287[1] = dep_chan_vld_286_287;
    assign in_chan_dep_data_vec_287[703 : 352] = dep_chan_data_286_287;
    assign token_in_vec_287[1] = token_286_287;
    assign in_chan_dep_vld_vec_287[2] = dep_chan_vld_288_287;
    assign in_chan_dep_data_vec_287[1055 : 704] = dep_chan_data_288_287;
    assign token_in_vec_287[2] = token_288_287;
    assign dep_chan_vld_287_286 = out_chan_dep_vld_vec_287[0];
    assign dep_chan_data_287_286 = out_chan_dep_data_287;
    assign token_287_286 = token_out_vec_287[0];
    assign dep_chan_vld_287_288 = out_chan_dep_vld_vec_287[1];
    assign dep_chan_data_287_288 = out_chan_dep_data_287;
    assign token_287_288 = token_out_vec_287[1];
    assign dep_chan_vld_287_247 = out_chan_dep_vld_vec_287[2];
    assign dep_chan_data_287_247 = out_chan_dep_data_287;
    assign token_287_247 = token_out_vec_287[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 288, 3, 3) top_hls_deadlock_detect_unit_288 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_288),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_288),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_288),
        .token_in_vec(token_in_vec_288),
        .dl_detect_in(dl_detect_out),
        .origin(origin[288]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_288),
        .out_chan_dep_data(out_chan_dep_data_288),
        .token_out_vec(token_out_vec_288),
        .dl_detect_out(dl_in_vec[288]));

    assign proc_288_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x1242_blk_n);
    assign proc_288_data_PIPO_blk[0] = 1'b0;
    assign proc_288_start_FIFO_blk[0] = 1'b0;
    assign proc_288_TLF_FIFO_blk[0] = 1'b0;
    assign proc_288_input_sync_blk[0] = 1'b0;
    assign proc_288_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_288[0] = dl_detect_out ? proc_dep_vld_vec_288_reg[0] : (proc_288_data_FIFO_blk[0] | proc_288_data_PIPO_blk[0] | proc_288_start_FIFO_blk[0] | proc_288_TLF_FIFO_blk[0] | proc_288_input_sync_blk[0] | proc_288_output_sync_blk[0]);
    assign proc_288_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x1241_blk_n);
    assign proc_288_data_PIPO_blk[1] = 1'b0;
    assign proc_288_start_FIFO_blk[1] = 1'b0;
    assign proc_288_TLF_FIFO_blk[1] = 1'b0;
    assign proc_288_input_sync_blk[1] = 1'b0;
    assign proc_288_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_288[1] = dl_detect_out ? proc_dep_vld_vec_288_reg[1] : (proc_288_data_FIFO_blk[1] | proc_288_data_PIPO_blk[1] | proc_288_start_FIFO_blk[1] | proc_288_TLF_FIFO_blk[1] | proc_288_input_sync_blk[1] | proc_288_output_sync_blk[1]);
    assign proc_288_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_5_x1_U0.fifo_C_drain_PE_5_1_x1177_blk_n);
    assign proc_288_data_PIPO_blk[2] = 1'b0;
    assign proc_288_start_FIFO_blk[2] = 1'b0;
    assign proc_288_TLF_FIFO_blk[2] = 1'b0;
    assign proc_288_input_sync_blk[2] = 1'b0;
    assign proc_288_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_288[2] = dl_detect_out ? proc_dep_vld_vec_288_reg[2] : (proc_288_data_FIFO_blk[2] | proc_288_data_PIPO_blk[2] | proc_288_start_FIFO_blk[2] | proc_288_TLF_FIFO_blk[2] | proc_288_input_sync_blk[2] | proc_288_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_288_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_288_reg <= proc_dep_vld_vec_288;
        end
    end
    assign in_chan_dep_vld_vec_288[0] = dep_chan_vld_239_288;
    assign in_chan_dep_data_vec_288[351 : 0] = dep_chan_data_239_288;
    assign token_in_vec_288[0] = token_239_288;
    assign in_chan_dep_vld_vec_288[1] = dep_chan_vld_287_288;
    assign in_chan_dep_data_vec_288[703 : 352] = dep_chan_data_287_288;
    assign token_in_vec_288[1] = token_287_288;
    assign in_chan_dep_vld_vec_288[2] = dep_chan_vld_289_288;
    assign in_chan_dep_data_vec_288[1055 : 704] = dep_chan_data_289_288;
    assign token_in_vec_288[2] = token_289_288;
    assign dep_chan_vld_288_287 = out_chan_dep_vld_vec_288[0];
    assign dep_chan_data_288_287 = out_chan_dep_data_288;
    assign token_288_287 = token_out_vec_288[0];
    assign dep_chan_vld_288_289 = out_chan_dep_vld_vec_288[1];
    assign dep_chan_data_288_289 = out_chan_dep_data_288;
    assign token_288_289 = token_out_vec_288[1];
    assign dep_chan_vld_288_239 = out_chan_dep_vld_vec_288[2];
    assign dep_chan_data_288_239 = out_chan_dep_data_288;
    assign token_288_239 = token_out_vec_288[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 289, 3, 3) top_hls_deadlock_detect_unit_289 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_289),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_289),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_289),
        .token_in_vec(token_in_vec_289),
        .dl_detect_in(dl_detect_out),
        .origin(origin[289]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_289),
        .out_chan_dep_data(out_chan_dep_data_289),
        .token_out_vec(token_out_vec_289),
        .dl_detect_out(dl_in_vec[289]));

    assign proc_289_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x1241_blk_n);
    assign proc_289_data_PIPO_blk[0] = 1'b0;
    assign proc_289_start_FIFO_blk[0] = 1'b0;
    assign proc_289_TLF_FIFO_blk[0] = 1'b0;
    assign proc_289_input_sync_blk[0] = 1'b0;
    assign proc_289_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_289[0] = dl_detect_out ? proc_dep_vld_vec_289_reg[0] : (proc_289_data_FIFO_blk[0] | proc_289_data_PIPO_blk[0] | proc_289_start_FIFO_blk[0] | proc_289_TLF_FIFO_blk[0] | proc_289_input_sync_blk[0] | proc_289_output_sync_blk[0]);
    assign proc_289_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x1240_blk_n);
    assign proc_289_data_PIPO_blk[1] = 1'b0;
    assign proc_289_start_FIFO_blk[1] = 1'b0;
    assign proc_289_TLF_FIFO_blk[1] = 1'b0;
    assign proc_289_input_sync_blk[1] = 1'b0;
    assign proc_289_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_289[1] = dl_detect_out ? proc_dep_vld_vec_289_reg[1] : (proc_289_data_FIFO_blk[1] | proc_289_data_PIPO_blk[1] | proc_289_start_FIFO_blk[1] | proc_289_TLF_FIFO_blk[1] | proc_289_input_sync_blk[1] | proc_289_output_sync_blk[1]);
    assign proc_289_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_4_x1_U0.fifo_C_drain_PE_4_1_x1176_blk_n);
    assign proc_289_data_PIPO_blk[2] = 1'b0;
    assign proc_289_start_FIFO_blk[2] = 1'b0;
    assign proc_289_TLF_FIFO_blk[2] = 1'b0;
    assign proc_289_input_sync_blk[2] = 1'b0;
    assign proc_289_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_289[2] = dl_detect_out ? proc_dep_vld_vec_289_reg[2] : (proc_289_data_FIFO_blk[2] | proc_289_data_PIPO_blk[2] | proc_289_start_FIFO_blk[2] | proc_289_TLF_FIFO_blk[2] | proc_289_input_sync_blk[2] | proc_289_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_289_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_289_reg <= proc_dep_vld_vec_289;
        end
    end
    assign in_chan_dep_vld_vec_289[0] = dep_chan_vld_231_289;
    assign in_chan_dep_data_vec_289[351 : 0] = dep_chan_data_231_289;
    assign token_in_vec_289[0] = token_231_289;
    assign in_chan_dep_vld_vec_289[1] = dep_chan_vld_288_289;
    assign in_chan_dep_data_vec_289[703 : 352] = dep_chan_data_288_289;
    assign token_in_vec_289[1] = token_288_289;
    assign in_chan_dep_vld_vec_289[2] = dep_chan_vld_290_289;
    assign in_chan_dep_data_vec_289[1055 : 704] = dep_chan_data_290_289;
    assign token_in_vec_289[2] = token_290_289;
    assign dep_chan_vld_289_288 = out_chan_dep_vld_vec_289[0];
    assign dep_chan_data_289_288 = out_chan_dep_data_289;
    assign token_289_288 = token_out_vec_289[0];
    assign dep_chan_vld_289_290 = out_chan_dep_vld_vec_289[1];
    assign dep_chan_data_289_290 = out_chan_dep_data_289;
    assign token_289_290 = token_out_vec_289[1];
    assign dep_chan_vld_289_231 = out_chan_dep_vld_vec_289[2];
    assign dep_chan_data_289_231 = out_chan_dep_data_289;
    assign token_289_231 = token_out_vec_289[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 290, 3, 3) top_hls_deadlock_detect_unit_290 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_290),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_290),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_290),
        .token_in_vec(token_in_vec_290),
        .dl_detect_in(dl_detect_out),
        .origin(origin[290]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_290),
        .out_chan_dep_data(out_chan_dep_data_290),
        .token_out_vec(token_out_vec_290),
        .dl_detect_out(dl_in_vec[290]));

    assign proc_290_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x1240_blk_n);
    assign proc_290_data_PIPO_blk[0] = 1'b0;
    assign proc_290_start_FIFO_blk[0] = 1'b0;
    assign proc_290_TLF_FIFO_blk[0] = 1'b0;
    assign proc_290_input_sync_blk[0] = 1'b0;
    assign proc_290_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_290[0] = dl_detect_out ? proc_dep_vld_vec_290_reg[0] : (proc_290_data_FIFO_blk[0] | proc_290_data_PIPO_blk[0] | proc_290_start_FIFO_blk[0] | proc_290_TLF_FIFO_blk[0] | proc_290_input_sync_blk[0] | proc_290_output_sync_blk[0]);
    assign proc_290_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x1239_blk_n);
    assign proc_290_data_PIPO_blk[1] = 1'b0;
    assign proc_290_start_FIFO_blk[1] = 1'b0;
    assign proc_290_TLF_FIFO_blk[1] = 1'b0;
    assign proc_290_input_sync_blk[1] = 1'b0;
    assign proc_290_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_290[1] = dl_detect_out ? proc_dep_vld_vec_290_reg[1] : (proc_290_data_FIFO_blk[1] | proc_290_data_PIPO_blk[1] | proc_290_start_FIFO_blk[1] | proc_290_TLF_FIFO_blk[1] | proc_290_input_sync_blk[1] | proc_290_output_sync_blk[1]);
    assign proc_290_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_3_x1_U0.fifo_C_drain_PE_3_1_x1175_blk_n);
    assign proc_290_data_PIPO_blk[2] = 1'b0;
    assign proc_290_start_FIFO_blk[2] = 1'b0;
    assign proc_290_TLF_FIFO_blk[2] = 1'b0;
    assign proc_290_input_sync_blk[2] = 1'b0;
    assign proc_290_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_290[2] = dl_detect_out ? proc_dep_vld_vec_290_reg[2] : (proc_290_data_FIFO_blk[2] | proc_290_data_PIPO_blk[2] | proc_290_start_FIFO_blk[2] | proc_290_TLF_FIFO_blk[2] | proc_290_input_sync_blk[2] | proc_290_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_290_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_290_reg <= proc_dep_vld_vec_290;
        end
    end
    assign in_chan_dep_vld_vec_290[0] = dep_chan_vld_223_290;
    assign in_chan_dep_data_vec_290[351 : 0] = dep_chan_data_223_290;
    assign token_in_vec_290[0] = token_223_290;
    assign in_chan_dep_vld_vec_290[1] = dep_chan_vld_289_290;
    assign in_chan_dep_data_vec_290[703 : 352] = dep_chan_data_289_290;
    assign token_in_vec_290[1] = token_289_290;
    assign in_chan_dep_vld_vec_290[2] = dep_chan_vld_291_290;
    assign in_chan_dep_data_vec_290[1055 : 704] = dep_chan_data_291_290;
    assign token_in_vec_290[2] = token_291_290;
    assign dep_chan_vld_290_289 = out_chan_dep_vld_vec_290[0];
    assign dep_chan_data_290_289 = out_chan_dep_data_290;
    assign token_290_289 = token_out_vec_290[0];
    assign dep_chan_vld_290_291 = out_chan_dep_vld_vec_290[1];
    assign dep_chan_data_290_291 = out_chan_dep_data_290;
    assign token_290_291 = token_out_vec_290[1];
    assign dep_chan_vld_290_223 = out_chan_dep_vld_vec_290[2];
    assign dep_chan_data_290_223 = out_chan_dep_data_290;
    assign token_290_223 = token_out_vec_290[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 291, 3, 3) top_hls_deadlock_detect_unit_291 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_291),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_291),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_291),
        .token_in_vec(token_in_vec_291),
        .dl_detect_in(dl_detect_out),
        .origin(origin[291]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_291),
        .out_chan_dep_data(out_chan_dep_data_291),
        .token_out_vec(token_out_vec_291),
        .dl_detect_out(dl_in_vec[291]));

    assign proc_291_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x1239_blk_n);
    assign proc_291_data_PIPO_blk[0] = 1'b0;
    assign proc_291_start_FIFO_blk[0] = 1'b0;
    assign proc_291_TLF_FIFO_blk[0] = 1'b0;
    assign proc_291_input_sync_blk[0] = 1'b0;
    assign proc_291_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_291[0] = dl_detect_out ? proc_dep_vld_vec_291_reg[0] : (proc_291_data_FIFO_blk[0] | proc_291_data_PIPO_blk[0] | proc_291_start_FIFO_blk[0] | proc_291_TLF_FIFO_blk[0] | proc_291_input_sync_blk[0] | proc_291_output_sync_blk[0]);
    assign proc_291_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x1238_blk_n);
    assign proc_291_data_PIPO_blk[1] = 1'b0;
    assign proc_291_start_FIFO_blk[1] = 1'b0;
    assign proc_291_TLF_FIFO_blk[1] = 1'b0;
    assign proc_291_input_sync_blk[1] = 1'b0;
    assign proc_291_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_291[1] = dl_detect_out ? proc_dep_vld_vec_291_reg[1] : (proc_291_data_FIFO_blk[1] | proc_291_data_PIPO_blk[1] | proc_291_start_FIFO_blk[1] | proc_291_TLF_FIFO_blk[1] | proc_291_input_sync_blk[1] | proc_291_output_sync_blk[1]);
    assign proc_291_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_2_x1_U0.fifo_C_drain_PE_2_1_x1174_blk_n);
    assign proc_291_data_PIPO_blk[2] = 1'b0;
    assign proc_291_start_FIFO_blk[2] = 1'b0;
    assign proc_291_TLF_FIFO_blk[2] = 1'b0;
    assign proc_291_input_sync_blk[2] = 1'b0;
    assign proc_291_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_291[2] = dl_detect_out ? proc_dep_vld_vec_291_reg[2] : (proc_291_data_FIFO_blk[2] | proc_291_data_PIPO_blk[2] | proc_291_start_FIFO_blk[2] | proc_291_TLF_FIFO_blk[2] | proc_291_input_sync_blk[2] | proc_291_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_291_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_291_reg <= proc_dep_vld_vec_291;
        end
    end
    assign in_chan_dep_vld_vec_291[0] = dep_chan_vld_215_291;
    assign in_chan_dep_data_vec_291[351 : 0] = dep_chan_data_215_291;
    assign token_in_vec_291[0] = token_215_291;
    assign in_chan_dep_vld_vec_291[1] = dep_chan_vld_290_291;
    assign in_chan_dep_data_vec_291[703 : 352] = dep_chan_data_290_291;
    assign token_in_vec_291[1] = token_290_291;
    assign in_chan_dep_vld_vec_291[2] = dep_chan_vld_292_291;
    assign in_chan_dep_data_vec_291[1055 : 704] = dep_chan_data_292_291;
    assign token_in_vec_291[2] = token_292_291;
    assign dep_chan_vld_291_290 = out_chan_dep_vld_vec_291[0];
    assign dep_chan_data_291_290 = out_chan_dep_data_291;
    assign token_291_290 = token_out_vec_291[0];
    assign dep_chan_vld_291_292 = out_chan_dep_vld_vec_291[1];
    assign dep_chan_data_291_292 = out_chan_dep_data_291;
    assign token_291_292 = token_out_vec_291[1];
    assign dep_chan_vld_291_215 = out_chan_dep_vld_vec_291[2];
    assign dep_chan_data_291_215 = out_chan_dep_data_291;
    assign token_291_215 = token_out_vec_291[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 292, 3, 3) top_hls_deadlock_detect_unit_292 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_292),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_292),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_292),
        .token_in_vec(token_in_vec_292),
        .dl_detect_in(dl_detect_out),
        .origin(origin[292]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_292),
        .out_chan_dep_data(out_chan_dep_data_292),
        .token_out_vec(token_out_vec_292),
        .dl_detect_out(dl_in_vec[292]));

    assign proc_292_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x1238_blk_n);
    assign proc_292_data_PIPO_blk[0] = 1'b0;
    assign proc_292_start_FIFO_blk[0] = 1'b0;
    assign proc_292_TLF_FIFO_blk[0] = 1'b0;
    assign proc_292_input_sync_blk[0] = 1'b0;
    assign proc_292_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_292[0] = dl_detect_out ? proc_dep_vld_vec_292_reg[0] : (proc_292_data_FIFO_blk[0] | proc_292_data_PIPO_blk[0] | proc_292_start_FIFO_blk[0] | proc_292_TLF_FIFO_blk[0] | proc_292_input_sync_blk[0] | proc_292_output_sync_blk[0]);
    assign proc_292_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x1237_blk_n);
    assign proc_292_data_PIPO_blk[1] = 1'b0;
    assign proc_292_start_FIFO_blk[1] = 1'b0;
    assign proc_292_TLF_FIFO_blk[1] = 1'b0;
    assign proc_292_input_sync_blk[1] = 1'b0;
    assign proc_292_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_292[1] = dl_detect_out ? proc_dep_vld_vec_292_reg[1] : (proc_292_data_FIFO_blk[1] | proc_292_data_PIPO_blk[1] | proc_292_start_FIFO_blk[1] | proc_292_TLF_FIFO_blk[1] | proc_292_input_sync_blk[1] | proc_292_output_sync_blk[1]);
    assign proc_292_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_1_x1_U0.fifo_C_drain_PE_1_1_x1173_blk_n);
    assign proc_292_data_PIPO_blk[2] = 1'b0;
    assign proc_292_start_FIFO_blk[2] = 1'b0;
    assign proc_292_TLF_FIFO_blk[2] = 1'b0;
    assign proc_292_input_sync_blk[2] = 1'b0;
    assign proc_292_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_292[2] = dl_detect_out ? proc_dep_vld_vec_292_reg[2] : (proc_292_data_FIFO_blk[2] | proc_292_data_PIPO_blk[2] | proc_292_start_FIFO_blk[2] | proc_292_TLF_FIFO_blk[2] | proc_292_input_sync_blk[2] | proc_292_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_292_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_292_reg <= proc_dep_vld_vec_292;
        end
    end
    assign in_chan_dep_vld_vec_292[0] = dep_chan_vld_207_292;
    assign in_chan_dep_data_vec_292[351 : 0] = dep_chan_data_207_292;
    assign token_in_vec_292[0] = token_207_292;
    assign in_chan_dep_vld_vec_292[1] = dep_chan_vld_291_292;
    assign in_chan_dep_data_vec_292[703 : 352] = dep_chan_data_291_292;
    assign token_in_vec_292[1] = token_291_292;
    assign in_chan_dep_vld_vec_292[2] = dep_chan_vld_293_292;
    assign in_chan_dep_data_vec_292[1055 : 704] = dep_chan_data_293_292;
    assign token_in_vec_292[2] = token_293_292;
    assign dep_chan_vld_292_291 = out_chan_dep_vld_vec_292[0];
    assign dep_chan_data_292_291 = out_chan_dep_data_292;
    assign token_292_291 = token_out_vec_292[0];
    assign dep_chan_vld_292_293 = out_chan_dep_vld_vec_292[1];
    assign dep_chan_data_292_293 = out_chan_dep_data_292;
    assign token_292_293 = token_out_vec_292[1];
    assign dep_chan_vld_292_207 = out_chan_dep_vld_vec_292[2];
    assign dep_chan_data_292_207 = out_chan_dep_data_292;
    assign token_292_207 = token_out_vec_292[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 293, 3, 3) top_hls_deadlock_detect_unit_293 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_293),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_293),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_293),
        .token_in_vec(token_in_vec_293),
        .dl_detect_in(dl_detect_out),
        .origin(origin[293]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_293),
        .out_chan_dep_data(out_chan_dep_data_293),
        .token_out_vec(token_out_vec_293),
        .dl_detect_out(dl_in_vec[293]));

    assign proc_293_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x1237_blk_n);
    assign proc_293_data_PIPO_blk[0] = 1'b0;
    assign proc_293_start_FIFO_blk[0] = 1'b0;
    assign proc_293_TLF_FIFO_blk[0] = 1'b0;
    assign proc_293_input_sync_blk[0] = 1'b0;
    assign proc_293_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_293[0] = dl_detect_out ? proc_dep_vld_vec_293_reg[0] : (proc_293_data_FIFO_blk[0] | proc_293_data_PIPO_blk[0] | proc_293_start_FIFO_blk[0] | proc_293_TLF_FIFO_blk[0] | proc_293_input_sync_blk[0] | proc_293_output_sync_blk[0]);
    assign proc_293_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_blk_n);
    assign proc_293_data_PIPO_blk[1] = 1'b0;
    assign proc_293_start_FIFO_blk[1] = 1'b0;
    assign proc_293_TLF_FIFO_blk[1] = 1'b0;
    assign proc_293_input_sync_blk[1] = 1'b0;
    assign proc_293_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_293[1] = dl_detect_out ? proc_dep_vld_vec_293_reg[1] : (proc_293_data_FIFO_blk[1] | proc_293_data_PIPO_blk[1] | proc_293_start_FIFO_blk[1] | proc_293_TLF_FIFO_blk[1] | proc_293_input_sync_blk[1] | proc_293_output_sync_blk[1]);
    assign proc_293_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_1_0_x1_U0.fifo_C_drain_PE_0_1_x1172_blk_n);
    assign proc_293_data_PIPO_blk[2] = 1'b0;
    assign proc_293_start_FIFO_blk[2] = 1'b0;
    assign proc_293_TLF_FIFO_blk[2] = 1'b0;
    assign proc_293_input_sync_blk[2] = 1'b0;
    assign proc_293_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_293[2] = dl_detect_out ? proc_dep_vld_vec_293_reg[2] : (proc_293_data_FIFO_blk[2] | proc_293_data_PIPO_blk[2] | proc_293_start_FIFO_blk[2] | proc_293_TLF_FIFO_blk[2] | proc_293_input_sync_blk[2] | proc_293_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_293_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_293_reg <= proc_dep_vld_vec_293;
        end
    end
    assign in_chan_dep_vld_vec_293[0] = dep_chan_vld_199_293;
    assign in_chan_dep_data_vec_293[351 : 0] = dep_chan_data_199_293;
    assign token_in_vec_293[0] = token_199_293;
    assign in_chan_dep_vld_vec_293[1] = dep_chan_vld_292_293;
    assign in_chan_dep_data_vec_293[703 : 352] = dep_chan_data_292_293;
    assign token_in_vec_293[1] = token_292_293;
    assign in_chan_dep_vld_vec_293[2] = dep_chan_vld_348_293;
    assign in_chan_dep_data_vec_293[1055 : 704] = dep_chan_data_348_293;
    assign token_in_vec_293[2] = token_348_293;
    assign dep_chan_vld_293_292 = out_chan_dep_vld_vec_293[0];
    assign dep_chan_data_293_292 = out_chan_dep_data_293;
    assign token_293_292 = token_out_vec_293[0];
    assign dep_chan_vld_293_348 = out_chan_dep_vld_vec_293[1];
    assign dep_chan_data_293_348 = out_chan_dep_data_293;
    assign token_293_348 = token_out_vec_293[1];
    assign dep_chan_vld_293_199 = out_chan_dep_vld_vec_293[2];
    assign dep_chan_data_293_199 = out_chan_dep_data_293;
    assign token_293_199 = token_out_vec_293[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 294, 2, 2) top_hls_deadlock_detect_unit_294 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_294),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_294),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_294),
        .token_in_vec(token_in_vec_294),
        .dl_detect_in(dl_detect_out),
        .origin(origin[294]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_294),
        .out_chan_dep_data(out_chan_dep_data_294),
        .token_out_vec(token_out_vec_294),
        .dl_detect_out(dl_in_vec[294]));

    assign proc_294_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_7_x1251_blk_n);
    assign proc_294_data_PIPO_blk[0] = 1'b0;
    assign proc_294_start_FIFO_blk[0] = 1'b0;
    assign proc_294_TLF_FIFO_blk[0] = 1'b0;
    assign proc_294_input_sync_blk[0] = 1'b0;
    assign proc_294_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_294[0] = dl_detect_out ? proc_dep_vld_vec_294_reg[0] : (proc_294_data_FIFO_blk[0] | proc_294_data_PIPO_blk[0] | proc_294_start_FIFO_blk[0] | proc_294_TLF_FIFO_blk[0] | proc_294_input_sync_blk[0] | proc_294_output_sync_blk[0]);
    assign proc_294_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_2_x1_U0.fifo_C_drain_PE_7_2_x1187_blk_n);
    assign proc_294_data_PIPO_blk[1] = 1'b0;
    assign proc_294_start_FIFO_blk[1] = 1'b0;
    assign proc_294_TLF_FIFO_blk[1] = 1'b0;
    assign proc_294_input_sync_blk[1] = 1'b0;
    assign proc_294_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_294[1] = dl_detect_out ? proc_dep_vld_vec_294_reg[1] : (proc_294_data_FIFO_blk[1] | proc_294_data_PIPO_blk[1] | proc_294_start_FIFO_blk[1] | proc_294_TLF_FIFO_blk[1] | proc_294_input_sync_blk[1] | proc_294_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_294_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_294_reg <= proc_dep_vld_vec_294;
        end
    end
    assign in_chan_dep_vld_vec_294[0] = dep_chan_vld_256_294;
    assign in_chan_dep_data_vec_294[351 : 0] = dep_chan_data_256_294;
    assign token_in_vec_294[0] = token_256_294;
    assign in_chan_dep_vld_vec_294[1] = dep_chan_vld_295_294;
    assign in_chan_dep_data_vec_294[703 : 352] = dep_chan_data_295_294;
    assign token_in_vec_294[1] = token_295_294;
    assign dep_chan_vld_294_295 = out_chan_dep_vld_vec_294[0];
    assign dep_chan_data_294_295 = out_chan_dep_data_294;
    assign token_294_295 = token_out_vec_294[0];
    assign dep_chan_vld_294_256 = out_chan_dep_vld_vec_294[1];
    assign dep_chan_data_294_256 = out_chan_dep_data_294;
    assign token_294_256 = token_out_vec_294[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 295, 3, 3) top_hls_deadlock_detect_unit_295 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_295),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_295),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_295),
        .token_in_vec(token_in_vec_295),
        .dl_detect_in(dl_detect_out),
        .origin(origin[295]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_295),
        .out_chan_dep_data(out_chan_dep_data_295),
        .token_out_vec(token_out_vec_295),
        .dl_detect_out(dl_in_vec[295]));

    assign proc_295_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_7_x1251_blk_n);
    assign proc_295_data_PIPO_blk[0] = 1'b0;
    assign proc_295_start_FIFO_blk[0] = 1'b0;
    assign proc_295_TLF_FIFO_blk[0] = 1'b0;
    assign proc_295_input_sync_blk[0] = 1'b0;
    assign proc_295_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_295[0] = dl_detect_out ? proc_dep_vld_vec_295_reg[0] : (proc_295_data_FIFO_blk[0] | proc_295_data_PIPO_blk[0] | proc_295_start_FIFO_blk[0] | proc_295_TLF_FIFO_blk[0] | proc_295_input_sync_blk[0] | proc_295_output_sync_blk[0]);
    assign proc_295_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_6_x1250_blk_n);
    assign proc_295_data_PIPO_blk[1] = 1'b0;
    assign proc_295_start_FIFO_blk[1] = 1'b0;
    assign proc_295_TLF_FIFO_blk[1] = 1'b0;
    assign proc_295_input_sync_blk[1] = 1'b0;
    assign proc_295_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_295[1] = dl_detect_out ? proc_dep_vld_vec_295_reg[1] : (proc_295_data_FIFO_blk[1] | proc_295_data_PIPO_blk[1] | proc_295_start_FIFO_blk[1] | proc_295_TLF_FIFO_blk[1] | proc_295_input_sync_blk[1] | proc_295_output_sync_blk[1]);
    assign proc_295_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_6_x1_U0.fifo_C_drain_PE_6_2_x1186_blk_n);
    assign proc_295_data_PIPO_blk[2] = 1'b0;
    assign proc_295_start_FIFO_blk[2] = 1'b0;
    assign proc_295_TLF_FIFO_blk[2] = 1'b0;
    assign proc_295_input_sync_blk[2] = 1'b0;
    assign proc_295_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_295[2] = dl_detect_out ? proc_dep_vld_vec_295_reg[2] : (proc_295_data_FIFO_blk[2] | proc_295_data_PIPO_blk[2] | proc_295_start_FIFO_blk[2] | proc_295_TLF_FIFO_blk[2] | proc_295_input_sync_blk[2] | proc_295_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_295_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_295_reg <= proc_dep_vld_vec_295;
        end
    end
    assign in_chan_dep_vld_vec_295[0] = dep_chan_vld_248_295;
    assign in_chan_dep_data_vec_295[351 : 0] = dep_chan_data_248_295;
    assign token_in_vec_295[0] = token_248_295;
    assign in_chan_dep_vld_vec_295[1] = dep_chan_vld_294_295;
    assign in_chan_dep_data_vec_295[703 : 352] = dep_chan_data_294_295;
    assign token_in_vec_295[1] = token_294_295;
    assign in_chan_dep_vld_vec_295[2] = dep_chan_vld_296_295;
    assign in_chan_dep_data_vec_295[1055 : 704] = dep_chan_data_296_295;
    assign token_in_vec_295[2] = token_296_295;
    assign dep_chan_vld_295_294 = out_chan_dep_vld_vec_295[0];
    assign dep_chan_data_295_294 = out_chan_dep_data_295;
    assign token_295_294 = token_out_vec_295[0];
    assign dep_chan_vld_295_296 = out_chan_dep_vld_vec_295[1];
    assign dep_chan_data_295_296 = out_chan_dep_data_295;
    assign token_295_296 = token_out_vec_295[1];
    assign dep_chan_vld_295_248 = out_chan_dep_vld_vec_295[2];
    assign dep_chan_data_295_248 = out_chan_dep_data_295;
    assign token_295_248 = token_out_vec_295[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 296, 3, 3) top_hls_deadlock_detect_unit_296 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_296),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_296),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_296),
        .token_in_vec(token_in_vec_296),
        .dl_detect_in(dl_detect_out),
        .origin(origin[296]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_296),
        .out_chan_dep_data(out_chan_dep_data_296),
        .token_out_vec(token_out_vec_296),
        .dl_detect_out(dl_in_vec[296]));

    assign proc_296_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_6_x1250_blk_n);
    assign proc_296_data_PIPO_blk[0] = 1'b0;
    assign proc_296_start_FIFO_blk[0] = 1'b0;
    assign proc_296_TLF_FIFO_blk[0] = 1'b0;
    assign proc_296_input_sync_blk[0] = 1'b0;
    assign proc_296_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_296[0] = dl_detect_out ? proc_dep_vld_vec_296_reg[0] : (proc_296_data_FIFO_blk[0] | proc_296_data_PIPO_blk[0] | proc_296_start_FIFO_blk[0] | proc_296_TLF_FIFO_blk[0] | proc_296_input_sync_blk[0] | proc_296_output_sync_blk[0]);
    assign proc_296_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_5_x1249_blk_n);
    assign proc_296_data_PIPO_blk[1] = 1'b0;
    assign proc_296_start_FIFO_blk[1] = 1'b0;
    assign proc_296_TLF_FIFO_blk[1] = 1'b0;
    assign proc_296_input_sync_blk[1] = 1'b0;
    assign proc_296_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_296[1] = dl_detect_out ? proc_dep_vld_vec_296_reg[1] : (proc_296_data_FIFO_blk[1] | proc_296_data_PIPO_blk[1] | proc_296_start_FIFO_blk[1] | proc_296_TLF_FIFO_blk[1] | proc_296_input_sync_blk[1] | proc_296_output_sync_blk[1]);
    assign proc_296_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_5_x1_U0.fifo_C_drain_PE_5_2_x1185_blk_n);
    assign proc_296_data_PIPO_blk[2] = 1'b0;
    assign proc_296_start_FIFO_blk[2] = 1'b0;
    assign proc_296_TLF_FIFO_blk[2] = 1'b0;
    assign proc_296_input_sync_blk[2] = 1'b0;
    assign proc_296_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_296[2] = dl_detect_out ? proc_dep_vld_vec_296_reg[2] : (proc_296_data_FIFO_blk[2] | proc_296_data_PIPO_blk[2] | proc_296_start_FIFO_blk[2] | proc_296_TLF_FIFO_blk[2] | proc_296_input_sync_blk[2] | proc_296_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_296_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_296_reg <= proc_dep_vld_vec_296;
        end
    end
    assign in_chan_dep_vld_vec_296[0] = dep_chan_vld_240_296;
    assign in_chan_dep_data_vec_296[351 : 0] = dep_chan_data_240_296;
    assign token_in_vec_296[0] = token_240_296;
    assign in_chan_dep_vld_vec_296[1] = dep_chan_vld_295_296;
    assign in_chan_dep_data_vec_296[703 : 352] = dep_chan_data_295_296;
    assign token_in_vec_296[1] = token_295_296;
    assign in_chan_dep_vld_vec_296[2] = dep_chan_vld_297_296;
    assign in_chan_dep_data_vec_296[1055 : 704] = dep_chan_data_297_296;
    assign token_in_vec_296[2] = token_297_296;
    assign dep_chan_vld_296_295 = out_chan_dep_vld_vec_296[0];
    assign dep_chan_data_296_295 = out_chan_dep_data_296;
    assign token_296_295 = token_out_vec_296[0];
    assign dep_chan_vld_296_297 = out_chan_dep_vld_vec_296[1];
    assign dep_chan_data_296_297 = out_chan_dep_data_296;
    assign token_296_297 = token_out_vec_296[1];
    assign dep_chan_vld_296_240 = out_chan_dep_vld_vec_296[2];
    assign dep_chan_data_296_240 = out_chan_dep_data_296;
    assign token_296_240 = token_out_vec_296[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 297, 3, 3) top_hls_deadlock_detect_unit_297 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_297),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_297),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_297),
        .token_in_vec(token_in_vec_297),
        .dl_detect_in(dl_detect_out),
        .origin(origin[297]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_297),
        .out_chan_dep_data(out_chan_dep_data_297),
        .token_out_vec(token_out_vec_297),
        .dl_detect_out(dl_in_vec[297]));

    assign proc_297_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_5_x1249_blk_n);
    assign proc_297_data_PIPO_blk[0] = 1'b0;
    assign proc_297_start_FIFO_blk[0] = 1'b0;
    assign proc_297_TLF_FIFO_blk[0] = 1'b0;
    assign proc_297_input_sync_blk[0] = 1'b0;
    assign proc_297_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_297[0] = dl_detect_out ? proc_dep_vld_vec_297_reg[0] : (proc_297_data_FIFO_blk[0] | proc_297_data_PIPO_blk[0] | proc_297_start_FIFO_blk[0] | proc_297_TLF_FIFO_blk[0] | proc_297_input_sync_blk[0] | proc_297_output_sync_blk[0]);
    assign proc_297_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_4_x1248_blk_n);
    assign proc_297_data_PIPO_blk[1] = 1'b0;
    assign proc_297_start_FIFO_blk[1] = 1'b0;
    assign proc_297_TLF_FIFO_blk[1] = 1'b0;
    assign proc_297_input_sync_blk[1] = 1'b0;
    assign proc_297_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_297[1] = dl_detect_out ? proc_dep_vld_vec_297_reg[1] : (proc_297_data_FIFO_blk[1] | proc_297_data_PIPO_blk[1] | proc_297_start_FIFO_blk[1] | proc_297_TLF_FIFO_blk[1] | proc_297_input_sync_blk[1] | proc_297_output_sync_blk[1]);
    assign proc_297_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_4_x1_U0.fifo_C_drain_PE_4_2_x1184_blk_n);
    assign proc_297_data_PIPO_blk[2] = 1'b0;
    assign proc_297_start_FIFO_blk[2] = 1'b0;
    assign proc_297_TLF_FIFO_blk[2] = 1'b0;
    assign proc_297_input_sync_blk[2] = 1'b0;
    assign proc_297_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_297[2] = dl_detect_out ? proc_dep_vld_vec_297_reg[2] : (proc_297_data_FIFO_blk[2] | proc_297_data_PIPO_blk[2] | proc_297_start_FIFO_blk[2] | proc_297_TLF_FIFO_blk[2] | proc_297_input_sync_blk[2] | proc_297_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_297_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_297_reg <= proc_dep_vld_vec_297;
        end
    end
    assign in_chan_dep_vld_vec_297[0] = dep_chan_vld_232_297;
    assign in_chan_dep_data_vec_297[351 : 0] = dep_chan_data_232_297;
    assign token_in_vec_297[0] = token_232_297;
    assign in_chan_dep_vld_vec_297[1] = dep_chan_vld_296_297;
    assign in_chan_dep_data_vec_297[703 : 352] = dep_chan_data_296_297;
    assign token_in_vec_297[1] = token_296_297;
    assign in_chan_dep_vld_vec_297[2] = dep_chan_vld_298_297;
    assign in_chan_dep_data_vec_297[1055 : 704] = dep_chan_data_298_297;
    assign token_in_vec_297[2] = token_298_297;
    assign dep_chan_vld_297_296 = out_chan_dep_vld_vec_297[0];
    assign dep_chan_data_297_296 = out_chan_dep_data_297;
    assign token_297_296 = token_out_vec_297[0];
    assign dep_chan_vld_297_298 = out_chan_dep_vld_vec_297[1];
    assign dep_chan_data_297_298 = out_chan_dep_data_297;
    assign token_297_298 = token_out_vec_297[1];
    assign dep_chan_vld_297_232 = out_chan_dep_vld_vec_297[2];
    assign dep_chan_data_297_232 = out_chan_dep_data_297;
    assign token_297_232 = token_out_vec_297[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 298, 3, 3) top_hls_deadlock_detect_unit_298 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_298),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_298),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_298),
        .token_in_vec(token_in_vec_298),
        .dl_detect_in(dl_detect_out),
        .origin(origin[298]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_298),
        .out_chan_dep_data(out_chan_dep_data_298),
        .token_out_vec(token_out_vec_298),
        .dl_detect_out(dl_in_vec[298]));

    assign proc_298_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_4_x1248_blk_n);
    assign proc_298_data_PIPO_blk[0] = 1'b0;
    assign proc_298_start_FIFO_blk[0] = 1'b0;
    assign proc_298_TLF_FIFO_blk[0] = 1'b0;
    assign proc_298_input_sync_blk[0] = 1'b0;
    assign proc_298_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_298[0] = dl_detect_out ? proc_dep_vld_vec_298_reg[0] : (proc_298_data_FIFO_blk[0] | proc_298_data_PIPO_blk[0] | proc_298_start_FIFO_blk[0] | proc_298_TLF_FIFO_blk[0] | proc_298_input_sync_blk[0] | proc_298_output_sync_blk[0]);
    assign proc_298_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_3_x1247_blk_n);
    assign proc_298_data_PIPO_blk[1] = 1'b0;
    assign proc_298_start_FIFO_blk[1] = 1'b0;
    assign proc_298_TLF_FIFO_blk[1] = 1'b0;
    assign proc_298_input_sync_blk[1] = 1'b0;
    assign proc_298_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_298[1] = dl_detect_out ? proc_dep_vld_vec_298_reg[1] : (proc_298_data_FIFO_blk[1] | proc_298_data_PIPO_blk[1] | proc_298_start_FIFO_blk[1] | proc_298_TLF_FIFO_blk[1] | proc_298_input_sync_blk[1] | proc_298_output_sync_blk[1]);
    assign proc_298_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_3_x1_U0.fifo_C_drain_PE_3_2_x1183_blk_n);
    assign proc_298_data_PIPO_blk[2] = 1'b0;
    assign proc_298_start_FIFO_blk[2] = 1'b0;
    assign proc_298_TLF_FIFO_blk[2] = 1'b0;
    assign proc_298_input_sync_blk[2] = 1'b0;
    assign proc_298_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_298[2] = dl_detect_out ? proc_dep_vld_vec_298_reg[2] : (proc_298_data_FIFO_blk[2] | proc_298_data_PIPO_blk[2] | proc_298_start_FIFO_blk[2] | proc_298_TLF_FIFO_blk[2] | proc_298_input_sync_blk[2] | proc_298_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_298_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_298_reg <= proc_dep_vld_vec_298;
        end
    end
    assign in_chan_dep_vld_vec_298[0] = dep_chan_vld_224_298;
    assign in_chan_dep_data_vec_298[351 : 0] = dep_chan_data_224_298;
    assign token_in_vec_298[0] = token_224_298;
    assign in_chan_dep_vld_vec_298[1] = dep_chan_vld_297_298;
    assign in_chan_dep_data_vec_298[703 : 352] = dep_chan_data_297_298;
    assign token_in_vec_298[1] = token_297_298;
    assign in_chan_dep_vld_vec_298[2] = dep_chan_vld_299_298;
    assign in_chan_dep_data_vec_298[1055 : 704] = dep_chan_data_299_298;
    assign token_in_vec_298[2] = token_299_298;
    assign dep_chan_vld_298_297 = out_chan_dep_vld_vec_298[0];
    assign dep_chan_data_298_297 = out_chan_dep_data_298;
    assign token_298_297 = token_out_vec_298[0];
    assign dep_chan_vld_298_299 = out_chan_dep_vld_vec_298[1];
    assign dep_chan_data_298_299 = out_chan_dep_data_298;
    assign token_298_299 = token_out_vec_298[1];
    assign dep_chan_vld_298_224 = out_chan_dep_vld_vec_298[2];
    assign dep_chan_data_298_224 = out_chan_dep_data_298;
    assign token_298_224 = token_out_vec_298[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 299, 3, 3) top_hls_deadlock_detect_unit_299 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_299),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_299),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_299),
        .token_in_vec(token_in_vec_299),
        .dl_detect_in(dl_detect_out),
        .origin(origin[299]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_299),
        .out_chan_dep_data(out_chan_dep_data_299),
        .token_out_vec(token_out_vec_299),
        .dl_detect_out(dl_in_vec[299]));

    assign proc_299_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_3_x1247_blk_n);
    assign proc_299_data_PIPO_blk[0] = 1'b0;
    assign proc_299_start_FIFO_blk[0] = 1'b0;
    assign proc_299_TLF_FIFO_blk[0] = 1'b0;
    assign proc_299_input_sync_blk[0] = 1'b0;
    assign proc_299_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_299[0] = dl_detect_out ? proc_dep_vld_vec_299_reg[0] : (proc_299_data_FIFO_blk[0] | proc_299_data_PIPO_blk[0] | proc_299_start_FIFO_blk[0] | proc_299_TLF_FIFO_blk[0] | proc_299_input_sync_blk[0] | proc_299_output_sync_blk[0]);
    assign proc_299_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_blk_n);
    assign proc_299_data_PIPO_blk[1] = 1'b0;
    assign proc_299_start_FIFO_blk[1] = 1'b0;
    assign proc_299_TLF_FIFO_blk[1] = 1'b0;
    assign proc_299_input_sync_blk[1] = 1'b0;
    assign proc_299_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_299[1] = dl_detect_out ? proc_dep_vld_vec_299_reg[1] : (proc_299_data_FIFO_blk[1] | proc_299_data_PIPO_blk[1] | proc_299_start_FIFO_blk[1] | proc_299_TLF_FIFO_blk[1] | proc_299_input_sync_blk[1] | proc_299_output_sync_blk[1]);
    assign proc_299_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_2_x1_U0.fifo_C_drain_PE_2_2_x1182_blk_n);
    assign proc_299_data_PIPO_blk[2] = 1'b0;
    assign proc_299_start_FIFO_blk[2] = 1'b0;
    assign proc_299_TLF_FIFO_blk[2] = 1'b0;
    assign proc_299_input_sync_blk[2] = 1'b0;
    assign proc_299_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_299[2] = dl_detect_out ? proc_dep_vld_vec_299_reg[2] : (proc_299_data_FIFO_blk[2] | proc_299_data_PIPO_blk[2] | proc_299_start_FIFO_blk[2] | proc_299_TLF_FIFO_blk[2] | proc_299_input_sync_blk[2] | proc_299_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_299_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_299_reg <= proc_dep_vld_vec_299;
        end
    end
    assign in_chan_dep_vld_vec_299[0] = dep_chan_vld_216_299;
    assign in_chan_dep_data_vec_299[351 : 0] = dep_chan_data_216_299;
    assign token_in_vec_299[0] = token_216_299;
    assign in_chan_dep_vld_vec_299[1] = dep_chan_vld_298_299;
    assign in_chan_dep_data_vec_299[703 : 352] = dep_chan_data_298_299;
    assign token_in_vec_299[1] = token_298_299;
    assign in_chan_dep_vld_vec_299[2] = dep_chan_vld_300_299;
    assign in_chan_dep_data_vec_299[1055 : 704] = dep_chan_data_300_299;
    assign token_in_vec_299[2] = token_300_299;
    assign dep_chan_vld_299_298 = out_chan_dep_vld_vec_299[0];
    assign dep_chan_data_299_298 = out_chan_dep_data_299;
    assign token_299_298 = token_out_vec_299[0];
    assign dep_chan_vld_299_300 = out_chan_dep_vld_vec_299[1];
    assign dep_chan_data_299_300 = out_chan_dep_data_299;
    assign token_299_300 = token_out_vec_299[1];
    assign dep_chan_vld_299_216 = out_chan_dep_vld_vec_299[2];
    assign dep_chan_data_299_216 = out_chan_dep_data_299;
    assign token_299_216 = token_out_vec_299[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 300, 3, 3) top_hls_deadlock_detect_unit_300 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_300),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_300),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_300),
        .token_in_vec(token_in_vec_300),
        .dl_detect_in(dl_detect_out),
        .origin(origin[300]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_300),
        .out_chan_dep_data(out_chan_dep_data_300),
        .token_out_vec(token_out_vec_300),
        .dl_detect_out(dl_in_vec[300]));

    assign proc_300_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_blk_n);
    assign proc_300_data_PIPO_blk[0] = 1'b0;
    assign proc_300_start_FIFO_blk[0] = 1'b0;
    assign proc_300_TLF_FIFO_blk[0] = 1'b0;
    assign proc_300_input_sync_blk[0] = 1'b0;
    assign proc_300_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_300[0] = dl_detect_out ? proc_dep_vld_vec_300_reg[0] : (proc_300_data_FIFO_blk[0] | proc_300_data_PIPO_blk[0] | proc_300_start_FIFO_blk[0] | proc_300_TLF_FIFO_blk[0] | proc_300_input_sync_blk[0] | proc_300_output_sync_blk[0]);
    assign proc_300_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_1_x1245_blk_n);
    assign proc_300_data_PIPO_blk[1] = 1'b0;
    assign proc_300_start_FIFO_blk[1] = 1'b0;
    assign proc_300_TLF_FIFO_blk[1] = 1'b0;
    assign proc_300_input_sync_blk[1] = 1'b0;
    assign proc_300_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_300[1] = dl_detect_out ? proc_dep_vld_vec_300_reg[1] : (proc_300_data_FIFO_blk[1] | proc_300_data_PIPO_blk[1] | proc_300_start_FIFO_blk[1] | proc_300_TLF_FIFO_blk[1] | proc_300_input_sync_blk[1] | proc_300_output_sync_blk[1]);
    assign proc_300_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_1_x1_U0.fifo_C_drain_PE_1_2_x1181_blk_n);
    assign proc_300_data_PIPO_blk[2] = 1'b0;
    assign proc_300_start_FIFO_blk[2] = 1'b0;
    assign proc_300_TLF_FIFO_blk[2] = 1'b0;
    assign proc_300_input_sync_blk[2] = 1'b0;
    assign proc_300_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_300[2] = dl_detect_out ? proc_dep_vld_vec_300_reg[2] : (proc_300_data_FIFO_blk[2] | proc_300_data_PIPO_blk[2] | proc_300_start_FIFO_blk[2] | proc_300_TLF_FIFO_blk[2] | proc_300_input_sync_blk[2] | proc_300_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_300_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_300_reg <= proc_dep_vld_vec_300;
        end
    end
    assign in_chan_dep_vld_vec_300[0] = dep_chan_vld_208_300;
    assign in_chan_dep_data_vec_300[351 : 0] = dep_chan_data_208_300;
    assign token_in_vec_300[0] = token_208_300;
    assign in_chan_dep_vld_vec_300[1] = dep_chan_vld_299_300;
    assign in_chan_dep_data_vec_300[703 : 352] = dep_chan_data_299_300;
    assign token_in_vec_300[1] = token_299_300;
    assign in_chan_dep_vld_vec_300[2] = dep_chan_vld_301_300;
    assign in_chan_dep_data_vec_300[1055 : 704] = dep_chan_data_301_300;
    assign token_in_vec_300[2] = token_301_300;
    assign dep_chan_vld_300_299 = out_chan_dep_vld_vec_300[0];
    assign dep_chan_data_300_299 = out_chan_dep_data_300;
    assign token_300_299 = token_out_vec_300[0];
    assign dep_chan_vld_300_301 = out_chan_dep_vld_vec_300[1];
    assign dep_chan_data_300_301 = out_chan_dep_data_300;
    assign token_300_301 = token_out_vec_300[1];
    assign dep_chan_vld_300_208 = out_chan_dep_vld_vec_300[2];
    assign dep_chan_data_300_208 = out_chan_dep_data_300;
    assign token_300_208 = token_out_vec_300[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 301, 3, 3) top_hls_deadlock_detect_unit_301 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_301),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_301),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_301),
        .token_in_vec(token_in_vec_301),
        .dl_detect_in(dl_detect_out),
        .origin(origin[301]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_301),
        .out_chan_dep_data(out_chan_dep_data_301),
        .token_out_vec(token_out_vec_301),
        .dl_detect_out(dl_in_vec[301]));

    assign proc_301_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_1_x1245_blk_n);
    assign proc_301_data_PIPO_blk[0] = 1'b0;
    assign proc_301_start_FIFO_blk[0] = 1'b0;
    assign proc_301_TLF_FIFO_blk[0] = 1'b0;
    assign proc_301_input_sync_blk[0] = 1'b0;
    assign proc_301_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_301[0] = dl_detect_out ? proc_dep_vld_vec_301_reg[0] : (proc_301_data_FIFO_blk[0] | proc_301_data_PIPO_blk[0] | proc_301_start_FIFO_blk[0] | proc_301_TLF_FIFO_blk[0] | proc_301_input_sync_blk[0] | proc_301_output_sync_blk[0]);
    assign proc_301_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_0_x1244_blk_n);
    assign proc_301_data_PIPO_blk[1] = 1'b0;
    assign proc_301_start_FIFO_blk[1] = 1'b0;
    assign proc_301_TLF_FIFO_blk[1] = 1'b0;
    assign proc_301_input_sync_blk[1] = 1'b0;
    assign proc_301_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_301[1] = dl_detect_out ? proc_dep_vld_vec_301_reg[1] : (proc_301_data_FIFO_blk[1] | proc_301_data_PIPO_blk[1] | proc_301_start_FIFO_blk[1] | proc_301_TLF_FIFO_blk[1] | proc_301_input_sync_blk[1] | proc_301_output_sync_blk[1]);
    assign proc_301_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_2_0_x1_U0.fifo_C_drain_PE_0_2_x1180_blk_n);
    assign proc_301_data_PIPO_blk[2] = 1'b0;
    assign proc_301_start_FIFO_blk[2] = 1'b0;
    assign proc_301_TLF_FIFO_blk[2] = 1'b0;
    assign proc_301_input_sync_blk[2] = 1'b0;
    assign proc_301_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_301[2] = dl_detect_out ? proc_dep_vld_vec_301_reg[2] : (proc_301_data_FIFO_blk[2] | proc_301_data_PIPO_blk[2] | proc_301_start_FIFO_blk[2] | proc_301_TLF_FIFO_blk[2] | proc_301_input_sync_blk[2] | proc_301_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_301_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_301_reg <= proc_dep_vld_vec_301;
        end
    end
    assign in_chan_dep_vld_vec_301[0] = dep_chan_vld_200_301;
    assign in_chan_dep_data_vec_301[351 : 0] = dep_chan_data_200_301;
    assign token_in_vec_301[0] = token_200_301;
    assign in_chan_dep_vld_vec_301[1] = dep_chan_vld_300_301;
    assign in_chan_dep_data_vec_301[703 : 352] = dep_chan_data_300_301;
    assign token_in_vec_301[1] = token_300_301;
    assign in_chan_dep_vld_vec_301[2] = dep_chan_vld_347_301;
    assign in_chan_dep_data_vec_301[1055 : 704] = dep_chan_data_347_301;
    assign token_in_vec_301[2] = token_347_301;
    assign dep_chan_vld_301_300 = out_chan_dep_vld_vec_301[0];
    assign dep_chan_data_301_300 = out_chan_dep_data_301;
    assign token_301_300 = token_out_vec_301[0];
    assign dep_chan_vld_301_347 = out_chan_dep_vld_vec_301[1];
    assign dep_chan_data_301_347 = out_chan_dep_data_301;
    assign token_301_347 = token_out_vec_301[1];
    assign dep_chan_vld_301_200 = out_chan_dep_vld_vec_301[2];
    assign dep_chan_data_301_200 = out_chan_dep_data_301;
    assign token_301_200 = token_out_vec_301[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 302, 2, 2) top_hls_deadlock_detect_unit_302 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_302),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_302),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_302),
        .token_in_vec(token_in_vec_302),
        .dl_detect_in(dl_detect_out),
        .origin(origin[302]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_302),
        .out_chan_dep_data(out_chan_dep_data_302),
        .token_out_vec(token_out_vec_302),
        .dl_detect_out(dl_in_vec[302]));

    assign proc_302_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_7_x1259_blk_n);
    assign proc_302_data_PIPO_blk[0] = 1'b0;
    assign proc_302_start_FIFO_blk[0] = 1'b0;
    assign proc_302_TLF_FIFO_blk[0] = 1'b0;
    assign proc_302_input_sync_blk[0] = 1'b0;
    assign proc_302_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_302[0] = dl_detect_out ? proc_dep_vld_vec_302_reg[0] : (proc_302_data_FIFO_blk[0] | proc_302_data_PIPO_blk[0] | proc_302_start_FIFO_blk[0] | proc_302_TLF_FIFO_blk[0] | proc_302_input_sync_blk[0] | proc_302_output_sync_blk[0]);
    assign proc_302_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_3_x1_U0.fifo_C_drain_PE_7_3_x1195_blk_n);
    assign proc_302_data_PIPO_blk[1] = 1'b0;
    assign proc_302_start_FIFO_blk[1] = 1'b0;
    assign proc_302_TLF_FIFO_blk[1] = 1'b0;
    assign proc_302_input_sync_blk[1] = 1'b0;
    assign proc_302_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_302[1] = dl_detect_out ? proc_dep_vld_vec_302_reg[1] : (proc_302_data_FIFO_blk[1] | proc_302_data_PIPO_blk[1] | proc_302_start_FIFO_blk[1] | proc_302_TLF_FIFO_blk[1] | proc_302_input_sync_blk[1] | proc_302_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_302_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_302_reg <= proc_dep_vld_vec_302;
        end
    end
    assign in_chan_dep_vld_vec_302[0] = dep_chan_vld_257_302;
    assign in_chan_dep_data_vec_302[351 : 0] = dep_chan_data_257_302;
    assign token_in_vec_302[0] = token_257_302;
    assign in_chan_dep_vld_vec_302[1] = dep_chan_vld_303_302;
    assign in_chan_dep_data_vec_302[703 : 352] = dep_chan_data_303_302;
    assign token_in_vec_302[1] = token_303_302;
    assign dep_chan_vld_302_303 = out_chan_dep_vld_vec_302[0];
    assign dep_chan_data_302_303 = out_chan_dep_data_302;
    assign token_302_303 = token_out_vec_302[0];
    assign dep_chan_vld_302_257 = out_chan_dep_vld_vec_302[1];
    assign dep_chan_data_302_257 = out_chan_dep_data_302;
    assign token_302_257 = token_out_vec_302[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 303, 3, 3) top_hls_deadlock_detect_unit_303 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_303),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_303),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_303),
        .token_in_vec(token_in_vec_303),
        .dl_detect_in(dl_detect_out),
        .origin(origin[303]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_303),
        .out_chan_dep_data(out_chan_dep_data_303),
        .token_out_vec(token_out_vec_303),
        .dl_detect_out(dl_in_vec[303]));

    assign proc_303_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_7_x1259_blk_n);
    assign proc_303_data_PIPO_blk[0] = 1'b0;
    assign proc_303_start_FIFO_blk[0] = 1'b0;
    assign proc_303_TLF_FIFO_blk[0] = 1'b0;
    assign proc_303_input_sync_blk[0] = 1'b0;
    assign proc_303_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_303[0] = dl_detect_out ? proc_dep_vld_vec_303_reg[0] : (proc_303_data_FIFO_blk[0] | proc_303_data_PIPO_blk[0] | proc_303_start_FIFO_blk[0] | proc_303_TLF_FIFO_blk[0] | proc_303_input_sync_blk[0] | proc_303_output_sync_blk[0]);
    assign proc_303_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_6_x1258_blk_n);
    assign proc_303_data_PIPO_blk[1] = 1'b0;
    assign proc_303_start_FIFO_blk[1] = 1'b0;
    assign proc_303_TLF_FIFO_blk[1] = 1'b0;
    assign proc_303_input_sync_blk[1] = 1'b0;
    assign proc_303_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_303[1] = dl_detect_out ? proc_dep_vld_vec_303_reg[1] : (proc_303_data_FIFO_blk[1] | proc_303_data_PIPO_blk[1] | proc_303_start_FIFO_blk[1] | proc_303_TLF_FIFO_blk[1] | proc_303_input_sync_blk[1] | proc_303_output_sync_blk[1]);
    assign proc_303_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_6_x1_U0.fifo_C_drain_PE_6_3_x1194_blk_n);
    assign proc_303_data_PIPO_blk[2] = 1'b0;
    assign proc_303_start_FIFO_blk[2] = 1'b0;
    assign proc_303_TLF_FIFO_blk[2] = 1'b0;
    assign proc_303_input_sync_blk[2] = 1'b0;
    assign proc_303_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_303[2] = dl_detect_out ? proc_dep_vld_vec_303_reg[2] : (proc_303_data_FIFO_blk[2] | proc_303_data_PIPO_blk[2] | proc_303_start_FIFO_blk[2] | proc_303_TLF_FIFO_blk[2] | proc_303_input_sync_blk[2] | proc_303_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_303_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_303_reg <= proc_dep_vld_vec_303;
        end
    end
    assign in_chan_dep_vld_vec_303[0] = dep_chan_vld_249_303;
    assign in_chan_dep_data_vec_303[351 : 0] = dep_chan_data_249_303;
    assign token_in_vec_303[0] = token_249_303;
    assign in_chan_dep_vld_vec_303[1] = dep_chan_vld_302_303;
    assign in_chan_dep_data_vec_303[703 : 352] = dep_chan_data_302_303;
    assign token_in_vec_303[1] = token_302_303;
    assign in_chan_dep_vld_vec_303[2] = dep_chan_vld_304_303;
    assign in_chan_dep_data_vec_303[1055 : 704] = dep_chan_data_304_303;
    assign token_in_vec_303[2] = token_304_303;
    assign dep_chan_vld_303_302 = out_chan_dep_vld_vec_303[0];
    assign dep_chan_data_303_302 = out_chan_dep_data_303;
    assign token_303_302 = token_out_vec_303[0];
    assign dep_chan_vld_303_304 = out_chan_dep_vld_vec_303[1];
    assign dep_chan_data_303_304 = out_chan_dep_data_303;
    assign token_303_304 = token_out_vec_303[1];
    assign dep_chan_vld_303_249 = out_chan_dep_vld_vec_303[2];
    assign dep_chan_data_303_249 = out_chan_dep_data_303;
    assign token_303_249 = token_out_vec_303[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 304, 3, 3) top_hls_deadlock_detect_unit_304 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_304),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_304),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_304),
        .token_in_vec(token_in_vec_304),
        .dl_detect_in(dl_detect_out),
        .origin(origin[304]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_304),
        .out_chan_dep_data(out_chan_dep_data_304),
        .token_out_vec(token_out_vec_304),
        .dl_detect_out(dl_in_vec[304]));

    assign proc_304_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_6_x1258_blk_n);
    assign proc_304_data_PIPO_blk[0] = 1'b0;
    assign proc_304_start_FIFO_blk[0] = 1'b0;
    assign proc_304_TLF_FIFO_blk[0] = 1'b0;
    assign proc_304_input_sync_blk[0] = 1'b0;
    assign proc_304_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_304[0] = dl_detect_out ? proc_dep_vld_vec_304_reg[0] : (proc_304_data_FIFO_blk[0] | proc_304_data_PIPO_blk[0] | proc_304_start_FIFO_blk[0] | proc_304_TLF_FIFO_blk[0] | proc_304_input_sync_blk[0] | proc_304_output_sync_blk[0]);
    assign proc_304_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_5_x1257_blk_n);
    assign proc_304_data_PIPO_blk[1] = 1'b0;
    assign proc_304_start_FIFO_blk[1] = 1'b0;
    assign proc_304_TLF_FIFO_blk[1] = 1'b0;
    assign proc_304_input_sync_blk[1] = 1'b0;
    assign proc_304_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_304[1] = dl_detect_out ? proc_dep_vld_vec_304_reg[1] : (proc_304_data_FIFO_blk[1] | proc_304_data_PIPO_blk[1] | proc_304_start_FIFO_blk[1] | proc_304_TLF_FIFO_blk[1] | proc_304_input_sync_blk[1] | proc_304_output_sync_blk[1]);
    assign proc_304_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_5_x1_U0.fifo_C_drain_PE_5_3_x1193_blk_n);
    assign proc_304_data_PIPO_blk[2] = 1'b0;
    assign proc_304_start_FIFO_blk[2] = 1'b0;
    assign proc_304_TLF_FIFO_blk[2] = 1'b0;
    assign proc_304_input_sync_blk[2] = 1'b0;
    assign proc_304_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_304[2] = dl_detect_out ? proc_dep_vld_vec_304_reg[2] : (proc_304_data_FIFO_blk[2] | proc_304_data_PIPO_blk[2] | proc_304_start_FIFO_blk[2] | proc_304_TLF_FIFO_blk[2] | proc_304_input_sync_blk[2] | proc_304_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_304_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_304_reg <= proc_dep_vld_vec_304;
        end
    end
    assign in_chan_dep_vld_vec_304[0] = dep_chan_vld_241_304;
    assign in_chan_dep_data_vec_304[351 : 0] = dep_chan_data_241_304;
    assign token_in_vec_304[0] = token_241_304;
    assign in_chan_dep_vld_vec_304[1] = dep_chan_vld_303_304;
    assign in_chan_dep_data_vec_304[703 : 352] = dep_chan_data_303_304;
    assign token_in_vec_304[1] = token_303_304;
    assign in_chan_dep_vld_vec_304[2] = dep_chan_vld_305_304;
    assign in_chan_dep_data_vec_304[1055 : 704] = dep_chan_data_305_304;
    assign token_in_vec_304[2] = token_305_304;
    assign dep_chan_vld_304_303 = out_chan_dep_vld_vec_304[0];
    assign dep_chan_data_304_303 = out_chan_dep_data_304;
    assign token_304_303 = token_out_vec_304[0];
    assign dep_chan_vld_304_305 = out_chan_dep_vld_vec_304[1];
    assign dep_chan_data_304_305 = out_chan_dep_data_304;
    assign token_304_305 = token_out_vec_304[1];
    assign dep_chan_vld_304_241 = out_chan_dep_vld_vec_304[2];
    assign dep_chan_data_304_241 = out_chan_dep_data_304;
    assign token_304_241 = token_out_vec_304[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 305, 3, 3) top_hls_deadlock_detect_unit_305 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_305),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_305),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_305),
        .token_in_vec(token_in_vec_305),
        .dl_detect_in(dl_detect_out),
        .origin(origin[305]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_305),
        .out_chan_dep_data(out_chan_dep_data_305),
        .token_out_vec(token_out_vec_305),
        .dl_detect_out(dl_in_vec[305]));

    assign proc_305_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_5_x1257_blk_n);
    assign proc_305_data_PIPO_blk[0] = 1'b0;
    assign proc_305_start_FIFO_blk[0] = 1'b0;
    assign proc_305_TLF_FIFO_blk[0] = 1'b0;
    assign proc_305_input_sync_blk[0] = 1'b0;
    assign proc_305_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_305[0] = dl_detect_out ? proc_dep_vld_vec_305_reg[0] : (proc_305_data_FIFO_blk[0] | proc_305_data_PIPO_blk[0] | proc_305_start_FIFO_blk[0] | proc_305_TLF_FIFO_blk[0] | proc_305_input_sync_blk[0] | proc_305_output_sync_blk[0]);
    assign proc_305_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_4_x1256_blk_n);
    assign proc_305_data_PIPO_blk[1] = 1'b0;
    assign proc_305_start_FIFO_blk[1] = 1'b0;
    assign proc_305_TLF_FIFO_blk[1] = 1'b0;
    assign proc_305_input_sync_blk[1] = 1'b0;
    assign proc_305_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_305[1] = dl_detect_out ? proc_dep_vld_vec_305_reg[1] : (proc_305_data_FIFO_blk[1] | proc_305_data_PIPO_blk[1] | proc_305_start_FIFO_blk[1] | proc_305_TLF_FIFO_blk[1] | proc_305_input_sync_blk[1] | proc_305_output_sync_blk[1]);
    assign proc_305_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_4_x1_U0.fifo_C_drain_PE_4_3_x1192_blk_n);
    assign proc_305_data_PIPO_blk[2] = 1'b0;
    assign proc_305_start_FIFO_blk[2] = 1'b0;
    assign proc_305_TLF_FIFO_blk[2] = 1'b0;
    assign proc_305_input_sync_blk[2] = 1'b0;
    assign proc_305_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_305[2] = dl_detect_out ? proc_dep_vld_vec_305_reg[2] : (proc_305_data_FIFO_blk[2] | proc_305_data_PIPO_blk[2] | proc_305_start_FIFO_blk[2] | proc_305_TLF_FIFO_blk[2] | proc_305_input_sync_blk[2] | proc_305_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_305_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_305_reg <= proc_dep_vld_vec_305;
        end
    end
    assign in_chan_dep_vld_vec_305[0] = dep_chan_vld_233_305;
    assign in_chan_dep_data_vec_305[351 : 0] = dep_chan_data_233_305;
    assign token_in_vec_305[0] = token_233_305;
    assign in_chan_dep_vld_vec_305[1] = dep_chan_vld_304_305;
    assign in_chan_dep_data_vec_305[703 : 352] = dep_chan_data_304_305;
    assign token_in_vec_305[1] = token_304_305;
    assign in_chan_dep_vld_vec_305[2] = dep_chan_vld_306_305;
    assign in_chan_dep_data_vec_305[1055 : 704] = dep_chan_data_306_305;
    assign token_in_vec_305[2] = token_306_305;
    assign dep_chan_vld_305_304 = out_chan_dep_vld_vec_305[0];
    assign dep_chan_data_305_304 = out_chan_dep_data_305;
    assign token_305_304 = token_out_vec_305[0];
    assign dep_chan_vld_305_306 = out_chan_dep_vld_vec_305[1];
    assign dep_chan_data_305_306 = out_chan_dep_data_305;
    assign token_305_306 = token_out_vec_305[1];
    assign dep_chan_vld_305_233 = out_chan_dep_vld_vec_305[2];
    assign dep_chan_data_305_233 = out_chan_dep_data_305;
    assign token_305_233 = token_out_vec_305[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 306, 3, 3) top_hls_deadlock_detect_unit_306 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_306),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_306),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_306),
        .token_in_vec(token_in_vec_306),
        .dl_detect_in(dl_detect_out),
        .origin(origin[306]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_306),
        .out_chan_dep_data(out_chan_dep_data_306),
        .token_out_vec(token_out_vec_306),
        .dl_detect_out(dl_in_vec[306]));

    assign proc_306_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_4_x1256_blk_n);
    assign proc_306_data_PIPO_blk[0] = 1'b0;
    assign proc_306_start_FIFO_blk[0] = 1'b0;
    assign proc_306_TLF_FIFO_blk[0] = 1'b0;
    assign proc_306_input_sync_blk[0] = 1'b0;
    assign proc_306_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_306[0] = dl_detect_out ? proc_dep_vld_vec_306_reg[0] : (proc_306_data_FIFO_blk[0] | proc_306_data_PIPO_blk[0] | proc_306_start_FIFO_blk[0] | proc_306_TLF_FIFO_blk[0] | proc_306_input_sync_blk[0] | proc_306_output_sync_blk[0]);
    assign proc_306_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_3_x1255_blk_n);
    assign proc_306_data_PIPO_blk[1] = 1'b0;
    assign proc_306_start_FIFO_blk[1] = 1'b0;
    assign proc_306_TLF_FIFO_blk[1] = 1'b0;
    assign proc_306_input_sync_blk[1] = 1'b0;
    assign proc_306_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_306[1] = dl_detect_out ? proc_dep_vld_vec_306_reg[1] : (proc_306_data_FIFO_blk[1] | proc_306_data_PIPO_blk[1] | proc_306_start_FIFO_blk[1] | proc_306_TLF_FIFO_blk[1] | proc_306_input_sync_blk[1] | proc_306_output_sync_blk[1]);
    assign proc_306_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_3_x1_U0.fifo_C_drain_PE_3_3_x1191_blk_n);
    assign proc_306_data_PIPO_blk[2] = 1'b0;
    assign proc_306_start_FIFO_blk[2] = 1'b0;
    assign proc_306_TLF_FIFO_blk[2] = 1'b0;
    assign proc_306_input_sync_blk[2] = 1'b0;
    assign proc_306_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_306[2] = dl_detect_out ? proc_dep_vld_vec_306_reg[2] : (proc_306_data_FIFO_blk[2] | proc_306_data_PIPO_blk[2] | proc_306_start_FIFO_blk[2] | proc_306_TLF_FIFO_blk[2] | proc_306_input_sync_blk[2] | proc_306_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_306_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_306_reg <= proc_dep_vld_vec_306;
        end
    end
    assign in_chan_dep_vld_vec_306[0] = dep_chan_vld_225_306;
    assign in_chan_dep_data_vec_306[351 : 0] = dep_chan_data_225_306;
    assign token_in_vec_306[0] = token_225_306;
    assign in_chan_dep_vld_vec_306[1] = dep_chan_vld_305_306;
    assign in_chan_dep_data_vec_306[703 : 352] = dep_chan_data_305_306;
    assign token_in_vec_306[1] = token_305_306;
    assign in_chan_dep_vld_vec_306[2] = dep_chan_vld_307_306;
    assign in_chan_dep_data_vec_306[1055 : 704] = dep_chan_data_307_306;
    assign token_in_vec_306[2] = token_307_306;
    assign dep_chan_vld_306_305 = out_chan_dep_vld_vec_306[0];
    assign dep_chan_data_306_305 = out_chan_dep_data_306;
    assign token_306_305 = token_out_vec_306[0];
    assign dep_chan_vld_306_307 = out_chan_dep_vld_vec_306[1];
    assign dep_chan_data_306_307 = out_chan_dep_data_306;
    assign token_306_307 = token_out_vec_306[1];
    assign dep_chan_vld_306_225 = out_chan_dep_vld_vec_306[2];
    assign dep_chan_data_306_225 = out_chan_dep_data_306;
    assign token_306_225 = token_out_vec_306[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 307, 3, 3) top_hls_deadlock_detect_unit_307 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_307),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_307),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_307),
        .token_in_vec(token_in_vec_307),
        .dl_detect_in(dl_detect_out),
        .origin(origin[307]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_307),
        .out_chan_dep_data(out_chan_dep_data_307),
        .token_out_vec(token_out_vec_307),
        .dl_detect_out(dl_in_vec[307]));

    assign proc_307_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_3_x1255_blk_n);
    assign proc_307_data_PIPO_blk[0] = 1'b0;
    assign proc_307_start_FIFO_blk[0] = 1'b0;
    assign proc_307_TLF_FIFO_blk[0] = 1'b0;
    assign proc_307_input_sync_blk[0] = 1'b0;
    assign proc_307_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_307[0] = dl_detect_out ? proc_dep_vld_vec_307_reg[0] : (proc_307_data_FIFO_blk[0] | proc_307_data_PIPO_blk[0] | proc_307_start_FIFO_blk[0] | proc_307_TLF_FIFO_blk[0] | proc_307_input_sync_blk[0] | proc_307_output_sync_blk[0]);
    assign proc_307_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_2_x1254_blk_n);
    assign proc_307_data_PIPO_blk[1] = 1'b0;
    assign proc_307_start_FIFO_blk[1] = 1'b0;
    assign proc_307_TLF_FIFO_blk[1] = 1'b0;
    assign proc_307_input_sync_blk[1] = 1'b0;
    assign proc_307_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_307[1] = dl_detect_out ? proc_dep_vld_vec_307_reg[1] : (proc_307_data_FIFO_blk[1] | proc_307_data_PIPO_blk[1] | proc_307_start_FIFO_blk[1] | proc_307_TLF_FIFO_blk[1] | proc_307_input_sync_blk[1] | proc_307_output_sync_blk[1]);
    assign proc_307_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_2_x1_U0.fifo_C_drain_PE_2_3_x1190_blk_n);
    assign proc_307_data_PIPO_blk[2] = 1'b0;
    assign proc_307_start_FIFO_blk[2] = 1'b0;
    assign proc_307_TLF_FIFO_blk[2] = 1'b0;
    assign proc_307_input_sync_blk[2] = 1'b0;
    assign proc_307_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_307[2] = dl_detect_out ? proc_dep_vld_vec_307_reg[2] : (proc_307_data_FIFO_blk[2] | proc_307_data_PIPO_blk[2] | proc_307_start_FIFO_blk[2] | proc_307_TLF_FIFO_blk[2] | proc_307_input_sync_blk[2] | proc_307_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_307_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_307_reg <= proc_dep_vld_vec_307;
        end
    end
    assign in_chan_dep_vld_vec_307[0] = dep_chan_vld_217_307;
    assign in_chan_dep_data_vec_307[351 : 0] = dep_chan_data_217_307;
    assign token_in_vec_307[0] = token_217_307;
    assign in_chan_dep_vld_vec_307[1] = dep_chan_vld_306_307;
    assign in_chan_dep_data_vec_307[703 : 352] = dep_chan_data_306_307;
    assign token_in_vec_307[1] = token_306_307;
    assign in_chan_dep_vld_vec_307[2] = dep_chan_vld_308_307;
    assign in_chan_dep_data_vec_307[1055 : 704] = dep_chan_data_308_307;
    assign token_in_vec_307[2] = token_308_307;
    assign dep_chan_vld_307_306 = out_chan_dep_vld_vec_307[0];
    assign dep_chan_data_307_306 = out_chan_dep_data_307;
    assign token_307_306 = token_out_vec_307[0];
    assign dep_chan_vld_307_308 = out_chan_dep_vld_vec_307[1];
    assign dep_chan_data_307_308 = out_chan_dep_data_307;
    assign token_307_308 = token_out_vec_307[1];
    assign dep_chan_vld_307_217 = out_chan_dep_vld_vec_307[2];
    assign dep_chan_data_307_217 = out_chan_dep_data_307;
    assign token_307_217 = token_out_vec_307[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 308, 3, 3) top_hls_deadlock_detect_unit_308 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_308),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_308),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_308),
        .token_in_vec(token_in_vec_308),
        .dl_detect_in(dl_detect_out),
        .origin(origin[308]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_308),
        .out_chan_dep_data(out_chan_dep_data_308),
        .token_out_vec(token_out_vec_308),
        .dl_detect_out(dl_in_vec[308]));

    assign proc_308_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_2_x1254_blk_n);
    assign proc_308_data_PIPO_blk[0] = 1'b0;
    assign proc_308_start_FIFO_blk[0] = 1'b0;
    assign proc_308_TLF_FIFO_blk[0] = 1'b0;
    assign proc_308_input_sync_blk[0] = 1'b0;
    assign proc_308_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_308[0] = dl_detect_out ? proc_dep_vld_vec_308_reg[0] : (proc_308_data_FIFO_blk[0] | proc_308_data_PIPO_blk[0] | proc_308_start_FIFO_blk[0] | proc_308_TLF_FIFO_blk[0] | proc_308_input_sync_blk[0] | proc_308_output_sync_blk[0]);
    assign proc_308_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_1_x1253_blk_n);
    assign proc_308_data_PIPO_blk[1] = 1'b0;
    assign proc_308_start_FIFO_blk[1] = 1'b0;
    assign proc_308_TLF_FIFO_blk[1] = 1'b0;
    assign proc_308_input_sync_blk[1] = 1'b0;
    assign proc_308_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_308[1] = dl_detect_out ? proc_dep_vld_vec_308_reg[1] : (proc_308_data_FIFO_blk[1] | proc_308_data_PIPO_blk[1] | proc_308_start_FIFO_blk[1] | proc_308_TLF_FIFO_blk[1] | proc_308_input_sync_blk[1] | proc_308_output_sync_blk[1]);
    assign proc_308_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_1_x1_U0.fifo_C_drain_PE_1_3_x1189_blk_n);
    assign proc_308_data_PIPO_blk[2] = 1'b0;
    assign proc_308_start_FIFO_blk[2] = 1'b0;
    assign proc_308_TLF_FIFO_blk[2] = 1'b0;
    assign proc_308_input_sync_blk[2] = 1'b0;
    assign proc_308_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_308[2] = dl_detect_out ? proc_dep_vld_vec_308_reg[2] : (proc_308_data_FIFO_blk[2] | proc_308_data_PIPO_blk[2] | proc_308_start_FIFO_blk[2] | proc_308_TLF_FIFO_blk[2] | proc_308_input_sync_blk[2] | proc_308_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_308_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_308_reg <= proc_dep_vld_vec_308;
        end
    end
    assign in_chan_dep_vld_vec_308[0] = dep_chan_vld_209_308;
    assign in_chan_dep_data_vec_308[351 : 0] = dep_chan_data_209_308;
    assign token_in_vec_308[0] = token_209_308;
    assign in_chan_dep_vld_vec_308[1] = dep_chan_vld_307_308;
    assign in_chan_dep_data_vec_308[703 : 352] = dep_chan_data_307_308;
    assign token_in_vec_308[1] = token_307_308;
    assign in_chan_dep_vld_vec_308[2] = dep_chan_vld_309_308;
    assign in_chan_dep_data_vec_308[1055 : 704] = dep_chan_data_309_308;
    assign token_in_vec_308[2] = token_309_308;
    assign dep_chan_vld_308_307 = out_chan_dep_vld_vec_308[0];
    assign dep_chan_data_308_307 = out_chan_dep_data_308;
    assign token_308_307 = token_out_vec_308[0];
    assign dep_chan_vld_308_309 = out_chan_dep_vld_vec_308[1];
    assign dep_chan_data_308_309 = out_chan_dep_data_308;
    assign token_308_309 = token_out_vec_308[1];
    assign dep_chan_vld_308_209 = out_chan_dep_vld_vec_308[2];
    assign dep_chan_data_308_209 = out_chan_dep_data_308;
    assign token_308_209 = token_out_vec_308[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 309, 3, 3) top_hls_deadlock_detect_unit_309 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_309),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_309),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_309),
        .token_in_vec(token_in_vec_309),
        .dl_detect_in(dl_detect_out),
        .origin(origin[309]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_309),
        .out_chan_dep_data(out_chan_dep_data_309),
        .token_out_vec(token_out_vec_309),
        .dl_detect_out(dl_in_vec[309]));

    assign proc_309_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_1_x1253_blk_n);
    assign proc_309_data_PIPO_blk[0] = 1'b0;
    assign proc_309_start_FIFO_blk[0] = 1'b0;
    assign proc_309_TLF_FIFO_blk[0] = 1'b0;
    assign proc_309_input_sync_blk[0] = 1'b0;
    assign proc_309_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_309[0] = dl_detect_out ? proc_dep_vld_vec_309_reg[0] : (proc_309_data_FIFO_blk[0] | proc_309_data_PIPO_blk[0] | proc_309_start_FIFO_blk[0] | proc_309_TLF_FIFO_blk[0] | proc_309_input_sync_blk[0] | proc_309_output_sync_blk[0]);
    assign proc_309_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_0_x1252_blk_n);
    assign proc_309_data_PIPO_blk[1] = 1'b0;
    assign proc_309_start_FIFO_blk[1] = 1'b0;
    assign proc_309_TLF_FIFO_blk[1] = 1'b0;
    assign proc_309_input_sync_blk[1] = 1'b0;
    assign proc_309_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_309[1] = dl_detect_out ? proc_dep_vld_vec_309_reg[1] : (proc_309_data_FIFO_blk[1] | proc_309_data_PIPO_blk[1] | proc_309_start_FIFO_blk[1] | proc_309_TLF_FIFO_blk[1] | proc_309_input_sync_blk[1] | proc_309_output_sync_blk[1]);
    assign proc_309_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_3_0_x1_U0.fifo_C_drain_PE_0_3_x1188_blk_n);
    assign proc_309_data_PIPO_blk[2] = 1'b0;
    assign proc_309_start_FIFO_blk[2] = 1'b0;
    assign proc_309_TLF_FIFO_blk[2] = 1'b0;
    assign proc_309_input_sync_blk[2] = 1'b0;
    assign proc_309_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_309[2] = dl_detect_out ? proc_dep_vld_vec_309_reg[2] : (proc_309_data_FIFO_blk[2] | proc_309_data_PIPO_blk[2] | proc_309_start_FIFO_blk[2] | proc_309_TLF_FIFO_blk[2] | proc_309_input_sync_blk[2] | proc_309_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_309_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_309_reg <= proc_dep_vld_vec_309;
        end
    end
    assign in_chan_dep_vld_vec_309[0] = dep_chan_vld_201_309;
    assign in_chan_dep_data_vec_309[351 : 0] = dep_chan_data_201_309;
    assign token_in_vec_309[0] = token_201_309;
    assign in_chan_dep_vld_vec_309[1] = dep_chan_vld_308_309;
    assign in_chan_dep_data_vec_309[703 : 352] = dep_chan_data_308_309;
    assign token_in_vec_309[1] = token_308_309;
    assign in_chan_dep_vld_vec_309[2] = dep_chan_vld_346_309;
    assign in_chan_dep_data_vec_309[1055 : 704] = dep_chan_data_346_309;
    assign token_in_vec_309[2] = token_346_309;
    assign dep_chan_vld_309_308 = out_chan_dep_vld_vec_309[0];
    assign dep_chan_data_309_308 = out_chan_dep_data_309;
    assign token_309_308 = token_out_vec_309[0];
    assign dep_chan_vld_309_346 = out_chan_dep_vld_vec_309[1];
    assign dep_chan_data_309_346 = out_chan_dep_data_309;
    assign token_309_346 = token_out_vec_309[1];
    assign dep_chan_vld_309_201 = out_chan_dep_vld_vec_309[2];
    assign dep_chan_data_309_201 = out_chan_dep_data_309;
    assign token_309_201 = token_out_vec_309[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 310, 2, 2) top_hls_deadlock_detect_unit_310 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_310),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_310),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_310),
        .token_in_vec(token_in_vec_310),
        .dl_detect_in(dl_detect_out),
        .origin(origin[310]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_310),
        .out_chan_dep_data(out_chan_dep_data_310),
        .token_out_vec(token_out_vec_310),
        .dl_detect_out(dl_in_vec[310]));

    assign proc_310_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_7_x1267_blk_n);
    assign proc_310_data_PIPO_blk[0] = 1'b0;
    assign proc_310_start_FIFO_blk[0] = 1'b0;
    assign proc_310_TLF_FIFO_blk[0] = 1'b0;
    assign proc_310_input_sync_blk[0] = 1'b0;
    assign proc_310_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_310[0] = dl_detect_out ? proc_dep_vld_vec_310_reg[0] : (proc_310_data_FIFO_blk[0] | proc_310_data_PIPO_blk[0] | proc_310_start_FIFO_blk[0] | proc_310_TLF_FIFO_blk[0] | proc_310_input_sync_blk[0] | proc_310_output_sync_blk[0]);
    assign proc_310_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_4_x1_U0.fifo_C_drain_PE_7_4_x1203_blk_n);
    assign proc_310_data_PIPO_blk[1] = 1'b0;
    assign proc_310_start_FIFO_blk[1] = 1'b0;
    assign proc_310_TLF_FIFO_blk[1] = 1'b0;
    assign proc_310_input_sync_blk[1] = 1'b0;
    assign proc_310_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_310[1] = dl_detect_out ? proc_dep_vld_vec_310_reg[1] : (proc_310_data_FIFO_blk[1] | proc_310_data_PIPO_blk[1] | proc_310_start_FIFO_blk[1] | proc_310_TLF_FIFO_blk[1] | proc_310_input_sync_blk[1] | proc_310_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_310_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_310_reg <= proc_dep_vld_vec_310;
        end
    end
    assign in_chan_dep_vld_vec_310[0] = dep_chan_vld_258_310;
    assign in_chan_dep_data_vec_310[351 : 0] = dep_chan_data_258_310;
    assign token_in_vec_310[0] = token_258_310;
    assign in_chan_dep_vld_vec_310[1] = dep_chan_vld_311_310;
    assign in_chan_dep_data_vec_310[703 : 352] = dep_chan_data_311_310;
    assign token_in_vec_310[1] = token_311_310;
    assign dep_chan_vld_310_311 = out_chan_dep_vld_vec_310[0];
    assign dep_chan_data_310_311 = out_chan_dep_data_310;
    assign token_310_311 = token_out_vec_310[0];
    assign dep_chan_vld_310_258 = out_chan_dep_vld_vec_310[1];
    assign dep_chan_data_310_258 = out_chan_dep_data_310;
    assign token_310_258 = token_out_vec_310[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 311, 3, 3) top_hls_deadlock_detect_unit_311 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_311),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_311),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_311),
        .token_in_vec(token_in_vec_311),
        .dl_detect_in(dl_detect_out),
        .origin(origin[311]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_311),
        .out_chan_dep_data(out_chan_dep_data_311),
        .token_out_vec(token_out_vec_311),
        .dl_detect_out(dl_in_vec[311]));

    assign proc_311_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_7_x1267_blk_n);
    assign proc_311_data_PIPO_blk[0] = 1'b0;
    assign proc_311_start_FIFO_blk[0] = 1'b0;
    assign proc_311_TLF_FIFO_blk[0] = 1'b0;
    assign proc_311_input_sync_blk[0] = 1'b0;
    assign proc_311_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_311[0] = dl_detect_out ? proc_dep_vld_vec_311_reg[0] : (proc_311_data_FIFO_blk[0] | proc_311_data_PIPO_blk[0] | proc_311_start_FIFO_blk[0] | proc_311_TLF_FIFO_blk[0] | proc_311_input_sync_blk[0] | proc_311_output_sync_blk[0]);
    assign proc_311_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_6_x1266_blk_n);
    assign proc_311_data_PIPO_blk[1] = 1'b0;
    assign proc_311_start_FIFO_blk[1] = 1'b0;
    assign proc_311_TLF_FIFO_blk[1] = 1'b0;
    assign proc_311_input_sync_blk[1] = 1'b0;
    assign proc_311_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_311[1] = dl_detect_out ? proc_dep_vld_vec_311_reg[1] : (proc_311_data_FIFO_blk[1] | proc_311_data_PIPO_blk[1] | proc_311_start_FIFO_blk[1] | proc_311_TLF_FIFO_blk[1] | proc_311_input_sync_blk[1] | proc_311_output_sync_blk[1]);
    assign proc_311_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_6_x1_U0.fifo_C_drain_PE_6_4_x1202_blk_n);
    assign proc_311_data_PIPO_blk[2] = 1'b0;
    assign proc_311_start_FIFO_blk[2] = 1'b0;
    assign proc_311_TLF_FIFO_blk[2] = 1'b0;
    assign proc_311_input_sync_blk[2] = 1'b0;
    assign proc_311_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_311[2] = dl_detect_out ? proc_dep_vld_vec_311_reg[2] : (proc_311_data_FIFO_blk[2] | proc_311_data_PIPO_blk[2] | proc_311_start_FIFO_blk[2] | proc_311_TLF_FIFO_blk[2] | proc_311_input_sync_blk[2] | proc_311_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_311_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_311_reg <= proc_dep_vld_vec_311;
        end
    end
    assign in_chan_dep_vld_vec_311[0] = dep_chan_vld_250_311;
    assign in_chan_dep_data_vec_311[351 : 0] = dep_chan_data_250_311;
    assign token_in_vec_311[0] = token_250_311;
    assign in_chan_dep_vld_vec_311[1] = dep_chan_vld_310_311;
    assign in_chan_dep_data_vec_311[703 : 352] = dep_chan_data_310_311;
    assign token_in_vec_311[1] = token_310_311;
    assign in_chan_dep_vld_vec_311[2] = dep_chan_vld_312_311;
    assign in_chan_dep_data_vec_311[1055 : 704] = dep_chan_data_312_311;
    assign token_in_vec_311[2] = token_312_311;
    assign dep_chan_vld_311_310 = out_chan_dep_vld_vec_311[0];
    assign dep_chan_data_311_310 = out_chan_dep_data_311;
    assign token_311_310 = token_out_vec_311[0];
    assign dep_chan_vld_311_312 = out_chan_dep_vld_vec_311[1];
    assign dep_chan_data_311_312 = out_chan_dep_data_311;
    assign token_311_312 = token_out_vec_311[1];
    assign dep_chan_vld_311_250 = out_chan_dep_vld_vec_311[2];
    assign dep_chan_data_311_250 = out_chan_dep_data_311;
    assign token_311_250 = token_out_vec_311[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 312, 3, 3) top_hls_deadlock_detect_unit_312 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_312),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_312),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_312),
        .token_in_vec(token_in_vec_312),
        .dl_detect_in(dl_detect_out),
        .origin(origin[312]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_312),
        .out_chan_dep_data(out_chan_dep_data_312),
        .token_out_vec(token_out_vec_312),
        .dl_detect_out(dl_in_vec[312]));

    assign proc_312_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_6_x1266_blk_n);
    assign proc_312_data_PIPO_blk[0] = 1'b0;
    assign proc_312_start_FIFO_blk[0] = 1'b0;
    assign proc_312_TLF_FIFO_blk[0] = 1'b0;
    assign proc_312_input_sync_blk[0] = 1'b0;
    assign proc_312_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_312[0] = dl_detect_out ? proc_dep_vld_vec_312_reg[0] : (proc_312_data_FIFO_blk[0] | proc_312_data_PIPO_blk[0] | proc_312_start_FIFO_blk[0] | proc_312_TLF_FIFO_blk[0] | proc_312_input_sync_blk[0] | proc_312_output_sync_blk[0]);
    assign proc_312_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_5_x1265_blk_n);
    assign proc_312_data_PIPO_blk[1] = 1'b0;
    assign proc_312_start_FIFO_blk[1] = 1'b0;
    assign proc_312_TLF_FIFO_blk[1] = 1'b0;
    assign proc_312_input_sync_blk[1] = 1'b0;
    assign proc_312_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_312[1] = dl_detect_out ? proc_dep_vld_vec_312_reg[1] : (proc_312_data_FIFO_blk[1] | proc_312_data_PIPO_blk[1] | proc_312_start_FIFO_blk[1] | proc_312_TLF_FIFO_blk[1] | proc_312_input_sync_blk[1] | proc_312_output_sync_blk[1]);
    assign proc_312_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_5_x1_U0.fifo_C_drain_PE_5_4_x1201_blk_n);
    assign proc_312_data_PIPO_blk[2] = 1'b0;
    assign proc_312_start_FIFO_blk[2] = 1'b0;
    assign proc_312_TLF_FIFO_blk[2] = 1'b0;
    assign proc_312_input_sync_blk[2] = 1'b0;
    assign proc_312_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_312[2] = dl_detect_out ? proc_dep_vld_vec_312_reg[2] : (proc_312_data_FIFO_blk[2] | proc_312_data_PIPO_blk[2] | proc_312_start_FIFO_blk[2] | proc_312_TLF_FIFO_blk[2] | proc_312_input_sync_blk[2] | proc_312_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_312_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_312_reg <= proc_dep_vld_vec_312;
        end
    end
    assign in_chan_dep_vld_vec_312[0] = dep_chan_vld_242_312;
    assign in_chan_dep_data_vec_312[351 : 0] = dep_chan_data_242_312;
    assign token_in_vec_312[0] = token_242_312;
    assign in_chan_dep_vld_vec_312[1] = dep_chan_vld_311_312;
    assign in_chan_dep_data_vec_312[703 : 352] = dep_chan_data_311_312;
    assign token_in_vec_312[1] = token_311_312;
    assign in_chan_dep_vld_vec_312[2] = dep_chan_vld_313_312;
    assign in_chan_dep_data_vec_312[1055 : 704] = dep_chan_data_313_312;
    assign token_in_vec_312[2] = token_313_312;
    assign dep_chan_vld_312_311 = out_chan_dep_vld_vec_312[0];
    assign dep_chan_data_312_311 = out_chan_dep_data_312;
    assign token_312_311 = token_out_vec_312[0];
    assign dep_chan_vld_312_313 = out_chan_dep_vld_vec_312[1];
    assign dep_chan_data_312_313 = out_chan_dep_data_312;
    assign token_312_313 = token_out_vec_312[1];
    assign dep_chan_vld_312_242 = out_chan_dep_vld_vec_312[2];
    assign dep_chan_data_312_242 = out_chan_dep_data_312;
    assign token_312_242 = token_out_vec_312[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 313, 3, 3) top_hls_deadlock_detect_unit_313 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_313),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_313),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_313),
        .token_in_vec(token_in_vec_313),
        .dl_detect_in(dl_detect_out),
        .origin(origin[313]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_313),
        .out_chan_dep_data(out_chan_dep_data_313),
        .token_out_vec(token_out_vec_313),
        .dl_detect_out(dl_in_vec[313]));

    assign proc_313_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_5_x1265_blk_n);
    assign proc_313_data_PIPO_blk[0] = 1'b0;
    assign proc_313_start_FIFO_blk[0] = 1'b0;
    assign proc_313_TLF_FIFO_blk[0] = 1'b0;
    assign proc_313_input_sync_blk[0] = 1'b0;
    assign proc_313_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_313[0] = dl_detect_out ? proc_dep_vld_vec_313_reg[0] : (proc_313_data_FIFO_blk[0] | proc_313_data_PIPO_blk[0] | proc_313_start_FIFO_blk[0] | proc_313_TLF_FIFO_blk[0] | proc_313_input_sync_blk[0] | proc_313_output_sync_blk[0]);
    assign proc_313_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_4_x1264_blk_n);
    assign proc_313_data_PIPO_blk[1] = 1'b0;
    assign proc_313_start_FIFO_blk[1] = 1'b0;
    assign proc_313_TLF_FIFO_blk[1] = 1'b0;
    assign proc_313_input_sync_blk[1] = 1'b0;
    assign proc_313_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_313[1] = dl_detect_out ? proc_dep_vld_vec_313_reg[1] : (proc_313_data_FIFO_blk[1] | proc_313_data_PIPO_blk[1] | proc_313_start_FIFO_blk[1] | proc_313_TLF_FIFO_blk[1] | proc_313_input_sync_blk[1] | proc_313_output_sync_blk[1]);
    assign proc_313_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_4_x1_U0.fifo_C_drain_PE_4_4_x1200_blk_n);
    assign proc_313_data_PIPO_blk[2] = 1'b0;
    assign proc_313_start_FIFO_blk[2] = 1'b0;
    assign proc_313_TLF_FIFO_blk[2] = 1'b0;
    assign proc_313_input_sync_blk[2] = 1'b0;
    assign proc_313_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_313[2] = dl_detect_out ? proc_dep_vld_vec_313_reg[2] : (proc_313_data_FIFO_blk[2] | proc_313_data_PIPO_blk[2] | proc_313_start_FIFO_blk[2] | proc_313_TLF_FIFO_blk[2] | proc_313_input_sync_blk[2] | proc_313_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_313_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_313_reg <= proc_dep_vld_vec_313;
        end
    end
    assign in_chan_dep_vld_vec_313[0] = dep_chan_vld_234_313;
    assign in_chan_dep_data_vec_313[351 : 0] = dep_chan_data_234_313;
    assign token_in_vec_313[0] = token_234_313;
    assign in_chan_dep_vld_vec_313[1] = dep_chan_vld_312_313;
    assign in_chan_dep_data_vec_313[703 : 352] = dep_chan_data_312_313;
    assign token_in_vec_313[1] = token_312_313;
    assign in_chan_dep_vld_vec_313[2] = dep_chan_vld_314_313;
    assign in_chan_dep_data_vec_313[1055 : 704] = dep_chan_data_314_313;
    assign token_in_vec_313[2] = token_314_313;
    assign dep_chan_vld_313_312 = out_chan_dep_vld_vec_313[0];
    assign dep_chan_data_313_312 = out_chan_dep_data_313;
    assign token_313_312 = token_out_vec_313[0];
    assign dep_chan_vld_313_314 = out_chan_dep_vld_vec_313[1];
    assign dep_chan_data_313_314 = out_chan_dep_data_313;
    assign token_313_314 = token_out_vec_313[1];
    assign dep_chan_vld_313_234 = out_chan_dep_vld_vec_313[2];
    assign dep_chan_data_313_234 = out_chan_dep_data_313;
    assign token_313_234 = token_out_vec_313[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 314, 3, 3) top_hls_deadlock_detect_unit_314 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_314),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_314),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_314),
        .token_in_vec(token_in_vec_314),
        .dl_detect_in(dl_detect_out),
        .origin(origin[314]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_314),
        .out_chan_dep_data(out_chan_dep_data_314),
        .token_out_vec(token_out_vec_314),
        .dl_detect_out(dl_in_vec[314]));

    assign proc_314_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_4_x1264_blk_n);
    assign proc_314_data_PIPO_blk[0] = 1'b0;
    assign proc_314_start_FIFO_blk[0] = 1'b0;
    assign proc_314_TLF_FIFO_blk[0] = 1'b0;
    assign proc_314_input_sync_blk[0] = 1'b0;
    assign proc_314_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_314[0] = dl_detect_out ? proc_dep_vld_vec_314_reg[0] : (proc_314_data_FIFO_blk[0] | proc_314_data_PIPO_blk[0] | proc_314_start_FIFO_blk[0] | proc_314_TLF_FIFO_blk[0] | proc_314_input_sync_blk[0] | proc_314_output_sync_blk[0]);
    assign proc_314_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_3_x1263_blk_n);
    assign proc_314_data_PIPO_blk[1] = 1'b0;
    assign proc_314_start_FIFO_blk[1] = 1'b0;
    assign proc_314_TLF_FIFO_blk[1] = 1'b0;
    assign proc_314_input_sync_blk[1] = 1'b0;
    assign proc_314_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_314[1] = dl_detect_out ? proc_dep_vld_vec_314_reg[1] : (proc_314_data_FIFO_blk[1] | proc_314_data_PIPO_blk[1] | proc_314_start_FIFO_blk[1] | proc_314_TLF_FIFO_blk[1] | proc_314_input_sync_blk[1] | proc_314_output_sync_blk[1]);
    assign proc_314_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_3_x1_U0.fifo_C_drain_PE_3_4_x1199_blk_n);
    assign proc_314_data_PIPO_blk[2] = 1'b0;
    assign proc_314_start_FIFO_blk[2] = 1'b0;
    assign proc_314_TLF_FIFO_blk[2] = 1'b0;
    assign proc_314_input_sync_blk[2] = 1'b0;
    assign proc_314_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_314[2] = dl_detect_out ? proc_dep_vld_vec_314_reg[2] : (proc_314_data_FIFO_blk[2] | proc_314_data_PIPO_blk[2] | proc_314_start_FIFO_blk[2] | proc_314_TLF_FIFO_blk[2] | proc_314_input_sync_blk[2] | proc_314_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_314_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_314_reg <= proc_dep_vld_vec_314;
        end
    end
    assign in_chan_dep_vld_vec_314[0] = dep_chan_vld_226_314;
    assign in_chan_dep_data_vec_314[351 : 0] = dep_chan_data_226_314;
    assign token_in_vec_314[0] = token_226_314;
    assign in_chan_dep_vld_vec_314[1] = dep_chan_vld_313_314;
    assign in_chan_dep_data_vec_314[703 : 352] = dep_chan_data_313_314;
    assign token_in_vec_314[1] = token_313_314;
    assign in_chan_dep_vld_vec_314[2] = dep_chan_vld_315_314;
    assign in_chan_dep_data_vec_314[1055 : 704] = dep_chan_data_315_314;
    assign token_in_vec_314[2] = token_315_314;
    assign dep_chan_vld_314_313 = out_chan_dep_vld_vec_314[0];
    assign dep_chan_data_314_313 = out_chan_dep_data_314;
    assign token_314_313 = token_out_vec_314[0];
    assign dep_chan_vld_314_315 = out_chan_dep_vld_vec_314[1];
    assign dep_chan_data_314_315 = out_chan_dep_data_314;
    assign token_314_315 = token_out_vec_314[1];
    assign dep_chan_vld_314_226 = out_chan_dep_vld_vec_314[2];
    assign dep_chan_data_314_226 = out_chan_dep_data_314;
    assign token_314_226 = token_out_vec_314[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 315, 3, 3) top_hls_deadlock_detect_unit_315 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_315),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_315),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_315),
        .token_in_vec(token_in_vec_315),
        .dl_detect_in(dl_detect_out),
        .origin(origin[315]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_315),
        .out_chan_dep_data(out_chan_dep_data_315),
        .token_out_vec(token_out_vec_315),
        .dl_detect_out(dl_in_vec[315]));

    assign proc_315_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_3_x1263_blk_n);
    assign proc_315_data_PIPO_blk[0] = 1'b0;
    assign proc_315_start_FIFO_blk[0] = 1'b0;
    assign proc_315_TLF_FIFO_blk[0] = 1'b0;
    assign proc_315_input_sync_blk[0] = 1'b0;
    assign proc_315_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_315[0] = dl_detect_out ? proc_dep_vld_vec_315_reg[0] : (proc_315_data_FIFO_blk[0] | proc_315_data_PIPO_blk[0] | proc_315_start_FIFO_blk[0] | proc_315_TLF_FIFO_blk[0] | proc_315_input_sync_blk[0] | proc_315_output_sync_blk[0]);
    assign proc_315_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_2_x1262_blk_n);
    assign proc_315_data_PIPO_blk[1] = 1'b0;
    assign proc_315_start_FIFO_blk[1] = 1'b0;
    assign proc_315_TLF_FIFO_blk[1] = 1'b0;
    assign proc_315_input_sync_blk[1] = 1'b0;
    assign proc_315_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_315[1] = dl_detect_out ? proc_dep_vld_vec_315_reg[1] : (proc_315_data_FIFO_blk[1] | proc_315_data_PIPO_blk[1] | proc_315_start_FIFO_blk[1] | proc_315_TLF_FIFO_blk[1] | proc_315_input_sync_blk[1] | proc_315_output_sync_blk[1]);
    assign proc_315_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_2_x1_U0.fifo_C_drain_PE_2_4_x1198_blk_n);
    assign proc_315_data_PIPO_blk[2] = 1'b0;
    assign proc_315_start_FIFO_blk[2] = 1'b0;
    assign proc_315_TLF_FIFO_blk[2] = 1'b0;
    assign proc_315_input_sync_blk[2] = 1'b0;
    assign proc_315_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_315[2] = dl_detect_out ? proc_dep_vld_vec_315_reg[2] : (proc_315_data_FIFO_blk[2] | proc_315_data_PIPO_blk[2] | proc_315_start_FIFO_blk[2] | proc_315_TLF_FIFO_blk[2] | proc_315_input_sync_blk[2] | proc_315_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_315_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_315_reg <= proc_dep_vld_vec_315;
        end
    end
    assign in_chan_dep_vld_vec_315[0] = dep_chan_vld_218_315;
    assign in_chan_dep_data_vec_315[351 : 0] = dep_chan_data_218_315;
    assign token_in_vec_315[0] = token_218_315;
    assign in_chan_dep_vld_vec_315[1] = dep_chan_vld_314_315;
    assign in_chan_dep_data_vec_315[703 : 352] = dep_chan_data_314_315;
    assign token_in_vec_315[1] = token_314_315;
    assign in_chan_dep_vld_vec_315[2] = dep_chan_vld_316_315;
    assign in_chan_dep_data_vec_315[1055 : 704] = dep_chan_data_316_315;
    assign token_in_vec_315[2] = token_316_315;
    assign dep_chan_vld_315_314 = out_chan_dep_vld_vec_315[0];
    assign dep_chan_data_315_314 = out_chan_dep_data_315;
    assign token_315_314 = token_out_vec_315[0];
    assign dep_chan_vld_315_316 = out_chan_dep_vld_vec_315[1];
    assign dep_chan_data_315_316 = out_chan_dep_data_315;
    assign token_315_316 = token_out_vec_315[1];
    assign dep_chan_vld_315_218 = out_chan_dep_vld_vec_315[2];
    assign dep_chan_data_315_218 = out_chan_dep_data_315;
    assign token_315_218 = token_out_vec_315[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 316, 3, 3) top_hls_deadlock_detect_unit_316 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_316),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_316),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_316),
        .token_in_vec(token_in_vec_316),
        .dl_detect_in(dl_detect_out),
        .origin(origin[316]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_316),
        .out_chan_dep_data(out_chan_dep_data_316),
        .token_out_vec(token_out_vec_316),
        .dl_detect_out(dl_in_vec[316]));

    assign proc_316_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_2_x1262_blk_n);
    assign proc_316_data_PIPO_blk[0] = 1'b0;
    assign proc_316_start_FIFO_blk[0] = 1'b0;
    assign proc_316_TLF_FIFO_blk[0] = 1'b0;
    assign proc_316_input_sync_blk[0] = 1'b0;
    assign proc_316_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_316[0] = dl_detect_out ? proc_dep_vld_vec_316_reg[0] : (proc_316_data_FIFO_blk[0] | proc_316_data_PIPO_blk[0] | proc_316_start_FIFO_blk[0] | proc_316_TLF_FIFO_blk[0] | proc_316_input_sync_blk[0] | proc_316_output_sync_blk[0]);
    assign proc_316_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_1_x1261_blk_n);
    assign proc_316_data_PIPO_blk[1] = 1'b0;
    assign proc_316_start_FIFO_blk[1] = 1'b0;
    assign proc_316_TLF_FIFO_blk[1] = 1'b0;
    assign proc_316_input_sync_blk[1] = 1'b0;
    assign proc_316_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_316[1] = dl_detect_out ? proc_dep_vld_vec_316_reg[1] : (proc_316_data_FIFO_blk[1] | proc_316_data_PIPO_blk[1] | proc_316_start_FIFO_blk[1] | proc_316_TLF_FIFO_blk[1] | proc_316_input_sync_blk[1] | proc_316_output_sync_blk[1]);
    assign proc_316_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_1_x1_U0.fifo_C_drain_PE_1_4_x1197_blk_n);
    assign proc_316_data_PIPO_blk[2] = 1'b0;
    assign proc_316_start_FIFO_blk[2] = 1'b0;
    assign proc_316_TLF_FIFO_blk[2] = 1'b0;
    assign proc_316_input_sync_blk[2] = 1'b0;
    assign proc_316_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_316[2] = dl_detect_out ? proc_dep_vld_vec_316_reg[2] : (proc_316_data_FIFO_blk[2] | proc_316_data_PIPO_blk[2] | proc_316_start_FIFO_blk[2] | proc_316_TLF_FIFO_blk[2] | proc_316_input_sync_blk[2] | proc_316_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_316_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_316_reg <= proc_dep_vld_vec_316;
        end
    end
    assign in_chan_dep_vld_vec_316[0] = dep_chan_vld_210_316;
    assign in_chan_dep_data_vec_316[351 : 0] = dep_chan_data_210_316;
    assign token_in_vec_316[0] = token_210_316;
    assign in_chan_dep_vld_vec_316[1] = dep_chan_vld_315_316;
    assign in_chan_dep_data_vec_316[703 : 352] = dep_chan_data_315_316;
    assign token_in_vec_316[1] = token_315_316;
    assign in_chan_dep_vld_vec_316[2] = dep_chan_vld_317_316;
    assign in_chan_dep_data_vec_316[1055 : 704] = dep_chan_data_317_316;
    assign token_in_vec_316[2] = token_317_316;
    assign dep_chan_vld_316_315 = out_chan_dep_vld_vec_316[0];
    assign dep_chan_data_316_315 = out_chan_dep_data_316;
    assign token_316_315 = token_out_vec_316[0];
    assign dep_chan_vld_316_317 = out_chan_dep_vld_vec_316[1];
    assign dep_chan_data_316_317 = out_chan_dep_data_316;
    assign token_316_317 = token_out_vec_316[1];
    assign dep_chan_vld_316_210 = out_chan_dep_vld_vec_316[2];
    assign dep_chan_data_316_210 = out_chan_dep_data_316;
    assign token_316_210 = token_out_vec_316[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 317, 3, 3) top_hls_deadlock_detect_unit_317 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_317),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_317),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_317),
        .token_in_vec(token_in_vec_317),
        .dl_detect_in(dl_detect_out),
        .origin(origin[317]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_317),
        .out_chan_dep_data(out_chan_dep_data_317),
        .token_out_vec(token_out_vec_317),
        .dl_detect_out(dl_in_vec[317]));

    assign proc_317_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_1_x1261_blk_n);
    assign proc_317_data_PIPO_blk[0] = 1'b0;
    assign proc_317_start_FIFO_blk[0] = 1'b0;
    assign proc_317_TLF_FIFO_blk[0] = 1'b0;
    assign proc_317_input_sync_blk[0] = 1'b0;
    assign proc_317_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_317[0] = dl_detect_out ? proc_dep_vld_vec_317_reg[0] : (proc_317_data_FIFO_blk[0] | proc_317_data_PIPO_blk[0] | proc_317_start_FIFO_blk[0] | proc_317_TLF_FIFO_blk[0] | proc_317_input_sync_blk[0] | proc_317_output_sync_blk[0]);
    assign proc_317_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_blk_n);
    assign proc_317_data_PIPO_blk[1] = 1'b0;
    assign proc_317_start_FIFO_blk[1] = 1'b0;
    assign proc_317_TLF_FIFO_blk[1] = 1'b0;
    assign proc_317_input_sync_blk[1] = 1'b0;
    assign proc_317_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_317[1] = dl_detect_out ? proc_dep_vld_vec_317_reg[1] : (proc_317_data_FIFO_blk[1] | proc_317_data_PIPO_blk[1] | proc_317_start_FIFO_blk[1] | proc_317_TLF_FIFO_blk[1] | proc_317_input_sync_blk[1] | proc_317_output_sync_blk[1]);
    assign proc_317_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_4_0_x1_U0.fifo_C_drain_PE_0_4_x1196_blk_n);
    assign proc_317_data_PIPO_blk[2] = 1'b0;
    assign proc_317_start_FIFO_blk[2] = 1'b0;
    assign proc_317_TLF_FIFO_blk[2] = 1'b0;
    assign proc_317_input_sync_blk[2] = 1'b0;
    assign proc_317_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_317[2] = dl_detect_out ? proc_dep_vld_vec_317_reg[2] : (proc_317_data_FIFO_blk[2] | proc_317_data_PIPO_blk[2] | proc_317_start_FIFO_blk[2] | proc_317_TLF_FIFO_blk[2] | proc_317_input_sync_blk[2] | proc_317_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_317_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_317_reg <= proc_dep_vld_vec_317;
        end
    end
    assign in_chan_dep_vld_vec_317[0] = dep_chan_vld_202_317;
    assign in_chan_dep_data_vec_317[351 : 0] = dep_chan_data_202_317;
    assign token_in_vec_317[0] = token_202_317;
    assign in_chan_dep_vld_vec_317[1] = dep_chan_vld_316_317;
    assign in_chan_dep_data_vec_317[703 : 352] = dep_chan_data_316_317;
    assign token_in_vec_317[1] = token_316_317;
    assign in_chan_dep_vld_vec_317[2] = dep_chan_vld_345_317;
    assign in_chan_dep_data_vec_317[1055 : 704] = dep_chan_data_345_317;
    assign token_in_vec_317[2] = token_345_317;
    assign dep_chan_vld_317_316 = out_chan_dep_vld_vec_317[0];
    assign dep_chan_data_317_316 = out_chan_dep_data_317;
    assign token_317_316 = token_out_vec_317[0];
    assign dep_chan_vld_317_345 = out_chan_dep_vld_vec_317[1];
    assign dep_chan_data_317_345 = out_chan_dep_data_317;
    assign token_317_345 = token_out_vec_317[1];
    assign dep_chan_vld_317_202 = out_chan_dep_vld_vec_317[2];
    assign dep_chan_data_317_202 = out_chan_dep_data_317;
    assign token_317_202 = token_out_vec_317[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 318, 2, 2) top_hls_deadlock_detect_unit_318 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_318),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_318),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_318),
        .token_in_vec(token_in_vec_318),
        .dl_detect_in(dl_detect_out),
        .origin(origin[318]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_318),
        .out_chan_dep_data(out_chan_dep_data_318),
        .token_out_vec(token_out_vec_318),
        .dl_detect_out(dl_in_vec[318]));

    assign proc_318_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_7_x1275_blk_n);
    assign proc_318_data_PIPO_blk[0] = 1'b0;
    assign proc_318_start_FIFO_blk[0] = 1'b0;
    assign proc_318_TLF_FIFO_blk[0] = 1'b0;
    assign proc_318_input_sync_blk[0] = 1'b0;
    assign proc_318_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_318[0] = dl_detect_out ? proc_dep_vld_vec_318_reg[0] : (proc_318_data_FIFO_blk[0] | proc_318_data_PIPO_blk[0] | proc_318_start_FIFO_blk[0] | proc_318_TLF_FIFO_blk[0] | proc_318_input_sync_blk[0] | proc_318_output_sync_blk[0]);
    assign proc_318_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_5_x1_U0.fifo_C_drain_PE_7_5_x1211_blk_n);
    assign proc_318_data_PIPO_blk[1] = 1'b0;
    assign proc_318_start_FIFO_blk[1] = 1'b0;
    assign proc_318_TLF_FIFO_blk[1] = 1'b0;
    assign proc_318_input_sync_blk[1] = 1'b0;
    assign proc_318_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_318[1] = dl_detect_out ? proc_dep_vld_vec_318_reg[1] : (proc_318_data_FIFO_blk[1] | proc_318_data_PIPO_blk[1] | proc_318_start_FIFO_blk[1] | proc_318_TLF_FIFO_blk[1] | proc_318_input_sync_blk[1] | proc_318_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_318_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_318_reg <= proc_dep_vld_vec_318;
        end
    end
    assign in_chan_dep_vld_vec_318[0] = dep_chan_vld_259_318;
    assign in_chan_dep_data_vec_318[351 : 0] = dep_chan_data_259_318;
    assign token_in_vec_318[0] = token_259_318;
    assign in_chan_dep_vld_vec_318[1] = dep_chan_vld_319_318;
    assign in_chan_dep_data_vec_318[703 : 352] = dep_chan_data_319_318;
    assign token_in_vec_318[1] = token_319_318;
    assign dep_chan_vld_318_319 = out_chan_dep_vld_vec_318[0];
    assign dep_chan_data_318_319 = out_chan_dep_data_318;
    assign token_318_319 = token_out_vec_318[0];
    assign dep_chan_vld_318_259 = out_chan_dep_vld_vec_318[1];
    assign dep_chan_data_318_259 = out_chan_dep_data_318;
    assign token_318_259 = token_out_vec_318[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 319, 3, 3) top_hls_deadlock_detect_unit_319 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_319),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_319),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_319),
        .token_in_vec(token_in_vec_319),
        .dl_detect_in(dl_detect_out),
        .origin(origin[319]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_319),
        .out_chan_dep_data(out_chan_dep_data_319),
        .token_out_vec(token_out_vec_319),
        .dl_detect_out(dl_in_vec[319]));

    assign proc_319_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_7_x1275_blk_n);
    assign proc_319_data_PIPO_blk[0] = 1'b0;
    assign proc_319_start_FIFO_blk[0] = 1'b0;
    assign proc_319_TLF_FIFO_blk[0] = 1'b0;
    assign proc_319_input_sync_blk[0] = 1'b0;
    assign proc_319_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_319[0] = dl_detect_out ? proc_dep_vld_vec_319_reg[0] : (proc_319_data_FIFO_blk[0] | proc_319_data_PIPO_blk[0] | proc_319_start_FIFO_blk[0] | proc_319_TLF_FIFO_blk[0] | proc_319_input_sync_blk[0] | proc_319_output_sync_blk[0]);
    assign proc_319_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_6_x1274_blk_n);
    assign proc_319_data_PIPO_blk[1] = 1'b0;
    assign proc_319_start_FIFO_blk[1] = 1'b0;
    assign proc_319_TLF_FIFO_blk[1] = 1'b0;
    assign proc_319_input_sync_blk[1] = 1'b0;
    assign proc_319_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_319[1] = dl_detect_out ? proc_dep_vld_vec_319_reg[1] : (proc_319_data_FIFO_blk[1] | proc_319_data_PIPO_blk[1] | proc_319_start_FIFO_blk[1] | proc_319_TLF_FIFO_blk[1] | proc_319_input_sync_blk[1] | proc_319_output_sync_blk[1]);
    assign proc_319_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_6_x1_U0.fifo_C_drain_PE_6_5_x1210_blk_n);
    assign proc_319_data_PIPO_blk[2] = 1'b0;
    assign proc_319_start_FIFO_blk[2] = 1'b0;
    assign proc_319_TLF_FIFO_blk[2] = 1'b0;
    assign proc_319_input_sync_blk[2] = 1'b0;
    assign proc_319_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_319[2] = dl_detect_out ? proc_dep_vld_vec_319_reg[2] : (proc_319_data_FIFO_blk[2] | proc_319_data_PIPO_blk[2] | proc_319_start_FIFO_blk[2] | proc_319_TLF_FIFO_blk[2] | proc_319_input_sync_blk[2] | proc_319_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_319_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_319_reg <= proc_dep_vld_vec_319;
        end
    end
    assign in_chan_dep_vld_vec_319[0] = dep_chan_vld_251_319;
    assign in_chan_dep_data_vec_319[351 : 0] = dep_chan_data_251_319;
    assign token_in_vec_319[0] = token_251_319;
    assign in_chan_dep_vld_vec_319[1] = dep_chan_vld_318_319;
    assign in_chan_dep_data_vec_319[703 : 352] = dep_chan_data_318_319;
    assign token_in_vec_319[1] = token_318_319;
    assign in_chan_dep_vld_vec_319[2] = dep_chan_vld_320_319;
    assign in_chan_dep_data_vec_319[1055 : 704] = dep_chan_data_320_319;
    assign token_in_vec_319[2] = token_320_319;
    assign dep_chan_vld_319_318 = out_chan_dep_vld_vec_319[0];
    assign dep_chan_data_319_318 = out_chan_dep_data_319;
    assign token_319_318 = token_out_vec_319[0];
    assign dep_chan_vld_319_320 = out_chan_dep_vld_vec_319[1];
    assign dep_chan_data_319_320 = out_chan_dep_data_319;
    assign token_319_320 = token_out_vec_319[1];
    assign dep_chan_vld_319_251 = out_chan_dep_vld_vec_319[2];
    assign dep_chan_data_319_251 = out_chan_dep_data_319;
    assign token_319_251 = token_out_vec_319[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 320, 3, 3) top_hls_deadlock_detect_unit_320 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_320),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_320),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_320),
        .token_in_vec(token_in_vec_320),
        .dl_detect_in(dl_detect_out),
        .origin(origin[320]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_320),
        .out_chan_dep_data(out_chan_dep_data_320),
        .token_out_vec(token_out_vec_320),
        .dl_detect_out(dl_in_vec[320]));

    assign proc_320_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_6_x1274_blk_n);
    assign proc_320_data_PIPO_blk[0] = 1'b0;
    assign proc_320_start_FIFO_blk[0] = 1'b0;
    assign proc_320_TLF_FIFO_blk[0] = 1'b0;
    assign proc_320_input_sync_blk[0] = 1'b0;
    assign proc_320_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_320[0] = dl_detect_out ? proc_dep_vld_vec_320_reg[0] : (proc_320_data_FIFO_blk[0] | proc_320_data_PIPO_blk[0] | proc_320_start_FIFO_blk[0] | proc_320_TLF_FIFO_blk[0] | proc_320_input_sync_blk[0] | proc_320_output_sync_blk[0]);
    assign proc_320_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_5_x1273_blk_n);
    assign proc_320_data_PIPO_blk[1] = 1'b0;
    assign proc_320_start_FIFO_blk[1] = 1'b0;
    assign proc_320_TLF_FIFO_blk[1] = 1'b0;
    assign proc_320_input_sync_blk[1] = 1'b0;
    assign proc_320_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_320[1] = dl_detect_out ? proc_dep_vld_vec_320_reg[1] : (proc_320_data_FIFO_blk[1] | proc_320_data_PIPO_blk[1] | proc_320_start_FIFO_blk[1] | proc_320_TLF_FIFO_blk[1] | proc_320_input_sync_blk[1] | proc_320_output_sync_blk[1]);
    assign proc_320_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_5_x1_U0.fifo_C_drain_PE_5_5_x1209_blk_n);
    assign proc_320_data_PIPO_blk[2] = 1'b0;
    assign proc_320_start_FIFO_blk[2] = 1'b0;
    assign proc_320_TLF_FIFO_blk[2] = 1'b0;
    assign proc_320_input_sync_blk[2] = 1'b0;
    assign proc_320_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_320[2] = dl_detect_out ? proc_dep_vld_vec_320_reg[2] : (proc_320_data_FIFO_blk[2] | proc_320_data_PIPO_blk[2] | proc_320_start_FIFO_blk[2] | proc_320_TLF_FIFO_blk[2] | proc_320_input_sync_blk[2] | proc_320_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_320_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_320_reg <= proc_dep_vld_vec_320;
        end
    end
    assign in_chan_dep_vld_vec_320[0] = dep_chan_vld_243_320;
    assign in_chan_dep_data_vec_320[351 : 0] = dep_chan_data_243_320;
    assign token_in_vec_320[0] = token_243_320;
    assign in_chan_dep_vld_vec_320[1] = dep_chan_vld_319_320;
    assign in_chan_dep_data_vec_320[703 : 352] = dep_chan_data_319_320;
    assign token_in_vec_320[1] = token_319_320;
    assign in_chan_dep_vld_vec_320[2] = dep_chan_vld_321_320;
    assign in_chan_dep_data_vec_320[1055 : 704] = dep_chan_data_321_320;
    assign token_in_vec_320[2] = token_321_320;
    assign dep_chan_vld_320_319 = out_chan_dep_vld_vec_320[0];
    assign dep_chan_data_320_319 = out_chan_dep_data_320;
    assign token_320_319 = token_out_vec_320[0];
    assign dep_chan_vld_320_321 = out_chan_dep_vld_vec_320[1];
    assign dep_chan_data_320_321 = out_chan_dep_data_320;
    assign token_320_321 = token_out_vec_320[1];
    assign dep_chan_vld_320_243 = out_chan_dep_vld_vec_320[2];
    assign dep_chan_data_320_243 = out_chan_dep_data_320;
    assign token_320_243 = token_out_vec_320[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 321, 3, 3) top_hls_deadlock_detect_unit_321 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_321),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_321),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_321),
        .token_in_vec(token_in_vec_321),
        .dl_detect_in(dl_detect_out),
        .origin(origin[321]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_321),
        .out_chan_dep_data(out_chan_dep_data_321),
        .token_out_vec(token_out_vec_321),
        .dl_detect_out(dl_in_vec[321]));

    assign proc_321_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_5_x1273_blk_n);
    assign proc_321_data_PIPO_blk[0] = 1'b0;
    assign proc_321_start_FIFO_blk[0] = 1'b0;
    assign proc_321_TLF_FIFO_blk[0] = 1'b0;
    assign proc_321_input_sync_blk[0] = 1'b0;
    assign proc_321_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_321[0] = dl_detect_out ? proc_dep_vld_vec_321_reg[0] : (proc_321_data_FIFO_blk[0] | proc_321_data_PIPO_blk[0] | proc_321_start_FIFO_blk[0] | proc_321_TLF_FIFO_blk[0] | proc_321_input_sync_blk[0] | proc_321_output_sync_blk[0]);
    assign proc_321_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_4_x1272_blk_n);
    assign proc_321_data_PIPO_blk[1] = 1'b0;
    assign proc_321_start_FIFO_blk[1] = 1'b0;
    assign proc_321_TLF_FIFO_blk[1] = 1'b0;
    assign proc_321_input_sync_blk[1] = 1'b0;
    assign proc_321_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_321[1] = dl_detect_out ? proc_dep_vld_vec_321_reg[1] : (proc_321_data_FIFO_blk[1] | proc_321_data_PIPO_blk[1] | proc_321_start_FIFO_blk[1] | proc_321_TLF_FIFO_blk[1] | proc_321_input_sync_blk[1] | proc_321_output_sync_blk[1]);
    assign proc_321_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_4_x1_U0.fifo_C_drain_PE_4_5_x1208_blk_n);
    assign proc_321_data_PIPO_blk[2] = 1'b0;
    assign proc_321_start_FIFO_blk[2] = 1'b0;
    assign proc_321_TLF_FIFO_blk[2] = 1'b0;
    assign proc_321_input_sync_blk[2] = 1'b0;
    assign proc_321_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_321[2] = dl_detect_out ? proc_dep_vld_vec_321_reg[2] : (proc_321_data_FIFO_blk[2] | proc_321_data_PIPO_blk[2] | proc_321_start_FIFO_blk[2] | proc_321_TLF_FIFO_blk[2] | proc_321_input_sync_blk[2] | proc_321_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_321_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_321_reg <= proc_dep_vld_vec_321;
        end
    end
    assign in_chan_dep_vld_vec_321[0] = dep_chan_vld_235_321;
    assign in_chan_dep_data_vec_321[351 : 0] = dep_chan_data_235_321;
    assign token_in_vec_321[0] = token_235_321;
    assign in_chan_dep_vld_vec_321[1] = dep_chan_vld_320_321;
    assign in_chan_dep_data_vec_321[703 : 352] = dep_chan_data_320_321;
    assign token_in_vec_321[1] = token_320_321;
    assign in_chan_dep_vld_vec_321[2] = dep_chan_vld_322_321;
    assign in_chan_dep_data_vec_321[1055 : 704] = dep_chan_data_322_321;
    assign token_in_vec_321[2] = token_322_321;
    assign dep_chan_vld_321_320 = out_chan_dep_vld_vec_321[0];
    assign dep_chan_data_321_320 = out_chan_dep_data_321;
    assign token_321_320 = token_out_vec_321[0];
    assign dep_chan_vld_321_322 = out_chan_dep_vld_vec_321[1];
    assign dep_chan_data_321_322 = out_chan_dep_data_321;
    assign token_321_322 = token_out_vec_321[1];
    assign dep_chan_vld_321_235 = out_chan_dep_vld_vec_321[2];
    assign dep_chan_data_321_235 = out_chan_dep_data_321;
    assign token_321_235 = token_out_vec_321[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 322, 3, 3) top_hls_deadlock_detect_unit_322 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_322),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_322),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_322),
        .token_in_vec(token_in_vec_322),
        .dl_detect_in(dl_detect_out),
        .origin(origin[322]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_322),
        .out_chan_dep_data(out_chan_dep_data_322),
        .token_out_vec(token_out_vec_322),
        .dl_detect_out(dl_in_vec[322]));

    assign proc_322_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_4_x1272_blk_n);
    assign proc_322_data_PIPO_blk[0] = 1'b0;
    assign proc_322_start_FIFO_blk[0] = 1'b0;
    assign proc_322_TLF_FIFO_blk[0] = 1'b0;
    assign proc_322_input_sync_blk[0] = 1'b0;
    assign proc_322_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_322[0] = dl_detect_out ? proc_dep_vld_vec_322_reg[0] : (proc_322_data_FIFO_blk[0] | proc_322_data_PIPO_blk[0] | proc_322_start_FIFO_blk[0] | proc_322_TLF_FIFO_blk[0] | proc_322_input_sync_blk[0] | proc_322_output_sync_blk[0]);
    assign proc_322_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_3_x1271_blk_n);
    assign proc_322_data_PIPO_blk[1] = 1'b0;
    assign proc_322_start_FIFO_blk[1] = 1'b0;
    assign proc_322_TLF_FIFO_blk[1] = 1'b0;
    assign proc_322_input_sync_blk[1] = 1'b0;
    assign proc_322_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_322[1] = dl_detect_out ? proc_dep_vld_vec_322_reg[1] : (proc_322_data_FIFO_blk[1] | proc_322_data_PIPO_blk[1] | proc_322_start_FIFO_blk[1] | proc_322_TLF_FIFO_blk[1] | proc_322_input_sync_blk[1] | proc_322_output_sync_blk[1]);
    assign proc_322_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_3_x1_U0.fifo_C_drain_PE_3_5_x1207_blk_n);
    assign proc_322_data_PIPO_blk[2] = 1'b0;
    assign proc_322_start_FIFO_blk[2] = 1'b0;
    assign proc_322_TLF_FIFO_blk[2] = 1'b0;
    assign proc_322_input_sync_blk[2] = 1'b0;
    assign proc_322_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_322[2] = dl_detect_out ? proc_dep_vld_vec_322_reg[2] : (proc_322_data_FIFO_blk[2] | proc_322_data_PIPO_blk[2] | proc_322_start_FIFO_blk[2] | proc_322_TLF_FIFO_blk[2] | proc_322_input_sync_blk[2] | proc_322_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_322_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_322_reg <= proc_dep_vld_vec_322;
        end
    end
    assign in_chan_dep_vld_vec_322[0] = dep_chan_vld_227_322;
    assign in_chan_dep_data_vec_322[351 : 0] = dep_chan_data_227_322;
    assign token_in_vec_322[0] = token_227_322;
    assign in_chan_dep_vld_vec_322[1] = dep_chan_vld_321_322;
    assign in_chan_dep_data_vec_322[703 : 352] = dep_chan_data_321_322;
    assign token_in_vec_322[1] = token_321_322;
    assign in_chan_dep_vld_vec_322[2] = dep_chan_vld_323_322;
    assign in_chan_dep_data_vec_322[1055 : 704] = dep_chan_data_323_322;
    assign token_in_vec_322[2] = token_323_322;
    assign dep_chan_vld_322_321 = out_chan_dep_vld_vec_322[0];
    assign dep_chan_data_322_321 = out_chan_dep_data_322;
    assign token_322_321 = token_out_vec_322[0];
    assign dep_chan_vld_322_323 = out_chan_dep_vld_vec_322[1];
    assign dep_chan_data_322_323 = out_chan_dep_data_322;
    assign token_322_323 = token_out_vec_322[1];
    assign dep_chan_vld_322_227 = out_chan_dep_vld_vec_322[2];
    assign dep_chan_data_322_227 = out_chan_dep_data_322;
    assign token_322_227 = token_out_vec_322[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 323, 3, 3) top_hls_deadlock_detect_unit_323 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_323),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_323),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_323),
        .token_in_vec(token_in_vec_323),
        .dl_detect_in(dl_detect_out),
        .origin(origin[323]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_323),
        .out_chan_dep_data(out_chan_dep_data_323),
        .token_out_vec(token_out_vec_323),
        .dl_detect_out(dl_in_vec[323]));

    assign proc_323_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_3_x1271_blk_n);
    assign proc_323_data_PIPO_blk[0] = 1'b0;
    assign proc_323_start_FIFO_blk[0] = 1'b0;
    assign proc_323_TLF_FIFO_blk[0] = 1'b0;
    assign proc_323_input_sync_blk[0] = 1'b0;
    assign proc_323_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_323[0] = dl_detect_out ? proc_dep_vld_vec_323_reg[0] : (proc_323_data_FIFO_blk[0] | proc_323_data_PIPO_blk[0] | proc_323_start_FIFO_blk[0] | proc_323_TLF_FIFO_blk[0] | proc_323_input_sync_blk[0] | proc_323_output_sync_blk[0]);
    assign proc_323_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_2_x1270_blk_n);
    assign proc_323_data_PIPO_blk[1] = 1'b0;
    assign proc_323_start_FIFO_blk[1] = 1'b0;
    assign proc_323_TLF_FIFO_blk[1] = 1'b0;
    assign proc_323_input_sync_blk[1] = 1'b0;
    assign proc_323_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_323[1] = dl_detect_out ? proc_dep_vld_vec_323_reg[1] : (proc_323_data_FIFO_blk[1] | proc_323_data_PIPO_blk[1] | proc_323_start_FIFO_blk[1] | proc_323_TLF_FIFO_blk[1] | proc_323_input_sync_blk[1] | proc_323_output_sync_blk[1]);
    assign proc_323_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_2_x1_U0.fifo_C_drain_PE_2_5_x1206_blk_n);
    assign proc_323_data_PIPO_blk[2] = 1'b0;
    assign proc_323_start_FIFO_blk[2] = 1'b0;
    assign proc_323_TLF_FIFO_blk[2] = 1'b0;
    assign proc_323_input_sync_blk[2] = 1'b0;
    assign proc_323_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_323[2] = dl_detect_out ? proc_dep_vld_vec_323_reg[2] : (proc_323_data_FIFO_blk[2] | proc_323_data_PIPO_blk[2] | proc_323_start_FIFO_blk[2] | proc_323_TLF_FIFO_blk[2] | proc_323_input_sync_blk[2] | proc_323_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_323_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_323_reg <= proc_dep_vld_vec_323;
        end
    end
    assign in_chan_dep_vld_vec_323[0] = dep_chan_vld_219_323;
    assign in_chan_dep_data_vec_323[351 : 0] = dep_chan_data_219_323;
    assign token_in_vec_323[0] = token_219_323;
    assign in_chan_dep_vld_vec_323[1] = dep_chan_vld_322_323;
    assign in_chan_dep_data_vec_323[703 : 352] = dep_chan_data_322_323;
    assign token_in_vec_323[1] = token_322_323;
    assign in_chan_dep_vld_vec_323[2] = dep_chan_vld_324_323;
    assign in_chan_dep_data_vec_323[1055 : 704] = dep_chan_data_324_323;
    assign token_in_vec_323[2] = token_324_323;
    assign dep_chan_vld_323_322 = out_chan_dep_vld_vec_323[0];
    assign dep_chan_data_323_322 = out_chan_dep_data_323;
    assign token_323_322 = token_out_vec_323[0];
    assign dep_chan_vld_323_324 = out_chan_dep_vld_vec_323[1];
    assign dep_chan_data_323_324 = out_chan_dep_data_323;
    assign token_323_324 = token_out_vec_323[1];
    assign dep_chan_vld_323_219 = out_chan_dep_vld_vec_323[2];
    assign dep_chan_data_323_219 = out_chan_dep_data_323;
    assign token_323_219 = token_out_vec_323[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 324, 3, 3) top_hls_deadlock_detect_unit_324 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_324),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_324),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_324),
        .token_in_vec(token_in_vec_324),
        .dl_detect_in(dl_detect_out),
        .origin(origin[324]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_324),
        .out_chan_dep_data(out_chan_dep_data_324),
        .token_out_vec(token_out_vec_324),
        .dl_detect_out(dl_in_vec[324]));

    assign proc_324_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_2_x1270_blk_n);
    assign proc_324_data_PIPO_blk[0] = 1'b0;
    assign proc_324_start_FIFO_blk[0] = 1'b0;
    assign proc_324_TLF_FIFO_blk[0] = 1'b0;
    assign proc_324_input_sync_blk[0] = 1'b0;
    assign proc_324_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_324[0] = dl_detect_out ? proc_dep_vld_vec_324_reg[0] : (proc_324_data_FIFO_blk[0] | proc_324_data_PIPO_blk[0] | proc_324_start_FIFO_blk[0] | proc_324_TLF_FIFO_blk[0] | proc_324_input_sync_blk[0] | proc_324_output_sync_blk[0]);
    assign proc_324_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_1_x1269_blk_n);
    assign proc_324_data_PIPO_blk[1] = 1'b0;
    assign proc_324_start_FIFO_blk[1] = 1'b0;
    assign proc_324_TLF_FIFO_blk[1] = 1'b0;
    assign proc_324_input_sync_blk[1] = 1'b0;
    assign proc_324_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_324[1] = dl_detect_out ? proc_dep_vld_vec_324_reg[1] : (proc_324_data_FIFO_blk[1] | proc_324_data_PIPO_blk[1] | proc_324_start_FIFO_blk[1] | proc_324_TLF_FIFO_blk[1] | proc_324_input_sync_blk[1] | proc_324_output_sync_blk[1]);
    assign proc_324_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_1_x1_U0.fifo_C_drain_PE_1_5_x1205_blk_n);
    assign proc_324_data_PIPO_blk[2] = 1'b0;
    assign proc_324_start_FIFO_blk[2] = 1'b0;
    assign proc_324_TLF_FIFO_blk[2] = 1'b0;
    assign proc_324_input_sync_blk[2] = 1'b0;
    assign proc_324_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_324[2] = dl_detect_out ? proc_dep_vld_vec_324_reg[2] : (proc_324_data_FIFO_blk[2] | proc_324_data_PIPO_blk[2] | proc_324_start_FIFO_blk[2] | proc_324_TLF_FIFO_blk[2] | proc_324_input_sync_blk[2] | proc_324_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_324_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_324_reg <= proc_dep_vld_vec_324;
        end
    end
    assign in_chan_dep_vld_vec_324[0] = dep_chan_vld_211_324;
    assign in_chan_dep_data_vec_324[351 : 0] = dep_chan_data_211_324;
    assign token_in_vec_324[0] = token_211_324;
    assign in_chan_dep_vld_vec_324[1] = dep_chan_vld_323_324;
    assign in_chan_dep_data_vec_324[703 : 352] = dep_chan_data_323_324;
    assign token_in_vec_324[1] = token_323_324;
    assign in_chan_dep_vld_vec_324[2] = dep_chan_vld_325_324;
    assign in_chan_dep_data_vec_324[1055 : 704] = dep_chan_data_325_324;
    assign token_in_vec_324[2] = token_325_324;
    assign dep_chan_vld_324_323 = out_chan_dep_vld_vec_324[0];
    assign dep_chan_data_324_323 = out_chan_dep_data_324;
    assign token_324_323 = token_out_vec_324[0];
    assign dep_chan_vld_324_325 = out_chan_dep_vld_vec_324[1];
    assign dep_chan_data_324_325 = out_chan_dep_data_324;
    assign token_324_325 = token_out_vec_324[1];
    assign dep_chan_vld_324_211 = out_chan_dep_vld_vec_324[2];
    assign dep_chan_data_324_211 = out_chan_dep_data_324;
    assign token_324_211 = token_out_vec_324[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 325, 3, 3) top_hls_deadlock_detect_unit_325 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_325),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_325),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_325),
        .token_in_vec(token_in_vec_325),
        .dl_detect_in(dl_detect_out),
        .origin(origin[325]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_325),
        .out_chan_dep_data(out_chan_dep_data_325),
        .token_out_vec(token_out_vec_325),
        .dl_detect_out(dl_in_vec[325]));

    assign proc_325_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_1_x1269_blk_n);
    assign proc_325_data_PIPO_blk[0] = 1'b0;
    assign proc_325_start_FIFO_blk[0] = 1'b0;
    assign proc_325_TLF_FIFO_blk[0] = 1'b0;
    assign proc_325_input_sync_blk[0] = 1'b0;
    assign proc_325_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_325[0] = dl_detect_out ? proc_dep_vld_vec_325_reg[0] : (proc_325_data_FIFO_blk[0] | proc_325_data_PIPO_blk[0] | proc_325_start_FIFO_blk[0] | proc_325_TLF_FIFO_blk[0] | proc_325_input_sync_blk[0] | proc_325_output_sync_blk[0]);
    assign proc_325_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_0_x1268_blk_n);
    assign proc_325_data_PIPO_blk[1] = 1'b0;
    assign proc_325_start_FIFO_blk[1] = 1'b0;
    assign proc_325_TLF_FIFO_blk[1] = 1'b0;
    assign proc_325_input_sync_blk[1] = 1'b0;
    assign proc_325_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_325[1] = dl_detect_out ? proc_dep_vld_vec_325_reg[1] : (proc_325_data_FIFO_blk[1] | proc_325_data_PIPO_blk[1] | proc_325_start_FIFO_blk[1] | proc_325_TLF_FIFO_blk[1] | proc_325_input_sync_blk[1] | proc_325_output_sync_blk[1]);
    assign proc_325_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_5_0_x1_U0.fifo_C_drain_PE_0_5_x1204_blk_n);
    assign proc_325_data_PIPO_blk[2] = 1'b0;
    assign proc_325_start_FIFO_blk[2] = 1'b0;
    assign proc_325_TLF_FIFO_blk[2] = 1'b0;
    assign proc_325_input_sync_blk[2] = 1'b0;
    assign proc_325_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_325[2] = dl_detect_out ? proc_dep_vld_vec_325_reg[2] : (proc_325_data_FIFO_blk[2] | proc_325_data_PIPO_blk[2] | proc_325_start_FIFO_blk[2] | proc_325_TLF_FIFO_blk[2] | proc_325_input_sync_blk[2] | proc_325_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_325_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_325_reg <= proc_dep_vld_vec_325;
        end
    end
    assign in_chan_dep_vld_vec_325[0] = dep_chan_vld_203_325;
    assign in_chan_dep_data_vec_325[351 : 0] = dep_chan_data_203_325;
    assign token_in_vec_325[0] = token_203_325;
    assign in_chan_dep_vld_vec_325[1] = dep_chan_vld_324_325;
    assign in_chan_dep_data_vec_325[703 : 352] = dep_chan_data_324_325;
    assign token_in_vec_325[1] = token_324_325;
    assign in_chan_dep_vld_vec_325[2] = dep_chan_vld_344_325;
    assign in_chan_dep_data_vec_325[1055 : 704] = dep_chan_data_344_325;
    assign token_in_vec_325[2] = token_344_325;
    assign dep_chan_vld_325_324 = out_chan_dep_vld_vec_325[0];
    assign dep_chan_data_325_324 = out_chan_dep_data_325;
    assign token_325_324 = token_out_vec_325[0];
    assign dep_chan_vld_325_344 = out_chan_dep_vld_vec_325[1];
    assign dep_chan_data_325_344 = out_chan_dep_data_325;
    assign token_325_344 = token_out_vec_325[1];
    assign dep_chan_vld_325_203 = out_chan_dep_vld_vec_325[2];
    assign dep_chan_data_325_203 = out_chan_dep_data_325;
    assign token_325_203 = token_out_vec_325[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 326, 2, 2) top_hls_deadlock_detect_unit_326 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_326),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_326),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_326),
        .token_in_vec(token_in_vec_326),
        .dl_detect_in(dl_detect_out),
        .origin(origin[326]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_326),
        .out_chan_dep_data(out_chan_dep_data_326),
        .token_out_vec(token_out_vec_326),
        .dl_detect_out(dl_in_vec[326]));

    assign proc_326_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_7_x1283_blk_n);
    assign proc_326_data_PIPO_blk[0] = 1'b0;
    assign proc_326_start_FIFO_blk[0] = 1'b0;
    assign proc_326_TLF_FIFO_blk[0] = 1'b0;
    assign proc_326_input_sync_blk[0] = 1'b0;
    assign proc_326_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_326[0] = dl_detect_out ? proc_dep_vld_vec_326_reg[0] : (proc_326_data_FIFO_blk[0] | proc_326_data_PIPO_blk[0] | proc_326_start_FIFO_blk[0] | proc_326_TLF_FIFO_blk[0] | proc_326_input_sync_blk[0] | proc_326_output_sync_blk[0]);
    assign proc_326_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_6_x1_U0.fifo_C_drain_PE_7_6_x1219_blk_n);
    assign proc_326_data_PIPO_blk[1] = 1'b0;
    assign proc_326_start_FIFO_blk[1] = 1'b0;
    assign proc_326_TLF_FIFO_blk[1] = 1'b0;
    assign proc_326_input_sync_blk[1] = 1'b0;
    assign proc_326_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_326[1] = dl_detect_out ? proc_dep_vld_vec_326_reg[1] : (proc_326_data_FIFO_blk[1] | proc_326_data_PIPO_blk[1] | proc_326_start_FIFO_blk[1] | proc_326_TLF_FIFO_blk[1] | proc_326_input_sync_blk[1] | proc_326_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_326_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_326_reg <= proc_dep_vld_vec_326;
        end
    end
    assign in_chan_dep_vld_vec_326[0] = dep_chan_vld_260_326;
    assign in_chan_dep_data_vec_326[351 : 0] = dep_chan_data_260_326;
    assign token_in_vec_326[0] = token_260_326;
    assign in_chan_dep_vld_vec_326[1] = dep_chan_vld_327_326;
    assign in_chan_dep_data_vec_326[703 : 352] = dep_chan_data_327_326;
    assign token_in_vec_326[1] = token_327_326;
    assign dep_chan_vld_326_327 = out_chan_dep_vld_vec_326[0];
    assign dep_chan_data_326_327 = out_chan_dep_data_326;
    assign token_326_327 = token_out_vec_326[0];
    assign dep_chan_vld_326_260 = out_chan_dep_vld_vec_326[1];
    assign dep_chan_data_326_260 = out_chan_dep_data_326;
    assign token_326_260 = token_out_vec_326[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 327, 3, 3) top_hls_deadlock_detect_unit_327 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_327),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_327),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_327),
        .token_in_vec(token_in_vec_327),
        .dl_detect_in(dl_detect_out),
        .origin(origin[327]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_327),
        .out_chan_dep_data(out_chan_dep_data_327),
        .token_out_vec(token_out_vec_327),
        .dl_detect_out(dl_in_vec[327]));

    assign proc_327_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_7_x1283_blk_n);
    assign proc_327_data_PIPO_blk[0] = 1'b0;
    assign proc_327_start_FIFO_blk[0] = 1'b0;
    assign proc_327_TLF_FIFO_blk[0] = 1'b0;
    assign proc_327_input_sync_blk[0] = 1'b0;
    assign proc_327_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_327[0] = dl_detect_out ? proc_dep_vld_vec_327_reg[0] : (proc_327_data_FIFO_blk[0] | proc_327_data_PIPO_blk[0] | proc_327_start_FIFO_blk[0] | proc_327_TLF_FIFO_blk[0] | proc_327_input_sync_blk[0] | proc_327_output_sync_blk[0]);
    assign proc_327_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_6_x1282_blk_n);
    assign proc_327_data_PIPO_blk[1] = 1'b0;
    assign proc_327_start_FIFO_blk[1] = 1'b0;
    assign proc_327_TLF_FIFO_blk[1] = 1'b0;
    assign proc_327_input_sync_blk[1] = 1'b0;
    assign proc_327_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_327[1] = dl_detect_out ? proc_dep_vld_vec_327_reg[1] : (proc_327_data_FIFO_blk[1] | proc_327_data_PIPO_blk[1] | proc_327_start_FIFO_blk[1] | proc_327_TLF_FIFO_blk[1] | proc_327_input_sync_blk[1] | proc_327_output_sync_blk[1]);
    assign proc_327_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_6_x1_U0.fifo_C_drain_PE_6_6_x1218_blk_n);
    assign proc_327_data_PIPO_blk[2] = 1'b0;
    assign proc_327_start_FIFO_blk[2] = 1'b0;
    assign proc_327_TLF_FIFO_blk[2] = 1'b0;
    assign proc_327_input_sync_blk[2] = 1'b0;
    assign proc_327_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_327[2] = dl_detect_out ? proc_dep_vld_vec_327_reg[2] : (proc_327_data_FIFO_blk[2] | proc_327_data_PIPO_blk[2] | proc_327_start_FIFO_blk[2] | proc_327_TLF_FIFO_blk[2] | proc_327_input_sync_blk[2] | proc_327_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_327_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_327_reg <= proc_dep_vld_vec_327;
        end
    end
    assign in_chan_dep_vld_vec_327[0] = dep_chan_vld_252_327;
    assign in_chan_dep_data_vec_327[351 : 0] = dep_chan_data_252_327;
    assign token_in_vec_327[0] = token_252_327;
    assign in_chan_dep_vld_vec_327[1] = dep_chan_vld_326_327;
    assign in_chan_dep_data_vec_327[703 : 352] = dep_chan_data_326_327;
    assign token_in_vec_327[1] = token_326_327;
    assign in_chan_dep_vld_vec_327[2] = dep_chan_vld_328_327;
    assign in_chan_dep_data_vec_327[1055 : 704] = dep_chan_data_328_327;
    assign token_in_vec_327[2] = token_328_327;
    assign dep_chan_vld_327_326 = out_chan_dep_vld_vec_327[0];
    assign dep_chan_data_327_326 = out_chan_dep_data_327;
    assign token_327_326 = token_out_vec_327[0];
    assign dep_chan_vld_327_328 = out_chan_dep_vld_vec_327[1];
    assign dep_chan_data_327_328 = out_chan_dep_data_327;
    assign token_327_328 = token_out_vec_327[1];
    assign dep_chan_vld_327_252 = out_chan_dep_vld_vec_327[2];
    assign dep_chan_data_327_252 = out_chan_dep_data_327;
    assign token_327_252 = token_out_vec_327[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 328, 3, 3) top_hls_deadlock_detect_unit_328 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_328),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_328),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_328),
        .token_in_vec(token_in_vec_328),
        .dl_detect_in(dl_detect_out),
        .origin(origin[328]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_328),
        .out_chan_dep_data(out_chan_dep_data_328),
        .token_out_vec(token_out_vec_328),
        .dl_detect_out(dl_in_vec[328]));

    assign proc_328_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_6_x1282_blk_n);
    assign proc_328_data_PIPO_blk[0] = 1'b0;
    assign proc_328_start_FIFO_blk[0] = 1'b0;
    assign proc_328_TLF_FIFO_blk[0] = 1'b0;
    assign proc_328_input_sync_blk[0] = 1'b0;
    assign proc_328_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_328[0] = dl_detect_out ? proc_dep_vld_vec_328_reg[0] : (proc_328_data_FIFO_blk[0] | proc_328_data_PIPO_blk[0] | proc_328_start_FIFO_blk[0] | proc_328_TLF_FIFO_blk[0] | proc_328_input_sync_blk[0] | proc_328_output_sync_blk[0]);
    assign proc_328_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_5_x1281_blk_n);
    assign proc_328_data_PIPO_blk[1] = 1'b0;
    assign proc_328_start_FIFO_blk[1] = 1'b0;
    assign proc_328_TLF_FIFO_blk[1] = 1'b0;
    assign proc_328_input_sync_blk[1] = 1'b0;
    assign proc_328_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_328[1] = dl_detect_out ? proc_dep_vld_vec_328_reg[1] : (proc_328_data_FIFO_blk[1] | proc_328_data_PIPO_blk[1] | proc_328_start_FIFO_blk[1] | proc_328_TLF_FIFO_blk[1] | proc_328_input_sync_blk[1] | proc_328_output_sync_blk[1]);
    assign proc_328_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_5_x1_U0.fifo_C_drain_PE_5_6_x1217_blk_n);
    assign proc_328_data_PIPO_blk[2] = 1'b0;
    assign proc_328_start_FIFO_blk[2] = 1'b0;
    assign proc_328_TLF_FIFO_blk[2] = 1'b0;
    assign proc_328_input_sync_blk[2] = 1'b0;
    assign proc_328_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_328[2] = dl_detect_out ? proc_dep_vld_vec_328_reg[2] : (proc_328_data_FIFO_blk[2] | proc_328_data_PIPO_blk[2] | proc_328_start_FIFO_blk[2] | proc_328_TLF_FIFO_blk[2] | proc_328_input_sync_blk[2] | proc_328_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_328_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_328_reg <= proc_dep_vld_vec_328;
        end
    end
    assign in_chan_dep_vld_vec_328[0] = dep_chan_vld_244_328;
    assign in_chan_dep_data_vec_328[351 : 0] = dep_chan_data_244_328;
    assign token_in_vec_328[0] = token_244_328;
    assign in_chan_dep_vld_vec_328[1] = dep_chan_vld_327_328;
    assign in_chan_dep_data_vec_328[703 : 352] = dep_chan_data_327_328;
    assign token_in_vec_328[1] = token_327_328;
    assign in_chan_dep_vld_vec_328[2] = dep_chan_vld_329_328;
    assign in_chan_dep_data_vec_328[1055 : 704] = dep_chan_data_329_328;
    assign token_in_vec_328[2] = token_329_328;
    assign dep_chan_vld_328_327 = out_chan_dep_vld_vec_328[0];
    assign dep_chan_data_328_327 = out_chan_dep_data_328;
    assign token_328_327 = token_out_vec_328[0];
    assign dep_chan_vld_328_329 = out_chan_dep_vld_vec_328[1];
    assign dep_chan_data_328_329 = out_chan_dep_data_328;
    assign token_328_329 = token_out_vec_328[1];
    assign dep_chan_vld_328_244 = out_chan_dep_vld_vec_328[2];
    assign dep_chan_data_328_244 = out_chan_dep_data_328;
    assign token_328_244 = token_out_vec_328[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 329, 3, 3) top_hls_deadlock_detect_unit_329 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_329),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_329),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_329),
        .token_in_vec(token_in_vec_329),
        .dl_detect_in(dl_detect_out),
        .origin(origin[329]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_329),
        .out_chan_dep_data(out_chan_dep_data_329),
        .token_out_vec(token_out_vec_329),
        .dl_detect_out(dl_in_vec[329]));

    assign proc_329_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_5_x1281_blk_n);
    assign proc_329_data_PIPO_blk[0] = 1'b0;
    assign proc_329_start_FIFO_blk[0] = 1'b0;
    assign proc_329_TLF_FIFO_blk[0] = 1'b0;
    assign proc_329_input_sync_blk[0] = 1'b0;
    assign proc_329_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_329[0] = dl_detect_out ? proc_dep_vld_vec_329_reg[0] : (proc_329_data_FIFO_blk[0] | proc_329_data_PIPO_blk[0] | proc_329_start_FIFO_blk[0] | proc_329_TLF_FIFO_blk[0] | proc_329_input_sync_blk[0] | proc_329_output_sync_blk[0]);
    assign proc_329_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_4_x1280_blk_n);
    assign proc_329_data_PIPO_blk[1] = 1'b0;
    assign proc_329_start_FIFO_blk[1] = 1'b0;
    assign proc_329_TLF_FIFO_blk[1] = 1'b0;
    assign proc_329_input_sync_blk[1] = 1'b0;
    assign proc_329_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_329[1] = dl_detect_out ? proc_dep_vld_vec_329_reg[1] : (proc_329_data_FIFO_blk[1] | proc_329_data_PIPO_blk[1] | proc_329_start_FIFO_blk[1] | proc_329_TLF_FIFO_blk[1] | proc_329_input_sync_blk[1] | proc_329_output_sync_blk[1]);
    assign proc_329_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_4_x1_U0.fifo_C_drain_PE_4_6_x1216_blk_n);
    assign proc_329_data_PIPO_blk[2] = 1'b0;
    assign proc_329_start_FIFO_blk[2] = 1'b0;
    assign proc_329_TLF_FIFO_blk[2] = 1'b0;
    assign proc_329_input_sync_blk[2] = 1'b0;
    assign proc_329_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_329[2] = dl_detect_out ? proc_dep_vld_vec_329_reg[2] : (proc_329_data_FIFO_blk[2] | proc_329_data_PIPO_blk[2] | proc_329_start_FIFO_blk[2] | proc_329_TLF_FIFO_blk[2] | proc_329_input_sync_blk[2] | proc_329_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_329_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_329_reg <= proc_dep_vld_vec_329;
        end
    end
    assign in_chan_dep_vld_vec_329[0] = dep_chan_vld_236_329;
    assign in_chan_dep_data_vec_329[351 : 0] = dep_chan_data_236_329;
    assign token_in_vec_329[0] = token_236_329;
    assign in_chan_dep_vld_vec_329[1] = dep_chan_vld_328_329;
    assign in_chan_dep_data_vec_329[703 : 352] = dep_chan_data_328_329;
    assign token_in_vec_329[1] = token_328_329;
    assign in_chan_dep_vld_vec_329[2] = dep_chan_vld_330_329;
    assign in_chan_dep_data_vec_329[1055 : 704] = dep_chan_data_330_329;
    assign token_in_vec_329[2] = token_330_329;
    assign dep_chan_vld_329_328 = out_chan_dep_vld_vec_329[0];
    assign dep_chan_data_329_328 = out_chan_dep_data_329;
    assign token_329_328 = token_out_vec_329[0];
    assign dep_chan_vld_329_330 = out_chan_dep_vld_vec_329[1];
    assign dep_chan_data_329_330 = out_chan_dep_data_329;
    assign token_329_330 = token_out_vec_329[1];
    assign dep_chan_vld_329_236 = out_chan_dep_vld_vec_329[2];
    assign dep_chan_data_329_236 = out_chan_dep_data_329;
    assign token_329_236 = token_out_vec_329[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 330, 3, 3) top_hls_deadlock_detect_unit_330 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_330),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_330),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_330),
        .token_in_vec(token_in_vec_330),
        .dl_detect_in(dl_detect_out),
        .origin(origin[330]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_330),
        .out_chan_dep_data(out_chan_dep_data_330),
        .token_out_vec(token_out_vec_330),
        .dl_detect_out(dl_in_vec[330]));

    assign proc_330_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_4_x1280_blk_n);
    assign proc_330_data_PIPO_blk[0] = 1'b0;
    assign proc_330_start_FIFO_blk[0] = 1'b0;
    assign proc_330_TLF_FIFO_blk[0] = 1'b0;
    assign proc_330_input_sync_blk[0] = 1'b0;
    assign proc_330_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_330[0] = dl_detect_out ? proc_dep_vld_vec_330_reg[0] : (proc_330_data_FIFO_blk[0] | proc_330_data_PIPO_blk[0] | proc_330_start_FIFO_blk[0] | proc_330_TLF_FIFO_blk[0] | proc_330_input_sync_blk[0] | proc_330_output_sync_blk[0]);
    assign proc_330_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_3_x1279_blk_n);
    assign proc_330_data_PIPO_blk[1] = 1'b0;
    assign proc_330_start_FIFO_blk[1] = 1'b0;
    assign proc_330_TLF_FIFO_blk[1] = 1'b0;
    assign proc_330_input_sync_blk[1] = 1'b0;
    assign proc_330_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_330[1] = dl_detect_out ? proc_dep_vld_vec_330_reg[1] : (proc_330_data_FIFO_blk[1] | proc_330_data_PIPO_blk[1] | proc_330_start_FIFO_blk[1] | proc_330_TLF_FIFO_blk[1] | proc_330_input_sync_blk[1] | proc_330_output_sync_blk[1]);
    assign proc_330_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_3_x1_U0.fifo_C_drain_PE_3_6_x1215_blk_n);
    assign proc_330_data_PIPO_blk[2] = 1'b0;
    assign proc_330_start_FIFO_blk[2] = 1'b0;
    assign proc_330_TLF_FIFO_blk[2] = 1'b0;
    assign proc_330_input_sync_blk[2] = 1'b0;
    assign proc_330_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_330[2] = dl_detect_out ? proc_dep_vld_vec_330_reg[2] : (proc_330_data_FIFO_blk[2] | proc_330_data_PIPO_blk[2] | proc_330_start_FIFO_blk[2] | proc_330_TLF_FIFO_blk[2] | proc_330_input_sync_blk[2] | proc_330_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_330_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_330_reg <= proc_dep_vld_vec_330;
        end
    end
    assign in_chan_dep_vld_vec_330[0] = dep_chan_vld_228_330;
    assign in_chan_dep_data_vec_330[351 : 0] = dep_chan_data_228_330;
    assign token_in_vec_330[0] = token_228_330;
    assign in_chan_dep_vld_vec_330[1] = dep_chan_vld_329_330;
    assign in_chan_dep_data_vec_330[703 : 352] = dep_chan_data_329_330;
    assign token_in_vec_330[1] = token_329_330;
    assign in_chan_dep_vld_vec_330[2] = dep_chan_vld_331_330;
    assign in_chan_dep_data_vec_330[1055 : 704] = dep_chan_data_331_330;
    assign token_in_vec_330[2] = token_331_330;
    assign dep_chan_vld_330_329 = out_chan_dep_vld_vec_330[0];
    assign dep_chan_data_330_329 = out_chan_dep_data_330;
    assign token_330_329 = token_out_vec_330[0];
    assign dep_chan_vld_330_331 = out_chan_dep_vld_vec_330[1];
    assign dep_chan_data_330_331 = out_chan_dep_data_330;
    assign token_330_331 = token_out_vec_330[1];
    assign dep_chan_vld_330_228 = out_chan_dep_vld_vec_330[2];
    assign dep_chan_data_330_228 = out_chan_dep_data_330;
    assign token_330_228 = token_out_vec_330[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 331, 3, 3) top_hls_deadlock_detect_unit_331 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_331),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_331),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_331),
        .token_in_vec(token_in_vec_331),
        .dl_detect_in(dl_detect_out),
        .origin(origin[331]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_331),
        .out_chan_dep_data(out_chan_dep_data_331),
        .token_out_vec(token_out_vec_331),
        .dl_detect_out(dl_in_vec[331]));

    assign proc_331_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_3_x1279_blk_n);
    assign proc_331_data_PIPO_blk[0] = 1'b0;
    assign proc_331_start_FIFO_blk[0] = 1'b0;
    assign proc_331_TLF_FIFO_blk[0] = 1'b0;
    assign proc_331_input_sync_blk[0] = 1'b0;
    assign proc_331_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_331[0] = dl_detect_out ? proc_dep_vld_vec_331_reg[0] : (proc_331_data_FIFO_blk[0] | proc_331_data_PIPO_blk[0] | proc_331_start_FIFO_blk[0] | proc_331_TLF_FIFO_blk[0] | proc_331_input_sync_blk[0] | proc_331_output_sync_blk[0]);
    assign proc_331_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_2_x1278_blk_n);
    assign proc_331_data_PIPO_blk[1] = 1'b0;
    assign proc_331_start_FIFO_blk[1] = 1'b0;
    assign proc_331_TLF_FIFO_blk[1] = 1'b0;
    assign proc_331_input_sync_blk[1] = 1'b0;
    assign proc_331_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_331[1] = dl_detect_out ? proc_dep_vld_vec_331_reg[1] : (proc_331_data_FIFO_blk[1] | proc_331_data_PIPO_blk[1] | proc_331_start_FIFO_blk[1] | proc_331_TLF_FIFO_blk[1] | proc_331_input_sync_blk[1] | proc_331_output_sync_blk[1]);
    assign proc_331_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_2_x1_U0.fifo_C_drain_PE_2_6_x1214_blk_n);
    assign proc_331_data_PIPO_blk[2] = 1'b0;
    assign proc_331_start_FIFO_blk[2] = 1'b0;
    assign proc_331_TLF_FIFO_blk[2] = 1'b0;
    assign proc_331_input_sync_blk[2] = 1'b0;
    assign proc_331_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_331[2] = dl_detect_out ? proc_dep_vld_vec_331_reg[2] : (proc_331_data_FIFO_blk[2] | proc_331_data_PIPO_blk[2] | proc_331_start_FIFO_blk[2] | proc_331_TLF_FIFO_blk[2] | proc_331_input_sync_blk[2] | proc_331_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_331_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_331_reg <= proc_dep_vld_vec_331;
        end
    end
    assign in_chan_dep_vld_vec_331[0] = dep_chan_vld_220_331;
    assign in_chan_dep_data_vec_331[351 : 0] = dep_chan_data_220_331;
    assign token_in_vec_331[0] = token_220_331;
    assign in_chan_dep_vld_vec_331[1] = dep_chan_vld_330_331;
    assign in_chan_dep_data_vec_331[703 : 352] = dep_chan_data_330_331;
    assign token_in_vec_331[1] = token_330_331;
    assign in_chan_dep_vld_vec_331[2] = dep_chan_vld_332_331;
    assign in_chan_dep_data_vec_331[1055 : 704] = dep_chan_data_332_331;
    assign token_in_vec_331[2] = token_332_331;
    assign dep_chan_vld_331_330 = out_chan_dep_vld_vec_331[0];
    assign dep_chan_data_331_330 = out_chan_dep_data_331;
    assign token_331_330 = token_out_vec_331[0];
    assign dep_chan_vld_331_332 = out_chan_dep_vld_vec_331[1];
    assign dep_chan_data_331_332 = out_chan_dep_data_331;
    assign token_331_332 = token_out_vec_331[1];
    assign dep_chan_vld_331_220 = out_chan_dep_vld_vec_331[2];
    assign dep_chan_data_331_220 = out_chan_dep_data_331;
    assign token_331_220 = token_out_vec_331[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 332, 3, 3) top_hls_deadlock_detect_unit_332 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_332),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_332),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_332),
        .token_in_vec(token_in_vec_332),
        .dl_detect_in(dl_detect_out),
        .origin(origin[332]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_332),
        .out_chan_dep_data(out_chan_dep_data_332),
        .token_out_vec(token_out_vec_332),
        .dl_detect_out(dl_in_vec[332]));

    assign proc_332_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_2_x1278_blk_n);
    assign proc_332_data_PIPO_blk[0] = 1'b0;
    assign proc_332_start_FIFO_blk[0] = 1'b0;
    assign proc_332_TLF_FIFO_blk[0] = 1'b0;
    assign proc_332_input_sync_blk[0] = 1'b0;
    assign proc_332_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_332[0] = dl_detect_out ? proc_dep_vld_vec_332_reg[0] : (proc_332_data_FIFO_blk[0] | proc_332_data_PIPO_blk[0] | proc_332_start_FIFO_blk[0] | proc_332_TLF_FIFO_blk[0] | proc_332_input_sync_blk[0] | proc_332_output_sync_blk[0]);
    assign proc_332_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_1_x1277_blk_n);
    assign proc_332_data_PIPO_blk[1] = 1'b0;
    assign proc_332_start_FIFO_blk[1] = 1'b0;
    assign proc_332_TLF_FIFO_blk[1] = 1'b0;
    assign proc_332_input_sync_blk[1] = 1'b0;
    assign proc_332_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_332[1] = dl_detect_out ? proc_dep_vld_vec_332_reg[1] : (proc_332_data_FIFO_blk[1] | proc_332_data_PIPO_blk[1] | proc_332_start_FIFO_blk[1] | proc_332_TLF_FIFO_blk[1] | proc_332_input_sync_blk[1] | proc_332_output_sync_blk[1]);
    assign proc_332_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_1_x1_U0.fifo_C_drain_PE_1_6_x1213_blk_n);
    assign proc_332_data_PIPO_blk[2] = 1'b0;
    assign proc_332_start_FIFO_blk[2] = 1'b0;
    assign proc_332_TLF_FIFO_blk[2] = 1'b0;
    assign proc_332_input_sync_blk[2] = 1'b0;
    assign proc_332_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_332[2] = dl_detect_out ? proc_dep_vld_vec_332_reg[2] : (proc_332_data_FIFO_blk[2] | proc_332_data_PIPO_blk[2] | proc_332_start_FIFO_blk[2] | proc_332_TLF_FIFO_blk[2] | proc_332_input_sync_blk[2] | proc_332_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_332_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_332_reg <= proc_dep_vld_vec_332;
        end
    end
    assign in_chan_dep_vld_vec_332[0] = dep_chan_vld_212_332;
    assign in_chan_dep_data_vec_332[351 : 0] = dep_chan_data_212_332;
    assign token_in_vec_332[0] = token_212_332;
    assign in_chan_dep_vld_vec_332[1] = dep_chan_vld_331_332;
    assign in_chan_dep_data_vec_332[703 : 352] = dep_chan_data_331_332;
    assign token_in_vec_332[1] = token_331_332;
    assign in_chan_dep_vld_vec_332[2] = dep_chan_vld_333_332;
    assign in_chan_dep_data_vec_332[1055 : 704] = dep_chan_data_333_332;
    assign token_in_vec_332[2] = token_333_332;
    assign dep_chan_vld_332_331 = out_chan_dep_vld_vec_332[0];
    assign dep_chan_data_332_331 = out_chan_dep_data_332;
    assign token_332_331 = token_out_vec_332[0];
    assign dep_chan_vld_332_333 = out_chan_dep_vld_vec_332[1];
    assign dep_chan_data_332_333 = out_chan_dep_data_332;
    assign token_332_333 = token_out_vec_332[1];
    assign dep_chan_vld_332_212 = out_chan_dep_vld_vec_332[2];
    assign dep_chan_data_332_212 = out_chan_dep_data_332;
    assign token_332_212 = token_out_vec_332[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 333, 3, 3) top_hls_deadlock_detect_unit_333 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_333),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_333),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_333),
        .token_in_vec(token_in_vec_333),
        .dl_detect_in(dl_detect_out),
        .origin(origin[333]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_333),
        .out_chan_dep_data(out_chan_dep_data_333),
        .token_out_vec(token_out_vec_333),
        .dl_detect_out(dl_in_vec[333]));

    assign proc_333_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_1_x1277_blk_n);
    assign proc_333_data_PIPO_blk[0] = 1'b0;
    assign proc_333_start_FIFO_blk[0] = 1'b0;
    assign proc_333_TLF_FIFO_blk[0] = 1'b0;
    assign proc_333_input_sync_blk[0] = 1'b0;
    assign proc_333_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_333[0] = dl_detect_out ? proc_dep_vld_vec_333_reg[0] : (proc_333_data_FIFO_blk[0] | proc_333_data_PIPO_blk[0] | proc_333_start_FIFO_blk[0] | proc_333_TLF_FIFO_blk[0] | proc_333_input_sync_blk[0] | proc_333_output_sync_blk[0]);
    assign proc_333_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_0_x1276_blk_n);
    assign proc_333_data_PIPO_blk[1] = 1'b0;
    assign proc_333_start_FIFO_blk[1] = 1'b0;
    assign proc_333_TLF_FIFO_blk[1] = 1'b0;
    assign proc_333_input_sync_blk[1] = 1'b0;
    assign proc_333_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_333[1] = dl_detect_out ? proc_dep_vld_vec_333_reg[1] : (proc_333_data_FIFO_blk[1] | proc_333_data_PIPO_blk[1] | proc_333_start_FIFO_blk[1] | proc_333_TLF_FIFO_blk[1] | proc_333_input_sync_blk[1] | proc_333_output_sync_blk[1]);
    assign proc_333_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_6_0_x1_U0.fifo_C_drain_PE_0_6_x1212_blk_n);
    assign proc_333_data_PIPO_blk[2] = 1'b0;
    assign proc_333_start_FIFO_blk[2] = 1'b0;
    assign proc_333_TLF_FIFO_blk[2] = 1'b0;
    assign proc_333_input_sync_blk[2] = 1'b0;
    assign proc_333_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_333[2] = dl_detect_out ? proc_dep_vld_vec_333_reg[2] : (proc_333_data_FIFO_blk[2] | proc_333_data_PIPO_blk[2] | proc_333_start_FIFO_blk[2] | proc_333_TLF_FIFO_blk[2] | proc_333_input_sync_blk[2] | proc_333_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_333_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_333_reg <= proc_dep_vld_vec_333;
        end
    end
    assign in_chan_dep_vld_vec_333[0] = dep_chan_vld_204_333;
    assign in_chan_dep_data_vec_333[351 : 0] = dep_chan_data_204_333;
    assign token_in_vec_333[0] = token_204_333;
    assign in_chan_dep_vld_vec_333[1] = dep_chan_vld_332_333;
    assign in_chan_dep_data_vec_333[703 : 352] = dep_chan_data_332_333;
    assign token_in_vec_333[1] = token_332_333;
    assign in_chan_dep_vld_vec_333[2] = dep_chan_vld_343_333;
    assign in_chan_dep_data_vec_333[1055 : 704] = dep_chan_data_343_333;
    assign token_in_vec_333[2] = token_343_333;
    assign dep_chan_vld_333_332 = out_chan_dep_vld_vec_333[0];
    assign dep_chan_data_333_332 = out_chan_dep_data_333;
    assign token_333_332 = token_out_vec_333[0];
    assign dep_chan_vld_333_343 = out_chan_dep_vld_vec_333[1];
    assign dep_chan_data_333_343 = out_chan_dep_data_333;
    assign token_333_343 = token_out_vec_333[1];
    assign dep_chan_vld_333_204 = out_chan_dep_vld_vec_333[2];
    assign dep_chan_data_333_204 = out_chan_dep_data_333;
    assign token_333_204 = token_out_vec_333[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_7_x1_U0
    top_hls_deadlock_detect_unit #(352, 334, 2, 2) top_hls_deadlock_detect_unit_334 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_334),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_334),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_334),
        .token_in_vec(token_in_vec_334),
        .dl_detect_in(dl_detect_out),
        .origin(origin[334]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_334),
        .out_chan_dep_data(out_chan_dep_data_334),
        .token_out_vec(token_out_vec_334),
        .dl_detect_out(dl_in_vec[334]));

    assign proc_334_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_7_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_7_x1291_blk_n);
    assign proc_334_data_PIPO_blk[0] = 1'b0;
    assign proc_334_start_FIFO_blk[0] = 1'b0;
    assign proc_334_TLF_FIFO_blk[0] = 1'b0;
    assign proc_334_input_sync_blk[0] = 1'b0;
    assign proc_334_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_334[0] = dl_detect_out ? proc_dep_vld_vec_334_reg[0] : (proc_334_data_FIFO_blk[0] | proc_334_data_PIPO_blk[0] | proc_334_start_FIFO_blk[0] | proc_334_TLF_FIFO_blk[0] | proc_334_input_sync_blk[0] | proc_334_output_sync_blk[0]);
    assign proc_334_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_boundary_wrapper_7_x1_U0.fifo_C_drain_PE_7_7_x1227_blk_n);
    assign proc_334_data_PIPO_blk[1] = 1'b0;
    assign proc_334_start_FIFO_blk[1] = 1'b0;
    assign proc_334_TLF_FIFO_blk[1] = 1'b0;
    assign proc_334_input_sync_blk[1] = 1'b0;
    assign proc_334_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_334[1] = dl_detect_out ? proc_dep_vld_vec_334_reg[1] : (proc_334_data_FIFO_blk[1] | proc_334_data_PIPO_blk[1] | proc_334_start_FIFO_blk[1] | proc_334_TLF_FIFO_blk[1] | proc_334_input_sync_blk[1] | proc_334_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_334_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_334_reg <= proc_dep_vld_vec_334;
        end
    end
    assign in_chan_dep_vld_vec_334[0] = dep_chan_vld_261_334;
    assign in_chan_dep_data_vec_334[351 : 0] = dep_chan_data_261_334;
    assign token_in_vec_334[0] = token_261_334;
    assign in_chan_dep_vld_vec_334[1] = dep_chan_vld_335_334;
    assign in_chan_dep_data_vec_334[703 : 352] = dep_chan_data_335_334;
    assign token_in_vec_334[1] = token_335_334;
    assign dep_chan_vld_334_335 = out_chan_dep_vld_vec_334[0];
    assign dep_chan_data_334_335 = out_chan_dep_data_334;
    assign token_334_335 = token_out_vec_334[0];
    assign dep_chan_vld_334_261 = out_chan_dep_vld_vec_334[1];
    assign dep_chan_data_334_261 = out_chan_dep_data_334;
    assign token_334_261 = token_out_vec_334[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 335, 3, 3) top_hls_deadlock_detect_unit_335 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_335),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_335),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_335),
        .token_in_vec(token_in_vec_335),
        .dl_detect_in(dl_detect_out),
        .origin(origin[335]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_335),
        .out_chan_dep_data(out_chan_dep_data_335),
        .token_out_vec(token_out_vec_335),
        .dl_detect_out(dl_in_vec[335]));

    assign proc_335_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_7_x1291_blk_n);
    assign proc_335_data_PIPO_blk[0] = 1'b0;
    assign proc_335_start_FIFO_blk[0] = 1'b0;
    assign proc_335_TLF_FIFO_blk[0] = 1'b0;
    assign proc_335_input_sync_blk[0] = 1'b0;
    assign proc_335_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_335[0] = dl_detect_out ? proc_dep_vld_vec_335_reg[0] : (proc_335_data_FIFO_blk[0] | proc_335_data_PIPO_blk[0] | proc_335_start_FIFO_blk[0] | proc_335_TLF_FIFO_blk[0] | proc_335_input_sync_blk[0] | proc_335_output_sync_blk[0]);
    assign proc_335_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_6_x1290_blk_n);
    assign proc_335_data_PIPO_blk[1] = 1'b0;
    assign proc_335_start_FIFO_blk[1] = 1'b0;
    assign proc_335_TLF_FIFO_blk[1] = 1'b0;
    assign proc_335_input_sync_blk[1] = 1'b0;
    assign proc_335_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_335[1] = dl_detect_out ? proc_dep_vld_vec_335_reg[1] : (proc_335_data_FIFO_blk[1] | proc_335_data_PIPO_blk[1] | proc_335_start_FIFO_blk[1] | proc_335_TLF_FIFO_blk[1] | proc_335_input_sync_blk[1] | proc_335_output_sync_blk[1]);
    assign proc_335_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_6_x1_U0.fifo_C_drain_PE_6_7_x1226_blk_n);
    assign proc_335_data_PIPO_blk[2] = 1'b0;
    assign proc_335_start_FIFO_blk[2] = 1'b0;
    assign proc_335_TLF_FIFO_blk[2] = 1'b0;
    assign proc_335_input_sync_blk[2] = 1'b0;
    assign proc_335_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_335[2] = dl_detect_out ? proc_dep_vld_vec_335_reg[2] : (proc_335_data_FIFO_blk[2] | proc_335_data_PIPO_blk[2] | proc_335_start_FIFO_blk[2] | proc_335_TLF_FIFO_blk[2] | proc_335_input_sync_blk[2] | proc_335_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_335_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_335_reg <= proc_dep_vld_vec_335;
        end
    end
    assign in_chan_dep_vld_vec_335[0] = dep_chan_vld_253_335;
    assign in_chan_dep_data_vec_335[351 : 0] = dep_chan_data_253_335;
    assign token_in_vec_335[0] = token_253_335;
    assign in_chan_dep_vld_vec_335[1] = dep_chan_vld_334_335;
    assign in_chan_dep_data_vec_335[703 : 352] = dep_chan_data_334_335;
    assign token_in_vec_335[1] = token_334_335;
    assign in_chan_dep_vld_vec_335[2] = dep_chan_vld_336_335;
    assign in_chan_dep_data_vec_335[1055 : 704] = dep_chan_data_336_335;
    assign token_in_vec_335[2] = token_336_335;
    assign dep_chan_vld_335_334 = out_chan_dep_vld_vec_335[0];
    assign dep_chan_data_335_334 = out_chan_dep_data_335;
    assign token_335_334 = token_out_vec_335[0];
    assign dep_chan_vld_335_336 = out_chan_dep_vld_vec_335[1];
    assign dep_chan_data_335_336 = out_chan_dep_data_335;
    assign token_335_336 = token_out_vec_335[1];
    assign dep_chan_vld_335_253 = out_chan_dep_vld_vec_335[2];
    assign dep_chan_data_335_253 = out_chan_dep_data_335;
    assign token_335_253 = token_out_vec_335[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 336, 3, 3) top_hls_deadlock_detect_unit_336 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_336),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_336),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_336),
        .token_in_vec(token_in_vec_336),
        .dl_detect_in(dl_detect_out),
        .origin(origin[336]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_336),
        .out_chan_dep_data(out_chan_dep_data_336),
        .token_out_vec(token_out_vec_336),
        .dl_detect_out(dl_in_vec[336]));

    assign proc_336_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_6_x1290_blk_n);
    assign proc_336_data_PIPO_blk[0] = 1'b0;
    assign proc_336_start_FIFO_blk[0] = 1'b0;
    assign proc_336_TLF_FIFO_blk[0] = 1'b0;
    assign proc_336_input_sync_blk[0] = 1'b0;
    assign proc_336_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_336[0] = dl_detect_out ? proc_dep_vld_vec_336_reg[0] : (proc_336_data_FIFO_blk[0] | proc_336_data_PIPO_blk[0] | proc_336_start_FIFO_blk[0] | proc_336_TLF_FIFO_blk[0] | proc_336_input_sync_blk[0] | proc_336_output_sync_blk[0]);
    assign proc_336_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_5_x1289_blk_n);
    assign proc_336_data_PIPO_blk[1] = 1'b0;
    assign proc_336_start_FIFO_blk[1] = 1'b0;
    assign proc_336_TLF_FIFO_blk[1] = 1'b0;
    assign proc_336_input_sync_blk[1] = 1'b0;
    assign proc_336_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_336[1] = dl_detect_out ? proc_dep_vld_vec_336_reg[1] : (proc_336_data_FIFO_blk[1] | proc_336_data_PIPO_blk[1] | proc_336_start_FIFO_blk[1] | proc_336_TLF_FIFO_blk[1] | proc_336_input_sync_blk[1] | proc_336_output_sync_blk[1]);
    assign proc_336_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_5_x1_U0.fifo_C_drain_PE_5_7_x1225_blk_n);
    assign proc_336_data_PIPO_blk[2] = 1'b0;
    assign proc_336_start_FIFO_blk[2] = 1'b0;
    assign proc_336_TLF_FIFO_blk[2] = 1'b0;
    assign proc_336_input_sync_blk[2] = 1'b0;
    assign proc_336_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_336[2] = dl_detect_out ? proc_dep_vld_vec_336_reg[2] : (proc_336_data_FIFO_blk[2] | proc_336_data_PIPO_blk[2] | proc_336_start_FIFO_blk[2] | proc_336_TLF_FIFO_blk[2] | proc_336_input_sync_blk[2] | proc_336_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_336_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_336_reg <= proc_dep_vld_vec_336;
        end
    end
    assign in_chan_dep_vld_vec_336[0] = dep_chan_vld_245_336;
    assign in_chan_dep_data_vec_336[351 : 0] = dep_chan_data_245_336;
    assign token_in_vec_336[0] = token_245_336;
    assign in_chan_dep_vld_vec_336[1] = dep_chan_vld_335_336;
    assign in_chan_dep_data_vec_336[703 : 352] = dep_chan_data_335_336;
    assign token_in_vec_336[1] = token_335_336;
    assign in_chan_dep_vld_vec_336[2] = dep_chan_vld_337_336;
    assign in_chan_dep_data_vec_336[1055 : 704] = dep_chan_data_337_336;
    assign token_in_vec_336[2] = token_337_336;
    assign dep_chan_vld_336_335 = out_chan_dep_vld_vec_336[0];
    assign dep_chan_data_336_335 = out_chan_dep_data_336;
    assign token_336_335 = token_out_vec_336[0];
    assign dep_chan_vld_336_337 = out_chan_dep_vld_vec_336[1];
    assign dep_chan_data_336_337 = out_chan_dep_data_336;
    assign token_336_337 = token_out_vec_336[1];
    assign dep_chan_vld_336_245 = out_chan_dep_vld_vec_336[2];
    assign dep_chan_data_336_245 = out_chan_dep_data_336;
    assign token_336_245 = token_out_vec_336[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 337, 3, 3) top_hls_deadlock_detect_unit_337 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_337),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_337),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_337),
        .token_in_vec(token_in_vec_337),
        .dl_detect_in(dl_detect_out),
        .origin(origin[337]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_337),
        .out_chan_dep_data(out_chan_dep_data_337),
        .token_out_vec(token_out_vec_337),
        .dl_detect_out(dl_in_vec[337]));

    assign proc_337_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_5_x1289_blk_n);
    assign proc_337_data_PIPO_blk[0] = 1'b0;
    assign proc_337_start_FIFO_blk[0] = 1'b0;
    assign proc_337_TLF_FIFO_blk[0] = 1'b0;
    assign proc_337_input_sync_blk[0] = 1'b0;
    assign proc_337_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_337[0] = dl_detect_out ? proc_dep_vld_vec_337_reg[0] : (proc_337_data_FIFO_blk[0] | proc_337_data_PIPO_blk[0] | proc_337_start_FIFO_blk[0] | proc_337_TLF_FIFO_blk[0] | proc_337_input_sync_blk[0] | proc_337_output_sync_blk[0]);
    assign proc_337_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_4_x1288_blk_n);
    assign proc_337_data_PIPO_blk[1] = 1'b0;
    assign proc_337_start_FIFO_blk[1] = 1'b0;
    assign proc_337_TLF_FIFO_blk[1] = 1'b0;
    assign proc_337_input_sync_blk[1] = 1'b0;
    assign proc_337_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_337[1] = dl_detect_out ? proc_dep_vld_vec_337_reg[1] : (proc_337_data_FIFO_blk[1] | proc_337_data_PIPO_blk[1] | proc_337_start_FIFO_blk[1] | proc_337_TLF_FIFO_blk[1] | proc_337_input_sync_blk[1] | proc_337_output_sync_blk[1]);
    assign proc_337_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_4_x1_U0.fifo_C_drain_PE_4_7_x1224_blk_n);
    assign proc_337_data_PIPO_blk[2] = 1'b0;
    assign proc_337_start_FIFO_blk[2] = 1'b0;
    assign proc_337_TLF_FIFO_blk[2] = 1'b0;
    assign proc_337_input_sync_blk[2] = 1'b0;
    assign proc_337_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_337[2] = dl_detect_out ? proc_dep_vld_vec_337_reg[2] : (proc_337_data_FIFO_blk[2] | proc_337_data_PIPO_blk[2] | proc_337_start_FIFO_blk[2] | proc_337_TLF_FIFO_blk[2] | proc_337_input_sync_blk[2] | proc_337_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_337_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_337_reg <= proc_dep_vld_vec_337;
        end
    end
    assign in_chan_dep_vld_vec_337[0] = dep_chan_vld_237_337;
    assign in_chan_dep_data_vec_337[351 : 0] = dep_chan_data_237_337;
    assign token_in_vec_337[0] = token_237_337;
    assign in_chan_dep_vld_vec_337[1] = dep_chan_vld_336_337;
    assign in_chan_dep_data_vec_337[703 : 352] = dep_chan_data_336_337;
    assign token_in_vec_337[1] = token_336_337;
    assign in_chan_dep_vld_vec_337[2] = dep_chan_vld_338_337;
    assign in_chan_dep_data_vec_337[1055 : 704] = dep_chan_data_338_337;
    assign token_in_vec_337[2] = token_338_337;
    assign dep_chan_vld_337_336 = out_chan_dep_vld_vec_337[0];
    assign dep_chan_data_337_336 = out_chan_dep_data_337;
    assign token_337_336 = token_out_vec_337[0];
    assign dep_chan_vld_337_338 = out_chan_dep_vld_vec_337[1];
    assign dep_chan_data_337_338 = out_chan_dep_data_337;
    assign token_337_338 = token_out_vec_337[1];
    assign dep_chan_vld_337_237 = out_chan_dep_vld_vec_337[2];
    assign dep_chan_data_337_237 = out_chan_dep_data_337;
    assign token_337_237 = token_out_vec_337[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 338, 3, 3) top_hls_deadlock_detect_unit_338 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_338),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_338),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_338),
        .token_in_vec(token_in_vec_338),
        .dl_detect_in(dl_detect_out),
        .origin(origin[338]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_338),
        .out_chan_dep_data(out_chan_dep_data_338),
        .token_out_vec(token_out_vec_338),
        .dl_detect_out(dl_in_vec[338]));

    assign proc_338_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_4_x1288_blk_n);
    assign proc_338_data_PIPO_blk[0] = 1'b0;
    assign proc_338_start_FIFO_blk[0] = 1'b0;
    assign proc_338_TLF_FIFO_blk[0] = 1'b0;
    assign proc_338_input_sync_blk[0] = 1'b0;
    assign proc_338_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_338[0] = dl_detect_out ? proc_dep_vld_vec_338_reg[0] : (proc_338_data_FIFO_blk[0] | proc_338_data_PIPO_blk[0] | proc_338_start_FIFO_blk[0] | proc_338_TLF_FIFO_blk[0] | proc_338_input_sync_blk[0] | proc_338_output_sync_blk[0]);
    assign proc_338_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_3_x1287_blk_n);
    assign proc_338_data_PIPO_blk[1] = 1'b0;
    assign proc_338_start_FIFO_blk[1] = 1'b0;
    assign proc_338_TLF_FIFO_blk[1] = 1'b0;
    assign proc_338_input_sync_blk[1] = 1'b0;
    assign proc_338_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_338[1] = dl_detect_out ? proc_dep_vld_vec_338_reg[1] : (proc_338_data_FIFO_blk[1] | proc_338_data_PIPO_blk[1] | proc_338_start_FIFO_blk[1] | proc_338_TLF_FIFO_blk[1] | proc_338_input_sync_blk[1] | proc_338_output_sync_blk[1]);
    assign proc_338_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_3_x1_U0.fifo_C_drain_PE_3_7_x1223_blk_n);
    assign proc_338_data_PIPO_blk[2] = 1'b0;
    assign proc_338_start_FIFO_blk[2] = 1'b0;
    assign proc_338_TLF_FIFO_blk[2] = 1'b0;
    assign proc_338_input_sync_blk[2] = 1'b0;
    assign proc_338_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_338[2] = dl_detect_out ? proc_dep_vld_vec_338_reg[2] : (proc_338_data_FIFO_blk[2] | proc_338_data_PIPO_blk[2] | proc_338_start_FIFO_blk[2] | proc_338_TLF_FIFO_blk[2] | proc_338_input_sync_blk[2] | proc_338_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_338_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_338_reg <= proc_dep_vld_vec_338;
        end
    end
    assign in_chan_dep_vld_vec_338[0] = dep_chan_vld_229_338;
    assign in_chan_dep_data_vec_338[351 : 0] = dep_chan_data_229_338;
    assign token_in_vec_338[0] = token_229_338;
    assign in_chan_dep_vld_vec_338[1] = dep_chan_vld_337_338;
    assign in_chan_dep_data_vec_338[703 : 352] = dep_chan_data_337_338;
    assign token_in_vec_338[1] = token_337_338;
    assign in_chan_dep_vld_vec_338[2] = dep_chan_vld_339_338;
    assign in_chan_dep_data_vec_338[1055 : 704] = dep_chan_data_339_338;
    assign token_in_vec_338[2] = token_339_338;
    assign dep_chan_vld_338_337 = out_chan_dep_vld_vec_338[0];
    assign dep_chan_data_338_337 = out_chan_dep_data_338;
    assign token_338_337 = token_out_vec_338[0];
    assign dep_chan_vld_338_339 = out_chan_dep_vld_vec_338[1];
    assign dep_chan_data_338_339 = out_chan_dep_data_338;
    assign token_338_339 = token_out_vec_338[1];
    assign dep_chan_vld_338_229 = out_chan_dep_vld_vec_338[2];
    assign dep_chan_data_338_229 = out_chan_dep_data_338;
    assign token_338_229 = token_out_vec_338[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 339, 3, 3) top_hls_deadlock_detect_unit_339 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_339),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_339),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_339),
        .token_in_vec(token_in_vec_339),
        .dl_detect_in(dl_detect_out),
        .origin(origin[339]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_339),
        .out_chan_dep_data(out_chan_dep_data_339),
        .token_out_vec(token_out_vec_339),
        .dl_detect_out(dl_in_vec[339]));

    assign proc_339_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_3_x1287_blk_n);
    assign proc_339_data_PIPO_blk[0] = 1'b0;
    assign proc_339_start_FIFO_blk[0] = 1'b0;
    assign proc_339_TLF_FIFO_blk[0] = 1'b0;
    assign proc_339_input_sync_blk[0] = 1'b0;
    assign proc_339_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_339[0] = dl_detect_out ? proc_dep_vld_vec_339_reg[0] : (proc_339_data_FIFO_blk[0] | proc_339_data_PIPO_blk[0] | proc_339_start_FIFO_blk[0] | proc_339_TLF_FIFO_blk[0] | proc_339_input_sync_blk[0] | proc_339_output_sync_blk[0]);
    assign proc_339_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_2_x1286_blk_n);
    assign proc_339_data_PIPO_blk[1] = 1'b0;
    assign proc_339_start_FIFO_blk[1] = 1'b0;
    assign proc_339_TLF_FIFO_blk[1] = 1'b0;
    assign proc_339_input_sync_blk[1] = 1'b0;
    assign proc_339_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_339[1] = dl_detect_out ? proc_dep_vld_vec_339_reg[1] : (proc_339_data_FIFO_blk[1] | proc_339_data_PIPO_blk[1] | proc_339_start_FIFO_blk[1] | proc_339_TLF_FIFO_blk[1] | proc_339_input_sync_blk[1] | proc_339_output_sync_blk[1]);
    assign proc_339_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_2_x1_U0.fifo_C_drain_PE_2_7_x1222_blk_n);
    assign proc_339_data_PIPO_blk[2] = 1'b0;
    assign proc_339_start_FIFO_blk[2] = 1'b0;
    assign proc_339_TLF_FIFO_blk[2] = 1'b0;
    assign proc_339_input_sync_blk[2] = 1'b0;
    assign proc_339_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_339[2] = dl_detect_out ? proc_dep_vld_vec_339_reg[2] : (proc_339_data_FIFO_blk[2] | proc_339_data_PIPO_blk[2] | proc_339_start_FIFO_blk[2] | proc_339_TLF_FIFO_blk[2] | proc_339_input_sync_blk[2] | proc_339_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_339_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_339_reg <= proc_dep_vld_vec_339;
        end
    end
    assign in_chan_dep_vld_vec_339[0] = dep_chan_vld_221_339;
    assign in_chan_dep_data_vec_339[351 : 0] = dep_chan_data_221_339;
    assign token_in_vec_339[0] = token_221_339;
    assign in_chan_dep_vld_vec_339[1] = dep_chan_vld_338_339;
    assign in_chan_dep_data_vec_339[703 : 352] = dep_chan_data_338_339;
    assign token_in_vec_339[1] = token_338_339;
    assign in_chan_dep_vld_vec_339[2] = dep_chan_vld_340_339;
    assign in_chan_dep_data_vec_339[1055 : 704] = dep_chan_data_340_339;
    assign token_in_vec_339[2] = token_340_339;
    assign dep_chan_vld_339_338 = out_chan_dep_vld_vec_339[0];
    assign dep_chan_data_339_338 = out_chan_dep_data_339;
    assign token_339_338 = token_out_vec_339[0];
    assign dep_chan_vld_339_340 = out_chan_dep_vld_vec_339[1];
    assign dep_chan_data_339_340 = out_chan_dep_data_339;
    assign token_339_340 = token_out_vec_339[1];
    assign dep_chan_vld_339_221 = out_chan_dep_vld_vec_339[2];
    assign dep_chan_data_339_221 = out_chan_dep_data_339;
    assign token_339_221 = token_out_vec_339[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 340, 3, 3) top_hls_deadlock_detect_unit_340 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_340),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_340),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_340),
        .token_in_vec(token_in_vec_340),
        .dl_detect_in(dl_detect_out),
        .origin(origin[340]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_340),
        .out_chan_dep_data(out_chan_dep_data_340),
        .token_out_vec(token_out_vec_340),
        .dl_detect_out(dl_in_vec[340]));

    assign proc_340_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_2_x1286_blk_n);
    assign proc_340_data_PIPO_blk[0] = 1'b0;
    assign proc_340_start_FIFO_blk[0] = 1'b0;
    assign proc_340_TLF_FIFO_blk[0] = 1'b0;
    assign proc_340_input_sync_blk[0] = 1'b0;
    assign proc_340_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_340[0] = dl_detect_out ? proc_dep_vld_vec_340_reg[0] : (proc_340_data_FIFO_blk[0] | proc_340_data_PIPO_blk[0] | proc_340_start_FIFO_blk[0] | proc_340_TLF_FIFO_blk[0] | proc_340_input_sync_blk[0] | proc_340_output_sync_blk[0]);
    assign proc_340_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_1_x1285_blk_n);
    assign proc_340_data_PIPO_blk[1] = 1'b0;
    assign proc_340_start_FIFO_blk[1] = 1'b0;
    assign proc_340_TLF_FIFO_blk[1] = 1'b0;
    assign proc_340_input_sync_blk[1] = 1'b0;
    assign proc_340_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_340[1] = dl_detect_out ? proc_dep_vld_vec_340_reg[1] : (proc_340_data_FIFO_blk[1] | proc_340_data_PIPO_blk[1] | proc_340_start_FIFO_blk[1] | proc_340_TLF_FIFO_blk[1] | proc_340_input_sync_blk[1] | proc_340_output_sync_blk[1]);
    assign proc_340_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_1_x1_U0.fifo_C_drain_PE_1_7_x1221_blk_n);
    assign proc_340_data_PIPO_blk[2] = 1'b0;
    assign proc_340_start_FIFO_blk[2] = 1'b0;
    assign proc_340_TLF_FIFO_blk[2] = 1'b0;
    assign proc_340_input_sync_blk[2] = 1'b0;
    assign proc_340_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_340[2] = dl_detect_out ? proc_dep_vld_vec_340_reg[2] : (proc_340_data_FIFO_blk[2] | proc_340_data_PIPO_blk[2] | proc_340_start_FIFO_blk[2] | proc_340_TLF_FIFO_blk[2] | proc_340_input_sync_blk[2] | proc_340_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_340_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_340_reg <= proc_dep_vld_vec_340;
        end
    end
    assign in_chan_dep_vld_vec_340[0] = dep_chan_vld_213_340;
    assign in_chan_dep_data_vec_340[351 : 0] = dep_chan_data_213_340;
    assign token_in_vec_340[0] = token_213_340;
    assign in_chan_dep_vld_vec_340[1] = dep_chan_vld_339_340;
    assign in_chan_dep_data_vec_340[703 : 352] = dep_chan_data_339_340;
    assign token_in_vec_340[1] = token_339_340;
    assign in_chan_dep_vld_vec_340[2] = dep_chan_vld_341_340;
    assign in_chan_dep_data_vec_340[1055 : 704] = dep_chan_data_341_340;
    assign token_in_vec_340[2] = token_341_340;
    assign dep_chan_vld_340_339 = out_chan_dep_vld_vec_340[0];
    assign dep_chan_data_340_339 = out_chan_dep_data_340;
    assign token_340_339 = token_out_vec_340[0];
    assign dep_chan_vld_340_341 = out_chan_dep_vld_vec_340[1];
    assign dep_chan_data_340_341 = out_chan_dep_data_340;
    assign token_340_341 = token_out_vec_340[1];
    assign dep_chan_vld_340_213 = out_chan_dep_vld_vec_340[2];
    assign dep_chan_data_340_213 = out_chan_dep_data_340;
    assign token_340_213 = token_out_vec_340[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 341, 3, 3) top_hls_deadlock_detect_unit_341 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_341),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_341),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_341),
        .token_in_vec(token_in_vec_341),
        .dl_detect_in(dl_detect_out),
        .origin(origin[341]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_341),
        .out_chan_dep_data(out_chan_dep_data_341),
        .token_out_vec(token_out_vec_341),
        .dl_detect_out(dl_in_vec[341]));

    assign proc_341_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_1_x1285_blk_n);
    assign proc_341_data_PIPO_blk[0] = 1'b0;
    assign proc_341_start_FIFO_blk[0] = 1'b0;
    assign proc_341_TLF_FIFO_blk[0] = 1'b0;
    assign proc_341_input_sync_blk[0] = 1'b0;
    assign proc_341_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_341[0] = dl_detect_out ? proc_dep_vld_vec_341_reg[0] : (proc_341_data_FIFO_blk[0] | proc_341_data_PIPO_blk[0] | proc_341_start_FIFO_blk[0] | proc_341_TLF_FIFO_blk[0] | proc_341_input_sync_blk[0] | proc_341_output_sync_blk[0]);
    assign proc_341_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_0_x1284_blk_n);
    assign proc_341_data_PIPO_blk[1] = 1'b0;
    assign proc_341_start_FIFO_blk[1] = 1'b0;
    assign proc_341_TLF_FIFO_blk[1] = 1'b0;
    assign proc_341_input_sync_blk[1] = 1'b0;
    assign proc_341_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_341[1] = dl_detect_out ? proc_dep_vld_vec_341_reg[1] : (proc_341_data_FIFO_blk[1] | proc_341_data_PIPO_blk[1] | proc_341_start_FIFO_blk[1] | proc_341_TLF_FIFO_blk[1] | proc_341_input_sync_blk[1] | proc_341_output_sync_blk[1]);
    assign proc_341_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L1_out_wrapper_7_0_x1_U0.fifo_C_drain_PE_0_7_x1220_blk_n);
    assign proc_341_data_PIPO_blk[2] = 1'b0;
    assign proc_341_start_FIFO_blk[2] = 1'b0;
    assign proc_341_TLF_FIFO_blk[2] = 1'b0;
    assign proc_341_input_sync_blk[2] = 1'b0;
    assign proc_341_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_341[2] = dl_detect_out ? proc_dep_vld_vec_341_reg[2] : (proc_341_data_FIFO_blk[2] | proc_341_data_PIPO_blk[2] | proc_341_start_FIFO_blk[2] | proc_341_TLF_FIFO_blk[2] | proc_341_input_sync_blk[2] | proc_341_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_341_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_341_reg <= proc_dep_vld_vec_341;
        end
    end
    assign in_chan_dep_vld_vec_341[0] = dep_chan_vld_205_341;
    assign in_chan_dep_data_vec_341[351 : 0] = dep_chan_data_205_341;
    assign token_in_vec_341[0] = token_205_341;
    assign in_chan_dep_vld_vec_341[1] = dep_chan_vld_340_341;
    assign in_chan_dep_data_vec_341[703 : 352] = dep_chan_data_340_341;
    assign token_in_vec_341[1] = token_340_341;
    assign in_chan_dep_vld_vec_341[2] = dep_chan_vld_342_341;
    assign in_chan_dep_data_vec_341[1055 : 704] = dep_chan_data_342_341;
    assign token_in_vec_341[2] = token_342_341;
    assign dep_chan_vld_341_340 = out_chan_dep_vld_vec_341[0];
    assign dep_chan_data_341_340 = out_chan_dep_data_341;
    assign token_341_340 = token_out_vec_341[0];
    assign dep_chan_vld_341_342 = out_chan_dep_vld_vec_341[1];
    assign dep_chan_data_341_342 = out_chan_dep_data_341;
    assign token_341_342 = token_out_vec_341[1];
    assign dep_chan_vld_341_205 = out_chan_dep_vld_vec_341[2];
    assign dep_chan_data_341_205 = out_chan_dep_data_341;
    assign token_341_205 = token_out_vec_341[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L2_out_boundary_x1_U0
    top_hls_deadlock_detect_unit #(352, 342, 2, 2) top_hls_deadlock_detect_unit_342 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_342),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_342),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_342),
        .token_in_vec(token_in_vec_342),
        .dl_detect_in(dl_detect_out),
        .origin(origin[342]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_342),
        .out_chan_dep_data(out_chan_dep_data_342),
        .token_out_vec(token_out_vec_342),
        .dl_detect_out(dl_in_vec[342]));

    assign proc_342_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_boundary_x1_U0.fifo_C_drain_C_drain_IO_L2_out_7_x1299_blk_n);
    assign proc_342_data_PIPO_blk[0] = 1'b0;
    assign proc_342_start_FIFO_blk[0] = 1'b0;
    assign proc_342_TLF_FIFO_blk[0] = 1'b0;
    assign proc_342_input_sync_blk[0] = 1'b0;
    assign proc_342_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_342[0] = dl_detect_out ? proc_dep_vld_vec_342_reg[0] : (proc_342_data_FIFO_blk[0] | proc_342_data_PIPO_blk[0] | proc_342_start_FIFO_blk[0] | proc_342_TLF_FIFO_blk[0] | proc_342_input_sync_blk[0] | proc_342_output_sync_blk[0]);
    assign proc_342_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_boundary_x1_U0.fifo_C_drain_C_drain_IO_L1_out_7_0_x1284_blk_n);
    assign proc_342_data_PIPO_blk[1] = 1'b0;
    assign proc_342_start_FIFO_blk[1] = 1'b0;
    assign proc_342_TLF_FIFO_blk[1] = 1'b0;
    assign proc_342_input_sync_blk[1] = 1'b0;
    assign proc_342_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_342[1] = dl_detect_out ? proc_dep_vld_vec_342_reg[1] : (proc_342_data_FIFO_blk[1] | proc_342_data_PIPO_blk[1] | proc_342_start_FIFO_blk[1] | proc_342_TLF_FIFO_blk[1] | proc_342_input_sync_blk[1] | proc_342_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_342_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_342_reg <= proc_dep_vld_vec_342;
        end
    end
    assign in_chan_dep_vld_vec_342[0] = dep_chan_vld_341_342;
    assign in_chan_dep_data_vec_342[351 : 0] = dep_chan_data_341_342;
    assign token_in_vec_342[0] = token_341_342;
    assign in_chan_dep_vld_vec_342[1] = dep_chan_vld_343_342;
    assign in_chan_dep_data_vec_342[703 : 352] = dep_chan_data_343_342;
    assign token_in_vec_342[1] = token_343_342;
    assign dep_chan_vld_342_343 = out_chan_dep_vld_vec_342[0];
    assign dep_chan_data_342_343 = out_chan_dep_data_342;
    assign token_342_343 = token_out_vec_342[0];
    assign dep_chan_vld_342_341 = out_chan_dep_vld_vec_342[1];
    assign dep_chan_data_342_341 = out_chan_dep_data_342;
    assign token_342_341 = token_out_vec_342[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L2_out_6_x1_U0
    top_hls_deadlock_detect_unit #(352, 343, 3, 3) top_hls_deadlock_detect_unit_343 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_343),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_343),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_343),
        .token_in_vec(token_in_vec_343),
        .dl_detect_in(dl_detect_out),
        .origin(origin[343]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_343),
        .out_chan_dep_data(out_chan_dep_data_343),
        .token_out_vec(token_out_vec_343),
        .dl_detect_out(dl_in_vec[343]));

    assign proc_343_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_6_x1_U0.fifo_C_drain_C_drain_IO_L2_out_7_x1299_blk_n);
    assign proc_343_data_PIPO_blk[0] = 1'b0;
    assign proc_343_start_FIFO_blk[0] = 1'b0;
    assign proc_343_TLF_FIFO_blk[0] = 1'b0;
    assign proc_343_input_sync_blk[0] = 1'b0;
    assign proc_343_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_343[0] = dl_detect_out ? proc_dep_vld_vec_343_reg[0] : (proc_343_data_FIFO_blk[0] | proc_343_data_PIPO_blk[0] | proc_343_start_FIFO_blk[0] | proc_343_TLF_FIFO_blk[0] | proc_343_input_sync_blk[0] | proc_343_output_sync_blk[0]);
    assign proc_343_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_6_x1_U0.fifo_C_drain_C_drain_IO_L2_out_6_x1298_blk_n);
    assign proc_343_data_PIPO_blk[1] = 1'b0;
    assign proc_343_start_FIFO_blk[1] = 1'b0;
    assign proc_343_TLF_FIFO_blk[1] = 1'b0;
    assign proc_343_input_sync_blk[1] = 1'b0;
    assign proc_343_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_343[1] = dl_detect_out ? proc_dep_vld_vec_343_reg[1] : (proc_343_data_FIFO_blk[1] | proc_343_data_PIPO_blk[1] | proc_343_start_FIFO_blk[1] | proc_343_TLF_FIFO_blk[1] | proc_343_input_sync_blk[1] | proc_343_output_sync_blk[1]);
    assign proc_343_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_6_0_x1276_blk_n);
    assign proc_343_data_PIPO_blk[2] = 1'b0;
    assign proc_343_start_FIFO_blk[2] = 1'b0;
    assign proc_343_TLF_FIFO_blk[2] = 1'b0;
    assign proc_343_input_sync_blk[2] = 1'b0;
    assign proc_343_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_343[2] = dl_detect_out ? proc_dep_vld_vec_343_reg[2] : (proc_343_data_FIFO_blk[2] | proc_343_data_PIPO_blk[2] | proc_343_start_FIFO_blk[2] | proc_343_TLF_FIFO_blk[2] | proc_343_input_sync_blk[2] | proc_343_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_343_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_343_reg <= proc_dep_vld_vec_343;
        end
    end
    assign in_chan_dep_vld_vec_343[0] = dep_chan_vld_333_343;
    assign in_chan_dep_data_vec_343[351 : 0] = dep_chan_data_333_343;
    assign token_in_vec_343[0] = token_333_343;
    assign in_chan_dep_vld_vec_343[1] = dep_chan_vld_342_343;
    assign in_chan_dep_data_vec_343[703 : 352] = dep_chan_data_342_343;
    assign token_in_vec_343[1] = token_342_343;
    assign in_chan_dep_vld_vec_343[2] = dep_chan_vld_344_343;
    assign in_chan_dep_data_vec_343[1055 : 704] = dep_chan_data_344_343;
    assign token_in_vec_343[2] = token_344_343;
    assign dep_chan_vld_343_342 = out_chan_dep_vld_vec_343[0];
    assign dep_chan_data_343_342 = out_chan_dep_data_343;
    assign token_343_342 = token_out_vec_343[0];
    assign dep_chan_vld_343_344 = out_chan_dep_vld_vec_343[1];
    assign dep_chan_data_343_344 = out_chan_dep_data_343;
    assign token_343_344 = token_out_vec_343[1];
    assign dep_chan_vld_343_333 = out_chan_dep_vld_vec_343[2];
    assign dep_chan_data_343_333 = out_chan_dep_data_343;
    assign token_343_333 = token_out_vec_343[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L2_out_5_x1_U0
    top_hls_deadlock_detect_unit #(352, 344, 3, 3) top_hls_deadlock_detect_unit_344 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_344),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_344),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_344),
        .token_in_vec(token_in_vec_344),
        .dl_detect_in(dl_detect_out),
        .origin(origin[344]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_344),
        .out_chan_dep_data(out_chan_dep_data_344),
        .token_out_vec(token_out_vec_344),
        .dl_detect_out(dl_in_vec[344]));

    assign proc_344_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_5_x1_U0.fifo_C_drain_C_drain_IO_L2_out_6_x1298_blk_n);
    assign proc_344_data_PIPO_blk[0] = 1'b0;
    assign proc_344_start_FIFO_blk[0] = 1'b0;
    assign proc_344_TLF_FIFO_blk[0] = 1'b0;
    assign proc_344_input_sync_blk[0] = 1'b0;
    assign proc_344_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_344[0] = dl_detect_out ? proc_dep_vld_vec_344_reg[0] : (proc_344_data_FIFO_blk[0] | proc_344_data_PIPO_blk[0] | proc_344_start_FIFO_blk[0] | proc_344_TLF_FIFO_blk[0] | proc_344_input_sync_blk[0] | proc_344_output_sync_blk[0]);
    assign proc_344_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_5_x1_U0.fifo_C_drain_C_drain_IO_L2_out_5_x1297_blk_n);
    assign proc_344_data_PIPO_blk[1] = 1'b0;
    assign proc_344_start_FIFO_blk[1] = 1'b0;
    assign proc_344_TLF_FIFO_blk[1] = 1'b0;
    assign proc_344_input_sync_blk[1] = 1'b0;
    assign proc_344_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_344[1] = dl_detect_out ? proc_dep_vld_vec_344_reg[1] : (proc_344_data_FIFO_blk[1] | proc_344_data_PIPO_blk[1] | proc_344_start_FIFO_blk[1] | proc_344_TLF_FIFO_blk[1] | proc_344_input_sync_blk[1] | proc_344_output_sync_blk[1]);
    assign proc_344_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_5_0_x1268_blk_n);
    assign proc_344_data_PIPO_blk[2] = 1'b0;
    assign proc_344_start_FIFO_blk[2] = 1'b0;
    assign proc_344_TLF_FIFO_blk[2] = 1'b0;
    assign proc_344_input_sync_blk[2] = 1'b0;
    assign proc_344_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_344[2] = dl_detect_out ? proc_dep_vld_vec_344_reg[2] : (proc_344_data_FIFO_blk[2] | proc_344_data_PIPO_blk[2] | proc_344_start_FIFO_blk[2] | proc_344_TLF_FIFO_blk[2] | proc_344_input_sync_blk[2] | proc_344_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_344_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_344_reg <= proc_dep_vld_vec_344;
        end
    end
    assign in_chan_dep_vld_vec_344[0] = dep_chan_vld_325_344;
    assign in_chan_dep_data_vec_344[351 : 0] = dep_chan_data_325_344;
    assign token_in_vec_344[0] = token_325_344;
    assign in_chan_dep_vld_vec_344[1] = dep_chan_vld_343_344;
    assign in_chan_dep_data_vec_344[703 : 352] = dep_chan_data_343_344;
    assign token_in_vec_344[1] = token_343_344;
    assign in_chan_dep_vld_vec_344[2] = dep_chan_vld_345_344;
    assign in_chan_dep_data_vec_344[1055 : 704] = dep_chan_data_345_344;
    assign token_in_vec_344[2] = token_345_344;
    assign dep_chan_vld_344_343 = out_chan_dep_vld_vec_344[0];
    assign dep_chan_data_344_343 = out_chan_dep_data_344;
    assign token_344_343 = token_out_vec_344[0];
    assign dep_chan_vld_344_345 = out_chan_dep_vld_vec_344[1];
    assign dep_chan_data_344_345 = out_chan_dep_data_344;
    assign token_344_345 = token_out_vec_344[1];
    assign dep_chan_vld_344_325 = out_chan_dep_vld_vec_344[2];
    assign dep_chan_data_344_325 = out_chan_dep_data_344;
    assign token_344_325 = token_out_vec_344[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L2_out_4_x1_U0
    top_hls_deadlock_detect_unit #(352, 345, 3, 3) top_hls_deadlock_detect_unit_345 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_345),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_345),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_345),
        .token_in_vec(token_in_vec_345),
        .dl_detect_in(dl_detect_out),
        .origin(origin[345]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_345),
        .out_chan_dep_data(out_chan_dep_data_345),
        .token_out_vec(token_out_vec_345),
        .dl_detect_out(dl_in_vec[345]));

    assign proc_345_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_4_x1_U0.fifo_C_drain_C_drain_IO_L2_out_5_x1297_blk_n);
    assign proc_345_data_PIPO_blk[0] = 1'b0;
    assign proc_345_start_FIFO_blk[0] = 1'b0;
    assign proc_345_TLF_FIFO_blk[0] = 1'b0;
    assign proc_345_input_sync_blk[0] = 1'b0;
    assign proc_345_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_345[0] = dl_detect_out ? proc_dep_vld_vec_345_reg[0] : (proc_345_data_FIFO_blk[0] | proc_345_data_PIPO_blk[0] | proc_345_start_FIFO_blk[0] | proc_345_TLF_FIFO_blk[0] | proc_345_input_sync_blk[0] | proc_345_output_sync_blk[0]);
    assign proc_345_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_4_x1_U0.fifo_C_drain_C_drain_IO_L2_out_4_x1296_blk_n);
    assign proc_345_data_PIPO_blk[1] = 1'b0;
    assign proc_345_start_FIFO_blk[1] = 1'b0;
    assign proc_345_TLF_FIFO_blk[1] = 1'b0;
    assign proc_345_input_sync_blk[1] = 1'b0;
    assign proc_345_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_345[1] = dl_detect_out ? proc_dep_vld_vec_345_reg[1] : (proc_345_data_FIFO_blk[1] | proc_345_data_PIPO_blk[1] | proc_345_start_FIFO_blk[1] | proc_345_TLF_FIFO_blk[1] | proc_345_input_sync_blk[1] | proc_345_output_sync_blk[1]);
    assign proc_345_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_blk_n);
    assign proc_345_data_PIPO_blk[2] = 1'b0;
    assign proc_345_start_FIFO_blk[2] = 1'b0;
    assign proc_345_TLF_FIFO_blk[2] = 1'b0;
    assign proc_345_input_sync_blk[2] = 1'b0;
    assign proc_345_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_345[2] = dl_detect_out ? proc_dep_vld_vec_345_reg[2] : (proc_345_data_FIFO_blk[2] | proc_345_data_PIPO_blk[2] | proc_345_start_FIFO_blk[2] | proc_345_TLF_FIFO_blk[2] | proc_345_input_sync_blk[2] | proc_345_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_345_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_345_reg <= proc_dep_vld_vec_345;
        end
    end
    assign in_chan_dep_vld_vec_345[0] = dep_chan_vld_317_345;
    assign in_chan_dep_data_vec_345[351 : 0] = dep_chan_data_317_345;
    assign token_in_vec_345[0] = token_317_345;
    assign in_chan_dep_vld_vec_345[1] = dep_chan_vld_344_345;
    assign in_chan_dep_data_vec_345[703 : 352] = dep_chan_data_344_345;
    assign token_in_vec_345[1] = token_344_345;
    assign in_chan_dep_vld_vec_345[2] = dep_chan_vld_346_345;
    assign in_chan_dep_data_vec_345[1055 : 704] = dep_chan_data_346_345;
    assign token_in_vec_345[2] = token_346_345;
    assign dep_chan_vld_345_344 = out_chan_dep_vld_vec_345[0];
    assign dep_chan_data_345_344 = out_chan_dep_data_345;
    assign token_345_344 = token_out_vec_345[0];
    assign dep_chan_vld_345_346 = out_chan_dep_vld_vec_345[1];
    assign dep_chan_data_345_346 = out_chan_dep_data_345;
    assign token_345_346 = token_out_vec_345[1];
    assign dep_chan_vld_345_317 = out_chan_dep_vld_vec_345[2];
    assign dep_chan_data_345_317 = out_chan_dep_data_345;
    assign token_345_317 = token_out_vec_345[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L2_out_3_x1_U0
    top_hls_deadlock_detect_unit #(352, 346, 3, 3) top_hls_deadlock_detect_unit_346 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_346),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_346),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_346),
        .token_in_vec(token_in_vec_346),
        .dl_detect_in(dl_detect_out),
        .origin(origin[346]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_346),
        .out_chan_dep_data(out_chan_dep_data_346),
        .token_out_vec(token_out_vec_346),
        .dl_detect_out(dl_in_vec[346]));

    assign proc_346_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_3_x1_U0.fifo_C_drain_C_drain_IO_L2_out_4_x1296_blk_n);
    assign proc_346_data_PIPO_blk[0] = 1'b0;
    assign proc_346_start_FIFO_blk[0] = 1'b0;
    assign proc_346_TLF_FIFO_blk[0] = 1'b0;
    assign proc_346_input_sync_blk[0] = 1'b0;
    assign proc_346_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_346[0] = dl_detect_out ? proc_dep_vld_vec_346_reg[0] : (proc_346_data_FIFO_blk[0] | proc_346_data_PIPO_blk[0] | proc_346_start_FIFO_blk[0] | proc_346_TLF_FIFO_blk[0] | proc_346_input_sync_blk[0] | proc_346_output_sync_blk[0]);
    assign proc_346_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_3_x1_U0.fifo_C_drain_C_drain_IO_L2_out_3_x1295_blk_n);
    assign proc_346_data_PIPO_blk[1] = 1'b0;
    assign proc_346_start_FIFO_blk[1] = 1'b0;
    assign proc_346_TLF_FIFO_blk[1] = 1'b0;
    assign proc_346_input_sync_blk[1] = 1'b0;
    assign proc_346_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_346[1] = dl_detect_out ? proc_dep_vld_vec_346_reg[1] : (proc_346_data_FIFO_blk[1] | proc_346_data_PIPO_blk[1] | proc_346_start_FIFO_blk[1] | proc_346_TLF_FIFO_blk[1] | proc_346_input_sync_blk[1] | proc_346_output_sync_blk[1]);
    assign proc_346_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_3_0_x1252_blk_n);
    assign proc_346_data_PIPO_blk[2] = 1'b0;
    assign proc_346_start_FIFO_blk[2] = 1'b0;
    assign proc_346_TLF_FIFO_blk[2] = 1'b0;
    assign proc_346_input_sync_blk[2] = 1'b0;
    assign proc_346_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_346[2] = dl_detect_out ? proc_dep_vld_vec_346_reg[2] : (proc_346_data_FIFO_blk[2] | proc_346_data_PIPO_blk[2] | proc_346_start_FIFO_blk[2] | proc_346_TLF_FIFO_blk[2] | proc_346_input_sync_blk[2] | proc_346_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_346_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_346_reg <= proc_dep_vld_vec_346;
        end
    end
    assign in_chan_dep_vld_vec_346[0] = dep_chan_vld_309_346;
    assign in_chan_dep_data_vec_346[351 : 0] = dep_chan_data_309_346;
    assign token_in_vec_346[0] = token_309_346;
    assign in_chan_dep_vld_vec_346[1] = dep_chan_vld_345_346;
    assign in_chan_dep_data_vec_346[703 : 352] = dep_chan_data_345_346;
    assign token_in_vec_346[1] = token_345_346;
    assign in_chan_dep_vld_vec_346[2] = dep_chan_vld_347_346;
    assign in_chan_dep_data_vec_346[1055 : 704] = dep_chan_data_347_346;
    assign token_in_vec_346[2] = token_347_346;
    assign dep_chan_vld_346_345 = out_chan_dep_vld_vec_346[0];
    assign dep_chan_data_346_345 = out_chan_dep_data_346;
    assign token_346_345 = token_out_vec_346[0];
    assign dep_chan_vld_346_347 = out_chan_dep_vld_vec_346[1];
    assign dep_chan_data_346_347 = out_chan_dep_data_346;
    assign token_346_347 = token_out_vec_346[1];
    assign dep_chan_vld_346_309 = out_chan_dep_vld_vec_346[2];
    assign dep_chan_data_346_309 = out_chan_dep_data_346;
    assign token_346_309 = token_out_vec_346[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L2_out_2_x1_U0
    top_hls_deadlock_detect_unit #(352, 347, 3, 3) top_hls_deadlock_detect_unit_347 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_347),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_347),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_347),
        .token_in_vec(token_in_vec_347),
        .dl_detect_in(dl_detect_out),
        .origin(origin[347]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_347),
        .out_chan_dep_data(out_chan_dep_data_347),
        .token_out_vec(token_out_vec_347),
        .dl_detect_out(dl_in_vec[347]));

    assign proc_347_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_2_x1_U0.fifo_C_drain_C_drain_IO_L2_out_3_x1295_blk_n);
    assign proc_347_data_PIPO_blk[0] = 1'b0;
    assign proc_347_start_FIFO_blk[0] = 1'b0;
    assign proc_347_TLF_FIFO_blk[0] = 1'b0;
    assign proc_347_input_sync_blk[0] = 1'b0;
    assign proc_347_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_347[0] = dl_detect_out ? proc_dep_vld_vec_347_reg[0] : (proc_347_data_FIFO_blk[0] | proc_347_data_PIPO_blk[0] | proc_347_start_FIFO_blk[0] | proc_347_TLF_FIFO_blk[0] | proc_347_input_sync_blk[0] | proc_347_output_sync_blk[0]);
    assign proc_347_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_2_x1_U0.fifo_C_drain_C_drain_IO_L2_out_2_x1294_blk_n);
    assign proc_347_data_PIPO_blk[1] = 1'b0;
    assign proc_347_start_FIFO_blk[1] = 1'b0;
    assign proc_347_TLF_FIFO_blk[1] = 1'b0;
    assign proc_347_input_sync_blk[1] = 1'b0;
    assign proc_347_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_347[1] = dl_detect_out ? proc_dep_vld_vec_347_reg[1] : (proc_347_data_FIFO_blk[1] | proc_347_data_PIPO_blk[1] | proc_347_start_FIFO_blk[1] | proc_347_TLF_FIFO_blk[1] | proc_347_input_sync_blk[1] | proc_347_output_sync_blk[1]);
    assign proc_347_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_2_0_x1244_blk_n);
    assign proc_347_data_PIPO_blk[2] = 1'b0;
    assign proc_347_start_FIFO_blk[2] = 1'b0;
    assign proc_347_TLF_FIFO_blk[2] = 1'b0;
    assign proc_347_input_sync_blk[2] = 1'b0;
    assign proc_347_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_347[2] = dl_detect_out ? proc_dep_vld_vec_347_reg[2] : (proc_347_data_FIFO_blk[2] | proc_347_data_PIPO_blk[2] | proc_347_start_FIFO_blk[2] | proc_347_TLF_FIFO_blk[2] | proc_347_input_sync_blk[2] | proc_347_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_347_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_347_reg <= proc_dep_vld_vec_347;
        end
    end
    assign in_chan_dep_vld_vec_347[0] = dep_chan_vld_301_347;
    assign in_chan_dep_data_vec_347[351 : 0] = dep_chan_data_301_347;
    assign token_in_vec_347[0] = token_301_347;
    assign in_chan_dep_vld_vec_347[1] = dep_chan_vld_346_347;
    assign in_chan_dep_data_vec_347[703 : 352] = dep_chan_data_346_347;
    assign token_in_vec_347[1] = token_346_347;
    assign in_chan_dep_vld_vec_347[2] = dep_chan_vld_348_347;
    assign in_chan_dep_data_vec_347[1055 : 704] = dep_chan_data_348_347;
    assign token_in_vec_347[2] = token_348_347;
    assign dep_chan_vld_347_346 = out_chan_dep_vld_vec_347[0];
    assign dep_chan_data_347_346 = out_chan_dep_data_347;
    assign token_347_346 = token_out_vec_347[0];
    assign dep_chan_vld_347_348 = out_chan_dep_vld_vec_347[1];
    assign dep_chan_data_347_348 = out_chan_dep_data_347;
    assign token_347_348 = token_out_vec_347[1];
    assign dep_chan_vld_347_301 = out_chan_dep_vld_vec_347[2];
    assign dep_chan_data_347_301 = out_chan_dep_data_347;
    assign token_347_301 = token_out_vec_347[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L2_out_1_x1_U0
    top_hls_deadlock_detect_unit #(352, 348, 3, 3) top_hls_deadlock_detect_unit_348 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_348),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_348),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_348),
        .token_in_vec(token_in_vec_348),
        .dl_detect_in(dl_detect_out),
        .origin(origin[348]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_348),
        .out_chan_dep_data(out_chan_dep_data_348),
        .token_out_vec(token_out_vec_348),
        .dl_detect_out(dl_in_vec[348]));

    assign proc_348_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_1_x1_U0.fifo_C_drain_C_drain_IO_L2_out_2_x1294_blk_n);
    assign proc_348_data_PIPO_blk[0] = 1'b0;
    assign proc_348_start_FIFO_blk[0] = 1'b0;
    assign proc_348_TLF_FIFO_blk[0] = 1'b0;
    assign proc_348_input_sync_blk[0] = 1'b0;
    assign proc_348_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_348[0] = dl_detect_out ? proc_dep_vld_vec_348_reg[0] : (proc_348_data_FIFO_blk[0] | proc_348_data_PIPO_blk[0] | proc_348_start_FIFO_blk[0] | proc_348_TLF_FIFO_blk[0] | proc_348_input_sync_blk[0] | proc_348_output_sync_blk[0]);
    assign proc_348_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_1_x1_U0.fifo_C_drain_C_drain_IO_L2_out_1_x1293_blk_n);
    assign proc_348_data_PIPO_blk[1] = 1'b0;
    assign proc_348_start_FIFO_blk[1] = 1'b0;
    assign proc_348_TLF_FIFO_blk[1] = 1'b0;
    assign proc_348_input_sync_blk[1] = 1'b0;
    assign proc_348_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_348[1] = dl_detect_out ? proc_dep_vld_vec_348_reg[1] : (proc_348_data_FIFO_blk[1] | proc_348_data_PIPO_blk[1] | proc_348_start_FIFO_blk[1] | proc_348_TLF_FIFO_blk[1] | proc_348_input_sync_blk[1] | proc_348_output_sync_blk[1]);
    assign proc_348_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_blk_n);
    assign proc_348_data_PIPO_blk[2] = 1'b0;
    assign proc_348_start_FIFO_blk[2] = 1'b0;
    assign proc_348_TLF_FIFO_blk[2] = 1'b0;
    assign proc_348_input_sync_blk[2] = 1'b0;
    assign proc_348_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_348[2] = dl_detect_out ? proc_dep_vld_vec_348_reg[2] : (proc_348_data_FIFO_blk[2] | proc_348_data_PIPO_blk[2] | proc_348_start_FIFO_blk[2] | proc_348_TLF_FIFO_blk[2] | proc_348_input_sync_blk[2] | proc_348_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_348_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_348_reg <= proc_dep_vld_vec_348;
        end
    end
    assign in_chan_dep_vld_vec_348[0] = dep_chan_vld_293_348;
    assign in_chan_dep_data_vec_348[351 : 0] = dep_chan_data_293_348;
    assign token_in_vec_348[0] = token_293_348;
    assign in_chan_dep_vld_vec_348[1] = dep_chan_vld_347_348;
    assign in_chan_dep_data_vec_348[703 : 352] = dep_chan_data_347_348;
    assign token_in_vec_348[1] = token_347_348;
    assign in_chan_dep_vld_vec_348[2] = dep_chan_vld_349_348;
    assign in_chan_dep_data_vec_348[1055 : 704] = dep_chan_data_349_348;
    assign token_in_vec_348[2] = token_349_348;
    assign dep_chan_vld_348_347 = out_chan_dep_vld_vec_348[0];
    assign dep_chan_data_348_347 = out_chan_dep_data_348;
    assign token_348_347 = token_out_vec_348[0];
    assign dep_chan_vld_348_349 = out_chan_dep_vld_vec_348[1];
    assign dep_chan_data_348_349 = out_chan_dep_data_348;
    assign token_348_349 = token_out_vec_348[1];
    assign dep_chan_vld_348_293 = out_chan_dep_vld_vec_348[2];
    assign dep_chan_data_348_293 = out_chan_dep_data_348;
    assign token_348_293 = token_out_vec_348[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L2_out_0_x1_U0
    top_hls_deadlock_detect_unit #(352, 349, 3, 3) top_hls_deadlock_detect_unit_349 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_349),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_349),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_349),
        .token_in_vec(token_in_vec_349),
        .dl_detect_in(dl_detect_out),
        .origin(origin[349]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_349),
        .out_chan_dep_data(out_chan_dep_data_349),
        .token_out_vec(token_out_vec_349),
        .dl_detect_out(dl_in_vec[349]));

    assign proc_349_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_0_x1_U0.fifo_C_drain_C_drain_IO_L2_out_1_x1293_blk_n);
    assign proc_349_data_PIPO_blk[0] = 1'b0;
    assign proc_349_start_FIFO_blk[0] = 1'b0;
    assign proc_349_TLF_FIFO_blk[0] = 1'b0;
    assign proc_349_input_sync_blk[0] = 1'b0;
    assign proc_349_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_349[0] = dl_detect_out ? proc_dep_vld_vec_349_reg[0] : (proc_349_data_FIFO_blk[0] | proc_349_data_PIPO_blk[0] | proc_349_start_FIFO_blk[0] | proc_349_TLF_FIFO_blk[0] | proc_349_input_sync_blk[0] | proc_349_output_sync_blk[0]);
    assign proc_349_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_0_x1_U0.fifo_C_drain_C_drain_IO_L2_out_0_x1292_blk_n);
    assign proc_349_data_PIPO_blk[1] = 1'b0;
    assign proc_349_start_FIFO_blk[1] = 1'b0;
    assign proc_349_TLF_FIFO_blk[1] = 1'b0;
    assign proc_349_input_sync_blk[1] = 1'b0;
    assign proc_349_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_349[1] = dl_detect_out ? proc_dep_vld_vec_349_reg[1] : (proc_349_data_FIFO_blk[1] | proc_349_data_PIPO_blk[1] | proc_349_start_FIFO_blk[1] | proc_349_TLF_FIFO_blk[1] | proc_349_input_sync_blk[1] | proc_349_output_sync_blk[1]);
    assign proc_349_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L2_out_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x1228_blk_n);
    assign proc_349_data_PIPO_blk[2] = 1'b0;
    assign proc_349_start_FIFO_blk[2] = 1'b0;
    assign proc_349_TLF_FIFO_blk[2] = 1'b0;
    assign proc_349_input_sync_blk[2] = 1'b0;
    assign proc_349_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_349[2] = dl_detect_out ? proc_dep_vld_vec_349_reg[2] : (proc_349_data_FIFO_blk[2] | proc_349_data_PIPO_blk[2] | proc_349_start_FIFO_blk[2] | proc_349_TLF_FIFO_blk[2] | proc_349_input_sync_blk[2] | proc_349_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_349_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_349_reg <= proc_dep_vld_vec_349;
        end
    end
    assign in_chan_dep_vld_vec_349[0] = dep_chan_vld_285_349;
    assign in_chan_dep_data_vec_349[351 : 0] = dep_chan_data_285_349;
    assign token_in_vec_349[0] = token_285_349;
    assign in_chan_dep_vld_vec_349[1] = dep_chan_vld_348_349;
    assign in_chan_dep_data_vec_349[703 : 352] = dep_chan_data_348_349;
    assign token_in_vec_349[1] = token_348_349;
    assign in_chan_dep_vld_vec_349[2] = dep_chan_vld_350_349;
    assign in_chan_dep_data_vec_349[1055 : 704] = dep_chan_data_350_349;
    assign token_in_vec_349[2] = token_350_349;
    assign dep_chan_vld_349_348 = out_chan_dep_vld_vec_349[0];
    assign dep_chan_data_349_348 = out_chan_dep_data_349;
    assign token_349_348 = token_out_vec_349[0];
    assign dep_chan_vld_349_350 = out_chan_dep_vld_vec_349[1];
    assign dep_chan_data_349_350 = out_chan_dep_data_349;
    assign token_349_350 = token_out_vec_349[1];
    assign dep_chan_vld_349_285 = out_chan_dep_vld_vec_349[2];
    assign dep_chan_data_349_285 = out_chan_dep_data_349;
    assign token_349_285 = token_out_vec_349[2];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L3_out_x1_U0
    top_hls_deadlock_detect_unit #(352, 350, 2, 2) top_hls_deadlock_detect_unit_350 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_350),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_350),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_350),
        .token_in_vec(token_in_vec_350),
        .dl_detect_in(dl_detect_out),
        .origin(origin[350]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_350),
        .out_chan_dep_data(out_chan_dep_data_350),
        .token_out_vec(token_out_vec_350),
        .dl_detect_out(dl_in_vec[350]));

    assign proc_350_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_x1_U0.fifo_C_drain_out_blk_n);
    assign proc_350_data_PIPO_blk[0] = 1'b0;
    assign proc_350_start_FIFO_blk[0] = 1'b0;
    assign proc_350_TLF_FIFO_blk[0] = 1'b0;
    assign proc_350_input_sync_blk[0] = 1'b0;
    assign proc_350_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_350[0] = dl_detect_out ? proc_dep_vld_vec_350_reg[0] : (proc_350_data_FIFO_blk[0] | proc_350_data_PIPO_blk[0] | proc_350_start_FIFO_blk[0] | proc_350_TLF_FIFO_blk[0] | proc_350_input_sync_blk[0] | proc_350_output_sync_blk[0]);
    assign proc_350_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_x1_U0.fifo_C_drain_local_in_blk_n);
    assign proc_350_data_PIPO_blk[1] = 1'b0;
    assign proc_350_start_FIFO_blk[1] = 1'b0;
    assign proc_350_TLF_FIFO_blk[1] = 1'b0;
    assign proc_350_input_sync_blk[1] = 1'b0;
    assign proc_350_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_350[1] = dl_detect_out ? proc_dep_vld_vec_350_reg[1] : (proc_350_data_FIFO_blk[1] | proc_350_data_PIPO_blk[1] | proc_350_start_FIFO_blk[1] | proc_350_TLF_FIFO_blk[1] | proc_350_input_sync_blk[1] | proc_350_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_350_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_350_reg <= proc_dep_vld_vec_350;
        end
    end
    assign in_chan_dep_vld_vec_350[0] = dep_chan_vld_349_350;
    assign in_chan_dep_data_vec_350[351 : 0] = dep_chan_data_349_350;
    assign token_in_vec_350[0] = token_349_350;
    assign in_chan_dep_vld_vec_350[1] = dep_chan_vld_351_350;
    assign in_chan_dep_data_vec_350[703 : 352] = dep_chan_data_351_350;
    assign token_in_vec_350[1] = token_351_350;
    assign dep_chan_vld_350_351 = out_chan_dep_vld_vec_350[0];
    assign dep_chan_data_350_351 = out_chan_dep_data_350;
    assign token_350_351 = token_out_vec_350[0];
    assign dep_chan_vld_350_349 = out_chan_dep_vld_vec_350[1];
    assign dep_chan_data_350_349 = out_chan_dep_data_350;
    assign token_350_349 = token_out_vec_350[1];

    // Process: grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0
    top_hls_deadlock_detect_unit #(352, 351, 18, 18) top_hls_deadlock_detect_unit_351 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_351),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_351),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_351),
        .token_in_vec(token_in_vec_351),
        .dl_detect_in(dl_detect_out),
        .origin(origin[351]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_351),
        .out_chan_dep_data(out_chan_dep_data_351),
        .token_out_vec(token_out_vec_351),
        .dl_detect_out(dl_in_vec[351]));

    assign proc_351_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.fifo_C_drain_local_in_blk_n);
    assign proc_351_data_PIPO_blk[0] = 1'b0;
    assign proc_351_start_FIFO_blk[0] = 1'b0;
    assign proc_351_TLF_FIFO_blk[0] = 1'b0;
    assign proc_351_input_sync_blk[0] = 1'b0;
    assign proc_351_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_351[0] = dl_detect_out ? proc_dep_vld_vec_351_reg[0] : (proc_351_data_FIFO_blk[0] | proc_351_data_PIPO_blk[0] | proc_351_start_FIFO_blk[0] | proc_351_TLF_FIFO_blk[0] | proc_351_input_sync_blk[0] | proc_351_output_sync_blk[0]);
    assign proc_351_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.C_blk_n);
    assign proc_351_data_PIPO_blk[1] = 1'b0;
    assign proc_351_start_FIFO_blk[1] = 1'b0;
    assign proc_351_TLF_FIFO_blk[1] = 1'b0;
    assign proc_351_input_sync_blk[1] = 1'b0;
    assign proc_351_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_351[1] = dl_detect_out ? proc_dep_vld_vec_351_reg[1] : (proc_351_data_FIFO_blk[1] | proc_351_data_PIPO_blk[1] | proc_351_start_FIFO_blk[1] | proc_351_TLF_FIFO_blk[1] | proc_351_input_sync_blk[1] | proc_351_output_sync_blk[1]);
    assign proc_351_data_FIFO_blk[2] = 1'b0;
    assign proc_351_data_PIPO_blk[2] = 1'b0;
    assign proc_351_start_FIFO_blk[2] = 1'b0;
    assign proc_351_TLF_FIFO_blk[2] = 1'b0;
    assign proc_351_input_sync_blk[2] = 1'b0;
    assign proc_351_output_sync_blk[2] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[2] = dl_detect_out ? proc_dep_vld_vec_351_reg[2] : (proc_351_data_FIFO_blk[2] | proc_351_data_PIPO_blk[2] | proc_351_start_FIFO_blk[2] | proc_351_TLF_FIFO_blk[2] | proc_351_input_sync_blk[2] | proc_351_output_sync_blk[2]);
    assign proc_351_data_FIFO_blk[3] = 1'b0;
    assign proc_351_data_PIPO_blk[3] = 1'b0;
    assign proc_351_start_FIFO_blk[3] = 1'b0;
    assign proc_351_TLF_FIFO_blk[3] = 1'b0;
    assign proc_351_input_sync_blk[3] = 1'b0;
    assign proc_351_output_sync_blk[3] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[3] = dl_detect_out ? proc_dep_vld_vec_351_reg[3] : (proc_351_data_FIFO_blk[3] | proc_351_data_PIPO_blk[3] | proc_351_start_FIFO_blk[3] | proc_351_TLF_FIFO_blk[3] | proc_351_input_sync_blk[3] | proc_351_output_sync_blk[3]);
    assign proc_351_data_FIFO_blk[4] = 1'b0;
    assign proc_351_data_PIPO_blk[4] = 1'b0;
    assign proc_351_start_FIFO_blk[4] = 1'b0;
    assign proc_351_TLF_FIFO_blk[4] = 1'b0;
    assign proc_351_input_sync_blk[4] = 1'b0;
    assign proc_351_output_sync_blk[4] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[4] = dl_detect_out ? proc_dep_vld_vec_351_reg[4] : (proc_351_data_FIFO_blk[4] | proc_351_data_PIPO_blk[4] | proc_351_start_FIFO_blk[4] | proc_351_TLF_FIFO_blk[4] | proc_351_input_sync_blk[4] | proc_351_output_sync_blk[4]);
    assign proc_351_data_FIFO_blk[5] = 1'b0;
    assign proc_351_data_PIPO_blk[5] = 1'b0;
    assign proc_351_start_FIFO_blk[5] = 1'b0;
    assign proc_351_TLF_FIFO_blk[5] = 1'b0;
    assign proc_351_input_sync_blk[5] = 1'b0;
    assign proc_351_output_sync_blk[5] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[5] = dl_detect_out ? proc_dep_vld_vec_351_reg[5] : (proc_351_data_FIFO_blk[5] | proc_351_data_PIPO_blk[5] | proc_351_start_FIFO_blk[5] | proc_351_TLF_FIFO_blk[5] | proc_351_input_sync_blk[5] | proc_351_output_sync_blk[5]);
    assign proc_351_data_FIFO_blk[6] = 1'b0;
    assign proc_351_data_PIPO_blk[6] = 1'b0;
    assign proc_351_start_FIFO_blk[6] = 1'b0;
    assign proc_351_TLF_FIFO_blk[6] = 1'b0;
    assign proc_351_input_sync_blk[6] = 1'b0;
    assign proc_351_output_sync_blk[6] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[6] = dl_detect_out ? proc_dep_vld_vec_351_reg[6] : (proc_351_data_FIFO_blk[6] | proc_351_data_PIPO_blk[6] | proc_351_start_FIFO_blk[6] | proc_351_TLF_FIFO_blk[6] | proc_351_input_sync_blk[6] | proc_351_output_sync_blk[6]);
    assign proc_351_data_FIFO_blk[7] = 1'b0;
    assign proc_351_data_PIPO_blk[7] = 1'b0;
    assign proc_351_start_FIFO_blk[7] = 1'b0;
    assign proc_351_TLF_FIFO_blk[7] = 1'b0;
    assign proc_351_input_sync_blk[7] = 1'b0;
    assign proc_351_output_sync_blk[7] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[7] = dl_detect_out ? proc_dep_vld_vec_351_reg[7] : (proc_351_data_FIFO_blk[7] | proc_351_data_PIPO_blk[7] | proc_351_start_FIFO_blk[7] | proc_351_TLF_FIFO_blk[7] | proc_351_input_sync_blk[7] | proc_351_output_sync_blk[7]);
    assign proc_351_data_FIFO_blk[8] = 1'b0;
    assign proc_351_data_PIPO_blk[8] = 1'b0;
    assign proc_351_start_FIFO_blk[8] = 1'b0;
    assign proc_351_TLF_FIFO_blk[8] = 1'b0;
    assign proc_351_input_sync_blk[8] = 1'b0;
    assign proc_351_output_sync_blk[8] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[8] = dl_detect_out ? proc_dep_vld_vec_351_reg[8] : (proc_351_data_FIFO_blk[8] | proc_351_data_PIPO_blk[8] | proc_351_start_FIFO_blk[8] | proc_351_TLF_FIFO_blk[8] | proc_351_input_sync_blk[8] | proc_351_output_sync_blk[8]);
    assign proc_351_data_FIFO_blk[9] = 1'b0;
    assign proc_351_data_PIPO_blk[9] = 1'b0;
    assign proc_351_start_FIFO_blk[9] = 1'b0;
    assign proc_351_TLF_FIFO_blk[9] = 1'b0;
    assign proc_351_input_sync_blk[9] = 1'b0;
    assign proc_351_output_sync_blk[9] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.A_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[9] = dl_detect_out ? proc_dep_vld_vec_351_reg[9] : (proc_351_data_FIFO_blk[9] | proc_351_data_PIPO_blk[9] | proc_351_start_FIFO_blk[9] | proc_351_TLF_FIFO_blk[9] | proc_351_input_sync_blk[9] | proc_351_output_sync_blk[9]);
    assign proc_351_data_FIFO_blk[10] = 1'b0;
    assign proc_351_data_PIPO_blk[10] = 1'b0;
    assign proc_351_start_FIFO_blk[10] = 1'b0;
    assign proc_351_TLF_FIFO_blk[10] = 1'b0;
    assign proc_351_input_sync_blk[10] = 1'b0;
    assign proc_351_output_sync_blk[10] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[10] = dl_detect_out ? proc_dep_vld_vec_351_reg[10] : (proc_351_data_FIFO_blk[10] | proc_351_data_PIPO_blk[10] | proc_351_start_FIFO_blk[10] | proc_351_TLF_FIFO_blk[10] | proc_351_input_sync_blk[10] | proc_351_output_sync_blk[10]);
    assign proc_351_data_FIFO_blk[11] = 1'b0;
    assign proc_351_data_PIPO_blk[11] = 1'b0;
    assign proc_351_start_FIFO_blk[11] = 1'b0;
    assign proc_351_TLF_FIFO_blk[11] = 1'b0;
    assign proc_351_input_sync_blk[11] = 1'b0;
    assign proc_351_output_sync_blk[11] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[11] = dl_detect_out ? proc_dep_vld_vec_351_reg[11] : (proc_351_data_FIFO_blk[11] | proc_351_data_PIPO_blk[11] | proc_351_start_FIFO_blk[11] | proc_351_TLF_FIFO_blk[11] | proc_351_input_sync_blk[11] | proc_351_output_sync_blk[11]);
    assign proc_351_data_FIFO_blk[12] = 1'b0;
    assign proc_351_data_PIPO_blk[12] = 1'b0;
    assign proc_351_start_FIFO_blk[12] = 1'b0;
    assign proc_351_TLF_FIFO_blk[12] = 1'b0;
    assign proc_351_input_sync_blk[12] = 1'b0;
    assign proc_351_output_sync_blk[12] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[12] = dl_detect_out ? proc_dep_vld_vec_351_reg[12] : (proc_351_data_FIFO_blk[12] | proc_351_data_PIPO_blk[12] | proc_351_start_FIFO_blk[12] | proc_351_TLF_FIFO_blk[12] | proc_351_input_sync_blk[12] | proc_351_output_sync_blk[12]);
    assign proc_351_data_FIFO_blk[13] = 1'b0;
    assign proc_351_data_PIPO_blk[13] = 1'b0;
    assign proc_351_start_FIFO_blk[13] = 1'b0;
    assign proc_351_TLF_FIFO_blk[13] = 1'b0;
    assign proc_351_input_sync_blk[13] = 1'b0;
    assign proc_351_output_sync_blk[13] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[13] = dl_detect_out ? proc_dep_vld_vec_351_reg[13] : (proc_351_data_FIFO_blk[13] | proc_351_data_PIPO_blk[13] | proc_351_start_FIFO_blk[13] | proc_351_TLF_FIFO_blk[13] | proc_351_input_sync_blk[13] | proc_351_output_sync_blk[13]);
    assign proc_351_data_FIFO_blk[14] = 1'b0;
    assign proc_351_data_PIPO_blk[14] = 1'b0;
    assign proc_351_start_FIFO_blk[14] = 1'b0;
    assign proc_351_TLF_FIFO_blk[14] = 1'b0;
    assign proc_351_input_sync_blk[14] = 1'b0;
    assign proc_351_output_sync_blk[14] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[14] = dl_detect_out ? proc_dep_vld_vec_351_reg[14] : (proc_351_data_FIFO_blk[14] | proc_351_data_PIPO_blk[14] | proc_351_start_FIFO_blk[14] | proc_351_TLF_FIFO_blk[14] | proc_351_input_sync_blk[14] | proc_351_output_sync_blk[14]);
    assign proc_351_data_FIFO_blk[15] = 1'b0;
    assign proc_351_data_PIPO_blk[15] = 1'b0;
    assign proc_351_start_FIFO_blk[15] = 1'b0;
    assign proc_351_TLF_FIFO_blk[15] = 1'b0;
    assign proc_351_input_sync_blk[15] = 1'b0;
    assign proc_351_output_sync_blk[15] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[15] = dl_detect_out ? proc_dep_vld_vec_351_reg[15] : (proc_351_data_FIFO_blk[15] | proc_351_data_PIPO_blk[15] | proc_351_start_FIFO_blk[15] | proc_351_TLF_FIFO_blk[15] | proc_351_input_sync_blk[15] | proc_351_output_sync_blk[15]);
    assign proc_351_data_FIFO_blk[16] = 1'b0;
    assign proc_351_data_PIPO_blk[16] = 1'b0;
    assign proc_351_start_FIFO_blk[16] = 1'b0;
    assign proc_351_TLF_FIFO_blk[16] = 1'b0;
    assign proc_351_input_sync_blk[16] = 1'b0;
    assign proc_351_output_sync_blk[16] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[16] = dl_detect_out ? proc_dep_vld_vec_351_reg[16] : (proc_351_data_FIFO_blk[16] | proc_351_data_PIPO_blk[16] | proc_351_start_FIFO_blk[16] | proc_351_TLF_FIFO_blk[16] | proc_351_input_sync_blk[16] | proc_351_output_sync_blk[16]);
    assign proc_351_data_FIFO_blk[17] = 1'b0;
    assign proc_351_data_PIPO_blk[17] = 1'b0;
    assign proc_351_start_FIFO_blk[17] = 1'b0;
    assign proc_351_TLF_FIFO_blk[17] = 1'b0;
    assign proc_351_input_sync_blk[17] = 1'b0;
    assign proc_351_output_sync_blk[17] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_105.C_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_105.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_351[17] = dl_detect_out ? proc_dep_vld_vec_351_reg[17] : (proc_351_data_FIFO_blk[17] | proc_351_data_PIPO_blk[17] | proc_351_start_FIFO_blk[17] | proc_351_TLF_FIFO_blk[17] | proc_351_input_sync_blk[17] | proc_351_output_sync_blk[17]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_351_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_351_reg <= proc_dep_vld_vec_351;
        end
    end
    assign in_chan_dep_vld_vec_351[0] = dep_chan_vld_177_351;
    assign in_chan_dep_data_vec_351[351 : 0] = dep_chan_data_177_351;
    assign token_in_vec_351[0] = token_177_351;
    assign in_chan_dep_vld_vec_351[1] = dep_chan_vld_262_351;
    assign in_chan_dep_data_vec_351[703 : 352] = dep_chan_data_262_351;
    assign token_in_vec_351[1] = token_262_351;
    assign in_chan_dep_vld_vec_351[2] = dep_chan_vld_263_351;
    assign in_chan_dep_data_vec_351[1055 : 704] = dep_chan_data_263_351;
    assign token_in_vec_351[2] = token_263_351;
    assign in_chan_dep_vld_vec_351[3] = dep_chan_vld_264_351;
    assign in_chan_dep_data_vec_351[1407 : 1056] = dep_chan_data_264_351;
    assign token_in_vec_351[3] = token_264_351;
    assign in_chan_dep_vld_vec_351[4] = dep_chan_vld_265_351;
    assign in_chan_dep_data_vec_351[1759 : 1408] = dep_chan_data_265_351;
    assign token_in_vec_351[4] = token_265_351;
    assign in_chan_dep_vld_vec_351[5] = dep_chan_vld_266_351;
    assign in_chan_dep_data_vec_351[2111 : 1760] = dep_chan_data_266_351;
    assign token_in_vec_351[5] = token_266_351;
    assign in_chan_dep_vld_vec_351[6] = dep_chan_vld_267_351;
    assign in_chan_dep_data_vec_351[2463 : 2112] = dep_chan_data_267_351;
    assign token_in_vec_351[6] = token_267_351;
    assign in_chan_dep_vld_vec_351[7] = dep_chan_vld_268_351;
    assign in_chan_dep_data_vec_351[2815 : 2464] = dep_chan_data_268_351;
    assign token_in_vec_351[7] = token_268_351;
    assign in_chan_dep_vld_vec_351[8] = dep_chan_vld_269_351;
    assign in_chan_dep_data_vec_351[3167 : 2816] = dep_chan_data_269_351;
    assign token_in_vec_351[8] = token_269_351;
    assign in_chan_dep_vld_vec_351[9] = dep_chan_vld_270_351;
    assign in_chan_dep_data_vec_351[3519 : 3168] = dep_chan_data_270_351;
    assign token_in_vec_351[9] = token_270_351;
    assign in_chan_dep_vld_vec_351[10] = dep_chan_vld_271_351;
    assign in_chan_dep_data_vec_351[3871 : 3520] = dep_chan_data_271_351;
    assign token_in_vec_351[10] = token_271_351;
    assign in_chan_dep_vld_vec_351[11] = dep_chan_vld_272_351;
    assign in_chan_dep_data_vec_351[4223 : 3872] = dep_chan_data_272_351;
    assign token_in_vec_351[11] = token_272_351;
    assign in_chan_dep_vld_vec_351[12] = dep_chan_vld_273_351;
    assign in_chan_dep_data_vec_351[4575 : 4224] = dep_chan_data_273_351;
    assign token_in_vec_351[12] = token_273_351;
    assign in_chan_dep_vld_vec_351[13] = dep_chan_vld_274_351;
    assign in_chan_dep_data_vec_351[4927 : 4576] = dep_chan_data_274_351;
    assign token_in_vec_351[13] = token_274_351;
    assign in_chan_dep_vld_vec_351[14] = dep_chan_vld_275_351;
    assign in_chan_dep_data_vec_351[5279 : 4928] = dep_chan_data_275_351;
    assign token_in_vec_351[14] = token_275_351;
    assign in_chan_dep_vld_vec_351[15] = dep_chan_vld_276_351;
    assign in_chan_dep_data_vec_351[5631 : 5280] = dep_chan_data_276_351;
    assign token_in_vec_351[15] = token_276_351;
    assign in_chan_dep_vld_vec_351[16] = dep_chan_vld_277_351;
    assign in_chan_dep_data_vec_351[5983 : 5632] = dep_chan_data_277_351;
    assign token_in_vec_351[16] = token_277_351;
    assign in_chan_dep_vld_vec_351[17] = dep_chan_vld_350_351;
    assign in_chan_dep_data_vec_351[6335 : 5984] = dep_chan_data_350_351;
    assign token_in_vec_351[17] = token_350_351;
    assign dep_chan_vld_351_350 = out_chan_dep_vld_vec_351[0];
    assign dep_chan_data_351_350 = out_chan_dep_data_351;
    assign token_351_350 = token_out_vec_351[0];
    assign dep_chan_vld_351_177 = out_chan_dep_vld_vec_351[1];
    assign dep_chan_data_351_177 = out_chan_dep_data_351;
    assign token_351_177 = token_out_vec_351[1];
    assign dep_chan_vld_351_262 = out_chan_dep_vld_vec_351[2];
    assign dep_chan_data_351_262 = out_chan_dep_data_351;
    assign token_351_262 = token_out_vec_351[2];
    assign dep_chan_vld_351_263 = out_chan_dep_vld_vec_351[3];
    assign dep_chan_data_351_263 = out_chan_dep_data_351;
    assign token_351_263 = token_out_vec_351[3];
    assign dep_chan_vld_351_264 = out_chan_dep_vld_vec_351[4];
    assign dep_chan_data_351_264 = out_chan_dep_data_351;
    assign token_351_264 = token_out_vec_351[4];
    assign dep_chan_vld_351_265 = out_chan_dep_vld_vec_351[5];
    assign dep_chan_data_351_265 = out_chan_dep_data_351;
    assign token_351_265 = token_out_vec_351[5];
    assign dep_chan_vld_351_266 = out_chan_dep_vld_vec_351[6];
    assign dep_chan_data_351_266 = out_chan_dep_data_351;
    assign token_351_266 = token_out_vec_351[6];
    assign dep_chan_vld_351_267 = out_chan_dep_vld_vec_351[7];
    assign dep_chan_data_351_267 = out_chan_dep_data_351;
    assign token_351_267 = token_out_vec_351[7];
    assign dep_chan_vld_351_268 = out_chan_dep_vld_vec_351[8];
    assign dep_chan_data_351_268 = out_chan_dep_data_351;
    assign token_351_268 = token_out_vec_351[8];
    assign dep_chan_vld_351_269 = out_chan_dep_vld_vec_351[9];
    assign dep_chan_data_351_269 = out_chan_dep_data_351;
    assign token_351_269 = token_out_vec_351[9];
    assign dep_chan_vld_351_270 = out_chan_dep_vld_vec_351[10];
    assign dep_chan_data_351_270 = out_chan_dep_data_351;
    assign token_351_270 = token_out_vec_351[10];
    assign dep_chan_vld_351_271 = out_chan_dep_vld_vec_351[11];
    assign dep_chan_data_351_271 = out_chan_dep_data_351;
    assign token_351_271 = token_out_vec_351[11];
    assign dep_chan_vld_351_272 = out_chan_dep_vld_vec_351[12];
    assign dep_chan_data_351_272 = out_chan_dep_data_351;
    assign token_351_272 = token_out_vec_351[12];
    assign dep_chan_vld_351_273 = out_chan_dep_vld_vec_351[13];
    assign dep_chan_data_351_273 = out_chan_dep_data_351;
    assign token_351_273 = token_out_vec_351[13];
    assign dep_chan_vld_351_274 = out_chan_dep_vld_vec_351[14];
    assign dep_chan_data_351_274 = out_chan_dep_data_351;
    assign token_351_274 = token_out_vec_351[14];
    assign dep_chan_vld_351_275 = out_chan_dep_vld_vec_351[15];
    assign dep_chan_data_351_275 = out_chan_dep_data_351;
    assign token_351_275 = token_out_vec_351[15];
    assign dep_chan_vld_351_276 = out_chan_dep_vld_vec_351[16];
    assign dep_chan_data_351_276 = out_chan_dep_data_351;
    assign token_351_276 = token_out_vec_351[16];
    assign dep_chan_vld_351_277 = out_chan_dep_vld_vec_351[17];
    assign dep_chan_data_351_277 = out_chan_dep_data_351;
    assign token_351_277 = token_out_vec_351[17];


`include "top_hls_deadlock_report_unit.vh"
