
SBGC32_MimicControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdac  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  0800bfb0  0800bfb0  0000cfb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3f4  0800c3f4  0000e1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c3f4  0800c3f4  0000d3f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3fc  0800c3fc  0000e1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3fc  0800c3fc  0000d3fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c400  0800c400  0000d400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800c404  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  200001dc  0800c5e0  0000e1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  0800c5e0  0000e57c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000211b8  00000000  00000000  0000e20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004758  00000000  00000000  0002f3c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00033b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c1  00000000  00000000  000350f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d53c  00000000  00000000  000361b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000224f6  00000000  00000000  000636ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b931  00000000  00000000  00085be3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00191514  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bdc  00000000  00000000  00191558  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  00198134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001dc 	.word	0x200001dc
 800021c:	00000000 	.word	0x00000000
 8000220:	0800bf94 	.word	0x0800bf94

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e0 	.word	0x200001e0
 800023c:	0800bf94 	.word	0x0800bf94

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9c0 	b.w	8000a00 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	468e      	mov	lr, r1
 8000710:	4604      	mov	r4, r0
 8000712:	4688      	mov	r8, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d962      	bls.n	80007e4 <__udivmoddi4+0xdc>
 800071e:	fab2 f682 	clz	r6, r2
 8000722:	b14e      	cbz	r6, 8000738 <__udivmoddi4+0x30>
 8000724:	f1c6 0320 	rsb	r3, r6, #32
 8000728:	fa01 f806 	lsl.w	r8, r1, r6
 800072c:	fa20 f303 	lsr.w	r3, r0, r3
 8000730:	40b7      	lsls	r7, r6
 8000732:	ea43 0808 	orr.w	r8, r3, r8
 8000736:	40b4      	lsls	r4, r6
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	fa1f fc87 	uxth.w	ip, r7
 8000740:	fbb8 f1fe 	udiv	r1, r8, lr
 8000744:	0c23      	lsrs	r3, r4, #16
 8000746:	fb0e 8811 	mls	r8, lr, r1, r8
 800074a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800074e:	fb01 f20c 	mul.w	r2, r1, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d909      	bls.n	800076a <__udivmoddi4+0x62>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f101 30ff 	add.w	r0, r1, #4294967295
 800075c:	f080 80ea 	bcs.w	8000934 <__udivmoddi4+0x22c>
 8000760:	429a      	cmp	r2, r3
 8000762:	f240 80e7 	bls.w	8000934 <__udivmoddi4+0x22c>
 8000766:	3902      	subs	r1, #2
 8000768:	443b      	add	r3, r7
 800076a:	1a9a      	subs	r2, r3, r2
 800076c:	b2a3      	uxth	r3, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800077a:	fb00 fc0c 	mul.w	ip, r0, ip
 800077e:	459c      	cmp	ip, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x8e>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f100 32ff 	add.w	r2, r0, #4294967295
 8000788:	f080 80d6 	bcs.w	8000938 <__udivmoddi4+0x230>
 800078c:	459c      	cmp	ip, r3
 800078e:	f240 80d3 	bls.w	8000938 <__udivmoddi4+0x230>
 8000792:	443b      	add	r3, r7
 8000794:	3802      	subs	r0, #2
 8000796:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079a:	eba3 030c 	sub.w	r3, r3, ip
 800079e:	2100      	movs	r1, #0
 80007a0:	b11d      	cbz	r5, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40f3      	lsrs	r3, r6
 80007a4:	2200      	movs	r2, #0
 80007a6:	e9c5 3200 	strd	r3, r2, [r5]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d905      	bls.n	80007be <__udivmoddi4+0xb6>
 80007b2:	b10d      	cbz	r5, 80007b8 <__udivmoddi4+0xb0>
 80007b4:	e9c5 0100 	strd	r0, r1, [r5]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4608      	mov	r0, r1
 80007bc:	e7f5      	b.n	80007aa <__udivmoddi4+0xa2>
 80007be:	fab3 f183 	clz	r1, r3
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d146      	bne.n	8000854 <__udivmoddi4+0x14c>
 80007c6:	4573      	cmp	r3, lr
 80007c8:	d302      	bcc.n	80007d0 <__udivmoddi4+0xc8>
 80007ca:	4282      	cmp	r2, r0
 80007cc:	f200 8105 	bhi.w	80009da <__udivmoddi4+0x2d2>
 80007d0:	1a84      	subs	r4, r0, r2
 80007d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007d6:	2001      	movs	r0, #1
 80007d8:	4690      	mov	r8, r2
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d0e5      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007de:	e9c5 4800 	strd	r4, r8, [r5]
 80007e2:	e7e2      	b.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	f000 8090 	beq.w	800090a <__udivmoddi4+0x202>
 80007ea:	fab2 f682 	clz	r6, r2
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	f040 80a4 	bne.w	800093c <__udivmoddi4+0x234>
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	0c03      	lsrs	r3, r0, #16
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	b2bc      	uxth	r4, r7
 8000800:	2101      	movs	r1, #1
 8000802:	fbb2 fcfe 	udiv	ip, r2, lr
 8000806:	fb0e 221c 	mls	r2, lr, ip, r2
 800080a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080e:	fb04 f20c 	mul.w	r2, r4, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d907      	bls.n	8000826 <__udivmoddi4+0x11e>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f10c 38ff 	add.w	r8, ip, #4294967295
 800081c:	d202      	bcs.n	8000824 <__udivmoddi4+0x11c>
 800081e:	429a      	cmp	r2, r3
 8000820:	f200 80e0 	bhi.w	80009e4 <__udivmoddi4+0x2dc>
 8000824:	46c4      	mov	ip, r8
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	fbb3 f2fe 	udiv	r2, r3, lr
 800082c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000830:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000834:	fb02 f404 	mul.w	r4, r2, r4
 8000838:	429c      	cmp	r4, r3
 800083a:	d907      	bls.n	800084c <__udivmoddi4+0x144>
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x142>
 8000844:	429c      	cmp	r4, r3
 8000846:	f200 80ca 	bhi.w	80009de <__udivmoddi4+0x2d6>
 800084a:	4602      	mov	r2, r0
 800084c:	1b1b      	subs	r3, r3, r4
 800084e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000852:	e7a5      	b.n	80007a0 <__udivmoddi4+0x98>
 8000854:	f1c1 0620 	rsb	r6, r1, #32
 8000858:	408b      	lsls	r3, r1
 800085a:	fa22 f706 	lsr.w	r7, r2, r6
 800085e:	431f      	orrs	r7, r3
 8000860:	fa0e f401 	lsl.w	r4, lr, r1
 8000864:	fa20 f306 	lsr.w	r3, r0, r6
 8000868:	fa2e fe06 	lsr.w	lr, lr, r6
 800086c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000870:	4323      	orrs	r3, r4
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	fa1f fc87 	uxth.w	ip, r7
 800087a:	fbbe f0f9 	udiv	r0, lr, r9
 800087e:	0c1c      	lsrs	r4, r3, #16
 8000880:	fb09 ee10 	mls	lr, r9, r0, lr
 8000884:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000888:	fb00 fe0c 	mul.w	lr, r0, ip
 800088c:	45a6      	cmp	lr, r4
 800088e:	fa02 f201 	lsl.w	r2, r2, r1
 8000892:	d909      	bls.n	80008a8 <__udivmoddi4+0x1a0>
 8000894:	193c      	adds	r4, r7, r4
 8000896:	f100 3aff 	add.w	sl, r0, #4294967295
 800089a:	f080 809c 	bcs.w	80009d6 <__udivmoddi4+0x2ce>
 800089e:	45a6      	cmp	lr, r4
 80008a0:	f240 8099 	bls.w	80009d6 <__udivmoddi4+0x2ce>
 80008a4:	3802      	subs	r0, #2
 80008a6:	443c      	add	r4, r7
 80008a8:	eba4 040e 	sub.w	r4, r4, lr
 80008ac:	fa1f fe83 	uxth.w	lr, r3
 80008b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008b4:	fb09 4413 	mls	r4, r9, r3, r4
 80008b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c0:	45a4      	cmp	ip, r4
 80008c2:	d908      	bls.n	80008d6 <__udivmoddi4+0x1ce>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ca:	f080 8082 	bcs.w	80009d2 <__udivmoddi4+0x2ca>
 80008ce:	45a4      	cmp	ip, r4
 80008d0:	d97f      	bls.n	80009d2 <__udivmoddi4+0x2ca>
 80008d2:	3b02      	subs	r3, #2
 80008d4:	443c      	add	r4, r7
 80008d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008da:	eba4 040c 	sub.w	r4, r4, ip
 80008de:	fba0 ec02 	umull	lr, ip, r0, r2
 80008e2:	4564      	cmp	r4, ip
 80008e4:	4673      	mov	r3, lr
 80008e6:	46e1      	mov	r9, ip
 80008e8:	d362      	bcc.n	80009b0 <__udivmoddi4+0x2a8>
 80008ea:	d05f      	beq.n	80009ac <__udivmoddi4+0x2a4>
 80008ec:	b15d      	cbz	r5, 8000906 <__udivmoddi4+0x1fe>
 80008ee:	ebb8 0203 	subs.w	r2, r8, r3
 80008f2:	eb64 0409 	sbc.w	r4, r4, r9
 80008f6:	fa04 f606 	lsl.w	r6, r4, r6
 80008fa:	fa22 f301 	lsr.w	r3, r2, r1
 80008fe:	431e      	orrs	r6, r3
 8000900:	40cc      	lsrs	r4, r1
 8000902:	e9c5 6400 	strd	r6, r4, [r5]
 8000906:	2100      	movs	r1, #0
 8000908:	e74f      	b.n	80007aa <__udivmoddi4+0xa2>
 800090a:	fbb1 fcf2 	udiv	ip, r1, r2
 800090e:	0c01      	lsrs	r1, r0, #16
 8000910:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000914:	b280      	uxth	r0, r0
 8000916:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800091a:	463b      	mov	r3, r7
 800091c:	4638      	mov	r0, r7
 800091e:	463c      	mov	r4, r7
 8000920:	46b8      	mov	r8, r7
 8000922:	46be      	mov	lr, r7
 8000924:	2620      	movs	r6, #32
 8000926:	fbb1 f1f7 	udiv	r1, r1, r7
 800092a:	eba2 0208 	sub.w	r2, r2, r8
 800092e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000932:	e766      	b.n	8000802 <__udivmoddi4+0xfa>
 8000934:	4601      	mov	r1, r0
 8000936:	e718      	b.n	800076a <__udivmoddi4+0x62>
 8000938:	4610      	mov	r0, r2
 800093a:	e72c      	b.n	8000796 <__udivmoddi4+0x8e>
 800093c:	f1c6 0220 	rsb	r2, r6, #32
 8000940:	fa2e f302 	lsr.w	r3, lr, r2
 8000944:	40b7      	lsls	r7, r6
 8000946:	40b1      	lsls	r1, r6
 8000948:	fa20 f202 	lsr.w	r2, r0, r2
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	430a      	orrs	r2, r1
 8000952:	fbb3 f8fe 	udiv	r8, r3, lr
 8000956:	b2bc      	uxth	r4, r7
 8000958:	fb0e 3318 	mls	r3, lr, r8, r3
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000962:	fb08 f904 	mul.w	r9, r8, r4
 8000966:	40b0      	lsls	r0, r6
 8000968:	4589      	cmp	r9, r1
 800096a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800096e:	b280      	uxth	r0, r0
 8000970:	d93e      	bls.n	80009f0 <__udivmoddi4+0x2e8>
 8000972:	1879      	adds	r1, r7, r1
 8000974:	f108 3cff 	add.w	ip, r8, #4294967295
 8000978:	d201      	bcs.n	800097e <__udivmoddi4+0x276>
 800097a:	4589      	cmp	r9, r1
 800097c:	d81f      	bhi.n	80009be <__udivmoddi4+0x2b6>
 800097e:	eba1 0109 	sub.w	r1, r1, r9
 8000982:	fbb1 f9fe 	udiv	r9, r1, lr
 8000986:	fb09 f804 	mul.w	r8, r9, r4
 800098a:	fb0e 1119 	mls	r1, lr, r9, r1
 800098e:	b292      	uxth	r2, r2
 8000990:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000994:	4542      	cmp	r2, r8
 8000996:	d229      	bcs.n	80009ec <__udivmoddi4+0x2e4>
 8000998:	18ba      	adds	r2, r7, r2
 800099a:	f109 31ff 	add.w	r1, r9, #4294967295
 800099e:	d2c4      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a0:	4542      	cmp	r2, r8
 80009a2:	d2c2      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a4:	f1a9 0102 	sub.w	r1, r9, #2
 80009a8:	443a      	add	r2, r7
 80009aa:	e7be      	b.n	800092a <__udivmoddi4+0x222>
 80009ac:	45f0      	cmp	r8, lr
 80009ae:	d29d      	bcs.n	80008ec <__udivmoddi4+0x1e4>
 80009b0:	ebbe 0302 	subs.w	r3, lr, r2
 80009b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009b8:	3801      	subs	r0, #1
 80009ba:	46e1      	mov	r9, ip
 80009bc:	e796      	b.n	80008ec <__udivmoddi4+0x1e4>
 80009be:	eba7 0909 	sub.w	r9, r7, r9
 80009c2:	4449      	add	r1, r9
 80009c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009cc:	fb09 f804 	mul.w	r8, r9, r4
 80009d0:	e7db      	b.n	800098a <__udivmoddi4+0x282>
 80009d2:	4673      	mov	r3, lr
 80009d4:	e77f      	b.n	80008d6 <__udivmoddi4+0x1ce>
 80009d6:	4650      	mov	r0, sl
 80009d8:	e766      	b.n	80008a8 <__udivmoddi4+0x1a0>
 80009da:	4608      	mov	r0, r1
 80009dc:	e6fd      	b.n	80007da <__udivmoddi4+0xd2>
 80009de:	443b      	add	r3, r7
 80009e0:	3a02      	subs	r2, #2
 80009e2:	e733      	b.n	800084c <__udivmoddi4+0x144>
 80009e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e8:	443b      	add	r3, r7
 80009ea:	e71c      	b.n	8000826 <__udivmoddi4+0x11e>
 80009ec:	4649      	mov	r1, r9
 80009ee:	e79c      	b.n	800092a <__udivmoddi4+0x222>
 80009f0:	eba1 0109 	sub.w	r1, r1, r9
 80009f4:	46c4      	mov	ip, r8
 80009f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fa:	fb09 f804 	mul.w	r8, r9, r4
 80009fe:	e7c4      	b.n	800098a <__udivmoddi4+0x282>

08000a00 <__aeabi_idiv0>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000a16:	4b28      	ldr	r3, [pc, #160]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a18:	4a28      	ldr	r2, [pc, #160]	@ (8000abc <MX_ADC1_Init+0xb8>)
 8000a1a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a1c:	4b26      	ldr	r3, [pc, #152]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a1e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000a22:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a24:	4b24      	ldr	r3, [pc, #144]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a2a:	4b23      	ldr	r3, [pc, #140]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a30:	4b21      	ldr	r3, [pc, #132]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a36:	4b20      	ldr	r3, [pc, #128]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a44:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a46:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac0 <MX_ADC1_Init+0xbc>)
 8000a48:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000a50:	4b19      	ldr	r3, [pc, #100]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a52:	2202      	movs	r2, #2
 8000a54:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a56:	4b18      	ldr	r3, [pc, #96]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a5e:	4b16      	ldr	r3, [pc, #88]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a64:	4814      	ldr	r0, [pc, #80]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a66:	f000 ffc7 	bl	80019f8 <HAL_ADC_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a70:	f000 fb30 	bl	80010d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a74:	2305      	movs	r3, #5
 8000a76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000a7c:	2307      	movs	r3, #7
 8000a7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a80:	463b      	mov	r3, r7
 8000a82:	4619      	mov	r1, r3
 8000a84:	480c      	ldr	r0, [pc, #48]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000a86:	f001 fa01 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a90:	f000 fb20 	bl	80010d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000a94:	2306      	movs	r3, #6
 8000a96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a9c:	463b      	mov	r3, r7
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4805      	ldr	r0, [pc, #20]	@ (8000ab8 <MX_ADC1_Init+0xb4>)
 8000aa2:	f001 f9f3 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000aac:	f000 fb12 	bl	80010d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ab0:	bf00      	nop
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	200001f8 	.word	0x200001f8
 8000abc:	40012000 	.word	0x40012000
 8000ac0:	0f000001 	.word	0x0f000001

08000ac4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	@ 0x28
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 0314 	add.w	r3, r7, #20
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a19      	ldr	r2, [pc, #100]	@ (8000b48 <HAL_ADC_MspInit+0x84>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d12b      	bne.n	8000b3e <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ae6:	4b19      	ldr	r3, [pc, #100]	@ (8000b4c <HAL_ADC_MspInit+0x88>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aea:	4a18      	ldr	r2, [pc, #96]	@ (8000b4c <HAL_ADC_MspInit+0x88>)
 8000aec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000af0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000af2:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <HAL_ADC_MspInit+0x88>)
 8000af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000afa:	613b      	str	r3, [r7, #16]
 8000afc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afe:	4b13      	ldr	r3, [pc, #76]	@ (8000b4c <HAL_ADC_MspInit+0x88>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	4a12      	ldr	r2, [pc, #72]	@ (8000b4c <HAL_ADC_MspInit+0x88>)
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0a:	4b10      	ldr	r3, [pc, #64]	@ (8000b4c <HAL_ADC_MspInit+0x88>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000b16:	2360      	movs	r3, #96	@ 0x60
 8000b18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b22:	f107 0314 	add.w	r3, r7, #20
 8000b26:	4619      	mov	r1, r3
 8000b28:	4809      	ldr	r0, [pc, #36]	@ (8000b50 <HAL_ADC_MspInit+0x8c>)
 8000b2a:	f001 fdad 	bl	8002688 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 3, 0);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2103      	movs	r1, #3
 8000b32:	2012      	movs	r0, #18
 8000b34:	f001 fcdf 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000b38:	2012      	movs	r0, #18
 8000b3a:	f001 fcf8 	bl	800252e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b3e:	bf00      	nop
 8000b40:	3728      	adds	r7, #40	@ 0x28
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40012000 	.word	0x40012000
 8000b4c:	40023800 	.word	0x40023800
 8000b50:	40020000 	.word	0x40020000

08000b54 <InitADC>:

/* ‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾
 *													 Low-Layer Functions
 */
void InitADC (InputsInfo_t *inputsInfo, __ADC_STRUCT)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	6039      	str	r1, [r7, #0]
	inputsInfo->adc = adc;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	683a      	ldr	r2, [r7, #0]
 8000b62:	609a      	str	r2, [r3, #8]
	DISABLE_ADC_CR1_EOCIE(inputsInfo->adc);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	689b      	ldr	r3, [r3, #8]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	685a      	ldr	r2, [r3, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689b      	ldr	r3, [r3, #8]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f022 0220 	bic.w	r2, r2, #32
 8000b76:	605a      	str	r2, [r3, #4]

	inputsInfo->_curChannel = 0;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	711a      	strb	r2, [r3, #4]
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <ReadADC_Inputs>:


void ReadADC_Inputs (InputsInfo_t *inputsInfo)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b082      	sub	sp, #8
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
	START_ADC(inputsInfo->adc);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	4618      	mov	r0, r3
 8000b98:	f000 ff72 	bl	8001a80 <HAL_ADC_Start_IT>
}
 8000b9c:	bf00      	nop
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <ADC_DRV_EndConvCallBack>:


void ADC_DRV_EndConvCallBack (InputsInfo_t *inputsInfo)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	inputsInfo->ADC_INx[inputsInfo->_curChannel++] = GET_ADC_CONV_DATA(inputsInfo->adc);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	689b      	ldr	r3, [r3, #8]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	791b      	ldrb	r3, [r3, #4]
 8000bb8:	1c5a      	adds	r2, r3, #1
 8000bba:	b2d0      	uxtb	r0, r2
 8000bbc:	687a      	ldr	r2, [r7, #4]
 8000bbe:	7110      	strb	r0, [r2, #4]
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	b289      	uxth	r1, r1
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	if (inputsInfo->_curChannel >= ADC_CHANNELS_QUAN)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	791b      	ldrb	r3, [r3, #4]
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d902      	bls.n	8000bd8 <ADC_DRV_EndConvCallBack+0x34>
		inputsInfo->_curChannel = 0;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	711a      	strb	r2, [r3, #4]
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <ReadButtonState>:


ui8 ReadButtonState (__GPIO_STRUCT, ui16 pin)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	460b      	mov	r3, r1
 8000bee:	807b      	strh	r3, [r7, #2]
	return READ_PIN(gpio, pin);
 8000bf0:	887b      	ldrh	r3, [r7, #2]
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f001 fef3 	bl	80029e0 <HAL_GPIO_ReadPin>
 8000bfa:	4603      	mov	r3, r0
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0a:	f107 030c 	add.w	r3, r7, #12
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1a:	4b24      	ldr	r3, [pc, #144]	@ (8000cac <MX_GPIO_Init+0xa8>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	4a23      	ldr	r2, [pc, #140]	@ (8000cac <MX_GPIO_Init+0xa8>)
 8000c20:	f043 0304 	orr.w	r3, r3, #4
 8000c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c26:	4b21      	ldr	r3, [pc, #132]	@ (8000cac <MX_GPIO_Init+0xa8>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	f003 0304 	and.w	r3, r3, #4
 8000c2e:	60bb      	str	r3, [r7, #8]
 8000c30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c32:	4b1e      	ldr	r3, [pc, #120]	@ (8000cac <MX_GPIO_Init+0xa8>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	4a1d      	ldr	r2, [pc, #116]	@ (8000cac <MX_GPIO_Init+0xa8>)
 8000c38:	f043 0301 	orr.w	r3, r3, #1
 8000c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cac <MX_GPIO_Init+0xa8>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4a:	4b18      	ldr	r3, [pc, #96]	@ (8000cac <MX_GPIO_Init+0xa8>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	4a17      	ldr	r2, [pc, #92]	@ (8000cac <MX_GPIO_Init+0xa8>)
 8000c50:	f043 0302 	orr.w	r3, r3, #2
 8000c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c56:	4b15      	ldr	r3, [pc, #84]	@ (8000cac <MX_GPIO_Init+0xa8>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	f003 0302 	and.w	r3, r3, #2
 8000c5e:	603b      	str	r3, [r7, #0]
 8000c60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2180      	movs	r1, #128	@ 0x80
 8000c66:	4812      	ldr	r0, [pc, #72]	@ (8000cb0 <MX_GPIO_Init+0xac>)
 8000c68:	f001 fed2 	bl	8002a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MENU_BTN_Pin|REC_BTN_Pin;
 8000c6c:	f242 0302 	movw	r3, #8194	@ 0x2002
 8000c70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c76:	2302      	movs	r3, #2
 8000c78:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c7a:	f107 030c 	add.w	r3, r7, #12
 8000c7e:	4619      	mov	r1, r3
 8000c80:	480c      	ldr	r0, [pc, #48]	@ (8000cb4 <MX_GPIO_Init+0xb0>)
 8000c82:	f001 fd01 	bl	8002688 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c86:	2380      	movs	r3, #128	@ 0x80
 8000c88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c96:	f107 030c 	add.w	r3, r7, #12
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4804      	ldr	r0, [pc, #16]	@ (8000cb0 <MX_GPIO_Init+0xac>)
 8000c9e:	f001 fcf3 	bl	8002688 <HAL_GPIO_Init>

}
 8000ca2:	bf00      	nop
 8000ca4:	3720      	adds	r7, #32
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	40020400 	.word	0x40020400
 8000cb4:	40020800 	.word	0x40020800

08000cb8 <SerialAPI_GetConfirmStatus>:
	 *	@param	*confirm - pointer to confirmation structure
	 *
	 *	@return	sbgcConfirm_t.status
	 */
	static inline sbgcConfirmStatus_t SerialAPI_GetConfirmStatus (sbgcConfirm_t *confirm)
	{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
		return confirm->status;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	79db      	ldrb	r3, [r3, #7]
	}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <AverageInit>:

}			InputsInfo_t;


static inline void AverageInit (AverageValue_t *averageValue, ui8 factor)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	460b      	mov	r3, r1
 8000cda:	70fb      	strb	r3, [r7, #3]
	averageValue->_factor = factor;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	78fa      	ldrb	r2, [r7, #3]
 8000ce0:	719a      	strb	r2, [r3, #6]
	averageValue->avgBuff = 0;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
	averageValue->avgRes = 0;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2200      	movs	r2, #0
 8000cec:	809a      	strh	r2, [r3, #4]
}
 8000cee:	bf00      	nop
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <AverageValue>:


static inline void AverageValue (AverageValue_t *averageValue, i16 value)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	b083      	sub	sp, #12
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
 8000d02:	460b      	mov	r3, r1
 8000d04:	807b      	strh	r3, [r7, #2]
	averageValue->avgBuff += (i32)value - (i32)averageValue->avgRes;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d0e:	6879      	ldr	r1, [r7, #4]
 8000d10:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8000d14:	1a5b      	subs	r3, r3, r1
 8000d16:	441a      	add	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	601a      	str	r2, [r3, #0]
	averageValue->avgRes = (i16)(averageValue->avgBuff >> averageValue->_factor);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	7992      	ldrb	r2, [r2, #6]
 8000d24:	4113      	asrs	r3, r2
 8000d26:	b21a      	sxth	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	809a      	strh	r2, [r3, #4]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d3c:	f000 fdff 	bl	800193e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d40:	f000 f954 	bl	8000fec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d44:	f7ff ff5e 	bl	8000c04 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d48:	f000 fb70 	bl	800142c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000d4c:	f000 fbe0 	bl	8001510 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000d50:	f000 fc0e 	bl	8001570 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000d54:	f7ff fe56 	bl	8000a04 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  	InitADC(&InputsInfo, JOYSTICK_ADC);
 8000d58:	4994      	ldr	r1, [pc, #592]	@ (8000fac <main+0x274>)
 8000d5a:	4895      	ldr	r0, [pc, #596]	@ (8000fb0 <main+0x278>)
 8000d5c:	f7ff fefa 	bl	8000b54 <InitADC>

	/* SimpleBGC32 Init */
	SBGC32_Init(&SBGC32_Device);
 8000d60:	4894      	ldr	r0, [pc, #592]	@ (8000fb4 <main+0x27c>)
 8000d62:	f006 fe8b 	bl	8007a7c <SBGC32_Init>

	/* Control Configurations */
	Control.mode[PITCH] = CtrlMODE_ANGLE;
 8000d66:	4b94      	ldr	r3, [pc, #592]	@ (8000fb8 <main+0x280>)
 8000d68:	2202      	movs	r2, #2
 8000d6a:	705a      	strb	r2, [r3, #1]
	Control.mode[YAW] = CtrlMODE_ANGLE;
 8000d6c:	4b92      	ldr	r3, [pc, #584]	@ (8000fb8 <main+0x280>)
 8000d6e:	2202      	movs	r2, #2
 8000d70:	709a      	strb	r2, [r3, #2]

	Control.AxisC[PITCH].angle = 0;
 8000d72:	4b91      	ldr	r3, [pc, #580]	@ (8000fb8 <main+0x280>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	725a      	strb	r2, [r3, #9]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	729a      	strb	r2, [r3, #10]
	Control.AxisC[YAW].angle = 0;
 8000d7c:	4b8e      	ldr	r3, [pc, #568]	@ (8000fb8 <main+0x280>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	735a      	strb	r2, [r3, #13]
 8000d82:	2200      	movs	r2, #0
 8000d84:	739a      	strb	r2, [r3, #14]

	#ifdef SET_SPEED

		Control.AxisC[PITCH].speed = SET_SPEED;
 8000d86:	4b8c      	ldr	r3, [pc, #560]	@ (8000fb8 <main+0x280>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f062 020b 	orn	r2, r2, #11
 8000d8e:	71da      	strb	r2, [r3, #7]
 8000d90:	2200      	movs	r2, #0
 8000d92:	f042 0201 	orr.w	r2, r2, #1
 8000d96:	721a      	strb	r2, [r3, #8]
		Control.AxisC[YAW].speed = SET_SPEED;
 8000d98:	4b87      	ldr	r3, [pc, #540]	@ (8000fb8 <main+0x280>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f062 020b 	orn	r2, r2, #11
 8000da0:	72da      	strb	r2, [r3, #11]
 8000da2:	2200      	movs	r2, #0
 8000da4:	f042 0201 	orr.w	r2, r2, #1
 8000da8:	731a      	strb	r2, [r3, #12]

	#endif

	ControlConfig.flags = CtrlCONFIG_FLAG_NO_CONFIRM;
 8000daa:	4b84      	ldr	r3, [pc, #528]	@ (8000fbc <main+0x284>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	f042 0201 	orr.w	r2, r2, #1
 8000db2:	775a      	strb	r2, [r3, #29]
 8000db4:	2200      	movs	r2, #0
 8000db6:	779a      	strb	r2, [r3, #30]

	InputsInfo.recBtn = BTN_RELEASED;
 8000db8:	4b7d      	ldr	r3, [pc, #500]	@ (8000fb0 <main+0x278>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	731a      	strb	r2, [r3, #12]
	InputsInfo.menuBtn = BTN_RELEASED;
 8000dbe:	4b7c      	ldr	r3, [pc, #496]	@ (8000fb0 <main+0x278>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	735a      	strb	r2, [r3, #13]

	AverageInit(&JoystickAverage[0], LOW_PASS_FACTOR);
 8000dc4:	2108      	movs	r1, #8
 8000dc6:	487e      	ldr	r0, [pc, #504]	@ (8000fc0 <main+0x288>)
 8000dc8:	f7ff ff82 	bl	8000cd0 <AverageInit>
	AverageInit(&JoystickAverage[1], LOW_PASS_FACTOR);
 8000dcc:	2108      	movs	r1, #8
 8000dce:	487d      	ldr	r0, [pc, #500]	@ (8000fc4 <main+0x28c>)
 8000dd0:	f7ff ff7e 	bl	8000cd0 <AverageInit>

	servoOut[PWM_SERVO_OUT_IDX] = PWM_CAM_REC_OFF;
 8000dd4:	4b7c      	ldr	r3, [pc, #496]	@ (8000fc8 <main+0x290>)
 8000dd6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000dda:	805a      	strh	r2, [r3, #2]


	SBGC32_ControlConfig(&SBGC32_Device, &ControlConfig, SBGC_NO_CONFIRM);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	4977      	ldr	r1, [pc, #476]	@ (8000fbc <main+0x284>)
 8000de0:	4874      	ldr	r0, [pc, #464]	@ (8000fb4 <main+0x27c>)
 8000de2:	f006 fd7d 	bl	80078e0 <SBGC32_ControlConfig>

	SBGC32_SetServoOut(&SBGC32_Device, servoOut);
 8000de6:	4978      	ldr	r1, [pc, #480]	@ (8000fc8 <main+0x290>)
 8000de8:	4872      	ldr	r0, [pc, #456]	@ (8000fb4 <main+0x27c>)
 8000dea:	f006 fdaa 	bl	8007942 <SBGC32_SetServoOut>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		/* Getting current time */
		currentTime = sbgcGetTick();
 8000dee:	f006 fbd3 	bl	8007598 <DriverSBGC32_GetTimeMs>
 8000df2:	4603      	mov	r3, r0
 8000df4:	4a75      	ldr	r2, [pc, #468]	@ (8000fcc <main+0x294>)
 8000df6:	6013      	str	r3, [r2, #0]


		/* - - - - - - - - - - Joystick Handling - - - - - - - - - - */

		ReadADC_Inputs(&InputsInfo);
 8000df8:	486d      	ldr	r0, [pc, #436]	@ (8000fb0 <main+0x278>)
 8000dfa:	f7ff fec6 	bl	8000b8a <ReadADC_Inputs>

		AverageValue(&JoystickAverage[0], (i16)sbgcDegreeToAngle(YAW_ANGLE_MIN) +
			(i16)((i32)InputsInfo.ADC_INx[ADC_JOY_Y] * sbgcDegreeToAngle(YAW_ANGLE_MAX - YAW_ANGLE_MIN) / (1 << ADC_RESOLUTION)));
 8000dfe:	4b6c      	ldr	r3, [pc, #432]	@ (8000fb0 <main+0x278>)
 8000e00:	885b      	ldrh	r3, [r3, #2]
 8000e02:	ee07 3a90 	vmov	s15, r3
 8000e06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e0a:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8000fd0 <main+0x298>
 8000e0e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e12:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8000fd4 <main+0x29c>
 8000e16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e1e:	ee17 3a90 	vmov	r3, s15
 8000e22:	b21b      	sxth	r3, r3
 8000e24:	b29b      	uxth	r3, r3
		AverageValue(&JoystickAverage[0], (i16)sbgcDegreeToAngle(YAW_ANGLE_MIN) +
 8000e26:	3b01      	subs	r3, #1
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	b21b      	sxth	r3, r3
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4864      	ldr	r0, [pc, #400]	@ (8000fc0 <main+0x288>)
 8000e30:	f7ff ff63 	bl	8000cfa <AverageValue>

		AverageValue(&JoystickAverage[1], (i16)sbgcDegreeToAngle(PITCH_ANGLE_MIN) +
			(i16)((i32)InputsInfo.ADC_INx[ADC_JOY_X] * sbgcDegreeToAngle(PITCH_ANGLE_MAX - PITCH_ANGLE_MIN) / (1 << ADC_RESOLUTION)));
 8000e34:	4b5e      	ldr	r3, [pc, #376]	@ (8000fb0 <main+0x278>)
 8000e36:	881b      	ldrh	r3, [r3, #0]
 8000e38:	ee07 3a90 	vmov	s15, r3
 8000e3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e40:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8000fd0 <main+0x298>
 8000e44:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e48:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8000fd4 <main+0x29c>
 8000e4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e54:	ee17 3a90 	vmov	r3, s15
 8000e58:	b21b      	sxth	r3, r3
 8000e5a:	b29b      	uxth	r3, r3
		AverageValue(&JoystickAverage[1], (i16)sbgcDegreeToAngle(PITCH_ANGLE_MIN) +
 8000e5c:	3b01      	subs	r3, #1
 8000e5e:	b29b      	uxth	r3, r3
 8000e60:	b21b      	sxth	r3, r3
 8000e62:	4619      	mov	r1, r3
 8000e64:	4857      	ldr	r0, [pc, #348]	@ (8000fc4 <main+0x28c>)
 8000e66:	f7ff ff48 	bl	8000cfa <AverageValue>


		if ((currentTime - lastControlTime ) > CMD_CONTROL_DELAY)
 8000e6a:	4b58      	ldr	r3, [pc, #352]	@ (8000fcc <main+0x294>)
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	4b5a      	ldr	r3, [pc, #360]	@ (8000fd8 <main+0x2a0>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	2b14      	cmp	r3, #20
 8000e76:	d913      	bls.n	8000ea0 <main+0x168>
		{
			lastControlTime = currentTime;
 8000e78:	4b54      	ldr	r3, [pc, #336]	@ (8000fcc <main+0x294>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a56      	ldr	r2, [pc, #344]	@ (8000fd8 <main+0x2a0>)
 8000e7e:	6013      	str	r3, [r2, #0]

			Control.AxisC[PITCH].angle = JoystickAverage[1].avgRes;
 8000e80:	4b4f      	ldr	r3, [pc, #316]	@ (8000fc0 <main+0x288>)
 8000e82:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8000e86:	4b4c      	ldr	r3, [pc, #304]	@ (8000fb8 <main+0x280>)
 8000e88:	f8a3 2009 	strh.w	r2, [r3, #9]
			Control.AxisC[YAW].angle = JoystickAverage[0].avgRes;
 8000e8c:	4b4c      	ldr	r3, [pc, #304]	@ (8000fc0 <main+0x288>)
 8000e8e:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8000e92:	4b49      	ldr	r3, [pc, #292]	@ (8000fb8 <main+0x280>)
 8000e94:	f8a3 200d 	strh.w	r2, [r3, #13]

			SBGC32_Control(&SBGC32_Device, &Control);
 8000e98:	4947      	ldr	r1, [pc, #284]	@ (8000fb8 <main+0x280>)
 8000e9a:	4846      	ldr	r0, [pc, #280]	@ (8000fb4 <main+0x27c>)
 8000e9c:	f006 fcfe 	bl	800789c <SBGC32_Control>
		}


		/*  - - - - - - - - - - Buttons Handling - - - - - - - - - - */
		/* Rec Button - for long press */
		if (ReadButtonState(REC_BTN_PORT, REC_BTN_PIN))
 8000ea0:	2102      	movs	r1, #2
 8000ea2:	484e      	ldr	r0, [pc, #312]	@ (8000fdc <main+0x2a4>)
 8000ea4:	f7ff fe9e 	bl	8000be4 <ReadButtonState>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d01f      	beq.n	8000eee <main+0x1b6>
		{
			if (InputsInfo.recBtn != BTN_PRESSED)
 8000eae:	4b40      	ldr	r3, [pc, #256]	@ (8000fb0 <main+0x278>)
 8000eb0:	7b1b      	ldrb	r3, [r3, #12]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d006      	beq.n	8000ec4 <main+0x18c>
			{
				lastButtonTime = currentTime;
 8000eb6:	4b45      	ldr	r3, [pc, #276]	@ (8000fcc <main+0x294>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a49      	ldr	r2, [pc, #292]	@ (8000fe0 <main+0x2a8>)
 8000ebc:	6013      	str	r3, [r2, #0]
				InputsInfo.recBtn = BTN_PRESSED;
 8000ebe:	4b3c      	ldr	r3, [pc, #240]	@ (8000fb0 <main+0x278>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	731a      	strb	r2, [r3, #12]
			}

			if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE))
 8000ec4:	4b41      	ldr	r3, [pc, #260]	@ (8000fcc <main+0x294>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b45      	ldr	r3, [pc, #276]	@ (8000fe0 <main+0x2a8>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	2b64      	cmp	r3, #100	@ 0x64
 8000ed0:	d928      	bls.n	8000f24 <main+0x1ec>
			{
				servoOut[PWM_SERVO_OUT_IDX] = PWM_CAM_REC_ON;
 8000ed2:	4b3d      	ldr	r3, [pc, #244]	@ (8000fc8 <main+0x290>)
 8000ed4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000ed8:	805a      	strh	r2, [r3, #2]
				SBGC32_SetServoOut(&SBGC32_Device, servoOut);
 8000eda:	493b      	ldr	r1, [pc, #236]	@ (8000fc8 <main+0x290>)
 8000edc:	4835      	ldr	r0, [pc, #212]	@ (8000fb4 <main+0x27c>)
 8000ede:	f006 fd30 	bl	8007942 <SBGC32_SetServoOut>
				DEBUG_LED_ON;
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	2180      	movs	r1, #128	@ 0x80
 8000ee6:	483f      	ldr	r0, [pc, #252]	@ (8000fe4 <main+0x2ac>)
 8000ee8:	f001 fd92 	bl	8002a10 <HAL_GPIO_WritePin>
 8000eec:	e01a      	b.n	8000f24 <main+0x1ec>
			}
		}

		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000eee:	4b37      	ldr	r3, [pc, #220]	@ (8000fcc <main+0x294>)
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8000fe0 <main+0x2a8>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	2b64      	cmp	r3, #100	@ 0x64
 8000efa:	d913      	bls.n	8000f24 <main+0x1ec>
				 (InputsInfo.recBtn == BTN_PRESSED))
 8000efc:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb0 <main+0x278>)
 8000efe:	7b1b      	ldrb	r3, [r3, #12]
		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d10f      	bne.n	8000f24 <main+0x1ec>
		{
			servoOut[PWM_SERVO_OUT_IDX] = PWM_CAM_REC_OFF;
 8000f04:	4b30      	ldr	r3, [pc, #192]	@ (8000fc8 <main+0x290>)
 8000f06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f0a:	805a      	strh	r2, [r3, #2]
			SBGC32_SetServoOut(&SBGC32_Device, servoOut);
 8000f0c:	492e      	ldr	r1, [pc, #184]	@ (8000fc8 <main+0x290>)
 8000f0e:	4829      	ldr	r0, [pc, #164]	@ (8000fb4 <main+0x27c>)
 8000f10:	f006 fd17 	bl	8007942 <SBGC32_SetServoOut>
			DEBUG_LED_OFF;
 8000f14:	2200      	movs	r2, #0
 8000f16:	2180      	movs	r1, #128	@ 0x80
 8000f18:	4832      	ldr	r0, [pc, #200]	@ (8000fe4 <main+0x2ac>)
 8000f1a:	f001 fd79 	bl	8002a10 <HAL_GPIO_WritePin>
			InputsInfo.recBtn = BTN_RELEASED;
 8000f1e:	4b24      	ldr	r3, [pc, #144]	@ (8000fb0 <main+0x278>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	731a      	strb	r2, [r3, #12]
		}

		/* Menu Button */
		if (ReadButtonState(MENU_BTN_PORT, MENU_BTN_PIN))
 8000f24:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f28:	482c      	ldr	r0, [pc, #176]	@ (8000fdc <main+0x2a4>)
 8000f2a:	f7ff fe5b 	bl	8000be4 <ReadButtonState>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d024      	beq.n	8000f7e <main+0x246>
		{
			if (InputsInfo.menuBtn == BTN_RELEASED)
 8000f34:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb0 <main+0x278>)
 8000f36:	7b5b      	ldrb	r3, [r3, #13]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d106      	bne.n	8000f4a <main+0x212>
			{
				lastButtonTime = currentTime;
 8000f3c:	4b23      	ldr	r3, [pc, #140]	@ (8000fcc <main+0x294>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a27      	ldr	r2, [pc, #156]	@ (8000fe0 <main+0x2a8>)
 8000f42:	6013      	str	r3, [r2, #0]
				InputsInfo.menuBtn = BTN_PRESSED;
 8000f44:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb0 <main+0x278>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	735a      	strb	r2, [r3, #13]
			}

			if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f4a:	4b20      	ldr	r3, [pc, #128]	@ (8000fcc <main+0x294>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	4b24      	ldr	r3, [pc, #144]	@ (8000fe0 <main+0x2a8>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	1ad3      	subs	r3, r2, r3
 8000f54:	2b64      	cmp	r3, #100	@ 0x64
 8000f56:	d920      	bls.n	8000f9a <main+0x262>
				(InputsInfo.menuBtn != BTN_POST_PRESSED))
 8000f58:	4b15      	ldr	r3, [pc, #84]	@ (8000fb0 <main+0x278>)
 8000f5a:	7b5b      	ldrb	r3, [r3, #13]
			if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d01c      	beq.n	8000f9a <main+0x262>
			{
				SBGC32_ExecuteMenu(&SBGC32_Device, MENU_CMD_BUTTON_PRESS, &Confirm);
 8000f60:	4a21      	ldr	r2, [pc, #132]	@ (8000fe8 <main+0x2b0>)
 8000f62:	2116      	movs	r1, #22
 8000f64:	4813      	ldr	r0, [pc, #76]	@ (8000fb4 <main+0x27c>)
 8000f66:	f006 fd2c 	bl	80079c2 <SBGC32_ExecuteMenu>

				if (SerialAPI_GetConfirmStatus(&Confirm) == sbgcCONFIRM_RECEIVED)
 8000f6a:	481f      	ldr	r0, [pc, #124]	@ (8000fe8 <main+0x2b0>)
 8000f6c:	f7ff fea4 	bl	8000cb8 <SerialAPI_GetConfirmStatus>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d111      	bne.n	8000f9a <main+0x262>
					InputsInfo.menuBtn = BTN_POST_PRESSED;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <main+0x278>)
 8000f78:	2202      	movs	r2, #2
 8000f7a:	735a      	strb	r2, [r3, #13]
 8000f7c:	e00d      	b.n	8000f9a <main+0x262>
			}
		}

		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f7e:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <main+0x294>)
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	4b17      	ldr	r3, [pc, #92]	@ (8000fe0 <main+0x2a8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	2b64      	cmp	r3, #100	@ 0x64
 8000f8a:	d906      	bls.n	8000f9a <main+0x262>
				 (InputsInfo.menuBtn != BTN_RELEASED))
 8000f8c:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <main+0x278>)
 8000f8e:	7b5b      	ldrb	r3, [r3, #13]
		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d002      	beq.n	8000f9a <main+0x262>
			InputsInfo.menuBtn = BTN_RELEASED;
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <main+0x278>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	735a      	strb	r2, [r3, #13]


		/* Make a constant sampling time by inserting a delay of 1 ms */
		while ((sbgcGetTick() - currentTime) < 1);
 8000f9a:	bf00      	nop
 8000f9c:	f006 fafc 	bl	8007598 <DriverSBGC32_GetTimeMs>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <main+0x294>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d0f8      	beq.n	8000f9c <main+0x264>
		currentTime = sbgcGetTick();
 8000faa:	e720      	b.n	8000dee <main+0xb6>
 8000fac:	200001f8 	.word	0x200001f8
 8000fb0:	20000290 	.word	0x20000290
 8000fb4:	20000240 	.word	0x20000240
 8000fb8:	2000024c 	.word	0x2000024c
 8000fbc:	2000025c 	.word	0x2000025c
 8000fc0:	200002a0 	.word	0x200002a0
 8000fc4:	200002a8 	.word	0x200002a8
 8000fc8:	20000000 	.word	0x20000000
 8000fcc:	200002b0 	.word	0x200002b0
 8000fd0:	4028c000 	.word	0x4028c000
 8000fd4:	45800000 	.word	0x45800000
 8000fd8:	200002b4 	.word	0x200002b4
 8000fdc:	40020800 	.word	0x40020800
 8000fe0:	200002b8 	.word	0x200002b8
 8000fe4:	40020400 	.word	0x40020400
 8000fe8:	20000288 	.word	0x20000288

08000fec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b094      	sub	sp, #80	@ 0x50
 8000ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff2:	f107 031c 	add.w	r3, r7, #28
 8000ff6:	2234      	movs	r2, #52	@ 0x34
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f007 fd6b 	bl	8008ad6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001000:	f107 0308 	add.w	r3, r7, #8
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001010:	4b2b      	ldr	r3, [pc, #172]	@ (80010c0 <SystemClock_Config+0xd4>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001014:	4a2a      	ldr	r2, [pc, #168]	@ (80010c0 <SystemClock_Config+0xd4>)
 8001016:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800101a:	6413      	str	r3, [r2, #64]	@ 0x40
 800101c:	4b28      	ldr	r3, [pc, #160]	@ (80010c0 <SystemClock_Config+0xd4>)
 800101e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001020:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001028:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <SystemClock_Config+0xd8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a25      	ldr	r2, [pc, #148]	@ (80010c4 <SystemClock_Config+0xd8>)
 800102e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	4b23      	ldr	r3, [pc, #140]	@ (80010c4 <SystemClock_Config+0xd8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800103c:	603b      	str	r3, [r7, #0]
 800103e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001040:	2302      	movs	r3, #2
 8001042:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001044:	2301      	movs	r3, #1
 8001046:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001048:	2310      	movs	r3, #16
 800104a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800104c:	2302      	movs	r3, #2
 800104e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001050:	2300      	movs	r3, #0
 8001052:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001054:	2308      	movs	r3, #8
 8001056:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001058:	23d8      	movs	r3, #216	@ 0xd8
 800105a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800105c:	2302      	movs	r3, #2
 800105e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001060:	2302      	movs	r3, #2
 8001062:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001064:	2302      	movs	r3, #2
 8001066:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001068:	f107 031c 	add.w	r3, r7, #28
 800106c:	4618      	mov	r0, r3
 800106e:	f001 fd39 	bl	8002ae4 <HAL_RCC_OscConfig>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001078:	f000 f82c 	bl	80010d4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800107c:	f001 fce2 	bl	8002a44 <HAL_PWREx_EnableOverDrive>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001086:	f000 f825 	bl	80010d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800108a:	230f      	movs	r3, #15
 800108c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800108e:	2302      	movs	r3, #2
 8001090:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001096:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800109a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800109c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010a0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80010a2:	f107 0308 	add.w	r3, r7, #8
 80010a6:	2107      	movs	r1, #7
 80010a8:	4618      	mov	r0, r3
 80010aa:	f001 ffc9 	bl	8003040 <HAL_RCC_ClockConfig>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80010b4:	f000 f80e 	bl	80010d4 <Error_Handler>
  }
}
 80010b8:	bf00      	nop
 80010ba:	3750      	adds	r7, #80	@ 0x50
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40023800 	.word	0x40023800
 80010c4:	40007000 	.word	0x40007000

080010c8 <SerialAPI_FatalErrorHandler>:

/* USER CODE BEGIN 4 */

void SerialAPI_FatalErrorHandler (void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010cc:	b672      	cpsid	i
}
 80010ce:	bf00      	nop
	/* User common error handler */
	__disable_irq();

	while (1);
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <SerialAPI_FatalErrorHandler+0x8>

080010d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80010d8:	b672      	cpsid	i
}
 80010da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <Error_Handler+0x8>

080010e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <HAL_MspInit+0x44>)
 80010e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001124 <HAL_MspInit+0x44>)
 80010ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80010f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <HAL_MspInit+0x44>)
 80010f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010fe:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <HAL_MspInit+0x44>)
 8001100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001102:	4a08      	ldr	r2, [pc, #32]	@ (8001124 <HAL_MspInit+0x44>)
 8001104:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001108:	6453      	str	r3, [r2, #68]	@ 0x44
 800110a:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <HAL_MspInit+0x44>)
 800110c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001112:	603b      	str	r3, [r7, #0]
 8001114:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40023800 	.word	0x40023800

08001128 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <NMI_Handler+0x4>

08001130 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001134:	bf00      	nop
 8001136:	e7fd      	b.n	8001134 <HardFault_Handler+0x4>

08001138 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <MemManage_Handler+0x4>

08001140 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001144:	bf00      	nop
 8001146:	e7fd      	b.n	8001144 <BusFault_Handler+0x4>

08001148 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <UsageFault_Handler+0x4>

08001150 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800115e:	b480      	push	{r7}
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr

0800117a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800117e:	f000 fc1b 	bl	80019b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
	...

08001188 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

	/*  - - - - - ADC1 Interrupt Flags Check - - - - - */

	if (GET_FLAG_ADC_SR_EOC(JOYSTICK_ADC) &&
 800118c:	4b0a      	ldr	r3, [pc, #40]	@ (80011b8 <ADC_IRQHandler+0x30>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	2b02      	cmp	r3, #2
 8001198:	d109      	bne.n	80011ae <ADC_IRQHandler+0x26>
		GET_FLAG_ADC_CR1_EOCIE(JOYSTICK_ADC))
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <ADC_IRQHandler+0x30>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f003 0320 	and.w	r3, r3, #32
	if (GET_FLAG_ADC_SR_EOC(JOYSTICK_ADC) &&
 80011a4:	2b20      	cmp	r3, #32
 80011a6:	d102      	bne.n	80011ae <ADC_IRQHandler+0x26>
		ADC_DRV_EndConvCallBack(&InputsInfo);
 80011a8:	4804      	ldr	r0, [pc, #16]	@ (80011bc <ADC_IRQHandler+0x34>)
 80011aa:	f7ff fcfb 	bl	8000ba4 <ADC_DRV_EndConvCallBack>

	/* - - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80011ae:	4802      	ldr	r0, [pc, #8]	@ (80011b8 <ADC_IRQHandler+0x30>)
 80011b0:	f000 fd3e 	bl	8001c30 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200001f8 	.word	0x200001f8
 80011bc:	20000290 	.word	0x20000290

080011c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

	/*  - - - - - TIM2 Interrupt Flags Check - - - - - */

	sbgcTimerIRQ_Handler(&SBGC32_Device)
 80011c4:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <TIM2_IRQHandler+0x38>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	691b      	ldr	r3, [r3, #16]
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d10c      	bne.n	80011ec <TIM2_IRQHandler+0x2c>
 80011d2:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <TIM2_IRQHandler+0x38>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	f003 0301 	and.w	r3, r3, #1
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d105      	bne.n	80011ec <TIM2_IRQHandler+0x2c>
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <TIM2_IRQHandler+0x3c>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f006 f9e2 	bl	80075b0 <DriverSBGC32_TimerCallBack>

	/* - - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011ec:	4802      	ldr	r0, [pc, #8]	@ (80011f8 <TIM2_IRQHandler+0x38>)
 80011ee:	f002 fe05 	bl	8003dfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	200002c0 	.word	0x200002c0
 80011fc:	20000240 	.word	0x20000240

08001200 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	/* - - - - - UART1 Interrupt Flags Check - - - - - */

	sbgcUART_IRQ_Handler(&SBGC32_Device)
 8001204:	4b1b      	ldr	r3, [pc, #108]	@ (8001274 <USART1_IRQHandler+0x74>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800120e:	2b40      	cmp	r3, #64	@ 0x40
 8001210:	d10c      	bne.n	800122c <USART1_IRQHandler+0x2c>
 8001212:	4b18      	ldr	r3, [pc, #96]	@ (8001274 <USART1_IRQHandler+0x74>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800121c:	2b00      	cmp	r3, #0
 800121e:	d005      	beq.n	800122c <USART1_IRQHandler+0x2c>
 8001220:	4b15      	ldr	r3, [pc, #84]	@ (8001278 <USART1_IRQHandler+0x78>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f006 fa32 	bl	8007690 <DriverSBGC32_UART_TxCallBack>
 800122c:	4b11      	ldr	r3, [pc, #68]	@ (8001274 <USART1_IRQHandler+0x74>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	69db      	ldr	r3, [r3, #28]
 8001232:	f003 0320 	and.w	r3, r3, #32
 8001236:	2b20      	cmp	r3, #32
 8001238:	d10c      	bne.n	8001254 <USART1_IRQHandler+0x54>
 800123a:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <USART1_IRQHandler+0x74>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0320 	and.w	r3, r3, #32
 8001244:	2b00      	cmp	r3, #0
 8001246:	d005      	beq.n	8001254 <USART1_IRQHandler+0x54>
 8001248:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <USART1_IRQHandler+0x78>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f006 fabe 	bl	80077d0 <DriverSBGC32_UART_RxCallBack>
 8001254:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <USART1_IRQHandler+0x74>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	69db      	ldr	r3, [r3, #28]
 800125a:	f003 0308 	and.w	r3, r3, #8
 800125e:	2b08      	cmp	r3, #8
 8001260:	d103      	bne.n	800126a <USART1_IRQHandler+0x6a>
 8001262:	4b04      	ldr	r3, [pc, #16]	@ (8001274 <USART1_IRQHandler+0x74>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2208      	movs	r2, #8
 8001268:	621a      	str	r2, [r3, #32]

	/* - - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800126a:	4802      	ldr	r0, [pc, #8]	@ (8001274 <USART1_IRQHandler+0x74>)
 800126c:	f003 fa16 	bl	800469c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	2000030c 	.word	0x2000030c
 8001278:	20000240 	.word	0x20000240

0800127c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
	return 1;
 8001280:	2301      	movs	r3, #1
}
 8001282:	4618      	mov	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <_kill>:

int _kill(int pid, int sig)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001296:	f007 fc81 	bl	8008b9c <__errno>
 800129a:	4603      	mov	r3, r0
 800129c:	2216      	movs	r2, #22
 800129e:	601a      	str	r2, [r3, #0]
	return -1;
 80012a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <_exit>:

void _exit (int status)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80012b4:	f04f 31ff 	mov.w	r1, #4294967295
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff ffe7 	bl	800128c <_kill>
	while (1) {}		/* Make sure we hang here */
 80012be:	bf00      	nop
 80012c0:	e7fd      	b.n	80012be <_exit+0x12>

080012c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b086      	sub	sp, #24
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	60f8      	str	r0, [r7, #12]
 80012ca:	60b9      	str	r1, [r7, #8]
 80012cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	e00a      	b.n	80012ea <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012d4:	f3af 8000 	nop.w
 80012d8:	4601      	mov	r1, r0
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	1c5a      	adds	r2, r3, #1
 80012de:	60ba      	str	r2, [r7, #8]
 80012e0:	b2ca      	uxtb	r2, r1
 80012e2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	3301      	adds	r3, #1
 80012e8:	617b      	str	r3, [r7, #20]
 80012ea:	697a      	ldr	r2, [r7, #20]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	dbf0      	blt.n	80012d4 <_read+0x12>
	}

return len;
 80012f2:	687b      	ldr	r3, [r7, #4]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]
 800130c:	e009      	b.n	8001322 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	1c5a      	adds	r2, r3, #1
 8001312:	60ba      	str	r2, [r7, #8]
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	3301      	adds	r3, #1
 8001320:	617b      	str	r3, [r7, #20]
 8001322:	697a      	ldr	r2, [r7, #20]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	429a      	cmp	r2, r3
 8001328:	dbf1      	blt.n	800130e <_write+0x12>
	}
	return len;
 800132a:	687b      	ldr	r3, [r7, #4]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <_close>:

int _close(int file)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	return -1;
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001340:	4618      	mov	r0, r3
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800135c:	605a      	str	r2, [r3, #4]
	return 0;
 800135e:	2300      	movs	r3, #0
}
 8001360:	4618      	mov	r0, r3
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <_isatty>:

int _isatty(int file)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	return 1;
 8001374:	2301      	movs	r3, #1
}
 8001376:	4618      	mov	r0, r3
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001382:	b480      	push	{r7}
 8001384:	b085      	sub	sp, #20
 8001386:	af00      	add	r7, sp, #0
 8001388:	60f8      	str	r0, [r7, #12]
 800138a:	60b9      	str	r1, [r7, #8]
 800138c:	607a      	str	r2, [r7, #4]
	return 0;
 800138e:	2300      	movs	r3, #0
}
 8001390:	4618      	mov	r0, r3
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013a4:	4a14      	ldr	r2, [pc, #80]	@ (80013f8 <_sbrk+0x5c>)
 80013a6:	4b15      	ldr	r3, [pc, #84]	@ (80013fc <_sbrk+0x60>)
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013b0:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <_sbrk+0x64>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d102      	bne.n	80013be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013b8:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <_sbrk+0x64>)
 80013ba:	4a12      	ldr	r2, [pc, #72]	@ (8001404 <_sbrk+0x68>)
 80013bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013be:	4b10      	ldr	r3, [pc, #64]	@ (8001400 <_sbrk+0x64>)
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4413      	add	r3, r2
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d207      	bcs.n	80013dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013cc:	f007 fbe6 	bl	8008b9c <__errno>
 80013d0:	4603      	mov	r3, r0
 80013d2:	220c      	movs	r2, #12
 80013d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013d6:	f04f 33ff 	mov.w	r3, #4294967295
 80013da:	e009      	b.n	80013f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013dc:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <_sbrk+0x64>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013e2:	4b07      	ldr	r3, [pc, #28]	@ (8001400 <_sbrk+0x64>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	4a05      	ldr	r2, [pc, #20]	@ (8001400 <_sbrk+0x64>)
 80013ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ee:	68fb      	ldr	r3, [r7, #12]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3718      	adds	r7, #24
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20080000 	.word	0x20080000
 80013fc:	00000400 	.word	0x00000400
 8001400:	200002bc 	.word	0x200002bc
 8001404:	20000580 	.word	0x20000580

08001408 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800140c:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <SystemInit+0x20>)
 800140e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001412:	4a05      	ldr	r2, [pc, #20]	@ (8001428 <SystemInit+0x20>)
 8001414:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001418:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001432:	f107 0310 	add.w	r3, r7, #16
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001440:	1d3b      	adds	r3, r7, #4
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800144a:	4b1e      	ldr	r3, [pc, #120]	@ (80014c4 <MX_TIM2_Init+0x98>)
 800144c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001450:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 8001452:	4b1c      	ldr	r3, [pc, #112]	@ (80014c4 <MX_TIM2_Init+0x98>)
 8001454:	226b      	movs	r2, #107	@ 0x6b
 8001456:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001458:	4b1a      	ldr	r3, [pc, #104]	@ (80014c4 <MX_TIM2_Init+0x98>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800145e:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <MX_TIM2_Init+0x98>)
 8001460:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001464:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001466:	4b17      	ldr	r3, [pc, #92]	@ (80014c4 <MX_TIM2_Init+0x98>)
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800146c:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <MX_TIM2_Init+0x98>)
 800146e:	2200      	movs	r2, #0
 8001470:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001472:	4814      	ldr	r0, [pc, #80]	@ (80014c4 <MX_TIM2_Init+0x98>)
 8001474:	f002 fbf2 	bl	8003c5c <HAL_TIM_Base_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800147e:	f7ff fe29 	bl	80010d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001482:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001486:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001488:	f107 0310 	add.w	r3, r7, #16
 800148c:	4619      	mov	r1, r3
 800148e:	480d      	ldr	r0, [pc, #52]	@ (80014c4 <MX_TIM2_Init+0x98>)
 8001490:	f002 fdd4 	bl	800403c <HAL_TIM_ConfigClockSource>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800149a:	f7ff fe1b 	bl	80010d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800149e:	2320      	movs	r3, #32
 80014a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	4619      	mov	r1, r3
 80014aa:	4806      	ldr	r0, [pc, #24]	@ (80014c4 <MX_TIM2_Init+0x98>)
 80014ac:	f002 fffc 	bl	80044a8 <HAL_TIMEx_MasterConfigSynchronization>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80014b6:	f7ff fe0d 	bl	80010d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	3720      	adds	r7, #32
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	200002c0 	.word	0x200002c0

080014c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014d8:	d113      	bne.n	8001502 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014da:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <HAL_TIM_Base_MspInit+0x44>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	4a0b      	ldr	r2, [pc, #44]	@ (800150c <HAL_TIM_Base_MspInit+0x44>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014e6:	4b09      	ldr	r3, [pc, #36]	@ (800150c <HAL_TIM_Base_MspInit+0x44>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80014f2:	2200      	movs	r2, #0
 80014f4:	2105      	movs	r1, #5
 80014f6:	201c      	movs	r0, #28
 80014f8:	f000 fffd 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014fc:	201c      	movs	r0, #28
 80014fe:	f001 f816 	bl	800252e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001502:	bf00      	nop
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40023800 	.word	0x40023800

08001510 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001514:	4b14      	ldr	r3, [pc, #80]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 8001516:	4a15      	ldr	r2, [pc, #84]	@ (800156c <MX_USART1_UART_Init+0x5c>)
 8001518:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800151a:	4b13      	ldr	r3, [pc, #76]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 800151c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001520:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001522:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001528:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800152e:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001534:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 8001536:	220c      	movs	r2, #12
 8001538:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153a:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 800153c:	2200      	movs	r2, #0
 800153e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001540:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 8001542:	2200      	movs	r2, #0
 8001544:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001546:	4b08      	ldr	r3, [pc, #32]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 8001548:	2200      	movs	r2, #0
 800154a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 800154e:	2200      	movs	r2, #0
 8001550:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001552:	4805      	ldr	r0, [pc, #20]	@ (8001568 <MX_USART1_UART_Init+0x58>)
 8001554:	f003 f854 	bl	8004600 <HAL_UART_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800155e:	f7ff fdb9 	bl	80010d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	2000030c 	.word	0x2000030c
 800156c:	40011000 	.word	0x40011000

08001570 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001574:	4b14      	ldr	r3, [pc, #80]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 8001576:	4a15      	ldr	r2, [pc, #84]	@ (80015cc <MX_USART2_UART_Init+0x5c>)
 8001578:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800157a:	4b13      	ldr	r3, [pc, #76]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 800157c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001580:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001582:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001588:	4b0f      	ldr	r3, [pc, #60]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800158e:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001594:	4b0c      	ldr	r3, [pc, #48]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 8001596:	220c      	movs	r2, #12
 8001598:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159a:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 80015a0:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 80015a2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80015a6:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015a8:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015b4:	4804      	ldr	r0, [pc, #16]	@ (80015c8 <MX_USART2_UART_Init+0x58>)
 80015b6:	f003 f823 	bl	8004600 <HAL_UART_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
 80015c0:	f7ff fd88 	bl	80010d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000394 	.word	0x20000394
 80015cc:	40004400 	.word	0x40004400

080015d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b0b0      	sub	sp, #192	@ 0xc0
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015e8:	f107 031c 	add.w	r3, r7, #28
 80015ec:	2290      	movs	r2, #144	@ 0x90
 80015ee:	2100      	movs	r1, #0
 80015f0:	4618      	mov	r0, r3
 80015f2:	f007 fa70 	bl	8008ad6 <memset>
  if(uartHandle->Instance==USART1)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a51      	ldr	r2, [pc, #324]	@ (8001740 <HAL_UART_MspInit+0x170>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d15a      	bne.n	80016b6 <HAL_UART_MspInit+0xe6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001600:	2340      	movs	r3, #64	@ 0x40
 8001602:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001604:	2300      	movs	r3, #0
 8001606:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001608:	f107 031c 	add.w	r3, r7, #28
 800160c:	4618      	mov	r0, r3
 800160e:	f001 fefd 	bl	800340c <HAL_RCCEx_PeriphCLKConfig>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001618:	f7ff fd5c 	bl	80010d4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800161c:	4b49      	ldr	r3, [pc, #292]	@ (8001744 <HAL_UART_MspInit+0x174>)
 800161e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001620:	4a48      	ldr	r2, [pc, #288]	@ (8001744 <HAL_UART_MspInit+0x174>)
 8001622:	f043 0310 	orr.w	r3, r3, #16
 8001626:	6453      	str	r3, [r2, #68]	@ 0x44
 8001628:	4b46      	ldr	r3, [pc, #280]	@ (8001744 <HAL_UART_MspInit+0x174>)
 800162a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162c:	f003 0310 	and.w	r3, r3, #16
 8001630:	61bb      	str	r3, [r7, #24]
 8001632:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001634:	4b43      	ldr	r3, [pc, #268]	@ (8001744 <HAL_UART_MspInit+0x174>)
 8001636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001638:	4a42      	ldr	r2, [pc, #264]	@ (8001744 <HAL_UART_MspInit+0x174>)
 800163a:	f043 0302 	orr.w	r3, r3, #2
 800163e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001640:	4b40      	ldr	r3, [pc, #256]	@ (8001744 <HAL_UART_MspInit+0x174>)
 8001642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001644:	f003 0302 	and.w	r3, r3, #2
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800164c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001650:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001654:	2302      	movs	r3, #2
 8001656:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001660:	2303      	movs	r3, #3
 8001662:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001666:	2304      	movs	r3, #4
 8001668:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800166c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001670:	4619      	mov	r1, r3
 8001672:	4835      	ldr	r0, [pc, #212]	@ (8001748 <HAL_UART_MspInit+0x178>)
 8001674:	f001 f808 	bl	8002688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001678:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800167c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2302      	movs	r3, #2
 8001682:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001686:	2301      	movs	r3, #1
 8001688:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168c:	2303      	movs	r3, #3
 800168e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001692:	2304      	movs	r3, #4
 8001694:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001698:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800169c:	4619      	mov	r1, r3
 800169e:	482a      	ldr	r0, [pc, #168]	@ (8001748 <HAL_UART_MspInit+0x178>)
 80016a0:	f000 fff2 	bl	8002688 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2101      	movs	r1, #1
 80016a8:	2025      	movs	r0, #37	@ 0x25
 80016aa:	f000 ff24 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80016ae:	2025      	movs	r0, #37	@ 0x25
 80016b0:	f000 ff3d 	bl	800252e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80016b4:	e03f      	b.n	8001736 <HAL_UART_MspInit+0x166>
  else if(uartHandle->Instance==USART2)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a24      	ldr	r2, [pc, #144]	@ (800174c <HAL_UART_MspInit+0x17c>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d13a      	bne.n	8001736 <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016c0:	2380      	movs	r3, #128	@ 0x80
 80016c2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016c4:	2300      	movs	r3, #0
 80016c6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016c8:	f107 031c 	add.w	r3, r7, #28
 80016cc:	4618      	mov	r0, r3
 80016ce:	f001 fe9d 	bl	800340c <HAL_RCCEx_PeriphCLKConfig>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <HAL_UART_MspInit+0x10c>
      Error_Handler();
 80016d8:	f7ff fcfc 	bl	80010d4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80016dc:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <HAL_UART_MspInit+0x174>)
 80016de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e0:	4a18      	ldr	r2, [pc, #96]	@ (8001744 <HAL_UART_MspInit+0x174>)
 80016e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e8:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <HAL_UART_MspInit+0x174>)
 80016ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016f0:	613b      	str	r3, [r7, #16]
 80016f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f4:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <HAL_UART_MspInit+0x174>)
 80016f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f8:	4a12      	ldr	r2, [pc, #72]	@ (8001744 <HAL_UART_MspInit+0x174>)
 80016fa:	f043 0301 	orr.w	r3, r3, #1
 80016fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001700:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <HAL_UART_MspInit+0x174>)
 8001702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800170c:	230c      	movs	r3, #12
 800170e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001712:	2302      	movs	r3, #2
 8001714:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171e:	2303      	movs	r3, #3
 8001720:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001724:	2307      	movs	r3, #7
 8001726:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800172e:	4619      	mov	r1, r3
 8001730:	4807      	ldr	r0, [pc, #28]	@ (8001750 <HAL_UART_MspInit+0x180>)
 8001732:	f000 ffa9 	bl	8002688 <HAL_GPIO_Init>
}
 8001736:	bf00      	nop
 8001738:	37c0      	adds	r7, #192	@ 0xc0
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40011000 	.word	0x40011000
 8001744:	40023800 	.word	0x40023800
 8001748:	40020400 	.word	0x40020400
 800174c:	40004400 	.word	0x40004400
 8001750:	40020000 	.word	0x40020000

08001754 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001754:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800178c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001758:	480d      	ldr	r0, [pc, #52]	@ (8001790 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800175a:	490e      	ldr	r1, [pc, #56]	@ (8001794 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800175c:	4a0e      	ldr	r2, [pc, #56]	@ (8001798 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800175e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001760:	e002      	b.n	8001768 <LoopCopyDataInit>

08001762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001766:	3304      	adds	r3, #4

08001768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800176a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800176c:	d3f9      	bcc.n	8001762 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800176e:	4a0b      	ldr	r2, [pc, #44]	@ (800179c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001770:	4c0b      	ldr	r4, [pc, #44]	@ (80017a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001774:	e001      	b.n	800177a <LoopFillZerobss>

08001776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001778:	3204      	adds	r2, #4

0800177a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800177a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800177c:	d3fb      	bcc.n	8001776 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800177e:	f7ff fe43 	bl	8001408 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001782:	f007 fa11 	bl	8008ba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001786:	f7ff fad7 	bl	8000d38 <main>
  bx  lr    
 800178a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800178c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001790:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001794:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001798:	0800c404 	.word	0x0800c404
  ldr r2, =_sbss
 800179c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80017a0:	2000057c 	.word	0x2000057c

080017a4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017a4:	e7fe      	b.n	80017a4 <CAN1_RX0_IRQHandler>

080017a6 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b082      	sub	sp, #8
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d105      	bne.n	80017c0 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80017b4:	b672      	cpsid	i
}
 80017b6:	bf00      	nop
 80017b8:	f7ff fc8c 	bl	80010d4 <Error_Handler>
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <stm32_lock_init+0x16>
  lock->flag = 0;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
  lock->counter = 0;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	705a      	strb	r2, [r3, #1]
}
 80017cc:	bf00      	nop
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80017dc:	f3ef 8310 	mrs	r3, PRIMASK
 80017e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80017e2:	68bb      	ldr	r3, [r7, #8]
  uint8_t flag = (uint8_t)(__get_PRIMASK() & 0x1); /* PRIMASK.PM */
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 80017ec:	b672      	cpsid	i
}
 80017ee:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80017f0:	f3bf 8f4f 	dsb	sy
}
 80017f4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017f6:	f3bf 8f6f 	isb	sy
}
 80017fa:	bf00      	nop
  __disable_irq();
  __DSB();
  __ISB();
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d105      	bne.n	800180e <stm32_lock_acquire+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001802:	b672      	cpsid	i
}
 8001804:	bf00      	nop
 8001806:	f7ff fc65 	bl	80010d4 <Error_Handler>
 800180a:	bf00      	nop
 800180c:	e7fd      	b.n	800180a <stm32_lock_acquire+0x36>
  if (lock->counter == 0)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	785b      	ldrb	r3, [r3, #1]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d103      	bne.n	800181e <stm32_lock_acquire+0x4a>
  {
    lock->flag = flag;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	7bfa      	ldrb	r2, [r7, #15]
 800181a:	701a      	strb	r2, [r3, #0]
 800181c:	e009      	b.n	8001832 <stm32_lock_acquire+0x5e>
  }
  else if (lock->counter == UINT8_MAX)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	785b      	ldrb	r3, [r3, #1]
 8001822:	2bff      	cmp	r3, #255	@ 0xff
 8001824:	d105      	bne.n	8001832 <stm32_lock_acquire+0x5e>
  __ASM volatile ("cpsid i" : : : "memory");
 8001826:	b672      	cpsid	i
}
 8001828:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 800182a:	f7ff fc53 	bl	80010d4 <Error_Handler>
 800182e:	bf00      	nop
 8001830:	e7fd      	b.n	800182e <stm32_lock_acquire+0x5a>
  }
  lock->counter++;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	785b      	ldrb	r3, [r3, #1]
 8001836:	3301      	adds	r3, #1
 8001838:	b2da      	uxtb	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	705a      	strb	r2, [r3, #1]
}
 800183e:	bf00      	nop
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d105      	bne.n	8001860 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001854:	b672      	cpsid	i
}
 8001856:	bf00      	nop
 8001858:	f7ff fc3c 	bl	80010d4 <Error_Handler>
 800185c:	bf00      	nop
 800185e:	e7fd      	b.n	800185c <stm32_lock_release+0x16>
  if (lock->counter == 0)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	785b      	ldrb	r3, [r3, #1]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d105      	bne.n	8001874 <stm32_lock_release+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8001868:	b672      	cpsid	i
}
 800186a:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 800186c:	f7ff fc32 	bl	80010d4 <Error_Handler>
 8001870:	bf00      	nop
 8001872:	e7fd      	b.n	8001870 <stm32_lock_release+0x2a>
  }
  lock->counter--;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	785b      	ldrb	r3, [r3, #1]
 8001878:	3b01      	subs	r3, #1
 800187a:	b2da      	uxtb	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	705a      	strb	r2, [r3, #1]
  if (lock->counter == 0 && lock->flag == 0)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	785b      	ldrb	r3, [r3, #1]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d105      	bne.n	8001894 <stm32_lock_release+0x4e>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <stm32_lock_release+0x4e>
  __ASM volatile ("cpsie i" : : : "memory");
 8001890:	b662      	cpsie	i
}
 8001892:	bf00      	nop
  {
    __enable_irq();
  }
}
 8001894:	bf00      	nop
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d105      	bne.n	80018b6 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 80018aa:	f007 f977 	bl	8008b9c <__errno>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2216      	movs	r2, #22
 80018b2:	601a      	str	r2, [r3, #0]
    return;
 80018b4:	e016      	b.n	80018e4 <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80018b6:	2002      	movs	r0, #2
 80018b8:	f006 f8f6 	bl	8007aa8 <malloc>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d005      	beq.n	80018d8 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff ff68 	bl	80017a6 <stm32_lock_init>
    return;
 80018d6:	e005      	b.n	80018e4 <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 80018d8:	b672      	cpsid	i
}
 80018da:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80018dc:	f7ff fbfa 	bl	80010d4 <Error_Handler>
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <__retarget_lock_init_recursive+0x44>
}
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b082      	sub	sp, #8
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d105      	bne.n	8001904 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80018f8:	b672      	cpsid	i
}
 80018fa:	bf00      	nop
 80018fc:	f7ff fbea 	bl	80010d4 <Error_Handler>
 8001900:	bf00      	nop
 8001902:	e7fd      	b.n	8001900 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff ff64 	bl	80017d4 <stm32_lock_acquire>
}
 800190c:	bf00      	nop
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d105      	bne.n	800192e <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001922:	b672      	cpsid	i
}
 8001924:	bf00      	nop
 8001926:	f7ff fbd5 	bl	80010d4 <Error_Handler>
 800192a:	bf00      	nop
 800192c:	e7fd      	b.n	800192a <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff88 	bl	8001846 <stm32_lock_release>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001942:	2003      	movs	r0, #3
 8001944:	f000 fdcc 	bl	80024e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001948:	200f      	movs	r0, #15
 800194a:	f000 f805 	bl	8001958 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800194e:	f7ff fbc7 	bl	80010e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001952:	2300      	movs	r3, #0
}
 8001954:	4618      	mov	r0, r3
 8001956:	bd80      	pop	{r7, pc}

08001958 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001960:	4b12      	ldr	r3, [pc, #72]	@ (80019ac <HAL_InitTick+0x54>)
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <HAL_InitTick+0x58>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	4619      	mov	r1, r3
 800196a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800196e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001972:	fbb2 f3f3 	udiv	r3, r2, r3
 8001976:	4618      	mov	r0, r3
 8001978:	f000 fde7 	bl	800254a <HAL_SYSTICK_Config>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e00e      	b.n	80019a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b0f      	cmp	r3, #15
 800198a:	d80a      	bhi.n	80019a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800198c:	2200      	movs	r2, #0
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	f04f 30ff 	mov.w	r0, #4294967295
 8001994:	f000 fdaf 	bl	80024f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001998:	4a06      	ldr	r2, [pc, #24]	@ (80019b4 <HAL_InitTick+0x5c>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800199e:	2300      	movs	r3, #0
 80019a0:	e000      	b.n	80019a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	20000008 	.word	0x20000008
 80019b0:	20000010 	.word	0x20000010
 80019b4:	2000000c 	.word	0x2000000c

080019b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019bc:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <HAL_IncTick+0x20>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	461a      	mov	r2, r3
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <HAL_IncTick+0x24>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4413      	add	r3, r2
 80019c8:	4a04      	ldr	r2, [pc, #16]	@ (80019dc <HAL_IncTick+0x24>)
 80019ca:	6013      	str	r3, [r2, #0]
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	20000010 	.word	0x20000010
 80019dc:	20000424 	.word	0x20000424

080019e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return uwTick;
 80019e4:	4b03      	ldr	r3, [pc, #12]	@ (80019f4 <HAL_GetTick+0x14>)
 80019e6:	681b      	ldr	r3, [r3, #0]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	20000424 	.word	0x20000424

080019f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a00:	2300      	movs	r3, #0
 8001a02:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e031      	b.n	8001a72 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d109      	bne.n	8001a2a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7ff f854 	bl	8000ac4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2e:	f003 0310 	and.w	r3, r3, #16
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d116      	bne.n	8001a64 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a3a:	4b10      	ldr	r3, [pc, #64]	@ (8001a7c <HAL_ADC_Init+0x84>)
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	f043 0202 	orr.w	r2, r3, #2
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f000 fb76 	bl	8002138 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	f023 0303 	bic.w	r3, r3, #3
 8001a5a:	f043 0201 	orr.w	r2, r3, #1
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a62:	e001      	b.n	8001a68 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	ffffeefd 	.word	0xffffeefd

08001a80 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d101      	bne.n	8001a9a <HAL_ADC_Start_IT+0x1a>
 8001a96:	2302      	movs	r3, #2
 8001a98:	e0b5      	b.n	8001c06 <HAL_ADC_Start_IT+0x186>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d018      	beq.n	8001ae2 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f042 0201 	orr.w	r2, r2, #1
 8001abe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001ac0:	4b54      	ldr	r3, [pc, #336]	@ (8001c14 <HAL_ADC_Start_IT+0x194>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a54      	ldr	r2, [pc, #336]	@ (8001c18 <HAL_ADC_Start_IT+0x198>)
 8001ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aca:	0c9a      	lsrs	r2, r3, #18
 8001acc:	4613      	mov	r3, r2
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	4413      	add	r3, r2
 8001ad2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001ad4:	e002      	b.n	8001adc <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1f9      	bne.n	8001ad6 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d17d      	bne.n	8001bec <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001af4:	4b49      	ldr	r3, [pc, #292]	@ (8001c1c <HAL_ADC_Start_IT+0x19c>)
 8001af6:	4013      	ands	r3, r2
 8001af8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d007      	beq.n	8001b1e <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b12:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b16:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b2a:	d106      	bne.n	8001b3a <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b30:	f023 0206 	bic.w	r2, r3, #6
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	645a      	str	r2, [r3, #68]	@ 0x44
 8001b38:	e002      	b.n	8001b40 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001b50:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6859      	ldr	r1, [r3, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4b30      	ldr	r3, [pc, #192]	@ (8001c20 <HAL_ADC_Start_IT+0x1a0>)
 8001b5e:	430b      	orrs	r3, r1
 8001b60:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001b62:	4b30      	ldr	r3, [pc, #192]	@ (8001c24 <HAL_ADC_Start_IT+0x1a4>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 031f 	and.w	r3, r3, #31
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10f      	bne.n	8001b8e <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d143      	bne.n	8001c04 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	689a      	ldr	r2, [r3, #8]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	e03a      	b.n	8001c04 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a25      	ldr	r2, [pc, #148]	@ (8001c28 <HAL_ADC_Start_IT+0x1a8>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d10e      	bne.n	8001bb6 <HAL_ADC_Start_IT+0x136>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d107      	bne.n	8001bb6 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001bb4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001bb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c24 <HAL_ADC_Start_IT+0x1a4>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 0310 	and.w	r3, r3, #16
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d120      	bne.n	8001c04 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a19      	ldr	r2, [pc, #100]	@ (8001c2c <HAL_ADC_Start_IT+0x1ac>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d11b      	bne.n	8001c04 <HAL_ADC_Start_IT+0x184>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d114      	bne.n	8001c04 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	689a      	ldr	r2, [r3, #8]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	e00b      	b.n	8001c04 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf0:	f043 0210 	orr.w	r2, r3, #16
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfc:	f043 0201 	orr.w	r2, r3, #1
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3714      	adds	r7, #20
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	20000008 	.word	0x20000008
 8001c18:	431bde83 	.word	0x431bde83
 8001c1c:	fffff8fe 	.word	0xfffff8fe
 8001c20:	04000020 	.word	0x04000020
 8001c24:	40012300 	.word	0x40012300
 8001c28:	40012000 	.word	0x40012000
 8001c2c:	40012200 	.word	0x40012200

08001c30 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	f003 0320 	and.w	r3, r3, #32
 8001c5e:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d049      	beq.n	8001cfa <HAL_ADC_IRQHandler+0xca>
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d046      	beq.n	8001cfa <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c70:	f003 0310 	and.w	r3, r3, #16
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d105      	bne.n	8001c84 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d12b      	bne.n	8001cea <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d127      	bne.n	8001cea <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d006      	beq.n	8001cb6 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d119      	bne.n	8001cea <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	685a      	ldr	r2, [r3, #4]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f022 0220 	bic.w	r2, r2, #32
 8001cc4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d105      	bne.n	8001cea <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce2:	f043 0201 	orr.w	r2, r3, #1
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f000 f8b0 	bl	8001e50 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f06f 0212 	mvn.w	r2, #18
 8001cf8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d08:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d057      	beq.n	8001dc0 <HAL_ADC_IRQHandler+0x190>
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d054      	beq.n	8001dc0 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f003 0310 	and.w	r3, r3, #16
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d105      	bne.n	8001d2e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d26:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d139      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d42:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d006      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d12b      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d124      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d11d      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d119      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	685a      	ldr	r2, [r3, #4]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d8a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d105      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da8:	f043 0201 	orr.w	r2, r3, #1
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f000 fabb 	bl	800232c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f06f 020c 	mvn.w	r2, #12
 8001dbe:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dce:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d017      	beq.n	8001e06 <HAL_ADC_IRQHandler+0x1d6>
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d014      	beq.n	8001e06 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d10d      	bne.n	8001e06 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f834 	bl	8001e64 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f06f 0201 	mvn.w	r2, #1
 8001e04:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f003 0320 	and.w	r3, r3, #32
 8001e0c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e14:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d015      	beq.n	8001e48 <HAL_ADC_IRQHandler+0x218>
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d012      	beq.n	8001e48 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	f043 0202 	orr.w	r2, r3, #2
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f06f 0220 	mvn.w	r2, #32
 8001e36:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f000 f81d 	bl	8001e78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f06f 0220 	mvn.w	r2, #32
 8001e46:	601a      	str	r2, [r3, #0]
  }
}
 8001e48:	bf00      	nop
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <HAL_ADC_ConfigChannel+0x1c>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	e136      	b.n	8002116 <HAL_ADC_ConfigChannel+0x28a>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b09      	cmp	r3, #9
 8001eb6:	d93a      	bls.n	8001f2e <HAL_ADC_ConfigChannel+0xa2>
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001ec0:	d035      	beq.n	8001f2e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	68d9      	ldr	r1, [r3, #12]
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	461a      	mov	r2, r3
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	3b1e      	subs	r3, #30
 8001ed8:	2207      	movs	r2, #7
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43da      	mvns	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	400a      	ands	r2, r1
 8001ee6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a8d      	ldr	r2, [pc, #564]	@ (8002124 <HAL_ADC_ConfigChannel+0x298>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d10a      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68d9      	ldr	r1, [r3, #12]
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	061a      	lsls	r2, r3, #24
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	430a      	orrs	r2, r1
 8001f04:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f06:	e035      	b.n	8001f74 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68d9      	ldr	r1, [r3, #12]
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	689a      	ldr	r2, [r3, #8]
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	4618      	mov	r0, r3
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	4403      	add	r3, r0
 8001f20:	3b1e      	subs	r3, #30
 8001f22:	409a      	lsls	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f2c:	e022      	b.n	8001f74 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6919      	ldr	r1, [r3, #16]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	4413      	add	r3, r2
 8001f42:	2207      	movs	r2, #7
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43da      	mvns	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	400a      	ands	r2, r1
 8001f50:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6919      	ldr	r1, [r3, #16]
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	4618      	mov	r0, r3
 8001f64:	4603      	mov	r3, r0
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	4403      	add	r3, r0
 8001f6a:	409a      	lsls	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	430a      	orrs	r2, r1
 8001f72:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2b06      	cmp	r3, #6
 8001f7a:	d824      	bhi.n	8001fc6 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3b05      	subs	r3, #5
 8001f8e:	221f      	movs	r2, #31
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	43da      	mvns	r2, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	400a      	ands	r2, r1
 8001f9c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	4618      	mov	r0, r3
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	4413      	add	r3, r2
 8001fb6:	3b05      	subs	r3, #5
 8001fb8:	fa00 f203 	lsl.w	r2, r0, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fc4:	e04c      	b.n	8002060 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b0c      	cmp	r3, #12
 8001fcc:	d824      	bhi.n	8002018 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	3b23      	subs	r3, #35	@ 0x23
 8001fe0:	221f      	movs	r2, #31
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43da      	mvns	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	400a      	ands	r2, r1
 8001fee:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685a      	ldr	r2, [r3, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	4413      	add	r3, r2
 8002008:	3b23      	subs	r3, #35	@ 0x23
 800200a:	fa00 f203 	lsl.w	r2, r0, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	430a      	orrs	r2, r1
 8002014:	631a      	str	r2, [r3, #48]	@ 0x30
 8002016:	e023      	b.n	8002060 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	4613      	mov	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4413      	add	r3, r2
 8002028:	3b41      	subs	r3, #65	@ 0x41
 800202a:	221f      	movs	r2, #31
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43da      	mvns	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	400a      	ands	r2, r1
 8002038:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	b29b      	uxth	r3, r3
 8002046:	4618      	mov	r0, r3
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	4613      	mov	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	4413      	add	r3, r2
 8002052:	3b41      	subs	r3, #65	@ 0x41
 8002054:	fa00 f203 	lsl.w	r2, r0, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	430a      	orrs	r2, r1
 800205e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a30      	ldr	r2, [pc, #192]	@ (8002128 <HAL_ADC_ConfigChannel+0x29c>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d10a      	bne.n	8002080 <HAL_ADC_ConfigChannel+0x1f4>
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002072:	d105      	bne.n	8002080 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002074:	4b2d      	ldr	r3, [pc, #180]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	4a2c      	ldr	r2, [pc, #176]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 800207a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800207e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a28      	ldr	r2, [pc, #160]	@ (8002128 <HAL_ADC_ConfigChannel+0x29c>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d10f      	bne.n	80020aa <HAL_ADC_ConfigChannel+0x21e>
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b12      	cmp	r3, #18
 8002090:	d10b      	bne.n	80020aa <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002092:	4b26      	ldr	r3, [pc, #152]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	4a25      	ldr	r2, [pc, #148]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 8002098:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800209c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800209e:	4b23      	ldr	r3, [pc, #140]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	4a22      	ldr	r2, [pc, #136]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 80020a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020a8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002128 <HAL_ADC_ConfigChannel+0x29c>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d12b      	bne.n	800210c <HAL_ADC_ConfigChannel+0x280>
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a1a      	ldr	r2, [pc, #104]	@ (8002124 <HAL_ADC_ConfigChannel+0x298>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d003      	beq.n	80020c6 <HAL_ADC_ConfigChannel+0x23a>
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2b11      	cmp	r3, #17
 80020c4:	d122      	bne.n	800210c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80020c6:	4b19      	ldr	r3, [pc, #100]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	4a18      	ldr	r2, [pc, #96]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 80020cc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80020d0:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80020d2:	4b16      	ldr	r3, [pc, #88]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4a15      	ldr	r2, [pc, #84]	@ (800212c <HAL_ADC_ConfigChannel+0x2a0>)
 80020d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020dc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a10      	ldr	r2, [pc, #64]	@ (8002124 <HAL_ADC_ConfigChannel+0x298>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d111      	bne.n	800210c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80020e8:	4b11      	ldr	r3, [pc, #68]	@ (8002130 <HAL_ADC_ConfigChannel+0x2a4>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a11      	ldr	r2, [pc, #68]	@ (8002134 <HAL_ADC_ConfigChannel+0x2a8>)
 80020ee:	fba2 2303 	umull	r2, r3, r2, r3
 80020f2:	0c9a      	lsrs	r2, r3, #18
 80020f4:	4613      	mov	r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	4413      	add	r3, r2
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80020fe:	e002      	b.n	8002106 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	3b01      	subs	r3, #1
 8002104:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d1f9      	bne.n	8002100 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	10000012 	.word	0x10000012
 8002128:	40012000 	.word	0x40012000
 800212c:	40012300 	.word	0x40012300
 8002130:	20000008 	.word	0x20000008
 8002134:	431bde83 	.word	0x431bde83

08002138 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002140:	4b78      	ldr	r3, [pc, #480]	@ (8002324 <ADC_Init+0x1ec>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	4a77      	ldr	r2, [pc, #476]	@ (8002324 <ADC_Init+0x1ec>)
 8002146:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800214a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800214c:	4b75      	ldr	r3, [pc, #468]	@ (8002324 <ADC_Init+0x1ec>)
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	4973      	ldr	r1, [pc, #460]	@ (8002324 <ADC_Init+0x1ec>)
 8002156:	4313      	orrs	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002168:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6859      	ldr	r1, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	021a      	lsls	r2, r3, #8
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	430a      	orrs	r2, r1
 800217c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800218c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6859      	ldr	r1, [r3, #4]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	430a      	orrs	r2, r1
 800219e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6899      	ldr	r1, [r3, #8]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	430a      	orrs	r2, r1
 80021c0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c6:	4a58      	ldr	r2, [pc, #352]	@ (8002328 <ADC_Init+0x1f0>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d022      	beq.n	8002212 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	689a      	ldr	r2, [r3, #8]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021da:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6899      	ldr	r1, [r3, #8]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	430a      	orrs	r2, r1
 80021ec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6899      	ldr	r1, [r3, #8]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	e00f      	b.n	8002232 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002220:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002230:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	689a      	ldr	r2, [r3, #8]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 0202 	bic.w	r2, r2, #2
 8002240:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6899      	ldr	r1, [r3, #8]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	005a      	lsls	r2, r3, #1
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3020 	ldrb.w	r3, [r3, #32]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d01b      	beq.n	8002298 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	685a      	ldr	r2, [r3, #4]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800226e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800227e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6859      	ldr	r1, [r3, #4]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228a:	3b01      	subs	r3, #1
 800228c:	035a      	lsls	r2, r3, #13
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	e007      	b.n	80022a8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022a6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80022b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	3b01      	subs	r3, #1
 80022c4:	051a      	lsls	r2, r3, #20
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6899      	ldr	r1, [r3, #8]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022ea:	025a      	lsls	r2, r3, #9
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002302:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6899      	ldr	r1, [r3, #8]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	029a      	lsls	r2, r3, #10
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	609a      	str	r2, [r3, #8]
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	40012300 	.word	0x40012300
 8002328:	0f000001 	.word	0x0f000001

0800232c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002350:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <__NVIC_SetPriorityGrouping+0x40>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002356:	68ba      	ldr	r2, [r7, #8]
 8002358:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800235c:	4013      	ands	r3, r2
 800235e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002368:	4b06      	ldr	r3, [pc, #24]	@ (8002384 <__NVIC_SetPriorityGrouping+0x44>)
 800236a:	4313      	orrs	r3, r2
 800236c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800236e:	4a04      	ldr	r2, [pc, #16]	@ (8002380 <__NVIC_SetPriorityGrouping+0x40>)
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	60d3      	str	r3, [r2, #12]
}
 8002374:	bf00      	nop
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	e000ed00 	.word	0xe000ed00
 8002384:	05fa0000 	.word	0x05fa0000

08002388 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800238c:	4b04      	ldr	r3, [pc, #16]	@ (80023a0 <__NVIC_GetPriorityGrouping+0x18>)
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	0a1b      	lsrs	r3, r3, #8
 8002392:	f003 0307 	and.w	r3, r3, #7
}
 8002396:	4618      	mov	r0, r3
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	db0b      	blt.n	80023ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	f003 021f 	and.w	r2, r3, #31
 80023bc:	4907      	ldr	r1, [pc, #28]	@ (80023dc <__NVIC_EnableIRQ+0x38>)
 80023be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c2:	095b      	lsrs	r3, r3, #5
 80023c4:	2001      	movs	r0, #1
 80023c6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023ce:	bf00      	nop
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	e000e100 	.word	0xe000e100

080023e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	4603      	mov	r3, r0
 80023e8:	6039      	str	r1, [r7, #0]
 80023ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	db0a      	blt.n	800240a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	b2da      	uxtb	r2, r3
 80023f8:	490c      	ldr	r1, [pc, #48]	@ (800242c <__NVIC_SetPriority+0x4c>)
 80023fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fe:	0112      	lsls	r2, r2, #4
 8002400:	b2d2      	uxtb	r2, r2
 8002402:	440b      	add	r3, r1
 8002404:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002408:	e00a      	b.n	8002420 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	b2da      	uxtb	r2, r3
 800240e:	4908      	ldr	r1, [pc, #32]	@ (8002430 <__NVIC_SetPriority+0x50>)
 8002410:	79fb      	ldrb	r3, [r7, #7]
 8002412:	f003 030f 	and.w	r3, r3, #15
 8002416:	3b04      	subs	r3, #4
 8002418:	0112      	lsls	r2, r2, #4
 800241a:	b2d2      	uxtb	r2, r2
 800241c:	440b      	add	r3, r1
 800241e:	761a      	strb	r2, [r3, #24]
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	e000e100 	.word	0xe000e100
 8002430:	e000ed00 	.word	0xe000ed00

08002434 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002434:	b480      	push	{r7}
 8002436:	b089      	sub	sp, #36	@ 0x24
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f003 0307 	and.w	r3, r3, #7
 8002446:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f1c3 0307 	rsb	r3, r3, #7
 800244e:	2b04      	cmp	r3, #4
 8002450:	bf28      	it	cs
 8002452:	2304      	movcs	r3, #4
 8002454:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	3304      	adds	r3, #4
 800245a:	2b06      	cmp	r3, #6
 800245c:	d902      	bls.n	8002464 <NVIC_EncodePriority+0x30>
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	3b03      	subs	r3, #3
 8002462:	e000      	b.n	8002466 <NVIC_EncodePriority+0x32>
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002468:	f04f 32ff 	mov.w	r2, #4294967295
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43da      	mvns	r2, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	401a      	ands	r2, r3
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800247c:	f04f 31ff 	mov.w	r1, #4294967295
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	fa01 f303 	lsl.w	r3, r1, r3
 8002486:	43d9      	mvns	r1, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800248c:	4313      	orrs	r3, r2
         );
}
 800248e:	4618      	mov	r0, r3
 8002490:	3724      	adds	r7, #36	@ 0x24
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024ac:	d301      	bcc.n	80024b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024ae:	2301      	movs	r3, #1
 80024b0:	e00f      	b.n	80024d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024b2:	4a0a      	ldr	r2, [pc, #40]	@ (80024dc <SysTick_Config+0x40>)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3b01      	subs	r3, #1
 80024b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ba:	210f      	movs	r1, #15
 80024bc:	f04f 30ff 	mov.w	r0, #4294967295
 80024c0:	f7ff ff8e 	bl	80023e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024c4:	4b05      	ldr	r3, [pc, #20]	@ (80024dc <SysTick_Config+0x40>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ca:	4b04      	ldr	r3, [pc, #16]	@ (80024dc <SysTick_Config+0x40>)
 80024cc:	2207      	movs	r2, #7
 80024ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	e000e010 	.word	0xe000e010

080024e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff ff29 	bl	8002340 <__NVIC_SetPriorityGrouping>
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b086      	sub	sp, #24
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	4603      	mov	r3, r0
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002508:	f7ff ff3e 	bl	8002388 <__NVIC_GetPriorityGrouping>
 800250c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	68b9      	ldr	r1, [r7, #8]
 8002512:	6978      	ldr	r0, [r7, #20]
 8002514:	f7ff ff8e 	bl	8002434 <NVIC_EncodePriority>
 8002518:	4602      	mov	r2, r0
 800251a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800251e:	4611      	mov	r1, r2
 8002520:	4618      	mov	r0, r3
 8002522:	f7ff ff5d 	bl	80023e0 <__NVIC_SetPriority>
}
 8002526:	bf00      	nop
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
 8002534:	4603      	mov	r3, r0
 8002536:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff ff31 	bl	80023a4 <__NVIC_EnableIRQ>
}
 8002542:	bf00      	nop
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f7ff ffa2 	bl	800249c <SysTick_Config>
 8002558:	4603      	mov	r3, r0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}

08002562 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b084      	sub	sp, #16
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800256e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002570:	f7ff fa36 	bl	80019e0 <HAL_GetTick>
 8002574:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d008      	beq.n	8002594 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2280      	movs	r2, #128	@ 0x80
 8002586:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e052      	b.n	800263a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 0216 	bic.w	r2, r2, #22
 80025a2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	695a      	ldr	r2, [r3, #20]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025b2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d103      	bne.n	80025c4 <HAL_DMA_Abort+0x62>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d007      	beq.n	80025d4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 0208 	bic.w	r2, r2, #8
 80025d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f022 0201 	bic.w	r2, r2, #1
 80025e2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025e4:	e013      	b.n	800260e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025e6:	f7ff f9fb 	bl	80019e0 <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	2b05      	cmp	r3, #5
 80025f2:	d90c      	bls.n	800260e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2220      	movs	r2, #32
 80025f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2203      	movs	r2, #3
 80025fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e015      	b.n	800263a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1e4      	bne.n	80025e6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002620:	223f      	movs	r2, #63	@ 0x3f
 8002622:	409a      	lsls	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002642:	b480      	push	{r7}
 8002644:	b083      	sub	sp, #12
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d004      	beq.n	8002660 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2280      	movs	r2, #128	@ 0x80
 800265a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e00c      	b.n	800267a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2205      	movs	r2, #5
 8002664:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0201 	bic.w	r2, r2, #1
 8002676:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
	...

08002688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002688:	b480      	push	{r7}
 800268a:	b089      	sub	sp, #36	@ 0x24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800269a:	2300      	movs	r3, #0
 800269c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800269e:	2300      	movs	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
 80026a6:	e175      	b.n	8002994 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80026a8:	2201      	movs	r2, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	4013      	ands	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	f040 8164 	bne.w	800298e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d005      	beq.n	80026de <HAL_GPIO_Init+0x56>
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f003 0303 	and.w	r3, r3, #3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d130      	bne.n	8002740 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	2203      	movs	r2, #3
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43db      	mvns	r3, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4013      	ands	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	4313      	orrs	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002714:	2201      	movs	r2, #1
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	091b      	lsrs	r3, r3, #4
 800272a:	f003 0201 	and.w	r2, r3, #1
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0303 	and.w	r3, r3, #3
 8002748:	2b03      	cmp	r3, #3
 800274a:	d017      	beq.n	800277c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	2203      	movs	r2, #3
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4013      	ands	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4313      	orrs	r3, r2
 8002774:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d123      	bne.n	80027d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	08da      	lsrs	r2, r3, #3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3208      	adds	r2, #8
 8002790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002794:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	220f      	movs	r2, #15
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	08da      	lsrs	r2, r3, #3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3208      	adds	r2, #8
 80027ca:	69b9      	ldr	r1, [r7, #24]
 80027cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	2203      	movs	r2, #3
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 0203 	and.w	r2, r3, #3
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 80be 	beq.w	800298e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002812:	4b66      	ldr	r3, [pc, #408]	@ (80029ac <HAL_GPIO_Init+0x324>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	4a65      	ldr	r2, [pc, #404]	@ (80029ac <HAL_GPIO_Init+0x324>)
 8002818:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800281c:	6453      	str	r3, [r2, #68]	@ 0x44
 800281e:	4b63      	ldr	r3, [pc, #396]	@ (80029ac <HAL_GPIO_Init+0x324>)
 8002820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800282a:	4a61      	ldr	r2, [pc, #388]	@ (80029b0 <HAL_GPIO_Init+0x328>)
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	089b      	lsrs	r3, r3, #2
 8002830:	3302      	adds	r3, #2
 8002832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002836:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	f003 0303 	and.w	r3, r3, #3
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	220f      	movs	r2, #15
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43db      	mvns	r3, r3
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	4013      	ands	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a58      	ldr	r2, [pc, #352]	@ (80029b4 <HAL_GPIO_Init+0x32c>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d037      	beq.n	80028c6 <HAL_GPIO_Init+0x23e>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a57      	ldr	r2, [pc, #348]	@ (80029b8 <HAL_GPIO_Init+0x330>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d031      	beq.n	80028c2 <HAL_GPIO_Init+0x23a>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a56      	ldr	r2, [pc, #344]	@ (80029bc <HAL_GPIO_Init+0x334>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d02b      	beq.n	80028be <HAL_GPIO_Init+0x236>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a55      	ldr	r2, [pc, #340]	@ (80029c0 <HAL_GPIO_Init+0x338>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d025      	beq.n	80028ba <HAL_GPIO_Init+0x232>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a54      	ldr	r2, [pc, #336]	@ (80029c4 <HAL_GPIO_Init+0x33c>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d01f      	beq.n	80028b6 <HAL_GPIO_Init+0x22e>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a53      	ldr	r2, [pc, #332]	@ (80029c8 <HAL_GPIO_Init+0x340>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d019      	beq.n	80028b2 <HAL_GPIO_Init+0x22a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a52      	ldr	r2, [pc, #328]	@ (80029cc <HAL_GPIO_Init+0x344>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d013      	beq.n	80028ae <HAL_GPIO_Init+0x226>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a51      	ldr	r2, [pc, #324]	@ (80029d0 <HAL_GPIO_Init+0x348>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d00d      	beq.n	80028aa <HAL_GPIO_Init+0x222>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a50      	ldr	r2, [pc, #320]	@ (80029d4 <HAL_GPIO_Init+0x34c>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d007      	beq.n	80028a6 <HAL_GPIO_Init+0x21e>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a4f      	ldr	r2, [pc, #316]	@ (80029d8 <HAL_GPIO_Init+0x350>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d101      	bne.n	80028a2 <HAL_GPIO_Init+0x21a>
 800289e:	2309      	movs	r3, #9
 80028a0:	e012      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028a2:	230a      	movs	r3, #10
 80028a4:	e010      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028a6:	2308      	movs	r3, #8
 80028a8:	e00e      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028aa:	2307      	movs	r3, #7
 80028ac:	e00c      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028ae:	2306      	movs	r3, #6
 80028b0:	e00a      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028b2:	2305      	movs	r3, #5
 80028b4:	e008      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028b6:	2304      	movs	r3, #4
 80028b8:	e006      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028ba:	2303      	movs	r3, #3
 80028bc:	e004      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028be:	2302      	movs	r3, #2
 80028c0:	e002      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028c2:	2301      	movs	r3, #1
 80028c4:	e000      	b.n	80028c8 <HAL_GPIO_Init+0x240>
 80028c6:	2300      	movs	r3, #0
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	f002 0203 	and.w	r2, r2, #3
 80028ce:	0092      	lsls	r2, r2, #2
 80028d0:	4093      	lsls	r3, r2
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80028d8:	4935      	ldr	r1, [pc, #212]	@ (80029b0 <HAL_GPIO_Init+0x328>)
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	089b      	lsrs	r3, r3, #2
 80028de:	3302      	adds	r3, #2
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028e6:	4b3d      	ldr	r3, [pc, #244]	@ (80029dc <HAL_GPIO_Init+0x354>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800290a:	4a34      	ldr	r2, [pc, #208]	@ (80029dc <HAL_GPIO_Init+0x354>)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002910:	4b32      	ldr	r3, [pc, #200]	@ (80029dc <HAL_GPIO_Init+0x354>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002934:	4a29      	ldr	r2, [pc, #164]	@ (80029dc <HAL_GPIO_Init+0x354>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800293a:	4b28      	ldr	r3, [pc, #160]	@ (80029dc <HAL_GPIO_Init+0x354>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	43db      	mvns	r3, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4013      	ands	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800295e:	4a1f      	ldr	r2, [pc, #124]	@ (80029dc <HAL_GPIO_Init+0x354>)
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002964:	4b1d      	ldr	r3, [pc, #116]	@ (80029dc <HAL_GPIO_Init+0x354>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002988:	4a14      	ldr	r2, [pc, #80]	@ (80029dc <HAL_GPIO_Init+0x354>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	3301      	adds	r3, #1
 8002992:	61fb      	str	r3, [r7, #28]
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	2b0f      	cmp	r3, #15
 8002998:	f67f ae86 	bls.w	80026a8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	3724      	adds	r7, #36	@ 0x24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	40023800 	.word	0x40023800
 80029b0:	40013800 	.word	0x40013800
 80029b4:	40020000 	.word	0x40020000
 80029b8:	40020400 	.word	0x40020400
 80029bc:	40020800 	.word	0x40020800
 80029c0:	40020c00 	.word	0x40020c00
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40021400 	.word	0x40021400
 80029cc:	40021800 	.word	0x40021800
 80029d0:	40021c00 	.word	0x40021c00
 80029d4:	40022000 	.word	0x40022000
 80029d8:	40022400 	.word	0x40022400
 80029dc:	40013c00 	.word	0x40013c00

080029e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	460b      	mov	r3, r1
 80029ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	691a      	ldr	r2, [r3, #16]
 80029f0:	887b      	ldrh	r3, [r7, #2]
 80029f2:	4013      	ands	r3, r2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d002      	beq.n	80029fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029f8:	2301      	movs	r3, #1
 80029fa:	73fb      	strb	r3, [r7, #15]
 80029fc:	e001      	b.n	8002a02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029fe:	2300      	movs	r3, #0
 8002a00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	807b      	strh	r3, [r7, #2]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a20:	787b      	ldrb	r3, [r7, #1]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a26:	887a      	ldrh	r2, [r7, #2]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002a2c:	e003      	b.n	8002a36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002a2e:	887b      	ldrh	r3, [r7, #2]
 8002a30:	041a      	lsls	r2, r3, #16
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	619a      	str	r2, [r3, #24]
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
	...

08002a44 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a4e:	4b23      	ldr	r3, [pc, #140]	@ (8002adc <HAL_PWREx_EnableOverDrive+0x98>)
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	4a22      	ldr	r2, [pc, #136]	@ (8002adc <HAL_PWREx_EnableOverDrive+0x98>)
 8002a54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a5a:	4b20      	ldr	r3, [pc, #128]	@ (8002adc <HAL_PWREx_EnableOverDrive+0x98>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a62:	603b      	str	r3, [r7, #0]
 8002a64:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a66:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a70:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a72:	f7fe ffb5 	bl	80019e0 <HAL_GetTick>
 8002a76:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a78:	e009      	b.n	8002a8e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a7a:	f7fe ffb1 	bl	80019e0 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a88:	d901      	bls.n	8002a8e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e022      	b.n	8002ad4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a8e:	4b14      	ldr	r3, [pc, #80]	@ (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a9a:	d1ee      	bne.n	8002a7a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002a9c:	4b10      	ldr	r3, [pc, #64]	@ (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a0f      	ldr	r2, [pc, #60]	@ (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aa6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002aa8:	f7fe ff9a 	bl	80019e0 <HAL_GetTick>
 8002aac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002aae:	e009      	b.n	8002ac4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ab0:	f7fe ff96 	bl	80019e0 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002abe:	d901      	bls.n	8002ac4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e007      	b.n	8002ad4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ac4:	4b06      	ldr	r3, [pc, #24]	@ (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002acc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ad0:	d1ee      	bne.n	8002ab0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	40007000 	.word	0x40007000

08002ae4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002aec:	2300      	movs	r3, #0
 8002aee:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e29b      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 8087 	beq.w	8002c16 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b08:	4b96      	ldr	r3, [pc, #600]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f003 030c 	and.w	r3, r3, #12
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	d00c      	beq.n	8002b2e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b14:	4b93      	ldr	r3, [pc, #588]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 030c 	and.w	r3, r3, #12
 8002b1c:	2b08      	cmp	r3, #8
 8002b1e:	d112      	bne.n	8002b46 <HAL_RCC_OscConfig+0x62>
 8002b20:	4b90      	ldr	r3, [pc, #576]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b2c:	d10b      	bne.n	8002b46 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b2e:	4b8d      	ldr	r3, [pc, #564]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d06c      	beq.n	8002c14 <HAL_RCC_OscConfig+0x130>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d168      	bne.n	8002c14 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e275      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b4e:	d106      	bne.n	8002b5e <HAL_RCC_OscConfig+0x7a>
 8002b50:	4b84      	ldr	r3, [pc, #528]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a83      	ldr	r2, [pc, #524]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b5a:	6013      	str	r3, [r2, #0]
 8002b5c:	e02e      	b.n	8002bbc <HAL_RCC_OscConfig+0xd8>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d10c      	bne.n	8002b80 <HAL_RCC_OscConfig+0x9c>
 8002b66:	4b7f      	ldr	r3, [pc, #508]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b70:	6013      	str	r3, [r2, #0]
 8002b72:	4b7c      	ldr	r3, [pc, #496]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a7b      	ldr	r2, [pc, #492]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b7c:	6013      	str	r3, [r2, #0]
 8002b7e:	e01d      	b.n	8002bbc <HAL_RCC_OscConfig+0xd8>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b88:	d10c      	bne.n	8002ba4 <HAL_RCC_OscConfig+0xc0>
 8002b8a:	4b76      	ldr	r3, [pc, #472]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a75      	ldr	r2, [pc, #468]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b94:	6013      	str	r3, [r2, #0]
 8002b96:	4b73      	ldr	r3, [pc, #460]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a72      	ldr	r2, [pc, #456]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ba0:	6013      	str	r3, [r2, #0]
 8002ba2:	e00b      	b.n	8002bbc <HAL_RCC_OscConfig+0xd8>
 8002ba4:	4b6f      	ldr	r3, [pc, #444]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a6e      	ldr	r2, [pc, #440]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002baa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bae:	6013      	str	r3, [r2, #0]
 8002bb0:	4b6c      	ldr	r3, [pc, #432]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a6b      	ldr	r2, [pc, #428]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002bb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d013      	beq.n	8002bec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc4:	f7fe ff0c 	bl	80019e0 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bcc:	f7fe ff08 	bl	80019e0 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b64      	cmp	r3, #100	@ 0x64
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e229      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bde:	4b61      	ldr	r3, [pc, #388]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0f0      	beq.n	8002bcc <HAL_RCC_OscConfig+0xe8>
 8002bea:	e014      	b.n	8002c16 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bec:	f7fe fef8 	bl	80019e0 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf4:	f7fe fef4 	bl	80019e0 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b64      	cmp	r3, #100	@ 0x64
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e215      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c06:	4b57      	ldr	r3, [pc, #348]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1f0      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x110>
 8002c12:	e000      	b.n	8002c16 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d069      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c22:	4b50      	ldr	r3, [pc, #320]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 030c 	and.w	r3, r3, #12
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00b      	beq.n	8002c46 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c2e:	4b4d      	ldr	r3, [pc, #308]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 030c 	and.w	r3, r3, #12
 8002c36:	2b08      	cmp	r3, #8
 8002c38:	d11c      	bne.n	8002c74 <HAL_RCC_OscConfig+0x190>
 8002c3a:	4b4a      	ldr	r3, [pc, #296]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d116      	bne.n	8002c74 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c46:	4b47      	ldr	r3, [pc, #284]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d005      	beq.n	8002c5e <HAL_RCC_OscConfig+0x17a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d001      	beq.n	8002c5e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e1e9      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c5e:	4b41      	ldr	r3, [pc, #260]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	493d      	ldr	r1, [pc, #244]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c72:	e040      	b.n	8002cf6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d023      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c7c:	4b39      	ldr	r3, [pc, #228]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a38      	ldr	r2, [pc, #224]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c88:	f7fe feaa 	bl	80019e0 <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c90:	f7fe fea6 	bl	80019e0 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e1c7      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca2:	4b30      	ldr	r3, [pc, #192]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f0      	beq.n	8002c90 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cae:	4b2d      	ldr	r3, [pc, #180]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	4929      	ldr	r1, [pc, #164]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	600b      	str	r3, [r1, #0]
 8002cc2:	e018      	b.n	8002cf6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cc4:	4b27      	ldr	r3, [pc, #156]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a26      	ldr	r2, [pc, #152]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cca:	f023 0301 	bic.w	r3, r3, #1
 8002cce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd0:	f7fe fe86 	bl	80019e0 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cd8:	f7fe fe82 	bl	80019e0 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e1a3      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cea:	4b1e      	ldr	r3, [pc, #120]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1f0      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0308 	and.w	r3, r3, #8
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d038      	beq.n	8002d74 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	695b      	ldr	r3, [r3, #20]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d019      	beq.n	8002d3e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d0a:	4b16      	ldr	r3, [pc, #88]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d0e:	4a15      	ldr	r2, [pc, #84]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d16:	f7fe fe63 	bl	80019e0 <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d1c:	e008      	b.n	8002d30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d1e:	f7fe fe5f 	bl	80019e0 <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d901      	bls.n	8002d30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e180      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d30:	4b0c      	ldr	r3, [pc, #48]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0f0      	beq.n	8002d1e <HAL_RCC_OscConfig+0x23a>
 8002d3c:	e01a      	b.n	8002d74 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d3e:	4b09      	ldr	r3, [pc, #36]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d42:	4a08      	ldr	r2, [pc, #32]	@ (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d44:	f023 0301 	bic.w	r3, r3, #1
 8002d48:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d4a:	f7fe fe49 	bl	80019e0 <HAL_GetTick>
 8002d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d50:	e00a      	b.n	8002d68 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d52:	f7fe fe45 	bl	80019e0 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d903      	bls.n	8002d68 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e166      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
 8002d64:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d68:	4b92      	ldr	r3, [pc, #584]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002d6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1ee      	bne.n	8002d52 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0304 	and.w	r3, r3, #4
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f000 80a4 	beq.w	8002eca <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d82:	4b8c      	ldr	r3, [pc, #560]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10d      	bne.n	8002daa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d8e:	4b89      	ldr	r3, [pc, #548]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d92:	4a88      	ldr	r2, [pc, #544]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002d94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d98:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d9a:	4b86      	ldr	r3, [pc, #536]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da2:	60bb      	str	r3, [r7, #8]
 8002da4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002da6:	2301      	movs	r3, #1
 8002da8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002daa:	4b83      	ldr	r3, [pc, #524]	@ (8002fb8 <HAL_RCC_OscConfig+0x4d4>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d118      	bne.n	8002de8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002db6:	4b80      	ldr	r3, [pc, #512]	@ (8002fb8 <HAL_RCC_OscConfig+0x4d4>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a7f      	ldr	r2, [pc, #508]	@ (8002fb8 <HAL_RCC_OscConfig+0x4d4>)
 8002dbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dc2:	f7fe fe0d 	bl	80019e0 <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dca:	f7fe fe09 	bl	80019e0 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b64      	cmp	r3, #100	@ 0x64
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e12a      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ddc:	4b76      	ldr	r3, [pc, #472]	@ (8002fb8 <HAL_RCC_OscConfig+0x4d4>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0f0      	beq.n	8002dca <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d106      	bne.n	8002dfe <HAL_RCC_OscConfig+0x31a>
 8002df0:	4b70      	ldr	r3, [pc, #448]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002df2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df4:	4a6f      	ldr	r2, [pc, #444]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dfc:	e02d      	b.n	8002e5a <HAL_RCC_OscConfig+0x376>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10c      	bne.n	8002e20 <HAL_RCC_OscConfig+0x33c>
 8002e06:	4b6b      	ldr	r3, [pc, #428]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0a:	4a6a      	ldr	r2, [pc, #424]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e0c:	f023 0301 	bic.w	r3, r3, #1
 8002e10:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e12:	4b68      	ldr	r3, [pc, #416]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e16:	4a67      	ldr	r2, [pc, #412]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e18:	f023 0304 	bic.w	r3, r3, #4
 8002e1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e1e:	e01c      	b.n	8002e5a <HAL_RCC_OscConfig+0x376>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	2b05      	cmp	r3, #5
 8002e26:	d10c      	bne.n	8002e42 <HAL_RCC_OscConfig+0x35e>
 8002e28:	4b62      	ldr	r3, [pc, #392]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2c:	4a61      	ldr	r2, [pc, #388]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e2e:	f043 0304 	orr.w	r3, r3, #4
 8002e32:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e34:	4b5f      	ldr	r3, [pc, #380]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e38:	4a5e      	ldr	r2, [pc, #376]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e3a:	f043 0301 	orr.w	r3, r3, #1
 8002e3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e40:	e00b      	b.n	8002e5a <HAL_RCC_OscConfig+0x376>
 8002e42:	4b5c      	ldr	r3, [pc, #368]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e46:	4a5b      	ldr	r2, [pc, #364]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e48:	f023 0301 	bic.w	r3, r3, #1
 8002e4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e4e:	4b59      	ldr	r3, [pc, #356]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e52:	4a58      	ldr	r2, [pc, #352]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e54:	f023 0304 	bic.w	r3, r3, #4
 8002e58:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d015      	beq.n	8002e8e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e62:	f7fe fdbd 	bl	80019e0 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e68:	e00a      	b.n	8002e80 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6a:	f7fe fdb9 	bl	80019e0 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e0d8      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e80:	4b4c      	ldr	r3, [pc, #304]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002e82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d0ee      	beq.n	8002e6a <HAL_RCC_OscConfig+0x386>
 8002e8c:	e014      	b.n	8002eb8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e8e:	f7fe fda7 	bl	80019e0 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e94:	e00a      	b.n	8002eac <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e96:	f7fe fda3 	bl	80019e0 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e0c2      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eac:	4b41      	ldr	r3, [pc, #260]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1ee      	bne.n	8002e96 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eb8:	7dfb      	ldrb	r3, [r7, #23]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d105      	bne.n	8002eca <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ebe:	4b3d      	ldr	r3, [pc, #244]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	4a3c      	ldr	r2, [pc, #240]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002ec4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ec8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80ae 	beq.w	8003030 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ed4:	4b37      	ldr	r3, [pc, #220]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f003 030c 	and.w	r3, r3, #12
 8002edc:	2b08      	cmp	r3, #8
 8002ede:	d06d      	beq.n	8002fbc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d14b      	bne.n	8002f80 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee8:	4b32      	ldr	r3, [pc, #200]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a31      	ldr	r2, [pc, #196]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002eee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef4:	f7fe fd74 	bl	80019e0 <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efc:	f7fe fd70 	bl	80019e0 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e091      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f0e:	4b29      	ldr	r3, [pc, #164]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1f0      	bne.n	8002efc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	69da      	ldr	r2, [r3, #28]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f28:	019b      	lsls	r3, r3, #6
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f30:	085b      	lsrs	r3, r3, #1
 8002f32:	3b01      	subs	r3, #1
 8002f34:	041b      	lsls	r3, r3, #16
 8002f36:	431a      	orrs	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3c:	061b      	lsls	r3, r3, #24
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f44:	071b      	lsls	r3, r3, #28
 8002f46:	491b      	ldr	r1, [pc, #108]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f4c:	4b19      	ldr	r3, [pc, #100]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a18      	ldr	r2, [pc, #96]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002f52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f58:	f7fe fd42 	bl	80019e0 <HAL_GetTick>
 8002f5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f5e:	e008      	b.n	8002f72 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f60:	f7fe fd3e 	bl	80019e0 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e05f      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f72:	4b10      	ldr	r3, [pc, #64]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d0f0      	beq.n	8002f60 <HAL_RCC_OscConfig+0x47c>
 8002f7e:	e057      	b.n	8003030 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f80:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a0b      	ldr	r2, [pc, #44]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002f86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8c:	f7fe fd28 	bl	80019e0 <HAL_GetTick>
 8002f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f92:	e008      	b.n	8002fa6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f94:	f7fe fd24 	bl	80019e0 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e045      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fa6:	4b03      	ldr	r3, [pc, #12]	@ (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d1f0      	bne.n	8002f94 <HAL_RCC_OscConfig+0x4b0>
 8002fb2:	e03d      	b.n	8003030 <HAL_RCC_OscConfig+0x54c>
 8002fb4:	40023800 	.word	0x40023800
 8002fb8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800303c <HAL_RCC_OscConfig+0x558>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d030      	beq.n	800302c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d129      	bne.n	800302c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d122      	bne.n	800302c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fe6:	68fa      	ldr	r2, [r7, #12]
 8002fe8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fec:	4013      	ands	r3, r2
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ff2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d119      	bne.n	800302c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003002:	085b      	lsrs	r3, r3, #1
 8003004:	3b01      	subs	r3, #1
 8003006:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003008:	429a      	cmp	r2, r3
 800300a:	d10f      	bne.n	800302c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003016:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003018:	429a      	cmp	r2, r3
 800301a:	d107      	bne.n	800302c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003026:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003028:	429a      	cmp	r2, r3
 800302a:	d001      	beq.n	8003030 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3718      	adds	r7, #24
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40023800 	.word	0x40023800

08003040 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800304a:	2300      	movs	r3, #0
 800304c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0d0      	b.n	80031fa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003058:	4b6a      	ldr	r3, [pc, #424]	@ (8003204 <HAL_RCC_ClockConfig+0x1c4>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 030f 	and.w	r3, r3, #15
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d910      	bls.n	8003088 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003066:	4b67      	ldr	r3, [pc, #412]	@ (8003204 <HAL_RCC_ClockConfig+0x1c4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f023 020f 	bic.w	r2, r3, #15
 800306e:	4965      	ldr	r1, [pc, #404]	@ (8003204 <HAL_RCC_ClockConfig+0x1c4>)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	4313      	orrs	r3, r2
 8003074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003076:	4b63      	ldr	r3, [pc, #396]	@ (8003204 <HAL_RCC_ClockConfig+0x1c4>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d001      	beq.n	8003088 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e0b8      	b.n	80031fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d020      	beq.n	80030d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	d005      	beq.n	80030ac <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030a0:	4b59      	ldr	r3, [pc, #356]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	4a58      	ldr	r2, [pc, #352]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80030a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0308 	and.w	r3, r3, #8
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030b8:	4b53      	ldr	r3, [pc, #332]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	4a52      	ldr	r2, [pc, #328]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80030be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80030c2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c4:	4b50      	ldr	r3, [pc, #320]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	494d      	ldr	r1, [pc, #308]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d040      	beq.n	8003164 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d107      	bne.n	80030fa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ea:	4b47      	ldr	r3, [pc, #284]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d115      	bne.n	8003122 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e07f      	b.n	80031fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d107      	bne.n	8003112 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003102:	4b41      	ldr	r3, [pc, #260]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d109      	bne.n	8003122 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e073      	b.n	80031fa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003112:	4b3d      	ldr	r3, [pc, #244]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e06b      	b.n	80031fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003122:	4b39      	ldr	r3, [pc, #228]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f023 0203 	bic.w	r2, r3, #3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	4936      	ldr	r1, [pc, #216]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 8003130:	4313      	orrs	r3, r2
 8003132:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003134:	f7fe fc54 	bl	80019e0 <HAL_GetTick>
 8003138:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800313a:	e00a      	b.n	8003152 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800313c:	f7fe fc50 	bl	80019e0 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800314a:	4293      	cmp	r3, r2
 800314c:	d901      	bls.n	8003152 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e053      	b.n	80031fa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003152:	4b2d      	ldr	r3, [pc, #180]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f003 020c 	and.w	r2, r3, #12
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	429a      	cmp	r2, r3
 8003162:	d1eb      	bne.n	800313c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003164:	4b27      	ldr	r3, [pc, #156]	@ (8003204 <HAL_RCC_ClockConfig+0x1c4>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 030f 	and.w	r3, r3, #15
 800316c:	683a      	ldr	r2, [r7, #0]
 800316e:	429a      	cmp	r2, r3
 8003170:	d210      	bcs.n	8003194 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003172:	4b24      	ldr	r3, [pc, #144]	@ (8003204 <HAL_RCC_ClockConfig+0x1c4>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f023 020f 	bic.w	r2, r3, #15
 800317a:	4922      	ldr	r1, [pc, #136]	@ (8003204 <HAL_RCC_ClockConfig+0x1c4>)
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	4313      	orrs	r3, r2
 8003180:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003182:	4b20      	ldr	r3, [pc, #128]	@ (8003204 <HAL_RCC_ClockConfig+0x1c4>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 030f 	and.w	r3, r3, #15
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	429a      	cmp	r2, r3
 800318e:	d001      	beq.n	8003194 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e032      	b.n	80031fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b00      	cmp	r3, #0
 800319e:	d008      	beq.n	80031b2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031a0:	4b19      	ldr	r3, [pc, #100]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	4916      	ldr	r1, [pc, #88]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d009      	beq.n	80031d2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031be:	4b12      	ldr	r3, [pc, #72]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	490e      	ldr	r1, [pc, #56]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031d2:	f000 f821 	bl	8003218 <HAL_RCC_GetSysClockFreq>
 80031d6:	4602      	mov	r2, r0
 80031d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	490a      	ldr	r1, [pc, #40]	@ (800320c <HAL_RCC_ClockConfig+0x1cc>)
 80031e4:	5ccb      	ldrb	r3, [r1, r3]
 80031e6:	fa22 f303 	lsr.w	r3, r2, r3
 80031ea:	4a09      	ldr	r2, [pc, #36]	@ (8003210 <HAL_RCC_ClockConfig+0x1d0>)
 80031ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031ee:	4b09      	ldr	r3, [pc, #36]	@ (8003214 <HAL_RCC_ClockConfig+0x1d4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fe fbb0 	bl	8001958 <HAL_InitTick>

  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	40023c00 	.word	0x40023c00
 8003208:	40023800 	.word	0x40023800
 800320c:	0800bfb0 	.word	0x0800bfb0
 8003210:	20000008 	.word	0x20000008
 8003214:	2000000c 	.word	0x2000000c

08003218 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003218:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800321c:	b090      	sub	sp, #64	@ 0x40
 800321e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003220:	2300      	movs	r3, #0
 8003222:	637b      	str	r3, [r7, #52]	@ 0x34
 8003224:	2300      	movs	r3, #0
 8003226:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003228:	2300      	movs	r3, #0
 800322a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800322c:	2300      	movs	r3, #0
 800322e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003230:	4b59      	ldr	r3, [pc, #356]	@ (8003398 <HAL_RCC_GetSysClockFreq+0x180>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 030c 	and.w	r3, r3, #12
 8003238:	2b08      	cmp	r3, #8
 800323a:	d00d      	beq.n	8003258 <HAL_RCC_GetSysClockFreq+0x40>
 800323c:	2b08      	cmp	r3, #8
 800323e:	f200 80a1 	bhi.w	8003384 <HAL_RCC_GetSysClockFreq+0x16c>
 8003242:	2b00      	cmp	r3, #0
 8003244:	d002      	beq.n	800324c <HAL_RCC_GetSysClockFreq+0x34>
 8003246:	2b04      	cmp	r3, #4
 8003248:	d003      	beq.n	8003252 <HAL_RCC_GetSysClockFreq+0x3a>
 800324a:	e09b      	b.n	8003384 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800324c:	4b53      	ldr	r3, [pc, #332]	@ (800339c <HAL_RCC_GetSysClockFreq+0x184>)
 800324e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003250:	e09b      	b.n	800338a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003252:	4b53      	ldr	r3, [pc, #332]	@ (80033a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003254:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003256:	e098      	b.n	800338a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003258:	4b4f      	ldr	r3, [pc, #316]	@ (8003398 <HAL_RCC_GetSysClockFreq+0x180>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003260:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003262:	4b4d      	ldr	r3, [pc, #308]	@ (8003398 <HAL_RCC_GetSysClockFreq+0x180>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d028      	beq.n	80032c0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800326e:	4b4a      	ldr	r3, [pc, #296]	@ (8003398 <HAL_RCC_GetSysClockFreq+0x180>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	099b      	lsrs	r3, r3, #6
 8003274:	2200      	movs	r2, #0
 8003276:	623b      	str	r3, [r7, #32]
 8003278:	627a      	str	r2, [r7, #36]	@ 0x24
 800327a:	6a3b      	ldr	r3, [r7, #32]
 800327c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003280:	2100      	movs	r1, #0
 8003282:	4b47      	ldr	r3, [pc, #284]	@ (80033a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003284:	fb03 f201 	mul.w	r2, r3, r1
 8003288:	2300      	movs	r3, #0
 800328a:	fb00 f303 	mul.w	r3, r0, r3
 800328e:	4413      	add	r3, r2
 8003290:	4a43      	ldr	r2, [pc, #268]	@ (80033a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003292:	fba0 1202 	umull	r1, r2, r0, r2
 8003296:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003298:	460a      	mov	r2, r1
 800329a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800329c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800329e:	4413      	add	r3, r2
 80032a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032a4:	2200      	movs	r2, #0
 80032a6:	61bb      	str	r3, [r7, #24]
 80032a8:	61fa      	str	r2, [r7, #28]
 80032aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80032b2:	f7fd f9d9 	bl	8000668 <__aeabi_uldivmod>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4613      	mov	r3, r2
 80032bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032be:	e053      	b.n	8003368 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032c0:	4b35      	ldr	r3, [pc, #212]	@ (8003398 <HAL_RCC_GetSysClockFreq+0x180>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	099b      	lsrs	r3, r3, #6
 80032c6:	2200      	movs	r2, #0
 80032c8:	613b      	str	r3, [r7, #16]
 80032ca:	617a      	str	r2, [r7, #20]
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80032d2:	f04f 0b00 	mov.w	fp, #0
 80032d6:	4652      	mov	r2, sl
 80032d8:	465b      	mov	r3, fp
 80032da:	f04f 0000 	mov.w	r0, #0
 80032de:	f04f 0100 	mov.w	r1, #0
 80032e2:	0159      	lsls	r1, r3, #5
 80032e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032e8:	0150      	lsls	r0, r2, #5
 80032ea:	4602      	mov	r2, r0
 80032ec:	460b      	mov	r3, r1
 80032ee:	ebb2 080a 	subs.w	r8, r2, sl
 80032f2:	eb63 090b 	sbc.w	r9, r3, fp
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003302:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003306:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800330a:	ebb2 0408 	subs.w	r4, r2, r8
 800330e:	eb63 0509 	sbc.w	r5, r3, r9
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	f04f 0300 	mov.w	r3, #0
 800331a:	00eb      	lsls	r3, r5, #3
 800331c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003320:	00e2      	lsls	r2, r4, #3
 8003322:	4614      	mov	r4, r2
 8003324:	461d      	mov	r5, r3
 8003326:	eb14 030a 	adds.w	r3, r4, sl
 800332a:	603b      	str	r3, [r7, #0]
 800332c:	eb45 030b 	adc.w	r3, r5, fp
 8003330:	607b      	str	r3, [r7, #4]
 8003332:	f04f 0200 	mov.w	r2, #0
 8003336:	f04f 0300 	mov.w	r3, #0
 800333a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800333e:	4629      	mov	r1, r5
 8003340:	028b      	lsls	r3, r1, #10
 8003342:	4621      	mov	r1, r4
 8003344:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003348:	4621      	mov	r1, r4
 800334a:	028a      	lsls	r2, r1, #10
 800334c:	4610      	mov	r0, r2
 800334e:	4619      	mov	r1, r3
 8003350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003352:	2200      	movs	r2, #0
 8003354:	60bb      	str	r3, [r7, #8]
 8003356:	60fa      	str	r2, [r7, #12]
 8003358:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800335c:	f7fd f984 	bl	8000668 <__aeabi_uldivmod>
 8003360:	4602      	mov	r2, r0
 8003362:	460b      	mov	r3, r1
 8003364:	4613      	mov	r3, r2
 8003366:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003368:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <HAL_RCC_GetSysClockFreq+0x180>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	0c1b      	lsrs	r3, r3, #16
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	3301      	adds	r3, #1
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003378:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800337a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800337c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003380:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003382:	e002      	b.n	800338a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003384:	4b05      	ldr	r3, [pc, #20]	@ (800339c <HAL_RCC_GetSysClockFreq+0x184>)
 8003386:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003388:	bf00      	nop
    }
  }
  return sysclockfreq;
 800338a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800338c:	4618      	mov	r0, r3
 800338e:	3740      	adds	r7, #64	@ 0x40
 8003390:	46bd      	mov	sp, r7
 8003392:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003396:	bf00      	nop
 8003398:	40023800 	.word	0x40023800
 800339c:	00f42400 	.word	0x00f42400
 80033a0:	017d7840 	.word	0x017d7840

080033a4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033a8:	4b03      	ldr	r3, [pc, #12]	@ (80033b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80033aa:	681b      	ldr	r3, [r3, #0]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20000008 	.word	0x20000008

080033bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033c0:	f7ff fff0 	bl	80033a4 <HAL_RCC_GetHCLKFreq>
 80033c4:	4602      	mov	r2, r0
 80033c6:	4b05      	ldr	r3, [pc, #20]	@ (80033dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	0a9b      	lsrs	r3, r3, #10
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	4903      	ldr	r1, [pc, #12]	@ (80033e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033d2:	5ccb      	ldrb	r3, [r1, r3]
 80033d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d8:	4618      	mov	r0, r3
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40023800 	.word	0x40023800
 80033e0:	0800bfc0 	.word	0x0800bfc0

080033e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033e8:	f7ff ffdc 	bl	80033a4 <HAL_RCC_GetHCLKFreq>
 80033ec:	4602      	mov	r2, r0
 80033ee:	4b05      	ldr	r3, [pc, #20]	@ (8003404 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	0b5b      	lsrs	r3, r3, #13
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	4903      	ldr	r1, [pc, #12]	@ (8003408 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033fa:	5ccb      	ldrb	r3, [r1, r3]
 80033fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003400:	4618      	mov	r0, r3
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40023800 	.word	0x40023800
 8003408:	0800bfc0 	.word	0x0800bfc0

0800340c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b088      	sub	sp, #32
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003414:	2300      	movs	r3, #0
 8003416:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003418:	2300      	movs	r3, #0
 800341a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800341c:	2300      	movs	r3, #0
 800341e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003420:	2300      	movs	r3, #0
 8003422:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003424:	2300      	movs	r3, #0
 8003426:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	2b00      	cmp	r3, #0
 8003432:	d012      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003434:	4b69      	ldr	r3, [pc, #420]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	4a68      	ldr	r2, [pc, #416]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800343a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800343e:	6093      	str	r3, [r2, #8]
 8003440:	4b66      	ldr	r3, [pc, #408]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003448:	4964      	ldr	r1, [pc, #400]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800344a:	4313      	orrs	r3, r2
 800344c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003456:	2301      	movs	r3, #1
 8003458:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d017      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003466:	4b5d      	ldr	r3, [pc, #372]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003468:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800346c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003474:	4959      	ldr	r1, [pc, #356]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003476:	4313      	orrs	r3, r2
 8003478:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003480:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003484:	d101      	bne.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003486:	2301      	movs	r3, #1
 8003488:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003492:	2301      	movs	r3, #1
 8003494:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d017      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034a2:	4b4e      	ldr	r3, [pc, #312]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80034a8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b0:	494a      	ldr	r1, [pc, #296]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034c0:	d101      	bne.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80034c2:	2301      	movs	r3, #1
 80034c4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80034ce:	2301      	movs	r3, #1
 80034d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80034de:	2301      	movs	r3, #1
 80034e0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0320 	and.w	r3, r3, #32
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 808b 	beq.w	8003606 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034f0:	4b3a      	ldr	r3, [pc, #232]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f4:	4a39      	ldr	r2, [pc, #228]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80034fc:	4b37      	ldr	r3, [pc, #220]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003500:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003504:	60bb      	str	r3, [r7, #8]
 8003506:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003508:	4b35      	ldr	r3, [pc, #212]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a34      	ldr	r2, [pc, #208]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800350e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003512:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003514:	f7fe fa64 	bl	80019e0 <HAL_GetTick>
 8003518:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800351a:	e008      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800351c:	f7fe fa60 	bl	80019e0 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b64      	cmp	r3, #100	@ 0x64
 8003528:	d901      	bls.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e38f      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800352e:	4b2c      	ldr	r3, [pc, #176]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0f0      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800353a:	4b28      	ldr	r3, [pc, #160]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800353c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800353e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003542:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d035      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	429a      	cmp	r2, r3
 8003556:	d02e      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003558:	4b20      	ldr	r3, [pc, #128]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800355a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800355c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003560:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003562:	4b1e      	ldr	r3, [pc, #120]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003566:	4a1d      	ldr	r2, [pc, #116]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003568:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800356c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800356e:	4b1b      	ldr	r3, [pc, #108]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003572:	4a1a      	ldr	r2, [pc, #104]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003574:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003578:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800357a:	4a18      	ldr	r2, [pc, #96]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003580:	4b16      	ldr	r3, [pc, #88]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b01      	cmp	r3, #1
 800358a:	d114      	bne.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358c:	f7fe fa28 	bl	80019e0 <HAL_GetTick>
 8003590:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003592:	e00a      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003594:	f7fe fa24 	bl	80019e0 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d901      	bls.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e351      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035aa:	4b0c      	ldr	r3, [pc, #48]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d0ee      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035c2:	d111      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80035c4:	4b05      	ldr	r3, [pc, #20]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80035d0:	4b04      	ldr	r3, [pc, #16]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80035d2:	400b      	ands	r3, r1
 80035d4:	4901      	ldr	r1, [pc, #4]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	608b      	str	r3, [r1, #8]
 80035da:	e00b      	b.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80035dc:	40023800 	.word	0x40023800
 80035e0:	40007000 	.word	0x40007000
 80035e4:	0ffffcff 	.word	0x0ffffcff
 80035e8:	4bac      	ldr	r3, [pc, #688]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	4aab      	ldr	r2, [pc, #684]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ee:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80035f2:	6093      	str	r3, [r2, #8]
 80035f4:	4ba9      	ldr	r3, [pc, #676]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003600:	49a6      	ldr	r1, [pc, #664]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003602:	4313      	orrs	r3, r2
 8003604:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0310 	and.w	r3, r3, #16
 800360e:	2b00      	cmp	r3, #0
 8003610:	d010      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003612:	4ba2      	ldr	r3, [pc, #648]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003614:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003618:	4aa0      	ldr	r2, [pc, #640]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800361a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800361e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003622:	4b9e      	ldr	r3, [pc, #632]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003624:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800362c:	499b      	ldr	r1, [pc, #620]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800362e:	4313      	orrs	r3, r2
 8003630:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00a      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003640:	4b96      	ldr	r3, [pc, #600]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003646:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800364e:	4993      	ldr	r1, [pc, #588]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003650:	4313      	orrs	r3, r2
 8003652:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003662:	4b8e      	ldr	r3, [pc, #568]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003668:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003670:	498a      	ldr	r1, [pc, #552]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003672:	4313      	orrs	r3, r2
 8003674:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d00a      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003684:	4b85      	ldr	r3, [pc, #532]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800368a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003692:	4982      	ldr	r1, [pc, #520]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003694:	4313      	orrs	r3, r2
 8003696:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00a      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80036a6:	4b7d      	ldr	r3, [pc, #500]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ac:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036b4:	4979      	ldr	r1, [pc, #484]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d00a      	beq.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036c8:	4b74      	ldr	r3, [pc, #464]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ce:	f023 0203 	bic.w	r2, r3, #3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d6:	4971      	ldr	r1, [pc, #452]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00a      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036ea:	4b6c      	ldr	r3, [pc, #432]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f0:	f023 020c 	bic.w	r2, r3, #12
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036f8:	4968      	ldr	r1, [pc, #416]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00a      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800370c:	4b63      	ldr	r3, [pc, #396]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800370e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003712:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800371a:	4960      	ldr	r1, [pc, #384]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800371c:	4313      	orrs	r3, r2
 800371e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00a      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800372e:	4b5b      	ldr	r3, [pc, #364]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003734:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800373c:	4957      	ldr	r1, [pc, #348]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800373e:	4313      	orrs	r3, r2
 8003740:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00a      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003750:	4b52      	ldr	r3, [pc, #328]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003756:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375e:	494f      	ldr	r1, [pc, #316]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003760:	4313      	orrs	r3, r2
 8003762:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003772:	4b4a      	ldr	r3, [pc, #296]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003774:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003778:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003780:	4946      	ldr	r1, [pc, #280]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003794:	4b41      	ldr	r3, [pc, #260]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800379a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a2:	493e      	ldr	r1, [pc, #248]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80037b6:	4b39      	ldr	r3, [pc, #228]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037bc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c4:	4935      	ldr	r1, [pc, #212]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00a      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037d8:	4b30      	ldr	r3, [pc, #192]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037de:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037e6:	492d      	ldr	r1, [pc, #180]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d011      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80037fa:	4b28      	ldr	r3, [pc, #160]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003800:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003808:	4924      	ldr	r1, [pc, #144]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003814:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003818:	d101      	bne.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800381a:	2301      	movs	r3, #1
 800381c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800382a:	2301      	movs	r3, #1
 800382c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00a      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800383a:	4b18      	ldr	r3, [pc, #96]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800383c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003840:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003848:	4914      	ldr	r1, [pc, #80]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800384a:	4313      	orrs	r3, r2
 800384c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00b      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800385c:	4b0f      	ldr	r3, [pc, #60]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800385e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003862:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800386c:	490b      	ldr	r1, [pc, #44]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800386e:	4313      	orrs	r3, r2
 8003870:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00f      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003880:	4b06      	ldr	r3, [pc, #24]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003886:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003890:	4902      	ldr	r1, [pc, #8]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003898:	e002      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800389a:	bf00      	nop
 800389c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00b      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038ac:	4b8a      	ldr	r3, [pc, #552]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038b2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038bc:	4986      	ldr	r1, [pc, #536]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00b      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80038d0:	4b81      	ldr	r3, [pc, #516]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038d6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038e0:	497d      	ldr	r1, [pc, #500]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d006      	beq.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f000 80d6 	beq.w	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038fc:	4b76      	ldr	r3, [pc, #472]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a75      	ldr	r2, [pc, #468]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003902:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003906:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003908:	f7fe f86a 	bl	80019e0 <HAL_GetTick>
 800390c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003910:	f7fe f866 	bl	80019e0 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	@ 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e195      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003922:	4b6d      	ldr	r3, [pc, #436]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f0      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d021      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800393e:	2b00      	cmp	r3, #0
 8003940:	d11d      	bne.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003942:	4b65      	ldr	r3, [pc, #404]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003944:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003948:	0c1b      	lsrs	r3, r3, #16
 800394a:	f003 0303 	and.w	r3, r3, #3
 800394e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003950:	4b61      	ldr	r3, [pc, #388]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003952:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003956:	0e1b      	lsrs	r3, r3, #24
 8003958:	f003 030f 	and.w	r3, r3, #15
 800395c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	019a      	lsls	r2, r3, #6
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	041b      	lsls	r3, r3, #16
 8003968:	431a      	orrs	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	061b      	lsls	r3, r3, #24
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	071b      	lsls	r3, r3, #28
 8003976:	4958      	ldr	r1, [pc, #352]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003978:	4313      	orrs	r3, r2
 800397a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d004      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800398e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003992:	d00a      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800399c:	2b00      	cmp	r3, #0
 800399e:	d02e      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039a8:	d129      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80039aa:	4b4b      	ldr	r3, [pc, #300]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039b0:	0c1b      	lsrs	r3, r3, #16
 80039b2:	f003 0303 	and.w	r3, r3, #3
 80039b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039b8:	4b47      	ldr	r3, [pc, #284]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039be:	0f1b      	lsrs	r3, r3, #28
 80039c0:	f003 0307 	and.w	r3, r3, #7
 80039c4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	019a      	lsls	r2, r3, #6
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	041b      	lsls	r3, r3, #16
 80039d0:	431a      	orrs	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	061b      	lsls	r3, r3, #24
 80039d8:	431a      	orrs	r2, r3
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	071b      	lsls	r3, r3, #28
 80039de:	493e      	ldr	r1, [pc, #248]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80039e6:	4b3c      	ldr	r3, [pc, #240]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039ec:	f023 021f 	bic.w	r2, r3, #31
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	3b01      	subs	r3, #1
 80039f6:	4938      	ldr	r1, [pc, #224]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d01d      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a0a:	4b33      	ldr	r3, [pc, #204]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a10:	0e1b      	lsrs	r3, r3, #24
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003a18:	4b2f      	ldr	r3, [pc, #188]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a1e:	0f1b      	lsrs	r3, r3, #28
 8003a20:	f003 0307 	and.w	r3, r3, #7
 8003a24:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	019a      	lsls	r2, r3, #6
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	041b      	lsls	r3, r3, #16
 8003a32:	431a      	orrs	r2, r3
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	061b      	lsls	r3, r3, #24
 8003a38:	431a      	orrs	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	071b      	lsls	r3, r3, #28
 8003a3e:	4926      	ldr	r1, [pc, #152]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d011      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	019a      	lsls	r2, r3, #6
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	041b      	lsls	r3, r3, #16
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	061b      	lsls	r3, r3, #24
 8003a66:	431a      	orrs	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	071b      	lsls	r3, r3, #28
 8003a6e:	491a      	ldr	r1, [pc, #104]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a76:	4b18      	ldr	r3, [pc, #96]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a17      	ldr	r2, [pc, #92]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a7c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a82:	f7fd ffad 	bl	80019e0 <HAL_GetTick>
 8003a86:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a88:	e008      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a8a:	f7fd ffa9 	bl	80019e0 <HAL_GetTick>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	2b64      	cmp	r3, #100	@ 0x64
 8003a96:	d901      	bls.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e0d8      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d0f0      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	f040 80ce 	bne.w	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ab0:	4b09      	ldr	r3, [pc, #36]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a08      	ldr	r2, [pc, #32]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ab6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003abc:	f7fd ff90 	bl	80019e0 <HAL_GetTick>
 8003ac0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ac2:	e00b      	b.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003ac4:	f7fd ff8c 	bl	80019e0 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b64      	cmp	r3, #100	@ 0x64
 8003ad0:	d904      	bls.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e0bb      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003ad6:	bf00      	nop
 8003ad8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003adc:	4b5e      	ldr	r3, [pc, #376]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ae4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ae8:	d0ec      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d009      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d02e      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d12a      	bne.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b12:	4b51      	ldr	r3, [pc, #324]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b18:	0c1b      	lsrs	r3, r3, #16
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b20:	4b4d      	ldr	r3, [pc, #308]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b26:	0f1b      	lsrs	r3, r3, #28
 8003b28:	f003 0307 	and.w	r3, r3, #7
 8003b2c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	019a      	lsls	r2, r3, #6
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	041b      	lsls	r3, r3, #16
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	061b      	lsls	r3, r3, #24
 8003b40:	431a      	orrs	r2, r3
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	071b      	lsls	r3, r3, #28
 8003b46:	4944      	ldr	r1, [pc, #272]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003b4e:	4b42      	ldr	r3, [pc, #264]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b54:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	021b      	lsls	r3, r3, #8
 8003b60:	493d      	ldr	r1, [pc, #244]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d022      	beq.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b7c:	d11d      	bne.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b7e:	4b36      	ldr	r3, [pc, #216]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b84:	0e1b      	lsrs	r3, r3, #24
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b8c:	4b32      	ldr	r3, [pc, #200]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b92:	0f1b      	lsrs	r3, r3, #28
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	019a      	lsls	r2, r3, #6
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a1b      	ldr	r3, [r3, #32]
 8003ba4:	041b      	lsls	r3, r3, #16
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	061b      	lsls	r3, r3, #24
 8003bac:	431a      	orrs	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	071b      	lsls	r3, r3, #28
 8003bb2:	4929      	ldr	r1, [pc, #164]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d028      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003bc6:	4b24      	ldr	r3, [pc, #144]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bcc:	0e1b      	lsrs	r3, r3, #24
 8003bce:	f003 030f 	and.w	r3, r3, #15
 8003bd2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003bd4:	4b20      	ldr	r3, [pc, #128]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bda:	0c1b      	lsrs	r3, r3, #16
 8003bdc:	f003 0303 	and.w	r3, r3, #3
 8003be0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	019a      	lsls	r2, r3, #6
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	041b      	lsls	r3, r3, #16
 8003bec:	431a      	orrs	r2, r3
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	061b      	lsls	r3, r3, #24
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	69db      	ldr	r3, [r3, #28]
 8003bf8:	071b      	lsls	r3, r3, #28
 8003bfa:	4917      	ldr	r1, [pc, #92]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003c02:	4b15      	ldr	r3, [pc, #84]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c10:	4911      	ldr	r1, [pc, #68]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003c18:	4b0f      	ldr	r3, [pc, #60]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a0e      	ldr	r2, [pc, #56]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c24:	f7fd fedc 	bl	80019e0 <HAL_GetTick>
 8003c28:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003c2c:	f7fd fed8 	bl	80019e0 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	@ 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e007      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c3e:	4b06      	ldr	r3, [pc, #24]	@ (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c4a:	d1ef      	bne.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3720      	adds	r7, #32
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	40023800 	.word	0x40023800

08003c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e049      	b.n	8003d02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d106      	bne.n	8003c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7fd fc20 	bl	80014c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	3304      	adds	r3, #4
 8003c98:	4619      	mov	r1, r3
 8003c9a:	4610      	mov	r0, r2
 8003c9c:	f000 faca 	bl	8004234 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3708      	adds	r7, #8
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
	...

08003d0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d001      	beq.n	8003d24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e054      	b.n	8003dce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0201 	orr.w	r2, r2, #1
 8003d3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a26      	ldr	r2, [pc, #152]	@ (8003ddc <HAL_TIM_Base_Start_IT+0xd0>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d022      	beq.n	8003d8c <HAL_TIM_Base_Start_IT+0x80>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d4e:	d01d      	beq.n	8003d8c <HAL_TIM_Base_Start_IT+0x80>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a22      	ldr	r2, [pc, #136]	@ (8003de0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d018      	beq.n	8003d8c <HAL_TIM_Base_Start_IT+0x80>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a21      	ldr	r2, [pc, #132]	@ (8003de4 <HAL_TIM_Base_Start_IT+0xd8>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d013      	beq.n	8003d8c <HAL_TIM_Base_Start_IT+0x80>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a1f      	ldr	r2, [pc, #124]	@ (8003de8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d00e      	beq.n	8003d8c <HAL_TIM_Base_Start_IT+0x80>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a1e      	ldr	r2, [pc, #120]	@ (8003dec <HAL_TIM_Base_Start_IT+0xe0>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d009      	beq.n	8003d8c <HAL_TIM_Base_Start_IT+0x80>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a1c      	ldr	r2, [pc, #112]	@ (8003df0 <HAL_TIM_Base_Start_IT+0xe4>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d004      	beq.n	8003d8c <HAL_TIM_Base_Start_IT+0x80>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a1b      	ldr	r2, [pc, #108]	@ (8003df4 <HAL_TIM_Base_Start_IT+0xe8>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d115      	bne.n	8003db8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	4b19      	ldr	r3, [pc, #100]	@ (8003df8 <HAL_TIM_Base_Start_IT+0xec>)
 8003d94:	4013      	ands	r3, r2
 8003d96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2b06      	cmp	r3, #6
 8003d9c:	d015      	beq.n	8003dca <HAL_TIM_Base_Start_IT+0xbe>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003da4:	d011      	beq.n	8003dca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f042 0201 	orr.w	r2, r2, #1
 8003db4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003db6:	e008      	b.n	8003dca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f042 0201 	orr.w	r2, r2, #1
 8003dc6:	601a      	str	r2, [r3, #0]
 8003dc8:	e000      	b.n	8003dcc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	40010000 	.word	0x40010000
 8003de0:	40000400 	.word	0x40000400
 8003de4:	40000800 	.word	0x40000800
 8003de8:	40000c00 	.word	0x40000c00
 8003dec:	40010400 	.word	0x40010400
 8003df0:	40014000 	.word	0x40014000
 8003df4:	40001800 	.word	0x40001800
 8003df8:	00010007 	.word	0x00010007

08003dfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d122      	bne.n	8003e58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d11b      	bne.n	8003e58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f06f 0202 	mvn.w	r2, #2
 8003e28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f000 f9da 	bl	80041f8 <HAL_TIM_IC_CaptureCallback>
 8003e44:	e005      	b.n	8003e52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f9cc 	bl	80041e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f000 f9dd 	bl	800420c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f003 0304 	and.w	r3, r3, #4
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d122      	bne.n	8003eac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f003 0304 	and.w	r3, r3, #4
 8003e70:	2b04      	cmp	r3, #4
 8003e72:	d11b      	bne.n	8003eac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f06f 0204 	mvn.w	r2, #4
 8003e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2202      	movs	r2, #2
 8003e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d003      	beq.n	8003e9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 f9b0 	bl	80041f8 <HAL_TIM_IC_CaptureCallback>
 8003e98:	e005      	b.n	8003ea6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 f9a2 	bl	80041e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f000 f9b3 	bl	800420c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	f003 0308 	and.w	r3, r3, #8
 8003eb6:	2b08      	cmp	r3, #8
 8003eb8:	d122      	bne.n	8003f00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	f003 0308 	and.w	r3, r3, #8
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d11b      	bne.n	8003f00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f06f 0208 	mvn.w	r2, #8
 8003ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2204      	movs	r2, #4
 8003ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f986 	bl	80041f8 <HAL_TIM_IC_CaptureCallback>
 8003eec:	e005      	b.n	8003efa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f978 	bl	80041e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f989 	bl	800420c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	f003 0310 	and.w	r3, r3, #16
 8003f0a:	2b10      	cmp	r3, #16
 8003f0c:	d122      	bne.n	8003f54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	f003 0310 	and.w	r3, r3, #16
 8003f18:	2b10      	cmp	r3, #16
 8003f1a:	d11b      	bne.n	8003f54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f06f 0210 	mvn.w	r2, #16
 8003f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2208      	movs	r2, #8
 8003f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	69db      	ldr	r3, [r3, #28]
 8003f32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d003      	beq.n	8003f42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f95c 	bl	80041f8 <HAL_TIM_IC_CaptureCallback>
 8003f40:	e005      	b.n	8003f4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f94e 	bl	80041e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 f95f 	bl	800420c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d10e      	bne.n	8003f80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f003 0301 	and.w	r3, r3, #1
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d107      	bne.n	8003f80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f06f 0201 	mvn.w	r2, #1
 8003f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 f928 	bl	80041d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f8a:	2b80      	cmp	r3, #128	@ 0x80
 8003f8c:	d10e      	bne.n	8003fac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f98:	2b80      	cmp	r3, #128	@ 0x80
 8003f9a:	d107      	bne.n	8003fac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 fb16 	bl	80045d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fba:	d10e      	bne.n	8003fda <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc6:	2b80      	cmp	r3, #128	@ 0x80
 8003fc8:	d107      	bne.n	8003fda <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003fd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f000 fb09 	bl	80045ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe4:	2b40      	cmp	r3, #64	@ 0x40
 8003fe6:	d10e      	bne.n	8004006 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ff2:	2b40      	cmp	r3, #64	@ 0x40
 8003ff4:	d107      	bne.n	8004006 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f000 f90d 	bl	8004220 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	f003 0320 	and.w	r3, r3, #32
 8004010:	2b20      	cmp	r3, #32
 8004012:	d10e      	bne.n	8004032 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	f003 0320 	and.w	r3, r3, #32
 800401e:	2b20      	cmp	r3, #32
 8004020:	d107      	bne.n	8004032 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f06f 0220 	mvn.w	r2, #32
 800402a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 fac9 	bl	80045c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004032:	bf00      	nop
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
	...

0800403c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_TIM_ConfigClockSource+0x1c>
 8004054:	2302      	movs	r3, #2
 8004056:	e0b4      	b.n	80041c2 <HAL_TIM_ConfigClockSource+0x186>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	4b56      	ldr	r3, [pc, #344]	@ (80041cc <HAL_TIM_ConfigClockSource+0x190>)
 8004074:	4013      	ands	r3, r2
 8004076:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800407e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004090:	d03e      	beq.n	8004110 <HAL_TIM_ConfigClockSource+0xd4>
 8004092:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004096:	f200 8087 	bhi.w	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 800409a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800409e:	f000 8086 	beq.w	80041ae <HAL_TIM_ConfigClockSource+0x172>
 80040a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040a6:	d87f      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040a8:	2b70      	cmp	r3, #112	@ 0x70
 80040aa:	d01a      	beq.n	80040e2 <HAL_TIM_ConfigClockSource+0xa6>
 80040ac:	2b70      	cmp	r3, #112	@ 0x70
 80040ae:	d87b      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040b0:	2b60      	cmp	r3, #96	@ 0x60
 80040b2:	d050      	beq.n	8004156 <HAL_TIM_ConfigClockSource+0x11a>
 80040b4:	2b60      	cmp	r3, #96	@ 0x60
 80040b6:	d877      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040b8:	2b50      	cmp	r3, #80	@ 0x50
 80040ba:	d03c      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0xfa>
 80040bc:	2b50      	cmp	r3, #80	@ 0x50
 80040be:	d873      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040c0:	2b40      	cmp	r3, #64	@ 0x40
 80040c2:	d058      	beq.n	8004176 <HAL_TIM_ConfigClockSource+0x13a>
 80040c4:	2b40      	cmp	r3, #64	@ 0x40
 80040c6:	d86f      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040c8:	2b30      	cmp	r3, #48	@ 0x30
 80040ca:	d064      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0x15a>
 80040cc:	2b30      	cmp	r3, #48	@ 0x30
 80040ce:	d86b      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d060      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0x15a>
 80040d4:	2b20      	cmp	r3, #32
 80040d6:	d867      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d05c      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0x15a>
 80040dc:	2b10      	cmp	r3, #16
 80040de:	d05a      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0x15a>
 80040e0:	e062      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040f2:	f000 f9b9 	bl	8004468 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004104:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68ba      	ldr	r2, [r7, #8]
 800410c:	609a      	str	r2, [r3, #8]
      break;
 800410e:	e04f      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004120:	f000 f9a2 	bl	8004468 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689a      	ldr	r2, [r3, #8]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004132:	609a      	str	r2, [r3, #8]
      break;
 8004134:	e03c      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004142:	461a      	mov	r2, r3
 8004144:	f000 f916 	bl	8004374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2150      	movs	r1, #80	@ 0x50
 800414e:	4618      	mov	r0, r3
 8004150:	f000 f96f 	bl	8004432 <TIM_ITRx_SetConfig>
      break;
 8004154:	e02c      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004162:	461a      	mov	r2, r3
 8004164:	f000 f935 	bl	80043d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2160      	movs	r1, #96	@ 0x60
 800416e:	4618      	mov	r0, r3
 8004170:	f000 f95f 	bl	8004432 <TIM_ITRx_SetConfig>
      break;
 8004174:	e01c      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004182:	461a      	mov	r2, r3
 8004184:	f000 f8f6 	bl	8004374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2140      	movs	r1, #64	@ 0x40
 800418e:	4618      	mov	r0, r3
 8004190:	f000 f94f 	bl	8004432 <TIM_ITRx_SetConfig>
      break;
 8004194:	e00c      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4619      	mov	r1, r3
 80041a0:	4610      	mov	r0, r2
 80041a2:	f000 f946 	bl	8004432 <TIM_ITRx_SetConfig>
      break;
 80041a6:	e003      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	73fb      	strb	r3, [r7, #15]
      break;
 80041ac:	e000      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80041ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	fffeff88 	.word	0xfffeff88

080041d0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80041d8:	bf00      	nop
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a40      	ldr	r2, [pc, #256]	@ (8004348 <TIM_Base_SetConfig+0x114>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d013      	beq.n	8004274 <TIM_Base_SetConfig+0x40>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004252:	d00f      	beq.n	8004274 <TIM_Base_SetConfig+0x40>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a3d      	ldr	r2, [pc, #244]	@ (800434c <TIM_Base_SetConfig+0x118>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d00b      	beq.n	8004274 <TIM_Base_SetConfig+0x40>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a3c      	ldr	r2, [pc, #240]	@ (8004350 <TIM_Base_SetConfig+0x11c>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d007      	beq.n	8004274 <TIM_Base_SetConfig+0x40>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a3b      	ldr	r2, [pc, #236]	@ (8004354 <TIM_Base_SetConfig+0x120>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d003      	beq.n	8004274 <TIM_Base_SetConfig+0x40>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a3a      	ldr	r2, [pc, #232]	@ (8004358 <TIM_Base_SetConfig+0x124>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d108      	bne.n	8004286 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800427a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	4313      	orrs	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a2f      	ldr	r2, [pc, #188]	@ (8004348 <TIM_Base_SetConfig+0x114>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d02b      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004294:	d027      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a2c      	ldr	r2, [pc, #176]	@ (800434c <TIM_Base_SetConfig+0x118>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d023      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a2b      	ldr	r2, [pc, #172]	@ (8004350 <TIM_Base_SetConfig+0x11c>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d01f      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a2a      	ldr	r2, [pc, #168]	@ (8004354 <TIM_Base_SetConfig+0x120>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d01b      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a29      	ldr	r2, [pc, #164]	@ (8004358 <TIM_Base_SetConfig+0x124>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d017      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a28      	ldr	r2, [pc, #160]	@ (800435c <TIM_Base_SetConfig+0x128>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d013      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a27      	ldr	r2, [pc, #156]	@ (8004360 <TIM_Base_SetConfig+0x12c>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d00f      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a26      	ldr	r2, [pc, #152]	@ (8004364 <TIM_Base_SetConfig+0x130>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d00b      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a25      	ldr	r2, [pc, #148]	@ (8004368 <TIM_Base_SetConfig+0x134>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d007      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a24      	ldr	r2, [pc, #144]	@ (800436c <TIM_Base_SetConfig+0x138>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d003      	beq.n	80042e6 <TIM_Base_SetConfig+0xb2>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a23      	ldr	r2, [pc, #140]	@ (8004370 <TIM_Base_SetConfig+0x13c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d108      	bne.n	80042f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	4313      	orrs	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a0a      	ldr	r2, [pc, #40]	@ (8004348 <TIM_Base_SetConfig+0x114>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d003      	beq.n	800432c <TIM_Base_SetConfig+0xf8>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a0c      	ldr	r2, [pc, #48]	@ (8004358 <TIM_Base_SetConfig+0x124>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d103      	bne.n	8004334 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	691a      	ldr	r2, [r3, #16]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	615a      	str	r2, [r3, #20]
}
 800433a:	bf00      	nop
 800433c:	3714      	adds	r7, #20
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	40010000 	.word	0x40010000
 800434c:	40000400 	.word	0x40000400
 8004350:	40000800 	.word	0x40000800
 8004354:	40000c00 	.word	0x40000c00
 8004358:	40010400 	.word	0x40010400
 800435c:	40014000 	.word	0x40014000
 8004360:	40014400 	.word	0x40014400
 8004364:	40014800 	.word	0x40014800
 8004368:	40001800 	.word	0x40001800
 800436c:	40001c00 	.word	0x40001c00
 8004370:	40002000 	.word	0x40002000

08004374 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	f023 0201 	bic.w	r2, r3, #1
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800439e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	011b      	lsls	r3, r3, #4
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f023 030a 	bic.w	r3, r3, #10
 80043b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	621a      	str	r2, [r3, #32]
}
 80043c6:	bf00      	nop
 80043c8:	371c      	adds	r7, #28
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b087      	sub	sp, #28
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	60f8      	str	r0, [r7, #12]
 80043da:	60b9      	str	r1, [r7, #8]
 80043dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	f023 0210 	bic.w	r2, r3, #16
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	699b      	ldr	r3, [r3, #24]
 80043ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	031b      	lsls	r3, r3, #12
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	4313      	orrs	r3, r2
 8004406:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800440e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	011b      	lsls	r3, r3, #4
 8004414:	693a      	ldr	r2, [r7, #16]
 8004416:	4313      	orrs	r3, r2
 8004418:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	621a      	str	r2, [r3, #32]
}
 8004426:	bf00      	nop
 8004428:	371c      	adds	r7, #28
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr

08004432 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004432:	b480      	push	{r7}
 8004434:	b085      	sub	sp, #20
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
 800443a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004448:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4313      	orrs	r3, r2
 8004450:	f043 0307 	orr.w	r3, r3, #7
 8004454:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68fa      	ldr	r2, [r7, #12]
 800445a:	609a      	str	r2, [r3, #8]
}
 800445c:	bf00      	nop
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004468:	b480      	push	{r7}
 800446a:	b087      	sub	sp, #28
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	607a      	str	r2, [r7, #4]
 8004474:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004482:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	021a      	lsls	r2, r3, #8
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	431a      	orrs	r2, r3
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	4313      	orrs	r3, r2
 8004490:	697a      	ldr	r2, [r7, #20]
 8004492:	4313      	orrs	r3, r2
 8004494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	609a      	str	r2, [r3, #8]
}
 800449c:	bf00      	nop
 800449e:	371c      	adds	r7, #28
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044bc:	2302      	movs	r3, #2
 80044be:	e06d      	b.n	800459c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a30      	ldr	r2, [pc, #192]	@ (80045a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d004      	beq.n	80044f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a2f      	ldr	r2, [pc, #188]	@ (80045ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d108      	bne.n	8004506 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80044fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	4313      	orrs	r3, r2
 8004504:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800450c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	4313      	orrs	r3, r2
 8004516:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a20      	ldr	r2, [pc, #128]	@ (80045a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d022      	beq.n	8004570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004532:	d01d      	beq.n	8004570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a1d      	ldr	r2, [pc, #116]	@ (80045b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d018      	beq.n	8004570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a1c      	ldr	r2, [pc, #112]	@ (80045b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d013      	beq.n	8004570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a1a      	ldr	r2, [pc, #104]	@ (80045b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d00e      	beq.n	8004570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a15      	ldr	r2, [pc, #84]	@ (80045ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d009      	beq.n	8004570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a16      	ldr	r2, [pc, #88]	@ (80045bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d004      	beq.n	8004570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a15      	ldr	r2, [pc, #84]	@ (80045c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d10c      	bne.n	800458a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004576:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	4313      	orrs	r3, r2
 8004580:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	3714      	adds	r7, #20
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr
 80045a8:	40010000 	.word	0x40010000
 80045ac:	40010400 	.word	0x40010400
 80045b0:	40000400 	.word	0x40000400
 80045b4:	40000800 	.word	0x40000800
 80045b8:	40000c00 	.word	0x40000c00
 80045bc:	40014000 	.word	0x40014000
 80045c0:	40001800 	.word	0x40001800

080045c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e040      	b.n	8004694 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004616:	2b00      	cmp	r3, #0
 8004618:	d106      	bne.n	8004628 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f7fc ffd4 	bl	80015d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2224      	movs	r2, #36	@ 0x24
 800462c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f022 0201 	bic.w	r2, r2, #1
 800463c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 fb3e 	bl	8004cc0 <UART_SetConfig>
 8004644:	4603      	mov	r3, r0
 8004646:	2b01      	cmp	r3, #1
 8004648:	d101      	bne.n	800464e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e022      	b.n	8004694 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004652:	2b00      	cmp	r3, #0
 8004654:	d002      	beq.n	800465c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 fd96 	bl	8005188 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	685a      	ldr	r2, [r3, #4]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800466a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689a      	ldr	r2, [r3, #8]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800467a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f042 0201 	orr.w	r2, r2, #1
 800468a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 fe1d 	bl	80052cc <UART_CheckIdleState>
 8004692:	4603      	mov	r3, r0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3708      	adds	r7, #8
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b0ba      	sub	sp, #232	@ 0xe8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	69db      	ldr	r3, [r3, #28]
 80046aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80046c2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80046c6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80046ca:	4013      	ands	r3, r2
 80046cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80046d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d115      	bne.n	8004704 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80046d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046dc:	f003 0320 	and.w	r3, r3, #32
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d00f      	beq.n	8004704 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80046e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046e8:	f003 0320 	and.w	r3, r3, #32
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d009      	beq.n	8004704 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 82ac 	beq.w	8004c52 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	4798      	blx	r3
      }
      return;
 8004702:	e2a6      	b.n	8004c52 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004704:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004708:	2b00      	cmp	r3, #0
 800470a:	f000 8117 	beq.w	800493c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800470e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800471a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800471e:	4b85      	ldr	r3, [pc, #532]	@ (8004934 <HAL_UART_IRQHandler+0x298>)
 8004720:	4013      	ands	r3, r2
 8004722:	2b00      	cmp	r3, #0
 8004724:	f000 810a 	beq.w	800493c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	2b00      	cmp	r3, #0
 8004732:	d011      	beq.n	8004758 <HAL_UART_IRQHandler+0xbc>
 8004734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00b      	beq.n	8004758 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2201      	movs	r2, #1
 8004746:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800474e:	f043 0201 	orr.w	r2, r3, #1
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800475c:	f003 0302 	and.w	r3, r3, #2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d011      	beq.n	8004788 <HAL_UART_IRQHandler+0xec>
 8004764:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00b      	beq.n	8004788 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2202      	movs	r2, #2
 8004776:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800477e:	f043 0204 	orr.w	r2, r3, #4
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800478c:	f003 0304 	and.w	r3, r3, #4
 8004790:	2b00      	cmp	r3, #0
 8004792:	d011      	beq.n	80047b8 <HAL_UART_IRQHandler+0x11c>
 8004794:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004798:	f003 0301 	and.w	r3, r3, #1
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00b      	beq.n	80047b8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2204      	movs	r2, #4
 80047a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ae:	f043 0202 	orr.w	r2, r3, #2
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80047b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047bc:	f003 0308 	and.w	r3, r3, #8
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d017      	beq.n	80047f4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80047c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047c8:	f003 0320 	and.w	r3, r3, #32
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d105      	bne.n	80047dc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80047d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047d4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00b      	beq.n	80047f4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2208      	movs	r2, #8
 80047e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ea:	f043 0208 	orr.w	r2, r3, #8
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80047f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d012      	beq.n	8004826 <HAL_UART_IRQHandler+0x18a>
 8004800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004804:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d00c      	beq.n	8004826 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004814:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800481c:	f043 0220 	orr.w	r2, r3, #32
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 8212 	beq.w	8004c56 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004836:	f003 0320 	and.w	r3, r3, #32
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00d      	beq.n	800485a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800483e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004842:	f003 0320 	and.w	r3, r3, #32
 8004846:	2b00      	cmp	r3, #0
 8004848:	d007      	beq.n	800485a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800484e:	2b00      	cmp	r3, #0
 8004850:	d003      	beq.n	800485a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004860:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800486e:	2b40      	cmp	r3, #64	@ 0x40
 8004870:	d005      	beq.n	800487e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004872:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004876:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800487a:	2b00      	cmp	r3, #0
 800487c:	d04f      	beq.n	800491e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 fe37 	bl	80054f2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800488e:	2b40      	cmp	r3, #64	@ 0x40
 8004890:	d141      	bne.n	8004916 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	3308      	adds	r3, #8
 8004898:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80048a0:	e853 3f00 	ldrex	r3, [r3]
 80048a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80048a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80048ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	3308      	adds	r3, #8
 80048ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80048be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80048c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80048ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80048ce:	e841 2300 	strex	r3, r2, [r1]
 80048d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80048d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1d9      	bne.n	8004892 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d013      	beq.n	800490e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ea:	4a13      	ldr	r2, [pc, #76]	@ (8004938 <HAL_UART_IRQHandler+0x29c>)
 80048ec:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7fd fea5 	bl	8002642 <HAL_DMA_Abort_IT>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d017      	beq.n	800492e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004908:	4610      	mov	r0, r2
 800490a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800490c:	e00f      	b.n	800492e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 f9b6 	bl	8004c80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004914:	e00b      	b.n	800492e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f9b2 	bl	8004c80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800491c:	e007      	b.n	800492e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f9ae 	bl	8004c80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800492c:	e193      	b.n	8004c56 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800492e:	bf00      	nop
    return;
 8004930:	e191      	b.n	8004c56 <HAL_UART_IRQHandler+0x5ba>
 8004932:	bf00      	nop
 8004934:	04000120 	.word	0x04000120
 8004938:	080055bb 	.word	0x080055bb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004940:	2b01      	cmp	r3, #1
 8004942:	f040 814c 	bne.w	8004bde <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800494a:	f003 0310 	and.w	r3, r3, #16
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 8145 	beq.w	8004bde <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004958:	f003 0310 	and.w	r3, r3, #16
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 813e 	beq.w	8004bde <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2210      	movs	r2, #16
 8004968:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004974:	2b40      	cmp	r3, #64	@ 0x40
 8004976:	f040 80b6 	bne.w	8004ae6 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004986:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800498a:	2b00      	cmp	r3, #0
 800498c:	f000 8165 	beq.w	8004c5a <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004996:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800499a:	429a      	cmp	r2, r3
 800499c:	f080 815d 	bcs.w	8004c5a <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049a6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049ae:	69db      	ldr	r3, [r3, #28]
 80049b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049b4:	f000 8086 	beq.w	8004ac4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80049c4:	e853 3f00 	ldrex	r3, [r3]
 80049c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80049cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80049d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	461a      	mov	r2, r3
 80049de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80049e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80049e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80049ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80049f2:	e841 2300 	strex	r3, r2, [r1]
 80049f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80049fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1da      	bne.n	80049b8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	3308      	adds	r3, #8
 8004a08:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a0c:	e853 3f00 	ldrex	r3, [r3]
 8004a10:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004a12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a14:	f023 0301 	bic.w	r3, r3, #1
 8004a18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3308      	adds	r3, #8
 8004a22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a26:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004a2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004a2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004a32:	e841 2300 	strex	r3, r2, [r1]
 8004a36:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004a38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1e1      	bne.n	8004a02 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	3308      	adds	r3, #8
 8004a44:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a48:	e853 3f00 	ldrex	r3, [r3]
 8004a4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004a4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	3308      	adds	r3, #8
 8004a5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004a62:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a64:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a66:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004a68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004a6a:	e841 2300 	strex	r3, r2, [r1]
 8004a6e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004a70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1e3      	bne.n	8004a3e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a8c:	e853 3f00 	ldrex	r3, [r3]
 8004a90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004a92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a94:	f023 0310 	bic.w	r3, r3, #16
 8004a98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aa6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004aa8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aaa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004aac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004aae:	e841 2300 	strex	r3, r2, [r1]
 8004ab2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ab4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d1e4      	bne.n	8004a84 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f7fd fd4f 	bl	8002562 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	4619      	mov	r1, r3
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 f8d8 	bl	8004c94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ae4:	e0b9      	b.n	8004c5a <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 80ab 	beq.w	8004c5e <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004b08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f000 80a6 	beq.w	8004c5e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b1a:	e853 3f00 	ldrex	r3, [r3]
 8004b1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	461a      	mov	r2, r3
 8004b30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004b34:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b36:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b3c:	e841 2300 	strex	r3, r2, [r1]
 8004b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1e4      	bne.n	8004b12 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	3308      	adds	r3, #8
 8004b4e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b52:	e853 3f00 	ldrex	r3, [r3]
 8004b56:	623b      	str	r3, [r7, #32]
   return(result);
 8004b58:	6a3b      	ldr	r3, [r7, #32]
 8004b5a:	f023 0301 	bic.w	r3, r3, #1
 8004b5e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	3308      	adds	r3, #8
 8004b68:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004b6c:	633a      	str	r2, [r7, #48]	@ 0x30
 8004b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b74:	e841 2300 	strex	r3, r2, [r1]
 8004b78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1e3      	bne.n	8004b48 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2220      	movs	r2, #32
 8004b84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	e853 3f00 	ldrex	r3, [r3]
 8004ba0:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f023 0310 	bic.w	r3, r3, #16
 8004ba8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004bb6:	61fb      	str	r3, [r7, #28]
 8004bb8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bba:	69b9      	ldr	r1, [r7, #24]
 8004bbc:	69fa      	ldr	r2, [r7, #28]
 8004bbe:	e841 2300 	strex	r3, r2, [r1]
 8004bc2:	617b      	str	r3, [r7, #20]
   return(result);
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1e4      	bne.n	8004b94 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2202      	movs	r2, #2
 8004bce:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004bd0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f85c 	bl	8004c94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004bdc:	e03f      	b.n	8004c5e <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004be2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00e      	beq.n	8004c08 <HAL_UART_IRQHandler+0x56c>
 8004bea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d008      	beq.n	8004c08 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004bfe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 f853 	bl	8004cac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c06:	e02d      	b.n	8004c64 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004c08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00e      	beq.n	8004c32 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d008      	beq.n	8004c32 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d01c      	beq.n	8004c62 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	4798      	blx	r3
    }
    return;
 8004c30:	e017      	b.n	8004c62 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d012      	beq.n	8004c64 <HAL_UART_IRQHandler+0x5c8>
 8004c3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00c      	beq.n	8004c64 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 fccb 	bl	80055e6 <UART_EndTransmit_IT>
    return;
 8004c50:	e008      	b.n	8004c64 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004c52:	bf00      	nop
 8004c54:	e006      	b.n	8004c64 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004c56:	bf00      	nop
 8004c58:	e004      	b.n	8004c64 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004c5a:	bf00      	nop
 8004c5c:	e002      	b.n	8004c64 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004c5e:	bf00      	nop
 8004c60:	e000      	b.n	8004c64 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004c62:	bf00      	nop
  }

}
 8004c64:	37e8      	adds	r7, #232	@ 0xe8
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop

08004c6c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b088      	sub	sp, #32
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689a      	ldr	r2, [r3, #8]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	69db      	ldr	r3, [r3, #28]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	4ba6      	ldr	r3, [pc, #664]	@ (8004f84 <UART_SetConfig+0x2c4>)
 8004cec:	4013      	ands	r3, r2
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	6812      	ldr	r2, [r2, #0]
 8004cf2:	6979      	ldr	r1, [r7, #20]
 8004cf4:	430b      	orrs	r3, r1
 8004cf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68da      	ldr	r2, [r3, #12]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a1b      	ldr	r3, [r3, #32]
 8004d18:	697a      	ldr	r2, [r7, #20]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a94      	ldr	r2, [pc, #592]	@ (8004f88 <UART_SetConfig+0x2c8>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d120      	bne.n	8004d7e <UART_SetConfig+0xbe>
 8004d3c:	4b93      	ldr	r3, [pc, #588]	@ (8004f8c <UART_SetConfig+0x2cc>)
 8004d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d42:	f003 0303 	and.w	r3, r3, #3
 8004d46:	2b03      	cmp	r3, #3
 8004d48:	d816      	bhi.n	8004d78 <UART_SetConfig+0xb8>
 8004d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d50 <UART_SetConfig+0x90>)
 8004d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d50:	08004d61 	.word	0x08004d61
 8004d54:	08004d6d 	.word	0x08004d6d
 8004d58:	08004d67 	.word	0x08004d67
 8004d5c:	08004d73 	.word	0x08004d73
 8004d60:	2301      	movs	r3, #1
 8004d62:	77fb      	strb	r3, [r7, #31]
 8004d64:	e150      	b.n	8005008 <UART_SetConfig+0x348>
 8004d66:	2302      	movs	r3, #2
 8004d68:	77fb      	strb	r3, [r7, #31]
 8004d6a:	e14d      	b.n	8005008 <UART_SetConfig+0x348>
 8004d6c:	2304      	movs	r3, #4
 8004d6e:	77fb      	strb	r3, [r7, #31]
 8004d70:	e14a      	b.n	8005008 <UART_SetConfig+0x348>
 8004d72:	2308      	movs	r3, #8
 8004d74:	77fb      	strb	r3, [r7, #31]
 8004d76:	e147      	b.n	8005008 <UART_SetConfig+0x348>
 8004d78:	2310      	movs	r3, #16
 8004d7a:	77fb      	strb	r3, [r7, #31]
 8004d7c:	e144      	b.n	8005008 <UART_SetConfig+0x348>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a83      	ldr	r2, [pc, #524]	@ (8004f90 <UART_SetConfig+0x2d0>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d132      	bne.n	8004dee <UART_SetConfig+0x12e>
 8004d88:	4b80      	ldr	r3, [pc, #512]	@ (8004f8c <UART_SetConfig+0x2cc>)
 8004d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d8e:	f003 030c 	and.w	r3, r3, #12
 8004d92:	2b0c      	cmp	r3, #12
 8004d94:	d828      	bhi.n	8004de8 <UART_SetConfig+0x128>
 8004d96:	a201      	add	r2, pc, #4	@ (adr r2, 8004d9c <UART_SetConfig+0xdc>)
 8004d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d9c:	08004dd1 	.word	0x08004dd1
 8004da0:	08004de9 	.word	0x08004de9
 8004da4:	08004de9 	.word	0x08004de9
 8004da8:	08004de9 	.word	0x08004de9
 8004dac:	08004ddd 	.word	0x08004ddd
 8004db0:	08004de9 	.word	0x08004de9
 8004db4:	08004de9 	.word	0x08004de9
 8004db8:	08004de9 	.word	0x08004de9
 8004dbc:	08004dd7 	.word	0x08004dd7
 8004dc0:	08004de9 	.word	0x08004de9
 8004dc4:	08004de9 	.word	0x08004de9
 8004dc8:	08004de9 	.word	0x08004de9
 8004dcc:	08004de3 	.word	0x08004de3
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	77fb      	strb	r3, [r7, #31]
 8004dd4:	e118      	b.n	8005008 <UART_SetConfig+0x348>
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	77fb      	strb	r3, [r7, #31]
 8004dda:	e115      	b.n	8005008 <UART_SetConfig+0x348>
 8004ddc:	2304      	movs	r3, #4
 8004dde:	77fb      	strb	r3, [r7, #31]
 8004de0:	e112      	b.n	8005008 <UART_SetConfig+0x348>
 8004de2:	2308      	movs	r3, #8
 8004de4:	77fb      	strb	r3, [r7, #31]
 8004de6:	e10f      	b.n	8005008 <UART_SetConfig+0x348>
 8004de8:	2310      	movs	r3, #16
 8004dea:	77fb      	strb	r3, [r7, #31]
 8004dec:	e10c      	b.n	8005008 <UART_SetConfig+0x348>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a68      	ldr	r2, [pc, #416]	@ (8004f94 <UART_SetConfig+0x2d4>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d120      	bne.n	8004e3a <UART_SetConfig+0x17a>
 8004df8:	4b64      	ldr	r3, [pc, #400]	@ (8004f8c <UART_SetConfig+0x2cc>)
 8004dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dfe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e02:	2b30      	cmp	r3, #48	@ 0x30
 8004e04:	d013      	beq.n	8004e2e <UART_SetConfig+0x16e>
 8004e06:	2b30      	cmp	r3, #48	@ 0x30
 8004e08:	d814      	bhi.n	8004e34 <UART_SetConfig+0x174>
 8004e0a:	2b20      	cmp	r3, #32
 8004e0c:	d009      	beq.n	8004e22 <UART_SetConfig+0x162>
 8004e0e:	2b20      	cmp	r3, #32
 8004e10:	d810      	bhi.n	8004e34 <UART_SetConfig+0x174>
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d002      	beq.n	8004e1c <UART_SetConfig+0x15c>
 8004e16:	2b10      	cmp	r3, #16
 8004e18:	d006      	beq.n	8004e28 <UART_SetConfig+0x168>
 8004e1a:	e00b      	b.n	8004e34 <UART_SetConfig+0x174>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	77fb      	strb	r3, [r7, #31]
 8004e20:	e0f2      	b.n	8005008 <UART_SetConfig+0x348>
 8004e22:	2302      	movs	r3, #2
 8004e24:	77fb      	strb	r3, [r7, #31]
 8004e26:	e0ef      	b.n	8005008 <UART_SetConfig+0x348>
 8004e28:	2304      	movs	r3, #4
 8004e2a:	77fb      	strb	r3, [r7, #31]
 8004e2c:	e0ec      	b.n	8005008 <UART_SetConfig+0x348>
 8004e2e:	2308      	movs	r3, #8
 8004e30:	77fb      	strb	r3, [r7, #31]
 8004e32:	e0e9      	b.n	8005008 <UART_SetConfig+0x348>
 8004e34:	2310      	movs	r3, #16
 8004e36:	77fb      	strb	r3, [r7, #31]
 8004e38:	e0e6      	b.n	8005008 <UART_SetConfig+0x348>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a56      	ldr	r2, [pc, #344]	@ (8004f98 <UART_SetConfig+0x2d8>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d120      	bne.n	8004e86 <UART_SetConfig+0x1c6>
 8004e44:	4b51      	ldr	r3, [pc, #324]	@ (8004f8c <UART_SetConfig+0x2cc>)
 8004e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e4a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e50:	d013      	beq.n	8004e7a <UART_SetConfig+0x1ba>
 8004e52:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e54:	d814      	bhi.n	8004e80 <UART_SetConfig+0x1c0>
 8004e56:	2b80      	cmp	r3, #128	@ 0x80
 8004e58:	d009      	beq.n	8004e6e <UART_SetConfig+0x1ae>
 8004e5a:	2b80      	cmp	r3, #128	@ 0x80
 8004e5c:	d810      	bhi.n	8004e80 <UART_SetConfig+0x1c0>
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <UART_SetConfig+0x1a8>
 8004e62:	2b40      	cmp	r3, #64	@ 0x40
 8004e64:	d006      	beq.n	8004e74 <UART_SetConfig+0x1b4>
 8004e66:	e00b      	b.n	8004e80 <UART_SetConfig+0x1c0>
 8004e68:	2300      	movs	r3, #0
 8004e6a:	77fb      	strb	r3, [r7, #31]
 8004e6c:	e0cc      	b.n	8005008 <UART_SetConfig+0x348>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	77fb      	strb	r3, [r7, #31]
 8004e72:	e0c9      	b.n	8005008 <UART_SetConfig+0x348>
 8004e74:	2304      	movs	r3, #4
 8004e76:	77fb      	strb	r3, [r7, #31]
 8004e78:	e0c6      	b.n	8005008 <UART_SetConfig+0x348>
 8004e7a:	2308      	movs	r3, #8
 8004e7c:	77fb      	strb	r3, [r7, #31]
 8004e7e:	e0c3      	b.n	8005008 <UART_SetConfig+0x348>
 8004e80:	2310      	movs	r3, #16
 8004e82:	77fb      	strb	r3, [r7, #31]
 8004e84:	e0c0      	b.n	8005008 <UART_SetConfig+0x348>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a44      	ldr	r2, [pc, #272]	@ (8004f9c <UART_SetConfig+0x2dc>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d125      	bne.n	8004edc <UART_SetConfig+0x21c>
 8004e90:	4b3e      	ldr	r3, [pc, #248]	@ (8004f8c <UART_SetConfig+0x2cc>)
 8004e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e9e:	d017      	beq.n	8004ed0 <UART_SetConfig+0x210>
 8004ea0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ea4:	d817      	bhi.n	8004ed6 <UART_SetConfig+0x216>
 8004ea6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eaa:	d00b      	beq.n	8004ec4 <UART_SetConfig+0x204>
 8004eac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb0:	d811      	bhi.n	8004ed6 <UART_SetConfig+0x216>
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <UART_SetConfig+0x1fe>
 8004eb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004eba:	d006      	beq.n	8004eca <UART_SetConfig+0x20a>
 8004ebc:	e00b      	b.n	8004ed6 <UART_SetConfig+0x216>
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	77fb      	strb	r3, [r7, #31]
 8004ec2:	e0a1      	b.n	8005008 <UART_SetConfig+0x348>
 8004ec4:	2302      	movs	r3, #2
 8004ec6:	77fb      	strb	r3, [r7, #31]
 8004ec8:	e09e      	b.n	8005008 <UART_SetConfig+0x348>
 8004eca:	2304      	movs	r3, #4
 8004ecc:	77fb      	strb	r3, [r7, #31]
 8004ece:	e09b      	b.n	8005008 <UART_SetConfig+0x348>
 8004ed0:	2308      	movs	r3, #8
 8004ed2:	77fb      	strb	r3, [r7, #31]
 8004ed4:	e098      	b.n	8005008 <UART_SetConfig+0x348>
 8004ed6:	2310      	movs	r3, #16
 8004ed8:	77fb      	strb	r3, [r7, #31]
 8004eda:	e095      	b.n	8005008 <UART_SetConfig+0x348>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a2f      	ldr	r2, [pc, #188]	@ (8004fa0 <UART_SetConfig+0x2e0>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d125      	bne.n	8004f32 <UART_SetConfig+0x272>
 8004ee6:	4b29      	ldr	r3, [pc, #164]	@ (8004f8c <UART_SetConfig+0x2cc>)
 8004ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004ef0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ef4:	d017      	beq.n	8004f26 <UART_SetConfig+0x266>
 8004ef6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004efa:	d817      	bhi.n	8004f2c <UART_SetConfig+0x26c>
 8004efc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f00:	d00b      	beq.n	8004f1a <UART_SetConfig+0x25a>
 8004f02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f06:	d811      	bhi.n	8004f2c <UART_SetConfig+0x26c>
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <UART_SetConfig+0x254>
 8004f0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f10:	d006      	beq.n	8004f20 <UART_SetConfig+0x260>
 8004f12:	e00b      	b.n	8004f2c <UART_SetConfig+0x26c>
 8004f14:	2301      	movs	r3, #1
 8004f16:	77fb      	strb	r3, [r7, #31]
 8004f18:	e076      	b.n	8005008 <UART_SetConfig+0x348>
 8004f1a:	2302      	movs	r3, #2
 8004f1c:	77fb      	strb	r3, [r7, #31]
 8004f1e:	e073      	b.n	8005008 <UART_SetConfig+0x348>
 8004f20:	2304      	movs	r3, #4
 8004f22:	77fb      	strb	r3, [r7, #31]
 8004f24:	e070      	b.n	8005008 <UART_SetConfig+0x348>
 8004f26:	2308      	movs	r3, #8
 8004f28:	77fb      	strb	r3, [r7, #31]
 8004f2a:	e06d      	b.n	8005008 <UART_SetConfig+0x348>
 8004f2c:	2310      	movs	r3, #16
 8004f2e:	77fb      	strb	r3, [r7, #31]
 8004f30:	e06a      	b.n	8005008 <UART_SetConfig+0x348>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a1b      	ldr	r2, [pc, #108]	@ (8004fa4 <UART_SetConfig+0x2e4>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d138      	bne.n	8004fae <UART_SetConfig+0x2ee>
 8004f3c:	4b13      	ldr	r3, [pc, #76]	@ (8004f8c <UART_SetConfig+0x2cc>)
 8004f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f42:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004f46:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f4a:	d017      	beq.n	8004f7c <UART_SetConfig+0x2bc>
 8004f4c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f50:	d82a      	bhi.n	8004fa8 <UART_SetConfig+0x2e8>
 8004f52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f56:	d00b      	beq.n	8004f70 <UART_SetConfig+0x2b0>
 8004f58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f5c:	d824      	bhi.n	8004fa8 <UART_SetConfig+0x2e8>
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <UART_SetConfig+0x2aa>
 8004f62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f66:	d006      	beq.n	8004f76 <UART_SetConfig+0x2b6>
 8004f68:	e01e      	b.n	8004fa8 <UART_SetConfig+0x2e8>
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	77fb      	strb	r3, [r7, #31]
 8004f6e:	e04b      	b.n	8005008 <UART_SetConfig+0x348>
 8004f70:	2302      	movs	r3, #2
 8004f72:	77fb      	strb	r3, [r7, #31]
 8004f74:	e048      	b.n	8005008 <UART_SetConfig+0x348>
 8004f76:	2304      	movs	r3, #4
 8004f78:	77fb      	strb	r3, [r7, #31]
 8004f7a:	e045      	b.n	8005008 <UART_SetConfig+0x348>
 8004f7c:	2308      	movs	r3, #8
 8004f7e:	77fb      	strb	r3, [r7, #31]
 8004f80:	e042      	b.n	8005008 <UART_SetConfig+0x348>
 8004f82:	bf00      	nop
 8004f84:	efff69f3 	.word	0xefff69f3
 8004f88:	40011000 	.word	0x40011000
 8004f8c:	40023800 	.word	0x40023800
 8004f90:	40004400 	.word	0x40004400
 8004f94:	40004800 	.word	0x40004800
 8004f98:	40004c00 	.word	0x40004c00
 8004f9c:	40005000 	.word	0x40005000
 8004fa0:	40011400 	.word	0x40011400
 8004fa4:	40007800 	.word	0x40007800
 8004fa8:	2310      	movs	r3, #16
 8004faa:	77fb      	strb	r3, [r7, #31]
 8004fac:	e02c      	b.n	8005008 <UART_SetConfig+0x348>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a72      	ldr	r2, [pc, #456]	@ (800517c <UART_SetConfig+0x4bc>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d125      	bne.n	8005004 <UART_SetConfig+0x344>
 8004fb8:	4b71      	ldr	r3, [pc, #452]	@ (8005180 <UART_SetConfig+0x4c0>)
 8004fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fbe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004fc2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004fc6:	d017      	beq.n	8004ff8 <UART_SetConfig+0x338>
 8004fc8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004fcc:	d817      	bhi.n	8004ffe <UART_SetConfig+0x33e>
 8004fce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fd2:	d00b      	beq.n	8004fec <UART_SetConfig+0x32c>
 8004fd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fd8:	d811      	bhi.n	8004ffe <UART_SetConfig+0x33e>
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d003      	beq.n	8004fe6 <UART_SetConfig+0x326>
 8004fde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fe2:	d006      	beq.n	8004ff2 <UART_SetConfig+0x332>
 8004fe4:	e00b      	b.n	8004ffe <UART_SetConfig+0x33e>
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	77fb      	strb	r3, [r7, #31]
 8004fea:	e00d      	b.n	8005008 <UART_SetConfig+0x348>
 8004fec:	2302      	movs	r3, #2
 8004fee:	77fb      	strb	r3, [r7, #31]
 8004ff0:	e00a      	b.n	8005008 <UART_SetConfig+0x348>
 8004ff2:	2304      	movs	r3, #4
 8004ff4:	77fb      	strb	r3, [r7, #31]
 8004ff6:	e007      	b.n	8005008 <UART_SetConfig+0x348>
 8004ff8:	2308      	movs	r3, #8
 8004ffa:	77fb      	strb	r3, [r7, #31]
 8004ffc:	e004      	b.n	8005008 <UART_SetConfig+0x348>
 8004ffe:	2310      	movs	r3, #16
 8005000:	77fb      	strb	r3, [r7, #31]
 8005002:	e001      	b.n	8005008 <UART_SetConfig+0x348>
 8005004:	2310      	movs	r3, #16
 8005006:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	69db      	ldr	r3, [r3, #28]
 800500c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005010:	d15b      	bne.n	80050ca <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005012:	7ffb      	ldrb	r3, [r7, #31]
 8005014:	2b08      	cmp	r3, #8
 8005016:	d828      	bhi.n	800506a <UART_SetConfig+0x3aa>
 8005018:	a201      	add	r2, pc, #4	@ (adr r2, 8005020 <UART_SetConfig+0x360>)
 800501a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800501e:	bf00      	nop
 8005020:	08005045 	.word	0x08005045
 8005024:	0800504d 	.word	0x0800504d
 8005028:	08005055 	.word	0x08005055
 800502c:	0800506b 	.word	0x0800506b
 8005030:	0800505b 	.word	0x0800505b
 8005034:	0800506b 	.word	0x0800506b
 8005038:	0800506b 	.word	0x0800506b
 800503c:	0800506b 	.word	0x0800506b
 8005040:	08005063 	.word	0x08005063
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005044:	f7fe f9ba 	bl	80033bc <HAL_RCC_GetPCLK1Freq>
 8005048:	61b8      	str	r0, [r7, #24]
        break;
 800504a:	e013      	b.n	8005074 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800504c:	f7fe f9ca 	bl	80033e4 <HAL_RCC_GetPCLK2Freq>
 8005050:	61b8      	str	r0, [r7, #24]
        break;
 8005052:	e00f      	b.n	8005074 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005054:	4b4b      	ldr	r3, [pc, #300]	@ (8005184 <UART_SetConfig+0x4c4>)
 8005056:	61bb      	str	r3, [r7, #24]
        break;
 8005058:	e00c      	b.n	8005074 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800505a:	f7fe f8dd 	bl	8003218 <HAL_RCC_GetSysClockFreq>
 800505e:	61b8      	str	r0, [r7, #24]
        break;
 8005060:	e008      	b.n	8005074 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005062:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005066:	61bb      	str	r3, [r7, #24]
        break;
 8005068:	e004      	b.n	8005074 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800506a:	2300      	movs	r3, #0
 800506c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	77bb      	strb	r3, [r7, #30]
        break;
 8005072:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d074      	beq.n	8005164 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	005a      	lsls	r2, r3, #1
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	085b      	lsrs	r3, r3, #1
 8005084:	441a      	add	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	fbb2 f3f3 	udiv	r3, r2, r3
 800508e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	2b0f      	cmp	r3, #15
 8005094:	d916      	bls.n	80050c4 <UART_SetConfig+0x404>
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800509c:	d212      	bcs.n	80050c4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	f023 030f 	bic.w	r3, r3, #15
 80050a6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	085b      	lsrs	r3, r3, #1
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	f003 0307 	and.w	r3, r3, #7
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	89fb      	ldrh	r3, [r7, #14]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	89fa      	ldrh	r2, [r7, #14]
 80050c0:	60da      	str	r2, [r3, #12]
 80050c2:	e04f      	b.n	8005164 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	77bb      	strb	r3, [r7, #30]
 80050c8:	e04c      	b.n	8005164 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050ca:	7ffb      	ldrb	r3, [r7, #31]
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d828      	bhi.n	8005122 <UART_SetConfig+0x462>
 80050d0:	a201      	add	r2, pc, #4	@ (adr r2, 80050d8 <UART_SetConfig+0x418>)
 80050d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d6:	bf00      	nop
 80050d8:	080050fd 	.word	0x080050fd
 80050dc:	08005105 	.word	0x08005105
 80050e0:	0800510d 	.word	0x0800510d
 80050e4:	08005123 	.word	0x08005123
 80050e8:	08005113 	.word	0x08005113
 80050ec:	08005123 	.word	0x08005123
 80050f0:	08005123 	.word	0x08005123
 80050f4:	08005123 	.word	0x08005123
 80050f8:	0800511b 	.word	0x0800511b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050fc:	f7fe f95e 	bl	80033bc <HAL_RCC_GetPCLK1Freq>
 8005100:	61b8      	str	r0, [r7, #24]
        break;
 8005102:	e013      	b.n	800512c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005104:	f7fe f96e 	bl	80033e4 <HAL_RCC_GetPCLK2Freq>
 8005108:	61b8      	str	r0, [r7, #24]
        break;
 800510a:	e00f      	b.n	800512c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800510c:	4b1d      	ldr	r3, [pc, #116]	@ (8005184 <UART_SetConfig+0x4c4>)
 800510e:	61bb      	str	r3, [r7, #24]
        break;
 8005110:	e00c      	b.n	800512c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005112:	f7fe f881 	bl	8003218 <HAL_RCC_GetSysClockFreq>
 8005116:	61b8      	str	r0, [r7, #24]
        break;
 8005118:	e008      	b.n	800512c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800511a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800511e:	61bb      	str	r3, [r7, #24]
        break;
 8005120:	e004      	b.n	800512c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005122:	2300      	movs	r3, #0
 8005124:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	77bb      	strb	r3, [r7, #30]
        break;
 800512a:	bf00      	nop
    }

    if (pclk != 0U)
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d018      	beq.n	8005164 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	085a      	lsrs	r2, r3, #1
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	441a      	add	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	fbb2 f3f3 	udiv	r3, r2, r3
 8005144:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	2b0f      	cmp	r3, #15
 800514a:	d909      	bls.n	8005160 <UART_SetConfig+0x4a0>
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005152:	d205      	bcs.n	8005160 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	b29a      	uxth	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	60da      	str	r2, [r3, #12]
 800515e:	e001      	b.n	8005164 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005170:	7fbb      	ldrb	r3, [r7, #30]
}
 8005172:	4618      	mov	r0, r3
 8005174:	3720      	adds	r7, #32
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	40007c00 	.word	0x40007c00
 8005180:	40023800 	.word	0x40023800
 8005184:	00f42400 	.word	0x00f42400

08005188 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005194:	f003 0301 	and.w	r3, r3, #1
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00a      	beq.n	80051b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d00a      	beq.n	80051d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	430a      	orrs	r2, r1
 80051d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d8:	f003 0304 	and.w	r3, r3, #4
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00a      	beq.n	80051f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	430a      	orrs	r2, r1
 80051f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fa:	f003 0308 	and.w	r3, r3, #8
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00a      	beq.n	8005218 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	430a      	orrs	r2, r1
 8005216:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521c:	f003 0310 	and.w	r3, r3, #16
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00a      	beq.n	800523a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	430a      	orrs	r2, r1
 8005238:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523e:	f003 0320 	and.w	r3, r3, #32
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00a      	beq.n	800525c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	430a      	orrs	r2, r1
 800525a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005264:	2b00      	cmp	r3, #0
 8005266:	d01a      	beq.n	800529e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	430a      	orrs	r2, r1
 800527c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005282:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005286:	d10a      	bne.n	800529e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	430a      	orrs	r2, r1
 800529c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d00a      	beq.n	80052c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	430a      	orrs	r2, r1
 80052be:	605a      	str	r2, [r3, #4]
  }
}
 80052c0:	bf00      	nop
 80052c2:	370c      	adds	r7, #12
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b086      	sub	sp, #24
 80052d0:	af02      	add	r7, sp, #8
 80052d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80052dc:	f7fc fb80 	bl	80019e0 <HAL_GetTick>
 80052e0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0308 	and.w	r3, r3, #8
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d10e      	bne.n	800530e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 f831 	bl	8005366 <UART_WaitOnFlagUntilTimeout>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e027      	b.n	800535e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0304 	and.w	r3, r3, #4
 8005318:	2b04      	cmp	r3, #4
 800531a:	d10e      	bne.n	800533a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800531c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005320:	9300      	str	r3, [sp, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f81b 	bl	8005366 <UART_WaitOnFlagUntilTimeout>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d001      	beq.n	800533a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e011      	b.n	800535e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2220      	movs	r2, #32
 800533e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2220      	movs	r2, #32
 8005344:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b09c      	sub	sp, #112	@ 0x70
 800536a:	af00      	add	r7, sp, #0
 800536c:	60f8      	str	r0, [r7, #12]
 800536e:	60b9      	str	r1, [r7, #8]
 8005370:	603b      	str	r3, [r7, #0]
 8005372:	4613      	mov	r3, r2
 8005374:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005376:	e0a7      	b.n	80054c8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005378:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800537a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537e:	f000 80a3 	beq.w	80054c8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005382:	f7fc fb2d 	bl	80019e0 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800538e:	429a      	cmp	r2, r3
 8005390:	d302      	bcc.n	8005398 <UART_WaitOnFlagUntilTimeout+0x32>
 8005392:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005394:	2b00      	cmp	r3, #0
 8005396:	d13f      	bne.n	8005418 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053a0:	e853 3f00 	ldrex	r3, [r3]
 80053a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80053a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053a8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80053ac:	667b      	str	r3, [r7, #100]	@ 0x64
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	461a      	mov	r2, r3
 80053b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053b8:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ba:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80053bc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80053be:	e841 2300 	strex	r3, r2, [r1]
 80053c2:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80053c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1e6      	bne.n	8005398 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	3308      	adds	r3, #8
 80053d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053d4:	e853 3f00 	ldrex	r3, [r3]
 80053d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053dc:	f023 0301 	bic.w	r3, r3, #1
 80053e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	3308      	adds	r3, #8
 80053e8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80053ea:	64ba      	str	r2, [r7, #72]	@ 0x48
 80053ec:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80053f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053f2:	e841 2300 	strex	r3, r2, [r1]
 80053f6:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80053f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1e5      	bne.n	80053ca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2220      	movs	r2, #32
 8005402:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2220      	movs	r2, #32
 8005408:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e068      	b.n	80054ea <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0304 	and.w	r3, r3, #4
 8005422:	2b00      	cmp	r3, #0
 8005424:	d050      	beq.n	80054c8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	69db      	ldr	r3, [r3, #28]
 800542c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005434:	d148      	bne.n	80054c8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800543e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005448:	e853 3f00 	ldrex	r3, [r3]
 800544c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800544e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005450:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005454:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	461a      	mov	r2, r3
 800545c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800545e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005460:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005462:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005464:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005466:	e841 2300 	strex	r3, r2, [r1]
 800546a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800546c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1e6      	bne.n	8005440 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	3308      	adds	r3, #8
 8005478:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	e853 3f00 	ldrex	r3, [r3]
 8005480:	613b      	str	r3, [r7, #16]
   return(result);
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	f023 0301 	bic.w	r3, r3, #1
 8005488:	66bb      	str	r3, [r7, #104]	@ 0x68
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	3308      	adds	r3, #8
 8005490:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005492:	623a      	str	r2, [r7, #32]
 8005494:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005496:	69f9      	ldr	r1, [r7, #28]
 8005498:	6a3a      	ldr	r2, [r7, #32]
 800549a:	e841 2300 	strex	r3, r2, [r1]
 800549e:	61bb      	str	r3, [r7, #24]
   return(result);
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1e5      	bne.n	8005472 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2220      	movs	r2, #32
 80054aa:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2220      	movs	r2, #32
 80054b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2220      	movs	r2, #32
 80054b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80054c4:	2303      	movs	r3, #3
 80054c6:	e010      	b.n	80054ea <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	69da      	ldr	r2, [r3, #28]
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	4013      	ands	r3, r2
 80054d2:	68ba      	ldr	r2, [r7, #8]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	bf0c      	ite	eq
 80054d8:	2301      	moveq	r3, #1
 80054da:	2300      	movne	r3, #0
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	461a      	mov	r2, r3
 80054e0:	79fb      	ldrb	r3, [r7, #7]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	f43f af48 	beq.w	8005378 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3770      	adds	r7, #112	@ 0x70
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054f2:	b480      	push	{r7}
 80054f4:	b095      	sub	sp, #84	@ 0x54
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005502:	e853 3f00 	ldrex	r3, [r3]
 8005506:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800550e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	461a      	mov	r2, r3
 8005516:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005518:	643b      	str	r3, [r7, #64]	@ 0x40
 800551a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800551e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005520:	e841 2300 	strex	r3, r2, [r1]
 8005524:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1e6      	bne.n	80054fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	3308      	adds	r3, #8
 8005532:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005534:	6a3b      	ldr	r3, [r7, #32]
 8005536:	e853 3f00 	ldrex	r3, [r3]
 800553a:	61fb      	str	r3, [r7, #28]
   return(result);
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	f023 0301 	bic.w	r3, r3, #1
 8005542:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	3308      	adds	r3, #8
 800554a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800554c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800554e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005550:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005552:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005554:	e841 2300 	strex	r3, r2, [r1]
 8005558:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800555a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555c:	2b00      	cmp	r3, #0
 800555e:	d1e5      	bne.n	800552c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005564:	2b01      	cmp	r3, #1
 8005566:	d118      	bne.n	800559a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	e853 3f00 	ldrex	r3, [r3]
 8005574:	60bb      	str	r3, [r7, #8]
   return(result);
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	f023 0310 	bic.w	r3, r3, #16
 800557c:	647b      	str	r3, [r7, #68]	@ 0x44
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	461a      	mov	r2, r3
 8005584:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005586:	61bb      	str	r3, [r7, #24]
 8005588:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558a:	6979      	ldr	r1, [r7, #20]
 800558c:	69ba      	ldr	r2, [r7, #24]
 800558e:	e841 2300 	strex	r3, r2, [r1]
 8005592:	613b      	str	r3, [r7, #16]
   return(result);
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1e6      	bne.n	8005568 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2220      	movs	r2, #32
 800559e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80055ae:	bf00      	nop
 80055b0:	3754      	adds	r7, #84	@ 0x54
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b084      	sub	sp, #16
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f7ff fb51 	bl	8004c80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055de:	bf00      	nop
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b088      	sub	sp, #32
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	e853 3f00 	ldrex	r3, [r3]
 80055fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005602:	61fb      	str	r3, [r7, #28]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	461a      	mov	r2, r3
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	61bb      	str	r3, [r7, #24]
 800560e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6979      	ldr	r1, [r7, #20]
 8005612:	69ba      	ldr	r2, [r7, #24]
 8005614:	e841 2300 	strex	r3, r2, [r1]
 8005618:	613b      	str	r3, [r7, #16]
   return(result);
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e6      	bne.n	80055ee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2220      	movs	r2, #32
 8005624:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f7ff fb1d 	bl	8004c6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005632:	bf00      	nop
 8005634:	3720      	adds	r7, #32
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}

0800563a <SerialAPI_WriteByte>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	byte - byte to write
 */
static void SerialAPI_WriteByte (sbgcGeneral_t *gSBGC, ui8 byte)
{
 800563a:	b580      	push	{r7, lr}
 800563c:	b082      	sub	sp, #8
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
 8005642:	460b      	mov	r3, r1
 8005644:	70fb      	strb	r3, [r7, #3]
	serialAPI_Assert()
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d14f      	bne.n	80056f0 <SerialAPI_WriteByte+0xb6>

	if (calculateFreeTx_() < sizeof(ui8))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005660:	429a      	cmp	r2, r3
 8005662:	d310      	bcc.n	8005686 <SerialAPI_WriteByte+0x4c>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800566c:	461a      	mov	r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800567c:	bf0c      	ite	eq
 800567e:	2301      	moveq	r3, #1
 8005680:	2300      	movne	r3, #0
 8005682:	b2db      	uxtb	r3, r3
 8005684:	e00c      	b.n	80056a0 <SerialAPI_WriteByte+0x66>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005696:	429a      	cmp	r2, r3
 8005698:	bf0c      	ite	eq
 800569a:	2301      	moveq	r3, #1
 800569c:	2300      	movne	r3, #0
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d006      	beq.n	80056b2 <SerialAPI_WriteByte+0x78>
		serialAPI_Abort()
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	4798      	blx	r3
 80056b0:	e01e      	b.n	80056f0 <SerialAPI_WriteByte+0xb6>

	curCmd_->_payload[curCmd_->_payloadSize] = byte;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	6a1b      	ldr	r3, [r3, #32]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	6852      	ldr	r2, [r2, #4]
 80056be:	6a12      	ldr	r2, [r2, #32]
 80056c0:	7f12      	ldrb	r2, [r2, #28]
 80056c2:	4413      	add	r3, r2
 80056c4:	78fa      	ldrb	r2, [r7, #3]
 80056c6:	701a      	strb	r2, [r3, #0]
	curCmd_->_payloadSize += sizeof(ui8);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	7f1a      	ldrb	r2, [r3, #28]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	3201      	adds	r2, #1
 80056d8:	b2d2      	uxtb	r2, r2
 80056da:	771a      	strb	r2, [r3, #28]
	gSBGC->_api->txCommandBuffHead += sizeof(ui8);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	3201      	adds	r2, #1
 80056ea:	b2d2      	uxtb	r2, r2
 80056ec:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <SerialAPI_ReadByte>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Read byte
 */
static ui8 SerialAPI_ReadByte (sbgcGeneral_t *gSBGC)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b085      	sub	sp, #20
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
	ui8 byte = (ui8)*curCmd_->_payload;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	6a1b      	ldr	r3, [r3, #32]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	73fb      	strb	r3, [r7, #15]

	if (((uintptr_t)curCmd_->_payload) != calculateEndRx_())
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	6a1b      	ldr	r3, [r3, #32]
 8005710:	6a1b      	ldr	r3, [r3, #32]
 8005712:	461a      	mov	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800571a:	33ff      	adds	r3, #255	@ 0xff
 800571c:	429a      	cmp	r2, r3
 800571e:	d006      	beq.n	800572e <SerialAPI_ReadByte+0x38>
		curCmd_->_payload++;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	6a1a      	ldr	r2, [r3, #32]
 8005728:	3201      	adds	r2, #1
 800572a:	621a      	str	r2, [r3, #32]
 800572c:	e006      	b.n	800573c <SerialAPI_ReadByte+0x46>

	else
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685a      	ldr	r2, [r3, #4]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	6a1b      	ldr	r3, [r3, #32]
 8005738:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800573a:	621a      	str	r2, [r3, #32]

	return byte;
 800573c:	7bfb      	ldrb	r3, [r7, #15]
}
 800573e:	4618      	mov	r0, r3
 8005740:	3714      	adds	r7, #20
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr

0800574a <SerialAPI_WriteWord>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	word - two bytes to write
 */
static void SerialAPI_WriteWord (sbgcGeneral_t *gSBGC, ui16 word)
{
 800574a:	b580      	push	{r7, lr}
 800574c:	b082      	sub	sp, #8
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
 8005752:	460b      	mov	r3, r1
 8005754:	807b      	strh	r3, [r7, #2]
	serialAPI_Assert()
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d156      	bne.n	800580e <SerialAPI_WriteWord+0xc4>

	if (calculateFreeTx_() < sizeof(ui16))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005770:	429a      	cmp	r2, r3
 8005772:	d311      	bcc.n	8005798 <SerialAPI_WriteWord+0x4e>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800577c:	461a      	mov	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800578c:	2b01      	cmp	r3, #1
 800578e:	bf94      	ite	ls
 8005790:	2301      	movls	r3, #1
 8005792:	2300      	movhi	r3, #0
 8005794:	b2db      	uxtb	r3, r3
 8005796:	e00e      	b.n	80057b6 <SerialAPI_WriteWord+0x6c>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057a0:	461a      	mov	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	bf94      	ite	ls
 80057b0:	2301      	movls	r3, #1
 80057b2:	2300      	movhi	r3, #0
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d006      	beq.n	80057c8 <SerialAPI_WriteWord+0x7e>
		serialAPI_Abort()
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	4798      	blx	r3
 80057c6:	e022      	b.n	800580e <SerialAPI_WriteWord+0xc4>

	gSBGC->_api->toLE(&word, &curCmd_->_payload[curCmd_->_payloadSize], sizeof(ui16));
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ce:	687a      	ldr	r2, [r7, #4]
 80057d0:	6852      	ldr	r2, [r2, #4]
 80057d2:	6a12      	ldr	r2, [r2, #32]
 80057d4:	6a12      	ldr	r2, [r2, #32]
 80057d6:	6879      	ldr	r1, [r7, #4]
 80057d8:	6849      	ldr	r1, [r1, #4]
 80057da:	6a09      	ldr	r1, [r1, #32]
 80057dc:	7f09      	ldrb	r1, [r1, #28]
 80057de:	4411      	add	r1, r2
 80057e0:	1cb8      	adds	r0, r7, #2
 80057e2:	2202      	movs	r2, #2
 80057e4:	4798      	blx	r3
	curCmd_->_payloadSize += sizeof(ui16);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	6a1b      	ldr	r3, [r3, #32]
 80057ec:	7f1a      	ldrb	r2, [r3, #28]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	3202      	adds	r2, #2
 80057f6:	b2d2      	uxtb	r2, r2
 80057f8:	771a      	strb	r2, [r3, #28]
	gSBGC->_api->txCommandBuffHead += sizeof(ui16);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	3202      	adds	r2, #2
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 800580e:	3708      	adds	r7, #8
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <SerialAPI_ReadWord>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Read word
 */
static ui16 SerialAPI_ReadWord (sbgcGeneral_t *gSBGC)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
	ui16 word;

	if (calculateEndRx_() < (((uintptr_t)curCmd_->_payload) + (sizeof(ui16) - 1)))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005822:	f103 02ff 	add.w	r2, r3, #255	@ 0xff
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	3301      	adds	r3, #1
 8005830:	429a      	cmp	r2, r3
 8005832:	d225      	bcs.n	8005880 <SerialAPI_ReadWord+0x6c>
	{
		ui8 wordBuff [2];

		wordBuff[0] = *curCmd_->_payload;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	6a1b      	ldr	r3, [r3, #32]
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	733b      	strb	r3, [r7, #12]
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	6a1b      	ldr	r3, [r3, #32]
 800584a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800584c:	621a      	str	r2, [r3, #32]
		wordBuff[1] = *curCmd_->_payload;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	6a1b      	ldr	r3, [r3, #32]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	781b      	ldrb	r3, [r3, #0]
 8005858:	737b      	strb	r3, [r7, #13]
		curCmd_->_payload += sizeof(ui8);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	6a1b      	ldr	r3, [r3, #32]
 8005860:	6a1a      	ldr	r2, [r3, #32]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	6a1b      	ldr	r3, [r3, #32]
 8005868:	3201      	adds	r2, #1
 800586a:	621a      	str	r2, [r3, #32]
		gSBGC->_api->fromLE(&word, wordBuff, sizeof(ui16));
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005872:	f107 010c 	add.w	r1, r7, #12
 8005876:	f107 000e 	add.w	r0, r7, #14
 800587a:	2202      	movs	r2, #2
 800587c:	4798      	blx	r3
 800587e:	e013      	b.n	80058a8 <SerialAPI_ReadWord+0x94>
	}

	else
	{
		gSBGC->_api->fromLE(&word, curCmd_->_payload, sizeof(ui16));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6852      	ldr	r2, [r2, #4]
 800588a:	6a12      	ldr	r2, [r2, #32]
 800588c:	6a11      	ldr	r1, [r2, #32]
 800588e:	f107 000e 	add.w	r0, r7, #14
 8005892:	2202      	movs	r2, #2
 8005894:	4798      	blx	r3
		curCmd_->_payload += sizeof(ui16);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	6a1a      	ldr	r2, [r3, #32]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	6a1b      	ldr	r3, [r3, #32]
 80058a4:	3202      	adds	r2, #2
 80058a6:	621a      	str	r2, [r3, #32]
	}

	if (((uintptr_t)curCmd_->_payload) > calculateEndRx_())
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	6a1b      	ldr	r3, [r3, #32]
 80058ae:	6a1b      	ldr	r3, [r3, #32]
 80058b0:	461a      	mov	r2, r3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b8:	33ff      	adds	r3, #255	@ 0xff
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d906      	bls.n	80058cc <SerialAPI_ReadWord+0xb8>
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80058ca:	621a      	str	r2, [r3, #32]

	return word;
 80058cc:	89fb      	ldrh	r3, [r7, #14]
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3710      	adds	r7, #16
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}

080058d6 <SerialAPI_WriteLong>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	dword - four bytes to write
 */
static void SerialAPI_WriteLong (sbgcGeneral_t *gSBGC, ui32 dword)
{
 80058d6:	b580      	push	{r7, lr}
 80058d8:	b082      	sub	sp, #8
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
 80058de:	6039      	str	r1, [r7, #0]
	serialAPI_Assert()
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d156      	bne.n	8005998 <SerialAPI_WriteLong+0xc2>

	if (calculateFreeTx_() < sizeof(ui32))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d311      	bcc.n	8005922 <SerialAPI_WriteLong+0x4c>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005906:	461a      	mov	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005916:	2b03      	cmp	r3, #3
 8005918:	bf94      	ite	ls
 800591a:	2301      	movls	r3, #1
 800591c:	2300      	movhi	r3, #0
 800591e:	b2db      	uxtb	r3, r3
 8005920:	e00e      	b.n	8005940 <SerialAPI_WriteLong+0x6a>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800592a:	461a      	mov	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	2b03      	cmp	r3, #3
 8005938:	bf94      	ite	ls
 800593a:	2301      	movls	r3, #1
 800593c:	2300      	movhi	r3, #0
 800593e:	b2db      	uxtb	r3, r3
 8005940:	2b00      	cmp	r3, #0
 8005942:	d006      	beq.n	8005952 <SerialAPI_WriteLong+0x7c>
		serialAPI_Abort()
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	4798      	blx	r3
 8005950:	e022      	b.n	8005998 <SerialAPI_WriteLong+0xc2>

	gSBGC->_api->toLE(&dword, &curCmd_->_payload[curCmd_->_payloadSize], 4);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	6852      	ldr	r2, [r2, #4]
 800595c:	6a12      	ldr	r2, [r2, #32]
 800595e:	6a12      	ldr	r2, [r2, #32]
 8005960:	6879      	ldr	r1, [r7, #4]
 8005962:	6849      	ldr	r1, [r1, #4]
 8005964:	6a09      	ldr	r1, [r1, #32]
 8005966:	7f09      	ldrb	r1, [r1, #28]
 8005968:	4411      	add	r1, r2
 800596a:	4638      	mov	r0, r7
 800596c:	2204      	movs	r2, #4
 800596e:	4798      	blx	r3
	curCmd_->_payloadSize += sizeof(ui32);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	7f1a      	ldrb	r2, [r3, #28]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	3204      	adds	r2, #4
 8005980:	b2d2      	uxtb	r2, r2
 8005982:	771a      	strb	r2, [r3, #28]
	gSBGC->_api->txCommandBuffHead += sizeof(ui32);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	3204      	adds	r2, #4
 8005992:	b2d2      	uxtb	r2, r2
 8005994:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 8005998:	3708      	adds	r7, #8
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <SerialAPI_ReadLong>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Read long
 */
static ui32 SerialAPI_ReadLong (sbgcGeneral_t *gSBGC)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b086      	sub	sp, #24
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
	ui32 dword;

	if (calculateEndRx_() < (((uintptr_t)curCmd_->_payload) + (sizeof(ui32) - 1)))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ac:	f103 02ff 	add.w	r2, r3, #255	@ 0xff
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	3303      	adds	r3, #3
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d23e      	bcs.n	8005a3c <SerialAPI_ReadLong+0x9e>
	{
		ui8 longBuff [4];
		ui8 cutSize = (calculateEndRx_() - ((uintptr_t)curCmd_->_payload)) + 1;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c4:	461a      	mov	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	6a1b      	ldr	r3, [r3, #32]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	75fb      	strb	r3, [r7, #23]

		memcpy(longBuff, curCmd_->_payload, cutSize);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	6a1b      	ldr	r3, [r3, #32]
 80059d8:	6a19      	ldr	r1, [r3, #32]
 80059da:	7dfa      	ldrb	r2, [r7, #23]
 80059dc:	f107 030c 	add.w	r3, r7, #12
 80059e0:	4618      	mov	r0, r3
 80059e2:	f003 f905 	bl	8008bf0 <memcpy>
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	6a1b      	ldr	r3, [r3, #32]
 80059f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80059f2:	621a      	str	r2, [r3, #32]
		memcpy(&longBuff[cutSize], curCmd_->_payload, sizeof(ui32) - cutSize);
 80059f4:	7dfb      	ldrb	r3, [r7, #23]
 80059f6:	f107 020c 	add.w	r2, r7, #12
 80059fa:	18d0      	adds	r0, r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	6a1b      	ldr	r3, [r3, #32]
 8005a02:	6a19      	ldr	r1, [r3, #32]
 8005a04:	7dfb      	ldrb	r3, [r7, #23]
 8005a06:	f1c3 0304 	rsb	r3, r3, #4
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	f003 f8f0 	bl	8008bf0 <memcpy>
		curCmd_->_payload += sizeof(ui32) - cutSize;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	6a19      	ldr	r1, [r3, #32]
 8005a18:	7dfb      	ldrb	r3, [r7, #23]
 8005a1a:	f1c3 0204 	rsb	r2, r3, #4
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	440a      	add	r2, r1
 8005a26:	621a      	str	r2, [r3, #32]
		gSBGC->_api->fromLE(&dword, longBuff, sizeof(ui32));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a2e:	f107 010c 	add.w	r1, r7, #12
 8005a32:	f107 0010 	add.w	r0, r7, #16
 8005a36:	2204      	movs	r2, #4
 8005a38:	4798      	blx	r3
 8005a3a:	e013      	b.n	8005a64 <SerialAPI_ReadLong+0xc6>
	}

	else
	{
		gSBGC->_api->fromLE(&dword, curCmd_->_payload, sizeof(ui32));
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6852      	ldr	r2, [r2, #4]
 8005a46:	6a12      	ldr	r2, [r2, #32]
 8005a48:	6a11      	ldr	r1, [r2, #32]
 8005a4a:	f107 0010 	add.w	r0, r7, #16
 8005a4e:	2204      	movs	r2, #4
 8005a50:	4798      	blx	r3
		curCmd_->_payload += 4;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	6a1a      	ldr	r2, [r3, #32]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	6a1b      	ldr	r3, [r3, #32]
 8005a60:	3204      	adds	r2, #4
 8005a62:	621a      	str	r2, [r3, #32]
	}

	if (((uintptr_t)curCmd_->_payload) > calculateEndRx_())
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a74:	33ff      	adds	r3, #255	@ 0xff
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d906      	bls.n	8005a88 <SerialAPI_ReadLong+0xea>
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685a      	ldr	r2, [r3, #4]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	6a1b      	ldr	r3, [r3, #32]
 8005a84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005a86:	621a      	str	r2, [r3, #32]

	return dword;
 8005a88:	693b      	ldr	r3, [r7, #16]
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3718      	adds	r7, #24
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <SerialAPI_WriteBuff>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*buff - written data
 *	@param	size - written data size
 */
static void SerialAPI_WriteBuff (sbgcGeneral_t *gSBGC, const void *buff, ui8 size)
{
 8005a92:	b590      	push	{r4, r7, lr}
 8005a94:	b087      	sub	sp, #28
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	60f8      	str	r0, [r7, #12]
 8005a9a:	60b9      	str	r1, [r7, #8]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	71fb      	strb	r3, [r7, #7]
	serialAPI_Assert()
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d158      	bne.n	8005b5c <SerialAPI_WriteBuff+0xca>

	if (!size) return;
 8005aaa:	79fb      	ldrb	r3, [r7, #7]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d054      	beq.n	8005b5a <SerialAPI_WriteBuff+0xc8>

	if (calculateFreeTx_() < size)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d30c      	bcc.n	8005ade <SerialAPI_WriteBuff+0x4c>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005acc:	461a      	mov	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005adc:	e009      	b.n	8005af2 <SerialAPI_WriteBuff+0x60>
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	79fa      	ldrb	r2, [r7, #7]
 8005af4:	4293      	cmp	r3, r2
 8005af6:	da06      	bge.n	8005b06 <SerialAPI_WriteBuff+0x74>
		serialAPI_Abort()
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	4798      	blx	r3
 8005b04:	e02a      	b.n	8005b5c <SerialAPI_WriteBuff+0xca>

	#if (SBGC_SYS_BIG_ENDIAN)
		sbgcParserMap_t parserMap = gSBGC->_api->getCmdPM(curCmd_);
	#else
		sbgcParserMap_t parserMap = PM_DEFAULT_8BIT;
 8005b06:	2300      	movs	r3, #0
 8005b08:	75fb      	strb	r3, [r7, #23]
	#endif

	curCmd_->_payloadSize +=
			gSBGC->_api->convWithPM(&curCmd_->_payload[curCmd_->_payloadSize], buff, size, parserMap);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	6a1b      	ldr	r3, [r3, #32]
 8005b18:	68fa      	ldr	r2, [r7, #12]
 8005b1a:	6852      	ldr	r2, [r2, #4]
 8005b1c:	6a12      	ldr	r2, [r2, #32]
 8005b1e:	7f12      	ldrb	r2, [r2, #28]
 8005b20:	1898      	adds	r0, r3, r2
 8005b22:	7dfb      	ldrb	r3, [r7, #23]
 8005b24:	79fa      	ldrb	r2, [r7, #7]
 8005b26:	68b9      	ldr	r1, [r7, #8]
 8005b28:	47a0      	blx	r4
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	4619      	mov	r1, r3
	curCmd_->_payloadSize +=
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	6a1b      	ldr	r3, [r3, #32]
 8005b34:	7f1a      	ldrb	r2, [r3, #28]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	440a      	add	r2, r1
 8005b3e:	b2d2      	uxtb	r2, r2
 8005b40:	771a      	strb	r2, [r3, #28]

	gSBGC->_api->txCommandBuffHead += size;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	79fa      	ldrb	r2, [r7, #7]
 8005b50:	440a      	add	r2, r1
 8005b52:	b2d2      	uxtb	r2, r2
 8005b54:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 8005b58:	e000      	b.n	8005b5c <SerialAPI_WriteBuff+0xca>
	if (!size) return;
 8005b5a:	bf00      	nop
}
 8005b5c:	371c      	adds	r7, #28
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd90      	pop	{r4, r7, pc}

08005b62 <SerialAPI_ReadBuff>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*buff - where data will be written
 *	@param	size - read data size
 */
static void SerialAPI_ReadBuff (sbgcGeneral_t *gSBGC, void *buff, ui8 size)
{
 8005b62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005b66:	b089      	sub	sp, #36	@ 0x24
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	4613      	mov	r3, r2
 8005b70:	71fb      	strb	r3, [r7, #7]
	sbgcParserMap_t parserMap = gSBGC->_api->getCmdPM(curCmd_);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	6852      	ldr	r2, [r2, #4]
 8005b7c:	6a12      	ldr	r2, [r2, #32]
 8005b7e:	4610      	mov	r0, r2
 8005b80:	4798      	blx	r3
 8005b82:	4603      	mov	r3, r0
 8005b84:	77fb      	strb	r3, [r7, #31]

	if (calculateEndRx_() < (((uintptr_t)curCmd_->_payload) + (size - 1)))
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8c:	f103 02ff 	add.w	r2, r3, #255	@ 0xff
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	6a1b      	ldr	r3, [r3, #32]
 8005b98:	4619      	mov	r1, r3
 8005b9a:	79fb      	ldrb	r3, [r7, #7]
 8005b9c:	440b      	add	r3, r1
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d266      	bcs.n	8005c72 <SerialAPI_ReadBuff+0x110>
	{
 8005ba4:	466b      	mov	r3, sp
 8005ba6:	461e      	mov	r6, r3
		ui8 buffTemp [size];
 8005ba8:	79f9      	ldrb	r1, [r7, #7]
 8005baa:	460b      	mov	r3, r1
 8005bac:	3b01      	subs	r3, #1
 8005bae:	61bb      	str	r3, [r7, #24]
 8005bb0:	b2cb      	uxtb	r3, r1
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	4698      	mov	r8, r3
 8005bb6:	4691      	mov	r9, r2
 8005bb8:	f04f 0200 	mov.w	r2, #0
 8005bbc:	f04f 0300 	mov.w	r3, #0
 8005bc0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bc4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bc8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005bcc:	b2cb      	uxtb	r3, r1
 8005bce:	2200      	movs	r2, #0
 8005bd0:	461c      	mov	r4, r3
 8005bd2:	4615      	mov	r5, r2
 8005bd4:	f04f 0200 	mov.w	r2, #0
 8005bd8:	f04f 0300 	mov.w	r3, #0
 8005bdc:	00eb      	lsls	r3, r5, #3
 8005bde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005be2:	00e2      	lsls	r2, r4, #3
 8005be4:	460b      	mov	r3, r1
 8005be6:	3307      	adds	r3, #7
 8005be8:	08db      	lsrs	r3, r3, #3
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	ebad 0d03 	sub.w	sp, sp, r3
 8005bf0:	466b      	mov	r3, sp
 8005bf2:	3300      	adds	r3, #0
 8005bf4:	617b      	str	r3, [r7, #20]
		ui8 cutSize = (calculateEndRx_() - ((uintptr_t)curCmd_->_payload)) + 1;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	6a1b      	ldr	r3, [r3, #32]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	74fb      	strb	r3, [r7, #19]

		memcpy(buffTemp, curCmd_->_payload, cutSize);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	6a1b      	ldr	r3, [r3, #32]
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	7cfa      	ldrb	r2, [r7, #19]
 8005c14:	4619      	mov	r1, r3
 8005c16:	6978      	ldr	r0, [r7, #20]
 8005c18:	f002 ffea 	bl	8008bf0 <memcpy>
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	685a      	ldr	r2, [r3, #4]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005c28:	621a      	str	r2, [r3, #32]
		memcpy(&buffTemp[cutSize], curCmd_->_payload, size - cutSize);
 8005c2a:	7cfb      	ldrb	r3, [r7, #19]
 8005c2c:	697a      	ldr	r2, [r7, #20]
 8005c2e:	18d0      	adds	r0, r2, r3
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	6a19      	ldr	r1, [r3, #32]
 8005c38:	79fa      	ldrb	r2, [r7, #7]
 8005c3a:	7cfb      	ldrb	r3, [r7, #19]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	461a      	mov	r2, r3
 8005c40:	f002 ffd6 	bl	8008bf0 <memcpy>
		curCmd_->_payload += size - cutSize;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	6a1a      	ldr	r2, [r3, #32]
 8005c4c:	79f9      	ldrb	r1, [r7, #7]
 8005c4e:	7cfb      	ldrb	r3, [r7, #19]
 8005c50:	1acb      	subs	r3, r1, r3
 8005c52:	4619      	mov	r1, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	440a      	add	r2, r1
 8005c5c:	621a      	str	r2, [r3, #32]
		gSBGC->_api->convWithPM(buff, buffTemp, size, parserMap);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8005c64:	7ffb      	ldrb	r3, [r7, #31]
 8005c66:	79fa      	ldrb	r2, [r7, #7]
 8005c68:	6979      	ldr	r1, [r7, #20]
 8005c6a:	68b8      	ldr	r0, [r7, #8]
 8005c6c:	47a0      	blx	r4
 8005c6e:	46b5      	mov	sp, r6
	}

	else
		curCmd_->_payload += gSBGC->_api->convWithPM(buff, curCmd_->_payload, size, parserMap);
}
 8005c70:	e015      	b.n	8005c9e <SerialAPI_ReadBuff+0x13c>
		curCmd_->_payload += gSBGC->_api->convWithPM(buff, curCmd_->_payload, size, parserMap);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	6a1b      	ldr	r3, [r3, #32]
 8005c7e:	6a19      	ldr	r1, [r3, #32]
 8005c80:	7ffb      	ldrb	r3, [r7, #31]
 8005c82:	79fa      	ldrb	r2, [r7, #7]
 8005c84:	68b8      	ldr	r0, [r7, #8]
 8005c86:	47a0      	blx	r4
 8005c88:	4603      	mov	r3, r0
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	6a1a      	ldr	r2, [r3, #32]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	440a      	add	r2, r1
 8005c9c:	621a      	str	r2, [r3, #32]
}
 8005c9e:	bf00      	nop
 8005ca0:	3724      	adds	r7, #36	@ 0x24
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005ca8 <SerialAPI_WriteEmptyBuff>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	size - size of filled with zeros data
 */
static void SerialAPI_WriteEmptyBuff (sbgcGeneral_t *gSBGC, ui8 size)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	70fb      	strb	r3, [r7, #3]
	serialAPI_Assert()
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d14e      	bne.n	8005d5c <SerialAPI_WriteEmptyBuff+0xb4>

	if (calculateFreeTx_() < size)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d30c      	bcc.n	8005cec <SerialAPI_WriteEmptyBuff+0x44>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005cda:	461a      	mov	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005cea:	e009      	b.n	8005d00 <SerialAPI_WriteEmptyBuff+0x58>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	78fa      	ldrb	r2, [r7, #3]
 8005d02:	4293      	cmp	r3, r2
 8005d04:	da06      	bge.n	8005d14 <SerialAPI_WriteEmptyBuff+0x6c>
		serialAPI_Abort()
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	4798      	blx	r3
 8005d12:	e023      	b.n	8005d5c <SerialAPI_WriteEmptyBuff+0xb4>

	memset(&curCmd_->_payload[curCmd_->_payloadSize], 0, size);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	6a1b      	ldr	r3, [r3, #32]
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	6852      	ldr	r2, [r2, #4]
 8005d20:	6a12      	ldr	r2, [r2, #32]
 8005d22:	7f12      	ldrb	r2, [r2, #28]
 8005d24:	4413      	add	r3, r2
 8005d26:	78fa      	ldrb	r2, [r7, #3]
 8005d28:	2100      	movs	r1, #0
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f002 fed3 	bl	8008ad6 <memset>
	curCmd_->_payloadSize += size;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	7f19      	ldrb	r1, [r3, #28]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	78fa      	ldrb	r2, [r7, #3]
 8005d40:	440a      	add	r2, r1
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	771a      	strb	r2, [r3, #28]
	gSBGC->_api->txCommandBuffHead += size;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	78fa      	ldrb	r2, [r7, #3]
 8005d54:	440a      	add	r2, r1
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 8005d5c:	3708      	adds	r7, #8
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <SerialAPI_SkipBytes>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	size - size of skipped data
 */
static void SerialAPI_SkipBytes (sbgcGeneral_t *gSBGC, ui8 size)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b085      	sub	sp, #20
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	70fb      	strb	r3, [r7, #3]
	if (calculateEndRx_() < (((uintptr_t)curCmd_->_payload) + size))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d74:	f103 02ff 	add.w	r2, r3, #255	@ 0xff
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	4619      	mov	r1, r3
 8005d82:	78fb      	ldrb	r3, [r7, #3]
 8005d84:	440b      	add	r3, r1
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d216      	bcs.n	8005db8 <SerialAPI_SkipBytes+0x56>
	{
		ui8 restSize = size - ((calculateEndRx_() - ((uintptr_t)curCmd_->_payload)) + 1);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	461a      	mov	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	b2da      	uxtb	r2, r3
 8005d9e:	78fb      	ldrb	r3, [r7, #3]
 8005da0:	4413      	add	r3, r2
 8005da2:	73fb      	strb	r3, [r7, #15]

		curCmd_->_payload = gSBGC->_api->rxCommandBuff + restSize;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005daa:	7bfa      	ldrb	r2, [r7, #15]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	6a1b      	ldr	r3, [r3, #32]
 8005db2:	440a      	add	r2, r1
 8005db4:	621a      	str	r2, [r3, #32]
	}

	else
		curCmd_->_payload += size;
}
 8005db6:	e009      	b.n	8005dcc <SerialAPI_SkipBytes+0x6a>
		curCmd_->_payload += size;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	6a1b      	ldr	r3, [r3, #32]
 8005dbe:	6a19      	ldr	r1, [r3, #32]
 8005dc0:	78fa      	ldrb	r2, [r7, #3]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	440a      	add	r2, r1
 8005dca:	621a      	str	r2, [r3, #32]
}
 8005dcc:	bf00      	nop
 8005dce:	3714      	adds	r7, #20
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <SerialAPI_RegisterCommand>:
 *	@param	cmdID - SBGC32 command identifier
 *	@param	thisCommandRx - command direction type
 */
static void SerialAPI_RegisterCommand (sbgcGeneral_t *gSBGC, serialAPI_CommandID_t cmdID, sbgcBoolean_t thisCommandRx
									   /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	460b      	mov	r3, r1
 8005de2:	70fb      	strb	r3, [r7, #3]
 8005de4:	4613      	mov	r3, r2
 8005de6:	70bb      	strb	r3, [r7, #2]
				return;
			}

	#endif

	if (gSBGC->_api->commandNumber >= SBGC_MAX_COMMAND_NUM)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	7e1b      	ldrb	r3, [r3, #24]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d007      	beq.n	8005e02 <SerialAPI_RegisterCommand+0x2a>
	{
		gSBGC->_lastCommandStatus = sbgcCOMMAND_BUFFER_OVERFLOW_ERROR;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	220b      	movs	r2, #11
 8005df6:	725a      	strb	r2, [r3, #9]
		serialAPI_Error()
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2203      	movs	r2, #3
 8005dfe:	701a      	strb	r2, [r3, #0]
 8005e00:	e031      	b.n	8005e66 <SerialAPI_RegisterCommand+0x8e>
			}
		}

	#endif

	curCmd_ = &gSBGC->_api->commandBuff[gSBGC->_api->commandNumber];
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	695a      	ldr	r2, [r3, #20]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	7e1b      	ldrb	r3, [r3, #24]
 8005e0e:	4619      	mov	r1, r3
 8005e10:	460b      	mov	r3, r1
 8005e12:	00db      	lsls	r3, r3, #3
 8005e14:	440b      	add	r3, r1
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	4619      	mov	r1, r3
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	440a      	add	r2, r1
 8005e20:	621a      	str	r2, [r3, #32]
	gSBGC->_api->commandNumber++;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	7e1a      	ldrb	r2, [r3, #24]
 8005e28:	3201      	adds	r2, #1
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	761a      	strb	r2, [r3, #24]

	clearCmd_(curCmd_);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	2224      	movs	r2, #36	@ 0x24
 8005e36:	2100      	movs	r1, #0
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f002 fe4c 	bl	8008ad6 <memset>

	curCmd_->_CID = ++gSBGC->_api->commandTotalCount;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	69da      	ldr	r2, [r3, #28]
 8005e44:	3201      	adds	r2, #1
 8005e46:	61da      	str	r2, [r3, #28]
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	6852      	ldr	r2, [r2, #4]
 8005e4c:	6a12      	ldr	r2, [r2, #32]
 8005e4e:	69db      	ldr	r3, [r3, #28]
 8005e50:	6093      	str	r3, [r2, #8]
	curCmd_->_state = SCState_FORMING;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	6a1b      	ldr	r3, [r3, #32]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	769a      	strb	r2, [r3, #26]
	curCmd_->_commandID = cmdID;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	6a1b      	ldr	r3, [r3, #32]
 8005e62:	78fa      	ldrb	r2, [r7, #3]
 8005e64:	76da      	strb	r2, [r3, #27]
		#endif

		gSBGC->_api->commandSortFlag = sbgcFALSE;

	#endif
}
 8005e66:	3708      	adds	r7, #8
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <SerialAPI_StartWrite>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	cmdID - SBGC32 command identifier
 */
static void SerialAPI_StartWrite (sbgcGeneral_t *gSBGC, serialAPI_CommandID_t cmdID
								  /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	460b      	mov	r3, r1
 8005e76:	70fb      	strb	r3, [r7, #3]
	/* Lock all SerialAPI operations to add a new command */
	serialAPI_Lock()
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d116      	bne.n	8005eb0 <SerialAPI_StartWrite+0x44>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	701a      	strb	r2, [r3, #0]

	/* Begin to registration for a new command */
	SerialAPI_RegisterCommand(gSBGC, cmdID, sbgcFALSE SBGC_ADVANCED_ARGS__);
 8005e8a:	78fb      	ldrb	r3, [r7, #3]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	4619      	mov	r1, r3
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f7ff ffa1 	bl	8005dd8 <SerialAPI_RegisterCommand>

	curCmd_->_payload = &gSBGC->_api->txCommandBuff[gSBGC->_api->txCommandBuffHead];
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	440a      	add	r2, r1
 8005eae:	621a      	str	r2, [r3, #32]
}
 8005eb0:	3708      	adds	r7, #8
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <SerialAPI_StartRead>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	cmdID - SBGC32 command identifier
 */
static void SerialAPI_StartRead (sbgcGeneral_t *gSBGC, serialAPI_CommandID_t cmdID
								 /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b082      	sub	sp, #8
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	70fb      	strb	r3, [r7, #3]
	/* The SerialAPI is always locked at here */

	serialAPI_Assert()
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d110      	bne.n	8005eee <SerialAPI_StartRead+0x38>

	/* Begin to registration for a new command */
	SerialAPI_RegisterCommand(gSBGC, cmdID, sbgcTRUE SBGC_ADVANCED_ARGS__);
 8005ecc:	78fb      	ldrb	r3, [r7, #3]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7ff ff80 	bl	8005dd8 <SerialAPI_RegisterCommand>

	curCmd_->parameters |= SCParam_RX;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	781a      	ldrb	r2, [r3, #0]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005eea:	b2d2      	uxtb	r2, r2
 8005eec:	701a      	strb	r2, [r3, #0]
}
 8005eee:	3708      	adds	r7, #8
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <SerialAPI_FinishWrite>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SerialAPI_FinishWrite (sbgcGeneral_t *gSBGC)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b082      	sub	sp, #8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
	serialAPI_Assert()
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d116      	bne.n	8005f34 <SerialAPI_FinishWrite+0x40>

	#if (SBGC_USES_BLOCKING_MODE)

		gSBGC->_api->process(gSBGC, 0);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005f0e:	2100      	movs	r1, #0
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	4798      	blx	r3

		if (gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	7a1b      	ldrb	r3, [r3, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d007      	beq.n	8005f2c <SerialAPI_FinishWrite+0x38>
		{
			gSBGC->_lastCommandStatus = sbgcCOMMAND_TX_ERROR;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2203      	movs	r2, #3
 8005f20:	725a      	strb	r2, [r3, #9]

			/* Close SerialAPI to prevent superfluous RX command registration */
			serialAPI_Error()
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2203      	movs	r2, #3
 8005f28:	701a      	strb	r2, [r3, #0]
 8005f2a:	e003      	b.n	8005f34 <SerialAPI_FinishWrite+0x40>
		}

		else
		{
			gSBGC->_lastCommandStatus = sbgcCOMMAND_OK;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	725a      	strb	r2, [r3, #9]
			return;
 8005f32:	bf00      	nop
	#if (SBGC_USES_TOKENS)
		gSBGC->_api->lastCommandToken = ((sbgcCommandToken_t)curCmd_->_CID) & 0x000000FF;
	#endif

	curCmd_->_state = SCState_PREPARED;
}
 8005f34:	3708      	adds	r7, #8
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <SerialAPI_FinishRead>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SerialAPI_FinishRead (sbgcGeneral_t *gSBGC)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b082      	sub	sp, #8
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
	serialAPI_Assert()
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d116      	bne.n	8005f7a <SerialAPI_FinishRead+0x40>

	#if (SBGC_USES_BLOCKING_MODE)

		gSBGC->_api->process(gSBGC, 0);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005f54:	2100      	movs	r1, #0
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	4798      	blx	r3

		if (gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	7a1b      	ldrb	r3, [r3, #8]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d003      	beq.n	8005f6a <SerialAPI_FinishRead+0x30>
			gSBGC->_lastCommandStatus = sbgcCOMMAND_RX_ERROR;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2204      	movs	r2, #4
 8005f66:	725a      	strb	r2, [r3, #9]
 8005f68:	e002      	b.n	8005f70 <SerialAPI_FinishRead+0x36>

		else
			gSBGC->_lastCommandStatus = sbgcCOMMAND_OK;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	725a      	strb	r2, [r3, #9]

		gSBGC->_api->serialAPI_Status = serialAPI_OK;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	701a      	strb	r2, [r3, #0]
		return;
 8005f78:	bf00      	nop
		gSBGC->_api->lastCommandToken |= (((sbgcCommandToken_t)curCmd_->_CID) << 8) & 0x0000FF00;

	#endif

	curCmd_->_state = SCState_PREPARED;
}
 8005f7a:	3708      	adds	r7, #8
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <SerialAPI_AbortLastCmd>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SerialAPI_AbortLastCmd (sbgcGeneral_t *gSBGC)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
		if (lastCommand_.parameters & SCParam_RETAIN)
			gSBGC->_api->retainedCommandNumber--;

	#endif

	gSBGC->_api->commandNumber--;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	7e1a      	ldrb	r2, [r3, #24]
 8005f8e:	3a01      	subs	r2, #1
 8005f90:	b2d2      	uxtb	r2, r2
 8005f92:	761a      	strb	r2, [r3, #24]

	gSBGC->_api->serialAPI_Status = serialAPI_ERROR;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	2203      	movs	r2, #3
 8005f9a:	701a      	strb	r2, [r3, #0]
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <PostCheckConfirmation>:
	 *			See @ref SerialAPI_AddConfirmationCommand function
	 *
	 *	@param	*gSBGC - serial connection descriptor
	 */
	static void PostCheckConfirmation (sbgcGeneral_t *gSBGC)
	{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
		sbgcConfirm_t *confirm = (sbgcConfirm_t*)curCmdDest_;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	695b      	ldr	r3, [r3, #20]
 8005fb8:	60fb      	str	r3, [r7, #12]

		SerialAPI_SkipBytes(gSBGC, 1);  // Skip commandID
 8005fba:	2101      	movs	r1, #1
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7ff fed0 	bl	8005d62 <SerialAPI_SkipBytes>

		if (curCmd_->_commandID == CMD_CONFIRM)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	7edb      	ldrb	r3, [r3, #27]
 8005fca:	2b43      	cmp	r3, #67	@ 0x43
 8005fcc:	d120      	bne.n	8006010 <PostCheckConfirmation+0x68>
		{
			if (curCmd_->_payloadSize == 2)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	7f1b      	ldrb	r3, [r3, #28]
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d108      	bne.n	8005fec <PostCheckConfirmation+0x44>
				confirm->cmdData = SerialAPI_ReadByte(gSBGC);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7ff fb8b 	bl	80056f6 <SerialAPI_ReadByte>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f8a3 2001 	strh.w	r2, [r3, #1]
 8005fea:	e00d      	b.n	8006008 <PostCheckConfirmation+0x60>

			else if (curCmd_->_payloadSize == 3)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	6a1b      	ldr	r3, [r3, #32]
 8005ff2:	7f1b      	ldrb	r3, [r3, #28]
 8005ff4:	2b03      	cmp	r3, #3
 8005ff6:	d107      	bne.n	8006008 <PostCheckConfirmation+0x60>
				confirm->cmdData = SerialAPI_ReadWord(gSBGC);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f7ff fc0b 	bl	8005814 <SerialAPI_ReadWord>
 8005ffe:	4603      	mov	r3, r0
 8006000:	461a      	mov	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f8a3 2001 	strh.w	r2, [r3, #1]

			confirm->status = sbgcCONFIRM_RECEIVED;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2201      	movs	r2, #1
 800600c:	71da      	strb	r2, [r3, #7]
					DebugSBGC32_PrintMessage(gSBGC, errorCode);
				}

			#endif
		}
	}
 800600e:	e01c      	b.n	800604a <PostCheckConfirmation+0xa2>
		else if (curCmd_->_commandID == CMD_ERROR)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	7edb      	ldrb	r3, [r3, #27]
 8006018:	2bff      	cmp	r3, #255	@ 0xff
 800601a:	d116      	bne.n	800604a <PostCheckConfirmation+0xa2>
			confirm->errorCode = SerialAPI_ReadByte(gSBGC);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f7ff fb6a 	bl	80056f6 <SerialAPI_ReadByte>
 8006022:	4603      	mov	r3, r0
 8006024:	461a      	mov	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	705a      	strb	r2, [r3, #1]
			if (curCmd_->_payloadSize > 1)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	7f1b      	ldrb	r3, [r3, #28]
 8006032:	2b01      	cmp	r3, #1
 8006034:	d906      	bls.n	8006044 <PostCheckConfirmation+0x9c>
				SerialAPI_ReadBuff(gSBGC, confirm->errorData, 4);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	3302      	adds	r3, #2
 800603a:	2204      	movs	r2, #4
 800603c:	4619      	mov	r1, r3
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f7ff fd8f 	bl	8005b62 <SerialAPI_ReadBuff>
			confirm->status = sbgcCONFIRM_ERROR;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2202      	movs	r2, #2
 8006048:	71da      	strb	r2, [r3, #7]
	}
 800604a:	bf00      	nop
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <SerialAPI_AssignSystemEvent>:
 *			directly to pDestination
 *	@param	*pDestination - where the data will be written or changed
 *	@param	size - destination buffer size
 */
static void SerialAPI_AssignSystemEvent (sbgcGeneral_t *gSBGC, serialAPI_Event_t serialAPI_Event, void *pDestination, ui16 size)
{
 8006052:	b480      	push	{r7}
 8006054:	b085      	sub	sp, #20
 8006056:	af00      	add	r7, sp, #0
 8006058:	60f8      	str	r0, [r7, #12]
 800605a:	60b9      	str	r1, [r7, #8]
 800605c:	607a      	str	r2, [r7, #4]
 800605e:	807b      	strh	r3, [r7, #2]
	serialAPI_Assert()
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	2b01      	cmp	r3, #1
 8006068:	d10e      	bne.n	8006088 <SerialAPI_AssignSystemEvent+0x36>
		if (pDestination == NULL)
			serialAPI_Abort()

	#endif

	curCmd_->_serialAPI_Event = serialAPI_Event;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	6a1b      	ldr	r3, [r3, #32]
 8006070:	68ba      	ldr	r2, [r7, #8]
 8006072:	611a      	str	r2, [r3, #16]
	curCmd_->_pDestination = pDestination;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	615a      	str	r2, [r3, #20]
	curCmd_->_destinationSize = size;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	6a1b      	ldr	r3, [r3, #32]
 8006084:	887a      	ldrh	r2, [r7, #2]
 8006086:	831a      	strh	r2, [r3, #24]
}
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
	...

08006094 <SerialAPI_AddConfirmationCommand>:
 *	@param	cmdID - identifier of the command
 *			that needs to be confirmed
 */
static void SerialAPI_AddConfirmationCommand (sbgcGeneral_t *gSBGC, sbgcConfirm_t *confirm, serialAPI_CommandID_t cmdID
											  /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	4613      	mov	r3, r2
 80060a0:	71fb      	strb	r3, [r7, #7]
	serialAPI_Assert()
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d119      	bne.n	80060e0 <SerialAPI_AddConfirmationCommand+0x4c>

	if (confirm == SBGC_NO_CONFIRM) return;
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d015      	beq.n	80060de <SerialAPI_AddConfirmationCommand+0x4a>
					return;

		#endif

		/* Clear confirmation command */
		memset(confirm, 0, sizeof(sbgcConfirm_t));
 80060b2:	2208      	movs	r2, #8
 80060b4:	2100      	movs	r1, #0
 80060b6:	68b8      	ldr	r0, [r7, #8]
 80060b8:	f002 fd0d 	bl	8008ad6 <memset>

		/* Assign command ID to confirm */
		confirm->commandID = cmdID;
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	79fa      	ldrb	r2, [r7, #7]
 80060c0:	701a      	strb	r2, [r3, #0]

		/* Start read */
		SerialAPI_StartRead(gSBGC, CMD_CONFIRM SBGC_ADVANCED_ARGS__);
 80060c2:	2143      	movs	r1, #67	@ 0x43
 80060c4:	68f8      	ldr	r0, [r7, #12]
 80060c6:	f7ff fef6 	bl	8005eb6 <SerialAPI_StartRead>
		SerialAPI_AssignSystemEvent(gSBGC, PostCheckConfirmation, confirm, sizeof(sbgcConfirm_t));
 80060ca:	2308      	movs	r3, #8
 80060cc:	68ba      	ldr	r2, [r7, #8]
 80060ce:	4906      	ldr	r1, [pc, #24]	@ (80060e8 <SerialAPI_AddConfirmationCommand+0x54>)
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f7ff ffbe 	bl	8006052 <SerialAPI_AssignSystemEvent>
		SerialAPI_FinishRead(gSBGC);
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f7ff ff2f 	bl	8005f3a <SerialAPI_FinishRead>
 80060dc:	e000      	b.n	80060e0 <SerialAPI_AddConfirmationCommand+0x4c>
	if (confirm == SBGC_NO_CONFIRM) return;
 80060de:	bf00      	nop

	#else
		unused_(gSBGC);
	#endif
}
 80060e0:	3710      	adds	r7, #16
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	08005fa9 	.word	0x08005fa9

080060ec <SerialAPI_DefinePayloadSize>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	payloadSize - how many bytes command waits
 */
static void SerialAPI_DefinePayloadSize (sbgcGeneral_t *gSBGC, ui8 payloadSize)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	460b      	mov	r3, r1
 80060f6:	70fb      	strb	r3, [r7, #3]
	serialAPI_Assert()
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d104      	bne.n	800610c <SerialAPI_DefinePayloadSize+0x20>

	curCmd_->_payloadSize = payloadSize;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	78fa      	ldrb	r2, [r7, #3]
 800610a:	771a      	strb	r2, [r3, #28]
}
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <SerialAPI_LinkCommands>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SerialAPI_LinkCommands (sbgcGeneral_t *gSBGC)
{
 8006116:	b480      	push	{r7}
 8006118:	b083      	sub	sp, #12
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
		#endif

	#else
		unused_(gSBGC);
	#endif
}
 800611e:	bf00      	nop
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr

0800612a <SerialAPI_Exit>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
static sbgcCommandStatus_t SerialAPI_Exit (sbgcGeneral_t *gSBGC)
{
 800612a:	b480      	push	{r7}
 800612c:	b083      	sub	sp, #12
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
	if (gSBGC->_api->serialAPI_Status == serialAPI_ERROR)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	2b03      	cmp	r3, #3
 800613a:	d106      	bne.n	800614a <SerialAPI_Exit+0x20>
	/* Check what's wrong */
	{
        serialAPI_Unlock()
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	701a      	strb	r2, [r3, #0]

		/* Return error code */
		return gSBGC->_lastCommandStatus;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	7a5b      	ldrb	r3, [r3, #9]
 8006148:	e005      	b.n	8006156 <SerialAPI_Exit+0x2c>

	#endif

	#if (SBGC_USES_OS_SUPPORT == sbgcOFF)

		serialAPI_Unlock()
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	701a      	strb	r2, [r3, #0]

		return gSBGC->_lastCommandStatus;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	7a5b      	ldrb	r3, [r3, #9]

	#endif
}
 8006156:	4618      	mov	r0, r3
 8006158:	370c      	adds	r7, #12
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
	...

08006164 <PrivateSerialAPI_LinkCommandBuild>:
 *	@note	Quasi-private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
void PrivateSerialAPI_LinkCommandBuild (sbgcGeneral_t *gSBGC)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
	gSBGC->_api->writeByte	= SerialAPI_WriteByte;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	4a2c      	ldr	r2, [pc, #176]	@ (8006224 <PrivateSerialAPI_LinkCommandBuild+0xc0>)
 8006172:	649a      	str	r2, [r3, #72]	@ 0x48
	gSBGC->_api->readByte	= SerialAPI_ReadByte;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	4a2b      	ldr	r2, [pc, #172]	@ (8006228 <PrivateSerialAPI_LinkCommandBuild+0xc4>)
 800617a:	655a      	str	r2, [r3, #84]	@ 0x54
	gSBGC->_api->writeWord	= SerialAPI_WriteWord;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	4a2a      	ldr	r2, [pc, #168]	@ (800622c <PrivateSerialAPI_LinkCommandBuild+0xc8>)
 8006182:	64da      	str	r2, [r3, #76]	@ 0x4c
	gSBGC->_api->readWord	= SerialAPI_ReadWord;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	4a29      	ldr	r2, [pc, #164]	@ (8006230 <PrivateSerialAPI_LinkCommandBuild+0xcc>)
 800618a:	659a      	str	r2, [r3, #88]	@ 0x58
	gSBGC->_api->writeLong	= SerialAPI_WriteLong;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	4a28      	ldr	r2, [pc, #160]	@ (8006234 <PrivateSerialAPI_LinkCommandBuild+0xd0>)
 8006192:	651a      	str	r2, [r3, #80]	@ 0x50
	gSBGC->_api->readLong	= SerialAPI_ReadLong;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	4a27      	ldr	r2, [pc, #156]	@ (8006238 <PrivateSerialAPI_LinkCommandBuild+0xd4>)
 800619a:	65da      	str	r2, [r3, #92]	@ 0x5c
	gSBGC->_api->writeBuff	= SerialAPI_WriteBuff;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	4a26      	ldr	r2, [pc, #152]	@ (800623c <PrivateSerialAPI_LinkCommandBuild+0xd8>)
 80061a2:	661a      	str	r2, [r3, #96]	@ 0x60
	gSBGC->_api->readBuff	= SerialAPI_ReadBuff;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	4a25      	ldr	r2, [pc, #148]	@ (8006240 <PrivateSerialAPI_LinkCommandBuild+0xdc>)
 80061aa:	665a      	str	r2, [r3, #100]	@ 0x64
	gSBGC->_api->writeEmptyBuff
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
							= SerialAPI_WriteEmptyBuff;
 80061b0:	4a24      	ldr	r2, [pc, #144]	@ (8006244 <PrivateSerialAPI_LinkCommandBuild+0xe0>)
 80061b2:	669a      	str	r2, [r3, #104]	@ 0x68
	gSBGC->_api->skipBytes	= SerialAPI_SkipBytes;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	4a23      	ldr	r2, [pc, #140]	@ (8006248 <PrivateSerialAPI_LinkCommandBuild+0xe4>)
 80061ba:	66da      	str	r2, [r3, #108]	@ 0x6c
	gSBGC->_api->startWrite	= SerialAPI_StartWrite;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	4a22      	ldr	r2, [pc, #136]	@ (800624c <PrivateSerialAPI_LinkCommandBuild+0xe8>)
 80061c2:	671a      	str	r2, [r3, #112]	@ 0x70
	gSBGC->_api->startRead	= SerialAPI_StartRead;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	4a21      	ldr	r2, [pc, #132]	@ (8006250 <PrivateSerialAPI_LinkCommandBuild+0xec>)
 80061ca:	675a      	str	r2, [r3, #116]	@ 0x74
	gSBGC->_api->finishWrite
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685b      	ldr	r3, [r3, #4]
							= SerialAPI_FinishWrite;
 80061d0:	4a20      	ldr	r2, [pc, #128]	@ (8006254 <PrivateSerialAPI_LinkCommandBuild+0xf0>)
 80061d2:	679a      	str	r2, [r3, #120]	@ 0x78
	gSBGC->_api->finishRead	= SerialAPI_FinishRead;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006258 <PrivateSerialAPI_LinkCommandBuild+0xf4>)
 80061da:	67da      	str	r2, [r3, #124]	@ 0x7c
	gSBGC->_api->abortLast	= SerialAPI_AbortLastCmd;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	4a1e      	ldr	r2, [pc, #120]	@ (800625c <PrivateSerialAPI_LinkCommandBuild+0xf8>)
 80061e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	gSBGC->_api->addConfirm	= SerialAPI_AddConfirmationCommand;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	4a1d      	ldr	r2, [pc, #116]	@ (8006260 <PrivateSerialAPI_LinkCommandBuild+0xfc>)
 80061ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	gSBGC->_api->assignEvent
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
							= SerialAPI_AssignSystemEvent;
 80061f4:	4a1b      	ldr	r2, [pc, #108]	@ (8006264 <PrivateSerialAPI_LinkCommandBuild+0x100>)
 80061f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	gSBGC->_api->definePayload
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	685b      	ldr	r3, [r3, #4]
							= SerialAPI_DefinePayloadSize;
 80061fe:	4a1a      	ldr	r2, [pc, #104]	@ (8006268 <PrivateSerialAPI_LinkCommandBuild+0x104>)
 8006200:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	gSBGC->_api->link		= SerialAPI_LinkCommands;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	4a18      	ldr	r2, [pc, #96]	@ (800626c <PrivateSerialAPI_LinkCommandBuild+0x108>)
 800620a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	gSBGC->_api->exit		= SerialAPI_Exit;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	4a17      	ldr	r2, [pc, #92]	@ (8006270 <PrivateSerialAPI_LinkCommandBuild+0x10c>)
 8006214:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8006218:	bf00      	nop
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	0800563b 	.word	0x0800563b
 8006228:	080056f7 	.word	0x080056f7
 800622c:	0800574b 	.word	0x0800574b
 8006230:	08005815 	.word	0x08005815
 8006234:	080058d7 	.word	0x080058d7
 8006238:	0800599f 	.word	0x0800599f
 800623c:	08005a93 	.word	0x08005a93
 8006240:	08005b63 	.word	0x08005b63
 8006244:	08005ca9 	.word	0x08005ca9
 8006248:	08005d63 	.word	0x08005d63
 800624c:	08005e6d 	.word	0x08005e6d
 8006250:	08005eb7 	.word	0x08005eb7
 8006254:	08005ef5 	.word	0x08005ef5
 8006258:	08005f3b 	.word	0x08005f3b
 800625c:	08005f81 	.word	0x08005f81
 8006260:	08006095 	.word	0x08006095
 8006264:	08006053 	.word	0x08006053
 8006268:	080060ed 	.word	0x080060ed
 800626c:	08006117 	.word	0x08006117
 8006270:	0800612b 	.word	0x0800612b

08006274 <SerialAPI_CRC16_Calculate>:
	 *	@param	length - size of data buffer
	 *
	 *	@return	Calculated checksum
	 */
	static ui16 SerialAPI_CRC16_Calculate (ui8 const *data, ui16 length)
	{
 8006274:	b480      	push	{r7}
 8006276:	b085      	sub	sp, #20
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	460b      	mov	r3, r1
 800627e:	807b      	strh	r3, [r7, #2]
		ui16 CRC_Register = 0;
 8006280:	2300      	movs	r3, #0
 8006282:	81fb      	strh	r3, [r7, #14]
		ui8 shiftRegister, dataBit, CRC_Bit;

		for (ui16 i = 0; i < length; i++)
 8006284:	2300      	movs	r3, #0
 8006286:	817b      	strh	r3, [r7, #10]
 8006288:	e02a      	b.n	80062e0 <SerialAPI_CRC16_Calculate+0x6c>
		{
			for (shiftRegister = 1; shiftRegister > 0; shiftRegister <<= 1)
 800628a:	2301      	movs	r3, #1
 800628c:	737b      	strb	r3, [r7, #13]
 800628e:	e021      	b.n	80062d4 <SerialAPI_CRC16_Calculate+0x60>
			{
				dataBit = (data[i] & shiftRegister) ? 1 : 0;
 8006290:	897b      	ldrh	r3, [r7, #10]
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	4413      	add	r3, r2
 8006296:	781a      	ldrb	r2, [r3, #0]
 8006298:	7b7b      	ldrb	r3, [r7, #13]
 800629a:	4013      	ands	r3, r2
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	bf14      	ite	ne
 80062a2:	2301      	movne	r3, #1
 80062a4:	2300      	moveq	r3, #0
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	727b      	strb	r3, [r7, #9]
				CRC_Bit = CRC_Register >> 15;
 80062aa:	89fb      	ldrh	r3, [r7, #14]
 80062ac:	0bdb      	lsrs	r3, r3, #15
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	723b      	strb	r3, [r7, #8]
				CRC_Register <<= 1;
 80062b2:	89fb      	ldrh	r3, [r7, #14]
 80062b4:	005b      	lsls	r3, r3, #1
 80062b6:	81fb      	strh	r3, [r7, #14]

				if (dataBit != CRC_Bit)
 80062b8:	7a7a      	ldrb	r2, [r7, #9]
 80062ba:	7a3b      	ldrb	r3, [r7, #8]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d006      	beq.n	80062ce <SerialAPI_CRC16_Calculate+0x5a>
					CRC_Register ^= SBGC_CRC16_POLYNOM;
 80062c0:	89fb      	ldrh	r3, [r7, #14]
 80062c2:	f483 43ff 	eor.w	r3, r3, #32640	@ 0x7f80
 80062c6:	f083 037a 	eor.w	r3, r3, #122	@ 0x7a
 80062ca:	43db      	mvns	r3, r3
 80062cc:	81fb      	strh	r3, [r7, #14]
			for (shiftRegister = 1; shiftRegister > 0; shiftRegister <<= 1)
 80062ce:	7b7b      	ldrb	r3, [r7, #13]
 80062d0:	005b      	lsls	r3, r3, #1
 80062d2:	737b      	strb	r3, [r7, #13]
 80062d4:	7b7b      	ldrb	r3, [r7, #13]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1da      	bne.n	8006290 <SerialAPI_CRC16_Calculate+0x1c>
		for (ui16 i = 0; i < length; i++)
 80062da:	897b      	ldrh	r3, [r7, #10]
 80062dc:	3301      	adds	r3, #1
 80062de:	817b      	strh	r3, [r7, #10]
 80062e0:	897a      	ldrh	r2, [r7, #10]
 80062e2:	887b      	ldrh	r3, [r7, #2]
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d3d0      	bcc.n	800628a <SerialAPI_CRC16_Calculate+0x16>
			}
		}

		return CRC_Register;
 80062e8:	89fb      	ldrh	r3, [r7, #14]
	}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3714      	adds	r7, #20
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <SBGC32_TX>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SBGC32_TX (sbgcGeneral_t *gSBGC)
{
 80062f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80062fa:	b089      	sub	sp, #36	@ 0x24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	466b      	mov	r3, sp
 8006302:	461e      	mov	r6, r3
	ui8 dataBuff [gSBGC->_api->currentSerialCommand->_payloadSize + SBGC_SERVICE_BYTES_NUM];
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	6a1b      	ldr	r3, [r3, #32]
 800630a:	7f1b      	ldrb	r3, [r3, #28]
 800630c:	1d99      	adds	r1, r3, #6
 800630e:	1e4b      	subs	r3, r1, #1
 8006310:	61bb      	str	r3, [r7, #24]
 8006312:	460a      	mov	r2, r1
 8006314:	2300      	movs	r3, #0
 8006316:	4690      	mov	r8, r2
 8006318:	4699      	mov	r9, r3
 800631a:	f04f 0200 	mov.w	r2, #0
 800631e:	f04f 0300 	mov.w	r3, #0
 8006322:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006326:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800632a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800632e:	460a      	mov	r2, r1
 8006330:	2300      	movs	r3, #0
 8006332:	4614      	mov	r4, r2
 8006334:	461d      	mov	r5, r3
 8006336:	f04f 0200 	mov.w	r2, #0
 800633a:	f04f 0300 	mov.w	r3, #0
 800633e:	00eb      	lsls	r3, r5, #3
 8006340:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006344:	00e2      	lsls	r2, r4, #3
 8006346:	460b      	mov	r3, r1
 8006348:	3307      	adds	r3, #7
 800634a:	08db      	lsrs	r3, r3, #3
 800634c:	00db      	lsls	r3, r3, #3
 800634e:	ebad 0d03 	sub.w	sp, sp, r3
 8006352:	466b      	mov	r3, sp
 8006354:	3300      	adds	r3, #0
 8006356:	617b      	str	r3, [r7, #20]

	/* Forming the command */
	dataBuff[0] = (SBGC_PROTOCOL_VERSION - 1) ? SBGC_P2_START_CHARACTER : SBGC_P1_START_CHARACTER;
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	2224      	movs	r2, #36	@ 0x24
 800635c:	701a      	strb	r2, [r3, #0]
	dataBuff[1] = gSBGC->_api->currentSerialCommand->_commandID;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	7eda      	ldrb	r2, [r3, #27]
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	705a      	strb	r2, [r3, #1]
	dataBuff[2] = gSBGC->_api->currentSerialCommand->_payloadSize;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	6a1b      	ldr	r3, [r3, #32]
 8006370:	7f1a      	ldrb	r2, [r3, #28]
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	709a      	strb	r2, [r3, #2]
	dataBuff[3] = dataBuff[1] + dataBuff[2];  // No need Modulo256 calculation
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	785a      	ldrb	r2, [r3, #1]
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	789b      	ldrb	r3, [r3, #2]
 800637e:	4413      	add	r3, r2
 8006380:	b2da      	uxtb	r2, r3
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	70da      	strb	r2, [r3, #3]

	memcpy(&dataBuff[4], gSBGC->_api->currentSerialCommand->_payload, gSBGC->_api->currentSerialCommand->_payloadSize);
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	1d18      	adds	r0, r3, #4
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	6a1b      	ldr	r3, [r3, #32]
 8006390:	6a19      	ldr	r1, [r3, #32]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	6a1b      	ldr	r3, [r3, #32]
 8006398:	7f1b      	ldrb	r3, [r3, #28]
 800639a:	461a      	mov	r2, r3
 800639c:	f002 fc28 	bl	8008bf0 <memcpy>

	/* ui8 size = real size current gSBGC->_api->currentSerialCommand */
	ui8 size = gSBGC->_api->currentSerialCommand->_payloadSize + SBGC_SERVICE_BYTES_NUM;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	6a1b      	ldr	r3, [r3, #32]
 80063a6:	7f1b      	ldrb	r3, [r3, #28]
 80063a8:	3306      	adds	r3, #6
 80063aa:	74fb      	strb	r3, [r7, #19]
		dataBuff[4 + gSBGC->_api->currentSerialCommand->_payloadSize] =
				SerialAPI_Modulo256_Calculate(gSBGC->_api->currentSerialCommand->_payload, gSBGC->_api->currentSerialCommand->_payloadSize);

	#else  // V.2

		ui16 CRC16_Res = SerialAPI_CRC16_Calculate(&dataBuff[1], (4 + gSBGC->_api->currentSerialCommand->_payloadSize) - 1);
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	1c5a      	adds	r2, r3, #1
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	6a1b      	ldr	r3, [r3, #32]
 80063b6:	7f1b      	ldrb	r3, [r3, #28]
 80063b8:	3303      	adds	r3, #3
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	4619      	mov	r1, r3
 80063be:	4610      	mov	r0, r2
 80063c0:	f7ff ff58 	bl	8006274 <SerialAPI_CRC16_Calculate>
 80063c4:	4603      	mov	r3, r0
 80063c6:	817b      	strh	r3, [r7, #10]
		memcpy(&dataBuff[4 + gSBGC->_api->currentSerialCommand->_payloadSize], &CRC16_Res, sizeof(CRC16_Res));
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	6a1b      	ldr	r3, [r3, #32]
 80063ce:	7f1b      	ldrb	r3, [r3, #28]
 80063d0:	3304      	adds	r3, #4
 80063d2:	697a      	ldr	r2, [r7, #20]
 80063d4:	4413      	add	r3, r2
 80063d6:	897a      	ldrh	r2, [r7, #10]
 80063d8:	801a      	strh	r2, [r3, #0]

	#endif

	/* Transmit now */
	ui8 txStatus = gSBGC->_ll->drvTx(gSBGC->_ll->drv, dataBuff, size);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	6812      	ldr	r2, [r2, #0]
 80063e4:	6810      	ldr	r0, [r2, #0]
 80063e6:	7cfa      	ldrb	r2, [r7, #19]
 80063e8:	b292      	uxth	r2, r2
 80063ea:	6979      	ldr	r1, [r7, #20]
 80063ec:	4798      	blx	r3
 80063ee:	4603      	mov	r3, r0
 80063f0:	77fb      	strb	r3, [r7, #31]
		{

	#else

		/* Launch timer */
		sbgcTicks_t launchTime = serialAPI_GetTick();
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	4798      	blx	r3
 80063fa:	60f8      	str	r0, [r7, #12]

		while (((serialAPI_GetTick() - launchTime) < gSBGC->_api->currentSerialCommand->timeout) && (txStatus != SBGC_DRV_TX_OK_FLAG))
 80063fc:	e00e      	b.n	800641c <SBGC32_TX+0x126>
		/* Try to transmit the command while its time isn't over */
		{
			txStatus = gSBGC->_ll->drvTx(gSBGC->_ll->drv, dataBuff, size);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6812      	ldr	r2, [r2, #0]
 8006408:	6810      	ldr	r0, [r2, #0]
 800640a:	7cfa      	ldrb	r2, [r7, #19]
 800640c:	b292      	uxth	r2, r2
 800640e:	6979      	ldr	r1, [r7, #20]
 8006410:	4798      	blx	r3
 8006412:	4603      	mov	r3, r0
 8006414:	77fb      	strb	r3, [r7, #31]

			/* Enter to user's waiting handler */
			SerialAPI_CommandWaitingHandler(gSBGC);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f001 fb3c 	bl	8007a94 <SerialAPI_CommandWaitingHandler>
		while (((serialAPI_GetTick() - launchTime) < gSBGC->_api->currentSerialCommand->timeout) && (txStatus != SBGC_DRV_TX_OK_FLAG))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	4798      	blx	r3
 8006424:	4602      	mov	r2, r0
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	1ad2      	subs	r2, r2, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	6a1b      	ldr	r3, [r3, #32]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	429a      	cmp	r2, r3
 8006434:	d202      	bcs.n	800643c <SBGC32_TX+0x146>
 8006436:	7ffb      	ldrb	r3, [r7, #31]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1e0      	bne.n	80063fe <SBGC32_TX+0x108>
		}

		if (txStatus != SBGC_DRV_TX_OK_FLAG)
 800643c:	7ffb      	ldrb	r3, [r7, #31]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d007      	beq.n	8006452 <SBGC32_TX+0x15c>
		{

	#endif

			gSBGC->_lastSerialCommandStatus = serialAPI_TX_BUS_BUSY_ERROR;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2202      	movs	r2, #2
 8006446:	721a      	strb	r2, [r3, #8]

			/* Enter to user's waiting handler */
			SerialAPI_CommandWaitingHandler(gSBGC);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f001 fb23 	bl	8007a94 <SerialAPI_CommandWaitingHandler>

			return;
 800644e:	46b5      	mov	sp, r6
 8006450:	e003      	b.n	800645a <SBGC32_TX+0x164>
		}

	/* Command was transmitted fine */
	gSBGC->_lastSerialCommandStatus = serialAPI_TX_RX_OK;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	721a      	strb	r2, [r3, #8]
 8006458:	46b5      	mov	sp, r6
}
 800645a:	3724      	adds	r7, #36	@ 0x24
 800645c:	46bd      	mov	sp, r7
 800645e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08006464 <SBGC32_RX>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SBGC32_RX (sbgcGeneral_t *gSBGC)
{
 8006464:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006468:	b089      	sub	sp, #36	@ 0x24
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
	/* Parser initializing */
	static ui8 headBuff [3];  /* Header buffer:
	headBuff[0] is command ID || headBuff[1] is payload size || headBuff[2] is header checksum */

	ui8 startSymSample = (SBGC_PROTOCOL_VERSION - 1) ? SBGC_P2_START_CHARACTER : SBGC_P1_START_CHARACTER;
 800646e:	2324      	movs	r3, #36	@ 0x24
 8006470:	777b      	strb	r3, [r7, #29]
		// Next - a command received OK

	}	parserState = STATE_IDLE;

	/* Start parse */
	switch (parserState)
 8006472:	4b93      	ldr	r3, [pc, #588]	@ (80066c0 <SBGC32_RX+0x25c>)
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	2b03      	cmp	r3, #3
 8006478:	d07b      	beq.n	8006572 <SBGC32_RX+0x10e>
 800647a:	2b03      	cmp	r3, #3
 800647c:	f300 811c 	bgt.w	80066b8 <SBGC32_RX+0x254>
 8006480:	2b01      	cmp	r3, #1
 8006482:	dc02      	bgt.n	800648a <SBGC32_RX+0x26>
 8006484:	2b00      	cmp	r3, #0
 8006486:	da03      	bge.n	8006490 <SBGC32_RX+0x2c>
 8006488:	e116      	b.n	80066b8 <SBGC32_RX+0x254>
 800648a:	2b02      	cmp	r3, #2
 800648c:	d02e      	beq.n	80064ec <SBGC32_RX+0x88>
 800648e:	e113      	b.n	80066b8 <SBGC32_RX+0x254>
	{
		/* Waiting start byte */
		case STATE_IDLE :
		case STATE_RESYNC :
		{
			availableBytes = gSBGC->_ll->drvAvailableBytes(gSBGC->_ll->drv);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	6812      	ldr	r2, [r2, #0]
 800649a:	6812      	ldr	r2, [r2, #0]
 800649c:	4610      	mov	r0, r2
 800649e:	4798      	blx	r3
 80064a0:	4603      	mov	r3, r0
 80064a2:	837b      	strh	r3, [r7, #26]

			if (availableBytes && (availableBytes != SBGC_RX_BUFFER_OVERFLOW_FLAG))
 80064a4:	8b7b      	ldrh	r3, [r7, #26]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d018      	beq.n	80064dc <SBGC32_RX+0x78>
 80064aa:	8b7b      	ldrh	r3, [r7, #26]
 80064ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d013      	beq.n	80064dc <SBGC32_RX+0x78>
			{
				ui8 startSym = 0;
 80064b4:	2300      	movs	r3, #0
 80064b6:	737b      	strb	r3, [r7, #13]

				gSBGC->_ll->drvRx(gSBGC->_ll->drv, &startSym);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	6812      	ldr	r2, [r2, #0]
 80064c2:	6812      	ldr	r2, [r2, #0]
 80064c4:	f107 010d 	add.w	r1, r7, #13
 80064c8:	4610      	mov	r0, r2
 80064ca:	4798      	blx	r3

				if (startSym != startSymSample)
 80064cc:	7b7b      	ldrb	r3, [r7, #13]
 80064ce:	7f7a      	ldrb	r2, [r7, #29]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d007      	beq.n	80064e4 <SBGC32_RX+0x80>
				{
					gSBGC->_lastSerialCommandStatus = serialAPI_RX_EMPTY_BUFF_ERROR;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2203      	movs	r2, #3
 80064d8:	721a      	strb	r2, [r3, #8]
 80064da:	e0ed      	b.n	80066b8 <SBGC32_RX+0x254>
				}
			}

			else
			{
				gSBGC->_lastSerialCommandStatus = serialAPI_RX_EMPTY_BUFF_ERROR;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2203      	movs	r2, #3
 80064e0:	721a      	strb	r2, [r3, #8]
				break;
 80064e2:	e0e9      	b.n	80066b8 <SBGC32_RX+0x254>
			{
 80064e4:	bf00      	nop
			}

			parserState = STATE_CHECK_HEADER;
 80064e6:	4b76      	ldr	r3, [pc, #472]	@ (80066c0 <SBGC32_RX+0x25c>)
 80064e8:	2202      	movs	r2, #2
 80064ea:	701a      	strb	r2, [r3, #0]
		}

		/* Waiting whole header */
		case STATE_CHECK_HEADER :
		{
			availableBytes = gSBGC->_ll->drvAvailableBytes(gSBGC->_ll->drv);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	6812      	ldr	r2, [r2, #0]
 80064f6:	6812      	ldr	r2, [r2, #0]
 80064f8:	4610      	mov	r0, r2
 80064fa:	4798      	blx	r3
 80064fc:	4603      	mov	r3, r0
 80064fe:	837b      	strh	r3, [r7, #26]

			if ((availableBytes >= 3) && (availableBytes != SBGC_RX_BUFFER_OVERFLOW_FLAG))
 8006500:	8b7b      	ldrh	r3, [r7, #26]
 8006502:	2b02      	cmp	r3, #2
 8006504:	d919      	bls.n	800653a <SBGC32_RX+0xd6>
 8006506:	8b7b      	ldrh	r3, [r7, #26]
 8006508:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800650c:	4293      	cmp	r3, r2
 800650e:	d014      	beq.n	800653a <SBGC32_RX+0xd6>
				for (ui8 i = 0; i < 3; i++)
 8006510:	2300      	movs	r3, #0
 8006512:	77fb      	strb	r3, [r7, #31]
 8006514:	e00d      	b.n	8006532 <SBGC32_RX+0xce>
					gSBGC->_ll->drvRx(gSBGC->_ll->drv, &headBuff[i]);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6812      	ldr	r2, [r2, #0]
 8006520:	6810      	ldr	r0, [r2, #0]
 8006522:	7ffa      	ldrb	r2, [r7, #31]
 8006524:	4967      	ldr	r1, [pc, #412]	@ (80066c4 <SBGC32_RX+0x260>)
 8006526:	440a      	add	r2, r1
 8006528:	4611      	mov	r1, r2
 800652a:	4798      	blx	r3
				for (ui8 i = 0; i < 3; i++)
 800652c:	7ffb      	ldrb	r3, [r7, #31]
 800652e:	3301      	adds	r3, #1
 8006530:	77fb      	strb	r3, [r7, #31]
 8006532:	7ffb      	ldrb	r3, [r7, #31]
 8006534:	2b02      	cmp	r3, #2
 8006536:	d9ee      	bls.n	8006516 <SBGC32_RX+0xb2>
 8006538:	e003      	b.n	8006542 <SBGC32_RX+0xde>

			else
			/* The parser could not read the next 3 header bytes. Try again in the next time */
			{
				gSBGC->_lastSerialCommandStatus = serialAPI_RX_BUFFER_REALTIME_ERROR;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2204      	movs	r2, #4
 800653e:	721a      	strb	r2, [r3, #8]
				break;
 8006540:	e0ba      	b.n	80066b8 <SBGC32_RX+0x254>
			}

			if (((headBuff[0] + headBuff[1]) % 256 != headBuff[2]) ||
 8006542:	4b60      	ldr	r3, [pc, #384]	@ (80066c4 <SBGC32_RX+0x260>)
 8006544:	781a      	ldrb	r2, [r3, #0]
 8006546:	4b5f      	ldr	r3, [pc, #380]	@ (80066c4 <SBGC32_RX+0x260>)
 8006548:	785b      	ldrb	r3, [r3, #1]
 800654a:	4413      	add	r3, r2
 800654c:	b2da      	uxtb	r2, r3
 800654e:	4b5d      	ldr	r3, [pc, #372]	@ (80066c4 <SBGC32_RX+0x260>)
 8006550:	789b      	ldrb	r3, [r3, #2]
 8006552:	429a      	cmp	r2, r3
 8006554:	d103      	bne.n	800655e <SBGC32_RX+0xfa>
				(headBuff[0] == 0))
 8006556:	4b5b      	ldr	r3, [pc, #364]	@ (80066c4 <SBGC32_RX+0x260>)
 8006558:	781b      	ldrb	r3, [r3, #0]
			if (((headBuff[0] + headBuff[1]) % 256 != headBuff[2]) ||
 800655a:	2b00      	cmp	r3, #0
 800655c:	d106      	bne.n	800656c <SBGC32_RX+0x108>
			/* The header checksum is wrong. Break this command and look forward for a new command */
			{
				gSBGC->_lastSerialCommandStatus = serialAPI_RX_HEADER_CHECKSUM_ERROR;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2205      	movs	r2, #5
 8006562:	721a      	strb	r2, [r3, #8]
				parserState = STATE_RESYNC;
 8006564:	4b56      	ldr	r3, [pc, #344]	@ (80066c0 <SBGC32_RX+0x25c>)
 8006566:	2201      	movs	r2, #1
 8006568:	701a      	strb	r2, [r3, #0]
				break;
 800656a:	e0a5      	b.n	80066b8 <SBGC32_RX+0x254>
			}

			parserState = STATE_CHECK_PAYLOAD;
 800656c:	4b54      	ldr	r3, [pc, #336]	@ (80066c0 <SBGC32_RX+0x25c>)
 800656e:	2203      	movs	r2, #3
 8006570:	701a      	strb	r2, [r3, #0]
			/* Passing to the next state */
		}

		/* Waiting whole payload and checksum */
		case STATE_CHECK_PAYLOAD :
		{
 8006572:	466b      	mov	r3, sp
 8006574:	461e      	mov	r6, r3
			ui8 checksumSize = SBGC_PROTOCOL_VERSION;
 8006576:	2302      	movs	r3, #2
 8006578:	767b      	strb	r3, [r7, #25]
			ui8 complexBuff [sizeof(headBuff) + headBuff[1] + checksumSize];  // (Header + payloadSize + checksum) buffer
 800657a:	4b52      	ldr	r3, [pc, #328]	@ (80066c4 <SBGC32_RX+0x260>)
 800657c:	785b      	ldrb	r3, [r3, #1]
 800657e:	461a      	mov	r2, r3
 8006580:	7e7b      	ldrb	r3, [r7, #25]
 8006582:	4413      	add	r3, r2
 8006584:	1cd9      	adds	r1, r3, #3
 8006586:	460b      	mov	r3, r1
 8006588:	3b01      	subs	r3, #1
 800658a:	617b      	str	r3, [r7, #20]
 800658c:	2300      	movs	r3, #0
 800658e:	4688      	mov	r8, r1
 8006590:	4699      	mov	r9, r3
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800659e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80065a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80065a6:	2300      	movs	r3, #0
 80065a8:	460c      	mov	r4, r1
 80065aa:	461d      	mov	r5, r3
 80065ac:	f04f 0200 	mov.w	r2, #0
 80065b0:	f04f 0300 	mov.w	r3, #0
 80065b4:	00eb      	lsls	r3, r5, #3
 80065b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065ba:	00e2      	lsls	r2, r4, #3
 80065bc:	1dcb      	adds	r3, r1, #7
 80065be:	08db      	lsrs	r3, r3, #3
 80065c0:	00db      	lsls	r3, r3, #3
 80065c2:	ebad 0d03 	sub.w	sp, sp, r3
 80065c6:	466b      	mov	r3, sp
 80065c8:	3300      	adds	r3, #0
 80065ca:	613b      	str	r3, [r7, #16]

			availableBytes = gSBGC->_ll->drvAvailableBytes(gSBGC->_ll->drv);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	6812      	ldr	r2, [r2, #0]
 80065d6:	6812      	ldr	r2, [r2, #0]
 80065d8:	4610      	mov	r0, r2
 80065da:	4798      	blx	r3
 80065dc:	4603      	mov	r3, r0
 80065de:	837b      	strh	r3, [r7, #26]

			if ((availableBytes >= (headBuff[1] + checksumSize)) && (availableBytes != SBGC_RX_BUFFER_OVERFLOW_FLAG))
 80065e0:	8b7a      	ldrh	r2, [r7, #26]
 80065e2:	4b38      	ldr	r3, [pc, #224]	@ (80066c4 <SBGC32_RX+0x260>)
 80065e4:	785b      	ldrb	r3, [r3, #1]
 80065e6:	4619      	mov	r1, r3
 80065e8:	7e7b      	ldrb	r3, [r7, #25]
 80065ea:	440b      	add	r3, r1
 80065ec:	429a      	cmp	r2, r3
 80065ee:	db1f      	blt.n	8006630 <SBGC32_RX+0x1cc>
 80065f0:	8b7b      	ldrh	r3, [r7, #26]
 80065f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d01a      	beq.n	8006630 <SBGC32_RX+0x1cc>
				for (ui8 i = 0; i < (headBuff[1] + checksumSize); i++)
 80065fa:	2300      	movs	r3, #0
 80065fc:	77bb      	strb	r3, [r7, #30]
 80065fe:	e00e      	b.n	800661e <SBGC32_RX+0x1ba>
					gSBGC->_ll->drvRx(gSBGC->_ll->drv, &complexBuff[i + 3]);  // Offset from header space
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68db      	ldr	r3, [r3, #12]
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	6812      	ldr	r2, [r2, #0]
 800660a:	6810      	ldr	r0, [r2, #0]
 800660c:	7fba      	ldrb	r2, [r7, #30]
 800660e:	3203      	adds	r2, #3
 8006610:	6939      	ldr	r1, [r7, #16]
 8006612:	440a      	add	r2, r1
 8006614:	4611      	mov	r1, r2
 8006616:	4798      	blx	r3
				for (ui8 i = 0; i < (headBuff[1] + checksumSize); i++)
 8006618:	7fbb      	ldrb	r3, [r7, #30]
 800661a:	3301      	adds	r3, #1
 800661c:	77bb      	strb	r3, [r7, #30]
 800661e:	7fba      	ldrb	r2, [r7, #30]
 8006620:	4b28      	ldr	r3, [pc, #160]	@ (80066c4 <SBGC32_RX+0x260>)
 8006622:	785b      	ldrb	r3, [r3, #1]
 8006624:	4619      	mov	r1, r3
 8006626:	7e7b      	ldrb	r3, [r7, #25]
 8006628:	440b      	add	r3, r1
 800662a:	429a      	cmp	r2, r3
 800662c:	dbe8      	blt.n	8006600 <SBGC32_RX+0x19c>
 800662e:	e003      	b.n	8006638 <SBGC32_RX+0x1d4>

			else
			/* The parser could not read the next payload in the full volume. Try again in the next time */
			{
				gSBGC->_lastSerialCommandStatus = serialAPI_RX_BUFFER_REALTIME_ERROR;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2204      	movs	r2, #4
 8006634:	721a      	strb	r2, [r3, #8]
				break;
 8006636:	e03e      	b.n	80066b6 <SBGC32_RX+0x252>
					break;
				}

			#else  // V.2

				memcpy(complexBuff, headBuff, 3);
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	4a22      	ldr	r2, [pc, #136]	@ (80066c4 <SBGC32_RX+0x260>)
 800663c:	8811      	ldrh	r1, [r2, #0]
 800663e:	7892      	ldrb	r2, [r2, #2]
 8006640:	8019      	strh	r1, [r3, #0]
 8006642:	709a      	strb	r2, [r3, #2]
				ui16 CRC_Res = SerialAPI_CRC16_Calculate(complexBuff, headBuff[1] + 3);
 8006644:	4b1f      	ldr	r3, [pc, #124]	@ (80066c4 <SBGC32_RX+0x260>)
 8006646:	785b      	ldrb	r3, [r3, #1]
 8006648:	3303      	adds	r3, #3
 800664a:	b29b      	uxth	r3, r3
 800664c:	4619      	mov	r1, r3
 800664e:	6938      	ldr	r0, [r7, #16]
 8006650:	f7ff fe10 	bl	8006274 <SerialAPI_CRC16_Calculate>
 8006654:	4603      	mov	r3, r0
 8006656:	81fb      	strh	r3, [r7, #14]

				if (((CRC_Res & 0x00FF) != complexBuff[3 + headBuff[1]]) &&
 8006658:	89fb      	ldrh	r3, [r7, #14]
 800665a:	b2db      	uxtb	r3, r3
 800665c:	4a19      	ldr	r2, [pc, #100]	@ (80066c4 <SBGC32_RX+0x260>)
 800665e:	7852      	ldrb	r2, [r2, #1]
 8006660:	3203      	adds	r2, #3
 8006662:	6939      	ldr	r1, [r7, #16]
 8006664:	5c8a      	ldrb	r2, [r1, r2]
 8006666:	4293      	cmp	r3, r2
 8006668:	d011      	beq.n	800668e <SBGC32_RX+0x22a>
				   (((CRC_Res >> 8) & 0x00FF) != complexBuff[3 + headBuff[1] + 1]))
 800666a:	89fb      	ldrh	r3, [r7, #14]
 800666c:	0a1b      	lsrs	r3, r3, #8
 800666e:	b29b      	uxth	r3, r3
 8006670:	b2db      	uxtb	r3, r3
 8006672:	4a14      	ldr	r2, [pc, #80]	@ (80066c4 <SBGC32_RX+0x260>)
 8006674:	7852      	ldrb	r2, [r2, #1]
 8006676:	3204      	adds	r2, #4
 8006678:	6939      	ldr	r1, [r7, #16]
 800667a:	5c8a      	ldrb	r2, [r1, r2]
				if (((CRC_Res & 0x00FF) != complexBuff[3 + headBuff[1]]) &&
 800667c:	4293      	cmp	r3, r2
 800667e:	d006      	beq.n	800668e <SBGC32_RX+0x22a>
				/* The command came corrupted. Break it, look forward for a new command */
				{
					gSBGC->_lastSerialCommandStatus = serialAPI_RX_PAYLOAD_CHECKSUM_ERROR;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2206      	movs	r2, #6
 8006684:	721a      	strb	r2, [r3, #8]
					parserState = STATE_RESYNC;
 8006686:	4b0e      	ldr	r3, [pc, #56]	@ (80066c0 <SBGC32_RX+0x25c>)
 8006688:	2201      	movs	r2, #1
 800668a:	701a      	strb	r2, [r3, #0]
					break;
 800668c:	e013      	b.n	80066b6 <SBGC32_RX+0x252>
				}

			#endif

			/* Data passed all checks. Fill the new serialCommand struct */
			gSBGC->_api->saveCmd(gSBGC, (serialAPI_CommandID_t)headBuff[0], headBuff[1], &complexBuff[3]);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f8d3 4098 	ldr.w	r4, [r3, #152]	@ 0x98
 8006696:	4b0b      	ldr	r3, [pc, #44]	@ (80066c4 <SBGC32_RX+0x260>)
 8006698:	7819      	ldrb	r1, [r3, #0]
 800669a:	4b0a      	ldr	r3, [pc, #40]	@ (80066c4 <SBGC32_RX+0x260>)
 800669c:	785a      	ldrb	r2, [r3, #1]
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	3303      	adds	r3, #3
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	47a0      	blx	r4

			/* Prepare parser for new reading */
			parserState = STATE_IDLE;
 80066a6:	4b06      	ldr	r3, [pc, #24]	@ (80066c0 <SBGC32_RX+0x25c>)
 80066a8:	2200      	movs	r2, #0
 80066aa:	701a      	strb	r2, [r3, #0]

			gSBGC->_lastSerialCommandStatus = serialAPI_TX_RX_OK;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	721a      	strb	r2, [r3, #8]
			return;
 80066b2:	46b5      	mov	sp, r6
 80066b4:	e000      	b.n	80066b8 <SBGC32_RX+0x254>
				break;
 80066b6:	46b5      	mov	sp, r6
		}
	}

	/* The command wasn't received. Exit */
}
 80066b8:	3724      	adds	r7, #36	@ 0x24
 80066ba:	46bd      	mov	sp, r7
 80066bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066c0:	20000428 	.word	0x20000428
 80066c4:	2000042c 	.word	0x2000042c

080066c8 <PrivateSerialAPI_LinkLowLayer>:
 *	@note	Quasi-private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
void PrivateSerialAPI_LinkLowLayer (sbgcGeneral_t *gSBGC)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
	gSBGC->_ll->tx = SBGC32_TX;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a05      	ldr	r2, [pc, #20]	@ (80066ec <PrivateSerialAPI_LinkLowLayer+0x24>)
 80066d6:	61da      	str	r2, [r3, #28]
	gSBGC->_ll->rx = SBGC32_RX;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a04      	ldr	r2, [pc, #16]	@ (80066f0 <PrivateSerialAPI_LinkLowLayer+0x28>)
 80066de:	621a      	str	r2, [r3, #32]
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	080062f7 	.word	0x080062f7
 80066f0:	08006465 	.word	0x08006465

080066f4 <SerialAPI_DeleteSentCommand>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*serialCommand - pointer to command
 */
static void SerialAPI_DeleteSentCommand (sbgcGeneral_t *gSBGC, serialAPI_Command_t *serialCommand)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
	if (serialCommand->_payloadSize == 0)
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	7f1b      	ldrb	r3, [r3, #28]
 8006702:	2b00      	cmp	r3, #0
 8006704:	f000 8085 	beq.w	8006812 <SerialAPI_DeleteSentCommand+0x11e>
		return;

	ui16 buffPointer = (ui16)(serialCommand->_payload - api_->txCommandBuff);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	6a1a      	ldr	r2, [r3, #32]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	81bb      	strh	r3, [r7, #12]
	ui16 shiftSize = calcFreeSpaceFIFO(api_->txCommandBuffHead, buffPointer, SBGC_TX_BUFF_TOTAL_SIZE);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800671e:	461a      	mov	r2, r3
 8006720:	89bb      	ldrh	r3, [r7, #12]
 8006722:	4293      	cmp	r3, r2
 8006724:	d30b      	bcc.n	800673e <SerialAPI_DeleteSentCommand+0x4a>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800672e:	461a      	mov	r2, r3
 8006730:	89bb      	ldrh	r3, [r7, #12]
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	b29b      	uxth	r3, r3
 8006736:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800673a:	b29b      	uxth	r3, r3
 800673c:	e007      	b.n	800674e <SerialAPI_DeleteSentCommand+0x5a>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8006746:	461a      	mov	r2, r3
 8006748:	89bb      	ldrh	r3, [r7, #12]
 800674a:	1ad3      	subs	r3, r2, r3
 800674c:	b29b      	uxth	r3, r3
 800674e:	817b      	strh	r3, [r7, #10]
	shiftSize = (shiftSize == SBGC_TX_BUFF_TOTAL_SIZE) ? 0 : shiftSize;
 8006750:	897b      	ldrh	r3, [r7, #10]
 8006752:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006756:	d001      	beq.n	800675c <SerialAPI_DeleteSentCommand+0x68>
 8006758:	897b      	ldrh	r3, [r7, #10]
 800675a:	e000      	b.n	800675e <SerialAPI_DeleteSentCommand+0x6a>
 800675c:	2300      	movs	r3, #0
 800675e:	817b      	strh	r3, [r7, #10]

	if (buffPointer != api_->txCommandBuffTail)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006768:	461a      	mov	r2, r3
 800676a:	89bb      	ldrh	r3, [r7, #12]
 800676c:	4293      	cmp	r3, r2
 800676e:	d043      	beq.n	80067f8 <SerialAPI_DeleteSentCommand+0x104>
	/* This command isn't first */
	{
		if (((buffPointer + serialCommand->_payloadSize) & SBGC_TX_BUFF_SIZE_MASK) == api_->txCommandBuffHead)
 8006770:	89bb      	ldrh	r3, [r7, #12]
 8006772:	683a      	ldr	r2, [r7, #0]
 8006774:	7f12      	ldrb	r2, [r2, #28]
 8006776:	4413      	add	r3, r2
 8006778:	b2db      	uxtb	r3, r3
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	6852      	ldr	r2, [r2, #4]
 800677e:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 8006782:	4293      	cmp	r3, r2
 8006784:	d10c      	bne.n	80067a0 <SerialAPI_DeleteSentCommand+0xac>
		/* This command is latest */
		{
			api_->txCommandBuffHead -= serialCommand->_payloadSize;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	7f1a      	ldrb	r2, [r3, #28]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	1a8a      	subs	r2, r1, r2
 8006798:	b2d2      	uxtb	r2, r2
 800679a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			return;
 800679e:	e039      	b.n	8006814 <SerialAPI_DeleteSentCommand+0x120>
		}

		/* This command is between other commands */
		for (ui16 i = 0; i < shiftSize; i++)
 80067a0:	2300      	movs	r3, #0
 80067a2:	81fb      	strh	r3, [r7, #14]
 80067a4:	e017      	b.n	80067d6 <SerialAPI_DeleteSentCommand+0xe2>
		/* Shifting */
			api_->txCommandBuff[((buffPointer + i) & SBGC_TX_BUFF_SIZE_MASK)] =
					api_->txCommandBuff[((buffPointer + serialCommand->_payloadSize + i) & SBGC_TX_BUFF_SIZE_MASK)];
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80067ac:	89bb      	ldrh	r3, [r7, #12]
 80067ae:	6839      	ldr	r1, [r7, #0]
 80067b0:	7f09      	ldrb	r1, [r1, #28]
 80067b2:	4419      	add	r1, r3
 80067b4:	89fb      	ldrh	r3, [r7, #14]
 80067b6:	440b      	add	r3, r1
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	441a      	add	r2, r3
			api_->txCommandBuff[((buffPointer + i) & SBGC_TX_BUFF_SIZE_MASK)] =
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80067c2:	89b8      	ldrh	r0, [r7, #12]
 80067c4:	89fb      	ldrh	r3, [r7, #14]
 80067c6:	4403      	add	r3, r0
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	440b      	add	r3, r1
					api_->txCommandBuff[((buffPointer + serialCommand->_payloadSize + i) & SBGC_TX_BUFF_SIZE_MASK)];
 80067cc:	7812      	ldrb	r2, [r2, #0]
			api_->txCommandBuff[((buffPointer + i) & SBGC_TX_BUFF_SIZE_MASK)] =
 80067ce:	701a      	strb	r2, [r3, #0]
		for (ui16 i = 0; i < shiftSize; i++)
 80067d0:	89fb      	ldrh	r3, [r7, #14]
 80067d2:	3301      	adds	r3, #1
 80067d4:	81fb      	strh	r3, [r7, #14]
 80067d6:	89fa      	ldrh	r2, [r7, #14]
 80067d8:	897b      	ldrh	r3, [r7, #10]
 80067da:	429a      	cmp	r2, r3
 80067dc:	d3e3      	bcc.n	80067a6 <SerialAPI_DeleteSentCommand+0xb2>

		/* Shift head after buffer shifting */
		api_->txCommandBuffHead -= serialCommand->_payloadSize;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	7f1a      	ldrb	r2, [r3, #28]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	1a8a      	subs	r2, r1, r2
 80067f0:	b2d2      	uxtb	r2, r2
 80067f2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 80067f6:	e00d      	b.n	8006814 <SerialAPI_DeleteSentCommand+0x120>
	}

	else
	/* This command is first */
		api_->txCommandBuffTail += serialCommand->_payloadSize;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	f893 1028 	ldrb.w	r1, [r3, #40]	@ 0x28
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	7f1a      	ldrb	r2, [r3, #28]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	440a      	add	r2, r1
 800680a:	b2d2      	uxtb	r2, r2
 800680c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8006810:	e000      	b.n	8006814 <SerialAPI_DeleteSentCommand+0x120>
		return;
 8006812:	bf00      	nop
}
 8006814:	3714      	adds	r7, #20
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr

0800681e <SerialAPI_SaveReceivedCommand>:
 *	@param	cmdID - ID part of serial command
 *	@param	payloadSize - size part of serial command
 *	@param	*payload - pointer to payload part of serial command
 */
static void SerialAPI_SaveReceivedCommand (sbgcGeneral_t *gSBGC, serialAPI_CommandID_t cmdID, ui8 payloadSize, ui8 const *payload)
{
 800681e:	b490      	push	{r4, r7}
 8006820:	b086      	sub	sp, #24
 8006822:	af00      	add	r7, sp, #0
 8006824:	60f8      	str	r0, [r7, #12]
 8006826:	607b      	str	r3, [r7, #4]
 8006828:	460b      	mov	r3, r1
 800682a:	72fb      	strb	r3, [r7, #11]
 800682c:	4613      	mov	r3, r2
 800682e:	72bb      	strb	r3, [r7, #10]
	if ((calcFreeSpaceFIFO(api_->rxCommandBuffTail, api_->rxCommandBuffHead, SBGC_RX_BUFF_TOTAL_SIZE) < (payloadSize + 2)) &&
 8006830:	7abb      	ldrb	r3, [r7, #10]
 8006832:	1c5a      	adds	r2, r3, #1
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f893 1031 	ldrb.w	r1, [r3, #49]	@ 0x31
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006844:	4299      	cmp	r1, r3
 8006846:	d30c      	bcc.n	8006862 <SerialAPI_SaveReceivedCommand+0x44>
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006850:	4619      	mov	r1, r3
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800685a:	1acb      	subs	r3, r1, r3
 800685c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8006860:	e009      	b.n	8006876 <SerialAPI_SaveReceivedCommand+0x58>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800686a:	4619      	mov	r1, r3
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006874:	1acb      	subs	r3, r1, r3
 8006876:	4293      	cmp	r3, r2
 8006878:	dc4e      	bgt.n	8006918 <SerialAPI_SaveReceivedCommand+0xfa>
		(api_->rxCommandBuffHead != api_->rxCommandBuffTail))
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
	if ((calcFreeSpaceFIFO(api_->rxCommandBuffTail, api_->rxCommandBuffHead, SBGC_RX_BUFF_TOTAL_SIZE) < (payloadSize + 2)) &&
 800688a:	429a      	cmp	r2, r3
 800688c:	d044      	beq.n	8006918 <SerialAPI_SaveReceivedCommand+0xfa>
			return;

		#else

			/* It's necessary to clean the space for a new serial command */
			while ((calcFreeSpaceFIFO(api_->rxCommandBuffTail, api_->rxCommandBuffHead, SBGC_RX_BUFF_TOTAL_SIZE) < (payloadSize + 2)))
 800688e:	e016      	b.n	80068be <SerialAPI_SaveReceivedCommand+0xa0>
				api_->rxCommandBuffTail += api_->rxCommandBuff[(api_->rxCommandBuffTail + 1) & SBGC_RX_BUFF_SIZE_MASK] + 2;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068a6:	3301      	adds	r3, #1
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	440b      	add	r3, r1
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	4413      	add	r3, r2
 80068b0:	b2da      	uxtb	r2, r3
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	3202      	adds	r2, #2
 80068b8:	b2d2      	uxtb	r2, r2
 80068ba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			while ((calcFreeSpaceFIFO(api_->rxCommandBuffTail, api_->rxCommandBuffHead, SBGC_RX_BUFF_TOTAL_SIZE) < (payloadSize + 2)))
 80068be:	7abb      	ldrb	r3, [r7, #10]
 80068c0:	1c5a      	adds	r2, r3, #1
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	f893 1031 	ldrb.w	r1, [r3, #49]	@ 0x31
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068d2:	4299      	cmp	r1, r3
 80068d4:	d30c      	bcc.n	80068f0 <SerialAPI_SaveReceivedCommand+0xd2>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80068de:	4619      	mov	r1, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068e8:	1acb      	subs	r3, r1, r3
 80068ea:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80068ee:	e009      	b.n	8006904 <SerialAPI_SaveReceivedCommand+0xe6>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068f8:	4619      	mov	r1, r3
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006902:	1acb      	subs	r3, r1, r3
 8006904:	4293      	cmp	r3, r2
 8006906:	ddc3      	ble.n	8006890 <SerialAPI_SaveReceivedCommand+0x72>

			api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	685a      	ldr	r2, [r3, #4]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006914:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

		#endif
	}

	api_->rxCommandBuff[api_->rxCommandBuffHead++] = cmdID;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8006926:	1c50      	adds	r0, r2, #1
 8006928:	b2c0      	uxtb	r0, r0
 800692a:	f883 0031 	strb.w	r0, [r3, #49]	@ 0x31
 800692e:	4613      	mov	r3, r2
 8006930:	440b      	add	r3, r1
 8006932:	7afa      	ldrb	r2, [r7, #11]
 8006934:	701a      	strb	r2, [r3, #0]
	api_->rxCommandBuff[api_->rxCommandBuffHead++] = payloadSize;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8006944:	1c50      	adds	r0, r2, #1
 8006946:	b2c0      	uxtb	r0, r0
 8006948:	f883 0031 	strb.w	r0, [r3, #49]	@ 0x31
 800694c:	4613      	mov	r3, r2
 800694e:	440b      	add	r3, r1
 8006950:	7aba      	ldrb	r2, [r7, #10]
 8006952:	701a      	strb	r2, [r3, #0]

	for (ui16 i = 0; i < payloadSize; i++)
 8006954:	2300      	movs	r3, #0
 8006956:	82fb      	strh	r3, [r7, #22]
 8006958:	e014      	b.n	8006984 <SerialAPI_SaveReceivedCommand+0x166>
		api_->rxCommandBuff[api_->rxCommandBuffHead++] = payload[i];
 800695a:	8afb      	ldrh	r3, [r7, #22]
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	18d1      	adds	r1, r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 800696e:	1c54      	adds	r4, r2, #1
 8006970:	b2e4      	uxtb	r4, r4
 8006972:	f883 4031 	strb.w	r4, [r3, #49]	@ 0x31
 8006976:	4613      	mov	r3, r2
 8006978:	4403      	add	r3, r0
 800697a:	780a      	ldrb	r2, [r1, #0]
 800697c:	701a      	strb	r2, [r3, #0]
	for (ui16 i = 0; i < payloadSize; i++)
 800697e:	8afb      	ldrh	r3, [r7, #22]
 8006980:	3301      	adds	r3, #1
 8006982:	82fb      	strh	r3, [r7, #22]
 8006984:	7abb      	ldrb	r3, [r7, #10]
 8006986:	b29b      	uxth	r3, r3
 8006988:	8afa      	ldrh	r2, [r7, #22]
 800698a:	429a      	cmp	r2, r3
 800698c:	d3e5      	bcc.n	800695a <SerialAPI_SaveReceivedCommand+0x13c>
}
 800698e:	bf00      	nop
 8006990:	bf00      	nop
 8006992:	3718      	adds	r7, #24
 8006994:	46bd      	mov	sp, r7
 8006996:	bc90      	pop	{r4, r7}
 8006998:	4770      	bx	lr

0800699a <SerialAPI_ReadReceivedCommand>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*serialCommand - pointer to command
 */
static ui8 SerialAPI_ReadReceivedCommand (sbgcGeneral_t *gSBGC, serialAPI_Command_t *serialCommand)
{
 800699a:	b480      	push	{r7}
 800699c:	b085      	sub	sp, #20
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
 80069a2:	6039      	str	r1, [r7, #0]
	serialCommand->_commandID = api_->rxCommandBuff[api_->rxCommandBuffCurP++];
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80069b2:	1c50      	adds	r0, r2, #1
 80069b4:	b2c0      	uxtb	r0, r0
 80069b6:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
 80069ba:	4613      	mov	r3, r2
 80069bc:	440b      	add	r3, r1
 80069be:	781a      	ldrb	r2, [r3, #0]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	76da      	strb	r2, [r3, #27]

	ui8 payloadSize = api_->rxCommandBuff[api_->rxCommandBuffCurP++];
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80069d2:	1c50      	adds	r0, r2, #1
 80069d4:	b2c0      	uxtb	r0, r0
 80069d6:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
 80069da:	4613      	mov	r3, r2
 80069dc:	440b      	add	r3, r1
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	73fb      	strb	r3, [r7, #15]

	serialCommand->_payload = &api_->rxCommandBuff[api_->rxCommandBuffCurP];
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	6852      	ldr	r2, [r2, #4]
 80069ec:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80069f0:	441a      	add	r2, r3
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	621a      	str	r2, [r3, #32]
	api_->rxCommandBuffCurP += payloadSize;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f893 1032 	ldrb.w	r1, [r3, #50]	@ 0x32
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	7bfa      	ldrb	r2, [r7, #15]
 8006a04:	440a      	add	r2, r1
 8006a06:	b2d2      	uxtb	r2, r2
 8006a08:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

	return payloadSize;
 8006a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <SerialAPI_DeleteReceivedCommand>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*payload - pointer to command's payload
 */
static void SerialAPI_DeleteReceivedCommand (sbgcGeneral_t *gSBGC, ui8 const *payload)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b085      	sub	sp, #20
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
 8006a22:	6039      	str	r1, [r7, #0]
	if (payload == NULL)
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	f000 80ab 	beq.w	8006b82 <SerialAPI_DeleteReceivedCommand+0x168>
		return;

	/* Note: api_->rxCommandBuffCurP aren't available to read here */

	ui16 buffPointer = (((((uintptr_t)payload) - 2) & SBGC_RX_BUFF_SIZE_MASK) - (uintptr_t)api_->rxCommandBuff) & SBGC_RX_BUFF_SIZE_MASK;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	6852      	ldr	r2, [r2, #4]
 8006a32:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006a34:	1a9b      	subs	r3, r3, r2
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	3b02      	subs	r3, #2
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	81bb      	strh	r3, [r7, #12]
	ui8 cmdSize = api_->rxCommandBuff[((buffPointer + 1) & SBGC_RX_BUFF_SIZE_MASK)] + 2;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a46:	89bb      	ldrh	r3, [r7, #12]
 8006a48:	3301      	adds	r3, #1
 8006a4a:	b2db      	uxtb	r3, r3
 8006a4c:	4413      	add	r3, r2
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	3302      	adds	r3, #2
 8006a52:	72fb      	strb	r3, [r7, #11]
	ui16 shiftSize = calcFreeSpaceFIFO(api_->rxCommandBuffHead, (buffPointer + cmdSize) & SBGC_RX_BUFF_SIZE_MASK,
 8006a54:	89ba      	ldrh	r2, [r7, #12]
 8006a56:	7afb      	ldrb	r3, [r7, #11]
 8006a58:	4413      	add	r3, r2
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	6852      	ldr	r2, [r2, #4]
 8006a60:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 8006a64:	4293      	cmp	r3, r2
 8006a66:	db11      	blt.n	8006a8c <SerialAPI_DeleteReceivedCommand+0x72>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006a70:	4619      	mov	r1, r3
 8006a72:	7afb      	ldrb	r3, [r7, #11]
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	89bb      	ldrh	r3, [r7, #12]
 8006a78:	4413      	add	r3, r2
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	1acb      	subs	r3, r1, r3
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	e00d      	b.n	8006aa8 <SerialAPI_DeleteReceivedCommand+0x8e>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006a94:	4619      	mov	r1, r3
 8006a96:	7afb      	ldrb	r3, [r7, #11]
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	89bb      	ldrh	r3, [r7, #12]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	1acb      	subs	r3, r1, r3
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	813b      	strh	r3, [r7, #8]
									   SBGC_RX_BUFF_TOTAL_SIZE);
	shiftSize = (shiftSize == SBGC_RX_BUFF_TOTAL_SIZE) ? 0 : shiftSize;
 8006aaa:	893b      	ldrh	r3, [r7, #8]
 8006aac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ab0:	d001      	beq.n	8006ab6 <SerialAPI_DeleteReceivedCommand+0x9c>
 8006ab2:	893b      	ldrh	r3, [r7, #8]
 8006ab4:	e000      	b.n	8006ab8 <SerialAPI_DeleteReceivedCommand+0x9e>
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	813b      	strh	r3, [r7, #8]

	if (buffPointer != api_->rxCommandBuffTail)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	89bb      	ldrh	r3, [r7, #12]
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d047      	beq.n	8006b5a <SerialAPI_DeleteReceivedCommand+0x140>
	/* This command isn't first */
	{
		if (((buffPointer + cmdSize) & SBGC_RX_BUFF_SIZE_MASK) == api_->rxCommandBuffHead)
 8006aca:	89ba      	ldrh	r2, [r7, #12]
 8006acc:	7afb      	ldrb	r3, [r7, #11]
 8006ace:	4413      	add	r3, r2
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	6852      	ldr	r2, [r2, #4]
 8006ad6:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d113      	bne.n	8006b06 <SerialAPI_DeleteReceivedCommand+0xec>
		/* This command is latest */
		{
			api_->rxCommandBuffHead -= cmdSize;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f893 1031 	ldrb.w	r1, [r3, #49]	@ 0x31
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	7afa      	ldrb	r2, [r7, #11]
 8006aec:	1a8a      	subs	r2, r1, r2
 8006aee:	b2d2      	uxtb	r2, r2
 8006af0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

			/* Prepare the parser for next reading */
			api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006b00:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
			return;
 8006b04:	e03e      	b.n	8006b84 <SerialAPI_DeleteReceivedCommand+0x16a>
		}

		/* This command is between other commands */
		for (ui16 i = 0; i < shiftSize; i++)
 8006b06:	2300      	movs	r3, #0
 8006b08:	81fb      	strh	r3, [r7, #14]
 8006b0a:	e016      	b.n	8006b3a <SerialAPI_DeleteReceivedCommand+0x120>
		/* Shifting */
			api_->rxCommandBuff[((buffPointer + i) & SBGC_RX_BUFF_SIZE_MASK)] =
					api_->rxCommandBuff[((buffPointer + cmdSize + i) & SBGC_RX_BUFF_SIZE_MASK)];
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b12:	89b9      	ldrh	r1, [r7, #12]
 8006b14:	7afb      	ldrb	r3, [r7, #11]
 8006b16:	4419      	add	r1, r3
 8006b18:	89fb      	ldrh	r3, [r7, #14]
 8006b1a:	440b      	add	r3, r1
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	441a      	add	r2, r3
			api_->rxCommandBuff[((buffPointer + i) & SBGC_RX_BUFF_SIZE_MASK)] =
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006b26:	89b8      	ldrh	r0, [r7, #12]
 8006b28:	89fb      	ldrh	r3, [r7, #14]
 8006b2a:	4403      	add	r3, r0
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	440b      	add	r3, r1
					api_->rxCommandBuff[((buffPointer + cmdSize + i) & SBGC_RX_BUFF_SIZE_MASK)];
 8006b30:	7812      	ldrb	r2, [r2, #0]
			api_->rxCommandBuff[((buffPointer + i) & SBGC_RX_BUFF_SIZE_MASK)] =
 8006b32:	701a      	strb	r2, [r3, #0]
		for (ui16 i = 0; i < shiftSize; i++)
 8006b34:	89fb      	ldrh	r3, [r7, #14]
 8006b36:	3301      	adds	r3, #1
 8006b38:	81fb      	strh	r3, [r7, #14]
 8006b3a:	89fa      	ldrh	r2, [r7, #14]
 8006b3c:	893b      	ldrh	r3, [r7, #8]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d3e4      	bcc.n	8006b0c <SerialAPI_DeleteReceivedCommand+0xf2>

		/* Shift head after buffer shifting */
		api_->rxCommandBuffHead -= cmdSize;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f893 1031 	ldrb.w	r1, [r3, #49]	@ 0x31
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	7afa      	ldrb	r2, [r7, #11]
 8006b50:	1a8a      	subs	r2, r1, r2
 8006b52:	b2d2      	uxtb	r2, r2
 8006b54:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8006b58:	e00a      	b.n	8006b70 <SerialAPI_DeleteReceivedCommand+0x156>
	}

	else
	/* This command is first */
		api_->rxCommandBuffTail += cmdSize;  // Shift head pointer
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f893 1030 	ldrb.w	r1, [r3, #48]	@ 0x30
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	7afa      	ldrb	r2, [r7, #11]
 8006b68:	440a      	add	r2, r1
 8006b6a:	b2d2      	uxtb	r2, r2
 8006b6c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	/* Prepare the parser for next reading */
	api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006b7c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8006b80:	e000      	b.n	8006b84 <SerialAPI_DeleteReceivedCommand+0x16a>
		return;
 8006b82:	bf00      	nop
}
 8006b84:	3714      	adds	r7, #20
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <SerialAPI_DeleteCommand>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	index - command sequence number
 */
static void SerialAPI_DeleteCommand (sbgcGeneral_t *gSBGC, ui8 index)
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b084      	sub	sp, #16
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
 8006b96:	460b      	mov	r3, r1
 8006b98:	70fb      	strb	r3, [r7, #3]
	if ((index >= api_->commandNumber) || (api_->commandNumber == 0))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	7e1b      	ldrb	r3, [r3, #24]
 8006ba0:	78fa      	ldrb	r2, [r7, #3]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d248      	bcs.n	8006c38 <SerialAPI_DeleteCommand+0xaa>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	7e1b      	ldrb	r3, [r3, #24]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d043      	beq.n	8006c38 <SerialAPI_DeleteCommand+0xaa>
		return;

	curCmd_ = &api_->commandBuff[index];
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	6959      	ldr	r1, [r3, #20]
 8006bb6:	78fa      	ldrb	r2, [r7, #3]
 8006bb8:	4613      	mov	r3, r2
 8006bba:	00db      	lsls	r3, r3, #3
 8006bbc:	4413      	add	r3, r2
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	440a      	add	r2, r1
 8006bc8:	621a      	str	r2, [r3, #32]
		if (curCmd_->parameters & SCParam_RETAIN)
			api_->retainedCommandNumber--;

	#endif

	for (int i = 0; i < (api_->commandNumber - index - 1); i++)
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60fb      	str	r3, [r7, #12]
 8006bce:	e01e      	b.n	8006c0e <SerialAPI_DeleteCommand+0x80>
		memcpy(&api_->commandBuff[index + i], &api_->commandBuff[index + i + 1], sizeof(serialAPI_Command_t));
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	695a      	ldr	r2, [r3, #20]
 8006bd6:	78f9      	ldrb	r1, [r7, #3]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	440b      	add	r3, r1
 8006bdc:	4619      	mov	r1, r3
 8006bde:	460b      	mov	r3, r1
 8006be0:	00db      	lsls	r3, r3, #3
 8006be2:	440b      	add	r3, r1
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	18d0      	adds	r0, r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	6959      	ldr	r1, [r3, #20]
 8006bee:	78fa      	ldrb	r2, [r7, #3]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	1c5a      	adds	r2, r3, #1
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	00db      	lsls	r3, r3, #3
 8006bfa:	4413      	add	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	440b      	add	r3, r1
 8006c00:	2224      	movs	r2, #36	@ 0x24
 8006c02:	4619      	mov	r1, r3
 8006c04:	f001 fff4 	bl	8008bf0 <memcpy>
	for (int i = 0; i < (api_->commandNumber - index - 1); i++)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	60fb      	str	r3, [r7, #12]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	7e1b      	ldrb	r3, [r3, #24]
 8006c14:	461a      	mov	r2, r3
 8006c16:	78fb      	ldrb	r3, [r7, #3]
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	dbd6      	blt.n	8006bd0 <SerialAPI_DeleteCommand+0x42>

	api_->commandNumber--;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	7e1a      	ldrb	r2, [r3, #24]
 8006c28:	3a01      	subs	r2, #1
 8006c2a:	b2d2      	uxtb	r2, r2
 8006c2c:	761a      	strb	r2, [r3, #24]

	curCmd_ = NULL;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	621a      	str	r2, [r3, #32]
 8006c36:	e000      	b.n	8006c3a <SerialAPI_DeleteCommand+0xac>
		return;
 8006c38:	bf00      	nop
}
 8006c3a:	3710      	adds	r7, #16
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <SerialAPI_FindCommandByCID>:
 *	@param	ID - serialAPI_Command_t.ID
 *
 *	@return Pointer to found serial command
 */
static serialAPI_Command_t *SerialAPI_FindCommandByCID (sbgcGeneral_t *gSBGC, ui32 ID)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b085      	sub	sp, #20
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
	for (ui8 i = 0; i < api_->commandNumber; i++)
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	73fb      	strb	r3, [r7, #15]
 8006c4e:	e019      	b.n	8006c84 <SerialAPI_FindCommandByCID+0x44>
		if (api_->commandBuff[i]._CID == ID)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	6959      	ldr	r1, [r3, #20]
 8006c56:	7bfa      	ldrb	r2, [r7, #15]
 8006c58:	4613      	mov	r3, r2
 8006c5a:	00db      	lsls	r3, r3, #3
 8006c5c:	4413      	add	r3, r2
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	440b      	add	r3, r1
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	683a      	ldr	r2, [r7, #0]
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d109      	bne.n	8006c7e <SerialAPI_FindCommandByCID+0x3e>
			return &api_->commandBuff[i];
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	6959      	ldr	r1, [r3, #20]
 8006c70:	7bfa      	ldrb	r2, [r7, #15]
 8006c72:	4613      	mov	r3, r2
 8006c74:	00db      	lsls	r3, r3, #3
 8006c76:	4413      	add	r3, r2
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	440b      	add	r3, r1
 8006c7c:	e009      	b.n	8006c92 <SerialAPI_FindCommandByCID+0x52>
	for (ui8 i = 0; i < api_->commandNumber; i++)
 8006c7e:	7bfb      	ldrb	r3, [r7, #15]
 8006c80:	3301      	adds	r3, #1
 8006c82:	73fb      	strb	r3, [r7, #15]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	7e1b      	ldrb	r3, [r3, #24]
 8006c8a:	7bfa      	ldrb	r2, [r7, #15]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d3df      	bcc.n	8006c50 <SerialAPI_FindCommandByCID+0x10>

	return NULL;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3714      	adds	r7, #20
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr

08006c9e <SBGC32_SendCommand>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*serialCommand - pointer to completed structure
 *			ready to be transmitted
 */
static void SBGC32_SendCommand (sbgcGeneral_t *gSBGC, serialAPI_Command_t *serialCommand)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b082      	sub	sp, #8
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	6078      	str	r0, [r7, #4]
 8006ca6:	6039      	str	r1, [r7, #0]
	#if (SBGC_USES_BLOCKING_MODE)

		serialCommand->_state = SCState_PROCESSING;
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	2203      	movs	r2, #3
 8006cac:	769a      	strb	r2, [r3, #26]
		serialCommand->timeout = SBGC_DEFAULT_TIMEOUT;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	2264      	movs	r2, #100	@ 0x64
 8006cb2:	605a      	str	r2, [r3, #4]

		/* Transmit */
		gSBGC->_ll->tx(gSBGC);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	69db      	ldr	r3, [r3, #28]
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	4798      	blx	r3

		if (gSBGC->_lastSerialCommandStatus == serialAPI_TX_RX_OK)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	7a1b      	ldrb	r3, [r3, #8]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d103      	bne.n	8006cce <SBGC32_SendCommand+0x30>
			serialCommand->_state = SCState_PROCESSED;
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	22ff      	movs	r2, #255	@ 0xff
 8006cca:	769a      	strb	r2, [r3, #26]
				chainedSerialCommand->timeout -= constrain_(serialAPI_GetTick() - serialCommand->_timestamp, 0, chainedSerialCommand->timeout);

		#endif

	#endif
}
 8006ccc:	e008      	b.n	8006ce0 <SBGC32_SendCommand+0x42>
			serialCommand->_state = SCState_ERROR;
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2206      	movs	r2, #6
 8006cd2:	769a      	strb	r2, [r3, #26]
			api_->txErrorsCount++;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	8a1a      	ldrh	r2, [r3, #16]
 8006cda:	3201      	adds	r2, #1
 8006cdc:	b292      	uxth	r2, r2
 8006cde:	821a      	strh	r2, [r3, #16]
}
 8006ce0:	bf00      	nop
 8006ce2:	3708      	adds	r7, #8
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <SerialAPI_FilterSerialCommand>:
 *	@param	payloadSize - size of received command
 *
 *	@return	Whether the command will be accepted or not
 */
static sbgcBoolean_t SerialAPI_FilterSerialCommand (serialAPI_Command_t *serialCommand, ui8 payloadSize)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	70fb      	strb	r3, [r7, #3]
	/* Check the expected payload size */
	if ((serialCommand->_payloadSize != 0) && (serialCommand->_payloadSize != payloadSize))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	7f1b      	ldrb	r3, [r3, #28]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d006      	beq.n	8006d0a <SerialAPI_FilterSerialCommand+0x22>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	7f1b      	ldrb	r3, [r3, #28]
 8006d00:	78fa      	ldrb	r2, [r7, #3]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d001      	beq.n	8006d0a <SerialAPI_FilterSerialCommand+0x22>
		return sbgcFALSE;
 8006d06:	2300      	movs	r3, #0
 8006d08:	e01c      	b.n	8006d44 <SerialAPI_FilterSerialCommand+0x5c>

	serialCommand->_payloadSize = payloadSize;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	78fa      	ldrb	r2, [r7, #3]
 8006d0e:	771a      	strb	r2, [r3, #28]

	switch (serialCommand->_commandID)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	7edb      	ldrb	r3, [r3, #27]
 8006d14:	2b43      	cmp	r3, #67	@ 0x43
 8006d16:	d001      	beq.n	8006d1c <SerialAPI_FilterSerialCommand+0x34>
 8006d18:	2bff      	cmp	r3, #255	@ 0xff
 8006d1a:	d10f      	bne.n	8006d3c <SerialAPI_FilterSerialCommand+0x54>
		case CMD_CONFIRM :
		case CMD_ERROR :
		{
			#if (SBGC_NEED_CONFIRM_CMD)

				if (serialCommand->_pDestination)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	695b      	ldr	r3, [r3, #20]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d00d      	beq.n	8006d40 <SerialAPI_FilterSerialCommand+0x58>
				{
					sbgcConfirm_t *confirm = (sbgcConfirm_t*)serialCommand->_pDestination;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	695b      	ldr	r3, [r3, #20]
 8006d28:	60fb      	str	r3, [r7, #12]

					if (confirm->commandID != serialCommand->_payload[0])
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	781a      	ldrb	r2, [r3, #0]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6a1b      	ldr	r3, [r3, #32]
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d003      	beq.n	8006d40 <SerialAPI_FilterSerialCommand+0x58>
						return sbgcFALSE;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	e003      	b.n	8006d44 <SerialAPI_FilterSerialCommand+0x5c>
				break;
			#endif
		}

		default :
			break;
 8006d3c:	bf00      	nop
 8006d3e:	e000      	b.n	8006d42 <SerialAPI_FilterSerialCommand+0x5a>
				break;
 8006d40:	bf00      	nop
	}

	return sbgcTRUE;
 8006d42:	2301      	movs	r3, #1
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <SBGC32_FindCommand>:
 *	@param	*serialCommand - pointer to a structure, into which
 *			the found serial command will be overwritten
 *	@param	cmdID - SBGC32 command identifier
 */
static void SBGC32_FindCommand (sbgcGeneral_t *gSBGC, serialAPI_Command_t *serialCommand, serialAPI_CommandID_t cmdID)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b086      	sub	sp, #24
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	4613      	mov	r3, r2
 8006d5c:	71fb      	strb	r3, [r7, #7]

	#if (SBGC_USES_OS_SUPPORT == sbgcOFF)
		serialAPI_CommandID_t cmdID_Temp;
	#endif

	gSBGC->_lastSerialCommandStatus = serialAPI_TX_RX_OK;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	721a      	strb	r2, [r3, #8]
	/* It's always sbgcCOMMAND_OK until in the rxCommandBuff isn't empty */

	#if (SBGC_USES_BLOCKING_MODE)

		sbgcTicks_t launchTime = serialAPI_GetTick();
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	4798      	blx	r3
 8006d6c:	6178      	str	r0, [r7, #20]

		serialCommand->_state = SCState_PROCESSING;
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	2203      	movs	r2, #3
 8006d72:	769a      	strb	r2, [r3, #26]
		serialCommand->timeout = SBGC_DEFAULT_TIMEOUT;
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2264      	movs	r2, #100	@ 0x64
 8006d78:	605a      	str	r2, [r3, #4]
			serialCommand->_state = SCState_PROCESSING;
		}

	#endif

	api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	685a      	ldr	r2, [r3, #4]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006d86:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

	/* Start high-layer parsing */
	while (1)
	{
		if (api_->rxCommandBuffCurP == api_->rxCommandBuffHead)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d104      	bne.n	8006da8 <SBGC32_FindCommand+0x58>
		/* Read a new data if the Rx buffer is empty or there wasn't a needed command there */
			gSBGC->_ll->rx(gSBGC);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	6a1b      	ldr	r3, [r3, #32]
 8006da4:	68f8      	ldr	r0, [r7, #12]
 8006da6:	4798      	blx	r3

		#if (SBGC_USES_OS_SUPPORT == sbgcOFF)
			cmdID_Temp = api_->rxCommandBuff[api_->rxCommandBuffCurP];
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	6852      	ldr	r2, [r2, #4]
 8006db2:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8006db6:	4413      	add	r3, r2
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	74fb      	strb	r3, [r7, #19]
		#endif

		/* Handling */
		if (gSBGC->_lastSerialCommandStatus == serialAPI_TX_RX_OK)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	7a1b      	ldrb	r3, [r3, #8]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d13e      	bne.n	8006e42 <SBGC32_FindCommand+0xf2>
		/* We have some serial command */
		{
			#if (SBGC_USES_OS_SUPPORT == sbgcOFF)

				if ((cmdID_Temp == cmdID) || (((cmdID == CMD_CONFIRM) ||
 8006dc4:	7cfa      	ldrb	r2, [r7, #19]
 8006dc6:	79fb      	ldrb	r3, [r7, #7]
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d008      	beq.n	8006dde <SBGC32_FindCommand+0x8e>
 8006dcc:	79fb      	ldrb	r3, [r7, #7]
 8006dce:	2b43      	cmp	r3, #67	@ 0x43
 8006dd0:	d002      	beq.n	8006dd8 <SBGC32_FindCommand+0x88>
 8006dd2:	79fb      	ldrb	r3, [r7, #7]
 8006dd4:	2b60      	cmp	r3, #96	@ 0x60
 8006dd6:	d117      	bne.n	8006e08 <SBGC32_FindCommand+0xb8>
					(cmdID == CMD_CAN_DEVICE_SCAN)) && (cmdID_Temp == CMD_ERROR)))
 8006dd8:	7cfb      	ldrb	r3, [r7, #19]
 8006dda:	2bff      	cmp	r3, #255	@ 0xff
 8006ddc:	d114      	bne.n	8006e08 <SBGC32_FindCommand+0xb8>
			/* A correct command has parsed (or a CMD_ERROR have come while we wait a CMD_CONFIRM or a CMD_CAN_DEVICE_SCAN) */

			#endif
			{
				ui8 payloadSize = SerialAPI_ReadReceivedCommand(gSBGC, serialCommand);
 8006dde:	68b9      	ldr	r1, [r7, #8]
 8006de0:	68f8      	ldr	r0, [r7, #12]
 8006de2:	f7ff fdda 	bl	800699a <SerialAPI_ReadReceivedCommand>
 8006de6:	4603      	mov	r3, r0
 8006de8:	74bb      	strb	r3, [r7, #18]

				#if (SBGC_USES_OS_SUPPORT == sbgcOFF)

					if (SerialAPI_FilterSerialCommand(serialCommand, payloadSize))
 8006dea:	7cbb      	ldrb	r3, [r7, #18]
 8006dec:	4619      	mov	r1, r3
 8006dee:	68b8      	ldr	r0, [r7, #8]
 8006df0:	f7ff ff7a 	bl	8006ce8 <SerialAPI_FilterSerialCommand>
 8006df4:	4603      	mov	r3, r0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d022      	beq.n	8006e40 <SBGC32_FindCommand+0xf0>
					/* Search command has required advanced searching patterns, or they aren't requested.
					   Or pass next if receiving any command */

				#endif
				{
					serialCommand->_payloadSize = payloadSize;
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	7cba      	ldrb	r2, [r7, #18]
 8006dfe:	771a      	strb	r2, [r3, #28]
					serialCommand->_state = SCState_PROCESSED;
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	22ff      	movs	r2, #255	@ 0xff
 8006e04:	769a      	strb	r2, [r3, #26]

					/* Command was received fine, exit */
					return;
 8006e06:	e051      	b.n	8006eac <SBGC32_FindCommand+0x15c>
				/* Else search command doesn't correspond advanced searching patterns. Go next */
			}

			#if (SBGC_USES_OS_SUPPORT == sbgcOFF)

				else if (cmdID_Temp != cmdID)
 8006e08:	7cfa      	ldrb	r2, [r7, #19]
 8006e0a:	79fb      	ldrb	r3, [r7, #7]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d018      	beq.n	8006e42 <SBGC32_FindCommand+0xf2>
				/* Has wrong command parsed */
					api_->rxCommandBuffCurP += api_->rxCommandBuff[(api_->rxCommandBuffCurP + 1) & SBGC_RX_BUFF_SIZE_MASK] + 2;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006e26:	3301      	adds	r3, #1
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	440b      	add	r3, r1
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	4413      	add	r3, r2
 8006e30:	b2da      	uxtb	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	3202      	adds	r2, #2
 8006e38:	b2d2      	uxtb	r2, r2
 8006e3a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8006e3e:	e000      	b.n	8006e42 <SBGC32_FindCommand+0xf2>
			{
 8006e40:	bf00      	nop

			#endif
		}

		/* Enter to user's waiting handler */
		SerialAPI_CommandWaitingHandler(gSBGC);
 8006e42:	68f8      	ldr	r0, [r7, #12]
 8006e44:	f000 fe26 	bl	8007a94 <SerialAPI_CommandWaitingHandler>
				(gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK))
			/* There wasn't a needed command anywhere */

		#else

			if (((api_->rxCommandBuffCurP == api_->rxCommandBuffHead) &&
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d196      	bne.n	8006d8a <SBGC32_FindCommand+0x3a>
				(gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK)) &&
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	7a1b      	ldrb	r3, [r3, #8]
			if (((api_->rxCommandBuffCurP == api_->rxCommandBuffHead) &&
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d092      	beq.n	8006d8a <SBGC32_FindCommand+0x3a>
				((serialAPI_GetTick() - launchTime) >= serialCommand->timeout))
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	4798      	blx	r3
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	1ad2      	subs	r2, r2, r3
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	685b      	ldr	r3, [r3, #4]
				(gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK)) &&
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d387      	bcc.n	8006d8a <SBGC32_FindCommand+0x3a>

		#endif

			{
				/* Return rxCommandBuffCurP to the buffer start */
				api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	685a      	ldr	r2, [r3, #4]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006e86:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
							}
						}

					#else

						serialCommand->_state = SCState_ERROR;
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	2206      	movs	r2, #6
 8006e8e:	769a      	strb	r2, [r3, #26]
						api_->rxErrorsCount++;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	8a5a      	ldrh	r2, [r3, #18]
 8006e96:	3201      	adds	r2, #1
 8006e98:	b292      	uxth	r2, r2
 8006e9a:	825a      	strh	r2, [r3, #18]

					#endif

					if (gSBGC->_lastSerialCommandStatus == serialAPI_TX_RX_OK)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	7a1b      	ldrb	r3, [r3, #8]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d102      	bne.n	8006eaa <SBGC32_FindCommand+0x15a>
					/* For example a case when a stream clogs serialAPI */
						gSBGC->_lastSerialCommandStatus = serialAPI_RX_NOT_FOUND_ERROR;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2207      	movs	r2, #7
 8006ea8:	721a      	strb	r2, [r3, #8]

				#endif

				return;
 8006eaa:	bf00      	nop
			}
	}
}
 8006eac:	3718      	adds	r7, #24
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}

08006eb2 <SerialAPI_ProcessCommand>:
 *	@param	index - command sequence number
 *
 *	@return	True if command remains, false otherwise
 */
static sbgcBoolean_t SerialAPI_ProcessCommand (sbgcGeneral_t *gSBGC, ui8 index)
{
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b084      	sub	sp, #16
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
 8006eba:	460b      	mov	r3, r1
 8006ebc:	70fb      	strb	r3, [r7, #3]
	sbgcBoolean_t commandExist = sbgcTRUE;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	73fb      	strb	r3, [r7, #15]

	curCmd_ = &api_->commandBuff[index];
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	6959      	ldr	r1, [r3, #20]
 8006ec8:	78fa      	ldrb	r2, [r7, #3]
 8006eca:	4613      	mov	r3, r2
 8006ecc:	00db      	lsls	r3, r3, #3
 8006ece:	4413      	add	r3, r2
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	440a      	add	r2, r1
 8006eda:	621a      	str	r2, [r3, #32]

	sbgcBoolean_t thisCommandRx = (curCmd_->parameters & SCParam_RX) ? sbgcTRUE : sbgcFALSE;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	09db      	lsrs	r3, r3, #7
 8006ee6:	73bb      	strb	r3, [r7, #14]

	if (thisCommandRx)
 8006ee8:	7bbb      	ldrb	r3, [r7, #14]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00d      	beq.n	8006f0a <SerialAPI_ProcessCommand+0x58>
	{
		thisCommandRx = sbgcTRUE;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	73bb      	strb	r3, [r7, #14]
		/* Don't find command yet if the library uses OS functional */
		#if (SBGC_USES_OS_SUPPORT == sbgcOFF)
			SBGC32_FindCommand(gSBGC, curCmd_, curCmd_->_commandID);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	6a19      	ldr	r1, [r3, #32]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	6a1b      	ldr	r3, [r3, #32]
 8006efe:	7edb      	ldrb	r3, [r3, #27]
 8006f00:	461a      	mov	r2, r3
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f7ff ff24 	bl	8006d50 <SBGC32_FindCommand>
 8006f08:	e006      	b.n	8006f18 <SerialAPI_ProcessCommand+0x66>
		#endif
	}

	else
		SBGC32_SendCommand(gSBGC, curCmd_);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	4619      	mov	r1, r3
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f7ff fec3 	bl	8006c9e <SBGC32_SendCommand>

	/* After physical operations... */
	switch (curCmd_->_state)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	7e9b      	ldrb	r3, [r3, #26]
 8006f20:	2bff      	cmp	r3, #255	@ 0xff
 8006f22:	d005      	beq.n	8006f30 <SerialAPI_ProcessCommand+0x7e>
 8006f24:	2bff      	cmp	r3, #255	@ 0xff
 8006f26:	dc6e      	bgt.n	8007006 <SerialAPI_ProcessCommand+0x154>
 8006f28:	2b04      	cmp	r3, #4
 8006f2a:	d06e      	beq.n	800700a <SerialAPI_ProcessCommand+0x158>
 8006f2c:	2b06      	cmp	r3, #6
 8006f2e:	d16a      	bne.n	8007006 <SerialAPI_ProcessCommand+0x154>
				api_->log(gSBGC, curCmd_);

			#endif

			/* It's necessary to save payload pointer cause the next actions may shift it */
			void *payloadTemp = curCmd_->_payload;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	6a1b      	ldr	r3, [r3, #32]
 8006f38:	60bb      	str	r3, [r7, #8]

			if (curCmd_->_state == SCState_PROCESSED)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	6a1b      	ldr	r3, [r3, #32]
 8006f40:	7e9b      	ldrb	r3, [r3, #26]
 8006f42:	2bff      	cmp	r3, #255	@ 0xff
 8006f44:	d134      	bne.n	8006fb0 <SerialAPI_ProcessCommand+0xfe>
			/* Execute SerialAPI event */
			{
				if (curCmd_->_serialAPI_Event)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	6a1b      	ldr	r3, [r3, #32]
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d006      	beq.n	8006f60 <SerialAPI_ProcessCommand+0xae>
					((serialAPI_Event_t)curCmd_->_serialAPI_Event)(gSBGC);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	6a1b      	ldr	r3, [r3, #32]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	4798      	blx	r3
 8006f5e:	e022      	b.n	8006fa6 <SerialAPI_ProcessCommand+0xf4>

				else if (thisCommandRx && (curCmd_->_pDestination != NULL))  // and it don't have an event
 8006f60:	7bbb      	ldrb	r3, [r7, #14]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d01f      	beq.n	8006fa6 <SerialAPI_ProcessCommand+0xf4>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	6a1b      	ldr	r3, [r3, #32]
 8006f6c:	695b      	ldr	r3, [r3, #20]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d019      	beq.n	8006fa6 <SerialAPI_ProcessCommand+0xf4>
				{
					if (curCmd_->_destinationSize < curCmd_->_payloadSize)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	6a1b      	ldr	r3, [r3, #32]
 8006f78:	8b1b      	ldrh	r3, [r3, #24]
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	6852      	ldr	r2, [r2, #4]
 8006f7e:	6a12      	ldr	r2, [r2, #32]
 8006f80:	7f12      	ldrb	r2, [r2, #28]
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d202      	bcs.n	8006f8c <SerialAPI_ProcessCommand+0xda>
						SerialAPI_FatalErrorHandler();
 8006f86:	f7fa f89f 	bl	80010c8 <SerialAPI_FatalErrorHandler>
 8006f8a:	e00c      	b.n	8006fa6 <SerialAPI_ProcessCommand+0xf4>

					else
						api_->readBuff(gSBGC, curCmd_->_pDestination, curCmd_->_payloadSize);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	6852      	ldr	r2, [r2, #4]
 8006f96:	6a12      	ldr	r2, [r2, #32]
 8006f98:	6951      	ldr	r1, [r2, #20]
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	6852      	ldr	r2, [r2, #4]
 8006f9e:	6a12      	ldr	r2, [r2, #32]
 8006fa0:	7f12      	ldrb	r2, [r2, #28]
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	4798      	blx	r3
				}

				/* Return payload pointer to the start */
				curCmd_->_payload = payloadTemp;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	6a1b      	ldr	r3, [r3, #32]
 8006fac:	68ba      	ldr	r2, [r7, #8]
 8006fae:	621a      	str	r2, [r3, #32]
					((serialAPI_Callback_t)curCmd_->callback)(curCmd_->callbackArg);
				}

			#endif

			if (thisCommandRx)
 8006fb0:	7bbb      	ldrb	r3, [r7, #14]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d004      	beq.n	8006fc0 <SerialAPI_ProcessCommand+0x10e>
			/* Delete command ID, size and payload from Rx buffer in any case */
				SerialAPI_DeleteReceivedCommand(gSBGC, payloadTemp);
 8006fb6:	68b9      	ldr	r1, [r7, #8]
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f7ff fd2e 	bl	8006a1a <SerialAPI_DeleteReceivedCommand>
 8006fbe:	e00e      	b.n	8006fde <SerialAPI_ProcessCommand+0x12c>

			else if (!(curCmd_->parameters & SCParam_RETAIN))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	6a1b      	ldr	r3, [r3, #32]
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	f003 0304 	and.w	r3, r3, #4
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d106      	bne.n	8006fde <SerialAPI_ProcessCommand+0x12c>
			/* Delete command payload from Tx buffer and command object from main command buffer */
				SerialAPI_DeleteSentCommand(gSBGC, curCmd_);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	6a1b      	ldr	r3, [r3, #32]
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f7ff fb8b 	bl	80066f4 <SerialAPI_DeleteSentCommand>
					api_->threadState = SATS_NORMAL;
				}

			#endif

			if (curCmd_->_state != SCState_RELOAD)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	6a1b      	ldr	r3, [r3, #32]
 8006fe4:	7e9b      	ldrb	r3, [r3, #26]
 8006fe6:	2b04      	cmp	r3, #4
 8006fe8:	d007      	beq.n	8006ffa <SerialAPI_ProcessCommand+0x148>
			{
				commandExist = sbgcFALSE;
 8006fea:	2300      	movs	r3, #0
 8006fec:	73fb      	strb	r3, [r7, #15]
				SerialAPI_DeleteCommand(gSBGC, index);
 8006fee:	78fb      	ldrb	r3, [r7, #3]
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7ff fdcb 	bl	8006b8e <SerialAPI_DeleteCommand>
				/* Reload serial command */
					curCmd_->_state = SCState_PREPARED;

			#endif

			break;
 8006ff8:	e008      	b.n	800700c <SerialAPI_ProcessCommand+0x15a>
					curCmd_->_state = SCState_PREPARED;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	6a1b      	ldr	r3, [r3, #32]
 8007000:	2202      	movs	r2, #2
 8007002:	769a      	strb	r2, [r3, #26]
			break;
 8007004:	e002      	b.n	800700c <SerialAPI_ProcessCommand+0x15a>
			#endif

			break;

		default :
			break;
 8007006:	bf00      	nop
 8007008:	e000      	b.n	800700c <SerialAPI_ProcessCommand+0x15a>
			break;
 800700a:	bf00      	nop
	}

	return commandExist;
 800700c:	7bfb      	ldrb	r3, [r7, #15]
}
 800700e:	4618      	mov	r0, r3
 8007010:	3710      	adds	r7, #16
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}

08007016 <PostGetBoardData>:
 *			See @ref SBGC32_GetBoardData function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void PostGetBoardData (sbgcGeneral_t *gSBGC)
{
 8007016:	b580      	push	{r7, lr}
 8007018:	b084      	sub	sp, #16
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
	/* Read all data manually only */

	/* First part */
	if (curCmd_->_commandID == CMD_BOARD_INFO)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	6a1b      	ldr	r3, [r3, #32]
 8007024:	7edb      	ldrb	r3, [r3, #27]
 8007026:	2b56      	cmp	r3, #86	@ 0x56
 8007028:	d149      	bne.n	80070be <PostGetBoardData+0xa8>
	/* Getting board information */
	{
		ui32 boardFeatures;

		/* Don't care about _payload pointer verge cause there is a first command */
		api_->boardVersion = *(curCmd_->_payload + BI_BOARD_VER_OFFSET);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	6a1b      	ldr	r3, [r3, #32]
 8007030:	6a1a      	ldr	r2, [r3, #32]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	7812      	ldrb	r2, [r2, #0]
 8007038:	705a      	strb	r2, [r3, #1]
		api_->fromLE(&api_->firmwareVersion, curCmd_->_payload + BI_FRW_VER_OFFSET,
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	6852      	ldr	r2, [r2, #4]
 8007044:	1c90      	adds	r0, r2, #2
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	6852      	ldr	r2, [r2, #4]
 800704a:	6a12      	ldr	r2, [r2, #32]
 800704c:	6a12      	ldr	r2, [r2, #32]
 800704e:	1c51      	adds	r1, r2, #1
 8007050:	2202      	movs	r2, #2
 8007052:	4798      	blx	r3
							sizeof(api_->firmwareVersion));

		boardFeatures = (((ui32)(*(ui16*)(curCmd_->_payload + BI_BOARD_FTR_OFFSET))) & 0x0000FFFF) |
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	6a1b      	ldr	r3, [r3, #32]
 800705a:	6a1b      	ldr	r3, [r3, #32]
 800705c:	3304      	adds	r3, #4
 800705e:	881b      	ldrh	r3, [r3, #0]
 8007060:	461a      	mov	r2, r3
				((((ui32)(*(ui16*)(curCmd_->_payload + BI_BOARD_FTR_E_OFFSET))) << 16) & 0xFFFF0000);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	6a1b      	ldr	r3, [r3, #32]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	330b      	adds	r3, #11
 800706c:	881b      	ldrh	r3, [r3, #0]
 800706e:	041b      	lsls	r3, r3, #16
		boardFeatures = (((ui32)(*(ui16*)(curCmd_->_payload + BI_BOARD_FTR_OFFSET))) & 0x0000FFFF) |
 8007070:	4313      	orrs	r3, r2
 8007072:	60fb      	str	r3, [r7, #12]

		api_->fromLE(&api_->boardFeatures, (ui8*)(&boardFeatures), sizeof(api_->boardFeatures));
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	6852      	ldr	r2, [r2, #4]
 800707e:	f102 0008 	add.w	r0, r2, #8
 8007082:	f107 010c 	add.w	r1, r7, #12
 8007086:	2204      	movs	r2, #4
 8007088:	4798      	blx	r3

		api_->fromLE(&api_->baseFirmwareVersion, curCmd_->_payload + BI_BASE_FRW_VER_OFFSET,
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	6852      	ldr	r2, [r2, #4]
 8007094:	1d10      	adds	r0, r2, #4
 8007096:	687a      	ldr	r2, [r7, #4]
 8007098:	6852      	ldr	r2, [r2, #4]
 800709a:	6a12      	ldr	r2, [r2, #32]
 800709c:	6a12      	ldr	r2, [r2, #32]
 800709e:	f102 0110 	add.w	r1, r2, #16
 80070a2:	2202      	movs	r2, #2
 80070a4:	4798      	blx	r3
							sizeof(api_->baseFirmwareVersion));

		if (api_->baseFirmwareVersion == 0)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	889b      	ldrh	r3, [r3, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d115      	bne.n	80070dc <PostGetBoardData+0xc6>
		/* Some SBGC32 boards have no this data field */
			api_->baseFirmwareVersion = api_->firmwareVersion;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	8852      	ldrh	r2, [r2, #2]
 80070ba:	809a      	strh	r2, [r3, #4]
			else
				api_->adjVarsNumber = *(curCmd_->_payload + BI3_ADJ_VAR_NUM_OFFSET);

		#endif
	}
}
 80070bc:	e00e      	b.n	80070dc <PostGetBoardData+0xc6>
		api_->fromLE(&api_->boardFeatures2, curCmd_->_payload + BI3_BOARD_FTR_E2_OFFSET,
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	6852      	ldr	r2, [r2, #4]
 80070c8:	f102 000c 	add.w	r0, r2, #12
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	6852      	ldr	r2, [r2, #4]
 80070d0:	6a12      	ldr	r2, [r2, #32]
 80070d2:	6a12      	ldr	r2, [r2, #32]
 80070d4:	f102 0134 	add.w	r1, r2, #52	@ 0x34
 80070d8:	2204      	movs	r2, #4
 80070da:	4798      	blx	r3
}
 80070dc:	bf00      	nop
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <SBGC32_GetBoardData>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
static sbgcCommandStatus_t SBGC32_GetBoardData (sbgcGeneral_t *gSBGC)
{
 80070e4:	b590      	push	{r4, r7, lr}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
	api_->startWrite(gSBGC, CMD_BOARD_INFO SBGC_DEFAULT_ARGS__);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070f2:	2156      	movs	r1, #86	@ 0x56
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	4798      	blx	r3
	api_->writeWord(gSBGC, 0);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070fe:	2100      	movs	r1, #0
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	4798      	blx	r3

	#if (SBGC_USES_OS_SUPPORT)
		curCmd_->priority = SCPrior_SUPREME;
	#endif

	api_->finishWrite(gSBGC);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	4798      	blx	r3

	serialAPI_Unlock()
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	701a      	strb	r2, [r3, #0]
		#else
			sbgcBlockQueue(SBGC32_TransmitAllCommands(gSBGC));
		#endif
	#endif

	serialAPI_LockRead();
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d001      	beq.n	8007124 <SBGC32_GetBoardData+0x40>
 8007120:	230c      	movs	r3, #12
 8007122:	e053      	b.n	80071cc <SBGC32_GetBoardData+0xe8>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	2201      	movs	r2, #1
 800712a:	701a      	strb	r2, [r3, #0]

	api_->startRead(gSBGC, CMD_BOARD_INFO SBGC_DEFAULT_ARGS__);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007132:	2156      	movs	r1, #86	@ 0x56
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	4798      	blx	r3
	api_->assignEvent(gSBGC, PostGetBoardData, gSBGC, SBGC_MAX_PAYLOAD_SIZE);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f8d3 4088 	ldr.w	r4, [r3, #136]	@ 0x88
 8007140:	23ff      	movs	r3, #255	@ 0xff
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	4923      	ldr	r1, [pc, #140]	@ (80071d4 <SBGC32_GetBoardData+0xf0>)
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	47a0      	blx	r4

	#if (SBGC_USES_OS_SUPPORT)
		curCmd_->priority = SCPrior_SUPREME;
	#endif

	api_->finishRead(gSBGC);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	4798      	blx	r3

	serialAPI_Unlock()
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	701a      	strb	r2, [r3, #0]
		#else
			sbgcBlockQueue(SBGC32_ReceiveAllCommands(gSBGC));
		#endif
	#endif

	if (gSBGC->_lastCommandStatus == sbgcCOMMAND_OK)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	7a5b      	ldrb	r3, [r3, #9]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d131      	bne.n	80071c8 <SBGC32_GetBoardData+0xe4>
	/* Getting the second features part and total adjustable variables number */
	{
		api_->startWrite(gSBGC, CMD_BOARD_INFO_3 SBGC_DEFAULT_ARGS__);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800716a:	2114      	movs	r1, #20
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	4798      	blx	r3

		#if (SBGC_USES_OS_SUPPORT)
			curCmd_->priority = SCPrior_SUPREME;
		#endif

		api_->finishWrite(gSBGC);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	4798      	blx	r3

		serialAPI_Unlock()
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	701a      	strb	r2, [r3, #0]
			#else
				sbgcBlockQueue(SBGC32_TransmitAllCommands(gSBGC));
			#endif
		#endif

		serialAPI_LockRead();
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d001      	beq.n	8007190 <SBGC32_GetBoardData+0xac>
 800718c:	230c      	movs	r3, #12
 800718e:	e01d      	b.n	80071cc <SBGC32_GetBoardData+0xe8>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	2201      	movs	r2, #1
 8007196:	701a      	strb	r2, [r3, #0]

		api_->startRead(gSBGC, CMD_BOARD_INFO_3 SBGC_DEFAULT_ARGS__);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800719e:	2114      	movs	r1, #20
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	4798      	blx	r3
		api_->assignEvent(gSBGC, PostGetBoardData, gSBGC, SBGC_MAX_PAYLOAD_SIZE);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	f8d3 4088 	ldr.w	r4, [r3, #136]	@ 0x88
 80071ac:	23ff      	movs	r3, #255	@ 0xff
 80071ae:	687a      	ldr	r2, [r7, #4]
 80071b0:	4908      	ldr	r1, [pc, #32]	@ (80071d4 <SBGC32_GetBoardData+0xf0>)
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	47a0      	blx	r4

		#if (SBGC_USES_OS_SUPPORT)
			curCmd_->priority = SCPrior_SUPREME;
		#endif

		api_->finishRead(gSBGC);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	4798      	blx	r3

		serialAPI_Unlock()
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	701a      	strb	r2, [r3, #0]
			DebugSBGC32_PrintMessage(gSBGC, " \n");
		}

	#endif

	return gSBGC->_lastCommandStatus;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	7a5b      	ldrb	r3, [r3, #9]
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd90      	pop	{r4, r7, pc}
 80071d4:	08007017 	.word	0x08007017

080071d8 <SBGC32_SetupLibrary>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_SetupLibrary (sbgcGeneral_t *gSBGC)
{
 80071d8:	b590      	push	{r4, r7, lr}
 80071da:	b085      	sub	sp, #20
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
	api_ = (serialAPI_General_t*)sbgcMalloc(sizeof(serialAPI_General_t));
 80071e0:	20a4      	movs	r0, #164	@ 0xa4
 80071e2:	f000 fc61 	bl	8007aa8 <malloc>
 80071e6:	4603      	mov	r3, r0
 80071e8:	461a      	mov	r2, r3
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	605a      	str	r2, [r3, #4]

	PrivateSerialAPI_LinkLowLayer(gSBGC);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f7ff fa6a 	bl	80066c8 <PrivateSerialAPI_LinkLowLayer>
	PrivateSerialAPI_LinkConverter(gSBGC);
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 f939 	bl	800746c <PrivateSerialAPI_LinkConverter>

	#if (SBGC_USES_LOGS)
		PrivateSerialAPI_LinkDebug(gSBGC);
	#endif

	PrivateSerialAPI_LinkCommandBuild(gSBGC);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f7fe ffb2 	bl	8006164 <PrivateSerialAPI_LinkCommandBuild>

	/* Link high-layer service functions */
	api_->saveCmd = SerialAPI_SaveReceivedCommand;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	4a3f      	ldr	r2, [pc, #252]	@ (8007304 <SBGC32_SetupLibrary+0x12c>)
 8007206:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	api_->findCmd = SerialAPI_FindCommandByCID;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	4a3e      	ldr	r2, [pc, #248]	@ (8007308 <SBGC32_SetupLibrary+0x130>)
 8007210:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

	#if (SBGC_USES_BLOCKING_MODE || SBGC_SEND_IMMEDIATELY)
		api_->process = SerialAPI_ProcessCommand;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	4a3c      	ldr	r2, [pc, #240]	@ (800730c <SBGC32_SetupLibrary+0x134>)
 800721a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		api_->busyFlag = sbgcFALSE;
		api_->threadState = SATS_NORMAL;
		
	#endif

	api_->serialAPI_Status = serialAPI_OK;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	701a      	strb	r2, [r3, #0]

	api_->boardVersion = 0;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	705a      	strb	r2, [r3, #1]
	api_->firmwareVersion = 0;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	805a      	strh	r2, [r3, #2]
	api_->baseFirmwareVersion = 0;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	2200      	movs	r2, #0
 800723c:	809a      	strh	r2, [r3, #4]

	#if (SBGC_ADJVAR_MODULE)
		api_->adjVarsNumber = SBGC_ADJ_VARS_MIN_QUANTITY;
	#endif

	api_->txErrorsCount = 0;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	821a      	strh	r2, [r3, #16]
	api_->rxErrorsCount = 0;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	825a      	strh	r2, [r3, #18]

	api_->commandBuff = (serialAPI_Command_t*)sbgcMalloc(sizeof(serialAPI_Command_t) * SBGC_MAX_COMMAND_NUM);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	685c      	ldr	r4, [r3, #4]
 8007252:	2024      	movs	r0, #36	@ 0x24
 8007254:	f000 fc28 	bl	8007aa8 <malloc>
 8007258:	4603      	mov	r3, r0
 800725a:	6163      	str	r3, [r4, #20]
	api_->commandNumber = 0;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	761a      	strb	r2, [r3, #24]

	#if (SBGC_USES_OS_SUPPORT)
		api_->retainedCommandNumber = 0;
	#endif

	api_->commandTotalCount = 0;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	61da      	str	r2, [r3, #28]

	api_->currentSerialCommand = NULL;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	621a      	str	r2, [r3, #32]

	#if (SBGC_USES_TOKENS)
		api_->lastCommandToken = 0;
	#endif

	api_->txCommandBuff = (ui8*)sbgcMalloc(SBGC_TX_BUFF_TOTAL_SIZE);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	685c      	ldr	r4, [r3, #4]
 8007278:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800727c:	f000 fc14 	bl	8007aa8 <malloc>
 8007280:	4603      	mov	r3, r0
 8007282:	6263      	str	r3, [r4, #36]	@ 0x24
	api_->txCommandBuffTail = 0;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	api_->txCommandBuffHead = 0;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

	api_->rxCommandBuff = (ui8*)sbgcMalloc(SBGC_RX_BUFF_TOTAL_SIZE);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	685c      	ldr	r4, [r3, #4]
 800729c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80072a0:	f000 fc02 	bl	8007aa8 <malloc>
 80072a4:	4603      	mov	r3, r0
 80072a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
	api_->rxCommandBuffTail = 0;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	api_->rxCommandBuffHead = 0;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	api_->rxCommandBuffCurP = 0;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

	gSBGC->_lastSerialCommandStatus = serialAPI_TX_RX_OK;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	721a      	strb	r2, [r3, #8]
	gSBGC->_lastCommandStatus = sbgcCOMMAND_OK;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	725a      	strb	r2, [r3, #9]
	
	/* Startup delay */
	sbgcTicks_t launchTime = serialAPI_GetTick();
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	4798      	blx	r3
 80072da:	60f8      	str	r0, [r7, #12]

	while ((serialAPI_GetTick() - launchTime) < SBGC_STARTUP_DELAY) { donothing_; }
 80072dc:	bf00      	nop
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	4798      	blx	r3
 80072e6:	4602      	mov	r2, r0
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80072f0:	d3f5      	bcc.n	80072de <SBGC32_SetupLibrary+0x106>

	/* Getting board information */
	#if (SBGC_USES_OS_SUPPORT == sbgcOFF)
		SBGC32_GetBoardData(gSBGC);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f7ff fef6 	bl	80070e4 <SBGC32_GetBoardData>
	#endif
	
	return gSBGC->_lastCommandStatus;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	7a5b      	ldrb	r3, [r3, #9]
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3714      	adds	r7, #20
 8007300:	46bd      	mov	sp, r7
 8007302:	bd90      	pop	{r4, r7, pc}
 8007304:	0800681f 	.word	0x0800681f
 8007308:	08006c41 	.word	0x08006c41
 800730c:	08006eb3 	.word	0x08006eb3

08007310 <SerialAPI_LinkDriver>:
 *			current time in milliseconds
 */
void SerialAPI_LinkDriver (sbgcGeneral_t *gSBGC, sbgcTx_t tx, sbgcRx_t rx,
						   sbgcAvailableBytes_t availableBytes, sbgcTxDebug_t txDebug,
						   sbgcGetTime_t getTime)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]
 800731c:	603b      	str	r3, [r7, #0]
	gSBGC->_ll = (sbgcLowLayer_t*)sbgcMalloc(sizeof(sbgcLowLayer_t));
 800731e:	2024      	movs	r0, #36	@ 0x24
 8007320:	f000 fbc2 	bl	8007aa8 <malloc>
 8007324:	4603      	mov	r3, r0
 8007326:	461a      	mov	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	601a      	str	r2, [r3, #0]

	gSBGC->_ll->drvTx = tx;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68ba      	ldr	r2, [r7, #8]
 8007332:	609a      	str	r2, [r3, #8]
	gSBGC->_ll->drvRx = rx;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	687a      	ldr	r2, [r7, #4]
 800733a:	60da      	str	r2, [r3, #12]
	gSBGC->_ll->drvAvailableBytes = availableBytes;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	683a      	ldr	r2, [r7, #0]
 8007342:	611a      	str	r2, [r3, #16]

	#if (SBGC_NEED_DEBUG)
		gSBGC->_ll->drvTxDebug = txDebug;
	#else
		gSBGC->_ll->drvTxDebug = NULL;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2200      	movs	r2, #0
 800734a:	615a      	str	r2, [r3, #20]
	#endif

	gSBGC->_ll->drvGetTime = getTime;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	69fa      	ldr	r2, [r7, #28]
 8007352:	605a      	str	r2, [r3, #4]

	#if (SBGC_USES_CUSTOM_SPRINTF)
		SerialAPI_LinkSprintf(gSBGC);
	#else
		gSBGC->_ll->debugSprintf = sprintf;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a02      	ldr	r2, [pc, #8]	@ (8007364 <SerialAPI_LinkDriver+0x54>)
 800735a:	619a      	str	r2, [r3, #24]
	#endif
}
 800735c:	bf00      	nop
 800735e:	3710      	adds	r7, #16
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}
 8007364:	08008a0d 	.word	0x08008a0d

08007368 <ParserSBGC32_ConvertTypeToSize>:
 */
/**	@addtogroup	Data_Parse
 *	@{
 */
static ui8 ParserSBGC32_ConvertTypeToSize (sbgcVarType_t varType)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	4603      	mov	r3, r0
 8007370:	71fb      	strb	r3, [r7, #7]
	ui8 res = 0;
 8007372:	2300      	movs	r3, #0
 8007374:	73fb      	strb	r3, [r7, #15]

	switch (varType & CLEAN_TYPE_MASK)
 8007376:	79fb      	ldrb	r3, [r7, #7]
 8007378:	f003 0307 	and.w	r3, r3, #7
 800737c:	2b81      	cmp	r3, #129	@ 0x81
 800737e:	d00e      	beq.n	800739e <ParserSBGC32_ConvertTypeToSize+0x36>
 8007380:	2b81      	cmp	r3, #129	@ 0x81
 8007382:	dc15      	bgt.n	80073b0 <ParserSBGC32_ConvertTypeToSize+0x48>
 8007384:	2b07      	cmp	r3, #7
 8007386:	dc13      	bgt.n	80073b0 <ParserSBGC32_ConvertTypeToSize+0x48>
 8007388:	2b05      	cmp	r3, #5
 800738a:	da0e      	bge.n	80073aa <ParserSBGC32_ConvertTypeToSize+0x42>
 800738c:	2b02      	cmp	r3, #2
 800738e:	dc02      	bgt.n	8007396 <ParserSBGC32_ConvertTypeToSize+0x2e>
 8007390:	2b00      	cmp	r3, #0
 8007392:	dc04      	bgt.n	800739e <ParserSBGC32_ConvertTypeToSize+0x36>
		case sbgcFLOAT :
			res = 4;
			break;

		default :
			break;
 8007394:	e00c      	b.n	80073b0 <ParserSBGC32_ConvertTypeToSize+0x48>
 8007396:	3b03      	subs	r3, #3
	switch (varType & CLEAN_TYPE_MASK)
 8007398:	2b01      	cmp	r3, #1
 800739a:	d809      	bhi.n	80073b0 <ParserSBGC32_ConvertTypeToSize+0x48>
 800739c:	e002      	b.n	80073a4 <ParserSBGC32_ConvertTypeToSize+0x3c>
			res = 1;
 800739e:	2301      	movs	r3, #1
 80073a0:	73fb      	strb	r3, [r7, #15]
			break;
 80073a2:	e006      	b.n	80073b2 <ParserSBGC32_ConvertTypeToSize+0x4a>
			res = 2;
 80073a4:	2302      	movs	r3, #2
 80073a6:	73fb      	strb	r3, [r7, #15]
			break;
 80073a8:	e003      	b.n	80073b2 <ParserSBGC32_ConvertTypeToSize+0x4a>
			res = 4;
 80073aa:	2304      	movs	r3, #4
 80073ac:	73fb      	strb	r3, [r7, #15]
			break;
 80073ae:	e000      	b.n	80073b2 <ParserSBGC32_ConvertTypeToSize+0x4a>
			break;
 80073b0:	bf00      	nop
	}

	return res;
 80073b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3714      	adds	r7, #20
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <ParserSBGC32_ToLittleEndian>:
 *	@param	*value - writable variable address
 *	@param	*payload - place of data writing
 *	@param	size - variable size
 */
static void ParserSBGC32_ToLittleEndian (const void *value, ui8 *payload, ui8 size)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	4613      	mov	r3, r2
 80073cc:	71fb      	strb	r3, [r7, #7]
	if (size > 4) return;
 80073ce:	79fb      	ldrb	r3, [r7, #7]
 80073d0:	2b04      	cmp	r3, #4
 80073d2:	d80b      	bhi.n	80073ec <ParserSBGC32_ToLittleEndian+0x2c>
	if (size == 3) size = 4;
 80073d4:	79fb      	ldrb	r3, [r7, #7]
 80073d6:	2b03      	cmp	r3, #3
 80073d8:	d101      	bne.n	80073de <ParserSBGC32_ToLittleEndian+0x1e>
 80073da:	2304      	movs	r3, #4
 80073dc:	71fb      	strb	r3, [r7, #7]

	memcpy(payload, value, size);
 80073de:	79fb      	ldrb	r3, [r7, #7]
 80073e0:	461a      	mov	r2, r3
 80073e2:	68f9      	ldr	r1, [r7, #12]
 80073e4:	68b8      	ldr	r0, [r7, #8]
 80073e6:	f001 fc03 	bl	8008bf0 <memcpy>
 80073ea:	e000      	b.n	80073ee <ParserSBGC32_ToLittleEndian+0x2e>
	if (size > 4) return;
 80073ec:	bf00      	nop

		for (ui8 i = 0; i < size / 2; i++)
			ParserSBGC32_SwapMemoryContent((ui8*)payload + i, (ui8*)payload + size - 1 - i);

	#endif
}
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <ParserSBGC32_FromLittleEndian>:
 *	@param	*value - variable write address
 *	@param	*payload - place of data reading
 *	@param	size - variable size
 */
static void ParserSBGC32_FromLittleEndian (void *value, ui8 *payload, ui8 size)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b084      	sub	sp, #16
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	60b9      	str	r1, [r7, #8]
 80073fe:	4613      	mov	r3, r2
 8007400:	71fb      	strb	r3, [r7, #7]
	if (size > 4) return;
 8007402:	79fb      	ldrb	r3, [r7, #7]
 8007404:	2b04      	cmp	r3, #4
 8007406:	d80b      	bhi.n	8007420 <ParserSBGC32_FromLittleEndian+0x2c>
	if (size == 3) size = 4;
 8007408:	79fb      	ldrb	r3, [r7, #7]
 800740a:	2b03      	cmp	r3, #3
 800740c:	d101      	bne.n	8007412 <ParserSBGC32_FromLittleEndian+0x1e>
 800740e:	2304      	movs	r3, #4
 8007410:	71fb      	strb	r3, [r7, #7]

	memcpy(value, payload, size);
 8007412:	79fb      	ldrb	r3, [r7, #7]
 8007414:	461a      	mov	r2, r3
 8007416:	68b9      	ldr	r1, [r7, #8]
 8007418:	68f8      	ldr	r0, [r7, #12]
 800741a:	f001 fbe9 	bl	8008bf0 <memcpy>
 800741e:	e000      	b.n	8007422 <ParserSBGC32_FromLittleEndian+0x2e>
	if (size > 4) return;
 8007420:	bf00      	nop

		for (ui8 i = 0; i < size / 2; i++)
			ParserSBGC32_SwapMemoryContent((ui8*)value + i, (ui8*)value + size - 1 - i);

	#endif
}
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <ParserSBGC32_GetCommandParserMap>:
 *	@param	*serialCommand - pointer to command
 *
 *	@return	Parser mapping pattern
 */
static sbgcParserMap_t ParserSBGC32_GetCommandParserMap (serialAPI_Command_t *serialCommand)
{
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
	#if (SBGC_SYS_BIG_ENDIAN == sbgcOFF)

		unused_(serialCommand);

		return PM_DEFAULT_8BIT;
 8007430:	2300      	movs	r3, #0

			default :																return PM_DEFAULT_8BIT;
		}

	#endif
}
 8007432:	4618      	mov	r0, r3
 8007434:	370c      	adds	r7, #12
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr

0800743e <ParserSBGC32_ConvertWithPM>:
 *	@param	parserMap - data type required for correct parsing
 *
 *	@return	Size of written data
 */
static ui8 ParserSBGC32_ConvertWithPM (void *pDestination, const void *pSource, ui8 size, sbgcParserMap_t parserMap)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b084      	sub	sp, #16
 8007442:	af00      	add	r7, sp, #0
 8007444:	60f8      	str	r0, [r7, #12]
 8007446:	60b9      	str	r1, [r7, #8]
 8007448:	4611      	mov	r1, r2
 800744a:	461a      	mov	r2, r3
 800744c:	460b      	mov	r3, r1
 800744e:	71fb      	strb	r3, [r7, #7]
 8007450:	4613      	mov	r3, r2
 8007452:	71bb      	strb	r3, [r7, #6]
	#if (SBGC_NEED_ASSERTS)
		if ((pDestination == NULL) || (size == 0)) return 0;
	#endif

	memcpy(pDestination, pSource, size);
 8007454:	79fb      	ldrb	r3, [r7, #7]
 8007456:	461a      	mov	r2, r3
 8007458:	68b9      	ldr	r1, [r7, #8]
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f001 fbc8 	bl	8008bf0 <memcpy>
		ParserSBGC32_SwapBytesInStruct((ui8*)pDestination, size, parserMap);
	#else
		unused_(parserMap);
	#endif

	return size;
 8007460:	79fb      	ldrb	r3, [r7, #7]
}
 8007462:	4618      	mov	r0, r3
 8007464:	3710      	adds	r7, #16
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
	...

0800746c <PrivateSerialAPI_LinkConverter>:
 *	@note	Quasi-private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
void PrivateSerialAPI_LinkConverter (sbgcGeneral_t *gSBGC)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
	gSBGC->_api->typeToSize	= ParserSBGC32_ConvertTypeToSize;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	4a0b      	ldr	r2, [pc, #44]	@ (80074a8 <PrivateSerialAPI_LinkConverter+0x3c>)
 800747a:	635a      	str	r2, [r3, #52]	@ 0x34

	#if (SBGC_USES_REF_INFO)
		gSBGC->_api->assignByPM	= ParserSBGC32_AssignStructByParserMap;
	#endif

	gSBGC->_api->toLE		= ParserSBGC32_ToLittleEndian;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	4a0a      	ldr	r2, [pc, #40]	@ (80074ac <PrivateSerialAPI_LinkConverter+0x40>)
 8007482:	639a      	str	r2, [r3, #56]	@ 0x38
	gSBGC->_api->fromLE		= ParserSBGC32_FromLittleEndian;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	4a09      	ldr	r2, [pc, #36]	@ (80074b0 <PrivateSerialAPI_LinkConverter+0x44>)
 800748a:	63da      	str	r2, [r3, #60]	@ 0x3c
	gSBGC->_api->getCmdPM	= ParserSBGC32_GetCommandParserMap;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	4a08      	ldr	r2, [pc, #32]	@ (80074b4 <PrivateSerialAPI_LinkConverter+0x48>)
 8007492:	641a      	str	r2, [r3, #64]	@ 0x40
	gSBGC->_api->convWithPM	= ParserSBGC32_ConvertWithPM;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	4a07      	ldr	r2, [pc, #28]	@ (80074b8 <PrivateSerialAPI_LinkConverter+0x4c>)
 800749a:	645a      	str	r2, [r3, #68]	@ 0x44
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr
 80074a8:	08007369 	.word	0x08007369
 80074ac:	080073c1 	.word	0x080073c1
 80074b0:	080073f5 	.word	0x080073f5
 80074b4:	08007429 	.word	0x08007429
 80074b8:	0800743f 	.word	0x0800743f

080074bc <DriverSBGC32_Init>:
 *	@param	**driver - main hardware driver object
 *	@param	*serial - user defined serial object
 *	@param	*serialSpeed - user defined serial speed
 */
void DriverSBGC32_Init (void **driver, void *serial, unsigned long serialSpeed)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b086      	sub	sp, #24
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	607a      	str	r2, [r7, #4]
	*driver = sbgcMalloc(sizeof(sbgcDriver_t));
 80074c8:	2018      	movs	r0, #24
 80074ca:	f000 faed 	bl	8007aa8 <malloc>
 80074ce:	4603      	mov	r3, r0
 80074d0:	461a      	mov	r2, r3
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	601a      	str	r2, [r3, #0]

	sbgcDriver_t *drv = (sbgcDriver_t*)(*driver);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	617b      	str	r3, [r7, #20]

	#if (SBGC_DRV_HAL_TIMER || SBGC_DRV_LL_TIMER)

		/* Timer */
		drv->tim = SBGC_REFERENCE_TIMER;
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	4a2d      	ldr	r2, [pc, #180]	@ (8007594 <DriverSBGC32_Init+0xd8>)
 80074e0:	601a      	str	r2, [r3, #0]

	#endif

    /* UART */
	drv->uart = (SBGC_DRV_UART_TYPE_DEF__*)serial;
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	605a      	str	r2, [r3, #4]

	if (drv->uart->Init.BaudRate != serialSpeed)
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d008      	beq.n	8007506 <DriverSBGC32_Init+0x4a>
	{
		drv->uart->Init.BaudRate = serialSpeed;
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	605a      	str	r2, [r3, #4]

		#if (SBGC_DRV_CONFIGURED && (SBGC_DRV_HAL_DMA_UART || SBGC_DRV_HAL_NVIC_UART))
			HAL_UART_Init(drv->uart);
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	4618      	mov	r0, r3
 8007502:	f7fd f87d 	bl	8004600 <HAL_UART_Init>

		DriverSBGC32_PeripheryInit(drv);

	#endif

	drv->txBuffer = (ui8*)sbgcMalloc(SBGC_DRV_TX_BUFF_TOTAL_SIZE);
 8007506:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800750a:	f000 facd 	bl	8007aa8 <malloc>
 800750e:	4603      	mov	r3, r0
 8007510:	461a      	mov	r2, r3
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	609a      	str	r2, [r3, #8]
	drv->rxBuffer = (ui8*)sbgcMalloc(SBGC_DRV_RX_BUFF_TOTAL_SIZE);
 8007516:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800751a:	f000 fac5 	bl	8007aa8 <malloc>
 800751e:	4603      	mov	r3, r0
 8007520:	461a      	mov	r2, r3
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	611a      	str	r2, [r3, #16]

	DriverSBGC32_ClearTxBuff(drv);
 8007526:	6978      	ldr	r0, [r7, #20]
 8007528:	f000 f8dc 	bl	80076e4 <DriverSBGC32_ClearTxBuff>
	DriverSBGC32_ClearRxBuff(drv);
 800752c:	6978      	ldr	r0, [r7, #20]
 800752e:	f000 f98e 	bl	800784e <DriverSBGC32_ClearRxBuff>

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)
		/* UART Interrupts executable code */
		DISABLE_UART_CR1_TCIE(drv->uart);
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007544:	601a      	str	r2, [r3, #0]
		ENABLE_UART_CR1_RXNEIE(drv->uart);
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	685b      	ldr	r3, [r3, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f042 0220 	orr.w	r2, r2, #32
 8007558:	601a      	str	r2, [r3, #0]
		DISABLE_UART_CR1_IDLEIE(drv->uart);
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f022 0210 	bic.w	r2, r2, #16
 800756c:	601a      	str	r2, [r3, #0]

		(void)READ_UART_BYTE(drv->uart);
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		CLEAR_UART_ORE(drv->uart);
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2208      	movs	r2, #8
 800757e:	621a      	str	r2, [r3, #32]
		#endif

	#endif

	#if (SBGC_DRV_HAL_TIMER || SBGC_DRV_LL_TIMER)
		START_TIMER(drv->tim);
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4618      	mov	r0, r3
 8007586:	f7fc fbc1 	bl	8003d0c <HAL_TIM_Base_Start_IT>
	#endif
}
 800758a:	bf00      	nop
 800758c:	3718      	adds	r7, #24
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop
 8007594:	200002c0 	.word	0x200002c0

08007598 <DriverSBGC32_GetTimeMs>:
/**	@brief	Gets current system time in milliseconds
 *
 *	@return	Current time
 */
sbgcTicks_t DriverSBGC32_GetTimeMs (void)
{
 8007598:	b480      	push	{r7}
 800759a:	af00      	add	r7, sp, #0
	#if (SBGC_USE_AZURE_RTOS || SBGC_USE_FREE_RTOS)
		return sbgcTickToMs(sbgcGetTick());

	#else
		return sbgcTicks;
 800759c:	4b03      	ldr	r3, [pc, #12]	@ (80075ac <DriverSBGC32_GetTimeMs+0x14>)
 800759e:	681b      	ldr	r3, [r3, #0]
	#endif
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	46bd      	mov	sp, r7
 80075a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	20000430 	.word	0x20000430

080075b0 <DriverSBGC32_TimerCallBack>:
	/**	@brief	Timer interrupts handler
	 *
	 *	@param	*driver - main hardware driver object
	 */
	void DriverSBGC32_TimerCallBack (void *driver)
	{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]

		#else
			unused_(driver);
		#endif

		sbgcTicks++;
 80075b8:	4b05      	ldr	r3, [pc, #20]	@ (80075d0 <DriverSBGC32_TimerCallBack+0x20>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	3301      	adds	r3, #1
 80075be:	4a04      	ldr	r2, [pc, #16]	@ (80075d0 <DriverSBGC32_TimerCallBack+0x20>)
 80075c0:	6013      	str	r3, [r2, #0]
	}
 80075c2:	bf00      	nop
 80075c4:	370c      	adds	r7, #12
 80075c6:	46bd      	mov	sp, r7
 80075c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075cc:	4770      	bx	lr
 80075ce:	bf00      	nop
 80075d0:	20000430 	.word	0x20000430

080075d4 <DriverSBGC32_UartTransmitData>:
 *	@param	size - size of transferred data
 *
 *	@return	Tx status
 */
ui8 DriverSBGC32_UartTransmitData (void *driver, ui8 *data, ui16 size)
{
 80075d4:	b490      	push	{r4, r7}
 80075d6:	b086      	sub	sp, #24
 80075d8:	af00      	add	r7, sp, #0
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	4613      	mov	r3, r2
 80075e0:	80fb      	strh	r3, [r7, #6]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	617b      	str	r3, [r7, #20]

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)
	/* UART Interrupts executable code */

		if (drv->txTail != drv->txHead)
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	7b1a      	ldrb	r2, [r3, #12]
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	7b5b      	ldrb	r3, [r3, #13]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d009      	beq.n	8007606 <DriverSBGC32_UartTransmitData+0x32>
			ENABLE_UART_CR1_TCIE(drv->uart);  // Enable transfer completion interrupts
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007604:	601a      	str	r2, [r3, #0]

		/* Free space check */
		if (calcFreeSpaceFIFO(drv->txTail, drv->txHead, SBGC_DRV_TX_BUFF_TOTAL_SIZE) <= size)
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	7b5a      	ldrb	r2, [r3, #13]
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	7b1b      	ldrb	r3, [r3, #12]
 800760e:	429a      	cmp	r2, r3
 8007610:	d308      	bcc.n	8007624 <DriverSBGC32_UartTransmitData+0x50>
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	7b5b      	ldrb	r3, [r3, #13]
 8007616:	461a      	mov	r2, r3
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	7b1b      	ldrb	r3, [r3, #12]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8007622:	e005      	b.n	8007630 <DriverSBGC32_UartTransmitData+0x5c>
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	7b1b      	ldrb	r3, [r3, #12]
 8007628:	461a      	mov	r2, r3
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	7b5b      	ldrb	r3, [r3, #13]
 800762e:	1ad3      	subs	r3, r2, r3
 8007630:	88fa      	ldrh	r2, [r7, #6]
 8007632:	4293      	cmp	r3, r2
 8007634:	dc0f      	bgt.n	8007656 <DriverSBGC32_UartTransmitData+0x82>
		{
			/*  - - - User Tx Buffer Overflow Handler - - - - */

			/*  - - - - - - - - - - - - - - - - - - - - - - - */
			return SBGC_DRV_TX_BUFF_OVERFLOW_FLAG;
 8007636:	2301      	movs	r3, #1
 8007638:	e025      	b.n	8007686 <DriverSBGC32_UartTransmitData+0xb2>
		}

		while (size--)
			drv->txBuffer[drv->txHead++] = *(data++);
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	1c5a      	adds	r2, r3, #1
 800763e:	60ba      	str	r2, [r7, #8]
 8007640:	697a      	ldr	r2, [r7, #20]
 8007642:	6891      	ldr	r1, [r2, #8]
 8007644:	697a      	ldr	r2, [r7, #20]
 8007646:	7b52      	ldrb	r2, [r2, #13]
 8007648:	1c50      	adds	r0, r2, #1
 800764a:	b2c4      	uxtb	r4, r0
 800764c:	6978      	ldr	r0, [r7, #20]
 800764e:	7344      	strb	r4, [r0, #13]
 8007650:	440a      	add	r2, r1
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	7013      	strb	r3, [r2, #0]
		while (size--)
 8007656:	88fb      	ldrh	r3, [r7, #6]
 8007658:	1e5a      	subs	r2, r3, #1
 800765a:	80fa      	strh	r2, [r7, #6]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1ec      	bne.n	800763a <DriverSBGC32_UartTransmitData+0x66>

		if (!GET_FLAG_UART_CR1_TCIE(drv->uart))
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800766c:	2b00      	cmp	r3, #0
 800766e:	d109      	bne.n	8007684 <DriverSBGC32_UartTransmitData+0xb0>
			ENABLE_UART_CR1_TCIE(drv->uart);  // Enable transfer completion interrupts
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007682:	601a      	str	r2, [r3, #0]
			#endif
		}

	#endif

	return SBGC_DRV_TX_OK_FLAG;
 8007684:	2300      	movs	r3, #0
}
 8007686:	4618      	mov	r0, r3
 8007688:	3718      	adds	r7, #24
 800768a:	46bd      	mov	sp, r7
 800768c:	bc90      	pop	{r4, r7}
 800768e:	4770      	bx	lr

08007690 <DriverSBGC32_UART_TxCallBack>:
/**	@brief	UART transfer completion interrupts handler
 *
 *	@param	*driver - main hardware driver object
 */
void DriverSBGC32_UART_TxCallBack (void *driver)
{
 8007690:	b480      	push	{r7}
 8007692:	b085      	sub	sp, #20
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	60fb      	str	r3, [r7, #12]

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)

		WRITE_UART_BYTE(drv->uart, drv->txBuffer[drv->txTail++] & (ui32)0xFF);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	689a      	ldr	r2, [r3, #8]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	7b1b      	ldrb	r3, [r3, #12]
 80076a4:	1c59      	adds	r1, r3, #1
 80076a6:	b2c8      	uxtb	r0, r1
 80076a8:	68f9      	ldr	r1, [r7, #12]
 80076aa:	7308      	strb	r0, [r1, #12]
 80076ac:	4413      	add	r3, r2
 80076ae:	781a      	ldrb	r2, [r3, #0]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	629a      	str	r2, [r3, #40]	@ 0x28

		if (drv->txTail == drv->txHead)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	7b1a      	ldrb	r2, [r3, #12]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	7b5b      	ldrb	r3, [r3, #13]
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d109      	bne.n	80076d8 <DriverSBGC32_UART_TxCallBack+0x48>
		{
			DISABLE_UART_CR1_TCIE(drv->uart);  // Disable transmission complete interrupts
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076d6:	601a      	str	r2, [r3, #0]
			drv->txHead = 0;

		drv->txTail = drv->txHead;

	#endif
}
 80076d8:	bf00      	nop
 80076da:	3714      	adds	r7, #20
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <DriverSBGC32_ClearTxBuff>:
/**	@brief	Service Tx buffer cleaner
 *
 *	@param	*driver - main hardware driver object
 */
void DriverSBGC32_ClearTxBuff (void *driver)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	60fb      	str	r3, [r7, #12]

	memset(drv->txBuffer, 0, SBGC_DRV_TX_BUFF_TOTAL_SIZE);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80076f8:	2100      	movs	r1, #0
 80076fa:	4618      	mov	r0, r3
 80076fc:	f001 f9eb 	bl	8008ad6 <memset>
	drv->txTail = 0;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	731a      	strb	r2, [r3, #12]
	drv->txHead = 0;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2200      	movs	r2, #0
 800770a:	735a      	strb	r2, [r3, #13]
}
 800770c:	bf00      	nop
 800770e:	3710      	adds	r7, #16
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <DriverSBGC32_GetAvailableBytes>:
 *	@param	*driver - main hardware driver object
 *
 *	@return	Number of available bytes (0xFFFF - overflow error)
 */
ui16 DriverSBGC32_GetAvailableBytes (void *driver)
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	60fb      	str	r3, [r7, #12]

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)
	/* UART Interrupts executable code */

		if (drv->rxOverflowFlag)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	7d9b      	ldrb	r3, [r3, #22]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d002      	beq.n	800772e <DriverSBGC32_GetAvailableBytes+0x1a>
			return SBGC_RX_BUFFER_OVERFLOW_FLAG;
 8007728:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800772c:	e021      	b.n	8007772 <DriverSBGC32_GetAvailableBytes+0x5e>

		ui16 availableBytes = calcFreeSpaceFIFO(drv->rxHead, drv->rxTail, SBGC_DRV_RX_BUFF_TOTAL_SIZE);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	7d1a      	ldrb	r2, [r3, #20]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	7d5b      	ldrb	r3, [r3, #21]
 8007736:	429a      	cmp	r2, r3
 8007738:	d30a      	bcc.n	8007750 <DriverSBGC32_GetAvailableBytes+0x3c>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	7d5b      	ldrb	r3, [r3, #21]
 800773e:	461a      	mov	r2, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	7d1b      	ldrb	r3, [r3, #20]
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	b29b      	uxth	r3, r3
 8007748:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800774c:	b29b      	uxth	r3, r3
 800774e:	e006      	b.n	800775e <DriverSBGC32_GetAvailableBytes+0x4a>
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	7d5b      	ldrb	r3, [r3, #21]
 8007754:	461a      	mov	r2, r3
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	7d1b      	ldrb	r3, [r3, #20]
 800775a:	1ad3      	subs	r3, r2, r3
 800775c:	b29b      	uxth	r3, r3
 800775e:	817b      	strh	r3, [r7, #10]
		availableBytes = (availableBytes == SBGC_DRV_RX_BUFF_TOTAL_SIZE) ? 0 : availableBytes;
 8007760:	897b      	ldrh	r3, [r7, #10]
 8007762:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007766:	d001      	beq.n	800776c <DriverSBGC32_GetAvailableBytes+0x58>
 8007768:	897b      	ldrh	r3, [r7, #10]
 800776a:	e000      	b.n	800776e <DriverSBGC32_GetAvailableBytes+0x5a>
 800776c:	2300      	movs	r3, #0
 800776e:	817b      	strh	r3, [r7, #10]

		return availableBytes;
 8007770:	897b      	ldrh	r3, [r7, #10]

		drv->rxHead = SBGC_DRV_RX_BUFF_TOTAL_SIZE - GET_DMA_RX_COUNTER(SBGC_UART_DMA);
		return (drv->rxHead - drv->rxTail) & SBGC_DRV_RX_BUFF_SIZE_MASK;

	#endif
}
 8007772:	4618      	mov	r0, r3
 8007774:	3714      	adds	r7, #20
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <DriverSBGC32_UartReceiveByte>:
 *	@param	*data - data buffer
 *
 *	@return	Rx status
 */
ui8 DriverSBGC32_UartReceiveByte (void *driver, ui8 *data)
{
 800777e:	b480      	push	{r7}
 8007780:	b085      	sub	sp, #20
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
 8007786:	6039      	str	r1, [r7, #0]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	60fb      	str	r3, [r7, #12]

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)
	/* UART Interrupts executable code */

		if (drv->rxTail == drv->rxHead)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	7d1a      	ldrb	r2, [r3, #20]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	7d5b      	ldrb	r3, [r3, #21]
 8007794:	429a      	cmp	r2, r3
 8007796:	d101      	bne.n	800779c <DriverSBGC32_UartReceiveByte+0x1e>
		{
			/*  - - - - User Receive-Complete Handler - - - - */

			/*  - - - - - - - - - - - - - - - - - - - - - - - */
			return SBGC_DRV_RX_BUFF_EMPTY_FLAG;
 8007798:	2301      	movs	r3, #1
 800779a:	e013      	b.n	80077c4 <DriverSBGC32_UartReceiveByte+0x46>
		}

		*data = drv->rxBuffer[drv->rxTail++];
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	691a      	ldr	r2, [r3, #16]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	7d1b      	ldrb	r3, [r3, #20]
 80077a4:	1c59      	adds	r1, r3, #1
 80077a6:	b2c8      	uxtb	r0, r1
 80077a8:	68f9      	ldr	r1, [r7, #12]
 80077aa:	7508      	strb	r0, [r1, #20]
 80077ac:	4413      	add	r3, r2
 80077ae:	781a      	ldrb	r2, [r3, #0]
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	701a      	strb	r2, [r3, #0]

		if (drv->rxOverflowFlag == 1)  // Reset the overflow flag
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	7d9b      	ldrb	r3, [r3, #22]
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d102      	bne.n	80077c2 <DriverSBGC32_UartReceiveByte+0x44>
			drv->rxOverflowFlag = 0;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	759a      	strb	r2, [r3, #22]
		if (drv->rxTail != drv->rxHead)
			drv->rxTail++;

	#endif

	return SBGC_DRV_RX_BUSY_FLAG;  // Rx ring buffer isn't empty
 80077c2:	2300      	movs	r3, #0
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3714      	adds	r7, #20
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <DriverSBGC32_UART_RxCallBack>:
	/**	@brief	UART receive completion interrupts handler
	 *
	 *	@param	*driver - main hardware driver object
	 */
	void DriverSBGC32_UART_RxCallBack (void *driver)
	{
 80077d0:	b490      	push	{r4, r7}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
		sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	60fb      	str	r3, [r7, #12]

		if (!calcFreeSpaceFIFO(drv->rxTail, drv->rxHead, SBGC_DRV_RX_BUFF_TOTAL_SIZE))
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	7d5a      	ldrb	r2, [r3, #21]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	7d1b      	ldrb	r3, [r3, #20]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d30c      	bcc.n	8007802 <DriverSBGC32_UART_RxCallBack+0x32>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	7d5b      	ldrb	r3, [r3, #21]
 80077ec:	461a      	mov	r2, r3
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	7d1b      	ldrb	r3, [r3, #20]
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077f8:	bf0c      	ite	eq
 80077fa:	2301      	moveq	r3, #1
 80077fc:	2300      	movne	r3, #0
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	e008      	b.n	8007814 <DriverSBGC32_UART_RxCallBack+0x44>
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	7d1a      	ldrb	r2, [r3, #20]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	7d5b      	ldrb	r3, [r3, #21]
 800780a:	429a      	cmp	r2, r3
 800780c:	bf0c      	ite	eq
 800780e:	2301      	moveq	r3, #1
 8007810:	2300      	movne	r3, #0
 8007812:	b2db      	uxtb	r3, r3
 8007814:	2b00      	cmp	r3, #0
 8007816:	d007      	beq.n	8007828 <DriverSBGC32_UART_RxCallBack+0x58>
		{
			/* - - - - User rxBuffer Overflow Handler - - - - */

			/*  - - - - - - - - - - - - - - - - - - - - - - - */

			(void)READ_UART_BYTE(drv->uart);  // Prevent hardware overflow error (USART_ISR_ORE)
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24

			drv->rxOverflowFlag = 1;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2201      	movs	r2, #1
 8007824:	759a      	strb	r2, [r3, #22]

			return;
 8007826:	e00e      	b.n	8007846 <DriverSBGC32_UART_RxCallBack+0x76>
		}

		drv->rxBuffer[drv->rxHead++] = READ_UART_BYTE(drv->uart);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	691a      	ldr	r2, [r3, #16]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	7d5b      	ldrb	r3, [r3, #21]
 8007838:	1c59      	adds	r1, r3, #1
 800783a:	b2cc      	uxtb	r4, r1
 800783c:	68f9      	ldr	r1, [r7, #12]
 800783e:	754c      	strb	r4, [r1, #21]
 8007840:	4413      	add	r3, r2
 8007842:	b2c2      	uxtb	r2, r0
 8007844:	701a      	strb	r2, [r3, #0]
	}
 8007846:	3710      	adds	r7, #16
 8007848:	46bd      	mov	sp, r7
 800784a:	bc90      	pop	{r4, r7}
 800784c:	4770      	bx	lr

0800784e <DriverSBGC32_ClearRxBuff>:
/**	@brief	Service Rx buffer cleaner
 *
 *	@param	*driver - main hardware driver object
 */
void DriverSBGC32_ClearRxBuff (void *driver)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b084      	sub	sp, #16
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	60fb      	str	r3, [r7, #12]

	memset(drv->rxBuffer, 0, SBGC_DRV_RX_BUFF_TOTAL_SIZE);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007862:	2100      	movs	r1, #0
 8007864:	4618      	mov	r0, r3
 8007866:	f001 f936 	bl	8008ad6 <memset>
	drv->rxTail = 0;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	751a      	strb	r2, [r3, #20]
	drv->rxHead = 0;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2200      	movs	r2, #0
 8007874:	755a      	strb	r2, [r3, #21]
	drv->rxOverflowFlag = 0;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	759a      	strb	r2, [r3, #22]
}
 800787c:	bf00      	nop
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <DriverSBGC32_UartTransmitDebugData>:
 *
 *	@param	*data - debug data
 *	@param	length - size of debug data
 */
void DriverSBGC32_UartTransmitDebugData (char *data, ui16 length)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	460b      	mov	r3, r1
 800788e:	807b      	strh	r3, [r7, #2]

			LL_USART_TransmitData8(SBGC_DEBUG_SERIAL_PORT, *(data++));
		}

	#endif
}
 8007890:	bf00      	nop
 8007892:	370c      	adds	r7, #12
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <SBGC32_Control>:
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_Control (sbgcGeneral_t *gSBGC, const sbgcControl_t *control
									/** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b082      	sub	sp, #8
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
	gSBGC->_api->startWrite(gSBGC, CMD_CONTROL SBGC_ADVANCED_ARGS__);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ac:	2143      	movs	r1, #67	@ 0x43
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	4798      	blx	r3
	gSBGC->_api->writeBuff(gSBGC, control, sizeof(sbgcControl_t));
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078b8:	220f      	movs	r2, #15
 80078ba:	6839      	ldr	r1, [r7, #0]
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	4798      	blx	r3
	gSBGC->_api->finishWrite(gSBGC);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	4798      	blx	r3

	serialAPI_GiveToken()

	return gSBGC->_api->exit(gSBGC);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	4798      	blx	r3
 80078d6:	4603      	mov	r3, r0
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3708      	adds	r7, #8
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}

080078e0 <SBGC32_ControlConfig>:
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_ControlConfig (sbgcGeneral_t *gSBGC, const sbgcControlConfig_t *controlConfig, sbgcConfirm_t *confirm
										  /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b084      	sub	sp, #16
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	607a      	str	r2, [r7, #4]
	sbgcAssertFrwVer(2610)

	gSBGC->_api->startWrite(gSBGC, CMD_CONTROL_CONFIG SBGC_ADVANCED_ARGS__);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078f2:	215a      	movs	r1, #90	@ 0x5a
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	4798      	blx	r3
	gSBGC->_api->writeBuff(gSBGC, controlConfig, sizeof(sbgcControlConfig_t));
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078fe:	2229      	movs	r2, #41	@ 0x29
 8007900:	68b9      	ldr	r1, [r7, #8]
 8007902:	68f8      	ldr	r0, [r7, #12]
 8007904:	4798      	blx	r3
	gSBGC->_api->finishWrite(gSBGC);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	4798      	blx	r3

	gSBGC->_api->addConfirm(gSBGC, confirm, CMD_CONTROL_CONFIG SBGC_ADVANCED_ARGS__);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007918:	225a      	movs	r2, #90	@ 0x5a
 800791a:	6879      	ldr	r1, [r7, #4]
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	4798      	blx	r3

	gSBGC->_api->link(gSBGC);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007928:	68f8      	ldr	r0, [r7, #12]
 800792a:	4798      	blx	r3

	serialAPI_GiveToken()

	return gSBGC->_api->exit(gSBGC);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	4798      	blx	r3
 8007938:	4603      	mov	r3, r0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <SBGC32_SetServoOut>:
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_SetServoOut (sbgcGeneral_t *gSBGC, const i16 *servoTime
										/** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8007942:	b580      	push	{r7, lr}
 8007944:	b084      	sub	sp, #16
 8007946:	af00      	add	r7, sp, #0
 8007948:	6078      	str	r0, [r7, #4]
 800794a:	6039      	str	r1, [r7, #0]
	for (ui8 i = 0; i < SBGC_SERVO_OUTS_NUM; i++)
 800794c:	2300      	movs	r3, #0
 800794e:	73fb      	strb	r3, [r7, #15]
 8007950:	e008      	b.n	8007964 <SBGC32_SetServoOut+0x22>
		sbgcAssertParam(servoTime[i], SBGC_SERVO_OUT_DISABLED, SBGC_SERVO_OUT_LIMIT_VALUE)

	gSBGC->_api->startWrite(gSBGC, CMD_SERVO_OUT SBGC_ADVANCED_ARGS__);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007958:	2124      	movs	r1, #36	@ 0x24
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	4798      	blx	r3
	for (ui8 i = 0; i < SBGC_SERVO_OUTS_NUM; i++)
 800795e:	7bfb      	ldrb	r3, [r7, #15]
 8007960:	3301      	adds	r3, #1
 8007962:	73fb      	strb	r3, [r7, #15]
 8007964:	7bfb      	ldrb	r3, [r7, #15]
 8007966:	2b03      	cmp	r3, #3
 8007968:	d9f3      	bls.n	8007952 <SBGC32_SetServoOut+0x10>
	for (ui8 i = 0; i < SBGC_SERVO_OUTS_NUM; i++) gSBGC->_api->writeWord(gSBGC, servoTime[i]);
 800796a:	2300      	movs	r3, #0
 800796c:	73bb      	strb	r3, [r7, #14]
 800796e:	e00f      	b.n	8007990 <SBGC32_SetServoOut+0x4e>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007976:	7bba      	ldrb	r2, [r7, #14]
 8007978:	0052      	lsls	r2, r2, #1
 800797a:	6839      	ldr	r1, [r7, #0]
 800797c:	440a      	add	r2, r1
 800797e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8007982:	b292      	uxth	r2, r2
 8007984:	4611      	mov	r1, r2
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	4798      	blx	r3
 800798a:	7bbb      	ldrb	r3, [r7, #14]
 800798c:	3301      	adds	r3, #1
 800798e:	73bb      	strb	r3, [r7, #14]
 8007990:	7bbb      	ldrb	r3, [r7, #14]
 8007992:	2b03      	cmp	r3, #3
 8007994:	d9ec      	bls.n	8007970 <SBGC32_SetServoOut+0x2e>
	gSBGC->_api->writeEmptyBuff(gSBGC, 8);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800799c:	2108      	movs	r1, #8
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	4798      	blx	r3
	gSBGC->_api->finishWrite(gSBGC);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	4798      	blx	r3
	/* No need confirmation */

	serialAPI_GiveToken()

	return gSBGC->_api->exit(gSBGC);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	4798      	blx	r3
 80079b8:	4603      	mov	r3, r0
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <SBGC32_ExecuteMenu>:
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_ExecuteMenu (sbgcGeneral_t *gSBGC, sbgcMenuCommand_t menuCmdID, sbgcConfirm_t *confirm
										/** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b084      	sub	sp, #16
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	60f8      	str	r0, [r7, #12]
 80079ca:	460b      	mov	r3, r1
 80079cc:	607a      	str	r2, [r7, #4]
 80079ce:	72fb      	strb	r3, [r7, #11]
		if ((menuCmdID >= MENU_CMD_RETRACTED_POSITION) && (menuCmdID <= MENU_CMD_SHAKE_GENERATOR_ON))
			sbgcAssertFeature2(BFE2_SHAKE_GENERATOR)

	#endif

	gSBGC->_api->startWrite(gSBGC, CMD_EXECUTE_MENU SBGC_ADVANCED_ARGS__);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079d6:	2145      	movs	r1, #69	@ 0x45
 80079d8:	68f8      	ldr	r0, [r7, #12]
 80079da:	4798      	blx	r3
	gSBGC->_api->writeByte(gSBGC, menuCmdID);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079e2:	7afa      	ldrb	r2, [r7, #11]
 80079e4:	4611      	mov	r1, r2
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	4798      	blx	r3
	gSBGC->_api->finishWrite(gSBGC);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	4798      	blx	r3

	gSBGC->_api->addConfirm(gSBGC, confirm, CMD_EXECUTE_MENU SBGC_ADVANCED_ARGS__);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079fc:	2245      	movs	r2, #69	@ 0x45
 80079fe:	6879      	ldr	r1, [r7, #4]
 8007a00:	68f8      	ldr	r0, [r7, #12]
 8007a02:	4798      	blx	r3

	gSBGC->_api->link(gSBGC);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	4798      	blx	r3

	serialAPI_GiveToken()

	return gSBGC->_api->exit(gSBGC);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	4798      	blx	r3
 8007a1c:	4603      	mov	r3, r0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3710      	adds	r7, #16
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
	...

08007a28 <PrivateSBGC32_EnterInit>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t PrivateSBGC32_EnterInit (sbgcGeneral_t *gSBGC)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af02      	add	r7, sp, #8
 8007a2e:	6078      	str	r0, [r7, #4]
	#if (!(SBGC_USES_CUSTOM_DRIVER || SBGC_SEVERAL_DEVICES))

		SerialAPI_LinkDriver(gSBGC, DriverSBGC32_UartTransmitData, DriverSBGC32_UartReceiveByte, DriverSBGC32_GetAvailableBytes,
 8007a30:	4b0c      	ldr	r3, [pc, #48]	@ (8007a64 <PrivateSBGC32_EnterInit+0x3c>)
 8007a32:	9301      	str	r3, [sp, #4]
 8007a34:	4b0c      	ldr	r3, [pc, #48]	@ (8007a68 <PrivateSBGC32_EnterInit+0x40>)
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	4b0c      	ldr	r3, [pc, #48]	@ (8007a6c <PrivateSBGC32_EnterInit+0x44>)
 8007a3a:	4a0d      	ldr	r2, [pc, #52]	@ (8007a70 <PrivateSBGC32_EnterInit+0x48>)
 8007a3c:	490d      	ldr	r1, [pc, #52]	@ (8007a74 <PrivateSBGC32_EnterInit+0x4c>)
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7ff fc66 	bl	8007310 <SerialAPI_LinkDriver>
							 DriverSBGC32_UartTransmitDebugData, DriverSBGC32_GetTimeMs);

		#if (SBGC_USE_ARDUINO_DRIVER)
			DriverSBGC32_Init(NULL, NULL, SBGC_SERIAL_SPEED);
		#else
			DriverSBGC32_Init(&gSBGC->_ll->drv, SBGC_SERIAL_PORT, SBGC_SERIAL_SPEED);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007a4c:	490a      	ldr	r1, [pc, #40]	@ (8007a78 <PrivateSBGC32_EnterInit+0x50>)
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff fd34 	bl	80074bc <DriverSBGC32_Init>
		#endif

	#endif

	return SBGC32_SetupLibrary(gSBGC);
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f7ff fbbf 	bl	80071d8 <SBGC32_SetupLibrary>
 8007a5a:	4603      	mov	r3, r0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3708      	adds	r7, #8
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	08007599 	.word	0x08007599
 8007a68:	08007885 	.word	0x08007885
 8007a6c:	08007715 	.word	0x08007715
 8007a70:	0800777f 	.word	0x0800777f
 8007a74:	080075d5 	.word	0x080075d5
 8007a78:	2000030c 	.word	0x2000030c

08007a7c <SBGC32_Init>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_Init (sbgcGeneral_t *gSBGC)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
		SystemSBGC32_Init(gSBGC);

		return sbgcCOMMAND_OK;

	#else
		return PrivateSBGC32_EnterInit(gSBGC);
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f7ff ffcf 	bl	8007a28 <PrivateSBGC32_EnterInit>
 8007a8a:	4603      	mov	r3, r0
	#endif
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3708      	adds	r7, #8
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <SerialAPI_CommandWaitingHandler>:
 *			may impact serial port performance
 *
 *	@param	*gSBGC - serial connection descriptor
 */
WEAK__ void SerialAPI_CommandWaitingHandler (sbgcGeneral_t *gSBGC)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
	/* Any fast user actions while waiting */

	unused_(gSBGC);
}
 8007a9c:	bf00      	nop
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <malloc>:
 8007aa8:	4b02      	ldr	r3, [pc, #8]	@ (8007ab4 <malloc+0xc>)
 8007aaa:	4601      	mov	r1, r0
 8007aac:	6818      	ldr	r0, [r3, #0]
 8007aae:	f000 b825 	b.w	8007afc <_malloc_r>
 8007ab2:	bf00      	nop
 8007ab4:	20000020 	.word	0x20000020

08007ab8 <sbrk_aligned>:
 8007ab8:	b570      	push	{r4, r5, r6, lr}
 8007aba:	4e0f      	ldr	r6, [pc, #60]	@ (8007af8 <sbrk_aligned+0x40>)
 8007abc:	460c      	mov	r4, r1
 8007abe:	6831      	ldr	r1, [r6, #0]
 8007ac0:	4605      	mov	r5, r0
 8007ac2:	b911      	cbnz	r1, 8007aca <sbrk_aligned+0x12>
 8007ac4:	f001 f848 	bl	8008b58 <_sbrk_r>
 8007ac8:	6030      	str	r0, [r6, #0]
 8007aca:	4621      	mov	r1, r4
 8007acc:	4628      	mov	r0, r5
 8007ace:	f001 f843 	bl	8008b58 <_sbrk_r>
 8007ad2:	1c43      	adds	r3, r0, #1
 8007ad4:	d103      	bne.n	8007ade <sbrk_aligned+0x26>
 8007ad6:	f04f 34ff 	mov.w	r4, #4294967295
 8007ada:	4620      	mov	r0, r4
 8007adc:	bd70      	pop	{r4, r5, r6, pc}
 8007ade:	1cc4      	adds	r4, r0, #3
 8007ae0:	f024 0403 	bic.w	r4, r4, #3
 8007ae4:	42a0      	cmp	r0, r4
 8007ae6:	d0f8      	beq.n	8007ada <sbrk_aligned+0x22>
 8007ae8:	1a21      	subs	r1, r4, r0
 8007aea:	4628      	mov	r0, r5
 8007aec:	f001 f834 	bl	8008b58 <_sbrk_r>
 8007af0:	3001      	adds	r0, #1
 8007af2:	d1f2      	bne.n	8007ada <sbrk_aligned+0x22>
 8007af4:	e7ef      	b.n	8007ad6 <sbrk_aligned+0x1e>
 8007af6:	bf00      	nop
 8007af8:	20000434 	.word	0x20000434

08007afc <_malloc_r>:
 8007afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b00:	1ccd      	adds	r5, r1, #3
 8007b02:	f025 0503 	bic.w	r5, r5, #3
 8007b06:	3508      	adds	r5, #8
 8007b08:	2d0c      	cmp	r5, #12
 8007b0a:	bf38      	it	cc
 8007b0c:	250c      	movcc	r5, #12
 8007b0e:	2d00      	cmp	r5, #0
 8007b10:	4606      	mov	r6, r0
 8007b12:	db01      	blt.n	8007b18 <_malloc_r+0x1c>
 8007b14:	42a9      	cmp	r1, r5
 8007b16:	d904      	bls.n	8007b22 <_malloc_r+0x26>
 8007b18:	230c      	movs	r3, #12
 8007b1a:	6033      	str	r3, [r6, #0]
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007bf8 <_malloc_r+0xfc>
 8007b26:	f000 f869 	bl	8007bfc <__malloc_lock>
 8007b2a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b2e:	461c      	mov	r4, r3
 8007b30:	bb44      	cbnz	r4, 8007b84 <_malloc_r+0x88>
 8007b32:	4629      	mov	r1, r5
 8007b34:	4630      	mov	r0, r6
 8007b36:	f7ff ffbf 	bl	8007ab8 <sbrk_aligned>
 8007b3a:	1c43      	adds	r3, r0, #1
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	d158      	bne.n	8007bf2 <_malloc_r+0xf6>
 8007b40:	f8d8 4000 	ldr.w	r4, [r8]
 8007b44:	4627      	mov	r7, r4
 8007b46:	2f00      	cmp	r7, #0
 8007b48:	d143      	bne.n	8007bd2 <_malloc_r+0xd6>
 8007b4a:	2c00      	cmp	r4, #0
 8007b4c:	d04b      	beq.n	8007be6 <_malloc_r+0xea>
 8007b4e:	6823      	ldr	r3, [r4, #0]
 8007b50:	4639      	mov	r1, r7
 8007b52:	4630      	mov	r0, r6
 8007b54:	eb04 0903 	add.w	r9, r4, r3
 8007b58:	f000 fffe 	bl	8008b58 <_sbrk_r>
 8007b5c:	4581      	cmp	r9, r0
 8007b5e:	d142      	bne.n	8007be6 <_malloc_r+0xea>
 8007b60:	6821      	ldr	r1, [r4, #0]
 8007b62:	1a6d      	subs	r5, r5, r1
 8007b64:	4629      	mov	r1, r5
 8007b66:	4630      	mov	r0, r6
 8007b68:	f7ff ffa6 	bl	8007ab8 <sbrk_aligned>
 8007b6c:	3001      	adds	r0, #1
 8007b6e:	d03a      	beq.n	8007be6 <_malloc_r+0xea>
 8007b70:	6823      	ldr	r3, [r4, #0]
 8007b72:	442b      	add	r3, r5
 8007b74:	6023      	str	r3, [r4, #0]
 8007b76:	f8d8 3000 	ldr.w	r3, [r8]
 8007b7a:	685a      	ldr	r2, [r3, #4]
 8007b7c:	bb62      	cbnz	r2, 8007bd8 <_malloc_r+0xdc>
 8007b7e:	f8c8 7000 	str.w	r7, [r8]
 8007b82:	e00f      	b.n	8007ba4 <_malloc_r+0xa8>
 8007b84:	6822      	ldr	r2, [r4, #0]
 8007b86:	1b52      	subs	r2, r2, r5
 8007b88:	d420      	bmi.n	8007bcc <_malloc_r+0xd0>
 8007b8a:	2a0b      	cmp	r2, #11
 8007b8c:	d917      	bls.n	8007bbe <_malloc_r+0xc2>
 8007b8e:	1961      	adds	r1, r4, r5
 8007b90:	42a3      	cmp	r3, r4
 8007b92:	6025      	str	r5, [r4, #0]
 8007b94:	bf18      	it	ne
 8007b96:	6059      	strne	r1, [r3, #4]
 8007b98:	6863      	ldr	r3, [r4, #4]
 8007b9a:	bf08      	it	eq
 8007b9c:	f8c8 1000 	streq.w	r1, [r8]
 8007ba0:	5162      	str	r2, [r4, r5]
 8007ba2:	604b      	str	r3, [r1, #4]
 8007ba4:	4630      	mov	r0, r6
 8007ba6:	f000 f82f 	bl	8007c08 <__malloc_unlock>
 8007baa:	f104 000b 	add.w	r0, r4, #11
 8007bae:	1d23      	adds	r3, r4, #4
 8007bb0:	f020 0007 	bic.w	r0, r0, #7
 8007bb4:	1ac2      	subs	r2, r0, r3
 8007bb6:	bf1c      	itt	ne
 8007bb8:	1a1b      	subne	r3, r3, r0
 8007bba:	50a3      	strne	r3, [r4, r2]
 8007bbc:	e7af      	b.n	8007b1e <_malloc_r+0x22>
 8007bbe:	6862      	ldr	r2, [r4, #4]
 8007bc0:	42a3      	cmp	r3, r4
 8007bc2:	bf0c      	ite	eq
 8007bc4:	f8c8 2000 	streq.w	r2, [r8]
 8007bc8:	605a      	strne	r2, [r3, #4]
 8007bca:	e7eb      	b.n	8007ba4 <_malloc_r+0xa8>
 8007bcc:	4623      	mov	r3, r4
 8007bce:	6864      	ldr	r4, [r4, #4]
 8007bd0:	e7ae      	b.n	8007b30 <_malloc_r+0x34>
 8007bd2:	463c      	mov	r4, r7
 8007bd4:	687f      	ldr	r7, [r7, #4]
 8007bd6:	e7b6      	b.n	8007b46 <_malloc_r+0x4a>
 8007bd8:	461a      	mov	r2, r3
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	42a3      	cmp	r3, r4
 8007bde:	d1fb      	bne.n	8007bd8 <_malloc_r+0xdc>
 8007be0:	2300      	movs	r3, #0
 8007be2:	6053      	str	r3, [r2, #4]
 8007be4:	e7de      	b.n	8007ba4 <_malloc_r+0xa8>
 8007be6:	230c      	movs	r3, #12
 8007be8:	6033      	str	r3, [r6, #0]
 8007bea:	4630      	mov	r0, r6
 8007bec:	f000 f80c 	bl	8007c08 <__malloc_unlock>
 8007bf0:	e794      	b.n	8007b1c <_malloc_r+0x20>
 8007bf2:	6005      	str	r5, [r0, #0]
 8007bf4:	e7d6      	b.n	8007ba4 <_malloc_r+0xa8>
 8007bf6:	bf00      	nop
 8007bf8:	20000438 	.word	0x20000438

08007bfc <__malloc_lock>:
 8007bfc:	4801      	ldr	r0, [pc, #4]	@ (8007c04 <__malloc_lock+0x8>)
 8007bfe:	f7f9 be74 	b.w	80018ea <__retarget_lock_acquire_recursive>
 8007c02:	bf00      	nop
 8007c04:	20000420 	.word	0x20000420

08007c08 <__malloc_unlock>:
 8007c08:	4801      	ldr	r0, [pc, #4]	@ (8007c10 <__malloc_unlock+0x8>)
 8007c0a:	f7f9 be83 	b.w	8001914 <__retarget_lock_release_recursive>
 8007c0e:	bf00      	nop
 8007c10:	20000420 	.word	0x20000420

08007c14 <__cvt>:
 8007c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c16:	ed2d 8b02 	vpush	{d8}
 8007c1a:	eeb0 8b40 	vmov.f64	d8, d0
 8007c1e:	b085      	sub	sp, #20
 8007c20:	4617      	mov	r7, r2
 8007c22:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8007c24:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c26:	ee18 2a90 	vmov	r2, s17
 8007c2a:	f025 0520 	bic.w	r5, r5, #32
 8007c2e:	2a00      	cmp	r2, #0
 8007c30:	bfb6      	itet	lt
 8007c32:	222d      	movlt	r2, #45	@ 0x2d
 8007c34:	2200      	movge	r2, #0
 8007c36:	eeb1 8b40 	vneglt.f64	d8, d0
 8007c3a:	2d46      	cmp	r5, #70	@ 0x46
 8007c3c:	460c      	mov	r4, r1
 8007c3e:	701a      	strb	r2, [r3, #0]
 8007c40:	d004      	beq.n	8007c4c <__cvt+0x38>
 8007c42:	2d45      	cmp	r5, #69	@ 0x45
 8007c44:	d100      	bne.n	8007c48 <__cvt+0x34>
 8007c46:	3401      	adds	r4, #1
 8007c48:	2102      	movs	r1, #2
 8007c4a:	e000      	b.n	8007c4e <__cvt+0x3a>
 8007c4c:	2103      	movs	r1, #3
 8007c4e:	ab03      	add	r3, sp, #12
 8007c50:	9301      	str	r3, [sp, #4]
 8007c52:	ab02      	add	r3, sp, #8
 8007c54:	9300      	str	r3, [sp, #0]
 8007c56:	4622      	mov	r2, r4
 8007c58:	4633      	mov	r3, r6
 8007c5a:	eeb0 0b48 	vmov.f64	d0, d8
 8007c5e:	f001 f863 	bl	8008d28 <_dtoa_r>
 8007c62:	2d47      	cmp	r5, #71	@ 0x47
 8007c64:	d114      	bne.n	8007c90 <__cvt+0x7c>
 8007c66:	07fb      	lsls	r3, r7, #31
 8007c68:	d50a      	bpl.n	8007c80 <__cvt+0x6c>
 8007c6a:	1902      	adds	r2, r0, r4
 8007c6c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c74:	bf08      	it	eq
 8007c76:	9203      	streq	r2, [sp, #12]
 8007c78:	2130      	movs	r1, #48	@ 0x30
 8007c7a:	9b03      	ldr	r3, [sp, #12]
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d319      	bcc.n	8007cb4 <__cvt+0xa0>
 8007c80:	9b03      	ldr	r3, [sp, #12]
 8007c82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c84:	1a1b      	subs	r3, r3, r0
 8007c86:	6013      	str	r3, [r2, #0]
 8007c88:	b005      	add	sp, #20
 8007c8a:	ecbd 8b02 	vpop	{d8}
 8007c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c90:	2d46      	cmp	r5, #70	@ 0x46
 8007c92:	eb00 0204 	add.w	r2, r0, r4
 8007c96:	d1e9      	bne.n	8007c6c <__cvt+0x58>
 8007c98:	7803      	ldrb	r3, [r0, #0]
 8007c9a:	2b30      	cmp	r3, #48	@ 0x30
 8007c9c:	d107      	bne.n	8007cae <__cvt+0x9a>
 8007c9e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ca6:	bf1c      	itt	ne
 8007ca8:	f1c4 0401 	rsbne	r4, r4, #1
 8007cac:	6034      	strne	r4, [r6, #0]
 8007cae:	6833      	ldr	r3, [r6, #0]
 8007cb0:	441a      	add	r2, r3
 8007cb2:	e7db      	b.n	8007c6c <__cvt+0x58>
 8007cb4:	1c5c      	adds	r4, r3, #1
 8007cb6:	9403      	str	r4, [sp, #12]
 8007cb8:	7019      	strb	r1, [r3, #0]
 8007cba:	e7de      	b.n	8007c7a <__cvt+0x66>

08007cbc <__exponent>:
 8007cbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cbe:	2900      	cmp	r1, #0
 8007cc0:	bfba      	itte	lt
 8007cc2:	4249      	neglt	r1, r1
 8007cc4:	232d      	movlt	r3, #45	@ 0x2d
 8007cc6:	232b      	movge	r3, #43	@ 0x2b
 8007cc8:	2909      	cmp	r1, #9
 8007cca:	7002      	strb	r2, [r0, #0]
 8007ccc:	7043      	strb	r3, [r0, #1]
 8007cce:	dd29      	ble.n	8007d24 <__exponent+0x68>
 8007cd0:	f10d 0307 	add.w	r3, sp, #7
 8007cd4:	461d      	mov	r5, r3
 8007cd6:	270a      	movs	r7, #10
 8007cd8:	461a      	mov	r2, r3
 8007cda:	fbb1 f6f7 	udiv	r6, r1, r7
 8007cde:	fb07 1416 	mls	r4, r7, r6, r1
 8007ce2:	3430      	adds	r4, #48	@ 0x30
 8007ce4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007ce8:	460c      	mov	r4, r1
 8007cea:	2c63      	cmp	r4, #99	@ 0x63
 8007cec:	f103 33ff 	add.w	r3, r3, #4294967295
 8007cf0:	4631      	mov	r1, r6
 8007cf2:	dcf1      	bgt.n	8007cd8 <__exponent+0x1c>
 8007cf4:	3130      	adds	r1, #48	@ 0x30
 8007cf6:	1e94      	subs	r4, r2, #2
 8007cf8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007cfc:	1c41      	adds	r1, r0, #1
 8007cfe:	4623      	mov	r3, r4
 8007d00:	42ab      	cmp	r3, r5
 8007d02:	d30a      	bcc.n	8007d1a <__exponent+0x5e>
 8007d04:	f10d 0309 	add.w	r3, sp, #9
 8007d08:	1a9b      	subs	r3, r3, r2
 8007d0a:	42ac      	cmp	r4, r5
 8007d0c:	bf88      	it	hi
 8007d0e:	2300      	movhi	r3, #0
 8007d10:	3302      	adds	r3, #2
 8007d12:	4403      	add	r3, r0
 8007d14:	1a18      	subs	r0, r3, r0
 8007d16:	b003      	add	sp, #12
 8007d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d1a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007d1e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007d22:	e7ed      	b.n	8007d00 <__exponent+0x44>
 8007d24:	2330      	movs	r3, #48	@ 0x30
 8007d26:	3130      	adds	r1, #48	@ 0x30
 8007d28:	7083      	strb	r3, [r0, #2]
 8007d2a:	70c1      	strb	r1, [r0, #3]
 8007d2c:	1d03      	adds	r3, r0, #4
 8007d2e:	e7f1      	b.n	8007d14 <__exponent+0x58>

08007d30 <_printf_float>:
 8007d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d34:	b08d      	sub	sp, #52	@ 0x34
 8007d36:	460c      	mov	r4, r1
 8007d38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007d3c:	4616      	mov	r6, r2
 8007d3e:	461f      	mov	r7, r3
 8007d40:	4605      	mov	r5, r0
 8007d42:	f000 fed1 	bl	8008ae8 <_localeconv_r>
 8007d46:	f8d0 b000 	ldr.w	fp, [r0]
 8007d4a:	4658      	mov	r0, fp
 8007d4c:	f7f8 fac8 	bl	80002e0 <strlen>
 8007d50:	2300      	movs	r3, #0
 8007d52:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d54:	f8d8 3000 	ldr.w	r3, [r8]
 8007d58:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007d5c:	6822      	ldr	r2, [r4, #0]
 8007d5e:	9005      	str	r0, [sp, #20]
 8007d60:	3307      	adds	r3, #7
 8007d62:	f023 0307 	bic.w	r3, r3, #7
 8007d66:	f103 0108 	add.w	r1, r3, #8
 8007d6a:	f8c8 1000 	str.w	r1, [r8]
 8007d6e:	ed93 0b00 	vldr	d0, [r3]
 8007d72:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007fd0 <_printf_float+0x2a0>
 8007d76:	eeb0 7bc0 	vabs.f64	d7, d0
 8007d7a:	eeb4 7b46 	vcmp.f64	d7, d6
 8007d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d82:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8007d86:	dd24      	ble.n	8007dd2 <_printf_float+0xa2>
 8007d88:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d90:	d502      	bpl.n	8007d98 <_printf_float+0x68>
 8007d92:	232d      	movs	r3, #45	@ 0x2d
 8007d94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d98:	498f      	ldr	r1, [pc, #572]	@ (8007fd8 <_printf_float+0x2a8>)
 8007d9a:	4b90      	ldr	r3, [pc, #576]	@ (8007fdc <_printf_float+0x2ac>)
 8007d9c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007da0:	bf8c      	ite	hi
 8007da2:	4688      	movhi	r8, r1
 8007da4:	4698      	movls	r8, r3
 8007da6:	f022 0204 	bic.w	r2, r2, #4
 8007daa:	2303      	movs	r3, #3
 8007dac:	6123      	str	r3, [r4, #16]
 8007dae:	6022      	str	r2, [r4, #0]
 8007db0:	f04f 0a00 	mov.w	sl, #0
 8007db4:	9700      	str	r7, [sp, #0]
 8007db6:	4633      	mov	r3, r6
 8007db8:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007dba:	4621      	mov	r1, r4
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	f000 f9d1 	bl	8008164 <_printf_common>
 8007dc2:	3001      	adds	r0, #1
 8007dc4:	f040 8089 	bne.w	8007eda <_printf_float+0x1aa>
 8007dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dcc:	b00d      	add	sp, #52	@ 0x34
 8007dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dd2:	eeb4 0b40 	vcmp.f64	d0, d0
 8007dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dda:	d709      	bvc.n	8007df0 <_printf_float+0xc0>
 8007ddc:	ee10 3a90 	vmov	r3, s1
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	bfbc      	itt	lt
 8007de4:	232d      	movlt	r3, #45	@ 0x2d
 8007de6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007dea:	497d      	ldr	r1, [pc, #500]	@ (8007fe0 <_printf_float+0x2b0>)
 8007dec:	4b7d      	ldr	r3, [pc, #500]	@ (8007fe4 <_printf_float+0x2b4>)
 8007dee:	e7d5      	b.n	8007d9c <_printf_float+0x6c>
 8007df0:	6863      	ldr	r3, [r4, #4]
 8007df2:	1c59      	adds	r1, r3, #1
 8007df4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007df8:	d139      	bne.n	8007e6e <_printf_float+0x13e>
 8007dfa:	2306      	movs	r3, #6
 8007dfc:	6063      	str	r3, [r4, #4]
 8007dfe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007e02:	2300      	movs	r3, #0
 8007e04:	6022      	str	r2, [r4, #0]
 8007e06:	9303      	str	r3, [sp, #12]
 8007e08:	ab0a      	add	r3, sp, #40	@ 0x28
 8007e0a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007e0e:	ab09      	add	r3, sp, #36	@ 0x24
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	6861      	ldr	r1, [r4, #4]
 8007e14:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007e18:	4628      	mov	r0, r5
 8007e1a:	f7ff fefb 	bl	8007c14 <__cvt>
 8007e1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007e24:	4680      	mov	r8, r0
 8007e26:	d129      	bne.n	8007e7c <_printf_float+0x14c>
 8007e28:	1cc8      	adds	r0, r1, #3
 8007e2a:	db02      	blt.n	8007e32 <_printf_float+0x102>
 8007e2c:	6863      	ldr	r3, [r4, #4]
 8007e2e:	4299      	cmp	r1, r3
 8007e30:	dd41      	ble.n	8007eb6 <_printf_float+0x186>
 8007e32:	f1a9 0902 	sub.w	r9, r9, #2
 8007e36:	fa5f f989 	uxtb.w	r9, r9
 8007e3a:	3901      	subs	r1, #1
 8007e3c:	464a      	mov	r2, r9
 8007e3e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007e42:	9109      	str	r1, [sp, #36]	@ 0x24
 8007e44:	f7ff ff3a 	bl	8007cbc <__exponent>
 8007e48:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e4a:	1813      	adds	r3, r2, r0
 8007e4c:	2a01      	cmp	r2, #1
 8007e4e:	4682      	mov	sl, r0
 8007e50:	6123      	str	r3, [r4, #16]
 8007e52:	dc02      	bgt.n	8007e5a <_printf_float+0x12a>
 8007e54:	6822      	ldr	r2, [r4, #0]
 8007e56:	07d2      	lsls	r2, r2, #31
 8007e58:	d501      	bpl.n	8007e5e <_printf_float+0x12e>
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	6123      	str	r3, [r4, #16]
 8007e5e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d0a6      	beq.n	8007db4 <_printf_float+0x84>
 8007e66:	232d      	movs	r3, #45	@ 0x2d
 8007e68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e6c:	e7a2      	b.n	8007db4 <_printf_float+0x84>
 8007e6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e72:	d1c4      	bne.n	8007dfe <_printf_float+0xce>
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d1c2      	bne.n	8007dfe <_printf_float+0xce>
 8007e78:	2301      	movs	r3, #1
 8007e7a:	e7bf      	b.n	8007dfc <_printf_float+0xcc>
 8007e7c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007e80:	d9db      	bls.n	8007e3a <_printf_float+0x10a>
 8007e82:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007e86:	d118      	bne.n	8007eba <_printf_float+0x18a>
 8007e88:	2900      	cmp	r1, #0
 8007e8a:	6863      	ldr	r3, [r4, #4]
 8007e8c:	dd0b      	ble.n	8007ea6 <_printf_float+0x176>
 8007e8e:	6121      	str	r1, [r4, #16]
 8007e90:	b913      	cbnz	r3, 8007e98 <_printf_float+0x168>
 8007e92:	6822      	ldr	r2, [r4, #0]
 8007e94:	07d0      	lsls	r0, r2, #31
 8007e96:	d502      	bpl.n	8007e9e <_printf_float+0x16e>
 8007e98:	3301      	adds	r3, #1
 8007e9a:	440b      	add	r3, r1
 8007e9c:	6123      	str	r3, [r4, #16]
 8007e9e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007ea0:	f04f 0a00 	mov.w	sl, #0
 8007ea4:	e7db      	b.n	8007e5e <_printf_float+0x12e>
 8007ea6:	b913      	cbnz	r3, 8007eae <_printf_float+0x17e>
 8007ea8:	6822      	ldr	r2, [r4, #0]
 8007eaa:	07d2      	lsls	r2, r2, #31
 8007eac:	d501      	bpl.n	8007eb2 <_printf_float+0x182>
 8007eae:	3302      	adds	r3, #2
 8007eb0:	e7f4      	b.n	8007e9c <_printf_float+0x16c>
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	e7f2      	b.n	8007e9c <_printf_float+0x16c>
 8007eb6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007eba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ebc:	4299      	cmp	r1, r3
 8007ebe:	db05      	blt.n	8007ecc <_printf_float+0x19c>
 8007ec0:	6823      	ldr	r3, [r4, #0]
 8007ec2:	6121      	str	r1, [r4, #16]
 8007ec4:	07d8      	lsls	r0, r3, #31
 8007ec6:	d5ea      	bpl.n	8007e9e <_printf_float+0x16e>
 8007ec8:	1c4b      	adds	r3, r1, #1
 8007eca:	e7e7      	b.n	8007e9c <_printf_float+0x16c>
 8007ecc:	2900      	cmp	r1, #0
 8007ece:	bfd4      	ite	le
 8007ed0:	f1c1 0202 	rsble	r2, r1, #2
 8007ed4:	2201      	movgt	r2, #1
 8007ed6:	4413      	add	r3, r2
 8007ed8:	e7e0      	b.n	8007e9c <_printf_float+0x16c>
 8007eda:	6823      	ldr	r3, [r4, #0]
 8007edc:	055a      	lsls	r2, r3, #21
 8007ede:	d407      	bmi.n	8007ef0 <_printf_float+0x1c0>
 8007ee0:	6923      	ldr	r3, [r4, #16]
 8007ee2:	4642      	mov	r2, r8
 8007ee4:	4631      	mov	r1, r6
 8007ee6:	4628      	mov	r0, r5
 8007ee8:	47b8      	blx	r7
 8007eea:	3001      	adds	r0, #1
 8007eec:	d12a      	bne.n	8007f44 <_printf_float+0x214>
 8007eee:	e76b      	b.n	8007dc8 <_printf_float+0x98>
 8007ef0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007ef4:	f240 80e0 	bls.w	80080b8 <_printf_float+0x388>
 8007ef8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007efc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f04:	d133      	bne.n	8007f6e <_printf_float+0x23e>
 8007f06:	4a38      	ldr	r2, [pc, #224]	@ (8007fe8 <_printf_float+0x2b8>)
 8007f08:	2301      	movs	r3, #1
 8007f0a:	4631      	mov	r1, r6
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	47b8      	blx	r7
 8007f10:	3001      	adds	r0, #1
 8007f12:	f43f af59 	beq.w	8007dc8 <_printf_float+0x98>
 8007f16:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007f1a:	4543      	cmp	r3, r8
 8007f1c:	db02      	blt.n	8007f24 <_printf_float+0x1f4>
 8007f1e:	6823      	ldr	r3, [r4, #0]
 8007f20:	07d8      	lsls	r0, r3, #31
 8007f22:	d50f      	bpl.n	8007f44 <_printf_float+0x214>
 8007f24:	9b05      	ldr	r3, [sp, #20]
 8007f26:	465a      	mov	r2, fp
 8007f28:	4631      	mov	r1, r6
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	47b8      	blx	r7
 8007f2e:	3001      	adds	r0, #1
 8007f30:	f43f af4a 	beq.w	8007dc8 <_printf_float+0x98>
 8007f34:	f04f 0900 	mov.w	r9, #0
 8007f38:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f3c:	f104 0a1a 	add.w	sl, r4, #26
 8007f40:	45c8      	cmp	r8, r9
 8007f42:	dc09      	bgt.n	8007f58 <_printf_float+0x228>
 8007f44:	6823      	ldr	r3, [r4, #0]
 8007f46:	079b      	lsls	r3, r3, #30
 8007f48:	f100 8107 	bmi.w	800815a <_printf_float+0x42a>
 8007f4c:	68e0      	ldr	r0, [r4, #12]
 8007f4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f50:	4298      	cmp	r0, r3
 8007f52:	bfb8      	it	lt
 8007f54:	4618      	movlt	r0, r3
 8007f56:	e739      	b.n	8007dcc <_printf_float+0x9c>
 8007f58:	2301      	movs	r3, #1
 8007f5a:	4652      	mov	r2, sl
 8007f5c:	4631      	mov	r1, r6
 8007f5e:	4628      	mov	r0, r5
 8007f60:	47b8      	blx	r7
 8007f62:	3001      	adds	r0, #1
 8007f64:	f43f af30 	beq.w	8007dc8 <_printf_float+0x98>
 8007f68:	f109 0901 	add.w	r9, r9, #1
 8007f6c:	e7e8      	b.n	8007f40 <_printf_float+0x210>
 8007f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	dc3b      	bgt.n	8007fec <_printf_float+0x2bc>
 8007f74:	4a1c      	ldr	r2, [pc, #112]	@ (8007fe8 <_printf_float+0x2b8>)
 8007f76:	2301      	movs	r3, #1
 8007f78:	4631      	mov	r1, r6
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	47b8      	blx	r7
 8007f7e:	3001      	adds	r0, #1
 8007f80:	f43f af22 	beq.w	8007dc8 <_printf_float+0x98>
 8007f84:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007f88:	ea59 0303 	orrs.w	r3, r9, r3
 8007f8c:	d102      	bne.n	8007f94 <_printf_float+0x264>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	07d9      	lsls	r1, r3, #31
 8007f92:	d5d7      	bpl.n	8007f44 <_printf_float+0x214>
 8007f94:	9b05      	ldr	r3, [sp, #20]
 8007f96:	465a      	mov	r2, fp
 8007f98:	4631      	mov	r1, r6
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	47b8      	blx	r7
 8007f9e:	3001      	adds	r0, #1
 8007fa0:	f43f af12 	beq.w	8007dc8 <_printf_float+0x98>
 8007fa4:	f04f 0a00 	mov.w	sl, #0
 8007fa8:	f104 0b1a 	add.w	fp, r4, #26
 8007fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fae:	425b      	negs	r3, r3
 8007fb0:	4553      	cmp	r3, sl
 8007fb2:	dc01      	bgt.n	8007fb8 <_printf_float+0x288>
 8007fb4:	464b      	mov	r3, r9
 8007fb6:	e794      	b.n	8007ee2 <_printf_float+0x1b2>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	465a      	mov	r2, fp
 8007fbc:	4631      	mov	r1, r6
 8007fbe:	4628      	mov	r0, r5
 8007fc0:	47b8      	blx	r7
 8007fc2:	3001      	adds	r0, #1
 8007fc4:	f43f af00 	beq.w	8007dc8 <_printf_float+0x98>
 8007fc8:	f10a 0a01 	add.w	sl, sl, #1
 8007fcc:	e7ee      	b.n	8007fac <_printf_float+0x27c>
 8007fce:	bf00      	nop
 8007fd0:	ffffffff 	.word	0xffffffff
 8007fd4:	7fefffff 	.word	0x7fefffff
 8007fd8:	0800bfcc 	.word	0x0800bfcc
 8007fdc:	0800bfc8 	.word	0x0800bfc8
 8007fe0:	0800bfd4 	.word	0x0800bfd4
 8007fe4:	0800bfd0 	.word	0x0800bfd0
 8007fe8:	0800bfd8 	.word	0x0800bfd8
 8007fec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007fee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ff2:	4553      	cmp	r3, sl
 8007ff4:	bfa8      	it	ge
 8007ff6:	4653      	movge	r3, sl
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	4699      	mov	r9, r3
 8007ffc:	dc37      	bgt.n	800806e <_printf_float+0x33e>
 8007ffe:	2300      	movs	r3, #0
 8008000:	9307      	str	r3, [sp, #28]
 8008002:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008006:	f104 021a 	add.w	r2, r4, #26
 800800a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800800c:	9907      	ldr	r1, [sp, #28]
 800800e:	9306      	str	r3, [sp, #24]
 8008010:	eba3 0309 	sub.w	r3, r3, r9
 8008014:	428b      	cmp	r3, r1
 8008016:	dc31      	bgt.n	800807c <_printf_float+0x34c>
 8008018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800801a:	459a      	cmp	sl, r3
 800801c:	dc3b      	bgt.n	8008096 <_printf_float+0x366>
 800801e:	6823      	ldr	r3, [r4, #0]
 8008020:	07da      	lsls	r2, r3, #31
 8008022:	d438      	bmi.n	8008096 <_printf_float+0x366>
 8008024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008026:	ebaa 0903 	sub.w	r9, sl, r3
 800802a:	9b06      	ldr	r3, [sp, #24]
 800802c:	ebaa 0303 	sub.w	r3, sl, r3
 8008030:	4599      	cmp	r9, r3
 8008032:	bfa8      	it	ge
 8008034:	4699      	movge	r9, r3
 8008036:	f1b9 0f00 	cmp.w	r9, #0
 800803a:	dc34      	bgt.n	80080a6 <_printf_float+0x376>
 800803c:	f04f 0800 	mov.w	r8, #0
 8008040:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008044:	f104 0b1a 	add.w	fp, r4, #26
 8008048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800804a:	ebaa 0303 	sub.w	r3, sl, r3
 800804e:	eba3 0309 	sub.w	r3, r3, r9
 8008052:	4543      	cmp	r3, r8
 8008054:	f77f af76 	ble.w	8007f44 <_printf_float+0x214>
 8008058:	2301      	movs	r3, #1
 800805a:	465a      	mov	r2, fp
 800805c:	4631      	mov	r1, r6
 800805e:	4628      	mov	r0, r5
 8008060:	47b8      	blx	r7
 8008062:	3001      	adds	r0, #1
 8008064:	f43f aeb0 	beq.w	8007dc8 <_printf_float+0x98>
 8008068:	f108 0801 	add.w	r8, r8, #1
 800806c:	e7ec      	b.n	8008048 <_printf_float+0x318>
 800806e:	4642      	mov	r2, r8
 8008070:	4631      	mov	r1, r6
 8008072:	4628      	mov	r0, r5
 8008074:	47b8      	blx	r7
 8008076:	3001      	adds	r0, #1
 8008078:	d1c1      	bne.n	8007ffe <_printf_float+0x2ce>
 800807a:	e6a5      	b.n	8007dc8 <_printf_float+0x98>
 800807c:	2301      	movs	r3, #1
 800807e:	4631      	mov	r1, r6
 8008080:	4628      	mov	r0, r5
 8008082:	9206      	str	r2, [sp, #24]
 8008084:	47b8      	blx	r7
 8008086:	3001      	adds	r0, #1
 8008088:	f43f ae9e 	beq.w	8007dc8 <_printf_float+0x98>
 800808c:	9b07      	ldr	r3, [sp, #28]
 800808e:	9a06      	ldr	r2, [sp, #24]
 8008090:	3301      	adds	r3, #1
 8008092:	9307      	str	r3, [sp, #28]
 8008094:	e7b9      	b.n	800800a <_printf_float+0x2da>
 8008096:	9b05      	ldr	r3, [sp, #20]
 8008098:	465a      	mov	r2, fp
 800809a:	4631      	mov	r1, r6
 800809c:	4628      	mov	r0, r5
 800809e:	47b8      	blx	r7
 80080a0:	3001      	adds	r0, #1
 80080a2:	d1bf      	bne.n	8008024 <_printf_float+0x2f4>
 80080a4:	e690      	b.n	8007dc8 <_printf_float+0x98>
 80080a6:	9a06      	ldr	r2, [sp, #24]
 80080a8:	464b      	mov	r3, r9
 80080aa:	4442      	add	r2, r8
 80080ac:	4631      	mov	r1, r6
 80080ae:	4628      	mov	r0, r5
 80080b0:	47b8      	blx	r7
 80080b2:	3001      	adds	r0, #1
 80080b4:	d1c2      	bne.n	800803c <_printf_float+0x30c>
 80080b6:	e687      	b.n	8007dc8 <_printf_float+0x98>
 80080b8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80080bc:	f1b9 0f01 	cmp.w	r9, #1
 80080c0:	dc01      	bgt.n	80080c6 <_printf_float+0x396>
 80080c2:	07db      	lsls	r3, r3, #31
 80080c4:	d536      	bpl.n	8008134 <_printf_float+0x404>
 80080c6:	2301      	movs	r3, #1
 80080c8:	4642      	mov	r2, r8
 80080ca:	4631      	mov	r1, r6
 80080cc:	4628      	mov	r0, r5
 80080ce:	47b8      	blx	r7
 80080d0:	3001      	adds	r0, #1
 80080d2:	f43f ae79 	beq.w	8007dc8 <_printf_float+0x98>
 80080d6:	9b05      	ldr	r3, [sp, #20]
 80080d8:	465a      	mov	r2, fp
 80080da:	4631      	mov	r1, r6
 80080dc:	4628      	mov	r0, r5
 80080de:	47b8      	blx	r7
 80080e0:	3001      	adds	r0, #1
 80080e2:	f43f ae71 	beq.w	8007dc8 <_printf_float+0x98>
 80080e6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80080ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80080ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080f2:	f109 39ff 	add.w	r9, r9, #4294967295
 80080f6:	d018      	beq.n	800812a <_printf_float+0x3fa>
 80080f8:	464b      	mov	r3, r9
 80080fa:	f108 0201 	add.w	r2, r8, #1
 80080fe:	4631      	mov	r1, r6
 8008100:	4628      	mov	r0, r5
 8008102:	47b8      	blx	r7
 8008104:	3001      	adds	r0, #1
 8008106:	d10c      	bne.n	8008122 <_printf_float+0x3f2>
 8008108:	e65e      	b.n	8007dc8 <_printf_float+0x98>
 800810a:	2301      	movs	r3, #1
 800810c:	465a      	mov	r2, fp
 800810e:	4631      	mov	r1, r6
 8008110:	4628      	mov	r0, r5
 8008112:	47b8      	blx	r7
 8008114:	3001      	adds	r0, #1
 8008116:	f43f ae57 	beq.w	8007dc8 <_printf_float+0x98>
 800811a:	f108 0801 	add.w	r8, r8, #1
 800811e:	45c8      	cmp	r8, r9
 8008120:	dbf3      	blt.n	800810a <_printf_float+0x3da>
 8008122:	4653      	mov	r3, sl
 8008124:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008128:	e6dc      	b.n	8007ee4 <_printf_float+0x1b4>
 800812a:	f04f 0800 	mov.w	r8, #0
 800812e:	f104 0b1a 	add.w	fp, r4, #26
 8008132:	e7f4      	b.n	800811e <_printf_float+0x3ee>
 8008134:	2301      	movs	r3, #1
 8008136:	4642      	mov	r2, r8
 8008138:	e7e1      	b.n	80080fe <_printf_float+0x3ce>
 800813a:	2301      	movs	r3, #1
 800813c:	464a      	mov	r2, r9
 800813e:	4631      	mov	r1, r6
 8008140:	4628      	mov	r0, r5
 8008142:	47b8      	blx	r7
 8008144:	3001      	adds	r0, #1
 8008146:	f43f ae3f 	beq.w	8007dc8 <_printf_float+0x98>
 800814a:	f108 0801 	add.w	r8, r8, #1
 800814e:	68e3      	ldr	r3, [r4, #12]
 8008150:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008152:	1a5b      	subs	r3, r3, r1
 8008154:	4543      	cmp	r3, r8
 8008156:	dcf0      	bgt.n	800813a <_printf_float+0x40a>
 8008158:	e6f8      	b.n	8007f4c <_printf_float+0x21c>
 800815a:	f04f 0800 	mov.w	r8, #0
 800815e:	f104 0919 	add.w	r9, r4, #25
 8008162:	e7f4      	b.n	800814e <_printf_float+0x41e>

08008164 <_printf_common>:
 8008164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008168:	4616      	mov	r6, r2
 800816a:	4698      	mov	r8, r3
 800816c:	688a      	ldr	r2, [r1, #8]
 800816e:	690b      	ldr	r3, [r1, #16]
 8008170:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008174:	4293      	cmp	r3, r2
 8008176:	bfb8      	it	lt
 8008178:	4613      	movlt	r3, r2
 800817a:	6033      	str	r3, [r6, #0]
 800817c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008180:	4607      	mov	r7, r0
 8008182:	460c      	mov	r4, r1
 8008184:	b10a      	cbz	r2, 800818a <_printf_common+0x26>
 8008186:	3301      	adds	r3, #1
 8008188:	6033      	str	r3, [r6, #0]
 800818a:	6823      	ldr	r3, [r4, #0]
 800818c:	0699      	lsls	r1, r3, #26
 800818e:	bf42      	ittt	mi
 8008190:	6833      	ldrmi	r3, [r6, #0]
 8008192:	3302      	addmi	r3, #2
 8008194:	6033      	strmi	r3, [r6, #0]
 8008196:	6825      	ldr	r5, [r4, #0]
 8008198:	f015 0506 	ands.w	r5, r5, #6
 800819c:	d106      	bne.n	80081ac <_printf_common+0x48>
 800819e:	f104 0a19 	add.w	sl, r4, #25
 80081a2:	68e3      	ldr	r3, [r4, #12]
 80081a4:	6832      	ldr	r2, [r6, #0]
 80081a6:	1a9b      	subs	r3, r3, r2
 80081a8:	42ab      	cmp	r3, r5
 80081aa:	dc26      	bgt.n	80081fa <_printf_common+0x96>
 80081ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80081b0:	6822      	ldr	r2, [r4, #0]
 80081b2:	3b00      	subs	r3, #0
 80081b4:	bf18      	it	ne
 80081b6:	2301      	movne	r3, #1
 80081b8:	0692      	lsls	r2, r2, #26
 80081ba:	d42b      	bmi.n	8008214 <_printf_common+0xb0>
 80081bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80081c0:	4641      	mov	r1, r8
 80081c2:	4638      	mov	r0, r7
 80081c4:	47c8      	blx	r9
 80081c6:	3001      	adds	r0, #1
 80081c8:	d01e      	beq.n	8008208 <_printf_common+0xa4>
 80081ca:	6823      	ldr	r3, [r4, #0]
 80081cc:	6922      	ldr	r2, [r4, #16]
 80081ce:	f003 0306 	and.w	r3, r3, #6
 80081d2:	2b04      	cmp	r3, #4
 80081d4:	bf02      	ittt	eq
 80081d6:	68e5      	ldreq	r5, [r4, #12]
 80081d8:	6833      	ldreq	r3, [r6, #0]
 80081da:	1aed      	subeq	r5, r5, r3
 80081dc:	68a3      	ldr	r3, [r4, #8]
 80081de:	bf0c      	ite	eq
 80081e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081e4:	2500      	movne	r5, #0
 80081e6:	4293      	cmp	r3, r2
 80081e8:	bfc4      	itt	gt
 80081ea:	1a9b      	subgt	r3, r3, r2
 80081ec:	18ed      	addgt	r5, r5, r3
 80081ee:	2600      	movs	r6, #0
 80081f0:	341a      	adds	r4, #26
 80081f2:	42b5      	cmp	r5, r6
 80081f4:	d11a      	bne.n	800822c <_printf_common+0xc8>
 80081f6:	2000      	movs	r0, #0
 80081f8:	e008      	b.n	800820c <_printf_common+0xa8>
 80081fa:	2301      	movs	r3, #1
 80081fc:	4652      	mov	r2, sl
 80081fe:	4641      	mov	r1, r8
 8008200:	4638      	mov	r0, r7
 8008202:	47c8      	blx	r9
 8008204:	3001      	adds	r0, #1
 8008206:	d103      	bne.n	8008210 <_printf_common+0xac>
 8008208:	f04f 30ff 	mov.w	r0, #4294967295
 800820c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008210:	3501      	adds	r5, #1
 8008212:	e7c6      	b.n	80081a2 <_printf_common+0x3e>
 8008214:	18e1      	adds	r1, r4, r3
 8008216:	1c5a      	adds	r2, r3, #1
 8008218:	2030      	movs	r0, #48	@ 0x30
 800821a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800821e:	4422      	add	r2, r4
 8008220:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008224:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008228:	3302      	adds	r3, #2
 800822a:	e7c7      	b.n	80081bc <_printf_common+0x58>
 800822c:	2301      	movs	r3, #1
 800822e:	4622      	mov	r2, r4
 8008230:	4641      	mov	r1, r8
 8008232:	4638      	mov	r0, r7
 8008234:	47c8      	blx	r9
 8008236:	3001      	adds	r0, #1
 8008238:	d0e6      	beq.n	8008208 <_printf_common+0xa4>
 800823a:	3601      	adds	r6, #1
 800823c:	e7d9      	b.n	80081f2 <_printf_common+0x8e>
	...

08008240 <_printf_i>:
 8008240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008244:	7e0f      	ldrb	r7, [r1, #24]
 8008246:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008248:	2f78      	cmp	r7, #120	@ 0x78
 800824a:	4691      	mov	r9, r2
 800824c:	4680      	mov	r8, r0
 800824e:	460c      	mov	r4, r1
 8008250:	469a      	mov	sl, r3
 8008252:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008256:	d807      	bhi.n	8008268 <_printf_i+0x28>
 8008258:	2f62      	cmp	r7, #98	@ 0x62
 800825a:	d80a      	bhi.n	8008272 <_printf_i+0x32>
 800825c:	2f00      	cmp	r7, #0
 800825e:	f000 80d1 	beq.w	8008404 <_printf_i+0x1c4>
 8008262:	2f58      	cmp	r7, #88	@ 0x58
 8008264:	f000 80b8 	beq.w	80083d8 <_printf_i+0x198>
 8008268:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800826c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008270:	e03a      	b.n	80082e8 <_printf_i+0xa8>
 8008272:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008276:	2b15      	cmp	r3, #21
 8008278:	d8f6      	bhi.n	8008268 <_printf_i+0x28>
 800827a:	a101      	add	r1, pc, #4	@ (adr r1, 8008280 <_printf_i+0x40>)
 800827c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008280:	080082d9 	.word	0x080082d9
 8008284:	080082ed 	.word	0x080082ed
 8008288:	08008269 	.word	0x08008269
 800828c:	08008269 	.word	0x08008269
 8008290:	08008269 	.word	0x08008269
 8008294:	08008269 	.word	0x08008269
 8008298:	080082ed 	.word	0x080082ed
 800829c:	08008269 	.word	0x08008269
 80082a0:	08008269 	.word	0x08008269
 80082a4:	08008269 	.word	0x08008269
 80082a8:	08008269 	.word	0x08008269
 80082ac:	080083eb 	.word	0x080083eb
 80082b0:	08008317 	.word	0x08008317
 80082b4:	080083a5 	.word	0x080083a5
 80082b8:	08008269 	.word	0x08008269
 80082bc:	08008269 	.word	0x08008269
 80082c0:	0800840d 	.word	0x0800840d
 80082c4:	08008269 	.word	0x08008269
 80082c8:	08008317 	.word	0x08008317
 80082cc:	08008269 	.word	0x08008269
 80082d0:	08008269 	.word	0x08008269
 80082d4:	080083ad 	.word	0x080083ad
 80082d8:	6833      	ldr	r3, [r6, #0]
 80082da:	1d1a      	adds	r2, r3, #4
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	6032      	str	r2, [r6, #0]
 80082e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80082e8:	2301      	movs	r3, #1
 80082ea:	e09c      	b.n	8008426 <_printf_i+0x1e6>
 80082ec:	6833      	ldr	r3, [r6, #0]
 80082ee:	6820      	ldr	r0, [r4, #0]
 80082f0:	1d19      	adds	r1, r3, #4
 80082f2:	6031      	str	r1, [r6, #0]
 80082f4:	0606      	lsls	r6, r0, #24
 80082f6:	d501      	bpl.n	80082fc <_printf_i+0xbc>
 80082f8:	681d      	ldr	r5, [r3, #0]
 80082fa:	e003      	b.n	8008304 <_printf_i+0xc4>
 80082fc:	0645      	lsls	r5, r0, #25
 80082fe:	d5fb      	bpl.n	80082f8 <_printf_i+0xb8>
 8008300:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008304:	2d00      	cmp	r5, #0
 8008306:	da03      	bge.n	8008310 <_printf_i+0xd0>
 8008308:	232d      	movs	r3, #45	@ 0x2d
 800830a:	426d      	negs	r5, r5
 800830c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008310:	4858      	ldr	r0, [pc, #352]	@ (8008474 <_printf_i+0x234>)
 8008312:	230a      	movs	r3, #10
 8008314:	e011      	b.n	800833a <_printf_i+0xfa>
 8008316:	6821      	ldr	r1, [r4, #0]
 8008318:	6833      	ldr	r3, [r6, #0]
 800831a:	0608      	lsls	r0, r1, #24
 800831c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008320:	d402      	bmi.n	8008328 <_printf_i+0xe8>
 8008322:	0649      	lsls	r1, r1, #25
 8008324:	bf48      	it	mi
 8008326:	b2ad      	uxthmi	r5, r5
 8008328:	2f6f      	cmp	r7, #111	@ 0x6f
 800832a:	4852      	ldr	r0, [pc, #328]	@ (8008474 <_printf_i+0x234>)
 800832c:	6033      	str	r3, [r6, #0]
 800832e:	bf14      	ite	ne
 8008330:	230a      	movne	r3, #10
 8008332:	2308      	moveq	r3, #8
 8008334:	2100      	movs	r1, #0
 8008336:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800833a:	6866      	ldr	r6, [r4, #4]
 800833c:	60a6      	str	r6, [r4, #8]
 800833e:	2e00      	cmp	r6, #0
 8008340:	db05      	blt.n	800834e <_printf_i+0x10e>
 8008342:	6821      	ldr	r1, [r4, #0]
 8008344:	432e      	orrs	r6, r5
 8008346:	f021 0104 	bic.w	r1, r1, #4
 800834a:	6021      	str	r1, [r4, #0]
 800834c:	d04b      	beq.n	80083e6 <_printf_i+0x1a6>
 800834e:	4616      	mov	r6, r2
 8008350:	fbb5 f1f3 	udiv	r1, r5, r3
 8008354:	fb03 5711 	mls	r7, r3, r1, r5
 8008358:	5dc7      	ldrb	r7, [r0, r7]
 800835a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800835e:	462f      	mov	r7, r5
 8008360:	42bb      	cmp	r3, r7
 8008362:	460d      	mov	r5, r1
 8008364:	d9f4      	bls.n	8008350 <_printf_i+0x110>
 8008366:	2b08      	cmp	r3, #8
 8008368:	d10b      	bne.n	8008382 <_printf_i+0x142>
 800836a:	6823      	ldr	r3, [r4, #0]
 800836c:	07df      	lsls	r7, r3, #31
 800836e:	d508      	bpl.n	8008382 <_printf_i+0x142>
 8008370:	6923      	ldr	r3, [r4, #16]
 8008372:	6861      	ldr	r1, [r4, #4]
 8008374:	4299      	cmp	r1, r3
 8008376:	bfde      	ittt	le
 8008378:	2330      	movle	r3, #48	@ 0x30
 800837a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800837e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008382:	1b92      	subs	r2, r2, r6
 8008384:	6122      	str	r2, [r4, #16]
 8008386:	f8cd a000 	str.w	sl, [sp]
 800838a:	464b      	mov	r3, r9
 800838c:	aa03      	add	r2, sp, #12
 800838e:	4621      	mov	r1, r4
 8008390:	4640      	mov	r0, r8
 8008392:	f7ff fee7 	bl	8008164 <_printf_common>
 8008396:	3001      	adds	r0, #1
 8008398:	d14a      	bne.n	8008430 <_printf_i+0x1f0>
 800839a:	f04f 30ff 	mov.w	r0, #4294967295
 800839e:	b004      	add	sp, #16
 80083a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a4:	6823      	ldr	r3, [r4, #0]
 80083a6:	f043 0320 	orr.w	r3, r3, #32
 80083aa:	6023      	str	r3, [r4, #0]
 80083ac:	4832      	ldr	r0, [pc, #200]	@ (8008478 <_printf_i+0x238>)
 80083ae:	2778      	movs	r7, #120	@ 0x78
 80083b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80083b4:	6823      	ldr	r3, [r4, #0]
 80083b6:	6831      	ldr	r1, [r6, #0]
 80083b8:	061f      	lsls	r7, r3, #24
 80083ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80083be:	d402      	bmi.n	80083c6 <_printf_i+0x186>
 80083c0:	065f      	lsls	r7, r3, #25
 80083c2:	bf48      	it	mi
 80083c4:	b2ad      	uxthmi	r5, r5
 80083c6:	6031      	str	r1, [r6, #0]
 80083c8:	07d9      	lsls	r1, r3, #31
 80083ca:	bf44      	itt	mi
 80083cc:	f043 0320 	orrmi.w	r3, r3, #32
 80083d0:	6023      	strmi	r3, [r4, #0]
 80083d2:	b11d      	cbz	r5, 80083dc <_printf_i+0x19c>
 80083d4:	2310      	movs	r3, #16
 80083d6:	e7ad      	b.n	8008334 <_printf_i+0xf4>
 80083d8:	4826      	ldr	r0, [pc, #152]	@ (8008474 <_printf_i+0x234>)
 80083da:	e7e9      	b.n	80083b0 <_printf_i+0x170>
 80083dc:	6823      	ldr	r3, [r4, #0]
 80083de:	f023 0320 	bic.w	r3, r3, #32
 80083e2:	6023      	str	r3, [r4, #0]
 80083e4:	e7f6      	b.n	80083d4 <_printf_i+0x194>
 80083e6:	4616      	mov	r6, r2
 80083e8:	e7bd      	b.n	8008366 <_printf_i+0x126>
 80083ea:	6833      	ldr	r3, [r6, #0]
 80083ec:	6825      	ldr	r5, [r4, #0]
 80083ee:	6961      	ldr	r1, [r4, #20]
 80083f0:	1d18      	adds	r0, r3, #4
 80083f2:	6030      	str	r0, [r6, #0]
 80083f4:	062e      	lsls	r6, r5, #24
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	d501      	bpl.n	80083fe <_printf_i+0x1be>
 80083fa:	6019      	str	r1, [r3, #0]
 80083fc:	e002      	b.n	8008404 <_printf_i+0x1c4>
 80083fe:	0668      	lsls	r0, r5, #25
 8008400:	d5fb      	bpl.n	80083fa <_printf_i+0x1ba>
 8008402:	8019      	strh	r1, [r3, #0]
 8008404:	2300      	movs	r3, #0
 8008406:	6123      	str	r3, [r4, #16]
 8008408:	4616      	mov	r6, r2
 800840a:	e7bc      	b.n	8008386 <_printf_i+0x146>
 800840c:	6833      	ldr	r3, [r6, #0]
 800840e:	1d1a      	adds	r2, r3, #4
 8008410:	6032      	str	r2, [r6, #0]
 8008412:	681e      	ldr	r6, [r3, #0]
 8008414:	6862      	ldr	r2, [r4, #4]
 8008416:	2100      	movs	r1, #0
 8008418:	4630      	mov	r0, r6
 800841a:	f7f7 ff11 	bl	8000240 <memchr>
 800841e:	b108      	cbz	r0, 8008424 <_printf_i+0x1e4>
 8008420:	1b80      	subs	r0, r0, r6
 8008422:	6060      	str	r0, [r4, #4]
 8008424:	6863      	ldr	r3, [r4, #4]
 8008426:	6123      	str	r3, [r4, #16]
 8008428:	2300      	movs	r3, #0
 800842a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800842e:	e7aa      	b.n	8008386 <_printf_i+0x146>
 8008430:	6923      	ldr	r3, [r4, #16]
 8008432:	4632      	mov	r2, r6
 8008434:	4649      	mov	r1, r9
 8008436:	4640      	mov	r0, r8
 8008438:	47d0      	blx	sl
 800843a:	3001      	adds	r0, #1
 800843c:	d0ad      	beq.n	800839a <_printf_i+0x15a>
 800843e:	6823      	ldr	r3, [r4, #0]
 8008440:	079b      	lsls	r3, r3, #30
 8008442:	d413      	bmi.n	800846c <_printf_i+0x22c>
 8008444:	68e0      	ldr	r0, [r4, #12]
 8008446:	9b03      	ldr	r3, [sp, #12]
 8008448:	4298      	cmp	r0, r3
 800844a:	bfb8      	it	lt
 800844c:	4618      	movlt	r0, r3
 800844e:	e7a6      	b.n	800839e <_printf_i+0x15e>
 8008450:	2301      	movs	r3, #1
 8008452:	4632      	mov	r2, r6
 8008454:	4649      	mov	r1, r9
 8008456:	4640      	mov	r0, r8
 8008458:	47d0      	blx	sl
 800845a:	3001      	adds	r0, #1
 800845c:	d09d      	beq.n	800839a <_printf_i+0x15a>
 800845e:	3501      	adds	r5, #1
 8008460:	68e3      	ldr	r3, [r4, #12]
 8008462:	9903      	ldr	r1, [sp, #12]
 8008464:	1a5b      	subs	r3, r3, r1
 8008466:	42ab      	cmp	r3, r5
 8008468:	dcf2      	bgt.n	8008450 <_printf_i+0x210>
 800846a:	e7eb      	b.n	8008444 <_printf_i+0x204>
 800846c:	2500      	movs	r5, #0
 800846e:	f104 0619 	add.w	r6, r4, #25
 8008472:	e7f5      	b.n	8008460 <_printf_i+0x220>
 8008474:	0800bfda 	.word	0x0800bfda
 8008478:	0800bfeb 	.word	0x0800bfeb

0800847c <_scanf_float>:
 800847c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008480:	b087      	sub	sp, #28
 8008482:	4691      	mov	r9, r2
 8008484:	9303      	str	r3, [sp, #12]
 8008486:	688b      	ldr	r3, [r1, #8]
 8008488:	1e5a      	subs	r2, r3, #1
 800848a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800848e:	bf81      	itttt	hi
 8008490:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008494:	eb03 0b05 	addhi.w	fp, r3, r5
 8008498:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800849c:	608b      	strhi	r3, [r1, #8]
 800849e:	680b      	ldr	r3, [r1, #0]
 80084a0:	460a      	mov	r2, r1
 80084a2:	f04f 0500 	mov.w	r5, #0
 80084a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80084aa:	f842 3b1c 	str.w	r3, [r2], #28
 80084ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80084b2:	4680      	mov	r8, r0
 80084b4:	460c      	mov	r4, r1
 80084b6:	bf98      	it	ls
 80084b8:	f04f 0b00 	movls.w	fp, #0
 80084bc:	9201      	str	r2, [sp, #4]
 80084be:	4616      	mov	r6, r2
 80084c0:	46aa      	mov	sl, r5
 80084c2:	462f      	mov	r7, r5
 80084c4:	9502      	str	r5, [sp, #8]
 80084c6:	68a2      	ldr	r2, [r4, #8]
 80084c8:	b15a      	cbz	r2, 80084e2 <_scanf_float+0x66>
 80084ca:	f8d9 3000 	ldr.w	r3, [r9]
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	2b4e      	cmp	r3, #78	@ 0x4e
 80084d2:	d863      	bhi.n	800859c <_scanf_float+0x120>
 80084d4:	2b40      	cmp	r3, #64	@ 0x40
 80084d6:	d83b      	bhi.n	8008550 <_scanf_float+0xd4>
 80084d8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80084dc:	b2c8      	uxtb	r0, r1
 80084de:	280e      	cmp	r0, #14
 80084e0:	d939      	bls.n	8008556 <_scanf_float+0xda>
 80084e2:	b11f      	cbz	r7, 80084ec <_scanf_float+0x70>
 80084e4:	6823      	ldr	r3, [r4, #0]
 80084e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084ea:	6023      	str	r3, [r4, #0]
 80084ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084f0:	f1ba 0f01 	cmp.w	sl, #1
 80084f4:	f200 8114 	bhi.w	8008720 <_scanf_float+0x2a4>
 80084f8:	9b01      	ldr	r3, [sp, #4]
 80084fa:	429e      	cmp	r6, r3
 80084fc:	f200 8105 	bhi.w	800870a <_scanf_float+0x28e>
 8008500:	2001      	movs	r0, #1
 8008502:	b007      	add	sp, #28
 8008504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008508:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800850c:	2a0d      	cmp	r2, #13
 800850e:	d8e8      	bhi.n	80084e2 <_scanf_float+0x66>
 8008510:	a101      	add	r1, pc, #4	@ (adr r1, 8008518 <_scanf_float+0x9c>)
 8008512:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008516:	bf00      	nop
 8008518:	08008661 	.word	0x08008661
 800851c:	080084e3 	.word	0x080084e3
 8008520:	080084e3 	.word	0x080084e3
 8008524:	080084e3 	.word	0x080084e3
 8008528:	080086bd 	.word	0x080086bd
 800852c:	08008697 	.word	0x08008697
 8008530:	080084e3 	.word	0x080084e3
 8008534:	080084e3 	.word	0x080084e3
 8008538:	0800866f 	.word	0x0800866f
 800853c:	080084e3 	.word	0x080084e3
 8008540:	080084e3 	.word	0x080084e3
 8008544:	080084e3 	.word	0x080084e3
 8008548:	080084e3 	.word	0x080084e3
 800854c:	0800862b 	.word	0x0800862b
 8008550:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008554:	e7da      	b.n	800850c <_scanf_float+0x90>
 8008556:	290e      	cmp	r1, #14
 8008558:	d8c3      	bhi.n	80084e2 <_scanf_float+0x66>
 800855a:	a001      	add	r0, pc, #4	@ (adr r0, 8008560 <_scanf_float+0xe4>)
 800855c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008560:	0800861b 	.word	0x0800861b
 8008564:	080084e3 	.word	0x080084e3
 8008568:	0800861b 	.word	0x0800861b
 800856c:	080086ab 	.word	0x080086ab
 8008570:	080084e3 	.word	0x080084e3
 8008574:	080085bd 	.word	0x080085bd
 8008578:	08008601 	.word	0x08008601
 800857c:	08008601 	.word	0x08008601
 8008580:	08008601 	.word	0x08008601
 8008584:	08008601 	.word	0x08008601
 8008588:	08008601 	.word	0x08008601
 800858c:	08008601 	.word	0x08008601
 8008590:	08008601 	.word	0x08008601
 8008594:	08008601 	.word	0x08008601
 8008598:	08008601 	.word	0x08008601
 800859c:	2b6e      	cmp	r3, #110	@ 0x6e
 800859e:	d809      	bhi.n	80085b4 <_scanf_float+0x138>
 80085a0:	2b60      	cmp	r3, #96	@ 0x60
 80085a2:	d8b1      	bhi.n	8008508 <_scanf_float+0x8c>
 80085a4:	2b54      	cmp	r3, #84	@ 0x54
 80085a6:	d07b      	beq.n	80086a0 <_scanf_float+0x224>
 80085a8:	2b59      	cmp	r3, #89	@ 0x59
 80085aa:	d19a      	bne.n	80084e2 <_scanf_float+0x66>
 80085ac:	2d07      	cmp	r5, #7
 80085ae:	d198      	bne.n	80084e2 <_scanf_float+0x66>
 80085b0:	2508      	movs	r5, #8
 80085b2:	e02f      	b.n	8008614 <_scanf_float+0x198>
 80085b4:	2b74      	cmp	r3, #116	@ 0x74
 80085b6:	d073      	beq.n	80086a0 <_scanf_float+0x224>
 80085b8:	2b79      	cmp	r3, #121	@ 0x79
 80085ba:	e7f6      	b.n	80085aa <_scanf_float+0x12e>
 80085bc:	6821      	ldr	r1, [r4, #0]
 80085be:	05c8      	lsls	r0, r1, #23
 80085c0:	d51e      	bpl.n	8008600 <_scanf_float+0x184>
 80085c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80085c6:	6021      	str	r1, [r4, #0]
 80085c8:	3701      	adds	r7, #1
 80085ca:	f1bb 0f00 	cmp.w	fp, #0
 80085ce:	d003      	beq.n	80085d8 <_scanf_float+0x15c>
 80085d0:	3201      	adds	r2, #1
 80085d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80085d6:	60a2      	str	r2, [r4, #8]
 80085d8:	68a3      	ldr	r3, [r4, #8]
 80085da:	3b01      	subs	r3, #1
 80085dc:	60a3      	str	r3, [r4, #8]
 80085de:	6923      	ldr	r3, [r4, #16]
 80085e0:	3301      	adds	r3, #1
 80085e2:	6123      	str	r3, [r4, #16]
 80085e4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80085e8:	3b01      	subs	r3, #1
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f8c9 3004 	str.w	r3, [r9, #4]
 80085f0:	f340 8082 	ble.w	80086f8 <_scanf_float+0x27c>
 80085f4:	f8d9 3000 	ldr.w	r3, [r9]
 80085f8:	3301      	adds	r3, #1
 80085fa:	f8c9 3000 	str.w	r3, [r9]
 80085fe:	e762      	b.n	80084c6 <_scanf_float+0x4a>
 8008600:	eb1a 0105 	adds.w	r1, sl, r5
 8008604:	f47f af6d 	bne.w	80084e2 <_scanf_float+0x66>
 8008608:	6822      	ldr	r2, [r4, #0]
 800860a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800860e:	6022      	str	r2, [r4, #0]
 8008610:	460d      	mov	r5, r1
 8008612:	468a      	mov	sl, r1
 8008614:	f806 3b01 	strb.w	r3, [r6], #1
 8008618:	e7de      	b.n	80085d8 <_scanf_float+0x15c>
 800861a:	6822      	ldr	r2, [r4, #0]
 800861c:	0610      	lsls	r0, r2, #24
 800861e:	f57f af60 	bpl.w	80084e2 <_scanf_float+0x66>
 8008622:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008626:	6022      	str	r2, [r4, #0]
 8008628:	e7f4      	b.n	8008614 <_scanf_float+0x198>
 800862a:	f1ba 0f00 	cmp.w	sl, #0
 800862e:	d10c      	bne.n	800864a <_scanf_float+0x1ce>
 8008630:	b977      	cbnz	r7, 8008650 <_scanf_float+0x1d4>
 8008632:	6822      	ldr	r2, [r4, #0]
 8008634:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008638:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800863c:	d108      	bne.n	8008650 <_scanf_float+0x1d4>
 800863e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008642:	6022      	str	r2, [r4, #0]
 8008644:	f04f 0a01 	mov.w	sl, #1
 8008648:	e7e4      	b.n	8008614 <_scanf_float+0x198>
 800864a:	f1ba 0f02 	cmp.w	sl, #2
 800864e:	d050      	beq.n	80086f2 <_scanf_float+0x276>
 8008650:	2d01      	cmp	r5, #1
 8008652:	d002      	beq.n	800865a <_scanf_float+0x1de>
 8008654:	2d04      	cmp	r5, #4
 8008656:	f47f af44 	bne.w	80084e2 <_scanf_float+0x66>
 800865a:	3501      	adds	r5, #1
 800865c:	b2ed      	uxtb	r5, r5
 800865e:	e7d9      	b.n	8008614 <_scanf_float+0x198>
 8008660:	f1ba 0f01 	cmp.w	sl, #1
 8008664:	f47f af3d 	bne.w	80084e2 <_scanf_float+0x66>
 8008668:	f04f 0a02 	mov.w	sl, #2
 800866c:	e7d2      	b.n	8008614 <_scanf_float+0x198>
 800866e:	b975      	cbnz	r5, 800868e <_scanf_float+0x212>
 8008670:	2f00      	cmp	r7, #0
 8008672:	f47f af37 	bne.w	80084e4 <_scanf_float+0x68>
 8008676:	6822      	ldr	r2, [r4, #0]
 8008678:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800867c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008680:	f040 80fc 	bne.w	800887c <_scanf_float+0x400>
 8008684:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008688:	6022      	str	r2, [r4, #0]
 800868a:	2501      	movs	r5, #1
 800868c:	e7c2      	b.n	8008614 <_scanf_float+0x198>
 800868e:	2d03      	cmp	r5, #3
 8008690:	d0e3      	beq.n	800865a <_scanf_float+0x1de>
 8008692:	2d05      	cmp	r5, #5
 8008694:	e7df      	b.n	8008656 <_scanf_float+0x1da>
 8008696:	2d02      	cmp	r5, #2
 8008698:	f47f af23 	bne.w	80084e2 <_scanf_float+0x66>
 800869c:	2503      	movs	r5, #3
 800869e:	e7b9      	b.n	8008614 <_scanf_float+0x198>
 80086a0:	2d06      	cmp	r5, #6
 80086a2:	f47f af1e 	bne.w	80084e2 <_scanf_float+0x66>
 80086a6:	2507      	movs	r5, #7
 80086a8:	e7b4      	b.n	8008614 <_scanf_float+0x198>
 80086aa:	6822      	ldr	r2, [r4, #0]
 80086ac:	0591      	lsls	r1, r2, #22
 80086ae:	f57f af18 	bpl.w	80084e2 <_scanf_float+0x66>
 80086b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80086b6:	6022      	str	r2, [r4, #0]
 80086b8:	9702      	str	r7, [sp, #8]
 80086ba:	e7ab      	b.n	8008614 <_scanf_float+0x198>
 80086bc:	6822      	ldr	r2, [r4, #0]
 80086be:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80086c2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80086c6:	d005      	beq.n	80086d4 <_scanf_float+0x258>
 80086c8:	0550      	lsls	r0, r2, #21
 80086ca:	f57f af0a 	bpl.w	80084e2 <_scanf_float+0x66>
 80086ce:	2f00      	cmp	r7, #0
 80086d0:	f000 80d4 	beq.w	800887c <_scanf_float+0x400>
 80086d4:	0591      	lsls	r1, r2, #22
 80086d6:	bf58      	it	pl
 80086d8:	9902      	ldrpl	r1, [sp, #8]
 80086da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80086de:	bf58      	it	pl
 80086e0:	1a79      	subpl	r1, r7, r1
 80086e2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80086e6:	bf58      	it	pl
 80086e8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80086ec:	6022      	str	r2, [r4, #0]
 80086ee:	2700      	movs	r7, #0
 80086f0:	e790      	b.n	8008614 <_scanf_float+0x198>
 80086f2:	f04f 0a03 	mov.w	sl, #3
 80086f6:	e78d      	b.n	8008614 <_scanf_float+0x198>
 80086f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80086fc:	4649      	mov	r1, r9
 80086fe:	4640      	mov	r0, r8
 8008700:	4798      	blx	r3
 8008702:	2800      	cmp	r0, #0
 8008704:	f43f aedf 	beq.w	80084c6 <_scanf_float+0x4a>
 8008708:	e6eb      	b.n	80084e2 <_scanf_float+0x66>
 800870a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800870e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008712:	464a      	mov	r2, r9
 8008714:	4640      	mov	r0, r8
 8008716:	4798      	blx	r3
 8008718:	6923      	ldr	r3, [r4, #16]
 800871a:	3b01      	subs	r3, #1
 800871c:	6123      	str	r3, [r4, #16]
 800871e:	e6eb      	b.n	80084f8 <_scanf_float+0x7c>
 8008720:	1e6b      	subs	r3, r5, #1
 8008722:	2b06      	cmp	r3, #6
 8008724:	d824      	bhi.n	8008770 <_scanf_float+0x2f4>
 8008726:	2d02      	cmp	r5, #2
 8008728:	d836      	bhi.n	8008798 <_scanf_float+0x31c>
 800872a:	9b01      	ldr	r3, [sp, #4]
 800872c:	429e      	cmp	r6, r3
 800872e:	f67f aee7 	bls.w	8008500 <_scanf_float+0x84>
 8008732:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008736:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800873a:	464a      	mov	r2, r9
 800873c:	4640      	mov	r0, r8
 800873e:	4798      	blx	r3
 8008740:	6923      	ldr	r3, [r4, #16]
 8008742:	3b01      	subs	r3, #1
 8008744:	6123      	str	r3, [r4, #16]
 8008746:	e7f0      	b.n	800872a <_scanf_float+0x2ae>
 8008748:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800874c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008750:	464a      	mov	r2, r9
 8008752:	4640      	mov	r0, r8
 8008754:	4798      	blx	r3
 8008756:	6923      	ldr	r3, [r4, #16]
 8008758:	3b01      	subs	r3, #1
 800875a:	6123      	str	r3, [r4, #16]
 800875c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008760:	fa5f fa8a 	uxtb.w	sl, sl
 8008764:	f1ba 0f02 	cmp.w	sl, #2
 8008768:	d1ee      	bne.n	8008748 <_scanf_float+0x2cc>
 800876a:	3d03      	subs	r5, #3
 800876c:	b2ed      	uxtb	r5, r5
 800876e:	1b76      	subs	r6, r6, r5
 8008770:	6823      	ldr	r3, [r4, #0]
 8008772:	05da      	lsls	r2, r3, #23
 8008774:	d530      	bpl.n	80087d8 <_scanf_float+0x35c>
 8008776:	055b      	lsls	r3, r3, #21
 8008778:	d511      	bpl.n	800879e <_scanf_float+0x322>
 800877a:	9b01      	ldr	r3, [sp, #4]
 800877c:	429e      	cmp	r6, r3
 800877e:	f67f aebf 	bls.w	8008500 <_scanf_float+0x84>
 8008782:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008786:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800878a:	464a      	mov	r2, r9
 800878c:	4640      	mov	r0, r8
 800878e:	4798      	blx	r3
 8008790:	6923      	ldr	r3, [r4, #16]
 8008792:	3b01      	subs	r3, #1
 8008794:	6123      	str	r3, [r4, #16]
 8008796:	e7f0      	b.n	800877a <_scanf_float+0x2fe>
 8008798:	46aa      	mov	sl, r5
 800879a:	46b3      	mov	fp, r6
 800879c:	e7de      	b.n	800875c <_scanf_float+0x2e0>
 800879e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80087a2:	6923      	ldr	r3, [r4, #16]
 80087a4:	2965      	cmp	r1, #101	@ 0x65
 80087a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80087aa:	f106 35ff 	add.w	r5, r6, #4294967295
 80087ae:	6123      	str	r3, [r4, #16]
 80087b0:	d00c      	beq.n	80087cc <_scanf_float+0x350>
 80087b2:	2945      	cmp	r1, #69	@ 0x45
 80087b4:	d00a      	beq.n	80087cc <_scanf_float+0x350>
 80087b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087ba:	464a      	mov	r2, r9
 80087bc:	4640      	mov	r0, r8
 80087be:	4798      	blx	r3
 80087c0:	6923      	ldr	r3, [r4, #16]
 80087c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80087c6:	3b01      	subs	r3, #1
 80087c8:	1eb5      	subs	r5, r6, #2
 80087ca:	6123      	str	r3, [r4, #16]
 80087cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087d0:	464a      	mov	r2, r9
 80087d2:	4640      	mov	r0, r8
 80087d4:	4798      	blx	r3
 80087d6:	462e      	mov	r6, r5
 80087d8:	6822      	ldr	r2, [r4, #0]
 80087da:	f012 0210 	ands.w	r2, r2, #16
 80087de:	d001      	beq.n	80087e4 <_scanf_float+0x368>
 80087e0:	2000      	movs	r0, #0
 80087e2:	e68e      	b.n	8008502 <_scanf_float+0x86>
 80087e4:	7032      	strb	r2, [r6, #0]
 80087e6:	6823      	ldr	r3, [r4, #0]
 80087e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80087ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087f0:	d123      	bne.n	800883a <_scanf_float+0x3be>
 80087f2:	9b02      	ldr	r3, [sp, #8]
 80087f4:	429f      	cmp	r7, r3
 80087f6:	d00a      	beq.n	800880e <_scanf_float+0x392>
 80087f8:	1bda      	subs	r2, r3, r7
 80087fa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80087fe:	429e      	cmp	r6, r3
 8008800:	bf28      	it	cs
 8008802:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008806:	491e      	ldr	r1, [pc, #120]	@ (8008880 <_scanf_float+0x404>)
 8008808:	4630      	mov	r0, r6
 800880a:	f000 f8ff 	bl	8008a0c <siprintf>
 800880e:	9901      	ldr	r1, [sp, #4]
 8008810:	2200      	movs	r2, #0
 8008812:	4640      	mov	r0, r8
 8008814:	f002 fa8e 	bl	800ad34 <_strtod_r>
 8008818:	9b03      	ldr	r3, [sp, #12]
 800881a:	6821      	ldr	r1, [r4, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f011 0f02 	tst.w	r1, #2
 8008822:	f103 0204 	add.w	r2, r3, #4
 8008826:	d015      	beq.n	8008854 <_scanf_float+0x3d8>
 8008828:	9903      	ldr	r1, [sp, #12]
 800882a:	600a      	str	r2, [r1, #0]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	ed83 0b00 	vstr	d0, [r3]
 8008832:	68e3      	ldr	r3, [r4, #12]
 8008834:	3301      	adds	r3, #1
 8008836:	60e3      	str	r3, [r4, #12]
 8008838:	e7d2      	b.n	80087e0 <_scanf_float+0x364>
 800883a:	9b04      	ldr	r3, [sp, #16]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d0e6      	beq.n	800880e <_scanf_float+0x392>
 8008840:	9905      	ldr	r1, [sp, #20]
 8008842:	230a      	movs	r3, #10
 8008844:	3101      	adds	r1, #1
 8008846:	4640      	mov	r0, r8
 8008848:	f002 faf4 	bl	800ae34 <_strtol_r>
 800884c:	9b04      	ldr	r3, [sp, #16]
 800884e:	9e05      	ldr	r6, [sp, #20]
 8008850:	1ac2      	subs	r2, r0, r3
 8008852:	e7d2      	b.n	80087fa <_scanf_float+0x37e>
 8008854:	f011 0f04 	tst.w	r1, #4
 8008858:	9903      	ldr	r1, [sp, #12]
 800885a:	600a      	str	r2, [r1, #0]
 800885c:	d1e6      	bne.n	800882c <_scanf_float+0x3b0>
 800885e:	eeb4 0b40 	vcmp.f64	d0, d0
 8008862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008866:	681d      	ldr	r5, [r3, #0]
 8008868:	d705      	bvc.n	8008876 <_scanf_float+0x3fa>
 800886a:	4806      	ldr	r0, [pc, #24]	@ (8008884 <_scanf_float+0x408>)
 800886c:	f000 f9ce 	bl	8008c0c <nanf>
 8008870:	ed85 0a00 	vstr	s0, [r5]
 8008874:	e7dd      	b.n	8008832 <_scanf_float+0x3b6>
 8008876:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800887a:	e7f9      	b.n	8008870 <_scanf_float+0x3f4>
 800887c:	2700      	movs	r7, #0
 800887e:	e635      	b.n	80084ec <_scanf_float+0x70>
 8008880:	0800bffc 	.word	0x0800bffc
 8008884:	0800c13d 	.word	0x0800c13d

08008888 <std>:
 8008888:	2300      	movs	r3, #0
 800888a:	b510      	push	{r4, lr}
 800888c:	4604      	mov	r4, r0
 800888e:	e9c0 3300 	strd	r3, r3, [r0]
 8008892:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008896:	6083      	str	r3, [r0, #8]
 8008898:	8181      	strh	r1, [r0, #12]
 800889a:	6643      	str	r3, [r0, #100]	@ 0x64
 800889c:	81c2      	strh	r2, [r0, #14]
 800889e:	6183      	str	r3, [r0, #24]
 80088a0:	4619      	mov	r1, r3
 80088a2:	2208      	movs	r2, #8
 80088a4:	305c      	adds	r0, #92	@ 0x5c
 80088a6:	f000 f916 	bl	8008ad6 <memset>
 80088aa:	4b0d      	ldr	r3, [pc, #52]	@ (80088e0 <std+0x58>)
 80088ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80088ae:	4b0d      	ldr	r3, [pc, #52]	@ (80088e4 <std+0x5c>)
 80088b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80088b2:	4b0d      	ldr	r3, [pc, #52]	@ (80088e8 <std+0x60>)
 80088b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80088b6:	4b0d      	ldr	r3, [pc, #52]	@ (80088ec <std+0x64>)
 80088b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80088ba:	4b0d      	ldr	r3, [pc, #52]	@ (80088f0 <std+0x68>)
 80088bc:	6224      	str	r4, [r4, #32]
 80088be:	429c      	cmp	r4, r3
 80088c0:	d006      	beq.n	80088d0 <std+0x48>
 80088c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80088c6:	4294      	cmp	r4, r2
 80088c8:	d002      	beq.n	80088d0 <std+0x48>
 80088ca:	33d0      	adds	r3, #208	@ 0xd0
 80088cc:	429c      	cmp	r4, r3
 80088ce:	d105      	bne.n	80088dc <std+0x54>
 80088d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80088d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088d8:	f7f8 bfe0 	b.w	800189c <__retarget_lock_init_recursive>
 80088dc:	bd10      	pop	{r4, pc}
 80088de:	bf00      	nop
 80088e0:	08008a51 	.word	0x08008a51
 80088e4:	08008a73 	.word	0x08008a73
 80088e8:	08008aab 	.word	0x08008aab
 80088ec:	08008acf 	.word	0x08008acf
 80088f0:	2000043c 	.word	0x2000043c

080088f4 <stdio_exit_handler>:
 80088f4:	4a02      	ldr	r2, [pc, #8]	@ (8008900 <stdio_exit_handler+0xc>)
 80088f6:	4903      	ldr	r1, [pc, #12]	@ (8008904 <stdio_exit_handler+0x10>)
 80088f8:	4803      	ldr	r0, [pc, #12]	@ (8008908 <stdio_exit_handler+0x14>)
 80088fa:	f000 b869 	b.w	80089d0 <_fwalk_sglue>
 80088fe:	bf00      	nop
 8008900:	20000014 	.word	0x20000014
 8008904:	0800b1f1 	.word	0x0800b1f1
 8008908:	20000024 	.word	0x20000024

0800890c <cleanup_stdio>:
 800890c:	6841      	ldr	r1, [r0, #4]
 800890e:	4b0c      	ldr	r3, [pc, #48]	@ (8008940 <cleanup_stdio+0x34>)
 8008910:	4299      	cmp	r1, r3
 8008912:	b510      	push	{r4, lr}
 8008914:	4604      	mov	r4, r0
 8008916:	d001      	beq.n	800891c <cleanup_stdio+0x10>
 8008918:	f002 fc6a 	bl	800b1f0 <_fflush_r>
 800891c:	68a1      	ldr	r1, [r4, #8]
 800891e:	4b09      	ldr	r3, [pc, #36]	@ (8008944 <cleanup_stdio+0x38>)
 8008920:	4299      	cmp	r1, r3
 8008922:	d002      	beq.n	800892a <cleanup_stdio+0x1e>
 8008924:	4620      	mov	r0, r4
 8008926:	f002 fc63 	bl	800b1f0 <_fflush_r>
 800892a:	68e1      	ldr	r1, [r4, #12]
 800892c:	4b06      	ldr	r3, [pc, #24]	@ (8008948 <cleanup_stdio+0x3c>)
 800892e:	4299      	cmp	r1, r3
 8008930:	d004      	beq.n	800893c <cleanup_stdio+0x30>
 8008932:	4620      	mov	r0, r4
 8008934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008938:	f002 bc5a 	b.w	800b1f0 <_fflush_r>
 800893c:	bd10      	pop	{r4, pc}
 800893e:	bf00      	nop
 8008940:	2000043c 	.word	0x2000043c
 8008944:	200004a4 	.word	0x200004a4
 8008948:	2000050c 	.word	0x2000050c

0800894c <global_stdio_init.part.0>:
 800894c:	b510      	push	{r4, lr}
 800894e:	4b0b      	ldr	r3, [pc, #44]	@ (800897c <global_stdio_init.part.0+0x30>)
 8008950:	4c0b      	ldr	r4, [pc, #44]	@ (8008980 <global_stdio_init.part.0+0x34>)
 8008952:	4a0c      	ldr	r2, [pc, #48]	@ (8008984 <global_stdio_init.part.0+0x38>)
 8008954:	601a      	str	r2, [r3, #0]
 8008956:	4620      	mov	r0, r4
 8008958:	2200      	movs	r2, #0
 800895a:	2104      	movs	r1, #4
 800895c:	f7ff ff94 	bl	8008888 <std>
 8008960:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008964:	2201      	movs	r2, #1
 8008966:	2109      	movs	r1, #9
 8008968:	f7ff ff8e 	bl	8008888 <std>
 800896c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008970:	2202      	movs	r2, #2
 8008972:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008976:	2112      	movs	r1, #18
 8008978:	f7ff bf86 	b.w	8008888 <std>
 800897c:	20000574 	.word	0x20000574
 8008980:	2000043c 	.word	0x2000043c
 8008984:	080088f5 	.word	0x080088f5

08008988 <__sfp_lock_acquire>:
 8008988:	4801      	ldr	r0, [pc, #4]	@ (8008990 <__sfp_lock_acquire+0x8>)
 800898a:	f7f8 bfae 	b.w	80018ea <__retarget_lock_acquire_recursive>
 800898e:	bf00      	nop
 8008990:	2000041c 	.word	0x2000041c

08008994 <__sfp_lock_release>:
 8008994:	4801      	ldr	r0, [pc, #4]	@ (800899c <__sfp_lock_release+0x8>)
 8008996:	f7f8 bfbd 	b.w	8001914 <__retarget_lock_release_recursive>
 800899a:	bf00      	nop
 800899c:	2000041c 	.word	0x2000041c

080089a0 <__sinit>:
 80089a0:	b510      	push	{r4, lr}
 80089a2:	4604      	mov	r4, r0
 80089a4:	f7ff fff0 	bl	8008988 <__sfp_lock_acquire>
 80089a8:	6a23      	ldr	r3, [r4, #32]
 80089aa:	b11b      	cbz	r3, 80089b4 <__sinit+0x14>
 80089ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089b0:	f7ff bff0 	b.w	8008994 <__sfp_lock_release>
 80089b4:	4b04      	ldr	r3, [pc, #16]	@ (80089c8 <__sinit+0x28>)
 80089b6:	6223      	str	r3, [r4, #32]
 80089b8:	4b04      	ldr	r3, [pc, #16]	@ (80089cc <__sinit+0x2c>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d1f5      	bne.n	80089ac <__sinit+0xc>
 80089c0:	f7ff ffc4 	bl	800894c <global_stdio_init.part.0>
 80089c4:	e7f2      	b.n	80089ac <__sinit+0xc>
 80089c6:	bf00      	nop
 80089c8:	0800890d 	.word	0x0800890d
 80089cc:	20000574 	.word	0x20000574

080089d0 <_fwalk_sglue>:
 80089d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089d4:	4607      	mov	r7, r0
 80089d6:	4688      	mov	r8, r1
 80089d8:	4614      	mov	r4, r2
 80089da:	2600      	movs	r6, #0
 80089dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089e0:	f1b9 0901 	subs.w	r9, r9, #1
 80089e4:	d505      	bpl.n	80089f2 <_fwalk_sglue+0x22>
 80089e6:	6824      	ldr	r4, [r4, #0]
 80089e8:	2c00      	cmp	r4, #0
 80089ea:	d1f7      	bne.n	80089dc <_fwalk_sglue+0xc>
 80089ec:	4630      	mov	r0, r6
 80089ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089f2:	89ab      	ldrh	r3, [r5, #12]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d907      	bls.n	8008a08 <_fwalk_sglue+0x38>
 80089f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089fc:	3301      	adds	r3, #1
 80089fe:	d003      	beq.n	8008a08 <_fwalk_sglue+0x38>
 8008a00:	4629      	mov	r1, r5
 8008a02:	4638      	mov	r0, r7
 8008a04:	47c0      	blx	r8
 8008a06:	4306      	orrs	r6, r0
 8008a08:	3568      	adds	r5, #104	@ 0x68
 8008a0a:	e7e9      	b.n	80089e0 <_fwalk_sglue+0x10>

08008a0c <siprintf>:
 8008a0c:	b40e      	push	{r1, r2, r3}
 8008a0e:	b510      	push	{r4, lr}
 8008a10:	b09d      	sub	sp, #116	@ 0x74
 8008a12:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008a14:	9002      	str	r0, [sp, #8]
 8008a16:	9006      	str	r0, [sp, #24]
 8008a18:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008a1c:	480a      	ldr	r0, [pc, #40]	@ (8008a48 <siprintf+0x3c>)
 8008a1e:	9107      	str	r1, [sp, #28]
 8008a20:	9104      	str	r1, [sp, #16]
 8008a22:	490a      	ldr	r1, [pc, #40]	@ (8008a4c <siprintf+0x40>)
 8008a24:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a28:	9105      	str	r1, [sp, #20]
 8008a2a:	2400      	movs	r4, #0
 8008a2c:	a902      	add	r1, sp, #8
 8008a2e:	6800      	ldr	r0, [r0, #0]
 8008a30:	9301      	str	r3, [sp, #4]
 8008a32:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008a34:	f002 fa5c 	bl	800aef0 <_svfiprintf_r>
 8008a38:	9b02      	ldr	r3, [sp, #8]
 8008a3a:	701c      	strb	r4, [r3, #0]
 8008a3c:	b01d      	add	sp, #116	@ 0x74
 8008a3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a42:	b003      	add	sp, #12
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	20000020 	.word	0x20000020
 8008a4c:	ffff0208 	.word	0xffff0208

08008a50 <__sread>:
 8008a50:	b510      	push	{r4, lr}
 8008a52:	460c      	mov	r4, r1
 8008a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a58:	f000 f86c 	bl	8008b34 <_read_r>
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	bfab      	itete	ge
 8008a60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008a62:	89a3      	ldrhlt	r3, [r4, #12]
 8008a64:	181b      	addge	r3, r3, r0
 8008a66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008a6a:	bfac      	ite	ge
 8008a6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008a6e:	81a3      	strhlt	r3, [r4, #12]
 8008a70:	bd10      	pop	{r4, pc}

08008a72 <__swrite>:
 8008a72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a76:	461f      	mov	r7, r3
 8008a78:	898b      	ldrh	r3, [r1, #12]
 8008a7a:	05db      	lsls	r3, r3, #23
 8008a7c:	4605      	mov	r5, r0
 8008a7e:	460c      	mov	r4, r1
 8008a80:	4616      	mov	r6, r2
 8008a82:	d505      	bpl.n	8008a90 <__swrite+0x1e>
 8008a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a88:	2302      	movs	r3, #2
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f000 f840 	bl	8008b10 <_lseek_r>
 8008a90:	89a3      	ldrh	r3, [r4, #12]
 8008a92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a9a:	81a3      	strh	r3, [r4, #12]
 8008a9c:	4632      	mov	r2, r6
 8008a9e:	463b      	mov	r3, r7
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008aa6:	f000 b867 	b.w	8008b78 <_write_r>

08008aaa <__sseek>:
 8008aaa:	b510      	push	{r4, lr}
 8008aac:	460c      	mov	r4, r1
 8008aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ab2:	f000 f82d 	bl	8008b10 <_lseek_r>
 8008ab6:	1c43      	adds	r3, r0, #1
 8008ab8:	89a3      	ldrh	r3, [r4, #12]
 8008aba:	bf15      	itete	ne
 8008abc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008abe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008ac2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008ac6:	81a3      	strheq	r3, [r4, #12]
 8008ac8:	bf18      	it	ne
 8008aca:	81a3      	strhne	r3, [r4, #12]
 8008acc:	bd10      	pop	{r4, pc}

08008ace <__sclose>:
 8008ace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ad2:	f000 b80d 	b.w	8008af0 <_close_r>

08008ad6 <memset>:
 8008ad6:	4402      	add	r2, r0
 8008ad8:	4603      	mov	r3, r0
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d100      	bne.n	8008ae0 <memset+0xa>
 8008ade:	4770      	bx	lr
 8008ae0:	f803 1b01 	strb.w	r1, [r3], #1
 8008ae4:	e7f9      	b.n	8008ada <memset+0x4>
	...

08008ae8 <_localeconv_r>:
 8008ae8:	4800      	ldr	r0, [pc, #0]	@ (8008aec <_localeconv_r+0x4>)
 8008aea:	4770      	bx	lr
 8008aec:	20000160 	.word	0x20000160

08008af0 <_close_r>:
 8008af0:	b538      	push	{r3, r4, r5, lr}
 8008af2:	4d06      	ldr	r5, [pc, #24]	@ (8008b0c <_close_r+0x1c>)
 8008af4:	2300      	movs	r3, #0
 8008af6:	4604      	mov	r4, r0
 8008af8:	4608      	mov	r0, r1
 8008afa:	602b      	str	r3, [r5, #0]
 8008afc:	f7f8 fc1a 	bl	8001334 <_close>
 8008b00:	1c43      	adds	r3, r0, #1
 8008b02:	d102      	bne.n	8008b0a <_close_r+0x1a>
 8008b04:	682b      	ldr	r3, [r5, #0]
 8008b06:	b103      	cbz	r3, 8008b0a <_close_r+0x1a>
 8008b08:	6023      	str	r3, [r4, #0]
 8008b0a:	bd38      	pop	{r3, r4, r5, pc}
 8008b0c:	20000578 	.word	0x20000578

08008b10 <_lseek_r>:
 8008b10:	b538      	push	{r3, r4, r5, lr}
 8008b12:	4d07      	ldr	r5, [pc, #28]	@ (8008b30 <_lseek_r+0x20>)
 8008b14:	4604      	mov	r4, r0
 8008b16:	4608      	mov	r0, r1
 8008b18:	4611      	mov	r1, r2
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	602a      	str	r2, [r5, #0]
 8008b1e:	461a      	mov	r2, r3
 8008b20:	f7f8 fc2f 	bl	8001382 <_lseek>
 8008b24:	1c43      	adds	r3, r0, #1
 8008b26:	d102      	bne.n	8008b2e <_lseek_r+0x1e>
 8008b28:	682b      	ldr	r3, [r5, #0]
 8008b2a:	b103      	cbz	r3, 8008b2e <_lseek_r+0x1e>
 8008b2c:	6023      	str	r3, [r4, #0]
 8008b2e:	bd38      	pop	{r3, r4, r5, pc}
 8008b30:	20000578 	.word	0x20000578

08008b34 <_read_r>:
 8008b34:	b538      	push	{r3, r4, r5, lr}
 8008b36:	4d07      	ldr	r5, [pc, #28]	@ (8008b54 <_read_r+0x20>)
 8008b38:	4604      	mov	r4, r0
 8008b3a:	4608      	mov	r0, r1
 8008b3c:	4611      	mov	r1, r2
 8008b3e:	2200      	movs	r2, #0
 8008b40:	602a      	str	r2, [r5, #0]
 8008b42:	461a      	mov	r2, r3
 8008b44:	f7f8 fbbd 	bl	80012c2 <_read>
 8008b48:	1c43      	adds	r3, r0, #1
 8008b4a:	d102      	bne.n	8008b52 <_read_r+0x1e>
 8008b4c:	682b      	ldr	r3, [r5, #0]
 8008b4e:	b103      	cbz	r3, 8008b52 <_read_r+0x1e>
 8008b50:	6023      	str	r3, [r4, #0]
 8008b52:	bd38      	pop	{r3, r4, r5, pc}
 8008b54:	20000578 	.word	0x20000578

08008b58 <_sbrk_r>:
 8008b58:	b538      	push	{r3, r4, r5, lr}
 8008b5a:	4d06      	ldr	r5, [pc, #24]	@ (8008b74 <_sbrk_r+0x1c>)
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	4604      	mov	r4, r0
 8008b60:	4608      	mov	r0, r1
 8008b62:	602b      	str	r3, [r5, #0]
 8008b64:	f7f8 fc1a 	bl	800139c <_sbrk>
 8008b68:	1c43      	adds	r3, r0, #1
 8008b6a:	d102      	bne.n	8008b72 <_sbrk_r+0x1a>
 8008b6c:	682b      	ldr	r3, [r5, #0]
 8008b6e:	b103      	cbz	r3, 8008b72 <_sbrk_r+0x1a>
 8008b70:	6023      	str	r3, [r4, #0]
 8008b72:	bd38      	pop	{r3, r4, r5, pc}
 8008b74:	20000578 	.word	0x20000578

08008b78 <_write_r>:
 8008b78:	b538      	push	{r3, r4, r5, lr}
 8008b7a:	4d07      	ldr	r5, [pc, #28]	@ (8008b98 <_write_r+0x20>)
 8008b7c:	4604      	mov	r4, r0
 8008b7e:	4608      	mov	r0, r1
 8008b80:	4611      	mov	r1, r2
 8008b82:	2200      	movs	r2, #0
 8008b84:	602a      	str	r2, [r5, #0]
 8008b86:	461a      	mov	r2, r3
 8008b88:	f7f8 fbb8 	bl	80012fc <_write>
 8008b8c:	1c43      	adds	r3, r0, #1
 8008b8e:	d102      	bne.n	8008b96 <_write_r+0x1e>
 8008b90:	682b      	ldr	r3, [r5, #0]
 8008b92:	b103      	cbz	r3, 8008b96 <_write_r+0x1e>
 8008b94:	6023      	str	r3, [r4, #0]
 8008b96:	bd38      	pop	{r3, r4, r5, pc}
 8008b98:	20000578 	.word	0x20000578

08008b9c <__errno>:
 8008b9c:	4b01      	ldr	r3, [pc, #4]	@ (8008ba4 <__errno+0x8>)
 8008b9e:	6818      	ldr	r0, [r3, #0]
 8008ba0:	4770      	bx	lr
 8008ba2:	bf00      	nop
 8008ba4:	20000020 	.word	0x20000020

08008ba8 <__libc_init_array>:
 8008ba8:	b570      	push	{r4, r5, r6, lr}
 8008baa:	4d0d      	ldr	r5, [pc, #52]	@ (8008be0 <__libc_init_array+0x38>)
 8008bac:	4c0d      	ldr	r4, [pc, #52]	@ (8008be4 <__libc_init_array+0x3c>)
 8008bae:	1b64      	subs	r4, r4, r5
 8008bb0:	10a4      	asrs	r4, r4, #2
 8008bb2:	2600      	movs	r6, #0
 8008bb4:	42a6      	cmp	r6, r4
 8008bb6:	d109      	bne.n	8008bcc <__libc_init_array+0x24>
 8008bb8:	4d0b      	ldr	r5, [pc, #44]	@ (8008be8 <__libc_init_array+0x40>)
 8008bba:	4c0c      	ldr	r4, [pc, #48]	@ (8008bec <__libc_init_array+0x44>)
 8008bbc:	f003 f9ea 	bl	800bf94 <_init>
 8008bc0:	1b64      	subs	r4, r4, r5
 8008bc2:	10a4      	asrs	r4, r4, #2
 8008bc4:	2600      	movs	r6, #0
 8008bc6:	42a6      	cmp	r6, r4
 8008bc8:	d105      	bne.n	8008bd6 <__libc_init_array+0x2e>
 8008bca:	bd70      	pop	{r4, r5, r6, pc}
 8008bcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bd0:	4798      	blx	r3
 8008bd2:	3601      	adds	r6, #1
 8008bd4:	e7ee      	b.n	8008bb4 <__libc_init_array+0xc>
 8008bd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bda:	4798      	blx	r3
 8008bdc:	3601      	adds	r6, #1
 8008bde:	e7f2      	b.n	8008bc6 <__libc_init_array+0x1e>
 8008be0:	0800c3fc 	.word	0x0800c3fc
 8008be4:	0800c3fc 	.word	0x0800c3fc
 8008be8:	0800c3fc 	.word	0x0800c3fc
 8008bec:	0800c400 	.word	0x0800c400

08008bf0 <memcpy>:
 8008bf0:	440a      	add	r2, r1
 8008bf2:	4291      	cmp	r1, r2
 8008bf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bf8:	d100      	bne.n	8008bfc <memcpy+0xc>
 8008bfa:	4770      	bx	lr
 8008bfc:	b510      	push	{r4, lr}
 8008bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c06:	4291      	cmp	r1, r2
 8008c08:	d1f9      	bne.n	8008bfe <memcpy+0xe>
 8008c0a:	bd10      	pop	{r4, pc}

08008c0c <nanf>:
 8008c0c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008c14 <nanf+0x8>
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	7fc00000 	.word	0x7fc00000

08008c18 <quorem>:
 8008c18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c1c:	6903      	ldr	r3, [r0, #16]
 8008c1e:	690c      	ldr	r4, [r1, #16]
 8008c20:	42a3      	cmp	r3, r4
 8008c22:	4607      	mov	r7, r0
 8008c24:	db7e      	blt.n	8008d24 <quorem+0x10c>
 8008c26:	3c01      	subs	r4, #1
 8008c28:	f101 0814 	add.w	r8, r1, #20
 8008c2c:	00a3      	lsls	r3, r4, #2
 8008c2e:	f100 0514 	add.w	r5, r0, #20
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c38:	9301      	str	r3, [sp, #4]
 8008c3a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c42:	3301      	adds	r3, #1
 8008c44:	429a      	cmp	r2, r3
 8008c46:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c4a:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c4e:	d32e      	bcc.n	8008cae <quorem+0x96>
 8008c50:	f04f 0a00 	mov.w	sl, #0
 8008c54:	46c4      	mov	ip, r8
 8008c56:	46ae      	mov	lr, r5
 8008c58:	46d3      	mov	fp, sl
 8008c5a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008c5e:	b298      	uxth	r0, r3
 8008c60:	fb06 a000 	mla	r0, r6, r0, sl
 8008c64:	0c02      	lsrs	r2, r0, #16
 8008c66:	0c1b      	lsrs	r3, r3, #16
 8008c68:	fb06 2303 	mla	r3, r6, r3, r2
 8008c6c:	f8de 2000 	ldr.w	r2, [lr]
 8008c70:	b280      	uxth	r0, r0
 8008c72:	b292      	uxth	r2, r2
 8008c74:	1a12      	subs	r2, r2, r0
 8008c76:	445a      	add	r2, fp
 8008c78:	f8de 0000 	ldr.w	r0, [lr]
 8008c7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008c86:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008c8a:	b292      	uxth	r2, r2
 8008c8c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008c90:	45e1      	cmp	r9, ip
 8008c92:	f84e 2b04 	str.w	r2, [lr], #4
 8008c96:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008c9a:	d2de      	bcs.n	8008c5a <quorem+0x42>
 8008c9c:	9b00      	ldr	r3, [sp, #0]
 8008c9e:	58eb      	ldr	r3, [r5, r3]
 8008ca0:	b92b      	cbnz	r3, 8008cae <quorem+0x96>
 8008ca2:	9b01      	ldr	r3, [sp, #4]
 8008ca4:	3b04      	subs	r3, #4
 8008ca6:	429d      	cmp	r5, r3
 8008ca8:	461a      	mov	r2, r3
 8008caa:	d32f      	bcc.n	8008d0c <quorem+0xf4>
 8008cac:	613c      	str	r4, [r7, #16]
 8008cae:	4638      	mov	r0, r7
 8008cb0:	f001 f89e 	bl	8009df0 <__mcmp>
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	db25      	blt.n	8008d04 <quorem+0xec>
 8008cb8:	4629      	mov	r1, r5
 8008cba:	2000      	movs	r0, #0
 8008cbc:	f858 2b04 	ldr.w	r2, [r8], #4
 8008cc0:	f8d1 c000 	ldr.w	ip, [r1]
 8008cc4:	fa1f fe82 	uxth.w	lr, r2
 8008cc8:	fa1f f38c 	uxth.w	r3, ip
 8008ccc:	eba3 030e 	sub.w	r3, r3, lr
 8008cd0:	4403      	add	r3, r0
 8008cd2:	0c12      	lsrs	r2, r2, #16
 8008cd4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008cd8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008cdc:	b29b      	uxth	r3, r3
 8008cde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ce2:	45c1      	cmp	r9, r8
 8008ce4:	f841 3b04 	str.w	r3, [r1], #4
 8008ce8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008cec:	d2e6      	bcs.n	8008cbc <quorem+0xa4>
 8008cee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cf2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cf6:	b922      	cbnz	r2, 8008d02 <quorem+0xea>
 8008cf8:	3b04      	subs	r3, #4
 8008cfa:	429d      	cmp	r5, r3
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	d30b      	bcc.n	8008d18 <quorem+0x100>
 8008d00:	613c      	str	r4, [r7, #16]
 8008d02:	3601      	adds	r6, #1
 8008d04:	4630      	mov	r0, r6
 8008d06:	b003      	add	sp, #12
 8008d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d0c:	6812      	ldr	r2, [r2, #0]
 8008d0e:	3b04      	subs	r3, #4
 8008d10:	2a00      	cmp	r2, #0
 8008d12:	d1cb      	bne.n	8008cac <quorem+0x94>
 8008d14:	3c01      	subs	r4, #1
 8008d16:	e7c6      	b.n	8008ca6 <quorem+0x8e>
 8008d18:	6812      	ldr	r2, [r2, #0]
 8008d1a:	3b04      	subs	r3, #4
 8008d1c:	2a00      	cmp	r2, #0
 8008d1e:	d1ef      	bne.n	8008d00 <quorem+0xe8>
 8008d20:	3c01      	subs	r4, #1
 8008d22:	e7ea      	b.n	8008cfa <quorem+0xe2>
 8008d24:	2000      	movs	r0, #0
 8008d26:	e7ee      	b.n	8008d06 <quorem+0xee>

08008d28 <_dtoa_r>:
 8008d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d2c:	ed2d 8b02 	vpush	{d8}
 8008d30:	69c7      	ldr	r7, [r0, #28]
 8008d32:	b091      	sub	sp, #68	@ 0x44
 8008d34:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008d38:	ec55 4b10 	vmov	r4, r5, d0
 8008d3c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8008d3e:	9107      	str	r1, [sp, #28]
 8008d40:	4681      	mov	r9, r0
 8008d42:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d44:	930d      	str	r3, [sp, #52]	@ 0x34
 8008d46:	b97f      	cbnz	r7, 8008d68 <_dtoa_r+0x40>
 8008d48:	2010      	movs	r0, #16
 8008d4a:	f7fe fead 	bl	8007aa8 <malloc>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	f8c9 001c 	str.w	r0, [r9, #28]
 8008d54:	b920      	cbnz	r0, 8008d60 <_dtoa_r+0x38>
 8008d56:	4ba0      	ldr	r3, [pc, #640]	@ (8008fd8 <_dtoa_r+0x2b0>)
 8008d58:	21ef      	movs	r1, #239	@ 0xef
 8008d5a:	48a0      	ldr	r0, [pc, #640]	@ (8008fdc <_dtoa_r+0x2b4>)
 8008d5c:	f002 faa4 	bl	800b2a8 <__assert_func>
 8008d60:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008d64:	6007      	str	r7, [r0, #0]
 8008d66:	60c7      	str	r7, [r0, #12]
 8008d68:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008d6c:	6819      	ldr	r1, [r3, #0]
 8008d6e:	b159      	cbz	r1, 8008d88 <_dtoa_r+0x60>
 8008d70:	685a      	ldr	r2, [r3, #4]
 8008d72:	604a      	str	r2, [r1, #4]
 8008d74:	2301      	movs	r3, #1
 8008d76:	4093      	lsls	r3, r2
 8008d78:	608b      	str	r3, [r1, #8]
 8008d7a:	4648      	mov	r0, r9
 8008d7c:	f000 fdbc 	bl	80098f8 <_Bfree>
 8008d80:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008d84:	2200      	movs	r2, #0
 8008d86:	601a      	str	r2, [r3, #0]
 8008d88:	1e2b      	subs	r3, r5, #0
 8008d8a:	bfbb      	ittet	lt
 8008d8c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008d90:	9303      	strlt	r3, [sp, #12]
 8008d92:	2300      	movge	r3, #0
 8008d94:	2201      	movlt	r2, #1
 8008d96:	bfac      	ite	ge
 8008d98:	6033      	strge	r3, [r6, #0]
 8008d9a:	6032      	strlt	r2, [r6, #0]
 8008d9c:	4b90      	ldr	r3, [pc, #576]	@ (8008fe0 <_dtoa_r+0x2b8>)
 8008d9e:	9e03      	ldr	r6, [sp, #12]
 8008da0:	43b3      	bics	r3, r6
 8008da2:	d110      	bne.n	8008dc6 <_dtoa_r+0x9e>
 8008da4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008da6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008daa:	6013      	str	r3, [r2, #0]
 8008dac:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8008db0:	4323      	orrs	r3, r4
 8008db2:	f000 84e6 	beq.w	8009782 <_dtoa_r+0xa5a>
 8008db6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008db8:	4f8a      	ldr	r7, [pc, #552]	@ (8008fe4 <_dtoa_r+0x2bc>)
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	f000 84e8 	beq.w	8009790 <_dtoa_r+0xa68>
 8008dc0:	1cfb      	adds	r3, r7, #3
 8008dc2:	f000 bce3 	b.w	800978c <_dtoa_r+0xa64>
 8008dc6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008dca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dd2:	d10a      	bne.n	8008dea <_dtoa_r+0xc2>
 8008dd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	6013      	str	r3, [r2, #0]
 8008dda:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008ddc:	b113      	cbz	r3, 8008de4 <_dtoa_r+0xbc>
 8008dde:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008de0:	4b81      	ldr	r3, [pc, #516]	@ (8008fe8 <_dtoa_r+0x2c0>)
 8008de2:	6013      	str	r3, [r2, #0]
 8008de4:	4f81      	ldr	r7, [pc, #516]	@ (8008fec <_dtoa_r+0x2c4>)
 8008de6:	f000 bcd3 	b.w	8009790 <_dtoa_r+0xa68>
 8008dea:	aa0e      	add	r2, sp, #56	@ 0x38
 8008dec:	a90f      	add	r1, sp, #60	@ 0x3c
 8008dee:	4648      	mov	r0, r9
 8008df0:	eeb0 0b48 	vmov.f64	d0, d8
 8008df4:	f001 f91c 	bl	800a030 <__d2b>
 8008df8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8008dfc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008dfe:	9001      	str	r0, [sp, #4]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d045      	beq.n	8008e90 <_dtoa_r+0x168>
 8008e04:	eeb0 7b48 	vmov.f64	d7, d8
 8008e08:	ee18 1a90 	vmov	r1, s17
 8008e0c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008e10:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008e14:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008e18:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008e1c:	2500      	movs	r5, #0
 8008e1e:	ee07 1a90 	vmov	s15, r1
 8008e22:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8008e26:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008fc0 <_dtoa_r+0x298>
 8008e2a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8008e2e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8008fc8 <_dtoa_r+0x2a0>
 8008e32:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008e36:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008fd0 <_dtoa_r+0x2a8>
 8008e3a:	ee07 3a90 	vmov	s15, r3
 8008e3e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008e42:	eeb0 7b46 	vmov.f64	d7, d6
 8008e46:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008e4a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008e4e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e56:	ee16 8a90 	vmov	r8, s13
 8008e5a:	d508      	bpl.n	8008e6e <_dtoa_r+0x146>
 8008e5c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008e60:	eeb4 6b47 	vcmp.f64	d6, d7
 8008e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e68:	bf18      	it	ne
 8008e6a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8008e6e:	f1b8 0f16 	cmp.w	r8, #22
 8008e72:	d82b      	bhi.n	8008ecc <_dtoa_r+0x1a4>
 8008e74:	495e      	ldr	r1, [pc, #376]	@ (8008ff0 <_dtoa_r+0x2c8>)
 8008e76:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8008e7a:	ed91 7b00 	vldr	d7, [r1]
 8008e7e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e86:	d501      	bpl.n	8008e8c <_dtoa_r+0x164>
 8008e88:	f108 38ff 	add.w	r8, r8, #4294967295
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	e01e      	b.n	8008ece <_dtoa_r+0x1a6>
 8008e90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e92:	4413      	add	r3, r2
 8008e94:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8008e98:	2920      	cmp	r1, #32
 8008e9a:	bfc1      	itttt	gt
 8008e9c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008ea0:	408e      	lslgt	r6, r1
 8008ea2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8008ea6:	fa24 f101 	lsrgt.w	r1, r4, r1
 8008eaa:	bfd6      	itet	le
 8008eac:	f1c1 0120 	rsble	r1, r1, #32
 8008eb0:	4331      	orrgt	r1, r6
 8008eb2:	fa04 f101 	lslle.w	r1, r4, r1
 8008eb6:	ee07 1a90 	vmov	s15, r1
 8008eba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008ebe:	3b01      	subs	r3, #1
 8008ec0:	ee17 1a90 	vmov	r1, s15
 8008ec4:	2501      	movs	r5, #1
 8008ec6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8008eca:	e7a8      	b.n	8008e1e <_dtoa_r+0xf6>
 8008ecc:	2101      	movs	r1, #1
 8008ece:	1ad2      	subs	r2, r2, r3
 8008ed0:	1e53      	subs	r3, r2, #1
 8008ed2:	9306      	str	r3, [sp, #24]
 8008ed4:	bf45      	ittet	mi
 8008ed6:	f1c2 0301 	rsbmi	r3, r2, #1
 8008eda:	9304      	strmi	r3, [sp, #16]
 8008edc:	2300      	movpl	r3, #0
 8008ede:	2300      	movmi	r3, #0
 8008ee0:	bf4c      	ite	mi
 8008ee2:	9306      	strmi	r3, [sp, #24]
 8008ee4:	9304      	strpl	r3, [sp, #16]
 8008ee6:	f1b8 0f00 	cmp.w	r8, #0
 8008eea:	910c      	str	r1, [sp, #48]	@ 0x30
 8008eec:	db18      	blt.n	8008f20 <_dtoa_r+0x1f8>
 8008eee:	9b06      	ldr	r3, [sp, #24]
 8008ef0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008ef4:	4443      	add	r3, r8
 8008ef6:	9306      	str	r3, [sp, #24]
 8008ef8:	2300      	movs	r3, #0
 8008efa:	9a07      	ldr	r2, [sp, #28]
 8008efc:	2a09      	cmp	r2, #9
 8008efe:	d845      	bhi.n	8008f8c <_dtoa_r+0x264>
 8008f00:	2a05      	cmp	r2, #5
 8008f02:	bfc4      	itt	gt
 8008f04:	3a04      	subgt	r2, #4
 8008f06:	9207      	strgt	r2, [sp, #28]
 8008f08:	9a07      	ldr	r2, [sp, #28]
 8008f0a:	f1a2 0202 	sub.w	r2, r2, #2
 8008f0e:	bfcc      	ite	gt
 8008f10:	2400      	movgt	r4, #0
 8008f12:	2401      	movle	r4, #1
 8008f14:	2a03      	cmp	r2, #3
 8008f16:	d844      	bhi.n	8008fa2 <_dtoa_r+0x27a>
 8008f18:	e8df f002 	tbb	[pc, r2]
 8008f1c:	0b173634 	.word	0x0b173634
 8008f20:	9b04      	ldr	r3, [sp, #16]
 8008f22:	2200      	movs	r2, #0
 8008f24:	eba3 0308 	sub.w	r3, r3, r8
 8008f28:	9304      	str	r3, [sp, #16]
 8008f2a:	920a      	str	r2, [sp, #40]	@ 0x28
 8008f2c:	f1c8 0300 	rsb	r3, r8, #0
 8008f30:	e7e3      	b.n	8008efa <_dtoa_r+0x1d2>
 8008f32:	2201      	movs	r2, #1
 8008f34:	9208      	str	r2, [sp, #32]
 8008f36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f38:	eb08 0b02 	add.w	fp, r8, r2
 8008f3c:	f10b 0a01 	add.w	sl, fp, #1
 8008f40:	4652      	mov	r2, sl
 8008f42:	2a01      	cmp	r2, #1
 8008f44:	bfb8      	it	lt
 8008f46:	2201      	movlt	r2, #1
 8008f48:	e006      	b.n	8008f58 <_dtoa_r+0x230>
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	9208      	str	r2, [sp, #32]
 8008f4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f50:	2a00      	cmp	r2, #0
 8008f52:	dd29      	ble.n	8008fa8 <_dtoa_r+0x280>
 8008f54:	4693      	mov	fp, r2
 8008f56:	4692      	mov	sl, r2
 8008f58:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	2004      	movs	r0, #4
 8008f60:	f100 0614 	add.w	r6, r0, #20
 8008f64:	4296      	cmp	r6, r2
 8008f66:	d926      	bls.n	8008fb6 <_dtoa_r+0x28e>
 8008f68:	6079      	str	r1, [r7, #4]
 8008f6a:	4648      	mov	r0, r9
 8008f6c:	9305      	str	r3, [sp, #20]
 8008f6e:	f000 fc83 	bl	8009878 <_Balloc>
 8008f72:	9b05      	ldr	r3, [sp, #20]
 8008f74:	4607      	mov	r7, r0
 8008f76:	2800      	cmp	r0, #0
 8008f78:	d13e      	bne.n	8008ff8 <_dtoa_r+0x2d0>
 8008f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8008ff4 <_dtoa_r+0x2cc>)
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008f82:	e6ea      	b.n	8008d5a <_dtoa_r+0x32>
 8008f84:	2200      	movs	r2, #0
 8008f86:	e7e1      	b.n	8008f4c <_dtoa_r+0x224>
 8008f88:	2200      	movs	r2, #0
 8008f8a:	e7d3      	b.n	8008f34 <_dtoa_r+0x20c>
 8008f8c:	2401      	movs	r4, #1
 8008f8e:	2200      	movs	r2, #0
 8008f90:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8008f94:	f04f 3bff 	mov.w	fp, #4294967295
 8008f98:	2100      	movs	r1, #0
 8008f9a:	46da      	mov	sl, fp
 8008f9c:	2212      	movs	r2, #18
 8008f9e:	9109      	str	r1, [sp, #36]	@ 0x24
 8008fa0:	e7da      	b.n	8008f58 <_dtoa_r+0x230>
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	9208      	str	r2, [sp, #32]
 8008fa6:	e7f5      	b.n	8008f94 <_dtoa_r+0x26c>
 8008fa8:	f04f 0b01 	mov.w	fp, #1
 8008fac:	46da      	mov	sl, fp
 8008fae:	465a      	mov	r2, fp
 8008fb0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8008fb4:	e7d0      	b.n	8008f58 <_dtoa_r+0x230>
 8008fb6:	3101      	adds	r1, #1
 8008fb8:	0040      	lsls	r0, r0, #1
 8008fba:	e7d1      	b.n	8008f60 <_dtoa_r+0x238>
 8008fbc:	f3af 8000 	nop.w
 8008fc0:	636f4361 	.word	0x636f4361
 8008fc4:	3fd287a7 	.word	0x3fd287a7
 8008fc8:	8b60c8b3 	.word	0x8b60c8b3
 8008fcc:	3fc68a28 	.word	0x3fc68a28
 8008fd0:	509f79fb 	.word	0x509f79fb
 8008fd4:	3fd34413 	.word	0x3fd34413
 8008fd8:	0800c00e 	.word	0x0800c00e
 8008fdc:	0800c025 	.word	0x0800c025
 8008fe0:	7ff00000 	.word	0x7ff00000
 8008fe4:	0800c00a 	.word	0x0800c00a
 8008fe8:	0800bfd9 	.word	0x0800bfd9
 8008fec:	0800bfd8 	.word	0x0800bfd8
 8008ff0:	0800c1d8 	.word	0x0800c1d8
 8008ff4:	0800c07d 	.word	0x0800c07d
 8008ff8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8008ffc:	f1ba 0f0e 	cmp.w	sl, #14
 8009000:	6010      	str	r0, [r2, #0]
 8009002:	d86e      	bhi.n	80090e2 <_dtoa_r+0x3ba>
 8009004:	2c00      	cmp	r4, #0
 8009006:	d06c      	beq.n	80090e2 <_dtoa_r+0x3ba>
 8009008:	f1b8 0f00 	cmp.w	r8, #0
 800900c:	f340 80b4 	ble.w	8009178 <_dtoa_r+0x450>
 8009010:	4ac8      	ldr	r2, [pc, #800]	@ (8009334 <_dtoa_r+0x60c>)
 8009012:	f008 010f 	and.w	r1, r8, #15
 8009016:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800901a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800901e:	ed92 7b00 	vldr	d7, [r2]
 8009022:	ea4f 1128 	mov.w	r1, r8, asr #4
 8009026:	f000 809b 	beq.w	8009160 <_dtoa_r+0x438>
 800902a:	4ac3      	ldr	r2, [pc, #780]	@ (8009338 <_dtoa_r+0x610>)
 800902c:	ed92 6b08 	vldr	d6, [r2, #32]
 8009030:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8009034:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009038:	f001 010f 	and.w	r1, r1, #15
 800903c:	2203      	movs	r2, #3
 800903e:	48be      	ldr	r0, [pc, #760]	@ (8009338 <_dtoa_r+0x610>)
 8009040:	2900      	cmp	r1, #0
 8009042:	f040 808f 	bne.w	8009164 <_dtoa_r+0x43c>
 8009046:	ed9d 6b02 	vldr	d6, [sp, #8]
 800904a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800904e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009052:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009054:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009058:	2900      	cmp	r1, #0
 800905a:	f000 80b3 	beq.w	80091c4 <_dtoa_r+0x49c>
 800905e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8009062:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800906a:	f140 80ab 	bpl.w	80091c4 <_dtoa_r+0x49c>
 800906e:	f1ba 0f00 	cmp.w	sl, #0
 8009072:	f000 80a7 	beq.w	80091c4 <_dtoa_r+0x49c>
 8009076:	f1bb 0f00 	cmp.w	fp, #0
 800907a:	dd30      	ble.n	80090de <_dtoa_r+0x3b6>
 800907c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8009080:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009084:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009088:	f108 31ff 	add.w	r1, r8, #4294967295
 800908c:	9105      	str	r1, [sp, #20]
 800908e:	3201      	adds	r2, #1
 8009090:	465c      	mov	r4, fp
 8009092:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009096:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800909a:	ee07 2a90 	vmov	s15, r2
 800909e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80090a2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80090a6:	ee15 2a90 	vmov	r2, s11
 80090aa:	ec51 0b15 	vmov	r0, r1, d5
 80090ae:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80090b2:	2c00      	cmp	r4, #0
 80090b4:	f040 808a 	bne.w	80091cc <_dtoa_r+0x4a4>
 80090b8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80090bc:	ee36 6b47 	vsub.f64	d6, d6, d7
 80090c0:	ec41 0b17 	vmov	d7, r0, r1
 80090c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80090c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090cc:	f300 826a 	bgt.w	80095a4 <_dtoa_r+0x87c>
 80090d0:	eeb1 7b47 	vneg.f64	d7, d7
 80090d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80090d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090dc:	d423      	bmi.n	8009126 <_dtoa_r+0x3fe>
 80090de:	ed8d 8b02 	vstr	d8, [sp, #8]
 80090e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80090e4:	2a00      	cmp	r2, #0
 80090e6:	f2c0 8129 	blt.w	800933c <_dtoa_r+0x614>
 80090ea:	f1b8 0f0e 	cmp.w	r8, #14
 80090ee:	f300 8125 	bgt.w	800933c <_dtoa_r+0x614>
 80090f2:	4b90      	ldr	r3, [pc, #576]	@ (8009334 <_dtoa_r+0x60c>)
 80090f4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80090f8:	ed93 6b00 	vldr	d6, [r3]
 80090fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090fe:	2b00      	cmp	r3, #0
 8009100:	f280 80c8 	bge.w	8009294 <_dtoa_r+0x56c>
 8009104:	f1ba 0f00 	cmp.w	sl, #0
 8009108:	f300 80c4 	bgt.w	8009294 <_dtoa_r+0x56c>
 800910c:	d10b      	bne.n	8009126 <_dtoa_r+0x3fe>
 800910e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009112:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009116:	ed9d 7b02 	vldr	d7, [sp, #8]
 800911a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800911e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009122:	f2c0 823c 	blt.w	800959e <_dtoa_r+0x876>
 8009126:	2400      	movs	r4, #0
 8009128:	4625      	mov	r5, r4
 800912a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800912c:	43db      	mvns	r3, r3
 800912e:	9305      	str	r3, [sp, #20]
 8009130:	463e      	mov	r6, r7
 8009132:	f04f 0800 	mov.w	r8, #0
 8009136:	4621      	mov	r1, r4
 8009138:	4648      	mov	r0, r9
 800913a:	f000 fbdd 	bl	80098f8 <_Bfree>
 800913e:	2d00      	cmp	r5, #0
 8009140:	f000 80a2 	beq.w	8009288 <_dtoa_r+0x560>
 8009144:	f1b8 0f00 	cmp.w	r8, #0
 8009148:	d005      	beq.n	8009156 <_dtoa_r+0x42e>
 800914a:	45a8      	cmp	r8, r5
 800914c:	d003      	beq.n	8009156 <_dtoa_r+0x42e>
 800914e:	4641      	mov	r1, r8
 8009150:	4648      	mov	r0, r9
 8009152:	f000 fbd1 	bl	80098f8 <_Bfree>
 8009156:	4629      	mov	r1, r5
 8009158:	4648      	mov	r0, r9
 800915a:	f000 fbcd 	bl	80098f8 <_Bfree>
 800915e:	e093      	b.n	8009288 <_dtoa_r+0x560>
 8009160:	2202      	movs	r2, #2
 8009162:	e76c      	b.n	800903e <_dtoa_r+0x316>
 8009164:	07cc      	lsls	r4, r1, #31
 8009166:	d504      	bpl.n	8009172 <_dtoa_r+0x44a>
 8009168:	ed90 6b00 	vldr	d6, [r0]
 800916c:	3201      	adds	r2, #1
 800916e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009172:	1049      	asrs	r1, r1, #1
 8009174:	3008      	adds	r0, #8
 8009176:	e763      	b.n	8009040 <_dtoa_r+0x318>
 8009178:	d022      	beq.n	80091c0 <_dtoa_r+0x498>
 800917a:	f1c8 0100 	rsb	r1, r8, #0
 800917e:	4a6d      	ldr	r2, [pc, #436]	@ (8009334 <_dtoa_r+0x60c>)
 8009180:	f001 000f 	and.w	r0, r1, #15
 8009184:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009188:	ed92 7b00 	vldr	d7, [r2]
 800918c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009190:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009194:	4868      	ldr	r0, [pc, #416]	@ (8009338 <_dtoa_r+0x610>)
 8009196:	1109      	asrs	r1, r1, #4
 8009198:	2400      	movs	r4, #0
 800919a:	2202      	movs	r2, #2
 800919c:	b929      	cbnz	r1, 80091aa <_dtoa_r+0x482>
 800919e:	2c00      	cmp	r4, #0
 80091a0:	f43f af57 	beq.w	8009052 <_dtoa_r+0x32a>
 80091a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80091a8:	e753      	b.n	8009052 <_dtoa_r+0x32a>
 80091aa:	07ce      	lsls	r6, r1, #31
 80091ac:	d505      	bpl.n	80091ba <_dtoa_r+0x492>
 80091ae:	ed90 6b00 	vldr	d6, [r0]
 80091b2:	3201      	adds	r2, #1
 80091b4:	2401      	movs	r4, #1
 80091b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80091ba:	1049      	asrs	r1, r1, #1
 80091bc:	3008      	adds	r0, #8
 80091be:	e7ed      	b.n	800919c <_dtoa_r+0x474>
 80091c0:	2202      	movs	r2, #2
 80091c2:	e746      	b.n	8009052 <_dtoa_r+0x32a>
 80091c4:	f8cd 8014 	str.w	r8, [sp, #20]
 80091c8:	4654      	mov	r4, sl
 80091ca:	e762      	b.n	8009092 <_dtoa_r+0x36a>
 80091cc:	4a59      	ldr	r2, [pc, #356]	@ (8009334 <_dtoa_r+0x60c>)
 80091ce:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80091d2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80091d6:	9a08      	ldr	r2, [sp, #32]
 80091d8:	ec41 0b17 	vmov	d7, r0, r1
 80091dc:	443c      	add	r4, r7
 80091de:	b34a      	cbz	r2, 8009234 <_dtoa_r+0x50c>
 80091e0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80091e4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80091e8:	463e      	mov	r6, r7
 80091ea:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80091ee:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80091f2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80091f6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80091fa:	ee14 2a90 	vmov	r2, s9
 80091fe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009202:	3230      	adds	r2, #48	@ 0x30
 8009204:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009208:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800920c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009210:	f806 2b01 	strb.w	r2, [r6], #1
 8009214:	d438      	bmi.n	8009288 <_dtoa_r+0x560>
 8009216:	ee32 5b46 	vsub.f64	d5, d2, d6
 800921a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800921e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009222:	d46e      	bmi.n	8009302 <_dtoa_r+0x5da>
 8009224:	42a6      	cmp	r6, r4
 8009226:	f43f af5a 	beq.w	80090de <_dtoa_r+0x3b6>
 800922a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800922e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009232:	e7e0      	b.n	80091f6 <_dtoa_r+0x4ce>
 8009234:	4621      	mov	r1, r4
 8009236:	463e      	mov	r6, r7
 8009238:	ee27 7b04 	vmul.f64	d7, d7, d4
 800923c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8009240:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009244:	ee14 2a90 	vmov	r2, s9
 8009248:	3230      	adds	r2, #48	@ 0x30
 800924a:	f806 2b01 	strb.w	r2, [r6], #1
 800924e:	42a6      	cmp	r6, r4
 8009250:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009254:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009258:	d119      	bne.n	800928e <_dtoa_r+0x566>
 800925a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800925e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009262:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800926a:	dc4a      	bgt.n	8009302 <_dtoa_r+0x5da>
 800926c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8009270:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8009274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009278:	f57f af31 	bpl.w	80090de <_dtoa_r+0x3b6>
 800927c:	460e      	mov	r6, r1
 800927e:	3901      	subs	r1, #1
 8009280:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009284:	2b30      	cmp	r3, #48	@ 0x30
 8009286:	d0f9      	beq.n	800927c <_dtoa_r+0x554>
 8009288:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800928c:	e027      	b.n	80092de <_dtoa_r+0x5b6>
 800928e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009292:	e7d5      	b.n	8009240 <_dtoa_r+0x518>
 8009294:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009298:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800929c:	463e      	mov	r6, r7
 800929e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80092a2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80092a6:	ee15 3a10 	vmov	r3, s10
 80092aa:	3330      	adds	r3, #48	@ 0x30
 80092ac:	f806 3b01 	strb.w	r3, [r6], #1
 80092b0:	1bf3      	subs	r3, r6, r7
 80092b2:	459a      	cmp	sl, r3
 80092b4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80092b8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80092bc:	d132      	bne.n	8009324 <_dtoa_r+0x5fc>
 80092be:	ee37 7b07 	vadd.f64	d7, d7, d7
 80092c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80092c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092ca:	dc18      	bgt.n	80092fe <_dtoa_r+0x5d6>
 80092cc:	eeb4 7b46 	vcmp.f64	d7, d6
 80092d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092d4:	d103      	bne.n	80092de <_dtoa_r+0x5b6>
 80092d6:	ee15 3a10 	vmov	r3, s10
 80092da:	07db      	lsls	r3, r3, #31
 80092dc:	d40f      	bmi.n	80092fe <_dtoa_r+0x5d6>
 80092de:	9901      	ldr	r1, [sp, #4]
 80092e0:	4648      	mov	r0, r9
 80092e2:	f000 fb09 	bl	80098f8 <_Bfree>
 80092e6:	2300      	movs	r3, #0
 80092e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80092ea:	7033      	strb	r3, [r6, #0]
 80092ec:	f108 0301 	add.w	r3, r8, #1
 80092f0:	6013      	str	r3, [r2, #0]
 80092f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f000 824b 	beq.w	8009790 <_dtoa_r+0xa68>
 80092fa:	601e      	str	r6, [r3, #0]
 80092fc:	e248      	b.n	8009790 <_dtoa_r+0xa68>
 80092fe:	f8cd 8014 	str.w	r8, [sp, #20]
 8009302:	4633      	mov	r3, r6
 8009304:	461e      	mov	r6, r3
 8009306:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800930a:	2a39      	cmp	r2, #57	@ 0x39
 800930c:	d106      	bne.n	800931c <_dtoa_r+0x5f4>
 800930e:	429f      	cmp	r7, r3
 8009310:	d1f8      	bne.n	8009304 <_dtoa_r+0x5dc>
 8009312:	9a05      	ldr	r2, [sp, #20]
 8009314:	3201      	adds	r2, #1
 8009316:	9205      	str	r2, [sp, #20]
 8009318:	2230      	movs	r2, #48	@ 0x30
 800931a:	703a      	strb	r2, [r7, #0]
 800931c:	781a      	ldrb	r2, [r3, #0]
 800931e:	3201      	adds	r2, #1
 8009320:	701a      	strb	r2, [r3, #0]
 8009322:	e7b1      	b.n	8009288 <_dtoa_r+0x560>
 8009324:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009328:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800932c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009330:	d1b5      	bne.n	800929e <_dtoa_r+0x576>
 8009332:	e7d4      	b.n	80092de <_dtoa_r+0x5b6>
 8009334:	0800c1d8 	.word	0x0800c1d8
 8009338:	0800c1b0 	.word	0x0800c1b0
 800933c:	9908      	ldr	r1, [sp, #32]
 800933e:	2900      	cmp	r1, #0
 8009340:	f000 80e9 	beq.w	8009516 <_dtoa_r+0x7ee>
 8009344:	9907      	ldr	r1, [sp, #28]
 8009346:	2901      	cmp	r1, #1
 8009348:	f300 80cb 	bgt.w	80094e2 <_dtoa_r+0x7ba>
 800934c:	2d00      	cmp	r5, #0
 800934e:	f000 80c4 	beq.w	80094da <_dtoa_r+0x7b2>
 8009352:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009356:	9e04      	ldr	r6, [sp, #16]
 8009358:	461c      	mov	r4, r3
 800935a:	9305      	str	r3, [sp, #20]
 800935c:	9b04      	ldr	r3, [sp, #16]
 800935e:	4413      	add	r3, r2
 8009360:	9304      	str	r3, [sp, #16]
 8009362:	9b06      	ldr	r3, [sp, #24]
 8009364:	2101      	movs	r1, #1
 8009366:	4413      	add	r3, r2
 8009368:	4648      	mov	r0, r9
 800936a:	9306      	str	r3, [sp, #24]
 800936c:	f000 fbc2 	bl	8009af4 <__i2b>
 8009370:	9b05      	ldr	r3, [sp, #20]
 8009372:	4605      	mov	r5, r0
 8009374:	b166      	cbz	r6, 8009390 <_dtoa_r+0x668>
 8009376:	9a06      	ldr	r2, [sp, #24]
 8009378:	2a00      	cmp	r2, #0
 800937a:	dd09      	ble.n	8009390 <_dtoa_r+0x668>
 800937c:	42b2      	cmp	r2, r6
 800937e:	9904      	ldr	r1, [sp, #16]
 8009380:	bfa8      	it	ge
 8009382:	4632      	movge	r2, r6
 8009384:	1a89      	subs	r1, r1, r2
 8009386:	9104      	str	r1, [sp, #16]
 8009388:	9906      	ldr	r1, [sp, #24]
 800938a:	1ab6      	subs	r6, r6, r2
 800938c:	1a8a      	subs	r2, r1, r2
 800938e:	9206      	str	r2, [sp, #24]
 8009390:	b30b      	cbz	r3, 80093d6 <_dtoa_r+0x6ae>
 8009392:	9a08      	ldr	r2, [sp, #32]
 8009394:	2a00      	cmp	r2, #0
 8009396:	f000 80c5 	beq.w	8009524 <_dtoa_r+0x7fc>
 800939a:	2c00      	cmp	r4, #0
 800939c:	f000 80bf 	beq.w	800951e <_dtoa_r+0x7f6>
 80093a0:	4629      	mov	r1, r5
 80093a2:	4622      	mov	r2, r4
 80093a4:	4648      	mov	r0, r9
 80093a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093a8:	f000 fc5c 	bl	8009c64 <__pow5mult>
 80093ac:	9a01      	ldr	r2, [sp, #4]
 80093ae:	4601      	mov	r1, r0
 80093b0:	4605      	mov	r5, r0
 80093b2:	4648      	mov	r0, r9
 80093b4:	f000 fbb4 	bl	8009b20 <__multiply>
 80093b8:	9901      	ldr	r1, [sp, #4]
 80093ba:	9005      	str	r0, [sp, #20]
 80093bc:	4648      	mov	r0, r9
 80093be:	f000 fa9b 	bl	80098f8 <_Bfree>
 80093c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093c4:	1b1b      	subs	r3, r3, r4
 80093c6:	f000 80b0 	beq.w	800952a <_dtoa_r+0x802>
 80093ca:	9905      	ldr	r1, [sp, #20]
 80093cc:	461a      	mov	r2, r3
 80093ce:	4648      	mov	r0, r9
 80093d0:	f000 fc48 	bl	8009c64 <__pow5mult>
 80093d4:	9001      	str	r0, [sp, #4]
 80093d6:	2101      	movs	r1, #1
 80093d8:	4648      	mov	r0, r9
 80093da:	f000 fb8b 	bl	8009af4 <__i2b>
 80093de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093e0:	4604      	mov	r4, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	f000 81da 	beq.w	800979c <_dtoa_r+0xa74>
 80093e8:	461a      	mov	r2, r3
 80093ea:	4601      	mov	r1, r0
 80093ec:	4648      	mov	r0, r9
 80093ee:	f000 fc39 	bl	8009c64 <__pow5mult>
 80093f2:	9b07      	ldr	r3, [sp, #28]
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	4604      	mov	r4, r0
 80093f8:	f300 80a0 	bgt.w	800953c <_dtoa_r+0x814>
 80093fc:	9b02      	ldr	r3, [sp, #8]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f040 8096 	bne.w	8009530 <_dtoa_r+0x808>
 8009404:	9b03      	ldr	r3, [sp, #12]
 8009406:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800940a:	2a00      	cmp	r2, #0
 800940c:	f040 8092 	bne.w	8009534 <_dtoa_r+0x80c>
 8009410:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009414:	0d12      	lsrs	r2, r2, #20
 8009416:	0512      	lsls	r2, r2, #20
 8009418:	2a00      	cmp	r2, #0
 800941a:	f000 808d 	beq.w	8009538 <_dtoa_r+0x810>
 800941e:	9b04      	ldr	r3, [sp, #16]
 8009420:	3301      	adds	r3, #1
 8009422:	9304      	str	r3, [sp, #16]
 8009424:	9b06      	ldr	r3, [sp, #24]
 8009426:	3301      	adds	r3, #1
 8009428:	9306      	str	r3, [sp, #24]
 800942a:	2301      	movs	r3, #1
 800942c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800942e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009430:	2b00      	cmp	r3, #0
 8009432:	f000 81b9 	beq.w	80097a8 <_dtoa_r+0xa80>
 8009436:	6922      	ldr	r2, [r4, #16]
 8009438:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800943c:	6910      	ldr	r0, [r2, #16]
 800943e:	f000 fb0d 	bl	8009a5c <__hi0bits>
 8009442:	f1c0 0020 	rsb	r0, r0, #32
 8009446:	9b06      	ldr	r3, [sp, #24]
 8009448:	4418      	add	r0, r3
 800944a:	f010 001f 	ands.w	r0, r0, #31
 800944e:	f000 8081 	beq.w	8009554 <_dtoa_r+0x82c>
 8009452:	f1c0 0220 	rsb	r2, r0, #32
 8009456:	2a04      	cmp	r2, #4
 8009458:	dd73      	ble.n	8009542 <_dtoa_r+0x81a>
 800945a:	9b04      	ldr	r3, [sp, #16]
 800945c:	f1c0 001c 	rsb	r0, r0, #28
 8009460:	4403      	add	r3, r0
 8009462:	9304      	str	r3, [sp, #16]
 8009464:	9b06      	ldr	r3, [sp, #24]
 8009466:	4406      	add	r6, r0
 8009468:	4403      	add	r3, r0
 800946a:	9306      	str	r3, [sp, #24]
 800946c:	9b04      	ldr	r3, [sp, #16]
 800946e:	2b00      	cmp	r3, #0
 8009470:	dd05      	ble.n	800947e <_dtoa_r+0x756>
 8009472:	9901      	ldr	r1, [sp, #4]
 8009474:	461a      	mov	r2, r3
 8009476:	4648      	mov	r0, r9
 8009478:	f000 fc4e 	bl	8009d18 <__lshift>
 800947c:	9001      	str	r0, [sp, #4]
 800947e:	9b06      	ldr	r3, [sp, #24]
 8009480:	2b00      	cmp	r3, #0
 8009482:	dd05      	ble.n	8009490 <_dtoa_r+0x768>
 8009484:	4621      	mov	r1, r4
 8009486:	461a      	mov	r2, r3
 8009488:	4648      	mov	r0, r9
 800948a:	f000 fc45 	bl	8009d18 <__lshift>
 800948e:	4604      	mov	r4, r0
 8009490:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009492:	2b00      	cmp	r3, #0
 8009494:	d060      	beq.n	8009558 <_dtoa_r+0x830>
 8009496:	9801      	ldr	r0, [sp, #4]
 8009498:	4621      	mov	r1, r4
 800949a:	f000 fca9 	bl	8009df0 <__mcmp>
 800949e:	2800      	cmp	r0, #0
 80094a0:	da5a      	bge.n	8009558 <_dtoa_r+0x830>
 80094a2:	f108 33ff 	add.w	r3, r8, #4294967295
 80094a6:	9305      	str	r3, [sp, #20]
 80094a8:	9901      	ldr	r1, [sp, #4]
 80094aa:	2300      	movs	r3, #0
 80094ac:	220a      	movs	r2, #10
 80094ae:	4648      	mov	r0, r9
 80094b0:	f000 fa44 	bl	800993c <__multadd>
 80094b4:	9b08      	ldr	r3, [sp, #32]
 80094b6:	9001      	str	r0, [sp, #4]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	f000 8177 	beq.w	80097ac <_dtoa_r+0xa84>
 80094be:	4629      	mov	r1, r5
 80094c0:	2300      	movs	r3, #0
 80094c2:	220a      	movs	r2, #10
 80094c4:	4648      	mov	r0, r9
 80094c6:	f000 fa39 	bl	800993c <__multadd>
 80094ca:	f1bb 0f00 	cmp.w	fp, #0
 80094ce:	4605      	mov	r5, r0
 80094d0:	dc6e      	bgt.n	80095b0 <_dtoa_r+0x888>
 80094d2:	9b07      	ldr	r3, [sp, #28]
 80094d4:	2b02      	cmp	r3, #2
 80094d6:	dc48      	bgt.n	800956a <_dtoa_r+0x842>
 80094d8:	e06a      	b.n	80095b0 <_dtoa_r+0x888>
 80094da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094dc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80094e0:	e739      	b.n	8009356 <_dtoa_r+0x62e>
 80094e2:	f10a 34ff 	add.w	r4, sl, #4294967295
 80094e6:	42a3      	cmp	r3, r4
 80094e8:	db07      	blt.n	80094fa <_dtoa_r+0x7d2>
 80094ea:	f1ba 0f00 	cmp.w	sl, #0
 80094ee:	eba3 0404 	sub.w	r4, r3, r4
 80094f2:	db0b      	blt.n	800950c <_dtoa_r+0x7e4>
 80094f4:	9e04      	ldr	r6, [sp, #16]
 80094f6:	4652      	mov	r2, sl
 80094f8:	e72f      	b.n	800935a <_dtoa_r+0x632>
 80094fa:	1ae2      	subs	r2, r4, r3
 80094fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094fe:	9e04      	ldr	r6, [sp, #16]
 8009500:	4413      	add	r3, r2
 8009502:	930a      	str	r3, [sp, #40]	@ 0x28
 8009504:	4652      	mov	r2, sl
 8009506:	4623      	mov	r3, r4
 8009508:	2400      	movs	r4, #0
 800950a:	e726      	b.n	800935a <_dtoa_r+0x632>
 800950c:	9a04      	ldr	r2, [sp, #16]
 800950e:	eba2 060a 	sub.w	r6, r2, sl
 8009512:	2200      	movs	r2, #0
 8009514:	e721      	b.n	800935a <_dtoa_r+0x632>
 8009516:	9e04      	ldr	r6, [sp, #16]
 8009518:	9d08      	ldr	r5, [sp, #32]
 800951a:	461c      	mov	r4, r3
 800951c:	e72a      	b.n	8009374 <_dtoa_r+0x64c>
 800951e:	9a01      	ldr	r2, [sp, #4]
 8009520:	9205      	str	r2, [sp, #20]
 8009522:	e752      	b.n	80093ca <_dtoa_r+0x6a2>
 8009524:	9901      	ldr	r1, [sp, #4]
 8009526:	461a      	mov	r2, r3
 8009528:	e751      	b.n	80093ce <_dtoa_r+0x6a6>
 800952a:	9b05      	ldr	r3, [sp, #20]
 800952c:	9301      	str	r3, [sp, #4]
 800952e:	e752      	b.n	80093d6 <_dtoa_r+0x6ae>
 8009530:	2300      	movs	r3, #0
 8009532:	e77b      	b.n	800942c <_dtoa_r+0x704>
 8009534:	9b02      	ldr	r3, [sp, #8]
 8009536:	e779      	b.n	800942c <_dtoa_r+0x704>
 8009538:	920b      	str	r2, [sp, #44]	@ 0x2c
 800953a:	e778      	b.n	800942e <_dtoa_r+0x706>
 800953c:	2300      	movs	r3, #0
 800953e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009540:	e779      	b.n	8009436 <_dtoa_r+0x70e>
 8009542:	d093      	beq.n	800946c <_dtoa_r+0x744>
 8009544:	9b04      	ldr	r3, [sp, #16]
 8009546:	321c      	adds	r2, #28
 8009548:	4413      	add	r3, r2
 800954a:	9304      	str	r3, [sp, #16]
 800954c:	9b06      	ldr	r3, [sp, #24]
 800954e:	4416      	add	r6, r2
 8009550:	4413      	add	r3, r2
 8009552:	e78a      	b.n	800946a <_dtoa_r+0x742>
 8009554:	4602      	mov	r2, r0
 8009556:	e7f5      	b.n	8009544 <_dtoa_r+0x81c>
 8009558:	f1ba 0f00 	cmp.w	sl, #0
 800955c:	f8cd 8014 	str.w	r8, [sp, #20]
 8009560:	46d3      	mov	fp, sl
 8009562:	dc21      	bgt.n	80095a8 <_dtoa_r+0x880>
 8009564:	9b07      	ldr	r3, [sp, #28]
 8009566:	2b02      	cmp	r3, #2
 8009568:	dd1e      	ble.n	80095a8 <_dtoa_r+0x880>
 800956a:	f1bb 0f00 	cmp.w	fp, #0
 800956e:	f47f addc 	bne.w	800912a <_dtoa_r+0x402>
 8009572:	4621      	mov	r1, r4
 8009574:	465b      	mov	r3, fp
 8009576:	2205      	movs	r2, #5
 8009578:	4648      	mov	r0, r9
 800957a:	f000 f9df 	bl	800993c <__multadd>
 800957e:	4601      	mov	r1, r0
 8009580:	4604      	mov	r4, r0
 8009582:	9801      	ldr	r0, [sp, #4]
 8009584:	f000 fc34 	bl	8009df0 <__mcmp>
 8009588:	2800      	cmp	r0, #0
 800958a:	f77f adce 	ble.w	800912a <_dtoa_r+0x402>
 800958e:	463e      	mov	r6, r7
 8009590:	2331      	movs	r3, #49	@ 0x31
 8009592:	f806 3b01 	strb.w	r3, [r6], #1
 8009596:	9b05      	ldr	r3, [sp, #20]
 8009598:	3301      	adds	r3, #1
 800959a:	9305      	str	r3, [sp, #20]
 800959c:	e5c9      	b.n	8009132 <_dtoa_r+0x40a>
 800959e:	f8cd 8014 	str.w	r8, [sp, #20]
 80095a2:	4654      	mov	r4, sl
 80095a4:	4625      	mov	r5, r4
 80095a6:	e7f2      	b.n	800958e <_dtoa_r+0x866>
 80095a8:	9b08      	ldr	r3, [sp, #32]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	f000 8102 	beq.w	80097b4 <_dtoa_r+0xa8c>
 80095b0:	2e00      	cmp	r6, #0
 80095b2:	dd05      	ble.n	80095c0 <_dtoa_r+0x898>
 80095b4:	4629      	mov	r1, r5
 80095b6:	4632      	mov	r2, r6
 80095b8:	4648      	mov	r0, r9
 80095ba:	f000 fbad 	bl	8009d18 <__lshift>
 80095be:	4605      	mov	r5, r0
 80095c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d058      	beq.n	8009678 <_dtoa_r+0x950>
 80095c6:	6869      	ldr	r1, [r5, #4]
 80095c8:	4648      	mov	r0, r9
 80095ca:	f000 f955 	bl	8009878 <_Balloc>
 80095ce:	4606      	mov	r6, r0
 80095d0:	b928      	cbnz	r0, 80095de <_dtoa_r+0x8b6>
 80095d2:	4b82      	ldr	r3, [pc, #520]	@ (80097dc <_dtoa_r+0xab4>)
 80095d4:	4602      	mov	r2, r0
 80095d6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80095da:	f7ff bbbe 	b.w	8008d5a <_dtoa_r+0x32>
 80095de:	692a      	ldr	r2, [r5, #16]
 80095e0:	3202      	adds	r2, #2
 80095e2:	0092      	lsls	r2, r2, #2
 80095e4:	f105 010c 	add.w	r1, r5, #12
 80095e8:	300c      	adds	r0, #12
 80095ea:	f7ff fb01 	bl	8008bf0 <memcpy>
 80095ee:	2201      	movs	r2, #1
 80095f0:	4631      	mov	r1, r6
 80095f2:	4648      	mov	r0, r9
 80095f4:	f000 fb90 	bl	8009d18 <__lshift>
 80095f8:	1c7b      	adds	r3, r7, #1
 80095fa:	9304      	str	r3, [sp, #16]
 80095fc:	eb07 030b 	add.w	r3, r7, fp
 8009600:	9309      	str	r3, [sp, #36]	@ 0x24
 8009602:	9b02      	ldr	r3, [sp, #8]
 8009604:	f003 0301 	and.w	r3, r3, #1
 8009608:	46a8      	mov	r8, r5
 800960a:	9308      	str	r3, [sp, #32]
 800960c:	4605      	mov	r5, r0
 800960e:	9b04      	ldr	r3, [sp, #16]
 8009610:	9801      	ldr	r0, [sp, #4]
 8009612:	4621      	mov	r1, r4
 8009614:	f103 3bff 	add.w	fp, r3, #4294967295
 8009618:	f7ff fafe 	bl	8008c18 <quorem>
 800961c:	4641      	mov	r1, r8
 800961e:	9002      	str	r0, [sp, #8]
 8009620:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009624:	9801      	ldr	r0, [sp, #4]
 8009626:	f000 fbe3 	bl	8009df0 <__mcmp>
 800962a:	462a      	mov	r2, r5
 800962c:	9006      	str	r0, [sp, #24]
 800962e:	4621      	mov	r1, r4
 8009630:	4648      	mov	r0, r9
 8009632:	f000 fbf9 	bl	8009e28 <__mdiff>
 8009636:	68c2      	ldr	r2, [r0, #12]
 8009638:	4606      	mov	r6, r0
 800963a:	b9fa      	cbnz	r2, 800967c <_dtoa_r+0x954>
 800963c:	4601      	mov	r1, r0
 800963e:	9801      	ldr	r0, [sp, #4]
 8009640:	f000 fbd6 	bl	8009df0 <__mcmp>
 8009644:	4602      	mov	r2, r0
 8009646:	4631      	mov	r1, r6
 8009648:	4648      	mov	r0, r9
 800964a:	920a      	str	r2, [sp, #40]	@ 0x28
 800964c:	f000 f954 	bl	80098f8 <_Bfree>
 8009650:	9b07      	ldr	r3, [sp, #28]
 8009652:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009654:	9e04      	ldr	r6, [sp, #16]
 8009656:	ea42 0103 	orr.w	r1, r2, r3
 800965a:	9b08      	ldr	r3, [sp, #32]
 800965c:	4319      	orrs	r1, r3
 800965e:	d10f      	bne.n	8009680 <_dtoa_r+0x958>
 8009660:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009664:	d028      	beq.n	80096b8 <_dtoa_r+0x990>
 8009666:	9b06      	ldr	r3, [sp, #24]
 8009668:	2b00      	cmp	r3, #0
 800966a:	dd02      	ble.n	8009672 <_dtoa_r+0x94a>
 800966c:	9b02      	ldr	r3, [sp, #8]
 800966e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8009672:	f88b a000 	strb.w	sl, [fp]
 8009676:	e55e      	b.n	8009136 <_dtoa_r+0x40e>
 8009678:	4628      	mov	r0, r5
 800967a:	e7bd      	b.n	80095f8 <_dtoa_r+0x8d0>
 800967c:	2201      	movs	r2, #1
 800967e:	e7e2      	b.n	8009646 <_dtoa_r+0x91e>
 8009680:	9b06      	ldr	r3, [sp, #24]
 8009682:	2b00      	cmp	r3, #0
 8009684:	db04      	blt.n	8009690 <_dtoa_r+0x968>
 8009686:	9907      	ldr	r1, [sp, #28]
 8009688:	430b      	orrs	r3, r1
 800968a:	9908      	ldr	r1, [sp, #32]
 800968c:	430b      	orrs	r3, r1
 800968e:	d120      	bne.n	80096d2 <_dtoa_r+0x9aa>
 8009690:	2a00      	cmp	r2, #0
 8009692:	ddee      	ble.n	8009672 <_dtoa_r+0x94a>
 8009694:	9901      	ldr	r1, [sp, #4]
 8009696:	2201      	movs	r2, #1
 8009698:	4648      	mov	r0, r9
 800969a:	f000 fb3d 	bl	8009d18 <__lshift>
 800969e:	4621      	mov	r1, r4
 80096a0:	9001      	str	r0, [sp, #4]
 80096a2:	f000 fba5 	bl	8009df0 <__mcmp>
 80096a6:	2800      	cmp	r0, #0
 80096a8:	dc03      	bgt.n	80096b2 <_dtoa_r+0x98a>
 80096aa:	d1e2      	bne.n	8009672 <_dtoa_r+0x94a>
 80096ac:	f01a 0f01 	tst.w	sl, #1
 80096b0:	d0df      	beq.n	8009672 <_dtoa_r+0x94a>
 80096b2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80096b6:	d1d9      	bne.n	800966c <_dtoa_r+0x944>
 80096b8:	2339      	movs	r3, #57	@ 0x39
 80096ba:	f88b 3000 	strb.w	r3, [fp]
 80096be:	4633      	mov	r3, r6
 80096c0:	461e      	mov	r6, r3
 80096c2:	3b01      	subs	r3, #1
 80096c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80096c8:	2a39      	cmp	r2, #57	@ 0x39
 80096ca:	d052      	beq.n	8009772 <_dtoa_r+0xa4a>
 80096cc:	3201      	adds	r2, #1
 80096ce:	701a      	strb	r2, [r3, #0]
 80096d0:	e531      	b.n	8009136 <_dtoa_r+0x40e>
 80096d2:	2a00      	cmp	r2, #0
 80096d4:	dd07      	ble.n	80096e6 <_dtoa_r+0x9be>
 80096d6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80096da:	d0ed      	beq.n	80096b8 <_dtoa_r+0x990>
 80096dc:	f10a 0301 	add.w	r3, sl, #1
 80096e0:	f88b 3000 	strb.w	r3, [fp]
 80096e4:	e527      	b.n	8009136 <_dtoa_r+0x40e>
 80096e6:	9b04      	ldr	r3, [sp, #16]
 80096e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096ea:	f803 ac01 	strb.w	sl, [r3, #-1]
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d029      	beq.n	8009746 <_dtoa_r+0xa1e>
 80096f2:	9901      	ldr	r1, [sp, #4]
 80096f4:	2300      	movs	r3, #0
 80096f6:	220a      	movs	r2, #10
 80096f8:	4648      	mov	r0, r9
 80096fa:	f000 f91f 	bl	800993c <__multadd>
 80096fe:	45a8      	cmp	r8, r5
 8009700:	9001      	str	r0, [sp, #4]
 8009702:	f04f 0300 	mov.w	r3, #0
 8009706:	f04f 020a 	mov.w	r2, #10
 800970a:	4641      	mov	r1, r8
 800970c:	4648      	mov	r0, r9
 800970e:	d107      	bne.n	8009720 <_dtoa_r+0x9f8>
 8009710:	f000 f914 	bl	800993c <__multadd>
 8009714:	4680      	mov	r8, r0
 8009716:	4605      	mov	r5, r0
 8009718:	9b04      	ldr	r3, [sp, #16]
 800971a:	3301      	adds	r3, #1
 800971c:	9304      	str	r3, [sp, #16]
 800971e:	e776      	b.n	800960e <_dtoa_r+0x8e6>
 8009720:	f000 f90c 	bl	800993c <__multadd>
 8009724:	4629      	mov	r1, r5
 8009726:	4680      	mov	r8, r0
 8009728:	2300      	movs	r3, #0
 800972a:	220a      	movs	r2, #10
 800972c:	4648      	mov	r0, r9
 800972e:	f000 f905 	bl	800993c <__multadd>
 8009732:	4605      	mov	r5, r0
 8009734:	e7f0      	b.n	8009718 <_dtoa_r+0x9f0>
 8009736:	f1bb 0f00 	cmp.w	fp, #0
 800973a:	bfcc      	ite	gt
 800973c:	465e      	movgt	r6, fp
 800973e:	2601      	movle	r6, #1
 8009740:	443e      	add	r6, r7
 8009742:	f04f 0800 	mov.w	r8, #0
 8009746:	9901      	ldr	r1, [sp, #4]
 8009748:	2201      	movs	r2, #1
 800974a:	4648      	mov	r0, r9
 800974c:	f000 fae4 	bl	8009d18 <__lshift>
 8009750:	4621      	mov	r1, r4
 8009752:	9001      	str	r0, [sp, #4]
 8009754:	f000 fb4c 	bl	8009df0 <__mcmp>
 8009758:	2800      	cmp	r0, #0
 800975a:	dcb0      	bgt.n	80096be <_dtoa_r+0x996>
 800975c:	d102      	bne.n	8009764 <_dtoa_r+0xa3c>
 800975e:	f01a 0f01 	tst.w	sl, #1
 8009762:	d1ac      	bne.n	80096be <_dtoa_r+0x996>
 8009764:	4633      	mov	r3, r6
 8009766:	461e      	mov	r6, r3
 8009768:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800976c:	2a30      	cmp	r2, #48	@ 0x30
 800976e:	d0fa      	beq.n	8009766 <_dtoa_r+0xa3e>
 8009770:	e4e1      	b.n	8009136 <_dtoa_r+0x40e>
 8009772:	429f      	cmp	r7, r3
 8009774:	d1a4      	bne.n	80096c0 <_dtoa_r+0x998>
 8009776:	9b05      	ldr	r3, [sp, #20]
 8009778:	3301      	adds	r3, #1
 800977a:	9305      	str	r3, [sp, #20]
 800977c:	2331      	movs	r3, #49	@ 0x31
 800977e:	703b      	strb	r3, [r7, #0]
 8009780:	e4d9      	b.n	8009136 <_dtoa_r+0x40e>
 8009782:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009784:	4f16      	ldr	r7, [pc, #88]	@ (80097e0 <_dtoa_r+0xab8>)
 8009786:	b11b      	cbz	r3, 8009790 <_dtoa_r+0xa68>
 8009788:	f107 0308 	add.w	r3, r7, #8
 800978c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800978e:	6013      	str	r3, [r2, #0]
 8009790:	4638      	mov	r0, r7
 8009792:	b011      	add	sp, #68	@ 0x44
 8009794:	ecbd 8b02 	vpop	{d8}
 8009798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800979c:	9b07      	ldr	r3, [sp, #28]
 800979e:	2b01      	cmp	r3, #1
 80097a0:	f77f ae2c 	ble.w	80093fc <_dtoa_r+0x6d4>
 80097a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80097a8:	2001      	movs	r0, #1
 80097aa:	e64c      	b.n	8009446 <_dtoa_r+0x71e>
 80097ac:	f1bb 0f00 	cmp.w	fp, #0
 80097b0:	f77f aed8 	ble.w	8009564 <_dtoa_r+0x83c>
 80097b4:	463e      	mov	r6, r7
 80097b6:	9801      	ldr	r0, [sp, #4]
 80097b8:	4621      	mov	r1, r4
 80097ba:	f7ff fa2d 	bl	8008c18 <quorem>
 80097be:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80097c2:	f806 ab01 	strb.w	sl, [r6], #1
 80097c6:	1bf2      	subs	r2, r6, r7
 80097c8:	4593      	cmp	fp, r2
 80097ca:	ddb4      	ble.n	8009736 <_dtoa_r+0xa0e>
 80097cc:	9901      	ldr	r1, [sp, #4]
 80097ce:	2300      	movs	r3, #0
 80097d0:	220a      	movs	r2, #10
 80097d2:	4648      	mov	r0, r9
 80097d4:	f000 f8b2 	bl	800993c <__multadd>
 80097d8:	9001      	str	r0, [sp, #4]
 80097da:	e7ec      	b.n	80097b6 <_dtoa_r+0xa8e>
 80097dc:	0800c07d 	.word	0x0800c07d
 80097e0:	0800c001 	.word	0x0800c001

080097e4 <_free_r>:
 80097e4:	b538      	push	{r3, r4, r5, lr}
 80097e6:	4605      	mov	r5, r0
 80097e8:	2900      	cmp	r1, #0
 80097ea:	d041      	beq.n	8009870 <_free_r+0x8c>
 80097ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097f0:	1f0c      	subs	r4, r1, #4
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	bfb8      	it	lt
 80097f6:	18e4      	addlt	r4, r4, r3
 80097f8:	f7fe fa00 	bl	8007bfc <__malloc_lock>
 80097fc:	4a1d      	ldr	r2, [pc, #116]	@ (8009874 <_free_r+0x90>)
 80097fe:	6813      	ldr	r3, [r2, #0]
 8009800:	b933      	cbnz	r3, 8009810 <_free_r+0x2c>
 8009802:	6063      	str	r3, [r4, #4]
 8009804:	6014      	str	r4, [r2, #0]
 8009806:	4628      	mov	r0, r5
 8009808:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800980c:	f7fe b9fc 	b.w	8007c08 <__malloc_unlock>
 8009810:	42a3      	cmp	r3, r4
 8009812:	d908      	bls.n	8009826 <_free_r+0x42>
 8009814:	6820      	ldr	r0, [r4, #0]
 8009816:	1821      	adds	r1, r4, r0
 8009818:	428b      	cmp	r3, r1
 800981a:	bf01      	itttt	eq
 800981c:	6819      	ldreq	r1, [r3, #0]
 800981e:	685b      	ldreq	r3, [r3, #4]
 8009820:	1809      	addeq	r1, r1, r0
 8009822:	6021      	streq	r1, [r4, #0]
 8009824:	e7ed      	b.n	8009802 <_free_r+0x1e>
 8009826:	461a      	mov	r2, r3
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	b10b      	cbz	r3, 8009830 <_free_r+0x4c>
 800982c:	42a3      	cmp	r3, r4
 800982e:	d9fa      	bls.n	8009826 <_free_r+0x42>
 8009830:	6811      	ldr	r1, [r2, #0]
 8009832:	1850      	adds	r0, r2, r1
 8009834:	42a0      	cmp	r0, r4
 8009836:	d10b      	bne.n	8009850 <_free_r+0x6c>
 8009838:	6820      	ldr	r0, [r4, #0]
 800983a:	4401      	add	r1, r0
 800983c:	1850      	adds	r0, r2, r1
 800983e:	4283      	cmp	r3, r0
 8009840:	6011      	str	r1, [r2, #0]
 8009842:	d1e0      	bne.n	8009806 <_free_r+0x22>
 8009844:	6818      	ldr	r0, [r3, #0]
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	6053      	str	r3, [r2, #4]
 800984a:	4408      	add	r0, r1
 800984c:	6010      	str	r0, [r2, #0]
 800984e:	e7da      	b.n	8009806 <_free_r+0x22>
 8009850:	d902      	bls.n	8009858 <_free_r+0x74>
 8009852:	230c      	movs	r3, #12
 8009854:	602b      	str	r3, [r5, #0]
 8009856:	e7d6      	b.n	8009806 <_free_r+0x22>
 8009858:	6820      	ldr	r0, [r4, #0]
 800985a:	1821      	adds	r1, r4, r0
 800985c:	428b      	cmp	r3, r1
 800985e:	bf04      	itt	eq
 8009860:	6819      	ldreq	r1, [r3, #0]
 8009862:	685b      	ldreq	r3, [r3, #4]
 8009864:	6063      	str	r3, [r4, #4]
 8009866:	bf04      	itt	eq
 8009868:	1809      	addeq	r1, r1, r0
 800986a:	6021      	streq	r1, [r4, #0]
 800986c:	6054      	str	r4, [r2, #4]
 800986e:	e7ca      	b.n	8009806 <_free_r+0x22>
 8009870:	bd38      	pop	{r3, r4, r5, pc}
 8009872:	bf00      	nop
 8009874:	20000438 	.word	0x20000438

08009878 <_Balloc>:
 8009878:	b570      	push	{r4, r5, r6, lr}
 800987a:	69c6      	ldr	r6, [r0, #28]
 800987c:	4604      	mov	r4, r0
 800987e:	460d      	mov	r5, r1
 8009880:	b976      	cbnz	r6, 80098a0 <_Balloc+0x28>
 8009882:	2010      	movs	r0, #16
 8009884:	f7fe f910 	bl	8007aa8 <malloc>
 8009888:	4602      	mov	r2, r0
 800988a:	61e0      	str	r0, [r4, #28]
 800988c:	b920      	cbnz	r0, 8009898 <_Balloc+0x20>
 800988e:	4b18      	ldr	r3, [pc, #96]	@ (80098f0 <_Balloc+0x78>)
 8009890:	4818      	ldr	r0, [pc, #96]	@ (80098f4 <_Balloc+0x7c>)
 8009892:	216b      	movs	r1, #107	@ 0x6b
 8009894:	f001 fd08 	bl	800b2a8 <__assert_func>
 8009898:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800989c:	6006      	str	r6, [r0, #0]
 800989e:	60c6      	str	r6, [r0, #12]
 80098a0:	69e6      	ldr	r6, [r4, #28]
 80098a2:	68f3      	ldr	r3, [r6, #12]
 80098a4:	b183      	cbz	r3, 80098c8 <_Balloc+0x50>
 80098a6:	69e3      	ldr	r3, [r4, #28]
 80098a8:	68db      	ldr	r3, [r3, #12]
 80098aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80098ae:	b9b8      	cbnz	r0, 80098e0 <_Balloc+0x68>
 80098b0:	2101      	movs	r1, #1
 80098b2:	fa01 f605 	lsl.w	r6, r1, r5
 80098b6:	1d72      	adds	r2, r6, #5
 80098b8:	0092      	lsls	r2, r2, #2
 80098ba:	4620      	mov	r0, r4
 80098bc:	f001 fd12 	bl	800b2e4 <_calloc_r>
 80098c0:	b160      	cbz	r0, 80098dc <_Balloc+0x64>
 80098c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80098c6:	e00e      	b.n	80098e6 <_Balloc+0x6e>
 80098c8:	2221      	movs	r2, #33	@ 0x21
 80098ca:	2104      	movs	r1, #4
 80098cc:	4620      	mov	r0, r4
 80098ce:	f001 fd09 	bl	800b2e4 <_calloc_r>
 80098d2:	69e3      	ldr	r3, [r4, #28]
 80098d4:	60f0      	str	r0, [r6, #12]
 80098d6:	68db      	ldr	r3, [r3, #12]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d1e4      	bne.n	80098a6 <_Balloc+0x2e>
 80098dc:	2000      	movs	r0, #0
 80098de:	bd70      	pop	{r4, r5, r6, pc}
 80098e0:	6802      	ldr	r2, [r0, #0]
 80098e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80098e6:	2300      	movs	r3, #0
 80098e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098ec:	e7f7      	b.n	80098de <_Balloc+0x66>
 80098ee:	bf00      	nop
 80098f0:	0800c00e 	.word	0x0800c00e
 80098f4:	0800c08e 	.word	0x0800c08e

080098f8 <_Bfree>:
 80098f8:	b570      	push	{r4, r5, r6, lr}
 80098fa:	69c6      	ldr	r6, [r0, #28]
 80098fc:	4605      	mov	r5, r0
 80098fe:	460c      	mov	r4, r1
 8009900:	b976      	cbnz	r6, 8009920 <_Bfree+0x28>
 8009902:	2010      	movs	r0, #16
 8009904:	f7fe f8d0 	bl	8007aa8 <malloc>
 8009908:	4602      	mov	r2, r0
 800990a:	61e8      	str	r0, [r5, #28]
 800990c:	b920      	cbnz	r0, 8009918 <_Bfree+0x20>
 800990e:	4b09      	ldr	r3, [pc, #36]	@ (8009934 <_Bfree+0x3c>)
 8009910:	4809      	ldr	r0, [pc, #36]	@ (8009938 <_Bfree+0x40>)
 8009912:	218f      	movs	r1, #143	@ 0x8f
 8009914:	f001 fcc8 	bl	800b2a8 <__assert_func>
 8009918:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800991c:	6006      	str	r6, [r0, #0]
 800991e:	60c6      	str	r6, [r0, #12]
 8009920:	b13c      	cbz	r4, 8009932 <_Bfree+0x3a>
 8009922:	69eb      	ldr	r3, [r5, #28]
 8009924:	6862      	ldr	r2, [r4, #4]
 8009926:	68db      	ldr	r3, [r3, #12]
 8009928:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800992c:	6021      	str	r1, [r4, #0]
 800992e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009932:	bd70      	pop	{r4, r5, r6, pc}
 8009934:	0800c00e 	.word	0x0800c00e
 8009938:	0800c08e 	.word	0x0800c08e

0800993c <__multadd>:
 800993c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009940:	690d      	ldr	r5, [r1, #16]
 8009942:	4607      	mov	r7, r0
 8009944:	460c      	mov	r4, r1
 8009946:	461e      	mov	r6, r3
 8009948:	f101 0c14 	add.w	ip, r1, #20
 800994c:	2000      	movs	r0, #0
 800994e:	f8dc 3000 	ldr.w	r3, [ip]
 8009952:	b299      	uxth	r1, r3
 8009954:	fb02 6101 	mla	r1, r2, r1, r6
 8009958:	0c1e      	lsrs	r6, r3, #16
 800995a:	0c0b      	lsrs	r3, r1, #16
 800995c:	fb02 3306 	mla	r3, r2, r6, r3
 8009960:	b289      	uxth	r1, r1
 8009962:	3001      	adds	r0, #1
 8009964:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009968:	4285      	cmp	r5, r0
 800996a:	f84c 1b04 	str.w	r1, [ip], #4
 800996e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009972:	dcec      	bgt.n	800994e <__multadd+0x12>
 8009974:	b30e      	cbz	r6, 80099ba <__multadd+0x7e>
 8009976:	68a3      	ldr	r3, [r4, #8]
 8009978:	42ab      	cmp	r3, r5
 800997a:	dc19      	bgt.n	80099b0 <__multadd+0x74>
 800997c:	6861      	ldr	r1, [r4, #4]
 800997e:	4638      	mov	r0, r7
 8009980:	3101      	adds	r1, #1
 8009982:	f7ff ff79 	bl	8009878 <_Balloc>
 8009986:	4680      	mov	r8, r0
 8009988:	b928      	cbnz	r0, 8009996 <__multadd+0x5a>
 800998a:	4602      	mov	r2, r0
 800998c:	4b0c      	ldr	r3, [pc, #48]	@ (80099c0 <__multadd+0x84>)
 800998e:	480d      	ldr	r0, [pc, #52]	@ (80099c4 <__multadd+0x88>)
 8009990:	21ba      	movs	r1, #186	@ 0xba
 8009992:	f001 fc89 	bl	800b2a8 <__assert_func>
 8009996:	6922      	ldr	r2, [r4, #16]
 8009998:	3202      	adds	r2, #2
 800999a:	f104 010c 	add.w	r1, r4, #12
 800999e:	0092      	lsls	r2, r2, #2
 80099a0:	300c      	adds	r0, #12
 80099a2:	f7ff f925 	bl	8008bf0 <memcpy>
 80099a6:	4621      	mov	r1, r4
 80099a8:	4638      	mov	r0, r7
 80099aa:	f7ff ffa5 	bl	80098f8 <_Bfree>
 80099ae:	4644      	mov	r4, r8
 80099b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80099b4:	3501      	adds	r5, #1
 80099b6:	615e      	str	r6, [r3, #20]
 80099b8:	6125      	str	r5, [r4, #16]
 80099ba:	4620      	mov	r0, r4
 80099bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099c0:	0800c07d 	.word	0x0800c07d
 80099c4:	0800c08e 	.word	0x0800c08e

080099c8 <__s2b>:
 80099c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099cc:	460c      	mov	r4, r1
 80099ce:	4615      	mov	r5, r2
 80099d0:	461f      	mov	r7, r3
 80099d2:	2209      	movs	r2, #9
 80099d4:	3308      	adds	r3, #8
 80099d6:	4606      	mov	r6, r0
 80099d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80099dc:	2100      	movs	r1, #0
 80099de:	2201      	movs	r2, #1
 80099e0:	429a      	cmp	r2, r3
 80099e2:	db09      	blt.n	80099f8 <__s2b+0x30>
 80099e4:	4630      	mov	r0, r6
 80099e6:	f7ff ff47 	bl	8009878 <_Balloc>
 80099ea:	b940      	cbnz	r0, 80099fe <__s2b+0x36>
 80099ec:	4602      	mov	r2, r0
 80099ee:	4b19      	ldr	r3, [pc, #100]	@ (8009a54 <__s2b+0x8c>)
 80099f0:	4819      	ldr	r0, [pc, #100]	@ (8009a58 <__s2b+0x90>)
 80099f2:	21d3      	movs	r1, #211	@ 0xd3
 80099f4:	f001 fc58 	bl	800b2a8 <__assert_func>
 80099f8:	0052      	lsls	r2, r2, #1
 80099fa:	3101      	adds	r1, #1
 80099fc:	e7f0      	b.n	80099e0 <__s2b+0x18>
 80099fe:	9b08      	ldr	r3, [sp, #32]
 8009a00:	6143      	str	r3, [r0, #20]
 8009a02:	2d09      	cmp	r5, #9
 8009a04:	f04f 0301 	mov.w	r3, #1
 8009a08:	6103      	str	r3, [r0, #16]
 8009a0a:	dd16      	ble.n	8009a3a <__s2b+0x72>
 8009a0c:	f104 0909 	add.w	r9, r4, #9
 8009a10:	46c8      	mov	r8, r9
 8009a12:	442c      	add	r4, r5
 8009a14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009a18:	4601      	mov	r1, r0
 8009a1a:	3b30      	subs	r3, #48	@ 0x30
 8009a1c:	220a      	movs	r2, #10
 8009a1e:	4630      	mov	r0, r6
 8009a20:	f7ff ff8c 	bl	800993c <__multadd>
 8009a24:	45a0      	cmp	r8, r4
 8009a26:	d1f5      	bne.n	8009a14 <__s2b+0x4c>
 8009a28:	f1a5 0408 	sub.w	r4, r5, #8
 8009a2c:	444c      	add	r4, r9
 8009a2e:	1b2d      	subs	r5, r5, r4
 8009a30:	1963      	adds	r3, r4, r5
 8009a32:	42bb      	cmp	r3, r7
 8009a34:	db04      	blt.n	8009a40 <__s2b+0x78>
 8009a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a3a:	340a      	adds	r4, #10
 8009a3c:	2509      	movs	r5, #9
 8009a3e:	e7f6      	b.n	8009a2e <__s2b+0x66>
 8009a40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009a44:	4601      	mov	r1, r0
 8009a46:	3b30      	subs	r3, #48	@ 0x30
 8009a48:	220a      	movs	r2, #10
 8009a4a:	4630      	mov	r0, r6
 8009a4c:	f7ff ff76 	bl	800993c <__multadd>
 8009a50:	e7ee      	b.n	8009a30 <__s2b+0x68>
 8009a52:	bf00      	nop
 8009a54:	0800c07d 	.word	0x0800c07d
 8009a58:	0800c08e 	.word	0x0800c08e

08009a5c <__hi0bits>:
 8009a5c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009a60:	4603      	mov	r3, r0
 8009a62:	bf36      	itet	cc
 8009a64:	0403      	lslcc	r3, r0, #16
 8009a66:	2000      	movcs	r0, #0
 8009a68:	2010      	movcc	r0, #16
 8009a6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009a6e:	bf3c      	itt	cc
 8009a70:	021b      	lslcc	r3, r3, #8
 8009a72:	3008      	addcc	r0, #8
 8009a74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a78:	bf3c      	itt	cc
 8009a7a:	011b      	lslcc	r3, r3, #4
 8009a7c:	3004      	addcc	r0, #4
 8009a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a82:	bf3c      	itt	cc
 8009a84:	009b      	lslcc	r3, r3, #2
 8009a86:	3002      	addcc	r0, #2
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	db05      	blt.n	8009a98 <__hi0bits+0x3c>
 8009a8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009a90:	f100 0001 	add.w	r0, r0, #1
 8009a94:	bf08      	it	eq
 8009a96:	2020      	moveq	r0, #32
 8009a98:	4770      	bx	lr

08009a9a <__lo0bits>:
 8009a9a:	6803      	ldr	r3, [r0, #0]
 8009a9c:	4602      	mov	r2, r0
 8009a9e:	f013 0007 	ands.w	r0, r3, #7
 8009aa2:	d00b      	beq.n	8009abc <__lo0bits+0x22>
 8009aa4:	07d9      	lsls	r1, r3, #31
 8009aa6:	d421      	bmi.n	8009aec <__lo0bits+0x52>
 8009aa8:	0798      	lsls	r0, r3, #30
 8009aaa:	bf49      	itett	mi
 8009aac:	085b      	lsrmi	r3, r3, #1
 8009aae:	089b      	lsrpl	r3, r3, #2
 8009ab0:	2001      	movmi	r0, #1
 8009ab2:	6013      	strmi	r3, [r2, #0]
 8009ab4:	bf5c      	itt	pl
 8009ab6:	6013      	strpl	r3, [r2, #0]
 8009ab8:	2002      	movpl	r0, #2
 8009aba:	4770      	bx	lr
 8009abc:	b299      	uxth	r1, r3
 8009abe:	b909      	cbnz	r1, 8009ac4 <__lo0bits+0x2a>
 8009ac0:	0c1b      	lsrs	r3, r3, #16
 8009ac2:	2010      	movs	r0, #16
 8009ac4:	b2d9      	uxtb	r1, r3
 8009ac6:	b909      	cbnz	r1, 8009acc <__lo0bits+0x32>
 8009ac8:	3008      	adds	r0, #8
 8009aca:	0a1b      	lsrs	r3, r3, #8
 8009acc:	0719      	lsls	r1, r3, #28
 8009ace:	bf04      	itt	eq
 8009ad0:	091b      	lsreq	r3, r3, #4
 8009ad2:	3004      	addeq	r0, #4
 8009ad4:	0799      	lsls	r1, r3, #30
 8009ad6:	bf04      	itt	eq
 8009ad8:	089b      	lsreq	r3, r3, #2
 8009ada:	3002      	addeq	r0, #2
 8009adc:	07d9      	lsls	r1, r3, #31
 8009ade:	d403      	bmi.n	8009ae8 <__lo0bits+0x4e>
 8009ae0:	085b      	lsrs	r3, r3, #1
 8009ae2:	f100 0001 	add.w	r0, r0, #1
 8009ae6:	d003      	beq.n	8009af0 <__lo0bits+0x56>
 8009ae8:	6013      	str	r3, [r2, #0]
 8009aea:	4770      	bx	lr
 8009aec:	2000      	movs	r0, #0
 8009aee:	4770      	bx	lr
 8009af0:	2020      	movs	r0, #32
 8009af2:	4770      	bx	lr

08009af4 <__i2b>:
 8009af4:	b510      	push	{r4, lr}
 8009af6:	460c      	mov	r4, r1
 8009af8:	2101      	movs	r1, #1
 8009afa:	f7ff febd 	bl	8009878 <_Balloc>
 8009afe:	4602      	mov	r2, r0
 8009b00:	b928      	cbnz	r0, 8009b0e <__i2b+0x1a>
 8009b02:	4b05      	ldr	r3, [pc, #20]	@ (8009b18 <__i2b+0x24>)
 8009b04:	4805      	ldr	r0, [pc, #20]	@ (8009b1c <__i2b+0x28>)
 8009b06:	f240 1145 	movw	r1, #325	@ 0x145
 8009b0a:	f001 fbcd 	bl	800b2a8 <__assert_func>
 8009b0e:	2301      	movs	r3, #1
 8009b10:	6144      	str	r4, [r0, #20]
 8009b12:	6103      	str	r3, [r0, #16]
 8009b14:	bd10      	pop	{r4, pc}
 8009b16:	bf00      	nop
 8009b18:	0800c07d 	.word	0x0800c07d
 8009b1c:	0800c08e 	.word	0x0800c08e

08009b20 <__multiply>:
 8009b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b24:	4617      	mov	r7, r2
 8009b26:	690a      	ldr	r2, [r1, #16]
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	bfa8      	it	ge
 8009b2e:	463b      	movge	r3, r7
 8009b30:	4689      	mov	r9, r1
 8009b32:	bfa4      	itt	ge
 8009b34:	460f      	movge	r7, r1
 8009b36:	4699      	movge	r9, r3
 8009b38:	693d      	ldr	r5, [r7, #16]
 8009b3a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	6879      	ldr	r1, [r7, #4]
 8009b42:	eb05 060a 	add.w	r6, r5, sl
 8009b46:	42b3      	cmp	r3, r6
 8009b48:	b085      	sub	sp, #20
 8009b4a:	bfb8      	it	lt
 8009b4c:	3101      	addlt	r1, #1
 8009b4e:	f7ff fe93 	bl	8009878 <_Balloc>
 8009b52:	b930      	cbnz	r0, 8009b62 <__multiply+0x42>
 8009b54:	4602      	mov	r2, r0
 8009b56:	4b41      	ldr	r3, [pc, #260]	@ (8009c5c <__multiply+0x13c>)
 8009b58:	4841      	ldr	r0, [pc, #260]	@ (8009c60 <__multiply+0x140>)
 8009b5a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009b5e:	f001 fba3 	bl	800b2a8 <__assert_func>
 8009b62:	f100 0414 	add.w	r4, r0, #20
 8009b66:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009b6a:	4623      	mov	r3, r4
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	4573      	cmp	r3, lr
 8009b70:	d320      	bcc.n	8009bb4 <__multiply+0x94>
 8009b72:	f107 0814 	add.w	r8, r7, #20
 8009b76:	f109 0114 	add.w	r1, r9, #20
 8009b7a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009b7e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009b82:	9302      	str	r3, [sp, #8]
 8009b84:	1beb      	subs	r3, r5, r7
 8009b86:	3b15      	subs	r3, #21
 8009b88:	f023 0303 	bic.w	r3, r3, #3
 8009b8c:	3304      	adds	r3, #4
 8009b8e:	3715      	adds	r7, #21
 8009b90:	42bd      	cmp	r5, r7
 8009b92:	bf38      	it	cc
 8009b94:	2304      	movcc	r3, #4
 8009b96:	9301      	str	r3, [sp, #4]
 8009b98:	9b02      	ldr	r3, [sp, #8]
 8009b9a:	9103      	str	r1, [sp, #12]
 8009b9c:	428b      	cmp	r3, r1
 8009b9e:	d80c      	bhi.n	8009bba <__multiply+0x9a>
 8009ba0:	2e00      	cmp	r6, #0
 8009ba2:	dd03      	ble.n	8009bac <__multiply+0x8c>
 8009ba4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d055      	beq.n	8009c58 <__multiply+0x138>
 8009bac:	6106      	str	r6, [r0, #16]
 8009bae:	b005      	add	sp, #20
 8009bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bb4:	f843 2b04 	str.w	r2, [r3], #4
 8009bb8:	e7d9      	b.n	8009b6e <__multiply+0x4e>
 8009bba:	f8b1 a000 	ldrh.w	sl, [r1]
 8009bbe:	f1ba 0f00 	cmp.w	sl, #0
 8009bc2:	d01f      	beq.n	8009c04 <__multiply+0xe4>
 8009bc4:	46c4      	mov	ip, r8
 8009bc6:	46a1      	mov	r9, r4
 8009bc8:	2700      	movs	r7, #0
 8009bca:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009bce:	f8d9 3000 	ldr.w	r3, [r9]
 8009bd2:	fa1f fb82 	uxth.w	fp, r2
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	fb0a 330b 	mla	r3, sl, fp, r3
 8009bdc:	443b      	add	r3, r7
 8009bde:	f8d9 7000 	ldr.w	r7, [r9]
 8009be2:	0c12      	lsrs	r2, r2, #16
 8009be4:	0c3f      	lsrs	r7, r7, #16
 8009be6:	fb0a 7202 	mla	r2, sl, r2, r7
 8009bea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bf4:	4565      	cmp	r5, ip
 8009bf6:	f849 3b04 	str.w	r3, [r9], #4
 8009bfa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009bfe:	d8e4      	bhi.n	8009bca <__multiply+0xaa>
 8009c00:	9b01      	ldr	r3, [sp, #4]
 8009c02:	50e7      	str	r7, [r4, r3]
 8009c04:	9b03      	ldr	r3, [sp, #12]
 8009c06:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009c0a:	3104      	adds	r1, #4
 8009c0c:	f1b9 0f00 	cmp.w	r9, #0
 8009c10:	d020      	beq.n	8009c54 <__multiply+0x134>
 8009c12:	6823      	ldr	r3, [r4, #0]
 8009c14:	4647      	mov	r7, r8
 8009c16:	46a4      	mov	ip, r4
 8009c18:	f04f 0a00 	mov.w	sl, #0
 8009c1c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009c20:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009c24:	fb09 220b 	mla	r2, r9, fp, r2
 8009c28:	4452      	add	r2, sl
 8009c2a:	b29b      	uxth	r3, r3
 8009c2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c30:	f84c 3b04 	str.w	r3, [ip], #4
 8009c34:	f857 3b04 	ldr.w	r3, [r7], #4
 8009c38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c3c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009c40:	fb09 330a 	mla	r3, r9, sl, r3
 8009c44:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009c48:	42bd      	cmp	r5, r7
 8009c4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c4e:	d8e5      	bhi.n	8009c1c <__multiply+0xfc>
 8009c50:	9a01      	ldr	r2, [sp, #4]
 8009c52:	50a3      	str	r3, [r4, r2]
 8009c54:	3404      	adds	r4, #4
 8009c56:	e79f      	b.n	8009b98 <__multiply+0x78>
 8009c58:	3e01      	subs	r6, #1
 8009c5a:	e7a1      	b.n	8009ba0 <__multiply+0x80>
 8009c5c:	0800c07d 	.word	0x0800c07d
 8009c60:	0800c08e 	.word	0x0800c08e

08009c64 <__pow5mult>:
 8009c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c68:	4615      	mov	r5, r2
 8009c6a:	f012 0203 	ands.w	r2, r2, #3
 8009c6e:	4607      	mov	r7, r0
 8009c70:	460e      	mov	r6, r1
 8009c72:	d007      	beq.n	8009c84 <__pow5mult+0x20>
 8009c74:	4c25      	ldr	r4, [pc, #148]	@ (8009d0c <__pow5mult+0xa8>)
 8009c76:	3a01      	subs	r2, #1
 8009c78:	2300      	movs	r3, #0
 8009c7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c7e:	f7ff fe5d 	bl	800993c <__multadd>
 8009c82:	4606      	mov	r6, r0
 8009c84:	10ad      	asrs	r5, r5, #2
 8009c86:	d03d      	beq.n	8009d04 <__pow5mult+0xa0>
 8009c88:	69fc      	ldr	r4, [r7, #28]
 8009c8a:	b97c      	cbnz	r4, 8009cac <__pow5mult+0x48>
 8009c8c:	2010      	movs	r0, #16
 8009c8e:	f7fd ff0b 	bl	8007aa8 <malloc>
 8009c92:	4602      	mov	r2, r0
 8009c94:	61f8      	str	r0, [r7, #28]
 8009c96:	b928      	cbnz	r0, 8009ca4 <__pow5mult+0x40>
 8009c98:	4b1d      	ldr	r3, [pc, #116]	@ (8009d10 <__pow5mult+0xac>)
 8009c9a:	481e      	ldr	r0, [pc, #120]	@ (8009d14 <__pow5mult+0xb0>)
 8009c9c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009ca0:	f001 fb02 	bl	800b2a8 <__assert_func>
 8009ca4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ca8:	6004      	str	r4, [r0, #0]
 8009caa:	60c4      	str	r4, [r0, #12]
 8009cac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009cb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009cb4:	b94c      	cbnz	r4, 8009cca <__pow5mult+0x66>
 8009cb6:	f240 2171 	movw	r1, #625	@ 0x271
 8009cba:	4638      	mov	r0, r7
 8009cbc:	f7ff ff1a 	bl	8009af4 <__i2b>
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	f8c8 0008 	str.w	r0, [r8, #8]
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	6003      	str	r3, [r0, #0]
 8009cca:	f04f 0900 	mov.w	r9, #0
 8009cce:	07eb      	lsls	r3, r5, #31
 8009cd0:	d50a      	bpl.n	8009ce8 <__pow5mult+0x84>
 8009cd2:	4631      	mov	r1, r6
 8009cd4:	4622      	mov	r2, r4
 8009cd6:	4638      	mov	r0, r7
 8009cd8:	f7ff ff22 	bl	8009b20 <__multiply>
 8009cdc:	4631      	mov	r1, r6
 8009cde:	4680      	mov	r8, r0
 8009ce0:	4638      	mov	r0, r7
 8009ce2:	f7ff fe09 	bl	80098f8 <_Bfree>
 8009ce6:	4646      	mov	r6, r8
 8009ce8:	106d      	asrs	r5, r5, #1
 8009cea:	d00b      	beq.n	8009d04 <__pow5mult+0xa0>
 8009cec:	6820      	ldr	r0, [r4, #0]
 8009cee:	b938      	cbnz	r0, 8009d00 <__pow5mult+0x9c>
 8009cf0:	4622      	mov	r2, r4
 8009cf2:	4621      	mov	r1, r4
 8009cf4:	4638      	mov	r0, r7
 8009cf6:	f7ff ff13 	bl	8009b20 <__multiply>
 8009cfa:	6020      	str	r0, [r4, #0]
 8009cfc:	f8c0 9000 	str.w	r9, [r0]
 8009d00:	4604      	mov	r4, r0
 8009d02:	e7e4      	b.n	8009cce <__pow5mult+0x6a>
 8009d04:	4630      	mov	r0, r6
 8009d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d0a:	bf00      	nop
 8009d0c:	0800c1a0 	.word	0x0800c1a0
 8009d10:	0800c00e 	.word	0x0800c00e
 8009d14:	0800c08e 	.word	0x0800c08e

08009d18 <__lshift>:
 8009d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d1c:	460c      	mov	r4, r1
 8009d1e:	6849      	ldr	r1, [r1, #4]
 8009d20:	6923      	ldr	r3, [r4, #16]
 8009d22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d26:	68a3      	ldr	r3, [r4, #8]
 8009d28:	4607      	mov	r7, r0
 8009d2a:	4691      	mov	r9, r2
 8009d2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d30:	f108 0601 	add.w	r6, r8, #1
 8009d34:	42b3      	cmp	r3, r6
 8009d36:	db0b      	blt.n	8009d50 <__lshift+0x38>
 8009d38:	4638      	mov	r0, r7
 8009d3a:	f7ff fd9d 	bl	8009878 <_Balloc>
 8009d3e:	4605      	mov	r5, r0
 8009d40:	b948      	cbnz	r0, 8009d56 <__lshift+0x3e>
 8009d42:	4602      	mov	r2, r0
 8009d44:	4b28      	ldr	r3, [pc, #160]	@ (8009de8 <__lshift+0xd0>)
 8009d46:	4829      	ldr	r0, [pc, #164]	@ (8009dec <__lshift+0xd4>)
 8009d48:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009d4c:	f001 faac 	bl	800b2a8 <__assert_func>
 8009d50:	3101      	adds	r1, #1
 8009d52:	005b      	lsls	r3, r3, #1
 8009d54:	e7ee      	b.n	8009d34 <__lshift+0x1c>
 8009d56:	2300      	movs	r3, #0
 8009d58:	f100 0114 	add.w	r1, r0, #20
 8009d5c:	f100 0210 	add.w	r2, r0, #16
 8009d60:	4618      	mov	r0, r3
 8009d62:	4553      	cmp	r3, sl
 8009d64:	db33      	blt.n	8009dce <__lshift+0xb6>
 8009d66:	6920      	ldr	r0, [r4, #16]
 8009d68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d6c:	f104 0314 	add.w	r3, r4, #20
 8009d70:	f019 091f 	ands.w	r9, r9, #31
 8009d74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009d7c:	d02b      	beq.n	8009dd6 <__lshift+0xbe>
 8009d7e:	f1c9 0e20 	rsb	lr, r9, #32
 8009d82:	468a      	mov	sl, r1
 8009d84:	2200      	movs	r2, #0
 8009d86:	6818      	ldr	r0, [r3, #0]
 8009d88:	fa00 f009 	lsl.w	r0, r0, r9
 8009d8c:	4310      	orrs	r0, r2
 8009d8e:	f84a 0b04 	str.w	r0, [sl], #4
 8009d92:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d96:	459c      	cmp	ip, r3
 8009d98:	fa22 f20e 	lsr.w	r2, r2, lr
 8009d9c:	d8f3      	bhi.n	8009d86 <__lshift+0x6e>
 8009d9e:	ebac 0304 	sub.w	r3, ip, r4
 8009da2:	3b15      	subs	r3, #21
 8009da4:	f023 0303 	bic.w	r3, r3, #3
 8009da8:	3304      	adds	r3, #4
 8009daa:	f104 0015 	add.w	r0, r4, #21
 8009dae:	4560      	cmp	r0, ip
 8009db0:	bf88      	it	hi
 8009db2:	2304      	movhi	r3, #4
 8009db4:	50ca      	str	r2, [r1, r3]
 8009db6:	b10a      	cbz	r2, 8009dbc <__lshift+0xa4>
 8009db8:	f108 0602 	add.w	r6, r8, #2
 8009dbc:	3e01      	subs	r6, #1
 8009dbe:	4638      	mov	r0, r7
 8009dc0:	612e      	str	r6, [r5, #16]
 8009dc2:	4621      	mov	r1, r4
 8009dc4:	f7ff fd98 	bl	80098f8 <_Bfree>
 8009dc8:	4628      	mov	r0, r5
 8009dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dce:	f842 0f04 	str.w	r0, [r2, #4]!
 8009dd2:	3301      	adds	r3, #1
 8009dd4:	e7c5      	b.n	8009d62 <__lshift+0x4a>
 8009dd6:	3904      	subs	r1, #4
 8009dd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ddc:	f841 2f04 	str.w	r2, [r1, #4]!
 8009de0:	459c      	cmp	ip, r3
 8009de2:	d8f9      	bhi.n	8009dd8 <__lshift+0xc0>
 8009de4:	e7ea      	b.n	8009dbc <__lshift+0xa4>
 8009de6:	bf00      	nop
 8009de8:	0800c07d 	.word	0x0800c07d
 8009dec:	0800c08e 	.word	0x0800c08e

08009df0 <__mcmp>:
 8009df0:	690a      	ldr	r2, [r1, #16]
 8009df2:	4603      	mov	r3, r0
 8009df4:	6900      	ldr	r0, [r0, #16]
 8009df6:	1a80      	subs	r0, r0, r2
 8009df8:	b530      	push	{r4, r5, lr}
 8009dfa:	d10e      	bne.n	8009e1a <__mcmp+0x2a>
 8009dfc:	3314      	adds	r3, #20
 8009dfe:	3114      	adds	r1, #20
 8009e00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009e04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009e08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009e10:	4295      	cmp	r5, r2
 8009e12:	d003      	beq.n	8009e1c <__mcmp+0x2c>
 8009e14:	d205      	bcs.n	8009e22 <__mcmp+0x32>
 8009e16:	f04f 30ff 	mov.w	r0, #4294967295
 8009e1a:	bd30      	pop	{r4, r5, pc}
 8009e1c:	42a3      	cmp	r3, r4
 8009e1e:	d3f3      	bcc.n	8009e08 <__mcmp+0x18>
 8009e20:	e7fb      	b.n	8009e1a <__mcmp+0x2a>
 8009e22:	2001      	movs	r0, #1
 8009e24:	e7f9      	b.n	8009e1a <__mcmp+0x2a>
	...

08009e28 <__mdiff>:
 8009e28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e2c:	4689      	mov	r9, r1
 8009e2e:	4606      	mov	r6, r0
 8009e30:	4611      	mov	r1, r2
 8009e32:	4648      	mov	r0, r9
 8009e34:	4614      	mov	r4, r2
 8009e36:	f7ff ffdb 	bl	8009df0 <__mcmp>
 8009e3a:	1e05      	subs	r5, r0, #0
 8009e3c:	d112      	bne.n	8009e64 <__mdiff+0x3c>
 8009e3e:	4629      	mov	r1, r5
 8009e40:	4630      	mov	r0, r6
 8009e42:	f7ff fd19 	bl	8009878 <_Balloc>
 8009e46:	4602      	mov	r2, r0
 8009e48:	b928      	cbnz	r0, 8009e56 <__mdiff+0x2e>
 8009e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8009f48 <__mdiff+0x120>)
 8009e4c:	f240 2137 	movw	r1, #567	@ 0x237
 8009e50:	483e      	ldr	r0, [pc, #248]	@ (8009f4c <__mdiff+0x124>)
 8009e52:	f001 fa29 	bl	800b2a8 <__assert_func>
 8009e56:	2301      	movs	r3, #1
 8009e58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009e5c:	4610      	mov	r0, r2
 8009e5e:	b003      	add	sp, #12
 8009e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e64:	bfbc      	itt	lt
 8009e66:	464b      	movlt	r3, r9
 8009e68:	46a1      	movlt	r9, r4
 8009e6a:	4630      	mov	r0, r6
 8009e6c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009e70:	bfba      	itte	lt
 8009e72:	461c      	movlt	r4, r3
 8009e74:	2501      	movlt	r5, #1
 8009e76:	2500      	movge	r5, #0
 8009e78:	f7ff fcfe 	bl	8009878 <_Balloc>
 8009e7c:	4602      	mov	r2, r0
 8009e7e:	b918      	cbnz	r0, 8009e88 <__mdiff+0x60>
 8009e80:	4b31      	ldr	r3, [pc, #196]	@ (8009f48 <__mdiff+0x120>)
 8009e82:	f240 2145 	movw	r1, #581	@ 0x245
 8009e86:	e7e3      	b.n	8009e50 <__mdiff+0x28>
 8009e88:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009e8c:	6926      	ldr	r6, [r4, #16]
 8009e8e:	60c5      	str	r5, [r0, #12]
 8009e90:	f109 0310 	add.w	r3, r9, #16
 8009e94:	f109 0514 	add.w	r5, r9, #20
 8009e98:	f104 0e14 	add.w	lr, r4, #20
 8009e9c:	f100 0b14 	add.w	fp, r0, #20
 8009ea0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009ea4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009ea8:	9301      	str	r3, [sp, #4]
 8009eaa:	46d9      	mov	r9, fp
 8009eac:	f04f 0c00 	mov.w	ip, #0
 8009eb0:	9b01      	ldr	r3, [sp, #4]
 8009eb2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009eb6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009eba:	9301      	str	r3, [sp, #4]
 8009ebc:	fa1f f38a 	uxth.w	r3, sl
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	b283      	uxth	r3, r0
 8009ec4:	1acb      	subs	r3, r1, r3
 8009ec6:	0c00      	lsrs	r0, r0, #16
 8009ec8:	4463      	add	r3, ip
 8009eca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009ece:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ed8:	4576      	cmp	r6, lr
 8009eda:	f849 3b04 	str.w	r3, [r9], #4
 8009ede:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009ee2:	d8e5      	bhi.n	8009eb0 <__mdiff+0x88>
 8009ee4:	1b33      	subs	r3, r6, r4
 8009ee6:	3b15      	subs	r3, #21
 8009ee8:	f023 0303 	bic.w	r3, r3, #3
 8009eec:	3415      	adds	r4, #21
 8009eee:	3304      	adds	r3, #4
 8009ef0:	42a6      	cmp	r6, r4
 8009ef2:	bf38      	it	cc
 8009ef4:	2304      	movcc	r3, #4
 8009ef6:	441d      	add	r5, r3
 8009ef8:	445b      	add	r3, fp
 8009efa:	461e      	mov	r6, r3
 8009efc:	462c      	mov	r4, r5
 8009efe:	4544      	cmp	r4, r8
 8009f00:	d30e      	bcc.n	8009f20 <__mdiff+0xf8>
 8009f02:	f108 0103 	add.w	r1, r8, #3
 8009f06:	1b49      	subs	r1, r1, r5
 8009f08:	f021 0103 	bic.w	r1, r1, #3
 8009f0c:	3d03      	subs	r5, #3
 8009f0e:	45a8      	cmp	r8, r5
 8009f10:	bf38      	it	cc
 8009f12:	2100      	movcc	r1, #0
 8009f14:	440b      	add	r3, r1
 8009f16:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f1a:	b191      	cbz	r1, 8009f42 <__mdiff+0x11a>
 8009f1c:	6117      	str	r7, [r2, #16]
 8009f1e:	e79d      	b.n	8009e5c <__mdiff+0x34>
 8009f20:	f854 1b04 	ldr.w	r1, [r4], #4
 8009f24:	46e6      	mov	lr, ip
 8009f26:	0c08      	lsrs	r0, r1, #16
 8009f28:	fa1c fc81 	uxtah	ip, ip, r1
 8009f2c:	4471      	add	r1, lr
 8009f2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009f32:	b289      	uxth	r1, r1
 8009f34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009f38:	f846 1b04 	str.w	r1, [r6], #4
 8009f3c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f40:	e7dd      	b.n	8009efe <__mdiff+0xd6>
 8009f42:	3f01      	subs	r7, #1
 8009f44:	e7e7      	b.n	8009f16 <__mdiff+0xee>
 8009f46:	bf00      	nop
 8009f48:	0800c07d 	.word	0x0800c07d
 8009f4c:	0800c08e 	.word	0x0800c08e

08009f50 <__ulp>:
 8009f50:	b082      	sub	sp, #8
 8009f52:	ed8d 0b00 	vstr	d0, [sp]
 8009f56:	9a01      	ldr	r2, [sp, #4]
 8009f58:	4b0f      	ldr	r3, [pc, #60]	@ (8009f98 <__ulp+0x48>)
 8009f5a:	4013      	ands	r3, r2
 8009f5c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	dc08      	bgt.n	8009f76 <__ulp+0x26>
 8009f64:	425b      	negs	r3, r3
 8009f66:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009f6a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009f6e:	da04      	bge.n	8009f7a <__ulp+0x2a>
 8009f70:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009f74:	4113      	asrs	r3, r2
 8009f76:	2200      	movs	r2, #0
 8009f78:	e008      	b.n	8009f8c <__ulp+0x3c>
 8009f7a:	f1a2 0314 	sub.w	r3, r2, #20
 8009f7e:	2b1e      	cmp	r3, #30
 8009f80:	bfda      	itte	le
 8009f82:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009f86:	40da      	lsrle	r2, r3
 8009f88:	2201      	movgt	r2, #1
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	4619      	mov	r1, r3
 8009f8e:	4610      	mov	r0, r2
 8009f90:	ec41 0b10 	vmov	d0, r0, r1
 8009f94:	b002      	add	sp, #8
 8009f96:	4770      	bx	lr
 8009f98:	7ff00000 	.word	0x7ff00000

08009f9c <__b2d>:
 8009f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fa0:	6906      	ldr	r6, [r0, #16]
 8009fa2:	f100 0814 	add.w	r8, r0, #20
 8009fa6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009faa:	1f37      	subs	r7, r6, #4
 8009fac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009fb0:	4610      	mov	r0, r2
 8009fb2:	f7ff fd53 	bl	8009a5c <__hi0bits>
 8009fb6:	f1c0 0320 	rsb	r3, r0, #32
 8009fba:	280a      	cmp	r0, #10
 8009fbc:	600b      	str	r3, [r1, #0]
 8009fbe:	491b      	ldr	r1, [pc, #108]	@ (800a02c <__b2d+0x90>)
 8009fc0:	dc15      	bgt.n	8009fee <__b2d+0x52>
 8009fc2:	f1c0 0c0b 	rsb	ip, r0, #11
 8009fc6:	fa22 f30c 	lsr.w	r3, r2, ip
 8009fca:	45b8      	cmp	r8, r7
 8009fcc:	ea43 0501 	orr.w	r5, r3, r1
 8009fd0:	bf34      	ite	cc
 8009fd2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009fd6:	2300      	movcs	r3, #0
 8009fd8:	3015      	adds	r0, #21
 8009fda:	fa02 f000 	lsl.w	r0, r2, r0
 8009fde:	fa23 f30c 	lsr.w	r3, r3, ip
 8009fe2:	4303      	orrs	r3, r0
 8009fe4:	461c      	mov	r4, r3
 8009fe6:	ec45 4b10 	vmov	d0, r4, r5
 8009fea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fee:	45b8      	cmp	r8, r7
 8009ff0:	bf3a      	itte	cc
 8009ff2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009ff6:	f1a6 0708 	subcc.w	r7, r6, #8
 8009ffa:	2300      	movcs	r3, #0
 8009ffc:	380b      	subs	r0, #11
 8009ffe:	d012      	beq.n	800a026 <__b2d+0x8a>
 800a000:	f1c0 0120 	rsb	r1, r0, #32
 800a004:	fa23 f401 	lsr.w	r4, r3, r1
 800a008:	4082      	lsls	r2, r0
 800a00a:	4322      	orrs	r2, r4
 800a00c:	4547      	cmp	r7, r8
 800a00e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a012:	bf8c      	ite	hi
 800a014:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a018:	2200      	movls	r2, #0
 800a01a:	4083      	lsls	r3, r0
 800a01c:	40ca      	lsrs	r2, r1
 800a01e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a022:	4313      	orrs	r3, r2
 800a024:	e7de      	b.n	8009fe4 <__b2d+0x48>
 800a026:	ea42 0501 	orr.w	r5, r2, r1
 800a02a:	e7db      	b.n	8009fe4 <__b2d+0x48>
 800a02c:	3ff00000 	.word	0x3ff00000

0800a030 <__d2b>:
 800a030:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a034:	460f      	mov	r7, r1
 800a036:	2101      	movs	r1, #1
 800a038:	ec59 8b10 	vmov	r8, r9, d0
 800a03c:	4616      	mov	r6, r2
 800a03e:	f7ff fc1b 	bl	8009878 <_Balloc>
 800a042:	4604      	mov	r4, r0
 800a044:	b930      	cbnz	r0, 800a054 <__d2b+0x24>
 800a046:	4602      	mov	r2, r0
 800a048:	4b23      	ldr	r3, [pc, #140]	@ (800a0d8 <__d2b+0xa8>)
 800a04a:	4824      	ldr	r0, [pc, #144]	@ (800a0dc <__d2b+0xac>)
 800a04c:	f240 310f 	movw	r1, #783	@ 0x30f
 800a050:	f001 f92a 	bl	800b2a8 <__assert_func>
 800a054:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a058:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a05c:	b10d      	cbz	r5, 800a062 <__d2b+0x32>
 800a05e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a062:	9301      	str	r3, [sp, #4]
 800a064:	f1b8 0300 	subs.w	r3, r8, #0
 800a068:	d023      	beq.n	800a0b2 <__d2b+0x82>
 800a06a:	4668      	mov	r0, sp
 800a06c:	9300      	str	r3, [sp, #0]
 800a06e:	f7ff fd14 	bl	8009a9a <__lo0bits>
 800a072:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a076:	b1d0      	cbz	r0, 800a0ae <__d2b+0x7e>
 800a078:	f1c0 0320 	rsb	r3, r0, #32
 800a07c:	fa02 f303 	lsl.w	r3, r2, r3
 800a080:	430b      	orrs	r3, r1
 800a082:	40c2      	lsrs	r2, r0
 800a084:	6163      	str	r3, [r4, #20]
 800a086:	9201      	str	r2, [sp, #4]
 800a088:	9b01      	ldr	r3, [sp, #4]
 800a08a:	61a3      	str	r3, [r4, #24]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	bf0c      	ite	eq
 800a090:	2201      	moveq	r2, #1
 800a092:	2202      	movne	r2, #2
 800a094:	6122      	str	r2, [r4, #16]
 800a096:	b1a5      	cbz	r5, 800a0c2 <__d2b+0x92>
 800a098:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a09c:	4405      	add	r5, r0
 800a09e:	603d      	str	r5, [r7, #0]
 800a0a0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a0a4:	6030      	str	r0, [r6, #0]
 800a0a6:	4620      	mov	r0, r4
 800a0a8:	b003      	add	sp, #12
 800a0aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0ae:	6161      	str	r1, [r4, #20]
 800a0b0:	e7ea      	b.n	800a088 <__d2b+0x58>
 800a0b2:	a801      	add	r0, sp, #4
 800a0b4:	f7ff fcf1 	bl	8009a9a <__lo0bits>
 800a0b8:	9b01      	ldr	r3, [sp, #4]
 800a0ba:	6163      	str	r3, [r4, #20]
 800a0bc:	3020      	adds	r0, #32
 800a0be:	2201      	movs	r2, #1
 800a0c0:	e7e8      	b.n	800a094 <__d2b+0x64>
 800a0c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a0c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a0ca:	6038      	str	r0, [r7, #0]
 800a0cc:	6918      	ldr	r0, [r3, #16]
 800a0ce:	f7ff fcc5 	bl	8009a5c <__hi0bits>
 800a0d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a0d6:	e7e5      	b.n	800a0a4 <__d2b+0x74>
 800a0d8:	0800c07d 	.word	0x0800c07d
 800a0dc:	0800c08e 	.word	0x0800c08e

0800a0e0 <__ratio>:
 800a0e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e4:	4688      	mov	r8, r1
 800a0e6:	4669      	mov	r1, sp
 800a0e8:	4681      	mov	r9, r0
 800a0ea:	f7ff ff57 	bl	8009f9c <__b2d>
 800a0ee:	a901      	add	r1, sp, #4
 800a0f0:	4640      	mov	r0, r8
 800a0f2:	ec55 4b10 	vmov	r4, r5, d0
 800a0f6:	f7ff ff51 	bl	8009f9c <__b2d>
 800a0fa:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a0fe:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800a102:	1ad2      	subs	r2, r2, r3
 800a104:	e9dd 3100 	ldrd	r3, r1, [sp]
 800a108:	1a5b      	subs	r3, r3, r1
 800a10a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800a10e:	ec57 6b10 	vmov	r6, r7, d0
 800a112:	2b00      	cmp	r3, #0
 800a114:	bfd6      	itet	le
 800a116:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a11a:	462a      	movgt	r2, r5
 800a11c:	463a      	movle	r2, r7
 800a11e:	46ab      	mov	fp, r5
 800a120:	46a2      	mov	sl, r4
 800a122:	bfce      	itee	gt
 800a124:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a128:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800a12c:	ee00 3a90 	vmovle	s1, r3
 800a130:	ec4b ab17 	vmov	d7, sl, fp
 800a134:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800a138:	b003      	add	sp, #12
 800a13a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a13e <__copybits>:
 800a13e:	3901      	subs	r1, #1
 800a140:	b570      	push	{r4, r5, r6, lr}
 800a142:	1149      	asrs	r1, r1, #5
 800a144:	6914      	ldr	r4, [r2, #16]
 800a146:	3101      	adds	r1, #1
 800a148:	f102 0314 	add.w	r3, r2, #20
 800a14c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a150:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a154:	1f05      	subs	r5, r0, #4
 800a156:	42a3      	cmp	r3, r4
 800a158:	d30c      	bcc.n	800a174 <__copybits+0x36>
 800a15a:	1aa3      	subs	r3, r4, r2
 800a15c:	3b11      	subs	r3, #17
 800a15e:	f023 0303 	bic.w	r3, r3, #3
 800a162:	3211      	adds	r2, #17
 800a164:	42a2      	cmp	r2, r4
 800a166:	bf88      	it	hi
 800a168:	2300      	movhi	r3, #0
 800a16a:	4418      	add	r0, r3
 800a16c:	2300      	movs	r3, #0
 800a16e:	4288      	cmp	r0, r1
 800a170:	d305      	bcc.n	800a17e <__copybits+0x40>
 800a172:	bd70      	pop	{r4, r5, r6, pc}
 800a174:	f853 6b04 	ldr.w	r6, [r3], #4
 800a178:	f845 6f04 	str.w	r6, [r5, #4]!
 800a17c:	e7eb      	b.n	800a156 <__copybits+0x18>
 800a17e:	f840 3b04 	str.w	r3, [r0], #4
 800a182:	e7f4      	b.n	800a16e <__copybits+0x30>

0800a184 <__any_on>:
 800a184:	f100 0214 	add.w	r2, r0, #20
 800a188:	6900      	ldr	r0, [r0, #16]
 800a18a:	114b      	asrs	r3, r1, #5
 800a18c:	4298      	cmp	r0, r3
 800a18e:	b510      	push	{r4, lr}
 800a190:	db11      	blt.n	800a1b6 <__any_on+0x32>
 800a192:	dd0a      	ble.n	800a1aa <__any_on+0x26>
 800a194:	f011 011f 	ands.w	r1, r1, #31
 800a198:	d007      	beq.n	800a1aa <__any_on+0x26>
 800a19a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a19e:	fa24 f001 	lsr.w	r0, r4, r1
 800a1a2:	fa00 f101 	lsl.w	r1, r0, r1
 800a1a6:	428c      	cmp	r4, r1
 800a1a8:	d10b      	bne.n	800a1c2 <__any_on+0x3e>
 800a1aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d803      	bhi.n	800a1ba <__any_on+0x36>
 800a1b2:	2000      	movs	r0, #0
 800a1b4:	bd10      	pop	{r4, pc}
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	e7f7      	b.n	800a1aa <__any_on+0x26>
 800a1ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a1be:	2900      	cmp	r1, #0
 800a1c0:	d0f5      	beq.n	800a1ae <__any_on+0x2a>
 800a1c2:	2001      	movs	r0, #1
 800a1c4:	e7f6      	b.n	800a1b4 <__any_on+0x30>

0800a1c6 <sulp>:
 800a1c6:	b570      	push	{r4, r5, r6, lr}
 800a1c8:	4604      	mov	r4, r0
 800a1ca:	460d      	mov	r5, r1
 800a1cc:	4616      	mov	r6, r2
 800a1ce:	ec45 4b10 	vmov	d0, r4, r5
 800a1d2:	f7ff febd 	bl	8009f50 <__ulp>
 800a1d6:	b17e      	cbz	r6, 800a1f8 <sulp+0x32>
 800a1d8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a1dc:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	dd09      	ble.n	800a1f8 <sulp+0x32>
 800a1e4:	051b      	lsls	r3, r3, #20
 800a1e6:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a1ea:	2000      	movs	r0, #0
 800a1ec:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a1f0:	ec41 0b17 	vmov	d7, r0, r1
 800a1f4:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a1f8:	bd70      	pop	{r4, r5, r6, pc}
 800a1fa:	0000      	movs	r0, r0
 800a1fc:	0000      	movs	r0, r0
	...

0800a200 <_strtod_l>:
 800a200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a204:	ed2d 8b0a 	vpush	{d8-d12}
 800a208:	b097      	sub	sp, #92	@ 0x5c
 800a20a:	4688      	mov	r8, r1
 800a20c:	920e      	str	r2, [sp, #56]	@ 0x38
 800a20e:	2200      	movs	r2, #0
 800a210:	9212      	str	r2, [sp, #72]	@ 0x48
 800a212:	9005      	str	r0, [sp, #20]
 800a214:	f04f 0a00 	mov.w	sl, #0
 800a218:	f04f 0b00 	mov.w	fp, #0
 800a21c:	460a      	mov	r2, r1
 800a21e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a220:	7811      	ldrb	r1, [r2, #0]
 800a222:	292b      	cmp	r1, #43	@ 0x2b
 800a224:	d04c      	beq.n	800a2c0 <_strtod_l+0xc0>
 800a226:	d839      	bhi.n	800a29c <_strtod_l+0x9c>
 800a228:	290d      	cmp	r1, #13
 800a22a:	d833      	bhi.n	800a294 <_strtod_l+0x94>
 800a22c:	2908      	cmp	r1, #8
 800a22e:	d833      	bhi.n	800a298 <_strtod_l+0x98>
 800a230:	2900      	cmp	r1, #0
 800a232:	d03c      	beq.n	800a2ae <_strtod_l+0xae>
 800a234:	2200      	movs	r2, #0
 800a236:	9208      	str	r2, [sp, #32]
 800a238:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a23a:	782a      	ldrb	r2, [r5, #0]
 800a23c:	2a30      	cmp	r2, #48	@ 0x30
 800a23e:	f040 80b7 	bne.w	800a3b0 <_strtod_l+0x1b0>
 800a242:	786a      	ldrb	r2, [r5, #1]
 800a244:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a248:	2a58      	cmp	r2, #88	@ 0x58
 800a24a:	d170      	bne.n	800a32e <_strtod_l+0x12e>
 800a24c:	9302      	str	r3, [sp, #8]
 800a24e:	9b08      	ldr	r3, [sp, #32]
 800a250:	9301      	str	r3, [sp, #4]
 800a252:	ab12      	add	r3, sp, #72	@ 0x48
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	4a90      	ldr	r2, [pc, #576]	@ (800a498 <_strtod_l+0x298>)
 800a258:	9805      	ldr	r0, [sp, #20]
 800a25a:	ab13      	add	r3, sp, #76	@ 0x4c
 800a25c:	a911      	add	r1, sp, #68	@ 0x44
 800a25e:	f001 f8bd 	bl	800b3dc <__gethex>
 800a262:	f010 060f 	ands.w	r6, r0, #15
 800a266:	4604      	mov	r4, r0
 800a268:	d005      	beq.n	800a276 <_strtod_l+0x76>
 800a26a:	2e06      	cmp	r6, #6
 800a26c:	d12a      	bne.n	800a2c4 <_strtod_l+0xc4>
 800a26e:	3501      	adds	r5, #1
 800a270:	2300      	movs	r3, #0
 800a272:	9511      	str	r5, [sp, #68]	@ 0x44
 800a274:	9308      	str	r3, [sp, #32]
 800a276:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a278:	2b00      	cmp	r3, #0
 800a27a:	f040 8537 	bne.w	800acec <_strtod_l+0xaec>
 800a27e:	9b08      	ldr	r3, [sp, #32]
 800a280:	ec4b ab10 	vmov	d0, sl, fp
 800a284:	b1cb      	cbz	r3, 800a2ba <_strtod_l+0xba>
 800a286:	eeb1 0b40 	vneg.f64	d0, d0
 800a28a:	b017      	add	sp, #92	@ 0x5c
 800a28c:	ecbd 8b0a 	vpop	{d8-d12}
 800a290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a294:	2920      	cmp	r1, #32
 800a296:	d1cd      	bne.n	800a234 <_strtod_l+0x34>
 800a298:	3201      	adds	r2, #1
 800a29a:	e7c0      	b.n	800a21e <_strtod_l+0x1e>
 800a29c:	292d      	cmp	r1, #45	@ 0x2d
 800a29e:	d1c9      	bne.n	800a234 <_strtod_l+0x34>
 800a2a0:	2101      	movs	r1, #1
 800a2a2:	9108      	str	r1, [sp, #32]
 800a2a4:	1c51      	adds	r1, r2, #1
 800a2a6:	9111      	str	r1, [sp, #68]	@ 0x44
 800a2a8:	7852      	ldrb	r2, [r2, #1]
 800a2aa:	2a00      	cmp	r2, #0
 800a2ac:	d1c4      	bne.n	800a238 <_strtod_l+0x38>
 800a2ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2b0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	f040 8517 	bne.w	800ace8 <_strtod_l+0xae8>
 800a2ba:	ec4b ab10 	vmov	d0, sl, fp
 800a2be:	e7e4      	b.n	800a28a <_strtod_l+0x8a>
 800a2c0:	2100      	movs	r1, #0
 800a2c2:	e7ee      	b.n	800a2a2 <_strtod_l+0xa2>
 800a2c4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a2c6:	b13a      	cbz	r2, 800a2d8 <_strtod_l+0xd8>
 800a2c8:	2135      	movs	r1, #53	@ 0x35
 800a2ca:	a814      	add	r0, sp, #80	@ 0x50
 800a2cc:	f7ff ff37 	bl	800a13e <__copybits>
 800a2d0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a2d2:	9805      	ldr	r0, [sp, #20]
 800a2d4:	f7ff fb10 	bl	80098f8 <_Bfree>
 800a2d8:	1e73      	subs	r3, r6, #1
 800a2da:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a2dc:	2b04      	cmp	r3, #4
 800a2de:	d806      	bhi.n	800a2ee <_strtod_l+0xee>
 800a2e0:	e8df f003 	tbb	[pc, r3]
 800a2e4:	201d0314 	.word	0x201d0314
 800a2e8:	14          	.byte	0x14
 800a2e9:	00          	.byte	0x00
 800a2ea:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a2ee:	05e3      	lsls	r3, r4, #23
 800a2f0:	bf48      	it	mi
 800a2f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a2f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2fa:	0d1b      	lsrs	r3, r3, #20
 800a2fc:	051b      	lsls	r3, r3, #20
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d1b9      	bne.n	800a276 <_strtod_l+0x76>
 800a302:	f7fe fc4b 	bl	8008b9c <__errno>
 800a306:	2322      	movs	r3, #34	@ 0x22
 800a308:	6003      	str	r3, [r0, #0]
 800a30a:	e7b4      	b.n	800a276 <_strtod_l+0x76>
 800a30c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a310:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a314:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a318:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a31c:	e7e7      	b.n	800a2ee <_strtod_l+0xee>
 800a31e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a4a0 <_strtod_l+0x2a0>
 800a322:	e7e4      	b.n	800a2ee <_strtod_l+0xee>
 800a324:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a328:	f04f 3aff 	mov.w	sl, #4294967295
 800a32c:	e7df      	b.n	800a2ee <_strtod_l+0xee>
 800a32e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a330:	1c5a      	adds	r2, r3, #1
 800a332:	9211      	str	r2, [sp, #68]	@ 0x44
 800a334:	785b      	ldrb	r3, [r3, #1]
 800a336:	2b30      	cmp	r3, #48	@ 0x30
 800a338:	d0f9      	beq.n	800a32e <_strtod_l+0x12e>
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d09b      	beq.n	800a276 <_strtod_l+0x76>
 800a33e:	2301      	movs	r3, #1
 800a340:	9307      	str	r3, [sp, #28]
 800a342:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a344:	930a      	str	r3, [sp, #40]	@ 0x28
 800a346:	2300      	movs	r3, #0
 800a348:	9306      	str	r3, [sp, #24]
 800a34a:	4699      	mov	r9, r3
 800a34c:	461d      	mov	r5, r3
 800a34e:	220a      	movs	r2, #10
 800a350:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a352:	7804      	ldrb	r4, [r0, #0]
 800a354:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a358:	b2d9      	uxtb	r1, r3
 800a35a:	2909      	cmp	r1, #9
 800a35c:	d92a      	bls.n	800a3b4 <_strtod_l+0x1b4>
 800a35e:	494f      	ldr	r1, [pc, #316]	@ (800a49c <_strtod_l+0x29c>)
 800a360:	2201      	movs	r2, #1
 800a362:	f000 ff87 	bl	800b274 <strncmp>
 800a366:	b398      	cbz	r0, 800a3d0 <_strtod_l+0x1d0>
 800a368:	2000      	movs	r0, #0
 800a36a:	4622      	mov	r2, r4
 800a36c:	462b      	mov	r3, r5
 800a36e:	4607      	mov	r7, r0
 800a370:	4601      	mov	r1, r0
 800a372:	2a65      	cmp	r2, #101	@ 0x65
 800a374:	d001      	beq.n	800a37a <_strtod_l+0x17a>
 800a376:	2a45      	cmp	r2, #69	@ 0x45
 800a378:	d118      	bne.n	800a3ac <_strtod_l+0x1ac>
 800a37a:	b91b      	cbnz	r3, 800a384 <_strtod_l+0x184>
 800a37c:	9b07      	ldr	r3, [sp, #28]
 800a37e:	4303      	orrs	r3, r0
 800a380:	d095      	beq.n	800a2ae <_strtod_l+0xae>
 800a382:	2300      	movs	r3, #0
 800a384:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a388:	f108 0201 	add.w	r2, r8, #1
 800a38c:	9211      	str	r2, [sp, #68]	@ 0x44
 800a38e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a392:	2a2b      	cmp	r2, #43	@ 0x2b
 800a394:	d074      	beq.n	800a480 <_strtod_l+0x280>
 800a396:	2a2d      	cmp	r2, #45	@ 0x2d
 800a398:	d07a      	beq.n	800a490 <_strtod_l+0x290>
 800a39a:	f04f 0e00 	mov.w	lr, #0
 800a39e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a3a2:	2c09      	cmp	r4, #9
 800a3a4:	f240 8082 	bls.w	800a4ac <_strtod_l+0x2ac>
 800a3a8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a3ac:	2400      	movs	r4, #0
 800a3ae:	e09d      	b.n	800a4ec <_strtod_l+0x2ec>
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	e7c5      	b.n	800a340 <_strtod_l+0x140>
 800a3b4:	2d08      	cmp	r5, #8
 800a3b6:	bfc8      	it	gt
 800a3b8:	9906      	ldrgt	r1, [sp, #24]
 800a3ba:	f100 0001 	add.w	r0, r0, #1
 800a3be:	bfca      	itet	gt
 800a3c0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a3c4:	fb02 3909 	mlale	r9, r2, r9, r3
 800a3c8:	9306      	strgt	r3, [sp, #24]
 800a3ca:	3501      	adds	r5, #1
 800a3cc:	9011      	str	r0, [sp, #68]	@ 0x44
 800a3ce:	e7bf      	b.n	800a350 <_strtod_l+0x150>
 800a3d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3d2:	1c5a      	adds	r2, r3, #1
 800a3d4:	9211      	str	r2, [sp, #68]	@ 0x44
 800a3d6:	785a      	ldrb	r2, [r3, #1]
 800a3d8:	b3bd      	cbz	r5, 800a44a <_strtod_l+0x24a>
 800a3da:	4607      	mov	r7, r0
 800a3dc:	462b      	mov	r3, r5
 800a3de:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a3e2:	2909      	cmp	r1, #9
 800a3e4:	d912      	bls.n	800a40c <_strtod_l+0x20c>
 800a3e6:	2101      	movs	r1, #1
 800a3e8:	e7c3      	b.n	800a372 <_strtod_l+0x172>
 800a3ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3ec:	1c5a      	adds	r2, r3, #1
 800a3ee:	9211      	str	r2, [sp, #68]	@ 0x44
 800a3f0:	785a      	ldrb	r2, [r3, #1]
 800a3f2:	3001      	adds	r0, #1
 800a3f4:	2a30      	cmp	r2, #48	@ 0x30
 800a3f6:	d0f8      	beq.n	800a3ea <_strtod_l+0x1ea>
 800a3f8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a3fc:	2b08      	cmp	r3, #8
 800a3fe:	f200 847a 	bhi.w	800acf6 <_strtod_l+0xaf6>
 800a402:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a404:	930a      	str	r3, [sp, #40]	@ 0x28
 800a406:	4607      	mov	r7, r0
 800a408:	2000      	movs	r0, #0
 800a40a:	4603      	mov	r3, r0
 800a40c:	3a30      	subs	r2, #48	@ 0x30
 800a40e:	f100 0101 	add.w	r1, r0, #1
 800a412:	d014      	beq.n	800a43e <_strtod_l+0x23e>
 800a414:	440f      	add	r7, r1
 800a416:	469c      	mov	ip, r3
 800a418:	f04f 0e0a 	mov.w	lr, #10
 800a41c:	f10c 0401 	add.w	r4, ip, #1
 800a420:	1ae6      	subs	r6, r4, r3
 800a422:	42b1      	cmp	r1, r6
 800a424:	dc13      	bgt.n	800a44e <_strtod_l+0x24e>
 800a426:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a42a:	1819      	adds	r1, r3, r0
 800a42c:	2908      	cmp	r1, #8
 800a42e:	f103 0301 	add.w	r3, r3, #1
 800a432:	4403      	add	r3, r0
 800a434:	dc19      	bgt.n	800a46a <_strtod_l+0x26a>
 800a436:	210a      	movs	r1, #10
 800a438:	fb01 2909 	mla	r9, r1, r9, r2
 800a43c:	2100      	movs	r1, #0
 800a43e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a440:	1c50      	adds	r0, r2, #1
 800a442:	9011      	str	r0, [sp, #68]	@ 0x44
 800a444:	7852      	ldrb	r2, [r2, #1]
 800a446:	4608      	mov	r0, r1
 800a448:	e7c9      	b.n	800a3de <_strtod_l+0x1de>
 800a44a:	4628      	mov	r0, r5
 800a44c:	e7d2      	b.n	800a3f4 <_strtod_l+0x1f4>
 800a44e:	f1bc 0f08 	cmp.w	ip, #8
 800a452:	dc03      	bgt.n	800a45c <_strtod_l+0x25c>
 800a454:	fb0e f909 	mul.w	r9, lr, r9
 800a458:	46a4      	mov	ip, r4
 800a45a:	e7df      	b.n	800a41c <_strtod_l+0x21c>
 800a45c:	2c10      	cmp	r4, #16
 800a45e:	bfde      	ittt	le
 800a460:	9e06      	ldrle	r6, [sp, #24]
 800a462:	fb0e f606 	mulle.w	r6, lr, r6
 800a466:	9606      	strle	r6, [sp, #24]
 800a468:	e7f6      	b.n	800a458 <_strtod_l+0x258>
 800a46a:	290f      	cmp	r1, #15
 800a46c:	bfdf      	itttt	le
 800a46e:	9806      	ldrle	r0, [sp, #24]
 800a470:	210a      	movle	r1, #10
 800a472:	fb01 2200 	mlale	r2, r1, r0, r2
 800a476:	9206      	strle	r2, [sp, #24]
 800a478:	e7e0      	b.n	800a43c <_strtod_l+0x23c>
 800a47a:	2700      	movs	r7, #0
 800a47c:	2101      	movs	r1, #1
 800a47e:	e77d      	b.n	800a37c <_strtod_l+0x17c>
 800a480:	f04f 0e00 	mov.w	lr, #0
 800a484:	f108 0202 	add.w	r2, r8, #2
 800a488:	9211      	str	r2, [sp, #68]	@ 0x44
 800a48a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a48e:	e786      	b.n	800a39e <_strtod_l+0x19e>
 800a490:	f04f 0e01 	mov.w	lr, #1
 800a494:	e7f6      	b.n	800a484 <_strtod_l+0x284>
 800a496:	bf00      	nop
 800a498:	0800c2b4 	.word	0x0800c2b4
 800a49c:	0800c0e7 	.word	0x0800c0e7
 800a4a0:	7ff00000 	.word	0x7ff00000
 800a4a4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a4a6:	1c54      	adds	r4, r2, #1
 800a4a8:	9411      	str	r4, [sp, #68]	@ 0x44
 800a4aa:	7852      	ldrb	r2, [r2, #1]
 800a4ac:	2a30      	cmp	r2, #48	@ 0x30
 800a4ae:	d0f9      	beq.n	800a4a4 <_strtod_l+0x2a4>
 800a4b0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a4b4:	2c08      	cmp	r4, #8
 800a4b6:	f63f af79 	bhi.w	800a3ac <_strtod_l+0x1ac>
 800a4ba:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a4be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a4c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a4c2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a4c4:	1c54      	adds	r4, r2, #1
 800a4c6:	9411      	str	r4, [sp, #68]	@ 0x44
 800a4c8:	7852      	ldrb	r2, [r2, #1]
 800a4ca:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a4ce:	2e09      	cmp	r6, #9
 800a4d0:	d937      	bls.n	800a542 <_strtod_l+0x342>
 800a4d2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a4d4:	1ba4      	subs	r4, r4, r6
 800a4d6:	2c08      	cmp	r4, #8
 800a4d8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a4dc:	dc02      	bgt.n	800a4e4 <_strtod_l+0x2e4>
 800a4de:	4564      	cmp	r4, ip
 800a4e0:	bfa8      	it	ge
 800a4e2:	4664      	movge	r4, ip
 800a4e4:	f1be 0f00 	cmp.w	lr, #0
 800a4e8:	d000      	beq.n	800a4ec <_strtod_l+0x2ec>
 800a4ea:	4264      	negs	r4, r4
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d14d      	bne.n	800a58c <_strtod_l+0x38c>
 800a4f0:	9b07      	ldr	r3, [sp, #28]
 800a4f2:	4318      	orrs	r0, r3
 800a4f4:	f47f aebf 	bne.w	800a276 <_strtod_l+0x76>
 800a4f8:	2900      	cmp	r1, #0
 800a4fa:	f47f aed8 	bne.w	800a2ae <_strtod_l+0xae>
 800a4fe:	2a69      	cmp	r2, #105	@ 0x69
 800a500:	d027      	beq.n	800a552 <_strtod_l+0x352>
 800a502:	dc24      	bgt.n	800a54e <_strtod_l+0x34e>
 800a504:	2a49      	cmp	r2, #73	@ 0x49
 800a506:	d024      	beq.n	800a552 <_strtod_l+0x352>
 800a508:	2a4e      	cmp	r2, #78	@ 0x4e
 800a50a:	f47f aed0 	bne.w	800a2ae <_strtod_l+0xae>
 800a50e:	4997      	ldr	r1, [pc, #604]	@ (800a76c <_strtod_l+0x56c>)
 800a510:	a811      	add	r0, sp, #68	@ 0x44
 800a512:	f001 f985 	bl	800b820 <__match>
 800a516:	2800      	cmp	r0, #0
 800a518:	f43f aec9 	beq.w	800a2ae <_strtod_l+0xae>
 800a51c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a51e:	781b      	ldrb	r3, [r3, #0]
 800a520:	2b28      	cmp	r3, #40	@ 0x28
 800a522:	d12d      	bne.n	800a580 <_strtod_l+0x380>
 800a524:	4992      	ldr	r1, [pc, #584]	@ (800a770 <_strtod_l+0x570>)
 800a526:	aa14      	add	r2, sp, #80	@ 0x50
 800a528:	a811      	add	r0, sp, #68	@ 0x44
 800a52a:	f001 f98d 	bl	800b848 <__hexnan>
 800a52e:	2805      	cmp	r0, #5
 800a530:	d126      	bne.n	800a580 <_strtod_l+0x380>
 800a532:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a534:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a538:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a53c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a540:	e699      	b.n	800a276 <_strtod_l+0x76>
 800a542:	240a      	movs	r4, #10
 800a544:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a548:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a54c:	e7b9      	b.n	800a4c2 <_strtod_l+0x2c2>
 800a54e:	2a6e      	cmp	r2, #110	@ 0x6e
 800a550:	e7db      	b.n	800a50a <_strtod_l+0x30a>
 800a552:	4988      	ldr	r1, [pc, #544]	@ (800a774 <_strtod_l+0x574>)
 800a554:	a811      	add	r0, sp, #68	@ 0x44
 800a556:	f001 f963 	bl	800b820 <__match>
 800a55a:	2800      	cmp	r0, #0
 800a55c:	f43f aea7 	beq.w	800a2ae <_strtod_l+0xae>
 800a560:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a562:	4985      	ldr	r1, [pc, #532]	@ (800a778 <_strtod_l+0x578>)
 800a564:	3b01      	subs	r3, #1
 800a566:	a811      	add	r0, sp, #68	@ 0x44
 800a568:	9311      	str	r3, [sp, #68]	@ 0x44
 800a56a:	f001 f959 	bl	800b820 <__match>
 800a56e:	b910      	cbnz	r0, 800a576 <_strtod_l+0x376>
 800a570:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a572:	3301      	adds	r3, #1
 800a574:	9311      	str	r3, [sp, #68]	@ 0x44
 800a576:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800a78c <_strtod_l+0x58c>
 800a57a:	f04f 0a00 	mov.w	sl, #0
 800a57e:	e67a      	b.n	800a276 <_strtod_l+0x76>
 800a580:	487e      	ldr	r0, [pc, #504]	@ (800a77c <_strtod_l+0x57c>)
 800a582:	f000 fe89 	bl	800b298 <nan>
 800a586:	ec5b ab10 	vmov	sl, fp, d0
 800a58a:	e674      	b.n	800a276 <_strtod_l+0x76>
 800a58c:	ee07 9a90 	vmov	s15, r9
 800a590:	1be2      	subs	r2, r4, r7
 800a592:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a596:	2d00      	cmp	r5, #0
 800a598:	bf08      	it	eq
 800a59a:	461d      	moveq	r5, r3
 800a59c:	2b10      	cmp	r3, #16
 800a59e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5a0:	461a      	mov	r2, r3
 800a5a2:	bfa8      	it	ge
 800a5a4:	2210      	movge	r2, #16
 800a5a6:	2b09      	cmp	r3, #9
 800a5a8:	ec5b ab17 	vmov	sl, fp, d7
 800a5ac:	dc15      	bgt.n	800a5da <_strtod_l+0x3da>
 800a5ae:	1be1      	subs	r1, r4, r7
 800a5b0:	2900      	cmp	r1, #0
 800a5b2:	f43f ae60 	beq.w	800a276 <_strtod_l+0x76>
 800a5b6:	eba4 0107 	sub.w	r1, r4, r7
 800a5ba:	dd72      	ble.n	800a6a2 <_strtod_l+0x4a2>
 800a5bc:	2916      	cmp	r1, #22
 800a5be:	dc59      	bgt.n	800a674 <_strtod_l+0x474>
 800a5c0:	4b6f      	ldr	r3, [pc, #444]	@ (800a780 <_strtod_l+0x580>)
 800a5c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5c8:	ed93 7b00 	vldr	d7, [r3]
 800a5cc:	ec4b ab16 	vmov	d6, sl, fp
 800a5d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a5d4:	ec5b ab17 	vmov	sl, fp, d7
 800a5d8:	e64d      	b.n	800a276 <_strtod_l+0x76>
 800a5da:	4969      	ldr	r1, [pc, #420]	@ (800a780 <_strtod_l+0x580>)
 800a5dc:	eddd 6a06 	vldr	s13, [sp, #24]
 800a5e0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a5e4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800a5e8:	2b0f      	cmp	r3, #15
 800a5ea:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a5ee:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a5f2:	ec5b ab16 	vmov	sl, fp, d6
 800a5f6:	ddda      	ble.n	800a5ae <_strtod_l+0x3ae>
 800a5f8:	1a9a      	subs	r2, r3, r2
 800a5fa:	1be1      	subs	r1, r4, r7
 800a5fc:	440a      	add	r2, r1
 800a5fe:	2a00      	cmp	r2, #0
 800a600:	f340 8094 	ble.w	800a72c <_strtod_l+0x52c>
 800a604:	f012 000f 	ands.w	r0, r2, #15
 800a608:	d00a      	beq.n	800a620 <_strtod_l+0x420>
 800a60a:	495d      	ldr	r1, [pc, #372]	@ (800a780 <_strtod_l+0x580>)
 800a60c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a610:	ed91 7b00 	vldr	d7, [r1]
 800a614:	ec4b ab16 	vmov	d6, sl, fp
 800a618:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a61c:	ec5b ab17 	vmov	sl, fp, d7
 800a620:	f032 020f 	bics.w	r2, r2, #15
 800a624:	d073      	beq.n	800a70e <_strtod_l+0x50e>
 800a626:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800a62a:	dd47      	ble.n	800a6bc <_strtod_l+0x4bc>
 800a62c:	2400      	movs	r4, #0
 800a62e:	4625      	mov	r5, r4
 800a630:	9407      	str	r4, [sp, #28]
 800a632:	4626      	mov	r6, r4
 800a634:	9a05      	ldr	r2, [sp, #20]
 800a636:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a78c <_strtod_l+0x58c>
 800a63a:	2322      	movs	r3, #34	@ 0x22
 800a63c:	6013      	str	r3, [r2, #0]
 800a63e:	f04f 0a00 	mov.w	sl, #0
 800a642:	9b07      	ldr	r3, [sp, #28]
 800a644:	2b00      	cmp	r3, #0
 800a646:	f43f ae16 	beq.w	800a276 <_strtod_l+0x76>
 800a64a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a64c:	9805      	ldr	r0, [sp, #20]
 800a64e:	f7ff f953 	bl	80098f8 <_Bfree>
 800a652:	9805      	ldr	r0, [sp, #20]
 800a654:	4631      	mov	r1, r6
 800a656:	f7ff f94f 	bl	80098f8 <_Bfree>
 800a65a:	9805      	ldr	r0, [sp, #20]
 800a65c:	4629      	mov	r1, r5
 800a65e:	f7ff f94b 	bl	80098f8 <_Bfree>
 800a662:	9907      	ldr	r1, [sp, #28]
 800a664:	9805      	ldr	r0, [sp, #20]
 800a666:	f7ff f947 	bl	80098f8 <_Bfree>
 800a66a:	9805      	ldr	r0, [sp, #20]
 800a66c:	4621      	mov	r1, r4
 800a66e:	f7ff f943 	bl	80098f8 <_Bfree>
 800a672:	e600      	b.n	800a276 <_strtod_l+0x76>
 800a674:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800a678:	1be0      	subs	r0, r4, r7
 800a67a:	4281      	cmp	r1, r0
 800a67c:	dbbc      	blt.n	800a5f8 <_strtod_l+0x3f8>
 800a67e:	4a40      	ldr	r2, [pc, #256]	@ (800a780 <_strtod_l+0x580>)
 800a680:	f1c3 030f 	rsb	r3, r3, #15
 800a684:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a688:	ed91 7b00 	vldr	d7, [r1]
 800a68c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a68e:	ec4b ab16 	vmov	d6, sl, fp
 800a692:	1acb      	subs	r3, r1, r3
 800a694:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a698:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a69c:	ed92 6b00 	vldr	d6, [r2]
 800a6a0:	e796      	b.n	800a5d0 <_strtod_l+0x3d0>
 800a6a2:	3116      	adds	r1, #22
 800a6a4:	dba8      	blt.n	800a5f8 <_strtod_l+0x3f8>
 800a6a6:	4b36      	ldr	r3, [pc, #216]	@ (800a780 <_strtod_l+0x580>)
 800a6a8:	1b3c      	subs	r4, r7, r4
 800a6aa:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a6ae:	ed94 7b00 	vldr	d7, [r4]
 800a6b2:	ec4b ab16 	vmov	d6, sl, fp
 800a6b6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a6ba:	e78b      	b.n	800a5d4 <_strtod_l+0x3d4>
 800a6bc:	2000      	movs	r0, #0
 800a6be:	ec4b ab17 	vmov	d7, sl, fp
 800a6c2:	4e30      	ldr	r6, [pc, #192]	@ (800a784 <_strtod_l+0x584>)
 800a6c4:	1112      	asrs	r2, r2, #4
 800a6c6:	4601      	mov	r1, r0
 800a6c8:	2a01      	cmp	r2, #1
 800a6ca:	dc23      	bgt.n	800a714 <_strtod_l+0x514>
 800a6cc:	b108      	cbz	r0, 800a6d2 <_strtod_l+0x4d2>
 800a6ce:	ec5b ab17 	vmov	sl, fp, d7
 800a6d2:	4a2c      	ldr	r2, [pc, #176]	@ (800a784 <_strtod_l+0x584>)
 800a6d4:	482c      	ldr	r0, [pc, #176]	@ (800a788 <_strtod_l+0x588>)
 800a6d6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a6da:	ed92 7b00 	vldr	d7, [r2]
 800a6de:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a6e2:	ec4b ab16 	vmov	d6, sl, fp
 800a6e6:	4a29      	ldr	r2, [pc, #164]	@ (800a78c <_strtod_l+0x58c>)
 800a6e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a6ec:	ee17 1a90 	vmov	r1, s15
 800a6f0:	400a      	ands	r2, r1
 800a6f2:	4282      	cmp	r2, r0
 800a6f4:	ec5b ab17 	vmov	sl, fp, d7
 800a6f8:	d898      	bhi.n	800a62c <_strtod_l+0x42c>
 800a6fa:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800a6fe:	4282      	cmp	r2, r0
 800a700:	bf86      	itte	hi
 800a702:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800a790 <_strtod_l+0x590>
 800a706:	f04f 3aff 	movhi.w	sl, #4294967295
 800a70a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800a70e:	2200      	movs	r2, #0
 800a710:	9206      	str	r2, [sp, #24]
 800a712:	e076      	b.n	800a802 <_strtod_l+0x602>
 800a714:	f012 0f01 	tst.w	r2, #1
 800a718:	d004      	beq.n	800a724 <_strtod_l+0x524>
 800a71a:	ed96 6b00 	vldr	d6, [r6]
 800a71e:	2001      	movs	r0, #1
 800a720:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a724:	3101      	adds	r1, #1
 800a726:	1052      	asrs	r2, r2, #1
 800a728:	3608      	adds	r6, #8
 800a72a:	e7cd      	b.n	800a6c8 <_strtod_l+0x4c8>
 800a72c:	d0ef      	beq.n	800a70e <_strtod_l+0x50e>
 800a72e:	4252      	negs	r2, r2
 800a730:	f012 000f 	ands.w	r0, r2, #15
 800a734:	d00a      	beq.n	800a74c <_strtod_l+0x54c>
 800a736:	4912      	ldr	r1, [pc, #72]	@ (800a780 <_strtod_l+0x580>)
 800a738:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a73c:	ed91 7b00 	vldr	d7, [r1]
 800a740:	ec4b ab16 	vmov	d6, sl, fp
 800a744:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a748:	ec5b ab17 	vmov	sl, fp, d7
 800a74c:	1112      	asrs	r2, r2, #4
 800a74e:	d0de      	beq.n	800a70e <_strtod_l+0x50e>
 800a750:	2a1f      	cmp	r2, #31
 800a752:	dd1f      	ble.n	800a794 <_strtod_l+0x594>
 800a754:	2400      	movs	r4, #0
 800a756:	4625      	mov	r5, r4
 800a758:	9407      	str	r4, [sp, #28]
 800a75a:	4626      	mov	r6, r4
 800a75c:	9a05      	ldr	r2, [sp, #20]
 800a75e:	2322      	movs	r3, #34	@ 0x22
 800a760:	f04f 0a00 	mov.w	sl, #0
 800a764:	f04f 0b00 	mov.w	fp, #0
 800a768:	6013      	str	r3, [r2, #0]
 800a76a:	e76a      	b.n	800a642 <_strtod_l+0x442>
 800a76c:	0800bfd5 	.word	0x0800bfd5
 800a770:	0800c2a0 	.word	0x0800c2a0
 800a774:	0800bfcd 	.word	0x0800bfcd
 800a778:	0800c004 	.word	0x0800c004
 800a77c:	0800c13d 	.word	0x0800c13d
 800a780:	0800c1d8 	.word	0x0800c1d8
 800a784:	0800c1b0 	.word	0x0800c1b0
 800a788:	7ca00000 	.word	0x7ca00000
 800a78c:	7ff00000 	.word	0x7ff00000
 800a790:	7fefffff 	.word	0x7fefffff
 800a794:	f012 0110 	ands.w	r1, r2, #16
 800a798:	bf18      	it	ne
 800a79a:	216a      	movne	r1, #106	@ 0x6a
 800a79c:	9106      	str	r1, [sp, #24]
 800a79e:	ec4b ab17 	vmov	d7, sl, fp
 800a7a2:	49af      	ldr	r1, [pc, #700]	@ (800aa60 <_strtod_l+0x860>)
 800a7a4:	2000      	movs	r0, #0
 800a7a6:	07d6      	lsls	r6, r2, #31
 800a7a8:	d504      	bpl.n	800a7b4 <_strtod_l+0x5b4>
 800a7aa:	ed91 6b00 	vldr	d6, [r1]
 800a7ae:	2001      	movs	r0, #1
 800a7b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a7b4:	1052      	asrs	r2, r2, #1
 800a7b6:	f101 0108 	add.w	r1, r1, #8
 800a7ba:	d1f4      	bne.n	800a7a6 <_strtod_l+0x5a6>
 800a7bc:	b108      	cbz	r0, 800a7c2 <_strtod_l+0x5c2>
 800a7be:	ec5b ab17 	vmov	sl, fp, d7
 800a7c2:	9a06      	ldr	r2, [sp, #24]
 800a7c4:	b1b2      	cbz	r2, 800a7f4 <_strtod_l+0x5f4>
 800a7c6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800a7ca:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800a7ce:	2a00      	cmp	r2, #0
 800a7d0:	4658      	mov	r0, fp
 800a7d2:	dd0f      	ble.n	800a7f4 <_strtod_l+0x5f4>
 800a7d4:	2a1f      	cmp	r2, #31
 800a7d6:	dd55      	ble.n	800a884 <_strtod_l+0x684>
 800a7d8:	2a34      	cmp	r2, #52	@ 0x34
 800a7da:	bfde      	ittt	le
 800a7dc:	f04f 32ff 	movle.w	r2, #4294967295
 800a7e0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800a7e4:	408a      	lslle	r2, r1
 800a7e6:	f04f 0a00 	mov.w	sl, #0
 800a7ea:	bfcc      	ite	gt
 800a7ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a7f0:	ea02 0b00 	andle.w	fp, r2, r0
 800a7f4:	ec4b ab17 	vmov	d7, sl, fp
 800a7f8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a7fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a800:	d0a8      	beq.n	800a754 <_strtod_l+0x554>
 800a802:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a804:	9805      	ldr	r0, [sp, #20]
 800a806:	f8cd 9000 	str.w	r9, [sp]
 800a80a:	462a      	mov	r2, r5
 800a80c:	f7ff f8dc 	bl	80099c8 <__s2b>
 800a810:	9007      	str	r0, [sp, #28]
 800a812:	2800      	cmp	r0, #0
 800a814:	f43f af0a 	beq.w	800a62c <_strtod_l+0x42c>
 800a818:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a81a:	1b3f      	subs	r7, r7, r4
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	bfb4      	ite	lt
 800a820:	463b      	movlt	r3, r7
 800a822:	2300      	movge	r3, #0
 800a824:	930a      	str	r3, [sp, #40]	@ 0x28
 800a826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a828:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800aa50 <_strtod_l+0x850>
 800a82c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a830:	2400      	movs	r4, #0
 800a832:	930d      	str	r3, [sp, #52]	@ 0x34
 800a834:	4625      	mov	r5, r4
 800a836:	9b07      	ldr	r3, [sp, #28]
 800a838:	9805      	ldr	r0, [sp, #20]
 800a83a:	6859      	ldr	r1, [r3, #4]
 800a83c:	f7ff f81c 	bl	8009878 <_Balloc>
 800a840:	4606      	mov	r6, r0
 800a842:	2800      	cmp	r0, #0
 800a844:	f43f aef6 	beq.w	800a634 <_strtod_l+0x434>
 800a848:	9b07      	ldr	r3, [sp, #28]
 800a84a:	691a      	ldr	r2, [r3, #16]
 800a84c:	ec4b ab19 	vmov	d9, sl, fp
 800a850:	3202      	adds	r2, #2
 800a852:	f103 010c 	add.w	r1, r3, #12
 800a856:	0092      	lsls	r2, r2, #2
 800a858:	300c      	adds	r0, #12
 800a85a:	f7fe f9c9 	bl	8008bf0 <memcpy>
 800a85e:	eeb0 0b49 	vmov.f64	d0, d9
 800a862:	9805      	ldr	r0, [sp, #20]
 800a864:	aa14      	add	r2, sp, #80	@ 0x50
 800a866:	a913      	add	r1, sp, #76	@ 0x4c
 800a868:	f7ff fbe2 	bl	800a030 <__d2b>
 800a86c:	9012      	str	r0, [sp, #72]	@ 0x48
 800a86e:	2800      	cmp	r0, #0
 800a870:	f43f aee0 	beq.w	800a634 <_strtod_l+0x434>
 800a874:	9805      	ldr	r0, [sp, #20]
 800a876:	2101      	movs	r1, #1
 800a878:	f7ff f93c 	bl	8009af4 <__i2b>
 800a87c:	4605      	mov	r5, r0
 800a87e:	b940      	cbnz	r0, 800a892 <_strtod_l+0x692>
 800a880:	2500      	movs	r5, #0
 800a882:	e6d7      	b.n	800a634 <_strtod_l+0x434>
 800a884:	f04f 31ff 	mov.w	r1, #4294967295
 800a888:	fa01 f202 	lsl.w	r2, r1, r2
 800a88c:	ea02 0a0a 	and.w	sl, r2, sl
 800a890:	e7b0      	b.n	800a7f4 <_strtod_l+0x5f4>
 800a892:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800a894:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a896:	2f00      	cmp	r7, #0
 800a898:	bfab      	itete	ge
 800a89a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800a89c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800a89e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800a8a2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800a8a6:	bfac      	ite	ge
 800a8a8:	eb07 0903 	addge.w	r9, r7, r3
 800a8ac:	eba3 0807 	sublt.w	r8, r3, r7
 800a8b0:	9b06      	ldr	r3, [sp, #24]
 800a8b2:	1aff      	subs	r7, r7, r3
 800a8b4:	4417      	add	r7, r2
 800a8b6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800a8ba:	4a6a      	ldr	r2, [pc, #424]	@ (800aa64 <_strtod_l+0x864>)
 800a8bc:	3f01      	subs	r7, #1
 800a8be:	4297      	cmp	r7, r2
 800a8c0:	da51      	bge.n	800a966 <_strtod_l+0x766>
 800a8c2:	1bd1      	subs	r1, r2, r7
 800a8c4:	291f      	cmp	r1, #31
 800a8c6:	eba3 0301 	sub.w	r3, r3, r1
 800a8ca:	f04f 0201 	mov.w	r2, #1
 800a8ce:	dc3e      	bgt.n	800a94e <_strtod_l+0x74e>
 800a8d0:	408a      	lsls	r2, r1
 800a8d2:	920c      	str	r2, [sp, #48]	@ 0x30
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a8d8:	eb09 0703 	add.w	r7, r9, r3
 800a8dc:	4498      	add	r8, r3
 800a8de:	9b06      	ldr	r3, [sp, #24]
 800a8e0:	45b9      	cmp	r9, r7
 800a8e2:	4498      	add	r8, r3
 800a8e4:	464b      	mov	r3, r9
 800a8e6:	bfa8      	it	ge
 800a8e8:	463b      	movge	r3, r7
 800a8ea:	4543      	cmp	r3, r8
 800a8ec:	bfa8      	it	ge
 800a8ee:	4643      	movge	r3, r8
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	bfc2      	ittt	gt
 800a8f4:	1aff      	subgt	r7, r7, r3
 800a8f6:	eba8 0803 	subgt.w	r8, r8, r3
 800a8fa:	eba9 0903 	subgt.w	r9, r9, r3
 800a8fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a900:	2b00      	cmp	r3, #0
 800a902:	dd16      	ble.n	800a932 <_strtod_l+0x732>
 800a904:	4629      	mov	r1, r5
 800a906:	9805      	ldr	r0, [sp, #20]
 800a908:	461a      	mov	r2, r3
 800a90a:	f7ff f9ab 	bl	8009c64 <__pow5mult>
 800a90e:	4605      	mov	r5, r0
 800a910:	2800      	cmp	r0, #0
 800a912:	d0b5      	beq.n	800a880 <_strtod_l+0x680>
 800a914:	4601      	mov	r1, r0
 800a916:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a918:	9805      	ldr	r0, [sp, #20]
 800a91a:	f7ff f901 	bl	8009b20 <__multiply>
 800a91e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a920:	2800      	cmp	r0, #0
 800a922:	f43f ae87 	beq.w	800a634 <_strtod_l+0x434>
 800a926:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a928:	9805      	ldr	r0, [sp, #20]
 800a92a:	f7fe ffe5 	bl	80098f8 <_Bfree>
 800a92e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a930:	9312      	str	r3, [sp, #72]	@ 0x48
 800a932:	2f00      	cmp	r7, #0
 800a934:	dc1b      	bgt.n	800a96e <_strtod_l+0x76e>
 800a936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a938:	2b00      	cmp	r3, #0
 800a93a:	dd21      	ble.n	800a980 <_strtod_l+0x780>
 800a93c:	4631      	mov	r1, r6
 800a93e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a940:	9805      	ldr	r0, [sp, #20]
 800a942:	f7ff f98f 	bl	8009c64 <__pow5mult>
 800a946:	4606      	mov	r6, r0
 800a948:	b9d0      	cbnz	r0, 800a980 <_strtod_l+0x780>
 800a94a:	2600      	movs	r6, #0
 800a94c:	e672      	b.n	800a634 <_strtod_l+0x434>
 800a94e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800a952:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800a956:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800a95a:	37e2      	adds	r7, #226	@ 0xe2
 800a95c:	fa02 f107 	lsl.w	r1, r2, r7
 800a960:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a962:	920c      	str	r2, [sp, #48]	@ 0x30
 800a964:	e7b8      	b.n	800a8d8 <_strtod_l+0x6d8>
 800a966:	2200      	movs	r2, #0
 800a968:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a96a:	2201      	movs	r2, #1
 800a96c:	e7f9      	b.n	800a962 <_strtod_l+0x762>
 800a96e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a970:	9805      	ldr	r0, [sp, #20]
 800a972:	463a      	mov	r2, r7
 800a974:	f7ff f9d0 	bl	8009d18 <__lshift>
 800a978:	9012      	str	r0, [sp, #72]	@ 0x48
 800a97a:	2800      	cmp	r0, #0
 800a97c:	d1db      	bne.n	800a936 <_strtod_l+0x736>
 800a97e:	e659      	b.n	800a634 <_strtod_l+0x434>
 800a980:	f1b8 0f00 	cmp.w	r8, #0
 800a984:	dd07      	ble.n	800a996 <_strtod_l+0x796>
 800a986:	4631      	mov	r1, r6
 800a988:	9805      	ldr	r0, [sp, #20]
 800a98a:	4642      	mov	r2, r8
 800a98c:	f7ff f9c4 	bl	8009d18 <__lshift>
 800a990:	4606      	mov	r6, r0
 800a992:	2800      	cmp	r0, #0
 800a994:	d0d9      	beq.n	800a94a <_strtod_l+0x74a>
 800a996:	f1b9 0f00 	cmp.w	r9, #0
 800a99a:	dd08      	ble.n	800a9ae <_strtod_l+0x7ae>
 800a99c:	4629      	mov	r1, r5
 800a99e:	9805      	ldr	r0, [sp, #20]
 800a9a0:	464a      	mov	r2, r9
 800a9a2:	f7ff f9b9 	bl	8009d18 <__lshift>
 800a9a6:	4605      	mov	r5, r0
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	f43f ae43 	beq.w	800a634 <_strtod_l+0x434>
 800a9ae:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a9b0:	9805      	ldr	r0, [sp, #20]
 800a9b2:	4632      	mov	r2, r6
 800a9b4:	f7ff fa38 	bl	8009e28 <__mdiff>
 800a9b8:	4604      	mov	r4, r0
 800a9ba:	2800      	cmp	r0, #0
 800a9bc:	f43f ae3a 	beq.w	800a634 <_strtod_l+0x434>
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800a9c6:	60c3      	str	r3, [r0, #12]
 800a9c8:	4629      	mov	r1, r5
 800a9ca:	f7ff fa11 	bl	8009df0 <__mcmp>
 800a9ce:	2800      	cmp	r0, #0
 800a9d0:	da4c      	bge.n	800aa6c <_strtod_l+0x86c>
 800a9d2:	ea58 080a 	orrs.w	r8, r8, sl
 800a9d6:	d172      	bne.n	800aabe <_strtod_l+0x8be>
 800a9d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d16e      	bne.n	800aabe <_strtod_l+0x8be>
 800a9e0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a9e4:	0d1b      	lsrs	r3, r3, #20
 800a9e6:	051b      	lsls	r3, r3, #20
 800a9e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a9ec:	d967      	bls.n	800aabe <_strtod_l+0x8be>
 800a9ee:	6963      	ldr	r3, [r4, #20]
 800a9f0:	b913      	cbnz	r3, 800a9f8 <_strtod_l+0x7f8>
 800a9f2:	6923      	ldr	r3, [r4, #16]
 800a9f4:	2b01      	cmp	r3, #1
 800a9f6:	dd62      	ble.n	800aabe <_strtod_l+0x8be>
 800a9f8:	4621      	mov	r1, r4
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	9805      	ldr	r0, [sp, #20]
 800a9fe:	f7ff f98b 	bl	8009d18 <__lshift>
 800aa02:	4629      	mov	r1, r5
 800aa04:	4604      	mov	r4, r0
 800aa06:	f7ff f9f3 	bl	8009df0 <__mcmp>
 800aa0a:	2800      	cmp	r0, #0
 800aa0c:	dd57      	ble.n	800aabe <_strtod_l+0x8be>
 800aa0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aa12:	9a06      	ldr	r2, [sp, #24]
 800aa14:	0d1b      	lsrs	r3, r3, #20
 800aa16:	051b      	lsls	r3, r3, #20
 800aa18:	2a00      	cmp	r2, #0
 800aa1a:	d06e      	beq.n	800aafa <_strtod_l+0x8fa>
 800aa1c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aa20:	d86b      	bhi.n	800aafa <_strtod_l+0x8fa>
 800aa22:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800aa26:	f67f ae99 	bls.w	800a75c <_strtod_l+0x55c>
 800aa2a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800aa58 <_strtod_l+0x858>
 800aa2e:	ec4b ab16 	vmov	d6, sl, fp
 800aa32:	4b0d      	ldr	r3, [pc, #52]	@ (800aa68 <_strtod_l+0x868>)
 800aa34:	ee26 7b07 	vmul.f64	d7, d6, d7
 800aa38:	ee17 2a90 	vmov	r2, s15
 800aa3c:	4013      	ands	r3, r2
 800aa3e:	ec5b ab17 	vmov	sl, fp, d7
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	f47f ae01 	bne.w	800a64a <_strtod_l+0x44a>
 800aa48:	9a05      	ldr	r2, [sp, #20]
 800aa4a:	2322      	movs	r3, #34	@ 0x22
 800aa4c:	6013      	str	r3, [r2, #0]
 800aa4e:	e5fc      	b.n	800a64a <_strtod_l+0x44a>
 800aa50:	ffc00000 	.word	0xffc00000
 800aa54:	41dfffff 	.word	0x41dfffff
 800aa58:	00000000 	.word	0x00000000
 800aa5c:	39500000 	.word	0x39500000
 800aa60:	0800c2c8 	.word	0x0800c2c8
 800aa64:	fffffc02 	.word	0xfffffc02
 800aa68:	7ff00000 	.word	0x7ff00000
 800aa6c:	46d9      	mov	r9, fp
 800aa6e:	d15d      	bne.n	800ab2c <_strtod_l+0x92c>
 800aa70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa74:	f1b8 0f00 	cmp.w	r8, #0
 800aa78:	d02a      	beq.n	800aad0 <_strtod_l+0x8d0>
 800aa7a:	4aa9      	ldr	r2, [pc, #676]	@ (800ad20 <_strtod_l+0xb20>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d12a      	bne.n	800aad6 <_strtod_l+0x8d6>
 800aa80:	9b06      	ldr	r3, [sp, #24]
 800aa82:	4652      	mov	r2, sl
 800aa84:	b1fb      	cbz	r3, 800aac6 <_strtod_l+0x8c6>
 800aa86:	4ba7      	ldr	r3, [pc, #668]	@ (800ad24 <_strtod_l+0xb24>)
 800aa88:	ea0b 0303 	and.w	r3, fp, r3
 800aa8c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800aa90:	f04f 31ff 	mov.w	r1, #4294967295
 800aa94:	d81a      	bhi.n	800aacc <_strtod_l+0x8cc>
 800aa96:	0d1b      	lsrs	r3, r3, #20
 800aa98:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800aa9c:	fa01 f303 	lsl.w	r3, r1, r3
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d118      	bne.n	800aad6 <_strtod_l+0x8d6>
 800aaa4:	4ba0      	ldr	r3, [pc, #640]	@ (800ad28 <_strtod_l+0xb28>)
 800aaa6:	4599      	cmp	r9, r3
 800aaa8:	d102      	bne.n	800aab0 <_strtod_l+0x8b0>
 800aaaa:	3201      	adds	r2, #1
 800aaac:	f43f adc2 	beq.w	800a634 <_strtod_l+0x434>
 800aab0:	4b9c      	ldr	r3, [pc, #624]	@ (800ad24 <_strtod_l+0xb24>)
 800aab2:	ea09 0303 	and.w	r3, r9, r3
 800aab6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800aaba:	f04f 0a00 	mov.w	sl, #0
 800aabe:	9b06      	ldr	r3, [sp, #24]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d1b2      	bne.n	800aa2a <_strtod_l+0x82a>
 800aac4:	e5c1      	b.n	800a64a <_strtod_l+0x44a>
 800aac6:	f04f 33ff 	mov.w	r3, #4294967295
 800aaca:	e7e9      	b.n	800aaa0 <_strtod_l+0x8a0>
 800aacc:	460b      	mov	r3, r1
 800aace:	e7e7      	b.n	800aaa0 <_strtod_l+0x8a0>
 800aad0:	ea53 030a 	orrs.w	r3, r3, sl
 800aad4:	d09b      	beq.n	800aa0e <_strtod_l+0x80e>
 800aad6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aad8:	b1c3      	cbz	r3, 800ab0c <_strtod_l+0x90c>
 800aada:	ea13 0f09 	tst.w	r3, r9
 800aade:	d0ee      	beq.n	800aabe <_strtod_l+0x8be>
 800aae0:	9a06      	ldr	r2, [sp, #24]
 800aae2:	4650      	mov	r0, sl
 800aae4:	4659      	mov	r1, fp
 800aae6:	f1b8 0f00 	cmp.w	r8, #0
 800aaea:	d013      	beq.n	800ab14 <_strtod_l+0x914>
 800aaec:	f7ff fb6b 	bl	800a1c6 <sulp>
 800aaf0:	ee39 7b00 	vadd.f64	d7, d9, d0
 800aaf4:	ec5b ab17 	vmov	sl, fp, d7
 800aaf8:	e7e1      	b.n	800aabe <_strtod_l+0x8be>
 800aafa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800aafe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ab02:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ab06:	f04f 3aff 	mov.w	sl, #4294967295
 800ab0a:	e7d8      	b.n	800aabe <_strtod_l+0x8be>
 800ab0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab0e:	ea13 0f0a 	tst.w	r3, sl
 800ab12:	e7e4      	b.n	800aade <_strtod_l+0x8de>
 800ab14:	f7ff fb57 	bl	800a1c6 <sulp>
 800ab18:	ee39 0b40 	vsub.f64	d0, d9, d0
 800ab1c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800ab20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab24:	ec5b ab10 	vmov	sl, fp, d0
 800ab28:	d1c9      	bne.n	800aabe <_strtod_l+0x8be>
 800ab2a:	e617      	b.n	800a75c <_strtod_l+0x55c>
 800ab2c:	4629      	mov	r1, r5
 800ab2e:	4620      	mov	r0, r4
 800ab30:	f7ff fad6 	bl	800a0e0 <__ratio>
 800ab34:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800ab38:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ab3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab40:	d85d      	bhi.n	800abfe <_strtod_l+0x9fe>
 800ab42:	f1b8 0f00 	cmp.w	r8, #0
 800ab46:	d164      	bne.n	800ac12 <_strtod_l+0xa12>
 800ab48:	f1ba 0f00 	cmp.w	sl, #0
 800ab4c:	d14b      	bne.n	800abe6 <_strtod_l+0x9e6>
 800ab4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab52:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d160      	bne.n	800ac1c <_strtod_l+0xa1c>
 800ab5a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800ab5e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ab62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab66:	d401      	bmi.n	800ab6c <_strtod_l+0x96c>
 800ab68:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ab6c:	eeb1 ab48 	vneg.f64	d10, d8
 800ab70:	486c      	ldr	r0, [pc, #432]	@ (800ad24 <_strtod_l+0xb24>)
 800ab72:	496e      	ldr	r1, [pc, #440]	@ (800ad2c <_strtod_l+0xb2c>)
 800ab74:	ea09 0700 	and.w	r7, r9, r0
 800ab78:	428f      	cmp	r7, r1
 800ab7a:	ec53 2b1a 	vmov	r2, r3, d10
 800ab7e:	d17d      	bne.n	800ac7c <_strtod_l+0xa7c>
 800ab80:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800ab84:	ec4b ab1c 	vmov	d12, sl, fp
 800ab88:	eeb0 0b4c 	vmov.f64	d0, d12
 800ab8c:	f7ff f9e0 	bl	8009f50 <__ulp>
 800ab90:	4864      	ldr	r0, [pc, #400]	@ (800ad24 <_strtod_l+0xb24>)
 800ab92:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800ab96:	ee1c 3a90 	vmov	r3, s25
 800ab9a:	4a65      	ldr	r2, [pc, #404]	@ (800ad30 <_strtod_l+0xb30>)
 800ab9c:	ea03 0100 	and.w	r1, r3, r0
 800aba0:	4291      	cmp	r1, r2
 800aba2:	ec5b ab1c 	vmov	sl, fp, d12
 800aba6:	d93c      	bls.n	800ac22 <_strtod_l+0xa22>
 800aba8:	ee19 2a90 	vmov	r2, s19
 800abac:	4b5e      	ldr	r3, [pc, #376]	@ (800ad28 <_strtod_l+0xb28>)
 800abae:	429a      	cmp	r2, r3
 800abb0:	d104      	bne.n	800abbc <_strtod_l+0x9bc>
 800abb2:	ee19 3a10 	vmov	r3, s18
 800abb6:	3301      	adds	r3, #1
 800abb8:	f43f ad3c 	beq.w	800a634 <_strtod_l+0x434>
 800abbc:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800ad28 <_strtod_l+0xb28>
 800abc0:	f04f 3aff 	mov.w	sl, #4294967295
 800abc4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800abc6:	9805      	ldr	r0, [sp, #20]
 800abc8:	f7fe fe96 	bl	80098f8 <_Bfree>
 800abcc:	9805      	ldr	r0, [sp, #20]
 800abce:	4631      	mov	r1, r6
 800abd0:	f7fe fe92 	bl	80098f8 <_Bfree>
 800abd4:	9805      	ldr	r0, [sp, #20]
 800abd6:	4629      	mov	r1, r5
 800abd8:	f7fe fe8e 	bl	80098f8 <_Bfree>
 800abdc:	9805      	ldr	r0, [sp, #20]
 800abde:	4621      	mov	r1, r4
 800abe0:	f7fe fe8a 	bl	80098f8 <_Bfree>
 800abe4:	e627      	b.n	800a836 <_strtod_l+0x636>
 800abe6:	f1ba 0f01 	cmp.w	sl, #1
 800abea:	d103      	bne.n	800abf4 <_strtod_l+0x9f4>
 800abec:	f1bb 0f00 	cmp.w	fp, #0
 800abf0:	f43f adb4 	beq.w	800a75c <_strtod_l+0x55c>
 800abf4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800abf8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800abfc:	e7b8      	b.n	800ab70 <_strtod_l+0x970>
 800abfe:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ac02:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ac06:	f1b8 0f00 	cmp.w	r8, #0
 800ac0a:	d0af      	beq.n	800ab6c <_strtod_l+0x96c>
 800ac0c:	eeb0 ab48 	vmov.f64	d10, d8
 800ac10:	e7ae      	b.n	800ab70 <_strtod_l+0x970>
 800ac12:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800ac16:	eeb0 8b4a 	vmov.f64	d8, d10
 800ac1a:	e7a9      	b.n	800ab70 <_strtod_l+0x970>
 800ac1c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ac20:	e7a6      	b.n	800ab70 <_strtod_l+0x970>
 800ac22:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ac26:	9b06      	ldr	r3, [sp, #24]
 800ac28:	46d9      	mov	r9, fp
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d1ca      	bne.n	800abc4 <_strtod_l+0x9c4>
 800ac2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac32:	0d1b      	lsrs	r3, r3, #20
 800ac34:	051b      	lsls	r3, r3, #20
 800ac36:	429f      	cmp	r7, r3
 800ac38:	d1c4      	bne.n	800abc4 <_strtod_l+0x9c4>
 800ac3a:	ec51 0b18 	vmov	r0, r1, d8
 800ac3e:	f7f5 fd2b 	bl	8000698 <__aeabi_d2lz>
 800ac42:	f7f5 fce3 	bl	800060c <__aeabi_l2d>
 800ac46:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800ac4a:	ec41 0b17 	vmov	d7, r0, r1
 800ac4e:	ea49 090a 	orr.w	r9, r9, sl
 800ac52:	ea59 0908 	orrs.w	r9, r9, r8
 800ac56:	ee38 8b47 	vsub.f64	d8, d8, d7
 800ac5a:	d03c      	beq.n	800acd6 <_strtod_l+0xad6>
 800ac5c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800ad08 <_strtod_l+0xb08>
 800ac60:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ac64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac68:	f53f acef 	bmi.w	800a64a <_strtod_l+0x44a>
 800ac6c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800ad10 <_strtod_l+0xb10>
 800ac70:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ac74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac78:	dda4      	ble.n	800abc4 <_strtod_l+0x9c4>
 800ac7a:	e4e6      	b.n	800a64a <_strtod_l+0x44a>
 800ac7c:	9906      	ldr	r1, [sp, #24]
 800ac7e:	b1e1      	cbz	r1, 800acba <_strtod_l+0xaba>
 800ac80:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800ac84:	d819      	bhi.n	800acba <_strtod_l+0xaba>
 800ac86:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800ac8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac8e:	d811      	bhi.n	800acb4 <_strtod_l+0xab4>
 800ac90:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800ac94:	ee18 3a10 	vmov	r3, s16
 800ac98:	2b01      	cmp	r3, #1
 800ac9a:	bf38      	it	cc
 800ac9c:	2301      	movcc	r3, #1
 800ac9e:	ee08 3a10 	vmov	s16, r3
 800aca2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800aca6:	f1b8 0f00 	cmp.w	r8, #0
 800acaa:	d111      	bne.n	800acd0 <_strtod_l+0xad0>
 800acac:	eeb1 7b48 	vneg.f64	d7, d8
 800acb0:	ec53 2b17 	vmov	r2, r3, d7
 800acb4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800acb8:	1bcb      	subs	r3, r1, r7
 800acba:	eeb0 0b49 	vmov.f64	d0, d9
 800acbe:	ec43 2b1a 	vmov	d10, r2, r3
 800acc2:	f7ff f945 	bl	8009f50 <__ulp>
 800acc6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800acca:	ec5b ab19 	vmov	sl, fp, d9
 800acce:	e7aa      	b.n	800ac26 <_strtod_l+0xa26>
 800acd0:	eeb0 7b48 	vmov.f64	d7, d8
 800acd4:	e7ec      	b.n	800acb0 <_strtod_l+0xab0>
 800acd6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800ad18 <_strtod_l+0xb18>
 800acda:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800acde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ace2:	f57f af6f 	bpl.w	800abc4 <_strtod_l+0x9c4>
 800ace6:	e4b0      	b.n	800a64a <_strtod_l+0x44a>
 800ace8:	2300      	movs	r3, #0
 800acea:	9308      	str	r3, [sp, #32]
 800acec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800acf0:	6013      	str	r3, [r2, #0]
 800acf2:	f7ff bac4 	b.w	800a27e <_strtod_l+0x7e>
 800acf6:	2a65      	cmp	r2, #101	@ 0x65
 800acf8:	f43f abbf 	beq.w	800a47a <_strtod_l+0x27a>
 800acfc:	2a45      	cmp	r2, #69	@ 0x45
 800acfe:	f43f abbc 	beq.w	800a47a <_strtod_l+0x27a>
 800ad02:	2101      	movs	r1, #1
 800ad04:	f7ff bbf4 	b.w	800a4f0 <_strtod_l+0x2f0>
 800ad08:	94a03595 	.word	0x94a03595
 800ad0c:	3fdfffff 	.word	0x3fdfffff
 800ad10:	35afe535 	.word	0x35afe535
 800ad14:	3fe00000 	.word	0x3fe00000
 800ad18:	94a03595 	.word	0x94a03595
 800ad1c:	3fcfffff 	.word	0x3fcfffff
 800ad20:	000fffff 	.word	0x000fffff
 800ad24:	7ff00000 	.word	0x7ff00000
 800ad28:	7fefffff 	.word	0x7fefffff
 800ad2c:	7fe00000 	.word	0x7fe00000
 800ad30:	7c9fffff 	.word	0x7c9fffff

0800ad34 <_strtod_r>:
 800ad34:	4b01      	ldr	r3, [pc, #4]	@ (800ad3c <_strtod_r+0x8>)
 800ad36:	f7ff ba63 	b.w	800a200 <_strtod_l>
 800ad3a:	bf00      	nop
 800ad3c:	20000070 	.word	0x20000070

0800ad40 <_strtol_l.isra.0>:
 800ad40:	2b24      	cmp	r3, #36	@ 0x24
 800ad42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad46:	4686      	mov	lr, r0
 800ad48:	4690      	mov	r8, r2
 800ad4a:	d801      	bhi.n	800ad50 <_strtol_l.isra.0+0x10>
 800ad4c:	2b01      	cmp	r3, #1
 800ad4e:	d106      	bne.n	800ad5e <_strtol_l.isra.0+0x1e>
 800ad50:	f7fd ff24 	bl	8008b9c <__errno>
 800ad54:	2316      	movs	r3, #22
 800ad56:	6003      	str	r3, [r0, #0]
 800ad58:	2000      	movs	r0, #0
 800ad5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad5e:	4834      	ldr	r0, [pc, #208]	@ (800ae30 <_strtol_l.isra.0+0xf0>)
 800ad60:	460d      	mov	r5, r1
 800ad62:	462a      	mov	r2, r5
 800ad64:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad68:	5d06      	ldrb	r6, [r0, r4]
 800ad6a:	f016 0608 	ands.w	r6, r6, #8
 800ad6e:	d1f8      	bne.n	800ad62 <_strtol_l.isra.0+0x22>
 800ad70:	2c2d      	cmp	r4, #45	@ 0x2d
 800ad72:	d110      	bne.n	800ad96 <_strtol_l.isra.0+0x56>
 800ad74:	782c      	ldrb	r4, [r5, #0]
 800ad76:	2601      	movs	r6, #1
 800ad78:	1c95      	adds	r5, r2, #2
 800ad7a:	f033 0210 	bics.w	r2, r3, #16
 800ad7e:	d115      	bne.n	800adac <_strtol_l.isra.0+0x6c>
 800ad80:	2c30      	cmp	r4, #48	@ 0x30
 800ad82:	d10d      	bne.n	800ada0 <_strtol_l.isra.0+0x60>
 800ad84:	782a      	ldrb	r2, [r5, #0]
 800ad86:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ad8a:	2a58      	cmp	r2, #88	@ 0x58
 800ad8c:	d108      	bne.n	800ada0 <_strtol_l.isra.0+0x60>
 800ad8e:	786c      	ldrb	r4, [r5, #1]
 800ad90:	3502      	adds	r5, #2
 800ad92:	2310      	movs	r3, #16
 800ad94:	e00a      	b.n	800adac <_strtol_l.isra.0+0x6c>
 800ad96:	2c2b      	cmp	r4, #43	@ 0x2b
 800ad98:	bf04      	itt	eq
 800ad9a:	782c      	ldrbeq	r4, [r5, #0]
 800ad9c:	1c95      	addeq	r5, r2, #2
 800ad9e:	e7ec      	b.n	800ad7a <_strtol_l.isra.0+0x3a>
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d1f6      	bne.n	800ad92 <_strtol_l.isra.0+0x52>
 800ada4:	2c30      	cmp	r4, #48	@ 0x30
 800ada6:	bf14      	ite	ne
 800ada8:	230a      	movne	r3, #10
 800adaa:	2308      	moveq	r3, #8
 800adac:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800adb0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800adb4:	2200      	movs	r2, #0
 800adb6:	fbbc f9f3 	udiv	r9, ip, r3
 800adba:	4610      	mov	r0, r2
 800adbc:	fb03 ca19 	mls	sl, r3, r9, ip
 800adc0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800adc4:	2f09      	cmp	r7, #9
 800adc6:	d80f      	bhi.n	800ade8 <_strtol_l.isra.0+0xa8>
 800adc8:	463c      	mov	r4, r7
 800adca:	42a3      	cmp	r3, r4
 800adcc:	dd1b      	ble.n	800ae06 <_strtol_l.isra.0+0xc6>
 800adce:	1c57      	adds	r7, r2, #1
 800add0:	d007      	beq.n	800ade2 <_strtol_l.isra.0+0xa2>
 800add2:	4581      	cmp	r9, r0
 800add4:	d314      	bcc.n	800ae00 <_strtol_l.isra.0+0xc0>
 800add6:	d101      	bne.n	800addc <_strtol_l.isra.0+0x9c>
 800add8:	45a2      	cmp	sl, r4
 800adda:	db11      	blt.n	800ae00 <_strtol_l.isra.0+0xc0>
 800addc:	fb00 4003 	mla	r0, r0, r3, r4
 800ade0:	2201      	movs	r2, #1
 800ade2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ade6:	e7eb      	b.n	800adc0 <_strtol_l.isra.0+0x80>
 800ade8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800adec:	2f19      	cmp	r7, #25
 800adee:	d801      	bhi.n	800adf4 <_strtol_l.isra.0+0xb4>
 800adf0:	3c37      	subs	r4, #55	@ 0x37
 800adf2:	e7ea      	b.n	800adca <_strtol_l.isra.0+0x8a>
 800adf4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800adf8:	2f19      	cmp	r7, #25
 800adfa:	d804      	bhi.n	800ae06 <_strtol_l.isra.0+0xc6>
 800adfc:	3c57      	subs	r4, #87	@ 0x57
 800adfe:	e7e4      	b.n	800adca <_strtol_l.isra.0+0x8a>
 800ae00:	f04f 32ff 	mov.w	r2, #4294967295
 800ae04:	e7ed      	b.n	800ade2 <_strtol_l.isra.0+0xa2>
 800ae06:	1c53      	adds	r3, r2, #1
 800ae08:	d108      	bne.n	800ae1c <_strtol_l.isra.0+0xdc>
 800ae0a:	2322      	movs	r3, #34	@ 0x22
 800ae0c:	f8ce 3000 	str.w	r3, [lr]
 800ae10:	4660      	mov	r0, ip
 800ae12:	f1b8 0f00 	cmp.w	r8, #0
 800ae16:	d0a0      	beq.n	800ad5a <_strtol_l.isra.0+0x1a>
 800ae18:	1e69      	subs	r1, r5, #1
 800ae1a:	e006      	b.n	800ae2a <_strtol_l.isra.0+0xea>
 800ae1c:	b106      	cbz	r6, 800ae20 <_strtol_l.isra.0+0xe0>
 800ae1e:	4240      	negs	r0, r0
 800ae20:	f1b8 0f00 	cmp.w	r8, #0
 800ae24:	d099      	beq.n	800ad5a <_strtol_l.isra.0+0x1a>
 800ae26:	2a00      	cmp	r2, #0
 800ae28:	d1f6      	bne.n	800ae18 <_strtol_l.isra.0+0xd8>
 800ae2a:	f8c8 1000 	str.w	r1, [r8]
 800ae2e:	e794      	b.n	800ad5a <_strtol_l.isra.0+0x1a>
 800ae30:	0800c2f1 	.word	0x0800c2f1

0800ae34 <_strtol_r>:
 800ae34:	f7ff bf84 	b.w	800ad40 <_strtol_l.isra.0>

0800ae38 <__ssputs_r>:
 800ae38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae3c:	688e      	ldr	r6, [r1, #8]
 800ae3e:	461f      	mov	r7, r3
 800ae40:	42be      	cmp	r6, r7
 800ae42:	680b      	ldr	r3, [r1, #0]
 800ae44:	4682      	mov	sl, r0
 800ae46:	460c      	mov	r4, r1
 800ae48:	4690      	mov	r8, r2
 800ae4a:	d82d      	bhi.n	800aea8 <__ssputs_r+0x70>
 800ae4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae50:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ae54:	d026      	beq.n	800aea4 <__ssputs_r+0x6c>
 800ae56:	6965      	ldr	r5, [r4, #20]
 800ae58:	6909      	ldr	r1, [r1, #16]
 800ae5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae5e:	eba3 0901 	sub.w	r9, r3, r1
 800ae62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae66:	1c7b      	adds	r3, r7, #1
 800ae68:	444b      	add	r3, r9
 800ae6a:	106d      	asrs	r5, r5, #1
 800ae6c:	429d      	cmp	r5, r3
 800ae6e:	bf38      	it	cc
 800ae70:	461d      	movcc	r5, r3
 800ae72:	0553      	lsls	r3, r2, #21
 800ae74:	d527      	bpl.n	800aec6 <__ssputs_r+0x8e>
 800ae76:	4629      	mov	r1, r5
 800ae78:	f7fc fe40 	bl	8007afc <_malloc_r>
 800ae7c:	4606      	mov	r6, r0
 800ae7e:	b360      	cbz	r0, 800aeda <__ssputs_r+0xa2>
 800ae80:	6921      	ldr	r1, [r4, #16]
 800ae82:	464a      	mov	r2, r9
 800ae84:	f7fd feb4 	bl	8008bf0 <memcpy>
 800ae88:	89a3      	ldrh	r3, [r4, #12]
 800ae8a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ae8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae92:	81a3      	strh	r3, [r4, #12]
 800ae94:	6126      	str	r6, [r4, #16]
 800ae96:	6165      	str	r5, [r4, #20]
 800ae98:	444e      	add	r6, r9
 800ae9a:	eba5 0509 	sub.w	r5, r5, r9
 800ae9e:	6026      	str	r6, [r4, #0]
 800aea0:	60a5      	str	r5, [r4, #8]
 800aea2:	463e      	mov	r6, r7
 800aea4:	42be      	cmp	r6, r7
 800aea6:	d900      	bls.n	800aeaa <__ssputs_r+0x72>
 800aea8:	463e      	mov	r6, r7
 800aeaa:	6820      	ldr	r0, [r4, #0]
 800aeac:	4632      	mov	r2, r6
 800aeae:	4641      	mov	r1, r8
 800aeb0:	f000 f9c6 	bl	800b240 <memmove>
 800aeb4:	68a3      	ldr	r3, [r4, #8]
 800aeb6:	1b9b      	subs	r3, r3, r6
 800aeb8:	60a3      	str	r3, [r4, #8]
 800aeba:	6823      	ldr	r3, [r4, #0]
 800aebc:	4433      	add	r3, r6
 800aebe:	6023      	str	r3, [r4, #0]
 800aec0:	2000      	movs	r0, #0
 800aec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aec6:	462a      	mov	r2, r5
 800aec8:	f000 fd6b 	bl	800b9a2 <_realloc_r>
 800aecc:	4606      	mov	r6, r0
 800aece:	2800      	cmp	r0, #0
 800aed0:	d1e0      	bne.n	800ae94 <__ssputs_r+0x5c>
 800aed2:	6921      	ldr	r1, [r4, #16]
 800aed4:	4650      	mov	r0, sl
 800aed6:	f7fe fc85 	bl	80097e4 <_free_r>
 800aeda:	230c      	movs	r3, #12
 800aedc:	f8ca 3000 	str.w	r3, [sl]
 800aee0:	89a3      	ldrh	r3, [r4, #12]
 800aee2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aee6:	81a3      	strh	r3, [r4, #12]
 800aee8:	f04f 30ff 	mov.w	r0, #4294967295
 800aeec:	e7e9      	b.n	800aec2 <__ssputs_r+0x8a>
	...

0800aef0 <_svfiprintf_r>:
 800aef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef4:	4698      	mov	r8, r3
 800aef6:	898b      	ldrh	r3, [r1, #12]
 800aef8:	061b      	lsls	r3, r3, #24
 800aefa:	b09d      	sub	sp, #116	@ 0x74
 800aefc:	4607      	mov	r7, r0
 800aefe:	460d      	mov	r5, r1
 800af00:	4614      	mov	r4, r2
 800af02:	d510      	bpl.n	800af26 <_svfiprintf_r+0x36>
 800af04:	690b      	ldr	r3, [r1, #16]
 800af06:	b973      	cbnz	r3, 800af26 <_svfiprintf_r+0x36>
 800af08:	2140      	movs	r1, #64	@ 0x40
 800af0a:	f7fc fdf7 	bl	8007afc <_malloc_r>
 800af0e:	6028      	str	r0, [r5, #0]
 800af10:	6128      	str	r0, [r5, #16]
 800af12:	b930      	cbnz	r0, 800af22 <_svfiprintf_r+0x32>
 800af14:	230c      	movs	r3, #12
 800af16:	603b      	str	r3, [r7, #0]
 800af18:	f04f 30ff 	mov.w	r0, #4294967295
 800af1c:	b01d      	add	sp, #116	@ 0x74
 800af1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af22:	2340      	movs	r3, #64	@ 0x40
 800af24:	616b      	str	r3, [r5, #20]
 800af26:	2300      	movs	r3, #0
 800af28:	9309      	str	r3, [sp, #36]	@ 0x24
 800af2a:	2320      	movs	r3, #32
 800af2c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af30:	f8cd 800c 	str.w	r8, [sp, #12]
 800af34:	2330      	movs	r3, #48	@ 0x30
 800af36:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b0d4 <_svfiprintf_r+0x1e4>
 800af3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af3e:	f04f 0901 	mov.w	r9, #1
 800af42:	4623      	mov	r3, r4
 800af44:	469a      	mov	sl, r3
 800af46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af4a:	b10a      	cbz	r2, 800af50 <_svfiprintf_r+0x60>
 800af4c:	2a25      	cmp	r2, #37	@ 0x25
 800af4e:	d1f9      	bne.n	800af44 <_svfiprintf_r+0x54>
 800af50:	ebba 0b04 	subs.w	fp, sl, r4
 800af54:	d00b      	beq.n	800af6e <_svfiprintf_r+0x7e>
 800af56:	465b      	mov	r3, fp
 800af58:	4622      	mov	r2, r4
 800af5a:	4629      	mov	r1, r5
 800af5c:	4638      	mov	r0, r7
 800af5e:	f7ff ff6b 	bl	800ae38 <__ssputs_r>
 800af62:	3001      	adds	r0, #1
 800af64:	f000 80a7 	beq.w	800b0b6 <_svfiprintf_r+0x1c6>
 800af68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af6a:	445a      	add	r2, fp
 800af6c:	9209      	str	r2, [sp, #36]	@ 0x24
 800af6e:	f89a 3000 	ldrb.w	r3, [sl]
 800af72:	2b00      	cmp	r3, #0
 800af74:	f000 809f 	beq.w	800b0b6 <_svfiprintf_r+0x1c6>
 800af78:	2300      	movs	r3, #0
 800af7a:	f04f 32ff 	mov.w	r2, #4294967295
 800af7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af82:	f10a 0a01 	add.w	sl, sl, #1
 800af86:	9304      	str	r3, [sp, #16]
 800af88:	9307      	str	r3, [sp, #28]
 800af8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af8e:	931a      	str	r3, [sp, #104]	@ 0x68
 800af90:	4654      	mov	r4, sl
 800af92:	2205      	movs	r2, #5
 800af94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af98:	484e      	ldr	r0, [pc, #312]	@ (800b0d4 <_svfiprintf_r+0x1e4>)
 800af9a:	f7f5 f951 	bl	8000240 <memchr>
 800af9e:	9a04      	ldr	r2, [sp, #16]
 800afa0:	b9d8      	cbnz	r0, 800afda <_svfiprintf_r+0xea>
 800afa2:	06d0      	lsls	r0, r2, #27
 800afa4:	bf44      	itt	mi
 800afa6:	2320      	movmi	r3, #32
 800afa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afac:	0711      	lsls	r1, r2, #28
 800afae:	bf44      	itt	mi
 800afb0:	232b      	movmi	r3, #43	@ 0x2b
 800afb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afb6:	f89a 3000 	ldrb.w	r3, [sl]
 800afba:	2b2a      	cmp	r3, #42	@ 0x2a
 800afbc:	d015      	beq.n	800afea <_svfiprintf_r+0xfa>
 800afbe:	9a07      	ldr	r2, [sp, #28]
 800afc0:	4654      	mov	r4, sl
 800afc2:	2000      	movs	r0, #0
 800afc4:	f04f 0c0a 	mov.w	ip, #10
 800afc8:	4621      	mov	r1, r4
 800afca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afce:	3b30      	subs	r3, #48	@ 0x30
 800afd0:	2b09      	cmp	r3, #9
 800afd2:	d94b      	bls.n	800b06c <_svfiprintf_r+0x17c>
 800afd4:	b1b0      	cbz	r0, 800b004 <_svfiprintf_r+0x114>
 800afd6:	9207      	str	r2, [sp, #28]
 800afd8:	e014      	b.n	800b004 <_svfiprintf_r+0x114>
 800afda:	eba0 0308 	sub.w	r3, r0, r8
 800afde:	fa09 f303 	lsl.w	r3, r9, r3
 800afe2:	4313      	orrs	r3, r2
 800afe4:	9304      	str	r3, [sp, #16]
 800afe6:	46a2      	mov	sl, r4
 800afe8:	e7d2      	b.n	800af90 <_svfiprintf_r+0xa0>
 800afea:	9b03      	ldr	r3, [sp, #12]
 800afec:	1d19      	adds	r1, r3, #4
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	9103      	str	r1, [sp, #12]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	bfbb      	ittet	lt
 800aff6:	425b      	neglt	r3, r3
 800aff8:	f042 0202 	orrlt.w	r2, r2, #2
 800affc:	9307      	strge	r3, [sp, #28]
 800affe:	9307      	strlt	r3, [sp, #28]
 800b000:	bfb8      	it	lt
 800b002:	9204      	strlt	r2, [sp, #16]
 800b004:	7823      	ldrb	r3, [r4, #0]
 800b006:	2b2e      	cmp	r3, #46	@ 0x2e
 800b008:	d10a      	bne.n	800b020 <_svfiprintf_r+0x130>
 800b00a:	7863      	ldrb	r3, [r4, #1]
 800b00c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b00e:	d132      	bne.n	800b076 <_svfiprintf_r+0x186>
 800b010:	9b03      	ldr	r3, [sp, #12]
 800b012:	1d1a      	adds	r2, r3, #4
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	9203      	str	r2, [sp, #12]
 800b018:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b01c:	3402      	adds	r4, #2
 800b01e:	9305      	str	r3, [sp, #20]
 800b020:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b0e4 <_svfiprintf_r+0x1f4>
 800b024:	7821      	ldrb	r1, [r4, #0]
 800b026:	2203      	movs	r2, #3
 800b028:	4650      	mov	r0, sl
 800b02a:	f7f5 f909 	bl	8000240 <memchr>
 800b02e:	b138      	cbz	r0, 800b040 <_svfiprintf_r+0x150>
 800b030:	9b04      	ldr	r3, [sp, #16]
 800b032:	eba0 000a 	sub.w	r0, r0, sl
 800b036:	2240      	movs	r2, #64	@ 0x40
 800b038:	4082      	lsls	r2, r0
 800b03a:	4313      	orrs	r3, r2
 800b03c:	3401      	adds	r4, #1
 800b03e:	9304      	str	r3, [sp, #16]
 800b040:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b044:	4824      	ldr	r0, [pc, #144]	@ (800b0d8 <_svfiprintf_r+0x1e8>)
 800b046:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b04a:	2206      	movs	r2, #6
 800b04c:	f7f5 f8f8 	bl	8000240 <memchr>
 800b050:	2800      	cmp	r0, #0
 800b052:	d036      	beq.n	800b0c2 <_svfiprintf_r+0x1d2>
 800b054:	4b21      	ldr	r3, [pc, #132]	@ (800b0dc <_svfiprintf_r+0x1ec>)
 800b056:	bb1b      	cbnz	r3, 800b0a0 <_svfiprintf_r+0x1b0>
 800b058:	9b03      	ldr	r3, [sp, #12]
 800b05a:	3307      	adds	r3, #7
 800b05c:	f023 0307 	bic.w	r3, r3, #7
 800b060:	3308      	adds	r3, #8
 800b062:	9303      	str	r3, [sp, #12]
 800b064:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b066:	4433      	add	r3, r6
 800b068:	9309      	str	r3, [sp, #36]	@ 0x24
 800b06a:	e76a      	b.n	800af42 <_svfiprintf_r+0x52>
 800b06c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b070:	460c      	mov	r4, r1
 800b072:	2001      	movs	r0, #1
 800b074:	e7a8      	b.n	800afc8 <_svfiprintf_r+0xd8>
 800b076:	2300      	movs	r3, #0
 800b078:	3401      	adds	r4, #1
 800b07a:	9305      	str	r3, [sp, #20]
 800b07c:	4619      	mov	r1, r3
 800b07e:	f04f 0c0a 	mov.w	ip, #10
 800b082:	4620      	mov	r0, r4
 800b084:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b088:	3a30      	subs	r2, #48	@ 0x30
 800b08a:	2a09      	cmp	r2, #9
 800b08c:	d903      	bls.n	800b096 <_svfiprintf_r+0x1a6>
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d0c6      	beq.n	800b020 <_svfiprintf_r+0x130>
 800b092:	9105      	str	r1, [sp, #20]
 800b094:	e7c4      	b.n	800b020 <_svfiprintf_r+0x130>
 800b096:	fb0c 2101 	mla	r1, ip, r1, r2
 800b09a:	4604      	mov	r4, r0
 800b09c:	2301      	movs	r3, #1
 800b09e:	e7f0      	b.n	800b082 <_svfiprintf_r+0x192>
 800b0a0:	ab03      	add	r3, sp, #12
 800b0a2:	9300      	str	r3, [sp, #0]
 800b0a4:	462a      	mov	r2, r5
 800b0a6:	4b0e      	ldr	r3, [pc, #56]	@ (800b0e0 <_svfiprintf_r+0x1f0>)
 800b0a8:	a904      	add	r1, sp, #16
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	f7fc fe40 	bl	8007d30 <_printf_float>
 800b0b0:	1c42      	adds	r2, r0, #1
 800b0b2:	4606      	mov	r6, r0
 800b0b4:	d1d6      	bne.n	800b064 <_svfiprintf_r+0x174>
 800b0b6:	89ab      	ldrh	r3, [r5, #12]
 800b0b8:	065b      	lsls	r3, r3, #25
 800b0ba:	f53f af2d 	bmi.w	800af18 <_svfiprintf_r+0x28>
 800b0be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0c0:	e72c      	b.n	800af1c <_svfiprintf_r+0x2c>
 800b0c2:	ab03      	add	r3, sp, #12
 800b0c4:	9300      	str	r3, [sp, #0]
 800b0c6:	462a      	mov	r2, r5
 800b0c8:	4b05      	ldr	r3, [pc, #20]	@ (800b0e0 <_svfiprintf_r+0x1f0>)
 800b0ca:	a904      	add	r1, sp, #16
 800b0cc:	4638      	mov	r0, r7
 800b0ce:	f7fd f8b7 	bl	8008240 <_printf_i>
 800b0d2:	e7ed      	b.n	800b0b0 <_svfiprintf_r+0x1c0>
 800b0d4:	0800c0e9 	.word	0x0800c0e9
 800b0d8:	0800c0f3 	.word	0x0800c0f3
 800b0dc:	08007d31 	.word	0x08007d31
 800b0e0:	0800ae39 	.word	0x0800ae39
 800b0e4:	0800c0ef 	.word	0x0800c0ef

0800b0e8 <__sflush_r>:
 800b0e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b0ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f0:	0716      	lsls	r6, r2, #28
 800b0f2:	4605      	mov	r5, r0
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	d454      	bmi.n	800b1a2 <__sflush_r+0xba>
 800b0f8:	684b      	ldr	r3, [r1, #4]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	dc02      	bgt.n	800b104 <__sflush_r+0x1c>
 800b0fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b100:	2b00      	cmp	r3, #0
 800b102:	dd48      	ble.n	800b196 <__sflush_r+0xae>
 800b104:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b106:	2e00      	cmp	r6, #0
 800b108:	d045      	beq.n	800b196 <__sflush_r+0xae>
 800b10a:	2300      	movs	r3, #0
 800b10c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b110:	682f      	ldr	r7, [r5, #0]
 800b112:	6a21      	ldr	r1, [r4, #32]
 800b114:	602b      	str	r3, [r5, #0]
 800b116:	d030      	beq.n	800b17a <__sflush_r+0x92>
 800b118:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b11a:	89a3      	ldrh	r3, [r4, #12]
 800b11c:	0759      	lsls	r1, r3, #29
 800b11e:	d505      	bpl.n	800b12c <__sflush_r+0x44>
 800b120:	6863      	ldr	r3, [r4, #4]
 800b122:	1ad2      	subs	r2, r2, r3
 800b124:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b126:	b10b      	cbz	r3, 800b12c <__sflush_r+0x44>
 800b128:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b12a:	1ad2      	subs	r2, r2, r3
 800b12c:	2300      	movs	r3, #0
 800b12e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b130:	6a21      	ldr	r1, [r4, #32]
 800b132:	4628      	mov	r0, r5
 800b134:	47b0      	blx	r6
 800b136:	1c43      	adds	r3, r0, #1
 800b138:	89a3      	ldrh	r3, [r4, #12]
 800b13a:	d106      	bne.n	800b14a <__sflush_r+0x62>
 800b13c:	6829      	ldr	r1, [r5, #0]
 800b13e:	291d      	cmp	r1, #29
 800b140:	d82b      	bhi.n	800b19a <__sflush_r+0xb2>
 800b142:	4a2a      	ldr	r2, [pc, #168]	@ (800b1ec <__sflush_r+0x104>)
 800b144:	40ca      	lsrs	r2, r1
 800b146:	07d6      	lsls	r6, r2, #31
 800b148:	d527      	bpl.n	800b19a <__sflush_r+0xb2>
 800b14a:	2200      	movs	r2, #0
 800b14c:	6062      	str	r2, [r4, #4]
 800b14e:	04d9      	lsls	r1, r3, #19
 800b150:	6922      	ldr	r2, [r4, #16]
 800b152:	6022      	str	r2, [r4, #0]
 800b154:	d504      	bpl.n	800b160 <__sflush_r+0x78>
 800b156:	1c42      	adds	r2, r0, #1
 800b158:	d101      	bne.n	800b15e <__sflush_r+0x76>
 800b15a:	682b      	ldr	r3, [r5, #0]
 800b15c:	b903      	cbnz	r3, 800b160 <__sflush_r+0x78>
 800b15e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b160:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b162:	602f      	str	r7, [r5, #0]
 800b164:	b1b9      	cbz	r1, 800b196 <__sflush_r+0xae>
 800b166:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b16a:	4299      	cmp	r1, r3
 800b16c:	d002      	beq.n	800b174 <__sflush_r+0x8c>
 800b16e:	4628      	mov	r0, r5
 800b170:	f7fe fb38 	bl	80097e4 <_free_r>
 800b174:	2300      	movs	r3, #0
 800b176:	6363      	str	r3, [r4, #52]	@ 0x34
 800b178:	e00d      	b.n	800b196 <__sflush_r+0xae>
 800b17a:	2301      	movs	r3, #1
 800b17c:	4628      	mov	r0, r5
 800b17e:	47b0      	blx	r6
 800b180:	4602      	mov	r2, r0
 800b182:	1c50      	adds	r0, r2, #1
 800b184:	d1c9      	bne.n	800b11a <__sflush_r+0x32>
 800b186:	682b      	ldr	r3, [r5, #0]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d0c6      	beq.n	800b11a <__sflush_r+0x32>
 800b18c:	2b1d      	cmp	r3, #29
 800b18e:	d001      	beq.n	800b194 <__sflush_r+0xac>
 800b190:	2b16      	cmp	r3, #22
 800b192:	d11e      	bne.n	800b1d2 <__sflush_r+0xea>
 800b194:	602f      	str	r7, [r5, #0]
 800b196:	2000      	movs	r0, #0
 800b198:	e022      	b.n	800b1e0 <__sflush_r+0xf8>
 800b19a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b19e:	b21b      	sxth	r3, r3
 800b1a0:	e01b      	b.n	800b1da <__sflush_r+0xf2>
 800b1a2:	690f      	ldr	r7, [r1, #16]
 800b1a4:	2f00      	cmp	r7, #0
 800b1a6:	d0f6      	beq.n	800b196 <__sflush_r+0xae>
 800b1a8:	0793      	lsls	r3, r2, #30
 800b1aa:	680e      	ldr	r6, [r1, #0]
 800b1ac:	bf08      	it	eq
 800b1ae:	694b      	ldreq	r3, [r1, #20]
 800b1b0:	600f      	str	r7, [r1, #0]
 800b1b2:	bf18      	it	ne
 800b1b4:	2300      	movne	r3, #0
 800b1b6:	eba6 0807 	sub.w	r8, r6, r7
 800b1ba:	608b      	str	r3, [r1, #8]
 800b1bc:	f1b8 0f00 	cmp.w	r8, #0
 800b1c0:	dde9      	ble.n	800b196 <__sflush_r+0xae>
 800b1c2:	6a21      	ldr	r1, [r4, #32]
 800b1c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b1c6:	4643      	mov	r3, r8
 800b1c8:	463a      	mov	r2, r7
 800b1ca:	4628      	mov	r0, r5
 800b1cc:	47b0      	blx	r6
 800b1ce:	2800      	cmp	r0, #0
 800b1d0:	dc08      	bgt.n	800b1e4 <__sflush_r+0xfc>
 800b1d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1da:	81a3      	strh	r3, [r4, #12]
 800b1dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1e4:	4407      	add	r7, r0
 800b1e6:	eba8 0800 	sub.w	r8, r8, r0
 800b1ea:	e7e7      	b.n	800b1bc <__sflush_r+0xd4>
 800b1ec:	20400001 	.word	0x20400001

0800b1f0 <_fflush_r>:
 800b1f0:	b538      	push	{r3, r4, r5, lr}
 800b1f2:	690b      	ldr	r3, [r1, #16]
 800b1f4:	4605      	mov	r5, r0
 800b1f6:	460c      	mov	r4, r1
 800b1f8:	b913      	cbnz	r3, 800b200 <_fflush_r+0x10>
 800b1fa:	2500      	movs	r5, #0
 800b1fc:	4628      	mov	r0, r5
 800b1fe:	bd38      	pop	{r3, r4, r5, pc}
 800b200:	b118      	cbz	r0, 800b20a <_fflush_r+0x1a>
 800b202:	6a03      	ldr	r3, [r0, #32]
 800b204:	b90b      	cbnz	r3, 800b20a <_fflush_r+0x1a>
 800b206:	f7fd fbcb 	bl	80089a0 <__sinit>
 800b20a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d0f3      	beq.n	800b1fa <_fflush_r+0xa>
 800b212:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b214:	07d0      	lsls	r0, r2, #31
 800b216:	d404      	bmi.n	800b222 <_fflush_r+0x32>
 800b218:	0599      	lsls	r1, r3, #22
 800b21a:	d402      	bmi.n	800b222 <_fflush_r+0x32>
 800b21c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b21e:	f7f6 fb64 	bl	80018ea <__retarget_lock_acquire_recursive>
 800b222:	4628      	mov	r0, r5
 800b224:	4621      	mov	r1, r4
 800b226:	f7ff ff5f 	bl	800b0e8 <__sflush_r>
 800b22a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b22c:	07da      	lsls	r2, r3, #31
 800b22e:	4605      	mov	r5, r0
 800b230:	d4e4      	bmi.n	800b1fc <_fflush_r+0xc>
 800b232:	89a3      	ldrh	r3, [r4, #12]
 800b234:	059b      	lsls	r3, r3, #22
 800b236:	d4e1      	bmi.n	800b1fc <_fflush_r+0xc>
 800b238:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b23a:	f7f6 fb6b 	bl	8001914 <__retarget_lock_release_recursive>
 800b23e:	e7dd      	b.n	800b1fc <_fflush_r+0xc>

0800b240 <memmove>:
 800b240:	4288      	cmp	r0, r1
 800b242:	b510      	push	{r4, lr}
 800b244:	eb01 0402 	add.w	r4, r1, r2
 800b248:	d902      	bls.n	800b250 <memmove+0x10>
 800b24a:	4284      	cmp	r4, r0
 800b24c:	4623      	mov	r3, r4
 800b24e:	d807      	bhi.n	800b260 <memmove+0x20>
 800b250:	1e43      	subs	r3, r0, #1
 800b252:	42a1      	cmp	r1, r4
 800b254:	d008      	beq.n	800b268 <memmove+0x28>
 800b256:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b25a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b25e:	e7f8      	b.n	800b252 <memmove+0x12>
 800b260:	4402      	add	r2, r0
 800b262:	4601      	mov	r1, r0
 800b264:	428a      	cmp	r2, r1
 800b266:	d100      	bne.n	800b26a <memmove+0x2a>
 800b268:	bd10      	pop	{r4, pc}
 800b26a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b26e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b272:	e7f7      	b.n	800b264 <memmove+0x24>

0800b274 <strncmp>:
 800b274:	b510      	push	{r4, lr}
 800b276:	b16a      	cbz	r2, 800b294 <strncmp+0x20>
 800b278:	3901      	subs	r1, #1
 800b27a:	1884      	adds	r4, r0, r2
 800b27c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b280:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b284:	429a      	cmp	r2, r3
 800b286:	d103      	bne.n	800b290 <strncmp+0x1c>
 800b288:	42a0      	cmp	r0, r4
 800b28a:	d001      	beq.n	800b290 <strncmp+0x1c>
 800b28c:	2a00      	cmp	r2, #0
 800b28e:	d1f5      	bne.n	800b27c <strncmp+0x8>
 800b290:	1ad0      	subs	r0, r2, r3
 800b292:	bd10      	pop	{r4, pc}
 800b294:	4610      	mov	r0, r2
 800b296:	e7fc      	b.n	800b292 <strncmp+0x1e>

0800b298 <nan>:
 800b298:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b2a0 <nan+0x8>
 800b29c:	4770      	bx	lr
 800b29e:	bf00      	nop
 800b2a0:	00000000 	.word	0x00000000
 800b2a4:	7ff80000 	.word	0x7ff80000

0800b2a8 <__assert_func>:
 800b2a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2aa:	4614      	mov	r4, r2
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	4b09      	ldr	r3, [pc, #36]	@ (800b2d4 <__assert_func+0x2c>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	4605      	mov	r5, r0
 800b2b4:	68d8      	ldr	r0, [r3, #12]
 800b2b6:	b14c      	cbz	r4, 800b2cc <__assert_func+0x24>
 800b2b8:	4b07      	ldr	r3, [pc, #28]	@ (800b2d8 <__assert_func+0x30>)
 800b2ba:	9100      	str	r1, [sp, #0]
 800b2bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2c0:	4906      	ldr	r1, [pc, #24]	@ (800b2dc <__assert_func+0x34>)
 800b2c2:	462b      	mov	r3, r5
 800b2c4:	f000 fba8 	bl	800ba18 <fiprintf>
 800b2c8:	f000 fbb8 	bl	800ba3c <abort>
 800b2cc:	4b04      	ldr	r3, [pc, #16]	@ (800b2e0 <__assert_func+0x38>)
 800b2ce:	461c      	mov	r4, r3
 800b2d0:	e7f3      	b.n	800b2ba <__assert_func+0x12>
 800b2d2:	bf00      	nop
 800b2d4:	20000020 	.word	0x20000020
 800b2d8:	0800c102 	.word	0x0800c102
 800b2dc:	0800c10f 	.word	0x0800c10f
 800b2e0:	0800c13d 	.word	0x0800c13d

0800b2e4 <_calloc_r>:
 800b2e4:	b570      	push	{r4, r5, r6, lr}
 800b2e6:	fba1 5402 	umull	r5, r4, r1, r2
 800b2ea:	b934      	cbnz	r4, 800b2fa <_calloc_r+0x16>
 800b2ec:	4629      	mov	r1, r5
 800b2ee:	f7fc fc05 	bl	8007afc <_malloc_r>
 800b2f2:	4606      	mov	r6, r0
 800b2f4:	b928      	cbnz	r0, 800b302 <_calloc_r+0x1e>
 800b2f6:	4630      	mov	r0, r6
 800b2f8:	bd70      	pop	{r4, r5, r6, pc}
 800b2fa:	220c      	movs	r2, #12
 800b2fc:	6002      	str	r2, [r0, #0]
 800b2fe:	2600      	movs	r6, #0
 800b300:	e7f9      	b.n	800b2f6 <_calloc_r+0x12>
 800b302:	462a      	mov	r2, r5
 800b304:	4621      	mov	r1, r4
 800b306:	f7fd fbe6 	bl	8008ad6 <memset>
 800b30a:	e7f4      	b.n	800b2f6 <_calloc_r+0x12>

0800b30c <rshift>:
 800b30c:	6903      	ldr	r3, [r0, #16]
 800b30e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b312:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b316:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b31a:	f100 0414 	add.w	r4, r0, #20
 800b31e:	dd45      	ble.n	800b3ac <rshift+0xa0>
 800b320:	f011 011f 	ands.w	r1, r1, #31
 800b324:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b328:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b32c:	d10c      	bne.n	800b348 <rshift+0x3c>
 800b32e:	f100 0710 	add.w	r7, r0, #16
 800b332:	4629      	mov	r1, r5
 800b334:	42b1      	cmp	r1, r6
 800b336:	d334      	bcc.n	800b3a2 <rshift+0x96>
 800b338:	1a9b      	subs	r3, r3, r2
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	1eea      	subs	r2, r5, #3
 800b33e:	4296      	cmp	r6, r2
 800b340:	bf38      	it	cc
 800b342:	2300      	movcc	r3, #0
 800b344:	4423      	add	r3, r4
 800b346:	e015      	b.n	800b374 <rshift+0x68>
 800b348:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b34c:	f1c1 0820 	rsb	r8, r1, #32
 800b350:	40cf      	lsrs	r7, r1
 800b352:	f105 0e04 	add.w	lr, r5, #4
 800b356:	46a1      	mov	r9, r4
 800b358:	4576      	cmp	r6, lr
 800b35a:	46f4      	mov	ip, lr
 800b35c:	d815      	bhi.n	800b38a <rshift+0x7e>
 800b35e:	1a9a      	subs	r2, r3, r2
 800b360:	0092      	lsls	r2, r2, #2
 800b362:	3a04      	subs	r2, #4
 800b364:	3501      	adds	r5, #1
 800b366:	42ae      	cmp	r6, r5
 800b368:	bf38      	it	cc
 800b36a:	2200      	movcc	r2, #0
 800b36c:	18a3      	adds	r3, r4, r2
 800b36e:	50a7      	str	r7, [r4, r2]
 800b370:	b107      	cbz	r7, 800b374 <rshift+0x68>
 800b372:	3304      	adds	r3, #4
 800b374:	1b1a      	subs	r2, r3, r4
 800b376:	42a3      	cmp	r3, r4
 800b378:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b37c:	bf08      	it	eq
 800b37e:	2300      	moveq	r3, #0
 800b380:	6102      	str	r2, [r0, #16]
 800b382:	bf08      	it	eq
 800b384:	6143      	streq	r3, [r0, #20]
 800b386:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b38a:	f8dc c000 	ldr.w	ip, [ip]
 800b38e:	fa0c fc08 	lsl.w	ip, ip, r8
 800b392:	ea4c 0707 	orr.w	r7, ip, r7
 800b396:	f849 7b04 	str.w	r7, [r9], #4
 800b39a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b39e:	40cf      	lsrs	r7, r1
 800b3a0:	e7da      	b.n	800b358 <rshift+0x4c>
 800b3a2:	f851 cb04 	ldr.w	ip, [r1], #4
 800b3a6:	f847 cf04 	str.w	ip, [r7, #4]!
 800b3aa:	e7c3      	b.n	800b334 <rshift+0x28>
 800b3ac:	4623      	mov	r3, r4
 800b3ae:	e7e1      	b.n	800b374 <rshift+0x68>

0800b3b0 <__hexdig_fun>:
 800b3b0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b3b4:	2b09      	cmp	r3, #9
 800b3b6:	d802      	bhi.n	800b3be <__hexdig_fun+0xe>
 800b3b8:	3820      	subs	r0, #32
 800b3ba:	b2c0      	uxtb	r0, r0
 800b3bc:	4770      	bx	lr
 800b3be:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b3c2:	2b05      	cmp	r3, #5
 800b3c4:	d801      	bhi.n	800b3ca <__hexdig_fun+0x1a>
 800b3c6:	3847      	subs	r0, #71	@ 0x47
 800b3c8:	e7f7      	b.n	800b3ba <__hexdig_fun+0xa>
 800b3ca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b3ce:	2b05      	cmp	r3, #5
 800b3d0:	d801      	bhi.n	800b3d6 <__hexdig_fun+0x26>
 800b3d2:	3827      	subs	r0, #39	@ 0x27
 800b3d4:	e7f1      	b.n	800b3ba <__hexdig_fun+0xa>
 800b3d6:	2000      	movs	r0, #0
 800b3d8:	4770      	bx	lr
	...

0800b3dc <__gethex>:
 800b3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3e0:	b085      	sub	sp, #20
 800b3e2:	468a      	mov	sl, r1
 800b3e4:	9302      	str	r3, [sp, #8]
 800b3e6:	680b      	ldr	r3, [r1, #0]
 800b3e8:	9001      	str	r0, [sp, #4]
 800b3ea:	4690      	mov	r8, r2
 800b3ec:	1c9c      	adds	r4, r3, #2
 800b3ee:	46a1      	mov	r9, r4
 800b3f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b3f4:	2830      	cmp	r0, #48	@ 0x30
 800b3f6:	d0fa      	beq.n	800b3ee <__gethex+0x12>
 800b3f8:	eba9 0303 	sub.w	r3, r9, r3
 800b3fc:	f1a3 0b02 	sub.w	fp, r3, #2
 800b400:	f7ff ffd6 	bl	800b3b0 <__hexdig_fun>
 800b404:	4605      	mov	r5, r0
 800b406:	2800      	cmp	r0, #0
 800b408:	d168      	bne.n	800b4dc <__gethex+0x100>
 800b40a:	49a0      	ldr	r1, [pc, #640]	@ (800b68c <__gethex+0x2b0>)
 800b40c:	2201      	movs	r2, #1
 800b40e:	4648      	mov	r0, r9
 800b410:	f7ff ff30 	bl	800b274 <strncmp>
 800b414:	4607      	mov	r7, r0
 800b416:	2800      	cmp	r0, #0
 800b418:	d167      	bne.n	800b4ea <__gethex+0x10e>
 800b41a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b41e:	4626      	mov	r6, r4
 800b420:	f7ff ffc6 	bl	800b3b0 <__hexdig_fun>
 800b424:	2800      	cmp	r0, #0
 800b426:	d062      	beq.n	800b4ee <__gethex+0x112>
 800b428:	4623      	mov	r3, r4
 800b42a:	7818      	ldrb	r0, [r3, #0]
 800b42c:	2830      	cmp	r0, #48	@ 0x30
 800b42e:	4699      	mov	r9, r3
 800b430:	f103 0301 	add.w	r3, r3, #1
 800b434:	d0f9      	beq.n	800b42a <__gethex+0x4e>
 800b436:	f7ff ffbb 	bl	800b3b0 <__hexdig_fun>
 800b43a:	fab0 f580 	clz	r5, r0
 800b43e:	096d      	lsrs	r5, r5, #5
 800b440:	f04f 0b01 	mov.w	fp, #1
 800b444:	464a      	mov	r2, r9
 800b446:	4616      	mov	r6, r2
 800b448:	3201      	adds	r2, #1
 800b44a:	7830      	ldrb	r0, [r6, #0]
 800b44c:	f7ff ffb0 	bl	800b3b0 <__hexdig_fun>
 800b450:	2800      	cmp	r0, #0
 800b452:	d1f8      	bne.n	800b446 <__gethex+0x6a>
 800b454:	498d      	ldr	r1, [pc, #564]	@ (800b68c <__gethex+0x2b0>)
 800b456:	2201      	movs	r2, #1
 800b458:	4630      	mov	r0, r6
 800b45a:	f7ff ff0b 	bl	800b274 <strncmp>
 800b45e:	2800      	cmp	r0, #0
 800b460:	d13f      	bne.n	800b4e2 <__gethex+0x106>
 800b462:	b944      	cbnz	r4, 800b476 <__gethex+0x9a>
 800b464:	1c74      	adds	r4, r6, #1
 800b466:	4622      	mov	r2, r4
 800b468:	4616      	mov	r6, r2
 800b46a:	3201      	adds	r2, #1
 800b46c:	7830      	ldrb	r0, [r6, #0]
 800b46e:	f7ff ff9f 	bl	800b3b0 <__hexdig_fun>
 800b472:	2800      	cmp	r0, #0
 800b474:	d1f8      	bne.n	800b468 <__gethex+0x8c>
 800b476:	1ba4      	subs	r4, r4, r6
 800b478:	00a7      	lsls	r7, r4, #2
 800b47a:	7833      	ldrb	r3, [r6, #0]
 800b47c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b480:	2b50      	cmp	r3, #80	@ 0x50
 800b482:	d13e      	bne.n	800b502 <__gethex+0x126>
 800b484:	7873      	ldrb	r3, [r6, #1]
 800b486:	2b2b      	cmp	r3, #43	@ 0x2b
 800b488:	d033      	beq.n	800b4f2 <__gethex+0x116>
 800b48a:	2b2d      	cmp	r3, #45	@ 0x2d
 800b48c:	d034      	beq.n	800b4f8 <__gethex+0x11c>
 800b48e:	1c71      	adds	r1, r6, #1
 800b490:	2400      	movs	r4, #0
 800b492:	7808      	ldrb	r0, [r1, #0]
 800b494:	f7ff ff8c 	bl	800b3b0 <__hexdig_fun>
 800b498:	1e43      	subs	r3, r0, #1
 800b49a:	b2db      	uxtb	r3, r3
 800b49c:	2b18      	cmp	r3, #24
 800b49e:	d830      	bhi.n	800b502 <__gethex+0x126>
 800b4a0:	f1a0 0210 	sub.w	r2, r0, #16
 800b4a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b4a8:	f7ff ff82 	bl	800b3b0 <__hexdig_fun>
 800b4ac:	f100 3cff 	add.w	ip, r0, #4294967295
 800b4b0:	fa5f fc8c 	uxtb.w	ip, ip
 800b4b4:	f1bc 0f18 	cmp.w	ip, #24
 800b4b8:	f04f 030a 	mov.w	r3, #10
 800b4bc:	d91e      	bls.n	800b4fc <__gethex+0x120>
 800b4be:	b104      	cbz	r4, 800b4c2 <__gethex+0xe6>
 800b4c0:	4252      	negs	r2, r2
 800b4c2:	4417      	add	r7, r2
 800b4c4:	f8ca 1000 	str.w	r1, [sl]
 800b4c8:	b1ed      	cbz	r5, 800b506 <__gethex+0x12a>
 800b4ca:	f1bb 0f00 	cmp.w	fp, #0
 800b4ce:	bf0c      	ite	eq
 800b4d0:	2506      	moveq	r5, #6
 800b4d2:	2500      	movne	r5, #0
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	b005      	add	sp, #20
 800b4d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4dc:	2500      	movs	r5, #0
 800b4de:	462c      	mov	r4, r5
 800b4e0:	e7b0      	b.n	800b444 <__gethex+0x68>
 800b4e2:	2c00      	cmp	r4, #0
 800b4e4:	d1c7      	bne.n	800b476 <__gethex+0x9a>
 800b4e6:	4627      	mov	r7, r4
 800b4e8:	e7c7      	b.n	800b47a <__gethex+0x9e>
 800b4ea:	464e      	mov	r6, r9
 800b4ec:	462f      	mov	r7, r5
 800b4ee:	2501      	movs	r5, #1
 800b4f0:	e7c3      	b.n	800b47a <__gethex+0x9e>
 800b4f2:	2400      	movs	r4, #0
 800b4f4:	1cb1      	adds	r1, r6, #2
 800b4f6:	e7cc      	b.n	800b492 <__gethex+0xb6>
 800b4f8:	2401      	movs	r4, #1
 800b4fa:	e7fb      	b.n	800b4f4 <__gethex+0x118>
 800b4fc:	fb03 0002 	mla	r0, r3, r2, r0
 800b500:	e7ce      	b.n	800b4a0 <__gethex+0xc4>
 800b502:	4631      	mov	r1, r6
 800b504:	e7de      	b.n	800b4c4 <__gethex+0xe8>
 800b506:	eba6 0309 	sub.w	r3, r6, r9
 800b50a:	3b01      	subs	r3, #1
 800b50c:	4629      	mov	r1, r5
 800b50e:	2b07      	cmp	r3, #7
 800b510:	dc0a      	bgt.n	800b528 <__gethex+0x14c>
 800b512:	9801      	ldr	r0, [sp, #4]
 800b514:	f7fe f9b0 	bl	8009878 <_Balloc>
 800b518:	4604      	mov	r4, r0
 800b51a:	b940      	cbnz	r0, 800b52e <__gethex+0x152>
 800b51c:	4b5c      	ldr	r3, [pc, #368]	@ (800b690 <__gethex+0x2b4>)
 800b51e:	4602      	mov	r2, r0
 800b520:	21e4      	movs	r1, #228	@ 0xe4
 800b522:	485c      	ldr	r0, [pc, #368]	@ (800b694 <__gethex+0x2b8>)
 800b524:	f7ff fec0 	bl	800b2a8 <__assert_func>
 800b528:	3101      	adds	r1, #1
 800b52a:	105b      	asrs	r3, r3, #1
 800b52c:	e7ef      	b.n	800b50e <__gethex+0x132>
 800b52e:	f100 0a14 	add.w	sl, r0, #20
 800b532:	2300      	movs	r3, #0
 800b534:	4655      	mov	r5, sl
 800b536:	469b      	mov	fp, r3
 800b538:	45b1      	cmp	r9, r6
 800b53a:	d337      	bcc.n	800b5ac <__gethex+0x1d0>
 800b53c:	f845 bb04 	str.w	fp, [r5], #4
 800b540:	eba5 050a 	sub.w	r5, r5, sl
 800b544:	10ad      	asrs	r5, r5, #2
 800b546:	6125      	str	r5, [r4, #16]
 800b548:	4658      	mov	r0, fp
 800b54a:	f7fe fa87 	bl	8009a5c <__hi0bits>
 800b54e:	016d      	lsls	r5, r5, #5
 800b550:	f8d8 6000 	ldr.w	r6, [r8]
 800b554:	1a2d      	subs	r5, r5, r0
 800b556:	42b5      	cmp	r5, r6
 800b558:	dd54      	ble.n	800b604 <__gethex+0x228>
 800b55a:	1bad      	subs	r5, r5, r6
 800b55c:	4629      	mov	r1, r5
 800b55e:	4620      	mov	r0, r4
 800b560:	f7fe fe10 	bl	800a184 <__any_on>
 800b564:	4681      	mov	r9, r0
 800b566:	b178      	cbz	r0, 800b588 <__gethex+0x1ac>
 800b568:	1e6b      	subs	r3, r5, #1
 800b56a:	1159      	asrs	r1, r3, #5
 800b56c:	f003 021f 	and.w	r2, r3, #31
 800b570:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b574:	f04f 0901 	mov.w	r9, #1
 800b578:	fa09 f202 	lsl.w	r2, r9, r2
 800b57c:	420a      	tst	r2, r1
 800b57e:	d003      	beq.n	800b588 <__gethex+0x1ac>
 800b580:	454b      	cmp	r3, r9
 800b582:	dc36      	bgt.n	800b5f2 <__gethex+0x216>
 800b584:	f04f 0902 	mov.w	r9, #2
 800b588:	4629      	mov	r1, r5
 800b58a:	4620      	mov	r0, r4
 800b58c:	f7ff febe 	bl	800b30c <rshift>
 800b590:	442f      	add	r7, r5
 800b592:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b596:	42bb      	cmp	r3, r7
 800b598:	da42      	bge.n	800b620 <__gethex+0x244>
 800b59a:	9801      	ldr	r0, [sp, #4]
 800b59c:	4621      	mov	r1, r4
 800b59e:	f7fe f9ab 	bl	80098f8 <_Bfree>
 800b5a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	6013      	str	r3, [r2, #0]
 800b5a8:	25a3      	movs	r5, #163	@ 0xa3
 800b5aa:	e793      	b.n	800b4d4 <__gethex+0xf8>
 800b5ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b5b0:	2a2e      	cmp	r2, #46	@ 0x2e
 800b5b2:	d012      	beq.n	800b5da <__gethex+0x1fe>
 800b5b4:	2b20      	cmp	r3, #32
 800b5b6:	d104      	bne.n	800b5c2 <__gethex+0x1e6>
 800b5b8:	f845 bb04 	str.w	fp, [r5], #4
 800b5bc:	f04f 0b00 	mov.w	fp, #0
 800b5c0:	465b      	mov	r3, fp
 800b5c2:	7830      	ldrb	r0, [r6, #0]
 800b5c4:	9303      	str	r3, [sp, #12]
 800b5c6:	f7ff fef3 	bl	800b3b0 <__hexdig_fun>
 800b5ca:	9b03      	ldr	r3, [sp, #12]
 800b5cc:	f000 000f 	and.w	r0, r0, #15
 800b5d0:	4098      	lsls	r0, r3
 800b5d2:	ea4b 0b00 	orr.w	fp, fp, r0
 800b5d6:	3304      	adds	r3, #4
 800b5d8:	e7ae      	b.n	800b538 <__gethex+0x15c>
 800b5da:	45b1      	cmp	r9, r6
 800b5dc:	d8ea      	bhi.n	800b5b4 <__gethex+0x1d8>
 800b5de:	492b      	ldr	r1, [pc, #172]	@ (800b68c <__gethex+0x2b0>)
 800b5e0:	9303      	str	r3, [sp, #12]
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	4630      	mov	r0, r6
 800b5e6:	f7ff fe45 	bl	800b274 <strncmp>
 800b5ea:	9b03      	ldr	r3, [sp, #12]
 800b5ec:	2800      	cmp	r0, #0
 800b5ee:	d1e1      	bne.n	800b5b4 <__gethex+0x1d8>
 800b5f0:	e7a2      	b.n	800b538 <__gethex+0x15c>
 800b5f2:	1ea9      	subs	r1, r5, #2
 800b5f4:	4620      	mov	r0, r4
 800b5f6:	f7fe fdc5 	bl	800a184 <__any_on>
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	d0c2      	beq.n	800b584 <__gethex+0x1a8>
 800b5fe:	f04f 0903 	mov.w	r9, #3
 800b602:	e7c1      	b.n	800b588 <__gethex+0x1ac>
 800b604:	da09      	bge.n	800b61a <__gethex+0x23e>
 800b606:	1b75      	subs	r5, r6, r5
 800b608:	4621      	mov	r1, r4
 800b60a:	9801      	ldr	r0, [sp, #4]
 800b60c:	462a      	mov	r2, r5
 800b60e:	f7fe fb83 	bl	8009d18 <__lshift>
 800b612:	1b7f      	subs	r7, r7, r5
 800b614:	4604      	mov	r4, r0
 800b616:	f100 0a14 	add.w	sl, r0, #20
 800b61a:	f04f 0900 	mov.w	r9, #0
 800b61e:	e7b8      	b.n	800b592 <__gethex+0x1b6>
 800b620:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b624:	42bd      	cmp	r5, r7
 800b626:	dd6f      	ble.n	800b708 <__gethex+0x32c>
 800b628:	1bed      	subs	r5, r5, r7
 800b62a:	42ae      	cmp	r6, r5
 800b62c:	dc34      	bgt.n	800b698 <__gethex+0x2bc>
 800b62e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b632:	2b02      	cmp	r3, #2
 800b634:	d022      	beq.n	800b67c <__gethex+0x2a0>
 800b636:	2b03      	cmp	r3, #3
 800b638:	d024      	beq.n	800b684 <__gethex+0x2a8>
 800b63a:	2b01      	cmp	r3, #1
 800b63c:	d115      	bne.n	800b66a <__gethex+0x28e>
 800b63e:	42ae      	cmp	r6, r5
 800b640:	d113      	bne.n	800b66a <__gethex+0x28e>
 800b642:	2e01      	cmp	r6, #1
 800b644:	d10b      	bne.n	800b65e <__gethex+0x282>
 800b646:	9a02      	ldr	r2, [sp, #8]
 800b648:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b64c:	6013      	str	r3, [r2, #0]
 800b64e:	2301      	movs	r3, #1
 800b650:	6123      	str	r3, [r4, #16]
 800b652:	f8ca 3000 	str.w	r3, [sl]
 800b656:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b658:	2562      	movs	r5, #98	@ 0x62
 800b65a:	601c      	str	r4, [r3, #0]
 800b65c:	e73a      	b.n	800b4d4 <__gethex+0xf8>
 800b65e:	1e71      	subs	r1, r6, #1
 800b660:	4620      	mov	r0, r4
 800b662:	f7fe fd8f 	bl	800a184 <__any_on>
 800b666:	2800      	cmp	r0, #0
 800b668:	d1ed      	bne.n	800b646 <__gethex+0x26a>
 800b66a:	9801      	ldr	r0, [sp, #4]
 800b66c:	4621      	mov	r1, r4
 800b66e:	f7fe f943 	bl	80098f8 <_Bfree>
 800b672:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b674:	2300      	movs	r3, #0
 800b676:	6013      	str	r3, [r2, #0]
 800b678:	2550      	movs	r5, #80	@ 0x50
 800b67a:	e72b      	b.n	800b4d4 <__gethex+0xf8>
 800b67c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1f3      	bne.n	800b66a <__gethex+0x28e>
 800b682:	e7e0      	b.n	800b646 <__gethex+0x26a>
 800b684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b686:	2b00      	cmp	r3, #0
 800b688:	d1dd      	bne.n	800b646 <__gethex+0x26a>
 800b68a:	e7ee      	b.n	800b66a <__gethex+0x28e>
 800b68c:	0800c0e7 	.word	0x0800c0e7
 800b690:	0800c07d 	.word	0x0800c07d
 800b694:	0800c13e 	.word	0x0800c13e
 800b698:	1e6f      	subs	r7, r5, #1
 800b69a:	f1b9 0f00 	cmp.w	r9, #0
 800b69e:	d130      	bne.n	800b702 <__gethex+0x326>
 800b6a0:	b127      	cbz	r7, 800b6ac <__gethex+0x2d0>
 800b6a2:	4639      	mov	r1, r7
 800b6a4:	4620      	mov	r0, r4
 800b6a6:	f7fe fd6d 	bl	800a184 <__any_on>
 800b6aa:	4681      	mov	r9, r0
 800b6ac:	117a      	asrs	r2, r7, #5
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b6b4:	f007 071f 	and.w	r7, r7, #31
 800b6b8:	40bb      	lsls	r3, r7
 800b6ba:	4213      	tst	r3, r2
 800b6bc:	4629      	mov	r1, r5
 800b6be:	4620      	mov	r0, r4
 800b6c0:	bf18      	it	ne
 800b6c2:	f049 0902 	orrne.w	r9, r9, #2
 800b6c6:	f7ff fe21 	bl	800b30c <rshift>
 800b6ca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b6ce:	1b76      	subs	r6, r6, r5
 800b6d0:	2502      	movs	r5, #2
 800b6d2:	f1b9 0f00 	cmp.w	r9, #0
 800b6d6:	d047      	beq.n	800b768 <__gethex+0x38c>
 800b6d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b6dc:	2b02      	cmp	r3, #2
 800b6de:	d015      	beq.n	800b70c <__gethex+0x330>
 800b6e0:	2b03      	cmp	r3, #3
 800b6e2:	d017      	beq.n	800b714 <__gethex+0x338>
 800b6e4:	2b01      	cmp	r3, #1
 800b6e6:	d109      	bne.n	800b6fc <__gethex+0x320>
 800b6e8:	f019 0f02 	tst.w	r9, #2
 800b6ec:	d006      	beq.n	800b6fc <__gethex+0x320>
 800b6ee:	f8da 3000 	ldr.w	r3, [sl]
 800b6f2:	ea49 0903 	orr.w	r9, r9, r3
 800b6f6:	f019 0f01 	tst.w	r9, #1
 800b6fa:	d10e      	bne.n	800b71a <__gethex+0x33e>
 800b6fc:	f045 0510 	orr.w	r5, r5, #16
 800b700:	e032      	b.n	800b768 <__gethex+0x38c>
 800b702:	f04f 0901 	mov.w	r9, #1
 800b706:	e7d1      	b.n	800b6ac <__gethex+0x2d0>
 800b708:	2501      	movs	r5, #1
 800b70a:	e7e2      	b.n	800b6d2 <__gethex+0x2f6>
 800b70c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b70e:	f1c3 0301 	rsb	r3, r3, #1
 800b712:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b716:	2b00      	cmp	r3, #0
 800b718:	d0f0      	beq.n	800b6fc <__gethex+0x320>
 800b71a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b71e:	f104 0314 	add.w	r3, r4, #20
 800b722:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b726:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b72a:	f04f 0c00 	mov.w	ip, #0
 800b72e:	4618      	mov	r0, r3
 800b730:	f853 2b04 	ldr.w	r2, [r3], #4
 800b734:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b738:	d01b      	beq.n	800b772 <__gethex+0x396>
 800b73a:	3201      	adds	r2, #1
 800b73c:	6002      	str	r2, [r0, #0]
 800b73e:	2d02      	cmp	r5, #2
 800b740:	f104 0314 	add.w	r3, r4, #20
 800b744:	d13c      	bne.n	800b7c0 <__gethex+0x3e4>
 800b746:	f8d8 2000 	ldr.w	r2, [r8]
 800b74a:	3a01      	subs	r2, #1
 800b74c:	42b2      	cmp	r2, r6
 800b74e:	d109      	bne.n	800b764 <__gethex+0x388>
 800b750:	1171      	asrs	r1, r6, #5
 800b752:	2201      	movs	r2, #1
 800b754:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b758:	f006 061f 	and.w	r6, r6, #31
 800b75c:	fa02 f606 	lsl.w	r6, r2, r6
 800b760:	421e      	tst	r6, r3
 800b762:	d13a      	bne.n	800b7da <__gethex+0x3fe>
 800b764:	f045 0520 	orr.w	r5, r5, #32
 800b768:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b76a:	601c      	str	r4, [r3, #0]
 800b76c:	9b02      	ldr	r3, [sp, #8]
 800b76e:	601f      	str	r7, [r3, #0]
 800b770:	e6b0      	b.n	800b4d4 <__gethex+0xf8>
 800b772:	4299      	cmp	r1, r3
 800b774:	f843 cc04 	str.w	ip, [r3, #-4]
 800b778:	d8d9      	bhi.n	800b72e <__gethex+0x352>
 800b77a:	68a3      	ldr	r3, [r4, #8]
 800b77c:	459b      	cmp	fp, r3
 800b77e:	db17      	blt.n	800b7b0 <__gethex+0x3d4>
 800b780:	6861      	ldr	r1, [r4, #4]
 800b782:	9801      	ldr	r0, [sp, #4]
 800b784:	3101      	adds	r1, #1
 800b786:	f7fe f877 	bl	8009878 <_Balloc>
 800b78a:	4681      	mov	r9, r0
 800b78c:	b918      	cbnz	r0, 800b796 <__gethex+0x3ba>
 800b78e:	4b1a      	ldr	r3, [pc, #104]	@ (800b7f8 <__gethex+0x41c>)
 800b790:	4602      	mov	r2, r0
 800b792:	2184      	movs	r1, #132	@ 0x84
 800b794:	e6c5      	b.n	800b522 <__gethex+0x146>
 800b796:	6922      	ldr	r2, [r4, #16]
 800b798:	3202      	adds	r2, #2
 800b79a:	f104 010c 	add.w	r1, r4, #12
 800b79e:	0092      	lsls	r2, r2, #2
 800b7a0:	300c      	adds	r0, #12
 800b7a2:	f7fd fa25 	bl	8008bf0 <memcpy>
 800b7a6:	4621      	mov	r1, r4
 800b7a8:	9801      	ldr	r0, [sp, #4]
 800b7aa:	f7fe f8a5 	bl	80098f8 <_Bfree>
 800b7ae:	464c      	mov	r4, r9
 800b7b0:	6923      	ldr	r3, [r4, #16]
 800b7b2:	1c5a      	adds	r2, r3, #1
 800b7b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b7b8:	6122      	str	r2, [r4, #16]
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	615a      	str	r2, [r3, #20]
 800b7be:	e7be      	b.n	800b73e <__gethex+0x362>
 800b7c0:	6922      	ldr	r2, [r4, #16]
 800b7c2:	455a      	cmp	r2, fp
 800b7c4:	dd0b      	ble.n	800b7de <__gethex+0x402>
 800b7c6:	2101      	movs	r1, #1
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	f7ff fd9f 	bl	800b30c <rshift>
 800b7ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7d2:	3701      	adds	r7, #1
 800b7d4:	42bb      	cmp	r3, r7
 800b7d6:	f6ff aee0 	blt.w	800b59a <__gethex+0x1be>
 800b7da:	2501      	movs	r5, #1
 800b7dc:	e7c2      	b.n	800b764 <__gethex+0x388>
 800b7de:	f016 061f 	ands.w	r6, r6, #31
 800b7e2:	d0fa      	beq.n	800b7da <__gethex+0x3fe>
 800b7e4:	4453      	add	r3, sl
 800b7e6:	f1c6 0620 	rsb	r6, r6, #32
 800b7ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b7ee:	f7fe f935 	bl	8009a5c <__hi0bits>
 800b7f2:	42b0      	cmp	r0, r6
 800b7f4:	dbe7      	blt.n	800b7c6 <__gethex+0x3ea>
 800b7f6:	e7f0      	b.n	800b7da <__gethex+0x3fe>
 800b7f8:	0800c07d 	.word	0x0800c07d

0800b7fc <L_shift>:
 800b7fc:	f1c2 0208 	rsb	r2, r2, #8
 800b800:	0092      	lsls	r2, r2, #2
 800b802:	b570      	push	{r4, r5, r6, lr}
 800b804:	f1c2 0620 	rsb	r6, r2, #32
 800b808:	6843      	ldr	r3, [r0, #4]
 800b80a:	6804      	ldr	r4, [r0, #0]
 800b80c:	fa03 f506 	lsl.w	r5, r3, r6
 800b810:	432c      	orrs	r4, r5
 800b812:	40d3      	lsrs	r3, r2
 800b814:	6004      	str	r4, [r0, #0]
 800b816:	f840 3f04 	str.w	r3, [r0, #4]!
 800b81a:	4288      	cmp	r0, r1
 800b81c:	d3f4      	bcc.n	800b808 <L_shift+0xc>
 800b81e:	bd70      	pop	{r4, r5, r6, pc}

0800b820 <__match>:
 800b820:	b530      	push	{r4, r5, lr}
 800b822:	6803      	ldr	r3, [r0, #0]
 800b824:	3301      	adds	r3, #1
 800b826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b82a:	b914      	cbnz	r4, 800b832 <__match+0x12>
 800b82c:	6003      	str	r3, [r0, #0]
 800b82e:	2001      	movs	r0, #1
 800b830:	bd30      	pop	{r4, r5, pc}
 800b832:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b836:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b83a:	2d19      	cmp	r5, #25
 800b83c:	bf98      	it	ls
 800b83e:	3220      	addls	r2, #32
 800b840:	42a2      	cmp	r2, r4
 800b842:	d0f0      	beq.n	800b826 <__match+0x6>
 800b844:	2000      	movs	r0, #0
 800b846:	e7f3      	b.n	800b830 <__match+0x10>

0800b848 <__hexnan>:
 800b848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b84c:	680b      	ldr	r3, [r1, #0]
 800b84e:	6801      	ldr	r1, [r0, #0]
 800b850:	115e      	asrs	r6, r3, #5
 800b852:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b856:	f013 031f 	ands.w	r3, r3, #31
 800b85a:	b087      	sub	sp, #28
 800b85c:	bf18      	it	ne
 800b85e:	3604      	addne	r6, #4
 800b860:	2500      	movs	r5, #0
 800b862:	1f37      	subs	r7, r6, #4
 800b864:	4682      	mov	sl, r0
 800b866:	4690      	mov	r8, r2
 800b868:	9301      	str	r3, [sp, #4]
 800b86a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b86e:	46b9      	mov	r9, r7
 800b870:	463c      	mov	r4, r7
 800b872:	9502      	str	r5, [sp, #8]
 800b874:	46ab      	mov	fp, r5
 800b876:	784a      	ldrb	r2, [r1, #1]
 800b878:	1c4b      	adds	r3, r1, #1
 800b87a:	9303      	str	r3, [sp, #12]
 800b87c:	b342      	cbz	r2, 800b8d0 <__hexnan+0x88>
 800b87e:	4610      	mov	r0, r2
 800b880:	9105      	str	r1, [sp, #20]
 800b882:	9204      	str	r2, [sp, #16]
 800b884:	f7ff fd94 	bl	800b3b0 <__hexdig_fun>
 800b888:	2800      	cmp	r0, #0
 800b88a:	d151      	bne.n	800b930 <__hexnan+0xe8>
 800b88c:	9a04      	ldr	r2, [sp, #16]
 800b88e:	9905      	ldr	r1, [sp, #20]
 800b890:	2a20      	cmp	r2, #32
 800b892:	d818      	bhi.n	800b8c6 <__hexnan+0x7e>
 800b894:	9b02      	ldr	r3, [sp, #8]
 800b896:	459b      	cmp	fp, r3
 800b898:	dd13      	ble.n	800b8c2 <__hexnan+0x7a>
 800b89a:	454c      	cmp	r4, r9
 800b89c:	d206      	bcs.n	800b8ac <__hexnan+0x64>
 800b89e:	2d07      	cmp	r5, #7
 800b8a0:	dc04      	bgt.n	800b8ac <__hexnan+0x64>
 800b8a2:	462a      	mov	r2, r5
 800b8a4:	4649      	mov	r1, r9
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	f7ff ffa8 	bl	800b7fc <L_shift>
 800b8ac:	4544      	cmp	r4, r8
 800b8ae:	d952      	bls.n	800b956 <__hexnan+0x10e>
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	f1a4 0904 	sub.w	r9, r4, #4
 800b8b6:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8ba:	f8cd b008 	str.w	fp, [sp, #8]
 800b8be:	464c      	mov	r4, r9
 800b8c0:	461d      	mov	r5, r3
 800b8c2:	9903      	ldr	r1, [sp, #12]
 800b8c4:	e7d7      	b.n	800b876 <__hexnan+0x2e>
 800b8c6:	2a29      	cmp	r2, #41	@ 0x29
 800b8c8:	d157      	bne.n	800b97a <__hexnan+0x132>
 800b8ca:	3102      	adds	r1, #2
 800b8cc:	f8ca 1000 	str.w	r1, [sl]
 800b8d0:	f1bb 0f00 	cmp.w	fp, #0
 800b8d4:	d051      	beq.n	800b97a <__hexnan+0x132>
 800b8d6:	454c      	cmp	r4, r9
 800b8d8:	d206      	bcs.n	800b8e8 <__hexnan+0xa0>
 800b8da:	2d07      	cmp	r5, #7
 800b8dc:	dc04      	bgt.n	800b8e8 <__hexnan+0xa0>
 800b8de:	462a      	mov	r2, r5
 800b8e0:	4649      	mov	r1, r9
 800b8e2:	4620      	mov	r0, r4
 800b8e4:	f7ff ff8a 	bl	800b7fc <L_shift>
 800b8e8:	4544      	cmp	r4, r8
 800b8ea:	d936      	bls.n	800b95a <__hexnan+0x112>
 800b8ec:	f1a8 0204 	sub.w	r2, r8, #4
 800b8f0:	4623      	mov	r3, r4
 800b8f2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b8f6:	f842 1f04 	str.w	r1, [r2, #4]!
 800b8fa:	429f      	cmp	r7, r3
 800b8fc:	d2f9      	bcs.n	800b8f2 <__hexnan+0xaa>
 800b8fe:	1b3b      	subs	r3, r7, r4
 800b900:	f023 0303 	bic.w	r3, r3, #3
 800b904:	3304      	adds	r3, #4
 800b906:	3401      	adds	r4, #1
 800b908:	3e03      	subs	r6, #3
 800b90a:	42b4      	cmp	r4, r6
 800b90c:	bf88      	it	hi
 800b90e:	2304      	movhi	r3, #4
 800b910:	4443      	add	r3, r8
 800b912:	2200      	movs	r2, #0
 800b914:	f843 2b04 	str.w	r2, [r3], #4
 800b918:	429f      	cmp	r7, r3
 800b91a:	d2fb      	bcs.n	800b914 <__hexnan+0xcc>
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	b91b      	cbnz	r3, 800b928 <__hexnan+0xe0>
 800b920:	4547      	cmp	r7, r8
 800b922:	d128      	bne.n	800b976 <__hexnan+0x12e>
 800b924:	2301      	movs	r3, #1
 800b926:	603b      	str	r3, [r7, #0]
 800b928:	2005      	movs	r0, #5
 800b92a:	b007      	add	sp, #28
 800b92c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b930:	3501      	adds	r5, #1
 800b932:	2d08      	cmp	r5, #8
 800b934:	f10b 0b01 	add.w	fp, fp, #1
 800b938:	dd06      	ble.n	800b948 <__hexnan+0x100>
 800b93a:	4544      	cmp	r4, r8
 800b93c:	d9c1      	bls.n	800b8c2 <__hexnan+0x7a>
 800b93e:	2300      	movs	r3, #0
 800b940:	f844 3c04 	str.w	r3, [r4, #-4]
 800b944:	2501      	movs	r5, #1
 800b946:	3c04      	subs	r4, #4
 800b948:	6822      	ldr	r2, [r4, #0]
 800b94a:	f000 000f 	and.w	r0, r0, #15
 800b94e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b952:	6020      	str	r0, [r4, #0]
 800b954:	e7b5      	b.n	800b8c2 <__hexnan+0x7a>
 800b956:	2508      	movs	r5, #8
 800b958:	e7b3      	b.n	800b8c2 <__hexnan+0x7a>
 800b95a:	9b01      	ldr	r3, [sp, #4]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d0dd      	beq.n	800b91c <__hexnan+0xd4>
 800b960:	f1c3 0320 	rsb	r3, r3, #32
 800b964:	f04f 32ff 	mov.w	r2, #4294967295
 800b968:	40da      	lsrs	r2, r3
 800b96a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b96e:	4013      	ands	r3, r2
 800b970:	f846 3c04 	str.w	r3, [r6, #-4]
 800b974:	e7d2      	b.n	800b91c <__hexnan+0xd4>
 800b976:	3f04      	subs	r7, #4
 800b978:	e7d0      	b.n	800b91c <__hexnan+0xd4>
 800b97a:	2004      	movs	r0, #4
 800b97c:	e7d5      	b.n	800b92a <__hexnan+0xe2>

0800b97e <__ascii_mbtowc>:
 800b97e:	b082      	sub	sp, #8
 800b980:	b901      	cbnz	r1, 800b984 <__ascii_mbtowc+0x6>
 800b982:	a901      	add	r1, sp, #4
 800b984:	b142      	cbz	r2, 800b998 <__ascii_mbtowc+0x1a>
 800b986:	b14b      	cbz	r3, 800b99c <__ascii_mbtowc+0x1e>
 800b988:	7813      	ldrb	r3, [r2, #0]
 800b98a:	600b      	str	r3, [r1, #0]
 800b98c:	7812      	ldrb	r2, [r2, #0]
 800b98e:	1e10      	subs	r0, r2, #0
 800b990:	bf18      	it	ne
 800b992:	2001      	movne	r0, #1
 800b994:	b002      	add	sp, #8
 800b996:	4770      	bx	lr
 800b998:	4610      	mov	r0, r2
 800b99a:	e7fb      	b.n	800b994 <__ascii_mbtowc+0x16>
 800b99c:	f06f 0001 	mvn.w	r0, #1
 800b9a0:	e7f8      	b.n	800b994 <__ascii_mbtowc+0x16>

0800b9a2 <_realloc_r>:
 800b9a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a6:	4607      	mov	r7, r0
 800b9a8:	4614      	mov	r4, r2
 800b9aa:	460d      	mov	r5, r1
 800b9ac:	b921      	cbnz	r1, 800b9b8 <_realloc_r+0x16>
 800b9ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9b2:	4611      	mov	r1, r2
 800b9b4:	f7fc b8a2 	b.w	8007afc <_malloc_r>
 800b9b8:	b92a      	cbnz	r2, 800b9c6 <_realloc_r+0x24>
 800b9ba:	f7fd ff13 	bl	80097e4 <_free_r>
 800b9be:	4625      	mov	r5, r4
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9c6:	f000 f840 	bl	800ba4a <_malloc_usable_size_r>
 800b9ca:	4284      	cmp	r4, r0
 800b9cc:	4606      	mov	r6, r0
 800b9ce:	d802      	bhi.n	800b9d6 <_realloc_r+0x34>
 800b9d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9d4:	d8f4      	bhi.n	800b9c0 <_realloc_r+0x1e>
 800b9d6:	4621      	mov	r1, r4
 800b9d8:	4638      	mov	r0, r7
 800b9da:	f7fc f88f 	bl	8007afc <_malloc_r>
 800b9de:	4680      	mov	r8, r0
 800b9e0:	b908      	cbnz	r0, 800b9e6 <_realloc_r+0x44>
 800b9e2:	4645      	mov	r5, r8
 800b9e4:	e7ec      	b.n	800b9c0 <_realloc_r+0x1e>
 800b9e6:	42b4      	cmp	r4, r6
 800b9e8:	4622      	mov	r2, r4
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	bf28      	it	cs
 800b9ee:	4632      	movcs	r2, r6
 800b9f0:	f7fd f8fe 	bl	8008bf0 <memcpy>
 800b9f4:	4629      	mov	r1, r5
 800b9f6:	4638      	mov	r0, r7
 800b9f8:	f7fd fef4 	bl	80097e4 <_free_r>
 800b9fc:	e7f1      	b.n	800b9e2 <_realloc_r+0x40>

0800b9fe <__ascii_wctomb>:
 800b9fe:	4603      	mov	r3, r0
 800ba00:	4608      	mov	r0, r1
 800ba02:	b141      	cbz	r1, 800ba16 <__ascii_wctomb+0x18>
 800ba04:	2aff      	cmp	r2, #255	@ 0xff
 800ba06:	d904      	bls.n	800ba12 <__ascii_wctomb+0x14>
 800ba08:	228a      	movs	r2, #138	@ 0x8a
 800ba0a:	601a      	str	r2, [r3, #0]
 800ba0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba10:	4770      	bx	lr
 800ba12:	700a      	strb	r2, [r1, #0]
 800ba14:	2001      	movs	r0, #1
 800ba16:	4770      	bx	lr

0800ba18 <fiprintf>:
 800ba18:	b40e      	push	{r1, r2, r3}
 800ba1a:	b503      	push	{r0, r1, lr}
 800ba1c:	4601      	mov	r1, r0
 800ba1e:	ab03      	add	r3, sp, #12
 800ba20:	4805      	ldr	r0, [pc, #20]	@ (800ba38 <fiprintf+0x20>)
 800ba22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba26:	6800      	ldr	r0, [r0, #0]
 800ba28:	9301      	str	r3, [sp, #4]
 800ba2a:	f000 f83f 	bl	800baac <_vfiprintf_r>
 800ba2e:	b002      	add	sp, #8
 800ba30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba34:	b003      	add	sp, #12
 800ba36:	4770      	bx	lr
 800ba38:	20000020 	.word	0x20000020

0800ba3c <abort>:
 800ba3c:	b508      	push	{r3, lr}
 800ba3e:	2006      	movs	r0, #6
 800ba40:	f000 fa08 	bl	800be54 <raise>
 800ba44:	2001      	movs	r0, #1
 800ba46:	f7f5 fc31 	bl	80012ac <_exit>

0800ba4a <_malloc_usable_size_r>:
 800ba4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba4e:	1f18      	subs	r0, r3, #4
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	bfbc      	itt	lt
 800ba54:	580b      	ldrlt	r3, [r1, r0]
 800ba56:	18c0      	addlt	r0, r0, r3
 800ba58:	4770      	bx	lr

0800ba5a <__sfputc_r>:
 800ba5a:	6893      	ldr	r3, [r2, #8]
 800ba5c:	3b01      	subs	r3, #1
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	b410      	push	{r4}
 800ba62:	6093      	str	r3, [r2, #8]
 800ba64:	da08      	bge.n	800ba78 <__sfputc_r+0x1e>
 800ba66:	6994      	ldr	r4, [r2, #24]
 800ba68:	42a3      	cmp	r3, r4
 800ba6a:	db01      	blt.n	800ba70 <__sfputc_r+0x16>
 800ba6c:	290a      	cmp	r1, #10
 800ba6e:	d103      	bne.n	800ba78 <__sfputc_r+0x1e>
 800ba70:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba74:	f000 b932 	b.w	800bcdc <__swbuf_r>
 800ba78:	6813      	ldr	r3, [r2, #0]
 800ba7a:	1c58      	adds	r0, r3, #1
 800ba7c:	6010      	str	r0, [r2, #0]
 800ba7e:	7019      	strb	r1, [r3, #0]
 800ba80:	4608      	mov	r0, r1
 800ba82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba86:	4770      	bx	lr

0800ba88 <__sfputs_r>:
 800ba88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba8a:	4606      	mov	r6, r0
 800ba8c:	460f      	mov	r7, r1
 800ba8e:	4614      	mov	r4, r2
 800ba90:	18d5      	adds	r5, r2, r3
 800ba92:	42ac      	cmp	r4, r5
 800ba94:	d101      	bne.n	800ba9a <__sfputs_r+0x12>
 800ba96:	2000      	movs	r0, #0
 800ba98:	e007      	b.n	800baaa <__sfputs_r+0x22>
 800ba9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba9e:	463a      	mov	r2, r7
 800baa0:	4630      	mov	r0, r6
 800baa2:	f7ff ffda 	bl	800ba5a <__sfputc_r>
 800baa6:	1c43      	adds	r3, r0, #1
 800baa8:	d1f3      	bne.n	800ba92 <__sfputs_r+0xa>
 800baaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800baac <_vfiprintf_r>:
 800baac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab0:	460d      	mov	r5, r1
 800bab2:	b09d      	sub	sp, #116	@ 0x74
 800bab4:	4614      	mov	r4, r2
 800bab6:	4698      	mov	r8, r3
 800bab8:	4606      	mov	r6, r0
 800baba:	b118      	cbz	r0, 800bac4 <_vfiprintf_r+0x18>
 800babc:	6a03      	ldr	r3, [r0, #32]
 800babe:	b90b      	cbnz	r3, 800bac4 <_vfiprintf_r+0x18>
 800bac0:	f7fc ff6e 	bl	80089a0 <__sinit>
 800bac4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bac6:	07d9      	lsls	r1, r3, #31
 800bac8:	d405      	bmi.n	800bad6 <_vfiprintf_r+0x2a>
 800baca:	89ab      	ldrh	r3, [r5, #12]
 800bacc:	059a      	lsls	r2, r3, #22
 800bace:	d402      	bmi.n	800bad6 <_vfiprintf_r+0x2a>
 800bad0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bad2:	f7f5 ff0a 	bl	80018ea <__retarget_lock_acquire_recursive>
 800bad6:	89ab      	ldrh	r3, [r5, #12]
 800bad8:	071b      	lsls	r3, r3, #28
 800bada:	d501      	bpl.n	800bae0 <_vfiprintf_r+0x34>
 800badc:	692b      	ldr	r3, [r5, #16]
 800bade:	b99b      	cbnz	r3, 800bb08 <_vfiprintf_r+0x5c>
 800bae0:	4629      	mov	r1, r5
 800bae2:	4630      	mov	r0, r6
 800bae4:	f000 f938 	bl	800bd58 <__swsetup_r>
 800bae8:	b170      	cbz	r0, 800bb08 <_vfiprintf_r+0x5c>
 800baea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800baec:	07dc      	lsls	r4, r3, #31
 800baee:	d504      	bpl.n	800bafa <_vfiprintf_r+0x4e>
 800baf0:	f04f 30ff 	mov.w	r0, #4294967295
 800baf4:	b01d      	add	sp, #116	@ 0x74
 800baf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bafa:	89ab      	ldrh	r3, [r5, #12]
 800bafc:	0598      	lsls	r0, r3, #22
 800bafe:	d4f7      	bmi.n	800baf0 <_vfiprintf_r+0x44>
 800bb00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb02:	f7f5 ff07 	bl	8001914 <__retarget_lock_release_recursive>
 800bb06:	e7f3      	b.n	800baf0 <_vfiprintf_r+0x44>
 800bb08:	2300      	movs	r3, #0
 800bb0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb0c:	2320      	movs	r3, #32
 800bb0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb12:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb16:	2330      	movs	r3, #48	@ 0x30
 800bb18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bcc8 <_vfiprintf_r+0x21c>
 800bb1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb20:	f04f 0901 	mov.w	r9, #1
 800bb24:	4623      	mov	r3, r4
 800bb26:	469a      	mov	sl, r3
 800bb28:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb2c:	b10a      	cbz	r2, 800bb32 <_vfiprintf_r+0x86>
 800bb2e:	2a25      	cmp	r2, #37	@ 0x25
 800bb30:	d1f9      	bne.n	800bb26 <_vfiprintf_r+0x7a>
 800bb32:	ebba 0b04 	subs.w	fp, sl, r4
 800bb36:	d00b      	beq.n	800bb50 <_vfiprintf_r+0xa4>
 800bb38:	465b      	mov	r3, fp
 800bb3a:	4622      	mov	r2, r4
 800bb3c:	4629      	mov	r1, r5
 800bb3e:	4630      	mov	r0, r6
 800bb40:	f7ff ffa2 	bl	800ba88 <__sfputs_r>
 800bb44:	3001      	adds	r0, #1
 800bb46:	f000 80a7 	beq.w	800bc98 <_vfiprintf_r+0x1ec>
 800bb4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb4c:	445a      	add	r2, fp
 800bb4e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb50:	f89a 3000 	ldrb.w	r3, [sl]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	f000 809f 	beq.w	800bc98 <_vfiprintf_r+0x1ec>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb64:	f10a 0a01 	add.w	sl, sl, #1
 800bb68:	9304      	str	r3, [sp, #16]
 800bb6a:	9307      	str	r3, [sp, #28]
 800bb6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb70:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb72:	4654      	mov	r4, sl
 800bb74:	2205      	movs	r2, #5
 800bb76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb7a:	4853      	ldr	r0, [pc, #332]	@ (800bcc8 <_vfiprintf_r+0x21c>)
 800bb7c:	f7f4 fb60 	bl	8000240 <memchr>
 800bb80:	9a04      	ldr	r2, [sp, #16]
 800bb82:	b9d8      	cbnz	r0, 800bbbc <_vfiprintf_r+0x110>
 800bb84:	06d1      	lsls	r1, r2, #27
 800bb86:	bf44      	itt	mi
 800bb88:	2320      	movmi	r3, #32
 800bb8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb8e:	0713      	lsls	r3, r2, #28
 800bb90:	bf44      	itt	mi
 800bb92:	232b      	movmi	r3, #43	@ 0x2b
 800bb94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb98:	f89a 3000 	ldrb.w	r3, [sl]
 800bb9c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb9e:	d015      	beq.n	800bbcc <_vfiprintf_r+0x120>
 800bba0:	9a07      	ldr	r2, [sp, #28]
 800bba2:	4654      	mov	r4, sl
 800bba4:	2000      	movs	r0, #0
 800bba6:	f04f 0c0a 	mov.w	ip, #10
 800bbaa:	4621      	mov	r1, r4
 800bbac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bbb0:	3b30      	subs	r3, #48	@ 0x30
 800bbb2:	2b09      	cmp	r3, #9
 800bbb4:	d94b      	bls.n	800bc4e <_vfiprintf_r+0x1a2>
 800bbb6:	b1b0      	cbz	r0, 800bbe6 <_vfiprintf_r+0x13a>
 800bbb8:	9207      	str	r2, [sp, #28]
 800bbba:	e014      	b.n	800bbe6 <_vfiprintf_r+0x13a>
 800bbbc:	eba0 0308 	sub.w	r3, r0, r8
 800bbc0:	fa09 f303 	lsl.w	r3, r9, r3
 800bbc4:	4313      	orrs	r3, r2
 800bbc6:	9304      	str	r3, [sp, #16]
 800bbc8:	46a2      	mov	sl, r4
 800bbca:	e7d2      	b.n	800bb72 <_vfiprintf_r+0xc6>
 800bbcc:	9b03      	ldr	r3, [sp, #12]
 800bbce:	1d19      	adds	r1, r3, #4
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	9103      	str	r1, [sp, #12]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	bfbb      	ittet	lt
 800bbd8:	425b      	neglt	r3, r3
 800bbda:	f042 0202 	orrlt.w	r2, r2, #2
 800bbde:	9307      	strge	r3, [sp, #28]
 800bbe0:	9307      	strlt	r3, [sp, #28]
 800bbe2:	bfb8      	it	lt
 800bbe4:	9204      	strlt	r2, [sp, #16]
 800bbe6:	7823      	ldrb	r3, [r4, #0]
 800bbe8:	2b2e      	cmp	r3, #46	@ 0x2e
 800bbea:	d10a      	bne.n	800bc02 <_vfiprintf_r+0x156>
 800bbec:	7863      	ldrb	r3, [r4, #1]
 800bbee:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbf0:	d132      	bne.n	800bc58 <_vfiprintf_r+0x1ac>
 800bbf2:	9b03      	ldr	r3, [sp, #12]
 800bbf4:	1d1a      	adds	r2, r3, #4
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	9203      	str	r2, [sp, #12]
 800bbfa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bbfe:	3402      	adds	r4, #2
 800bc00:	9305      	str	r3, [sp, #20]
 800bc02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bcd8 <_vfiprintf_r+0x22c>
 800bc06:	7821      	ldrb	r1, [r4, #0]
 800bc08:	2203      	movs	r2, #3
 800bc0a:	4650      	mov	r0, sl
 800bc0c:	f7f4 fb18 	bl	8000240 <memchr>
 800bc10:	b138      	cbz	r0, 800bc22 <_vfiprintf_r+0x176>
 800bc12:	9b04      	ldr	r3, [sp, #16]
 800bc14:	eba0 000a 	sub.w	r0, r0, sl
 800bc18:	2240      	movs	r2, #64	@ 0x40
 800bc1a:	4082      	lsls	r2, r0
 800bc1c:	4313      	orrs	r3, r2
 800bc1e:	3401      	adds	r4, #1
 800bc20:	9304      	str	r3, [sp, #16]
 800bc22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc26:	4829      	ldr	r0, [pc, #164]	@ (800bccc <_vfiprintf_r+0x220>)
 800bc28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc2c:	2206      	movs	r2, #6
 800bc2e:	f7f4 fb07 	bl	8000240 <memchr>
 800bc32:	2800      	cmp	r0, #0
 800bc34:	d03f      	beq.n	800bcb6 <_vfiprintf_r+0x20a>
 800bc36:	4b26      	ldr	r3, [pc, #152]	@ (800bcd0 <_vfiprintf_r+0x224>)
 800bc38:	bb1b      	cbnz	r3, 800bc82 <_vfiprintf_r+0x1d6>
 800bc3a:	9b03      	ldr	r3, [sp, #12]
 800bc3c:	3307      	adds	r3, #7
 800bc3e:	f023 0307 	bic.w	r3, r3, #7
 800bc42:	3308      	adds	r3, #8
 800bc44:	9303      	str	r3, [sp, #12]
 800bc46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc48:	443b      	add	r3, r7
 800bc4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc4c:	e76a      	b.n	800bb24 <_vfiprintf_r+0x78>
 800bc4e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc52:	460c      	mov	r4, r1
 800bc54:	2001      	movs	r0, #1
 800bc56:	e7a8      	b.n	800bbaa <_vfiprintf_r+0xfe>
 800bc58:	2300      	movs	r3, #0
 800bc5a:	3401      	adds	r4, #1
 800bc5c:	9305      	str	r3, [sp, #20]
 800bc5e:	4619      	mov	r1, r3
 800bc60:	f04f 0c0a 	mov.w	ip, #10
 800bc64:	4620      	mov	r0, r4
 800bc66:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc6a:	3a30      	subs	r2, #48	@ 0x30
 800bc6c:	2a09      	cmp	r2, #9
 800bc6e:	d903      	bls.n	800bc78 <_vfiprintf_r+0x1cc>
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d0c6      	beq.n	800bc02 <_vfiprintf_r+0x156>
 800bc74:	9105      	str	r1, [sp, #20]
 800bc76:	e7c4      	b.n	800bc02 <_vfiprintf_r+0x156>
 800bc78:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc7c:	4604      	mov	r4, r0
 800bc7e:	2301      	movs	r3, #1
 800bc80:	e7f0      	b.n	800bc64 <_vfiprintf_r+0x1b8>
 800bc82:	ab03      	add	r3, sp, #12
 800bc84:	9300      	str	r3, [sp, #0]
 800bc86:	462a      	mov	r2, r5
 800bc88:	4b12      	ldr	r3, [pc, #72]	@ (800bcd4 <_vfiprintf_r+0x228>)
 800bc8a:	a904      	add	r1, sp, #16
 800bc8c:	4630      	mov	r0, r6
 800bc8e:	f7fc f84f 	bl	8007d30 <_printf_float>
 800bc92:	4607      	mov	r7, r0
 800bc94:	1c78      	adds	r0, r7, #1
 800bc96:	d1d6      	bne.n	800bc46 <_vfiprintf_r+0x19a>
 800bc98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc9a:	07d9      	lsls	r1, r3, #31
 800bc9c:	d405      	bmi.n	800bcaa <_vfiprintf_r+0x1fe>
 800bc9e:	89ab      	ldrh	r3, [r5, #12]
 800bca0:	059a      	lsls	r2, r3, #22
 800bca2:	d402      	bmi.n	800bcaa <_vfiprintf_r+0x1fe>
 800bca4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bca6:	f7f5 fe35 	bl	8001914 <__retarget_lock_release_recursive>
 800bcaa:	89ab      	ldrh	r3, [r5, #12]
 800bcac:	065b      	lsls	r3, r3, #25
 800bcae:	f53f af1f 	bmi.w	800baf0 <_vfiprintf_r+0x44>
 800bcb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bcb4:	e71e      	b.n	800baf4 <_vfiprintf_r+0x48>
 800bcb6:	ab03      	add	r3, sp, #12
 800bcb8:	9300      	str	r3, [sp, #0]
 800bcba:	462a      	mov	r2, r5
 800bcbc:	4b05      	ldr	r3, [pc, #20]	@ (800bcd4 <_vfiprintf_r+0x228>)
 800bcbe:	a904      	add	r1, sp, #16
 800bcc0:	4630      	mov	r0, r6
 800bcc2:	f7fc fabd 	bl	8008240 <_printf_i>
 800bcc6:	e7e4      	b.n	800bc92 <_vfiprintf_r+0x1e6>
 800bcc8:	0800c0e9 	.word	0x0800c0e9
 800bccc:	0800c0f3 	.word	0x0800c0f3
 800bcd0:	08007d31 	.word	0x08007d31
 800bcd4:	0800ba89 	.word	0x0800ba89
 800bcd8:	0800c0ef 	.word	0x0800c0ef

0800bcdc <__swbuf_r>:
 800bcdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcde:	460e      	mov	r6, r1
 800bce0:	4614      	mov	r4, r2
 800bce2:	4605      	mov	r5, r0
 800bce4:	b118      	cbz	r0, 800bcee <__swbuf_r+0x12>
 800bce6:	6a03      	ldr	r3, [r0, #32]
 800bce8:	b90b      	cbnz	r3, 800bcee <__swbuf_r+0x12>
 800bcea:	f7fc fe59 	bl	80089a0 <__sinit>
 800bcee:	69a3      	ldr	r3, [r4, #24]
 800bcf0:	60a3      	str	r3, [r4, #8]
 800bcf2:	89a3      	ldrh	r3, [r4, #12]
 800bcf4:	071a      	lsls	r2, r3, #28
 800bcf6:	d501      	bpl.n	800bcfc <__swbuf_r+0x20>
 800bcf8:	6923      	ldr	r3, [r4, #16]
 800bcfa:	b943      	cbnz	r3, 800bd0e <__swbuf_r+0x32>
 800bcfc:	4621      	mov	r1, r4
 800bcfe:	4628      	mov	r0, r5
 800bd00:	f000 f82a 	bl	800bd58 <__swsetup_r>
 800bd04:	b118      	cbz	r0, 800bd0e <__swbuf_r+0x32>
 800bd06:	f04f 37ff 	mov.w	r7, #4294967295
 800bd0a:	4638      	mov	r0, r7
 800bd0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd0e:	6823      	ldr	r3, [r4, #0]
 800bd10:	6922      	ldr	r2, [r4, #16]
 800bd12:	1a98      	subs	r0, r3, r2
 800bd14:	6963      	ldr	r3, [r4, #20]
 800bd16:	b2f6      	uxtb	r6, r6
 800bd18:	4283      	cmp	r3, r0
 800bd1a:	4637      	mov	r7, r6
 800bd1c:	dc05      	bgt.n	800bd2a <__swbuf_r+0x4e>
 800bd1e:	4621      	mov	r1, r4
 800bd20:	4628      	mov	r0, r5
 800bd22:	f7ff fa65 	bl	800b1f0 <_fflush_r>
 800bd26:	2800      	cmp	r0, #0
 800bd28:	d1ed      	bne.n	800bd06 <__swbuf_r+0x2a>
 800bd2a:	68a3      	ldr	r3, [r4, #8]
 800bd2c:	3b01      	subs	r3, #1
 800bd2e:	60a3      	str	r3, [r4, #8]
 800bd30:	6823      	ldr	r3, [r4, #0]
 800bd32:	1c5a      	adds	r2, r3, #1
 800bd34:	6022      	str	r2, [r4, #0]
 800bd36:	701e      	strb	r6, [r3, #0]
 800bd38:	6962      	ldr	r2, [r4, #20]
 800bd3a:	1c43      	adds	r3, r0, #1
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d004      	beq.n	800bd4a <__swbuf_r+0x6e>
 800bd40:	89a3      	ldrh	r3, [r4, #12]
 800bd42:	07db      	lsls	r3, r3, #31
 800bd44:	d5e1      	bpl.n	800bd0a <__swbuf_r+0x2e>
 800bd46:	2e0a      	cmp	r6, #10
 800bd48:	d1df      	bne.n	800bd0a <__swbuf_r+0x2e>
 800bd4a:	4621      	mov	r1, r4
 800bd4c:	4628      	mov	r0, r5
 800bd4e:	f7ff fa4f 	bl	800b1f0 <_fflush_r>
 800bd52:	2800      	cmp	r0, #0
 800bd54:	d0d9      	beq.n	800bd0a <__swbuf_r+0x2e>
 800bd56:	e7d6      	b.n	800bd06 <__swbuf_r+0x2a>

0800bd58 <__swsetup_r>:
 800bd58:	b538      	push	{r3, r4, r5, lr}
 800bd5a:	4b29      	ldr	r3, [pc, #164]	@ (800be00 <__swsetup_r+0xa8>)
 800bd5c:	4605      	mov	r5, r0
 800bd5e:	6818      	ldr	r0, [r3, #0]
 800bd60:	460c      	mov	r4, r1
 800bd62:	b118      	cbz	r0, 800bd6c <__swsetup_r+0x14>
 800bd64:	6a03      	ldr	r3, [r0, #32]
 800bd66:	b90b      	cbnz	r3, 800bd6c <__swsetup_r+0x14>
 800bd68:	f7fc fe1a 	bl	80089a0 <__sinit>
 800bd6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd70:	0719      	lsls	r1, r3, #28
 800bd72:	d422      	bmi.n	800bdba <__swsetup_r+0x62>
 800bd74:	06da      	lsls	r2, r3, #27
 800bd76:	d407      	bmi.n	800bd88 <__swsetup_r+0x30>
 800bd78:	2209      	movs	r2, #9
 800bd7a:	602a      	str	r2, [r5, #0]
 800bd7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd80:	81a3      	strh	r3, [r4, #12]
 800bd82:	f04f 30ff 	mov.w	r0, #4294967295
 800bd86:	e033      	b.n	800bdf0 <__swsetup_r+0x98>
 800bd88:	0758      	lsls	r0, r3, #29
 800bd8a:	d512      	bpl.n	800bdb2 <__swsetup_r+0x5a>
 800bd8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd8e:	b141      	cbz	r1, 800bda2 <__swsetup_r+0x4a>
 800bd90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd94:	4299      	cmp	r1, r3
 800bd96:	d002      	beq.n	800bd9e <__swsetup_r+0x46>
 800bd98:	4628      	mov	r0, r5
 800bd9a:	f7fd fd23 	bl	80097e4 <_free_r>
 800bd9e:	2300      	movs	r3, #0
 800bda0:	6363      	str	r3, [r4, #52]	@ 0x34
 800bda2:	89a3      	ldrh	r3, [r4, #12]
 800bda4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bda8:	81a3      	strh	r3, [r4, #12]
 800bdaa:	2300      	movs	r3, #0
 800bdac:	6063      	str	r3, [r4, #4]
 800bdae:	6923      	ldr	r3, [r4, #16]
 800bdb0:	6023      	str	r3, [r4, #0]
 800bdb2:	89a3      	ldrh	r3, [r4, #12]
 800bdb4:	f043 0308 	orr.w	r3, r3, #8
 800bdb8:	81a3      	strh	r3, [r4, #12]
 800bdba:	6923      	ldr	r3, [r4, #16]
 800bdbc:	b94b      	cbnz	r3, 800bdd2 <__swsetup_r+0x7a>
 800bdbe:	89a3      	ldrh	r3, [r4, #12]
 800bdc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bdc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdc8:	d003      	beq.n	800bdd2 <__swsetup_r+0x7a>
 800bdca:	4621      	mov	r1, r4
 800bdcc:	4628      	mov	r0, r5
 800bdce:	f000 f883 	bl	800bed8 <__smakebuf_r>
 800bdd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdd6:	f013 0201 	ands.w	r2, r3, #1
 800bdda:	d00a      	beq.n	800bdf2 <__swsetup_r+0x9a>
 800bddc:	2200      	movs	r2, #0
 800bdde:	60a2      	str	r2, [r4, #8]
 800bde0:	6962      	ldr	r2, [r4, #20]
 800bde2:	4252      	negs	r2, r2
 800bde4:	61a2      	str	r2, [r4, #24]
 800bde6:	6922      	ldr	r2, [r4, #16]
 800bde8:	b942      	cbnz	r2, 800bdfc <__swsetup_r+0xa4>
 800bdea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bdee:	d1c5      	bne.n	800bd7c <__swsetup_r+0x24>
 800bdf0:	bd38      	pop	{r3, r4, r5, pc}
 800bdf2:	0799      	lsls	r1, r3, #30
 800bdf4:	bf58      	it	pl
 800bdf6:	6962      	ldrpl	r2, [r4, #20]
 800bdf8:	60a2      	str	r2, [r4, #8]
 800bdfa:	e7f4      	b.n	800bde6 <__swsetup_r+0x8e>
 800bdfc:	2000      	movs	r0, #0
 800bdfe:	e7f7      	b.n	800bdf0 <__swsetup_r+0x98>
 800be00:	20000020 	.word	0x20000020

0800be04 <_raise_r>:
 800be04:	291f      	cmp	r1, #31
 800be06:	b538      	push	{r3, r4, r5, lr}
 800be08:	4605      	mov	r5, r0
 800be0a:	460c      	mov	r4, r1
 800be0c:	d904      	bls.n	800be18 <_raise_r+0x14>
 800be0e:	2316      	movs	r3, #22
 800be10:	6003      	str	r3, [r0, #0]
 800be12:	f04f 30ff 	mov.w	r0, #4294967295
 800be16:	bd38      	pop	{r3, r4, r5, pc}
 800be18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be1a:	b112      	cbz	r2, 800be22 <_raise_r+0x1e>
 800be1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be20:	b94b      	cbnz	r3, 800be36 <_raise_r+0x32>
 800be22:	4628      	mov	r0, r5
 800be24:	f000 f830 	bl	800be88 <_getpid_r>
 800be28:	4622      	mov	r2, r4
 800be2a:	4601      	mov	r1, r0
 800be2c:	4628      	mov	r0, r5
 800be2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be32:	f000 b817 	b.w	800be64 <_kill_r>
 800be36:	2b01      	cmp	r3, #1
 800be38:	d00a      	beq.n	800be50 <_raise_r+0x4c>
 800be3a:	1c59      	adds	r1, r3, #1
 800be3c:	d103      	bne.n	800be46 <_raise_r+0x42>
 800be3e:	2316      	movs	r3, #22
 800be40:	6003      	str	r3, [r0, #0]
 800be42:	2001      	movs	r0, #1
 800be44:	e7e7      	b.n	800be16 <_raise_r+0x12>
 800be46:	2100      	movs	r1, #0
 800be48:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be4c:	4620      	mov	r0, r4
 800be4e:	4798      	blx	r3
 800be50:	2000      	movs	r0, #0
 800be52:	e7e0      	b.n	800be16 <_raise_r+0x12>

0800be54 <raise>:
 800be54:	4b02      	ldr	r3, [pc, #8]	@ (800be60 <raise+0xc>)
 800be56:	4601      	mov	r1, r0
 800be58:	6818      	ldr	r0, [r3, #0]
 800be5a:	f7ff bfd3 	b.w	800be04 <_raise_r>
 800be5e:	bf00      	nop
 800be60:	20000020 	.word	0x20000020

0800be64 <_kill_r>:
 800be64:	b538      	push	{r3, r4, r5, lr}
 800be66:	4d07      	ldr	r5, [pc, #28]	@ (800be84 <_kill_r+0x20>)
 800be68:	2300      	movs	r3, #0
 800be6a:	4604      	mov	r4, r0
 800be6c:	4608      	mov	r0, r1
 800be6e:	4611      	mov	r1, r2
 800be70:	602b      	str	r3, [r5, #0]
 800be72:	f7f5 fa0b 	bl	800128c <_kill>
 800be76:	1c43      	adds	r3, r0, #1
 800be78:	d102      	bne.n	800be80 <_kill_r+0x1c>
 800be7a:	682b      	ldr	r3, [r5, #0]
 800be7c:	b103      	cbz	r3, 800be80 <_kill_r+0x1c>
 800be7e:	6023      	str	r3, [r4, #0]
 800be80:	bd38      	pop	{r3, r4, r5, pc}
 800be82:	bf00      	nop
 800be84:	20000578 	.word	0x20000578

0800be88 <_getpid_r>:
 800be88:	f7f5 b9f8 	b.w	800127c <_getpid>

0800be8c <__swhatbuf_r>:
 800be8c:	b570      	push	{r4, r5, r6, lr}
 800be8e:	460c      	mov	r4, r1
 800be90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be94:	2900      	cmp	r1, #0
 800be96:	b096      	sub	sp, #88	@ 0x58
 800be98:	4615      	mov	r5, r2
 800be9a:	461e      	mov	r6, r3
 800be9c:	da0d      	bge.n	800beba <__swhatbuf_r+0x2e>
 800be9e:	89a3      	ldrh	r3, [r4, #12]
 800bea0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bea4:	f04f 0100 	mov.w	r1, #0
 800bea8:	bf14      	ite	ne
 800beaa:	2340      	movne	r3, #64	@ 0x40
 800beac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800beb0:	2000      	movs	r0, #0
 800beb2:	6031      	str	r1, [r6, #0]
 800beb4:	602b      	str	r3, [r5, #0]
 800beb6:	b016      	add	sp, #88	@ 0x58
 800beb8:	bd70      	pop	{r4, r5, r6, pc}
 800beba:	466a      	mov	r2, sp
 800bebc:	f000 f848 	bl	800bf50 <_fstat_r>
 800bec0:	2800      	cmp	r0, #0
 800bec2:	dbec      	blt.n	800be9e <__swhatbuf_r+0x12>
 800bec4:	9901      	ldr	r1, [sp, #4]
 800bec6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800beca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bece:	4259      	negs	r1, r3
 800bed0:	4159      	adcs	r1, r3
 800bed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bed6:	e7eb      	b.n	800beb0 <__swhatbuf_r+0x24>

0800bed8 <__smakebuf_r>:
 800bed8:	898b      	ldrh	r3, [r1, #12]
 800beda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bedc:	079d      	lsls	r5, r3, #30
 800bede:	4606      	mov	r6, r0
 800bee0:	460c      	mov	r4, r1
 800bee2:	d507      	bpl.n	800bef4 <__smakebuf_r+0x1c>
 800bee4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bee8:	6023      	str	r3, [r4, #0]
 800beea:	6123      	str	r3, [r4, #16]
 800beec:	2301      	movs	r3, #1
 800beee:	6163      	str	r3, [r4, #20]
 800bef0:	b003      	add	sp, #12
 800bef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bef4:	ab01      	add	r3, sp, #4
 800bef6:	466a      	mov	r2, sp
 800bef8:	f7ff ffc8 	bl	800be8c <__swhatbuf_r>
 800befc:	9f00      	ldr	r7, [sp, #0]
 800befe:	4605      	mov	r5, r0
 800bf00:	4639      	mov	r1, r7
 800bf02:	4630      	mov	r0, r6
 800bf04:	f7fb fdfa 	bl	8007afc <_malloc_r>
 800bf08:	b948      	cbnz	r0, 800bf1e <__smakebuf_r+0x46>
 800bf0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf0e:	059a      	lsls	r2, r3, #22
 800bf10:	d4ee      	bmi.n	800bef0 <__smakebuf_r+0x18>
 800bf12:	f023 0303 	bic.w	r3, r3, #3
 800bf16:	f043 0302 	orr.w	r3, r3, #2
 800bf1a:	81a3      	strh	r3, [r4, #12]
 800bf1c:	e7e2      	b.n	800bee4 <__smakebuf_r+0xc>
 800bf1e:	89a3      	ldrh	r3, [r4, #12]
 800bf20:	6020      	str	r0, [r4, #0]
 800bf22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf26:	81a3      	strh	r3, [r4, #12]
 800bf28:	9b01      	ldr	r3, [sp, #4]
 800bf2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf2e:	b15b      	cbz	r3, 800bf48 <__smakebuf_r+0x70>
 800bf30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf34:	4630      	mov	r0, r6
 800bf36:	f000 f81d 	bl	800bf74 <_isatty_r>
 800bf3a:	b128      	cbz	r0, 800bf48 <__smakebuf_r+0x70>
 800bf3c:	89a3      	ldrh	r3, [r4, #12]
 800bf3e:	f023 0303 	bic.w	r3, r3, #3
 800bf42:	f043 0301 	orr.w	r3, r3, #1
 800bf46:	81a3      	strh	r3, [r4, #12]
 800bf48:	89a3      	ldrh	r3, [r4, #12]
 800bf4a:	431d      	orrs	r5, r3
 800bf4c:	81a5      	strh	r5, [r4, #12]
 800bf4e:	e7cf      	b.n	800bef0 <__smakebuf_r+0x18>

0800bf50 <_fstat_r>:
 800bf50:	b538      	push	{r3, r4, r5, lr}
 800bf52:	4d07      	ldr	r5, [pc, #28]	@ (800bf70 <_fstat_r+0x20>)
 800bf54:	2300      	movs	r3, #0
 800bf56:	4604      	mov	r4, r0
 800bf58:	4608      	mov	r0, r1
 800bf5a:	4611      	mov	r1, r2
 800bf5c:	602b      	str	r3, [r5, #0]
 800bf5e:	f7f5 f9f5 	bl	800134c <_fstat>
 800bf62:	1c43      	adds	r3, r0, #1
 800bf64:	d102      	bne.n	800bf6c <_fstat_r+0x1c>
 800bf66:	682b      	ldr	r3, [r5, #0]
 800bf68:	b103      	cbz	r3, 800bf6c <_fstat_r+0x1c>
 800bf6a:	6023      	str	r3, [r4, #0]
 800bf6c:	bd38      	pop	{r3, r4, r5, pc}
 800bf6e:	bf00      	nop
 800bf70:	20000578 	.word	0x20000578

0800bf74 <_isatty_r>:
 800bf74:	b538      	push	{r3, r4, r5, lr}
 800bf76:	4d06      	ldr	r5, [pc, #24]	@ (800bf90 <_isatty_r+0x1c>)
 800bf78:	2300      	movs	r3, #0
 800bf7a:	4604      	mov	r4, r0
 800bf7c:	4608      	mov	r0, r1
 800bf7e:	602b      	str	r3, [r5, #0]
 800bf80:	f7f5 f9f4 	bl	800136c <_isatty>
 800bf84:	1c43      	adds	r3, r0, #1
 800bf86:	d102      	bne.n	800bf8e <_isatty_r+0x1a>
 800bf88:	682b      	ldr	r3, [r5, #0]
 800bf8a:	b103      	cbz	r3, 800bf8e <_isatty_r+0x1a>
 800bf8c:	6023      	str	r3, [r4, #0]
 800bf8e:	bd38      	pop	{r3, r4, r5, pc}
 800bf90:	20000578 	.word	0x20000578

0800bf94 <_init>:
 800bf94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf96:	bf00      	nop
 800bf98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf9a:	bc08      	pop	{r3}
 800bf9c:	469e      	mov	lr, r3
 800bf9e:	4770      	bx	lr

0800bfa0 <_fini>:
 800bfa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfa2:	bf00      	nop
 800bfa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfa6:	bc08      	pop	{r3}
 800bfa8:	469e      	mov	lr, r3
 800bfaa:	4770      	bx	lr
