Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar 22 16:51:17 2024
| Host         : LAPTOP-UPJBM0EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DUT_Exp_timing_summary_routed.rpt -pb DUT_Exp_timing_summary_routed.pb -rpx DUT_Exp_timing_summary_routed.rpx -warn_on_violation
| Design       : DUT_Exp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                     4           
PDRC-190   Warning   Suboptimally placed synchronized register chain  10          
TIMING-18  Warning   Missing input or output delay                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.083        0.000                      0                 4582        0.049        0.000                      0                 4566        3.000        0.000                       0                  2279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
i_clk                                                                                       {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM                                                                             {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM                                                                             {0.000 40.000}     80.000          12.500          
  clkfbout_MMCM                                                                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.160        0.000                      0                  928        0.049        0.000                      0                  928       15.250        0.000                       0                   483  
i_clk                                                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_MMCM                                                                                   4.507        0.000                      0                   18        0.229        0.000                      0                   18        4.500        0.000                       0                    20  
  clk_out2_MMCM                                                                                  71.741        0.000                      0                 3397        0.062        0.000                      0                 3397       38.750        0.000                       0                  1772  
  clkfbout_MMCM                                                                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_MMCM                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       78.622        0.000                      0                    8                                                                        
clk_out2_MMCM                                                                               clk_out1_MMCM                                                                                     4.083        0.000                      0                   33        0.129        0.000                      0                   33  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_MMCM                                                                                    31.579        0.000                      0                    8                                                                        
clk_out1_MMCM                                                                               clk_out2_MMCM                                                                                     4.112        0.000                      0                   15        0.119        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_MMCM                                                                               clk_out2_MMCM                                                                                    77.113        0.000                      0                  105        0.380        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.698        0.000                      0                  100        0.309        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out2_MMCM                                                                               clk_out2_MMCM                                                                               
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_MMCM                                                                               
(none)                                                                                      clk_out2_MMCM                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out2_MMCM                                                                                                                                                                           
(none)                                                                                      clkfbout_MMCM                                                                                                                                                                           
(none)                                                                                                                                                                                  clk_out1_MMCM                                                                               
(none)                                                                                                                                                                                  clk_out2_MMCM                                                                               
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.835ns (26.844%)  route 5.001ns (73.156%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.321     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.296     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.808     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.137     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.149     9.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.734     9.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.332    10.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.365    36.389    
                         clock uncertainty           -0.035    36.354    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)        0.031    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 26.160    

Slack (MET) :             26.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 1.835ns (27.699%)  route 4.790ns (72.301%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.321     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.296     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.808     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.137     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.149     9.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.524     9.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.332    10.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.343    36.367    
                         clock uncertainty           -0.035    36.332    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.029    36.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.361    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                 26.347    

Slack (MET) :             26.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.835ns (27.746%)  route 4.779ns (72.254%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.321     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.296     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.808     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.137     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.149     9.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.512     9.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.332    10.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.343    36.367    
                         clock uncertainty           -0.035    36.332    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.031    36.363    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.363    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 26.360    

Slack (MET) :             26.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 1.602ns (24.547%)  route 4.924ns (75.453%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.321     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.296     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.808     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.139     9.012    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.656     9.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.340    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.029    36.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.359    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 26.443    

Slack (MET) :             26.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.835ns (28.262%)  route 4.658ns (71.738%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.321     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.296     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.808     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.137     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.149     9.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.392     9.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     9.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.340    36.364    
                         clock uncertainty           -0.035    36.329    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.029    36.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.358    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 26.476    

Slack (MET) :             26.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.835ns (28.275%)  route 4.655ns (71.725%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.321     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.296     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.808     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.137     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.149     9.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.389     9.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     9.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.340    36.364    
                         clock uncertainty           -0.035    36.329    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.031    36.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.360    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                 26.481    

Slack (MET) :             26.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 1.835ns (28.362%)  route 4.635ns (71.638%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.321     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.296     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.808     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.137     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.149     9.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.368     9.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.340    36.364    
                         clock uncertainty           -0.035    36.329    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.031    36.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.360    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                 26.501    

Slack (MET) :             26.635ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.835ns (28.948%)  route 4.504ns (71.052%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.321     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.296     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.808     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.137     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.149     9.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.238     9.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.332     9.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.343    36.367    
                         clock uncertainty           -0.035    36.332    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.031    36.363    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.363    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                 26.635    

Slack (MET) :             26.927ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.966ns (16.569%)  route 4.864ns (83.431%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X28Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     3.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.885     4.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X28Y39         LUT6 (Prop_lut6_I0_O)        0.299     4.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.534     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.124     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.076     7.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.368     9.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X12Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X12Y36         FDRE (Setup_fdre_C_CE)      -0.169    36.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 26.927    

Slack (MET) :             26.927ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.966ns (16.569%)  route 4.864ns (83.431%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X28Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     3.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.885     4.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X28Y39         LUT6 (Prop_lut6_I0_O)        0.299     4.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.534     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.124     6.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.076     7.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.368     9.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X12Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X12Y36         FDRE (Setup_fdre_C_CE)      -0.169    36.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 26.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X7Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.068     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X6Y35          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X6Y35          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.366     1.313    
    SLICE_X6Y35          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.009%)  route 0.237ns (55.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X11Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/Q
                         net (fo=2, routed)           0.237     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[22]
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.700 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[21]_i_1/O
                         net (fo=1, routed)           0.000     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[21]
    SLICE_X11Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X11Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C
                         clock pessimism             -0.109     1.546    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.092     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.282%)  route 0.263ns (55.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X10Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/Q
                         net (fo=2, routed)           0.263     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[15]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[14]_i_1/O
                         net (fo=1, routed)           0.000     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[14]
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X10Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
                         clock pessimism             -0.109     1.548    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.325%)  route 0.299ns (61.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X13Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=34, routed)          0.299     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X12Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[0]
    SLICE_X12Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X12Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
                         clock pessimism             -0.109     1.548    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.121     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.282%)  route 0.313ns (62.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X13Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=34, routed)          0.313     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[28]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[28]
    SLICE_X14Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X14Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
                         clock pessimism             -0.109     1.548    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.121     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y47         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDSE (Prop_fdse_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/Q
                         net (fo=1, routed)           0.054     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[8]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1/O
                         net (fo=1, routed)           0.000     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                         clock pessimism             -0.365     1.288    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.121     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X15Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.054     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[12]
    SLICE_X14Y38         LUT5 (Prop_lut5_I3_O)        0.045     1.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.000     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X14Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X14Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.366     1.288    
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.121     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.912%)  route 0.318ns (63.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X13Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=34, routed)          0.318     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[27]_i_1/O
                         net (fo=1, routed)           0.000     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[27]
    SLICE_X14Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X14Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
                         clock pessimism             -0.109     1.548    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.120     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X33Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.378     1.272    
    SLICE_X33Y39         FDPE (Hold_fdpe_C_D)         0.075     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.380     1.305    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.075     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.727ns (49.695%)  route 2.760ns (50.305%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.095 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.095    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.317 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     2.913    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.212 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.212    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.745 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.068 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.068    FIR_SIN_INST/acc_int_reg[13]_i_1_n_6
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.509     7.914    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
                         clock pessimism              0.626     8.540    
                         clock uncertainty           -0.074     8.466    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109     8.575    FIR_SIN_INST/acc_int_reg[14]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.643ns (48.913%)  route 2.760ns (51.087%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.095 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.095    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.317 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     2.913    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.212 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.212    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.745 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.984 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.984    FIR_SIN_INST/acc_int_reg[13]_i_1_n_5
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.509     7.914    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C
                         clock pessimism              0.626     8.540    
                         clock uncertainty           -0.074     8.466    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109     8.575    FIR_SIN_INST/acc_int_reg[15]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 2.623ns (48.723%)  route 2.760ns (51.277%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.095 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.095    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.317 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     2.913    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.212 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.212    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.745 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.964 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.964    FIR_SIN_INST/acc_int_reg[13]_i_1_n_7
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.509     7.914    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
                         clock pessimism              0.626     8.540    
                         clock uncertainty           -0.074     8.466    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109     8.575    FIR_SIN_INST/acc_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.514ns (47.663%)  route 2.760ns (52.337%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.095 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.095    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.317 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     2.913    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.212 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.212    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.855 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.855    FIR_SIN_INST/acc_int_reg[9]_i_1_n_4
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510     7.915    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
                         clock pessimism              0.626     8.541    
                         clock uncertainty           -0.074     8.467    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109     8.576    FIR_SIN_INST/acc_int_reg[12]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -3.855    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 2.476ns (46.987%)  route 2.794ns (53.013%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.315 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.628     2.944    FIR_SIN_INST/mult_int[7]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583     3.527 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.527    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.850 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.850    FIR_SIN_INST/acc_int_reg[9]_i_1_n_6
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510     7.915    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/C
                         clock pessimism              0.626     8.541    
                         clock uncertainty           -0.074     8.467    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109     8.576    FIR_SIN_INST/acc_int_reg[10]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 2.449ns (47.010%)  route 2.760ns (52.990%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.095 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.095    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.317 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     2.913    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.212 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.212    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.790 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.790    FIR_SIN_INST/acc_int_reg[9]_i_1_n_5
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510     7.915    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/C
                         clock pessimism              0.626     8.541    
                         clock uncertainty           -0.074     8.467    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109     8.576    FIR_SIN_INST/acc_int_reg[11]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.372ns (45.920%)  route 2.794ns (54.080%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.315 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.628     2.944    FIR_SIN_INST/mult_int[7]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583     3.527 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.527    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.746 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.746    FIR_SIN_INST/acc_int_reg[9]_i_1_n_7
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510     7.915    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/C
                         clock pessimism              0.626     8.541    
                         clock uncertainty           -0.074     8.467    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109     8.576    FIR_SIN_INST/acc_int_reg[9]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.400ns (47.609%)  route 2.641ns (52.391%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.203 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.476     2.679    FIR_SIN_INST/mult_int[6]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.299     2.978 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     2.978    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.621 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.621    FIR_SIN_INST/acc_int_reg[5]_i_1_n_4
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.512     7.917    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C
                         clock pessimism              0.626     8.543    
                         clock uncertainty           -0.074     8.469    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.109     8.578    FIR_SIN_INST/acc_int_reg[8]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 2.252ns (44.827%)  route 2.772ns (55.173%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     1.996 r  FIR_SIN_INST/acc_int_reg[1]_i_2/O[2]
                         net (fo=3, routed)           0.607     2.603    FIR_SIN_INST/mult_int[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.302     2.905 r  FIR_SIN_INST/acc_int[1]_i_3/O
                         net (fo=1, routed)           0.000     2.905    FIR_SIN_INST/acc_int[1]_i_3_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.281 r  FIR_SIN_INST/acc_int_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.281    FIR_SIN_INST/acc_int_reg[1]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.604 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.604    FIR_SIN_INST/acc_int_reg[5]_i_1_n_6
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.512     7.917    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C
                         clock pessimism              0.626     8.543    
                         clock uncertainty           -0.074     8.469    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.109     8.578    FIR_SIN_INST/acc_int_reg[6]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 2.335ns (46.925%)  route 2.641ns (53.075%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    -1.420    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.964 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341     0.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124     0.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824     1.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000     1.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.203 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.476     2.679    FIR_SIN_INST/mult_int[6]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.299     2.978 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     2.978    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.556 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.556    FIR_SIN_INST/acc_int_reg[5]_i_1_n_5
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.512     7.917    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/C
                         clock pessimism              0.626     8.543    
                         clock uncertainty           -0.074     8.469    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.109     8.578    FIR_SIN_INST/acc_int_reg[7]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -3.556    
  -------------------------------------------------------------------
                         slack                                  5.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.293ns (80.658%)  route 0.070ns (19.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.590    -0.651    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.070    -0.417    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.288 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.288    FIR_SIN_INST/acc_int_reg[1]_i_1_n_6
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/C
                         clock pessimism              0.238    -0.651    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.134    -0.517    FIR_SIN_INST/acc_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.587    -0.654    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  FIR_SIN_INST/acc_int_reg[13]/Q
                         net (fo=5, routed)           0.079    -0.411    FIR_SIN_INST/acc_int_reg[13]
    SLICE_X6Y19          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.282 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.282    FIR_SIN_INST/acc_int_reg[13]_i_1_n_6
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.856    -0.892    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
                         clock pessimism              0.238    -0.654    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.134    -0.520    FIR_SIN_INST/acc_int_reg[14]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.313ns (79.534%)  route 0.081ns (20.466%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.587    -0.654    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  FIR_SIN_INST/acc_int_reg[14]/Q
                         net (fo=4, routed)           0.081    -0.410    FIR_SIN_INST/acc_int_reg[14]
    SLICE_X6Y19          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.261 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.261    FIR_SIN_INST/acc_int_reg[13]_i_1_n_5
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.856    -0.892    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C
                         clock pessimism              0.238    -0.654    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.134    -0.520    FIR_SIN_INST/acc_int_reg[15]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.328ns (82.357%)  route 0.070ns (17.643%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.590    -0.651    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.070    -0.417    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.253 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.253    FIR_SIN_INST/acc_int_reg[1]_i_1_n_5
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/C
                         clock pessimism              0.238    -0.651    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.134    -0.517    FIR_SIN_INST/acc_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.334ns (80.411%)  route 0.081ns (19.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.588    -0.653    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  FIR_SIN_INST/acc_int_reg[12]/Q
                         net (fo=4, routed)           0.081    -0.408    FIR_SIN_INST/acc_int_reg[12]
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.291 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.291    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.238 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    FIR_SIN_INST/acc_int_reg[13]_i_1_n_7
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.856    -0.892    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
                         clock pessimism              0.252    -0.640    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.134    -0.506    FIR_SIN_INST/acc_int_reg[13]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.350ns (83.281%)  route 0.070ns (16.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.590    -0.651    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.070    -0.417    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186    -0.231 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    FIR_SIN_INST/acc_int_reg[1]_i_1_n_4
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/C
                         clock pessimism              0.238    -0.651    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.134    -0.517    FIR_SIN_INST/acc_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.273ns (62.706%)  route 0.162ns (37.294%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.588    -0.653    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  FIR_SIN_INST/acc_int_reg[12]/Q
                         net (fo=4, routed)           0.162    -0.327    FIR_SIN_INST/acc_int_reg[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  FIR_SIN_INST/acc_int[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    FIR_SIN_INST/acc_int[9]_i_2_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.218 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    FIR_SIN_INST/acc_int_reg[9]_i_1_n_4
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.857    -0.891    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
                         clock pessimism              0.238    -0.653    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.134    -0.519    FIR_SIN_INST/acc_int_reg[12]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.386ns (84.600%)  route 0.070ns (15.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.590    -0.651    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.070    -0.417    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.248 r  FIR_SIN_INST/acc_int_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.248    FIR_SIN_INST/acc_int_reg[1]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.195 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.195    FIR_SIN_INST/acc_int_reg[5]_i_1_n_7
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/C
                         clock pessimism              0.252    -0.638    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.134    -0.504    FIR_SIN_INST/acc_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.399ns (85.027%)  route 0.070ns (14.973%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.590    -0.651    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.070    -0.417    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.248 r  FIR_SIN_INST/acc_int_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.248    FIR_SIN_INST/acc_int_reg[1]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.182 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    FIR_SIN_INST/acc_int_reg[5]_i_1_n_5
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/C
                         clock pessimism              0.252    -0.638    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.134    -0.504    FIR_SIN_INST/acc_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.422ns (85.726%)  route 0.070ns (14.274%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.590    -0.651    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.070    -0.417    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.248 r  FIR_SIN_INST/acc_int_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.248    FIR_SIN_INST/acc_int_reg[1]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.159 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.159    FIR_SIN_INST/acc_int_reg[5]_i_1_n_6
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C
                         clock pessimism              0.252    -0.638    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.134    -0.504    FIR_SIN_INST/acc_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_INST/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   MMCM_INST/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y16      FIR_SIN_INST/acc_int_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y16      FIR_SIN_INST/acc_int_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18      FIR_SIN_INST/acc_int_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19      FIR_SIN_INST/acc_int_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       71.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.741ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 1.368ns (17.305%)  route 6.537ns (82.695%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 77.848 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.897     6.421    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.443    77.848    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.626    78.474    
                         clock uncertainty           -0.106    78.368    
    SLICE_X28Y16         FDRE (Setup_fdre_C_CE)      -0.205    78.163    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         78.163    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                 71.741    

Slack (MET) :             71.741ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 1.368ns (17.305%)  route 6.537ns (82.695%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 77.848 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.897     6.421    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.443    77.848    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.626    78.474    
                         clock uncertainty           -0.106    78.368    
    SLICE_X28Y16         FDRE (Setup_fdre_C_CE)      -0.205    78.163    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         78.163    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                 71.741    

Slack (MET) :             71.741ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 1.368ns (17.305%)  route 6.537ns (82.695%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 77.848 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.897     6.421    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.443    77.848    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism              0.626    78.474    
                         clock uncertainty           -0.106    78.368    
    SLICE_X28Y16         FDRE (Setup_fdre_C_CE)      -0.205    78.163    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         78.163    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                 71.741    

Slack (MET) :             71.892ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 1.368ns (17.639%)  route 6.388ns (82.361%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 77.849 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.748     6.272    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.444    77.849    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.626    78.475    
                         clock uncertainty           -0.106    78.369    
    SLICE_X28Y15         FDRE (Setup_fdre_C_CE)      -0.205    78.164    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         78.164    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                 71.892    

Slack (MET) :             71.892ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 1.368ns (17.639%)  route 6.388ns (82.361%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 77.849 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.748     6.272    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.444    77.849    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.626    78.475    
                         clock uncertainty           -0.106    78.369    
    SLICE_X28Y15         FDRE (Setup_fdre_C_CE)      -0.205    78.164    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         78.164    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                 71.892    

Slack (MET) :             71.924ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 1.368ns (17.714%)  route 6.355ns (82.286%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 77.848 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.715     6.239    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.443    77.848    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.626    78.474    
                         clock uncertainty           -0.106    78.368    
    SLICE_X29Y16         FDRE (Setup_fdre_C_CE)      -0.205    78.163    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         78.163    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 71.924    

Slack (MET) :             71.924ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 1.368ns (17.714%)  route 6.355ns (82.286%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 77.848 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.715     6.239    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.443    77.848    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.626    78.474    
                         clock uncertainty           -0.106    78.368    
    SLICE_X29Y16         FDRE (Setup_fdre_C_CE)      -0.205    78.163    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         78.163    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 71.924    

Slack (MET) :             72.075ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.368ns (18.064%)  route 6.205ns (81.936%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 77.849 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.565     6.089    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.444    77.849    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.626    78.475    
                         clock uncertainty           -0.106    78.369    
    SLICE_X29Y15         FDRE (Setup_fdre_C_CE)      -0.205    78.164    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         78.164    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 72.075    

Slack (MET) :             72.075ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.368ns (18.064%)  route 6.205ns (81.936%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 77.849 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.565     6.089    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.444    77.849    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.626    78.475    
                         clock uncertainty           -0.106    78.369    
    SLICE_X29Y15         FDRE (Setup_fdre_C_CE)      -0.205    78.164    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         78.164    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 72.075    

Slack (MET) :             72.075ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.368ns (18.064%)  route 6.205ns (81.936%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 77.849 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.564    -1.484    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y34         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.966 r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=53, routed)          2.491     1.525    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.649 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.318    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.442 f  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=9, routed)           1.357     3.800    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.152     3.952 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.441     4.392    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.326     4.718 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=12, routed)          0.682     5.400    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.524 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.565     6.089    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.444    77.849    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.626    78.475    
                         clock uncertainty           -0.106    78.369    
    SLICE_X29Y15         FDRE (Setup_fdre_C_CE)      -0.205    78.164    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         78.164    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 72.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.564    -0.677    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y15          FDRE                                         r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.513 r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.107    -0.406    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.871    -0.876    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.624    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.469    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.693%)  route 0.240ns (56.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.556    -0.685    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X36Y29         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[8]/Q
                         net (fo=1, routed)           0.240    -0.304    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[8]
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.259 r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[7]
    SLICE_X35Y30         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.823    -0.925    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X35Y30         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.502    -0.423    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092    -0.331    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.229%)  route 0.254ns (57.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.555    -0.686    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X36Y27         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.545 r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.254    -0.291    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[2]
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[0]
    SLICE_X35Y28         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.821    -0.927    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X35Y28         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.502    -0.425    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.091    -0.334    ILA_INST/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.987%)  route 0.257ns (58.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.558    -0.683    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X35Y32         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.257    -0.285    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg_n_0_[7]
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[6]
    SLICE_X36Y31         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.825    -0.923    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X36Y31         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.502    -0.421    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.092    -0.329    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.265%)  route 0.144ns (46.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.564    -0.677    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y15          FDRE                                         r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.513 r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][0]/Q
                         net (fo=1, routed)           0.144    -0.369    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y3          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.871    -0.876    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.624    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.469    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.560    -0.681    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X13Y30         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.486    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.441 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]
    SLICE_X12Y30         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.828    -0.920    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X12Y30         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/C
                         clock pessimism              0.252    -0.668    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.121    -0.547    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.863%)  route 0.257ns (55.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.557    -0.684    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X34Y31         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.520 f  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/Q
                         net (fo=23, routed)          0.257    -0.263    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[0]
    SLICE_X37Y31         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.825    -0.923    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X37Y31         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.502    -0.421    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092    -0.329    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Mux_INST/BUS_SORTIE_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.623%)  route 0.190ns (57.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.562    -0.679    Mux_INST/i_clk
    SLICE_X11Y17         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  Mux_INST/BUS_SORTIE_reg[12]/Q
                         net (fo=3, routed)           0.190    -0.348    ILA_INST/inst/ila_core_inst/TRIGGER_I[15]
    SLICE_X8Y16          SRL16E                                       r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.831    -0.917    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y16          SRL16E                                       r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.273    -0.644    
    SLICE_X8Y16          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.461    ILA_INST/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.355%)  route 0.162ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.563    -0.678    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y16          FDRE                                         r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][11]/Q
                         net (fo=1, routed)           0.162    -0.352    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X0Y3          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.871    -0.876    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.624    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155    -0.469    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.623%)  route 0.283ns (60.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.559    -0.682    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X37Y32         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.283    -0.258    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg_n_0_[13]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[12]
    SLICE_X35Y32         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.825    -0.923    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X35Y32         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.502    -0.421    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092    -0.329    ILA_INST/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { MMCM_INST/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y3      ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y3      ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   MMCM_INST/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y7       FIR_COS_INST/add_int_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y6       FIR_COS_INST/add_int_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y5       FIR_COS_INST/add_int_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y4       FIR_COS_INST/add_int_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y3       FIR_COS_INST/add_int_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y2       FIR_COS_INST/add_int_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y1       FIR_COS_INST/add_int_reg[6]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X12Y35     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   MMCM_INST/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       78.622ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.622ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.161ns  (logic 0.419ns (36.091%)  route 0.742ns (63.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.742     1.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X30Y37         FDCE (Setup_fdce_C_D)       -0.217    79.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.783    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 78.622    

Slack (MET) :             78.709ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.969%)  route 0.604ns (59.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.604     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)       -0.268    79.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.732    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 78.709    

Slack (MET) :             78.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.545%)  route 0.590ns (58.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)       -0.268    79.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.732    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 78.723    

Slack (MET) :             78.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.813%)  route 0.635ns (58.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.635     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X4Y38          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X4Y38          FDCE (Setup_fdce_C_D)       -0.093    79.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 78.816    

Slack (MET) :             78.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.688%)  route 0.498ns (54.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.498     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X30Y38         FDCE (Setup_fdce_C_D)       -0.222    79.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.778    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 78.861    

Slack (MET) :             78.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.796%)  route 0.585ns (56.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X30Y37         FDCE (Setup_fdce_C_D)       -0.043    79.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.957    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 78.916    

Slack (MET) :             78.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.931ns  (logic 0.456ns (48.963%)  route 0.475ns (51.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.475     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y38          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X4Y38          FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 78.974    

Slack (MET) :             79.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.810ns  (logic 0.456ns (56.270%)  route 0.354ns (43.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.354     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X30Y37         FDCE (Setup_fdce_C_D)       -0.047    79.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.953    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 79.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 3.010ns (53.930%)  route 2.571ns (46.070%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.628    -1.420    FIR_SIN_INST/i_clk_slow
    SLICE_X1Y19          FDRE                                         r  FIR_SIN_INST/sin_int_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419    -1.001 r  FIR_SIN_INST/sin_int_reg[7][7]/Q
                         net (fo=1, routed)           1.000    -0.001    FIR_SIN_INST/sin_int_reg[7][7]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.297     0.296 r  FIR_SIN_INST/o_sin_f[15]_i_14/O
                         net (fo=1, routed)           0.000     0.296    FIR_SIN_INST/o_sin_f[15]_i_14_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     0.513 r  FIR_SIN_INST/o_sin_f_reg[15]_i_12/O
                         net (fo=6, routed)           0.976     1.489    FIR_SIN_INST/data_int__0[7]
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.299     1.788 r  FIR_SIN_INST/acc_int[5]_i_11/O
                         net (fo=1, routed)           0.000     1.788    FIR_SIN_INST/acc_int[5]_i_11_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.189 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.189    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.411 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     3.006    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.305 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.305    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.838 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.838    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.161 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.161    FIR_SIN_INST/acc_int_reg[13]_i_1_n_6
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.509     7.914    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
                         clock pessimism              0.448     8.362    
                         clock uncertainty           -0.226     8.136    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109     8.245    FIR_SIN_INST/acc_int_reg[14]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 2.926ns (53.226%)  route 2.571ns (46.774%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.628    -1.420    FIR_SIN_INST/i_clk_slow
    SLICE_X1Y19          FDRE                                         r  FIR_SIN_INST/sin_int_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419    -1.001 r  FIR_SIN_INST/sin_int_reg[7][7]/Q
                         net (fo=1, routed)           1.000    -0.001    FIR_SIN_INST/sin_int_reg[7][7]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.297     0.296 r  FIR_SIN_INST/o_sin_f[15]_i_14/O
                         net (fo=1, routed)           0.000     0.296    FIR_SIN_INST/o_sin_f[15]_i_14_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     0.513 r  FIR_SIN_INST/o_sin_f_reg[15]_i_12/O
                         net (fo=6, routed)           0.976     1.489    FIR_SIN_INST/data_int__0[7]
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.299     1.788 r  FIR_SIN_INST/acc_int[5]_i_11/O
                         net (fo=1, routed)           0.000     1.788    FIR_SIN_INST/acc_int[5]_i_11_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.189 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.189    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.411 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     3.006    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.305 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.305    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.838 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.838    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.077 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.077    FIR_SIN_INST/acc_int_reg[13]_i_1_n_5
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.509     7.914    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C
                         clock pessimism              0.448     8.362    
                         clock uncertainty           -0.226     8.136    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109     8.245    FIR_SIN_INST/acc_int_reg[15]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 2.906ns (53.055%)  route 2.571ns (46.945%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 7.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.628    -1.420    FIR_SIN_INST/i_clk_slow
    SLICE_X1Y19          FDRE                                         r  FIR_SIN_INST/sin_int_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419    -1.001 r  FIR_SIN_INST/sin_int_reg[7][7]/Q
                         net (fo=1, routed)           1.000    -0.001    FIR_SIN_INST/sin_int_reg[7][7]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.297     0.296 r  FIR_SIN_INST/o_sin_f[15]_i_14/O
                         net (fo=1, routed)           0.000     0.296    FIR_SIN_INST/o_sin_f[15]_i_14_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     0.513 r  FIR_SIN_INST/o_sin_f_reg[15]_i_12/O
                         net (fo=6, routed)           0.976     1.489    FIR_SIN_INST/data_int__0[7]
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.299     1.788 r  FIR_SIN_INST/acc_int[5]_i_11/O
                         net (fo=1, routed)           0.000     1.788    FIR_SIN_INST/acc_int[5]_i_11_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.189 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.189    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.411 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     3.006    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.305 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.305    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.838 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.838    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.057 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.057    FIR_SIN_INST/acc_int_reg[13]_i_1_n_7
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.509     7.914    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
                         clock pessimism              0.448     8.362    
                         clock uncertainty           -0.226     8.136    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109     8.245    FIR_SIN_INST/acc_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 2.797ns (52.102%)  route 2.571ns (47.898%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.628    -1.420    FIR_SIN_INST/i_clk_slow
    SLICE_X1Y19          FDRE                                         r  FIR_SIN_INST/sin_int_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419    -1.001 r  FIR_SIN_INST/sin_int_reg[7][7]/Q
                         net (fo=1, routed)           1.000    -0.001    FIR_SIN_INST/sin_int_reg[7][7]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.297     0.296 r  FIR_SIN_INST/o_sin_f[15]_i_14/O
                         net (fo=1, routed)           0.000     0.296    FIR_SIN_INST/o_sin_f[15]_i_14_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     0.513 r  FIR_SIN_INST/o_sin_f_reg[15]_i_12/O
                         net (fo=6, routed)           0.976     1.489    FIR_SIN_INST/data_int__0[7]
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.299     1.788 r  FIR_SIN_INST/acc_int[5]_i_11/O
                         net (fo=1, routed)           0.000     1.788    FIR_SIN_INST/acc_int[5]_i_11_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.189 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.189    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.411 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     3.006    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.305 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.305    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.948 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.948    FIR_SIN_INST/acc_int_reg[9]_i_1_n_4
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510     7.915    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
                         clock pessimism              0.448     8.363    
                         clock uncertainty           -0.226     8.137    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109     8.246    FIR_SIN_INST/acc_int_reg[12]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.732ns (51.515%)  route 2.571ns (48.485%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.628    -1.420    FIR_SIN_INST/i_clk_slow
    SLICE_X1Y19          FDRE                                         r  FIR_SIN_INST/sin_int_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419    -1.001 r  FIR_SIN_INST/sin_int_reg[7][7]/Q
                         net (fo=1, routed)           1.000    -0.001    FIR_SIN_INST/sin_int_reg[7][7]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.297     0.296 r  FIR_SIN_INST/o_sin_f[15]_i_14/O
                         net (fo=1, routed)           0.000     0.296    FIR_SIN_INST/o_sin_f[15]_i_14_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     0.513 r  FIR_SIN_INST/o_sin_f_reg[15]_i_12/O
                         net (fo=6, routed)           0.976     1.489    FIR_SIN_INST/data_int__0[7]
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.299     1.788 r  FIR_SIN_INST/acc_int[5]_i_11/O
                         net (fo=1, routed)           0.000     1.788    FIR_SIN_INST/acc_int[5]_i_11_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.189 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.189    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.411 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.595     3.006    FIR_SIN_INST/mult_int[10]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.299     3.305 r  FIR_SIN_INST/acc_int[9]_i_4/O
                         net (fo=1, routed)           0.000     3.305    FIR_SIN_INST/acc_int[9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.883 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.883    FIR_SIN_INST/acc_int_reg[9]_i_1_n_5
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510     7.915    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/C
                         clock pessimism              0.448     8.363    
                         clock uncertainty           -0.226     8.137    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109     8.246    FIR_SIN_INST/acc_int_reg[11]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 2.780ns (55.844%)  route 2.198ns (44.156%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.629    -1.419    FIR_SIN_INST/i_clk_slow
    SLICE_X3Y18          FDRE                                         r  FIR_SIN_INST/sin_int_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.419    -1.000 r  FIR_SIN_INST/sin_int_reg[6][5]/Q
                         net (fo=2, routed)           0.860    -0.140    FIR_SIN_INST/sin_int_reg[6][5]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.297     0.157 r  FIR_SIN_INST/acc_int[5]_i_17/O
                         net (fo=1, routed)           0.000     0.157    FIR_SIN_INST/acc_int[5]_i_17_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     0.374 r  FIR_SIN_INST/acc_int_reg[5]_i_15/O
                         net (fo=4, routed)           0.719     1.093    FIR_SIN_INST/data_int[5]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.299     1.392 r  FIR_SIN_INST/acc_int[5]_i_14/O
                         net (fo=1, routed)           0.000     1.392    FIR_SIN_INST/acc_int[5]_i_14_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     1.939 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[2]
                         net (fo=3, routed)           0.620     2.558    FIR_SIN_INST/mult_int[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.302     2.860 r  FIR_SIN_INST/acc_int[5]_i_3/O
                         net (fo=1, routed)           0.000     2.860    FIR_SIN_INST/acc_int[5]_i_3_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.236 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.236    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.559 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.559    FIR_SIN_INST/acc_int_reg[9]_i_1_n_6
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510     7.915    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/C
                         clock pessimism              0.448     8.363    
                         clock uncertainty           -0.226     8.137    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109     8.246    FIR_SIN_INST/acc_int_reg[10]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.676ns (54.901%)  route 2.198ns (45.099%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.629    -1.419    FIR_SIN_INST/i_clk_slow
    SLICE_X3Y18          FDRE                                         r  FIR_SIN_INST/sin_int_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.419    -1.000 r  FIR_SIN_INST/sin_int_reg[6][5]/Q
                         net (fo=2, routed)           0.860    -0.140    FIR_SIN_INST/sin_int_reg[6][5]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.297     0.157 r  FIR_SIN_INST/acc_int[5]_i_17/O
                         net (fo=1, routed)           0.000     0.157    FIR_SIN_INST/acc_int[5]_i_17_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     0.374 r  FIR_SIN_INST/acc_int_reg[5]_i_15/O
                         net (fo=4, routed)           0.719     1.093    FIR_SIN_INST/data_int[5]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.299     1.392 r  FIR_SIN_INST/acc_int[5]_i_14/O
                         net (fo=1, routed)           0.000     1.392    FIR_SIN_INST/acc_int[5]_i_14_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     1.939 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[2]
                         net (fo=3, routed)           0.620     2.558    FIR_SIN_INST/mult_int[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.302     2.860 r  FIR_SIN_INST/acc_int[5]_i_3/O
                         net (fo=1, routed)           0.000     2.860    FIR_SIN_INST/acc_int[5]_i_3_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.236 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.236    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.455 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.455    FIR_SIN_INST/acc_int_reg[9]_i_1_n_7
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510     7.915    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/C
                         clock pessimism              0.448     8.363    
                         clock uncertainty           -0.226     8.137    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109     8.246    FIR_SIN_INST/acc_int_reg[9]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.480ns (52.492%)  route 2.244ns (47.508%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.417ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.631    -1.417    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y17          FDRE                                         r  FIR_SIN_INST/sin_int_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.899 r  FIR_SIN_INST/sin_int_reg[2][0]/Q
                         net (fo=2, routed)           1.349     0.450    FIR_SIN_INST/sin_int_reg[2][0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     0.574 r  FIR_SIN_INST/o_sin_f[4]_i_7/O
                         net (fo=4, routed)           0.420     0.994    FIR_SIN_INST/o_sin_f[4]_i_7_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  FIR_SIN_INST/acc_int[1]_i_12/O
                         net (fo=1, routed)           0.000     1.118    FIR_SIN_INST/acc_int[1]_i_12_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.668 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.668    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.890 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.476     2.366    FIR_SIN_INST/mult_int[6]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.299     2.665 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     2.665    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.308 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.308    FIR_SIN_INST/acc_int_reg[5]_i_1_n_4
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.512     7.917    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C
                         clock pessimism              0.448     8.365    
                         clock uncertainty           -0.226     8.139    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.109     8.248    FIR_SIN_INST/acc_int_reg[8]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 2.347ns (49.702%)  route 2.375ns (50.298%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.417ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.631    -1.417    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y17          FDRE                                         r  FIR_SIN_INST/sin_int_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.899 r  FIR_SIN_INST/sin_int_reg[2][0]/Q
                         net (fo=2, routed)           1.349     0.450    FIR_SIN_INST/sin_int_reg[2][0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     0.574 r  FIR_SIN_INST/o_sin_f[4]_i_7/O
                         net (fo=4, routed)           0.420     0.994    FIR_SIN_INST/o_sin_f[4]_i_7_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  FIR_SIN_INST/acc_int[1]_i_12/O
                         net (fo=1, routed)           0.000     1.118    FIR_SIN_INST/acc_int[1]_i_12_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.698 r  FIR_SIN_INST/acc_int_reg[1]_i_2/O[2]
                         net (fo=3, routed)           0.607     2.304    FIR_SIN_INST/mult_int[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.302     2.606 r  FIR_SIN_INST/acc_int[1]_i_3/O
                         net (fo=1, routed)           0.000     2.606    FIR_SIN_INST/acc_int[1]_i_3_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.982 r  FIR_SIN_INST/acc_int_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.982    FIR_SIN_INST/acc_int_reg[1]_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.305 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.305    FIR_SIN_INST/acc_int_reg[5]_i_1_n_6
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.512     7.917    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C
                         clock pessimism              0.448     8.365    
                         clock uncertainty           -0.226     8.139    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.109     8.248    FIR_SIN_INST/acc_int_reg[6]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 2.415ns (51.830%)  route 2.244ns (48.170%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.417ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.631    -1.417    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y17          FDRE                                         r  FIR_SIN_INST/sin_int_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.899 r  FIR_SIN_INST/sin_int_reg[2][0]/Q
                         net (fo=2, routed)           1.349     0.450    FIR_SIN_INST/sin_int_reg[2][0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     0.574 r  FIR_SIN_INST/o_sin_f[4]_i_7/O
                         net (fo=4, routed)           0.420     0.994    FIR_SIN_INST/o_sin_f[4]_i_7_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  FIR_SIN_INST/acc_int[1]_i_12/O
                         net (fo=1, routed)           0.000     1.118    FIR_SIN_INST/acc_int[1]_i_12_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.668 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.668    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.890 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.476     2.366    FIR_SIN_INST/mult_int[6]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.299     2.665 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     2.665    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.243 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.243    FIR_SIN_INST/acc_int_reg[5]_i_1_n_5
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.512     7.917    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/C
                         clock pessimism              0.448     8.365    
                         clock uncertainty           -0.226     8.139    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.109     8.248    FIR_SIN_INST/acc_int_reg[7]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  5.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.249ns (40.457%)  route 0.366ns (59.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    Mux_INST/i_clk
    SLICE_X6Y15          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.502 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=2, routed)           0.161    -0.341    FIR_SIN_INST/i_fen
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.101    -0.240 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.205    -0.035    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
                         clock pessimism              0.563    -0.326    
                         clock uncertainty            0.226    -0.099    
    SLICE_X6Y16          FDRE (Hold_fdre_C_R)        -0.064    -0.163    FIR_SIN_INST/acc_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.249ns (40.457%)  route 0.366ns (59.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    Mux_INST/i_clk
    SLICE_X6Y15          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.502 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=2, routed)           0.161    -0.341    FIR_SIN_INST/i_fen
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.101    -0.240 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.205    -0.035    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/C
                         clock pessimism              0.563    -0.326    
                         clock uncertainty            0.226    -0.099    
    SLICE_X6Y16          FDRE (Hold_fdre_C_R)        -0.064    -0.163    FIR_SIN_INST/acc_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.249ns (40.457%)  route 0.366ns (59.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    Mux_INST/i_clk
    SLICE_X6Y15          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.502 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=2, routed)           0.161    -0.341    FIR_SIN_INST/i_fen
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.101    -0.240 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.205    -0.035    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/C
                         clock pessimism              0.563    -0.326    
                         clock uncertainty            0.226    -0.099    
    SLICE_X6Y16          FDRE (Hold_fdre_C_R)        -0.064    -0.163    FIR_SIN_INST/acc_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.249ns (40.457%)  route 0.366ns (59.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    Mux_INST/i_clk
    SLICE_X6Y15          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.502 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=2, routed)           0.161    -0.341    FIR_SIN_INST/i_fen
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.101    -0.240 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.205    -0.035    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/C
                         clock pessimism              0.563    -0.326    
                         clock uncertainty            0.226    -0.099    
    SLICE_X6Y16          FDRE (Hold_fdre_C_R)        -0.064    -0.163    FIR_SIN_INST/acc_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.249ns (39.081%)  route 0.388ns (60.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    Mux_INST/i_clk
    SLICE_X6Y15          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.502 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=2, routed)           0.161    -0.341    FIR_SIN_INST/i_fen
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.101    -0.240 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.227    -0.013    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/C
                         clock pessimism              0.563    -0.327    
                         clock uncertainty            0.226    -0.100    
    SLICE_X6Y17          FDRE (Hold_fdre_C_R)        -0.064    -0.164    FIR_SIN_INST/acc_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.249ns (39.081%)  route 0.388ns (60.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    Mux_INST/i_clk
    SLICE_X6Y15          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.502 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=2, routed)           0.161    -0.341    FIR_SIN_INST/i_fen
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.101    -0.240 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.227    -0.013    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C
                         clock pessimism              0.563    -0.327    
                         clock uncertainty            0.226    -0.100    
    SLICE_X6Y17          FDRE (Hold_fdre_C_R)        -0.064    -0.164    FIR_SIN_INST/acc_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.249ns (39.081%)  route 0.388ns (60.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    Mux_INST/i_clk
    SLICE_X6Y15          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.502 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=2, routed)           0.161    -0.341    FIR_SIN_INST/i_fen
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.101    -0.240 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.227    -0.013    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/C
                         clock pessimism              0.563    -0.327    
                         clock uncertainty            0.226    -0.100    
    SLICE_X6Y17          FDRE (Hold_fdre_C_R)        -0.064    -0.164    FIR_SIN_INST/acc_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.249ns (39.081%)  route 0.388ns (60.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    Mux_INST/i_clk
    SLICE_X6Y15          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.502 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=2, routed)           0.161    -0.341    FIR_SIN_INST/i_fen
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.101    -0.240 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.227    -0.013    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C
                         clock pessimism              0.563    -0.327    
                         clock uncertainty            0.226    -0.100    
    SLICE_X6Y17          FDRE (Hold_fdre_C_R)        -0.064    -0.164    FIR_SIN_INST/acc_int_reg[8]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/sin_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.324ns (38.492%)  route 0.518ns (61.508%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y17          FDRE                                         r  FIR_SIN_INST/sin_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  FIR_SIN_INST/sin_int_reg[3][0]/Q
                         net (fo=2, routed)           0.236    -0.251    FIR_SIN_INST/sin_int_reg[3][0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.206 r  FIR_SIN_INST/o_sin_f[4]_i_7/O
                         net (fo=4, routed)           0.282     0.077    FIR_SIN_INST/o_sin_f[4]_i_7_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.122 r  FIR_SIN_INST/acc_int[1]_i_6/O
                         net (fo=1, routed)           0.000     0.122    FIR_SIN_INST/acc_int[1]_i_6_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.192 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.192    FIR_SIN_INST/acc_int_reg[1]_i_1_n_7
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
                         clock pessimism              0.563    -0.326    
                         clock uncertainty            0.226    -0.099    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.134     0.035    FIR_SIN_INST/acc_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/sin_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.359ns (40.948%)  route 0.518ns (59.052%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.591    -0.650    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y17          FDRE                                         r  FIR_SIN_INST/sin_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  FIR_SIN_INST/sin_int_reg[3][0]/Q
                         net (fo=2, routed)           0.236    -0.251    FIR_SIN_INST/sin_int_reg[3][0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.206 r  FIR_SIN_INST/o_sin_f[4]_i_7/O
                         net (fo=4, routed)           0.282     0.077    FIR_SIN_INST/o_sin_f[4]_i_7_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.122 r  FIR_SIN_INST/acc_int[1]_i_6/O
                         net (fo=1, routed)           0.000     0.122    FIR_SIN_INST/acc_int[1]_i_6_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.227 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.227    FIR_SIN_INST/acc_int_reg[1]_i_1_n_6
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/C
                         clock pessimism              0.563    -0.326    
                         clock uncertainty            0.226    -0.099    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.134     0.035    FIR_SIN_INST/acc_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       31.579ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.340%)  route 0.872ns (65.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.872     1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X5Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y37          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                 31.579    

Slack (MET) :             31.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.750%)  route 0.585ns (58.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X5Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y37          FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 31.728    

Slack (MET) :             31.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.371%)  route 0.599ns (53.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.599     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y37         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 31.836    

Slack (MET) :             31.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.105ns  (logic 0.518ns (46.893%)  route 0.587ns (53.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.587     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X34Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y37         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 31.852    

Slack (MET) :             31.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.926ns  (logic 0.456ns (49.226%)  route 0.470ns (50.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.470     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X4Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 31.981    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.524%)  route 0.447ns (49.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.447     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X4Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.932%)  route 0.439ns (49.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.439     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 32.010    

Slack (MET) :             32.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.880ns  (logic 0.456ns (51.815%)  route 0.424ns (48.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.424     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 32.027    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.505ns  (logic 2.721ns (49.424%)  route 2.784ns (50.576%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 77.914 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    72.294 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[3]
                         net (fo=3, routed)           0.619    72.914    FIR_SIN_INST/mult_int[9]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.306    73.220 r  FIR_SIN_INST/o_sin_f[12]_i_5/O
                         net (fo=1, routed)           0.000    73.220    FIR_SIN_INST/o_sin_f[12]_i_5_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.752 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.752    FIR_SIN_INST/o_sin_f_reg[12]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    74.086 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    74.086    FIR_SIN_INST/outad_int[14]
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.509    77.914    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[14]/C
                         clock pessimism              0.448    78.362    
                         clock uncertainty           -0.226    78.136    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)        0.062    78.198    FIR_SIN_INST/o_sin_f_reg[14]
  -------------------------------------------------------------------
                         required time                         78.198    
                         arrival time                         -74.086    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.410ns  (logic 2.626ns (48.536%)  route 2.784ns (51.464%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 77.914 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    72.294 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[3]
                         net (fo=3, routed)           0.619    72.914    FIR_SIN_INST/mult_int[9]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.306    73.220 r  FIR_SIN_INST/o_sin_f[12]_i_5/O
                         net (fo=1, routed)           0.000    73.220    FIR_SIN_INST/o_sin_f[12]_i_5_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.752 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.752    FIR_SIN_INST/o_sin_f_reg[12]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.991 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    73.991    FIR_SIN_INST/outad_int[15]
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.509    77.914    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[15]/C
                         clock pessimism              0.448    78.362    
                         clock uncertainty           -0.226    78.136    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)        0.062    78.198    FIR_SIN_INST/o_sin_f_reg[15]
  -------------------------------------------------------------------
                         required time                         78.198    
                         arrival time                         -73.991    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.394ns  (logic 2.610ns (48.383%)  route 2.784ns (51.616%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 77.914 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    72.294 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[3]
                         net (fo=3, routed)           0.619    72.914    FIR_SIN_INST/mult_int[9]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.306    73.220 r  FIR_SIN_INST/o_sin_f[12]_i_5/O
                         net (fo=1, routed)           0.000    73.220    FIR_SIN_INST/o_sin_f[12]_i_5_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.752 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.752    FIR_SIN_INST/o_sin_f_reg[12]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    73.975 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    73.975    FIR_SIN_INST/outad_int[13]
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.509    77.914    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[13]/C
                         clock pessimism              0.448    78.362    
                         clock uncertainty           -0.226    78.136    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)        0.062    78.198    FIR_SIN_INST/o_sin_f_reg[13]
  -------------------------------------------------------------------
                         required time                         78.198    
                         arrival time                         -73.975    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.271ns  (logic 2.641ns (50.104%)  route 2.630ns (49.896%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 77.915 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.203 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.465    72.668    FIR_SIN_INST/mult_int[6]
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.299    72.967 r  FIR_SIN_INST/o_sin_f[8]_i_4/O
                         net (fo=1, routed)           0.000    72.967    FIR_SIN_INST/o_sin_f[8]_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.517 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.517    FIR_SIN_INST/o_sin_f_reg[8]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.851 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    73.851    FIR_SIN_INST/outad_int[10]
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.510    77.915    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[10]/C
                         clock pessimism              0.448    78.363    
                         clock uncertainty           -0.226    78.137    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.062    78.199    FIR_SIN_INST/o_sin_f_reg[10]
  -------------------------------------------------------------------
                         required time                         78.199    
                         arrival time                         -73.851    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.250ns  (logic 2.511ns (47.824%)  route 2.739ns (52.176%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 77.915 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.095    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.317 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.574    72.892    FIR_SIN_INST/mult_int[10]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.299    73.191 r  FIR_SIN_INST/o_sin_f[12]_i_4/O
                         net (fo=1, routed)           0.000    73.191    FIR_SIN_INST/o_sin_f[12]_i_4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    73.831 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    73.831    FIR_SIN_INST/outad_int[12]
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.510    77.915    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[12]/C
                         clock pessimism              0.448    78.363    
                         clock uncertainty           -0.226    78.137    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.062    78.199    FIR_SIN_INST/o_sin_f_reg[12]
  -------------------------------------------------------------------
                         required time                         78.199    
                         arrival time                         -73.831    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.190ns  (logic 2.451ns (47.221%)  route 2.739ns (52.779%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 77.915 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.095    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.317 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.574    72.892    FIR_SIN_INST/mult_int[10]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.299    73.191 r  FIR_SIN_INST/o_sin_f[12]_i_4/O
                         net (fo=1, routed)           0.000    73.191    FIR_SIN_INST/o_sin_f[12]_i_4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    73.771 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    73.771    FIR_SIN_INST/outad_int[11]
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.510    77.915    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[11]/C
                         clock pessimism              0.448    78.363    
                         clock uncertainty           -0.226    78.137    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.062    78.199    FIR_SIN_INST/o_sin_f_reg[11]
  -------------------------------------------------------------------
                         required time                         78.199    
                         arrival time                         -73.771    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.160ns  (logic 2.530ns (49.031%)  route 2.630ns (50.969%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 77.915 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.981 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.981    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.203 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.465    72.668    FIR_SIN_INST/mult_int[6]
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.299    72.967 r  FIR_SIN_INST/o_sin_f[8]_i_4/O
                         net (fo=1, routed)           0.000    72.967    FIR_SIN_INST/o_sin_f[8]_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.517 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.517    FIR_SIN_INST/o_sin_f_reg[8]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    73.740 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    73.740    FIR_SIN_INST/outad_int[9]
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.510    77.915    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[9]/C
                         clock pessimism              0.448    78.363    
                         clock uncertainty           -0.226    78.137    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.062    78.199    FIR_SIN_INST/o_sin_f_reg[9]
  -------------------------------------------------------------------
                         required time                         78.199    
                         arrival time                         -73.740    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.069ns  (logic 2.288ns (45.139%)  route 2.781ns (54.861%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 77.917 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    71.996 r  FIR_SIN_INST/acc_int_reg[1]_i_2/O[2]
                         net (fo=3, routed)           0.616    72.612    FIR_SIN_INST/mult_int[4]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.302    72.914 r  FIR_SIN_INST/o_sin_f[4]_i_2/O
                         net (fo=1, routed)           0.000    72.914    FIR_SIN_INST/o_sin_f[4]_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.315 r  FIR_SIN_INST/o_sin_f_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.315    FIR_SIN_INST/o_sin_f_reg[4]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.649 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    73.649    FIR_SIN_INST/outad_int[6]
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.512    77.917    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[6]/C
                         clock pessimism              0.448    78.365    
                         clock uncertainty           -0.226    78.139    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)        0.062    78.201    FIR_SIN_INST/o_sin_f_reg[6]
  -------------------------------------------------------------------
                         required time                         78.201    
                         arrival time                         -73.649    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.048ns  (logic 2.267ns (44.911%)  route 2.781ns (55.089%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 77.917 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    71.996 r  FIR_SIN_INST/acc_int_reg[1]_i_2/O[2]
                         net (fo=3, routed)           0.616    72.612    FIR_SIN_INST/mult_int[4]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.302    72.914 r  FIR_SIN_INST/o_sin_f[4]_i_2/O
                         net (fo=1, routed)           0.000    72.914    FIR_SIN_INST/o_sin_f[4]_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.315 r  FIR_SIN_INST/o_sin_f_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.315    FIR_SIN_INST/o_sin_f_reg[4]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    73.628 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    73.628    FIR_SIN_INST/outad_int[8]
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.512    77.917    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[8]/C
                         clock pessimism              0.448    78.365    
                         clock uncertainty           -0.226    78.139    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)        0.062    78.201    FIR_SIN_INST/o_sin_f_reg[8]
  -------------------------------------------------------------------
                         required time                         78.201    
                         arrival time                         -73.628    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        4.974ns  (logic 2.193ns (44.091%)  route 2.781ns (55.909%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 77.917 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 68.580 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.628    68.580    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    69.036 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.341    70.378    FIR_SIN_INST/cmptr_int[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    70.502 r  FIR_SIN_INST/acc_int[1]_i_16/O
                         net (fo=3, routed)           0.824    71.325    FIR_SIN_INST/acc_int[1]_i_16_n_0
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.124    71.449 r  FIR_SIN_INST/acc_int[1]_i_13/O
                         net (fo=1, routed)           0.000    71.449    FIR_SIN_INST/acc_int[1]_i_13_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    71.996 r  FIR_SIN_INST/acc_int_reg[1]_i_2/O[2]
                         net (fo=3, routed)           0.616    72.612    FIR_SIN_INST/mult_int[4]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.302    72.914 r  FIR_SIN_INST/o_sin_f[4]_i_2/O
                         net (fo=1, routed)           0.000    72.914    FIR_SIN_INST/o_sin_f[4]_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.315 r  FIR_SIN_INST/o_sin_f_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.315    FIR_SIN_INST/o_sin_f_reg[4]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.554 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    73.554    FIR_SIN_INST/outad_int[7]
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.512    77.917    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[7]/C
                         clock pessimism              0.448    78.365    
                         clock uncertainty           -0.226    78.139    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)        0.062    78.201    FIR_SIN_INST/o_sin_f_reg[7]
  -------------------------------------------------------------------
                         required time                         78.201    
                         arrival time                         -73.554    
  -------------------------------------------------------------------
                         slack                                  4.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.274ns (35.309%)  route 0.502ns (64.691%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.652    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  FIR_SIN_INST/acc_int_reg[6]/Q
                         net (fo=3, routed)           0.502     0.014    FIR_SIN_INST/acc_int_reg[6]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  FIR_SIN_INST/o_sin_f[8]_i_4/O
                         net (fo=1, routed)           0.000     0.059    FIR_SIN_INST/o_sin_f[8]_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.124 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.124    FIR_SIN_INST/outad_int[6]
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.858    -0.890    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[6]/C
                         clock pessimism              0.563    -0.327    
                         clock uncertainty            0.226    -0.100    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.105     0.005    FIR_SIN_INST/o_sin_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.310ns (38.961%)  route 0.486ns (61.039%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.587    -0.654    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  FIR_SIN_INST/acc_int_reg[13]/Q
                         net (fo=5, routed)           0.486    -0.004    FIR_SIN_INST/acc_int_reg[13]
    SLICE_X7Y19          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.142 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.142    FIR_SIN_INST/outad_int[15]
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.856    -0.892    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[15]/C
                         clock pessimism              0.563    -0.329    
                         clock uncertainty            0.226    -0.102    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.105     0.003    FIR_SIN_INST/o_sin_f_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.331ns (40.148%)  route 0.493ns (59.852%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.588    -0.653    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  FIR_SIN_INST/acc_int_reg[12]/Q
                         net (fo=4, routed)           0.493     0.004    FIR_SIN_INST/acc_int_reg[12]
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.117 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.117    FIR_SIN_INST/o_sin_f_reg[12]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.171 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.171    FIR_SIN_INST/outad_int[13]
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.856    -0.892    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[13]/C
                         clock pessimism              0.563    -0.329    
                         clock uncertainty            0.226    -0.102    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.105     0.003    FIR_SIN_INST/o_sin_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.291ns (35.217%)  route 0.535ns (64.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.588    -0.653    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  FIR_SIN_INST/acc_int_reg[11]/Q
                         net (fo=3, routed)           0.535     0.046    FIR_SIN_INST/acc_int_reg[11]
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.173 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.173    FIR_SIN_INST/outad_int[12]
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.857    -0.891    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[12]/C
                         clock pessimism              0.563    -0.328    
                         clock uncertainty            0.226    -0.101    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.105     0.004    FIR_SIN_INST/o_sin_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.310ns (37.217%)  route 0.523ns (62.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.588    -0.653    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  FIR_SIN_INST/acc_int_reg[10]/Q
                         net (fo=3, routed)           0.523     0.034    FIR_SIN_INST/acc_int_reg[10]
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.180 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.180    FIR_SIN_INST/outad_int[11]
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.857    -0.891    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[11]/C
                         clock pessimism              0.563    -0.328    
                         clock uncertainty            0.226    -0.101    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.105     0.004    FIR_SIN_INST/o_sin_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.310ns (37.108%)  route 0.525ns (62.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.652    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  FIR_SIN_INST/acc_int_reg[6]/Q
                         net (fo=3, routed)           0.525     0.037    FIR_SIN_INST/acc_int_reg[6]
    SLICE_X7Y17          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.183 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.183    FIR_SIN_INST/outad_int[7]
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.858    -0.890    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[7]/C
                         clock pessimism              0.563    -0.327    
                         clock uncertainty            0.226    -0.100    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.105     0.005    FIR_SIN_INST/o_sin_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.274ns (32.181%)  route 0.577ns (67.819%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.588    -0.653    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  FIR_SIN_INST/acc_int_reg[10]/Q
                         net (fo=3, routed)           0.577     0.088    FIR_SIN_INST/acc_int_reg[10]
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.133 r  FIR_SIN_INST/o_sin_f[12]_i_4/O
                         net (fo=1, routed)           0.000     0.133    FIR_SIN_INST/o_sin_f[12]_i_4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.198 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.198    FIR_SIN_INST/outad_int[10]
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.857    -0.891    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[10]/C
                         clock pessimism              0.563    -0.328    
                         clock uncertainty            0.226    -0.101    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.105     0.004    FIR_SIN_INST/o_sin_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.272ns (31.774%)  route 0.584ns (68.226%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.652    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  FIR_SIN_INST/acc_int_reg[8]/Q
                         net (fo=3, routed)           0.584     0.096    FIR_SIN_INST/acc_int_reg[8]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.141 r  FIR_SIN_INST/o_sin_f[8]_i_2/O
                         net (fo=1, routed)           0.000     0.141    FIR_SIN_INST/o_sin_f[8]_i_2_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.204 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.204    FIR_SIN_INST/outad_int[8]
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.858    -0.890    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y17          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[8]/C
                         clock pessimism              0.563    -0.327    
                         clock uncertainty            0.226    -0.100    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.105     0.005    FIR_SIN_INST/o_sin_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.367ns (42.653%)  route 0.493ns (57.347%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.588    -0.653    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  FIR_SIN_INST/acc_int_reg[12]/Q
                         net (fo=4, routed)           0.493     0.004    FIR_SIN_INST/acc_int_reg[12]
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.117 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.117    FIR_SIN_INST/o_sin_f_reg[12]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.207 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.207    FIR_SIN_INST/outad_int[14]
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.856    -0.892    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y19          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[14]/C
                         clock pessimism              0.563    -0.329    
                         clock uncertainty            0.226    -0.102    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.105     0.003    FIR_SIN_INST/o_sin_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.365ns (40.993%)  route 0.525ns (59.007%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.652    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  FIR_SIN_INST/acc_int_reg[6]/Q
                         net (fo=3, routed)           0.525     0.037    FIR_SIN_INST/acc_int_reg[6]
    SLICE_X7Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.184 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.184    FIR_SIN_INST/o_sin_f_reg[8]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.238 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.238    FIR_SIN_INST/outad_int[9]
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.857    -0.891    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y18          FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[9]/C
                         clock pessimism              0.563    -0.328    
                         clock uncertainty            0.226    -0.101    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.105     0.004    FIR_SIN_INST/o_sin_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       77.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.580ns (24.240%)  route 1.813ns (75.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.409ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.639    -1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.456    -0.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.153     0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.124     0.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.660     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X2Y38          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.519    77.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.640    78.564    
                         clock uncertainty           -0.106    78.458    
    SLICE_X2Y38          FDPE (Recov_fdpe_C_PRE)     -0.361    78.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         78.097    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 77.113    

Slack (MET) :             77.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.580ns (24.240%)  route 1.813ns (75.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.409ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.639    -1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.456    -0.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.153     0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.124     0.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.660     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y38          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.519    77.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.640    78.564    
                         clock uncertainty           -0.106    78.458    
    SLICE_X3Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    78.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         78.099    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 77.115    

Slack (MET) :             77.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.580ns (24.240%)  route 1.813ns (75.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.409ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.639    -1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.456    -0.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.153     0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.124     0.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.660     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X3Y38          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.519    77.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.640    78.564    
                         clock uncertainty           -0.106    78.458    
    SLICE_X3Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    78.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         78.099    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 77.115    

Slack (MET) :             77.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.456ns (19.411%)  route 1.893ns (80.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 77.923 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.893     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y39          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.518    77.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y39          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.626    78.549    
                         clock uncertainty           -0.106    78.443    
    SLICE_X4Y39          FDCE (Recov_fdce_C_CLR)     -0.405    78.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         78.038    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 77.166    

Slack (MET) :             77.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.456ns (19.447%)  route 1.889ns (80.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 77.923 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.889     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y39          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.518    77.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y39          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.626    78.549    
                         clock uncertainty           -0.106    78.443    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.405    78.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         78.038    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 77.171    

Slack (MET) :             77.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.842%)  route 1.842ns (80.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 77.923 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.842     0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.518    77.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.626    78.549    
                         clock uncertainty           -0.106    78.443    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.405    78.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         78.038    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                 77.217    

Slack (MET) :             77.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.842%)  route 1.842ns (80.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 77.923 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.842     0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.518    77.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.626    78.549    
                         clock uncertainty           -0.106    78.443    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.405    78.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         78.038    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                 77.217    

Slack (MET) :             77.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.880%)  route 1.838ns (80.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 77.923 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.838     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.518    77.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.626    78.549    
                         clock uncertainty           -0.106    78.443    
    SLICE_X5Y40          FDCE (Recov_fdce_C_CLR)     -0.405    78.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         78.038    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 77.222    

Slack (MET) :             77.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.880%)  route 1.838ns (80.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 77.923 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.838     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.518    77.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.626    78.549    
                         clock uncertainty           -0.106    78.443    
    SLICE_X5Y40          FDCE (Recov_fdce_C_CLR)     -0.405    78.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         78.038    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 77.222    

Slack (MET) :             77.336ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.718ns (33.041%)  route 1.455ns (66.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 77.849 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.562    -1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X35Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.419    -1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y37         LUT2 (Prop_lut2_I1_O)        0.299     0.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.606     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X34Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.444    77.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.641    78.490    
                         clock uncertainty           -0.106    78.384    
    SLICE_X34Y38         FDPE (Recov_fdpe_C_PRE)     -0.361    78.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         78.023    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 77.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.315%)  route 0.185ns (56.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.566    -0.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y38          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141    -0.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.185    -0.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X8Y38          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.836    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X8Y38          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.250    -0.662    
    SLICE_X8Y38          FDCE (Remov_fdce_C_CLR)     -0.067    -0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.595    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141    -0.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.862    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.273    -0.613    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.595    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141    -0.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.862    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.273    -0.613    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.595    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141    -0.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.862    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.273    -0.613    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.595    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141    -0.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.862    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.273    -0.613    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.595    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141    -0.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X5Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.862    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X5Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.273    -0.613    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.595    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141    -0.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X5Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.862    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X5Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.273    -0.613    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.595    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141    -0.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194    -0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X5Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.862    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X5Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.273    -0.613    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.538%)  route 0.198ns (58.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.595    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141    -0.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.198    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X4Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.862    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.273    -0.613    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.538%)  route 0.198ns (58.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.595    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y38          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141    -0.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.198    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X4Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.862    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.273    -0.613    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.067ns (21.904%)  route 3.804ns (78.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.955     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.361    35.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.959    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 27.698    

Slack (MET) :             27.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.067ns (21.904%)  route 3.804ns (78.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.955     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.361    35.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.959    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 27.698    

Slack (MET) :             27.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.067ns (21.904%)  route 3.804ns (78.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.955     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.361    35.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.959    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 27.698    

Slack (MET) :             27.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.067ns (21.904%)  route 3.804ns (78.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.955     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.319    36.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.001    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 27.740    

Slack (MET) :             27.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.067ns (21.904%)  route 3.804ns (78.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.955     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.319    36.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.001    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 27.740    

Slack (MET) :             27.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.067ns (21.904%)  route 3.804ns (78.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.955     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.319    36.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.001    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 27.740    

Slack (MET) :             27.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.067ns (21.904%)  route 3.804ns (78.096%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.955     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.319    36.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.001    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 27.740    

Slack (MET) :             27.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.067ns (23.293%)  route 3.514ns (76.707%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.664     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.405    35.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.915    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 27.945    

Slack (MET) :             27.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.067ns (23.293%)  route 3.514ns (76.707%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.664     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.405    35.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.915    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 27.945    

Slack (MET) :             27.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.067ns (23.293%)  route 3.514ns (76.707%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.358     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y44         LUT4 (Prop_lut4_I2_O)        0.322     6.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.326     7.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.664     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.405    35.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.915    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 27.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y40          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.141     1.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.364     1.321    
    SLICE_X2Y40          FDCE (Remov_fdce_C_CLR)     -0.067     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y40          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.141     1.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y40          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.364     1.321    
    SLICE_X2Y40          FDCE (Remov_fdce_C_CLR)     -0.067     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y40          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.141     1.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y40          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y40          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.364     1.321    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.362     1.288    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.362     1.288    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.362     1.288    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X30Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.362     1.288    
    SLICE_X30Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X30Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X30Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.362     1.288    
    SLICE_X30Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X30Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X30Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.362     1.288    
    SLICE_X30Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.416%)  route 0.139ns (49.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.362     1.286    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.333    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 2.278ns (49.444%)  route 2.329ns (50.556%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.560    -1.488    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X8Y18          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.140 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.849     0.989    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.489 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.879     2.368    ILA_INST/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.150     2.518 r  ILA_INST/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.601     3.119    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X11Y20         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.443    -2.152    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X11Y20         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 2.395ns (56.478%)  route 1.846ns (43.522%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.566    -1.482    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X10Y14         SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.132 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.794     0.926    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.583 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.052     2.635    ILA_INST/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124     2.759 r  ILA_INST/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.759    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X11Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.442    -2.153    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X11Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 2.395ns (58.873%)  route 1.673ns (41.127%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.558    -1.490    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X12Y20         SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.124 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.794     0.918    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.575 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.879     2.454    ILA_INST/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X13Y21         LUT2 (Prop_lut2_I1_O)        0.124     2.578 r  ILA_INST/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.578    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X13Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.441    -2.154    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X13Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 1.780ns (48.978%)  route 1.854ns (51.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X8Y21          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.137 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.804     0.941    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.152     1.093 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.050     2.143    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X12Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.448    -2.147    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X12Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 1.780ns (48.978%)  route 1.854ns (51.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X8Y21          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.137 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.804     0.941    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.152     1.093 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.050     2.143    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X12Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.448    -2.147    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X12Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 1.780ns (48.978%)  route 1.854ns (51.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X8Y21          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.137 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.804     0.941    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.152     1.093 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.050     2.143    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X12Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.448    -2.147    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X12Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 1.780ns (50.970%)  route 1.712ns (49.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X8Y21          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.137 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.804     0.941    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.152     1.093 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.908     2.001    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X12Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.448    -2.147    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X12Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 1.780ns (50.970%)  route 1.712ns (49.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X8Y21          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.137 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.804     0.941    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.152     1.093 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.908     2.001    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X12Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.448    -2.147    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X12Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 1.780ns (50.970%)  route 1.712ns (49.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X8Y21          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.137 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.804     0.941    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.152     1.093 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.908     2.001    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X12Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.448    -2.147    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X12Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 1.780ns (50.970%)  route 1.712ns (49.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X8Y21          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.137 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.804     0.941    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.152     1.093 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.908     2.001    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X12Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.448    -2.147    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X12Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.626ns  (logic 0.337ns (53.845%)  route 0.289ns (46.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.442    -2.153    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X15Y19         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.337    -1.816 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.289    -1.527    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[6]
    SLICE_X13Y20         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.558    -1.490    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X13Y20         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.439    -2.156    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X28Y19         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.337    -1.819 r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -1.483    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X28Y19         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.556    -1.492    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X28Y19         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.675ns  (logic 0.337ns (49.927%)  route 0.338ns (50.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    -2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.438    -2.157    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X29Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.337    -1.820 r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.338    -1.482    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X29Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X29Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.418ns (61.992%)  route 0.256ns (38.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.439    -2.156    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X10Y23         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.418    -1.738 r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/Q
                         net (fo=2, routed)           0.256    -1.482    ILA_INST/inst/ila_core_inst/debug_data_in[15]
    SLICE_X11Y24         FDRE                                         r  ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.551    -1.497    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X11Y24         FDRE                                         r  ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[15]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.418ns (62.198%)  route 0.254ns (37.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    -2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.449    -2.146    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X10Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.728 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.254    -1.474    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X11Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.566    -1.482    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X11Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.418ns (62.193%)  route 0.254ns (37.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    -2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.449    -2.146    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X10Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.728 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.254    -1.474    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X11Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.566    -1.482    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X11Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.337ns (49.335%)  route 0.346ns (50.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.440    -2.155    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X28Y18         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.337    -1.818 r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.346    -1.472    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X28Y18         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X28Y18         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.676ns  (logic 0.418ns (61.809%)  route 0.258ns (38.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    -2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.449    -2.146    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X10Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.728 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.258    -1.470    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X11Y12         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.567    -1.481    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X11Y12         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.721ns  (logic 0.385ns (53.410%)  route 0.336ns (46.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.441    -2.154    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X14Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.385    -1.769 r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -1.433    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X14Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X14Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.725ns  (logic 0.418ns (57.617%)  route 0.307ns (42.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.441    -2.154    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X14Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.418    -1.736 r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.307    -1.429    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X14Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.557    -1.491    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X14Y21         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_MMCM

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.152ns  (logic 1.343ns (62.416%)  route 0.809ns (37.584%))
  Logic Levels:           0  
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.627     3.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.809     5.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X7Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.513    -2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.140ns  (logic 1.336ns (62.416%)  route 0.804ns (37.584%))
  Logic Levels:           0  
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y34          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.804     5.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.514    -2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 1.309ns (62.028%)  route 0.801ns (37.972%))
  Logic Levels:           0  
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.627     3.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.801     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X7Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.513    -2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.094ns  (logic 1.343ns (64.135%)  route 0.751ns (35.865%))
  Logic Levels:           0  
  Clock Path Skew:        -5.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X6Y35          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.751     5.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X7Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.513    -2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.986ns  (logic 1.343ns (67.620%)  route 0.643ns (32.380%))
  Logic Levels:           0  
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y34          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.643     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.514    -2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.936ns  (logic 1.314ns (67.879%)  route 0.622ns (32.121%))
  Logic Levels:           0  
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y34          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.622     5.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.514    -2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 1.344ns (69.512%)  route 0.589ns (30.488%))
  Logic Levels:           0  
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y34          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.589     5.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.514    -2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.876ns  (logic 0.456ns (24.306%)  route 1.420ns (75.694%))
  Logic Levels:           0  
  Clock Path Skew:        -5.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.569     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456     3.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           1.420     5.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X11Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.452    -2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X11Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.794ns  (logic 1.309ns (72.974%)  route 0.485ns (27.026%))
  Logic Levels:           0  
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y34          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.485     5.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.514    -2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.794ns  (logic 1.314ns (73.234%)  route 0.480ns (26.766%))
  Logic Levels:           0  
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.627     3.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.480     5.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X7Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.513    -2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X10Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     1.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.059     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X11Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.833    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X11Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.672%)  route 0.074ns (33.328%))
  Logic Levels:           0  
  Clock Path Skew:        -2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X10Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     1.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.074     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X11Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.833    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X11Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.771%)  route 0.074ns (33.229%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.148     1.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.074     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X15Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.837    -0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X15Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.771%)  route 0.074ns (33.229%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.148     1.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.074     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X15Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.838    -0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X15Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        -2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X3Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.066     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X2Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.868    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X2Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.418%)  route 0.114ns (43.582%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.148     1.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.114     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X12Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.838    -0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X12Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        -2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X11Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.122     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.837    -0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.202%)  route 0.115ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.148     1.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.115     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    SLICE_X12Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.838    -0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X12Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.544%)  route 0.118ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.148     1.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.118     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X12Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.838    -0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X12Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.201%)  route 0.120ns (44.799%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.148     1.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.120     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X12Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.837    -0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X12Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_MMCM
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.456ns (19.702%)  route 1.859ns (80.298%))
  Logic Levels:           0  
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.859     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X3Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X3Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.456ns (19.702%)  route 1.859ns (80.298%))
  Logic Levels:           0  
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.859     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X3Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X3Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.456ns (19.702%)  route 1.859ns (80.298%))
  Logic Levels:           0  
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.859     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X3Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X3Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.601%)  route 1.757ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.757     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X14Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.601%)  route 1.757ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.757     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X14Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.601%)  route 1.757ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.757     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X14Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.601%)  route 1.757ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.570    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.757     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X14Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X14Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 1.309ns (64.799%)  route 0.711ns (35.201%))
  Logic Levels:           0  
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.566    -1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X14Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309    -0.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.711     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.998ns  (logic 1.336ns (66.850%)  route 0.662ns (33.150%))
  Logic Levels:           0  
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.566    -1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -0.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.662     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X12Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 1.314ns (67.110%)  route 0.644ns (32.890%))
  Logic Levels:           0  
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.566    -1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314    -0.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.644     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X13Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X13Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.367ns (55.323%)  route 0.296ns (44.677%))
  Logic Levels:           0  
  Clock Path Skew:        5.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.444    -2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.367    -1.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.296    -1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.452    -2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X8Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.385    -1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.279    -1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.569     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.453    -2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X10Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.385    -1.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X10Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.569     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X10Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.453    -2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.385    -1.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.279    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.569     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.454    -2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X10Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.385    -1.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X10Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.569     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X10Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    -2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.519    -2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X4Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.337    -1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X4Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X4Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        5.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.520    -2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X7Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.337    -1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.320    -1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X7Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X7Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.337ns (44.689%)  route 0.417ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        5.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.444    -2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.337    -1.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.417    -1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.451    -2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X9Y40          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.337    -1.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.438    -1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X9Y41          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.568     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X9Y41          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.772ns  (logic 0.367ns (47.520%)  route 0.405ns (52.480%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    -2.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.516    -2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.367    -1.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.405    -1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y38          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y38          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_MMCM
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 3.977ns (43.386%)  route 5.190ns (56.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.560    -1.488    Mux_INST/i_clk
    SLICE_X13Y18         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456    -1.032 r  Mux_INST/BUS_SORTIE_reg[15]/Q
                         net (fo=3, routed)           5.190     4.158    BUS_SORTIE[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.680 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.680    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 3.963ns (44.566%)  route 4.930ns (55.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.560    -1.488    Mux_INST/i_clk
    SLICE_X13Y18         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456    -1.032 r  Mux_INST/BUS_SORTIE_reg[13]/Q
                         net (fo=3, routed)           4.930     3.898    BUS_SORTIE[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.405 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.405    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.796ns  (logic 3.974ns (45.179%)  route 4.822ns (54.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.562    -1.486    Mux_INST/i_clk
    SLICE_X11Y17         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.030 r  Mux_INST/BUS_SORTIE_reg[12]/Q
                         net (fo=3, routed)           4.822     3.792    BUS_SORTIE[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.310 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.310    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.298ns  (logic 3.971ns (47.859%)  route 4.327ns (52.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.560    -1.488    Mux_INST/i_clk
    SLICE_X13Y18         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456    -1.032 r  Mux_INST/BUS_SORTIE_reg[14]/Q
                         net (fo=3, routed)           4.327     3.295    BUS_SORTIE[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.810 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.810    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 3.964ns (48.557%)  route 4.200ns (51.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.562    -1.486    Mux_INST/i_clk
    SLICE_X11Y17         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.030 r  Mux_INST/BUS_SORTIE_reg[9]/Q
                         net (fo=3, routed)           4.200     3.170    BUS_SORTIE[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     6.678 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.678    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 3.960ns (51.959%)  route 3.661ns (48.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.562    -1.486    Mux_INST/i_clk
    SLICE_X11Y17         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456    -1.030 r  Mux_INST/BUS_SORTIE_reg[11]/Q
                         net (fo=3, routed)           3.661     2.631    BUS_SORTIE[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     6.135 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.135    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 3.981ns (54.756%)  route 3.290ns (45.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.560    -1.488    Mux_INST/i_clk
    SLICE_X13Y18         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456    -1.032 r  Mux_INST/BUS_SORTIE_reg[10]/Q
                         net (fo=3, routed)           3.290     2.258    BUS_SORTIE[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     5.783 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.783    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 4.124ns (58.178%)  route 2.964ns (41.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.563    -1.485    Mux_INST/i_clk
    SLICE_X9Y16          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.419    -1.066 r  Mux_INST/BUS_SORTIE_reg[1]/Q
                         net (fo=3, routed)           2.964     1.899    BUS_SORTIE[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705     5.603 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.603    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 4.027ns (58.052%)  route 2.910ns (41.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.566    -1.482    Mux_INST/i_clk
    SLICE_X8Y14          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.964 r  Mux_INST/BUS_SORTIE_reg[3]/Q
                         net (fo=3, routed)           2.910     1.946    BUS_SORTIE[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.455 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.455    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 3.962ns (58.630%)  route 2.796ns (41.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.562    -1.486    Mux_INST/i_clk
    SLICE_X9Y17          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456    -1.030 r  Mux_INST/BUS_SORTIE_reg[6]/Q
                         net (fo=3, routed)           2.796     1.766    BUS_SORTIE[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     5.272 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.272    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.347ns (66.340%)  route 0.683ns (33.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.563    -0.678    Mux_INST/i_clk
    SLICE_X9Y16          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.537 r  Mux_INST/BUS_SORTIE_reg[0]/Q
                         net (fo=3, routed)           0.683     0.146    BUS_SORTIE[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.352 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.352    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.357ns (66.284%)  route 0.690ns (33.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.562    -0.679    Mux_INST/i_clk
    SLICE_X9Y17          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  Mux_INST/BUS_SORTIE_reg[5]/Q
                         net (fo=3, routed)           0.690     0.152    BUS_SORTIE[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.367 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.367    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.346ns (64.476%)  route 0.742ns (35.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.562    -0.679    Mux_INST/i_clk
    SLICE_X11Y17         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  Mux_INST/BUS_SORTIE_reg[8]/Q
                         net (fo=3, routed)           0.742     0.204    BUS_SORTIE[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     1.409 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.409    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.366ns (65.078%)  route 0.733ns (34.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.564    -0.677    Mux_INST/i_clk
    SLICE_X8Y14          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.513 r  Mux_INST/BUS_SORTIE_reg[2]/Q
                         net (fo=3, routed)           0.733     0.220    BUS_SORTIE[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.422 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.422    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.343ns (62.765%)  route 0.797ns (37.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.562    -0.679    Mux_INST/i_clk
    SLICE_X9Y17          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  Mux_INST/BUS_SORTIE_reg[7]/Q
                         net (fo=3, routed)           0.797     0.259    BUS_SORTIE[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.460 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.460    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.374ns (63.890%)  route 0.776ns (36.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.564    -0.677    Mux_INST/i_clk
    SLICE_X8Y14          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.513 r  Mux_INST/BUS_SORTIE_reg[4]/Q
                         net (fo=3, routed)           0.776     0.263    BUS_SORTIE[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.473 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.473    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.348ns (61.009%)  route 0.862ns (38.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.562    -0.679    Mux_INST/i_clk
    SLICE_X9Y17          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  Mux_INST/BUS_SORTIE_reg[6]/Q
                         net (fo=3, routed)           0.862     0.324    BUS_SORTIE[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.531 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.531    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.374ns (61.126%)  route 0.874ns (38.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.564    -0.677    Mux_INST/i_clk
    SLICE_X8Y14          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.513 r  Mux_INST/BUS_SORTIE_reg[3]/Q
                         net (fo=3, routed)           0.874     0.361    BUS_SORTIE[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.571 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.571    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.413ns (59.779%)  route 0.950ns (40.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.563    -0.678    Mux_INST/i_clk
    SLICE_X9Y16          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.128    -0.550 r  Mux_INST/BUS_SORTIE_reg[1]/Q
                         net (fo=3, routed)           0.950     0.400    BUS_SORTIE[1]
    E19                  OBUF (Prop_obuf_I_O)         1.285     1.685 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.685    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.367ns (54.910%)  route 1.123ns (45.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        0.561    -0.680    Mux_INST/i_clk
    SLICE_X13Y18         FDRE                                         r  Mux_INST/BUS_SORTIE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  Mux_INST/BUS_SORTIE_reg[10]/Q
                         net (fo=3, routed)           1.123     0.584    BUS_SORTIE[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.810 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.810    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MMCM
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MMCM'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.029ns (1.771%)  route 1.609ns (98.229%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MMCM fall edge)
                                                      5.000     5.000 f  
    C15                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     5.353 f  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.833    MMCM_INST/inst/clk_in1_MMCM
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.319     2.514 f  MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.710     3.224    MMCM_INST/inst/clkfbout_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.253 f  MMCM_INST/inst/clkf_buf/O
                         net (fo=1, routed)           0.899     4.152    MMCM_INST/inst/clkfbout_buf_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MMCM'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.091ns (2.540%)  route 3.492ns (97.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clkfbout_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -1.977    MMCM_INST/inst/clkfbout_buf_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_MMCM

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/cmptr_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.754ns  (logic 1.593ns (33.511%)  route 3.161ns (66.489%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          1.386     4.754    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.511    -2.084    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/cmptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.754ns  (logic 1.593ns (33.511%)  route 3.161ns (66.489%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          1.386     4.754    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.511    -2.084    FIR_SIN_INST/i_clk_fast
    SLICE_X3Y19          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/cmptr_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.485ns  (logic 1.593ns (35.526%)  route 2.892ns (64.474%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          1.117     4.485    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.512    -2.083    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y18          FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.052ns  (logic 1.593ns (39.326%)  route 2.458ns (60.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.683     4.052    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510    -2.085    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.052ns  (logic 1.593ns (39.326%)  route 2.458ns (60.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.683     4.052    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510    -2.085    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.052ns  (logic 1.593ns (39.326%)  route 2.458ns (60.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.683     4.052    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510    -2.085    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.052ns  (logic 1.593ns (39.326%)  route 2.458ns (60.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.683     4.052    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.510    -2.085    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y18          FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.049ns  (logic 1.593ns (39.353%)  route 2.455ns (60.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.681     4.049    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.509    -2.086    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.049ns  (logic 1.593ns (39.353%)  route 2.455ns (60.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.681     4.049    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.509    -2.086    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.049ns  (logic 1.593ns (39.353%)  route 2.455ns (60.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.152     3.368 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.681     4.049    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.509    -2.086    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.254ns (21.946%)  route 0.902ns (78.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.205     1.155    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.254ns (21.946%)  route 0.902ns (78.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.205     1.155    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.254ns (21.946%)  route 0.902ns (78.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.205     1.155    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.254ns (21.946%)  route 0.902ns (78.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.205     1.155    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.889    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y16          FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.254ns (21.541%)  route 0.923ns (78.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.227     1.177    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.254ns (21.541%)  route 0.923ns (78.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.227     1.177    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.254ns (21.541%)  route 0.923ns (78.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.227     1.177    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.254ns (21.541%)  route 0.923ns (78.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.227     1.177    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.858    -0.890    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y17          FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.254ns (20.495%)  route 0.983ns (79.505%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.287     1.237    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.856    -0.892    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.254ns (20.495%)  route 0.983ns (79.505%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.697     0.906    FIR_SIN_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.044     0.950 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.287     1.237    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.856    -0.892    FIR_SIN_INST/i_clk_fast
    SLICE_X6Y19          FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_MMCM

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[7]/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.510ns  (logic 1.565ns (24.043%)  route 4.945ns (75.957%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          3.170     6.510    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y0           DSP48E1                                      r  FIR_COS_INST/add_int_reg[7]/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.545    -2.051    FIR_COS_INST/i_clk
    DSP48_X0Y0           DSP48E1                                      r  FIR_COS_INST/add_int_reg[7]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[7]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 1.565ns (24.793%)  route 4.748ns (75.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.973     6.314    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y0           DSP48E1                                      r  FIR_COS_INST/add_int_reg[7]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.545    -2.051    FIR_COS_INST/i_clk
    DSP48_X0Y0           DSP48E1                                      r  FIR_COS_INST/add_int_reg[7]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[6]/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.565ns (25.177%)  route 4.652ns (74.823%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.877     6.217    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.544    -2.052    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[7]/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.171ns  (logic 1.565ns (25.365%)  route 4.606ns (74.635%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.831     6.171    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y0           DSP48E1                                      r  FIR_COS_INST/add_int_reg[7]/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.545    -2.051    FIR_COS_INST/i_clk
    DSP48_X0Y0           DSP48E1                                      r  FIR_COS_INST/add_int_reg[7]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[6]/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.869ns  (logic 1.565ns (26.668%)  route 4.304ns (73.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.529     5.869    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.544    -2.052    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[5]/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.772ns  (logic 1.565ns (27.117%)  route 4.207ns (72.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.432     5.772    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y2           DSP48E1                                      r  FIR_COS_INST/add_int_reg[5]/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.544    -2.052    FIR_COS_INST/i_clk
    DSP48_X0Y2           DSP48E1                                      r  FIR_COS_INST/add_int_reg[5]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[6]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.719ns  (logic 1.565ns (27.371%)  route 4.153ns (72.629%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.379     5.719    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.544    -2.052    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[5]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 1.565ns (28.075%)  route 4.010ns (71.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.235     5.575    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y2           DSP48E1                                      r  FIR_COS_INST/add_int_reg[5]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.544    -2.052    FIR_COS_INST/i_clk
    DSP48_X0Y2           DSP48E1                                      r  FIR_COS_INST/add_int_reg[5]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[4]/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.463ns  (logic 1.565ns (28.651%)  route 3.898ns (71.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.123     5.463    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y3           DSP48E1                                      r  FIR_COS_INST/add_int_reg[4]/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.543    -2.053    FIR_COS_INST/i_clk
    DSP48_X0Y3           DSP48E1                                      r  FIR_COS_INST/add_int_reg[4]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[5]/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 1.565ns (28.895%)  route 3.852ns (71.105%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=27, routed)          1.775     3.216    FIR_COS_INST/RESET_G
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.340 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.077     5.417    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y2           DSP48E1                                      r  FIR_COS_INST/add_int_reg[5]/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.544    -2.052    FIR_COS_INST/i_clk
    DSP48_X0Y2           DSP48E1                                      r  FIR_COS_INST/add_int_reg[5]/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[0]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_53_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[10]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_43_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[11]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_42_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[12]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_41_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[13]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_40_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[14]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_39_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[15]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_38_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[16]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_37_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[17]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_36_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[18]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_35_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1770, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 0.248ns (5.735%)  route 4.076ns (94.265%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.160     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     2.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.916     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[19]_i_1/O
                         net (fo=1, routed)           0.000     4.324    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[19]
    SLICE_X11Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X11Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 0.248ns (5.738%)  route 4.074ns (94.262%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.160     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124     2.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.914     4.198    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.322 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[18]_i_1/O
                         net (fo=1, routed)           0.000     4.322    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[18]
    SLICE_X11Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X11Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 0.398ns (9.297%)  route 3.883ns (90.703%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.964     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y45         LUT5 (Prop_lut5_I4_O)        0.124     2.088 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.975     3.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     3.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.600     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.150     3.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.343     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 0.398ns (9.297%)  route 3.883ns (90.703%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.964     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y45         LUT5 (Prop_lut5_I4_O)        0.124     2.088 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.975     3.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     3.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.600     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.150     3.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.343     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 0.398ns (9.297%)  route 3.883ns (90.703%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.964     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y45         LUT5 (Prop_lut5_I4_O)        0.124     2.088 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.975     3.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     3.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.600     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.150     3.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.343     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 0.398ns (9.297%)  route 3.883ns (90.703%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.964     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y45         LUT5 (Prop_lut5_I4_O)        0.124     2.088 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.975     3.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     3.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.600     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.150     3.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.343     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 0.398ns (9.297%)  route 3.883ns (90.703%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.964     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y45         LUT5 (Prop_lut5_I4_O)        0.124     2.088 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.975     3.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     3.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.600     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.150     3.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.343     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 0.398ns (9.297%)  route 3.883ns (90.703%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.964     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y45         LUT5 (Prop_lut5_I4_O)        0.124     2.088 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.975     3.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     3.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.600     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.150     3.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.343     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 0.124ns (2.913%)  route 4.133ns (97.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.007     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124     3.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.126     4.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 0.124ns (2.913%)  route 4.133ns (97.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.007     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124     3.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.126     4.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.000ns (0.000%)  route 0.529ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.529     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.000ns (0.000%)  route 0.529ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.529     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.000ns (0.000%)  route 0.529ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.529     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.045ns (8.141%)  route 0.508ns (91.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.508     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X30Y40         LUT5 (Prop_lut5_I1_O)        0.045     0.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.045ns (7.836%)  route 0.529ns (92.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.529     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y41         LUT5 (Prop_lut5_I3_O)        0.045     0.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.045ns (7.809%)  route 0.531ns (92.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.531     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y41         LUT5 (Prop_lut5_I3_O)        0.045     0.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[1]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.045ns (7.747%)  route 0.536ns (92.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.536     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.045ns (7.106%)  route 0.588ns (92.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.045     0.633 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.045ns (7.104%)  route 0.588ns (92.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.045     0.633 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.000ns (0.000%)  route 0.642ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.642     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C





