{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639187000943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639187000944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 19:43:20 2021 " "Processing started: Fri Dec 10 19:43:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639187000944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187000944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187000944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639187001444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639187001444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/calculator_cm_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/calculator_cm_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator_Cm_Comparator-behave " "Found design unit 1: Calculator_Cm_Comparator-behave" {  } { { "sensor/Calculator_Cm_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_Comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator_Cm_Comparator " "Found entity 1: Calculator_Cm_Comparator" {  } { { "sensor/Calculator_Cm_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/calculator_cm_counter_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/calculator_cm_counter_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator_Cm_Counter_One-behave " "Found design unit 1: Calculator_Cm_Counter_One-behave" {  } { { "sensor/Calculator_Cm_Counter_One.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_Counter_One.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator_Cm_Counter_One " "Found entity 1: Calculator_Cm_Counter_One" {  } { { "sensor/Calculator_Cm_Counter_One.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_Counter_One.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/calculator_cm_counter_two.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/calculator_cm_counter_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator_Cm_Counter_Two-behave " "Found design unit 1: Calculator_Cm_Counter_Two-behave" {  } { { "sensor/Calculator_Cm_Counter_Two.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_Counter_Two.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator_Cm_Counter_Two " "Found entity 1: Calculator_Cm_Counter_Two" {  } { { "sensor/Calculator_Cm_Counter_Two.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_Counter_Two.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/calculator_cm_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/calculator_cm_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator_Cm_FSM-behave " "Found design unit 1: Calculator_Cm_FSM-behave" {  } { { "sensor/Calculator_Cm_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator_Cm_FSM " "Found entity 1: Calculator_Cm_FSM" {  } { { "sensor/Calculator_Cm_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/distance_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/distance_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_Calculator-behave " "Found design unit 1: Distance_Calculator-behave" {  } { { "sensor/Distance_Calculator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_Calculator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_Calculator " "Found entity 1: Distance_Calculator" {  } { { "sensor/Distance_Calculator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_Calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/distance_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/distance_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_Counter-behave " "Found design unit 1: Distance_Counter-behave" {  } { { "sensor/Distance_Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_Counter " "Found entity 1: Distance_Counter" {  } { { "sensor/Distance_Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/distance_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/distance_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_Decoder-behave " "Found design unit 1: Distance_Decoder-behave" {  } { { "sensor/Distance_Decoder.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_Decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_Decoder " "Found entity 1: Distance_Decoder" {  } { { "sensor/Distance_Decoder.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/distance_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/distance_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_FSM-behave " "Found design unit 1: Distance_FSM-behave" {  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_FSM " "Found entity 1: Distance_FSM" {  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/hcsr04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/hcsr04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HCSR04-behave " "Found design unit 1: HCSR04-behave" {  } { { "sensor/HCSR04.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013566 ""} { "Info" "ISGN_ENTITY_NAME" "1 HCSR04 " "Found entity 1: HCSR04" {  } { { "sensor/HCSR04.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/sensor_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/sensor_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_Comparator-behave " "Found design unit 1: Sensor_Comparator-behave" {  } { { "sensor/Sensor_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_Comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013569 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Comparator " "Found entity 1: Sensor_Comparator" {  } { { "sensor/Sensor_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/sensor_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/sensor_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_Counter-behave " "Found design unit 1: Sensor_Counter-behave" {  } { { "sensor/Sensor_Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013569 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Counter " "Found entity 1: Sensor_Counter" {  } { { "sensor/Sensor_Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor/sensor_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor/sensor_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_FSM-behave " "Found design unit 1: Sensor_FSM-behave" {  } { { "sensor/Sensor_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_FSM " "Found entity 1: Sensor_FSM" {  } { { "sensor/Sensor_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behave " "Found design unit 1: RAM-behave" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013584 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_Comparator-behave " "Found design unit 1: RAM_Comparator-behave" {  } { { "ram/RAM_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_Comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013584 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_Comparator " "Found entity 1: RAM_Comparator" {  } { { "ram/RAM_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_Counter-behave " "Found design unit 1: RAM_Counter-behave" {  } { { "ram/RAM_Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013599 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_Counter " "Found entity 1: RAM_Counter" {  } { { "ram/RAM_Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_FSM-behave " "Found design unit 1: RAM_FSM-behave" {  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013603 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_FSM " "Found entity 1: RAM_FSM" {  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/sensor_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/sensor_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_RAM-behave " "Found design unit 1: Sensor_RAM-behave" {  } { { "ram/Sensor_RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/Sensor_RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013603 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_RAM " "Found entity 1: Sensor_RAM" {  } { { "ram/Sensor_RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/Sensor_RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial/sensor_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial/sensor_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_Serial-behave " "Found design unit 1: Sensor_Serial-behave" {  } { { "serial/Sensor_Serial.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Sensor_Serial.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Serial " "Found entity 1: Sensor_Serial" {  } { { "serial/Sensor_Serial.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Sensor_Serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial/serial_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial/serial_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_Comparator-behave " "Found design unit 1: Serial_Comparator-behave" {  } { { "serial/Serial_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_Comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013617 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Comparator " "Found entity 1: Serial_Comparator" {  } { { "serial/Serial_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial/serial_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial/serial_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_Counter-behave " "Found design unit 1: Serial_Counter-behave" {  } { { "serial/Serial_Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013617 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Counter " "Found entity 1: Serial_Counter" {  } { { "serial/Serial_Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial/serial_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial/serial_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_FSM-behave " "Found design unit 1: Serial_FSM-behave" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_FSM " "Found entity 1: Serial_FSM" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_components.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Circuit_Components-behave " "Found design unit 1: Circuit_Components-behave" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Circuit_Components " "Found entity 1: Circuit_Components" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_components_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit_components_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Circuit_Components_tb-behave " "Found design unit 1: Circuit_Components_tb-behave" {  } { { "Circuit_Components_tb.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Circuit_Components_tb " "Found entity 1: Circuit_Components_tb" {  } { { "Circuit_Components_tb.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-ComparatorBehave " "Found design unit 1: Comparator-ComparatorBehave" {  } { { "motor/Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/Comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "motor/Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/Comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-CounterBehave " "Found design unit 1: COUNTER-CounterBehave" {  } { { "motor/Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/Counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013650 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "motor/Counter.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor/onestep_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor/onestep_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneStep_FSM-One_StepBehave " "Found design unit 1: OneStep_FSM-One_StepBehave" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013650 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneStep_FSM " "Found entity 1: OneStep_FSM" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor/stepper_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor/stepper_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stepper_Motor-OneStepBehave " "Found design unit 1: Stepper_Motor-OneStepBehave" {  } { { "motor/Stepper_Motor.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/Stepper_Motor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013650 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stepper_Motor " "Found entity 1: Stepper_Motor" {  } { { "motor/Stepper_Motor.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/Stepper_Motor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639187013650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuit_Components " "Elaborating entity \"Circuit_Components\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639187013777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HCSR04 HCSR04:instantiate_hcsr04 " "Elaborating entity \"HCSR04\" for hierarchy \"HCSR04:instantiate_hcsr04\"" {  } { { "Circuit_Components.vhd" "instantiate_hcsr04" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013781 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sen_ref_one HCSR04.vhd(149) " "VHDL Signal Declaration warning at HCSR04.vhd(149): used explicit default value for signal \"sen_ref_one\" because signal was never assigned a value" {  } { { "sensor/HCSR04.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639187013782 "|Circuit_Components|HCSR04:instantiate_hcsr04"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sen_ref_two HCSR04.vhd(150) " "VHDL Signal Declaration warning at HCSR04.vhd(150): used explicit default value for signal \"sen_ref_two\" because signal was never assigned a value" {  } { { "sensor/HCSR04.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "calc_ref HCSR04.vhd(166) " "VHDL Signal Declaration warning at HCSR04.vhd(166): used explicit default value for signal \"calc_ref\" because signal was never assigned a value" {  } { { "sensor/HCSR04.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 166 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_FSM HCSR04:instantiate_hcsr04\|Sensor_FSM:instaniate_sensor_fsm " "Elaborating entity \"Sensor_FSM\" for hierarchy \"HCSR04:instantiate_hcsr04\|Sensor_FSM:instaniate_sensor_fsm\"" {  } { { "sensor/HCSR04.vhd" "instaniate_sensor_fsm" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Sensor_FSM.vhd(36) " "VHDL Process Statement warning at Sensor_FSM.vhd(36): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "sensor/Sensor_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_FSM.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Sensor_FSM:instaniate_sensor_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Sensor_FSM.vhd(36) " "Inferred latch for \"next_state\[0\]\" at Sensor_FSM.vhd(36)" {  } { { "sensor/Sensor_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_FSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Sensor_FSM:instaniate_sensor_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Sensor_FSM.vhd(36) " "Inferred latch for \"next_state\[1\]\" at Sensor_FSM.vhd(36)" {  } { { "sensor/Sensor_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_FSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Sensor_FSM:instaniate_sensor_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Sensor_FSM.vhd(36) " "Inferred latch for \"next_state\[2\]\" at Sensor_FSM.vhd(36)" {  } { { "sensor/Sensor_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_FSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Sensor_FSM:instaniate_sensor_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_Counter HCSR04:instantiate_hcsr04\|Sensor_Counter:instantiate_sensor_count " "Elaborating entity \"Sensor_Counter\" for hierarchy \"HCSR04:instantiate_hcsr04\|Sensor_Counter:instantiate_sensor_count\"" {  } { { "sensor/HCSR04.vhd" "instantiate_sensor_count" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_Comparator HCSR04:instantiate_hcsr04\|Sensor_Comparator:instantiate_sensor_compar " "Elaborating entity \"Sensor_Comparator\" for hierarchy \"HCSR04:instantiate_hcsr04\|Sensor_Comparator:instantiate_sensor_compar\"" {  } { { "sensor/HCSR04.vhd" "instantiate_sensor_compar" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reference_one Sensor_Comparator.vhd(22) " "VHDL Process Statement warning at Sensor_Comparator.vhd(22): signal \"reference_one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor/Sensor_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_Comparator.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Sensor_Comparator:instantiate_sensor_compar"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reference_two Sensor_Comparator.vhd(22) " "VHDL Process Statement warning at Sensor_Comparator.vhd(22): signal \"reference_two\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor/Sensor_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_Comparator.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Sensor_Comparator:instantiate_sensor_compar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_FSM HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm " "Elaborating entity \"Distance_FSM\" for hierarchy \"HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm\"" {  } { { "sensor/HCSR04.vhd" "instaniate_dist_fsm" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Distance_FSM.vhd(34) " "VHDL Process Statement warning at Distance_FSM.vhd(34): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Distance_FSM:instaniate_dist_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Distance_FSM.vhd(34) " "Inferred latch for \"next_state\[0\]\" at Distance_FSM.vhd(34)" {  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Distance_FSM:instaniate_dist_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Distance_FSM.vhd(34) " "Inferred latch for \"next_state\[1\]\" at Distance_FSM.vhd(34)" {  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Distance_FSM:instaniate_dist_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Distance_FSM.vhd(34) " "Inferred latch for \"next_state\[2\]\" at Distance_FSM.vhd(34)" {  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 "|Circuit_Components|HCSR04:instantiate_hcsr04|Distance_FSM:instaniate_dist_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_Counter HCSR04:instantiate_hcsr04\|Distance_Counter:instantiate_dist_count " "Elaborating entity \"Distance_Counter\" for hierarchy \"HCSR04:instantiate_hcsr04\|Distance_Counter:instantiate_dist_count\"" {  } { { "sensor/HCSR04.vhd" "instantiate_dist_count" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_Calculator HCSR04:instantiate_hcsr04\|Distance_Calculator:instantiate_dist_calc " "Elaborating entity \"Distance_Calculator\" for hierarchy \"HCSR04:instantiate_hcsr04\|Distance_Calculator:instantiate_dist_calc\"" {  } { { "sensor/HCSR04.vhd" "instantiate_dist_calc" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_Decoder HCSR04:instantiate_hcsr04\|Distance_Decoder:instantiate_dist_decoder " "Elaborating entity \"Distance_Decoder\" for hierarchy \"HCSR04:instantiate_hcsr04\|Distance_Decoder:instantiate_dist_decoder\"" {  } { { "sensor/HCSR04.vhd" "instantiate_dist_decoder" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator_Cm_FSM HCSR04:instantiate_hcsr04\|Calculator_Cm_FSM:instantiate_calc_cm_fsm " "Elaborating entity \"Calculator_Cm_FSM\" for hierarchy \"HCSR04:instantiate_hcsr04\|Calculator_Cm_FSM:instantiate_calc_cm_fsm\"" {  } { { "sensor/HCSR04.vhd" "instantiate_calc_cm_fsm" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013800 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Calculator_Cm_FSM.vhd(37) " "VHDL Process Statement warning at Calculator_Cm_FSM.vhd(37): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "sensor/Calculator_Cm_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_FSM.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639187013800 "|Circuit_Components|HCSR04:instantiate_hcsr04|Calculator_Cm_FSM:instantiate_calc_cm_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Calculator_Cm_FSM.vhd(37) " "Inferred latch for \"next_state\[0\]\" at Calculator_Cm_FSM.vhd(37)" {  } { { "sensor/Calculator_Cm_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_FSM.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013800 "|Circuit_Components|HCSR04:instantiate_hcsr04|Calculator_Cm_FSM:instantiate_calc_cm_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Calculator_Cm_FSM.vhd(37) " "Inferred latch for \"next_state\[1\]\" at Calculator_Cm_FSM.vhd(37)" {  } { { "sensor/Calculator_Cm_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_FSM.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013800 "|Circuit_Components|HCSR04:instantiate_hcsr04|Calculator_Cm_FSM:instantiate_calc_cm_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Calculator_Cm_FSM.vhd(37) " "Inferred latch for \"next_state\[2\]\" at Calculator_Cm_FSM.vhd(37)" {  } { { "sensor/Calculator_Cm_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_FSM.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013800 "|Circuit_Components|HCSR04:instantiate_hcsr04|Calculator_Cm_FSM:instantiate_calc_cm_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator_Cm_Counter_One HCSR04:instantiate_hcsr04\|Calculator_Cm_Counter_One:instantiate_calc_cm_count_one " "Elaborating entity \"Calculator_Cm_Counter_One\" for hierarchy \"HCSR04:instantiate_hcsr04\|Calculator_Cm_Counter_One:instantiate_calc_cm_count_one\"" {  } { { "sensor/HCSR04.vhd" "instantiate_calc_cm_count_one" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator_Cm_Comparator HCSR04:instantiate_hcsr04\|Calculator_Cm_Comparator:instantiate_calc_cm_compar " "Elaborating entity \"Calculator_Cm_Comparator\" for hierarchy \"HCSR04:instantiate_hcsr04\|Calculator_Cm_Comparator:instantiate_calc_cm_compar\"" {  } { { "sensor/HCSR04.vhd" "instantiate_calc_cm_compar" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013815 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reference Calculator_Cm_Comparator.vhd(21) " "VHDL Process Statement warning at Calculator_Cm_Comparator.vhd(21): signal \"reference\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor/Calculator_Cm_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_Comparator.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013816 "|Circuit_Components|HCSR04:instantiate_hcsr04|Calculator_Cm_Comparator:instantiate_calc_cm_compar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator_Cm_Counter_Two HCSR04:instantiate_hcsr04\|Calculator_Cm_Counter_Two:instantiate_calc_cm_count_two " "Elaborating entity \"Calculator_Cm_Counter_Two\" for hierarchy \"HCSR04:instantiate_hcsr04\|Calculator_Cm_Counter_Two:instantiate_calc_cm_count_two\"" {  } { { "sensor/HCSR04.vhd" "instantiate_calc_cm_count_two" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/HCSR04.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_RAM Sensor_RAM:instantiate_sensor_ram " "Elaborating entity \"Sensor_RAM\" for hierarchy \"Sensor_RAM:instantiate_sensor_ram\"" {  } { { "Circuit_Components.vhd" "instantiate_sensor_ram" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013816 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ref Sensor_RAM.vhd(68) " "VHDL Signal Declaration warning at Sensor_RAM.vhd(68): used explicit default value for signal \"ref\" because signal was never assigned a value" {  } { { "ram/Sensor_RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/Sensor_RAM.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639187013816 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FSM Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm " "Elaborating entity \"RAM_FSM\" for hierarchy \"Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\"" {  } { { "ram/Sensor_RAM.vhd" "instaniate_ram_fsm" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/Sensor_RAM.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013816 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state RAM_FSM.vhd(39) " "VHDL Process Statement warning at RAM_FSM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639187013816 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM_FSM:instaniate_ram_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] RAM_FSM.vhd(39) " "Inferred latch for \"next_state\[0\]\" at RAM_FSM.vhd(39)" {  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013816 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM_FSM:instaniate_ram_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] RAM_FSM.vhd(39) " "Inferred latch for \"next_state\[1\]\" at RAM_FSM.vhd(39)" {  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013816 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM_FSM:instaniate_ram_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] RAM_FSM.vhd(39) " "Inferred latch for \"next_state\[2\]\" at RAM_FSM.vhd(39)" {  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013816 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM_FSM:instaniate_ram_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Counter Sensor_RAM:instantiate_sensor_ram\|RAM_Counter:instantiate_ram_count " "Elaborating entity \"RAM_Counter\" for hierarchy \"Sensor_RAM:instantiate_sensor_ram\|RAM_Counter:instantiate_ram_count\"" {  } { { "ram/Sensor_RAM.vhd" "instantiate_ram_count" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/Sensor_RAM.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Comparator Sensor_RAM:instantiate_sensor_ram\|RAM_Comparator:instantiate_ram_comp " "Elaborating entity \"RAM_Comparator\" for hierarchy \"Sensor_RAM:instantiate_sensor_ram\|RAM_Comparator:instantiate_ram_comp\"" {  } { { "ram/Sensor_RAM.vhd" "instantiate_ram_comp" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/Sensor_RAM.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reference RAM_Comparator.vhd(21) " "VHDL Process Statement warning at RAM_Comparator.vhd(21): signal \"reference\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram/RAM_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_Comparator.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM_Comparator:instantiate_ram_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Sensor_RAM:instantiate_sensor_ram\|RAM:instaniate_ram " "Elaborating entity \"RAM\" for hierarchy \"Sensor_RAM:instantiate_sensor_ram\|RAM:instaniate_ram\"" {  } { { "ram/Sensor_RAM.vhd" "instaniate_ram" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/Sensor_RAM.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in RAM.vhd(39) " "VHDL Process Statement warning at RAM.vhd(39): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory RAM.vhd(42) " "VHDL Process Statement warning at RAM.vhd(42): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_signal RAM.vhd(45) " "VHDL Process Statement warning at RAM.vhd(45): signal \"data_out_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out_signal RAM.vhd(34) " "VHDL Process Statement warning at RAM.vhd(34): inferring latch(es) for signal or variable \"data_out_signal\", which holds its previous value in one or more paths through the process" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_signal\[0\] RAM.vhd(34) " "Inferred latch for \"data_out_signal\[0\]\" at RAM.vhd(34)" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_signal\[1\] RAM.vhd(34) " "Inferred latch for \"data_out_signal\[1\]\" at RAM.vhd(34)" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_signal\[2\] RAM.vhd(34) " "Inferred latch for \"data_out_signal\[2\]\" at RAM.vhd(34)" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_signal\[3\] RAM.vhd(34) " "Inferred latch for \"data_out_signal\[3\]\" at RAM.vhd(34)" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_signal\[4\] RAM.vhd(34) " "Inferred latch for \"data_out_signal\[4\]\" at RAM.vhd(34)" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_signal\[5\] RAM.vhd(34) " "Inferred latch for \"data_out_signal\[5\]\" at RAM.vhd(34)" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_signal\[6\] RAM.vhd(34) " "Inferred latch for \"data_out_signal\[6\]\" at RAM.vhd(34)" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_signal\[7\] RAM.vhd(34) " "Inferred latch for \"data_out_signal\[7\]\" at RAM.vhd(34)" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_signal\[8\] RAM.vhd(34) " "Inferred latch for \"data_out_signal\[8\]\" at RAM.vhd(34)" {  } { { "ram/RAM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 "|Circuit_Components|Sensor_RAM:instantiate_sensor_ram|RAM:instaniate_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_Serial Sensor_Serial:instantiate_sensor_serial " "Elaborating entity \"Sensor_Serial\" for hierarchy \"Sensor_Serial:instantiate_sensor_serial\"" {  } { { "Circuit_Components.vhd" "instantiate_sensor_serial" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013833 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ref Sensor_Serial.vhd(59) " "VHDL Signal Declaration warning at Sensor_Serial.vhd(59): used explicit default value for signal \"ref\" because signal was never assigned a value" {  } { { "serial/Sensor_Serial.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Sensor_Serial.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639187013848 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_FSM Sensor_Serial:instantiate_sensor_serial\|Serial_FSM:instaniate_serial_fsm " "Elaborating entity \"Serial_FSM\" for hierarchy \"Sensor_Serial:instantiate_sensor_serial\|Serial_FSM:instaniate_serial_fsm\"" {  } { { "serial/Sensor_Serial.vhd" "instaniate_serial_fsm" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Sensor_Serial.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013849 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in Serial_FSM.vhd(75) " "VHDL Process Statement warning at Serial_FSM.vhd(75): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_FSM:instaniate_serial_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in Serial_FSM.vhd(93) " "VHDL Process Statement warning at Serial_FSM.vhd(93): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_FSM:instaniate_serial_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in Serial_FSM.vhd(111) " "VHDL Process Statement warning at Serial_FSM.vhd(111): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_FSM:instaniate_serial_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in Serial_FSM.vhd(129) " "VHDL Process Statement warning at Serial_FSM.vhd(129): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_FSM:instaniate_serial_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in Serial_FSM.vhd(147) " "VHDL Process Statement warning at Serial_FSM.vhd(147): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_FSM:instaniate_serial_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in Serial_FSM.vhd(165) " "VHDL Process Statement warning at Serial_FSM.vhd(165): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_FSM:instaniate_serial_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in Serial_FSM.vhd(183) " "VHDL Process Statement warning at Serial_FSM.vhd(183): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_FSM:instaniate_serial_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in Serial_FSM.vhd(201) " "VHDL Process Statement warning at Serial_FSM.vhd(201): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_FSM.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_FSM:instaniate_serial_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_Counter Sensor_Serial:instantiate_sensor_serial\|Serial_Counter:instantiate_serial_count " "Elaborating entity \"Serial_Counter\" for hierarchy \"Sensor_Serial:instantiate_sensor_serial\|Serial_Counter:instantiate_serial_count\"" {  } { { "serial/Sensor_Serial.vhd" "instantiate_serial_count" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Sensor_Serial.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_Comparator Sensor_Serial:instantiate_sensor_serial\|Serial_Comparator:instantiate_serial_comp " "Elaborating entity \"Serial_Comparator\" for hierarchy \"Sensor_Serial:instantiate_sensor_serial\|Serial_Comparator:instantiate_serial_comp\"" {  } { { "serial/Sensor_Serial.vhd" "instantiate_serial_comp" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Sensor_Serial.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reference Serial_Comparator.vhd(21) " "VHDL Process Statement warning at Serial_Comparator.vhd(21): signal \"reference\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_Comparator.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_Comparator:instantiate_serial_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_Comparator Sensor_Serial:instantiate_sensor_serial\|Serial_Comparator:StartComp " "Elaborating entity \"Serial_Comparator\" for hierarchy \"Sensor_Serial:instantiate_sensor_serial\|Serial_Comparator:StartComp\"" {  } { { "serial/Sensor_Serial.vhd" "StartComp" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Sensor_Serial.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reference Serial_Comparator.vhd(21) " "VHDL Process Statement warning at Serial_Comparator.vhd(21): signal \"reference\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serial/Serial_Comparator.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Serial_Comparator.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 "|Circuit_Components|Sensor_Serial:instantiate_sensor_serial|Serial_Comparator:StartComp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_Counter Sensor_Serial:instantiate_sensor_serial\|Serial_Counter:StartCounter " "Elaborating entity \"Serial_Counter\" for hierarchy \"Sensor_Serial:instantiate_sensor_serial\|Serial_Counter:StartCounter\"" {  } { { "serial/Sensor_Serial.vhd" "StartCounter" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/serial/Sensor_Serial.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stepper_Motor Stepper_Motor:instantiate_motor " "Elaborating entity \"Stepper_Motor\" for hierarchy \"Stepper_Motor:instantiate_motor\"" {  } { { "Circuit_Components.vhd" "instantiate_motor" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER Stepper_Motor:instantiate_motor\|COUNTER:Counter1 " "Elaborating entity \"COUNTER\" for hierarchy \"Stepper_Motor:instantiate_motor\|COUNTER:Counter1\"" {  } { { "motor/Stepper_Motor.vhd" "Counter1" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/Stepper_Motor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Stepper_Motor:instantiate_motor\|Comparator:Comparator1 " "Elaborating entity \"Comparator\" for hierarchy \"Stepper_Motor:instantiate_motor\|Comparator:Comparator1\"" {  } { { "motor/Stepper_Motor.vhd" "Comparator1" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/Stepper_Motor.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneStep_FSM Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1 " "Elaborating entity \"OneStep_FSM\" for hierarchy \"Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\"" {  } { { "motor/Stepper_Motor.vhd" "FSM1" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/Stepper_Motor.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187013867 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state OneStep_FSM.vhd(25) " "VHDL Process Statement warning at OneStep_FSM.vhd(25): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639187013867 "|Circuit_Components|Stepper_Motor:instantiate_motor|OneStep_FSM:FSM1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_rst_fsm OneStep_FSM.vhd(25) " "VHDL Process Statement warning at OneStep_FSM.vhd(25): inferring latch(es) for signal or variable \"count_rst_fsm\", which holds its previous value in one or more paths through the process" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639187013867 "|Circuit_Components|Stepper_Motor:instantiate_motor|OneStep_FSM:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_rst_fsm OneStep_FSM.vhd(25) " "Inferred latch for \"count_rst_fsm\" at OneStep_FSM.vhd(25)" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013867 "|Circuit_Components|Stepper_Motor:instantiate_motor|OneStep_FSM:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] OneStep_FSM.vhd(25) " "Inferred latch for \"next_state\[0\]\" at OneStep_FSM.vhd(25)" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013867 "|Circuit_Components|Stepper_Motor:instantiate_motor|OneStep_FSM:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] OneStep_FSM.vhd(25) " "Inferred latch for \"next_state\[1\]\" at OneStep_FSM.vhd(25)" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013867 "|Circuit_Components|Stepper_Motor:instantiate_motor|OneStep_FSM:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] OneStep_FSM.vhd(25) " "Inferred latch for \"next_state\[2\]\" at OneStep_FSM.vhd(25)" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187013867 "|Circuit_Components|Stepper_Motor:instantiate_motor|OneStep_FSM:FSM1"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "HCSR04:instantiate_hcsr04\|Sensor_FSM:instaniate_sensor_fsm\|Mux1 " "Found clock multiplexer HCSR04:instantiate_hcsr04\|Sensor_FSM:instaniate_sensor_fsm\|Mux1" {  } { { "sensor/Sensor_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_FSM.vhd" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1639187014307 "|Circuit_Components|HCSR04:instantiate_hcsr04|Sensor_FSM:instaniate_sensor_fsm|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1639187014307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HCSR04:instantiate_hcsr04\|Sensor_FSM:instaniate_sensor_fsm\|next_state\[1\] " "LATCH primitive \"HCSR04:instantiate_hcsr04\|Sensor_FSM:instaniate_sensor_fsm\|next_state\[1\]\" is permanently enabled" {  } { { "sensor/Sensor_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_FSM.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1639187014831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HCSR04:instantiate_hcsr04\|Sensor_FSM:instaniate_sensor_fsm\|next_state\[0\] " "LATCH primitive \"HCSR04:instantiate_hcsr04\|Sensor_FSM:instaniate_sensor_fsm\|next_state\[0\]\" is permanently enabled" {  } { { "sensor/Sensor_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Sensor_FSM.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1639187014831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HCSR04:instantiate_hcsr04\|Calculator_Cm_FSM:instantiate_calc_cm_fsm\|next_state\[1\] " "LATCH primitive \"HCSR04:instantiate_hcsr04\|Calculator_Cm_FSM:instantiate_calc_cm_fsm\|next_state\[1\]\" is permanently enabled" {  } { { "sensor/Calculator_Cm_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_FSM.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1639187014831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HCSR04:instantiate_hcsr04\|Calculator_Cm_FSM:instantiate_calc_cm_fsm\|next_state\[0\] " "LATCH primitive \"HCSR04:instantiate_hcsr04\|Calculator_Cm_FSM:instantiate_calc_cm_fsm\|next_state\[0\]\" is permanently enabled" {  } { { "sensor/Calculator_Cm_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Calculator_Cm_FSM.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1639187014831 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639187016297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|next_state\[2\] " "Latch Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|current_state\[2\]" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639187016515 ""}  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639187016515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|next_state\[1\] " "Latch Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|current_state\[2\]" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639187016515 ""}  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639187016515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|next_state\[0\] " "Latch Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal Stepper_Motor:instantiate_motor\|OneStep_FSM:FSM1\|current_state\[2\]" {  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639187016515 ""}  } { { "motor/OneStep_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/motor/OneStep_FSM.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639187016515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm\|next_state\[1\] " "Latch HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm\|current_state\[0\]" {  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639187016515 ""}  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639187016515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm\|next_state\[0\] " "Latch HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm\|current_state\[1\] " "Ports D and ENA on the latch are fed by the same signal HCSR04:instantiate_hcsr04\|Distance_FSM:instaniate_dist_fsm\|current_state\[1\]" {  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639187016515 ""}  } { { "sensor/Distance_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/sensor/Distance_FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639187016515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|next_state\[2\] " "Latch Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|current_state\[2\]" {  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639187016515 ""}  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639187016515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|next_state\[1\] " "Latch Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|current_state\[2\]" {  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639187016530 ""}  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639187016530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|next_state\[0\] " "Latch Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal Sensor_RAM:instantiate_sensor_ram\|RAM_FSM:instaniate_ram_fsm\|current_state\[2\]" {  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639187016530 ""}  } { { "ram/RAM_FSM.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/ram/RAM_FSM.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639187016530 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dis_one\[0\] VCC " "Pin \"dis_one\[0\]\" is stuck at VCC" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639187018209 "|Circuit_Components|dis_one[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dis_one\[1\] GND " "Pin \"dis_one\[1\]\" is stuck at GND" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639187018209 "|Circuit_Components|dis_one[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dis_one\[2\] GND " "Pin \"dis_one\[2\]\" is stuck at GND" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639187018209 "|Circuit_Components|dis_one[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dis_one\[3\] GND " "Pin \"dis_one\[3\]\" is stuck at GND" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639187018209 "|Circuit_Components|dis_one[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dis_one\[4\] GND " "Pin \"dis_one\[4\]\" is stuck at GND" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639187018209 "|Circuit_Components|dis_one[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dis_one\[5\] GND " "Pin \"dis_one\[5\]\" is stuck at GND" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639187018209 "|Circuit_Components|dis_one[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dis_one\[6\] GND " "Pin \"dis_one\[6\]\" is stuck at GND" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639187018209 "|Circuit_Components|dis_one[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dis_hundred\[1\] VCC " "Pin \"dis_hundred\[1\]\" is stuck at VCC" {  } { { "Circuit_Components.vhd" "" { Text "C:/Users/jrurs/OneDrive - North Central College/NCC/Inside School/Engineering Classes/FPGA Design (ELEC 470)/Final Project/Circuit_Components.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639187018209 "|Circuit_Components|dis_hundred[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639187018209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639187018805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639187021335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639187021335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3793 " "Implemented 3793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639187021779 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639187021779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3753 " "Implemented 3753 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639187021779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639187021779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639187021830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 19:43:41 2021 " "Processing ended: Fri Dec 10 19:43:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639187021830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639187021830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639187021830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639187021830 ""}
