// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "09/15/2020 15:18:46"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module board (
	clk,
	clk2,
	display,
	grounds,
	rowwrite,
	colread);
input 	clk;
input 	clk2;
output 	[6:0] display;
output 	[3:0] grounds;
output 	[3:0] rowwrite;
input 	[3:0] colread;

// Design Ports Information
// clk	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[0]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[6]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grounds[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grounds[1]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grounds[2]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grounds[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rowwrite[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rowwrite[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rowwrite[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rowwrite[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk2	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// colread[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// colread[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// colread[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// colread[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("project1_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \clk~input_o ;
wire \display[0]~output_o ;
wire \display[1]~output_o ;
wire \display[2]~output_o ;
wire \display[3]~output_o ;
wire \display[4]~output_o ;
wire \display[5]~output_o ;
wire \display[6]~output_o ;
wire \grounds[0]~output_o ;
wire \grounds[1]~output_o ;
wire \grounds[2]~output_o ;
wire \grounds[3]~output_o ;
wire \rowwrite[0]~output_o ;
wire \rowwrite[1]~output_o ;
wire \rowwrite[2]~output_o ;
wire \rowwrite[3]~output_o ;
wire \clk2~input_o ;
wire \clk2~inputclkctrl_outclk ;
wire \sseg|clk1[0]~45_combout ;
wire \sseg|clk1[1]~15_combout ;
wire \sseg|clk1[1]~16 ;
wire \sseg|clk1[2]~17_combout ;
wire \sseg|clk1[2]~18 ;
wire \sseg|clk1[3]~19_combout ;
wire \sseg|clk1[3]~20 ;
wire \sseg|clk1[4]~21_combout ;
wire \sseg|clk1[4]~22 ;
wire \sseg|clk1[5]~23_combout ;
wire \sseg|clk1[5]~24 ;
wire \sseg|clk1[6]~25_combout ;
wire \sseg|clk1[6]~26 ;
wire \sseg|clk1[7]~27_combout ;
wire \sseg|clk1[7]~28 ;
wire \sseg|clk1[8]~29_combout ;
wire \sseg|clk1[8]~30 ;
wire \sseg|clk1[9]~31_combout ;
wire \sseg|clk1[9]~32 ;
wire \sseg|clk1[10]~33_combout ;
wire \sseg|clk1[10]~34 ;
wire \sseg|clk1[11]~35_combout ;
wire \sseg|clk1[11]~36 ;
wire \sseg|clk1[12]~37_combout ;
wire \sseg|clk1[12]~38 ;
wire \sseg|clk1[13]~39_combout ;
wire \sseg|clk1[13]~40 ;
wire \sseg|clk1[14]~41_combout ;
wire \sseg|clk1[14]~42 ;
wire \sseg|clk1[15]~43_combout ;
wire \sseg|clk1[15]~clkctrl_outclk ;
wire \sseg|count[0]~1_combout ;
wire \sseg|count[1]~0_combout ;
wire \cpu|Mux179~0_combout ;
wire \kp1|clk1[15]~2_cout ;
wire \kp1|clk1[15]~4_cout ;
wire \kp1|clk1[15]~6_cout ;
wire \kp1|clk1[15]~8_cout ;
wire \kp1|clk1[15]~10_cout ;
wire \kp1|clk1[15]~12_cout ;
wire \kp1|clk1[15]~14_cout ;
wire \kp1|clk1[15]~16_cout ;
wire \kp1|clk1[15]~18_cout ;
wire \kp1|clk1[15]~20_cout ;
wire \kp1|clk1[15]~22_cout ;
wire \kp1|clk1[15]~24_cout ;
wire \kp1|clk1[15]~26_cout ;
wire \kp1|clk1[15]~28_cout ;
wire \kp1|clk1[15]~29_combout ;
wire \kp1|clk1[15]~clkctrl_outclk ;
wire \colread[0]~input_o ;
wire \colread[3]~input_o ;
wire \colread[1]~input_o ;
wire \colread[2]~input_o ;
wire \kp1|WideAnd0~0_combout ;
wire \kp1|rowpressed[1]~feeder_combout ;
wire \kp1|rowwrite[3]~feeder_combout ;
wire \kp1|rowwrite[0]~0_combout ;
wire \kp1|rowwrite[1]~1_combout ;
wire \kp1|Equal1~0_combout ;
wire \kp1|rowpressed_buffer1[0]~feeder_combout ;
wire \kp1|rowpressed_buffer1[1]~feeder_combout ;
wire \kp1|rowpressed_buffer1[4]~feeder_combout ;
wire \kp1|rowpressed_buffer1[5]~feeder_combout ;
wire \kp1|rowpressed_debounced~13_combout ;
wire \kp1|rowpressed_debounced~14_combout ;
wire \kp1|rowpressed_buffer1[9]~feeder_combout ;
wire \kp1|rowpressed_buffer1[11]~feeder_combout ;
wire \kp1|rowpressed_debounced~12_combout ;
wire \kp1|rowpressed_debounced~10_combout ;
wire \kp1|rowpressed_debounced~9_combout ;
wire \kp1|rowpressed_debounced~8_combout ;
wire \kp1|rowpressed_debounced~11_combout ;
wire \kp1|rowpressed_debounced~15_combout ;
wire \kp1|pressedcol[3][0]~0_combout ;
wire \kp1|rowpressed_buffer3[0]~feeder_combout ;
wire \kp1|rowpressed_buffer3[1]~feeder_combout ;
wire \kp1|rowpressed_buffer3[4]~feeder_combout ;
wire \kp1|rowpressed_buffer3[5]~feeder_combout ;
wire \kp1|rowpressed_buffer3[9]~feeder_combout ;
wire \kp1|rowpressed_buffer3[11]~feeder_combout ;
wire \kp1|rowpressed_debounced~20_combout ;
wire \kp1|rowpressed_debounced~21_combout ;
wire \kp1|rowpressed_debounced~22_combout ;
wire \kp1|rowpressed_debounced~18_combout ;
wire \kp1|rowpressed_debounced~17_combout ;
wire \kp1|rowpressed_debounced~16_combout ;
wire \kp1|rowpressed_debounced~19_combout ;
wire \kp1|rowpressed_debounced~23_combout ;
wire \kp1|Equal2~0_combout ;
wire \kp1|rowpressed_buffer2[0]~feeder_combout ;
wire \kp1|rowpressed_buffer2[1]~feeder_combout ;
wire \kp1|rowpressed_debounced~30_combout ;
wire \kp1|rowpressed_buffer2[5]~feeder_combout ;
wire \kp1|rowpressed_buffer2[7]~feeder_combout ;
wire \kp1|rowpressed_debounced~29_combout ;
wire \kp1|rowpressed_buffer2[9]~feeder_combout ;
wire \kp1|rowpressed_buffer2[11]~feeder_combout ;
wire \kp1|rowpressed_debounced~28_combout ;
wire \kp1|rowpressed_debounced~26_combout ;
wire \kp1|rowpressed_debounced~25_combout ;
wire \kp1|rowpressed_debounced~24_combout ;
wire \kp1|rowpressed_debounced~27_combout ;
wire \kp1|rowpressed_debounced~31_combout ;
wire \kp1|rowpressed[0]~feeder_combout ;
wire \kp1|Equal0~0_combout ;
wire \kp1|rowpressed_buffer0[0]~feeder_combout ;
wire \kp1|rowpressed_buffer0[2]~feeder_combout ;
wire \kp1|rowpressed_buffer0[5]~feeder_combout ;
wire \kp1|rowpressed_buffer0[6]~feeder_combout ;
wire \kp1|rowpressed_buffer0[7]~feeder_combout ;
wire \kp1|rowpressed_buffer0[11]~feeder_combout ;
wire \kp1|rowpressed_debounced~6_combout ;
wire \kp1|rowpressed_debounced~4_combout ;
wire \kp1|rowpressed_debounced~5_combout ;
wire \kp1|rowpressed_debounced~1_combout ;
wire \kp1|rowpressed_debounced~2_combout ;
wire \kp1|rowpressed_debounced~0_combout ;
wire \kp1|rowpressed_debounced~3_combout ;
wire \kp1|rowpressed_debounced~7_combout ;
wire \kp1|keypressed~0_combout ;
wire \kp1|keypressed_buffer[0]~feeder_combout ;
wire \cpu|Add3~0_combout ;
wire \kp1|pressedcol[0][1]~q ;
wire \kp1|pressedcol[0][3]~feeder_combout ;
wire \kp1|pressedcol[0][3]~q ;
wire \kp1|pressedcol[0][0]~feeder_combout ;
wire \kp1|pressedcol[0][0]~q ;
wire \kp1|pressedcol[2][2]~q ;
wire \kp1|pressedcol[2][3]~q ;
wire \kp1|pressedcol[0][2]~q ;
wire \kp1|keyread[3]~4_combout ;
wire \kp1|keyread[3]~7_combout ;
wire \kp1|pressedcol[1][1]~q ;
wire \kp1|pressedcol[1][3]~feeder_combout ;
wire \kp1|pressedcol[1][3]~q ;
wire \kp1|pressedcol[1][0]~feeder_combout ;
wire \kp1|pressedcol[1][0]~q ;
wire \kp1|pressedcol[1][2]~q ;
wire \kp1|keyread[3]~0_combout ;
wire \kp1|keyread[3]~1_combout ;
wire \kp1|pressedcol[2][0]~q ;
wire \kp1|pressedcol[2][1]~q ;
wire \kp1|keyread[3]~5_combout ;
wire \kp1|pressedcol[3][3]~q ;
wire \kp1|pressedcol[3][2]~feeder_combout ;
wire \kp1|pressedcol[3][2]~q ;
wire \kp1|pressedcol[3][0]~feeder_combout ;
wire \kp1|pressedcol[3][0]~q ;
wire \kp1|pressedcol[3][1]~q ;
wire \kp1|keyread~2_combout ;
wire \kp1|keyread~3_combout ;
wire \kp1|keyread[3]~6_combout ;
wire \kp1|keyread[3]~8_combout ;
wire \kp1|always6~0_combout ;
wire \cpu|Add3~3 ;
wire \cpu|Add3~4_combout ;
wire \cpu|Mux141~0_combout ;
wire \kp1|keyread[1]~9_combout ;
wire \kp1|keyread[1]~10_combout ;
wire \kp1|keyread[2]~12_combout ;
wire \kp1|keyread[1]~13_combout ;
wire \kp1|keyread[1]~11_combout ;
wire \kp1|keyread[1]~14_combout ;
wire \kp1|keyread[1]~15_combout ;
wire \cpu|Add0~3_combout ;
wire \cpu|pc[0]~13 ;
wire \cpu|pc[1]~14_combout ;
wire \cpu|pc[4]~22_combout ;
wire \cpu|pc[4]~23_combout ;
wire \cpu|regbank[0][14]~22_combout ;
wire \cpu|regbank[0][14]~29_combout ;
wire \cpu|regbank[0][1]~q ;
wire \cpu|regbank[1][11]~28_combout ;
wire \cpu|regbank[1][1]~q ;
wire \cpu|Add0~1_combout ;
wire \cpu|pc[1]~15 ;
wire \cpu|pc[2]~17 ;
wire \cpu|pc[3]~18_combout ;
wire \cpu|Mux184~0_combout ;
wire \cpu|Mux231~1_combout ;
wire \cpu|Mux231~6_combout ;
wire \cpu|Mux232~0_combout ;
wire \cpu|Mux231~2_combout ;
wire \cpu|Mux232~1_combout ;
wire \cpu|Mux232~2_combout ;
wire \cpu|Add4~5_combout ;
wire \cpu|regbank[2][6]~27_combout ;
wire \cpu|regbank[2][3]~q ;
wire \cpu|regbank[0][3]~q ;
wire \cpu|regbank[1][3]~q ;
wire \cpu|Mux172~2_combout ;
wire \cpu|Mux172~3_combout ;
wire \cpu|Add4~6_combout ;
wire \cpu|Add4~0_combout ;
wire \cpu|regbank[5][9]~23_combout ;
wire \cpu|regbank[5][3]~q ;
wire \cpu|regbank[4][3]~q ;
wire \cpu|regbank[6][6]~41_combout ;
wire \cpu|regbank[6][3]~q ;
wire \cpu|Mux156~0_combout ;
wire \cpu|Mux156~1_combout ;
wire \cpu|Add4~4_combout ;
wire \cpu|regbank[2][2]~q ;
wire \cpu|regbank[3][6]~30_combout ;
wire \cpu|regbank[3][2]~q ;
wire \cpu|regbank[1][2]~q ;
wire \cpu|regbank[0][2]~q ;
wire \cpu|Mux173~2_combout ;
wire \cpu|Mux173~3_combout ;
wire \cpu|Add4~2_combout ;
wire \cpu|Add4~8_combout ;
wire \cpu|Mux157~2_combout ;
wire \cpu|Mux157~3_combout ;
wire \cpu|regbank[5][2]~q ;
wire \cpu|regbank[6][2]~q ;
wire \cpu|Mux157~0_combout ;
wire \cpu|Mux157~1_combout ;
wire \cpu|Add4~7_combout ;
wire \cpu|regbank[5][1]~q ;
wire \cpu|regbank[6][1]~q ;
wire \cpu|regbank[4][1]~q ;
wire \cpu|Mux158~0_combout ;
wire \cpu|Mux158~1_combout ;
wire \cpu|Add4~9_combout ;
wire \cpu|Mux174~0_combout ;
wire \cpu|Mux174~1_combout ;
wire \cpu|Add4~10_combout ;
wire \cpu|Mux143~0_combout ;
wire \cpu|regbank[5][0]~q ;
wire \cpu|regbank[4][0]~q ;
wire \cpu|Mux159~0_combout ;
wire \cpu|Mux159~1_combout ;
wire \cpu|regbank[3][0]~q ;
wire \cpu|regbank[2][0]~q ;
wire \cpu|regbank[1][0]~q ;
wire \cpu|regbank[0][0]~q ;
wire \cpu|Mux159~2_combout ;
wire \cpu|Mux159~3_combout ;
wire \cpu|Add4~12_combout ;
wire \cpu|Mux175~0_combout ;
wire \cpu|Mux175~1_combout ;
wire \cpu|Mux175~2_combout ;
wire \cpu|Mux175~3_combout ;
wire \cpu|Add4~11_combout ;
wire \cpu|Add4~14_cout ;
wire \cpu|Add4~16 ;
wire \cpu|Add4~18 ;
wire \cpu|Add4~20 ;
wire \cpu|Add4~21_combout ;
wire \cpu|Mux232~3_combout ;
wire \cpu|Mux140~0_combout ;
wire \cpu|regbank[3][3]~q ;
wire \cpu|Mux156~2_combout ;
wire \cpu|Mux156~3_combout ;
wire \cpu|Mux156~4_combout ;
wire \cpu|Mux184~1_combout ;
wire \cpu|Add3~7 ;
wire \cpu|Add3~8_combout ;
wire \cpu|Mux139~0_combout ;
wire \cpu|regbank[2][4]~q ;
wire \cpu|regbank[3][4]~q ;
wire \cpu|regbank[0][4]~q ;
wire \cpu|regbank[1][4]~q ;
wire \cpu|Mux171~2_combout ;
wire \cpu|Mux171~3_combout ;
wire \cpu|regbank[6][4]~q ;
wire \cpu|regbank[4][4]~q ;
wire \cpu|regbank[5][4]~q ;
wire \cpu|Mux171~0_combout ;
wire \cpu|Mux171~1_combout ;
wire \cpu|Mux171~4_combout ;
wire \cpu|Mux231~4_combout ;
wire \cpu|Mux231~0_combout ;
wire \cpu|Mux231~5_combout ;
wire \cpu|Add4~3_combout ;
wire \cpu|Mux155~0_combout ;
wire \cpu|Mux155~1_combout ;
wire \cpu|Add4~1_combout ;
wire \cpu|Add4~22 ;
wire \cpu|Add4~23_combout ;
wire \cpu|Mux231~7_combout ;
wire \cpu|regbank[7][4]~0_combout ;
wire \cpu|regbank[7][8]~26_combout ;
wire \cpu|Decoder0~0_combout ;
wire \cpu|regbank[7][14]~44_combout ;
wire \cpu|regbank[7][14]~45_combout ;
wire \cpu|regbank[7][4]~q ;
wire \cpu|Add3~9 ;
wire \cpu|Add3~10_combout ;
wire \cpu|Mux138~0_combout ;
wire \cpu|regbank[1][5]~q ;
wire \cpu|regbank[0][5]~q ;
wire \cpu|Mux154~2_combout ;
wire \cpu|regbank[3][5]~q ;
wire \cpu|regbank[2][5]~q ;
wire \cpu|Mux154~3_combout ;
wire \cpu|regbank[5][5]~q ;
wire \cpu|regbank[6][5]~q ;
wire \cpu|regbank[4][5]~q ;
wire \cpu|Mux154~0_combout ;
wire \cpu|Mux154~1_combout ;
wire \cpu|Add4~29_combout ;
wire \cpu|Mux170~0_combout ;
wire \cpu|Mux170~1_combout ;
wire \cpu|Mux170~2_combout ;
wire \cpu|Mux170~3_combout ;
wire \cpu|Add4~30_combout ;
wire \cpu|Add4~24 ;
wire \cpu|Add4~31_combout ;
wire \cpu|Mux154~4_combout ;
wire \cpu|Mux170~4_combout ;
wire \cpu|Mux230~1_combout ;
wire \cpu|Mux230~0_combout ;
wire \cpu|Mux230~2_combout ;
wire \cpu|Mux230~3_combout ;
wire \cpu|regbank[7][5]~4_combout ;
wire \cpu|regbank[7][5]~q ;
wire \cpu|Add3~11 ;
wire \cpu|Add3~12_combout ;
wire \cpu|Mux137~0_combout ;
wire \cpu|regbank[5][6]~q ;
wire \cpu|regbank[4][6]~q ;
wire \cpu|regbank[6][6]~q ;
wire \cpu|Mux169~0_combout ;
wire \cpu|Mux169~1_combout ;
wire \cpu|regbank[3][6]~q ;
wire \cpu|regbank[0][6]~q ;
wire \cpu|regbank[1][6]~q ;
wire \cpu|Mux169~2_combout ;
wire \cpu|regbank[2][6]~q ;
wire \cpu|Mux169~3_combout ;
wire \cpu|Mux169~4_combout ;
wire \cpu|Mux153~0_combout ;
wire \cpu|Mux153~1_combout ;
wire \cpu|Mux153~2_combout ;
wire \cpu|Mux153~3_combout ;
wire \cpu|Mux153~4_combout ;
wire \cpu|Mux229~0_combout ;
wire \cpu|Mux229~1_combout ;
wire \cpu|Mux229~2_combout ;
wire \cpu|Add4~28_combout ;
wire \cpu|Add4~27_combout ;
wire \cpu|Add4~32 ;
wire \cpu|Add4~33_combout ;
wire \cpu|Mux229~3_combout ;
wire \cpu|regbank[7][6]~3_combout ;
wire \cpu|regbank[7][6]~q ;
wire \cpu|Add3~13 ;
wire \cpu|Add3~14_combout ;
wire \cpu|Add4~26_combout ;
wire \cpu|Mux136~0_combout ;
wire \cpu|regbank[5][7]~q ;
wire \cpu|regbank[6][7]~q ;
wire \cpu|regbank[4][7]~q ;
wire \cpu|Mux152~0_combout ;
wire \cpu|Mux152~1_combout ;
wire \cpu|regbank[0][7]~q ;
wire \cpu|regbank[1][7]~q ;
wire \cpu|Mux152~2_combout ;
wire \cpu|regbank[2][7]~q ;
wire \cpu|regbank[3][7]~q ;
wire \cpu|Mux152~3_combout ;
wire \cpu|Add4~25_combout ;
wire \cpu|Add4~34 ;
wire \cpu|Add4~35_combout ;
wire \cpu|Mux152~4_combout ;
wire \cpu|Mux228~0_combout ;
wire \cpu|Mux228~1_combout ;
wire \cpu|Mux228~2_combout ;
wire \cpu|Mux228~3_combout ;
wire \cpu|regbank[7][7]~11_combout ;
wire \cpu|regbank[7][7]~q ;
wire \cpu|Mux168~0_combout ;
wire \cpu|Mux168~1_combout ;
wire \cpu|Mux168~2_combout ;
wire \cpu|Mux168~3_combout ;
wire \cpu|Mux168~4_combout ;
wire \cpu|Add0~5_combout ;
wire \cpu|pc[3]~19 ;
wire \cpu|pc[4]~21 ;
wire \cpu|pc[5]~25 ;
wire \cpu|pc[6]~27 ;
wire \cpu|pc[7]~28_combout ;
wire \cpu|Mux196~0_combout ;
wire \cpu|Mux196~1_combout ;
wire \ram1|ram~1975feeder_combout ;
wire \ram1|ram~3415_combout ;
wire \cpu|memwt~0_combout ;
wire \ram1|ram~3471_combout ;
wire \ram1|ram~3533_combout ;
wire \ram1|ram~1975_q ;
wire \ram1|ram~3419_combout ;
wire \ram1|ram~3534_combout ;
wire \ram1|ram~1847_q ;
wire \ram1|ram~2716_combout ;
wire \ram1|ram~3421_combout ;
wire \ram1|ram~3535_combout ;
wire \ram1|ram~2039_q ;
wire \ram1|ram~3417_combout ;
wire \ram1|ram~3532_combout ;
wire \ram1|ram~1911_q ;
wire \ram1|ram~2717_combout ;
wire \ram1|ram~2007feeder_combout ;
wire \ram1|ram~3405_combout ;
wire \ram1|ram~3523_combout ;
wire \ram1|ram~2007_q ;
wire \ram1|ram~3401_combout ;
wire \ram1|ram~3520_combout ;
wire \ram1|ram~1879_q ;
wire \ram1|ram~1815feeder_combout ;
wire \ram1|ram~3403_combout ;
wire \ram1|ram~3522_combout ;
wire \ram1|ram~1815_q ;
wire \ram1|ram~3399_combout ;
wire \ram1|ram~3521_combout ;
wire \ram1|ram~1943_q ;
wire \ram1|ram~2709_combout ;
wire \ram1|ram~2710_combout ;
wire \ram1|ram~1959feeder_combout ;
wire \ram1|ram~3393_combout ;
wire \ram1|ram~3524_combout ;
wire \ram1|ram~1959_q ;
wire \ram1|ram~1895feeder_combout ;
wire \ram1|ram~3390_combout ;
wire \ram1|ram~3525_combout ;
wire \ram1|ram~1895_q ;
wire \ram1|ram~3395_combout ;
wire \ram1|ram~3526_combout ;
wire \ram1|ram~1831_q ;
wire \ram1|ram~2711_combout ;
wire \ram1|ram~3397_combout ;
wire \ram1|ram~3527_combout ;
wire \ram1|ram~2023_q ;
wire \ram1|ram~2712_combout ;
wire \ram1|ram~1927feeder_combout ;
wire \ram1|ram~3409_combout ;
wire \ram1|ram~3528_combout ;
wire \ram1|ram~1927_q ;
wire \ram1|ram~3413_combout ;
wire \ram1|ram~3531_combout ;
wire \ram1|ram~1991_q ;
wire \ram1|ram~1863feeder_combout ;
wire \ram1|ram~3407_combout ;
wire \ram1|ram~3529_combout ;
wire \ram1|ram~1863_q ;
wire \ram1|ram~3411_combout ;
wire \ram1|ram~3530_combout ;
wire \ram1|ram~1799_q ;
wire \ram1|ram~2713_combout ;
wire \ram1|ram~2714_combout ;
wire \ram1|ram~2715_combout ;
wire \ram1|ram~2718_combout ;
wire \ram1|ram~1655feeder_combout ;
wire \ram1|ram~3475_combout ;
wire \ram1|ram~1655_q ;
wire \ram1|ram~3472_combout ;
wire \ram1|ram~1639_q ;
wire \ram1|ram~1623feeder_combout ;
wire \ram1|ram~3473_combout ;
wire \ram1|ram~1623_q ;
wire \ram1|ram~3474_combout ;
wire \ram1|ram~1607_q ;
wire \ram1|ram~2678_combout ;
wire \ram1|ram~2679_combout ;
wire \ram1|ram~1783feeder_combout ;
wire \ram1|ram~3487_combout ;
wire \ram1|ram~1783_q ;
wire \ram1|ram~3484_combout ;
wire \ram1|ram~1767_q ;
wire \ram1|ram~1751feeder_combout ;
wire \ram1|ram~3485_combout ;
wire \ram1|ram~1751_q ;
wire \ram1|ram~3486_combout ;
wire \ram1|ram~1735_q ;
wire \ram1|ram~2685_combout ;
wire \ram1|ram~2686_combout ;
wire \ram1|ram~1559feeder_combout ;
wire \ram1|ram~3480_combout ;
wire \ram1|ram~1559_q ;
wire \ram1|ram~3483_combout ;
wire \ram1|ram~1591_q ;
wire \ram1|ram~1575feeder_combout ;
wire \ram1|ram~3481_combout ;
wire \ram1|ram~1575_q ;
wire \ram1|ram~3482_combout ;
wire \ram1|ram~1543_q ;
wire \ram1|ram~2682_combout ;
wire \ram1|ram~2683_combout ;
wire \ram1|ram~1687feeder_combout ;
wire \ram1|ram~3476_combout ;
wire \ram1|ram~1687_q ;
wire \ram1|ram~3479_combout ;
wire \ram1|ram~1719_q ;
wire \ram1|ram~1703feeder_combout ;
wire \ram1|ram~3477_combout ;
wire \ram1|ram~1703_q ;
wire \ram1|ram~3478_combout ;
wire \ram1|ram~1671_q ;
wire \ram1|ram~2680_combout ;
wire \ram1|ram~2681_combout ;
wire \ram1|ram~2684_combout ;
wire \ram1|ram~2687_combout ;
wire \ram1|ram~1239feeder_combout ;
wire \ram1|ram~3516_combout ;
wire \ram1|ram~1239_q ;
wire \ram1|ram~1255feeder_combout ;
wire \ram1|ram~3517_combout ;
wire \ram1|ram~1255_q ;
wire \ram1|ram~3518_combout ;
wire \ram1|ram~1223_q ;
wire \ram1|ram~2705_combout ;
wire \ram1|ram~3519_combout ;
wire \ram1|ram~1271_q ;
wire \ram1|ram~2706_combout ;
wire \ram1|ram~1191feeder_combout ;
wire \ram1|ram~3504_combout ;
wire \ram1|ram~1191_q ;
wire \ram1|ram~3507_combout ;
wire \ram1|ram~1207_q ;
wire \ram1|ram~1175feeder_combout ;
wire \ram1|ram~3505_combout ;
wire \ram1|ram~1175_q ;
wire \ram1|ram~3506_combout ;
wire \ram1|ram~1159_q ;
wire \ram1|ram~2698_combout ;
wire \ram1|ram~2699_combout ;
wire \ram1|ram~3721_combout ;
wire \ram1|ram~3512_combout ;
wire \ram1|ram~1063_q ;
wire \ram1|ram~3515_combout ;
wire \ram1|ram~1079_q ;
wire \ram1|ram~1047feeder_combout ;
wire \ram1|ram~3513_combout ;
wire \ram1|ram~1047_q ;
wire \ram1|ram~3514_combout ;
wire \ram1|ram~1031_q ;
wire \ram1|ram~2702_combout ;
wire \ram1|ram~2703_combout ;
wire \ram1|ram~1111feeder_combout ;
wire \ram1|ram~3508_combout ;
wire \ram1|ram~1111_q ;
wire \ram1|ram~3511_combout ;
wire \ram1|ram~1143_q ;
wire \ram1|ram~1127feeder_combout ;
wire \ram1|ram~3509_combout ;
wire \ram1|ram~1127_q ;
wire \ram1|ram~3510_combout ;
wire \ram1|ram~1095_q ;
wire \ram1|ram~2700_combout ;
wire \ram1|ram~2701_combout ;
wire \ram1|ram~2704_combout ;
wire \ram1|ram~2707_combout ;
wire \ram1|ram~1463feeder_combout ;
wire \ram1|ram~3500_combout ;
wire \ram1|ram~1463_q ;
wire \ram1|ram~1399feeder_combout ;
wire \ram1|ram~3501_combout ;
wire \ram1|ram~1399_q ;
wire \ram1|ram~3502_combout ;
wire \ram1|ram~1335_q ;
wire \ram1|ram~2695_combout ;
wire \ram1|ram~3503_combout ;
wire \ram1|ram~1527_q ;
wire \ram1|ram~2696_combout ;
wire \ram1|ram~1511feeder_combout ;
wire \ram1|ram~3491_combout ;
wire \ram1|ram~1511_q ;
wire \ram1|ram~3488_combout ;
wire \ram1|ram~1383_q ;
wire \ram1|ram~1447feeder_combout ;
wire \ram1|ram~3489_combout ;
wire \ram1|ram~1447_q ;
wire \ram1|ram~3490_combout ;
wire \ram1|ram~1319_q ;
wire \ram1|ram~2688_combout ;
wire \ram1|ram~2689_combout ;
wire \ram1|ram~1351feeder_combout ;
wire \ram1|ram~3496_combout ;
wire \ram1|ram~1351_q ;
wire \ram1|ram~3499_combout ;
wire \ram1|ram~1479_q ;
wire \ram1|ram~1415feeder_combout ;
wire \ram1|ram~3497_combout ;
wire \ram1|ram~1415_q ;
wire \ram1|ram~3498_combout ;
wire \ram1|ram~1287_q ;
wire \ram1|ram~2692_combout ;
wire \ram1|ram~2693_combout ;
wire \ram1|ram~1431feeder_combout ;
wire \ram1|ram~3492_combout ;
wire \ram1|ram~1431_q ;
wire \ram1|ram~3495_combout ;
wire \ram1|ram~1495_q ;
wire \ram1|ram~1367feeder_combout ;
wire \ram1|ram~3493_combout ;
wire \ram1|ram~1367_q ;
wire \ram1|ram~3494_combout ;
wire \ram1|ram~1303_q ;
wire \ram1|ram~2690_combout ;
wire \ram1|ram~2691_combout ;
wire \ram1|ram~2694_combout ;
wire \ram1|ram~2697_combout ;
wire \ram1|ram~2708_combout ;
wire \ram1|ram~2719_combout ;
wire \ram1|ram~487feeder_combout ;
wire \ram1|ram~3391_combout ;
wire \ram1|ram~3398_combout ;
wire \ram1|ram~487_q ;
wire \ram1|ram~3392_combout ;
wire \ram1|ram~359_q ;
wire \ram1|ram~3707_combout ;
wire \ram1|ram~3394_combout ;
wire \ram1|ram~423_q ;
wire \ram1|ram~3396_combout ;
wire \ram1|ram~295_q ;
wire \ram1|ram~2636_combout ;
wire \ram1|ram~2637_combout ;
wire \ram1|ram~503feeder_combout ;
wire \ram1|ram~3422_combout ;
wire \ram1|ram~503_q ;
wire \ram1|ram~3416_combout ;
wire \ram1|ram~439_q ;
wire \ram1|ram~375feeder_combout ;
wire \ram1|ram~3418_combout ;
wire \ram1|ram~375_q ;
wire \ram1|ram~3420_combout ;
wire \ram1|ram~311_q ;
wire \ram1|ram~2643_combout ;
wire \ram1|ram~2644_combout ;
wire \ram1|ram~407feeder_combout ;
wire \ram1|ram~3400_combout ;
wire \ram1|ram~407_q ;
wire \ram1|ram~3406_combout ;
wire \ram1|ram~471_q ;
wire \ram1|ram~3708_combout ;
wire \ram1|ram~3402_combout ;
wire \ram1|ram~343_q ;
wire \ram1|ram~3404_combout ;
wire \ram1|ram~279_q ;
wire \ram1|ram~2638_combout ;
wire \ram1|ram~2639_combout ;
wire \ram1|ram~327feeder_combout ;
wire \ram1|ram~3408_combout ;
wire \ram1|ram~327_q ;
wire \ram1|ram~3414_combout ;
wire \ram1|ram~455_q ;
wire \ram1|ram~391feeder_combout ;
wire \ram1|ram~3410_combout ;
wire \ram1|ram~391_q ;
wire \ram1|ram~3412_combout ;
wire \ram1|ram~263_q ;
wire \ram1|ram~2640_combout ;
wire \ram1|ram~2641_combout ;
wire \ram1|ram~2642_combout ;
wire \ram1|ram~2645_combout ;
wire \ram1|ram~3710_combout ;
wire \ram1|ram~3426_combout ;
wire \ram1|ram~631_q ;
wire \ram1|ram~615feeder_combout ;
wire \ram1|ram~3423_combout ;
wire \ram1|ram~615_q ;
wire \ram1|ram~3709_combout ;
wire \ram1|ram~3424_combout ;
wire \ram1|ram~599_q ;
wire \ram1|ram~3425_combout ;
wire \ram1|ram~583_q ;
wire \ram1|ram~2646_combout ;
wire \ram1|ram~2647_combout ;
wire \ram1|ram~743feeder_combout ;
wire \ram1|ram~3435_combout ;
wire \ram1|ram~743_q ;
wire \ram1|ram~3438_combout ;
wire \ram1|ram~759_q ;
wire \ram1|ram~727feeder_combout ;
wire \ram1|ram~3436_combout ;
wire \ram1|ram~727_q ;
wire \ram1|ram~3437_combout ;
wire \ram1|ram~711_q ;
wire \ram1|ram~2653_combout ;
wire \ram1|ram~2654_combout ;
wire \ram1|ram~535feeder_combout ;
wire \ram1|ram~3431_combout ;
wire \ram1|ram~535_q ;
wire \ram1|ram~3434_combout ;
wire \ram1|ram~567_q ;
wire \ram1|ram~3711_combout ;
wire \ram1|ram~3433_combout ;
wire \ram1|ram~519_q ;
wire \ram1|ram~3432_combout ;
wire \ram1|ram~551_q ;
wire \ram1|ram~2650_combout ;
wire \ram1|ram~2651_combout ;
wire \ram1|ram~679feeder_combout ;
wire \ram1|ram~3428_combout ;
wire \ram1|ram~679_q ;
wire \ram1|ram~3429_combout ;
wire \ram1|ram~647_q ;
wire \ram1|ram~2648_combout ;
wire \ram1|ram~3430_combout ;
wire \ram1|ram~695_q ;
wire \ram1|ram~663feeder_combout ;
wire \ram1|ram~3427_combout ;
wire \ram1|ram~663_q ;
wire \ram1|ram~2649_combout ;
wire \ram1|ram~2652_combout ;
wire \ram1|ram~2655_combout ;
wire \ram1|ram~183feeder_combout ;
wire \ram1|ram~3442_combout ;
wire \ram1|ram~183_q ;
wire \ram1|ram~3439_combout ;
wire \ram1|ram~167_q ;
wire \ram1|ram~3713_combout ;
wire \ram1|ram~3441_combout ;
wire \ram1|ram~135_q ;
wire \ram1|ram~3712_combout ;
wire \ram1|ram~3440_combout ;
wire \ram1|ram~151_q ;
wire \ram1|ram~2656_combout ;
wire \ram1|ram~2657_combout ;
wire \ram1|ram~215feeder_combout ;
wire \ram1|ram~3451_combout ;
wire \ram1|ram~215_q ;
wire \ram1|ram~3454_combout ;
wire \ram1|ram~247_q ;
wire \ram1|ram~231feeder_combout ;
wire \ram1|ram~3452_combout ;
wire \ram1|ram~231_q ;
wire \ram1|ram~3453_combout ;
wire \ram1|ram~199_q ;
wire \ram1|ram~2663_combout ;
wire \ram1|ram~2664_combout ;
wire \ram1|ram~39feeder_combout ;
wire \ram1|ram~3447_combout ;
wire \ram1|ram~39_q ;
wire \ram1|ram~3450_combout ;
wire \ram1|ram~55_q ;
wire \ram1|ram~23feeder_combout ;
wire \ram1|ram~3448_combout ;
wire \ram1|ram~23_q ;
wire \ram1|ram~3449_combout ;
wire \ram1|ram~7_q ;
wire \ram1|ram~2660_combout ;
wire \ram1|ram~2661_combout ;
wire \ram1|ram~87feeder_combout ;
wire \ram1|ram~3443_combout ;
wire \ram1|ram~87_q ;
wire \ram1|ram~3446_combout ;
wire \ram1|ram~119_q ;
wire \ram1|ram~103feeder_combout ;
wire \ram1|ram~3444_combout ;
wire \ram1|ram~103_q ;
wire \ram1|ram~3445_combout ;
wire \ram1|ram~71_q ;
wire \ram1|ram~2658_combout ;
wire \ram1|ram~2659_combout ;
wire \ram1|ram~2662_combout ;
wire \ram1|ram~2665_combout ;
wire \ram1|ram~2666_combout ;
wire \ram1|ram~3717_combout ;
wire \ram1|ram~3459_combout ;
wire \ram1|ram~935_q ;
wire \ram1|ram~3718_combout ;
wire \ram1|ram~3462_combout ;
wire \ram1|ram~999_q ;
wire \ram1|ram~871feeder_combout ;
wire \ram1|ram~3460_combout ;
wire \ram1|ram~871_q ;
wire \ram1|ram~3461_combout ;
wire \ram1|ram~807_q ;
wire \ram1|ram~2669_combout ;
wire \ram1|ram~2670_combout ;
wire \ram1|ram~903feeder_combout ;
wire \ram1|ram~3463_combout ;
wire \ram1|ram~903_q ;
wire \ram1|ram~839feeder_combout ;
wire \ram1|ram~3464_combout ;
wire \ram1|ram~839_q ;
wire \ram1|ram~3465_combout ;
wire \ram1|ram~775_q ;
wire \ram1|ram~2671_combout ;
wire \ram1|ram~3466_combout ;
wire \ram1|ram~967_q ;
wire \ram1|ram~2672_combout ;
wire \ram1|ram~2673_combout ;
wire \ram1|ram~3716_combout ;
wire \ram1|ram~3458_combout ;
wire \ram1|ram~983_q ;
wire \ram1|ram~3455_combout ;
wire \ram1|ram~855_q ;
wire \ram1|ram~3715_combout ;
wire \ram1|ram~3457_combout ;
wire \ram1|ram~791_q ;
wire \ram1|ram~3714_combout ;
wire \ram1|ram~3456_combout ;
wire \ram1|ram~919_q ;
wire \ram1|ram~2667_combout ;
wire \ram1|ram~2668_combout ;
wire \ram1|ram~3720_combout ;
wire \ram1|ram~3470_combout ;
wire \ram1|ram~1015_q ;
wire \ram1|ram~3719_combout ;
wire \ram1|ram~3467_combout ;
wire \ram1|ram~887_q ;
wire \ram1|ram~951feeder_combout ;
wire \ram1|ram~3468_combout ;
wire \ram1|ram~951_q ;
wire \ram1|ram~3469_combout ;
wire \ram1|ram~823_q ;
wire \ram1|ram~2674_combout ;
wire \ram1|ram~2675_combout ;
wire \ram1|ram~2676_combout ;
wire \ram1|ram~2677_combout ;
wire \data_in[7]~20_combout ;
wire \cpu|Mux174~2_combout ;
wire \cpu|regbank[2][1]~q ;
wire \cpu|Mux174~3_combout ;
wire \cpu|Mux174~4_combout ;
wire \cpu|Mux234~0_combout ;
wire \cpu|Mux234~1_combout ;
wire \cpu|Mux234~2_combout ;
wire \cpu|Add4~17_combout ;
wire \cpu|Mux234~3_combout ;
wire \cpu|Mux142~0_combout ;
wire \cpu|regbank[3][1]~q ;
wire \cpu|Mux158~2_combout ;
wire \cpu|Mux158~3_combout ;
wire \cpu|Mux158~4_combout ;
wire \cpu|Mux202~0_combout ;
wire \cpu|Mux202~1_combout ;
wire \ram1|ram~2001feeder_combout ;
wire \ram1|ram~2001_q ;
wire \ram1|ram~1873_q ;
wire \ram1|ram~1937feeder_combout ;
wire \ram1|ram~1937_q ;
wire \ram1|ram~1809_q ;
wire \ram1|ram~3213_combout ;
wire \ram1|ram~3214_combout ;
wire \ram1|ram~1969_q ;
wire \ram1|ram~1841_q ;
wire \ram1|ram~3220_combout ;
wire \ram1|ram~1905feeder_combout ;
wire \ram1|ram~1905_q ;
wire \ram1|ram~2033_q ;
wire \ram1|ram~3221_combout ;
wire \ram1|ram~1921feeder_combout ;
wire \ram1|ram~1921_q ;
wire \ram1|ram~1985_q ;
wire \ram1|ram~1793_q ;
wire \ram1|ram~1857feeder_combout ;
wire \ram1|ram~1857_q ;
wire \ram1|ram~3217_combout ;
wire \ram1|ram~3218_combout ;
wire \ram1|ram~1953feeder_combout ;
wire \ram1|ram~1953_q ;
wire \ram1|ram~2017_q ;
wire \ram1|ram~1889feeder_combout ;
wire \ram1|ram~1889_q ;
wire \ram1|ram~1825_q ;
wire \ram1|ram~3215_combout ;
wire \ram1|ram~3216_combout ;
wire \ram1|ram~3219_combout ;
wire \ram1|ram~3222_combout ;
wire \ram1|ram~1777feeder_combout ;
wire \ram1|ram~1777_q ;
wire \ram1|ram~1761_q ;
wire \ram1|ram~1745feeder_combout ;
wire \ram1|ram~1745_q ;
wire \ram1|ram~1729_q ;
wire \ram1|ram~3189_combout ;
wire \ram1|ram~3190_combout ;
wire \ram1|ram~1649feeder_combout ;
wire \ram1|ram~1649_q ;
wire \ram1|ram~1633_q ;
wire \ram1|ram~1617feeder_combout ;
wire \ram1|ram~1617_q ;
wire \ram1|ram~1601_q ;
wire \ram1|ram~3182_combout ;
wire \ram1|ram~3183_combout ;
wire \ram1|ram~1681feeder_combout ;
wire \ram1|ram~1681_q ;
wire \ram1|ram~1713_q ;
wire \ram1|ram~1697feeder_combout ;
wire \ram1|ram~1697_q ;
wire \ram1|ram~1665_q ;
wire \ram1|ram~3184_combout ;
wire \ram1|ram~3185_combout ;
wire \ram1|ram~1553feeder_combout ;
wire \ram1|ram~1553_q ;
wire \ram1|ram~1585_q ;
wire \ram1|ram~1569feeder_combout ;
wire \ram1|ram~1569_q ;
wire \ram1|ram~1537_q ;
wire \ram1|ram~3186_combout ;
wire \ram1|ram~3187_combout ;
wire \ram1|ram~3188_combout ;
wire \ram1|ram~3191_combout ;
wire \ram1|ram~1233_q ;
wire \ram1|ram~1249feeder_combout ;
wire \ram1|ram~1249_q ;
wire \ram1|ram~1217_q ;
wire \ram1|ram~3209_combout ;
wire \ram1|ram~1265_q ;
wire \ram1|ram~3210_combout ;
wire \ram1|ram~1041feeder_combout ;
wire \ram1|ram~1041_q ;
wire \ram1|ram~1025_q ;
wire \ram1|ram~3206_combout ;
wire \ram1|ram~3831_combout ;
wire \ram1|ram~1057_q ;
wire \ram1|ram~1073_q ;
wire \ram1|ram~3207_combout ;
wire \ram1|ram~1105feeder_combout ;
wire \ram1|ram~1105_q ;
wire \ram1|ram~1137_q ;
wire \ram1|ram~1121feeder_combout ;
wire \ram1|ram~1121_q ;
wire \ram1|ram~1089_q ;
wire \ram1|ram~3204_combout ;
wire \ram1|ram~3205_combout ;
wire \ram1|ram~3208_combout ;
wire \ram1|ram~1201feeder_combout ;
wire \ram1|ram~1201_q ;
wire \ram1|ram~1185_q ;
wire \ram1|ram~1169feeder_combout ;
wire \ram1|ram~1169_q ;
wire \ram1|ram~1153_q ;
wire \ram1|ram~3202_combout ;
wire \ram1|ram~3203_combout ;
wire \ram1|ram~3211_combout ;
wire \ram1|ram~1457feeder_combout ;
wire \ram1|ram~1457_q ;
wire \ram1|ram~1521_q ;
wire \ram1|ram~1393feeder_combout ;
wire \ram1|ram~1393_q ;
wire \ram1|ram~1329_q ;
wire \ram1|ram~3199_combout ;
wire \ram1|ram~3200_combout ;
wire \ram1|ram~1505feeder_combout ;
wire \ram1|ram~1505_q ;
wire \ram1|ram~1377_q ;
wire \ram1|ram~1441feeder_combout ;
wire \ram1|ram~1441_q ;
wire \ram1|ram~1313_q ;
wire \ram1|ram~3192_combout ;
wire \ram1|ram~3193_combout ;
wire \ram1|ram~1425feeder_combout ;
wire \ram1|ram~1425_q ;
wire \ram1|ram~1489_q ;
wire \ram1|ram~1361feeder_combout ;
wire \ram1|ram~1361_q ;
wire \ram1|ram~1297_q ;
wire \ram1|ram~3194_combout ;
wire \ram1|ram~3195_combout ;
wire \ram1|ram~1345feeder_combout ;
wire \ram1|ram~1345_q ;
wire \ram1|ram~1473_q ;
wire \ram1|ram~1281_q ;
wire \ram1|ram~1409feeder_combout ;
wire \ram1|ram~1409_q ;
wire \ram1|ram~3196_combout ;
wire \ram1|ram~3197_combout ;
wire \ram1|ram~3198_combout ;
wire \ram1|ram~3201_combout ;
wire \ram1|ram~3212_combout ;
wire \ram1|ram~3223_combout ;
wire \ram1|ram~3830_combout ;
wire \ram1|ram~1009_q ;
wire \ram1|ram~881_q ;
wire \ram1|ram~945feeder_combout ;
wire \ram1|ram~945_q ;
wire \ram1|ram~817feeder_combout ;
wire \ram1|ram~817_q ;
wire \ram1|ram~3178_combout ;
wire \ram1|ram~3179_combout ;
wire \ram1|ram~3826_combout ;
wire \ram1|ram~977_q ;
wire \ram1|ram~3824_combout ;
wire \ram1|ram~849_q ;
wire \ram1|ram~3825_combout ;
wire \ram1|ram~785_q ;
wire \ram1|ram~913_q ;
wire \ram1|ram~3171_combout ;
wire \ram1|ram~3172_combout ;
wire \ram1|ram~3828_combout ;
wire \ram1|ram~897_q ;
wire \ram1|ram~961_q ;
wire \ram1|ram~3829_combout ;
wire \ram1|ram~833_q ;
wire \ram1|ram~769_q ;
wire \ram1|ram~3175_combout ;
wire \ram1|ram~3176_combout ;
wire \ram1|ram~3827_combout ;
wire \ram1|ram~993_q ;
wire \ram1|ram~929_q ;
wire \ram1|ram~865feeder_combout ;
wire \ram1|ram~865_q ;
wire \ram1|ram~801_q ;
wire \ram1|ram~3173_combout ;
wire \ram1|ram~3174_combout ;
wire \ram1|ram~3177_combout ;
wire \ram1|ram~3180_combout ;
wire \ram1|ram~3821_combout ;
wire \ram1|ram~209_q ;
wire \ram1|ram~3823_combout ;
wire \ram1|ram~241_q ;
wire \ram1|ram~3822_combout ;
wire \ram1|ram~193_q ;
wire \ram1|ram~225_q ;
wire \ram1|ram~3167_combout ;
wire \ram1|ram~3168_combout ;
wire \ram1|ram~3813_combout ;
wire \ram1|ram~161_q ;
wire \ram1|ram~177_q ;
wire \ram1|ram~3815_combout ;
wire \ram1|ram~129_q ;
wire \ram1|ram~3814_combout ;
wire \ram1|ram~145_q ;
wire \ram1|ram~3160_combout ;
wire \ram1|ram~3161_combout ;
wire \ram1|ram~3820_combout ;
wire \ram1|ram~49_q ;
wire \ram1|ram~3818_combout ;
wire \ram1|ram~17_q ;
wire \ram1|ram~3819_combout ;
wire \ram1|ram~1_q ;
wire \ram1|ram~3164_combout ;
wire \ram1|ram~33_q ;
wire \ram1|ram~3165_combout ;
wire \ram1|ram~3817_combout ;
wire \ram1|ram~113_q ;
wire \ram1|ram~81_q ;
wire \ram1|ram~3816_combout ;
wire \ram1|ram~97_q ;
wire \ram1|ram~65_q ;
wire \ram1|ram~3162_combout ;
wire \ram1|ram~3163_combout ;
wire \ram1|ram~3166_combout ;
wire \ram1|ram~3169_combout ;
wire \ram1|ram~625feeder_combout ;
wire \ram1|ram~625_q ;
wire \ram1|ram~609_q ;
wire \ram1|ram~3810_combout ;
wire \ram1|ram~593_q ;
wire \ram1|ram~577_q ;
wire \ram1|ram~3150_combout ;
wire \ram1|ram~3151_combout ;
wire \ram1|ram~529feeder_combout ;
wire \ram1|ram~529_q ;
wire \ram1|ram~561_q ;
wire \ram1|ram~3811_combout ;
wire \ram1|ram~513_q ;
wire \ram1|ram~545_q ;
wire \ram1|ram~3154_combout ;
wire \ram1|ram~3155_combout ;
wire \ram1|ram~657feeder_combout ;
wire \ram1|ram~657_q ;
wire \ram1|ram~689_q ;
wire \ram1|ram~673feeder_combout ;
wire \ram1|ram~673_q ;
wire \ram1|ram~641_q ;
wire \ram1|ram~3152_combout ;
wire \ram1|ram~3153_combout ;
wire \ram1|ram~3156_combout ;
wire \ram1|ram~737feeder_combout ;
wire \ram1|ram~737_q ;
wire \ram1|ram~753_q ;
wire \ram1|ram~3812_combout ;
wire \ram1|ram~705_q ;
wire \ram1|ram~721_q ;
wire \ram1|ram~3157_combout ;
wire \ram1|ram~3158_combout ;
wire \ram1|ram~3159_combout ;
wire \ram1|ram~3170_combout ;
wire \ram1|ram~3809_combout ;
wire \ram1|ram~433_q ;
wire \ram1|ram~497_q ;
wire \ram1|ram~369feeder_combout ;
wire \ram1|ram~369_q ;
wire \ram1|ram~305_q ;
wire \ram1|ram~3147_combout ;
wire \ram1|ram~3148_combout ;
wire \ram1|ram~417feeder_combout ;
wire \ram1|ram~417_q ;
wire \ram1|ram~3805_combout ;
wire \ram1|ram~289_q ;
wire \ram1|ram~3140_combout ;
wire \ram1|ram~481feeder_combout ;
wire \ram1|ram~481_q ;
wire \ram1|ram~353_q ;
wire \ram1|ram~3141_combout ;
wire \ram1|ram~465feeder_combout ;
wire \ram1|ram~465_q ;
wire \ram1|ram~401feeder_combout ;
wire \ram1|ram~401_q ;
wire \ram1|ram~3806_combout ;
wire \ram1|ram~273_q ;
wire \ram1|ram~337_q ;
wire \ram1|ram~3142_combout ;
wire \ram1|ram~3143_combout ;
wire \ram1|ram~3807_combout ;
wire \ram1|ram~321_q ;
wire \ram1|ram~449_q ;
wire \ram1|ram~3808_combout ;
wire \ram1|ram~257_q ;
wire \ram1|ram~385_q ;
wire \ram1|ram~3144_combout ;
wire \ram1|ram~3145_combout ;
wire \ram1|ram~3146_combout ;
wire \ram1|ram~3149_combout ;
wire \ram1|ram~3181_combout ;
wire \data_in[1]~29_combout ;
wire \data_in[1]~30_combout ;
wire \cpu|regbank[4][13]~25_combout ;
wire \cpu|regbank[4][2]~q ;
wire \cpu|Mux173~0_combout ;
wire \cpu|Mux173~1_combout ;
wire \cpu|Mux173~4_combout ;
wire \cpu|Mux157~4_combout ;
wire \cpu|Mux233~1_combout ;
wire \cpu|Mux233~0_combout ;
wire \cpu|Mux233~2_combout ;
wire \cpu|Add4~19_combout ;
wire \cpu|Mux233~3_combout ;
wire \cpu|regbank[7][2]~6_combout ;
wire \cpu|regbank[7][2]~q ;
wire \cpu|Add3~5 ;
wire \cpu|Add3~6_combout ;
wire \cpu|regbank[7][3]~10_combout ;
wire \cpu|regbank[7][3]~q ;
wire \cpu|Mux172~0_combout ;
wire \cpu|Mux172~1_combout ;
wire \cpu|Mux172~4_combout ;
wire \cpu|Mux200~0_combout ;
wire \cpu|Mux200~1_combout ;
wire \ram1|ram~1779feeder_combout ;
wire \ram1|ram~1779_q ;
wire \ram1|ram~1763_q ;
wire \ram1|ram~1747feeder_combout ;
wire \ram1|ram~1747_q ;
wire \ram1|ram~1731_q ;
wire \ram1|ram~2181_combout ;
wire \ram1|ram~2182_combout ;
wire \ram1|ram~1619feeder_combout ;
wire \ram1|ram~1619_q ;
wire \ram1|ram~1603_q ;
wire \ram1|ram~2174_combout ;
wire \ram1|ram~1651feeder_combout ;
wire \ram1|ram~1651_q ;
wire \ram1|ram~1635_q ;
wire \ram1|ram~2175_combout ;
wire \ram1|ram~1555feeder_combout ;
wire \ram1|ram~1555_q ;
wire \ram1|ram~1587_q ;
wire \ram1|ram~1571feeder_combout ;
wire \ram1|ram~1571_q ;
wire \ram1|ram~1539_q ;
wire \ram1|ram~2178_combout ;
wire \ram1|ram~2179_combout ;
wire \ram1|ram~1683feeder_combout ;
wire \ram1|ram~1683_q ;
wire \ram1|ram~1715_q ;
wire \ram1|ram~1699feeder_combout ;
wire \ram1|ram~1699_q ;
wire \ram1|ram~1667_q ;
wire \ram1|ram~2176_combout ;
wire \ram1|ram~2177_combout ;
wire \ram1|ram~2180_combout ;
wire \ram1|ram~2183_combout ;
wire \ram1|ram~2035feeder_combout ;
wire \ram1|ram~2035_q ;
wire \ram1|ram~1907_q ;
wire \ram1|ram~1971feeder_combout ;
wire \ram1|ram~1971_q ;
wire \ram1|ram~1843_q ;
wire \ram1|ram~2212_combout ;
wire \ram1|ram~2213_combout ;
wire \ram1|ram~1955feeder_combout ;
wire \ram1|ram~1955_q ;
wire \ram1|ram~2019_q ;
wire \ram1|ram~1891feeder_combout ;
wire \ram1|ram~1891_q ;
wire \ram1|ram~1827_q ;
wire \ram1|ram~2207_combout ;
wire \ram1|ram~2208_combout ;
wire \ram1|ram~1923feeder_combout ;
wire \ram1|ram~1923_q ;
wire \ram1|ram~1987_q ;
wire \ram1|ram~1859feeder_combout ;
wire \ram1|ram~1859_q ;
wire \ram1|ram~1795_q ;
wire \ram1|ram~2209_combout ;
wire \ram1|ram~2210_combout ;
wire \ram1|ram~2211_combout ;
wire \ram1|ram~2003feeder_combout ;
wire \ram1|ram~2003_q ;
wire \ram1|ram~1875_q ;
wire \ram1|ram~1939feeder_combout ;
wire \ram1|ram~1939_q ;
wire \ram1|ram~1811_q ;
wire \ram1|ram~2205_combout ;
wire \ram1|ram~2206_combout ;
wire \ram1|ram~2214_combout ;
wire \ram1|ram~1507feeder_combout ;
wire \ram1|ram~1507_q ;
wire \ram1|ram~1379_q ;
wire \ram1|ram~1443feeder_combout ;
wire \ram1|ram~1443_q ;
wire \ram1|ram~1315_q ;
wire \ram1|ram~2184_combout ;
wire \ram1|ram~2185_combout ;
wire \ram1|ram~1347feeder_combout ;
wire \ram1|ram~1347_q ;
wire \ram1|ram~1475_q ;
wire \ram1|ram~1411feeder_combout ;
wire \ram1|ram~1411_q ;
wire \ram1|ram~1283_q ;
wire \ram1|ram~2188_combout ;
wire \ram1|ram~2189_combout ;
wire \ram1|ram~1427feeder_combout ;
wire \ram1|ram~1427_q ;
wire \ram1|ram~1491_q ;
wire \ram1|ram~1363feeder_combout ;
wire \ram1|ram~1363_q ;
wire \ram1|ram~1299_q ;
wire \ram1|ram~2186_combout ;
wire \ram1|ram~2187_combout ;
wire \ram1|ram~2190_combout ;
wire \ram1|ram~1459feeder_combout ;
wire \ram1|ram~1459_q ;
wire \ram1|ram~1523_q ;
wire \ram1|ram~1395feeder_combout ;
wire \ram1|ram~1395_q ;
wire \ram1|ram~1331_q ;
wire \ram1|ram~2191_combout ;
wire \ram1|ram~2192_combout ;
wire \ram1|ram~2193_combout ;
wire \ram1|ram~1235feeder_combout ;
wire \ram1|ram~1235_q ;
wire \ram1|ram~1267_q ;
wire \ram1|ram~1251feeder_combout ;
wire \ram1|ram~1251_q ;
wire \ram1|ram~1219_q ;
wire \ram1|ram~2201_combout ;
wire \ram1|ram~2202_combout ;
wire \ram1|ram~1203feeder_combout ;
wire \ram1|ram~1203_q ;
wire \ram1|ram~1187_q ;
wire \ram1|ram~1171feeder_combout ;
wire \ram1|ram~1171_q ;
wire \ram1|ram~1155_q ;
wire \ram1|ram~2194_combout ;
wire \ram1|ram~2195_combout ;
wire \ram1|ram~1107feeder_combout ;
wire \ram1|ram~1107_q ;
wire \ram1|ram~1139_q ;
wire \ram1|ram~1123feeder_combout ;
wire \ram1|ram~1123_q ;
wire \ram1|ram~1091_q ;
wire \ram1|ram~2196_combout ;
wire \ram1|ram~2197_combout ;
wire \ram1|ram~3577_combout ;
wire \ram1|ram~1059_q ;
wire \ram1|ram~1075_q ;
wire \ram1|ram~3578_combout ;
wire \ram1|ram~1043_q ;
wire \ram1|ram~1027_q ;
wire \ram1|ram~2198_combout ;
wire \ram1|ram~2199_combout ;
wire \ram1|ram~2200_combout ;
wire \ram1|ram~2203_combout ;
wire \ram1|ram~2204_combout ;
wire \ram1|ram~2215_combout ;
wire \ram1|ram~499feeder_combout ;
wire \ram1|ram~499_q ;
wire \ram1|ram~435_q ;
wire \ram1|ram~3559_combout ;
wire \ram1|ram~307_q ;
wire \ram1|ram~371_q ;
wire \ram1|ram~2139_combout ;
wire \ram1|ram~2140_combout ;
wire \ram1|ram~3553_combout ;
wire \ram1|ram~483_q ;
wire \ram1|ram~355_q ;
wire \ram1|ram~3552_combout ;
wire \ram1|ram~291_q ;
wire \ram1|ram~3551_combout ;
wire \ram1|ram~419_q ;
wire \ram1|ram~2132_combout ;
wire \ram1|ram~2133_combout ;
wire \ram1|ram~3558_combout ;
wire \ram1|ram~451_q ;
wire \ram1|ram~323_q ;
wire \ram1|ram~3557_combout ;
wire \ram1|ram~387_q ;
wire \ram1|ram~259_q ;
wire \ram1|ram~2136_combout ;
wire \ram1|ram~2137_combout ;
wire \ram1|ram~3554_combout ;
wire \ram1|ram~403_q ;
wire \ram1|ram~467_q ;
wire \ram1|ram~3556_combout ;
wire \ram1|ram~275_q ;
wire \ram1|ram~3555_combout ;
wire \ram1|ram~339_q ;
wire \ram1|ram~2134_combout ;
wire \ram1|ram~2135_combout ;
wire \ram1|ram~2138_combout ;
wire \ram1|ram~2141_combout ;
wire \ram1|ram~179feeder_combout ;
wire \ram1|ram~179_q ;
wire \ram1|ram~163_q ;
wire \ram1|ram~3566_combout ;
wire \ram1|ram~147_q ;
wire \ram1|ram~3567_combout ;
wire \ram1|ram~131_q ;
wire \ram1|ram~2152_combout ;
wire \ram1|ram~2153_combout ;
wire \ram1|ram~3569_combout ;
wire \ram1|ram~211_q ;
wire \ram1|ram~3571_combout ;
wire \ram1|ram~243_q ;
wire \ram1|ram~3570_combout ;
wire \ram1|ram~195_q ;
wire \ram1|ram~227_q ;
wire \ram1|ram~2159_combout ;
wire \ram1|ram~2160_combout ;
wire \ram1|ram~99feeder_combout ;
wire \ram1|ram~99_q ;
wire \ram1|ram~67_q ;
wire \ram1|ram~2154_combout ;
wire \ram1|ram~115_q ;
wire \ram1|ram~83feeder_combout ;
wire \ram1|ram~83_q ;
wire \ram1|ram~2155_combout ;
wire \ram1|ram~35feeder_combout ;
wire \ram1|ram~35_q ;
wire \ram1|ram~51_q ;
wire \ram1|ram~3568_combout ;
wire \ram1|ram~19_q ;
wire \ram1|ram~3_q ;
wire \ram1|ram~2156_combout ;
wire \ram1|ram~2157_combout ;
wire \ram1|ram~2158_combout ;
wire \ram1|ram~2161_combout ;
wire \ram1|ram~3561_combout ;
wire \ram1|ram~627_q ;
wire \ram1|ram~611_q ;
wire \ram1|ram~3560_combout ;
wire \ram1|ram~579_q ;
wire \ram1|ram~595_q ;
wire \ram1|ram~2142_combout ;
wire \ram1|ram~2143_combout ;
wire \ram1|ram~3565_combout ;
wire \ram1|ram~755_q ;
wire \ram1|ram~739_q ;
wire \ram1|ram~3564_combout ;
wire \ram1|ram~707_q ;
wire \ram1|ram~723_q ;
wire \ram1|ram~2149_combout ;
wire \ram1|ram~2150_combout ;
wire \ram1|ram~3562_combout ;
wire \ram1|ram~531_q ;
wire \ram1|ram~3563_combout ;
wire \ram1|ram~515_q ;
wire \ram1|ram~547_q ;
wire \ram1|ram~2146_combout ;
wire \ram1|ram~563_q ;
wire \ram1|ram~2147_combout ;
wire \ram1|ram~659feeder_combout ;
wire \ram1|ram~659_q ;
wire \ram1|ram~691_q ;
wire \ram1|ram~675feeder_combout ;
wire \ram1|ram~675_q ;
wire \ram1|ram~643_q ;
wire \ram1|ram~2144_combout ;
wire \ram1|ram~2145_combout ;
wire \ram1|ram~2148_combout ;
wire \ram1|ram~2151_combout ;
wire \ram1|ram~2162_combout ;
wire \ram1|ram~3576_combout ;
wire \ram1|ram~1011_q ;
wire \ram1|ram~3575_combout ;
wire \ram1|ram~883_q ;
wire \ram1|ram~947feeder_combout ;
wire \ram1|ram~947_q ;
wire \ram1|ram~819_q ;
wire \ram1|ram~2170_combout ;
wire \ram1|ram~2171_combout ;
wire \ram1|ram~979feeder_combout ;
wire \ram1|ram~979_q ;
wire \ram1|ram~851_q ;
wire \ram1|ram~915feeder_combout ;
wire \ram1|ram~915_q ;
wire \ram1|ram~787_q ;
wire \ram1|ram~2163_combout ;
wire \ram1|ram~2164_combout ;
wire \ram1|ram~3572_combout ;
wire \ram1|ram~931_q ;
wire \ram1|ram~3573_combout ;
wire \ram1|ram~995_q ;
wire \ram1|ram~867feeder_combout ;
wire \ram1|ram~867_q ;
wire \ram1|ram~803_q ;
wire \ram1|ram~2165_combout ;
wire \ram1|ram~2166_combout ;
wire \ram1|ram~899feeder_combout ;
wire \ram1|ram~899_q ;
wire \ram1|ram~963_q ;
wire \ram1|ram~3574_combout ;
wire \ram1|ram~835_q ;
wire \ram1|ram~771_q ;
wire \ram1|ram~2167_combout ;
wire \ram1|ram~2168_combout ;
wire \ram1|ram~2169_combout ;
wire \ram1|ram~2172_combout ;
wire \ram1|ram~2173_combout ;
wire \data_in[3]~8_combout ;
wire \data_in[3]~10_combout ;
wire \cpu|Mux155~2_combout ;
wire \cpu|Mux155~3_combout ;
wire \cpu|Mux155~4_combout ;
wire \cpu|Mux199~0_combout ;
wire \cpu|Mux199~1_combout ;
wire \ram1|ram~1748feeder_combout ;
wire \ram1|ram~1748_q ;
wire \ram1|ram~1732_q ;
wire \ram1|ram~2097_combout ;
wire \ram1|ram~1764feeder_combout ;
wire \ram1|ram~1764_q ;
wire \ram1|ram~1780_q ;
wire \ram1|ram~2098_combout ;
wire \ram1|ram~1620feeder_combout ;
wire \ram1|ram~1620_q ;
wire \ram1|ram~1604_q ;
wire \ram1|ram~2090_combout ;
wire \ram1|ram~1636_q ;
wire \ram1|ram~1652feeder_combout ;
wire \ram1|ram~1652_q ;
wire \ram1|ram~2091_combout ;
wire \ram1|ram~1556feeder_combout ;
wire \ram1|ram~1556_q ;
wire \ram1|ram~1588_q ;
wire \ram1|ram~1572feeder_combout ;
wire \ram1|ram~1572_q ;
wire \ram1|ram~1540_q ;
wire \ram1|ram~2094_combout ;
wire \ram1|ram~2095_combout ;
wire \ram1|ram~1684feeder_combout ;
wire \ram1|ram~1684_q ;
wire \ram1|ram~1700feeder_combout ;
wire \ram1|ram~1700_q ;
wire \ram1|ram~1668_q ;
wire \ram1|ram~2092_combout ;
wire \ram1|ram~1716_q ;
wire \ram1|ram~2093_combout ;
wire \ram1|ram~2096_combout ;
wire \ram1|ram~2099_combout ;
wire \ram1|ram~1236feeder_combout ;
wire \ram1|ram~1236_q ;
wire \ram1|ram~1268_q ;
wire \ram1|ram~1252feeder_combout ;
wire \ram1|ram~1252_q ;
wire \ram1|ram~1220_q ;
wire \ram1|ram~2117_combout ;
wire \ram1|ram~2118_combout ;
wire \ram1|ram~1172feeder_combout ;
wire \ram1|ram~1172_q ;
wire \ram1|ram~1156_q ;
wire \ram1|ram~2110_combout ;
wire \ram1|ram~1204feeder_combout ;
wire \ram1|ram~1204_q ;
wire \ram1|ram~1188_q ;
wire \ram1|ram~2111_combout ;
wire \ram1|ram~1060feeder_combout ;
wire \ram1|ram~1060_q ;
wire \ram1|ram~1076_q ;
wire \ram1|ram~3550_combout ;
wire \ram1|ram~1044_q ;
wire \ram1|ram~1028_q ;
wire \ram1|ram~2114_combout ;
wire \ram1|ram~2115_combout ;
wire \ram1|ram~3549_combout ;
wire \ram1|ram~1108_q ;
wire \ram1|ram~1140_q ;
wire \ram1|ram~1124feeder_combout ;
wire \ram1|ram~1124_q ;
wire \ram1|ram~1092_q ;
wire \ram1|ram~2112_combout ;
wire \ram1|ram~2113_combout ;
wire \ram1|ram~2116_combout ;
wire \ram1|ram~2119_combout ;
wire \ram1|ram~1460feeder_combout ;
wire \ram1|ram~1460_q ;
wire \ram1|ram~1524_q ;
wire \ram1|ram~1396feeder_combout ;
wire \ram1|ram~1396_q ;
wire \ram1|ram~1332_q ;
wire \ram1|ram~2107_combout ;
wire \ram1|ram~2108_combout ;
wire \ram1|ram~1508feeder_combout ;
wire \ram1|ram~1508_q ;
wire \ram1|ram~1380_q ;
wire \ram1|ram~1444feeder_combout ;
wire \ram1|ram~1444_q ;
wire \ram1|ram~1316_q ;
wire \ram1|ram~2100_combout ;
wire \ram1|ram~2101_combout ;
wire \ram1|ram~1348feeder_combout ;
wire \ram1|ram~1348_q ;
wire \ram1|ram~1476_q ;
wire \ram1|ram~1412feeder_combout ;
wire \ram1|ram~1412_q ;
wire \ram1|ram~1284_q ;
wire \ram1|ram~2104_combout ;
wire \ram1|ram~2105_combout ;
wire \ram1|ram~1428feeder_combout ;
wire \ram1|ram~1428_q ;
wire \ram1|ram~1364feeder_combout ;
wire \ram1|ram~1364_q ;
wire \ram1|ram~1300_q ;
wire \ram1|ram~2102_combout ;
wire \ram1|ram~1492_q ;
wire \ram1|ram~2103_combout ;
wire \ram1|ram~2106_combout ;
wire \ram1|ram~2109_combout ;
wire \ram1|ram~2120_combout ;
wire \ram1|ram~2004feeder_combout ;
wire \ram1|ram~2004_q ;
wire \ram1|ram~1876_q ;
wire \ram1|ram~1940feeder_combout ;
wire \ram1|ram~1940_q ;
wire \ram1|ram~1812_q ;
wire \ram1|ram~2121_combout ;
wire \ram1|ram~2122_combout ;
wire \ram1|ram~2036feeder_combout ;
wire \ram1|ram~2036_q ;
wire \ram1|ram~1908_q ;
wire \ram1|ram~1972feeder_combout ;
wire \ram1|ram~1972_q ;
wire \ram1|ram~1844_q ;
wire \ram1|ram~2128_combout ;
wire \ram1|ram~2129_combout ;
wire \ram1|ram~1924feeder_combout ;
wire \ram1|ram~1924_q ;
wire \ram1|ram~1988_q ;
wire \ram1|ram~1860feeder_combout ;
wire \ram1|ram~1860_q ;
wire \ram1|ram~1796_q ;
wire \ram1|ram~2125_combout ;
wire \ram1|ram~2126_combout ;
wire \ram1|ram~1956feeder_combout ;
wire \ram1|ram~1956_q ;
wire \ram1|ram~2020_q ;
wire \ram1|ram~1892feeder_combout ;
wire \ram1|ram~1892_q ;
wire \ram1|ram~1828_q ;
wire \ram1|ram~2123_combout ;
wire \ram1|ram~2124_combout ;
wire \ram1|ram~2127_combout ;
wire \ram1|ram~2130_combout ;
wire \ram1|ram~2131_combout ;
wire \ram1|ram~500feeder_combout ;
wire \ram1|ram~500_q ;
wire \ram1|ram~436_q ;
wire \ram1|ram~372feeder_combout ;
wire \ram1|ram~372_q ;
wire \ram1|ram~308_q ;
wire \ram1|ram~2055_combout ;
wire \ram1|ram~2056_combout ;
wire \ram1|ram~484feeder_combout ;
wire \ram1|ram~484_q ;
wire \ram1|ram~356_q ;
wire \ram1|ram~420feeder_combout ;
wire \ram1|ram~420_q ;
wire \ram1|ram~292feeder_combout ;
wire \ram1|ram~292_q ;
wire \ram1|ram~2048_combout ;
wire \ram1|ram~2049_combout ;
wire \ram1|ram~324feeder_combout ;
wire \ram1|ram~324_q ;
wire \ram1|ram~452_q ;
wire \ram1|ram~388feeder_combout ;
wire \ram1|ram~388_q ;
wire \ram1|ram~260_q ;
wire \ram1|ram~2052_combout ;
wire \ram1|ram~2053_combout ;
wire \ram1|ram~404feeder_combout ;
wire \ram1|ram~404_q ;
wire \ram1|ram~468_q ;
wire \ram1|ram~340feeder_combout ;
wire \ram1|ram~340_q ;
wire \ram1|ram~276_q ;
wire \ram1|ram~2050_combout ;
wire \ram1|ram~2051_combout ;
wire \ram1|ram~2054_combout ;
wire \ram1|ram~2057_combout ;
wire \ram1|ram~884feeder_combout ;
wire \ram1|ram~884_q ;
wire \ram1|ram~1012_q ;
wire \ram1|ram~3548_combout ;
wire \ram1|ram~948_q ;
wire \ram1|ram~820_q ;
wire \ram1|ram~2086_combout ;
wire \ram1|ram~2087_combout ;
wire \ram1|ram~980feeder_combout ;
wire \ram1|ram~980_q ;
wire \ram1|ram~852_q ;
wire \ram1|ram~3545_combout ;
wire \ram1|ram~788_q ;
wire \ram1|ram~916_q ;
wire \ram1|ram~2079_combout ;
wire \ram1|ram~2080_combout ;
wire \ram1|ram~3546_combout ;
wire \ram1|ram~932_q ;
wire \ram1|ram~3547_combout ;
wire \ram1|ram~996_q ;
wire \ram1|ram~804feeder_combout ;
wire \ram1|ram~804_q ;
wire \ram1|ram~868feeder_combout ;
wire \ram1|ram~868_q ;
wire \ram1|ram~2081_combout ;
wire \ram1|ram~2082_combout ;
wire \ram1|ram~900feeder_combout ;
wire \ram1|ram~900_q ;
wire \ram1|ram~964_q ;
wire \ram1|ram~836feeder_combout ;
wire \ram1|ram~836_q ;
wire \ram1|ram~772_q ;
wire \ram1|ram~2083_combout ;
wire \ram1|ram~2084_combout ;
wire \ram1|ram~2085_combout ;
wire \ram1|ram~2088_combout ;
wire \ram1|ram~3539_combout ;
wire \ram1|ram~740_q ;
wire \ram1|ram~756_q ;
wire \ram1|ram~724feeder_combout ;
wire \ram1|ram~724_q ;
wire \ram1|ram~708_q ;
wire \ram1|ram~2065_combout ;
wire \ram1|ram~2066_combout ;
wire \ram1|ram~660feeder_combout ;
wire \ram1|ram~660_q ;
wire \ram1|ram~692_q ;
wire \ram1|ram~644feeder_combout ;
wire \ram1|ram~644_q ;
wire \ram1|ram~676_q ;
wire \ram1|ram~2060_combout ;
wire \ram1|ram~2061_combout ;
wire \ram1|ram~532feeder_combout ;
wire \ram1|ram~532_q ;
wire \ram1|ram~564_q ;
wire \ram1|ram~548_q ;
wire \ram1|ram~3538_combout ;
wire \ram1|ram~516_q ;
wire \ram1|ram~2062_combout ;
wire \ram1|ram~2063_combout ;
wire \ram1|ram~2064_combout ;
wire \ram1|ram~3537_combout ;
wire \ram1|ram~628_q ;
wire \ram1|ram~612_q ;
wire \ram1|ram~3536_combout ;
wire \ram1|ram~596_q ;
wire \ram1|ram~580_q ;
wire \ram1|ram~2058_combout ;
wire \ram1|ram~2059_combout ;
wire \ram1|ram~2067_combout ;
wire \ram1|ram~3543_combout ;
wire \ram1|ram~212_q ;
wire \ram1|ram~244_q ;
wire \ram1|ram~3544_combout ;
wire \ram1|ram~196_q ;
wire \ram1|ram~228_q ;
wire \ram1|ram~2075_combout ;
wire \ram1|ram~2076_combout ;
wire \ram1|ram~3540_combout ;
wire \ram1|ram~148_q ;
wire \ram1|ram~132_q ;
wire \ram1|ram~2068_combout ;
wire \ram1|ram~164_q ;
wire \ram1|ram~180feeder_combout ;
wire \ram1|ram~180_q ;
wire \ram1|ram~2069_combout ;
wire \ram1|ram~36feeder_combout ;
wire \ram1|ram~36_q ;
wire \ram1|ram~52_q ;
wire \ram1|ram~3542_combout ;
wire \ram1|ram~20_q ;
wire \ram1|ram~4_q ;
wire \ram1|ram~2072_combout ;
wire \ram1|ram~2073_combout ;
wire \ram1|ram~3541_combout ;
wire \ram1|ram~116_q ;
wire \ram1|ram~84_q ;
wire \ram1|ram~100feeder_combout ;
wire \ram1|ram~100_q ;
wire \ram1|ram~68_q ;
wire \ram1|ram~2070_combout ;
wire \ram1|ram~2071_combout ;
wire \ram1|ram~2074_combout ;
wire \ram1|ram~2077_combout ;
wire \ram1|ram~2078_combout ;
wire \ram1|ram~2089_combout ;
wire \data_in[4]~7_combout ;
wire \cpu|Add0~0_combout ;
wire \cpu|pc[4]~20_combout ;
wire \cpu|Mux183~0_combout ;
wire \cpu|Mux183~1_combout ;
wire \cpu|Add3~15 ;
wire \cpu|Add3~16_combout ;
wire \cpu|Mux135~0_combout ;
wire \cpu|regbank[0][8]~q ;
wire \cpu|regbank[1][8]~q ;
wire \cpu|Mux151~2_combout ;
wire \cpu|regbank[2][8]~q ;
wire \cpu|regbank[3][8]~q ;
wire \cpu|Mux151~3_combout ;
wire \cpu|Add4~37_combout ;
wire \cpu|regbank[6][8]~q ;
wire \cpu|regbank[5][8]~q ;
wire \cpu|regbank[4][8]~q ;
wire \cpu|Mux167~0_combout ;
wire \cpu|Mux167~1_combout ;
wire \cpu|Mux167~2_combout ;
wire \cpu|Mux167~3_combout ;
wire \cpu|Mux167~4_combout ;
wire \cpu|Add4~38_combout ;
wire \cpu|Add4~36 ;
wire \cpu|Add4~39_combout ;
wire \cpu|Mux227~0_combout ;
wire \cpu|Mux227~1_combout ;
wire \cpu|Mux227~2_combout ;
wire \cpu|Mux227~3_combout ;
wire \cpu|regbank[7][8]~1_combout ;
wire \cpu|regbank[7][8]~q ;
wire \cpu|Mux151~0_combout ;
wire \cpu|Mux151~1_combout ;
wire \cpu|Mux151~4_combout ;
wire \cpu|Add0~8_combout ;
wire \cpu|pc[7]~29 ;
wire \cpu|pc[8]~30_combout ;
wire \cpu|Mux195~0_combout ;
wire \cpu|Mux195~1_combout ;
wire \ram1|ram~1464feeder_combout ;
wire \ram1|ram~1464_q ;
wire \ram1|ram~1528_q ;
wire \ram1|ram~1400feeder_combout ;
wire \ram1|ram~1400_q ;
wire \ram1|ram~1336_q ;
wire \ram1|ram~2863_combout ;
wire \ram1|ram~2864_combout ;
wire \ram1|ram~1448feeder_combout ;
wire \ram1|ram~1448_q ;
wire \ram1|ram~1320_q ;
wire \ram1|ram~2856_combout ;
wire \ram1|ram~1384feeder_combout ;
wire \ram1|ram~1384_q ;
wire \ram1|ram~1512_q ;
wire \ram1|ram~2857_combout ;
wire \ram1|ram~1432feeder_combout ;
wire \ram1|ram~1432_q ;
wire \ram1|ram~1496_q ;
wire \ram1|ram~1304_q ;
wire \ram1|ram~1368feeder_combout ;
wire \ram1|ram~1368_q ;
wire \ram1|ram~2858_combout ;
wire \ram1|ram~2859_combout ;
wire \ram1|ram~1352feeder_combout ;
wire \ram1|ram~1352_q ;
wire \ram1|ram~1480_q ;
wire \ram1|ram~1416feeder_combout ;
wire \ram1|ram~1416_q ;
wire \ram1|ram~1288_q ;
wire \ram1|ram~2860_combout ;
wire \ram1|ram~2861_combout ;
wire \ram1|ram~2862_combout ;
wire \ram1|ram~2865_combout ;
wire \ram1|ram~1192feeder_combout ;
wire \ram1|ram~1192_q ;
wire \ram1|ram~1208feeder_combout ;
wire \ram1|ram~1208_q ;
wire \ram1|ram~1160feeder_combout ;
wire \ram1|ram~1160_q ;
wire \ram1|ram~1176feeder_combout ;
wire \ram1|ram~1176_q ;
wire \ram1|ram~2866_combout ;
wire \ram1|ram~2867_combout ;
wire \ram1|ram~1240feeder_combout ;
wire \ram1|ram~1240_q ;
wire \ram1|ram~1256feeder_combout ;
wire \ram1|ram~1256_q ;
wire \ram1|ram~1224_q ;
wire \ram1|ram~2873_combout ;
wire \ram1|ram~1272_q ;
wire \ram1|ram~2874_combout ;
wire \ram1|ram~3759_combout ;
wire \ram1|ram~1064_q ;
wire \ram1|ram~1080_q ;
wire \ram1|ram~3760_combout ;
wire \ram1|ram~1048_q ;
wire \ram1|ram~1032_q ;
wire \ram1|ram~2870_combout ;
wire \ram1|ram~2871_combout ;
wire \ram1|ram~1112feeder_combout ;
wire \ram1|ram~1112_q ;
wire \ram1|ram~1144_q ;
wire \ram1|ram~1128feeder_combout ;
wire \ram1|ram~1128_q ;
wire \ram1|ram~1096_q ;
wire \ram1|ram~2868_combout ;
wire \ram1|ram~2869_combout ;
wire \ram1|ram~2872_combout ;
wire \ram1|ram~2875_combout ;
wire \ram1|ram~2876_combout ;
wire \ram1|ram~2040_q ;
wire \ram1|ram~1912_q ;
wire \ram1|ram~1976_q ;
wire \ram1|ram~1848_q ;
wire \ram1|ram~2884_combout ;
wire \ram1|ram~2885_combout ;
wire \ram1|ram~2008feeder_combout ;
wire \ram1|ram~2008_q ;
wire \ram1|ram~1880_q ;
wire \ram1|ram~1944feeder_combout ;
wire \ram1|ram~1944_q ;
wire \ram1|ram~1816_q ;
wire \ram1|ram~2877_combout ;
wire \ram1|ram~2878_combout ;
wire \ram1|ram~1960feeder_combout ;
wire \ram1|ram~1960_q ;
wire \ram1|ram~2024_q ;
wire \ram1|ram~1896feeder_combout ;
wire \ram1|ram~1896_q ;
wire \ram1|ram~1832_q ;
wire \ram1|ram~2879_combout ;
wire \ram1|ram~2880_combout ;
wire \ram1|ram~1928feeder_combout ;
wire \ram1|ram~1928_q ;
wire \ram1|ram~1992_q ;
wire \ram1|ram~1864feeder_combout ;
wire \ram1|ram~1864_q ;
wire \ram1|ram~1800_q ;
wire \ram1|ram~2881_combout ;
wire \ram1|ram~2882_combout ;
wire \ram1|ram~2883_combout ;
wire \ram1|ram~2886_combout ;
wire \ram1|ram~1784feeder_combout ;
wire \ram1|ram~1784_q ;
wire \ram1|ram~1768_q ;
wire \ram1|ram~1752feeder_combout ;
wire \ram1|ram~1752_q ;
wire \ram1|ram~1736_q ;
wire \ram1|ram~2853_combout ;
wire \ram1|ram~2854_combout ;
wire \ram1|ram~1656feeder_combout ;
wire \ram1|ram~1656_q ;
wire \ram1|ram~1640_q ;
wire \ram1|ram~1624feeder_combout ;
wire \ram1|ram~1624_q ;
wire \ram1|ram~1608_q ;
wire \ram1|ram~2846_combout ;
wire \ram1|ram~2847_combout ;
wire \ram1|ram~1688feeder_combout ;
wire \ram1|ram~1688_q ;
wire \ram1|ram~1720_q ;
wire \ram1|ram~1704feeder_combout ;
wire \ram1|ram~1704_q ;
wire \ram1|ram~1672_q ;
wire \ram1|ram~2848_combout ;
wire \ram1|ram~2849_combout ;
wire \ram1|ram~1560feeder_combout ;
wire \ram1|ram~1560_q ;
wire \ram1|ram~1592_q ;
wire \ram1|ram~1576feeder_combout ;
wire \ram1|ram~1576_q ;
wire \ram1|ram~1544_q ;
wire \ram1|ram~2850_combout ;
wire \ram1|ram~2851_combout ;
wire \ram1|ram~2852_combout ;
wire \ram1|ram~2855_combout ;
wire \ram1|ram~2887_combout ;
wire \ram1|ram~328feeder_combout ;
wire \ram1|ram~328_q ;
wire \ram1|ram~456_q ;
wire \ram1|ram~264feeder_combout ;
wire \ram1|ram~264_q ;
wire \ram1|ram~392feeder_combout ;
wire \ram1|ram~392_q ;
wire \ram1|ram~2808_combout ;
wire \ram1|ram~2809_combout ;
wire \ram1|ram~344feeder_combout ;
wire \ram1|ram~344_q ;
wire \ram1|ram~280_q ;
wire \ram1|ram~2806_combout ;
wire \ram1|ram~408feeder_combout ;
wire \ram1|ram~408_q ;
wire \ram1|ram~472_q ;
wire \ram1|ram~2807_combout ;
wire \ram1|ram~2810_combout ;
wire \ram1|ram~488feeder_combout ;
wire \ram1|ram~488_q ;
wire \ram1|ram~360_q ;
wire \ram1|ram~3751_combout ;
wire \ram1|ram~424_q ;
wire \ram1|ram~296_q ;
wire \ram1|ram~2804_combout ;
wire \ram1|ram~2805_combout ;
wire \ram1|ram~504feeder_combout ;
wire \ram1|ram~504_q ;
wire \ram1|ram~440_q ;
wire \ram1|ram~376feeder_combout ;
wire \ram1|ram~376_q ;
wire \ram1|ram~312_q ;
wire \ram1|ram~2811_combout ;
wire \ram1|ram~2812_combout ;
wire \ram1|ram~2813_combout ;
wire \ram1|ram~744feeder_combout ;
wire \ram1|ram~744_q ;
wire \ram1|ram~760_q ;
wire \ram1|ram~728feeder_combout ;
wire \ram1|ram~728_q ;
wire \ram1|ram~712_q ;
wire \ram1|ram~2821_combout ;
wire \ram1|ram~2822_combout ;
wire \ram1|ram~3752_combout ;
wire \ram1|ram~632_q ;
wire \ram1|ram~616_q ;
wire \ram1|ram~584feeder_combout ;
wire \ram1|ram~584_q ;
wire \ram1|ram~600_q ;
wire \ram1|ram~2814_combout ;
wire \ram1|ram~2815_combout ;
wire \ram1|ram~536feeder_combout ;
wire \ram1|ram~536_q ;
wire \ram1|ram~568_q ;
wire \ram1|ram~3753_combout ;
wire \ram1|ram~520_q ;
wire \ram1|ram~552_q ;
wire \ram1|ram~2818_combout ;
wire \ram1|ram~2819_combout ;
wire \ram1|ram~664feeder_combout ;
wire \ram1|ram~664_q ;
wire \ram1|ram~648_q ;
wire \ram1|ram~680feeder_combout ;
wire \ram1|ram~680_q ;
wire \ram1|ram~2816_combout ;
wire \ram1|ram~696_q ;
wire \ram1|ram~2817_combout ;
wire \ram1|ram~2820_combout ;
wire \ram1|ram~2823_combout ;
wire \ram1|ram~184feeder_combout ;
wire \ram1|ram~184_q ;
wire \ram1|ram~168_q ;
wire \ram1|ram~3754_combout ;
wire \ram1|ram~152_q ;
wire \ram1|ram~136_q ;
wire \ram1|ram~2824_combout ;
wire \ram1|ram~2825_combout ;
wire \ram1|ram~216feeder_combout ;
wire \ram1|ram~216_q ;
wire \ram1|ram~248_q ;
wire \ram1|ram~232feeder_combout ;
wire \ram1|ram~232_q ;
wire \ram1|ram~200_q ;
wire \ram1|ram~2831_combout ;
wire \ram1|ram~2832_combout ;
wire \ram1|ram~88feeder_combout ;
wire \ram1|ram~88_q ;
wire \ram1|ram~120_q ;
wire \ram1|ram~104feeder_combout ;
wire \ram1|ram~104_q ;
wire \ram1|ram~72_q ;
wire \ram1|ram~2826_combout ;
wire \ram1|ram~2827_combout ;
wire \ram1|ram~40feeder_combout ;
wire \ram1|ram~40_q ;
wire \ram1|ram~56feeder_combout ;
wire \ram1|ram~56_q ;
wire \ram1|ram~24feeder_combout ;
wire \ram1|ram~24_q ;
wire \ram1|ram~8_q ;
wire \ram1|ram~2828_combout ;
wire \ram1|ram~2829_combout ;
wire \ram1|ram~2830_combout ;
wire \ram1|ram~2833_combout ;
wire \ram1|ram~2834_combout ;
wire \ram1|ram~3758_combout ;
wire \ram1|ram~1016_q ;
wire \ram1|ram~888_q ;
wire \ram1|ram~952feeder_combout ;
wire \ram1|ram~952_q ;
wire \ram1|ram~824_q ;
wire \ram1|ram~2842_combout ;
wire \ram1|ram~2843_combout ;
wire \ram1|ram~3757_combout ;
wire \ram1|ram~936_q ;
wire \ram1|ram~1000_q ;
wire \ram1|ram~872feeder_combout ;
wire \ram1|ram~872_q ;
wire \ram1|ram~808feeder_combout ;
wire \ram1|ram~808_q ;
wire \ram1|ram~2837_combout ;
wire \ram1|ram~2838_combout ;
wire \ram1|ram~904feeder_combout ;
wire \ram1|ram~904_q ;
wire \ram1|ram~968_q ;
wire \ram1|ram~840feeder_combout ;
wire \ram1|ram~840_q ;
wire \ram1|ram~776_q ;
wire \ram1|ram~2839_combout ;
wire \ram1|ram~2840_combout ;
wire \ram1|ram~2841_combout ;
wire \ram1|ram~3756_combout ;
wire \ram1|ram~984_q ;
wire \ram1|ram~856_q ;
wire \ram1|ram~3755_combout ;
wire \ram1|ram~792_q ;
wire \ram1|ram~920_q ;
wire \ram1|ram~2835_combout ;
wire \ram1|ram~2836_combout ;
wire \ram1|ram~2844_combout ;
wire \ram1|ram~2845_combout ;
wire \data_in[8]~23_combout ;
wire \data_in[8]~24_combout ;
wire \cpu|regbank[0][9]~q ;
wire \cpu|regbank[1][9]~q ;
wire \cpu|Mux150~2_combout ;
wire \cpu|regbank[3][9]~q ;
wire \cpu|Mux150~3_combout ;
wire \cpu|regbank[6][9]~q ;
wire \cpu|regbank[4][9]~q ;
wire \cpu|Mux150~0_combout ;
wire \cpu|regbank[5][9]~q ;
wire \cpu|Add3~17 ;
wire \cpu|Add3~18_combout ;
wire \cpu|regbank[7][9]~7_combout ;
wire \cpu|regbank[7][9]~q ;
wire \cpu|Mux150~1_combout ;
wire \cpu|Add4~41_combout ;
wire \cpu|Add4~42_combout ;
wire \cpu|Add4~40 ;
wire \cpu|Add4~43_combout ;
wire \cpu|Mux150~4_combout ;
wire \cpu|Mux226~1_combout ;
wire \cpu|Mux226~0_combout ;
wire \cpu|Mux226~2_combout ;
wire \cpu|Mux226~3_combout ;
wire \cpu|Mux134~0_combout ;
wire \cpu|regbank[2][9]~q ;
wire \cpu|Mux166~2_combout ;
wire \cpu|Mux166~3_combout ;
wire \cpu|Mux166~0_combout ;
wire \cpu|Mux166~1_combout ;
wire \cpu|Mux166~4_combout ;
wire \cpu|Add0~9_combout ;
wire \cpu|pc[8]~31 ;
wire \cpu|pc[9]~32_combout ;
wire \cpu|Mux194~0_combout ;
wire \cpu|Mux194~1_combout ;
wire \ram1|ram~1785feeder_combout ;
wire \ram1|ram~1785_q ;
wire \ram1|ram~1769_q ;
wire \ram1|ram~1753feeder_combout ;
wire \ram1|ram~1753_q ;
wire \ram1|ram~1737_q ;
wire \ram1|ram~2937_combout ;
wire \ram1|ram~2938_combout ;
wire \ram1|ram~1657feeder_combout ;
wire \ram1|ram~1657_q ;
wire \ram1|ram~1641_q ;
wire \ram1|ram~1625feeder_combout ;
wire \ram1|ram~1625_q ;
wire \ram1|ram~1609_q ;
wire \ram1|ram~2930_combout ;
wire \ram1|ram~2931_combout ;
wire \ram1|ram~1689feeder_combout ;
wire \ram1|ram~1689_q ;
wire \ram1|ram~1721_q ;
wire \ram1|ram~1705feeder_combout ;
wire \ram1|ram~1705_q ;
wire \ram1|ram~1673_q ;
wire \ram1|ram~2932_combout ;
wire \ram1|ram~2933_combout ;
wire \ram1|ram~1561feeder_combout ;
wire \ram1|ram~1561_q ;
wire \ram1|ram~1593_q ;
wire \ram1|ram~1577feeder_combout ;
wire \ram1|ram~1577_q ;
wire \ram1|ram~1545_q ;
wire \ram1|ram~2934_combout ;
wire \ram1|ram~2935_combout ;
wire \ram1|ram~2936_combout ;
wire \ram1|ram~2939_combout ;
wire \ram1|ram~2009feeder_combout ;
wire \ram1|ram~2009_q ;
wire \ram1|ram~1881_q ;
wire \ram1|ram~1945feeder_combout ;
wire \ram1|ram~1945_q ;
wire \ram1|ram~1817_q ;
wire \ram1|ram~2961_combout ;
wire \ram1|ram~2962_combout ;
wire \ram1|ram~1929feeder_combout ;
wire \ram1|ram~1929_q ;
wire \ram1|ram~1993_q ;
wire \ram1|ram~1865feeder_combout ;
wire \ram1|ram~1865_q ;
wire \ram1|ram~1801_q ;
wire \ram1|ram~2965_combout ;
wire \ram1|ram~2966_combout ;
wire \ram1|ram~1961feeder_combout ;
wire \ram1|ram~1961_q ;
wire \ram1|ram~2025_q ;
wire \ram1|ram~1897feeder_combout ;
wire \ram1|ram~1897_q ;
wire \ram1|ram~1833_q ;
wire \ram1|ram~2963_combout ;
wire \ram1|ram~2964_combout ;
wire \ram1|ram~2967_combout ;
wire \ram1|ram~2041feeder_combout ;
wire \ram1|ram~2041_q ;
wire \ram1|ram~1913_q ;
wire \ram1|ram~1977_q ;
wire \ram1|ram~1849_q ;
wire \ram1|ram~2968_combout ;
wire \ram1|ram~2969_combout ;
wire \ram1|ram~2970_combout ;
wire \ram1|ram~1241feeder_combout ;
wire \ram1|ram~1241_q ;
wire \ram1|ram~1257feeder_combout ;
wire \ram1|ram~1257_q ;
wire \ram1|ram~1225_q ;
wire \ram1|ram~2957_combout ;
wire \ram1|ram~1273_q ;
wire \ram1|ram~2958_combout ;
wire \ram1|ram~1209feeder_combout ;
wire \ram1|ram~1209_q ;
wire \ram1|ram~1193_q ;
wire \ram1|ram~1177feeder_combout ;
wire \ram1|ram~1177_q ;
wire \ram1|ram~1161_q ;
wire \ram1|ram~2950_combout ;
wire \ram1|ram~2951_combout ;
wire \ram1|ram~1113feeder_combout ;
wire \ram1|ram~1113_q ;
wire \ram1|ram~1145_q ;
wire \ram1|ram~1129feeder_combout ;
wire \ram1|ram~1129_q ;
wire \ram1|ram~1097_q ;
wire \ram1|ram~2952_combout ;
wire \ram1|ram~2953_combout ;
wire \ram1|ram~3774_combout ;
wire \ram1|ram~1065_q ;
wire \ram1|ram~1081_q ;
wire \ram1|ram~1049feeder_combout ;
wire \ram1|ram~1049_q ;
wire \ram1|ram~1033_q ;
wire \ram1|ram~2954_combout ;
wire \ram1|ram~2955_combout ;
wire \ram1|ram~2956_combout ;
wire \ram1|ram~2959_combout ;
wire \ram1|ram~1465feeder_combout ;
wire \ram1|ram~1465_q ;
wire \ram1|ram~1529_q ;
wire \ram1|ram~1401feeder_combout ;
wire \ram1|ram~1401_q ;
wire \ram1|ram~1337_q ;
wire \ram1|ram~2947_combout ;
wire \ram1|ram~2948_combout ;
wire \ram1|ram~1433feeder_combout ;
wire \ram1|ram~1433_q ;
wire \ram1|ram~1497_q ;
wire \ram1|ram~1369feeder_combout ;
wire \ram1|ram~1369_q ;
wire \ram1|ram~1305_q ;
wire \ram1|ram~2942_combout ;
wire \ram1|ram~2943_combout ;
wire \ram1|ram~1353feeder_combout ;
wire \ram1|ram~1353_q ;
wire \ram1|ram~1481_q ;
wire \ram1|ram~1417feeder_combout ;
wire \ram1|ram~1417_q ;
wire \ram1|ram~1289_q ;
wire \ram1|ram~2944_combout ;
wire \ram1|ram~2945_combout ;
wire \ram1|ram~2946_combout ;
wire \ram1|ram~1385feeder_combout ;
wire \ram1|ram~1385_q ;
wire \ram1|ram~1513_q ;
wire \ram1|ram~1449feeder_combout ;
wire \ram1|ram~1449_q ;
wire \ram1|ram~1321_q ;
wire \ram1|ram~2940_combout ;
wire \ram1|ram~2941_combout ;
wire \ram1|ram~2949_combout ;
wire \ram1|ram~2960_combout ;
wire \ram1|ram~2971_combout ;
wire \ram1|ram~505feeder_combout ;
wire \ram1|ram~505_q ;
wire \ram1|ram~441_q ;
wire \ram1|ram~377feeder_combout ;
wire \ram1|ram~377_q ;
wire \ram1|ram~313_q ;
wire \ram1|ram~2895_combout ;
wire \ram1|ram~2896_combout ;
wire \ram1|ram~3762_combout ;
wire \ram1|ram~489_q ;
wire \ram1|ram~361_q ;
wire \ram1|ram~3761_combout ;
wire \ram1|ram~425_q ;
wire \ram1|ram~297_q ;
wire \ram1|ram~2888_combout ;
wire \ram1|ram~2889_combout ;
wire \ram1|ram~409feeder_combout ;
wire \ram1|ram~409_q ;
wire \ram1|ram~473_q ;
wire \ram1|ram~345feeder_combout ;
wire \ram1|ram~345_q ;
wire \ram1|ram~281_q ;
wire \ram1|ram~2890_combout ;
wire \ram1|ram~2891_combout ;
wire \ram1|ram~329feeder_combout ;
wire \ram1|ram~329_q ;
wire \ram1|ram~457_q ;
wire \ram1|ram~393feeder_combout ;
wire \ram1|ram~393_q ;
wire \ram1|ram~265_q ;
wire \ram1|ram~2892_combout ;
wire \ram1|ram~2893_combout ;
wire \ram1|ram~2894_combout ;
wire \ram1|ram~2897_combout ;
wire \ram1|ram~217feeder_combout ;
wire \ram1|ram~217_q ;
wire \ram1|ram~249_q ;
wire \ram1|ram~233feeder_combout ;
wire \ram1|ram~233_q ;
wire \ram1|ram~201_q ;
wire \ram1|ram~2915_combout ;
wire \ram1|ram~2916_combout ;
wire \ram1|ram~185feeder_combout ;
wire \ram1|ram~185_q ;
wire \ram1|ram~169_q ;
wire \ram1|ram~3767_combout ;
wire \ram1|ram~153_q ;
wire \ram1|ram~137_q ;
wire \ram1|ram~2908_combout ;
wire \ram1|ram~2909_combout ;
wire \ram1|ram~41feeder_combout ;
wire \ram1|ram~41_q ;
wire \ram1|ram~57_q ;
wire \ram1|ram~25feeder_combout ;
wire \ram1|ram~25_q ;
wire \ram1|ram~9_q ;
wire \ram1|ram~2912_combout ;
wire \ram1|ram~2913_combout ;
wire \ram1|ram~89feeder_combout ;
wire \ram1|ram~89_q ;
wire \ram1|ram~121_q ;
wire \ram1|ram~105feeder_combout ;
wire \ram1|ram~105_q ;
wire \ram1|ram~73_q ;
wire \ram1|ram~2910_combout ;
wire \ram1|ram~2911_combout ;
wire \ram1|ram~2914_combout ;
wire \ram1|ram~2917_combout ;
wire \ram1|ram~3766_combout ;
wire \ram1|ram~761_q ;
wire \ram1|ram~745_q ;
wire \ram1|ram~729feeder_combout ;
wire \ram1|ram~729_q ;
wire \ram1|ram~713_q ;
wire \ram1|ram~2905_combout ;
wire \ram1|ram~2906_combout ;
wire \ram1|ram~3764_combout ;
wire \ram1|ram~633_q ;
wire \ram1|ram~617_q ;
wire \ram1|ram~3763_combout ;
wire \ram1|ram~601_q ;
wire \ram1|ram~585_q ;
wire \ram1|ram~2898_combout ;
wire \ram1|ram~2899_combout ;
wire \ram1|ram~537feeder_combout ;
wire \ram1|ram~537_q ;
wire \ram1|ram~569_q ;
wire \ram1|ram~3765_combout ;
wire \ram1|ram~521_q ;
wire \ram1|ram~553_q ;
wire \ram1|ram~2902_combout ;
wire \ram1|ram~2903_combout ;
wire \ram1|ram~665feeder_combout ;
wire \ram1|ram~665_q ;
wire \ram1|ram~697_q ;
wire \ram1|ram~681feeder_combout ;
wire \ram1|ram~681_q ;
wire \ram1|ram~649_q ;
wire \ram1|ram~2900_combout ;
wire \ram1|ram~2901_combout ;
wire \ram1|ram~2904_combout ;
wire \ram1|ram~2907_combout ;
wire \ram1|ram~2918_combout ;
wire \ram1|ram~3772_combout ;
wire \ram1|ram~889_q ;
wire \ram1|ram~3773_combout ;
wire \ram1|ram~1017_q ;
wire \ram1|ram~953feeder_combout ;
wire \ram1|ram~953_q ;
wire \ram1|ram~825_q ;
wire \ram1|ram~2926_combout ;
wire \ram1|ram~2927_combout ;
wire \ram1|ram~3768_combout ;
wire \ram1|ram~857_q ;
wire \ram1|ram~3770_combout ;
wire \ram1|ram~985_q ;
wire \ram1|ram~3769_combout ;
wire \ram1|ram~793_q ;
wire \ram1|ram~921_q ;
wire \ram1|ram~2919_combout ;
wire \ram1|ram~2920_combout ;
wire \ram1|ram~905feeder_combout ;
wire \ram1|ram~905_q ;
wire \ram1|ram~969_q ;
wire \ram1|ram~841feeder_combout ;
wire \ram1|ram~841_q ;
wire \ram1|ram~777_q ;
wire \ram1|ram~2923_combout ;
wire \ram1|ram~2924_combout ;
wire \ram1|ram~3771_combout ;
wire \ram1|ram~937_q ;
wire \ram1|ram~1001_q ;
wire \ram1|ram~873feeder_combout ;
wire \ram1|ram~873_q ;
wire \ram1|ram~809_q ;
wire \ram1|ram~2921_combout ;
wire \ram1|ram~2922_combout ;
wire \ram1|ram~2925_combout ;
wire \ram1|ram~2928_combout ;
wire \ram1|ram~2929_combout ;
wire \data_in[9]~25_combout ;
wire \data_in[9]~26_combout ;
wire \cpu|Mux159~4_combout ;
wire \cpu|Mux175~4_combout ;
wire \cpu|Mux235~9_combout ;
wire \cpu|Add4~15_combout ;
wire \cpu|Mux235~10_combout ;
wire \cpu|Mux235~0_combout ;
wire \cpu|Mux235~1_combout ;
wire \cpu|Mux235~2_combout ;
wire \cpu|Mux235~3_combout ;
wire \cpu|regbank[3][10]~q ;
wire \cpu|regbank[2][10]~feeder_combout ;
wire \cpu|regbank[2][10]~q ;
wire \cpu|regbank[0][10]~feeder_combout ;
wire \cpu|regbank[0][10]~q ;
wire \cpu|regbank[1][10]~q ;
wire \cpu|Mux165~2_combout ;
wire \cpu|Mux165~3_combout ;
wire \cpu|regbank[4][10]~q ;
wire \cpu|regbank[6][10]~q ;
wire \cpu|Mux165~0_combout ;
wire \cpu|Add3~19 ;
wire \cpu|Add3~20_combout ;
wire \cpu|regbank[7][10]~8_combout ;
wire \cpu|regbank[7][10]~q ;
wire \cpu|Mux165~1_combout ;
wire \cpu|Mux165~4_combout ;
wire \cpu|Mux225~1_combout ;
wire \cpu|Mux225~0_combout ;
wire \cpu|Mux225~2_combout ;
wire \cpu|Add4~46_combout ;
wire \cpu|Mux149~2_combout ;
wire \cpu|Mux149~3_combout ;
wire \cpu|Add4~45_combout ;
wire \cpu|Add4~44 ;
wire \cpu|Add4~47_combout ;
wire \cpu|Mux225~3_combout ;
wire \cpu|Mux133~0_combout ;
wire \cpu|regbank[5][10]~q ;
wire \cpu|Mux149~0_combout ;
wire \cpu|Mux149~1_combout ;
wire \cpu|Mux149~4_combout ;
wire \cpu|regbank[4][11]~q ;
wire \cpu|regbank[6][11]~q ;
wire \cpu|Mux164~0_combout ;
wire \cpu|regbank[5][11]~q ;
wire \cpu|Add3~21 ;
wire \cpu|Add3~22_combout ;
wire \cpu|regbank[7][11]~9_combout ;
wire \cpu|regbank[7][11]~q ;
wire \cpu|Mux164~1_combout ;
wire \cpu|regbank[0][11]~q ;
wire \cpu|Mux164~2_combout ;
wire \cpu|regbank[3][11]~q ;
wire \cpu|regbank[2][11]~q ;
wire \cpu|Mux164~3_combout ;
wire \cpu|Mux164~4_combout ;
wire \cpu|Mux224~1_combout ;
wire \cpu|Mux224~0_combout ;
wire \cpu|Mux224~2_combout ;
wire \cpu|Add4~50_combout ;
wire \cpu|Mux148~0_combout ;
wire \cpu|Mux148~1_combout ;
wire \cpu|Add4~49_combout ;
wire \cpu|Add4~48 ;
wire \cpu|Add4~51_combout ;
wire \cpu|Mux224~3_combout ;
wire \cpu|Mux132~0_combout ;
wire \cpu|regbank[1][11]~q ;
wire \cpu|Mux148~2_combout ;
wire \cpu|Mux148~3_combout ;
wire \cpu|Mux148~4_combout ;
wire \cpu|Mux235~4_combout ;
wire \cpu|regbank[1][13]~q ;
wire \cpu|regbank[0][13]~q ;
wire \cpu|Mux162~2_combout ;
wire \cpu|regbank[2][13]~q ;
wire \cpu|Mux162~3_combout ;
wire \cpu|regbank[6][13]~q ;
wire \cpu|regbank[1][12]~q ;
wire \cpu|regbank[0][12]~q ;
wire \cpu|Mux163~2_combout ;
wire \cpu|regbank[2][12]~q ;
wire \cpu|Mux163~3_combout ;
wire \cpu|regbank[5][12]~q ;
wire \cpu|regbank[4][12]~q ;
wire \cpu|Mux163~0_combout ;
wire \cpu|regbank[6][12]~q ;
wire \cpu|Mux163~1_combout ;
wire \cpu|Mux163~4_combout ;
wire \cpu|Mux147~0_combout ;
wire \cpu|Mux147~1_combout ;
wire \cpu|Mux147~4_combout ;
wire \cpu|Mux191~0_combout ;
wire \ram1|ram~1244feeder_combout ;
wire \ram1|ram~1244_q ;
wire \ram1|ram~1260feeder_combout ;
wire \ram1|ram~1260_q ;
wire \ram1|ram~1228_q ;
wire \ram1|ram~2579_combout ;
wire \ram1|ram~1276_q ;
wire \ram1|ram~2580_combout ;
wire \ram1|ram~3668_combout ;
wire \ram1|ram~1084_q ;
wire \ram1|ram~1068_q ;
wire \ram1|ram~3667_combout ;
wire \ram1|ram~1036_q ;
wire \ram1|ram~3666_combout ;
wire \ram1|ram~1052_q ;
wire \ram1|ram~2576_combout ;
wire \ram1|ram~2577_combout ;
wire \ram1|ram~1116feeder_combout ;
wire \ram1|ram~1116_q ;
wire \ram1|ram~1100_q ;
wire \ram1|ram~1148feeder_combout ;
wire \ram1|ram~1148_q ;
wire \ram1|ram~1132_q ;
wire \ram1|ram~2574_combout ;
wire \ram1|ram~2575_combout ;
wire \ram1|ram~2578_combout ;
wire \ram1|ram~1212feeder_combout ;
wire \ram1|ram~1212_q ;
wire \ram1|ram~1196_q ;
wire \ram1|ram~1180feeder_combout ;
wire \ram1|ram~1180_q ;
wire \ram1|ram~1164_q ;
wire \ram1|ram~2572_combout ;
wire \ram1|ram~2573_combout ;
wire \ram1|ram~2581_combout ;
wire \ram1|ram~1468feeder_combout ;
wire \ram1|ram~1468_q ;
wire \ram1|ram~1532_q ;
wire \ram1|ram~1404feeder_combout ;
wire \ram1|ram~1404_q ;
wire \ram1|ram~1340_q ;
wire \ram1|ram~2569_combout ;
wire \ram1|ram~2570_combout ;
wire \ram1|ram~1436feeder_combout ;
wire \ram1|ram~1436_q ;
wire \ram1|ram~1372feeder_combout ;
wire \ram1|ram~1372_q ;
wire \ram1|ram~1308_q ;
wire \ram1|ram~2564_combout ;
wire \ram1|ram~1500_q ;
wire \ram1|ram~2565_combout ;
wire \ram1|ram~1356feeder_combout ;
wire \ram1|ram~1356_q ;
wire \ram1|ram~1484_q ;
wire \ram1|ram~1420feeder_combout ;
wire \ram1|ram~1420_q ;
wire \ram1|ram~1292_q ;
wire \ram1|ram~2566_combout ;
wire \ram1|ram~2567_combout ;
wire \ram1|ram~2568_combout ;
wire \ram1|ram~1516feeder_combout ;
wire \ram1|ram~1516_q ;
wire \ram1|ram~1388_q ;
wire \ram1|ram~1452feeder_combout ;
wire \ram1|ram~1452_q ;
wire \ram1|ram~1324_q ;
wire \ram1|ram~2562_combout ;
wire \ram1|ram~2563_combout ;
wire \ram1|ram~2571_combout ;
wire \ram1|ram~2582_combout ;
wire \ram1|ram~1660feeder_combout ;
wire \ram1|ram~1660_q ;
wire \ram1|ram~1644_q ;
wire \ram1|ram~1628feeder_combout ;
wire \ram1|ram~1628_q ;
wire \ram1|ram~1612_q ;
wire \ram1|ram~2552_combout ;
wire \ram1|ram~2553_combout ;
wire \ram1|ram~1788feeder_combout ;
wire \ram1|ram~1788_q ;
wire \ram1|ram~1772_q ;
wire \ram1|ram~1756feeder_combout ;
wire \ram1|ram~1756_q ;
wire \ram1|ram~1740_q ;
wire \ram1|ram~2559_combout ;
wire \ram1|ram~2560_combout ;
wire \ram1|ram~1564feeder_combout ;
wire \ram1|ram~1564_q ;
wire \ram1|ram~1596_q ;
wire \ram1|ram~1580feeder_combout ;
wire \ram1|ram~1580_q ;
wire \ram1|ram~1548_q ;
wire \ram1|ram~2556_combout ;
wire \ram1|ram~2557_combout ;
wire \ram1|ram~1692feeder_combout ;
wire \ram1|ram~1692_q ;
wire \ram1|ram~1724_q ;
wire \ram1|ram~1708feeder_combout ;
wire \ram1|ram~1708_q ;
wire \ram1|ram~1676_q ;
wire \ram1|ram~2554_combout ;
wire \ram1|ram~2555_combout ;
wire \ram1|ram~2558_combout ;
wire \ram1|ram~2561_combout ;
wire \ram1|ram~1916feeder_combout ;
wire \ram1|ram~1916_q ;
wire \ram1|ram~2044_q ;
wire \ram1|ram~1980feeder_combout ;
wire \ram1|ram~1980_q ;
wire \ram1|ram~1852feeder_combout ;
wire \ram1|ram~1852_q ;
wire \ram1|ram~2590_combout ;
wire \ram1|ram~2591_combout ;
wire \ram1|ram~2012feeder_combout ;
wire \ram1|ram~2012_q ;
wire \ram1|ram~1884_q ;
wire \ram1|ram~1948feeder_combout ;
wire \ram1|ram~1948_q ;
wire \ram1|ram~1820_q ;
wire \ram1|ram~2583_combout ;
wire \ram1|ram~2584_combout ;
wire \ram1|ram~1964feeder_combout ;
wire \ram1|ram~1964_q ;
wire \ram1|ram~1900feeder_combout ;
wire \ram1|ram~1900_q ;
wire \ram1|ram~1836_q ;
wire \ram1|ram~2585_combout ;
wire \ram1|ram~2028_q ;
wire \ram1|ram~2586_combout ;
wire \ram1|ram~1932feeder_combout ;
wire \ram1|ram~1932_q ;
wire \ram1|ram~1996_q ;
wire \ram1|ram~1868feeder_combout ;
wire \ram1|ram~1868_q ;
wire \ram1|ram~1804_q ;
wire \ram1|ram~2587_combout ;
wire \ram1|ram~2588_combout ;
wire \ram1|ram~2589_combout ;
wire \ram1|ram~2592_combout ;
wire \ram1|ram~2593_combout ;
wire \ram1|ram~332feeder_combout ;
wire \ram1|ram~332_q ;
wire \ram1|ram~460_q ;
wire \ram1|ram~3674_combout ;
wire \ram1|ram~268_q ;
wire \ram1|ram~396_q ;
wire \ram1|ram~2598_combout ;
wire \ram1|ram~2599_combout ;
wire \ram1|ram~3672_combout ;
wire \ram1|ram~412_q ;
wire \ram1|ram~476_q ;
wire \ram1|ram~3673_combout ;
wire \ram1|ram~348_q ;
wire \ram1|ram~284_q ;
wire \ram1|ram~2596_combout ;
wire \ram1|ram~2597_combout ;
wire \ram1|ram~2600_combout ;
wire \ram1|ram~3676_combout ;
wire \ram1|ram~508_q ;
wire \ram1|ram~3675_combout ;
wire \ram1|ram~444_q ;
wire \ram1|ram~380feeder_combout ;
wire \ram1|ram~380_q ;
wire \ram1|ram~316_q ;
wire \ram1|ram~2601_combout ;
wire \ram1|ram~2602_combout ;
wire \ram1|ram~3671_combout ;
wire \ram1|ram~492_q ;
wire \ram1|ram~3670_combout ;
wire \ram1|ram~428_q ;
wire \ram1|ram~300_q ;
wire \ram1|ram~2594_combout ;
wire \ram1|ram~3669_combout ;
wire \ram1|ram~364_q ;
wire \ram1|ram~2595_combout ;
wire \ram1|ram~2603_combout ;
wire \ram1|ram~3704_combout ;
wire \ram1|ram~972_q ;
wire \ram1|ram~908_q ;
wire \ram1|ram~3703_combout ;
wire \ram1|ram~780_q ;
wire \ram1|ram~844_q ;
wire \ram1|ram~2629_combout ;
wire \ram1|ram~2630_combout ;
wire \ram1|ram~3699_combout ;
wire \ram1|ram~940_q ;
wire \ram1|ram~3702_combout ;
wire \ram1|ram~1004_q ;
wire \ram1|ram~3701_combout ;
wire \ram1|ram~812_q ;
wire \ram1|ram~3700_combout ;
wire \ram1|ram~876_q ;
wire \ram1|ram~2627_combout ;
wire \ram1|ram~2628_combout ;
wire \ram1|ram~2631_combout ;
wire \ram1|ram~3695_combout ;
wire \ram1|ram~860_q ;
wire \ram1|ram~3698_combout ;
wire \ram1|ram~988_q ;
wire \ram1|ram~3696_combout ;
wire \ram1|ram~924_q ;
wire \ram1|ram~3697_combout ;
wire \ram1|ram~796_q ;
wire \ram1|ram~2625_combout ;
wire \ram1|ram~2626_combout ;
wire \ram1|ram~3705_combout ;
wire \ram1|ram~892_q ;
wire \ram1|ram~1020feeder_combout ;
wire \ram1|ram~1020_q ;
wire \ram1|ram~3706_combout ;
wire \ram1|ram~956_q ;
wire \ram1|ram~828_q ;
wire \ram1|ram~2632_combout ;
wire \ram1|ram~2633_combout ;
wire \ram1|ram~2634_combout ;
wire \ram1|ram~3687_combout ;
wire \ram1|ram~732_q ;
wire \ram1|ram~716_q ;
wire \ram1|ram~2611_combout ;
wire \ram1|ram~3686_combout ;
wire \ram1|ram~748_q ;
wire \ram1|ram~3688_combout ;
wire \ram1|ram~764_q ;
wire \ram1|ram~2612_combout ;
wire \ram1|ram~620feeder_combout ;
wire \ram1|ram~620_q ;
wire \ram1|ram~3679_combout ;
wire \ram1|ram~636_q ;
wire \ram1|ram~3677_combout ;
wire \ram1|ram~604_q ;
wire \ram1|ram~3678_combout ;
wire \ram1|ram~588_q ;
wire \ram1|ram~2604_combout ;
wire \ram1|ram~2605_combout ;
wire \ram1|ram~3683_combout ;
wire \ram1|ram~540_q ;
wire \ram1|ram~3685_combout ;
wire \ram1|ram~572_q ;
wire \ram1|ram~3684_combout ;
wire \ram1|ram~524_q ;
wire \ram1|ram~556_q ;
wire \ram1|ram~2608_combout ;
wire \ram1|ram~2609_combout ;
wire \ram1|ram~3680_combout ;
wire \ram1|ram~668_q ;
wire \ram1|ram~700_q ;
wire \ram1|ram~3682_combout ;
wire \ram1|ram~652_q ;
wire \ram1|ram~3681_combout ;
wire \ram1|ram~684_q ;
wire \ram1|ram~2606_combout ;
wire \ram1|ram~2607_combout ;
wire \ram1|ram~2610_combout ;
wire \ram1|ram~2613_combout ;
wire \ram1|ram~220feeder_combout ;
wire \ram1|ram~220_q ;
wire \ram1|ram~252_q ;
wire \ram1|ram~3694_combout ;
wire \ram1|ram~236_q ;
wire \ram1|ram~204_q ;
wire \ram1|ram~2621_combout ;
wire \ram1|ram~2622_combout ;
wire \ram1|ram~3689_combout ;
wire \ram1|ram~172_q ;
wire \ram1|ram~188_q ;
wire \ram1|ram~3690_combout ;
wire \ram1|ram~140_q ;
wire \ram1|ram~156_q ;
wire \ram1|ram~2614_combout ;
wire \ram1|ram~2615_combout ;
wire \ram1|ram~92feeder_combout ;
wire \ram1|ram~92_q ;
wire \ram1|ram~124_q ;
wire \ram1|ram~3691_combout ;
wire \ram1|ram~76_q ;
wire \ram1|ram~108_q ;
wire \ram1|ram~2616_combout ;
wire \ram1|ram~2617_combout ;
wire \ram1|ram~3692_combout ;
wire \ram1|ram~44_q ;
wire \ram1|ram~60_q ;
wire \ram1|ram~3693_combout ;
wire \ram1|ram~12_q ;
wire \ram1|ram~28_q ;
wire \ram1|ram~2618_combout ;
wire \ram1|ram~2619_combout ;
wire \ram1|ram~2620_combout ;
wire \ram1|ram~2623_combout ;
wire \ram1|ram~2624_combout ;
wire \ram1|ram~2635_combout ;
wire \data_in[12]~16_combout ;
wire \data_in[12]~18_combout ;
wire \cpu|Mux131~0_combout ;
wire \cpu|regbank[3][12]~q ;
wire \cpu|Mux147~2_combout ;
wire \cpu|Mux147~3_combout ;
wire \cpu|Add4~59_combout ;
wire \cpu|Add4~60_combout ;
wire \cpu|Add4~52 ;
wire \cpu|Add4~61_combout ;
wire \cpu|Mux223~0_combout ;
wire \cpu|Mux223~1_combout ;
wire \cpu|Mux223~2_combout ;
wire \cpu|Mux223~3_combout ;
wire \cpu|Add3~23 ;
wire \cpu|Add3~24_combout ;
wire \cpu|regbank[7][12]~12_combout ;
wire \cpu|regbank[7][14]~40_combout ;
wire \cpu|regbank[7][12]~q ;
wire \cpu|Add3~25 ;
wire \cpu|Add3~26_combout ;
wire \cpu|Add4~58_combout ;
wire \cpu|regbank[4][13]~q ;
wire \cpu|Mux146~0_combout ;
wire \cpu|regbank[5][13]~q ;
wire \cpu|Mux146~1_combout ;
wire \cpu|Add4~57_combout ;
wire \cpu|Add4~62 ;
wire \cpu|Add4~63_combout ;
wire \cpu|Mux222~3_combout ;
wire \cpu|regbank[7][13]~13_combout ;
wire \cpu|regbank[7][13]~q ;
wire \cpu|Mux162~0_combout ;
wire \cpu|Mux162~1_combout ;
wire \cpu|Mux162~4_combout ;
wire \cpu|Mux190~0_combout ;
wire \ram1|ram~1629feeder_combout ;
wire \ram1|ram~1629_q ;
wire \ram1|ram~1613_q ;
wire \ram1|ram~2342_combout ;
wire \ram1|ram~1661feeder_combout ;
wire \ram1|ram~1661_q ;
wire \ram1|ram~1645_q ;
wire \ram1|ram~2343_combout ;
wire \ram1|ram~1693feeder_combout ;
wire \ram1|ram~1693_q ;
wire \ram1|ram~1725_q ;
wire \ram1|ram~1709feeder_combout ;
wire \ram1|ram~1709_q ;
wire \ram1|ram~1677_q ;
wire \ram1|ram~2344_combout ;
wire \ram1|ram~2345_combout ;
wire \ram1|ram~1565feeder_combout ;
wire \ram1|ram~1565_q ;
wire \ram1|ram~1597_q ;
wire \ram1|ram~1581feeder_combout ;
wire \ram1|ram~1581_q ;
wire \ram1|ram~1549_q ;
wire \ram1|ram~2346_combout ;
wire \ram1|ram~2347_combout ;
wire \ram1|ram~2348_combout ;
wire \ram1|ram~1773feeder_combout ;
wire \ram1|ram~1773_q ;
wire \ram1|ram~1789_q ;
wire \ram1|ram~1757feeder_combout ;
wire \ram1|ram~1757_q ;
wire \ram1|ram~1741_q ;
wire \ram1|ram~2349_combout ;
wire \ram1|ram~2350_combout ;
wire \ram1|ram~2351_combout ;
wire \ram1|ram~2045feeder_combout ;
wire \ram1|ram~2045_q ;
wire \ram1|ram~1917_q ;
wire \ram1|ram~1981feeder_combout ;
wire \ram1|ram~1981_q ;
wire \ram1|ram~1853_q ;
wire \ram1|ram~2380_combout ;
wire \ram1|ram~2381_combout ;
wire \ram1|ram~1885feeder_combout ;
wire \ram1|ram~1885_q ;
wire \ram1|ram~2013_q ;
wire \ram1|ram~1949feeder_combout ;
wire \ram1|ram~1949_q ;
wire \ram1|ram~1821_q ;
wire \ram1|ram~2373_combout ;
wire \ram1|ram~2374_combout ;
wire \ram1|ram~1965feeder_combout ;
wire \ram1|ram~1965_q ;
wire \ram1|ram~2029feeder_combout ;
wire \ram1|ram~2029_q ;
wire \ram1|ram~1837feeder_combout ;
wire \ram1|ram~1837_q ;
wire \ram1|ram~1901_q ;
wire \ram1|ram~2375_combout ;
wire \ram1|ram~2376_combout ;
wire \ram1|ram~1933feeder_combout ;
wire \ram1|ram~1933_q ;
wire \ram1|ram~1997_q ;
wire \ram1|ram~1869feeder_combout ;
wire \ram1|ram~1869_q ;
wire \ram1|ram~1805_q ;
wire \ram1|ram~2377_combout ;
wire \ram1|ram~2378_combout ;
wire \ram1|ram~2379_combout ;
wire \ram1|ram~2382_combout ;
wire \ram1|ram~1469feeder_combout ;
wire \ram1|ram~1469_q ;
wire \ram1|ram~1533_q ;
wire \ram1|ram~1405feeder_combout ;
wire \ram1|ram~1405_q ;
wire \ram1|ram~1341_q ;
wire \ram1|ram~2359_combout ;
wire \ram1|ram~2360_combout ;
wire \ram1|ram~1437feeder_combout ;
wire \ram1|ram~1437_q ;
wire \ram1|ram~1501_q ;
wire \ram1|ram~1373feeder_combout ;
wire \ram1|ram~1373_q ;
wire \ram1|ram~1309_q ;
wire \ram1|ram~2354_combout ;
wire \ram1|ram~2355_combout ;
wire \ram1|ram~1357feeder_combout ;
wire \ram1|ram~1357_q ;
wire \ram1|ram~1485_q ;
wire \ram1|ram~1421feeder_combout ;
wire \ram1|ram~1421_q ;
wire \ram1|ram~1293_q ;
wire \ram1|ram~2356_combout ;
wire \ram1|ram~2357_combout ;
wire \ram1|ram~2358_combout ;
wire \ram1|ram~1389feeder_combout ;
wire \ram1|ram~1389_q ;
wire \ram1|ram~1517_q ;
wire \ram1|ram~1453feeder_combout ;
wire \ram1|ram~1453_q ;
wire \ram1|ram~1325_q ;
wire \ram1|ram~2352_combout ;
wire \ram1|ram~2353_combout ;
wire \ram1|ram~2361_combout ;
wire \ram1|ram~1245feeder_combout ;
wire \ram1|ram~1245_q ;
wire \ram1|ram~1277_q ;
wire \ram1|ram~1261feeder_combout ;
wire \ram1|ram~1261_q ;
wire \ram1|ram~1229_q ;
wire \ram1|ram~2369_combout ;
wire \ram1|ram~2370_combout ;
wire \ram1|ram~3627_combout ;
wire \ram1|ram~1085_q ;
wire \ram1|ram~1069_q ;
wire \ram1|ram~3625_combout ;
wire \ram1|ram~1053_q ;
wire \ram1|ram~3626_combout ;
wire \ram1|ram~1037_q ;
wire \ram1|ram~2366_combout ;
wire \ram1|ram~2367_combout ;
wire \ram1|ram~1117feeder_combout ;
wire \ram1|ram~1117_q ;
wire \ram1|ram~1149_q ;
wire \ram1|ram~1133feeder_combout ;
wire \ram1|ram~1133_q ;
wire \ram1|ram~1101_q ;
wire \ram1|ram~2364_combout ;
wire \ram1|ram~2365_combout ;
wire \ram1|ram~2368_combout ;
wire \ram1|ram~1197feeder_combout ;
wire \ram1|ram~1197_q ;
wire \ram1|ram~1213_q ;
wire \ram1|ram~1181feeder_combout ;
wire \ram1|ram~1181_q ;
wire \ram1|ram~1165_q ;
wire \ram1|ram~2362_combout ;
wire \ram1|ram~2363_combout ;
wire \ram1|ram~2371_combout ;
wire \ram1|ram~2372_combout ;
wire \ram1|ram~2383_combout ;
wire \ram1|ram~445feeder_combout ;
wire \ram1|ram~445_q ;
wire \ram1|ram~509_q ;
wire \ram1|ram~3604_combout ;
wire \ram1|ram~317_q ;
wire \ram1|ram~381_q ;
wire \ram1|ram~2307_combout ;
wire \ram1|ram~2308_combout ;
wire \ram1|ram~3599_combout ;
wire \ram1|ram~493_q ;
wire \ram1|ram~365_q ;
wire \ram1|ram~3598_combout ;
wire \ram1|ram~301_q ;
wire \ram1|ram~429_q ;
wire \ram1|ram~2300_combout ;
wire \ram1|ram~2301_combout ;
wire \ram1|ram~3602_combout ;
wire \ram1|ram~333_q ;
wire \ram1|ram~461_q ;
wire \ram1|ram~3603_combout ;
wire \ram1|ram~397_q ;
wire \ram1|ram~269_q ;
wire \ram1|ram~2304_combout ;
wire \ram1|ram~2305_combout ;
wire \ram1|ram~3600_combout ;
wire \ram1|ram~413_q ;
wire \ram1|ram~477_q ;
wire \ram1|ram~3601_combout ;
wire \ram1|ram~349_q ;
wire \ram1|ram~285_q ;
wire \ram1|ram~2302_combout ;
wire \ram1|ram~2303_combout ;
wire \ram1|ram~2306_combout ;
wire \ram1|ram~2309_combout ;
wire \ram1|ram~3623_combout ;
wire \ram1|ram~893_q ;
wire \ram1|ram~1021_q ;
wire \ram1|ram~3624_combout ;
wire \ram1|ram~957_q ;
wire \ram1|ram~829_q ;
wire \ram1|ram~2338_combout ;
wire \ram1|ram~2339_combout ;
wire \ram1|ram~813feeder_combout ;
wire \ram1|ram~813_q ;
wire \ram1|ram~877feeder_combout ;
wire \ram1|ram~877_q ;
wire \ram1|ram~2333_combout ;
wire \ram1|ram~3621_combout ;
wire \ram1|ram~1005_q ;
wire \ram1|ram~941_q ;
wire \ram1|ram~2334_combout ;
wire \ram1|ram~909feeder_combout ;
wire \ram1|ram~909_q ;
wire \ram1|ram~973_q ;
wire \ram1|ram~3622_combout ;
wire \ram1|ram~845_q ;
wire \ram1|ram~781_q ;
wire \ram1|ram~2335_combout ;
wire \ram1|ram~2336_combout ;
wire \ram1|ram~2337_combout ;
wire \ram1|ram~3619_combout ;
wire \ram1|ram~861_q ;
wire \ram1|ram~989_q ;
wire \ram1|ram~3620_combout ;
wire \ram1|ram~925_q ;
wire \ram1|ram~797_q ;
wire \ram1|ram~2331_combout ;
wire \ram1|ram~2332_combout ;
wire \ram1|ram~2340_combout ;
wire \ram1|ram~173feeder_combout ;
wire \ram1|ram~173_q ;
wire \ram1|ram~189_q ;
wire \ram1|ram~3614_combout ;
wire \ram1|ram~141_q ;
wire \ram1|ram~157_q ;
wire \ram1|ram~2320_combout ;
wire \ram1|ram~2321_combout ;
wire \ram1|ram~3618_combout ;
wire \ram1|ram~205_q ;
wire \ram1|ram~237_q ;
wire \ram1|ram~2327_combout ;
wire \ram1|ram~3617_combout ;
wire \ram1|ram~221_q ;
wire \ram1|ram~253_q ;
wire \ram1|ram~2328_combout ;
wire \ram1|ram~3616_combout ;
wire \ram1|ram~125_q ;
wire \ram1|ram~93_q ;
wire \ram1|ram~3615_combout ;
wire \ram1|ram~109_q ;
wire \ram1|ram~77_q ;
wire \ram1|ram~2322_combout ;
wire \ram1|ram~2323_combout ;
wire \ram1|ram~45feeder_combout ;
wire \ram1|ram~45_q ;
wire \ram1|ram~61_q ;
wire \ram1|ram~13_q ;
wire \ram1|ram~29feeder_combout ;
wire \ram1|ram~29_q ;
wire \ram1|ram~2324_combout ;
wire \ram1|ram~2325_combout ;
wire \ram1|ram~2326_combout ;
wire \ram1|ram~2329_combout ;
wire \ram1|ram~621feeder_combout ;
wire \ram1|ram~621_q ;
wire \ram1|ram~637_q ;
wire \ram1|ram~3606_combout ;
wire \ram1|ram~589_q ;
wire \ram1|ram~3605_combout ;
wire \ram1|ram~605_q ;
wire \ram1|ram~2310_combout ;
wire \ram1|ram~2311_combout ;
wire \ram1|ram~3610_combout ;
wire \ram1|ram~749_q ;
wire \ram1|ram~3613_combout ;
wire \ram1|ram~765_q ;
wire \ram1|ram~3611_combout ;
wire \ram1|ram~733_q ;
wire \ram1|ram~3612_combout ;
wire \ram1|ram~717_q ;
wire \ram1|ram~2317_combout ;
wire \ram1|ram~2318_combout ;
wire \ram1|ram~3607_combout ;
wire \ram1|ram~669_q ;
wire \ram1|ram~701_q ;
wire \ram1|ram~685feeder_combout ;
wire \ram1|ram~685_q ;
wire \ram1|ram~653_q ;
wire \ram1|ram~2312_combout ;
wire \ram1|ram~2313_combout ;
wire \ram1|ram~3608_combout ;
wire \ram1|ram~541_q ;
wire \ram1|ram~573_q ;
wire \ram1|ram~3609_combout ;
wire \ram1|ram~525_q ;
wire \ram1|ram~557_q ;
wire \ram1|ram~2314_combout ;
wire \ram1|ram~2315_combout ;
wire \ram1|ram~2316_combout ;
wire \ram1|ram~2319_combout ;
wire \ram1|ram~2330_combout ;
wire \ram1|ram~2341_combout ;
wire \data_in[13]~12_combout ;
wire \data_in[13]~13_combout ;
wire \cpu|Mux130~0_combout ;
wire \cpu|regbank[3][13]~q ;
wire \cpu|Mux146~2_combout ;
wire \cpu|Mux146~3_combout ;
wire \cpu|Mux146~4_combout ;
wire \cpu|Mux188~0_combout ;
wire \ram1|ram~447feeder_combout ;
wire \ram1|ram~447_q ;
wire \ram1|ram~3658_combout ;
wire \ram1|ram~319_q ;
wire \ram1|ram~383_q ;
wire \ram1|ram~2475_combout ;
wire \ram1|ram~511_q ;
wire \ram1|ram~2476_combout ;
wire \ram1|ram~495feeder_combout ;
wire \ram1|ram~495_q ;
wire \ram1|ram~367_q ;
wire \ram1|ram~3655_combout ;
wire \ram1|ram~303_q ;
wire \ram1|ram~431_q ;
wire \ram1|ram~2468_combout ;
wire \ram1|ram~2469_combout ;
wire \ram1|ram~3657_combout ;
wire \ram1|ram~335_q ;
wire \ram1|ram~463_q ;
wire \ram1|ram~399feeder_combout ;
wire \ram1|ram~399_q ;
wire \ram1|ram~271_q ;
wire \ram1|ram~2472_combout ;
wire \ram1|ram~2473_combout ;
wire \ram1|ram~3656_combout ;
wire \ram1|ram~479_q ;
wire \ram1|ram~415_q ;
wire \ram1|ram~351feeder_combout ;
wire \ram1|ram~351_q ;
wire \ram1|ram~287_q ;
wire \ram1|ram~2470_combout ;
wire \ram1|ram~2471_combout ;
wire \ram1|ram~2474_combout ;
wire \ram1|ram~2477_combout ;
wire \ram1|ram~895feeder_combout ;
wire \ram1|ram~895_q ;
wire \ram1|ram~1023_q ;
wire \ram1|ram~959feeder_combout ;
wire \ram1|ram~959_q ;
wire \ram1|ram~831_q ;
wire \ram1|ram~2506_combout ;
wire \ram1|ram~2507_combout ;
wire \ram1|ram~943feeder_combout ;
wire \ram1|ram~943_q ;
wire \ram1|ram~1007_q ;
wire \ram1|ram~879feeder_combout ;
wire \ram1|ram~879_q ;
wire \ram1|ram~815_q ;
wire \ram1|ram~2501_combout ;
wire \ram1|ram~2502_combout ;
wire \ram1|ram~3663_combout ;
wire \ram1|ram~975_q ;
wire \ram1|ram~911_q ;
wire \ram1|ram~3662_combout ;
wire \ram1|ram~783_q ;
wire \ram1|ram~847_q ;
wire \ram1|ram~2503_combout ;
wire \ram1|ram~2504_combout ;
wire \ram1|ram~2505_combout ;
wire \ram1|ram~863feeder_combout ;
wire \ram1|ram~863_q ;
wire \ram1|ram~991_q ;
wire \ram1|ram~927feeder_combout ;
wire \ram1|ram~927_q ;
wire \ram1|ram~799_q ;
wire \ram1|ram~2499_combout ;
wire \ram1|ram~2500_combout ;
wire \ram1|ram~2508_combout ;
wire \ram1|ram~175feeder_combout ;
wire \ram1|ram~175_q ;
wire \ram1|ram~191_q ;
wire \ram1|ram~159feeder_combout ;
wire \ram1|ram~159_q ;
wire \ram1|ram~143_q ;
wire \ram1|ram~2488_combout ;
wire \ram1|ram~2489_combout ;
wire \ram1|ram~95feeder_combout ;
wire \ram1|ram~95_q ;
wire \ram1|ram~127_q ;
wire \ram1|ram~111feeder_combout ;
wire \ram1|ram~111_q ;
wire \ram1|ram~79_q ;
wire \ram1|ram~2490_combout ;
wire \ram1|ram~2491_combout ;
wire \ram1|ram~47feeder_combout ;
wire \ram1|ram~47_q ;
wire \ram1|ram~63_q ;
wire \ram1|ram~31feeder_combout ;
wire \ram1|ram~31_q ;
wire \ram1|ram~15_q ;
wire \ram1|ram~2492_combout ;
wire \ram1|ram~2493_combout ;
wire \ram1|ram~2494_combout ;
wire \ram1|ram~239feeder_combout ;
wire \ram1|ram~239_q ;
wire \ram1|ram~207_q ;
wire \ram1|ram~2495_combout ;
wire \ram1|ram~223feeder_combout ;
wire \ram1|ram~223_q ;
wire \ram1|ram~255_q ;
wire \ram1|ram~2496_combout ;
wire \ram1|ram~2497_combout ;
wire \ram1|ram~751feeder_combout ;
wire \ram1|ram~751_q ;
wire \ram1|ram~767_q ;
wire \ram1|ram~735feeder_combout ;
wire \ram1|ram~735_q ;
wire \ram1|ram~719_q ;
wire \ram1|ram~2485_combout ;
wire \ram1|ram~2486_combout ;
wire \ram1|ram~623feeder_combout ;
wire \ram1|ram~623_q ;
wire \ram1|ram~639_q ;
wire \ram1|ram~607feeder_combout ;
wire \ram1|ram~607_q ;
wire \ram1|ram~591_q ;
wire \ram1|ram~2478_combout ;
wire \ram1|ram~2479_combout ;
wire \ram1|ram~543feeder_combout ;
wire \ram1|ram~543_q ;
wire \ram1|ram~575_q ;
wire \ram1|ram~3661_combout ;
wire \ram1|ram~527_q ;
wire \ram1|ram~559_q ;
wire \ram1|ram~2482_combout ;
wire \ram1|ram~2483_combout ;
wire \ram1|ram~3659_combout ;
wire \ram1|ram~671_q ;
wire \ram1|ram~703_q ;
wire \ram1|ram~3660_combout ;
wire \ram1|ram~655_q ;
wire \ram1|ram~687_q ;
wire \ram1|ram~2480_combout ;
wire \ram1|ram~2481_combout ;
wire \ram1|ram~2484_combout ;
wire \ram1|ram~2487_combout ;
wire \ram1|ram~2498_combout ;
wire \ram1|ram~2509_combout ;
wire \ram1|ram~1775feeder_combout ;
wire \ram1|ram~1775_q ;
wire \ram1|ram~1791_q ;
wire \ram1|ram~1759feeder_combout ;
wire \ram1|ram~1759_q ;
wire \ram1|ram~1743_q ;
wire \ram1|ram~2517_combout ;
wire \ram1|ram~2518_combout ;
wire \ram1|ram~1631feeder_combout ;
wire \ram1|ram~1631_q ;
wire \ram1|ram~1615_q ;
wire \ram1|ram~2510_combout ;
wire \ram1|ram~1663feeder_combout ;
wire \ram1|ram~1663_q ;
wire \ram1|ram~1647_q ;
wire \ram1|ram~2511_combout ;
wire \ram1|ram~1695feeder_combout ;
wire \ram1|ram~1695_q ;
wire \ram1|ram~1711feeder_combout ;
wire \ram1|ram~1711_q ;
wire \ram1|ram~1679_q ;
wire \ram1|ram~2512_combout ;
wire \ram1|ram~1727_q ;
wire \ram1|ram~2513_combout ;
wire \ram1|ram~1567feeder_combout ;
wire \ram1|ram~1567_q ;
wire \ram1|ram~1583feeder_combout ;
wire \ram1|ram~1583_q ;
wire \ram1|ram~1551_q ;
wire \ram1|ram~2514_combout ;
wire \ram1|ram~1599_q ;
wire \ram1|ram~2515_combout ;
wire \ram1|ram~2516_combout ;
wire \ram1|ram~2519_combout ;
wire \ram1|ram~1247_q ;
wire \ram1|ram~1279_q ;
wire \ram1|ram~1263feeder_combout ;
wire \ram1|ram~1263_q ;
wire \ram1|ram~1231_q ;
wire \ram1|ram~2537_combout ;
wire \ram1|ram~2538_combout ;
wire \ram1|ram~1199feeder_combout ;
wire \ram1|ram~1199_q ;
wire \ram1|ram~1215_q ;
wire \ram1|ram~1183feeder_combout ;
wire \ram1|ram~1183_q ;
wire \ram1|ram~1167_q ;
wire \ram1|ram~2530_combout ;
wire \ram1|ram~2531_combout ;
wire \ram1|ram~3665_combout ;
wire \ram1|ram~1087_q ;
wire \ram1|ram~1071_q ;
wire \ram1|ram~3664_combout ;
wire \ram1|ram~1039_q ;
wire \ram1|ram~1055_q ;
wire \ram1|ram~2534_combout ;
wire \ram1|ram~2535_combout ;
wire \ram1|ram~1119feeder_combout ;
wire \ram1|ram~1119_q ;
wire \ram1|ram~1151_q ;
wire \ram1|ram~1135feeder_combout ;
wire \ram1|ram~1135_q ;
wire \ram1|ram~1103_q ;
wire \ram1|ram~2532_combout ;
wire \ram1|ram~2533_combout ;
wire \ram1|ram~2536_combout ;
wire \ram1|ram~2539_combout ;
wire \ram1|ram~1471feeder_combout ;
wire \ram1|ram~1471_q ;
wire \ram1|ram~1535_q ;
wire \ram1|ram~1407feeder_combout ;
wire \ram1|ram~1407_q ;
wire \ram1|ram~1343_q ;
wire \ram1|ram~2527_combout ;
wire \ram1|ram~2528_combout ;
wire \ram1|ram~1391feeder_combout ;
wire \ram1|ram~1391_q ;
wire \ram1|ram~1519_q ;
wire \ram1|ram~1455feeder_combout ;
wire \ram1|ram~1455_q ;
wire \ram1|ram~1327_q ;
wire \ram1|ram~2520_combout ;
wire \ram1|ram~2521_combout ;
wire \ram1|ram~1439feeder_combout ;
wire \ram1|ram~1439_q ;
wire \ram1|ram~1375feeder_combout ;
wire \ram1|ram~1375_q ;
wire \ram1|ram~1311_q ;
wire \ram1|ram~2522_combout ;
wire \ram1|ram~1503_q ;
wire \ram1|ram~2523_combout ;
wire \ram1|ram~1359feeder_combout ;
wire \ram1|ram~1359_q ;
wire \ram1|ram~1487_q ;
wire \ram1|ram~1423feeder_combout ;
wire \ram1|ram~1423_q ;
wire \ram1|ram~1295_q ;
wire \ram1|ram~2524_combout ;
wire \ram1|ram~2525_combout ;
wire \ram1|ram~2526_combout ;
wire \ram1|ram~2529_combout ;
wire \ram1|ram~2540_combout ;
wire \ram1|ram~1887feeder_combout ;
wire \ram1|ram~1887_q ;
wire \ram1|ram~2015_q ;
wire \ram1|ram~1951feeder_combout ;
wire \ram1|ram~1951_q ;
wire \ram1|ram~1823_q ;
wire \ram1|ram~2541_combout ;
wire \ram1|ram~2542_combout ;
wire \ram1|ram~2047_q ;
wire \ram1|ram~1983feeder_combout ;
wire \ram1|ram~1983_q ;
wire \ram1|ram~1855_q ;
wire \ram1|ram~2548_combout ;
wire \ram1|ram~1919_q ;
wire \ram1|ram~2549_combout ;
wire \ram1|ram~1967feeder_combout ;
wire \ram1|ram~1967_q ;
wire \ram1|ram~2031_q ;
wire \ram1|ram~1903feeder_combout ;
wire \ram1|ram~1903_q ;
wire \ram1|ram~1839_q ;
wire \ram1|ram~2543_combout ;
wire \ram1|ram~2544_combout ;
wire \ram1|ram~1935feeder_combout ;
wire \ram1|ram~1935_q ;
wire \ram1|ram~1999_q ;
wire \ram1|ram~1871feeder_combout ;
wire \ram1|ram~1871_q ;
wire \ram1|ram~1807_q ;
wire \ram1|ram~2545_combout ;
wire \ram1|ram~2546_combout ;
wire \ram1|ram~2547_combout ;
wire \ram1|ram~2550_combout ;
wire \ram1|ram~2551_combout ;
wire \data_in[15]~15_combout ;
wire \data_in[15]~19_combout ;
wire \cpu|Mux128~0_combout ;
wire \cpu|regbank[2][15]~q ;
wire \cpu|regbank[1][15]~q ;
wire \cpu|regbank[0][15]~q ;
wire \cpu|Mux160~2_combout ;
wire \cpu|regbank[3][15]~q ;
wire \cpu|Mux160~3_combout ;
wire \cpu|regbank[5][15]~q ;
wire \cpu|regbank[6][15]~q ;
wire \cpu|regbank[4][15]~q ;
wire \cpu|Mux160~0_combout ;
wire \cpu|Mux160~1_combout ;
wire \cpu|Mux160~4_combout ;
wire \cpu|Mux220~1_combout ;
wire \cpu|Mux220~0_combout ;
wire \cpu|Mux220~2_combout ;
wire \cpu|Mux144~2_combout ;
wire \cpu|Mux144~3_combout ;
wire \cpu|Add4~53_combout ;
wire \cpu|Add4~54_combout ;
wire \cpu|Add3~27 ;
wire \cpu|Add3~28_combout ;
wire \cpu|regbank[3][14]~q ;
wire \cpu|regbank[1][14]~q ;
wire \cpu|regbank[0][14]~q ;
wire \cpu|Mux145~2_combout ;
wire \cpu|Mux145~3_combout ;
wire \cpu|Mux145~4_combout ;
wire \cpu|Mux189~1_combout ;
wire \ram1|ram~1774feeder_combout ;
wire \ram1|ram~1774_q ;
wire \ram1|ram~1758feeder_combout ;
wire \ram1|ram~1758_q ;
wire \ram1|ram~1742_q ;
wire \ram1|ram~2433_combout ;
wire \ram1|ram~1790_q ;
wire \ram1|ram~2434_combout ;
wire \ram1|ram~1662feeder_combout ;
wire \ram1|ram~1662_q ;
wire \ram1|ram~1646_q ;
wire \ram1|ram~1630feeder_combout ;
wire \ram1|ram~1630_q ;
wire \ram1|ram~1614_q ;
wire \ram1|ram~2426_combout ;
wire \ram1|ram~2427_combout ;
wire \ram1|ram~1694feeder_combout ;
wire \ram1|ram~1694_q ;
wire \ram1|ram~1710feeder_combout ;
wire \ram1|ram~1710_q ;
wire \ram1|ram~1678_q ;
wire \ram1|ram~2428_combout ;
wire \ram1|ram~1726_q ;
wire \ram1|ram~2429_combout ;
wire \ram1|ram~1566feeder_combout ;
wire \ram1|ram~1566_q ;
wire \ram1|ram~1598_q ;
wire \ram1|ram~1582feeder_combout ;
wire \ram1|ram~1582_q ;
wire \ram1|ram~1550_q ;
wire \ram1|ram~2430_combout ;
wire \ram1|ram~2431_combout ;
wire \ram1|ram~2432_combout ;
wire \ram1|ram~2435_combout ;
wire \ram1|ram~1886feeder_combout ;
wire \ram1|ram~1886_q ;
wire \ram1|ram~2014_q ;
wire \ram1|ram~1950feeder_combout ;
wire \ram1|ram~1950_q ;
wire \ram1|ram~1822_q ;
wire \ram1|ram~2457_combout ;
wire \ram1|ram~2458_combout ;
wire \ram1|ram~1966feeder_combout ;
wire \ram1|ram~1966_q ;
wire \ram1|ram~2030_q ;
wire \ram1|ram~1902feeder_combout ;
wire \ram1|ram~1902_q ;
wire \ram1|ram~1838_q ;
wire \ram1|ram~2459_combout ;
wire \ram1|ram~2460_combout ;
wire \ram1|ram~1934feeder_combout ;
wire \ram1|ram~1934_q ;
wire \ram1|ram~1998_q ;
wire \ram1|ram~1870feeder_combout ;
wire \ram1|ram~1870_q ;
wire \ram1|ram~1806_q ;
wire \ram1|ram~2461_combout ;
wire \ram1|ram~2462_combout ;
wire \ram1|ram~2463_combout ;
wire \ram1|ram~2046feeder_combout ;
wire \ram1|ram~2046_q ;
wire \ram1|ram~1918_q ;
wire \ram1|ram~1982feeder_combout ;
wire \ram1|ram~1982_q ;
wire \ram1|ram~1854_q ;
wire \ram1|ram~2464_combout ;
wire \ram1|ram~2465_combout ;
wire \ram1|ram~2466_combout ;
wire \ram1|ram~1246feeder_combout ;
wire \ram1|ram~1246_q ;
wire \ram1|ram~1278_q ;
wire \ram1|ram~1262feeder_combout ;
wire \ram1|ram~1262_q ;
wire \ram1|ram~1230_q ;
wire \ram1|ram~2453_combout ;
wire \ram1|ram~2454_combout ;
wire \ram1|ram~3653_combout ;
wire \ram1|ram~1070_q ;
wire \ram1|ram~1086_q ;
wire \ram1|ram~3654_combout ;
wire \ram1|ram~1054_q ;
wire \ram1|ram~1038_q ;
wire \ram1|ram~2450_combout ;
wire \ram1|ram~2451_combout ;
wire \ram1|ram~1118feeder_combout ;
wire \ram1|ram~1118_q ;
wire \ram1|ram~1150feeder_combout ;
wire \ram1|ram~1150_q ;
wire \ram1|ram~1134feeder_combout ;
wire \ram1|ram~1134_q ;
wire \ram1|ram~1102_q ;
wire \ram1|ram~2448_combout ;
wire \ram1|ram~2449_combout ;
wire \ram1|ram~2452_combout ;
wire \ram1|ram~1198feeder_combout ;
wire \ram1|ram~1198_q ;
wire \ram1|ram~1214_q ;
wire \ram1|ram~1182feeder_combout ;
wire \ram1|ram~1182_q ;
wire \ram1|ram~1166_q ;
wire \ram1|ram~2446_combout ;
wire \ram1|ram~2447_combout ;
wire \ram1|ram~2455_combout ;
wire \ram1|ram~1390feeder_combout ;
wire \ram1|ram~1390_q ;
wire \ram1|ram~1518_q ;
wire \ram1|ram~1454feeder_combout ;
wire \ram1|ram~1454_q ;
wire \ram1|ram~1326_q ;
wire \ram1|ram~2436_combout ;
wire \ram1|ram~2437_combout ;
wire \ram1|ram~1470feeder_combout ;
wire \ram1|ram~1470_q ;
wire \ram1|ram~1534_q ;
wire \ram1|ram~1406feeder_combout ;
wire \ram1|ram~1406_q ;
wire \ram1|ram~1342_q ;
wire \ram1|ram~2443_combout ;
wire \ram1|ram~2444_combout ;
wire \ram1|ram~1358feeder_combout ;
wire \ram1|ram~1358_q ;
wire \ram1|ram~1486_q ;
wire \ram1|ram~1294_q ;
wire \ram1|ram~1422feeder_combout ;
wire \ram1|ram~1422_q ;
wire \ram1|ram~2440_combout ;
wire \ram1|ram~2441_combout ;
wire \ram1|ram~1438feeder_combout ;
wire \ram1|ram~1438_q ;
wire \ram1|ram~1310_q ;
wire \ram1|ram~1502feeder_combout ;
wire \ram1|ram~1502_q ;
wire \ram1|ram~1374_q ;
wire \ram1|ram~2438_combout ;
wire \ram1|ram~2439_combout ;
wire \ram1|ram~2442_combout ;
wire \ram1|ram~2445_combout ;
wire \ram1|ram~2456_combout ;
wire \ram1|ram~2467_combout ;
wire \ram1|ram~3643_combout ;
wire \ram1|ram~862_q ;
wire \ram1|ram~3646_combout ;
wire \ram1|ram~990_q ;
wire \ram1|ram~3644_combout ;
wire \ram1|ram~926_q ;
wire \ram1|ram~3645_combout ;
wire \ram1|ram~798_q ;
wire \ram1|ram~2415_combout ;
wire \ram1|ram~2416_combout ;
wire \ram1|ram~3651_combout ;
wire \ram1|ram~894_q ;
wire \ram1|ram~3652_combout ;
wire \ram1|ram~1022_q ;
wire \ram1|ram~958feeder_combout ;
wire \ram1|ram~958_q ;
wire \ram1|ram~830_q ;
wire \ram1|ram~2422_combout ;
wire \ram1|ram~2423_combout ;
wire \ram1|ram~782_q ;
wire \ram1|ram~846feeder_combout ;
wire \ram1|ram~846_q ;
wire \ram1|ram~2419_combout ;
wire \ram1|ram~974_q ;
wire \ram1|ram~3650_combout ;
wire \ram1|ram~910_q ;
wire \ram1|ram~2420_combout ;
wire \ram1|ram~3647_combout ;
wire \ram1|ram~942_q ;
wire \ram1|ram~3649_combout ;
wire \ram1|ram~1006_q ;
wire \ram1|ram~814feeder_combout ;
wire \ram1|ram~814_q ;
wire \ram1|ram~3648_combout ;
wire \ram1|ram~878_q ;
wire \ram1|ram~2417_combout ;
wire \ram1|ram~2418_combout ;
wire \ram1|ram~2421_combout ;
wire \ram1|ram~2424_combout ;
wire \ram1|ram~190feeder_combout ;
wire \ram1|ram~190_q ;
wire \ram1|ram~174_q ;
wire \ram1|ram~3642_combout ;
wire \ram1|ram~142_q ;
wire \ram1|ram~3641_combout ;
wire \ram1|ram~158_q ;
wire \ram1|ram~2404_combout ;
wire \ram1|ram~2405_combout ;
wire \ram1|ram~46feeder_combout ;
wire \ram1|ram~46_q ;
wire \ram1|ram~62_q ;
wire \ram1|ram~30feeder_combout ;
wire \ram1|ram~30_q ;
wire \ram1|ram~14_q ;
wire \ram1|ram~2408_combout ;
wire \ram1|ram~2409_combout ;
wire \ram1|ram~94feeder_combout ;
wire \ram1|ram~94_q ;
wire \ram1|ram~126_q ;
wire \ram1|ram~110feeder_combout ;
wire \ram1|ram~110_q ;
wire \ram1|ram~78_q ;
wire \ram1|ram~2406_combout ;
wire \ram1|ram~2407_combout ;
wire \ram1|ram~2410_combout ;
wire \ram1|ram~222feeder_combout ;
wire \ram1|ram~222_q ;
wire \ram1|ram~238feeder_combout ;
wire \ram1|ram~238_q ;
wire \ram1|ram~206_q ;
wire \ram1|ram~2411_combout ;
wire \ram1|ram~254_q ;
wire \ram1|ram~2412_combout ;
wire \ram1|ram~2413_combout ;
wire \ram1|ram~3634_combout ;
wire \ram1|ram~638_q ;
wire \ram1|ram~3631_combout ;
wire \ram1|ram~622_q ;
wire \ram1|ram~3632_combout ;
wire \ram1|ram~606_q ;
wire \ram1|ram~3633_combout ;
wire \ram1|ram~590_q ;
wire \ram1|ram~2394_combout ;
wire \ram1|ram~2395_combout ;
wire \ram1|ram~3640_combout ;
wire \ram1|ram~766_q ;
wire \ram1|ram~750_q ;
wire \ram1|ram~3639_combout ;
wire \ram1|ram~734_q ;
wire \ram1|ram~718_q ;
wire \ram1|ram~2401_combout ;
wire \ram1|ram~2402_combout ;
wire \ram1|ram~3635_combout ;
wire \ram1|ram~542_q ;
wire \ram1|ram~3638_combout ;
wire \ram1|ram~574_q ;
wire \ram1|ram~3637_combout ;
wire \ram1|ram~526_q ;
wire \ram1|ram~3636_combout ;
wire \ram1|ram~558_q ;
wire \ram1|ram~2398_combout ;
wire \ram1|ram~2399_combout ;
wire \ram1|ram~670feeder_combout ;
wire \ram1|ram~670_q ;
wire \ram1|ram~702_q ;
wire \ram1|ram~654_q ;
wire \ram1|ram~686feeder_combout ;
wire \ram1|ram~686_q ;
wire \ram1|ram~2396_combout ;
wire \ram1|ram~2397_combout ;
wire \ram1|ram~2400_combout ;
wire \ram1|ram~2403_combout ;
wire \ram1|ram~2414_combout ;
wire \ram1|ram~3629_combout ;
wire \ram1|ram~494_q ;
wire \ram1|ram~366_q ;
wire \ram1|ram~3628_combout ;
wire \ram1|ram~430_q ;
wire \ram1|ram~302_q ;
wire \ram1|ram~2384_combout ;
wire \ram1|ram~2385_combout ;
wire \ram1|ram~334feeder_combout ;
wire \ram1|ram~334_q ;
wire \ram1|ram~398feeder_combout ;
wire \ram1|ram~398_q ;
wire \ram1|ram~270_q ;
wire \ram1|ram~2388_combout ;
wire \ram1|ram~462_q ;
wire \ram1|ram~2389_combout ;
wire \ram1|ram~414feeder_combout ;
wire \ram1|ram~414_q ;
wire \ram1|ram~478_q ;
wire \ram1|ram~3630_combout ;
wire \ram1|ram~350_q ;
wire \ram1|ram~286_q ;
wire \ram1|ram~2386_combout ;
wire \ram1|ram~2387_combout ;
wire \ram1|ram~2390_combout ;
wire \ram1|ram~510feeder_combout ;
wire \ram1|ram~510_q ;
wire \ram1|ram~446_q ;
wire \ram1|ram~382feeder_combout ;
wire \ram1|ram~382_q ;
wire \ram1|ram~318_q ;
wire \ram1|ram~2391_combout ;
wire \ram1|ram~2392_combout ;
wire \ram1|ram~2393_combout ;
wire \ram1|ram~2425_combout ;
wire \data_in[14]~14_combout ;
wire \data_in[14]~17_combout ;
wire \cpu|Mux129~0_combout ;
wire \cpu|regbank[2][14]~q ;
wire \cpu|Mux161~2_combout ;
wire \cpu|Mux161~3_combout ;
wire \cpu|regbank[5][14]~q ;
wire \cpu|regbank[6][14]~q ;
wire \cpu|regbank[4][14]~q ;
wire \cpu|Mux161~0_combout ;
wire \cpu|Mux161~1_combout ;
wire \cpu|Mux161~4_combout ;
wire \cpu|Add4~56_combout ;
wire \cpu|Add4~64 ;
wire \cpu|Add4~65_combout ;
wire \cpu|Mux221~1_combout ;
wire \cpu|Mux221~0_combout ;
wire \cpu|Mux221~2_combout ;
wire \cpu|Mux221~3_combout ;
wire \cpu|regbank[7][14]~14_combout ;
wire \cpu|regbank[7][14]~q ;
wire \cpu|Mux145~0_combout ;
wire \cpu|Mux145~1_combout ;
wire \cpu|Add4~55_combout ;
wire \cpu|Add4~66 ;
wire \cpu|Add4~67_combout ;
wire \cpu|Mux220~3_combout ;
wire \cpu|Add3~29 ;
wire \cpu|Add3~30_combout ;
wire \cpu|regbank[7][15]~15_combout ;
wire \cpu|regbank[7][15]~q ;
wire \cpu|Mux144~0_combout ;
wire \cpu|Mux144~1_combout ;
wire \cpu|Mux144~4_combout ;
wire \cpu|Mux235~5_combout ;
wire \cpu|Mux235~6_combout ;
wire \cpu|Mux235~7_combout ;
wire \cpu|Mux235~8_combout ;
wire \cpu|Mux235~11_combout ;
wire \cpu|regbank[7][0]~5_combout ;
wire \cpu|regbank[7][0]~q ;
wire \cpu|Add3~1 ;
wire \cpu|Add3~2_combout ;
wire \cpu|regbank[7][1]~2_combout ;
wire \cpu|regbank[7][1]~q ;
wire \cpu|Mux186~0_combout ;
wire \cpu|Mux186~1_combout ;
wire \cpu|Mux193~0_combout ;
wire \cpu|Mux193~1_combout ;
wire \ram1|ram~1786feeder_combout ;
wire \ram1|ram~1786_q ;
wire \ram1|ram~1770_q ;
wire \ram1|ram~1754feeder_combout ;
wire \ram1|ram~1754_q ;
wire \ram1|ram~1738_q ;
wire \ram1|ram~3021_combout ;
wire \ram1|ram~3022_combout ;
wire \ram1|ram~1626feeder_combout ;
wire \ram1|ram~1626_q ;
wire \ram1|ram~1610_q ;
wire \ram1|ram~3014_combout ;
wire \ram1|ram~1642_q ;
wire \ram1|ram~1658feeder_combout ;
wire \ram1|ram~1658_q ;
wire \ram1|ram~3015_combout ;
wire \ram1|ram~1690feeder_combout ;
wire \ram1|ram~1690_q ;
wire \ram1|ram~1722_q ;
wire \ram1|ram~1706feeder_combout ;
wire \ram1|ram~1706_q ;
wire \ram1|ram~1674_q ;
wire \ram1|ram~3016_combout ;
wire \ram1|ram~3017_combout ;
wire \ram1|ram~1562feeder_combout ;
wire \ram1|ram~1562_q ;
wire \ram1|ram~1578feeder_combout ;
wire \ram1|ram~1578_q ;
wire \ram1|ram~1546_q ;
wire \ram1|ram~3018_combout ;
wire \ram1|ram~1594_q ;
wire \ram1|ram~3019_combout ;
wire \ram1|ram~3020_combout ;
wire \ram1|ram~3023_combout ;
wire \ram1|ram~1866feeder_combout ;
wire \ram1|ram~1866_q ;
wire \ram1|ram~1802_q ;
wire \ram1|ram~3049_combout ;
wire \ram1|ram~1930feeder_combout ;
wire \ram1|ram~1930_q ;
wire \ram1|ram~1994_q ;
wire \ram1|ram~3050_combout ;
wire \ram1|ram~1898feeder_combout ;
wire \ram1|ram~1898_q ;
wire \ram1|ram~1834_q ;
wire \ram1|ram~3047_combout ;
wire \ram1|ram~1962feeder_combout ;
wire \ram1|ram~1962_q ;
wire \ram1|ram~2026_q ;
wire \ram1|ram~3048_combout ;
wire \ram1|ram~3051_combout ;
wire \ram1|ram~2010feeder_combout ;
wire \ram1|ram~2010_q ;
wire \ram1|ram~1882_q ;
wire \ram1|ram~1946feeder_combout ;
wire \ram1|ram~1946_q ;
wire \ram1|ram~1818_q ;
wire \ram1|ram~3045_combout ;
wire \ram1|ram~3046_combout ;
wire \ram1|ram~2042_q ;
wire \ram1|ram~1914_q ;
wire \ram1|ram~1978feeder_combout ;
wire \ram1|ram~1978_q ;
wire \ram1|ram~1850_q ;
wire \ram1|ram~3052_combout ;
wire \ram1|ram~3053_combout ;
wire \ram1|ram~3054_combout ;
wire \ram1|ram~1050feeder_combout ;
wire \ram1|ram~1050_q ;
wire \ram1|ram~1034_q ;
wire \ram1|ram~3038_combout ;
wire \ram1|ram~3789_combout ;
wire \ram1|ram~1066_q ;
wire \ram1|ram~1082_q ;
wire \ram1|ram~3039_combout ;
wire \ram1|ram~1114feeder_combout ;
wire \ram1|ram~1114_q ;
wire \ram1|ram~1146_q ;
wire \ram1|ram~1130feeder_combout ;
wire \ram1|ram~1130_q ;
wire \ram1|ram~1098_q ;
wire \ram1|ram~3036_combout ;
wire \ram1|ram~3037_combout ;
wire \ram1|ram~3040_combout ;
wire \ram1|ram~1242feeder_combout ;
wire \ram1|ram~1242_q ;
wire \ram1|ram~1258feeder_combout ;
wire \ram1|ram~1258_q ;
wire \ram1|ram~1226_q ;
wire \ram1|ram~3041_combout ;
wire \ram1|ram~1274_q ;
wire \ram1|ram~3042_combout ;
wire \ram1|ram~1210feeder_combout ;
wire \ram1|ram~1210_q ;
wire \ram1|ram~1194_q ;
wire \ram1|ram~1178feeder_combout ;
wire \ram1|ram~1178_q ;
wire \ram1|ram~1162feeder_combout ;
wire \ram1|ram~1162_q ;
wire \ram1|ram~3034_combout ;
wire \ram1|ram~3035_combout ;
wire \ram1|ram~3043_combout ;
wire \ram1|ram~1466feeder_combout ;
wire \ram1|ram~1466_q ;
wire \ram1|ram~1530_q ;
wire \ram1|ram~1402feeder_combout ;
wire \ram1|ram~1402_q ;
wire \ram1|ram~1338_q ;
wire \ram1|ram~3031_combout ;
wire \ram1|ram~3032_combout ;
wire \ram1|ram~1434feeder_combout ;
wire \ram1|ram~1434_q ;
wire \ram1|ram~1498_q ;
wire \ram1|ram~1370feeder_combout ;
wire \ram1|ram~1370_q ;
wire \ram1|ram~1306_q ;
wire \ram1|ram~3026_combout ;
wire \ram1|ram~3027_combout ;
wire \ram1|ram~1354feeder_combout ;
wire \ram1|ram~1354_q ;
wire \ram1|ram~1482_q ;
wire \ram1|ram~1418feeder_combout ;
wire \ram1|ram~1418_q ;
wire \ram1|ram~1290_q ;
wire \ram1|ram~3028_combout ;
wire \ram1|ram~3029_combout ;
wire \ram1|ram~3030_combout ;
wire \ram1|ram~1514feeder_combout ;
wire \ram1|ram~1514_q ;
wire \ram1|ram~1386_q ;
wire \ram1|ram~1450feeder_combout ;
wire \ram1|ram~1450_q ;
wire \ram1|ram~1322_q ;
wire \ram1|ram~3024_combout ;
wire \ram1|ram~3025_combout ;
wire \ram1|ram~3033_combout ;
wire \ram1|ram~3044_combout ;
wire \ram1|ram~3055_combout ;
wire \ram1|ram~506feeder_combout ;
wire \ram1|ram~506_q ;
wire \ram1|ram~442_q ;
wire \ram1|ram~378feeder_combout ;
wire \ram1|ram~378_q ;
wire \ram1|ram~314_q ;
wire \ram1|ram~2979_combout ;
wire \ram1|ram~2980_combout ;
wire \ram1|ram~3776_combout ;
wire \ram1|ram~490_q ;
wire \ram1|ram~362_q ;
wire \ram1|ram~298feeder_combout ;
wire \ram1|ram~298_q ;
wire \ram1|ram~3775_combout ;
wire \ram1|ram~426_q ;
wire \ram1|ram~2972_combout ;
wire \ram1|ram~2973_combout ;
wire \ram1|ram~458feeder_combout ;
wire \ram1|ram~458_q ;
wire \ram1|ram~330feeder_combout ;
wire \ram1|ram~330_q ;
wire \ram1|ram~394feeder_combout ;
wire \ram1|ram~394_q ;
wire \ram1|ram~266_q ;
wire \ram1|ram~2976_combout ;
wire \ram1|ram~2977_combout ;
wire \ram1|ram~410feeder_combout ;
wire \ram1|ram~410_q ;
wire \ram1|ram~474_q ;
wire \ram1|ram~346feeder_combout ;
wire \ram1|ram~346_q ;
wire \ram1|ram~282_q ;
wire \ram1|ram~2974_combout ;
wire \ram1|ram~2975_combout ;
wire \ram1|ram~2978_combout ;
wire \ram1|ram~2981_combout ;
wire \ram1|ram~3783_combout ;
wire \ram1|ram~858_q ;
wire \ram1|ram~3785_combout ;
wire \ram1|ram~986_q ;
wire \ram1|ram~3784_combout ;
wire \ram1|ram~794_q ;
wire \ram1|ram~922_q ;
wire \ram1|ram~3003_combout ;
wire \ram1|ram~3004_combout ;
wire \ram1|ram~3788_combout ;
wire \ram1|ram~1018_q ;
wire \ram1|ram~3787_combout ;
wire \ram1|ram~890_q ;
wire \ram1|ram~954feeder_combout ;
wire \ram1|ram~954_q ;
wire \ram1|ram~826_q ;
wire \ram1|ram~3010_combout ;
wire \ram1|ram~3011_combout ;
wire \ram1|ram~3786_combout ;
wire \ram1|ram~938_q ;
wire \ram1|ram~1002_q ;
wire \ram1|ram~874feeder_combout ;
wire \ram1|ram~874_q ;
wire \ram1|ram~810feeder_combout ;
wire \ram1|ram~810_q ;
wire \ram1|ram~3005_combout ;
wire \ram1|ram~3006_combout ;
wire \ram1|ram~906feeder_combout ;
wire \ram1|ram~906_q ;
wire \ram1|ram~970_q ;
wire \ram1|ram~842feeder_combout ;
wire \ram1|ram~842_q ;
wire \ram1|ram~778_q ;
wire \ram1|ram~3007_combout ;
wire \ram1|ram~3008_combout ;
wire \ram1|ram~3009_combout ;
wire \ram1|ram~3012_combout ;
wire \ram1|ram~3778_combout ;
wire \ram1|ram~634_q ;
wire \ram1|ram~618_q ;
wire \ram1|ram~3777_combout ;
wire \ram1|ram~602_q ;
wire \ram1|ram~586_q ;
wire \ram1|ram~2982_combout ;
wire \ram1|ram~2983_combout ;
wire \ram1|ram~746feeder_combout ;
wire \ram1|ram~746_q ;
wire \ram1|ram~762_q ;
wire \ram1|ram~730feeder_combout ;
wire \ram1|ram~730_q ;
wire \ram1|ram~714_q ;
wire \ram1|ram~2989_combout ;
wire \ram1|ram~2990_combout ;
wire \ram1|ram~666feeder_combout ;
wire \ram1|ram~666_q ;
wire \ram1|ram~698_q ;
wire \ram1|ram~682feeder_combout ;
wire \ram1|ram~682_q ;
wire \ram1|ram~650_q ;
wire \ram1|ram~2984_combout ;
wire \ram1|ram~2985_combout ;
wire \ram1|ram~3779_combout ;
wire \ram1|ram~538_q ;
wire \ram1|ram~570_q ;
wire \ram1|ram~3780_combout ;
wire \ram1|ram~522_q ;
wire \ram1|ram~554_q ;
wire \ram1|ram~2986_combout ;
wire \ram1|ram~2987_combout ;
wire \ram1|ram~2988_combout ;
wire \ram1|ram~2991_combout ;
wire \ram1|ram~186feeder_combout ;
wire \ram1|ram~186_q ;
wire \ram1|ram~170_q ;
wire \ram1|ram~3781_combout ;
wire \ram1|ram~154_q ;
wire \ram1|ram~3782_combout ;
wire \ram1|ram~138_q ;
wire \ram1|ram~2992_combout ;
wire \ram1|ram~2993_combout ;
wire \ram1|ram~218feeder_combout ;
wire \ram1|ram~218_q ;
wire \ram1|ram~250_q ;
wire \ram1|ram~234_q ;
wire \ram1|ram~202_q ;
wire \ram1|ram~2999_combout ;
wire \ram1|ram~3000_combout ;
wire \ram1|ram~42feeder_combout ;
wire \ram1|ram~42_q ;
wire \ram1|ram~58_q ;
wire \ram1|ram~26feeder_combout ;
wire \ram1|ram~26_q ;
wire \ram1|ram~10_q ;
wire \ram1|ram~2996_combout ;
wire \ram1|ram~2997_combout ;
wire \ram1|ram~90feeder_combout ;
wire \ram1|ram~90_q ;
wire \ram1|ram~122_q ;
wire \ram1|ram~106feeder_combout ;
wire \ram1|ram~106_q ;
wire \ram1|ram~74_q ;
wire \ram1|ram~2994_combout ;
wire \ram1|ram~2995_combout ;
wire \ram1|ram~2998_combout ;
wire \ram1|ram~3001_combout ;
wire \ram1|ram~3002_combout ;
wire \ram1|ram~3013_combout ;
wire \data_in[10]~27_combout ;
wire \cpu|Add0~10_combout ;
wire \cpu|pc[9]~33 ;
wire \cpu|pc[10]~34_combout ;
wire \cpu|Add0~11_combout ;
wire \cpu|pc[10]~35 ;
wire \cpu|pc[11]~36_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \cpu|Mux180~0_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \data_in[1]~9_combout ;
wire \kp1|ready~0_combout ;
wire \kp1|ready~q ;
wire \kp1|keyread[0]~19_combout ;
wire \kp1|keyread[0]~20_combout ;
wire \kp1|keyread[0]~22_combout ;
wire \kp1|keyread[0]~21_combout ;
wire \kp1|keyread[0]~23_combout ;
wire \kp1|keyread[0]~24_combout ;
wire \data_in[0]~35_combout ;
wire \data_in[0]~36_combout ;
wire \cpu|Mux203~0_combout ;
wire \cpu|Mux203~1_combout ;
wire \ram1|ram~1648feeder_combout ;
wire \ram1|ram~1648_q ;
wire \ram1|ram~1632_q ;
wire \ram1|ram~1616feeder_combout ;
wire \ram1|ram~1616_q ;
wire \ram1|ram~1600_q ;
wire \ram1|ram~3308_combout ;
wire \ram1|ram~3309_combout ;
wire \ram1|ram~1552feeder_combout ;
wire \ram1|ram~1552_q ;
wire \ram1|ram~1584_q ;
wire \ram1|ram~1568feeder_combout ;
wire \ram1|ram~1568_q ;
wire \ram1|ram~1536_q ;
wire \ram1|ram~3312_combout ;
wire \ram1|ram~3313_combout ;
wire \ram1|ram~1680feeder_combout ;
wire \ram1|ram~1680_q ;
wire \ram1|ram~1712_q ;
wire \ram1|ram~1696feeder_combout ;
wire \ram1|ram~1696_q ;
wire \ram1|ram~1664_q ;
wire \ram1|ram~3310_combout ;
wire \ram1|ram~3311_combout ;
wire \ram1|ram~3314_combout ;
wire \ram1|ram~1776feeder_combout ;
wire \ram1|ram~1776_q ;
wire \ram1|ram~1760_q ;
wire \ram1|ram~1744feeder_combout ;
wire \ram1|ram~1744_q ;
wire \ram1|ram~1728_q ;
wire \ram1|ram~3315_combout ;
wire \ram1|ram~3316_combout ;
wire \ram1|ram~3317_combout ;
wire \ram1|ram~2032feeder_combout ;
wire \ram1|ram~2032_q ;
wire \ram1|ram~1904_q ;
wire \ram1|ram~1968feeder_combout ;
wire \ram1|ram~1968_q ;
wire \ram1|ram~1840_q ;
wire \ram1|ram~3346_combout ;
wire \ram1|ram~3347_combout ;
wire \ram1|ram~2000feeder_combout ;
wire \ram1|ram~2000_q ;
wire \ram1|ram~1872_q ;
wire \ram1|ram~1808_q ;
wire \ram1|ram~1936feeder_combout ;
wire \ram1|ram~1936_q ;
wire \ram1|ram~3339_combout ;
wire \ram1|ram~3340_combout ;
wire \ram1|ram~1920feeder_combout ;
wire \ram1|ram~1920_q ;
wire \ram1|ram~1984_q ;
wire \ram1|ram~1792_q ;
wire \ram1|ram~1856feeder_combout ;
wire \ram1|ram~1856_q ;
wire \ram1|ram~3343_combout ;
wire \ram1|ram~3344_combout ;
wire \ram1|ram~1952feeder_combout ;
wire \ram1|ram~1952_q ;
wire \ram1|ram~2016_q ;
wire \ram1|ram~1888feeder_combout ;
wire \ram1|ram~1888_q ;
wire \ram1|ram~1824_q ;
wire \ram1|ram~3341_combout ;
wire \ram1|ram~3342_combout ;
wire \ram1|ram~3345_combout ;
wire \ram1|ram~3348_combout ;
wire \ram1|ram~1168feeder_combout ;
wire \ram1|ram~1168_q ;
wire \ram1|ram~1152_q ;
wire \ram1|ram~3328_combout ;
wire \ram1|ram~1184_q ;
wire \ram1|ram~1200feeder_combout ;
wire \ram1|ram~1200_q ;
wire \ram1|ram~3329_combout ;
wire \ram1|ram~1248feeder_combout ;
wire \ram1|ram~1248_q ;
wire \ram1|ram~1216_q ;
wire \ram1|ram~3335_combout ;
wire \ram1|ram~1232feeder_combout ;
wire \ram1|ram~1232_q ;
wire \ram1|ram~1264_q ;
wire \ram1|ram~3336_combout ;
wire \ram1|ram~3861_combout ;
wire \ram1|ram~1120_q ;
wire \ram1|ram~1088_q ;
wire \ram1|ram~3330_combout ;
wire \ram1|ram~1104feeder_combout ;
wire \ram1|ram~1104_q ;
wire \ram1|ram~1136_q ;
wire \ram1|ram~3331_combout ;
wire \ram1|ram~3862_combout ;
wire \ram1|ram~1056_q ;
wire \ram1|ram~1072_q ;
wire \ram1|ram~3863_combout ;
wire \ram1|ram~1040_q ;
wire \ram1|ram~1024_q ;
wire \ram1|ram~3332_combout ;
wire \ram1|ram~3333_combout ;
wire \ram1|ram~3334_combout ;
wire \ram1|ram~3337_combout ;
wire \ram1|ram~1456feeder_combout ;
wire \ram1|ram~1456_q ;
wire \ram1|ram~1520_q ;
wire \ram1|ram~1392feeder_combout ;
wire \ram1|ram~1392_q ;
wire \ram1|ram~1328_q ;
wire \ram1|ram~3325_combout ;
wire \ram1|ram~3326_combout ;
wire \ram1|ram~1504feeder_combout ;
wire \ram1|ram~1504_q ;
wire \ram1|ram~1376_q ;
wire \ram1|ram~1440feeder_combout ;
wire \ram1|ram~1440_q ;
wire \ram1|ram~1312_q ;
wire \ram1|ram~3318_combout ;
wire \ram1|ram~3319_combout ;
wire \ram1|ram~1408feeder_combout ;
wire \ram1|ram~1408_q ;
wire \ram1|ram~1280_q ;
wire \ram1|ram~3322_combout ;
wire \ram1|ram~1344feeder_combout ;
wire \ram1|ram~1344_q ;
wire \ram1|ram~1472_q ;
wire \ram1|ram~3323_combout ;
wire \ram1|ram~1424feeder_combout ;
wire \ram1|ram~1424_q ;
wire \ram1|ram~1488_q ;
wire \ram1|ram~1360feeder_combout ;
wire \ram1|ram~1360_q ;
wire \ram1|ram~1296_q ;
wire \ram1|ram~3320_combout ;
wire \ram1|ram~3321_combout ;
wire \ram1|ram~3324_combout ;
wire \ram1|ram~3327_combout ;
wire \ram1|ram~3338_combout ;
wire \data_in[0]~34_combout ;
wire \ram1|ram~3870_combout ;
wire \ram1|ram~448_q ;
wire \ram1|ram~320_q ;
wire \ram1|ram~3869_combout ;
wire \ram1|ram~384_q ;
wire \ram1|ram~256_q ;
wire \ram1|ram~3353_combout ;
wire \ram1|ram~3354_combout ;
wire \ram1|ram~400feeder_combout ;
wire \ram1|ram~400_q ;
wire \ram1|ram~464_q ;
wire \ram1|ram~3867_combout ;
wire \ram1|ram~336_q ;
wire \ram1|ram~3868_combout ;
wire \ram1|ram~272_q ;
wire \ram1|ram~3351_combout ;
wire \ram1|ram~3352_combout ;
wire \ram1|ram~3355_combout ;
wire \ram1|ram~3864_combout ;
wire \ram1|ram~352_q ;
wire \ram1|ram~480_q ;
wire \ram1|ram~3865_combout ;
wire \ram1|ram~416_q ;
wire \ram1|ram~3866_combout ;
wire \ram1|ram~288_q ;
wire \ram1|ram~3349_combout ;
wire \ram1|ram~3350_combout ;
wire \ram1|ram~3873_combout ;
wire \ram1|ram~496_q ;
wire \ram1|ram~432_q ;
wire \ram1|ram~3871_combout ;
wire \ram1|ram~368_q ;
wire \ram1|ram~3872_combout ;
wire \ram1|ram~304_q ;
wire \ram1|ram~3356_combout ;
wire \ram1|ram~3357_combout ;
wire \ram1|ram~3358_combout ;
wire \ram1|ram~3890_combout ;
wire \ram1|ram~848_q ;
wire \ram1|ram~976_q ;
wire \ram1|ram~912feeder_combout ;
wire \ram1|ram~912_q ;
wire \ram1|ram~784_q ;
wire \ram1|ram~3380_combout ;
wire \ram1|ram~3381_combout ;
wire \ram1|ram~928feeder_combout ;
wire \ram1|ram~928_q ;
wire \ram1|ram~992_q ;
wire \ram1|ram~3891_combout ;
wire \ram1|ram~800_q ;
wire \ram1|ram~864_q ;
wire \ram1|ram~3382_combout ;
wire \ram1|ram~3383_combout ;
wire \ram1|ram~3892_combout ;
wire \ram1|ram~768_q ;
wire \ram1|ram~832_q ;
wire \ram1|ram~3384_combout ;
wire \ram1|ram~3893_combout ;
wire \ram1|ram~960_q ;
wire \ram1|ram~896_q ;
wire \ram1|ram~3385_combout ;
wire \ram1|ram~3386_combout ;
wire \ram1|ram~3894_combout ;
wire \ram1|ram~880_q ;
wire \ram1|ram~3895_combout ;
wire \ram1|ram~816_q ;
wire \ram1|ram~944_q ;
wire \ram1|ram~3387_combout ;
wire \ram1|ram~1008feeder_combout ;
wire \ram1|ram~1008_q ;
wire \ram1|ram~3388_combout ;
wire \ram1|ram~3389_combout ;
wire \ram1|ram~3874_combout ;
wire \ram1|ram~608_q ;
wire \ram1|ram~624_q ;
wire \ram1|ram~3875_combout ;
wire \ram1|ram~576_q ;
wire \ram1|ram~592_q ;
wire \ram1|ram~3359_combout ;
wire \ram1|ram~3360_combout ;
wire \ram1|ram~3878_combout ;
wire \ram1|ram~528_q ;
wire \ram1|ram~560_q ;
wire \ram1|ram~3879_combout ;
wire \ram1|ram~544_q ;
wire \ram1|ram~3880_combout ;
wire \ram1|ram~512_q ;
wire \ram1|ram~3363_combout ;
wire \ram1|ram~3364_combout ;
wire \ram1|ram~3877_combout ;
wire \ram1|ram~688_q ;
wire \ram1|ram~656_q ;
wire \ram1|ram~3876_combout ;
wire \ram1|ram~672_q ;
wire \ram1|ram~640_q ;
wire \ram1|ram~3361_combout ;
wire \ram1|ram~3362_combout ;
wire \ram1|ram~3365_combout ;
wire \ram1|ram~3881_combout ;
wire \ram1|ram~752_q ;
wire \ram1|ram~736_q ;
wire \ram1|ram~720feeder_combout ;
wire \ram1|ram~720_q ;
wire \ram1|ram~704_q ;
wire \ram1|ram~3366_combout ;
wire \ram1|ram~3367_combout ;
wire \ram1|ram~3368_combout ;
wire \ram1|ram~3882_combout ;
wire \ram1|ram~160_q ;
wire \ram1|ram~176feeder_combout ;
wire \ram1|ram~176_q ;
wire \ram1|ram~128feeder_combout ;
wire \ram1|ram~128_q ;
wire \ram1|ram~144_q ;
wire \ram1|ram~3369_combout ;
wire \ram1|ram~3370_combout ;
wire \ram1|ram~3883_combout ;
wire \ram1|ram~80_q ;
wire \ram1|ram~112_q ;
wire \ram1|ram~3884_combout ;
wire \ram1|ram~64_q ;
wire \ram1|ram~96_q ;
wire \ram1|ram~3371_combout ;
wire \ram1|ram~3372_combout ;
wire \ram1|ram~32feeder_combout ;
wire \ram1|ram~32_q ;
wire \ram1|ram~48_q ;
wire \ram1|ram~3886_combout ;
wire \ram1|ram~0_q ;
wire \ram1|ram~3885_combout ;
wire \ram1|ram~16_q ;
wire \ram1|ram~3373_combout ;
wire \ram1|ram~3374_combout ;
wire \ram1|ram~3375_combout ;
wire \ram1|ram~3887_combout ;
wire \ram1|ram~208_q ;
wire \ram1|ram~240_q ;
wire \ram1|ram~3889_combout ;
wire \ram1|ram~192_q ;
wire \ram1|ram~3888_combout ;
wire \ram1|ram~224_q ;
wire \ram1|ram~3376_combout ;
wire \ram1|ram~3377_combout ;
wire \ram1|ram~3378_combout ;
wire \ram1|ram~3379_combout ;
wire \data_in[0]~37_combout ;
wire \data_in[0]~38_combout ;
wire \data_in[0]~39_combout ;
wire \cpu|Add0~4_combout ;
wire \cpu|pc[0]~12_combout ;
wire \cpu|Mux187~0_combout ;
wire \cpu|Mux187~1_combout ;
wire \kp1|keyread[2]~17_combout ;
wire \kp1|keyread[2]~16_combout ;
wire \kp1|keyread[2]~18_combout ;
wire \data_in[2]~31_combout ;
wire \cpu|Mux201~0_combout ;
wire \cpu|Mux201~1_combout ;
wire \ram1|ram~1618feeder_combout ;
wire \ram1|ram~1618_q ;
wire \ram1|ram~1602_q ;
wire \ram1|ram~3266_combout ;
wire \ram1|ram~1634_q ;
wire \ram1|ram~1650feeder_combout ;
wire \ram1|ram~1650_q ;
wire \ram1|ram~3267_combout ;
wire \ram1|ram~1554feeder_combout ;
wire \ram1|ram~1554_q ;
wire \ram1|ram~1586_q ;
wire \ram1|ram~1570feeder_combout ;
wire \ram1|ram~1570_q ;
wire \ram1|ram~1538_q ;
wire \ram1|ram~3270_combout ;
wire \ram1|ram~3271_combout ;
wire \ram1|ram~1682feeder_combout ;
wire \ram1|ram~1682_q ;
wire \ram1|ram~1714_q ;
wire \ram1|ram~1698feeder_combout ;
wire \ram1|ram~1698_q ;
wire \ram1|ram~1666_q ;
wire \ram1|ram~3268_combout ;
wire \ram1|ram~3269_combout ;
wire \ram1|ram~3272_combout ;
wire \ram1|ram~1778_q ;
wire \ram1|ram~1762_q ;
wire \ram1|ram~1746feeder_combout ;
wire \ram1|ram~1746_q ;
wire \ram1|ram~1730_q ;
wire \ram1|ram~3273_combout ;
wire \ram1|ram~3274_combout ;
wire \ram1|ram~3275_combout ;
wire \ram1|ram~1170feeder_combout ;
wire \ram1|ram~1170_q ;
wire \ram1|ram~1154_q ;
wire \ram1|ram~3286_combout ;
wire \ram1|ram~1202feeder_combout ;
wire \ram1|ram~1202_q ;
wire \ram1|ram~1186_q ;
wire \ram1|ram~3287_combout ;
wire \ram1|ram~1234feeder_combout ;
wire \ram1|ram~1234_q ;
wire \ram1|ram~1266_q ;
wire \ram1|ram~1250feeder_combout ;
wire \ram1|ram~1250_q ;
wire \ram1|ram~1218_q ;
wire \ram1|ram~3293_combout ;
wire \ram1|ram~3294_combout ;
wire \ram1|ram~1106feeder_combout ;
wire \ram1|ram~1106_q ;
wire \ram1|ram~1138_q ;
wire \ram1|ram~1122feeder_combout ;
wire \ram1|ram~1122_q ;
wire \ram1|ram~1090_q ;
wire \ram1|ram~3288_combout ;
wire \ram1|ram~3289_combout ;
wire \ram1|ram~3859_combout ;
wire \ram1|ram~1058_q ;
wire \ram1|ram~1074_q ;
wire \ram1|ram~3860_combout ;
wire \ram1|ram~1042_q ;
wire \ram1|ram~1026_q ;
wire \ram1|ram~3290_combout ;
wire \ram1|ram~3291_combout ;
wire \ram1|ram~3292_combout ;
wire \ram1|ram~3295_combout ;
wire \ram1|ram~1458feeder_combout ;
wire \ram1|ram~1458_q ;
wire \ram1|ram~1522_q ;
wire \ram1|ram~1394feeder_combout ;
wire \ram1|ram~1394_q ;
wire \ram1|ram~1330_q ;
wire \ram1|ram~3283_combout ;
wire \ram1|ram~3284_combout ;
wire \ram1|ram~1378feeder_combout ;
wire \ram1|ram~1378_q ;
wire \ram1|ram~1506_q ;
wire \ram1|ram~1442feeder_combout ;
wire \ram1|ram~1442_q ;
wire \ram1|ram~1314_q ;
wire \ram1|ram~3276_combout ;
wire \ram1|ram~3277_combout ;
wire \ram1|ram~1346feeder_combout ;
wire \ram1|ram~1346_q ;
wire \ram1|ram~1474_q ;
wire \ram1|ram~1282_q ;
wire \ram1|ram~1410feeder_combout ;
wire \ram1|ram~1410_q ;
wire \ram1|ram~3280_combout ;
wire \ram1|ram~3281_combout ;
wire \ram1|ram~1426feeder_combout ;
wire \ram1|ram~1426_q ;
wire \ram1|ram~1490_q ;
wire \ram1|ram~1362feeder_combout ;
wire \ram1|ram~1362_q ;
wire \ram1|ram~1298_q ;
wire \ram1|ram~3278_combout ;
wire \ram1|ram~3279_combout ;
wire \ram1|ram~3282_combout ;
wire \ram1|ram~3285_combout ;
wire \ram1|ram~3296_combout ;
wire \ram1|ram~2034feeder_combout ;
wire \ram1|ram~2034_q ;
wire \ram1|ram~1906_q ;
wire \ram1|ram~1970feeder_combout ;
wire \ram1|ram~1970_q ;
wire \ram1|ram~1842_q ;
wire \ram1|ram~3304_combout ;
wire \ram1|ram~3305_combout ;
wire \ram1|ram~1922feeder_combout ;
wire \ram1|ram~1922_q ;
wire \ram1|ram~1986_q ;
wire \ram1|ram~1794_q ;
wire \ram1|ram~1858feeder_combout ;
wire \ram1|ram~1858_q ;
wire \ram1|ram~3301_combout ;
wire \ram1|ram~3302_combout ;
wire \ram1|ram~1954feeder_combout ;
wire \ram1|ram~1954_q ;
wire \ram1|ram~2018_q ;
wire \ram1|ram~1890feeder_combout ;
wire \ram1|ram~1890_q ;
wire \ram1|ram~1826_q ;
wire \ram1|ram~3299_combout ;
wire \ram1|ram~3300_combout ;
wire \ram1|ram~3303_combout ;
wire \ram1|ram~1938feeder_combout ;
wire \ram1|ram~1938_q ;
wire \ram1|ram~1810_q ;
wire \ram1|ram~3297_combout ;
wire \ram1|ram~2002feeder_combout ;
wire \ram1|ram~2002_q ;
wire \ram1|ram~1874_q ;
wire \ram1|ram~3298_combout ;
wire \ram1|ram~3306_combout ;
wire \ram1|ram~3307_combout ;
wire \ram1|ram~882feeder_combout ;
wire \ram1|ram~882_q ;
wire \ram1|ram~1010_q ;
wire \ram1|ram~946feeder_combout ;
wire \ram1|ram~946_q ;
wire \ram1|ram~3858_combout ;
wire \ram1|ram~818_q ;
wire \ram1|ram~3262_combout ;
wire \ram1|ram~3263_combout ;
wire \ram1|ram~3853_combout ;
wire \ram1|ram~978_q ;
wire \ram1|ram~850_q ;
wire \ram1|ram~914feeder_combout ;
wire \ram1|ram~914_q ;
wire \ram1|ram~786_q ;
wire \ram1|ram~3255_combout ;
wire \ram1|ram~3256_combout ;
wire \ram1|ram~3857_combout ;
wire \ram1|ram~962_q ;
wire \ram1|ram~898_q ;
wire \ram1|ram~3856_combout ;
wire \ram1|ram~770_q ;
wire \ram1|ram~834_q ;
wire \ram1|ram~3259_combout ;
wire \ram1|ram~3260_combout ;
wire \ram1|ram~3854_combout ;
wire \ram1|ram~930_q ;
wire \ram1|ram~994_q ;
wire \ram1|ram~3855_combout ;
wire \ram1|ram~802_q ;
wire \ram1|ram~866_q ;
wire \ram1|ram~3257_combout ;
wire \ram1|ram~3258_combout ;
wire \ram1|ram~3261_combout ;
wire \ram1|ram~3264_combout ;
wire \ram1|ram~3838_combout ;
wire \ram1|ram~498_q ;
wire \ram1|ram~434_q ;
wire \ram1|ram~3836_combout ;
wire \ram1|ram~370_q ;
wire \ram1|ram~3837_combout ;
wire \ram1|ram~306_q ;
wire \ram1|ram~3231_combout ;
wire \ram1|ram~3232_combout ;
wire \ram1|ram~3832_combout ;
wire \ram1|ram~354_q ;
wire \ram1|ram~482_q ;
wire \ram1|ram~418feeder_combout ;
wire \ram1|ram~418_q ;
wire \ram1|ram~290_q ;
wire \ram1|ram~3224_combout ;
wire \ram1|ram~3225_combout ;
wire \ram1|ram~402feeder_combout ;
wire \ram1|ram~402_q ;
wire \ram1|ram~466_q ;
wire \ram1|ram~3833_combout ;
wire \ram1|ram~274_q ;
wire \ram1|ram~338_q ;
wire \ram1|ram~3226_combout ;
wire \ram1|ram~3227_combout ;
wire \ram1|ram~3834_combout ;
wire \ram1|ram~322_q ;
wire \ram1|ram~450_q ;
wire \ram1|ram~3835_combout ;
wire \ram1|ram~386_q ;
wire \ram1|ram~258_q ;
wire \ram1|ram~3228_combout ;
wire \ram1|ram~3229_combout ;
wire \ram1|ram~3230_combout ;
wire \ram1|ram~3233_combout ;
wire \ram1|ram~3845_combout ;
wire \ram1|ram~178_q ;
wire \ram1|ram~162_q ;
wire \ram1|ram~146feeder_combout ;
wire \ram1|ram~146_q ;
wire \ram1|ram~130_q ;
wire \ram1|ram~3244_combout ;
wire \ram1|ram~3245_combout ;
wire \ram1|ram~3852_combout ;
wire \ram1|ram~242_q ;
wire \ram1|ram~210_q ;
wire \ram1|ram~194feeder_combout ;
wire \ram1|ram~194_q ;
wire \ram1|ram~3851_combout ;
wire \ram1|ram~226_q ;
wire \ram1|ram~3251_combout ;
wire \ram1|ram~3252_combout ;
wire \ram1|ram~82feeder_combout ;
wire \ram1|ram~82_q ;
wire \ram1|ram~114_q ;
wire \ram1|ram~3846_combout ;
wire \ram1|ram~66_q ;
wire \ram1|ram~98_q ;
wire \ram1|ram~3246_combout ;
wire \ram1|ram~3247_combout ;
wire \ram1|ram~3850_combout ;
wire \ram1|ram~50_q ;
wire \ram1|ram~3847_combout ;
wire \ram1|ram~34_q ;
wire \ram1|ram~3849_combout ;
wire \ram1|ram~2_q ;
wire \ram1|ram~3848_combout ;
wire \ram1|ram~18_q ;
wire \ram1|ram~3248_combout ;
wire \ram1|ram~3249_combout ;
wire \ram1|ram~3250_combout ;
wire \ram1|ram~3253_combout ;
wire \ram1|ram~594feeder_combout ;
wire \ram1|ram~594_q ;
wire \ram1|ram~578_q ;
wire \ram1|ram~3234_combout ;
wire \ram1|ram~3839_combout ;
wire \ram1|ram~626_q ;
wire \ram1|ram~610_q ;
wire \ram1|ram~3235_combout ;
wire \ram1|ram~738feeder_combout ;
wire \ram1|ram~738_q ;
wire \ram1|ram~754_q ;
wire \ram1|ram~722feeder_combout ;
wire \ram1|ram~722_q ;
wire \ram1|ram~706_q ;
wire \ram1|ram~3241_combout ;
wire \ram1|ram~3242_combout ;
wire \ram1|ram~3842_combout ;
wire \ram1|ram~530_q ;
wire \ram1|ram~562_q ;
wire \ram1|ram~3843_combout ;
wire \ram1|ram~546_q ;
wire \ram1|ram~3844_combout ;
wire \ram1|ram~514_q ;
wire \ram1|ram~3238_combout ;
wire \ram1|ram~3239_combout ;
wire \ram1|ram~3841_combout ;
wire \ram1|ram~690_q ;
wire \ram1|ram~658_q ;
wire \ram1|ram~3840_combout ;
wire \ram1|ram~674_q ;
wire \ram1|ram~642_q ;
wire \ram1|ram~3236_combout ;
wire \ram1|ram~3237_combout ;
wire \ram1|ram~3240_combout ;
wire \ram1|ram~3243_combout ;
wire \ram1|ram~3254_combout ;
wire \ram1|ram~3265_combout ;
wire \data_in[2]~32_combout ;
wire \data_in[2]~33_combout ;
wire \cpu|Add0~2_combout ;
wire \cpu|pc[2]~16_combout ;
wire \cpu|Mux185~0_combout ;
wire \cpu|Mux185~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \data_in[13]~41_combout ;
wire \cpu|Mux197~0_combout ;
wire \cpu|Mux197~1_combout ;
wire \ram1|ram~3741_combout ;
wire \ram1|ram~982_q ;
wire \ram1|ram~3738_combout ;
wire \ram1|ram~854_q ;
wire \ram1|ram~3740_combout ;
wire \ram1|ram~790_q ;
wire \ram1|ram~3739_combout ;
wire \ram1|ram~918_q ;
wire \ram1|ram~2751_combout ;
wire \ram1|ram~2752_combout ;
wire \ram1|ram~3745_combout ;
wire \ram1|ram~1014_q ;
wire \ram1|ram~3743_combout ;
wire \ram1|ram~886_q ;
wire \ram1|ram~950feeder_combout ;
wire \ram1|ram~950_q ;
wire \ram1|ram~3744_combout ;
wire \ram1|ram~822_q ;
wire \ram1|ram~2758_combout ;
wire \ram1|ram~2759_combout ;
wire \ram1|ram~902feeder_combout ;
wire \ram1|ram~902_q ;
wire \ram1|ram~966_q ;
wire \ram1|ram~838feeder_combout ;
wire \ram1|ram~838_q ;
wire \ram1|ram~774_q ;
wire \ram1|ram~2755_combout ;
wire \ram1|ram~2756_combout ;
wire \ram1|ram~3742_combout ;
wire \ram1|ram~934_q ;
wire \ram1|ram~998_q ;
wire \ram1|ram~870feeder_combout ;
wire \ram1|ram~870_q ;
wire \ram1|ram~806_q ;
wire \ram1|ram~2753_combout ;
wire \ram1|ram~2754_combout ;
wire \ram1|ram~2757_combout ;
wire \ram1|ram~2760_combout ;
wire \ram1|ram~3723_combout ;
wire \ram1|ram~486_q ;
wire \ram1|ram~358_q ;
wire \ram1|ram~3722_combout ;
wire \ram1|ram~422_q ;
wire \ram1|ram~294_q ;
wire \ram1|ram~2720_combout ;
wire \ram1|ram~2721_combout ;
wire \ram1|ram~326feeder_combout ;
wire \ram1|ram~326_q ;
wire \ram1|ram~454_q ;
wire \ram1|ram~390feeder_combout ;
wire \ram1|ram~390_q ;
wire \ram1|ram~262_q ;
wire \ram1|ram~2724_combout ;
wire \ram1|ram~2725_combout ;
wire \ram1|ram~3724_combout ;
wire \ram1|ram~406_q ;
wire \ram1|ram~470_q ;
wire \ram1|ram~3725_combout ;
wire \ram1|ram~342_q ;
wire \ram1|ram~278_q ;
wire \ram1|ram~2722_combout ;
wire \ram1|ram~2723_combout ;
wire \ram1|ram~2726_combout ;
wire \ram1|ram~3726_combout ;
wire \ram1|ram~374_q ;
wire \ram1|ram~310_q ;
wire \ram1|ram~2727_combout ;
wire \ram1|ram~502feeder_combout ;
wire \ram1|ram~502_q ;
wire \ram1|ram~438_q ;
wire \ram1|ram~2728_combout ;
wire \ram1|ram~2729_combout ;
wire \ram1|ram~3733_combout ;
wire \ram1|ram~758_q ;
wire \ram1|ram~742_q ;
wire \ram1|ram~3732_combout ;
wire \ram1|ram~726_q ;
wire \ram1|ram~710feeder_combout ;
wire \ram1|ram~710_q ;
wire \ram1|ram~2737_combout ;
wire \ram1|ram~2738_combout ;
wire \ram1|ram~3729_combout ;
wire \ram1|ram~694_q ;
wire \ram1|ram~662_q ;
wire \ram1|ram~678feeder_combout ;
wire \ram1|ram~678_q ;
wire \ram1|ram~646_q ;
wire \ram1|ram~2732_combout ;
wire \ram1|ram~2733_combout ;
wire \ram1|ram~3730_combout ;
wire \ram1|ram~534_q ;
wire \ram1|ram~566_q ;
wire \ram1|ram~3731_combout ;
wire \ram1|ram~518_q ;
wire \ram1|ram~550_q ;
wire \ram1|ram~2734_combout ;
wire \ram1|ram~2735_combout ;
wire \ram1|ram~2736_combout ;
wire \ram1|ram~3728_combout ;
wire \ram1|ram~630_q ;
wire \ram1|ram~614_q ;
wire \ram1|ram~3727_combout ;
wire \ram1|ram~598_q ;
wire \ram1|ram~582_q ;
wire \ram1|ram~2730_combout ;
wire \ram1|ram~2731_combout ;
wire \ram1|ram~2739_combout ;
wire \ram1|ram~86feeder_combout ;
wire \ram1|ram~86_q ;
wire \ram1|ram~118_q ;
wire \ram1|ram~102feeder_combout ;
wire \ram1|ram~102_q ;
wire \ram1|ram~70_q ;
wire \ram1|ram~2742_combout ;
wire \ram1|ram~2743_combout ;
wire \ram1|ram~3737_combout ;
wire \ram1|ram~54_q ;
wire \ram1|ram~38_q ;
wire \ram1|ram~3736_combout ;
wire \ram1|ram~22_q ;
wire \ram1|ram~6_q ;
wire \ram1|ram~2744_combout ;
wire \ram1|ram~2745_combout ;
wire \ram1|ram~2746_combout ;
wire \ram1|ram~3735_combout ;
wire \ram1|ram~182_q ;
wire \ram1|ram~166_q ;
wire \ram1|ram~3734_combout ;
wire \ram1|ram~150_q ;
wire \ram1|ram~134_q ;
wire \ram1|ram~2740_combout ;
wire \ram1|ram~2741_combout ;
wire \ram1|ram~230feeder_combout ;
wire \ram1|ram~230_q ;
wire \ram1|ram~198_q ;
wire \ram1|ram~2747_combout ;
wire \ram1|ram~246_q ;
wire \ram1|ram~214feeder_combout ;
wire \ram1|ram~214_q ;
wire \ram1|ram~2748_combout ;
wire \ram1|ram~2749_combout ;
wire \ram1|ram~2750_combout ;
wire \ram1|ram~2761_combout ;
wire \ram1|ram~1750feeder_combout ;
wire \ram1|ram~1750_q ;
wire \ram1|ram~1734_q ;
wire \ram1|ram~2769_combout ;
wire \ram1|ram~1766_q ;
wire \ram1|ram~1782feeder_combout ;
wire \ram1|ram~1782_q ;
wire \ram1|ram~2770_combout ;
wire \ram1|ram~1654feeder_combout ;
wire \ram1|ram~1654_q ;
wire \ram1|ram~1638_q ;
wire \ram1|ram~1622feeder_combout ;
wire \ram1|ram~1622_q ;
wire \ram1|ram~1606_q ;
wire \ram1|ram~2762_combout ;
wire \ram1|ram~2763_combout ;
wire \ram1|ram~1702feeder_combout ;
wire \ram1|ram~1702_q ;
wire \ram1|ram~1670_q ;
wire \ram1|ram~2764_combout ;
wire \ram1|ram~1686feeder_combout ;
wire \ram1|ram~1686_q ;
wire \ram1|ram~1718_q ;
wire \ram1|ram~2765_combout ;
wire \ram1|ram~1558feeder_combout ;
wire \ram1|ram~1558_q ;
wire \ram1|ram~1590_q ;
wire \ram1|ram~1574feeder_combout ;
wire \ram1|ram~1574_q ;
wire \ram1|ram~1542_q ;
wire \ram1|ram~2766_combout ;
wire \ram1|ram~2767_combout ;
wire \ram1|ram~2768_combout ;
wire \ram1|ram~2771_combout ;
wire \ram1|ram~1462feeder_combout ;
wire \ram1|ram~1462_q ;
wire \ram1|ram~1398feeder_combout ;
wire \ram1|ram~1398_q ;
wire \ram1|ram~1334_q ;
wire \ram1|ram~2779_combout ;
wire \ram1|ram~1526_q ;
wire \ram1|ram~2780_combout ;
wire \ram1|ram~1446feeder_combout ;
wire \ram1|ram~1446_q ;
wire \ram1|ram~1318_q ;
wire \ram1|ram~2772_combout ;
wire \ram1|ram~1382feeder_combout ;
wire \ram1|ram~1382_q ;
wire \ram1|ram~1510_q ;
wire \ram1|ram~2773_combout ;
wire \ram1|ram~1350feeder_combout ;
wire \ram1|ram~1350_q ;
wire \ram1|ram~1414feeder_combout ;
wire \ram1|ram~1414_q ;
wire \ram1|ram~1286_q ;
wire \ram1|ram~2776_combout ;
wire \ram1|ram~1478_q ;
wire \ram1|ram~2777_combout ;
wire \ram1|ram~1430feeder_combout ;
wire \ram1|ram~1430_q ;
wire \ram1|ram~1494_q ;
wire \ram1|ram~1302_q ;
wire \ram1|ram~1366feeder_combout ;
wire \ram1|ram~1366_q ;
wire \ram1|ram~2774_combout ;
wire \ram1|ram~2775_combout ;
wire \ram1|ram~2778_combout ;
wire \ram1|ram~2781_combout ;
wire \ram1|ram~1238feeder_combout ;
wire \ram1|ram~1238_q ;
wire \ram1|ram~1270_q ;
wire \ram1|ram~1254feeder_combout ;
wire \ram1|ram~1254_q ;
wire \ram1|ram~1222_q ;
wire \ram1|ram~2789_combout ;
wire \ram1|ram~2790_combout ;
wire \ram1|ram~3748_combout ;
wire \ram1|ram~1094_q ;
wire \ram1|ram~3747_combout ;
wire \ram1|ram~1126_q ;
wire \ram1|ram~2784_combout ;
wire \ram1|ram~3746_combout ;
wire \ram1|ram~1110_q ;
wire \ram1|ram~1142_q ;
wire \ram1|ram~2785_combout ;
wire \ram1|ram~3749_combout ;
wire \ram1|ram~1062_q ;
wire \ram1|ram~1078_q ;
wire \ram1|ram~3750_combout ;
wire \ram1|ram~1046_q ;
wire \ram1|ram~1030_q ;
wire \ram1|ram~2786_combout ;
wire \ram1|ram~2787_combout ;
wire \ram1|ram~2788_combout ;
wire \ram1|ram~1206feeder_combout ;
wire \ram1|ram~1206_q ;
wire \ram1|ram~1190_q ;
wire \ram1|ram~1174feeder_combout ;
wire \ram1|ram~1174_q ;
wire \ram1|ram~1158_q ;
wire \ram1|ram~2782_combout ;
wire \ram1|ram~2783_combout ;
wire \ram1|ram~2791_combout ;
wire \ram1|ram~2792_combout ;
wire \ram1|ram~2038feeder_combout ;
wire \ram1|ram~2038_q ;
wire \ram1|ram~1910_q ;
wire \ram1|ram~1974feeder_combout ;
wire \ram1|ram~1974_q ;
wire \ram1|ram~1846_q ;
wire \ram1|ram~2800_combout ;
wire \ram1|ram~2801_combout ;
wire \ram1|ram~2006feeder_combout ;
wire \ram1|ram~2006_q ;
wire \ram1|ram~1814_q ;
wire \ram1|ram~1942feeder_combout ;
wire \ram1|ram~1942_q ;
wire \ram1|ram~2793_combout ;
wire \ram1|ram~1878_q ;
wire \ram1|ram~2794_combout ;
wire \ram1|ram~1958feeder_combout ;
wire \ram1|ram~1958_q ;
wire \ram1|ram~2022_q ;
wire \ram1|ram~1894feeder_combout ;
wire \ram1|ram~1894_q ;
wire \ram1|ram~1830_q ;
wire \ram1|ram~2795_combout ;
wire \ram1|ram~2796_combout ;
wire \ram1|ram~1926feeder_combout ;
wire \ram1|ram~1926_q ;
wire \ram1|ram~1990_q ;
wire \ram1|ram~1862feeder_combout ;
wire \ram1|ram~1862_q ;
wire \ram1|ram~1798_q ;
wire \ram1|ram~2797_combout ;
wire \ram1|ram~2798_combout ;
wire \ram1|ram~2799_combout ;
wire \ram1|ram~2802_combout ;
wire \ram1|ram~2803_combout ;
wire \data_in[6]~21_combout ;
wire \data_in[6]~22_combout ;
wire \cpu|Add0~6_combout ;
wire \cpu|pc[6]~26_combout ;
wire \cpu|Mux181~0_combout ;
wire \cpu|Mux181~1_combout ;
wire \data_in[4]~40_combout ;
wire \ram1|ram~1653feeder_combout ;
wire \ram1|ram~1653_q ;
wire \ram1|ram~1621feeder_combout ;
wire \ram1|ram~1621_q ;
wire \ram1|ram~1605_q ;
wire \ram1|ram~2258_combout ;
wire \ram1|ram~1637_q ;
wire \ram1|ram~2259_combout ;
wire \ram1|ram~1781feeder_combout ;
wire \ram1|ram~1781_q ;
wire \ram1|ram~1765_q ;
wire \ram1|ram~1749feeder_combout ;
wire \ram1|ram~1749_q ;
wire \ram1|ram~1733_q ;
wire \ram1|ram~2265_combout ;
wire \ram1|ram~2266_combout ;
wire \ram1|ram~1557feeder_combout ;
wire \ram1|ram~1557_q ;
wire \ram1|ram~1589_q ;
wire \ram1|ram~1573feeder_combout ;
wire \ram1|ram~1573_q ;
wire \ram1|ram~1541_q ;
wire \ram1|ram~2262_combout ;
wire \ram1|ram~2263_combout ;
wire \ram1|ram~1685feeder_combout ;
wire \ram1|ram~1685_q ;
wire \ram1|ram~1717_q ;
wire \ram1|ram~1701feeder_combout ;
wire \ram1|ram~1701_q ;
wire \ram1|ram~1669_q ;
wire \ram1|ram~2260_combout ;
wire \ram1|ram~2261_combout ;
wire \ram1|ram~2264_combout ;
wire \ram1|ram~2267_combout ;
wire \ram1|ram~2005feeder_combout ;
wire \ram1|ram~2005_q ;
wire \ram1|ram~1877_q ;
wire \ram1|ram~1941feeder_combout ;
wire \ram1|ram~1941_q ;
wire \ram1|ram~1813_q ;
wire \ram1|ram~2289_combout ;
wire \ram1|ram~2290_combout ;
wire \ram1|ram~1973feeder_combout ;
wire \ram1|ram~1973_q ;
wire \ram1|ram~1845_q ;
wire \ram1|ram~2296_combout ;
wire \ram1|ram~2037feeder_combout ;
wire \ram1|ram~2037_q ;
wire \ram1|ram~1909_q ;
wire \ram1|ram~2297_combout ;
wire \ram1|ram~1925feeder_combout ;
wire \ram1|ram~1925_q ;
wire \ram1|ram~1989_q ;
wire \ram1|ram~1861feeder_combout ;
wire \ram1|ram~1861_q ;
wire \ram1|ram~1797_q ;
wire \ram1|ram~2293_combout ;
wire \ram1|ram~2294_combout ;
wire \ram1|ram~1957feeder_combout ;
wire \ram1|ram~1957_q ;
wire \ram1|ram~2021_q ;
wire \ram1|ram~1893feeder_combout ;
wire \ram1|ram~1893_q ;
wire \ram1|ram~1829_q ;
wire \ram1|ram~2291_combout ;
wire \ram1|ram~2292_combout ;
wire \ram1|ram~2295_combout ;
wire \ram1|ram~2298_combout ;
wire \ram1|ram~1237_q ;
wire \ram1|ram~1269_q ;
wire \ram1|ram~1253feeder_combout ;
wire \ram1|ram~1253_q ;
wire \ram1|ram~1221_q ;
wire \ram1|ram~2285_combout ;
wire \ram1|ram~2286_combout ;
wire \ram1|ram~1205feeder_combout ;
wire \ram1|ram~1205_q ;
wire \ram1|ram~1189_q ;
wire \ram1|ram~1173feeder_combout ;
wire \ram1|ram~1173_q ;
wire \ram1|ram~1157_q ;
wire \ram1|ram~2278_combout ;
wire \ram1|ram~2279_combout ;
wire \ram1|ram~3594_combout ;
wire \ram1|ram~1109_q ;
wire \ram1|ram~3595_combout ;
wire \ram1|ram~1125_q ;
wire \ram1|ram~3596_combout ;
wire \ram1|ram~1093_q ;
wire \ram1|ram~2280_combout ;
wire \ram1|ram~1141_q ;
wire \ram1|ram~2281_combout ;
wire \ram1|ram~1045feeder_combout ;
wire \ram1|ram~1045_q ;
wire \ram1|ram~1029_q ;
wire \ram1|ram~2282_combout ;
wire \ram1|ram~1077_q ;
wire \ram1|ram~3597_combout ;
wire \ram1|ram~1061_q ;
wire \ram1|ram~2283_combout ;
wire \ram1|ram~2284_combout ;
wire \ram1|ram~2287_combout ;
wire \ram1|ram~1461feeder_combout ;
wire \ram1|ram~1461_q ;
wire \ram1|ram~1397feeder_combout ;
wire \ram1|ram~1397_q ;
wire \ram1|ram~1333_q ;
wire \ram1|ram~2275_combout ;
wire \ram1|ram~1525_q ;
wire \ram1|ram~2276_combout ;
wire \ram1|ram~1429feeder_combout ;
wire \ram1|ram~1429_q ;
wire \ram1|ram~1493_q ;
wire \ram1|ram~1365feeder_combout ;
wire \ram1|ram~1365_q ;
wire \ram1|ram~1301_q ;
wire \ram1|ram~2270_combout ;
wire \ram1|ram~2271_combout ;
wire \ram1|ram~1413feeder_combout ;
wire \ram1|ram~1413_q ;
wire \ram1|ram~1285_q ;
wire \ram1|ram~2272_combout ;
wire \ram1|ram~1349feeder_combout ;
wire \ram1|ram~1349_q ;
wire \ram1|ram~1477_q ;
wire \ram1|ram~2273_combout ;
wire \ram1|ram~2274_combout ;
wire \ram1|ram~1509feeder_combout ;
wire \ram1|ram~1509_q ;
wire \ram1|ram~1381_q ;
wire \ram1|ram~1445feeder_combout ;
wire \ram1|ram~1445_q ;
wire \ram1|ram~1317_q ;
wire \ram1|ram~2268_combout ;
wire \ram1|ram~2269_combout ;
wire \ram1|ram~2277_combout ;
wire \ram1|ram~2288_combout ;
wire \ram1|ram~2299_combout ;
wire \ram1|ram~981feeder_combout ;
wire \ram1|ram~981_q ;
wire \ram1|ram~853_q ;
wire \ram1|ram~917feeder_combout ;
wire \ram1|ram~917_q ;
wire \ram1|ram~789_q ;
wire \ram1|ram~2247_combout ;
wire \ram1|ram~2248_combout ;
wire \ram1|ram~901feeder_combout ;
wire \ram1|ram~901_q ;
wire \ram1|ram~965_q ;
wire \ram1|ram~3592_combout ;
wire \ram1|ram~837_q ;
wire \ram1|ram~773_q ;
wire \ram1|ram~2251_combout ;
wire \ram1|ram~2252_combout ;
wire \ram1|ram~3591_combout ;
wire \ram1|ram~933_q ;
wire \ram1|ram~997_q ;
wire \ram1|ram~869feeder_combout ;
wire \ram1|ram~869_q ;
wire \ram1|ram~805_q ;
wire \ram1|ram~2249_combout ;
wire \ram1|ram~2250_combout ;
wire \ram1|ram~2253_combout ;
wire \ram1|ram~3593_combout ;
wire \ram1|ram~1013_q ;
wire \ram1|ram~885_q ;
wire \ram1|ram~949feeder_combout ;
wire \ram1|ram~949_q ;
wire \ram1|ram~821_q ;
wire \ram1|ram~2254_combout ;
wire \ram1|ram~2255_combout ;
wire \ram1|ram~2256_combout ;
wire \ram1|ram~3581_combout ;
wire \ram1|ram~405_q ;
wire \ram1|ram~469_q ;
wire \ram1|ram~341feeder_combout ;
wire \ram1|ram~341_q ;
wire \ram1|ram~277_q ;
wire \ram1|ram~2218_combout ;
wire \ram1|ram~2219_combout ;
wire \ram1|ram~3582_combout ;
wire \ram1|ram~389_q ;
wire \ram1|ram~261_q ;
wire \ram1|ram~2220_combout ;
wire \ram1|ram~325feeder_combout ;
wire \ram1|ram~325_q ;
wire \ram1|ram~453_q ;
wire \ram1|ram~2221_combout ;
wire \ram1|ram~2222_combout ;
wire \ram1|ram~485feeder_combout ;
wire \ram1|ram~485_q ;
wire \ram1|ram~357_q ;
wire \ram1|ram~3580_combout ;
wire \ram1|ram~293_q ;
wire \ram1|ram~3579_combout ;
wire \ram1|ram~421_q ;
wire \ram1|ram~2216_combout ;
wire \ram1|ram~2217_combout ;
wire \ram1|ram~501feeder_combout ;
wire \ram1|ram~501_q ;
wire \ram1|ram~437_q ;
wire \ram1|ram~3583_combout ;
wire \ram1|ram~309_q ;
wire \ram1|ram~373_q ;
wire \ram1|ram~2223_combout ;
wire \ram1|ram~2224_combout ;
wire \ram1|ram~2225_combout ;
wire \ram1|ram~677feeder_combout ;
wire \ram1|ram~677_q ;
wire \ram1|ram~645_q ;
wire \ram1|ram~2228_combout ;
wire \ram1|ram~693_q ;
wire \ram1|ram~661feeder_combout ;
wire \ram1|ram~661_q ;
wire \ram1|ram~2229_combout ;
wire \ram1|ram~3585_combout ;
wire \ram1|ram~533_q ;
wire \ram1|ram~3586_combout ;
wire \ram1|ram~517_q ;
wire \ram1|ram~549_q ;
wire \ram1|ram~2230_combout ;
wire \ram1|ram~565_q ;
wire \ram1|ram~2231_combout ;
wire \ram1|ram~2232_combout ;
wire \ram1|ram~741feeder_combout ;
wire \ram1|ram~741_q ;
wire \ram1|ram~757_q ;
wire \ram1|ram~3587_combout ;
wire \ram1|ram~709_q ;
wire \ram1|ram~725feeder_combout ;
wire \ram1|ram~725_q ;
wire \ram1|ram~2233_combout ;
wire \ram1|ram~2234_combout ;
wire \ram1|ram~3584_combout ;
wire \ram1|ram~629_q ;
wire \ram1|ram~613_q ;
wire \ram1|ram~597feeder_combout ;
wire \ram1|ram~597_q ;
wire \ram1|ram~581_q ;
wire \ram1|ram~2226_combout ;
wire \ram1|ram~2227_combout ;
wire \ram1|ram~2235_combout ;
wire \ram1|ram~181feeder_combout ;
wire \ram1|ram~181_q ;
wire \ram1|ram~165feeder_combout ;
wire \ram1|ram~165_q ;
wire \ram1|ram~3588_combout ;
wire \ram1|ram~149_q ;
wire \ram1|ram~3589_combout ;
wire \ram1|ram~133_q ;
wire \ram1|ram~2236_combout ;
wire \ram1|ram~2237_combout ;
wire \ram1|ram~85feeder_combout ;
wire \ram1|ram~85_q ;
wire \ram1|ram~117_q ;
wire \ram1|ram~3590_combout ;
wire \ram1|ram~101_q ;
wire \ram1|ram~69_q ;
wire \ram1|ram~2238_combout ;
wire \ram1|ram~2239_combout ;
wire \ram1|ram~37feeder_combout ;
wire \ram1|ram~37_q ;
wire \ram1|ram~53_q ;
wire \ram1|ram~21feeder_combout ;
wire \ram1|ram~21_q ;
wire \ram1|ram~5_q ;
wire \ram1|ram~2240_combout ;
wire \ram1|ram~2241_combout ;
wire \ram1|ram~2242_combout ;
wire \ram1|ram~229feeder_combout ;
wire \ram1|ram~229_q ;
wire \ram1|ram~197_q ;
wire \ram1|ram~2243_combout ;
wire \ram1|ram~213feeder_combout ;
wire \ram1|ram~213_q ;
wire \ram1|ram~245_q ;
wire \ram1|ram~2244_combout ;
wire \ram1|ram~2245_combout ;
wire \ram1|ram~2246_combout ;
wire \ram1|ram~2257_combout ;
wire \data_in[5]~11_combout ;
wire \cpu|Add0~7_combout ;
wire \cpu|pc[5]~24_combout ;
wire \cpu|Mux182~0_combout ;
wire \cpu|Mux182~1_combout ;
wire \data_in[4]~6_combout ;
wire \cpu|Mux192~0_combout ;
wire \cpu|Mux192~1_combout ;
wire \ram1|ram~1787feeder_combout ;
wire \ram1|ram~1787_q ;
wire \ram1|ram~1771_q ;
wire \ram1|ram~1755feeder_combout ;
wire \ram1|ram~1755_q ;
wire \ram1|ram~1739_q ;
wire \ram1|ram~3105_combout ;
wire \ram1|ram~3106_combout ;
wire \ram1|ram~1659feeder_combout ;
wire \ram1|ram~1659_q ;
wire \ram1|ram~1643_q ;
wire \ram1|ram~1627feeder_combout ;
wire \ram1|ram~1627_q ;
wire \ram1|ram~1611_q ;
wire \ram1|ram~3098_combout ;
wire \ram1|ram~3099_combout ;
wire \ram1|ram~1691feeder_combout ;
wire \ram1|ram~1691_q ;
wire \ram1|ram~1723_q ;
wire \ram1|ram~1707feeder_combout ;
wire \ram1|ram~1707_q ;
wire \ram1|ram~1675_q ;
wire \ram1|ram~3100_combout ;
wire \ram1|ram~3101_combout ;
wire \ram1|ram~1563feeder_combout ;
wire \ram1|ram~1563_q ;
wire \ram1|ram~1595_q ;
wire \ram1|ram~1579feeder_combout ;
wire \ram1|ram~1579_q ;
wire \ram1|ram~1547_q ;
wire \ram1|ram~3102_combout ;
wire \ram1|ram~3103_combout ;
wire \ram1|ram~3104_combout ;
wire \ram1|ram~3107_combout ;
wire \ram1|ram~2011feeder_combout ;
wire \ram1|ram~2011_q ;
wire \ram1|ram~1883_q ;
wire \ram1|ram~1819_q ;
wire \ram1|ram~1947feeder_combout ;
wire \ram1|ram~1947_q ;
wire \ram1|ram~3129_combout ;
wire \ram1|ram~3130_combout ;
wire \ram1|ram~2043_q ;
wire \ram1|ram~1915_q ;
wire \ram1|ram~1979feeder_combout ;
wire \ram1|ram~1979_q ;
wire \ram1|ram~1851feeder_combout ;
wire \ram1|ram~1851_q ;
wire \ram1|ram~3136_combout ;
wire \ram1|ram~3137_combout ;
wire \ram1|ram~1931feeder_combout ;
wire \ram1|ram~1931_q ;
wire \ram1|ram~1803_q ;
wire \ram1|ram~1867feeder_combout ;
wire \ram1|ram~1867_q ;
wire \ram1|ram~3133_combout ;
wire \ram1|ram~1995_q ;
wire \ram1|ram~3134_combout ;
wire \ram1|ram~1963feeder_combout ;
wire \ram1|ram~1963_q ;
wire \ram1|ram~2027_q ;
wire \ram1|ram~1899feeder_combout ;
wire \ram1|ram~1899_q ;
wire \ram1|ram~1835_q ;
wire \ram1|ram~3131_combout ;
wire \ram1|ram~3132_combout ;
wire \ram1|ram~3135_combout ;
wire \ram1|ram~3138_combout ;
wire \ram1|ram~1211feeder_combout ;
wire \ram1|ram~1211_q ;
wire \ram1|ram~1195feeder_combout ;
wire \ram1|ram~1195_q ;
wire \ram1|ram~1163feeder_combout ;
wire \ram1|ram~1163_q ;
wire \ram1|ram~1179feeder_combout ;
wire \ram1|ram~1179_q ;
wire \ram1|ram~3118_combout ;
wire \ram1|ram~3119_combout ;
wire \ram1|ram~3803_combout ;
wire \ram1|ram~1067_q ;
wire \ram1|ram~1083_q ;
wire \ram1|ram~3804_combout ;
wire \ram1|ram~1051_q ;
wire \ram1|ram~1035_q ;
wire \ram1|ram~3122_combout ;
wire \ram1|ram~3123_combout ;
wire \ram1|ram~1115feeder_combout ;
wire \ram1|ram~1115_q ;
wire \ram1|ram~1147_q ;
wire \ram1|ram~1131feeder_combout ;
wire \ram1|ram~1131_q ;
wire \ram1|ram~1099_q ;
wire \ram1|ram~3120_combout ;
wire \ram1|ram~3121_combout ;
wire \ram1|ram~3124_combout ;
wire \ram1|ram~1243feeder_combout ;
wire \ram1|ram~1243_q ;
wire \ram1|ram~1259feeder_combout ;
wire \ram1|ram~1259_q ;
wire \ram1|ram~1227_q ;
wire \ram1|ram~3125_combout ;
wire \ram1|ram~1275_q ;
wire \ram1|ram~3126_combout ;
wire \ram1|ram~3127_combout ;
wire \ram1|ram~1467feeder_combout ;
wire \ram1|ram~1467_q ;
wire \ram1|ram~1403feeder_combout ;
wire \ram1|ram~1403_q ;
wire \ram1|ram~1339_q ;
wire \ram1|ram~3115_combout ;
wire \ram1|ram~1531_q ;
wire \ram1|ram~3116_combout ;
wire \ram1|ram~1435feeder_combout ;
wire \ram1|ram~1435_q ;
wire \ram1|ram~1499_q ;
wire \ram1|ram~1371feeder_combout ;
wire \ram1|ram~1371_q ;
wire \ram1|ram~1307_q ;
wire \ram1|ram~3110_combout ;
wire \ram1|ram~3111_combout ;
wire \ram1|ram~1355feeder_combout ;
wire \ram1|ram~1355_q ;
wire \ram1|ram~1483_q ;
wire \ram1|ram~1419feeder_combout ;
wire \ram1|ram~1419_q ;
wire \ram1|ram~1291_q ;
wire \ram1|ram~3112_combout ;
wire \ram1|ram~3113_combout ;
wire \ram1|ram~3114_combout ;
wire \ram1|ram~1515feeder_combout ;
wire \ram1|ram~1515_q ;
wire \ram1|ram~1387_q ;
wire \ram1|ram~1451feeder_combout ;
wire \ram1|ram~1451_q ;
wire \ram1|ram~1323_q ;
wire \ram1|ram~3108_combout ;
wire \ram1|ram~3109_combout ;
wire \ram1|ram~3117_combout ;
wire \ram1|ram~3128_combout ;
wire \ram1|ram~3139_combout ;
wire \ram1|ram~219feeder_combout ;
wire \ram1|ram~219_q ;
wire \ram1|ram~251_q ;
wire \ram1|ram~235feeder_combout ;
wire \ram1|ram~235_q ;
wire \ram1|ram~203_q ;
wire \ram1|ram~3083_combout ;
wire \ram1|ram~3084_combout ;
wire \ram1|ram~187feeder_combout ;
wire \ram1|ram~187_q ;
wire \ram1|ram~171_q ;
wire \ram1|ram~3795_combout ;
wire \ram1|ram~155_q ;
wire \ram1|ram~139_q ;
wire \ram1|ram~3076_combout ;
wire \ram1|ram~3077_combout ;
wire \ram1|ram~91feeder_combout ;
wire \ram1|ram~91_q ;
wire \ram1|ram~123_q ;
wire \ram1|ram~107feeder_combout ;
wire \ram1|ram~107_q ;
wire \ram1|ram~75_q ;
wire \ram1|ram~3078_combout ;
wire \ram1|ram~3079_combout ;
wire \ram1|ram~43feeder_combout ;
wire \ram1|ram~43_q ;
wire \ram1|ram~59_q ;
wire \ram1|ram~27feeder_combout ;
wire \ram1|ram~27_q ;
wire \ram1|ram~11_q ;
wire \ram1|ram~3080_combout ;
wire \ram1|ram~3081_combout ;
wire \ram1|ram~3082_combout ;
wire \ram1|ram~3085_combout ;
wire \ram1|ram~3792_combout ;
wire \ram1|ram~603_q ;
wire \ram1|ram~587_q ;
wire \ram1|ram~3066_combout ;
wire \ram1|ram~619_q ;
wire \ram1|ram~3793_combout ;
wire \ram1|ram~635_q ;
wire \ram1|ram~3067_combout ;
wire \ram1|ram~747feeder_combout ;
wire \ram1|ram~747_q ;
wire \ram1|ram~763_q ;
wire \ram1|ram~731feeder_combout ;
wire \ram1|ram~731_q ;
wire \ram1|ram~715_q ;
wire \ram1|ram~3073_combout ;
wire \ram1|ram~3074_combout ;
wire \ram1|ram~539feeder_combout ;
wire \ram1|ram~539_q ;
wire \ram1|ram~571_q ;
wire \ram1|ram~3794_combout ;
wire \ram1|ram~523_q ;
wire \ram1|ram~555_q ;
wire \ram1|ram~3070_combout ;
wire \ram1|ram~3071_combout ;
wire \ram1|ram~683feeder_combout ;
wire \ram1|ram~683_q ;
wire \ram1|ram~651_q ;
wire \ram1|ram~3068_combout ;
wire \ram1|ram~699_q ;
wire \ram1|ram~667feeder_combout ;
wire \ram1|ram~667_q ;
wire \ram1|ram~3069_combout ;
wire \ram1|ram~3072_combout ;
wire \ram1|ram~3075_combout ;
wire \ram1|ram~3086_combout ;
wire \ram1|ram~3802_combout ;
wire \ram1|ram~1019_q ;
wire \ram1|ram~3801_combout ;
wire \ram1|ram~891_q ;
wire \ram1|ram~827feeder_combout ;
wire \ram1|ram~827_q ;
wire \ram1|ram~955_q ;
wire \ram1|ram~3094_combout ;
wire \ram1|ram~3095_combout ;
wire \ram1|ram~3798_combout ;
wire \ram1|ram~987_q ;
wire \ram1|ram~3796_combout ;
wire \ram1|ram~859_q ;
wire \ram1|ram~3797_combout ;
wire \ram1|ram~795_q ;
wire \ram1|ram~923_q ;
wire \ram1|ram~3087_combout ;
wire \ram1|ram~3088_combout ;
wire \ram1|ram~907feeder_combout ;
wire \ram1|ram~907_q ;
wire \ram1|ram~971_q ;
wire \ram1|ram~779_q ;
wire \ram1|ram~843feeder_combout ;
wire \ram1|ram~843_q ;
wire \ram1|ram~3091_combout ;
wire \ram1|ram~3092_combout ;
wire \ram1|ram~3800_combout ;
wire \ram1|ram~1003_q ;
wire \ram1|ram~3799_combout ;
wire \ram1|ram~939_q ;
wire \ram1|ram~875feeder_combout ;
wire \ram1|ram~875_q ;
wire \ram1|ram~811_q ;
wire \ram1|ram~3089_combout ;
wire \ram1|ram~3090_combout ;
wire \ram1|ram~3093_combout ;
wire \ram1|ram~3096_combout ;
wire \ram1|ram~507feeder_combout ;
wire \ram1|ram~507_q ;
wire \ram1|ram~443feeder_combout ;
wire \ram1|ram~443_q ;
wire \ram1|ram~379feeder_combout ;
wire \ram1|ram~379_q ;
wire \ram1|ram~315_q ;
wire \ram1|ram~3063_combout ;
wire \ram1|ram~3064_combout ;
wire \ram1|ram~363feeder_combout ;
wire \ram1|ram~363_q ;
wire \ram1|ram~3791_combout ;
wire \ram1|ram~491_q ;
wire \ram1|ram~3790_combout ;
wire \ram1|ram~427_q ;
wire \ram1|ram~299_q ;
wire \ram1|ram~3056_combout ;
wire \ram1|ram~3057_combout ;
wire \ram1|ram~411feeder_combout ;
wire \ram1|ram~411_q ;
wire \ram1|ram~475feeder_combout ;
wire \ram1|ram~475_q ;
wire \ram1|ram~347feeder_combout ;
wire \ram1|ram~347_q ;
wire \ram1|ram~283_q ;
wire \ram1|ram~3058_combout ;
wire \ram1|ram~3059_combout ;
wire \ram1|ram~331feeder_combout ;
wire \ram1|ram~331_q ;
wire \ram1|ram~459_q ;
wire \ram1|ram~395feeder_combout ;
wire \ram1|ram~395_q ;
wire \ram1|ram~267_q ;
wire \ram1|ram~3060_combout ;
wire \ram1|ram~3061_combout ;
wire \ram1|ram~3062_combout ;
wire \ram1|ram~3065_combout ;
wire \ram1|ram~3097_combout ;
wire \data_in[11]~28_combout ;
wire \cpu|Mux231~3_combout ;
wire \cpu|Mux222~1_combout ;
wire \cpu|Mux222~0_combout ;
wire \cpu|Mux222~2_combout ;
wire \cpu|regbank[6][0]~31_combout ;
wire \cpu|regbank[6][0]~42_combout ;
wire \cpu|regbank[6][0]~36_combout ;
wire \cpu|regbank[6][0]~37_combout ;
wire \cpu|regbank[6][0]~35_combout ;
wire \cpu|regbank[6][0]~38_combout ;
wire \cpu|regbank[6][0]~43_combout ;
wire \cpu|regbank~24_combout ;
wire \cpu|regbank~32_combout ;
wire \cpu|Mux47~0_combout ;
wire \cpu|regbank[6][0]~33_combout ;
wire \cpu|regbank[6][0]~34_combout ;
wire \cpu|regbank[6][0]~39_combout ;
wire \cpu|regbank[6][0]~q ;
wire \cpu|Mux15~0_combout ;
wire \cpu|Mux13~11_combout ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Mux13~8_combout ;
wire \cpu|Mux13~9_combout ;
wire \cpu|Mux13~10_combout ;
wire \cpu|Mux14~0_combout ;
wire \cpu|Mux14~1_combout ;
wire \cpu|Decoder1~0_combout ;
wire \cpu|Mux12~0_combout ;
wire \cpu|Mux12~1_combout ;
wire \cpu|Mux15~1_combout ;
wire \cpu|Mux15~2_combout ;
wire \cpu|Mux189~0_combout ;
wire \cpu|Mux198~0_combout ;
wire \cpu|Mux198~1_combout ;
wire \data_all[5]~feeder_combout ;
wire \always2~0_combout ;
wire \always2~1_combout ;
wire \sseg|Mux2~0_combout ;
wire \data_all[9]~feeder_combout ;
wire \sseg|Mux2~1_combout ;
wire \data_all[10]~feeder_combout ;
wire \sseg|Mux1~0_combout ;
wire \data_all[2]~feeder_combout ;
wire \sseg|Mux1~1_combout ;
wire \data_all[11]~feeder_combout ;
wire \data_all[15]~feeder_combout ;
wire \sseg|Mux0~0_combout ;
wire \sseg|Mux0~1_combout ;
wire \data_all[12]~feeder_combout ;
wire \sseg|Mux3~0_combout ;
wire \data_all[4]~feeder_combout ;
wire \sseg|Mux3~1_combout ;
wire \sseg|WideOr6~0_combout ;
wire \sseg|WideOr5~0_combout ;
wire \sseg|WideOr4~0_combout ;
wire \sseg|WideOr3~0_combout ;
wire \sseg|WideOr2~0_combout ;
wire \sseg|WideOr1~0_combout ;
wire \sseg|WideOr0~0_combout ;
wire \sseg|grounds[1]~1_combout ;
wire \sseg|grounds[2]~feeder_combout ;
wire \sseg|grounds[3]~feeder_combout ;
wire \sseg|grounds[0]~0_combout ;
wire [11:0] \cpu|pc ;
wire [15:0] data_all;
wire [25:0] \sseg|clk1 ;
wire [25:0] \kp1|clk1 ;
wire [1:0] \sseg|count ;
wire [11:0] \cpu|ir ;
wire [3:0] \sseg|grounds ;
wire [3:0] \kp1|rowwrite ;
wire [3:0] \cpu|state ;
wire [3:0] \kp1|data ;
wire [3:0] \kp1|rowpressed_debounced ;
wire [1:0] \kp1|keypressed_buffer ;
wire [11:0] \kp1|rowpressed_buffer0 ;
wire [11:0] \kp1|rowpressed_buffer1 ;
wire [11:0] \kp1|rowpressed_buffer3 ;
wire [11:0] \kp1|rowpressed_buffer2 ;
wire [3:0] \kp1|rowpressed ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \display[0]~output (
	.i(\sseg|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[0]~output .bus_hold = "false";
defparam \display[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \display[1]~output (
	.i(!\sseg|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[1]~output .bus_hold = "false";
defparam \display[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \display[2]~output (
	.i(!\sseg|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[2]~output .bus_hold = "false";
defparam \display[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \display[3]~output (
	.i(!\sseg|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[3]~output .bus_hold = "false";
defparam \display[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \display[4]~output (
	.i(!\sseg|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[4]~output .bus_hold = "false";
defparam \display[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \display[5]~output (
	.i(!\sseg|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[5]~output .bus_hold = "false";
defparam \display[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \display[6]~output (
	.i(!\sseg|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[6]~output .bus_hold = "false";
defparam \display[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \grounds[0]~output (
	.i(\sseg|grounds [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grounds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \grounds[0]~output .bus_hold = "false";
defparam \grounds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \grounds[1]~output (
	.i(!\sseg|grounds [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grounds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \grounds[1]~output .bus_hold = "false";
defparam \grounds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \grounds[2]~output (
	.i(!\sseg|grounds [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grounds[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \grounds[2]~output .bus_hold = "false";
defparam \grounds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \grounds[3]~output (
	.i(!\sseg|grounds [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grounds[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \grounds[3]~output .bus_hold = "false";
defparam \grounds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \rowwrite[0]~output (
	.i(\kp1|rowwrite [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rowwrite[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rowwrite[0]~output .bus_hold = "false";
defparam \rowwrite[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \rowwrite[1]~output (
	.i(!\kp1|rowwrite [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rowwrite[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rowwrite[1]~output .bus_hold = "false";
defparam \rowwrite[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \rowwrite[2]~output (
	.i(!\kp1|rowwrite [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rowwrite[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rowwrite[2]~output .bus_hold = "false";
defparam \rowwrite[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \rowwrite[3]~output (
	.i(!\kp1|rowwrite [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rowwrite[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rowwrite[3]~output .bus_hold = "false";
defparam \rowwrite[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk2~input (
	.i(clk2),
	.ibar(gnd),
	.o(\clk2~input_o ));
// synopsys translate_off
defparam \clk2~input .bus_hold = "false";
defparam \clk2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk2~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk2~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk2~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk2~inputclkctrl .clock_type = "global clock";
defparam \clk2~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N0
cycloneive_lcell_comb \sseg|clk1[0]~45 (
// Equation(s):
// \sseg|clk1[0]~45_combout  = !\sseg|clk1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sseg|clk1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sseg|clk1[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|clk1[0]~45 .lut_mask = 16'h0F0F;
defparam \sseg|clk1[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N1
dffeas \sseg|clk1[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[0] .is_wysiwyg = "true";
defparam \sseg|clk1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N2
cycloneive_lcell_comb \sseg|clk1[1]~15 (
// Equation(s):
// \sseg|clk1[1]~15_combout  = (\sseg|clk1 [0] & (\sseg|clk1 [1] $ (VCC))) # (!\sseg|clk1 [0] & (\sseg|clk1 [1] & VCC))
// \sseg|clk1[1]~16  = CARRY((\sseg|clk1 [0] & \sseg|clk1 [1]))

	.dataa(\sseg|clk1 [0]),
	.datab(\sseg|clk1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sseg|clk1[1]~15_combout ),
	.cout(\sseg|clk1[1]~16 ));
// synopsys translate_off
defparam \sseg|clk1[1]~15 .lut_mask = 16'h6688;
defparam \sseg|clk1[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N3
dffeas \sseg|clk1[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[1] .is_wysiwyg = "true";
defparam \sseg|clk1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N4
cycloneive_lcell_comb \sseg|clk1[2]~17 (
// Equation(s):
// \sseg|clk1[2]~17_combout  = (\sseg|clk1 [2] & (!\sseg|clk1[1]~16 )) # (!\sseg|clk1 [2] & ((\sseg|clk1[1]~16 ) # (GND)))
// \sseg|clk1[2]~18  = CARRY((!\sseg|clk1[1]~16 ) # (!\sseg|clk1 [2]))

	.dataa(gnd),
	.datab(\sseg|clk1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[1]~16 ),
	.combout(\sseg|clk1[2]~17_combout ),
	.cout(\sseg|clk1[2]~18 ));
// synopsys translate_off
defparam \sseg|clk1[2]~17 .lut_mask = 16'h3C3F;
defparam \sseg|clk1[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N5
dffeas \sseg|clk1[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[2] .is_wysiwyg = "true";
defparam \sseg|clk1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N6
cycloneive_lcell_comb \sseg|clk1[3]~19 (
// Equation(s):
// \sseg|clk1[3]~19_combout  = (\sseg|clk1 [3] & (\sseg|clk1[2]~18  $ (GND))) # (!\sseg|clk1 [3] & (!\sseg|clk1[2]~18  & VCC))
// \sseg|clk1[3]~20  = CARRY((\sseg|clk1 [3] & !\sseg|clk1[2]~18 ))

	.dataa(\sseg|clk1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[2]~18 ),
	.combout(\sseg|clk1[3]~19_combout ),
	.cout(\sseg|clk1[3]~20 ));
// synopsys translate_off
defparam \sseg|clk1[3]~19 .lut_mask = 16'hA50A;
defparam \sseg|clk1[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N7
dffeas \sseg|clk1[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[3] .is_wysiwyg = "true";
defparam \sseg|clk1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N8
cycloneive_lcell_comb \sseg|clk1[4]~21 (
// Equation(s):
// \sseg|clk1[4]~21_combout  = (\sseg|clk1 [4] & (!\sseg|clk1[3]~20 )) # (!\sseg|clk1 [4] & ((\sseg|clk1[3]~20 ) # (GND)))
// \sseg|clk1[4]~22  = CARRY((!\sseg|clk1[3]~20 ) # (!\sseg|clk1 [4]))

	.dataa(gnd),
	.datab(\sseg|clk1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[3]~20 ),
	.combout(\sseg|clk1[4]~21_combout ),
	.cout(\sseg|clk1[4]~22 ));
// synopsys translate_off
defparam \sseg|clk1[4]~21 .lut_mask = 16'h3C3F;
defparam \sseg|clk1[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N9
dffeas \sseg|clk1[4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[4] .is_wysiwyg = "true";
defparam \sseg|clk1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N10
cycloneive_lcell_comb \sseg|clk1[5]~23 (
// Equation(s):
// \sseg|clk1[5]~23_combout  = (\sseg|clk1 [5] & (\sseg|clk1[4]~22  $ (GND))) # (!\sseg|clk1 [5] & (!\sseg|clk1[4]~22  & VCC))
// \sseg|clk1[5]~24  = CARRY((\sseg|clk1 [5] & !\sseg|clk1[4]~22 ))

	.dataa(\sseg|clk1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[4]~22 ),
	.combout(\sseg|clk1[5]~23_combout ),
	.cout(\sseg|clk1[5]~24 ));
// synopsys translate_off
defparam \sseg|clk1[5]~23 .lut_mask = 16'hA50A;
defparam \sseg|clk1[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N11
dffeas \sseg|clk1[5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[5] .is_wysiwyg = "true";
defparam \sseg|clk1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N12
cycloneive_lcell_comb \sseg|clk1[6]~25 (
// Equation(s):
// \sseg|clk1[6]~25_combout  = (\sseg|clk1 [6] & (!\sseg|clk1[5]~24 )) # (!\sseg|clk1 [6] & ((\sseg|clk1[5]~24 ) # (GND)))
// \sseg|clk1[6]~26  = CARRY((!\sseg|clk1[5]~24 ) # (!\sseg|clk1 [6]))

	.dataa(\sseg|clk1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[5]~24 ),
	.combout(\sseg|clk1[6]~25_combout ),
	.cout(\sseg|clk1[6]~26 ));
// synopsys translate_off
defparam \sseg|clk1[6]~25 .lut_mask = 16'h5A5F;
defparam \sseg|clk1[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N13
dffeas \sseg|clk1[6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[6] .is_wysiwyg = "true";
defparam \sseg|clk1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N14
cycloneive_lcell_comb \sseg|clk1[7]~27 (
// Equation(s):
// \sseg|clk1[7]~27_combout  = (\sseg|clk1 [7] & (\sseg|clk1[6]~26  $ (GND))) # (!\sseg|clk1 [7] & (!\sseg|clk1[6]~26  & VCC))
// \sseg|clk1[7]~28  = CARRY((\sseg|clk1 [7] & !\sseg|clk1[6]~26 ))

	.dataa(gnd),
	.datab(\sseg|clk1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[6]~26 ),
	.combout(\sseg|clk1[7]~27_combout ),
	.cout(\sseg|clk1[7]~28 ));
// synopsys translate_off
defparam \sseg|clk1[7]~27 .lut_mask = 16'hC30C;
defparam \sseg|clk1[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N15
dffeas \sseg|clk1[7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[7] .is_wysiwyg = "true";
defparam \sseg|clk1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N16
cycloneive_lcell_comb \sseg|clk1[8]~29 (
// Equation(s):
// \sseg|clk1[8]~29_combout  = (\sseg|clk1 [8] & (!\sseg|clk1[7]~28 )) # (!\sseg|clk1 [8] & ((\sseg|clk1[7]~28 ) # (GND)))
// \sseg|clk1[8]~30  = CARRY((!\sseg|clk1[7]~28 ) # (!\sseg|clk1 [8]))

	.dataa(gnd),
	.datab(\sseg|clk1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[7]~28 ),
	.combout(\sseg|clk1[8]~29_combout ),
	.cout(\sseg|clk1[8]~30 ));
// synopsys translate_off
defparam \sseg|clk1[8]~29 .lut_mask = 16'h3C3F;
defparam \sseg|clk1[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \sseg|clk1[8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[8] .is_wysiwyg = "true";
defparam \sseg|clk1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N18
cycloneive_lcell_comb \sseg|clk1[9]~31 (
// Equation(s):
// \sseg|clk1[9]~31_combout  = (\sseg|clk1 [9] & (\sseg|clk1[8]~30  $ (GND))) # (!\sseg|clk1 [9] & (!\sseg|clk1[8]~30  & VCC))
// \sseg|clk1[9]~32  = CARRY((\sseg|clk1 [9] & !\sseg|clk1[8]~30 ))

	.dataa(gnd),
	.datab(\sseg|clk1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[8]~30 ),
	.combout(\sseg|clk1[9]~31_combout ),
	.cout(\sseg|clk1[9]~32 ));
// synopsys translate_off
defparam \sseg|clk1[9]~31 .lut_mask = 16'hC30C;
defparam \sseg|clk1[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N19
dffeas \sseg|clk1[9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[9] .is_wysiwyg = "true";
defparam \sseg|clk1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N20
cycloneive_lcell_comb \sseg|clk1[10]~33 (
// Equation(s):
// \sseg|clk1[10]~33_combout  = (\sseg|clk1 [10] & (!\sseg|clk1[9]~32 )) # (!\sseg|clk1 [10] & ((\sseg|clk1[9]~32 ) # (GND)))
// \sseg|clk1[10]~34  = CARRY((!\sseg|clk1[9]~32 ) # (!\sseg|clk1 [10]))

	.dataa(gnd),
	.datab(\sseg|clk1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[9]~32 ),
	.combout(\sseg|clk1[10]~33_combout ),
	.cout(\sseg|clk1[10]~34 ));
// synopsys translate_off
defparam \sseg|clk1[10]~33 .lut_mask = 16'h3C3F;
defparam \sseg|clk1[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N21
dffeas \sseg|clk1[10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[10] .is_wysiwyg = "true";
defparam \sseg|clk1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N22
cycloneive_lcell_comb \sseg|clk1[11]~35 (
// Equation(s):
// \sseg|clk1[11]~35_combout  = (\sseg|clk1 [11] & (\sseg|clk1[10]~34  $ (GND))) # (!\sseg|clk1 [11] & (!\sseg|clk1[10]~34  & VCC))
// \sseg|clk1[11]~36  = CARRY((\sseg|clk1 [11] & !\sseg|clk1[10]~34 ))

	.dataa(\sseg|clk1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[10]~34 ),
	.combout(\sseg|clk1[11]~35_combout ),
	.cout(\sseg|clk1[11]~36 ));
// synopsys translate_off
defparam \sseg|clk1[11]~35 .lut_mask = 16'hA50A;
defparam \sseg|clk1[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N23
dffeas \sseg|clk1[11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[11] .is_wysiwyg = "true";
defparam \sseg|clk1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N24
cycloneive_lcell_comb \sseg|clk1[12]~37 (
// Equation(s):
// \sseg|clk1[12]~37_combout  = (\sseg|clk1 [12] & (!\sseg|clk1[11]~36 )) # (!\sseg|clk1 [12] & ((\sseg|clk1[11]~36 ) # (GND)))
// \sseg|clk1[12]~38  = CARRY((!\sseg|clk1[11]~36 ) # (!\sseg|clk1 [12]))

	.dataa(gnd),
	.datab(\sseg|clk1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[11]~36 ),
	.combout(\sseg|clk1[12]~37_combout ),
	.cout(\sseg|clk1[12]~38 ));
// synopsys translate_off
defparam \sseg|clk1[12]~37 .lut_mask = 16'h3C3F;
defparam \sseg|clk1[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N25
dffeas \sseg|clk1[12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[12] .is_wysiwyg = "true";
defparam \sseg|clk1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N26
cycloneive_lcell_comb \sseg|clk1[13]~39 (
// Equation(s):
// \sseg|clk1[13]~39_combout  = (\sseg|clk1 [13] & (\sseg|clk1[12]~38  $ (GND))) # (!\sseg|clk1 [13] & (!\sseg|clk1[12]~38  & VCC))
// \sseg|clk1[13]~40  = CARRY((\sseg|clk1 [13] & !\sseg|clk1[12]~38 ))

	.dataa(gnd),
	.datab(\sseg|clk1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[12]~38 ),
	.combout(\sseg|clk1[13]~39_combout ),
	.cout(\sseg|clk1[13]~40 ));
// synopsys translate_off
defparam \sseg|clk1[13]~39 .lut_mask = 16'hC30C;
defparam \sseg|clk1[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N27
dffeas \sseg|clk1[13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[13] .is_wysiwyg = "true";
defparam \sseg|clk1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N28
cycloneive_lcell_comb \sseg|clk1[14]~41 (
// Equation(s):
// \sseg|clk1[14]~41_combout  = (\sseg|clk1 [14] & (!\sseg|clk1[13]~40 )) # (!\sseg|clk1 [14] & ((\sseg|clk1[13]~40 ) # (GND)))
// \sseg|clk1[14]~42  = CARRY((!\sseg|clk1[13]~40 ) # (!\sseg|clk1 [14]))

	.dataa(gnd),
	.datab(\sseg|clk1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sseg|clk1[13]~40 ),
	.combout(\sseg|clk1[14]~41_combout ),
	.cout(\sseg|clk1[14]~42 ));
// synopsys translate_off
defparam \sseg|clk1[14]~41 .lut_mask = 16'h3C3F;
defparam \sseg|clk1[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N29
dffeas \sseg|clk1[14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[14] .is_wysiwyg = "true";
defparam \sseg|clk1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N30
cycloneive_lcell_comb \sseg|clk1[15]~43 (
// Equation(s):
// \sseg|clk1[15]~43_combout  = \sseg|clk1[14]~42  $ (!\sseg|clk1 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sseg|clk1 [15]),
	.cin(\sseg|clk1[14]~42 ),
	.combout(\sseg|clk1[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|clk1[15]~43 .lut_mask = 16'hF00F;
defparam \sseg|clk1[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N31
dffeas \sseg|clk1[15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\sseg|clk1[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|clk1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|clk1[15] .is_wysiwyg = "true";
defparam \sseg|clk1[15] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \sseg|clk1[15]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sseg|clk1 [15]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sseg|clk1[15]~clkctrl_outclk ));
// synopsys translate_off
defparam \sseg|clk1[15]~clkctrl .clock_type = "global clock";
defparam \sseg|clk1[15]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_lcell_comb \sseg|count[0]~1 (
// Equation(s):
// \sseg|count[0]~1_combout  = !\sseg|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sseg|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sseg|count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|count[0]~1 .lut_mask = 16'h0F0F;
defparam \sseg|count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \sseg|count[0] (
	.clk(\sseg|clk1[15]~clkctrl_outclk ),
	.d(\sseg|count[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|count[0] .is_wysiwyg = "true";
defparam \sseg|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneive_lcell_comb \sseg|count[1]~0 (
// Equation(s):
// \sseg|count[1]~0_combout  = \sseg|count [1] $ (\sseg|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sseg|count [1]),
	.datad(\sseg|count [0]),
	.cin(gnd),
	.combout(\sseg|count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|count[1]~0 .lut_mask = 16'h0FF0;
defparam \sseg|count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N27
dffeas \sseg|count[1] (
	.clk(\sseg|clk1[15]~clkctrl_outclk ),
	.d(\sseg|count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|count[1] .is_wysiwyg = "true";
defparam \sseg|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \cpu|Mux179~0 (
// Equation(s):
// \cpu|Mux179~0_combout  = (\cpu|state [3] & ((\cpu|state [2] & ((\cpu|state [1]))) # (!\cpu|state [2] & (\cpu|state [0])))) # (!\cpu|state [3] & (((\cpu|state [2]) # (!\cpu|state [1]))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [3]),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [1]),
	.cin(gnd),
	.combout(\cpu|Mux179~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux179~0 .lut_mask = 16'hF83B;
defparam \cpu|Mux179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N2
cycloneive_lcell_comb \kp1|clk1[15]~2 (
// Equation(s):
// \kp1|clk1[15]~2_cout  = CARRY((\sseg|clk1 [1] & \sseg|clk1 [0]))

	.dataa(\sseg|clk1 [1]),
	.datab(\sseg|clk1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\kp1|clk1[15]~2_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~2 .lut_mask = 16'h0088;
defparam \kp1|clk1[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N4
cycloneive_lcell_comb \kp1|clk1[15]~4 (
// Equation(s):
// \kp1|clk1[15]~4_cout  = CARRY((!\kp1|clk1[15]~2_cout ) # (!\sseg|clk1 [2]))

	.dataa(\sseg|clk1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~2_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~4_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~4 .lut_mask = 16'h005F;
defparam \kp1|clk1[15]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N6
cycloneive_lcell_comb \kp1|clk1[15]~6 (
// Equation(s):
// \kp1|clk1[15]~6_cout  = CARRY((\sseg|clk1 [3] & !\kp1|clk1[15]~4_cout ))

	.dataa(\sseg|clk1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~4_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~6_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~6 .lut_mask = 16'h000A;
defparam \kp1|clk1[15]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N8
cycloneive_lcell_comb \kp1|clk1[15]~8 (
// Equation(s):
// \kp1|clk1[15]~8_cout  = CARRY((!\kp1|clk1[15]~6_cout ) # (!\sseg|clk1 [4]))

	.dataa(gnd),
	.datab(\sseg|clk1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~6_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~8_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~8 .lut_mask = 16'h003F;
defparam \kp1|clk1[15]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N10
cycloneive_lcell_comb \kp1|clk1[15]~10 (
// Equation(s):
// \kp1|clk1[15]~10_cout  = CARRY((\sseg|clk1 [5] & !\kp1|clk1[15]~8_cout ))

	.dataa(gnd),
	.datab(\sseg|clk1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~8_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~10_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~10 .lut_mask = 16'h000C;
defparam \kp1|clk1[15]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N12
cycloneive_lcell_comb \kp1|clk1[15]~12 (
// Equation(s):
// \kp1|clk1[15]~12_cout  = CARRY((!\kp1|clk1[15]~10_cout ) # (!\sseg|clk1 [6]))

	.dataa(gnd),
	.datab(\sseg|clk1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~10_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~12_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~12 .lut_mask = 16'h003F;
defparam \kp1|clk1[15]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N14
cycloneive_lcell_comb \kp1|clk1[15]~14 (
// Equation(s):
// \kp1|clk1[15]~14_cout  = CARRY((\sseg|clk1 [7] & !\kp1|clk1[15]~12_cout ))

	.dataa(gnd),
	.datab(\sseg|clk1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~12_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~14_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~14 .lut_mask = 16'h000C;
defparam \kp1|clk1[15]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N16
cycloneive_lcell_comb \kp1|clk1[15]~16 (
// Equation(s):
// \kp1|clk1[15]~16_cout  = CARRY((!\kp1|clk1[15]~14_cout ) # (!\sseg|clk1 [8]))

	.dataa(gnd),
	.datab(\sseg|clk1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~14_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~16_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~16 .lut_mask = 16'h003F;
defparam \kp1|clk1[15]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N18
cycloneive_lcell_comb \kp1|clk1[15]~18 (
// Equation(s):
// \kp1|clk1[15]~18_cout  = CARRY((\sseg|clk1 [9] & !\kp1|clk1[15]~16_cout ))

	.dataa(gnd),
	.datab(\sseg|clk1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~16_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~18_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~18 .lut_mask = 16'h000C;
defparam \kp1|clk1[15]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N20
cycloneive_lcell_comb \kp1|clk1[15]~20 (
// Equation(s):
// \kp1|clk1[15]~20_cout  = CARRY((!\kp1|clk1[15]~18_cout ) # (!\sseg|clk1 [10]))

	.dataa(\sseg|clk1 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~18_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~20_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~20 .lut_mask = 16'h005F;
defparam \kp1|clk1[15]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N22
cycloneive_lcell_comb \kp1|clk1[15]~22 (
// Equation(s):
// \kp1|clk1[15]~22_cout  = CARRY((\sseg|clk1 [11] & !\kp1|clk1[15]~20_cout ))

	.dataa(gnd),
	.datab(\sseg|clk1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~20_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~22_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~22 .lut_mask = 16'h000C;
defparam \kp1|clk1[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N24
cycloneive_lcell_comb \kp1|clk1[15]~24 (
// Equation(s):
// \kp1|clk1[15]~24_cout  = CARRY((!\kp1|clk1[15]~22_cout ) # (!\sseg|clk1 [12]))

	.dataa(gnd),
	.datab(\sseg|clk1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~22_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~24_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~24 .lut_mask = 16'h003F;
defparam \kp1|clk1[15]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N26
cycloneive_lcell_comb \kp1|clk1[15]~26 (
// Equation(s):
// \kp1|clk1[15]~26_cout  = CARRY((\sseg|clk1 [13] & !\kp1|clk1[15]~24_cout ))

	.dataa(\sseg|clk1 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~24_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~26_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~26 .lut_mask = 16'h000A;
defparam \kp1|clk1[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N28
cycloneive_lcell_comb \kp1|clk1[15]~28 (
// Equation(s):
// \kp1|clk1[15]~28_cout  = CARRY((!\kp1|clk1[15]~26_cout ) # (!\sseg|clk1 [14]))

	.dataa(gnd),
	.datab(\sseg|clk1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kp1|clk1[15]~26_cout ),
	.combout(),
	.cout(\kp1|clk1[15]~28_cout ));
// synopsys translate_off
defparam \kp1|clk1[15]~28 .lut_mask = 16'h003F;
defparam \kp1|clk1[15]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N30
cycloneive_lcell_comb \kp1|clk1[15]~29 (
// Equation(s):
// \kp1|clk1[15]~29_combout  = \kp1|clk1[15]~28_cout  $ (!\kp1|clk1 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|clk1 [15]),
	.cin(\kp1|clk1[15]~28_cout ),
	.combout(\kp1|clk1[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|clk1[15]~29 .lut_mask = 16'hF00F;
defparam \kp1|clk1[15]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y3_N31
dffeas \kp1|clk1[15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\kp1|clk1[15]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|clk1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|clk1[15] .is_wysiwyg = "true";
defparam \kp1|clk1[15] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \kp1|clk1[15]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\kp1|clk1 [15]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\kp1|clk1[15]~clkctrl_outclk ));
// synopsys translate_off
defparam \kp1|clk1[15]~clkctrl .clock_type = "global clock";
defparam \kp1|clk1[15]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \colread[0]~input (
	.i(colread[0]),
	.ibar(gnd),
	.o(\colread[0]~input_o ));
// synopsys translate_off
defparam \colread[0]~input .bus_hold = "false";
defparam \colread[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \colread[3]~input (
	.i(colread[3]),
	.ibar(gnd),
	.o(\colread[3]~input_o ));
// synopsys translate_off
defparam \colread[3]~input .bus_hold = "false";
defparam \colread[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \colread[1]~input (
	.i(colread[1]),
	.ibar(gnd),
	.o(\colread[1]~input_o ));
// synopsys translate_off
defparam \colread[1]~input .bus_hold = "false";
defparam \colread[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \colread[2]~input (
	.i(colread[2]),
	.ibar(gnd),
	.o(\colread[2]~input_o ));
// synopsys translate_off
defparam \colread[2]~input .bus_hold = "false";
defparam \colread[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N28
cycloneive_lcell_comb \kp1|WideAnd0~0 (
// Equation(s):
// \kp1|WideAnd0~0_combout  = (((!\colread[2]~input_o ) # (!\colread[1]~input_o )) # (!\colread[3]~input_o )) # (!\colread[0]~input_o )

	.dataa(\colread[0]~input_o ),
	.datab(\colread[3]~input_o ),
	.datac(\colread[1]~input_o ),
	.datad(\colread[2]~input_o ),
	.cin(gnd),
	.combout(\kp1|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|WideAnd0~0 .lut_mask = 16'h7FFF;
defparam \kp1|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneive_lcell_comb \kp1|rowpressed[1]~feeder (
// Equation(s):
// \kp1|rowpressed[1]~feeder_combout  = \kp1|WideAnd0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed[1]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N17
dffeas \kp1|rowwrite[2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowwrite [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowwrite [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowwrite[2] .is_wysiwyg = "true";
defparam \kp1|rowwrite[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N18
cycloneive_lcell_comb \kp1|rowwrite[3]~feeder (
// Equation(s):
// \kp1|rowwrite[3]~feeder_combout  = \kp1|rowwrite [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowwrite [2]),
	.cin(gnd),
	.combout(\kp1|rowwrite[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowwrite[3]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowwrite[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N19
dffeas \kp1|rowwrite[3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowwrite[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowwrite [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowwrite[3] .is_wysiwyg = "true";
defparam \kp1|rowwrite[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N24
cycloneive_lcell_comb \kp1|rowwrite[0]~0 (
// Equation(s):
// \kp1|rowwrite[0]~0_combout  = !\kp1|rowwrite [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowwrite [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowwrite[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowwrite[0]~0 .lut_mask = 16'h0F0F;
defparam \kp1|rowwrite[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N25
dffeas \kp1|rowwrite[0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowwrite[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowwrite [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowwrite[0] .is_wysiwyg = "true";
defparam \kp1|rowwrite[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N10
cycloneive_lcell_comb \kp1|rowwrite[1]~1 (
// Equation(s):
// \kp1|rowwrite[1]~1_combout  = !\kp1|rowwrite [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowwrite [0]),
	.cin(gnd),
	.combout(\kp1|rowwrite[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowwrite[1]~1 .lut_mask = 16'h00FF;
defparam \kp1|rowwrite[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N11
dffeas \kp1|rowwrite[1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowwrite[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowwrite [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowwrite[1] .is_wysiwyg = "true";
defparam \kp1|rowwrite[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N24
cycloneive_lcell_comb \kp1|Equal1~0 (
// Equation(s):
// \kp1|Equal1~0_combout  = (\kp1|rowwrite [1] & (!\kp1|rowwrite [3] & (!\kp1|rowwrite [2] & \kp1|rowwrite [0])))

	.dataa(\kp1|rowwrite [1]),
	.datab(\kp1|rowwrite [3]),
	.datac(\kp1|rowwrite [2]),
	.datad(\kp1|rowwrite [0]),
	.cin(gnd),
	.combout(\kp1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|Equal1~0 .lut_mask = 16'h0200;
defparam \kp1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N13
dffeas \kp1|rowpressed[1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed[1] .is_wysiwyg = "true";
defparam \kp1|rowpressed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N16
cycloneive_lcell_comb \kp1|rowpressed_buffer1[0]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer1[0]~feeder_combout  = \kp1|rowpressed [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed [1]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[0]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N17
dffeas \kp1|rowpressed_buffer1[0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[0] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N8
cycloneive_lcell_comb \kp1|rowpressed_buffer1[1]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer1[1]~feeder_combout  = \kp1|rowpressed_buffer1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer1 [0]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[1]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N9
dffeas \kp1|rowpressed_buffer1[1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[1] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N23
dffeas \kp1|rowpressed_buffer1[2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[2] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N25
dffeas \kp1|rowpressed_buffer1[3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[3] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N2
cycloneive_lcell_comb \kp1|rowpressed_buffer1[4]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer1[4]~feeder_combout  = \kp1|rowpressed_buffer1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowpressed_buffer1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[4]~feeder .lut_mask = 16'hF0F0;
defparam \kp1|rowpressed_buffer1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N3
dffeas \kp1|rowpressed_buffer1[4] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[4] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N14
cycloneive_lcell_comb \kp1|rowpressed_buffer1[5]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer1[5]~feeder_combout  = \kp1|rowpressed_buffer1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer1 [4]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[5]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N15
dffeas \kp1|rowpressed_buffer1[5] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[5] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N27
dffeas \kp1|rowpressed_buffer1[6] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[6] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N5
dffeas \kp1|rowpressed_buffer1[7] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[7] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N26
cycloneive_lcell_comb \kp1|rowpressed_debounced~13 (
// Equation(s):
// \kp1|rowpressed_debounced~13_combout  = (\kp1|rowpressed_buffer1 [7] & (\kp1|rowpressed_buffer1 [5] & (\kp1|rowpressed_buffer1 [6] & \kp1|rowpressed_buffer1 [4])))

	.dataa(\kp1|rowpressed_buffer1 [7]),
	.datab(\kp1|rowpressed_buffer1 [5]),
	.datac(\kp1|rowpressed_buffer1 [6]),
	.datad(\kp1|rowpressed_buffer1 [4]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~13_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~13 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N22
cycloneive_lcell_comb \kp1|rowpressed_debounced~14 (
// Equation(s):
// \kp1|rowpressed_debounced~14_combout  = (\kp1|rowpressed_buffer1 [3] & (\kp1|rowpressed_buffer1 [1] & (\kp1|rowpressed_buffer1 [2] & \kp1|rowpressed_buffer1 [0])))

	.dataa(\kp1|rowpressed_buffer1 [3]),
	.datab(\kp1|rowpressed_buffer1 [1]),
	.datac(\kp1|rowpressed_buffer1 [2]),
	.datad(\kp1|rowpressed_buffer1 [0]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~14_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~14 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N13
dffeas \kp1|rowpressed_buffer1[8] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[8] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N30
cycloneive_lcell_comb \kp1|rowpressed_buffer1[9]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer1[9]~feeder_combout  = \kp1|rowpressed_buffer1 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer1 [8]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[9]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N31
dffeas \kp1|rowpressed_buffer1[9] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[9] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N29
dffeas \kp1|rowpressed_buffer1[10] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[10] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N18
cycloneive_lcell_comb \kp1|rowpressed_buffer1[11]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer1[11]~feeder_combout  = \kp1|rowpressed_buffer1 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer1 [10]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[11]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N19
dffeas \kp1|rowpressed_buffer1[11] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer1[11] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N12
cycloneive_lcell_comb \kp1|rowpressed_debounced~12 (
// Equation(s):
// \kp1|rowpressed_debounced~12_combout  = (\kp1|rowpressed_buffer1 [9] & (\kp1|rowpressed_buffer1 [11] & (\kp1|rowpressed_buffer1 [8] & \kp1|rowpressed_buffer1 [10])))

	.dataa(\kp1|rowpressed_buffer1 [9]),
	.datab(\kp1|rowpressed_buffer1 [11]),
	.datac(\kp1|rowpressed_buffer1 [8]),
	.datad(\kp1|rowpressed_buffer1 [10]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~12_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~12 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N24
cycloneive_lcell_comb \kp1|rowpressed_debounced~10 (
// Equation(s):
// \kp1|rowpressed_debounced~10_combout  = (\kp1|rowpressed_buffer1 [2]) # ((\kp1|rowpressed_buffer1 [0]) # ((\kp1|rowpressed_buffer1 [3]) # (\kp1|rowpressed_buffer1 [1])))

	.dataa(\kp1|rowpressed_buffer1 [2]),
	.datab(\kp1|rowpressed_buffer1 [0]),
	.datac(\kp1|rowpressed_buffer1 [3]),
	.datad(\kp1|rowpressed_buffer1 [1]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~10_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~10 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N4
cycloneive_lcell_comb \kp1|rowpressed_debounced~9 (
// Equation(s):
// \kp1|rowpressed_debounced~9_combout  = (\kp1|rowpressed_buffer1 [6]) # ((\kp1|rowpressed_buffer1 [4]) # ((\kp1|rowpressed_buffer1 [7]) # (\kp1|rowpressed_buffer1 [5])))

	.dataa(\kp1|rowpressed_buffer1 [6]),
	.datab(\kp1|rowpressed_buffer1 [4]),
	.datac(\kp1|rowpressed_buffer1 [7]),
	.datad(\kp1|rowpressed_buffer1 [5]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~9_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~9 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N28
cycloneive_lcell_comb \kp1|rowpressed_debounced~8 (
// Equation(s):
// \kp1|rowpressed_debounced~8_combout  = (\kp1|rowpressed_buffer1 [8]) # ((\kp1|rowpressed_buffer1 [11]) # ((\kp1|rowpressed_buffer1 [10]) # (\kp1|rowpressed_buffer1 [9])))

	.dataa(\kp1|rowpressed_buffer1 [8]),
	.datab(\kp1|rowpressed_buffer1 [11]),
	.datac(\kp1|rowpressed_buffer1 [10]),
	.datad(\kp1|rowpressed_buffer1 [9]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~8_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~8 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N10
cycloneive_lcell_comb \kp1|rowpressed_debounced~11 (
// Equation(s):
// \kp1|rowpressed_debounced~11_combout  = (\kp1|rowpressed_debounced [1] & ((\kp1|rowpressed_debounced~10_combout ) # ((\kp1|rowpressed_debounced~9_combout ) # (\kp1|rowpressed_debounced~8_combout ))))

	.dataa(\kp1|rowpressed_debounced [1]),
	.datab(\kp1|rowpressed_debounced~10_combout ),
	.datac(\kp1|rowpressed_debounced~9_combout ),
	.datad(\kp1|rowpressed_debounced~8_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~11_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~11 .lut_mask = 16'hAAA8;
defparam \kp1|rowpressed_debounced~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N6
cycloneive_lcell_comb \kp1|rowpressed_debounced~15 (
// Equation(s):
// \kp1|rowpressed_debounced~15_combout  = (\kp1|rowpressed_debounced~11_combout ) # ((\kp1|rowpressed_debounced~13_combout  & (\kp1|rowpressed_debounced~14_combout  & \kp1|rowpressed_debounced~12_combout )))

	.dataa(\kp1|rowpressed_debounced~13_combout ),
	.datab(\kp1|rowpressed_debounced~14_combout ),
	.datac(\kp1|rowpressed_debounced~12_combout ),
	.datad(\kp1|rowpressed_debounced~11_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~15_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~15 .lut_mask = 16'hFF80;
defparam \kp1|rowpressed_debounced~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N7
dffeas \kp1|rowpressed_debounced[1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_debounced~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_debounced [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_debounced[1] .is_wysiwyg = "true";
defparam \kp1|rowpressed_debounced[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N12
cycloneive_lcell_comb \kp1|pressedcol[3][0]~0 (
// Equation(s):
// \kp1|pressedcol[3][0]~0_combout  = (!\kp1|rowwrite [1] & (!\kp1|rowwrite [2] & (\kp1|rowwrite [0] & \kp1|rowwrite [3])))

	.dataa(\kp1|rowwrite [1]),
	.datab(\kp1|rowwrite [2]),
	.datac(\kp1|rowwrite [0]),
	.datad(\kp1|rowwrite [3]),
	.cin(gnd),
	.combout(\kp1|pressedcol[3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|pressedcol[3][0]~0 .lut_mask = 16'h1000;
defparam \kp1|pressedcol[3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N31
dffeas \kp1|rowpressed[3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|WideAnd0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|pressedcol[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed[3] .is_wysiwyg = "true";
defparam \kp1|rowpressed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N8
cycloneive_lcell_comb \kp1|rowpressed_buffer3[0]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer3[0]~feeder_combout  = \kp1|rowpressed [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed [3]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[0]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N9
dffeas \kp1|rowpressed_buffer3[0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[0] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N6
cycloneive_lcell_comb \kp1|rowpressed_buffer3[1]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer3[1]~feeder_combout  = \kp1|rowpressed_buffer3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer3 [0]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[1]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N7
dffeas \kp1|rowpressed_buffer3[1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[1] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N21
dffeas \kp1|rowpressed_buffer3[2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[2] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N3
dffeas \kp1|rowpressed_buffer3[3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[3] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N12
cycloneive_lcell_comb \kp1|rowpressed_buffer3[4]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer3[4]~feeder_combout  = \kp1|rowpressed_buffer3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowpressed_buffer3 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[4]~feeder .lut_mask = 16'hF0F0;
defparam \kp1|rowpressed_buffer3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N13
dffeas \kp1|rowpressed_buffer3[4] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[4] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N0
cycloneive_lcell_comb \kp1|rowpressed_buffer3[5]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer3[5]~feeder_combout  = \kp1|rowpressed_buffer3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer3 [4]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[5]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N1
dffeas \kp1|rowpressed_buffer3[5] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[5] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N23
dffeas \kp1|rowpressed_buffer3[6] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer3 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[6] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N31
dffeas \kp1|rowpressed_buffer3[7] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer3 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[7] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N15
dffeas \kp1|rowpressed_buffer3[8] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer3 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[8] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N10
cycloneive_lcell_comb \kp1|rowpressed_buffer3[9]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer3[9]~feeder_combout  = \kp1|rowpressed_buffer3 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowpressed_buffer3 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[9]~feeder .lut_mask = 16'hF0F0;
defparam \kp1|rowpressed_buffer3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N11
dffeas \kp1|rowpressed_buffer3[9] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[9] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N17
dffeas \kp1|rowpressed_buffer3[10] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer3 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[10] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N26
cycloneive_lcell_comb \kp1|rowpressed_buffer3[11]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer3[11]~feeder_combout  = \kp1|rowpressed_buffer3 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowpressed_buffer3 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[11]~feeder .lut_mask = 16'hF0F0;
defparam \kp1|rowpressed_buffer3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N27
dffeas \kp1|rowpressed_buffer3[11] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer3[11] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N14
cycloneive_lcell_comb \kp1|rowpressed_debounced~20 (
// Equation(s):
// \kp1|rowpressed_debounced~20_combout  = (\kp1|rowpressed_buffer3 [11] & (\kp1|rowpressed_buffer3 [10] & (\kp1|rowpressed_buffer3 [8] & \kp1|rowpressed_buffer3 [9])))

	.dataa(\kp1|rowpressed_buffer3 [11]),
	.datab(\kp1|rowpressed_buffer3 [10]),
	.datac(\kp1|rowpressed_buffer3 [8]),
	.datad(\kp1|rowpressed_buffer3 [9]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~20_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~20 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N22
cycloneive_lcell_comb \kp1|rowpressed_debounced~21 (
// Equation(s):
// \kp1|rowpressed_debounced~21_combout  = (\kp1|rowpressed_buffer3 [4] & (\kp1|rowpressed_buffer3 [7] & (\kp1|rowpressed_buffer3 [6] & \kp1|rowpressed_buffer3 [5])))

	.dataa(\kp1|rowpressed_buffer3 [4]),
	.datab(\kp1|rowpressed_buffer3 [7]),
	.datac(\kp1|rowpressed_buffer3 [6]),
	.datad(\kp1|rowpressed_buffer3 [5]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~21_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~21 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N20
cycloneive_lcell_comb \kp1|rowpressed_debounced~22 (
// Equation(s):
// \kp1|rowpressed_debounced~22_combout  = (\kp1|rowpressed_buffer3 [1] & (\kp1|rowpressed_buffer3 [3] & (\kp1|rowpressed_buffer3 [2] & \kp1|rowpressed_buffer3 [0])))

	.dataa(\kp1|rowpressed_buffer3 [1]),
	.datab(\kp1|rowpressed_buffer3 [3]),
	.datac(\kp1|rowpressed_buffer3 [2]),
	.datad(\kp1|rowpressed_buffer3 [0]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~22_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~22 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N2
cycloneive_lcell_comb \kp1|rowpressed_debounced~18 (
// Equation(s):
// \kp1|rowpressed_debounced~18_combout  = (\kp1|rowpressed_buffer3 [1]) # ((\kp1|rowpressed_buffer3 [2]) # ((\kp1|rowpressed_buffer3 [3]) # (\kp1|rowpressed_buffer3 [0])))

	.dataa(\kp1|rowpressed_buffer3 [1]),
	.datab(\kp1|rowpressed_buffer3 [2]),
	.datac(\kp1|rowpressed_buffer3 [3]),
	.datad(\kp1|rowpressed_buffer3 [0]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~18_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~18 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N30
cycloneive_lcell_comb \kp1|rowpressed_debounced~17 (
// Equation(s):
// \kp1|rowpressed_debounced~17_combout  = (\kp1|rowpressed_buffer3 [6]) # ((\kp1|rowpressed_buffer3 [4]) # ((\kp1|rowpressed_buffer3 [7]) # (\kp1|rowpressed_buffer3 [5])))

	.dataa(\kp1|rowpressed_buffer3 [6]),
	.datab(\kp1|rowpressed_buffer3 [4]),
	.datac(\kp1|rowpressed_buffer3 [7]),
	.datad(\kp1|rowpressed_buffer3 [5]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~17_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~17 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N16
cycloneive_lcell_comb \kp1|rowpressed_debounced~16 (
// Equation(s):
// \kp1|rowpressed_debounced~16_combout  = (\kp1|rowpressed_buffer3 [11]) # ((\kp1|rowpressed_buffer3 [8]) # ((\kp1|rowpressed_buffer3 [10]) # (\kp1|rowpressed_buffer3 [9])))

	.dataa(\kp1|rowpressed_buffer3 [11]),
	.datab(\kp1|rowpressed_buffer3 [8]),
	.datac(\kp1|rowpressed_buffer3 [10]),
	.datad(\kp1|rowpressed_buffer3 [9]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~16_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~16 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N28
cycloneive_lcell_comb \kp1|rowpressed_debounced~19 (
// Equation(s):
// \kp1|rowpressed_debounced~19_combout  = (\kp1|rowpressed_debounced [3] & ((\kp1|rowpressed_debounced~18_combout ) # ((\kp1|rowpressed_debounced~17_combout ) # (\kp1|rowpressed_debounced~16_combout ))))

	.dataa(\kp1|rowpressed_debounced [3]),
	.datab(\kp1|rowpressed_debounced~18_combout ),
	.datac(\kp1|rowpressed_debounced~17_combout ),
	.datad(\kp1|rowpressed_debounced~16_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~19_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~19 .lut_mask = 16'hAAA8;
defparam \kp1|rowpressed_debounced~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N18
cycloneive_lcell_comb \kp1|rowpressed_debounced~23 (
// Equation(s):
// \kp1|rowpressed_debounced~23_combout  = (\kp1|rowpressed_debounced~19_combout ) # ((\kp1|rowpressed_debounced~20_combout  & (\kp1|rowpressed_debounced~21_combout  & \kp1|rowpressed_debounced~22_combout )))

	.dataa(\kp1|rowpressed_debounced~20_combout ),
	.datab(\kp1|rowpressed_debounced~21_combout ),
	.datac(\kp1|rowpressed_debounced~22_combout ),
	.datad(\kp1|rowpressed_debounced~19_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~23_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~23 .lut_mask = 16'hFF80;
defparam \kp1|rowpressed_debounced~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N19
dffeas \kp1|rowpressed_debounced[3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_debounced~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_debounced [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_debounced[3] .is_wysiwyg = "true";
defparam \kp1|rowpressed_debounced[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
cycloneive_lcell_comb \kp1|Equal2~0 (
// Equation(s):
// \kp1|Equal2~0_combout  = (\kp1|rowwrite [0] & (\kp1|rowwrite [2] & (!\kp1|rowwrite [1] & !\kp1|rowwrite [3])))

	.dataa(\kp1|rowwrite [0]),
	.datab(\kp1|rowwrite [2]),
	.datac(\kp1|rowwrite [1]),
	.datad(\kp1|rowwrite [3]),
	.cin(gnd),
	.combout(\kp1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|Equal2~0 .lut_mask = 16'h0008;
defparam \kp1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N1
dffeas \kp1|rowpressed[2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|WideAnd0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed[2] .is_wysiwyg = "true";
defparam \kp1|rowpressed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N4
cycloneive_lcell_comb \kp1|rowpressed_buffer2[0]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer2[0]~feeder_combout  = \kp1|rowpressed [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed [2]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[0]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N5
dffeas \kp1|rowpressed_buffer2[0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[0] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N16
cycloneive_lcell_comb \kp1|rowpressed_buffer2[1]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer2[1]~feeder_combout  = \kp1|rowpressed_buffer2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer2 [0]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[1]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N17
dffeas \kp1|rowpressed_buffer2[1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[1] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N15
dffeas \kp1|rowpressed_buffer2[2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[2] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N7
dffeas \kp1|rowpressed_buffer2[3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[3] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N14
cycloneive_lcell_comb \kp1|rowpressed_debounced~30 (
// Equation(s):
// \kp1|rowpressed_debounced~30_combout  = (\kp1|rowpressed_buffer2 [1] & (\kp1|rowpressed_buffer2 [3] & (\kp1|rowpressed_buffer2 [2] & \kp1|rowpressed_buffer2 [0])))

	.dataa(\kp1|rowpressed_buffer2 [1]),
	.datab(\kp1|rowpressed_buffer2 [3]),
	.datac(\kp1|rowpressed_buffer2 [2]),
	.datad(\kp1|rowpressed_buffer2 [0]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~30_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~30 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N13
dffeas \kp1|rowpressed_buffer2[4] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[4] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N30
cycloneive_lcell_comb \kp1|rowpressed_buffer2[5]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer2[5]~feeder_combout  = \kp1|rowpressed_buffer2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowpressed_buffer2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[5]~feeder .lut_mask = 16'hF0F0;
defparam \kp1|rowpressed_buffer2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N31
dffeas \kp1|rowpressed_buffer2[5] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[5] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N27
dffeas \kp1|rowpressed_buffer2[6] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[6] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N8
cycloneive_lcell_comb \kp1|rowpressed_buffer2[7]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer2[7]~feeder_combout  = \kp1|rowpressed_buffer2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer2 [6]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[7]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N9
dffeas \kp1|rowpressed_buffer2[7] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[7] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N12
cycloneive_lcell_comb \kp1|rowpressed_debounced~29 (
// Equation(s):
// \kp1|rowpressed_debounced~29_combout  = (\kp1|rowpressed_buffer2 [5] & (\kp1|rowpressed_buffer2 [6] & (\kp1|rowpressed_buffer2 [4] & \kp1|rowpressed_buffer2 [7])))

	.dataa(\kp1|rowpressed_buffer2 [5]),
	.datab(\kp1|rowpressed_buffer2 [6]),
	.datac(\kp1|rowpressed_buffer2 [4]),
	.datad(\kp1|rowpressed_buffer2 [7]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~29_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~29 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N19
dffeas \kp1|rowpressed_buffer2[8] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[8] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N22
cycloneive_lcell_comb \kp1|rowpressed_buffer2[9]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer2[9]~feeder_combout  = \kp1|rowpressed_buffer2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer2 [8]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[9]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N23
dffeas \kp1|rowpressed_buffer2[9] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[9] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N11
dffeas \kp1|rowpressed_buffer2[10] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[10] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N0
cycloneive_lcell_comb \kp1|rowpressed_buffer2[11]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer2[11]~feeder_combout  = \kp1|rowpressed_buffer2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer2 [10]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[11]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N1
dffeas \kp1|rowpressed_buffer2[11] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer2[11] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N18
cycloneive_lcell_comb \kp1|rowpressed_debounced~28 (
// Equation(s):
// \kp1|rowpressed_debounced~28_combout  = (\kp1|rowpressed_buffer2 [9] & (\kp1|rowpressed_buffer2 [11] & (\kp1|rowpressed_buffer2 [8] & \kp1|rowpressed_buffer2 [10])))

	.dataa(\kp1|rowpressed_buffer2 [9]),
	.datab(\kp1|rowpressed_buffer2 [11]),
	.datac(\kp1|rowpressed_buffer2 [8]),
	.datad(\kp1|rowpressed_buffer2 [10]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~28_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~28 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N6
cycloneive_lcell_comb \kp1|rowpressed_debounced~26 (
// Equation(s):
// \kp1|rowpressed_debounced~26_combout  = (\kp1|rowpressed_buffer2 [1]) # ((\kp1|rowpressed_buffer2 [2]) # ((\kp1|rowpressed_buffer2 [3]) # (\kp1|rowpressed_buffer2 [0])))

	.dataa(\kp1|rowpressed_buffer2 [1]),
	.datab(\kp1|rowpressed_buffer2 [2]),
	.datac(\kp1|rowpressed_buffer2 [3]),
	.datad(\kp1|rowpressed_buffer2 [0]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~26_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~26 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N26
cycloneive_lcell_comb \kp1|rowpressed_debounced~25 (
// Equation(s):
// \kp1|rowpressed_debounced~25_combout  = (\kp1|rowpressed_buffer2 [5]) # ((\kp1|rowpressed_buffer2 [7]) # ((\kp1|rowpressed_buffer2 [6]) # (\kp1|rowpressed_buffer2 [4])))

	.dataa(\kp1|rowpressed_buffer2 [5]),
	.datab(\kp1|rowpressed_buffer2 [7]),
	.datac(\kp1|rowpressed_buffer2 [6]),
	.datad(\kp1|rowpressed_buffer2 [4]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~25_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~25 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N10
cycloneive_lcell_comb \kp1|rowpressed_debounced~24 (
// Equation(s):
// \kp1|rowpressed_debounced~24_combout  = (\kp1|rowpressed_buffer2 [9]) # ((\kp1|rowpressed_buffer2 [8]) # ((\kp1|rowpressed_buffer2 [10]) # (\kp1|rowpressed_buffer2 [11])))

	.dataa(\kp1|rowpressed_buffer2 [9]),
	.datab(\kp1|rowpressed_buffer2 [8]),
	.datac(\kp1|rowpressed_buffer2 [10]),
	.datad(\kp1|rowpressed_buffer2 [11]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~24_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~24 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N20
cycloneive_lcell_comb \kp1|rowpressed_debounced~27 (
// Equation(s):
// \kp1|rowpressed_debounced~27_combout  = (\kp1|rowpressed_debounced [2] & ((\kp1|rowpressed_debounced~26_combout ) # ((\kp1|rowpressed_debounced~25_combout ) # (\kp1|rowpressed_debounced~24_combout ))))

	.dataa(\kp1|rowpressed_debounced~26_combout ),
	.datab(\kp1|rowpressed_debounced [2]),
	.datac(\kp1|rowpressed_debounced~25_combout ),
	.datad(\kp1|rowpressed_debounced~24_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~27_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~27 .lut_mask = 16'hCCC8;
defparam \kp1|rowpressed_debounced~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N24
cycloneive_lcell_comb \kp1|rowpressed_debounced~31 (
// Equation(s):
// \kp1|rowpressed_debounced~31_combout  = (\kp1|rowpressed_debounced~27_combout ) # ((\kp1|rowpressed_debounced~30_combout  & (\kp1|rowpressed_debounced~29_combout  & \kp1|rowpressed_debounced~28_combout )))

	.dataa(\kp1|rowpressed_debounced~30_combout ),
	.datab(\kp1|rowpressed_debounced~29_combout ),
	.datac(\kp1|rowpressed_debounced~28_combout ),
	.datad(\kp1|rowpressed_debounced~27_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~31_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~31 .lut_mask = 16'hFF80;
defparam \kp1|rowpressed_debounced~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N25
dffeas \kp1|rowpressed_debounced[2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_debounced~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_debounced [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_debounced[2] .is_wysiwyg = "true";
defparam \kp1|rowpressed_debounced[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N22
cycloneive_lcell_comb \kp1|rowpressed[0]~feeder (
// Equation(s):
// \kp1|rowpressed[0]~feeder_combout  = \kp1|WideAnd0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed[0]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N16
cycloneive_lcell_comb \kp1|Equal0~0 (
// Equation(s):
// \kp1|Equal0~0_combout  = (!\kp1|rowwrite [1] & (!\kp1|rowwrite [0] & (!\kp1|rowwrite [2] & !\kp1|rowwrite [3])))

	.dataa(\kp1|rowwrite [1]),
	.datab(\kp1|rowwrite [0]),
	.datac(\kp1|rowwrite [2]),
	.datad(\kp1|rowwrite [3]),
	.cin(gnd),
	.combout(\kp1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|Equal0~0 .lut_mask = 16'h0001;
defparam \kp1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N23
dffeas \kp1|rowpressed[0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed[0] .is_wysiwyg = "true";
defparam \kp1|rowpressed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N24
cycloneive_lcell_comb \kp1|rowpressed_buffer0[0]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer0[0]~feeder_combout  = \kp1|rowpressed [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowpressed [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[0]~feeder .lut_mask = 16'hF0F0;
defparam \kp1|rowpressed_buffer0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N25
dffeas \kp1|rowpressed_buffer0[0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[0] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N19
dffeas \kp1|rowpressed_buffer0[1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[1] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N12
cycloneive_lcell_comb \kp1|rowpressed_buffer0[2]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer0[2]~feeder_combout  = \kp1|rowpressed_buffer0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowpressed_buffer0 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[2]~feeder .lut_mask = 16'hF0F0;
defparam \kp1|rowpressed_buffer0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N13
dffeas \kp1|rowpressed_buffer0[2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[2] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N31
dffeas \kp1|rowpressed_buffer0[3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[3] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N29
dffeas \kp1|rowpressed_buffer0[4] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[4] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N4
cycloneive_lcell_comb \kp1|rowpressed_buffer0[5]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer0[5]~feeder_combout  = \kp1|rowpressed_buffer0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowpressed_buffer0 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[5]~feeder .lut_mask = 16'hF0F0;
defparam \kp1|rowpressed_buffer0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N5
dffeas \kp1|rowpressed_buffer0[5] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[5] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N20
cycloneive_lcell_comb \kp1|rowpressed_buffer0[6]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer0[6]~feeder_combout  = \kp1|rowpressed_buffer0 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kp1|rowpressed_buffer0 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[6]~feeder .lut_mask = 16'hF0F0;
defparam \kp1|rowpressed_buffer0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N21
dffeas \kp1|rowpressed_buffer0[6] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[6] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N22
cycloneive_lcell_comb \kp1|rowpressed_buffer0[7]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer0[7]~feeder_combout  = \kp1|rowpressed_buffer0 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer0 [6]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[7]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N23
dffeas \kp1|rowpressed_buffer0[7] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[7] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N3
dffeas \kp1|rowpressed_buffer0[8] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[8] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N9
dffeas \kp1|rowpressed_buffer0[9] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer0 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[9] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N27
dffeas \kp1|rowpressed_buffer0[10] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|rowpressed_buffer0 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[10] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N6
cycloneive_lcell_comb \kp1|rowpressed_buffer0[11]~feeder (
// Equation(s):
// \kp1|rowpressed_buffer0[11]~feeder_combout  = \kp1|rowpressed_buffer0 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|rowpressed_buffer0 [10]),
	.cin(gnd),
	.combout(\kp1|rowpressed_buffer0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[11]~feeder .lut_mask = 16'hFF00;
defparam \kp1|rowpressed_buffer0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N7
dffeas \kp1|rowpressed_buffer0[11] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_buffer0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_buffer0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_buffer0[11] .is_wysiwyg = "true";
defparam \kp1|rowpressed_buffer0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N8
cycloneive_lcell_comb \kp1|rowpressed_debounced~6 (
// Equation(s):
// \kp1|rowpressed_debounced~6_combout  = (\kp1|rowpressed_buffer0 [11] & (\kp1|rowpressed_buffer0 [10] & (\kp1|rowpressed_buffer0 [9] & \kp1|rowpressed_buffer0 [8])))

	.dataa(\kp1|rowpressed_buffer0 [11]),
	.datab(\kp1|rowpressed_buffer0 [10]),
	.datac(\kp1|rowpressed_buffer0 [9]),
	.datad(\kp1|rowpressed_buffer0 [8]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~6_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~6 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N30
cycloneive_lcell_comb \kp1|rowpressed_debounced~4 (
// Equation(s):
// \kp1|rowpressed_debounced~4_combout  = (\kp1|rowpressed_buffer0 [1] & (\kp1|rowpressed_buffer0 [0] & (\kp1|rowpressed_buffer0 [3] & \kp1|rowpressed_buffer0 [2])))

	.dataa(\kp1|rowpressed_buffer0 [1]),
	.datab(\kp1|rowpressed_buffer0 [0]),
	.datac(\kp1|rowpressed_buffer0 [3]),
	.datad(\kp1|rowpressed_buffer0 [2]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~4_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~4 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N2
cycloneive_lcell_comb \kp1|rowpressed_debounced~5 (
// Equation(s):
// \kp1|rowpressed_debounced~5_combout  = (\kp1|rowpressed_buffer0 [4] & (\kp1|rowpressed_buffer0 [5] & (\kp1|rowpressed_buffer0 [7] & \kp1|rowpressed_buffer0 [6])))

	.dataa(\kp1|rowpressed_buffer0 [4]),
	.datab(\kp1|rowpressed_buffer0 [5]),
	.datac(\kp1|rowpressed_buffer0 [7]),
	.datad(\kp1|rowpressed_buffer0 [6]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~5_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~5 .lut_mask = 16'h8000;
defparam \kp1|rowpressed_debounced~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N28
cycloneive_lcell_comb \kp1|rowpressed_debounced~1 (
// Equation(s):
// \kp1|rowpressed_debounced~1_combout  = (\kp1|rowpressed_buffer0 [7]) # ((\kp1|rowpressed_buffer0 [5]) # ((\kp1|rowpressed_buffer0 [4]) # (\kp1|rowpressed_buffer0 [6])))

	.dataa(\kp1|rowpressed_buffer0 [7]),
	.datab(\kp1|rowpressed_buffer0 [5]),
	.datac(\kp1|rowpressed_buffer0 [4]),
	.datad(\kp1|rowpressed_buffer0 [6]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~1_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~1 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N26
cycloneive_lcell_comb \kp1|rowpressed_debounced~2 (
// Equation(s):
// \kp1|rowpressed_debounced~2_combout  = (\kp1|rowpressed_buffer0 [11]) # ((\kp1|rowpressed_buffer0 [9]) # ((\kp1|rowpressed_buffer0 [10]) # (\kp1|rowpressed_buffer0 [8])))

	.dataa(\kp1|rowpressed_buffer0 [11]),
	.datab(\kp1|rowpressed_buffer0 [9]),
	.datac(\kp1|rowpressed_buffer0 [10]),
	.datad(\kp1|rowpressed_buffer0 [8]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~2_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~2 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N18
cycloneive_lcell_comb \kp1|rowpressed_debounced~0 (
// Equation(s):
// \kp1|rowpressed_debounced~0_combout  = (\kp1|rowpressed_buffer0 [3]) # ((\kp1|rowpressed_buffer0 [0]) # ((\kp1|rowpressed_buffer0 [1]) # (\kp1|rowpressed_buffer0 [2])))

	.dataa(\kp1|rowpressed_buffer0 [3]),
	.datab(\kp1|rowpressed_buffer0 [0]),
	.datac(\kp1|rowpressed_buffer0 [1]),
	.datad(\kp1|rowpressed_buffer0 [2]),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~0 .lut_mask = 16'hFFFE;
defparam \kp1|rowpressed_debounced~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N10
cycloneive_lcell_comb \kp1|rowpressed_debounced~3 (
// Equation(s):
// \kp1|rowpressed_debounced~3_combout  = (\kp1|rowpressed_debounced [0] & ((\kp1|rowpressed_debounced~1_combout ) # ((\kp1|rowpressed_debounced~2_combout ) # (\kp1|rowpressed_debounced~0_combout ))))

	.dataa(\kp1|rowpressed_debounced [0]),
	.datab(\kp1|rowpressed_debounced~1_combout ),
	.datac(\kp1|rowpressed_debounced~2_combout ),
	.datad(\kp1|rowpressed_debounced~0_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~3_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~3 .lut_mask = 16'hAAA8;
defparam \kp1|rowpressed_debounced~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N0
cycloneive_lcell_comb \kp1|rowpressed_debounced~7 (
// Equation(s):
// \kp1|rowpressed_debounced~7_combout  = (\kp1|rowpressed_debounced~3_combout ) # ((\kp1|rowpressed_debounced~6_combout  & (\kp1|rowpressed_debounced~4_combout  & \kp1|rowpressed_debounced~5_combout )))

	.dataa(\kp1|rowpressed_debounced~6_combout ),
	.datab(\kp1|rowpressed_debounced~4_combout ),
	.datac(\kp1|rowpressed_debounced~5_combout ),
	.datad(\kp1|rowpressed_debounced~3_combout ),
	.cin(gnd),
	.combout(\kp1|rowpressed_debounced~7_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|rowpressed_debounced~7 .lut_mask = 16'hFF80;
defparam \kp1|rowpressed_debounced~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N1
dffeas \kp1|rowpressed_debounced[0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|rowpressed_debounced~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|rowpressed_debounced [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|rowpressed_debounced[0] .is_wysiwyg = "true";
defparam \kp1|rowpressed_debounced[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N18
cycloneive_lcell_comb \kp1|keypressed~0 (
// Equation(s):
// \kp1|keypressed~0_combout  = (\kp1|rowpressed_debounced [1]) # ((\kp1|rowpressed_debounced [3]) # ((\kp1|rowpressed_debounced [2]) # (\kp1|rowpressed_debounced [0])))

	.dataa(\kp1|rowpressed_debounced [1]),
	.datab(\kp1|rowpressed_debounced [3]),
	.datac(\kp1|rowpressed_debounced [2]),
	.datad(\kp1|rowpressed_debounced [0]),
	.cin(gnd),
	.combout(\kp1|keypressed~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keypressed~0 .lut_mask = 16'hFFFE;
defparam \kp1|keypressed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N8
cycloneive_lcell_comb \kp1|keypressed_buffer[0]~feeder (
// Equation(s):
// \kp1|keypressed_buffer[0]~feeder_combout  = \kp1|keypressed~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kp1|keypressed~0_combout ),
	.cin(gnd),
	.combout(\kp1|keypressed_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keypressed_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \kp1|keypressed_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N9
dffeas \kp1|keypressed_buffer[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\kp1|keypressed_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|keypressed_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|keypressed_buffer[0] .is_wysiwyg = "true";
defparam \kp1|keypressed_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N27
dffeas \kp1|keypressed_buffer[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kp1|keypressed_buffer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|keypressed_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|keypressed_buffer[1] .is_wysiwyg = "true";
defparam \kp1|keypressed_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \cpu|Add3~0 (
// Equation(s):
// \cpu|Add3~0_combout  = \cpu|regbank[7][0]~q  $ (VCC)
// \cpu|Add3~1  = CARRY(\cpu|regbank[7][0]~q )

	.dataa(\cpu|regbank[7][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add3~0_combout ),
	.cout(\cpu|Add3~1 ));
// synopsys translate_off
defparam \cpu|Add3~0 .lut_mask = 16'h55AA;
defparam \cpu|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N19
dffeas \kp1|pressedcol[0][1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[0][1] .is_wysiwyg = "true";
defparam \kp1|pressedcol[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N4
cycloneive_lcell_comb \kp1|pressedcol[0][3]~feeder (
// Equation(s):
// \kp1|pressedcol[0][3]~feeder_combout  = \colread[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\colread[3]~input_o ),
	.cin(gnd),
	.combout(\kp1|pressedcol[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|pressedcol[0][3]~feeder .lut_mask = 16'hFF00;
defparam \kp1|pressedcol[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N5
dffeas \kp1|pressedcol[0][3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|pressedcol[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[0][3] .is_wysiwyg = "true";
defparam \kp1|pressedcol[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N16
cycloneive_lcell_comb \kp1|pressedcol[0][0]~feeder (
// Equation(s):
// \kp1|pressedcol[0][0]~feeder_combout  = \colread[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\colread[0]~input_o ),
	.cin(gnd),
	.combout(\kp1|pressedcol[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|pressedcol[0][0]~feeder .lut_mask = 16'hFF00;
defparam \kp1|pressedcol[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N17
dffeas \kp1|pressedcol[0][0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|pressedcol[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[0][0] .is_wysiwyg = "true";
defparam \kp1|pressedcol[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N23
dffeas \kp1|pressedcol[2][2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[2][2] .is_wysiwyg = "true";
defparam \kp1|pressedcol[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N5
dffeas \kp1|pressedcol[2][3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[2][3] .is_wysiwyg = "true";
defparam \kp1|pressedcol[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y32_N11
dffeas \kp1|pressedcol[0][2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[0][2] .is_wysiwyg = "true";
defparam \kp1|pressedcol[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cycloneive_lcell_comb \kp1|keyread[3]~4 (
// Equation(s):
// \kp1|keyread[3]~4_combout  = (\kp1|rowpressed_debounced [0] & (((\kp1|pressedcol[0][2]~q )))) # (!\kp1|rowpressed_debounced [0] & (\kp1|pressedcol[2][2]~q  $ ((\kp1|pressedcol[2][3]~q ))))

	.dataa(\kp1|pressedcol[2][2]~q ),
	.datab(\kp1|rowpressed_debounced [0]),
	.datac(\kp1|pressedcol[2][3]~q ),
	.datad(\kp1|pressedcol[0][2]~q ),
	.cin(gnd),
	.combout(\kp1|keyread[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[3]~4 .lut_mask = 16'hDE12;
defparam \kp1|keyread[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneive_lcell_comb \kp1|keyread[3]~7 (
// Equation(s):
// \kp1|keyread[3]~7_combout  = (\kp1|pressedcol[0][1]~q  & (!\kp1|pressedcol[0][3]~q  & (\kp1|pressedcol[0][0]~q  & \kp1|keyread[3]~4_combout )))

	.dataa(\kp1|pressedcol[0][1]~q ),
	.datab(\kp1|pressedcol[0][3]~q ),
	.datac(\kp1|pressedcol[0][0]~q ),
	.datad(\kp1|keyread[3]~4_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[3]~7 .lut_mask = 16'h2000;
defparam \kp1|keyread[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N1
dffeas \kp1|pressedcol[1][1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[1][1] .is_wysiwyg = "true";
defparam \kp1|pressedcol[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N30
cycloneive_lcell_comb \kp1|pressedcol[1][3]~feeder (
// Equation(s):
// \kp1|pressedcol[1][3]~feeder_combout  = \colread[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\colread[3]~input_o ),
	.cin(gnd),
	.combout(\kp1|pressedcol[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|pressedcol[1][3]~feeder .lut_mask = 16'hFF00;
defparam \kp1|pressedcol[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N31
dffeas \kp1|pressedcol[1][3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|pressedcol[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[1][3] .is_wysiwyg = "true";
defparam \kp1|pressedcol[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N20
cycloneive_lcell_comb \kp1|pressedcol[1][0]~feeder (
// Equation(s):
// \kp1|pressedcol[1][0]~feeder_combout  = \colread[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\colread[0]~input_o ),
	.cin(gnd),
	.combout(\kp1|pressedcol[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|pressedcol[1][0]~feeder .lut_mask = 16'hFF00;
defparam \kp1|pressedcol[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N21
dffeas \kp1|pressedcol[1][0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|pressedcol[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[1][0] .is_wysiwyg = "true";
defparam \kp1|pressedcol[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y32_N15
dffeas \kp1|pressedcol[1][2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[1][2] .is_wysiwyg = "true";
defparam \kp1|pressedcol[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N14
cycloneive_lcell_comb \kp1|keyread[3]~0 (
// Equation(s):
// \kp1|keyread[3]~0_combout  = (\kp1|pressedcol[1][0]~q  & (\kp1|pressedcol[1][2]~q  & \kp1|rowpressed_debounced [1]))

	.dataa(gnd),
	.datab(\kp1|pressedcol[1][0]~q ),
	.datac(\kp1|pressedcol[1][2]~q ),
	.datad(\kp1|rowpressed_debounced [1]),
	.cin(gnd),
	.combout(\kp1|keyread[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[3]~0 .lut_mask = 16'hC000;
defparam \kp1|keyread[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N8
cycloneive_lcell_comb \kp1|keyread[3]~1 (
// Equation(s):
// \kp1|keyread[3]~1_combout  = (\kp1|pressedcol[1][1]~q  & (!\kp1|pressedcol[1][3]~q  & \kp1|keyread[3]~0_combout ))

	.dataa(gnd),
	.datab(\kp1|pressedcol[1][1]~q ),
	.datac(\kp1|pressedcol[1][3]~q ),
	.datad(\kp1|keyread[3]~0_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[3]~1 .lut_mask = 16'h0C00;
defparam \kp1|keyread[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N9
dffeas \kp1|pressedcol[2][0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[2][0] .is_wysiwyg = "true";
defparam \kp1|pressedcol[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N15
dffeas \kp1|pressedcol[2][1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[2][1] .is_wysiwyg = "true";
defparam \kp1|pressedcol[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cycloneive_lcell_comb \kp1|keyread[3]~5 (
// Equation(s):
// \kp1|keyread[3]~5_combout  = (\kp1|pressedcol[2][0]~q  & ((\kp1|pressedcol[2][1]~q  & ((\kp1|keyread[3]~4_combout ))) # (!\kp1|pressedcol[2][1]~q  & (\kp1|pressedcol[2][3]~q  & !\kp1|keyread[3]~4_combout ))))

	.dataa(\kp1|pressedcol[2][0]~q ),
	.datab(\kp1|pressedcol[2][3]~q ),
	.datac(\kp1|pressedcol[2][1]~q ),
	.datad(\kp1|keyread[3]~4_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[3]~5 .lut_mask = 16'hA008;
defparam \kp1|keyread[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N27
dffeas \kp1|pressedcol[3][3] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|pressedcol[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[3][3] .is_wysiwyg = "true";
defparam \kp1|pressedcol[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N20
cycloneive_lcell_comb \kp1|pressedcol[3][2]~feeder (
// Equation(s):
// \kp1|pressedcol[3][2]~feeder_combout  = \colread[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\colread[2]~input_o ),
	.cin(gnd),
	.combout(\kp1|pressedcol[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|pressedcol[3][2]~feeder .lut_mask = 16'hFF00;
defparam \kp1|pressedcol[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N21
dffeas \kp1|pressedcol[3][2] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|pressedcol[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|pressedcol[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[3][2] .is_wysiwyg = "true";
defparam \kp1|pressedcol[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N14
cycloneive_lcell_comb \kp1|pressedcol[3][0]~feeder (
// Equation(s):
// \kp1|pressedcol[3][0]~feeder_combout  = \colread[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\colread[0]~input_o ),
	.cin(gnd),
	.combout(\kp1|pressedcol[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|pressedcol[3][0]~feeder .lut_mask = 16'hFF00;
defparam \kp1|pressedcol[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N15
dffeas \kp1|pressedcol[3][0] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(\kp1|pressedcol[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|pressedcol[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[3][0] .is_wysiwyg = "true";
defparam \kp1|pressedcol[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y32_N1
dffeas \kp1|pressedcol[3][1] (
	.clk(\kp1|clk1[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\colread[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kp1|pressedcol[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|pressedcol[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|pressedcol[3][1] .is_wysiwyg = "true";
defparam \kp1|pressedcol[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N0
cycloneive_lcell_comb \kp1|keyread~2 (
// Equation(s):
// \kp1|keyread~2_combout  = (!\kp1|rowpressed_debounced [2] & (\kp1|pressedcol[3][1]~q  & \kp1|rowpressed_debounced [3]))

	.dataa(gnd),
	.datab(\kp1|rowpressed_debounced [2]),
	.datac(\kp1|pressedcol[3][1]~q ),
	.datad(\kp1|rowpressed_debounced [3]),
	.cin(gnd),
	.combout(\kp1|keyread~2_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread~2 .lut_mask = 16'h3000;
defparam \kp1|keyread~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N28
cycloneive_lcell_comb \kp1|keyread~3 (
// Equation(s):
// \kp1|keyread~3_combout  = (\kp1|keyread~2_combout  & ((\kp1|pressedcol[3][3]~q  & (\kp1|pressedcol[3][2]~q  $ (\kp1|pressedcol[3][0]~q ))) # (!\kp1|pressedcol[3][3]~q  & (\kp1|pressedcol[3][2]~q  & \kp1|pressedcol[3][0]~q ))))

	.dataa(\kp1|pressedcol[3][3]~q ),
	.datab(\kp1|pressedcol[3][2]~q ),
	.datac(\kp1|pressedcol[3][0]~q ),
	.datad(\kp1|keyread~2_combout ),
	.cin(gnd),
	.combout(\kp1|keyread~3_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread~3 .lut_mask = 16'h6800;
defparam \kp1|keyread~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cycloneive_lcell_comb \kp1|keyread[3]~6 (
// Equation(s):
// \kp1|keyread[3]~6_combout  = (!\kp1|rowpressed_debounced [1] & ((\kp1|keyread~3_combout ) # ((\kp1|rowpressed_debounced [2] & \kp1|keyread[3]~5_combout ))))

	.dataa(\kp1|rowpressed_debounced [1]),
	.datab(\kp1|rowpressed_debounced [2]),
	.datac(\kp1|keyread[3]~5_combout ),
	.datad(\kp1|keyread~3_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[3]~6 .lut_mask = 16'h5540;
defparam \kp1|keyread[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cycloneive_lcell_comb \kp1|keyread[3]~8 (
// Equation(s):
// \kp1|keyread[3]~8_combout  = (\kp1|rowpressed_debounced [0] & (\kp1|keyread[3]~7_combout )) # (!\kp1|rowpressed_debounced [0] & (((\kp1|keyread[3]~1_combout ) # (\kp1|keyread[3]~6_combout ))))

	.dataa(\kp1|keyread[3]~7_combout ),
	.datab(\kp1|rowpressed_debounced [0]),
	.datac(\kp1|keyread[3]~1_combout ),
	.datad(\kp1|keyread[3]~6_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[3]~8 .lut_mask = 16'hBBB8;
defparam \kp1|keyread[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N26
cycloneive_lcell_comb \kp1|always6~0 (
// Equation(s):
// \kp1|always6~0_combout  = (\kp1|keypressed_buffer [0] & (!\kp1|keypressed_buffer [1] & !\kp1|ready~q ))

	.dataa(\kp1|keypressed_buffer [0]),
	.datab(gnd),
	.datac(\kp1|keypressed_buffer [1]),
	.datad(\kp1|ready~q ),
	.cin(gnd),
	.combout(\kp1|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|always6~0 .lut_mask = 16'h000A;
defparam \kp1|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N25
dffeas \kp1|data[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\kp1|keyread[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|data[3] .is_wysiwyg = "true";
defparam \kp1|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \cpu|Add3~2 (
// Equation(s):
// \cpu|Add3~2_combout  = (\cpu|state [0] & ((\cpu|regbank[7][1]~q  & (!\cpu|Add3~1 )) # (!\cpu|regbank[7][1]~q  & ((\cpu|Add3~1 ) # (GND))))) # (!\cpu|state [0] & ((\cpu|regbank[7][1]~q  & (\cpu|Add3~1  & VCC)) # (!\cpu|regbank[7][1]~q  & (!\cpu|Add3~1 ))))
// \cpu|Add3~3  = CARRY((\cpu|state [0] & ((!\cpu|Add3~1 ) # (!\cpu|regbank[7][1]~q ))) # (!\cpu|state [0] & (!\cpu|regbank[7][1]~q  & !\cpu|Add3~1 )))

	.dataa(\cpu|state [0]),
	.datab(\cpu|regbank[7][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~1 ),
	.combout(\cpu|Add3~2_combout ),
	.cout(\cpu|Add3~3 ));
// synopsys translate_off
defparam \cpu|Add3~2 .lut_mask = 16'h692B;
defparam \cpu|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \cpu|Add3~4 (
// Equation(s):
// \cpu|Add3~4_combout  = ((\cpu|state [0] $ (\cpu|regbank[7][2]~q  $ (\cpu|Add3~3 )))) # (GND)
// \cpu|Add3~5  = CARRY((\cpu|state [0] & (\cpu|regbank[7][2]~q  & !\cpu|Add3~3 )) # (!\cpu|state [0] & ((\cpu|regbank[7][2]~q ) # (!\cpu|Add3~3 ))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|regbank[7][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~3 ),
	.combout(\cpu|Add3~4_combout ),
	.cout(\cpu|Add3~5 ));
// synopsys translate_off
defparam \cpu|Add3~4 .lut_mask = 16'h964D;
defparam \cpu|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \cpu|Mux141~0 (
// Equation(s):
// \cpu|Mux141~0_combout  = (\cpu|state [3] & (((\data_in[2]~33_combout )))) # (!\cpu|state [3] & ((\cpu|state [2] & (\cpu|Mux233~3_combout )) # (!\cpu|state [2] & ((\data_in[2]~33_combout )))))

	.dataa(\cpu|state [3]),
	.datab(\cpu|Mux233~3_combout ),
	.datac(\cpu|state [2]),
	.datad(\data_in[2]~33_combout ),
	.cin(gnd),
	.combout(\cpu|Mux141~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux141~0 .lut_mask = 16'hEF40;
defparam \cpu|Mux141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
cycloneive_lcell_comb \kp1|keyread[1]~9 (
// Equation(s):
// \kp1|keyread[1]~9_combout  = (\kp1|pressedcol[0][2]~q  & (\kp1|pressedcol[0][3]~q  $ (\kp1|pressedcol[0][1]~q ))) # (!\kp1|pressedcol[0][2]~q  & (\kp1|pressedcol[0][3]~q  & \kp1|pressedcol[0][1]~q ))

	.dataa(\kp1|pressedcol[0][2]~q ),
	.datab(\kp1|pressedcol[0][3]~q ),
	.datac(gnd),
	.datad(\kp1|pressedcol[0][1]~q ),
	.cin(gnd),
	.combout(\kp1|keyread[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[1]~9 .lut_mask = 16'h6688;
defparam \kp1|keyread[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cycloneive_lcell_comb \kp1|keyread[1]~10 (
// Equation(s):
// \kp1|keyread[1]~10_combout  = (\kp1|pressedcol[1][0]~q  & (\kp1|pressedcol[1][1]~q  & (\kp1|pressedcol[1][2]~q  $ (\kp1|pressedcol[1][3]~q ))))

	.dataa(\kp1|pressedcol[1][0]~q ),
	.datab(\kp1|pressedcol[1][2]~q ),
	.datac(\kp1|pressedcol[1][3]~q ),
	.datad(\kp1|pressedcol[1][1]~q ),
	.cin(gnd),
	.combout(\kp1|keyread[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[1]~10 .lut_mask = 16'h2800;
defparam \kp1|keyread[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
cycloneive_lcell_comb \kp1|keyread[2]~12 (
// Equation(s):
// \kp1|keyread[2]~12_combout  = (\kp1|pressedcol[2][1]~q  & (\kp1|pressedcol[2][2]~q  & \kp1|rowpressed_debounced [2]))

	.dataa(\kp1|pressedcol[2][1]~q ),
	.datab(\kp1|pressedcol[2][2]~q ),
	.datac(gnd),
	.datad(\kp1|rowpressed_debounced [2]),
	.cin(gnd),
	.combout(\kp1|keyread[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[2]~12 .lut_mask = 16'h8800;
defparam \kp1|keyread[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
cycloneive_lcell_comb \kp1|keyread[1]~13 (
// Equation(s):
// \kp1|keyread[1]~13_combout  = (!\kp1|pressedcol[2][0]~q  & (\kp1|pressedcol[2][3]~q  & \kp1|keyread[2]~12_combout ))

	.dataa(\kp1|pressedcol[2][0]~q ),
	.datab(gnd),
	.datac(\kp1|pressedcol[2][3]~q ),
	.datad(\kp1|keyread[2]~12_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[1]~13 .lut_mask = 16'h5000;
defparam \kp1|keyread[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N22
cycloneive_lcell_comb \kp1|keyread[1]~11 (
// Equation(s):
// \kp1|keyread[1]~11_combout  = (\kp1|pressedcol[3][3]~q  & (\kp1|keyread~2_combout  & (\kp1|pressedcol[3][2]~q  $ (\kp1|pressedcol[3][0]~q ))))

	.dataa(\kp1|pressedcol[3][3]~q ),
	.datab(\kp1|pressedcol[3][2]~q ),
	.datac(\kp1|pressedcol[3][0]~q ),
	.datad(\kp1|keyread~2_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[1]~11 .lut_mask = 16'h2800;
defparam \kp1|keyread[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
cycloneive_lcell_comb \kp1|keyread[1]~14 (
// Equation(s):
// \kp1|keyread[1]~14_combout  = (\kp1|rowpressed_debounced [1] & (\kp1|keyread[1]~10_combout )) # (!\kp1|rowpressed_debounced [1] & (((\kp1|keyread[1]~13_combout ) # (\kp1|keyread[1]~11_combout ))))

	.dataa(\kp1|rowpressed_debounced [1]),
	.datab(\kp1|keyread[1]~10_combout ),
	.datac(\kp1|keyread[1]~13_combout ),
	.datad(\kp1|keyread[1]~11_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[1]~14 .lut_mask = 16'hDDD8;
defparam \kp1|keyread[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cycloneive_lcell_comb \kp1|keyread[1]~15 (
// Equation(s):
// \kp1|keyread[1]~15_combout  = (\kp1|rowpressed_debounced [0] & (\kp1|keyread[1]~9_combout  & (\kp1|pressedcol[0][0]~q ))) # (!\kp1|rowpressed_debounced [0] & (((\kp1|keyread[1]~14_combout ))))

	.dataa(\kp1|keyread[1]~9_combout ),
	.datab(\kp1|rowpressed_debounced [0]),
	.datac(\kp1|pressedcol[0][0]~q ),
	.datad(\kp1|keyread[1]~14_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[1]~15 .lut_mask = 16'hB380;
defparam \kp1|keyread[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N3
dffeas \kp1|data[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\kp1|keyread[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|data[1] .is_wysiwyg = "true";
defparam \kp1|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \cpu|Add0~3 (
// Equation(s):
// \cpu|Add0~3_combout  = (\cpu|ir [1] & ((\cpu|state [3]) # (\cpu|state [2])))

	.dataa(\cpu|state [3]),
	.datab(gnd),
	.datac(\cpu|state [2]),
	.datad(\cpu|ir [1]),
	.cin(gnd),
	.combout(\cpu|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~3 .lut_mask = 16'hFA00;
defparam \cpu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \cpu|pc[0]~12 (
// Equation(s):
// \cpu|pc[0]~12_combout  = (\cpu|Add0~4_combout  & (\cpu|pc [0] $ (VCC))) # (!\cpu|Add0~4_combout  & (\cpu|pc [0] & VCC))
// \cpu|pc[0]~13  = CARRY((\cpu|Add0~4_combout  & \cpu|pc [0]))

	.dataa(\cpu|Add0~4_combout ),
	.datab(\cpu|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pc[0]~12_combout ),
	.cout(\cpu|pc[0]~13 ));
// synopsys translate_off
defparam \cpu|pc[0]~12 .lut_mask = 16'h6688;
defparam \cpu|pc[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \cpu|pc[1]~14 (
// Equation(s):
// \cpu|pc[1]~14_combout  = (\cpu|Add0~3_combout  & ((\cpu|pc [1] & (\cpu|pc[0]~13  & VCC)) # (!\cpu|pc [1] & (!\cpu|pc[0]~13 )))) # (!\cpu|Add0~3_combout  & ((\cpu|pc [1] & (!\cpu|pc[0]~13 )) # (!\cpu|pc [1] & ((\cpu|pc[0]~13 ) # (GND)))))
// \cpu|pc[1]~15  = CARRY((\cpu|Add0~3_combout  & (!\cpu|pc [1] & !\cpu|pc[0]~13 )) # (!\cpu|Add0~3_combout  & ((!\cpu|pc[0]~13 ) # (!\cpu|pc [1]))))

	.dataa(\cpu|Add0~3_combout ),
	.datab(\cpu|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[0]~13 ),
	.combout(\cpu|pc[1]~14_combout ),
	.cout(\cpu|pc[1]~15 ));
// synopsys translate_off
defparam \cpu|pc[1]~14 .lut_mask = 16'h9617;
defparam \cpu|pc[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \cpu|pc[4]~22 (
// Equation(s):
// \cpu|pc[4]~22_combout  = (\cpu|state [3] & \cpu|state [0])

	.dataa(\cpu|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|state [0]),
	.cin(gnd),
	.combout(\cpu|pc[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[4]~22 .lut_mask = 16'hAA00;
defparam \cpu|pc[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \cpu|pc[4]~23 (
// Equation(s):
// \cpu|pc[4]~23_combout  = (\cpu|state [0] & (!\cpu|state [1] & ((\cpu|state [2]) # (!\cpu|state [3])))) # (!\cpu|state [0] & (!\cpu|state [2] & (\cpu|state [1] $ (!\cpu|state [3]))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|pc[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[4]~23 .lut_mask = 16'h2423;
defparam \cpu|pc[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \cpu|pc[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[1]~14_combout ),
	.asdata(\data_in[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[1] .is_wysiwyg = "true";
defparam \cpu|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \cpu|regbank[0][14]~22 (
// Equation(s):
// \cpu|regbank[0][14]~22_combout  = (\cpu|state [0] & (!\cpu|state [3] & (\cpu|state [1] $ (!\cpu|state [2])))) # (!\cpu|state [0] & ((\cpu|state [1] & (!\cpu|state [3] & !\cpu|state [2])) # (!\cpu|state [1] & (\cpu|state [3] & \cpu|state [2]))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [3]),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|regbank[0][14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[0][14]~22 .lut_mask = 16'h1806;
defparam \cpu|regbank[0][14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \cpu|regbank[0][14]~29 (
// Equation(s):
// \cpu|regbank[0][14]~29_combout  = (!\cpu|ir [1] & (\cpu|regbank[0][14]~22_combout  & (!\cpu|ir [2] & !\cpu|ir [0])))

	.dataa(\cpu|ir [1]),
	.datab(\cpu|regbank[0][14]~22_combout ),
	.datac(\cpu|ir [2]),
	.datad(\cpu|ir [0]),
	.cin(gnd),
	.combout(\cpu|regbank[0][14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[0][14]~29 .lut_mask = 16'h0004;
defparam \cpu|regbank[0][14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \cpu|regbank[0][1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux142~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][1] .is_wysiwyg = "true";
defparam \cpu|regbank[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \cpu|regbank[1][11]~28 (
// Equation(s):
// \cpu|regbank[1][11]~28_combout  = (!\cpu|ir [1] & (\cpu|regbank[0][14]~22_combout  & (!\cpu|ir [2] & \cpu|ir [0])))

	.dataa(\cpu|ir [1]),
	.datab(\cpu|regbank[0][14]~22_combout ),
	.datac(\cpu|ir [2]),
	.datad(\cpu|ir [0]),
	.cin(gnd),
	.combout(\cpu|regbank[1][11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[1][11]~28 .lut_mask = 16'h0400;
defparam \cpu|regbank[1][11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \cpu|regbank[1][1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux142~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][1] .is_wysiwyg = "true";
defparam \cpu|regbank[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_combout  = (\cpu|ir [3] & ((\cpu|state [2]) # (\cpu|state [3])))

	.dataa(\cpu|ir [3]),
	.datab(gnd),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~1 .lut_mask = 16'hAAA0;
defparam \cpu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \cpu|pc[2]~16 (
// Equation(s):
// \cpu|pc[2]~16_combout  = ((\cpu|pc [2] $ (\cpu|Add0~2_combout  $ (!\cpu|pc[1]~15 )))) # (GND)
// \cpu|pc[2]~17  = CARRY((\cpu|pc [2] & ((\cpu|Add0~2_combout ) # (!\cpu|pc[1]~15 ))) # (!\cpu|pc [2] & (\cpu|Add0~2_combout  & !\cpu|pc[1]~15 )))

	.dataa(\cpu|pc [2]),
	.datab(\cpu|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[1]~15 ),
	.combout(\cpu|pc[2]~16_combout ),
	.cout(\cpu|pc[2]~17 ));
// synopsys translate_off
defparam \cpu|pc[2]~16 .lut_mask = 16'h698E;
defparam \cpu|pc[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \cpu|pc[3]~18 (
// Equation(s):
// \cpu|pc[3]~18_combout  = (\cpu|pc [3] & ((\cpu|Add0~1_combout  & (\cpu|pc[2]~17  & VCC)) # (!\cpu|Add0~1_combout  & (!\cpu|pc[2]~17 )))) # (!\cpu|pc [3] & ((\cpu|Add0~1_combout  & (!\cpu|pc[2]~17 )) # (!\cpu|Add0~1_combout  & ((\cpu|pc[2]~17 ) # (GND)))))
// \cpu|pc[3]~19  = CARRY((\cpu|pc [3] & (!\cpu|Add0~1_combout  & !\cpu|pc[2]~17 )) # (!\cpu|pc [3] & ((!\cpu|pc[2]~17 ) # (!\cpu|Add0~1_combout ))))

	.dataa(\cpu|pc [3]),
	.datab(\cpu|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[2]~17 ),
	.combout(\cpu|pc[3]~18_combout ),
	.cout(\cpu|pc[3]~19 ));
// synopsys translate_off
defparam \cpu|pc[3]~18 .lut_mask = 16'h9617;
defparam \cpu|pc[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \cpu|pc[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[3]~18_combout ),
	.asdata(\data_in[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[3] .is_wysiwyg = "true";
defparam \cpu|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \cpu|Mux184~0 (
// Equation(s):
// \cpu|Mux184~0_combout  = (\cpu|Mux179~0_combout  & (\cpu|pc [3])) # (!\cpu|Mux179~0_combout  & (((\cpu|state [3] & \cpu|regbank[7][3]~q ))))

	.dataa(\cpu|pc [3]),
	.datab(\cpu|state [3]),
	.datac(\cpu|regbank[7][3]~q ),
	.datad(\cpu|Mux179~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux184~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux184~0 .lut_mask = 16'hAAC0;
defparam \cpu|Mux184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \cpu|Mux231~1 (
// Equation(s):
// \cpu|Mux231~1_combout  = (\cpu|ir [9] & !\cpu|ir [8])

	.dataa(\cpu|ir [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ir [8]),
	.cin(gnd),
	.combout(\cpu|Mux231~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux231~1 .lut_mask = 16'h00AA;
defparam \cpu|Mux231~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \cpu|Mux231~6 (
// Equation(s):
// \cpu|Mux231~6_combout  = (\cpu|ir [11] & (\cpu|Mux231~1_combout  & (\cpu|ir [10] & \cpu|ir [7]))) # (!\cpu|ir [11] & (((!\cpu|ir [10]))))

	.dataa(\cpu|ir [11]),
	.datab(\cpu|Mux231~1_combout ),
	.datac(\cpu|ir [10]),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux231~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux231~6 .lut_mask = 16'h8505;
defparam \cpu|Mux231~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \cpu|Mux232~0 (
// Equation(s):
// \cpu|Mux232~0_combout  = (!\cpu|ir [9] & (\cpu|Mux156~4_combout  $ (\cpu|Mux172~4_combout )))

	.dataa(\cpu|Mux156~4_combout ),
	.datab(gnd),
	.datac(\cpu|ir [9]),
	.datad(\cpu|Mux172~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux232~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux232~0 .lut_mask = 16'h050A;
defparam \cpu|Mux232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \cpu|Mux231~2 (
// Equation(s):
// \cpu|Mux231~2_combout  = (\cpu|ir [11] & ((\cpu|ir [10]))) # (!\cpu|ir [11] & (\cpu|ir [9]))

	.dataa(\cpu|ir [9]),
	.datab(gnd),
	.datac(\cpu|ir [11]),
	.datad(\cpu|ir [10]),
	.cin(gnd),
	.combout(\cpu|Mux231~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux231~2 .lut_mask = 16'hFA0A;
defparam \cpu|Mux231~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \cpu|Mux232~1 (
// Equation(s):
// \cpu|Mux232~1_combout  = (\cpu|ir [11] & (((!\cpu|Mux231~2_combout )))) # (!\cpu|ir [11] & ((\cpu|Mux156~4_combout  & ((\cpu|Mux231~2_combout ) # (\cpu|Mux172~4_combout ))) # (!\cpu|Mux156~4_combout  & (\cpu|Mux231~2_combout  & \cpu|Mux172~4_combout ))))

	.dataa(\cpu|Mux156~4_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux231~2_combout ),
	.datad(\cpu|Mux172~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux232~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux232~1 .lut_mask = 16'h3E2C;
defparam \cpu|Mux232~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \cpu|Mux232~2 (
// Equation(s):
// \cpu|Mux232~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux232~1_combout  & ((\cpu|Mux232~0_combout ))) # (!\cpu|Mux232~1_combout  & (\cpu|Mux156~4_combout )))) # (!\cpu|Mux231~3_combout  & (((\cpu|Mux232~1_combout ))))

	.dataa(\cpu|Mux156~4_combout ),
	.datab(\cpu|Mux231~3_combout ),
	.datac(\cpu|Mux232~0_combout ),
	.datad(\cpu|Mux232~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux232~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux232~2 .lut_mask = 16'hF388;
defparam \cpu|Mux232~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \cpu|Add4~5 (
// Equation(s):
// \cpu|Add4~5_combout  = (\cpu|ir [11] & ((\cpu|ir [6]))) # (!\cpu|ir [11] & (!\cpu|ir [8]))

	.dataa(\cpu|ir [8]),
	.datab(\cpu|ir [6]),
	.datac(gnd),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~5 .lut_mask = 16'hCC55;
defparam \cpu|Add4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \cpu|regbank[2][6]~27 (
// Equation(s):
// \cpu|regbank[2][6]~27_combout  = (\cpu|ir [1] & (\cpu|regbank[0][14]~22_combout  & (!\cpu|ir [2] & !\cpu|ir [0])))

	.dataa(\cpu|ir [1]),
	.datab(\cpu|regbank[0][14]~22_combout ),
	.datac(\cpu|ir [2]),
	.datad(\cpu|ir [0]),
	.cin(gnd),
	.combout(\cpu|regbank[2][6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[2][6]~27 .lut_mask = 16'h0008;
defparam \cpu|regbank[2][6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \cpu|regbank[2][3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux140~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][3] .is_wysiwyg = "true";
defparam \cpu|regbank[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \cpu|regbank[0][3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux140~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][3] .is_wysiwyg = "true";
defparam \cpu|regbank[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \cpu|regbank[1][3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux140~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][3] .is_wysiwyg = "true";
defparam \cpu|regbank[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \cpu|Mux172~2 (
// Equation(s):
// \cpu|Mux172~2_combout  = (\cpu|ir [7] & (((\cpu|ir [6])))) # (!\cpu|ir [7] & ((\cpu|ir [6] & ((\cpu|regbank[1][3]~q ))) # (!\cpu|ir [6] & (\cpu|regbank[0][3]~q ))))

	.dataa(\cpu|regbank[0][3]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[1][3]~q ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux172~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux172~2 .lut_mask = 16'hFC22;
defparam \cpu|Mux172~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \cpu|Mux172~3 (
// Equation(s):
// \cpu|Mux172~3_combout  = (\cpu|ir [7] & ((\cpu|Mux172~2_combout  & (\cpu|regbank[3][3]~q )) # (!\cpu|Mux172~2_combout  & ((\cpu|regbank[2][3]~q ))))) # (!\cpu|ir [7] & (((\cpu|Mux172~2_combout ))))

	.dataa(\cpu|regbank[3][3]~q ),
	.datab(\cpu|regbank[2][3]~q ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|Mux172~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux172~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux172~3 .lut_mask = 16'hAFC0;
defparam \cpu|Mux172~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \cpu|Add4~6 (
// Equation(s):
// \cpu|Add4~6_combout  = (\cpu|ir [11] & (((\cpu|Add4~5_combout )))) # (!\cpu|ir [11] & ((\cpu|Add4~5_combout  & ((\cpu|Mux172~3_combout ))) # (!\cpu|Add4~5_combout  & (\cpu|Mux172~1_combout ))))

	.dataa(\cpu|Mux172~1_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Add4~5_combout ),
	.datad(\cpu|Mux172~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~6 .lut_mask = 16'hF2C2;
defparam \cpu|Add4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \cpu|Add4~0 (
// Equation(s):
// \cpu|Add4~0_combout  = (\cpu|ir [11]) # (!\cpu|ir [9])

	.dataa(\cpu|ir [9]),
	.datab(\cpu|ir [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~0 .lut_mask = 16'hDDDD;
defparam \cpu|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \cpu|regbank[5][9]~23 (
// Equation(s):
// \cpu|regbank[5][9]~23_combout  = (!\cpu|ir [1] & (\cpu|regbank[0][14]~22_combout  & (\cpu|ir [2] & \cpu|ir [0])))

	.dataa(\cpu|ir [1]),
	.datab(\cpu|regbank[0][14]~22_combout ),
	.datac(\cpu|ir [2]),
	.datad(\cpu|ir [0]),
	.cin(gnd),
	.combout(\cpu|regbank[5][9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[5][9]~23 .lut_mask = 16'h4000;
defparam \cpu|regbank[5][9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N15
dffeas \cpu|regbank[5][3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux140~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][3] .is_wysiwyg = "true";
defparam \cpu|regbank[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \cpu|regbank[4][3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux140~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][3] .is_wysiwyg = "true";
defparam \cpu|regbank[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \cpu|regbank[6][6]~41 (
// Equation(s):
// \cpu|regbank[6][6]~41_combout  = (\cpu|ir [1] & (\cpu|regbank[0][14]~22_combout  & (\cpu|ir [2] & !\cpu|ir [0])))

	.dataa(\cpu|ir [1]),
	.datab(\cpu|regbank[0][14]~22_combout ),
	.datac(\cpu|ir [2]),
	.datad(\cpu|ir [0]),
	.cin(gnd),
	.combout(\cpu|regbank[6][6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][6]~41 .lut_mask = 16'h0080;
defparam \cpu|regbank[6][6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \cpu|regbank[6][3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux140~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][3] .is_wysiwyg = "true";
defparam \cpu|regbank[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \cpu|Mux156~0 (
// Equation(s):
// \cpu|Mux156~0_combout  = (\cpu|ir [3] & (((\cpu|ir [4])))) # (!\cpu|ir [3] & ((\cpu|ir [4] & ((\cpu|regbank[6][3]~q ))) # (!\cpu|ir [4] & (\cpu|regbank[4][3]~q ))))

	.dataa(\cpu|regbank[4][3]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[6][3]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux156~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux156~0 .lut_mask = 16'hFC22;
defparam \cpu|Mux156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \cpu|Mux156~1 (
// Equation(s):
// \cpu|Mux156~1_combout  = (\cpu|ir [3] & ((\cpu|Mux156~0_combout  & (\cpu|regbank[7][3]~q )) # (!\cpu|Mux156~0_combout  & ((\cpu|regbank[5][3]~q ))))) # (!\cpu|ir [3] & (((\cpu|Mux156~0_combout ))))

	.dataa(\cpu|regbank[7][3]~q ),
	.datab(\cpu|regbank[5][3]~q ),
	.datac(\cpu|ir [3]),
	.datad(\cpu|Mux156~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux156~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux156~1 .lut_mask = 16'hAFC0;
defparam \cpu|Mux156~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \cpu|Add4~4 (
// Equation(s):
// \cpu|Add4~4_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux156~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux156~3_combout ))))

	.dataa(\cpu|Mux156~3_combout ),
	.datab(\cpu|Add4~0_combout ),
	.datac(\cpu|Mux156~1_combout ),
	.datad(\cpu|ir [5]),
	.cin(gnd),
	.combout(\cpu|Add4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~4 .lut_mask = 16'h3C66;
defparam \cpu|Add4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \cpu|regbank[2][2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux141~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][2] .is_wysiwyg = "true";
defparam \cpu|regbank[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \cpu|regbank[3][6]~30 (
// Equation(s):
// \cpu|regbank[3][6]~30_combout  = (\cpu|ir [1] & (\cpu|regbank[0][14]~22_combout  & (!\cpu|ir [2] & \cpu|ir [0])))

	.dataa(\cpu|ir [1]),
	.datab(\cpu|regbank[0][14]~22_combout ),
	.datac(\cpu|ir [2]),
	.datad(\cpu|ir [0]),
	.cin(gnd),
	.combout(\cpu|regbank[3][6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[3][6]~30 .lut_mask = 16'h0800;
defparam \cpu|regbank[3][6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \cpu|regbank[3][2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux141~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][2] .is_wysiwyg = "true";
defparam \cpu|regbank[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \cpu|regbank[1][2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux141~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][2] .is_wysiwyg = "true";
defparam \cpu|regbank[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \cpu|regbank[0][2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux141~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][2] .is_wysiwyg = "true";
defparam \cpu|regbank[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \cpu|Mux173~2 (
// Equation(s):
// \cpu|Mux173~2_combout  = (\cpu|ir [7] & (\cpu|ir [6])) # (!\cpu|ir [7] & ((\cpu|ir [6] & (\cpu|regbank[1][2]~q )) # (!\cpu|ir [6] & ((\cpu|regbank[0][2]~q )))))

	.dataa(\cpu|ir [7]),
	.datab(\cpu|ir [6]),
	.datac(\cpu|regbank[1][2]~q ),
	.datad(\cpu|regbank[0][2]~q ),
	.cin(gnd),
	.combout(\cpu|Mux173~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux173~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux173~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \cpu|Mux173~3 (
// Equation(s):
// \cpu|Mux173~3_combout  = (\cpu|ir [7] & ((\cpu|Mux173~2_combout  & ((\cpu|regbank[3][2]~q ))) # (!\cpu|Mux173~2_combout  & (\cpu|regbank[2][2]~q )))) # (!\cpu|ir [7] & (((\cpu|Mux173~2_combout ))))

	.dataa(\cpu|regbank[2][2]~q ),
	.datab(\cpu|regbank[3][2]~q ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|Mux173~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux173~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux173~3 .lut_mask = 16'hCFA0;
defparam \cpu|Mux173~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \cpu|Add4~2 (
// Equation(s):
// \cpu|Add4~2_combout  = (\cpu|ir [11] & (\cpu|ir [6])) # (!\cpu|ir [11] & ((\cpu|ir [8])))

	.dataa(gnd),
	.datab(\cpu|ir [11]),
	.datac(\cpu|ir [6]),
	.datad(\cpu|ir [8]),
	.cin(gnd),
	.combout(\cpu|Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~2 .lut_mask = 16'hF3C0;
defparam \cpu|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \cpu|Add4~8 (
// Equation(s):
// \cpu|Add4~8_combout  = (\cpu|ir [11] & (((\cpu|Add4~2_combout )))) # (!\cpu|ir [11] & ((\cpu|Add4~2_combout  & ((\cpu|Mux173~1_combout ))) # (!\cpu|Add4~2_combout  & (\cpu|Mux173~3_combout ))))

	.dataa(\cpu|Mux173~3_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux173~1_combout ),
	.datad(\cpu|Add4~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~8 .lut_mask = 16'hFC22;
defparam \cpu|Add4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \cpu|Mux157~2 (
// Equation(s):
// \cpu|Mux157~2_combout  = (\cpu|ir [4] & (((\cpu|ir [3])))) # (!\cpu|ir [4] & ((\cpu|ir [3] & (\cpu|regbank[1][2]~q )) # (!\cpu|ir [3] & ((\cpu|regbank[0][2]~q )))))

	.dataa(\cpu|regbank[1][2]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][2]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux157~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux157~2 .lut_mask = 16'hEE30;
defparam \cpu|Mux157~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \cpu|Mux157~3 (
// Equation(s):
// \cpu|Mux157~3_combout  = (\cpu|ir [4] & ((\cpu|Mux157~2_combout  & (\cpu|regbank[3][2]~q )) # (!\cpu|Mux157~2_combout  & ((\cpu|regbank[2][2]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux157~2_combout ))))

	.dataa(\cpu|regbank[3][2]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[2][2]~q ),
	.datad(\cpu|Mux157~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux157~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux157~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux157~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \cpu|regbank[5][2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux141~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][2] .is_wysiwyg = "true";
defparam \cpu|regbank[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \cpu|regbank[6][2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux141~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][2] .is_wysiwyg = "true";
defparam \cpu|regbank[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \cpu|Mux157~0 (
// Equation(s):
// \cpu|Mux157~0_combout  = (\cpu|ir [3] & (((\cpu|ir [4])))) # (!\cpu|ir [3] & ((\cpu|ir [4] & ((\cpu|regbank[6][2]~q ))) # (!\cpu|ir [4] & (\cpu|regbank[4][2]~q ))))

	.dataa(\cpu|regbank[4][2]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[6][2]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux157~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux157~0 .lut_mask = 16'hFC22;
defparam \cpu|Mux157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \cpu|Mux157~1 (
// Equation(s):
// \cpu|Mux157~1_combout  = (\cpu|ir [3] & ((\cpu|Mux157~0_combout  & (\cpu|regbank[7][2]~q )) # (!\cpu|Mux157~0_combout  & ((\cpu|regbank[5][2]~q ))))) # (!\cpu|ir [3] & (((\cpu|Mux157~0_combout ))))

	.dataa(\cpu|regbank[7][2]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[5][2]~q ),
	.datad(\cpu|Mux157~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux157~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux157~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux157~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \cpu|Add4~7 (
// Equation(s):
// \cpu|Add4~7_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux157~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux157~3_combout ))))

	.dataa(\cpu|ir [5]),
	.datab(\cpu|Add4~0_combout ),
	.datac(\cpu|Mux157~3_combout ),
	.datad(\cpu|Mux157~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~7 .lut_mask = 16'h369C;
defparam \cpu|Add4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \cpu|regbank[5][1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux142~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][1] .is_wysiwyg = "true";
defparam \cpu|regbank[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \cpu|regbank[6][1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux142~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][1] .is_wysiwyg = "true";
defparam \cpu|regbank[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \cpu|regbank[4][1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux142~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][1] .is_wysiwyg = "true";
defparam \cpu|regbank[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \cpu|Mux158~0 (
// Equation(s):
// \cpu|Mux158~0_combout  = (\cpu|ir [4] & ((\cpu|regbank[6][1]~q ) # ((\cpu|ir [3])))) # (!\cpu|ir [4] & (((\cpu|regbank[4][1]~q  & !\cpu|ir [3]))))

	.dataa(\cpu|regbank[6][1]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[4][1]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux158~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux158~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \cpu|Mux158~1 (
// Equation(s):
// \cpu|Mux158~1_combout  = (\cpu|ir [3] & ((\cpu|Mux158~0_combout  & ((\cpu|regbank[7][1]~q ))) # (!\cpu|Mux158~0_combout  & (\cpu|regbank[5][1]~q )))) # (!\cpu|ir [3] & (((\cpu|Mux158~0_combout ))))

	.dataa(\cpu|regbank[5][1]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[7][1]~q ),
	.datad(\cpu|Mux158~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux158~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux158~1 .lut_mask = 16'hF388;
defparam \cpu|Mux158~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \cpu|Add4~9 (
// Equation(s):
// \cpu|Add4~9_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & (\cpu|Mux158~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux158~3_combout )))))

	.dataa(\cpu|Mux158~1_combout ),
	.datab(\cpu|Mux158~3_combout ),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|ir [5]),
	.cin(gnd),
	.combout(\cpu|Add4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~9 .lut_mask = 16'h5A3C;
defparam \cpu|Add4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \cpu|Mux174~0 (
// Equation(s):
// \cpu|Mux174~0_combout  = (\cpu|ir [6] & (((\cpu|ir [7])))) # (!\cpu|ir [6] & ((\cpu|ir [7] & ((\cpu|regbank[6][1]~q ))) # (!\cpu|ir [7] & (\cpu|regbank[4][1]~q ))))

	.dataa(\cpu|regbank[4][1]~q ),
	.datab(\cpu|ir [6]),
	.datac(\cpu|regbank[6][1]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux174~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux174~0 .lut_mask = 16'hFC22;
defparam \cpu|Mux174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \cpu|Mux174~1 (
// Equation(s):
// \cpu|Mux174~1_combout  = (\cpu|ir [6] & ((\cpu|Mux174~0_combout  & (\cpu|regbank[7][1]~q )) # (!\cpu|Mux174~0_combout  & ((\cpu|regbank[5][1]~q ))))) # (!\cpu|ir [6] & (((\cpu|Mux174~0_combout ))))

	.dataa(\cpu|regbank[7][1]~q ),
	.datab(\cpu|ir [6]),
	.datac(\cpu|regbank[5][1]~q ),
	.datad(\cpu|Mux174~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux174~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux174~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux174~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \cpu|Add4~10 (
// Equation(s):
// \cpu|Add4~10_combout  = (\cpu|Add4~2_combout  & (((\cpu|Mux174~1_combout ) # (\cpu|ir [11])))) # (!\cpu|Add4~2_combout  & (\cpu|Mux174~3_combout  & ((!\cpu|ir [11]))))

	.dataa(\cpu|Mux174~3_combout ),
	.datab(\cpu|Add4~2_combout ),
	.datac(\cpu|Mux174~1_combout ),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~10 .lut_mask = 16'hCCE2;
defparam \cpu|Add4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \cpu|Mux143~0 (
// Equation(s):
// \cpu|Mux143~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[0]~39_combout ))) # (!\cpu|state [3] & (\cpu|Mux235~11_combout )))) # (!\cpu|state [2] & (((\data_in[0]~39_combout ))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux235~11_combout ),
	.datad(\data_in[0]~39_combout ),
	.cin(gnd),
	.combout(\cpu|Mux143~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux143~0 .lut_mask = 16'hFD20;
defparam \cpu|Mux143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \cpu|regbank[5][0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux143~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][0] .is_wysiwyg = "true";
defparam \cpu|regbank[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \cpu|regbank[4][0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux143~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][0] .is_wysiwyg = "true";
defparam \cpu|regbank[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \cpu|Mux159~0 (
// Equation(s):
// \cpu|Mux159~0_combout  = (\cpu|ir [3] & (((\cpu|ir [4])))) # (!\cpu|ir [3] & ((\cpu|ir [4] & (\cpu|regbank[6][0]~q )) # (!\cpu|ir [4] & ((\cpu|regbank[4][0]~q )))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|regbank[6][0]~q ),
	.datac(\cpu|regbank[4][0]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux159~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux159~0 .lut_mask = 16'hEE50;
defparam \cpu|Mux159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \cpu|Mux159~1 (
// Equation(s):
// \cpu|Mux159~1_combout  = (\cpu|ir [3] & ((\cpu|Mux159~0_combout  & (\cpu|regbank[7][0]~q )) # (!\cpu|Mux159~0_combout  & ((\cpu|regbank[5][0]~q ))))) # (!\cpu|ir [3] & (((\cpu|Mux159~0_combout ))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|regbank[7][0]~q ),
	.datac(\cpu|regbank[5][0]~q ),
	.datad(\cpu|Mux159~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux159~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux159~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux159~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \cpu|regbank[3][0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux143~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][0] .is_wysiwyg = "true";
defparam \cpu|regbank[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \cpu|regbank[2][0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux143~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][0] .is_wysiwyg = "true";
defparam \cpu|regbank[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \cpu|regbank[1][0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux143~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][0] .is_wysiwyg = "true";
defparam \cpu|regbank[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \cpu|regbank[0][0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux143~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][0] .is_wysiwyg = "true";
defparam \cpu|regbank[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \cpu|Mux159~2 (
// Equation(s):
// \cpu|Mux159~2_combout  = (\cpu|ir [4] & (((\cpu|ir [3])))) # (!\cpu|ir [4] & ((\cpu|ir [3] & (\cpu|regbank[1][0]~q )) # (!\cpu|ir [3] & ((\cpu|regbank[0][0]~q )))))

	.dataa(\cpu|regbank[1][0]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][0]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux159~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux159~2 .lut_mask = 16'hEE30;
defparam \cpu|Mux159~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \cpu|Mux159~3 (
// Equation(s):
// \cpu|Mux159~3_combout  = (\cpu|ir [4] & ((\cpu|Mux159~2_combout  & (\cpu|regbank[3][0]~q )) # (!\cpu|Mux159~2_combout  & ((\cpu|regbank[2][0]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux159~2_combout ))))

	.dataa(\cpu|regbank[3][0]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[2][0]~q ),
	.datad(\cpu|Mux159~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux159~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux159~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux159~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \cpu|Add4~12 (
// Equation(s):
// \cpu|Add4~12_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & (\cpu|Mux159~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux159~3_combout )))))

	.dataa(\cpu|Mux159~1_combout ),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|Mux159~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~12 .lut_mask = 16'h4B78;
defparam \cpu|Add4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \cpu|Mux175~0 (
// Equation(s):
// \cpu|Mux175~0_combout  = (\cpu|ir [7] & (((\cpu|ir [6])))) # (!\cpu|ir [7] & ((\cpu|ir [6] & (\cpu|regbank[5][0]~q )) # (!\cpu|ir [6] & ((\cpu|regbank[4][0]~q )))))

	.dataa(\cpu|regbank[5][0]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[4][0]~q ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux175~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux175~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \cpu|Mux175~1 (
// Equation(s):
// \cpu|Mux175~1_combout  = (\cpu|Mux175~0_combout  & ((\cpu|regbank[7][0]~q ) # ((!\cpu|ir [7])))) # (!\cpu|Mux175~0_combout  & (((\cpu|regbank[6][0]~q  & \cpu|ir [7]))))

	.dataa(\cpu|Mux175~0_combout ),
	.datab(\cpu|regbank[7][0]~q ),
	.datac(\cpu|regbank[6][0]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux175~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux175~1 .lut_mask = 16'hD8AA;
defparam \cpu|Mux175~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \cpu|Mux175~2 (
// Equation(s):
// \cpu|Mux175~2_combout  = (\cpu|ir [6] & (((\cpu|regbank[1][0]~q ) # (\cpu|ir [7])))) # (!\cpu|ir [6] & (\cpu|regbank[0][0]~q  & ((!\cpu|ir [7]))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|regbank[0][0]~q ),
	.datac(\cpu|regbank[1][0]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux175~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux175~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux175~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \cpu|Mux175~3 (
// Equation(s):
// \cpu|Mux175~3_combout  = (\cpu|Mux175~2_combout  & (((\cpu|regbank[3][0]~q ) # (!\cpu|ir [7])))) # (!\cpu|Mux175~2_combout  & (\cpu|regbank[2][0]~q  & ((\cpu|ir [7]))))

	.dataa(\cpu|regbank[2][0]~q ),
	.datab(\cpu|Mux175~2_combout ),
	.datac(\cpu|regbank[3][0]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux175~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux175~3 .lut_mask = 16'hE2CC;
defparam \cpu|Mux175~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \cpu|Add4~11 (
// Equation(s):
// \cpu|Add4~11_combout  = (\cpu|ir [11]) # ((\cpu|ir [8] & (\cpu|Mux175~1_combout )) # (!\cpu|ir [8] & ((\cpu|Mux175~3_combout ))))

	.dataa(\cpu|ir [8]),
	.datab(\cpu|Mux175~1_combout ),
	.datac(\cpu|Mux175~3_combout ),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~11 .lut_mask = 16'hFFD8;
defparam \cpu|Add4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \cpu|Add4~14 (
// Equation(s):
// \cpu|Add4~14_cout  = CARRY((\cpu|ir [9] & !\cpu|ir [10]))

	.dataa(\cpu|ir [9]),
	.datab(\cpu|ir [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|Add4~14_cout ));
// synopsys translate_off
defparam \cpu|Add4~14 .lut_mask = 16'h0022;
defparam \cpu|Add4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneive_lcell_comb \cpu|Add4~15 (
// Equation(s):
// \cpu|Add4~15_combout  = (\cpu|Add4~12_combout  & ((\cpu|Add4~11_combout  & (!\cpu|Add4~14_cout )) # (!\cpu|Add4~11_combout  & ((\cpu|Add4~14_cout ) # (GND))))) # (!\cpu|Add4~12_combout  & ((\cpu|Add4~11_combout  & (\cpu|Add4~14_cout  & VCC)) # 
// (!\cpu|Add4~11_combout  & (!\cpu|Add4~14_cout ))))
// \cpu|Add4~16  = CARRY((\cpu|Add4~12_combout  & ((!\cpu|Add4~14_cout ) # (!\cpu|Add4~11_combout ))) # (!\cpu|Add4~12_combout  & (!\cpu|Add4~11_combout  & !\cpu|Add4~14_cout )))

	.dataa(\cpu|Add4~12_combout ),
	.datab(\cpu|Add4~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~14_cout ),
	.combout(\cpu|Add4~15_combout ),
	.cout(\cpu|Add4~16 ));
// synopsys translate_off
defparam \cpu|Add4~15 .lut_mask = 16'h692B;
defparam \cpu|Add4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \cpu|Add4~17 (
// Equation(s):
// \cpu|Add4~17_combout  = ((\cpu|Add4~9_combout  $ (\cpu|Add4~10_combout  $ (\cpu|Add4~16 )))) # (GND)
// \cpu|Add4~18  = CARRY((\cpu|Add4~9_combout  & (\cpu|Add4~10_combout  & !\cpu|Add4~16 )) # (!\cpu|Add4~9_combout  & ((\cpu|Add4~10_combout ) # (!\cpu|Add4~16 ))))

	.dataa(\cpu|Add4~9_combout ),
	.datab(\cpu|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~16 ),
	.combout(\cpu|Add4~17_combout ),
	.cout(\cpu|Add4~18 ));
// synopsys translate_off
defparam \cpu|Add4~17 .lut_mask = 16'h964D;
defparam \cpu|Add4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \cpu|Add4~19 (
// Equation(s):
// \cpu|Add4~19_combout  = (\cpu|Add4~8_combout  & ((\cpu|Add4~7_combout  & (!\cpu|Add4~18 )) # (!\cpu|Add4~7_combout  & (\cpu|Add4~18  & VCC)))) # (!\cpu|Add4~8_combout  & ((\cpu|Add4~7_combout  & ((\cpu|Add4~18 ) # (GND))) # (!\cpu|Add4~7_combout  & 
// (!\cpu|Add4~18 ))))
// \cpu|Add4~20  = CARRY((\cpu|Add4~8_combout  & (\cpu|Add4~7_combout  & !\cpu|Add4~18 )) # (!\cpu|Add4~8_combout  & ((\cpu|Add4~7_combout ) # (!\cpu|Add4~18 ))))

	.dataa(\cpu|Add4~8_combout ),
	.datab(\cpu|Add4~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~18 ),
	.combout(\cpu|Add4~19_combout ),
	.cout(\cpu|Add4~20 ));
// synopsys translate_off
defparam \cpu|Add4~19 .lut_mask = 16'h694D;
defparam \cpu|Add4~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \cpu|Add4~21 (
// Equation(s):
// \cpu|Add4~21_combout  = ((\cpu|Add4~6_combout  $ (\cpu|Add4~4_combout  $ (\cpu|Add4~20 )))) # (GND)
// \cpu|Add4~22  = CARRY((\cpu|Add4~6_combout  & ((!\cpu|Add4~20 ) # (!\cpu|Add4~4_combout ))) # (!\cpu|Add4~6_combout  & (!\cpu|Add4~4_combout  & !\cpu|Add4~20 )))

	.dataa(\cpu|Add4~6_combout ),
	.datab(\cpu|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~20 ),
	.combout(\cpu|Add4~21_combout ),
	.cout(\cpu|Add4~22 ));
// synopsys translate_off
defparam \cpu|Add4~21 .lut_mask = 16'h962B;
defparam \cpu|Add4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \cpu|Mux232~3 (
// Equation(s):
// \cpu|Mux232~3_combout  = (\cpu|Mux231~6_combout  & ((\cpu|Add4~21_combout ))) # (!\cpu|Mux231~6_combout  & (\cpu|Mux232~2_combout ))

	.dataa(\cpu|Mux231~6_combout ),
	.datab(gnd),
	.datac(\cpu|Mux232~2_combout ),
	.datad(\cpu|Add4~21_combout ),
	.cin(gnd),
	.combout(\cpu|Mux232~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux232~3 .lut_mask = 16'hFA50;
defparam \cpu|Mux232~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \cpu|Mux140~0 (
// Equation(s):
// \cpu|Mux140~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[3]~10_combout ))) # (!\cpu|state [3] & (\cpu|Mux232~3_combout )))) # (!\cpu|state [2] & (((\data_in[3]~10_combout ))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|Mux232~3_combout ),
	.datac(\data_in[3]~10_combout ),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Mux140~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux140~0 .lut_mask = 16'hF0D8;
defparam \cpu|Mux140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \cpu|regbank[3][3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux140~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][3] .is_wysiwyg = "true";
defparam \cpu|regbank[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \cpu|Mux156~2 (
// Equation(s):
// \cpu|Mux156~2_combout  = (\cpu|ir [3] & ((\cpu|ir [4]) # ((\cpu|regbank[1][3]~q )))) # (!\cpu|ir [3] & (!\cpu|ir [4] & (\cpu|regbank[0][3]~q )))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][3]~q ),
	.datad(\cpu|regbank[1][3]~q ),
	.cin(gnd),
	.combout(\cpu|Mux156~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux156~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux156~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \cpu|Mux156~3 (
// Equation(s):
// \cpu|Mux156~3_combout  = (\cpu|ir [4] & ((\cpu|Mux156~2_combout  & (\cpu|regbank[3][3]~q )) # (!\cpu|Mux156~2_combout  & ((\cpu|regbank[2][3]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux156~2_combout ))))

	.dataa(\cpu|regbank[3][3]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[2][3]~q ),
	.datad(\cpu|Mux156~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux156~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux156~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux156~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \cpu|Mux156~4 (
// Equation(s):
// \cpu|Mux156~4_combout  = (\cpu|ir [5] & ((\cpu|Mux156~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux156~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux156~3_combout ),
	.datad(\cpu|Mux156~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux156~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux156~4 .lut_mask = 16'hFC30;
defparam \cpu|Mux156~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \cpu|Mux184~1 (
// Equation(s):
// \cpu|Mux184~1_combout  = (\cpu|Mux184~0_combout ) # ((!\cpu|state [3] & (!\cpu|Mux179~0_combout  & \cpu|Mux156~4_combout )))

	.dataa(\cpu|Mux184~0_combout ),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux179~0_combout ),
	.datad(\cpu|Mux156~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux184~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux184~1 .lut_mask = 16'hABAA;
defparam \cpu|Mux184~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneive_lcell_comb \cpu|Add3~6 (
// Equation(s):
// \cpu|Add3~6_combout  = (\cpu|state [0] & ((\cpu|regbank[7][3]~q  & (!\cpu|Add3~5 )) # (!\cpu|regbank[7][3]~q  & ((\cpu|Add3~5 ) # (GND))))) # (!\cpu|state [0] & ((\cpu|regbank[7][3]~q  & (\cpu|Add3~5  & VCC)) # (!\cpu|regbank[7][3]~q  & (!\cpu|Add3~5 ))))
// \cpu|Add3~7  = CARRY((\cpu|state [0] & ((!\cpu|Add3~5 ) # (!\cpu|regbank[7][3]~q ))) # (!\cpu|state [0] & (!\cpu|regbank[7][3]~q  & !\cpu|Add3~5 )))

	.dataa(\cpu|state [0]),
	.datab(\cpu|regbank[7][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~5 ),
	.combout(\cpu|Add3~6_combout ),
	.cout(\cpu|Add3~7 ));
// synopsys translate_off
defparam \cpu|Add3~6 .lut_mask = 16'h692B;
defparam \cpu|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \cpu|Add3~8 (
// Equation(s):
// \cpu|Add3~8_combout  = ((\cpu|state [0] $ (\cpu|regbank[7][4]~q  $ (\cpu|Add3~7 )))) # (GND)
// \cpu|Add3~9  = CARRY((\cpu|state [0] & (\cpu|regbank[7][4]~q  & !\cpu|Add3~7 )) # (!\cpu|state [0] & ((\cpu|regbank[7][4]~q ) # (!\cpu|Add3~7 ))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|regbank[7][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~7 ),
	.combout(\cpu|Add3~8_combout ),
	.cout(\cpu|Add3~9 ));
// synopsys translate_off
defparam \cpu|Add3~8 .lut_mask = 16'h964D;
defparam \cpu|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \cpu|Mux139~0 (
// Equation(s):
// \cpu|Mux139~0_combout  = (\cpu|state [3] & (((\data_in[4]~7_combout )))) # (!\cpu|state [3] & ((\cpu|state [2] & (\cpu|Mux231~7_combout )) # (!\cpu|state [2] & ((\data_in[4]~7_combout )))))

	.dataa(\cpu|Mux231~7_combout ),
	.datab(\cpu|state [3]),
	.datac(\cpu|state [2]),
	.datad(\data_in[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux139~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux139~0 .lut_mask = 16'hEF20;
defparam \cpu|Mux139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N13
dffeas \cpu|regbank[2][4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux139~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][4] .is_wysiwyg = "true";
defparam \cpu|regbank[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \cpu|regbank[3][4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux139~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][4] .is_wysiwyg = "true";
defparam \cpu|regbank[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N3
dffeas \cpu|regbank[0][4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux139~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][4] .is_wysiwyg = "true";
defparam \cpu|regbank[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \cpu|regbank[1][4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux139~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][4] .is_wysiwyg = "true";
defparam \cpu|regbank[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \cpu|Mux171~2 (
// Equation(s):
// \cpu|Mux171~2_combout  = (\cpu|ir [7] & (((\cpu|ir [6])))) # (!\cpu|ir [7] & ((\cpu|ir [6] & ((\cpu|regbank[1][4]~q ))) # (!\cpu|ir [6] & (\cpu|regbank[0][4]~q ))))

	.dataa(\cpu|regbank[0][4]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[1][4]~q ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux171~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux171~2 .lut_mask = 16'hFC22;
defparam \cpu|Mux171~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \cpu|Mux171~3 (
// Equation(s):
// \cpu|Mux171~3_combout  = (\cpu|Mux171~2_combout  & (((\cpu|regbank[3][4]~q ) # (!\cpu|ir [7])))) # (!\cpu|Mux171~2_combout  & (\cpu|regbank[2][4]~q  & ((\cpu|ir [7]))))

	.dataa(\cpu|regbank[2][4]~q ),
	.datab(\cpu|regbank[3][4]~q ),
	.datac(\cpu|Mux171~2_combout ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux171~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux171~3 .lut_mask = 16'hCAF0;
defparam \cpu|Mux171~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \cpu|regbank[6][4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux139~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][4] .is_wysiwyg = "true";
defparam \cpu|regbank[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \cpu|regbank[4][4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux139~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][4] .is_wysiwyg = "true";
defparam \cpu|regbank[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \cpu|regbank[5][4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux139~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][4] .is_wysiwyg = "true";
defparam \cpu|regbank[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \cpu|Mux171~0 (
// Equation(s):
// \cpu|Mux171~0_combout  = (\cpu|ir [6] & (((\cpu|regbank[5][4]~q ) # (\cpu|ir [7])))) # (!\cpu|ir [6] & (\cpu|regbank[4][4]~q  & ((!\cpu|ir [7]))))

	.dataa(\cpu|regbank[4][4]~q ),
	.datab(\cpu|regbank[5][4]~q ),
	.datac(\cpu|ir [6]),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux171~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux171~0 .lut_mask = 16'hF0CA;
defparam \cpu|Mux171~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \cpu|Mux171~1 (
// Equation(s):
// \cpu|Mux171~1_combout  = (\cpu|ir [7] & ((\cpu|Mux171~0_combout  & (\cpu|regbank[7][4]~q )) # (!\cpu|Mux171~0_combout  & ((\cpu|regbank[6][4]~q ))))) # (!\cpu|ir [7] & (((\cpu|Mux171~0_combout ))))

	.dataa(\cpu|regbank[7][4]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[6][4]~q ),
	.datad(\cpu|Mux171~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux171~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux171~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux171~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \cpu|Mux171~4 (
// Equation(s):
// \cpu|Mux171~4_combout  = (\cpu|ir [8] & ((\cpu|Mux171~1_combout ))) # (!\cpu|ir [8] & (\cpu|Mux171~3_combout ))

	.dataa(\cpu|Mux171~3_combout ),
	.datab(gnd),
	.datac(\cpu|Mux171~1_combout ),
	.datad(\cpu|ir [8]),
	.cin(gnd),
	.combout(\cpu|Mux171~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux171~4 .lut_mask = 16'hF0AA;
defparam \cpu|Mux171~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \cpu|Mux231~4 (
// Equation(s):
// \cpu|Mux231~4_combout  = (\cpu|ir [11] & (((!\cpu|Mux231~2_combout )))) # (!\cpu|ir [11] & ((\cpu|Mux171~4_combout  & ((\cpu|Mux155~4_combout ) # (\cpu|Mux231~2_combout ))) # (!\cpu|Mux171~4_combout  & (\cpu|Mux155~4_combout  & \cpu|Mux231~2_combout ))))

	.dataa(\cpu|Mux171~4_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux155~4_combout ),
	.datad(\cpu|Mux231~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux231~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux231~4 .lut_mask = 16'h32EC;
defparam \cpu|Mux231~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \cpu|Mux231~0 (
// Equation(s):
// \cpu|Mux231~0_combout  = (!\cpu|ir [9] & (\cpu|Mux155~4_combout  $ (\cpu|Mux171~4_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux155~4_combout ),
	.datac(\cpu|Mux171~4_combout ),
	.datad(\cpu|ir [9]),
	.cin(gnd),
	.combout(\cpu|Mux231~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux231~0 .lut_mask = 16'h003C;
defparam \cpu|Mux231~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \cpu|Mux231~5 (
// Equation(s):
// \cpu|Mux231~5_combout  = (\cpu|Mux231~4_combout  & (((\cpu|Mux231~0_combout )) # (!\cpu|Mux231~3_combout ))) # (!\cpu|Mux231~4_combout  & (\cpu|Mux231~3_combout  & (\cpu|Mux155~4_combout )))

	.dataa(\cpu|Mux231~4_combout ),
	.datab(\cpu|Mux231~3_combout ),
	.datac(\cpu|Mux155~4_combout ),
	.datad(\cpu|Mux231~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux231~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux231~5 .lut_mask = 16'hEA62;
defparam \cpu|Mux231~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \cpu|Add4~3 (
// Equation(s):
// \cpu|Add4~3_combout  = (\cpu|Add4~2_combout  & (((\cpu|Mux171~1_combout ) # (\cpu|ir [11])))) # (!\cpu|Add4~2_combout  & (\cpu|Mux171~3_combout  & ((!\cpu|ir [11]))))

	.dataa(\cpu|Mux171~3_combout ),
	.datab(\cpu|Add4~2_combout ),
	.datac(\cpu|Mux171~1_combout ),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~3 .lut_mask = 16'hCCE2;
defparam \cpu|Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \cpu|Mux155~0 (
// Equation(s):
// \cpu|Mux155~0_combout  = (\cpu|ir [4] & ((\cpu|regbank[6][4]~q ) # ((\cpu|ir [3])))) # (!\cpu|ir [4] & (((\cpu|regbank[4][4]~q  & !\cpu|ir [3]))))

	.dataa(\cpu|regbank[6][4]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[4][4]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux155~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux155~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \cpu|Mux155~1 (
// Equation(s):
// \cpu|Mux155~1_combout  = (\cpu|ir [3] & ((\cpu|Mux155~0_combout  & (\cpu|regbank[7][4]~q )) # (!\cpu|Mux155~0_combout  & ((\cpu|regbank[5][4]~q ))))) # (!\cpu|ir [3] & (((\cpu|Mux155~0_combout ))))

	.dataa(\cpu|regbank[7][4]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[5][4]~q ),
	.datad(\cpu|Mux155~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux155~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux155~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux155~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \cpu|Add4~1 (
// Equation(s):
// \cpu|Add4~1_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux155~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux155~3_combout ))))

	.dataa(\cpu|Mux155~3_combout ),
	.datab(\cpu|Mux155~1_combout ),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|ir [5]),
	.cin(gnd),
	.combout(\cpu|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~1 .lut_mask = 16'h3C5A;
defparam \cpu|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \cpu|Add4~23 (
// Equation(s):
// \cpu|Add4~23_combout  = (\cpu|Add4~3_combout  & ((\cpu|Add4~1_combout  & (!\cpu|Add4~22 )) # (!\cpu|Add4~1_combout  & (\cpu|Add4~22  & VCC)))) # (!\cpu|Add4~3_combout  & ((\cpu|Add4~1_combout  & ((\cpu|Add4~22 ) # (GND))) # (!\cpu|Add4~1_combout  & 
// (!\cpu|Add4~22 ))))
// \cpu|Add4~24  = CARRY((\cpu|Add4~3_combout  & (\cpu|Add4~1_combout  & !\cpu|Add4~22 )) # (!\cpu|Add4~3_combout  & ((\cpu|Add4~1_combout ) # (!\cpu|Add4~22 ))))

	.dataa(\cpu|Add4~3_combout ),
	.datab(\cpu|Add4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~22 ),
	.combout(\cpu|Add4~23_combout ),
	.cout(\cpu|Add4~24 ));
// synopsys translate_off
defparam \cpu|Add4~23 .lut_mask = 16'h694D;
defparam \cpu|Add4~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \cpu|Mux231~7 (
// Equation(s):
// \cpu|Mux231~7_combout  = (\cpu|Mux231~6_combout  & ((\cpu|Add4~23_combout ))) # (!\cpu|Mux231~6_combout  & (\cpu|Mux231~5_combout ))

	.dataa(\cpu|Mux231~5_combout ),
	.datab(gnd),
	.datac(\cpu|Mux231~6_combout ),
	.datad(\cpu|Add4~23_combout ),
	.cin(gnd),
	.combout(\cpu|Mux231~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux231~7 .lut_mask = 16'hFA0A;
defparam \cpu|Mux231~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \cpu|regbank[7][4]~0 (
// Equation(s):
// \cpu|regbank[7][4]~0_combout  = (\cpu|state [3] & (\cpu|Add3~8_combout )) # (!\cpu|state [3] & ((\cpu|Mux231~7_combout )))

	.dataa(\cpu|Add3~8_combout ),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|Mux231~7_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][4]~0 .lut_mask = 16'hBB88;
defparam \cpu|regbank[7][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \cpu|regbank[7][8]~26 (
// Equation(s):
// \cpu|regbank[7][8]~26_combout  = (\cpu|state [2] & ((!\cpu|state [0]))) # (!\cpu|state [2] & (!\cpu|state [3]))

	.dataa(\cpu|state [3]),
	.datab(\cpu|state [0]),
	.datac(gnd),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|regbank[7][8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][8]~26 .lut_mask = 16'h3355;
defparam \cpu|regbank[7][8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \cpu|Decoder0~0 (
// Equation(s):
// \cpu|Decoder0~0_combout  = (\cpu|ir [2] & (\cpu|ir [1] & \cpu|ir [0]))

	.dataa(\cpu|ir [2]),
	.datab(gnd),
	.datac(\cpu|ir [1]),
	.datad(\cpu|ir [0]),
	.cin(gnd),
	.combout(\cpu|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~0 .lut_mask = 16'hA000;
defparam \cpu|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \cpu|regbank[7][14]~44 (
// Equation(s):
// \cpu|regbank[7][14]~44_combout  = (\cpu|state [1] $ (\cpu|state [0] $ (!\cpu|state [2]))) # (!\cpu|Decoder0~0_combout )

	.dataa(\cpu|state [1]),
	.datab(\cpu|Decoder0~0_combout ),
	.datac(\cpu|state [0]),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|regbank[7][14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][14]~44 .lut_mask = 16'h7BB7;
defparam \cpu|regbank[7][14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \cpu|regbank[7][14]~45 (
// Equation(s):
// \cpu|regbank[7][14]~45_combout  = (\cpu|regbank[7][14]~44_combout  & (!\cpu|state [2] & (\cpu|state [3]))) # (!\cpu|regbank[7][14]~44_combout  & ((\cpu|state [3] $ (\cpu|state [1])) # (!\cpu|state [2])))

	.dataa(\cpu|regbank[7][14]~44_combout ),
	.datab(\cpu|state [2]),
	.datac(\cpu|state [3]),
	.datad(\cpu|state [1]),
	.cin(gnd),
	.combout(\cpu|regbank[7][14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][14]~45 .lut_mask = 16'h3571;
defparam \cpu|regbank[7][14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \cpu|regbank[7][4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][4]~0_combout ),
	.asdata(\data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][4] .is_wysiwyg = "true";
defparam \cpu|regbank[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \cpu|Add3~10 (
// Equation(s):
// \cpu|Add3~10_combout  = (\cpu|state [0] & ((\cpu|regbank[7][5]~q  & (!\cpu|Add3~9 )) # (!\cpu|regbank[7][5]~q  & ((\cpu|Add3~9 ) # (GND))))) # (!\cpu|state [0] & ((\cpu|regbank[7][5]~q  & (\cpu|Add3~9  & VCC)) # (!\cpu|regbank[7][5]~q  & (!\cpu|Add3~9 
// ))))
// \cpu|Add3~11  = CARRY((\cpu|state [0] & ((!\cpu|Add3~9 ) # (!\cpu|regbank[7][5]~q ))) # (!\cpu|state [0] & (!\cpu|regbank[7][5]~q  & !\cpu|Add3~9 )))

	.dataa(\cpu|state [0]),
	.datab(\cpu|regbank[7][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~9 ),
	.combout(\cpu|Add3~10_combout ),
	.cout(\cpu|Add3~11 ));
// synopsys translate_off
defparam \cpu|Add3~10 .lut_mask = 16'h692B;
defparam \cpu|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \cpu|Mux138~0 (
// Equation(s):
// \cpu|Mux138~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[5]~11_combout ))) # (!\cpu|state [3] & (\cpu|Mux230~3_combout )))) # (!\cpu|state [2] & (((\data_in[5]~11_combout ))))

	.dataa(\cpu|Mux230~3_combout ),
	.datab(\cpu|state [2]),
	.datac(\cpu|state [3]),
	.datad(\data_in[5]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux138~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux138~0 .lut_mask = 16'hFB08;
defparam \cpu|Mux138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \cpu|regbank[1][5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux138~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][5] .is_wysiwyg = "true";
defparam \cpu|regbank[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \cpu|regbank[0][5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux138~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][5] .is_wysiwyg = "true";
defparam \cpu|regbank[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \cpu|Mux154~2 (
// Equation(s):
// \cpu|Mux154~2_combout  = (\cpu|ir [3] & ((\cpu|regbank[1][5]~q ) # ((\cpu|ir [4])))) # (!\cpu|ir [3] & (((\cpu|regbank[0][5]~q  & !\cpu|ir [4]))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|regbank[1][5]~q ),
	.datac(\cpu|regbank[0][5]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux154~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux154~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux154~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \cpu|regbank[3][5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux138~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][5] .is_wysiwyg = "true";
defparam \cpu|regbank[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \cpu|regbank[2][5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux138~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][5] .is_wysiwyg = "true";
defparam \cpu|regbank[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \cpu|Mux154~3 (
// Equation(s):
// \cpu|Mux154~3_combout  = (\cpu|Mux154~2_combout  & ((\cpu|regbank[3][5]~q ) # ((!\cpu|ir [4])))) # (!\cpu|Mux154~2_combout  & (((\cpu|regbank[2][5]~q  & \cpu|ir [4]))))

	.dataa(\cpu|Mux154~2_combout ),
	.datab(\cpu|regbank[3][5]~q ),
	.datac(\cpu|regbank[2][5]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux154~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux154~3 .lut_mask = 16'hD8AA;
defparam \cpu|Mux154~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \cpu|regbank[5][5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux138~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][5] .is_wysiwyg = "true";
defparam \cpu|regbank[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \cpu|regbank[6][5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux138~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][5] .is_wysiwyg = "true";
defparam \cpu|regbank[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \cpu|regbank[4][5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux138~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][5] .is_wysiwyg = "true";
defparam \cpu|regbank[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \cpu|Mux154~0 (
// Equation(s):
// \cpu|Mux154~0_combout  = (\cpu|ir [4] & ((\cpu|regbank[6][5]~q ) # ((\cpu|ir [3])))) # (!\cpu|ir [4] & (((\cpu|regbank[4][5]~q  & !\cpu|ir [3]))))

	.dataa(\cpu|regbank[6][5]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[4][5]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux154~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux154~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \cpu|Mux154~1 (
// Equation(s):
// \cpu|Mux154~1_combout  = (\cpu|ir [3] & ((\cpu|Mux154~0_combout  & (\cpu|regbank[7][5]~q )) # (!\cpu|Mux154~0_combout  & ((\cpu|regbank[5][5]~q ))))) # (!\cpu|ir [3] & (((\cpu|Mux154~0_combout ))))

	.dataa(\cpu|regbank[7][5]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[5][5]~q ),
	.datad(\cpu|Mux154~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux154~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux154~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux154~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \cpu|Add4~29 (
// Equation(s):
// \cpu|Add4~29_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux154~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux154~3_combout ))))

	.dataa(\cpu|ir [5]),
	.datab(\cpu|Mux154~3_combout ),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|Mux154~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~29 .lut_mask = 16'h1EB4;
defparam \cpu|Add4~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \cpu|Mux170~0 (
// Equation(s):
// \cpu|Mux170~0_combout  = (\cpu|ir [6] & (((\cpu|regbank[5][5]~q ) # (\cpu|ir [7])))) # (!\cpu|ir [6] & (\cpu|regbank[4][5]~q  & ((!\cpu|ir [7]))))

	.dataa(\cpu|regbank[4][5]~q ),
	.datab(\cpu|regbank[5][5]~q ),
	.datac(\cpu|ir [6]),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux170~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux170~0 .lut_mask = 16'hF0CA;
defparam \cpu|Mux170~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \cpu|Mux170~1 (
// Equation(s):
// \cpu|Mux170~1_combout  = (\cpu|ir [7] & ((\cpu|Mux170~0_combout  & ((\cpu|regbank[7][5]~q ))) # (!\cpu|Mux170~0_combout  & (\cpu|regbank[6][5]~q )))) # (!\cpu|ir [7] & (\cpu|Mux170~0_combout ))

	.dataa(\cpu|ir [7]),
	.datab(\cpu|Mux170~0_combout ),
	.datac(\cpu|regbank[6][5]~q ),
	.datad(\cpu|regbank[7][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux170~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux170~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux170~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \cpu|Mux170~2 (
// Equation(s):
// \cpu|Mux170~2_combout  = (\cpu|ir [6] & ((\cpu|ir [7]) # ((\cpu|regbank[1][5]~q )))) # (!\cpu|ir [6] & (!\cpu|ir [7] & ((\cpu|regbank[0][5]~q ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[1][5]~q ),
	.datad(\cpu|regbank[0][5]~q ),
	.cin(gnd),
	.combout(\cpu|Mux170~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux170~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux170~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \cpu|Mux170~3 (
// Equation(s):
// \cpu|Mux170~3_combout  = (\cpu|ir [7] & ((\cpu|Mux170~2_combout  & (\cpu|regbank[3][5]~q )) # (!\cpu|Mux170~2_combout  & ((\cpu|regbank[2][5]~q ))))) # (!\cpu|ir [7] & (((\cpu|Mux170~2_combout ))))

	.dataa(\cpu|regbank[3][5]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[2][5]~q ),
	.datad(\cpu|Mux170~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux170~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux170~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux170~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \cpu|Add4~30 (
// Equation(s):
// \cpu|Add4~30_combout  = (\cpu|ir [11] & (((\cpu|Add4~2_combout )))) # (!\cpu|ir [11] & ((\cpu|Add4~2_combout  & (\cpu|Mux170~1_combout )) # (!\cpu|Add4~2_combout  & ((\cpu|Mux170~3_combout )))))

	.dataa(\cpu|Mux170~1_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Add4~2_combout ),
	.datad(\cpu|Mux170~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~30 .lut_mask = 16'hE3E0;
defparam \cpu|Add4~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \cpu|Add4~31 (
// Equation(s):
// \cpu|Add4~31_combout  = ((\cpu|Add4~29_combout  $ (\cpu|Add4~30_combout  $ (\cpu|Add4~24 )))) # (GND)
// \cpu|Add4~32  = CARRY((\cpu|Add4~29_combout  & (\cpu|Add4~30_combout  & !\cpu|Add4~24 )) # (!\cpu|Add4~29_combout  & ((\cpu|Add4~30_combout ) # (!\cpu|Add4~24 ))))

	.dataa(\cpu|Add4~29_combout ),
	.datab(\cpu|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~24 ),
	.combout(\cpu|Add4~31_combout ),
	.cout(\cpu|Add4~32 ));
// synopsys translate_off
defparam \cpu|Add4~31 .lut_mask = 16'h964D;
defparam \cpu|Add4~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \cpu|Mux154~4 (
// Equation(s):
// \cpu|Mux154~4_combout  = (\cpu|ir [5] & ((\cpu|Mux154~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux154~3_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux154~3_combout ),
	.datac(\cpu|ir [5]),
	.datad(\cpu|Mux154~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux154~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux154~4 .lut_mask = 16'hFC0C;
defparam \cpu|Mux154~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \cpu|Mux170~4 (
// Equation(s):
// \cpu|Mux170~4_combout  = (\cpu|ir [8] & (\cpu|Mux170~1_combout )) # (!\cpu|ir [8] & ((\cpu|Mux170~3_combout )))

	.dataa(\cpu|Mux170~1_combout ),
	.datab(\cpu|ir [8]),
	.datac(gnd),
	.datad(\cpu|Mux170~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux170~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux170~4 .lut_mask = 16'hBB88;
defparam \cpu|Mux170~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \cpu|Mux230~1 (
// Equation(s):
// \cpu|Mux230~1_combout  = (\cpu|Mux231~2_combout  & (!\cpu|ir [11] & ((\cpu|Mux154~4_combout ) # (\cpu|Mux170~4_combout )))) # (!\cpu|Mux231~2_combout  & ((\cpu|ir [11]) # ((\cpu|Mux154~4_combout  & \cpu|Mux170~4_combout ))))

	.dataa(\cpu|Mux154~4_combout ),
	.datab(\cpu|Mux231~2_combout ),
	.datac(\cpu|Mux170~4_combout ),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Mux230~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux230~1 .lut_mask = 16'h33E8;
defparam \cpu|Mux230~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \cpu|Mux230~0 (
// Equation(s):
// \cpu|Mux230~0_combout  = (!\cpu|ir [9] & (\cpu|Mux170~4_combout  $ (\cpu|Mux154~4_combout )))

	.dataa(gnd),
	.datab(\cpu|ir [9]),
	.datac(\cpu|Mux170~4_combout ),
	.datad(\cpu|Mux154~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux230~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux230~0 .lut_mask = 16'h0330;
defparam \cpu|Mux230~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \cpu|Mux230~2 (
// Equation(s):
// \cpu|Mux230~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux230~1_combout  & ((\cpu|Mux230~0_combout ))) # (!\cpu|Mux230~1_combout  & (\cpu|Mux154~4_combout )))) # (!\cpu|Mux231~3_combout  & (((\cpu|Mux230~1_combout ))))

	.dataa(\cpu|Mux231~3_combout ),
	.datab(\cpu|Mux154~4_combout ),
	.datac(\cpu|Mux230~1_combout ),
	.datad(\cpu|Mux230~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux230~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux230~2 .lut_mask = 16'hF858;
defparam \cpu|Mux230~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \cpu|Mux230~3 (
// Equation(s):
// \cpu|Mux230~3_combout  = (\cpu|Mux231~6_combout  & (\cpu|Add4~31_combout )) # (!\cpu|Mux231~6_combout  & ((\cpu|Mux230~2_combout )))

	.dataa(\cpu|Add4~31_combout ),
	.datab(\cpu|Mux231~6_combout ),
	.datac(gnd),
	.datad(\cpu|Mux230~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux230~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux230~3 .lut_mask = 16'hBB88;
defparam \cpu|Mux230~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \cpu|regbank[7][5]~4 (
// Equation(s):
// \cpu|regbank[7][5]~4_combout  = (\cpu|state [3] & (\cpu|Add3~10_combout )) # (!\cpu|state [3] & ((\cpu|Mux230~3_combout )))

	.dataa(\cpu|state [3]),
	.datab(\cpu|Add3~10_combout ),
	.datac(gnd),
	.datad(\cpu|Mux230~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][5]~4 .lut_mask = 16'hDD88;
defparam \cpu|regbank[7][5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \cpu|regbank[7][5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][5]~4_combout ),
	.asdata(\data_in[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][5] .is_wysiwyg = "true";
defparam \cpu|regbank[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \cpu|Add3~12 (
// Equation(s):
// \cpu|Add3~12_combout  = ((\cpu|state [0] $ (\cpu|regbank[7][6]~q  $ (\cpu|Add3~11 )))) # (GND)
// \cpu|Add3~13  = CARRY((\cpu|state [0] & (\cpu|regbank[7][6]~q  & !\cpu|Add3~11 )) # (!\cpu|state [0] & ((\cpu|regbank[7][6]~q ) # (!\cpu|Add3~11 ))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|regbank[7][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~11 ),
	.combout(\cpu|Add3~12_combout ),
	.cout(\cpu|Add3~13 ));
// synopsys translate_off
defparam \cpu|Add3~12 .lut_mask = 16'h964D;
defparam \cpu|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \cpu|Mux137~0 (
// Equation(s):
// \cpu|Mux137~0_combout  = (\cpu|state [3] & (((\data_in[6]~22_combout )))) # (!\cpu|state [3] & ((\cpu|state [2] & (\cpu|Mux229~3_combout )) # (!\cpu|state [2] & ((\data_in[6]~22_combout )))))

	.dataa(\cpu|Mux229~3_combout ),
	.datab(\cpu|state [3]),
	.datac(\data_in[6]~22_combout ),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|Mux137~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux137~0 .lut_mask = 16'hE2F0;
defparam \cpu|Mux137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \cpu|regbank[5][6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux137~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][6] .is_wysiwyg = "true";
defparam \cpu|regbank[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \cpu|regbank[4][6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux137~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][6] .is_wysiwyg = "true";
defparam \cpu|regbank[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \cpu|regbank[6][6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux137~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][6] .is_wysiwyg = "true";
defparam \cpu|regbank[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \cpu|Mux169~0 (
// Equation(s):
// \cpu|Mux169~0_combout  = (\cpu|ir [7] & (((\cpu|regbank[6][6]~q ) # (\cpu|ir [6])))) # (!\cpu|ir [7] & (\cpu|regbank[4][6]~q  & ((!\cpu|ir [6]))))

	.dataa(\cpu|regbank[4][6]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[6][6]~q ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux169~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux169~0 .lut_mask = 16'hCCE2;
defparam \cpu|Mux169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \cpu|Mux169~1 (
// Equation(s):
// \cpu|Mux169~1_combout  = (\cpu|ir [6] & ((\cpu|Mux169~0_combout  & ((\cpu|regbank[7][6]~q ))) # (!\cpu|Mux169~0_combout  & (\cpu|regbank[5][6]~q )))) # (!\cpu|ir [6] & (((\cpu|Mux169~0_combout ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|regbank[5][6]~q ),
	.datac(\cpu|regbank[7][6]~q ),
	.datad(\cpu|Mux169~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux169~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux169~1 .lut_mask = 16'hF588;
defparam \cpu|Mux169~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \cpu|regbank[3][6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux137~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][6] .is_wysiwyg = "true";
defparam \cpu|regbank[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N21
dffeas \cpu|regbank[0][6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux137~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][6] .is_wysiwyg = "true";
defparam \cpu|regbank[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \cpu|regbank[1][6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux137~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][6] .is_wysiwyg = "true";
defparam \cpu|regbank[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \cpu|Mux169~2 (
// Equation(s):
// \cpu|Mux169~2_combout  = (\cpu|ir [6] & (((\cpu|regbank[1][6]~q ) # (\cpu|ir [7])))) # (!\cpu|ir [6] & (\cpu|regbank[0][6]~q  & ((!\cpu|ir [7]))))

	.dataa(\cpu|regbank[0][6]~q ),
	.datab(\cpu|ir [6]),
	.datac(\cpu|regbank[1][6]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux169~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux169~2 .lut_mask = 16'hCCE2;
defparam \cpu|Mux169~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \cpu|regbank[2][6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux137~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][6] .is_wysiwyg = "true";
defparam \cpu|regbank[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \cpu|Mux169~3 (
// Equation(s):
// \cpu|Mux169~3_combout  = (\cpu|ir [7] & ((\cpu|Mux169~2_combout  & (\cpu|regbank[3][6]~q )) # (!\cpu|Mux169~2_combout  & ((\cpu|regbank[2][6]~q ))))) # (!\cpu|ir [7] & (((\cpu|Mux169~2_combout ))))

	.dataa(\cpu|ir [7]),
	.datab(\cpu|regbank[3][6]~q ),
	.datac(\cpu|Mux169~2_combout ),
	.datad(\cpu|regbank[2][6]~q ),
	.cin(gnd),
	.combout(\cpu|Mux169~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux169~3 .lut_mask = 16'hDAD0;
defparam \cpu|Mux169~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \cpu|Mux169~4 (
// Equation(s):
// \cpu|Mux169~4_combout  = (\cpu|ir [8] & (\cpu|Mux169~1_combout )) # (!\cpu|ir [8] & ((\cpu|Mux169~3_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux169~1_combout ),
	.datac(\cpu|ir [8]),
	.datad(\cpu|Mux169~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux169~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux169~4 .lut_mask = 16'hCFC0;
defparam \cpu|Mux169~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \cpu|Mux153~0 (
// Equation(s):
// \cpu|Mux153~0_combout  = (\cpu|ir [3] & (((\cpu|ir [4])))) # (!\cpu|ir [3] & ((\cpu|ir [4] & (\cpu|regbank[6][6]~q )) # (!\cpu|ir [4] & ((\cpu|regbank[4][6]~q )))))

	.dataa(\cpu|regbank[6][6]~q ),
	.datab(\cpu|regbank[4][6]~q ),
	.datac(\cpu|ir [3]),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux153~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux153~0 .lut_mask = 16'hFA0C;
defparam \cpu|Mux153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \cpu|Mux153~1 (
// Equation(s):
// \cpu|Mux153~1_combout  = (\cpu|ir [3] & ((\cpu|Mux153~0_combout  & (\cpu|regbank[7][6]~q )) # (!\cpu|Mux153~0_combout  & ((\cpu|regbank[5][6]~q ))))) # (!\cpu|ir [3] & (((\cpu|Mux153~0_combout ))))

	.dataa(\cpu|regbank[7][6]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[5][6]~q ),
	.datad(\cpu|Mux153~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux153~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux153~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux153~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \cpu|Mux153~2 (
// Equation(s):
// \cpu|Mux153~2_combout  = (\cpu|ir [3] & ((\cpu|regbank[1][6]~q ) # ((\cpu|ir [4])))) # (!\cpu|ir [3] & (((\cpu|regbank[0][6]~q  & !\cpu|ir [4]))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|regbank[1][6]~q ),
	.datac(\cpu|regbank[0][6]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux153~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux153~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \cpu|Mux153~3 (
// Equation(s):
// \cpu|Mux153~3_combout  = (\cpu|ir [4] & ((\cpu|Mux153~2_combout  & (\cpu|regbank[3][6]~q )) # (!\cpu|Mux153~2_combout  & ((\cpu|regbank[2][6]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux153~2_combout ))))

	.dataa(\cpu|ir [4]),
	.datab(\cpu|regbank[3][6]~q ),
	.datac(\cpu|regbank[2][6]~q ),
	.datad(\cpu|Mux153~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux153~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux153~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux153~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \cpu|Mux153~4 (
// Equation(s):
// \cpu|Mux153~4_combout  = (\cpu|ir [5] & (\cpu|Mux153~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux153~3_combout )))

	.dataa(\cpu|ir [5]),
	.datab(\cpu|Mux153~1_combout ),
	.datac(gnd),
	.datad(\cpu|Mux153~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux153~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux153~4 .lut_mask = 16'hDD88;
defparam \cpu|Mux153~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \cpu|Mux229~0 (
// Equation(s):
// \cpu|Mux229~0_combout  = (!\cpu|ir [9] & (\cpu|Mux169~4_combout  $ (\cpu|Mux153~4_combout )))

	.dataa(\cpu|ir [9]),
	.datab(gnd),
	.datac(\cpu|Mux169~4_combout ),
	.datad(\cpu|Mux153~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux229~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux229~0 .lut_mask = 16'h0550;
defparam \cpu|Mux229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \cpu|Mux229~1 (
// Equation(s):
// \cpu|Mux229~1_combout  = (\cpu|ir [11] & (((!\cpu|Mux231~2_combout )))) # (!\cpu|ir [11] & ((\cpu|Mux169~4_combout  & ((\cpu|Mux231~2_combout ) # (\cpu|Mux153~4_combout ))) # (!\cpu|Mux169~4_combout  & (\cpu|Mux231~2_combout  & \cpu|Mux153~4_combout ))))

	.dataa(\cpu|Mux169~4_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux231~2_combout ),
	.datad(\cpu|Mux153~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux229~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux229~1 .lut_mask = 16'h3E2C;
defparam \cpu|Mux229~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \cpu|Mux229~2 (
// Equation(s):
// \cpu|Mux229~2_combout  = (\cpu|Mux229~1_combout  & ((\cpu|Mux229~0_combout ) # ((!\cpu|Mux231~3_combout )))) # (!\cpu|Mux229~1_combout  & (((\cpu|Mux231~3_combout  & \cpu|Mux153~4_combout ))))

	.dataa(\cpu|Mux229~0_combout ),
	.datab(\cpu|Mux229~1_combout ),
	.datac(\cpu|Mux231~3_combout ),
	.datad(\cpu|Mux153~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux229~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux229~2 .lut_mask = 16'hBC8C;
defparam \cpu|Mux229~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \cpu|Add4~28 (
// Equation(s):
// \cpu|Add4~28_combout  = (\cpu|Add4~5_combout  & (((\cpu|ir [11]) # (\cpu|Mux169~3_combout )))) # (!\cpu|Add4~5_combout  & (\cpu|Mux169~1_combout  & (!\cpu|ir [11])))

	.dataa(\cpu|Add4~5_combout ),
	.datab(\cpu|Mux169~1_combout ),
	.datac(\cpu|ir [11]),
	.datad(\cpu|Mux169~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~28 .lut_mask = 16'hAEA4;
defparam \cpu|Add4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \cpu|Add4~27 (
// Equation(s):
// \cpu|Add4~27_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux153~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux153~3_combout ))))

	.dataa(\cpu|Mux153~3_combout ),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux153~1_combout ),
	.datad(\cpu|Add4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~27 .lut_mask = 16'h1DE2;
defparam \cpu|Add4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneive_lcell_comb \cpu|Add4~33 (
// Equation(s):
// \cpu|Add4~33_combout  = (\cpu|Add4~28_combout  & ((\cpu|Add4~27_combout  & (!\cpu|Add4~32 )) # (!\cpu|Add4~27_combout  & (\cpu|Add4~32  & VCC)))) # (!\cpu|Add4~28_combout  & ((\cpu|Add4~27_combout  & ((\cpu|Add4~32 ) # (GND))) # (!\cpu|Add4~27_combout  & 
// (!\cpu|Add4~32 ))))
// \cpu|Add4~34  = CARRY((\cpu|Add4~28_combout  & (\cpu|Add4~27_combout  & !\cpu|Add4~32 )) # (!\cpu|Add4~28_combout  & ((\cpu|Add4~27_combout ) # (!\cpu|Add4~32 ))))

	.dataa(\cpu|Add4~28_combout ),
	.datab(\cpu|Add4~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~32 ),
	.combout(\cpu|Add4~33_combout ),
	.cout(\cpu|Add4~34 ));
// synopsys translate_off
defparam \cpu|Add4~33 .lut_mask = 16'h694D;
defparam \cpu|Add4~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \cpu|Mux229~3 (
// Equation(s):
// \cpu|Mux229~3_combout  = (\cpu|Mux231~6_combout  & ((\cpu|Add4~33_combout ))) # (!\cpu|Mux231~6_combout  & (\cpu|Mux229~2_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux231~6_combout ),
	.datac(\cpu|Mux229~2_combout ),
	.datad(\cpu|Add4~33_combout ),
	.cin(gnd),
	.combout(\cpu|Mux229~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux229~3 .lut_mask = 16'hFC30;
defparam \cpu|Mux229~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \cpu|regbank[7][6]~3 (
// Equation(s):
// \cpu|regbank[7][6]~3_combout  = (\cpu|state [3] & (\cpu|Add3~12_combout )) # (!\cpu|state [3] & ((\cpu|Mux229~3_combout )))

	.dataa(\cpu|Add3~12_combout ),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|Mux229~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][6]~3 .lut_mask = 16'hBB88;
defparam \cpu|regbank[7][6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \cpu|regbank[7][6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][6]~3_combout ),
	.asdata(\data_in[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][6] .is_wysiwyg = "true";
defparam \cpu|regbank[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \cpu|Add3~14 (
// Equation(s):
// \cpu|Add3~14_combout  = (\cpu|regbank[7][7]~q  & ((\cpu|state [0] & (!\cpu|Add3~13 )) # (!\cpu|state [0] & (\cpu|Add3~13  & VCC)))) # (!\cpu|regbank[7][7]~q  & ((\cpu|state [0] & ((\cpu|Add3~13 ) # (GND))) # (!\cpu|state [0] & (!\cpu|Add3~13 ))))
// \cpu|Add3~15  = CARRY((\cpu|regbank[7][7]~q  & (\cpu|state [0] & !\cpu|Add3~13 )) # (!\cpu|regbank[7][7]~q  & ((\cpu|state [0]) # (!\cpu|Add3~13 ))))

	.dataa(\cpu|regbank[7][7]~q ),
	.datab(\cpu|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~13 ),
	.combout(\cpu|Add3~14_combout ),
	.cout(\cpu|Add3~15 ));
// synopsys translate_off
defparam \cpu|Add3~14 .lut_mask = 16'h694D;
defparam \cpu|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \cpu|Add4~26 (
// Equation(s):
// \cpu|Add4~26_combout  = (\cpu|ir [11] & ((\cpu|ir [6]))) # (!\cpu|ir [11] & (\cpu|Mux168~4_combout ))

	.dataa(\cpu|ir [11]),
	.datab(gnd),
	.datac(\cpu|Mux168~4_combout ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Add4~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~26 .lut_mask = 16'hFA50;
defparam \cpu|Add4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \cpu|Mux136~0 (
// Equation(s):
// \cpu|Mux136~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[7]~20_combout ))) # (!\cpu|state [3] & (\cpu|Mux228~3_combout )))) # (!\cpu|state [2] & (((\data_in[7]~20_combout ))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux228~3_combout ),
	.datad(\data_in[7]~20_combout ),
	.cin(gnd),
	.combout(\cpu|Mux136~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux136~0 .lut_mask = 16'hFD20;
defparam \cpu|Mux136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N21
dffeas \cpu|regbank[5][7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux136~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][7] .is_wysiwyg = "true";
defparam \cpu|regbank[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \cpu|regbank[6][7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux136~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][7] .is_wysiwyg = "true";
defparam \cpu|regbank[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \cpu|regbank[4][7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux136~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][7] .is_wysiwyg = "true";
defparam \cpu|regbank[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \cpu|Mux152~0 (
// Equation(s):
// \cpu|Mux152~0_combout  = (\cpu|ir [3] & (((\cpu|ir [4])))) # (!\cpu|ir [3] & ((\cpu|ir [4] & (\cpu|regbank[6][7]~q )) # (!\cpu|ir [4] & ((\cpu|regbank[4][7]~q )))))

	.dataa(\cpu|regbank[6][7]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[4][7]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux152~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux152~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \cpu|Mux152~1 (
// Equation(s):
// \cpu|Mux152~1_combout  = (\cpu|ir [3] & ((\cpu|Mux152~0_combout  & (\cpu|regbank[7][7]~q )) # (!\cpu|Mux152~0_combout  & ((\cpu|regbank[5][7]~q ))))) # (!\cpu|ir [3] & (((\cpu|Mux152~0_combout ))))

	.dataa(\cpu|regbank[7][7]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[5][7]~q ),
	.datad(\cpu|Mux152~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux152~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux152~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux152~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \cpu|regbank[0][7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux136~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][7] .is_wysiwyg = "true";
defparam \cpu|regbank[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \cpu|regbank[1][7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux136~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][7] .is_wysiwyg = "true";
defparam \cpu|regbank[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \cpu|Mux152~2 (
// Equation(s):
// \cpu|Mux152~2_combout  = (\cpu|ir [3] & ((\cpu|ir [4]) # ((\cpu|regbank[1][7]~q )))) # (!\cpu|ir [3] & (!\cpu|ir [4] & (\cpu|regbank[0][7]~q )))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][7]~q ),
	.datad(\cpu|regbank[1][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux152~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux152~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux152~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \cpu|regbank[2][7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux136~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][7] .is_wysiwyg = "true";
defparam \cpu|regbank[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \cpu|regbank[3][7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][7] .is_wysiwyg = "true";
defparam \cpu|regbank[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \cpu|Mux152~3 (
// Equation(s):
// \cpu|Mux152~3_combout  = (\cpu|ir [4] & ((\cpu|Mux152~2_combout  & ((\cpu|regbank[3][7]~q ))) # (!\cpu|Mux152~2_combout  & (\cpu|regbank[2][7]~q )))) # (!\cpu|ir [4] & (\cpu|Mux152~2_combout ))

	.dataa(\cpu|ir [4]),
	.datab(\cpu|Mux152~2_combout ),
	.datac(\cpu|regbank[2][7]~q ),
	.datad(\cpu|regbank[3][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux152~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux152~3 .lut_mask = 16'hEC64;
defparam \cpu|Mux152~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \cpu|Add4~25 (
// Equation(s):
// \cpu|Add4~25_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & (\cpu|Mux152~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux152~3_combout )))))

	.dataa(\cpu|ir [5]),
	.datab(\cpu|Mux152~1_combout ),
	.datac(\cpu|Mux152~3_combout ),
	.datad(\cpu|Add4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~25 .lut_mask = 16'h27D8;
defparam \cpu|Add4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \cpu|Add4~35 (
// Equation(s):
// \cpu|Add4~35_combout  = ((\cpu|Add4~26_combout  $ (\cpu|Add4~25_combout  $ (\cpu|Add4~34 )))) # (GND)
// \cpu|Add4~36  = CARRY((\cpu|Add4~26_combout  & ((!\cpu|Add4~34 ) # (!\cpu|Add4~25_combout ))) # (!\cpu|Add4~26_combout  & (!\cpu|Add4~25_combout  & !\cpu|Add4~34 )))

	.dataa(\cpu|Add4~26_combout ),
	.datab(\cpu|Add4~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~34 ),
	.combout(\cpu|Add4~35_combout ),
	.cout(\cpu|Add4~36 ));
// synopsys translate_off
defparam \cpu|Add4~35 .lut_mask = 16'h962B;
defparam \cpu|Add4~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \cpu|Mux152~4 (
// Equation(s):
// \cpu|Mux152~4_combout  = (\cpu|ir [5] & (\cpu|Mux152~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux152~3_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux152~1_combout ),
	.datac(\cpu|ir [5]),
	.datad(\cpu|Mux152~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux152~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux152~4 .lut_mask = 16'hCFC0;
defparam \cpu|Mux152~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \cpu|Mux228~0 (
// Equation(s):
// \cpu|Mux228~0_combout  = (!\cpu|ir [9] & (\cpu|Mux168~4_combout  $ (\cpu|Mux152~4_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux168~4_combout ),
	.datac(\cpu|ir [9]),
	.datad(\cpu|Mux152~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux228~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux228~0 .lut_mask = 16'h030C;
defparam \cpu|Mux228~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \cpu|Mux228~1 (
// Equation(s):
// \cpu|Mux228~1_combout  = (\cpu|Mux231~2_combout  & (!\cpu|ir [11] & ((\cpu|Mux168~4_combout ) # (\cpu|Mux152~4_combout )))) # (!\cpu|Mux231~2_combout  & ((\cpu|ir [11]) # ((\cpu|Mux168~4_combout  & \cpu|Mux152~4_combout ))))

	.dataa(\cpu|Mux231~2_combout ),
	.datab(\cpu|Mux168~4_combout ),
	.datac(\cpu|ir [11]),
	.datad(\cpu|Mux152~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux228~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux228~1 .lut_mask = 16'h5E58;
defparam \cpu|Mux228~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \cpu|Mux228~2 (
// Equation(s):
// \cpu|Mux228~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux228~1_combout  & (\cpu|Mux228~0_combout )) # (!\cpu|Mux228~1_combout  & ((\cpu|Mux152~4_combout ))))) # (!\cpu|Mux231~3_combout  & (((\cpu|Mux228~1_combout ))))

	.dataa(\cpu|Mux228~0_combout ),
	.datab(\cpu|Mux231~3_combout ),
	.datac(\cpu|Mux228~1_combout ),
	.datad(\cpu|Mux152~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux228~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux228~2 .lut_mask = 16'hBCB0;
defparam \cpu|Mux228~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \cpu|Mux228~3 (
// Equation(s):
// \cpu|Mux228~3_combout  = (\cpu|Mux231~6_combout  & (\cpu|Add4~35_combout )) # (!\cpu|Mux231~6_combout  & ((\cpu|Mux228~2_combout )))

	.dataa(\cpu|Mux231~6_combout ),
	.datab(gnd),
	.datac(\cpu|Add4~35_combout ),
	.datad(\cpu|Mux228~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux228~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux228~3 .lut_mask = 16'hF5A0;
defparam \cpu|Mux228~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \cpu|regbank[7][7]~11 (
// Equation(s):
// \cpu|regbank[7][7]~11_combout  = (\cpu|state [3] & (\cpu|Add3~14_combout )) # (!\cpu|state [3] & ((\cpu|Mux228~3_combout )))

	.dataa(\cpu|Add3~14_combout ),
	.datab(\cpu|Mux228~3_combout ),
	.datac(gnd),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|regbank[7][7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][7]~11 .lut_mask = 16'hAACC;
defparam \cpu|regbank[7][7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \cpu|regbank[7][7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][7]~11_combout ),
	.asdata(\data_in[7]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][7] .is_wysiwyg = "true";
defparam \cpu|regbank[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \cpu|Mux168~0 (
// Equation(s):
// \cpu|Mux168~0_combout  = (\cpu|ir [7] & (((\cpu|regbank[6][7]~q ) # (\cpu|ir [6])))) # (!\cpu|ir [7] & (\cpu|regbank[4][7]~q  & ((!\cpu|ir [6]))))

	.dataa(\cpu|regbank[4][7]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[6][7]~q ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux168~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux168~0 .lut_mask = 16'hCCE2;
defparam \cpu|Mux168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \cpu|Mux168~1 (
// Equation(s):
// \cpu|Mux168~1_combout  = (\cpu|ir [6] & ((\cpu|Mux168~0_combout  & (\cpu|regbank[7][7]~q )) # (!\cpu|Mux168~0_combout  & ((\cpu|regbank[5][7]~q ))))) # (!\cpu|ir [6] & (((\cpu|Mux168~0_combout ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|regbank[7][7]~q ),
	.datac(\cpu|regbank[5][7]~q ),
	.datad(\cpu|Mux168~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux168~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux168~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux168~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \cpu|Mux168~2 (
// Equation(s):
// \cpu|Mux168~2_combout  = (\cpu|ir [6] & (((\cpu|regbank[1][7]~q ) # (\cpu|ir [7])))) # (!\cpu|ir [6] & (\cpu|regbank[0][7]~q  & ((!\cpu|ir [7]))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|regbank[0][7]~q ),
	.datac(\cpu|regbank[1][7]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux168~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux168~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux168~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \cpu|Mux168~3 (
// Equation(s):
// \cpu|Mux168~3_combout  = (\cpu|Mux168~2_combout  & (((\cpu|regbank[3][7]~q ) # (!\cpu|ir [7])))) # (!\cpu|Mux168~2_combout  & (\cpu|regbank[2][7]~q  & (\cpu|ir [7])))

	.dataa(\cpu|regbank[2][7]~q ),
	.datab(\cpu|Mux168~2_combout ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|regbank[3][7]~q ),
	.cin(gnd),
	.combout(\cpu|Mux168~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux168~3 .lut_mask = 16'hEC2C;
defparam \cpu|Mux168~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \cpu|Mux168~4 (
// Equation(s):
// \cpu|Mux168~4_combout  = (\cpu|ir [8] & (\cpu|Mux168~1_combout )) # (!\cpu|ir [8] & ((\cpu|Mux168~3_combout )))

	.dataa(\cpu|ir [8]),
	.datab(gnd),
	.datac(\cpu|Mux168~1_combout ),
	.datad(\cpu|Mux168~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux168~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux168~4 .lut_mask = 16'hF5A0;
defparam \cpu|Mux168~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_combout  = (\cpu|ir [7] & ((\cpu|state [2]) # (\cpu|state [3])))

	.dataa(\cpu|state [2]),
	.datab(\cpu|ir [7]),
	.datac(gnd),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~5 .lut_mask = 16'hCC88;
defparam \cpu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \cpu|pc[4]~20 (
// Equation(s):
// \cpu|pc[4]~20_combout  = ((\cpu|pc [4] $ (\cpu|Add0~0_combout  $ (!\cpu|pc[3]~19 )))) # (GND)
// \cpu|pc[4]~21  = CARRY((\cpu|pc [4] & ((\cpu|Add0~0_combout ) # (!\cpu|pc[3]~19 ))) # (!\cpu|pc [4] & (\cpu|Add0~0_combout  & !\cpu|pc[3]~19 )))

	.dataa(\cpu|pc [4]),
	.datab(\cpu|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[3]~19 ),
	.combout(\cpu|pc[4]~20_combout ),
	.cout(\cpu|pc[4]~21 ));
// synopsys translate_off
defparam \cpu|pc[4]~20 .lut_mask = 16'h698E;
defparam \cpu|pc[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \cpu|pc[5]~24 (
// Equation(s):
// \cpu|pc[5]~24_combout  = (\cpu|pc [5] & ((\cpu|Add0~7_combout  & (\cpu|pc[4]~21  & VCC)) # (!\cpu|Add0~7_combout  & (!\cpu|pc[4]~21 )))) # (!\cpu|pc [5] & ((\cpu|Add0~7_combout  & (!\cpu|pc[4]~21 )) # (!\cpu|Add0~7_combout  & ((\cpu|pc[4]~21 ) # (GND)))))
// \cpu|pc[5]~25  = CARRY((\cpu|pc [5] & (!\cpu|Add0~7_combout  & !\cpu|pc[4]~21 )) # (!\cpu|pc [5] & ((!\cpu|pc[4]~21 ) # (!\cpu|Add0~7_combout ))))

	.dataa(\cpu|pc [5]),
	.datab(\cpu|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[4]~21 ),
	.combout(\cpu|pc[5]~24_combout ),
	.cout(\cpu|pc[5]~25 ));
// synopsys translate_off
defparam \cpu|pc[5]~24 .lut_mask = 16'h9617;
defparam \cpu|pc[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \cpu|pc[6]~26 (
// Equation(s):
// \cpu|pc[6]~26_combout  = ((\cpu|Add0~6_combout  $ (\cpu|pc [6] $ (!\cpu|pc[5]~25 )))) # (GND)
// \cpu|pc[6]~27  = CARRY((\cpu|Add0~6_combout  & ((\cpu|pc [6]) # (!\cpu|pc[5]~25 ))) # (!\cpu|Add0~6_combout  & (\cpu|pc [6] & !\cpu|pc[5]~25 )))

	.dataa(\cpu|Add0~6_combout ),
	.datab(\cpu|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[5]~25 ),
	.combout(\cpu|pc[6]~26_combout ),
	.cout(\cpu|pc[6]~27 ));
// synopsys translate_off
defparam \cpu|pc[6]~26 .lut_mask = 16'h698E;
defparam \cpu|pc[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \cpu|pc[7]~28 (
// Equation(s):
// \cpu|pc[7]~28_combout  = (\cpu|Add0~5_combout  & ((\cpu|pc [7] & (\cpu|pc[6]~27  & VCC)) # (!\cpu|pc [7] & (!\cpu|pc[6]~27 )))) # (!\cpu|Add0~5_combout  & ((\cpu|pc [7] & (!\cpu|pc[6]~27 )) # (!\cpu|pc [7] & ((\cpu|pc[6]~27 ) # (GND)))))
// \cpu|pc[7]~29  = CARRY((\cpu|Add0~5_combout  & (!\cpu|pc [7] & !\cpu|pc[6]~27 )) # (!\cpu|Add0~5_combout  & ((!\cpu|pc[6]~27 ) # (!\cpu|pc [7]))))

	.dataa(\cpu|Add0~5_combout ),
	.datab(\cpu|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[6]~27 ),
	.combout(\cpu|pc[7]~28_combout ),
	.cout(\cpu|pc[7]~29 ));
// synopsys translate_off
defparam \cpu|pc[7]~28 .lut_mask = 16'h9617;
defparam \cpu|pc[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \cpu|pc[7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[7]~28_combout ),
	.asdata(\data_in[7]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[7] .is_wysiwyg = "true";
defparam \cpu|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \cpu|Mux196~0 (
// Equation(s):
// \cpu|Mux196~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & ((\cpu|pc [7]))) # (!\cpu|state [1] & (\cpu|Mux152~4_combout ))))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|state [1]),
	.datac(\cpu|Mux152~4_combout ),
	.datad(\cpu|pc [7]),
	.cin(gnd),
	.combout(\cpu|Mux196~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux196~0 .lut_mask = 16'h5410;
defparam \cpu|Mux196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \cpu|Mux196~1 (
// Equation(s):
// \cpu|Mux196~1_combout  = (\cpu|Mux196~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux168~4_combout ))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(gnd),
	.datac(\cpu|Mux168~4_combout ),
	.datad(\cpu|Mux196~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux196~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux196~1 .lut_mask = 16'hFFA0;
defparam \cpu|Mux196~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \ram1|ram~1975feeder (
// Equation(s):
// \ram1|ram~1975feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1975feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1975feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1975feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_lcell_comb \ram1|ram~3415 (
// Equation(s):
// \ram1|ram~3415_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout  & !\cpu|Mux185~1_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3415_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3415 .lut_mask = 16'h0080;
defparam \ram1|ram~3415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \cpu|memwt~0 (
// Equation(s):
// \cpu|memwt~0_combout  = (!\cpu|state [2] & ((\cpu|state [0] & (\cpu|state [1] & !\cpu|state [3])) # (!\cpu|state [0] & ((\cpu|state [3])))))

	.dataa(\cpu|state [1]),
	.datab(\cpu|state [0]),
	.datac(\cpu|state [3]),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|memwt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|memwt~0 .lut_mask = 16'h0038;
defparam \cpu|memwt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \ram1|ram~3471 (
// Equation(s):
// \ram1|ram~3471_combout  = (!\cpu|Mux182~1_combout  & (\cpu|memwt~0_combout  & (\cpu|Mux181~1_combout  & \LessThan1~7_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|memwt~0_combout ),
	.datac(\cpu|Mux181~1_combout ),
	.datad(\LessThan1~7_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3471_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3471 .lut_mask = 16'h4000;
defparam \ram1|ram~3471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \ram1|ram~3533 (
// Equation(s):
// \ram1|ram~3533_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3415_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3415_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3533_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3533 .lut_mask = 16'h8000;
defparam \ram1|ram~3533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \ram1|ram~1975 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1975feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1975 .is_wysiwyg = "true";
defparam \ram1|ram~1975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \ram1|ram~3419 (
// Equation(s):
// \ram1|ram~3419_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout  & (!\cpu|Mux185~1_combout  & !\cpu|Mux184~1_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3419_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3419 .lut_mask = 16'h0008;
defparam \ram1|ram~3419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \ram1|ram~3534 (
// Equation(s):
// \ram1|ram~3534_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & \ram1|ram~3419_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\ram1|ram~3419_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3534_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3534 .lut_mask = 16'h8000;
defparam \ram1|ram~3534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N27
dffeas \ram1|ram~1847 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1847 .is_wysiwyg = "true";
defparam \ram1|ram~1847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneive_lcell_comb \ram1|ram~2716 (
// Equation(s):
// \ram1|ram~2716_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1975_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1847_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1975_q ),
	.datac(\ram1|ram~1847_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2716_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2716 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \ram1|ram~3421 (
// Equation(s):
// \ram1|ram~3421_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout  & \cpu|Mux186~1_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3421_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3421 .lut_mask = 16'h8000;
defparam \ram1|ram~3421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneive_lcell_comb \ram1|ram~3535 (
// Equation(s):
// \ram1|ram~3535_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3421_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3421_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3535_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3535 .lut_mask = 16'h8000;
defparam \ram1|ram~3535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \ram1|ram~2039 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux196~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2039 .is_wysiwyg = "true";
defparam \ram1|ram~2039 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \ram1|ram~3417 (
// Equation(s):
// \ram1|ram~3417_combout  = (!\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout  & (\cpu|Mux187~1_combout  & \cpu|Mux186~1_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3417_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3417 .lut_mask = 16'h4000;
defparam \ram1|ram~3417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \ram1|ram~3532 (
// Equation(s):
// \ram1|ram~3532_combout  = (\ram1|ram~3417_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & \cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3417_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3532_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3532 .lut_mask = 16'h8000;
defparam \ram1|ram~3532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N17
dffeas \ram1|ram~1911 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1911 .is_wysiwyg = "true";
defparam \ram1|ram~1911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneive_lcell_comb \ram1|ram~2717 (
// Equation(s):
// \ram1|ram~2717_combout  = (\ram1|ram~2716_combout  & ((\ram1|ram~2039_q ) # ((!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2716_combout  & (((\ram1|ram~1911_q  & \cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~2716_combout ),
	.datab(\ram1|ram~2039_q ),
	.datac(\ram1|ram~1911_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2717_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2717 .lut_mask = 16'hD8AA;
defparam \ram1|ram~2717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \ram1|ram~2007feeder (
// Equation(s):
// \ram1|ram~2007feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2007feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2007feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~2007feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \ram1|ram~3405 (
// Equation(s):
// \ram1|ram~3405_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux187~1_combout  & (\cpu|Mux185~1_combout  & !\cpu|Mux186~1_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3405_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3405 .lut_mask = 16'h0080;
defparam \ram1|ram~3405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \ram1|ram~3523 (
// Equation(s):
// \ram1|ram~3523_combout  = (\ram1|ram~3405_combout  & (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\ram1|ram~3405_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3523_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3523 .lut_mask = 16'h8000;
defparam \ram1|ram~3523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \ram1|ram~2007 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2007feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2007 .is_wysiwyg = "true";
defparam \ram1|ram~2007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \ram1|ram~3401 (
// Equation(s):
// \ram1|ram~3401_combout  = (\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & (!\cpu|Mux186~1_combout  & \cpu|Mux187~1_combout )))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3401_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3401 .lut_mask = 16'h0200;
defparam \ram1|ram~3401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \ram1|ram~3520 (
// Equation(s):
// \ram1|ram~3520_combout  = (\ram1|ram~3401_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3471_combout  & \cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3401_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3520_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3520 .lut_mask = 16'h8000;
defparam \ram1|ram~3520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \ram1|ram~1879 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1879 .is_wysiwyg = "true";
defparam \ram1|ram~1879 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \ram1|ram~1815feeder (
// Equation(s):
// \ram1|ram~1815feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1815feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1815feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1815feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \ram1|ram~3403 (
// Equation(s):
// \ram1|ram~3403_combout  = (!\cpu|Mux186~1_combout  & (!\cpu|Mux185~1_combout  & (\cpu|Mux187~1_combout  & !\cpu|Mux184~1_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3403_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3403 .lut_mask = 16'h0010;
defparam \ram1|ram~3403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \ram1|ram~3522 (
// Equation(s):
// \ram1|ram~3522_combout  = (\ram1|ram~3403_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & \cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3403_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3522_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3522 .lut_mask = 16'h8000;
defparam \ram1|ram~3522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \ram1|ram~1815 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1815feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1815 .is_wysiwyg = "true";
defparam \ram1|ram~1815 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \ram1|ram~3399 (
// Equation(s):
// \ram1|ram~3399_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & !\cpu|Mux185~1_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3399_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3399 .lut_mask = 16'h0008;
defparam \ram1|ram~3399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \ram1|ram~3521 (
// Equation(s):
// \ram1|ram~3521_combout  = (\ram1|ram~3471_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3399_combout  & \cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3471_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3399_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3521_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3521 .lut_mask = 16'h8000;
defparam \ram1|ram~3521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \ram1|ram~1943 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1943 .is_wysiwyg = "true";
defparam \ram1|ram~1943 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \ram1|ram~2709 (
// Equation(s):
// \ram1|ram~2709_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~1943_q ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~1815_q ))))

	.dataa(\ram1|ram~1815_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1943_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2709_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2709 .lut_mask = 16'hFC22;
defparam \ram1|ram~2709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \ram1|ram~2710 (
// Equation(s):
// \ram1|ram~2710_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2709_combout  & (\ram1|ram~2007_q )) # (!\ram1|ram~2709_combout  & ((\ram1|ram~1879_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2709_combout ))))

	.dataa(\ram1|ram~2007_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1879_q ),
	.datad(\ram1|ram~2709_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2710_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2710 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneive_lcell_comb \ram1|ram~1959feeder (
// Equation(s):
// \ram1|ram~1959feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1959feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1959feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1959feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \ram1|ram~3393 (
// Equation(s):
// \ram1|ram~3393_combout  = (!\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout  & (\cpu|Mux186~1_combout  & !\cpu|Mux187~1_combout )))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3393_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3393 .lut_mask = 16'h0040;
defparam \ram1|ram~3393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \ram1|ram~3524 (
// Equation(s):
// \ram1|ram~3524_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3393_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3393_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3524_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3524 .lut_mask = 16'h8000;
defparam \ram1|ram~3524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \ram1|ram~1959 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1959feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1959 .is_wysiwyg = "true";
defparam \ram1|ram~1959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \ram1|ram~1895feeder (
// Equation(s):
// \ram1|ram~1895feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1895feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1895feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1895feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \ram1|ram~3390 (
// Equation(s):
// \ram1|ram~3390_combout  = (!\cpu|Mux184~1_combout  & (\cpu|Mux186~1_combout  & (\cpu|Mux185~1_combout  & !\cpu|Mux187~1_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3390_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3390 .lut_mask = 16'h0040;
defparam \ram1|ram~3390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \ram1|ram~3525 (
// Equation(s):
// \ram1|ram~3525_combout  = (\ram1|ram~3390_combout  & (\ram1|ram~3471_combout  & (\cpu|Mux182~1_combout  & \cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3390_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3525_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3525 .lut_mask = 16'h8000;
defparam \ram1|ram~3525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \ram1|ram~1895 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1895 .is_wysiwyg = "true";
defparam \ram1|ram~1895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \ram1|ram~3395 (
// Equation(s):
// \ram1|ram~3395_combout  = (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (!\cpu|Mux187~1_combout  & \cpu|Mux186~1_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3395_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3395 .lut_mask = 16'h0100;
defparam \ram1|ram~3395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneive_lcell_comb \ram1|ram~3526 (
// Equation(s):
// \ram1|ram~3526_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & (\ram1|ram~3395_combout  & \cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\ram1|ram~3395_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3526_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3526 .lut_mask = 16'h8000;
defparam \ram1|ram~3526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \ram1|ram~1831 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1831 .is_wysiwyg = "true";
defparam \ram1|ram~1831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \ram1|ram~2711 (
// Equation(s):
// \ram1|ram~2711_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1895_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1831_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1895_q ),
	.datac(\ram1|ram~1831_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2711_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2711 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \ram1|ram~3397 (
// Equation(s):
// \ram1|ram~3397_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux186~1_combout  & (\cpu|Mux185~1_combout  & !\cpu|Mux187~1_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3397_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3397 .lut_mask = 16'h0080;
defparam \ram1|ram~3397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \ram1|ram~3527 (
// Equation(s):
// \ram1|ram~3527_combout  = (\ram1|ram~3471_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3397_combout  & \cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3471_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3397_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3527_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3527 .lut_mask = 16'h8000;
defparam \ram1|ram~3527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \ram1|ram~2023 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2023 .is_wysiwyg = "true";
defparam \ram1|ram~2023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneive_lcell_comb \ram1|ram~2712 (
// Equation(s):
// \ram1|ram~2712_combout  = (\ram1|ram~2711_combout  & (((\ram1|ram~2023_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2711_combout  & (\ram1|ram~1959_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1959_q ),
	.datab(\ram1|ram~2711_combout ),
	.datac(\ram1|ram~2023_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2712_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2712 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \ram1|ram~1927feeder (
// Equation(s):
// \ram1|ram~1927feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1927feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1927feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1927feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \ram1|ram~3409 (
// Equation(s):
// \ram1|ram~3409_combout  = (\cpu|Mux184~1_combout  & (!\cpu|Mux187~1_combout  & (!\cpu|Mux185~1_combout  & !\cpu|Mux186~1_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3409_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3409 .lut_mask = 16'h0002;
defparam \ram1|ram~3409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cycloneive_lcell_comb \ram1|ram~3528 (
// Equation(s):
// \ram1|ram~3528_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3409_combout  & (\ram1|ram~3471_combout  & \cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3409_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3528_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3528 .lut_mask = 16'h8000;
defparam \ram1|ram~3528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \ram1|ram~1927 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1927 .is_wysiwyg = "true";
defparam \ram1|ram~1927 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \ram1|ram~3413 (
// Equation(s):
// \ram1|ram~3413_combout  = (\cpu|Mux185~1_combout  & (!\cpu|Mux186~1_combout  & (\cpu|Mux184~1_combout  & !\cpu|Mux187~1_combout )))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3413_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3413 .lut_mask = 16'h0020;
defparam \ram1|ram~3413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \ram1|ram~3531 (
// Equation(s):
// \ram1|ram~3531_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3413_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3413_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3531_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3531 .lut_mask = 16'h8000;
defparam \ram1|ram~3531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \ram1|ram~1991 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1991 .is_wysiwyg = "true";
defparam \ram1|ram~1991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneive_lcell_comb \ram1|ram~1863feeder (
// Equation(s):
// \ram1|ram~1863feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1863feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1863feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1863feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneive_lcell_comb \ram1|ram~3407 (
// Equation(s):
// \ram1|ram~3407_combout  = (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (!\cpu|Mux184~1_combout  & \cpu|Mux185~1_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3407_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3407 .lut_mask = 16'h0100;
defparam \ram1|ram~3407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \ram1|ram~3529 (
// Equation(s):
// \ram1|ram~3529_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3407_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3407_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3529_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3529 .lut_mask = 16'h8000;
defparam \ram1|ram~3529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \ram1|ram~1863 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1863 .is_wysiwyg = "true";
defparam \ram1|ram~1863 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \ram1|ram~3411 (
// Equation(s):
// \ram1|ram~3411_combout  = (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & (!\cpu|Mux186~1_combout  & !\cpu|Mux187~1_combout )))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3411_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3411 .lut_mask = 16'h0001;
defparam \ram1|ram~3411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \ram1|ram~3530 (
// Equation(s):
// \ram1|ram~3530_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3411_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3411_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3530_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3530 .lut_mask = 16'h8000;
defparam \ram1|ram~3530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N13
dffeas \ram1|ram~1799 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1799 .is_wysiwyg = "true";
defparam \ram1|ram~1799 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneive_lcell_comb \ram1|ram~2713 (
// Equation(s):
// \ram1|ram~2713_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1863_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1799_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1863_q ),
	.datac(\ram1|ram~1799_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2713_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2713 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \ram1|ram~2714 (
// Equation(s):
// \ram1|ram~2714_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2713_combout  & ((\ram1|ram~1991_q ))) # (!\ram1|ram~2713_combout  & (\ram1|ram~1927_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2713_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1927_q ),
	.datac(\ram1|ram~1991_q ),
	.datad(\ram1|ram~2713_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2714_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2714 .lut_mask = 16'hF588;
defparam \ram1|ram~2714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \ram1|ram~2715 (
// Equation(s):
// \ram1|ram~2715_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2712_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2714_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2712_combout ),
	.datad(\ram1|ram~2714_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2715_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2715 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \ram1|ram~2718 (
// Equation(s):
// \ram1|ram~2718_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2715_combout  & (\ram1|ram~2717_combout )) # (!\ram1|ram~2715_combout  & ((\ram1|ram~2710_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2715_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2717_combout ),
	.datac(\ram1|ram~2710_combout ),
	.datad(\ram1|ram~2715_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2718_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2718 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \ram1|ram~1655feeder (
// Equation(s):
// \ram1|ram~1655feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1655feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1655feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1655feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \ram1|ram~3475 (
// Equation(s):
// \ram1|ram~3475_combout  = (!\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3417_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3417_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3475_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3475 .lut_mask = 16'h4000;
defparam \ram1|ram~3475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \ram1|ram~1655 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1655feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1655 .is_wysiwyg = "true";
defparam \ram1|ram~1655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \ram1|ram~3472 (
// Equation(s):
// \ram1|ram~3472_combout  = (\ram1|ram~3390_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & \cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3390_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3472_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3472 .lut_mask = 16'h2000;
defparam \ram1|ram~3472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \ram1|ram~1639 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1639 .is_wysiwyg = "true";
defparam \ram1|ram~1639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \ram1|ram~1623feeder (
// Equation(s):
// \ram1|ram~1623feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1623feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1623feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1623feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \ram1|ram~3473 (
// Equation(s):
// \ram1|ram~3473_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3401_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3401_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3473_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3473 .lut_mask = 16'h0800;
defparam \ram1|ram~3473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \ram1|ram~1623 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1623feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1623 .is_wysiwyg = "true";
defparam \ram1|ram~1623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \ram1|ram~3474 (
// Equation(s):
// \ram1|ram~3474_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3471_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3407_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3407_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3474_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3474 .lut_mask = 16'h0800;
defparam \ram1|ram~3474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \ram1|ram~1607 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1607 .is_wysiwyg = "true";
defparam \ram1|ram~1607 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \ram1|ram~2678 (
// Equation(s):
// \ram1|ram~2678_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1623_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1607_q )))))

	.dataa(\ram1|ram~1623_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1607_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2678_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2678 .lut_mask = 16'hEE30;
defparam \ram1|ram~2678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \ram1|ram~2679 (
// Equation(s):
// \ram1|ram~2679_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2678_combout  & (\ram1|ram~1655_q )) # (!\ram1|ram~2678_combout  & ((\ram1|ram~1639_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2678_combout ))))

	.dataa(\ram1|ram~1655_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1639_q ),
	.datad(\ram1|ram~2678_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2679_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2679 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \ram1|ram~1783feeder (
// Equation(s):
// \ram1|ram~1783feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1783feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1783feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1783feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \ram1|ram~3487 (
// Equation(s):
// \ram1|ram~3487_combout  = (!\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3471_combout  & \ram1|ram~3421_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\ram1|ram~3421_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3487_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3487 .lut_mask = 16'h4000;
defparam \ram1|ram~3487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \ram1|ram~1783 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1783feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1783 .is_wysiwyg = "true";
defparam \ram1|ram~1783 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \ram1|ram~3484 (
// Equation(s):
// \ram1|ram~3484_combout  = (\ram1|ram~3397_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3397_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3484_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3484 .lut_mask = 16'h0080;
defparam \ram1|ram~3484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \ram1|ram~1767 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1767 .is_wysiwyg = "true";
defparam \ram1|ram~1767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \ram1|ram~1751feeder (
// Equation(s):
// \ram1|ram~1751feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1751feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1751feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1751feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \ram1|ram~3485 (
// Equation(s):
// \ram1|ram~3485_combout  = (\ram1|ram~3405_combout  & (\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\ram1|ram~3405_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3485_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3485 .lut_mask = 16'h0800;
defparam \ram1|ram~3485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \ram1|ram~1751 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1751 .is_wysiwyg = "true";
defparam \ram1|ram~1751 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \ram1|ram~3486 (
// Equation(s):
// \ram1|ram~3486_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3413_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3413_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3486_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3486 .lut_mask = 16'h0080;
defparam \ram1|ram~3486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \ram1|ram~1735 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1735 .is_wysiwyg = "true";
defparam \ram1|ram~1735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \ram1|ram~2685 (
// Equation(s):
// \ram1|ram~2685_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1751_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1735_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1751_q ),
	.datac(\ram1|ram~1735_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2685_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2685 .lut_mask = 16'hEE50;
defparam \ram1|ram~2685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \ram1|ram~2686 (
// Equation(s):
// \ram1|ram~2686_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2685_combout  & (\ram1|ram~1783_q )) # (!\ram1|ram~2685_combout  & ((\ram1|ram~1767_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2685_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1783_q ),
	.datac(\ram1|ram~1767_q ),
	.datad(\ram1|ram~2685_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2686_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2686 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \ram1|ram~1559feeder (
// Equation(s):
// \ram1|ram~1559feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1559feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1559feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1559feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \ram1|ram~3480 (
// Equation(s):
// \ram1|ram~3480_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3403_combout  & (\ram1|ram~3471_combout  & \cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3403_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3480_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3480 .lut_mask = 16'h4000;
defparam \ram1|ram~3480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \ram1|ram~1559 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1559feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1559 .is_wysiwyg = "true";
defparam \ram1|ram~1559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \ram1|ram~3483 (
// Equation(s):
// \ram1|ram~3483_combout  = (\ram1|ram~3419_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & \cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3419_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3483_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3483 .lut_mask = 16'h2000;
defparam \ram1|ram~3483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \ram1|ram~1591 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1591 .is_wysiwyg = "true";
defparam \ram1|ram~1591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneive_lcell_comb \ram1|ram~1575feeder (
// Equation(s):
// \ram1|ram~1575feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1575feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1575feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1575feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \ram1|ram~3481 (
// Equation(s):
// \ram1|ram~3481_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3395_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3395_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3481_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3481 .lut_mask = 16'h4000;
defparam \ram1|ram~3481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N15
dffeas \ram1|ram~1575 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1575 .is_wysiwyg = "true";
defparam \ram1|ram~1575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \ram1|ram~3482 (
// Equation(s):
// \ram1|ram~3482_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3411_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3411_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3482_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3482 .lut_mask = 16'h0080;
defparam \ram1|ram~3482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \ram1|ram~1543 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1543 .is_wysiwyg = "true";
defparam \ram1|ram~1543 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \ram1|ram~2682 (
// Equation(s):
// \ram1|ram~2682_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1575_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1543_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1575_q ),
	.datac(\ram1|ram~1543_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2682_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2682 .lut_mask = 16'hEE50;
defparam \ram1|ram~2682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \ram1|ram~2683 (
// Equation(s):
// \ram1|ram~2683_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2682_combout  & ((\ram1|ram~1591_q ))) # (!\ram1|ram~2682_combout  & (\ram1|ram~1559_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2682_combout ))))

	.dataa(\ram1|ram~1559_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1591_q ),
	.datad(\ram1|ram~2682_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2683_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2683 .lut_mask = 16'hF388;
defparam \ram1|ram~2683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \ram1|ram~1687feeder (
// Equation(s):
// \ram1|ram~1687feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1687feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1687feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1687feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \ram1|ram~3476 (
// Equation(s):
// \ram1|ram~3476_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & (\ram1|ram~3399_combout  & \cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\ram1|ram~3399_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3476_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3476 .lut_mask = 16'h4000;
defparam \ram1|ram~3476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \ram1|ram~1687 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1687feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1687 .is_wysiwyg = "true";
defparam \ram1|ram~1687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \ram1|ram~3479 (
// Equation(s):
// \ram1|ram~3479_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3415_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3415_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3479_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3479 .lut_mask = 16'h0800;
defparam \ram1|ram~3479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \ram1|ram~1719 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1719 .is_wysiwyg = "true";
defparam \ram1|ram~1719 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \ram1|ram~1703feeder (
// Equation(s):
// \ram1|ram~1703feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1703feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1703feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1703feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \ram1|ram~3477 (
// Equation(s):
// \ram1|ram~3477_combout  = (!\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3393_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3393_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3477_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3477 .lut_mask = 16'h4000;
defparam \ram1|ram~3477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \ram1|ram~1703 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1703 .is_wysiwyg = "true";
defparam \ram1|ram~1703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \ram1|ram~3478 (
// Equation(s):
// \ram1|ram~3478_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3409_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3409_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3478_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3478 .lut_mask = 16'h4000;
defparam \ram1|ram~3478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N29
dffeas \ram1|ram~1671 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1671 .is_wysiwyg = "true";
defparam \ram1|ram~1671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneive_lcell_comb \ram1|ram~2680 (
// Equation(s):
// \ram1|ram~2680_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1703_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1671_q )))))

	.dataa(\ram1|ram~1703_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1671_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2680_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2680 .lut_mask = 16'hEE30;
defparam \ram1|ram~2680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \ram1|ram~2681 (
// Equation(s):
// \ram1|ram~2681_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2680_combout  & ((\ram1|ram~1719_q ))) # (!\ram1|ram~2680_combout  & (\ram1|ram~1687_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2680_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1687_q ),
	.datac(\ram1|ram~1719_q ),
	.datad(\ram1|ram~2680_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2681_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2681 .lut_mask = 16'hF588;
defparam \ram1|ram~2681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \ram1|ram~2684 (
// Equation(s):
// \ram1|ram~2684_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2681_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~2683_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2683_combout ),
	.datad(\ram1|ram~2681_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2684_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2684 .lut_mask = 16'hBA98;
defparam \ram1|ram~2684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \ram1|ram~2687 (
// Equation(s):
// \ram1|ram~2687_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2684_combout  & ((\ram1|ram~2686_combout ))) # (!\ram1|ram~2684_combout  & (\ram1|ram~2679_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2684_combout ))))

	.dataa(\ram1|ram~2679_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2686_combout ),
	.datad(\ram1|ram~2684_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2687_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2687 .lut_mask = 16'hF388;
defparam \ram1|ram~2687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \ram1|ram~1239feeder (
// Equation(s):
// \ram1|ram~1239feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1239feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \ram1|ram~3516 (
// Equation(s):
// \ram1|ram~3516_combout  = (\ram1|ram~3405_combout  & (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\ram1|ram~3405_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3516_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3516 .lut_mask = 16'h0200;
defparam \ram1|ram~3516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N5
dffeas \ram1|ram~1239 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1239 .is_wysiwyg = "true";
defparam \ram1|ram~1239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \ram1|ram~1255feeder (
// Equation(s):
// \ram1|ram~1255feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1255feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1255feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1255feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \ram1|ram~3517 (
// Equation(s):
// \ram1|ram~3517_combout  = (\ram1|ram~3397_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3397_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3517_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3517 .lut_mask = 16'h0020;
defparam \ram1|ram~3517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \ram1|ram~1255 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1255 .is_wysiwyg = "true";
defparam \ram1|ram~1255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \ram1|ram~3518 (
// Equation(s):
// \ram1|ram~3518_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & (!\cpu|Mux182~1_combout  & \ram1|ram~3413_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3413_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3518_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3518 .lut_mask = 16'h0400;
defparam \ram1|ram~3518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \ram1|ram~1223 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1223 .is_wysiwyg = "true";
defparam \ram1|ram~1223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \ram1|ram~2705 (
// Equation(s):
// \ram1|ram~2705_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1255_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1223_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1255_q ),
	.datac(\ram1|ram~1223_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2705_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2705 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \ram1|ram~3519 (
// Equation(s):
// \ram1|ram~3519_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3421_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3421_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3519_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3519 .lut_mask = 16'h0400;
defparam \ram1|ram~3519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \ram1|ram~1271 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1271 .is_wysiwyg = "true";
defparam \ram1|ram~1271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \ram1|ram~2706 (
// Equation(s):
// \ram1|ram~2706_combout  = (\ram1|ram~2705_combout  & (((\ram1|ram~1271_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2705_combout  & (\ram1|ram~1239_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1239_q ),
	.datab(\ram1|ram~2705_combout ),
	.datac(\ram1|ram~1271_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2706_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2706 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneive_lcell_comb \ram1|ram~1191feeder (
// Equation(s):
// \ram1|ram~1191feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1191feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneive_lcell_comb \ram1|ram~3504 (
// Equation(s):
// \ram1|ram~3504_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3393_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3393_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3504_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3504 .lut_mask = 16'h0040;
defparam \ram1|ram~3504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \ram1|ram~1191 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1191 .is_wysiwyg = "true";
defparam \ram1|ram~1191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneive_lcell_comb \ram1|ram~3507 (
// Equation(s):
// \ram1|ram~3507_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & (\ram1|ram~3415_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\ram1|ram~3415_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3507_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3507 .lut_mask = 16'h0040;
defparam \ram1|ram~3507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \ram1|ram~1207 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1207 .is_wysiwyg = "true";
defparam \ram1|ram~1207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \ram1|ram~1175feeder (
// Equation(s):
// \ram1|ram~1175feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1175feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \ram1|ram~3505 (
// Equation(s):
// \ram1|ram~3505_combout  = (\ram1|ram~3399_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3399_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3505_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3505 .lut_mask = 16'h0020;
defparam \ram1|ram~3505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \ram1|ram~1175 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1175 .is_wysiwyg = "true";
defparam \ram1|ram~1175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \ram1|ram~3506 (
// Equation(s):
// \ram1|ram~3506_combout  = (\ram1|ram~3409_combout  & (\ram1|ram~3471_combout  & (!\cpu|Mux183~1_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3409_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3506_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3506 .lut_mask = 16'h0008;
defparam \ram1|ram~3506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \ram1|ram~1159 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1159 .is_wysiwyg = "true";
defparam \ram1|ram~1159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \ram1|ram~2698 (
// Equation(s):
// \ram1|ram~2698_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1175_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1159_q )))))

	.dataa(\ram1|ram~1175_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1159_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2698_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2698 .lut_mask = 16'hEE30;
defparam \ram1|ram~2698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \ram1|ram~2699 (
// Equation(s):
// \ram1|ram~2699_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2698_combout  & ((\ram1|ram~1207_q ))) # (!\ram1|ram~2698_combout  & (\ram1|ram~1191_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2698_combout ))))

	.dataa(\ram1|ram~1191_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1207_q ),
	.datad(\ram1|ram~2698_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2699_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2699 .lut_mask = 16'hF388;
defparam \ram1|ram~2699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \ram1|ram~3721 (
// Equation(s):
// \ram1|ram~3721_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3721_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3721 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \ram1|ram~3512 (
// Equation(s):
// \ram1|ram~3512_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3471_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3395_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3395_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3512_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3512 .lut_mask = 16'h0400;
defparam \ram1|ram~3512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \ram1|ram~1063 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3721_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1063 .is_wysiwyg = "true";
defparam \ram1|ram~1063 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \ram1|ram~3515 (
// Equation(s):
// \ram1|ram~3515_combout  = (\ram1|ram~3419_combout  & (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\ram1|ram~3419_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3515_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3515 .lut_mask = 16'h0200;
defparam \ram1|ram~3515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \ram1|ram~1079 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1079 .is_wysiwyg = "true";
defparam \ram1|ram~1079 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneive_lcell_comb \ram1|ram~1047feeder (
// Equation(s):
// \ram1|ram~1047feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1047feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1047feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1047feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \ram1|ram~3513 (
// Equation(s):
// \ram1|ram~3513_combout  = (\ram1|ram~3403_combout  & (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\ram1|ram~3403_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3513_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3513 .lut_mask = 16'h0200;
defparam \ram1|ram~3513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \ram1|ram~1047 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1047feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1047 .is_wysiwyg = "true";
defparam \ram1|ram~1047 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \ram1|ram~3514 (
// Equation(s):
// \ram1|ram~3514_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3411_combout  & (!\cpu|Mux182~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3411_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3514_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3514 .lut_mask = 16'h0400;
defparam \ram1|ram~3514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \ram1|ram~1031 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1031 .is_wysiwyg = "true";
defparam \ram1|ram~1031 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \ram1|ram~2702 (
// Equation(s):
// \ram1|ram~2702_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1047_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1031_q )))))

	.dataa(\ram1|ram~1047_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1031_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2702_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2702 .lut_mask = 16'hEE30;
defparam \ram1|ram~2702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \ram1|ram~2703 (
// Equation(s):
// \ram1|ram~2703_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2702_combout  & ((\ram1|ram~1079_q ))) # (!\ram1|ram~2702_combout  & (!\ram1|ram~1063_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2702_combout ))))

	.dataa(\ram1|ram~1063_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1079_q ),
	.datad(\ram1|ram~2702_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2703_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2703 .lut_mask = 16'hF344;
defparam \ram1|ram~2703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \ram1|ram~1111feeder (
// Equation(s):
// \ram1|ram~1111feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1111feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \ram1|ram~3508 (
// Equation(s):
// \ram1|ram~3508_combout  = (\ram1|ram~3471_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3401_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3471_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3401_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3508_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3508 .lut_mask = 16'h0020;
defparam \ram1|ram~3508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \ram1|ram~1111 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1111 .is_wysiwyg = "true";
defparam \ram1|ram~1111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \ram1|ram~3511 (
// Equation(s):
// \ram1|ram~3511_combout  = (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3417_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3417_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3511_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3511 .lut_mask = 16'h1000;
defparam \ram1|ram~3511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \ram1|ram~1143 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1143 .is_wysiwyg = "true";
defparam \ram1|ram~1143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \ram1|ram~1127feeder (
// Equation(s):
// \ram1|ram~1127feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1127feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \ram1|ram~3509 (
// Equation(s):
// \ram1|ram~3509_combout  = (\ram1|ram~3390_combout  & (\ram1|ram~3471_combout  & (!\cpu|Mux182~1_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3390_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3509_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3509 .lut_mask = 16'h0008;
defparam \ram1|ram~3509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \ram1|ram~1127 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1127 .is_wysiwyg = "true";
defparam \ram1|ram~1127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \ram1|ram~3510 (
// Equation(s):
// \ram1|ram~3510_combout  = (\ram1|ram~3471_combout  & (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3407_combout )))

	.dataa(\ram1|ram~3471_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3407_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3510_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3510 .lut_mask = 16'h0200;
defparam \ram1|ram~3510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \ram1|ram~1095 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1095_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1095 .is_wysiwyg = "true";
defparam \ram1|ram~1095 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \ram1|ram~2700 (
// Equation(s):
// \ram1|ram~2700_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1127_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1095_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1127_q ),
	.datac(\ram1|ram~1095_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2700_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2700 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \ram1|ram~2701 (
// Equation(s):
// \ram1|ram~2701_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2700_combout  & ((\ram1|ram~1143_q ))) # (!\ram1|ram~2700_combout  & (\ram1|ram~1111_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2700_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1111_q ),
	.datac(\ram1|ram~1143_q ),
	.datad(\ram1|ram~2700_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2701_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2701 .lut_mask = 16'hF588;
defparam \ram1|ram~2701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \ram1|ram~2704 (
// Equation(s):
// \ram1|ram~2704_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~2701_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2703_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2703_combout ),
	.datad(\ram1|ram~2701_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2704_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2704 .lut_mask = 16'hDC98;
defparam \ram1|ram~2704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \ram1|ram~2707 (
// Equation(s):
// \ram1|ram~2707_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2704_combout  & (\ram1|ram~2706_combout )) # (!\ram1|ram~2704_combout  & ((\ram1|ram~2699_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2704_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2706_combout ),
	.datac(\ram1|ram~2699_combout ),
	.datad(\ram1|ram~2704_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2707_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2707 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \ram1|ram~1463feeder (
// Equation(s):
// \ram1|ram~1463feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1463feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1463feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1463feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \ram1|ram~3500 (
// Equation(s):
// \ram1|ram~3500_combout  = (\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3415_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3415_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3500_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3500 .lut_mask = 16'h2000;
defparam \ram1|ram~3500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \ram1|ram~1463 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1463 .is_wysiwyg = "true";
defparam \ram1|ram~1463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \ram1|ram~1399feeder (
// Equation(s):
// \ram1|ram~1399feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1399feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1399feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1399feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \ram1|ram~3501 (
// Equation(s):
// \ram1|ram~3501_combout  = (\ram1|ram~3417_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3417_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3501_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3501 .lut_mask = 16'h0080;
defparam \ram1|ram~3501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \ram1|ram~1399 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1399 .is_wysiwyg = "true";
defparam \ram1|ram~1399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \ram1|ram~3502 (
// Equation(s):
// \ram1|ram~3502_combout  = (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & \ram1|ram~3419_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\ram1|ram~3419_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3502_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3502 .lut_mask = 16'h4000;
defparam \ram1|ram~3502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \ram1|ram~1335 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1335 .is_wysiwyg = "true";
defparam \ram1|ram~1335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \ram1|ram~2695 (
// Equation(s):
// \ram1|ram~2695_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1399_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1335_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1399_q ),
	.datac(\ram1|ram~1335_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2695_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2695 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \ram1|ram~3503 (
// Equation(s):
// \ram1|ram~3503_combout  = (\ram1|ram~3421_combout  & (\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\ram1|ram~3421_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3503_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3503 .lut_mask = 16'h0800;
defparam \ram1|ram~3503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \ram1|ram~1527 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1527 .is_wysiwyg = "true";
defparam \ram1|ram~1527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \ram1|ram~2696 (
// Equation(s):
// \ram1|ram~2696_combout  = (\ram1|ram~2695_combout  & (((\ram1|ram~1527_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2695_combout  & (\ram1|ram~1463_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1463_q ),
	.datab(\ram1|ram~2695_combout ),
	.datac(\ram1|ram~1527_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2696_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2696 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \ram1|ram~1511feeder (
// Equation(s):
// \ram1|ram~1511feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1511feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1511feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1511feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \ram1|ram~3491 (
// Equation(s):
// \ram1|ram~3491_combout  = (\ram1|ram~3397_combout  & (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\ram1|ram~3397_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3491_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3491 .lut_mask = 16'h2000;
defparam \ram1|ram~3491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \ram1|ram~1511 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1511feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1511 .is_wysiwyg = "true";
defparam \ram1|ram~1511 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \ram1|ram~3488 (
// Equation(s):
// \ram1|ram~3488_combout  = (\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3390_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3390_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3488_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3488 .lut_mask = 16'h2000;
defparam \ram1|ram~3488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \ram1|ram~1383 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1383 .is_wysiwyg = "true";
defparam \ram1|ram~1383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \ram1|ram~1447feeder (
// Equation(s):
// \ram1|ram~1447feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1447feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1447feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1447feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \ram1|ram~3489 (
// Equation(s):
// \ram1|ram~3489_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3393_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3393_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3489_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3489 .lut_mask = 16'h0080;
defparam \ram1|ram~3489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \ram1|ram~1447 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1447 .is_wysiwyg = "true";
defparam \ram1|ram~1447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \ram1|ram~3490 (
// Equation(s):
// \ram1|ram~3490_combout  = (\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3395_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3395_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3490_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3490 .lut_mask = 16'h2000;
defparam \ram1|ram~3490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \ram1|ram~1319 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1319 .is_wysiwyg = "true";
defparam \ram1|ram~1319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \ram1|ram~2688 (
// Equation(s):
// \ram1|ram~2688_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1447_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1319_q )))))

	.dataa(\ram1|ram~1447_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1319_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2688_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2688 .lut_mask = 16'hEE30;
defparam \ram1|ram~2688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \ram1|ram~2689 (
// Equation(s):
// \ram1|ram~2689_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2688_combout  & (\ram1|ram~1511_q )) # (!\ram1|ram~2688_combout  & ((\ram1|ram~1383_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2688_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1511_q ),
	.datac(\ram1|ram~1383_q ),
	.datad(\ram1|ram~2688_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2689_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2689 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \ram1|ram~1351feeder (
// Equation(s):
// \ram1|ram~1351feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1351feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1351feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1351feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \ram1|ram~3496 (
// Equation(s):
// \ram1|ram~3496_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & (!\cpu|Mux182~1_combout  & \ram1|ram~3407_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3471_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3407_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3496_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3496 .lut_mask = 16'h0800;
defparam \ram1|ram~3496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \ram1|ram~1351 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1351 .is_wysiwyg = "true";
defparam \ram1|ram~1351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \ram1|ram~3499 (
// Equation(s):
// \ram1|ram~3499_combout  = (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3413_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3413_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3499_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3499 .lut_mask = 16'h4000;
defparam \ram1|ram~3499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \ram1|ram~1479 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1479 .is_wysiwyg = "true";
defparam \ram1|ram~1479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \ram1|ram~1415feeder (
// Equation(s):
// \ram1|ram~1415feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1415feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1415feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1415feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneive_lcell_comb \ram1|ram~3497 (
// Equation(s):
// \ram1|ram~3497_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3409_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3409_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3497_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3497 .lut_mask = 16'h0080;
defparam \ram1|ram~3497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \ram1|ram~1415 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1415 .is_wysiwyg = "true";
defparam \ram1|ram~1415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \ram1|ram~3498 (
// Equation(s):
// \ram1|ram~3498_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3411_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3411_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3498_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3498 .lut_mask = 16'h4000;
defparam \ram1|ram~3498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \ram1|ram~1287 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1287 .is_wysiwyg = "true";
defparam \ram1|ram~1287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \ram1|ram~2692 (
// Equation(s):
// \ram1|ram~2692_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1415_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1287_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1415_q ),
	.datac(\ram1|ram~1287_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2692_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2692 .lut_mask = 16'hEE50;
defparam \ram1|ram~2692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \ram1|ram~2693 (
// Equation(s):
// \ram1|ram~2693_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2692_combout  & ((\ram1|ram~1479_q ))) # (!\ram1|ram~2692_combout  & (\ram1|ram~1351_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2692_combout ))))

	.dataa(\ram1|ram~1351_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1479_q ),
	.datad(\ram1|ram~2692_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2693_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2693 .lut_mask = 16'hF388;
defparam \ram1|ram~2693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \ram1|ram~1431feeder (
// Equation(s):
// \ram1|ram~1431feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1431feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1431feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1431feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \ram1|ram~3492 (
// Equation(s):
// \ram1|ram~3492_combout  = (\ram1|ram~3399_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3471_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3399_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3471_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3492_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3492 .lut_mask = 16'h0080;
defparam \ram1|ram~3492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N13
dffeas \ram1|ram~1431 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1431 .is_wysiwyg = "true";
defparam \ram1|ram~1431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \ram1|ram~3495 (
// Equation(s):
// \ram1|ram~3495_combout  = (\ram1|ram~3405_combout  & (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\ram1|ram~3405_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3495_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3495 .lut_mask = 16'h2000;
defparam \ram1|ram~3495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \ram1|ram~1495 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1495 .is_wysiwyg = "true";
defparam \ram1|ram~1495 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \ram1|ram~1367feeder (
// Equation(s):
// \ram1|ram~1367feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1367feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \ram1|ram~3493 (
// Equation(s):
// \ram1|ram~3493_combout  = (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3401_combout  & \ram1|ram~3471_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3401_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3493_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3493 .lut_mask = 16'h4000;
defparam \ram1|ram~3493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \ram1|ram~1367 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1367 .is_wysiwyg = "true";
defparam \ram1|ram~1367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneive_lcell_comb \ram1|ram~3494 (
// Equation(s):
// \ram1|ram~3494_combout  = (\ram1|ram~3403_combout  & (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3471_combout )))

	.dataa(\ram1|ram~3403_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3494_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3494 .lut_mask = 16'h2000;
defparam \ram1|ram~3494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \ram1|ram~1303 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1303 .is_wysiwyg = "true";
defparam \ram1|ram~1303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \ram1|ram~2690 (
// Equation(s):
// \ram1|ram~2690_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1367_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1303_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1367_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1303_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2690_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2690 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \ram1|ram~2691 (
// Equation(s):
// \ram1|ram~2691_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2690_combout  & ((\ram1|ram~1495_q ))) # (!\ram1|ram~2690_combout  & (\ram1|ram~1431_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2690_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1431_q ),
	.datac(\ram1|ram~1495_q ),
	.datad(\ram1|ram~2690_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2691_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2691 .lut_mask = 16'hF588;
defparam \ram1|ram~2691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \ram1|ram~2694 (
// Equation(s):
// \ram1|ram~2694_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2691_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (\ram1|ram~2693_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2693_combout ),
	.datad(\ram1|ram~2691_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2694_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2694 .lut_mask = 16'hBA98;
defparam \ram1|ram~2694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \ram1|ram~2697 (
// Equation(s):
// \ram1|ram~2697_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2694_combout  & (\ram1|ram~2696_combout )) # (!\ram1|ram~2694_combout  & ((\ram1|ram~2689_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2694_combout ))))

	.dataa(\ram1|ram~2696_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2689_combout ),
	.datad(\ram1|ram~2694_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2697_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2697 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \ram1|ram~2708 (
// Equation(s):
// \ram1|ram~2708_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout )) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & ((\ram1|ram~2697_combout ))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~2707_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2707_combout ),
	.datad(\ram1|ram~2697_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2708_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2708 .lut_mask = 16'hDC98;
defparam \ram1|ram~2708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \ram1|ram~2719 (
// Equation(s):
// \ram1|ram~2719_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2708_combout  & (\ram1|ram~2718_combout )) # (!\ram1|ram~2708_combout  & ((\ram1|ram~2687_combout ))))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~2708_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~2718_combout ),
	.datac(\ram1|ram~2687_combout ),
	.datad(\ram1|ram~2708_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2719_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2719 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \ram1|ram~487feeder (
// Equation(s):
// \ram1|ram~487feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~487feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~487feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~487feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \ram1|ram~3391 (
// Equation(s):
// \ram1|ram~3391_combout  = (\cpu|memwt~0_combout  & (!\cpu|Mux181~1_combout  & \LessThan1~7_combout ))

	.dataa(gnd),
	.datab(\cpu|memwt~0_combout ),
	.datac(\cpu|Mux181~1_combout ),
	.datad(\LessThan1~7_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3391_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3391 .lut_mask = 16'h0C00;
defparam \ram1|ram~3391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \ram1|ram~3398 (
// Equation(s):
// \ram1|ram~3398_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3397_combout  & (\ram1|ram~3391_combout  & \cpu|Mux183~1_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3397_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3398_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3398 .lut_mask = 16'h4000;
defparam \ram1|ram~3398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N27
dffeas \ram1|ram~487 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~487 .is_wysiwyg = "true";
defparam \ram1|ram~487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \ram1|ram~3392 (
// Equation(s):
// \ram1|ram~3392_combout  = (\ram1|ram~3390_combout  & (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\ram1|ram~3390_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3392_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3392 .lut_mask = 16'h2000;
defparam \ram1|ram~3392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \ram1|ram~359 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~359 .is_wysiwyg = "true";
defparam \ram1|ram~359 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \ram1|ram~3707 (
// Equation(s):
// \ram1|ram~3707_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3707_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3707 .lut_mask = 16'h00FF;
defparam \ram1|ram~3707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \ram1|ram~3394 (
// Equation(s):
// \ram1|ram~3394_combout  = (\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3393_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3393_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3394_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3394 .lut_mask = 16'h2000;
defparam \ram1|ram~3394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N5
dffeas \ram1|ram~423 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3707_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~423 .is_wysiwyg = "true";
defparam \ram1|ram~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \ram1|ram~3396 (
// Equation(s):
// \ram1|ram~3396_combout  = (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & \ram1|ram~3395_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\ram1|ram~3395_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3396_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3396 .lut_mask = 16'h4000;
defparam \ram1|ram~3396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \ram1|ram~295 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~295 .is_wysiwyg = "true";
defparam \ram1|ram~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \ram1|ram~2636 (
// Equation(s):
// \ram1|ram~2636_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~423_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~295_q )))))

	.dataa(\ram1|ram~423_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~295_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2636_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2636 .lut_mask = 16'hDD30;
defparam \ram1|ram~2636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \ram1|ram~2637 (
// Equation(s):
// \ram1|ram~2637_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2636_combout  & (\ram1|ram~487_q )) # (!\ram1|ram~2636_combout  & ((\ram1|ram~359_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2636_combout ))))

	.dataa(\ram1|ram~487_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~359_q ),
	.datad(\ram1|ram~2636_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2637_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2637 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \ram1|ram~503feeder (
// Equation(s):
// \ram1|ram~503feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~503feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~503feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~503feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \ram1|ram~3422 (
// Equation(s):
// \ram1|ram~3422_combout  = (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3421_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3421_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3422_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3422 .lut_mask = 16'h4000;
defparam \ram1|ram~3422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \ram1|ram~503 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~503 .is_wysiwyg = "true";
defparam \ram1|ram~503 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \ram1|ram~3416 (
// Equation(s):
// \ram1|ram~3416_combout  = (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3415_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3415_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3416_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3416 .lut_mask = 16'h4000;
defparam \ram1|ram~3416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \ram1|ram~439 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~439 .is_wysiwyg = "true";
defparam \ram1|ram~439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \ram1|ram~375feeder (
// Equation(s):
// \ram1|ram~375feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~375feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \ram1|ram~3418 (
// Equation(s):
// \ram1|ram~3418_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3417_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3417_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3418_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3418 .lut_mask = 16'h4000;
defparam \ram1|ram~3418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \ram1|ram~375 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~375 .is_wysiwyg = "true";
defparam \ram1|ram~375 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \ram1|ram~3420 (
// Equation(s):
// \ram1|ram~3420_combout  = (\ram1|ram~3391_combout  & (\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & \ram1|ram~3419_combout )))

	.dataa(\ram1|ram~3391_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3419_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3420_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3420 .lut_mask = 16'h0800;
defparam \ram1|ram~3420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \ram1|ram~311 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~311 .is_wysiwyg = "true";
defparam \ram1|ram~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \ram1|ram~2643 (
// Equation(s):
// \ram1|ram~2643_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~375_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~311_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~375_q ),
	.datac(\ram1|ram~311_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2643_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2643 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \ram1|ram~2644 (
// Equation(s):
// \ram1|ram~2644_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2643_combout  & (\ram1|ram~503_q )) # (!\ram1|ram~2643_combout  & ((\ram1|ram~439_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2643_combout ))))

	.dataa(\ram1|ram~503_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~439_q ),
	.datad(\ram1|ram~2643_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2644_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2644 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \ram1|ram~407feeder (
// Equation(s):
// \ram1|ram~407feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~407feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~407feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~407feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \ram1|ram~3400 (
// Equation(s):
// \ram1|ram~3400_combout  = (\ram1|ram~3399_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & \cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3399_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3400_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3400 .lut_mask = 16'h2000;
defparam \ram1|ram~3400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \ram1|ram~407 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~407 .is_wysiwyg = "true";
defparam \ram1|ram~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \ram1|ram~3406 (
// Equation(s):
// \ram1|ram~3406_combout  = (\ram1|ram~3405_combout  & (\ram1|ram~3391_combout  & (!\cpu|Mux182~1_combout  & \cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3405_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3406_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3406 .lut_mask = 16'h0800;
defparam \ram1|ram~3406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \ram1|ram~471 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~471 .is_wysiwyg = "true";
defparam \ram1|ram~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \ram1|ram~3708 (
// Equation(s):
// \ram1|ram~3708_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3708_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3708 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneive_lcell_comb \ram1|ram~3402 (
// Equation(s):
// \ram1|ram~3402_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3401_combout  & (\ram1|ram~3391_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3401_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3402_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3402 .lut_mask = 16'h0080;
defparam \ram1|ram~3402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N27
dffeas \ram1|ram~343 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3708_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~343 .is_wysiwyg = "true";
defparam \ram1|ram~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \ram1|ram~3404 (
// Equation(s):
// \ram1|ram~3404_combout  = (\ram1|ram~3403_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3403_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3404_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3404 .lut_mask = 16'h0080;
defparam \ram1|ram~3404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N9
dffeas \ram1|ram~279 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~279 .is_wysiwyg = "true";
defparam \ram1|ram~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \ram1|ram~2638 (
// Equation(s):
// \ram1|ram~2638_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~343_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~279_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~343_q ),
	.datac(\ram1|ram~279_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2638_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2638 .lut_mask = 16'hBB50;
defparam \ram1|ram~2638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \ram1|ram~2639 (
// Equation(s):
// \ram1|ram~2639_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2638_combout  & ((\ram1|ram~471_q ))) # (!\ram1|ram~2638_combout  & (\ram1|ram~407_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2638_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~407_q ),
	.datac(\ram1|ram~471_q ),
	.datad(\ram1|ram~2638_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2639_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2639 .lut_mask = 16'hF588;
defparam \ram1|ram~2639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneive_lcell_comb \ram1|ram~327feeder (
// Equation(s):
// \ram1|ram~327feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~327feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~327feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~327feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneive_lcell_comb \ram1|ram~3408 (
// Equation(s):
// \ram1|ram~3408_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3407_combout  & (\ram1|ram~3391_combout  & \cpu|Mux183~1_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3407_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3408_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3408 .lut_mask = 16'h4000;
defparam \ram1|ram~3408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \ram1|ram~327 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~327 .is_wysiwyg = "true";
defparam \ram1|ram~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneive_lcell_comb \ram1|ram~3414 (
// Equation(s):
// \ram1|ram~3414_combout  = (!\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & \ram1|ram~3413_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\ram1|ram~3413_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3414_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3414 .lut_mask = 16'h4000;
defparam \ram1|ram~3414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N9
dffeas \ram1|ram~455 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~455 .is_wysiwyg = "true";
defparam \ram1|ram~455 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \ram1|ram~391feeder (
// Equation(s):
// \ram1|ram~391feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~391feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~391feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~391feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \ram1|ram~3410 (
// Equation(s):
// \ram1|ram~3410_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3409_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3409_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3410_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3410 .lut_mask = 16'h4000;
defparam \ram1|ram~3410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N29
dffeas \ram1|ram~391 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~391feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~391 .is_wysiwyg = "true";
defparam \ram1|ram~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \ram1|ram~3412 (
// Equation(s):
// \ram1|ram~3412_combout  = (\ram1|ram~3391_combout  & (\ram1|ram~3411_combout  & (\cpu|Mux183~1_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3391_combout ),
	.datab(\ram1|ram~3411_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3412_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3412 .lut_mask = 16'h0080;
defparam \ram1|ram~3412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N3
dffeas \ram1|ram~263 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~263 .is_wysiwyg = "true";
defparam \ram1|ram~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \ram1|ram~2640 (
// Equation(s):
// \ram1|ram~2640_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~391_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~263_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~391_q ),
	.datac(\ram1|ram~263_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2640_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2640 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \ram1|ram~2641 (
// Equation(s):
// \ram1|ram~2641_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2640_combout  & ((\ram1|ram~455_q ))) # (!\ram1|ram~2640_combout  & (\ram1|ram~327_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2640_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~327_q ),
	.datac(\ram1|ram~455_q ),
	.datad(\ram1|ram~2640_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2641_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2641 .lut_mask = 16'hF588;
defparam \ram1|ram~2641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \ram1|ram~2642 (
// Equation(s):
// \ram1|ram~2642_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~2639_combout )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~2641_combout )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2639_combout ),
	.datad(\ram1|ram~2641_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2642_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2642 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \ram1|ram~2645 (
// Equation(s):
// \ram1|ram~2645_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2642_combout  & ((\ram1|ram~2644_combout ))) # (!\ram1|ram~2642_combout  & (\ram1|ram~2637_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2642_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2637_combout ),
	.datac(\ram1|ram~2644_combout ),
	.datad(\ram1|ram~2642_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2645_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2645 .lut_mask = 16'hF588;
defparam \ram1|ram~2645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \ram1|ram~3710 (
// Equation(s):
// \ram1|ram~3710_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3710_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3710 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \ram1|ram~3426 (
// Equation(s):
// \ram1|ram~3426_combout  = (\ram1|ram~3391_combout  & (\ram1|ram~3417_combout  & (\cpu|Mux182~1_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3391_combout ),
	.datab(\ram1|ram~3417_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3426_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3426 .lut_mask = 16'h0080;
defparam \ram1|ram~3426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N3
dffeas \ram1|ram~631 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3710_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~631 .is_wysiwyg = "true";
defparam \ram1|ram~631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \ram1|ram~615feeder (
// Equation(s):
// \ram1|ram~615feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~615feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~615feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~615feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \ram1|ram~3423 (
// Equation(s):
// \ram1|ram~3423_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & (\ram1|ram~3390_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\ram1|ram~3390_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3423_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3423 .lut_mask = 16'h0080;
defparam \ram1|ram~3423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N1
dffeas \ram1|ram~615 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~615feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~615 .is_wysiwyg = "true";
defparam \ram1|ram~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \ram1|ram~3709 (
// Equation(s):
// \ram1|ram~3709_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3709_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3709 .lut_mask = 16'h00FF;
defparam \ram1|ram~3709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \ram1|ram~3424 (
// Equation(s):
// \ram1|ram~3424_combout  = (\ram1|ram~3391_combout  & (\ram1|ram~3401_combout  & (\cpu|Mux182~1_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3391_combout ),
	.datab(\ram1|ram~3401_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3424_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3424 .lut_mask = 16'h0080;
defparam \ram1|ram~3424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N13
dffeas \ram1|ram~599 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3709_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~599 .is_wysiwyg = "true";
defparam \ram1|ram~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \ram1|ram~3425 (
// Equation(s):
// \ram1|ram~3425_combout  = (\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & \ram1|ram~3407_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\ram1|ram~3407_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3425_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3425 .lut_mask = 16'h2000;
defparam \ram1|ram~3425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \ram1|ram~583 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~583 .is_wysiwyg = "true";
defparam \ram1|ram~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \ram1|ram~2646 (
// Equation(s):
// \ram1|ram~2646_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~599_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~583_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~599_q ),
	.datac(\ram1|ram~583_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2646_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2646 .lut_mask = 16'hBB50;
defparam \ram1|ram~2646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \ram1|ram~2647 (
// Equation(s):
// \ram1|ram~2647_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2646_combout  & (!\ram1|ram~631_q )) # (!\ram1|ram~2646_combout  & ((\ram1|ram~615_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2646_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~631_q ),
	.datac(\ram1|ram~615_q ),
	.datad(\ram1|ram~2646_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2647_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2647 .lut_mask = 16'h77A0;
defparam \ram1|ram~2647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \ram1|ram~743feeder (
// Equation(s):
// \ram1|ram~743feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~743feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~743feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~743feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N12
cycloneive_lcell_comb \ram1|ram~3435 (
// Equation(s):
// \ram1|ram~3435_combout  = (\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & \ram1|ram~3397_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\ram1|ram~3397_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3435_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3435 .lut_mask = 16'h2000;
defparam \ram1|ram~3435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \ram1|ram~743 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~743 .is_wysiwyg = "true";
defparam \ram1|ram~743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \ram1|ram~3438 (
// Equation(s):
// \ram1|ram~3438_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3421_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3421_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3438_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3438 .lut_mask = 16'h0800;
defparam \ram1|ram~3438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \ram1|ram~759 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~759 .is_wysiwyg = "true";
defparam \ram1|ram~759 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N16
cycloneive_lcell_comb \ram1|ram~727feeder (
// Equation(s):
// \ram1|ram~727feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~727feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~727feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~727feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N14
cycloneive_lcell_comb \ram1|ram~3436 (
// Equation(s):
// \ram1|ram~3436_combout  = (\ram1|ram~3405_combout  & (!\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\ram1|ram~3405_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3436_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3436 .lut_mask = 16'h2000;
defparam \ram1|ram~3436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N17
dffeas \ram1|ram~727 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~727 .is_wysiwyg = "true";
defparam \ram1|ram~727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \ram1|ram~3437 (
// Equation(s):
// \ram1|ram~3437_combout  = (\ram1|ram~3413_combout  & (!\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\ram1|ram~3413_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3437_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3437 .lut_mask = 16'h2000;
defparam \ram1|ram~3437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N29
dffeas \ram1|ram~711 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~711 .is_wysiwyg = "true";
defparam \ram1|ram~711 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \ram1|ram~2653 (
// Equation(s):
// \ram1|ram~2653_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~727_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~711_q )))))

	.dataa(\ram1|ram~727_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~711_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2653_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2653 .lut_mask = 16'hEE30;
defparam \ram1|ram~2653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \ram1|ram~2654 (
// Equation(s):
// \ram1|ram~2654_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2653_combout  & ((\ram1|ram~759_q ))) # (!\ram1|ram~2653_combout  & (\ram1|ram~743_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2653_combout ))))

	.dataa(\ram1|ram~743_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~759_q ),
	.datad(\ram1|ram~2653_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2654_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2654 .lut_mask = 16'hF388;
defparam \ram1|ram~2654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \ram1|ram~535feeder (
// Equation(s):
// \ram1|ram~535feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~535feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~535feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~535feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
cycloneive_lcell_comb \ram1|ram~3431 (
// Equation(s):
// \ram1|ram~3431_combout  = (!\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & \ram1|ram~3403_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\ram1|ram~3403_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3431_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3431 .lut_mask = 16'h4000;
defparam \ram1|ram~3431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \ram1|ram~535 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~535 .is_wysiwyg = "true";
defparam \ram1|ram~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \ram1|ram~3434 (
// Equation(s):
// \ram1|ram~3434_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3419_combout  & (\ram1|ram~3391_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3419_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3434_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3434 .lut_mask = 16'h0080;
defparam \ram1|ram~3434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \ram1|ram~567 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~567 .is_wysiwyg = "true";
defparam \ram1|ram~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \ram1|ram~3711 (
// Equation(s):
// \ram1|ram~3711_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3711_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3711 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \ram1|ram~3433 (
// Equation(s):
// \ram1|ram~3433_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3411_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3411_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3433_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3433 .lut_mask = 16'h4000;
defparam \ram1|ram~3433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \ram1|ram~519 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3711_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~519 .is_wysiwyg = "true";
defparam \ram1|ram~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \ram1|ram~3432 (
// Equation(s):
// \ram1|ram~3432_combout  = (!\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & \ram1|ram~3395_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\ram1|ram~3395_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3432_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3432 .lut_mask = 16'h4000;
defparam \ram1|ram~3432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \ram1|ram~551 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~551 .is_wysiwyg = "true";
defparam \ram1|ram~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \ram1|ram~2650 (
// Equation(s):
// \ram1|ram~2650_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~551_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~519_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~519_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~551_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2650_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2650 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \ram1|ram~2651 (
// Equation(s):
// \ram1|ram~2651_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2650_combout  & ((\ram1|ram~567_q ))) # (!\ram1|ram~2650_combout  & (\ram1|ram~535_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2650_combout ))))

	.dataa(\ram1|ram~535_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~567_q ),
	.datad(\ram1|ram~2650_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2651_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2651 .lut_mask = 16'hF388;
defparam \ram1|ram~2651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneive_lcell_comb \ram1|ram~679feeder (
// Equation(s):
// \ram1|ram~679feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~679feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~679feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~679feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \ram1|ram~3428 (
// Equation(s):
// \ram1|ram~3428_combout  = (\ram1|ram~3393_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & \cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3393_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3428_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3428 .lut_mask = 16'h2000;
defparam \ram1|ram~3428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N19
dffeas \ram1|ram~679 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~679feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~679 .is_wysiwyg = "true";
defparam \ram1|ram~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneive_lcell_comb \ram1|ram~3429 (
// Equation(s):
// \ram1|ram~3429_combout  = (\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3409_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3409_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3429_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3429 .lut_mask = 16'h2000;
defparam \ram1|ram~3429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \ram1|ram~647 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~647 .is_wysiwyg = "true";
defparam \ram1|ram~647 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \ram1|ram~2648 (
// Equation(s):
// \ram1|ram~2648_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~679_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~647_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~679_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~647_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2648_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2648 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \ram1|ram~3430 (
// Equation(s):
// \ram1|ram~3430_combout  = (!\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & \ram1|ram~3415_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\ram1|ram~3415_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3430_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3430 .lut_mask = 16'h4000;
defparam \ram1|ram~3430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \ram1|ram~695 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~695 .is_wysiwyg = "true";
defparam \ram1|ram~695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \ram1|ram~663feeder (
// Equation(s):
// \ram1|ram~663feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~663feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~663feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~663feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \ram1|ram~3427 (
// Equation(s):
// \ram1|ram~3427_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3399_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3399_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3427_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3427 .lut_mask = 16'h0800;
defparam \ram1|ram~3427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \ram1|ram~663 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~663 .is_wysiwyg = "true";
defparam \ram1|ram~663 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \ram1|ram~2649 (
// Equation(s):
// \ram1|ram~2649_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2648_combout  & (\ram1|ram~695_q )) # (!\ram1|ram~2648_combout  & ((\ram1|ram~663_q ))))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2648_combout ))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2648_combout ),
	.datac(\ram1|ram~695_q ),
	.datad(\ram1|ram~663_q ),
	.cin(gnd),
	.combout(\ram1|ram~2649_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2649 .lut_mask = 16'hE6C4;
defparam \ram1|ram~2649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \ram1|ram~2652 (
// Equation(s):
// \ram1|ram~2652_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2649_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~2651_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2651_combout ),
	.datad(\ram1|ram~2649_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2652_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2652 .lut_mask = 16'hBA98;
defparam \ram1|ram~2652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \ram1|ram~2655 (
// Equation(s):
// \ram1|ram~2655_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2652_combout  & ((\ram1|ram~2654_combout ))) # (!\ram1|ram~2652_combout  & (\ram1|ram~2647_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2652_combout ))))

	.dataa(\ram1|ram~2647_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2654_combout ),
	.datad(\ram1|ram~2652_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2655_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2655 .lut_mask = 16'hF388;
defparam \ram1|ram~2655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \ram1|ram~183feeder (
// Equation(s):
// \ram1|ram~183feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~183feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \ram1|ram~3442 (
// Equation(s):
// \ram1|ram~3442_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3415_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3415_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3442_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3442 .lut_mask = 16'h0400;
defparam \ram1|ram~3442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \ram1|ram~183 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~183 .is_wysiwyg = "true";
defparam \ram1|ram~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \ram1|ram~3439 (
// Equation(s):
// \ram1|ram~3439_combout  = (\ram1|ram~3393_combout  & (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\ram1|ram~3393_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3439_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3439 .lut_mask = 16'h0200;
defparam \ram1|ram~3439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N11
dffeas \ram1|ram~167 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~167 .is_wysiwyg = "true";
defparam \ram1|ram~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \ram1|ram~3713 (
// Equation(s):
// \ram1|ram~3713_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3713_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3713 .lut_mask = 16'h00FF;
defparam \ram1|ram~3713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \ram1|ram~3441 (
// Equation(s):
// \ram1|ram~3441_combout  = (\ram1|ram~3409_combout  & (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\ram1|ram~3409_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3441_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3441 .lut_mask = 16'h0200;
defparam \ram1|ram~3441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \ram1|ram~135 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3713_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~135 .is_wysiwyg = "true";
defparam \ram1|ram~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \ram1|ram~3712 (
// Equation(s):
// \ram1|ram~3712_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3712_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3712 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \ram1|ram~3440 (
// Equation(s):
// \ram1|ram~3440_combout  = (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3399_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3399_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3440_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3440 .lut_mask = 16'h1000;
defparam \ram1|ram~3440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \ram1|ram~151 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3712_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~151 .is_wysiwyg = "true";
defparam \ram1|ram~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \ram1|ram~2656 (
// Equation(s):
// \ram1|ram~2656_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((!\ram1|ram~151_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~135_q ))))

	.dataa(\ram1|ram~135_q ),
	.datab(\ram1|ram~151_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2656_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2656 .lut_mask = 16'hF305;
defparam \ram1|ram~2656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \ram1|ram~2657 (
// Equation(s):
// \ram1|ram~2657_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2656_combout  & (\ram1|ram~183_q )) # (!\ram1|ram~2656_combout  & ((\ram1|ram~167_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2656_combout ))))

	.dataa(\ram1|ram~183_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~167_q ),
	.datad(\ram1|ram~2656_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2657_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2657 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneive_lcell_comb \ram1|ram~215feeder (
// Equation(s):
// \ram1|ram~215feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~215feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \ram1|ram~3451 (
// Equation(s):
// \ram1|ram~3451_combout  = (\ram1|ram~3405_combout  & (\ram1|ram~3391_combout  & (!\cpu|Mux182~1_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3405_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3451_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3451 .lut_mask = 16'h0008;
defparam \ram1|ram~3451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N9
dffeas \ram1|ram~215 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~215 .is_wysiwyg = "true";
defparam \ram1|ram~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \ram1|ram~3454 (
// Equation(s):
// \ram1|ram~3454_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3421_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3421_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3454_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3454 .lut_mask = 16'h0400;
defparam \ram1|ram~3454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N21
dffeas \ram1|ram~247 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~247 .is_wysiwyg = "true";
defparam \ram1|ram~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N8
cycloneive_lcell_comb \ram1|ram~231feeder (
// Equation(s):
// \ram1|ram~231feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~231feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \ram1|ram~3452 (
// Equation(s):
// \ram1|ram~3452_combout  = (\ram1|ram~3397_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & !\cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3397_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3452_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3452 .lut_mask = 16'h0020;
defparam \ram1|ram~3452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N9
dffeas \ram1|ram~231 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~231 .is_wysiwyg = "true";
defparam \ram1|ram~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \ram1|ram~3453 (
// Equation(s):
// \ram1|ram~3453_combout  = (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3413_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3413_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3453_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3453 .lut_mask = 16'h1000;
defparam \ram1|ram~3453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N19
dffeas \ram1|ram~199 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~199 .is_wysiwyg = "true";
defparam \ram1|ram~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \ram1|ram~2663 (
// Equation(s):
// \ram1|ram~2663_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~231_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~199_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~231_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~199_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2663_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2663 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \ram1|ram~2664 (
// Equation(s):
// \ram1|ram~2664_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2663_combout  & ((\ram1|ram~247_q ))) # (!\ram1|ram~2663_combout  & (\ram1|ram~215_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2663_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~215_q ),
	.datac(\ram1|ram~247_q ),
	.datad(\ram1|ram~2663_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2664_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2664 .lut_mask = 16'hF588;
defparam \ram1|ram~2664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \ram1|ram~39feeder (
// Equation(s):
// \ram1|ram~39feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~39feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \ram1|ram~3447 (
// Equation(s):
// \ram1|ram~3447_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & (!\cpu|Mux182~1_combout  & \ram1|ram~3395_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3395_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3447_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3447 .lut_mask = 16'h0400;
defparam \ram1|ram~3447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N31
dffeas \ram1|ram~39 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~39 .is_wysiwyg = "true";
defparam \ram1|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \ram1|ram~3450 (
// Equation(s):
// \ram1|ram~3450_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3419_combout  & (\ram1|ram~3391_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3419_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3450_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3450 .lut_mask = 16'h0040;
defparam \ram1|ram~3450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N5
dffeas \ram1|ram~55 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~55 .is_wysiwyg = "true";
defparam \ram1|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \ram1|ram~23feeder (
// Equation(s):
// \ram1|ram~23feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~23feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \ram1|ram~3448 (
// Equation(s):
// \ram1|ram~3448_combout  = (\ram1|ram~3403_combout  & (\ram1|ram~3391_combout  & (!\cpu|Mux183~1_combout  & !\cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3403_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3448_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3448 .lut_mask = 16'h0008;
defparam \ram1|ram~3448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \ram1|ram~23 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~23 .is_wysiwyg = "true";
defparam \ram1|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \ram1|ram~3449 (
// Equation(s):
// \ram1|ram~3449_combout  = (\ram1|ram~3411_combout  & (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\ram1|ram~3411_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3449_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3449 .lut_mask = 16'h0200;
defparam \ram1|ram~3449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \ram1|ram~7 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~7 .is_wysiwyg = "true";
defparam \ram1|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \ram1|ram~2660 (
// Equation(s):
// \ram1|ram~2660_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~23_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~7_q )))))

	.dataa(\ram1|ram~23_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~7_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2660_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2660 .lut_mask = 16'hEE30;
defparam \ram1|ram~2660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneive_lcell_comb \ram1|ram~2661 (
// Equation(s):
// \ram1|ram~2661_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2660_combout  & ((\ram1|ram~55_q ))) # (!\ram1|ram~2660_combout  & (\ram1|ram~39_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2660_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~39_q ),
	.datac(\ram1|ram~55_q ),
	.datad(\ram1|ram~2660_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2661_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2661 .lut_mask = 16'hF588;
defparam \ram1|ram~2661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneive_lcell_comb \ram1|ram~87feeder (
// Equation(s):
// \ram1|ram~87feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~87feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \ram1|ram~3443 (
// Equation(s):
// \ram1|ram~3443_combout  = (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & \ram1|ram~3401_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\ram1|ram~3401_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3443_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3443 .lut_mask = 16'h1000;
defparam \ram1|ram~3443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N19
dffeas \ram1|ram~87 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~87 .is_wysiwyg = "true";
defparam \ram1|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \ram1|ram~3446 (
// Equation(s):
// \ram1|ram~3446_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3417_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3417_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3446_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3446 .lut_mask = 16'h0400;
defparam \ram1|ram~3446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \ram1|ram~119 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~119 .is_wysiwyg = "true";
defparam \ram1|ram~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneive_lcell_comb \ram1|ram~103feeder (
// Equation(s):
// \ram1|ram~103feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~103feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \ram1|ram~3444 (
// Equation(s):
// \ram1|ram~3444_combout  = (!\cpu|Mux182~1_combout  & (\ram1|ram~3390_combout  & (!\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3390_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3444_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3444 .lut_mask = 16'h0400;
defparam \ram1|ram~3444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N17
dffeas \ram1|ram~103 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~103 .is_wysiwyg = "true";
defparam \ram1|ram~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \ram1|ram~3445 (
// Equation(s):
// \ram1|ram~3445_combout  = (!\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & (!\cpu|Mux182~1_combout  & \ram1|ram~3407_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3407_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3445_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3445 .lut_mask = 16'h0400;
defparam \ram1|ram~3445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N15
dffeas \ram1|ram~71 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~71 .is_wysiwyg = "true";
defparam \ram1|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \ram1|ram~2658 (
// Equation(s):
// \ram1|ram~2658_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~103_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~71_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~103_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~71_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2658_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2658 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \ram1|ram~2659 (
// Equation(s):
// \ram1|ram~2659_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2658_combout  & ((\ram1|ram~119_q ))) # (!\ram1|ram~2658_combout  & (\ram1|ram~87_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2658_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~87_q ),
	.datac(\ram1|ram~119_q ),
	.datad(\ram1|ram~2658_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2659_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2659 .lut_mask = 16'hF588;
defparam \ram1|ram~2659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneive_lcell_comb \ram1|ram~2662 (
// Equation(s):
// \ram1|ram~2662_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~2659_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2661_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2661_combout ),
	.datad(\ram1|ram~2659_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2662_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2662 .lut_mask = 16'hDC98;
defparam \ram1|ram~2662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \ram1|ram~2665 (
// Equation(s):
// \ram1|ram~2665_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2662_combout  & ((\ram1|ram~2664_combout ))) # (!\ram1|ram~2662_combout  & (\ram1|ram~2657_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2662_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2657_combout ),
	.datac(\ram1|ram~2664_combout ),
	.datad(\ram1|ram~2662_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2665_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2665 .lut_mask = 16'hF588;
defparam \ram1|ram~2665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \ram1|ram~2666 (
// Equation(s):
// \ram1|ram~2666_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout )) # (!\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout  & (\ram1|ram~2655_combout )) # (!\cpu|Mux182~1_combout  & ((\ram1|ram~2665_combout )))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2655_combout ),
	.datad(\ram1|ram~2665_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2666_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2666 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \ram1|ram~3717 (
// Equation(s):
// \ram1|ram~3717_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3717_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3717 .lut_mask = 16'h00FF;
defparam \ram1|ram~3717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \ram1|ram~3459 (
// Equation(s):
// \ram1|ram~3459_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3393_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3393_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3459_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3459 .lut_mask = 16'h8000;
defparam \ram1|ram~3459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \ram1|ram~935 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3717_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~935 .is_wysiwyg = "true";
defparam \ram1|ram~935 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \ram1|ram~3718 (
// Equation(s):
// \ram1|ram~3718_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3718_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3718 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \ram1|ram~3462 (
// Equation(s):
// \ram1|ram~3462_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3397_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3397_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3462_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3462 .lut_mask = 16'h8000;
defparam \ram1|ram~3462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \ram1|ram~999 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3718_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~999 .is_wysiwyg = "true";
defparam \ram1|ram~999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \ram1|ram~871feeder (
// Equation(s):
// \ram1|ram~871feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~871feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~871feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~871feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \ram1|ram~3460 (
// Equation(s):
// \ram1|ram~3460_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3391_combout  & (\ram1|ram~3390_combout  & \cpu|Mux183~1_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\ram1|ram~3390_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3460_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3460 .lut_mask = 16'h8000;
defparam \ram1|ram~3460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \ram1|ram~871 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~871 .is_wysiwyg = "true";
defparam \ram1|ram~871 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \ram1|ram~3461 (
// Equation(s):
// \ram1|ram~3461_combout  = (\ram1|ram~3391_combout  & (\ram1|ram~3395_combout  & (\cpu|Mux182~1_combout  & \cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~3391_combout ),
	.datab(\ram1|ram~3395_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3461_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3461 .lut_mask = 16'h8000;
defparam \ram1|ram~3461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \ram1|ram~807 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~807 .is_wysiwyg = "true";
defparam \ram1|ram~807 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \ram1|ram~2669 (
// Equation(s):
// \ram1|ram~2669_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~871_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~807_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~871_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~807_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2669_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2669 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \ram1|ram~2670 (
// Equation(s):
// \ram1|ram~2670_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2669_combout  & ((!\ram1|ram~999_q ))) # (!\ram1|ram~2669_combout  & (!\ram1|ram~935_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2669_combout ))))

	.dataa(\ram1|ram~935_q ),
	.datab(\ram1|ram~999_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2669_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2670_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2670 .lut_mask = 16'h3F50;
defparam \ram1|ram~2670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \ram1|ram~903feeder (
// Equation(s):
// \ram1|ram~903feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~903feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~903feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~903feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \ram1|ram~3463 (
// Equation(s):
// \ram1|ram~3463_combout  = (\cpu|Mux182~1_combout  & (\ram1|ram~3409_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3409_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3463_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3463 .lut_mask = 16'h8000;
defparam \ram1|ram~3463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N13
dffeas \ram1|ram~903 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~903feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~903 .is_wysiwyg = "true";
defparam \ram1|ram~903 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \ram1|ram~839feeder (
// Equation(s):
// \ram1|ram~839feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~839feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~839feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~839feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneive_lcell_comb \ram1|ram~3464 (
// Equation(s):
// \ram1|ram~3464_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3407_combout  & (\ram1|ram~3391_combout  & \cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3407_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3464_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3464 .lut_mask = 16'h8000;
defparam \ram1|ram~3464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N13
dffeas \ram1|ram~839 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~839 .is_wysiwyg = "true";
defparam \ram1|ram~839 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \ram1|ram~3465 (
// Equation(s):
// \ram1|ram~3465_combout  = (\ram1|ram~3411_combout  & (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\ram1|ram~3411_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3465_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3465 .lut_mask = 16'h8000;
defparam \ram1|ram~3465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \ram1|ram~775 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~775 .is_wysiwyg = "true";
defparam \ram1|ram~775 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \ram1|ram~2671 (
// Equation(s):
// \ram1|ram~2671_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~839_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~775_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~839_q ),
	.datac(\ram1|ram~775_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2671_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2671 .lut_mask = 16'hEE50;
defparam \ram1|ram~2671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneive_lcell_comb \ram1|ram~3466 (
// Equation(s):
// \ram1|ram~3466_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3413_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3413_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3466_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3466 .lut_mask = 16'h8000;
defparam \ram1|ram~3466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \ram1|ram~967 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~967 .is_wysiwyg = "true";
defparam \ram1|ram~967 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \ram1|ram~2672 (
// Equation(s):
// \ram1|ram~2672_combout  = (\ram1|ram~2671_combout  & (((\ram1|ram~967_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2671_combout  & (\ram1|ram~903_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~903_q ),
	.datab(\ram1|ram~2671_combout ),
	.datac(\ram1|ram~967_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2672_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2672 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \ram1|ram~2673 (
// Equation(s):
// \ram1|ram~2673_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2670_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2672_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2670_combout ),
	.datad(\ram1|ram~2672_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2673_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2673 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \ram1|ram~3716 (
// Equation(s):
// \ram1|ram~3716_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3716_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3716 .lut_mask = 16'h00FF;
defparam \ram1|ram~3716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneive_lcell_comb \ram1|ram~3458 (
// Equation(s):
// \ram1|ram~3458_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout  & (\ram1|ram~3405_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3405_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3458_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3458 .lut_mask = 16'h8000;
defparam \ram1|ram~3458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N25
dffeas \ram1|ram~983 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3716_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~983 .is_wysiwyg = "true";
defparam \ram1|ram~983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N2
cycloneive_lcell_comb \ram1|ram~3455 (
// Equation(s):
// \ram1|ram~3455_combout  = (\ram1|ram~3401_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & \cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3401_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3455_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3455 .lut_mask = 16'h8000;
defparam \ram1|ram~3455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N7
dffeas \ram1|ram~855 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~855 .is_wysiwyg = "true";
defparam \ram1|ram~855 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \ram1|ram~3715 (
// Equation(s):
// \ram1|ram~3715_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3715_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3715 .lut_mask = 16'h00FF;
defparam \ram1|ram~3715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \ram1|ram~3457 (
// Equation(s):
// \ram1|ram~3457_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3391_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3403_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3403_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3457_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3457 .lut_mask = 16'h8000;
defparam \ram1|ram~3457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \ram1|ram~791 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3715_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~791 .is_wysiwyg = "true";
defparam \ram1|ram~791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneive_lcell_comb \ram1|ram~3714 (
// Equation(s):
// \ram1|ram~3714_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3714_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3714 .lut_mask = 16'h00FF;
defparam \ram1|ram~3714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \ram1|ram~3456 (
// Equation(s):
// \ram1|ram~3456_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3399_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3399_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3456_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3456 .lut_mask = 16'h8000;
defparam \ram1|ram~3456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N27
dffeas \ram1|ram~919 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3714_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~919 .is_wysiwyg = "true";
defparam \ram1|ram~919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \ram1|ram~2667 (
// Equation(s):
// \ram1|ram~2667_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((!\ram1|ram~919_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~791_q ))))

	.dataa(\ram1|ram~791_q ),
	.datab(\ram1|ram~919_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2667_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2667 .lut_mask = 16'hF305;
defparam \ram1|ram~2667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \ram1|ram~2668 (
// Equation(s):
// \ram1|ram~2668_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2667_combout  & (!\ram1|ram~983_q )) # (!\ram1|ram~2667_combout  & ((\ram1|ram~855_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2667_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~983_q ),
	.datac(\ram1|ram~855_q ),
	.datad(\ram1|ram~2667_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2668_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2668 .lut_mask = 16'h77A0;
defparam \ram1|ram~2668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \ram1|ram~3720 (
// Equation(s):
// \ram1|ram~3720_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3720_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3720 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \ram1|ram~3470 (
// Equation(s):
// \ram1|ram~3470_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout  & (\ram1|ram~3421_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3421_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3470_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3470 .lut_mask = 16'h8000;
defparam \ram1|ram~3470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N23
dffeas \ram1|ram~1015 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3720_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1015 .is_wysiwyg = "true";
defparam \ram1|ram~1015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \ram1|ram~3719 (
// Equation(s):
// \ram1|ram~3719_combout  = !\cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux196~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3719_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3719 .lut_mask = 16'h00FF;
defparam \ram1|ram~3719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneive_lcell_comb \ram1|ram~3467 (
// Equation(s):
// \ram1|ram~3467_combout  = (\ram1|ram~3417_combout  & (\ram1|ram~3391_combout  & (\cpu|Mux183~1_combout  & \cpu|Mux182~1_combout )))

	.dataa(\ram1|ram~3417_combout ),
	.datab(\ram1|ram~3391_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3467_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3467 .lut_mask = 16'h8000;
defparam \ram1|ram~3467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N1
dffeas \ram1|ram~887 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3719_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~887 .is_wysiwyg = "true";
defparam \ram1|ram~887 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneive_lcell_comb \ram1|ram~951feeder (
// Equation(s):
// \ram1|ram~951feeder_combout  = \cpu|Mux196~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux196~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~951feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~951feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~951feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \ram1|ram~3468 (
// Equation(s):
// \ram1|ram~3468_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3415_combout  & (\cpu|Mux182~1_combout  & \ram1|ram~3391_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3415_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3468_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3468 .lut_mask = 16'h8000;
defparam \ram1|ram~3468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N3
dffeas \ram1|ram~951 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~951 .is_wysiwyg = "true";
defparam \ram1|ram~951 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \ram1|ram~3469 (
// Equation(s):
// \ram1|ram~3469_combout  = (\cpu|Mux183~1_combout  & (\ram1|ram~3419_combout  & (\ram1|ram~3391_combout  & \cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3419_combout ),
	.datac(\ram1|ram~3391_combout ),
	.datad(\cpu|Mux182~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3469_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3469 .lut_mask = 16'h8000;
defparam \ram1|ram~3469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N17
dffeas \ram1|ram~823 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~823 .is_wysiwyg = "true";
defparam \ram1|ram~823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneive_lcell_comb \ram1|ram~2674 (
// Equation(s):
// \ram1|ram~2674_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~951_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~823_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~951_q ),
	.datac(\ram1|ram~823_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2674_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2674 .lut_mask = 16'hEE50;
defparam \ram1|ram~2674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \ram1|ram~2675 (
// Equation(s):
// \ram1|ram~2675_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2674_combout  & (!\ram1|ram~1015_q )) # (!\ram1|ram~2674_combout  & ((!\ram1|ram~887_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2674_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1015_q ),
	.datac(\ram1|ram~887_q ),
	.datad(\ram1|ram~2674_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2675_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2675 .lut_mask = 16'h770A;
defparam \ram1|ram~2675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \ram1|ram~2676 (
// Equation(s):
// \ram1|ram~2676_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2673_combout  & ((\ram1|ram~2675_combout ))) # (!\ram1|ram~2673_combout  & (\ram1|ram~2668_combout )))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2673_combout ))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2673_combout ),
	.datac(\ram1|ram~2668_combout ),
	.datad(\ram1|ram~2675_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2676_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2676 .lut_mask = 16'hEC64;
defparam \ram1|ram~2676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \ram1|ram~2677 (
// Equation(s):
// \ram1|ram~2677_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2666_combout  & ((\ram1|ram~2676_combout ))) # (!\ram1|ram~2666_combout  & (\ram1|ram~2645_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2666_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2645_combout ),
	.datac(\ram1|ram~2666_combout ),
	.datad(\ram1|ram~2676_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2677_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2677 .lut_mask = 16'hF858;
defparam \ram1|ram~2677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \data_in[7]~20 (
// Equation(s):
// \data_in[7]~20_combout  = (\data_in[4]~40_combout  & ((\ram1|ram~2677_combout ) # ((\data_in[4]~6_combout  & \ram1|ram~2719_combout )))) # (!\data_in[4]~40_combout  & (\data_in[4]~6_combout  & (\ram1|ram~2719_combout )))

	.dataa(\data_in[4]~40_combout ),
	.datab(\data_in[4]~6_combout ),
	.datac(\ram1|ram~2719_combout ),
	.datad(\ram1|ram~2677_combout ),
	.cin(gnd),
	.combout(\data_in[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[7]~20 .lut_mask = 16'hEAC0;
defparam \data_in[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \cpu|ir[7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[7]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[7] .is_wysiwyg = "true";
defparam \cpu|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \cpu|Mux174~2 (
// Equation(s):
// \cpu|Mux174~2_combout  = (\cpu|ir [6] & (((\cpu|regbank[1][1]~q ) # (\cpu|ir [7])))) # (!\cpu|ir [6] & (\cpu|regbank[0][1]~q  & ((!\cpu|ir [7]))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|regbank[0][1]~q ),
	.datac(\cpu|regbank[1][1]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux174~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux174~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux174~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \cpu|regbank[2][1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux142~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][1] .is_wysiwyg = "true";
defparam \cpu|regbank[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \cpu|Mux174~3 (
// Equation(s):
// \cpu|Mux174~3_combout  = (\cpu|Mux174~2_combout  & ((\cpu|regbank[3][1]~q ) # ((!\cpu|ir [7])))) # (!\cpu|Mux174~2_combout  & (((\cpu|regbank[2][1]~q  & \cpu|ir [7]))))

	.dataa(\cpu|regbank[3][1]~q ),
	.datab(\cpu|Mux174~2_combout ),
	.datac(\cpu|regbank[2][1]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux174~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux174~3 .lut_mask = 16'hB8CC;
defparam \cpu|Mux174~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \cpu|Mux174~4 (
// Equation(s):
// \cpu|Mux174~4_combout  = (\cpu|ir [8] & ((\cpu|Mux174~1_combout ))) # (!\cpu|ir [8] & (\cpu|Mux174~3_combout ))

	.dataa(\cpu|Mux174~3_combout ),
	.datab(\cpu|Mux174~1_combout ),
	.datac(\cpu|ir [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux174~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux174~4 .lut_mask = 16'hCACA;
defparam \cpu|Mux174~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \cpu|Mux234~0 (
// Equation(s):
// \cpu|Mux234~0_combout  = (!\cpu|ir [9] & (\cpu|Mux174~4_combout  $ (\cpu|Mux158~4_combout )))

	.dataa(\cpu|ir [9]),
	.datab(gnd),
	.datac(\cpu|Mux174~4_combout ),
	.datad(\cpu|Mux158~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux234~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux234~0 .lut_mask = 16'h0550;
defparam \cpu|Mux234~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \cpu|Mux234~1 (
// Equation(s):
// \cpu|Mux234~1_combout  = (\cpu|Mux231~2_combout  & (!\cpu|ir [11] & ((\cpu|Mux174~4_combout ) # (\cpu|Mux158~4_combout )))) # (!\cpu|Mux231~2_combout  & ((\cpu|ir [11]) # ((\cpu|Mux174~4_combout  & \cpu|Mux158~4_combout ))))

	.dataa(\cpu|Mux231~2_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux174~4_combout ),
	.datad(\cpu|Mux158~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux234~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux234~1 .lut_mask = 16'h7664;
defparam \cpu|Mux234~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \cpu|Mux234~2 (
// Equation(s):
// \cpu|Mux234~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux234~1_combout  & ((\cpu|Mux234~0_combout ))) # (!\cpu|Mux234~1_combout  & (\cpu|Mux158~4_combout )))) # (!\cpu|Mux231~3_combout  & (((\cpu|Mux234~1_combout ))))

	.dataa(\cpu|Mux158~4_combout ),
	.datab(\cpu|Mux231~3_combout ),
	.datac(\cpu|Mux234~0_combout ),
	.datad(\cpu|Mux234~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux234~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux234~2 .lut_mask = 16'hF388;
defparam \cpu|Mux234~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \cpu|Mux234~3 (
// Equation(s):
// \cpu|Mux234~3_combout  = (\cpu|Mux231~6_combout  & ((\cpu|Add4~17_combout ))) # (!\cpu|Mux231~6_combout  & (\cpu|Mux234~2_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux234~2_combout ),
	.datac(\cpu|Mux231~6_combout ),
	.datad(\cpu|Add4~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux234~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux234~3 .lut_mask = 16'hFC0C;
defparam \cpu|Mux234~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \cpu|Mux142~0 (
// Equation(s):
// \cpu|Mux142~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[1]~30_combout ))) # (!\cpu|state [3] & (\cpu|Mux234~3_combout )))) # (!\cpu|state [2] & (((\data_in[1]~30_combout ))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|Mux234~3_combout ),
	.datac(\cpu|state [3]),
	.datad(\data_in[1]~30_combout ),
	.cin(gnd),
	.combout(\cpu|Mux142~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux142~0 .lut_mask = 16'hFD08;
defparam \cpu|Mux142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \cpu|regbank[3][1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux142~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][1] .is_wysiwyg = "true";
defparam \cpu|regbank[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \cpu|Mux158~2 (
// Equation(s):
// \cpu|Mux158~2_combout  = (\cpu|ir [3] & ((\cpu|ir [4]) # ((\cpu|regbank[1][1]~q )))) # (!\cpu|ir [3] & (!\cpu|ir [4] & (\cpu|regbank[0][1]~q )))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][1]~q ),
	.datad(\cpu|regbank[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|Mux158~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux158~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux158~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \cpu|Mux158~3 (
// Equation(s):
// \cpu|Mux158~3_combout  = (\cpu|ir [4] & ((\cpu|Mux158~2_combout  & (\cpu|regbank[3][1]~q )) # (!\cpu|Mux158~2_combout  & ((\cpu|regbank[2][1]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux158~2_combout ))))

	.dataa(\cpu|regbank[3][1]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[2][1]~q ),
	.datad(\cpu|Mux158~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux158~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux158~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux158~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \cpu|Mux158~4 (
// Equation(s):
// \cpu|Mux158~4_combout  = (\cpu|ir [5] & ((\cpu|Mux158~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux158~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux158~3_combout ),
	.datad(\cpu|Mux158~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux158~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux158~4 .lut_mask = 16'hFC30;
defparam \cpu|Mux158~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \cpu|Mux202~0 (
// Equation(s):
// \cpu|Mux202~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & (\cpu|pc [1])) # (!\cpu|state [1] & ((\cpu|Mux158~4_combout )))))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|pc [1]),
	.datac(\cpu|state [1]),
	.datad(\cpu|Mux158~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux202~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux202~0 .lut_mask = 16'h4540;
defparam \cpu|Mux202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \cpu|Mux202~1 (
// Equation(s):
// \cpu|Mux202~1_combout  = (\cpu|Mux202~0_combout ) # ((\cpu|Mux174~4_combout  & \cpu|Mux189~0_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux202~0_combout ),
	.datac(\cpu|Mux174~4_combout ),
	.datad(\cpu|Mux189~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux202~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux202~1 .lut_mask = 16'hFCCC;
defparam \cpu|Mux202~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \ram1|ram~2001feeder (
// Equation(s):
// \ram1|ram~2001feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2001feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2001feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2001feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \ram1|ram~2001 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2001feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2001 .is_wysiwyg = "true";
defparam \ram1|ram~2001 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \ram1|ram~1873 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1873 .is_wysiwyg = "true";
defparam \ram1|ram~1873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \ram1|ram~1937feeder (
// Equation(s):
// \ram1|ram~1937feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1937feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1937feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1937feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \ram1|ram~1937 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1937 .is_wysiwyg = "true";
defparam \ram1|ram~1937 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \ram1|ram~1809 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1809 .is_wysiwyg = "true";
defparam \ram1|ram~1809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \ram1|ram~3213 (
// Equation(s):
// \ram1|ram~3213_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1937_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1809_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1937_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1809_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3213_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3213 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \ram1|ram~3214 (
// Equation(s):
// \ram1|ram~3214_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3213_combout  & (\ram1|ram~2001_q )) # (!\ram1|ram~3213_combout  & ((\ram1|ram~1873_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3213_combout ))))

	.dataa(\ram1|ram~2001_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1873_q ),
	.datad(\ram1|ram~3213_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3214_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3214 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N27
dffeas \ram1|ram~1969 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1969 .is_wysiwyg = "true";
defparam \ram1|ram~1969 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \ram1|ram~1841 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1841 .is_wysiwyg = "true";
defparam \ram1|ram~1841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \ram1|ram~3220 (
// Equation(s):
// \ram1|ram~3220_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1969_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1841_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1969_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1841_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3220_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3220 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \ram1|ram~1905feeder (
// Equation(s):
// \ram1|ram~1905feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1905feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1905feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1905feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \ram1|ram~1905 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1905feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1905 .is_wysiwyg = "true";
defparam \ram1|ram~1905 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \ram1|ram~2033 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux202~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2033 .is_wysiwyg = "true";
defparam \ram1|ram~2033 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \ram1|ram~3221 (
// Equation(s):
// \ram1|ram~3221_combout  = (\ram1|ram~3220_combout  & (((\ram1|ram~2033_q ) # (!\cpu|Mux185~1_combout )))) # (!\ram1|ram~3220_combout  & (\ram1|ram~1905_q  & ((\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~3220_combout ),
	.datab(\ram1|ram~1905_q ),
	.datac(\ram1|ram~2033_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3221_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3221 .lut_mask = 16'hE4AA;
defparam \ram1|ram~3221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \ram1|ram~1921feeder (
// Equation(s):
// \ram1|ram~1921feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1921feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1921feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1921feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \ram1|ram~1921 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1921feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1921 .is_wysiwyg = "true";
defparam \ram1|ram~1921 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \ram1|ram~1985 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1985 .is_wysiwyg = "true";
defparam \ram1|ram~1985 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \ram1|ram~1793 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1793 .is_wysiwyg = "true";
defparam \ram1|ram~1793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneive_lcell_comb \ram1|ram~1857feeder (
// Equation(s):
// \ram1|ram~1857feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1857feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1857feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1857feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \ram1|ram~1857 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1857feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1857 .is_wysiwyg = "true";
defparam \ram1|ram~1857 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \ram1|ram~3217 (
// Equation(s):
// \ram1|ram~3217_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~1857_q ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~1793_q ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1793_q ),
	.datad(\ram1|ram~1857_q ),
	.cin(gnd),
	.combout(\ram1|ram~3217_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3217 .lut_mask = 16'hDC98;
defparam \ram1|ram~3217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \ram1|ram~3218 (
// Equation(s):
// \ram1|ram~3218_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3217_combout  & ((\ram1|ram~1985_q ))) # (!\ram1|ram~3217_combout  & (\ram1|ram~1921_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3217_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1921_q ),
	.datac(\ram1|ram~1985_q ),
	.datad(\ram1|ram~3217_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3218_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3218 .lut_mask = 16'hF588;
defparam \ram1|ram~3218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneive_lcell_comb \ram1|ram~1953feeder (
// Equation(s):
// \ram1|ram~1953feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1953feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1953feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1953feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \ram1|ram~1953 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1953 .is_wysiwyg = "true";
defparam \ram1|ram~1953 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N3
dffeas \ram1|ram~2017 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2017 .is_wysiwyg = "true";
defparam \ram1|ram~2017 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \ram1|ram~1889feeder (
// Equation(s):
// \ram1|ram~1889feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1889feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1889feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1889feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \ram1|ram~1889 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1889feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1889 .is_wysiwyg = "true";
defparam \ram1|ram~1889 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \ram1|ram~1825 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1825 .is_wysiwyg = "true";
defparam \ram1|ram~1825 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \ram1|ram~3215 (
// Equation(s):
// \ram1|ram~3215_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1889_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1825_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1889_q ),
	.datac(\ram1|ram~1825_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3215_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3215 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneive_lcell_comb \ram1|ram~3216 (
// Equation(s):
// \ram1|ram~3216_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3215_combout  & ((\ram1|ram~2017_q ))) # (!\ram1|ram~3215_combout  & (\ram1|ram~1953_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3215_combout ))))

	.dataa(\ram1|ram~1953_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2017_q ),
	.datad(\ram1|ram~3215_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3216_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3216 .lut_mask = 16'hF388;
defparam \ram1|ram~3216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \ram1|ram~3219 (
// Equation(s):
// \ram1|ram~3219_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~3216_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~3218_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3218_combout ),
	.datad(\ram1|ram~3216_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3219_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3219 .lut_mask = 16'hBA98;
defparam \ram1|ram~3219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \ram1|ram~3222 (
// Equation(s):
// \ram1|ram~3222_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3219_combout  & ((\ram1|ram~3221_combout ))) # (!\ram1|ram~3219_combout  & (\ram1|ram~3214_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3219_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~3214_combout ),
	.datac(\ram1|ram~3221_combout ),
	.datad(\ram1|ram~3219_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3222_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3222 .lut_mask = 16'hF588;
defparam \ram1|ram~3222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \ram1|ram~1777feeder (
// Equation(s):
// \ram1|ram~1777feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1777feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1777feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1777feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \ram1|ram~1777 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1777feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1777 .is_wysiwyg = "true";
defparam \ram1|ram~1777 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \ram1|ram~1761 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1761 .is_wysiwyg = "true";
defparam \ram1|ram~1761 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \ram1|ram~1745feeder (
// Equation(s):
// \ram1|ram~1745feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1745feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1745feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1745feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N5
dffeas \ram1|ram~1745 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1745 .is_wysiwyg = "true";
defparam \ram1|ram~1745 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N15
dffeas \ram1|ram~1729 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1729 .is_wysiwyg = "true";
defparam \ram1|ram~1729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \ram1|ram~3189 (
// Equation(s):
// \ram1|ram~3189_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1745_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1729_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1745_q ),
	.datac(\ram1|ram~1729_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3189_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3189 .lut_mask = 16'hEE50;
defparam \ram1|ram~3189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \ram1|ram~3190 (
// Equation(s):
// \ram1|ram~3190_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3189_combout  & (\ram1|ram~1777_q )) # (!\ram1|ram~3189_combout  & ((\ram1|ram~1761_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3189_combout ))))

	.dataa(\ram1|ram~1777_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1761_q ),
	.datad(\ram1|ram~3189_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3190_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3190 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \ram1|ram~1649feeder (
// Equation(s):
// \ram1|ram~1649feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1649feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1649feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1649feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \ram1|ram~1649 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1649feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1649 .is_wysiwyg = "true";
defparam \ram1|ram~1649 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \ram1|ram~1633 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1633 .is_wysiwyg = "true";
defparam \ram1|ram~1633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \ram1|ram~1617feeder (
// Equation(s):
// \ram1|ram~1617feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1617feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1617feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1617feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \ram1|ram~1617 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1617 .is_wysiwyg = "true";
defparam \ram1|ram~1617 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \ram1|ram~1601 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1601 .is_wysiwyg = "true";
defparam \ram1|ram~1601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \ram1|ram~3182 (
// Equation(s):
// \ram1|ram~3182_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1617_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1601_q )))))

	.dataa(\ram1|ram~1617_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1601_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3182_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3182 .lut_mask = 16'hEE30;
defparam \ram1|ram~3182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \ram1|ram~3183 (
// Equation(s):
// \ram1|ram~3183_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3182_combout  & (\ram1|ram~1649_q )) # (!\ram1|ram~3182_combout  & ((\ram1|ram~1633_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3182_combout ))))

	.dataa(\ram1|ram~1649_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1633_q ),
	.datad(\ram1|ram~3182_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3183_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3183 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \ram1|ram~1681feeder (
// Equation(s):
// \ram1|ram~1681feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1681feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1681feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1681feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \ram1|ram~1681 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1681 .is_wysiwyg = "true";
defparam \ram1|ram~1681 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N19
dffeas \ram1|ram~1713 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1713 .is_wysiwyg = "true";
defparam \ram1|ram~1713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \ram1|ram~1697feeder (
// Equation(s):
// \ram1|ram~1697feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1697feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1697feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1697feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \ram1|ram~1697 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1697 .is_wysiwyg = "true";
defparam \ram1|ram~1697 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N21
dffeas \ram1|ram~1665 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1665 .is_wysiwyg = "true";
defparam \ram1|ram~1665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \ram1|ram~3184 (
// Equation(s):
// \ram1|ram~3184_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1697_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1665_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1697_q ),
	.datac(\ram1|ram~1665_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3184_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3184 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \ram1|ram~3185 (
// Equation(s):
// \ram1|ram~3185_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3184_combout  & ((\ram1|ram~1713_q ))) # (!\ram1|ram~3184_combout  & (\ram1|ram~1681_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3184_combout ))))

	.dataa(\ram1|ram~1681_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1713_q ),
	.datad(\ram1|ram~3184_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3185_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3185 .lut_mask = 16'hF388;
defparam \ram1|ram~3185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \ram1|ram~1553feeder (
// Equation(s):
// \ram1|ram~1553feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1553feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1553feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1553feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \ram1|ram~1553 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1553 .is_wysiwyg = "true";
defparam \ram1|ram~1553 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \ram1|ram~1585 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1585 .is_wysiwyg = "true";
defparam \ram1|ram~1585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneive_lcell_comb \ram1|ram~1569feeder (
// Equation(s):
// \ram1|ram~1569feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1569feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1569feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1569feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N7
dffeas \ram1|ram~1569 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1569 .is_wysiwyg = "true";
defparam \ram1|ram~1569 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N25
dffeas \ram1|ram~1537 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1537 .is_wysiwyg = "true";
defparam \ram1|ram~1537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneive_lcell_comb \ram1|ram~3186 (
// Equation(s):
// \ram1|ram~3186_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1569_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1537_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1569_q ),
	.datac(\ram1|ram~1537_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3186_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3186 .lut_mask = 16'hEE50;
defparam \ram1|ram~3186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \ram1|ram~3187 (
// Equation(s):
// \ram1|ram~3187_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3186_combout  & ((\ram1|ram~1585_q ))) # (!\ram1|ram~3186_combout  & (\ram1|ram~1553_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3186_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1553_q ),
	.datac(\ram1|ram~1585_q ),
	.datad(\ram1|ram~3186_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3187_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3187 .lut_mask = 16'hF588;
defparam \ram1|ram~3187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \ram1|ram~3188 (
// Equation(s):
// \ram1|ram~3188_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~3185_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & ((\ram1|ram~3187_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3185_combout ),
	.datad(\ram1|ram~3187_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3188_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3188 .lut_mask = 16'hB9A8;
defparam \ram1|ram~3188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \ram1|ram~3191 (
// Equation(s):
// \ram1|ram~3191_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3188_combout  & (\ram1|ram~3190_combout )) # (!\ram1|ram~3188_combout  & ((\ram1|ram~3183_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3188_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~3190_combout ),
	.datac(\ram1|ram~3183_combout ),
	.datad(\ram1|ram~3188_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3191_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3191 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \ram1|ram~1233 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1233 .is_wysiwyg = "true";
defparam \ram1|ram~1233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \ram1|ram~1249feeder (
// Equation(s):
// \ram1|ram~1249feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1249feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \ram1|ram~1249 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1249 .is_wysiwyg = "true";
defparam \ram1|ram~1249 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \ram1|ram~1217 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1217 .is_wysiwyg = "true";
defparam \ram1|ram~1217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \ram1|ram~3209 (
// Equation(s):
// \ram1|ram~3209_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1249_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1217_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1249_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1217_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3209_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3209 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \ram1|ram~1265 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1265 .is_wysiwyg = "true";
defparam \ram1|ram~1265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \ram1|ram~3210 (
// Equation(s):
// \ram1|ram~3210_combout  = (\ram1|ram~3209_combout  & (((\ram1|ram~1265_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~3209_combout  & (\ram1|ram~1233_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1233_q ),
	.datab(\ram1|ram~3209_combout ),
	.datac(\ram1|ram~1265_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3210_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3210 .lut_mask = 16'hE2CC;
defparam \ram1|ram~3210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneive_lcell_comb \ram1|ram~1041feeder (
// Equation(s):
// \ram1|ram~1041feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1041feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1041feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1041feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \ram1|ram~1041 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1041feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1041 .is_wysiwyg = "true";
defparam \ram1|ram~1041 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \ram1|ram~1025 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1025 .is_wysiwyg = "true";
defparam \ram1|ram~1025 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \ram1|ram~3206 (
// Equation(s):
// \ram1|ram~3206_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~1041_q ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~1025_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~1041_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1025_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3206_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3206 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \ram1|ram~3831 (
// Equation(s):
// \ram1|ram~3831_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3831_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3831 .lut_mask = 16'h00FF;
defparam \ram1|ram~3831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \ram1|ram~1057 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3831_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1057 .is_wysiwyg = "true";
defparam \ram1|ram~1057 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \ram1|ram~1073 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1073 .is_wysiwyg = "true";
defparam \ram1|ram~1073 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \ram1|ram~3207 (
// Equation(s):
// \ram1|ram~3207_combout  = (\ram1|ram~3206_combout  & (((\ram1|ram~1073_q ) # (!\cpu|Mux186~1_combout )))) # (!\ram1|ram~3206_combout  & (!\ram1|ram~1057_q  & ((\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~3206_combout ),
	.datab(\ram1|ram~1057_q ),
	.datac(\ram1|ram~1073_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3207_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3207 .lut_mask = 16'hB1AA;
defparam \ram1|ram~3207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \ram1|ram~1105feeder (
// Equation(s):
// \ram1|ram~1105feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1105feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \ram1|ram~1105 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1105 .is_wysiwyg = "true";
defparam \ram1|ram~1105 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \ram1|ram~1137 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1137 .is_wysiwyg = "true";
defparam \ram1|ram~1137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \ram1|ram~1121feeder (
// Equation(s):
// \ram1|ram~1121feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1121feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1121feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1121feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \ram1|ram~1121 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1121 .is_wysiwyg = "true";
defparam \ram1|ram~1121 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \ram1|ram~1089 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1089_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1089 .is_wysiwyg = "true";
defparam \ram1|ram~1089 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \ram1|ram~3204 (
// Equation(s):
// \ram1|ram~3204_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1121_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1089_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1121_q ),
	.datac(\ram1|ram~1089_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3204_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3204 .lut_mask = 16'hEE50;
defparam \ram1|ram~3204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \ram1|ram~3205 (
// Equation(s):
// \ram1|ram~3205_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3204_combout  & ((\ram1|ram~1137_q ))) # (!\ram1|ram~3204_combout  & (\ram1|ram~1105_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3204_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1105_q ),
	.datac(\ram1|ram~1137_q ),
	.datad(\ram1|ram~3204_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3205_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3205 .lut_mask = 16'hF588;
defparam \ram1|ram~3205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \ram1|ram~3208 (
// Equation(s):
// \ram1|ram~3208_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~3205_combout ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~3207_combout  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~3207_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3205_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3208_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3208 .lut_mask = 16'hCCE2;
defparam \ram1|ram~3208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneive_lcell_comb \ram1|ram~1201feeder (
// Equation(s):
// \ram1|ram~1201feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1201feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \ram1|ram~1201 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1201 .is_wysiwyg = "true";
defparam \ram1|ram~1201 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \ram1|ram~1185 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1185 .is_wysiwyg = "true";
defparam \ram1|ram~1185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \ram1|ram~1169feeder (
// Equation(s):
// \ram1|ram~1169feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1169feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \ram1|ram~1169 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1169 .is_wysiwyg = "true";
defparam \ram1|ram~1169 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \ram1|ram~1153 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1153 .is_wysiwyg = "true";
defparam \ram1|ram~1153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \ram1|ram~3202 (
// Equation(s):
// \ram1|ram~3202_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1169_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1153_q )))))

	.dataa(\ram1|ram~1169_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1153_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3202_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3202 .lut_mask = 16'hEE30;
defparam \ram1|ram~3202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \ram1|ram~3203 (
// Equation(s):
// \ram1|ram~3203_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3202_combout  & (\ram1|ram~1201_q )) # (!\ram1|ram~3202_combout  & ((\ram1|ram~1185_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3202_combout ))))

	.dataa(\ram1|ram~1201_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1185_q ),
	.datad(\ram1|ram~3202_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3203_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3203 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \ram1|ram~3211 (
// Equation(s):
// \ram1|ram~3211_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3208_combout  & (\ram1|ram~3210_combout )) # (!\ram1|ram~3208_combout  & ((\ram1|ram~3203_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3208_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~3210_combout ),
	.datac(\ram1|ram~3208_combout ),
	.datad(\ram1|ram~3203_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3211_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3211 .lut_mask = 16'hDAD0;
defparam \ram1|ram~3211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \ram1|ram~1457feeder (
// Equation(s):
// \ram1|ram~1457feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1457feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1457feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1457feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \ram1|ram~1457 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1457 .is_wysiwyg = "true";
defparam \ram1|ram~1457 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \ram1|ram~1521 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1521 .is_wysiwyg = "true";
defparam \ram1|ram~1521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \ram1|ram~1393feeder (
// Equation(s):
// \ram1|ram~1393feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1393feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1393feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1393feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \ram1|ram~1393 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1393 .is_wysiwyg = "true";
defparam \ram1|ram~1393 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \ram1|ram~1329 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1329 .is_wysiwyg = "true";
defparam \ram1|ram~1329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \ram1|ram~3199 (
// Equation(s):
// \ram1|ram~3199_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1393_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1329_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1393_q ),
	.datac(\ram1|ram~1329_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3199_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3199 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \ram1|ram~3200 (
// Equation(s):
// \ram1|ram~3200_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3199_combout  & ((\ram1|ram~1521_q ))) # (!\ram1|ram~3199_combout  & (\ram1|ram~1457_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3199_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1457_q ),
	.datac(\ram1|ram~1521_q ),
	.datad(\ram1|ram~3199_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3200_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3200 .lut_mask = 16'hF588;
defparam \ram1|ram~3200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \ram1|ram~1505feeder (
// Equation(s):
// \ram1|ram~1505feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1505feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1505feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1505feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \ram1|ram~1505 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1505feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1505 .is_wysiwyg = "true";
defparam \ram1|ram~1505 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \ram1|ram~1377 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1377 .is_wysiwyg = "true";
defparam \ram1|ram~1377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \ram1|ram~1441feeder (
// Equation(s):
// \ram1|ram~1441feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1441feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1441feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1441feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \ram1|ram~1441 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1441 .is_wysiwyg = "true";
defparam \ram1|ram~1441 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \ram1|ram~1313 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1313 .is_wysiwyg = "true";
defparam \ram1|ram~1313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \ram1|ram~3192 (
// Equation(s):
// \ram1|ram~3192_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1441_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1313_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1441_q ),
	.datac(\ram1|ram~1313_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3192_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3192 .lut_mask = 16'hEE50;
defparam \ram1|ram~3192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \ram1|ram~3193 (
// Equation(s):
// \ram1|ram~3193_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3192_combout  & (\ram1|ram~1505_q )) # (!\ram1|ram~3192_combout  & ((\ram1|ram~1377_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3192_combout ))))

	.dataa(\ram1|ram~1505_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1377_q ),
	.datad(\ram1|ram~3192_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3193_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3193 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \ram1|ram~1425feeder (
// Equation(s):
// \ram1|ram~1425feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1425feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \ram1|ram~1425 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1425 .is_wysiwyg = "true";
defparam \ram1|ram~1425 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \ram1|ram~1489 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1489 .is_wysiwyg = "true";
defparam \ram1|ram~1489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \ram1|ram~1361feeder (
// Equation(s):
// \ram1|ram~1361feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1361feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1361feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1361feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \ram1|ram~1361 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1361 .is_wysiwyg = "true";
defparam \ram1|ram~1361 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \ram1|ram~1297 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1297 .is_wysiwyg = "true";
defparam \ram1|ram~1297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \ram1|ram~3194 (
// Equation(s):
// \ram1|ram~3194_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~1361_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~1297_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1361_q ),
	.datac(\ram1|ram~1297_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3194_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3194 .lut_mask = 16'hEE50;
defparam \ram1|ram~3194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \ram1|ram~3195 (
// Equation(s):
// \ram1|ram~3195_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3194_combout  & ((\ram1|ram~1489_q ))) # (!\ram1|ram~3194_combout  & (\ram1|ram~1425_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3194_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1425_q ),
	.datac(\ram1|ram~1489_q ),
	.datad(\ram1|ram~3194_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3195_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3195 .lut_mask = 16'hF588;
defparam \ram1|ram~3195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \ram1|ram~1345feeder (
// Equation(s):
// \ram1|ram~1345feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1345feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1345feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1345feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \ram1|ram~1345 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1345 .is_wysiwyg = "true";
defparam \ram1|ram~1345 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \ram1|ram~1473 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1473 .is_wysiwyg = "true";
defparam \ram1|ram~1473 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \ram1|ram~1281 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1281 .is_wysiwyg = "true";
defparam \ram1|ram~1281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneive_lcell_comb \ram1|ram~1409feeder (
// Equation(s):
// \ram1|ram~1409feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1409feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1409feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1409feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \ram1|ram~1409 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1409 .is_wysiwyg = "true";
defparam \ram1|ram~1409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \ram1|ram~3196 (
// Equation(s):
// \ram1|ram~3196_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~1409_q ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~1281_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1281_q ),
	.datad(\ram1|ram~1409_q ),
	.cin(gnd),
	.combout(\ram1|ram~3196_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3196 .lut_mask = 16'hDC98;
defparam \ram1|ram~3196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \ram1|ram~3197 (
// Equation(s):
// \ram1|ram~3197_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3196_combout  & ((\ram1|ram~1473_q ))) # (!\ram1|ram~3196_combout  & (\ram1|ram~1345_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3196_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1345_q ),
	.datac(\ram1|ram~1473_q ),
	.datad(\ram1|ram~3196_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3197_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3197 .lut_mask = 16'hF588;
defparam \ram1|ram~3197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \ram1|ram~3198 (
// Equation(s):
// \ram1|ram~3198_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~3195_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & ((\ram1|ram~3197_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~3195_combout ),
	.datad(\ram1|ram~3197_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3198_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3198 .lut_mask = 16'hB9A8;
defparam \ram1|ram~3198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \ram1|ram~3201 (
// Equation(s):
// \ram1|ram~3201_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3198_combout  & (\ram1|ram~3200_combout )) # (!\ram1|ram~3198_combout  & ((\ram1|ram~3193_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3198_combout ))))

	.dataa(\ram1|ram~3200_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~3193_combout ),
	.datad(\ram1|ram~3198_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3201_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3201 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \ram1|ram~3212 (
// Equation(s):
// \ram1|ram~3212_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout )) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & ((\ram1|ram~3201_combout ))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~3211_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3211_combout ),
	.datad(\ram1|ram~3201_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3212_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3212 .lut_mask = 16'hDC98;
defparam \ram1|ram~3212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \ram1|ram~3223 (
// Equation(s):
// \ram1|ram~3223_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~3212_combout  & (\ram1|ram~3222_combout )) # (!\ram1|ram~3212_combout  & ((\ram1|ram~3191_combout ))))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~3212_combout ))))

	.dataa(\ram1|ram~3222_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3191_combout ),
	.datad(\ram1|ram~3212_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3223_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3223 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
cycloneive_lcell_comb \ram1|ram~3830 (
// Equation(s):
// \ram1|ram~3830_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3830_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3830 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N13
dffeas \ram1|ram~1009 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3830_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1009 .is_wysiwyg = "true";
defparam \ram1|ram~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N5
dffeas \ram1|ram~881 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~881 .is_wysiwyg = "true";
defparam \ram1|ram~881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \ram1|ram~945feeder (
// Equation(s):
// \ram1|ram~945feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~945feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~945feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~945feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N15
dffeas \ram1|ram~945 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~945 .is_wysiwyg = "true";
defparam \ram1|ram~945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \ram1|ram~817feeder (
// Equation(s):
// \ram1|ram~817feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~817feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~817feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~817feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N29
dffeas \ram1|ram~817 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~817feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~817 .is_wysiwyg = "true";
defparam \ram1|ram~817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneive_lcell_comb \ram1|ram~3178 (
// Equation(s):
// \ram1|ram~3178_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~945_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~817_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~945_q ),
	.datab(\ram1|ram~817_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3178_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3178 .lut_mask = 16'hF0AC;
defparam \ram1|ram~3178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
cycloneive_lcell_comb \ram1|ram~3179 (
// Equation(s):
// \ram1|ram~3179_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3178_combout  & (!\ram1|ram~1009_q )) # (!\ram1|ram~3178_combout  & ((\ram1|ram~881_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3178_combout ))))

	.dataa(\ram1|ram~1009_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~881_q ),
	.datad(\ram1|ram~3178_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3179_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3179 .lut_mask = 16'h77C0;
defparam \ram1|ram~3179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneive_lcell_comb \ram1|ram~3826 (
// Equation(s):
// \ram1|ram~3826_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3826_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3826 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N1
dffeas \ram1|ram~977 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3826_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~977 .is_wysiwyg = "true";
defparam \ram1|ram~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \ram1|ram~3824 (
// Equation(s):
// \ram1|ram~3824_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3824_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3824 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N3
dffeas \ram1|ram~849 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3824_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~849 .is_wysiwyg = "true";
defparam \ram1|ram~849 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneive_lcell_comb \ram1|ram~3825 (
// Equation(s):
// \ram1|ram~3825_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3825_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3825 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N23
dffeas \ram1|ram~785 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3825_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~785 .is_wysiwyg = "true";
defparam \ram1|ram~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N11
dffeas \ram1|ram~913 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~913 .is_wysiwyg = "true";
defparam \ram1|ram~913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneive_lcell_comb \ram1|ram~3171 (
// Equation(s):
// \ram1|ram~3171_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~913_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~785_q ))))

	.dataa(\ram1|ram~785_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~913_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3171_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3171 .lut_mask = 16'hFC11;
defparam \ram1|ram~3171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \ram1|ram~3172 (
// Equation(s):
// \ram1|ram~3172_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3171_combout  & (!\ram1|ram~977_q )) # (!\ram1|ram~3171_combout  & ((!\ram1|ram~849_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3171_combout ))))

	.dataa(\ram1|ram~977_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~849_q ),
	.datad(\ram1|ram~3171_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3172_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3172 .lut_mask = 16'h770C;
defparam \ram1|ram~3172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \ram1|ram~3828 (
// Equation(s):
// \ram1|ram~3828_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3828_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3828 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N17
dffeas \ram1|ram~897 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3828_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~897 .is_wysiwyg = "true";
defparam \ram1|ram~897 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N5
dffeas \ram1|ram~961 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~961 .is_wysiwyg = "true";
defparam \ram1|ram~961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \ram1|ram~3829 (
// Equation(s):
// \ram1|ram~3829_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3829_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3829 .lut_mask = 16'h00FF;
defparam \ram1|ram~3829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N7
dffeas \ram1|ram~833 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3829_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~833 .is_wysiwyg = "true";
defparam \ram1|ram~833 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N3
dffeas \ram1|ram~769 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~769 .is_wysiwyg = "true";
defparam \ram1|ram~769 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \ram1|ram~3175 (
// Equation(s):
// \ram1|ram~3175_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~833_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~769_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~833_q ),
	.datac(\ram1|ram~769_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3175_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3175 .lut_mask = 16'hBB50;
defparam \ram1|ram~3175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \ram1|ram~3176 (
// Equation(s):
// \ram1|ram~3176_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3175_combout  & ((\ram1|ram~961_q ))) # (!\ram1|ram~3175_combout  & (!\ram1|ram~897_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3175_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~897_q ),
	.datac(\ram1|ram~961_q ),
	.datad(\ram1|ram~3175_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3176_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3176 .lut_mask = 16'hF522;
defparam \ram1|ram~3176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \ram1|ram~3827 (
// Equation(s):
// \ram1|ram~3827_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3827_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3827 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N31
dffeas \ram1|ram~993 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3827_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~993 .is_wysiwyg = "true";
defparam \ram1|ram~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N5
dffeas \ram1|ram~929 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~929 .is_wysiwyg = "true";
defparam \ram1|ram~929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \ram1|ram~865feeder (
// Equation(s):
// \ram1|ram~865feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~865feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \ram1|ram~865 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~865 .is_wysiwyg = "true";
defparam \ram1|ram~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N19
dffeas \ram1|ram~801 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~801 .is_wysiwyg = "true";
defparam \ram1|ram~801 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \ram1|ram~3173 (
// Equation(s):
// \ram1|ram~3173_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~865_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~801_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~865_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~801_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3173_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3173 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \ram1|ram~3174 (
// Equation(s):
// \ram1|ram~3174_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3173_combout  & (!\ram1|ram~993_q )) # (!\ram1|ram~3173_combout  & ((\ram1|ram~929_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3173_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~993_q ),
	.datac(\ram1|ram~929_q ),
	.datad(\ram1|ram~3173_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3174_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3174 .lut_mask = 16'h77A0;
defparam \ram1|ram~3174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \ram1|ram~3177 (
// Equation(s):
// \ram1|ram~3177_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~3174_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~3176_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3176_combout ),
	.datad(\ram1|ram~3174_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3177_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3177 .lut_mask = 16'hBA98;
defparam \ram1|ram~3177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \ram1|ram~3180 (
// Equation(s):
// \ram1|ram~3180_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3177_combout  & (\ram1|ram~3179_combout )) # (!\ram1|ram~3177_combout  & ((\ram1|ram~3172_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3177_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~3179_combout ),
	.datac(\ram1|ram~3172_combout ),
	.datad(\ram1|ram~3177_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3180_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3180 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cycloneive_lcell_comb \ram1|ram~3821 (
// Equation(s):
// \ram1|ram~3821_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3821_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3821 .lut_mask = 16'h00FF;
defparam \ram1|ram~3821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \ram1|ram~209 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3821_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~209 .is_wysiwyg = "true";
defparam \ram1|ram~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \ram1|ram~3823 (
// Equation(s):
// \ram1|ram~3823_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3823_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3823 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N1
dffeas \ram1|ram~241 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3823_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~241 .is_wysiwyg = "true";
defparam \ram1|ram~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \ram1|ram~3822 (
// Equation(s):
// \ram1|ram~3822_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3822_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3822 .lut_mask = 16'h00FF;
defparam \ram1|ram~3822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \ram1|ram~193 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3822_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~193 .is_wysiwyg = "true";
defparam \ram1|ram~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \ram1|ram~225 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~225 .is_wysiwyg = "true";
defparam \ram1|ram~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \ram1|ram~3167 (
// Equation(s):
// \ram1|ram~3167_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~225_q ))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~193_q ))))

	.dataa(\ram1|ram~193_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~225_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3167_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3167 .lut_mask = 16'hFC11;
defparam \ram1|ram~3167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \ram1|ram~3168 (
// Equation(s):
// \ram1|ram~3168_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3167_combout  & ((!\ram1|ram~241_q ))) # (!\ram1|ram~3167_combout  & (!\ram1|ram~209_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3167_combout ))))

	.dataa(\ram1|ram~209_q ),
	.datab(\ram1|ram~241_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\ram1|ram~3167_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3168_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3168 .lut_mask = 16'h3F50;
defparam \ram1|ram~3168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \ram1|ram~3813 (
// Equation(s):
// \ram1|ram~3813_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3813_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3813 .lut_mask = 16'h00FF;
defparam \ram1|ram~3813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \ram1|ram~161 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3813_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~161 .is_wysiwyg = "true";
defparam \ram1|ram~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \ram1|ram~177 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~177 .is_wysiwyg = "true";
defparam \ram1|ram~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \ram1|ram~3815 (
// Equation(s):
// \ram1|ram~3815_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3815_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3815 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \ram1|ram~129 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3815_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~129 .is_wysiwyg = "true";
defparam \ram1|ram~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneive_lcell_comb \ram1|ram~3814 (
// Equation(s):
// \ram1|ram~3814_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3814_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3814 .lut_mask = 16'h00FF;
defparam \ram1|ram~3814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N19
dffeas \ram1|ram~145 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3814_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~145 .is_wysiwyg = "true";
defparam \ram1|ram~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \ram1|ram~3160 (
// Equation(s):
// \ram1|ram~3160_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout ) # (!\ram1|ram~145_q )))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~129_q  & ((!\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~129_q ),
	.datab(\ram1|ram~145_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3160_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3160 .lut_mask = 16'hF035;
defparam \ram1|ram~3160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \ram1|ram~3161 (
// Equation(s):
// \ram1|ram~3161_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3160_combout  & ((\ram1|ram~177_q ))) # (!\ram1|ram~3160_combout  & (!\ram1|ram~161_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3160_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~161_q ),
	.datac(\ram1|ram~177_q ),
	.datad(\ram1|ram~3160_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3161_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3161 .lut_mask = 16'hF522;
defparam \ram1|ram~3161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \ram1|ram~3820 (
// Equation(s):
// \ram1|ram~3820_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3820_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3820 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N3
dffeas \ram1|ram~49 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3820_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~49 .is_wysiwyg = "true";
defparam \ram1|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \ram1|ram~3818 (
// Equation(s):
// \ram1|ram~3818_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3818_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3818 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \ram1|ram~17 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3818_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~17 .is_wysiwyg = "true";
defparam \ram1|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \ram1|ram~3819 (
// Equation(s):
// \ram1|ram~3819_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3819_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3819 .lut_mask = 16'h00FF;
defparam \ram1|ram~3819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \ram1|ram~1 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3819_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1 .is_wysiwyg = "true";
defparam \ram1|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \ram1|ram~3164 (
// Equation(s):
// \ram1|ram~3164_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )) # (!\ram1|ram~17_q ))) # (!\cpu|Mux187~1_combout  & (((!\ram1|ram~1_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~17_q ),
	.datab(\ram1|ram~1_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3164_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3164 .lut_mask = 16'hF053;
defparam \ram1|ram~3164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N15
dffeas \ram1|ram~33 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~33 .is_wysiwyg = "true";
defparam \ram1|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \ram1|ram~3165 (
// Equation(s):
// \ram1|ram~3165_combout  = (\ram1|ram~3164_combout  & (((!\cpu|Mux186~1_combout )) # (!\ram1|ram~49_q ))) # (!\ram1|ram~3164_combout  & (((\ram1|ram~33_q  & \cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~49_q ),
	.datab(\ram1|ram~3164_combout ),
	.datac(\ram1|ram~33_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3165_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3165 .lut_mask = 16'h74CC;
defparam \ram1|ram~3165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cycloneive_lcell_comb \ram1|ram~3817 (
// Equation(s):
// \ram1|ram~3817_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3817_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3817 .lut_mask = 16'h00FF;
defparam \ram1|ram~3817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N3
dffeas \ram1|ram~113 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3817_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~113 .is_wysiwyg = "true";
defparam \ram1|ram~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \ram1|ram~81 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~81 .is_wysiwyg = "true";
defparam \ram1|ram~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneive_lcell_comb \ram1|ram~3816 (
// Equation(s):
// \ram1|ram~3816_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3816_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3816 .lut_mask = 16'h00FF;
defparam \ram1|ram~3816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N11
dffeas \ram1|ram~97 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3816_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~97 .is_wysiwyg = "true";
defparam \ram1|ram~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N7
dffeas \ram1|ram~65 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~65 .is_wysiwyg = "true";
defparam \ram1|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \ram1|ram~3162 (
// Equation(s):
// \ram1|ram~3162_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )) # (!\ram1|ram~97_q ))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~65_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~97_q ),
	.datac(\ram1|ram~65_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3162_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3162 .lut_mask = 16'hAA72;
defparam \ram1|ram~3162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \ram1|ram~3163 (
// Equation(s):
// \ram1|ram~3163_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3162_combout  & (!\ram1|ram~113_q )) # (!\ram1|ram~3162_combout  & ((\ram1|ram~81_q ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3162_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~113_q ),
	.datac(\ram1|ram~81_q ),
	.datad(\ram1|ram~3162_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3163_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3163 .lut_mask = 16'h77A0;
defparam \ram1|ram~3163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \ram1|ram~3166 (
// Equation(s):
// \ram1|ram~3166_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~3163_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~3165_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3165_combout ),
	.datad(\ram1|ram~3163_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3166_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3166 .lut_mask = 16'hDC98;
defparam \ram1|ram~3166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \ram1|ram~3169 (
// Equation(s):
// \ram1|ram~3169_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3166_combout  & (\ram1|ram~3168_combout )) # (!\ram1|ram~3166_combout  & ((\ram1|ram~3161_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3166_combout ))))

	.dataa(\ram1|ram~3168_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~3161_combout ),
	.datad(\ram1|ram~3166_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3169_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3169 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \ram1|ram~625feeder (
// Equation(s):
// \ram1|ram~625feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~625feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~625feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~625feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N15
dffeas \ram1|ram~625 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~625 .is_wysiwyg = "true";
defparam \ram1|ram~625 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \ram1|ram~609 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~609 .is_wysiwyg = "true";
defparam \ram1|ram~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \ram1|ram~3810 (
// Equation(s):
// \ram1|ram~3810_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3810_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3810 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N9
dffeas \ram1|ram~593 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3810_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~593 .is_wysiwyg = "true";
defparam \ram1|ram~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \ram1|ram~577 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~577 .is_wysiwyg = "true";
defparam \ram1|ram~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \ram1|ram~3150 (
// Equation(s):
// \ram1|ram~3150_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~593_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~577_q )))))

	.dataa(\ram1|ram~593_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~577_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3150_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3150 .lut_mask = 16'hDD30;
defparam \ram1|ram~3150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \ram1|ram~3151 (
// Equation(s):
// \ram1|ram~3151_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3150_combout  & (\ram1|ram~625_q )) # (!\ram1|ram~3150_combout  & ((\ram1|ram~609_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3150_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~625_q ),
	.datac(\ram1|ram~609_q ),
	.datad(\ram1|ram~3150_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3151_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3151 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
cycloneive_lcell_comb \ram1|ram~529feeder (
// Equation(s):
// \ram1|ram~529feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~529feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~529feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~529feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N11
dffeas \ram1|ram~529 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~529feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~529 .is_wysiwyg = "true";
defparam \ram1|ram~529 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \ram1|ram~561 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~561 .is_wysiwyg = "true";
defparam \ram1|ram~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \ram1|ram~3811 (
// Equation(s):
// \ram1|ram~3811_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3811_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3811 .lut_mask = 16'h00FF;
defparam \ram1|ram~3811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N31
dffeas \ram1|ram~513 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3811_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~513 .is_wysiwyg = "true";
defparam \ram1|ram~513 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \ram1|ram~545 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~545 .is_wysiwyg = "true";
defparam \ram1|ram~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \ram1|ram~3154 (
// Equation(s):
// \ram1|ram~3154_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~545_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~513_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~513_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~545_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3154_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3154 .lut_mask = 16'hCCD1;
defparam \ram1|ram~3154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \ram1|ram~3155 (
// Equation(s):
// \ram1|ram~3155_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3154_combout  & ((\ram1|ram~561_q ))) # (!\ram1|ram~3154_combout  & (\ram1|ram~529_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3154_combout ))))

	.dataa(\ram1|ram~529_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~561_q ),
	.datad(\ram1|ram~3154_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3155_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3155 .lut_mask = 16'hF388;
defparam \ram1|ram~3155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
cycloneive_lcell_comb \ram1|ram~657feeder (
// Equation(s):
// \ram1|ram~657feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~657feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~657feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~657feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N3
dffeas \ram1|ram~657 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~657 .is_wysiwyg = "true";
defparam \ram1|ram~657 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N25
dffeas \ram1|ram~689 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~689 .is_wysiwyg = "true";
defparam \ram1|ram~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneive_lcell_comb \ram1|ram~673feeder (
// Equation(s):
// \ram1|ram~673feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~673feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~673feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~673feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N3
dffeas \ram1|ram~673 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~673 .is_wysiwyg = "true";
defparam \ram1|ram~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N19
dffeas \ram1|ram~641 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~641 .is_wysiwyg = "true";
defparam \ram1|ram~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneive_lcell_comb \ram1|ram~3152 (
// Equation(s):
// \ram1|ram~3152_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~673_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~641_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~673_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~641_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3152_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3152 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneive_lcell_comb \ram1|ram~3153 (
// Equation(s):
// \ram1|ram~3153_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3152_combout  & ((\ram1|ram~689_q ))) # (!\ram1|ram~3152_combout  & (\ram1|ram~657_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3152_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~657_q ),
	.datac(\ram1|ram~689_q ),
	.datad(\ram1|ram~3152_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3153_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3153 .lut_mask = 16'hF588;
defparam \ram1|ram~3153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \ram1|ram~3156 (
// Equation(s):
// \ram1|ram~3156_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~3153_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~3155_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3155_combout ),
	.datad(\ram1|ram~3153_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3156_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3156 .lut_mask = 16'hBA98;
defparam \ram1|ram~3156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \ram1|ram~737feeder (
// Equation(s):
// \ram1|ram~737feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~737feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~737feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~737feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N19
dffeas \ram1|ram~737 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~737 .is_wysiwyg = "true";
defparam \ram1|ram~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N25
dffeas \ram1|ram~753 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~753 .is_wysiwyg = "true";
defparam \ram1|ram~753 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N26
cycloneive_lcell_comb \ram1|ram~3812 (
// Equation(s):
// \ram1|ram~3812_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3812_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3812 .lut_mask = 16'h00FF;
defparam \ram1|ram~3812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N27
dffeas \ram1|ram~705 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3812_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~705 .is_wysiwyg = "true";
defparam \ram1|ram~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N19
dffeas \ram1|ram~721 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~721 .is_wysiwyg = "true";
defparam \ram1|ram~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N18
cycloneive_lcell_comb \ram1|ram~3157 (
// Equation(s):
// \ram1|ram~3157_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~721_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~705_q ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~705_q ),
	.datac(\ram1|ram~721_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3157_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3157 .lut_mask = 16'hFA11;
defparam \ram1|ram~3157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneive_lcell_comb \ram1|ram~3158 (
// Equation(s):
// \ram1|ram~3158_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3157_combout  & ((\ram1|ram~753_q ))) # (!\ram1|ram~3157_combout  & (\ram1|ram~737_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3157_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~737_q ),
	.datac(\ram1|ram~753_q ),
	.datad(\ram1|ram~3157_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3158_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3158 .lut_mask = 16'hF588;
defparam \ram1|ram~3158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \ram1|ram~3159 (
// Equation(s):
// \ram1|ram~3159_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3156_combout  & ((\ram1|ram~3158_combout ))) # (!\ram1|ram~3156_combout  & (\ram1|ram~3151_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3156_combout ))))

	.dataa(\ram1|ram~3151_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3156_combout ),
	.datad(\ram1|ram~3158_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3159_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3159 .lut_mask = 16'hF838;
defparam \ram1|ram~3159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \ram1|ram~3170 (
// Equation(s):
// \ram1|ram~3170_combout  = (\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout ) # ((\ram1|ram~3159_combout )))) # (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3169_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3169_combout ),
	.datad(\ram1|ram~3159_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3170_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3170 .lut_mask = 16'hBA98;
defparam \ram1|ram~3170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \ram1|ram~3809 (
// Equation(s):
// \ram1|ram~3809_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3809_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3809 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \ram1|ram~433 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3809_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~433 .is_wysiwyg = "true";
defparam \ram1|ram~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \ram1|ram~497 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~497 .is_wysiwyg = "true";
defparam \ram1|ram~497 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \ram1|ram~369feeder (
// Equation(s):
// \ram1|ram~369feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~369feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~369feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~369feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \ram1|ram~369 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~369 .is_wysiwyg = "true";
defparam \ram1|ram~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \ram1|ram~305 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~305 .is_wysiwyg = "true";
defparam \ram1|ram~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \ram1|ram~3147 (
// Equation(s):
// \ram1|ram~3147_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~369_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~305_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~369_q ),
	.datac(\ram1|ram~305_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3147_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3147 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \ram1|ram~3148 (
// Equation(s):
// \ram1|ram~3148_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3147_combout  & ((\ram1|ram~497_q ))) # (!\ram1|ram~3147_combout  & (!\ram1|ram~433_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3147_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~433_q ),
	.datac(\ram1|ram~497_q ),
	.datad(\ram1|ram~3147_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3148_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3148 .lut_mask = 16'hF522;
defparam \ram1|ram~3148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \ram1|ram~417feeder (
// Equation(s):
// \ram1|ram~417feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~417feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \ram1|ram~417 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~417 .is_wysiwyg = "true";
defparam \ram1|ram~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \ram1|ram~3805 (
// Equation(s):
// \ram1|ram~3805_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3805_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3805 .lut_mask = 16'h00FF;
defparam \ram1|ram~3805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \ram1|ram~289 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3805_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~289 .is_wysiwyg = "true";
defparam \ram1|ram~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \ram1|ram~3140 (
// Equation(s):
// \ram1|ram~3140_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~417_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((!\ram1|ram~289_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~417_q ),
	.datab(\ram1|ram~289_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3140_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3140 .lut_mask = 16'hF0A3;
defparam \ram1|ram~3140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \ram1|ram~481feeder (
// Equation(s):
// \ram1|ram~481feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~481feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~481feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~481feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \ram1|ram~481 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~481feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~481 .is_wysiwyg = "true";
defparam \ram1|ram~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \ram1|ram~353 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~353 .is_wysiwyg = "true";
defparam \ram1|ram~353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \ram1|ram~3141 (
// Equation(s):
// \ram1|ram~3141_combout  = (\ram1|ram~3140_combout  & ((\ram1|ram~481_q ) # ((!\cpu|Mux185~1_combout )))) # (!\ram1|ram~3140_combout  & (((\ram1|ram~353_q  & \cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~3140_combout ),
	.datab(\ram1|ram~481_q ),
	.datac(\ram1|ram~353_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3141_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3141 .lut_mask = 16'hD8AA;
defparam \ram1|ram~3141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \ram1|ram~465feeder (
// Equation(s):
// \ram1|ram~465feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~465feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~465feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~465feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \ram1|ram~465 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~465 .is_wysiwyg = "true";
defparam \ram1|ram~465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \ram1|ram~401feeder (
// Equation(s):
// \ram1|ram~401feeder_combout  = \cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux202~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~401feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~401feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~401feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \ram1|ram~401 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~401feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~401 .is_wysiwyg = "true";
defparam \ram1|ram~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \ram1|ram~3806 (
// Equation(s):
// \ram1|ram~3806_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3806_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3806 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \ram1|ram~273 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3806_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~273 .is_wysiwyg = "true";
defparam \ram1|ram~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \ram1|ram~337 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~337 .is_wysiwyg = "true";
defparam \ram1|ram~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \ram1|ram~3142 (
// Equation(s):
// \ram1|ram~3142_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~337_q ))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~273_q ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~273_q ),
	.datac(\ram1|ram~337_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3142_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3142 .lut_mask = 16'hFA11;
defparam \ram1|ram~3142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \ram1|ram~3143 (
// Equation(s):
// \ram1|ram~3143_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3142_combout  & (\ram1|ram~465_q )) # (!\ram1|ram~3142_combout  & ((\ram1|ram~401_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3142_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~465_q ),
	.datac(\ram1|ram~401_q ),
	.datad(\ram1|ram~3142_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3143_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3143 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneive_lcell_comb \ram1|ram~3807 (
// Equation(s):
// \ram1|ram~3807_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3807_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3807 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \ram1|ram~321 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3807_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~321 .is_wysiwyg = "true";
defparam \ram1|ram~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N23
dffeas \ram1|ram~449 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~449 .is_wysiwyg = "true";
defparam \ram1|ram~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \ram1|ram~3808 (
// Equation(s):
// \ram1|ram~3808_combout  = !\cpu|Mux202~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux202~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3808_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3808 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N11
dffeas \ram1|ram~257 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3808_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~257 .is_wysiwyg = "true";
defparam \ram1|ram~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N17
dffeas \ram1|ram~385 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~385 .is_wysiwyg = "true";
defparam \ram1|ram~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \ram1|ram~3144 (
// Equation(s):
// \ram1|ram~3144_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~385_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~257_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~257_q ),
	.datac(\ram1|ram~385_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3144_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3144 .lut_mask = 16'hFA11;
defparam \ram1|ram~3144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneive_lcell_comb \ram1|ram~3145 (
// Equation(s):
// \ram1|ram~3145_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3144_combout  & ((\ram1|ram~449_q ))) # (!\ram1|ram~3144_combout  & (!\ram1|ram~321_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3144_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~321_q ),
	.datac(\ram1|ram~449_q ),
	.datad(\ram1|ram~3144_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3145_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3145 .lut_mask = 16'hF522;
defparam \ram1|ram~3145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \ram1|ram~3146 (
// Equation(s):
// \ram1|ram~3146_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~3143_combout )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~3145_combout )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3143_combout ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\ram1|ram~3145_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3146_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3146 .lut_mask = 16'hE5E0;
defparam \ram1|ram~3146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \ram1|ram~3149 (
// Equation(s):
// \ram1|ram~3149_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3146_combout  & (\ram1|ram~3148_combout )) # (!\ram1|ram~3146_combout  & ((\ram1|ram~3141_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3146_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3148_combout ),
	.datac(\ram1|ram~3141_combout ),
	.datad(\ram1|ram~3146_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3149_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3149 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \ram1|ram~3181 (
// Equation(s):
// \ram1|ram~3181_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~3170_combout  & (\ram1|ram~3180_combout )) # (!\ram1|ram~3170_combout  & ((\ram1|ram~3149_combout ))))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~3170_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3180_combout ),
	.datac(\ram1|ram~3170_combout ),
	.datad(\ram1|ram~3149_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3181_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3181 .lut_mask = 16'hDAD0;
defparam \ram1|ram~3181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \data_in[1]~29 (
// Equation(s):
// \data_in[1]~29_combout  = (\data_in[4]~6_combout  & ((\ram1|ram~3223_combout ) # ((\data_in[4]~40_combout  & \ram1|ram~3181_combout )))) # (!\data_in[4]~6_combout  & (\data_in[4]~40_combout  & ((\ram1|ram~3181_combout ))))

	.dataa(\data_in[4]~6_combout ),
	.datab(\data_in[4]~40_combout ),
	.datac(\ram1|ram~3223_combout ),
	.datad(\ram1|ram~3181_combout ),
	.cin(gnd),
	.combout(\data_in[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[1]~29 .lut_mask = 16'hECA0;
defparam \data_in[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \data_in[1]~30 (
// Equation(s):
// \data_in[1]~30_combout  = (\data_in[1]~29_combout ) # ((\data_in[1]~9_combout  & \kp1|data [1]))

	.dataa(\data_in[1]~9_combout ),
	.datab(gnd),
	.datac(\kp1|data [1]),
	.datad(\data_in[1]~29_combout ),
	.cin(gnd),
	.combout(\data_in[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[1]~30 .lut_mask = 16'hFFA0;
defparam \data_in[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \cpu|ir[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[1] .is_wysiwyg = "true";
defparam \cpu|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \cpu|regbank[4][13]~25 (
// Equation(s):
// \cpu|regbank[4][13]~25_combout  = (!\cpu|ir [1] & (\cpu|regbank[0][14]~22_combout  & (\cpu|ir [2] & !\cpu|ir [0])))

	.dataa(\cpu|ir [1]),
	.datab(\cpu|regbank[0][14]~22_combout ),
	.datac(\cpu|ir [2]),
	.datad(\cpu|ir [0]),
	.cin(gnd),
	.combout(\cpu|regbank[4][13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[4][13]~25 .lut_mask = 16'h0040;
defparam \cpu|regbank[4][13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \cpu|regbank[4][2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux141~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][2] .is_wysiwyg = "true";
defparam \cpu|regbank[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \cpu|Mux173~0 (
// Equation(s):
// \cpu|Mux173~0_combout  = (\cpu|ir [6] & (((\cpu|ir [7])))) # (!\cpu|ir [6] & ((\cpu|ir [7] & ((\cpu|regbank[6][2]~q ))) # (!\cpu|ir [7] & (\cpu|regbank[4][2]~q ))))

	.dataa(\cpu|regbank[4][2]~q ),
	.datab(\cpu|ir [6]),
	.datac(\cpu|regbank[6][2]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux173~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux173~0 .lut_mask = 16'hFC22;
defparam \cpu|Mux173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \cpu|Mux173~1 (
// Equation(s):
// \cpu|Mux173~1_combout  = (\cpu|Mux173~0_combout  & (((\cpu|regbank[7][2]~q ) # (!\cpu|ir [6])))) # (!\cpu|Mux173~0_combout  & (\cpu|regbank[5][2]~q  & ((\cpu|ir [6]))))

	.dataa(\cpu|Mux173~0_combout ),
	.datab(\cpu|regbank[5][2]~q ),
	.datac(\cpu|regbank[7][2]~q ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux173~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux173~1 .lut_mask = 16'hE4AA;
defparam \cpu|Mux173~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \cpu|Mux173~4 (
// Equation(s):
// \cpu|Mux173~4_combout  = (\cpu|ir [8] & (\cpu|Mux173~1_combout )) # (!\cpu|ir [8] & ((\cpu|Mux173~3_combout )))

	.dataa(\cpu|ir [8]),
	.datab(\cpu|Mux173~1_combout ),
	.datac(gnd),
	.datad(\cpu|Mux173~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux173~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux173~4 .lut_mask = 16'hDD88;
defparam \cpu|Mux173~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \cpu|Mux157~4 (
// Equation(s):
// \cpu|Mux157~4_combout  = (\cpu|ir [5] & ((\cpu|Mux157~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux157~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux157~3_combout ),
	.datad(\cpu|Mux157~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux157~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux157~4 .lut_mask = 16'hFC30;
defparam \cpu|Mux157~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \cpu|Mux233~1 (
// Equation(s):
// \cpu|Mux233~1_combout  = (\cpu|ir [11] & (((!\cpu|Mux231~2_combout )))) # (!\cpu|ir [11] & ((\cpu|Mux173~4_combout  & ((\cpu|Mux157~4_combout ) # (\cpu|Mux231~2_combout ))) # (!\cpu|Mux173~4_combout  & (\cpu|Mux157~4_combout  & \cpu|Mux231~2_combout ))))

	.dataa(\cpu|Mux173~4_combout ),
	.datab(\cpu|Mux157~4_combout ),
	.datac(\cpu|ir [11]),
	.datad(\cpu|Mux231~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux233~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux233~1 .lut_mask = 16'h0EF8;
defparam \cpu|Mux233~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \cpu|Mux233~0 (
// Equation(s):
// \cpu|Mux233~0_combout  = (!\cpu|ir [9] & (\cpu|Mux157~4_combout  $ (\cpu|Mux173~4_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux157~4_combout ),
	.datac(\cpu|Mux173~4_combout ),
	.datad(\cpu|ir [9]),
	.cin(gnd),
	.combout(\cpu|Mux233~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux233~0 .lut_mask = 16'h003C;
defparam \cpu|Mux233~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \cpu|Mux233~2 (
// Equation(s):
// \cpu|Mux233~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux233~1_combout  & ((\cpu|Mux233~0_combout ))) # (!\cpu|Mux233~1_combout  & (\cpu|Mux157~4_combout )))) # (!\cpu|Mux231~3_combout  & (\cpu|Mux233~1_combout ))

	.dataa(\cpu|Mux231~3_combout ),
	.datab(\cpu|Mux233~1_combout ),
	.datac(\cpu|Mux157~4_combout ),
	.datad(\cpu|Mux233~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux233~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux233~2 .lut_mask = 16'hEC64;
defparam \cpu|Mux233~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \cpu|Mux233~3 (
// Equation(s):
// \cpu|Mux233~3_combout  = (\cpu|Mux231~6_combout  & ((\cpu|Add4~19_combout ))) # (!\cpu|Mux231~6_combout  & (\cpu|Mux233~2_combout ))

	.dataa(\cpu|Mux233~2_combout ),
	.datab(\cpu|Mux231~6_combout ),
	.datac(gnd),
	.datad(\cpu|Add4~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux233~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux233~3 .lut_mask = 16'hEE22;
defparam \cpu|Mux233~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \cpu|regbank[7][2]~6 (
// Equation(s):
// \cpu|regbank[7][2]~6_combout  = (\cpu|state [3] & (\cpu|Add3~4_combout )) # (!\cpu|state [3] & ((\cpu|Mux233~3_combout )))

	.dataa(\cpu|Add3~4_combout ),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|Mux233~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][2]~6 .lut_mask = 16'hBB88;
defparam \cpu|regbank[7][2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \cpu|regbank[7][2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][2]~6_combout ),
	.asdata(\data_in[2]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][2] .is_wysiwyg = "true";
defparam \cpu|regbank[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \cpu|regbank[7][3]~10 (
// Equation(s):
// \cpu|regbank[7][3]~10_combout  = (\cpu|state [3] & (\cpu|Add3~6_combout )) # (!\cpu|state [3] & ((\cpu|Mux232~3_combout )))

	.dataa(\cpu|Add3~6_combout ),
	.datab(\cpu|Mux232~3_combout ),
	.datac(gnd),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|regbank[7][3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][3]~10 .lut_mask = 16'hAACC;
defparam \cpu|regbank[7][3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \cpu|regbank[7][3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][3]~10_combout ),
	.asdata(\data_in[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][3] .is_wysiwyg = "true";
defparam \cpu|regbank[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \cpu|Mux172~0 (
// Equation(s):
// \cpu|Mux172~0_combout  = (\cpu|ir [7] & (((\cpu|regbank[6][3]~q ) # (\cpu|ir [6])))) # (!\cpu|ir [7] & (\cpu|regbank[4][3]~q  & ((!\cpu|ir [6]))))

	.dataa(\cpu|regbank[4][3]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[6][3]~q ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux172~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux172~0 .lut_mask = 16'hCCE2;
defparam \cpu|Mux172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \cpu|Mux172~1 (
// Equation(s):
// \cpu|Mux172~1_combout  = (\cpu|ir [6] & ((\cpu|Mux172~0_combout  & (\cpu|regbank[7][3]~q )) # (!\cpu|Mux172~0_combout  & ((\cpu|regbank[5][3]~q ))))) # (!\cpu|ir [6] & (((\cpu|Mux172~0_combout ))))

	.dataa(\cpu|regbank[7][3]~q ),
	.datab(\cpu|regbank[5][3]~q ),
	.datac(\cpu|ir [6]),
	.datad(\cpu|Mux172~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux172~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux172~1 .lut_mask = 16'hAFC0;
defparam \cpu|Mux172~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \cpu|Mux172~4 (
// Equation(s):
// \cpu|Mux172~4_combout  = (\cpu|ir [8] & (\cpu|Mux172~1_combout )) # (!\cpu|ir [8] & ((\cpu|Mux172~3_combout )))

	.dataa(\cpu|Mux172~1_combout ),
	.datab(\cpu|ir [8]),
	.datac(gnd),
	.datad(\cpu|Mux172~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux172~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux172~4 .lut_mask = 16'hBB88;
defparam \cpu|Mux172~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \cpu|Mux200~0 (
// Equation(s):
// \cpu|Mux200~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & (\cpu|pc [3])) # (!\cpu|state [1] & ((\cpu|Mux156~4_combout )))))

	.dataa(\cpu|pc [3]),
	.datab(\cpu|Mux189~0_combout ),
	.datac(\cpu|Mux156~4_combout ),
	.datad(\cpu|state [1]),
	.cin(gnd),
	.combout(\cpu|Mux200~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux200~0 .lut_mask = 16'h2230;
defparam \cpu|Mux200~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \cpu|Mux200~1 (
// Equation(s):
// \cpu|Mux200~1_combout  = (\cpu|Mux200~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux172~4_combout ))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|Mux172~4_combout ),
	.datac(gnd),
	.datad(\cpu|Mux200~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux200~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux200~1 .lut_mask = 16'hFF88;
defparam \cpu|Mux200~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \ram1|ram~1779feeder (
// Equation(s):
// \ram1|ram~1779feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1779feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1779feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1779feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \ram1|ram~1779 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1779feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1779 .is_wysiwyg = "true";
defparam \ram1|ram~1779 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \ram1|ram~1763 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1763 .is_wysiwyg = "true";
defparam \ram1|ram~1763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \ram1|ram~1747feeder (
// Equation(s):
// \ram1|ram~1747feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1747feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1747feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1747feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \ram1|ram~1747 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1747 .is_wysiwyg = "true";
defparam \ram1|ram~1747 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \ram1|ram~1731 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1731 .is_wysiwyg = "true";
defparam \ram1|ram~1731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \ram1|ram~2181 (
// Equation(s):
// \ram1|ram~2181_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1747_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1731_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1747_q ),
	.datac(\ram1|ram~1731_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2181_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2181 .lut_mask = 16'hEE50;
defparam \ram1|ram~2181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \ram1|ram~2182 (
// Equation(s):
// \ram1|ram~2182_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2181_combout  & (\ram1|ram~1779_q )) # (!\ram1|ram~2181_combout  & ((\ram1|ram~1763_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2181_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1779_q ),
	.datac(\ram1|ram~1763_q ),
	.datad(\ram1|ram~2181_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2182_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2182 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \ram1|ram~1619feeder (
// Equation(s):
// \ram1|ram~1619feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1619feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1619feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1619feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \ram1|ram~1619 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1619feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1619 .is_wysiwyg = "true";
defparam \ram1|ram~1619 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \ram1|ram~1603 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1603 .is_wysiwyg = "true";
defparam \ram1|ram~1603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \ram1|ram~2174 (
// Equation(s):
// \ram1|ram~2174_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1619_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1603_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1619_q ),
	.datac(\ram1|ram~1603_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2174_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2174 .lut_mask = 16'hEE50;
defparam \ram1|ram~2174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \ram1|ram~1651feeder (
// Equation(s):
// \ram1|ram~1651feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1651feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1651feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1651feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N15
dffeas \ram1|ram~1651 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1651 .is_wysiwyg = "true";
defparam \ram1|ram~1651 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \ram1|ram~1635 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1635 .is_wysiwyg = "true";
defparam \ram1|ram~1635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \ram1|ram~2175 (
// Equation(s):
// \ram1|ram~2175_combout  = (\ram1|ram~2174_combout  & ((\ram1|ram~1651_q ) # ((!\cpu|Mux186~1_combout )))) # (!\ram1|ram~2174_combout  & (((\ram1|ram~1635_q  & \cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~2174_combout ),
	.datab(\ram1|ram~1651_q ),
	.datac(\ram1|ram~1635_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2175_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2175 .lut_mask = 16'hD8AA;
defparam \ram1|ram~2175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \ram1|ram~1555feeder (
// Equation(s):
// \ram1|ram~1555feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1555feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1555feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1555feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \ram1|ram~1555 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1555 .is_wysiwyg = "true";
defparam \ram1|ram~1555 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \ram1|ram~1587 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1587 .is_wysiwyg = "true";
defparam \ram1|ram~1587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneive_lcell_comb \ram1|ram~1571feeder (
// Equation(s):
// \ram1|ram~1571feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1571feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1571feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1571feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N3
dffeas \ram1|ram~1571 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1571 .is_wysiwyg = "true";
defparam \ram1|ram~1571 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \ram1|ram~1539 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1539 .is_wysiwyg = "true";
defparam \ram1|ram~1539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \ram1|ram~2178 (
// Equation(s):
// \ram1|ram~2178_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1571_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1539_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1571_q ),
	.datac(\ram1|ram~1539_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2178_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2178 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \ram1|ram~2179 (
// Equation(s):
// \ram1|ram~2179_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2178_combout  & ((\ram1|ram~1587_q ))) # (!\ram1|ram~2178_combout  & (\ram1|ram~1555_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2178_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1555_q ),
	.datac(\ram1|ram~1587_q ),
	.datad(\ram1|ram~2178_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2179_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2179 .lut_mask = 16'hF588;
defparam \ram1|ram~2179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N18
cycloneive_lcell_comb \ram1|ram~1683feeder (
// Equation(s):
// \ram1|ram~1683feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1683feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1683feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1683feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N19
dffeas \ram1|ram~1683 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1683feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1683 .is_wysiwyg = "true";
defparam \ram1|ram~1683 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \ram1|ram~1715 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1715 .is_wysiwyg = "true";
defparam \ram1|ram~1715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \ram1|ram~1699feeder (
// Equation(s):
// \ram1|ram~1699feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1699feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1699feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1699feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \ram1|ram~1699 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1699 .is_wysiwyg = "true";
defparam \ram1|ram~1699 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \ram1|ram~1667 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1667 .is_wysiwyg = "true";
defparam \ram1|ram~1667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \ram1|ram~2176 (
// Equation(s):
// \ram1|ram~2176_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1699_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1667_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1699_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1667_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2176_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2176 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \ram1|ram~2177 (
// Equation(s):
// \ram1|ram~2177_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2176_combout  & ((\ram1|ram~1715_q ))) # (!\ram1|ram~2176_combout  & (\ram1|ram~1683_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2176_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1683_q ),
	.datac(\ram1|ram~1715_q ),
	.datad(\ram1|ram~2176_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2177_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2177 .lut_mask = 16'hF588;
defparam \ram1|ram~2177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \ram1|ram~2180 (
// Equation(s):
// \ram1|ram~2180_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~2177_combout ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~2179_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2179_combout ),
	.datad(\ram1|ram~2177_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2180_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2180 .lut_mask = 16'hDC98;
defparam \ram1|ram~2180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \ram1|ram~2183 (
// Equation(s):
// \ram1|ram~2183_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2180_combout  & (\ram1|ram~2182_combout )) # (!\ram1|ram~2180_combout  & ((\ram1|ram~2175_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2180_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2182_combout ),
	.datac(\ram1|ram~2175_combout ),
	.datad(\ram1|ram~2180_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2183_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2183 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cycloneive_lcell_comb \ram1|ram~2035feeder (
// Equation(s):
// \ram1|ram~2035feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2035feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2035feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2035feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N25
dffeas \ram1|ram~2035 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2035feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2035 .is_wysiwyg = "true";
defparam \ram1|ram~2035 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N21
dffeas \ram1|ram~1907 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1907 .is_wysiwyg = "true";
defparam \ram1|ram~1907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \ram1|ram~1971feeder (
// Equation(s):
// \ram1|ram~1971feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1971feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1971feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1971feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \ram1|ram~1971 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1971feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1971 .is_wysiwyg = "true";
defparam \ram1|ram~1971 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N19
dffeas \ram1|ram~1843 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1843 .is_wysiwyg = "true";
defparam \ram1|ram~1843 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneive_lcell_comb \ram1|ram~2212 (
// Equation(s):
// \ram1|ram~2212_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1971_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1843_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1971_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1843_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2212_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2212 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneive_lcell_comb \ram1|ram~2213 (
// Equation(s):
// \ram1|ram~2213_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2212_combout  & (\ram1|ram~2035_q )) # (!\ram1|ram~2212_combout  & ((\ram1|ram~1907_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2212_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2035_q ),
	.datac(\ram1|ram~1907_q ),
	.datad(\ram1|ram~2212_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2213_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2213 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \ram1|ram~1955feeder (
// Equation(s):
// \ram1|ram~1955feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1955feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1955feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1955feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \ram1|ram~1955 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1955feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1955 .is_wysiwyg = "true";
defparam \ram1|ram~1955 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N3
dffeas \ram1|ram~2019 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2019 .is_wysiwyg = "true";
defparam \ram1|ram~2019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \ram1|ram~1891feeder (
// Equation(s):
// \ram1|ram~1891feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1891feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1891feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1891feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \ram1|ram~1891 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1891 .is_wysiwyg = "true";
defparam \ram1|ram~1891 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \ram1|ram~1827 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1827 .is_wysiwyg = "true";
defparam \ram1|ram~1827 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneive_lcell_comb \ram1|ram~2207 (
// Equation(s):
// \ram1|ram~2207_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1891_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1827_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1891_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1827_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2207_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2207 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneive_lcell_comb \ram1|ram~2208 (
// Equation(s):
// \ram1|ram~2208_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2207_combout  & ((\ram1|ram~2019_q ))) # (!\ram1|ram~2207_combout  & (\ram1|ram~1955_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2207_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1955_q ),
	.datac(\ram1|ram~2019_q ),
	.datad(\ram1|ram~2207_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2208_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2208 .lut_mask = 16'hF588;
defparam \ram1|ram~2208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \ram1|ram~1923feeder (
// Equation(s):
// \ram1|ram~1923feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1923feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1923feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1923feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \ram1|ram~1923 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1923feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1923 .is_wysiwyg = "true";
defparam \ram1|ram~1923 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \ram1|ram~1987 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1987 .is_wysiwyg = "true";
defparam \ram1|ram~1987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneive_lcell_comb \ram1|ram~1859feeder (
// Equation(s):
// \ram1|ram~1859feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1859feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1859feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1859feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N1
dffeas \ram1|ram~1859 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1859feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1859 .is_wysiwyg = "true";
defparam \ram1|ram~1859 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \ram1|ram~1795 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1795 .is_wysiwyg = "true";
defparam \ram1|ram~1795 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \ram1|ram~2209 (
// Equation(s):
// \ram1|ram~2209_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1859_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1795_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1859_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1795_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2209_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2209 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \ram1|ram~2210 (
// Equation(s):
// \ram1|ram~2210_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2209_combout  & ((\ram1|ram~1987_q ))) # (!\ram1|ram~2209_combout  & (\ram1|ram~1923_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2209_combout ))))

	.dataa(\ram1|ram~1923_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1987_q ),
	.datad(\ram1|ram~2209_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2210_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2210 .lut_mask = 16'hF388;
defparam \ram1|ram~2210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \ram1|ram~2211 (
// Equation(s):
// \ram1|ram~2211_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~2208_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & ((\ram1|ram~2210_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2208_combout ),
	.datad(\ram1|ram~2210_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2211_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2211 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \ram1|ram~2003feeder (
// Equation(s):
// \ram1|ram~2003feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2003feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2003feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2003feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \ram1|ram~2003 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2003feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2003 .is_wysiwyg = "true";
defparam \ram1|ram~2003 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N19
dffeas \ram1|ram~1875 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1875 .is_wysiwyg = "true";
defparam \ram1|ram~1875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \ram1|ram~1939feeder (
// Equation(s):
// \ram1|ram~1939feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1939feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1939feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1939feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \ram1|ram~1939 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1939feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1939 .is_wysiwyg = "true";
defparam \ram1|ram~1939 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \ram1|ram~1811 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1811 .is_wysiwyg = "true";
defparam \ram1|ram~1811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \ram1|ram~2205 (
// Equation(s):
// \ram1|ram~2205_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1939_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1811_q )))))

	.dataa(\ram1|ram~1939_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1811_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2205_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2205 .lut_mask = 16'hEE30;
defparam \ram1|ram~2205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneive_lcell_comb \ram1|ram~2206 (
// Equation(s):
// \ram1|ram~2206_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2205_combout  & (\ram1|ram~2003_q )) # (!\ram1|ram~2205_combout  & ((\ram1|ram~1875_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2205_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2003_q ),
	.datac(\ram1|ram~1875_q ),
	.datad(\ram1|ram~2205_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2206_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2206 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \ram1|ram~2214 (
// Equation(s):
// \ram1|ram~2214_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2211_combout  & (\ram1|ram~2213_combout )) # (!\ram1|ram~2211_combout  & ((\ram1|ram~2206_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2211_combout ))))

	.dataa(\ram1|ram~2213_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2211_combout ),
	.datad(\ram1|ram~2206_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2214_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2214 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \ram1|ram~1507feeder (
// Equation(s):
// \ram1|ram~1507feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1507feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1507feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1507feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \ram1|ram~1507 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1507 .is_wysiwyg = "true";
defparam \ram1|ram~1507 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \ram1|ram~1379 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1379 .is_wysiwyg = "true";
defparam \ram1|ram~1379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \ram1|ram~1443feeder (
// Equation(s):
// \ram1|ram~1443feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1443feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \ram1|ram~1443 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1443 .is_wysiwyg = "true";
defparam \ram1|ram~1443 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \ram1|ram~1315 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1315 .is_wysiwyg = "true";
defparam \ram1|ram~1315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \ram1|ram~2184 (
// Equation(s):
// \ram1|ram~2184_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1443_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1315_q )))))

	.dataa(\ram1|ram~1443_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1315_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2184_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2184 .lut_mask = 16'hEE30;
defparam \ram1|ram~2184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \ram1|ram~2185 (
// Equation(s):
// \ram1|ram~2185_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2184_combout  & (\ram1|ram~1507_q )) # (!\ram1|ram~2184_combout  & ((\ram1|ram~1379_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2184_combout ))))

	.dataa(\ram1|ram~1507_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1379_q ),
	.datad(\ram1|ram~2184_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2185_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2185 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \ram1|ram~1347feeder (
// Equation(s):
// \ram1|ram~1347feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1347feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1347feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1347feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \ram1|ram~1347 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1347 .is_wysiwyg = "true";
defparam \ram1|ram~1347 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \ram1|ram~1475 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1475 .is_wysiwyg = "true";
defparam \ram1|ram~1475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \ram1|ram~1411feeder (
// Equation(s):
// \ram1|ram~1411feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1411feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1411feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1411feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \ram1|ram~1411 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1411 .is_wysiwyg = "true";
defparam \ram1|ram~1411 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \ram1|ram~1283 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1283 .is_wysiwyg = "true";
defparam \ram1|ram~1283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \ram1|ram~2188 (
// Equation(s):
// \ram1|ram~2188_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1411_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1283_q )))))

	.dataa(\ram1|ram~1411_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1283_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2188_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2188 .lut_mask = 16'hEE30;
defparam \ram1|ram~2188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \ram1|ram~2189 (
// Equation(s):
// \ram1|ram~2189_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2188_combout  & ((\ram1|ram~1475_q ))) # (!\ram1|ram~2188_combout  & (\ram1|ram~1347_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2188_combout ))))

	.dataa(\ram1|ram~1347_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1475_q ),
	.datad(\ram1|ram~2188_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2189_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2189 .lut_mask = 16'hF388;
defparam \ram1|ram~2189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \ram1|ram~1427feeder (
// Equation(s):
// \ram1|ram~1427feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1427feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1427feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1427feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N25
dffeas \ram1|ram~1427 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1427 .is_wysiwyg = "true";
defparam \ram1|ram~1427 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \ram1|ram~1491 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1491 .is_wysiwyg = "true";
defparam \ram1|ram~1491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \ram1|ram~1363feeder (
// Equation(s):
// \ram1|ram~1363feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1363feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1363feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1363feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \ram1|ram~1363 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1363 .is_wysiwyg = "true";
defparam \ram1|ram~1363 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \ram1|ram~1299 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1299 .is_wysiwyg = "true";
defparam \ram1|ram~1299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \ram1|ram~2186 (
// Equation(s):
// \ram1|ram~2186_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1363_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1299_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1363_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1299_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2186_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2186 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \ram1|ram~2187 (
// Equation(s):
// \ram1|ram~2187_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2186_combout  & ((\ram1|ram~1491_q ))) # (!\ram1|ram~2186_combout  & (\ram1|ram~1427_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2186_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1427_q ),
	.datac(\ram1|ram~1491_q ),
	.datad(\ram1|ram~2186_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2187_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2187 .lut_mask = 16'hF588;
defparam \ram1|ram~2187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \ram1|ram~2190 (
// Equation(s):
// \ram1|ram~2190_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~2187_combout ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2189_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2189_combout ),
	.datad(\ram1|ram~2187_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2190_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2190 .lut_mask = 16'hDC98;
defparam \ram1|ram~2190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \ram1|ram~1459feeder (
// Equation(s):
// \ram1|ram~1459feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1459feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1459feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1459feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \ram1|ram~1459 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1459 .is_wysiwyg = "true";
defparam \ram1|ram~1459 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \ram1|ram~1523 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1523 .is_wysiwyg = "true";
defparam \ram1|ram~1523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \ram1|ram~1395feeder (
// Equation(s):
// \ram1|ram~1395feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1395feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1395feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1395feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \ram1|ram~1395 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1395feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1395 .is_wysiwyg = "true";
defparam \ram1|ram~1395 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \ram1|ram~1331 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1331 .is_wysiwyg = "true";
defparam \ram1|ram~1331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \ram1|ram~2191 (
// Equation(s):
// \ram1|ram~2191_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1395_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1331_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1395_q ),
	.datac(\ram1|ram~1331_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2191_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2191 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \ram1|ram~2192 (
// Equation(s):
// \ram1|ram~2192_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2191_combout  & ((\ram1|ram~1523_q ))) # (!\ram1|ram~2191_combout  & (\ram1|ram~1459_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2191_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1459_q ),
	.datac(\ram1|ram~1523_q ),
	.datad(\ram1|ram~2191_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2192_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2192 .lut_mask = 16'hF588;
defparam \ram1|ram~2192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \ram1|ram~2193 (
// Equation(s):
// \ram1|ram~2193_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2190_combout  & ((\ram1|ram~2192_combout ))) # (!\ram1|ram~2190_combout  & (\ram1|ram~2185_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2190_combout ))))

	.dataa(\ram1|ram~2185_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2190_combout ),
	.datad(\ram1|ram~2192_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2193_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2193 .lut_mask = 16'hF838;
defparam \ram1|ram~2193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \ram1|ram~1235feeder (
// Equation(s):
// \ram1|ram~1235feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1235feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \ram1|ram~1235 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1235 .is_wysiwyg = "true";
defparam \ram1|ram~1235 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \ram1|ram~1267 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1267 .is_wysiwyg = "true";
defparam \ram1|ram~1267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \ram1|ram~1251feeder (
// Equation(s):
// \ram1|ram~1251feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1251feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \ram1|ram~1251 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1251 .is_wysiwyg = "true";
defparam \ram1|ram~1251 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \ram1|ram~1219 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1219 .is_wysiwyg = "true";
defparam \ram1|ram~1219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \ram1|ram~2201 (
// Equation(s):
// \ram1|ram~2201_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1251_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1219_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1251_q ),
	.datac(\ram1|ram~1219_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2201_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2201 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \ram1|ram~2202 (
// Equation(s):
// \ram1|ram~2202_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2201_combout  & ((\ram1|ram~1267_q ))) # (!\ram1|ram~2201_combout  & (\ram1|ram~1235_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2201_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1235_q ),
	.datac(\ram1|ram~1267_q ),
	.datad(\ram1|ram~2201_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2202_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2202 .lut_mask = 16'hF588;
defparam \ram1|ram~2202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneive_lcell_comb \ram1|ram~1203feeder (
// Equation(s):
// \ram1|ram~1203feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1203feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N27
dffeas \ram1|ram~1203 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1203 .is_wysiwyg = "true";
defparam \ram1|ram~1203 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \ram1|ram~1187 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1187 .is_wysiwyg = "true";
defparam \ram1|ram~1187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \ram1|ram~1171feeder (
// Equation(s):
// \ram1|ram~1171feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1171feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \ram1|ram~1171 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1171 .is_wysiwyg = "true";
defparam \ram1|ram~1171 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \ram1|ram~1155 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1155 .is_wysiwyg = "true";
defparam \ram1|ram~1155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \ram1|ram~2194 (
// Equation(s):
// \ram1|ram~2194_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1171_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1155_q )))))

	.dataa(\ram1|ram~1171_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1155_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2194_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2194 .lut_mask = 16'hEE30;
defparam \ram1|ram~2194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \ram1|ram~2195 (
// Equation(s):
// \ram1|ram~2195_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2194_combout  & (\ram1|ram~1203_q )) # (!\ram1|ram~2194_combout  & ((\ram1|ram~1187_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2194_combout ))))

	.dataa(\ram1|ram~1203_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1187_q ),
	.datad(\ram1|ram~2194_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2195_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2195 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \ram1|ram~1107feeder (
// Equation(s):
// \ram1|ram~1107feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1107feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \ram1|ram~1107 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1107 .is_wysiwyg = "true";
defparam \ram1|ram~1107 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \ram1|ram~1139 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1139 .is_wysiwyg = "true";
defparam \ram1|ram~1139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \ram1|ram~1123feeder (
// Equation(s):
// \ram1|ram~1123feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1123feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \ram1|ram~1123 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1123 .is_wysiwyg = "true";
defparam \ram1|ram~1123 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \ram1|ram~1091 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1091_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1091 .is_wysiwyg = "true";
defparam \ram1|ram~1091 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \ram1|ram~2196 (
// Equation(s):
// \ram1|ram~2196_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1123_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1091_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1123_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1091_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2196_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2196 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \ram1|ram~2197 (
// Equation(s):
// \ram1|ram~2197_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2196_combout  & ((\ram1|ram~1139_q ))) # (!\ram1|ram~2196_combout  & (\ram1|ram~1107_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2196_combout ))))

	.dataa(\ram1|ram~1107_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1139_q ),
	.datad(\ram1|ram~2196_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2197_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2197 .lut_mask = 16'hF388;
defparam \ram1|ram~2197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \ram1|ram~3577 (
// Equation(s):
// \ram1|ram~3577_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3577_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3577 .lut_mask = 16'h00FF;
defparam \ram1|ram~3577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \ram1|ram~1059 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3577_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1059 .is_wysiwyg = "true";
defparam \ram1|ram~1059 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \ram1|ram~1075 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1075 .is_wysiwyg = "true";
defparam \ram1|ram~1075 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneive_lcell_comb \ram1|ram~3578 (
// Equation(s):
// \ram1|ram~3578_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3578_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3578 .lut_mask = 16'h00FF;
defparam \ram1|ram~3578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \ram1|ram~1043 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3578_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1043 .is_wysiwyg = "true";
defparam \ram1|ram~1043 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \ram1|ram~1027 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1027 .is_wysiwyg = "true";
defparam \ram1|ram~1027 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \ram1|ram~2198 (
// Equation(s):
// \ram1|ram~2198_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~1043_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1027_q )))))

	.dataa(\ram1|ram~1043_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1027_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2198_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2198 .lut_mask = 16'hDD30;
defparam \ram1|ram~2198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \ram1|ram~2199 (
// Equation(s):
// \ram1|ram~2199_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2198_combout  & ((\ram1|ram~1075_q ))) # (!\ram1|ram~2198_combout  & (!\ram1|ram~1059_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2198_combout ))))

	.dataa(\ram1|ram~1059_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1075_q ),
	.datad(\ram1|ram~2198_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2199_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2199 .lut_mask = 16'hF344;
defparam \ram1|ram~2199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \ram1|ram~2200 (
// Equation(s):
// \ram1|ram~2200_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~2197_combout )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~2199_combout )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2197_combout ),
	.datad(\ram1|ram~2199_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2200_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2200 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \ram1|ram~2203 (
// Equation(s):
// \ram1|ram~2203_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2200_combout  & (\ram1|ram~2202_combout )) # (!\ram1|ram~2200_combout  & ((\ram1|ram~2195_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2200_combout ))))

	.dataa(\ram1|ram~2202_combout ),
	.datab(\ram1|ram~2195_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2200_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2203_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2203 .lut_mask = 16'hAFC0;
defparam \ram1|ram~2203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \ram1|ram~2204 (
// Equation(s):
// \ram1|ram~2204_combout  = (\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout ) # ((\ram1|ram~2193_combout )))) # (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & ((\ram1|ram~2203_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2193_combout ),
	.datad(\ram1|ram~2203_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2204_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2204 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \ram1|ram~2215 (
// Equation(s):
// \ram1|ram~2215_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2204_combout  & ((\ram1|ram~2214_combout ))) # (!\ram1|ram~2204_combout  & (\ram1|ram~2183_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~2204_combout ))))

	.dataa(\ram1|ram~2183_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2214_combout ),
	.datad(\ram1|ram~2204_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2215_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2215 .lut_mask = 16'hF388;
defparam \ram1|ram~2215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \ram1|ram~499feeder (
// Equation(s):
// \ram1|ram~499feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~499feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~499feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~499feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \ram1|ram~499 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~499 .is_wysiwyg = "true";
defparam \ram1|ram~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \ram1|ram~435 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~435 .is_wysiwyg = "true";
defparam \ram1|ram~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \ram1|ram~3559 (
// Equation(s):
// \ram1|ram~3559_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3559_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3559 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \ram1|ram~307 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~307 .is_wysiwyg = "true";
defparam \ram1|ram~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \ram1|ram~371 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~371 .is_wysiwyg = "true";
defparam \ram1|ram~371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \ram1|ram~2139 (
// Equation(s):
// \ram1|ram~2139_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~371_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~307_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~307_q ),
	.datac(\ram1|ram~371_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2139_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2139 .lut_mask = 16'hAAB1;
defparam \ram1|ram~2139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \ram1|ram~2140 (
// Equation(s):
// \ram1|ram~2140_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2139_combout  & (\ram1|ram~499_q )) # (!\ram1|ram~2139_combout  & ((\ram1|ram~435_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2139_combout ))))

	.dataa(\ram1|ram~499_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~435_q ),
	.datad(\ram1|ram~2139_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2140_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2140 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \ram1|ram~3553 (
// Equation(s):
// \ram1|ram~3553_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3553_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3553 .lut_mask = 16'h00FF;
defparam \ram1|ram~3553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \ram1|ram~483 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3553_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~483 .is_wysiwyg = "true";
defparam \ram1|ram~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N23
dffeas \ram1|ram~355 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~355 .is_wysiwyg = "true";
defparam \ram1|ram~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \ram1|ram~3552 (
// Equation(s):
// \ram1|ram~3552_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3552_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3552 .lut_mask = 16'h00FF;
defparam \ram1|ram~3552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N27
dffeas \ram1|ram~291 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3552_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~291 .is_wysiwyg = "true";
defparam \ram1|ram~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \ram1|ram~3551 (
// Equation(s):
// \ram1|ram~3551_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3551_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3551 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N9
dffeas \ram1|ram~419 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~419 .is_wysiwyg = "true";
defparam \ram1|ram~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \ram1|ram~2132 (
// Equation(s):
// \ram1|ram~2132_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((!\ram1|ram~419_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~291_q ))))

	.dataa(\ram1|ram~291_q ),
	.datab(\ram1|ram~419_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2132_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2132 .lut_mask = 16'hF305;
defparam \ram1|ram~2132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \ram1|ram~2133 (
// Equation(s):
// \ram1|ram~2133_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2132_combout  & (!\ram1|ram~483_q )) # (!\ram1|ram~2132_combout  & ((\ram1|ram~355_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2132_combout ))))

	.dataa(\ram1|ram~483_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~355_q ),
	.datad(\ram1|ram~2132_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2133_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2133 .lut_mask = 16'h77C0;
defparam \ram1|ram~2133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \ram1|ram~3558 (
// Equation(s):
// \ram1|ram~3558_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3558_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3558 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N19
dffeas \ram1|ram~451 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3558_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~451 .is_wysiwyg = "true";
defparam \ram1|ram~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N17
dffeas \ram1|ram~323 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~323 .is_wysiwyg = "true";
defparam \ram1|ram~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \ram1|ram~3557 (
// Equation(s):
// \ram1|ram~3557_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3557_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3557 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \ram1|ram~387 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3557_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~387 .is_wysiwyg = "true";
defparam \ram1|ram~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N13
dffeas \ram1|ram~259 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~259 .is_wysiwyg = "true";
defparam \ram1|ram~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \ram1|ram~2136 (
// Equation(s):
// \ram1|ram~2136_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )) # (!\ram1|ram~387_q ))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~259_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~387_q ),
	.datac(\ram1|ram~259_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2136_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2136 .lut_mask = 16'hAA72;
defparam \ram1|ram~2136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \ram1|ram~2137 (
// Equation(s):
// \ram1|ram~2137_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2136_combout  & (!\ram1|ram~451_q )) # (!\ram1|ram~2136_combout  & ((\ram1|ram~323_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2136_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~451_q ),
	.datac(\ram1|ram~323_q ),
	.datad(\ram1|ram~2136_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2137_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2137 .lut_mask = 16'h77A0;
defparam \ram1|ram~2137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \ram1|ram~3554 (
// Equation(s):
// \ram1|ram~3554_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3554_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3554 .lut_mask = 16'h00FF;
defparam \ram1|ram~3554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \ram1|ram~403 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~403 .is_wysiwyg = "true";
defparam \ram1|ram~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \ram1|ram~467 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~467 .is_wysiwyg = "true";
defparam \ram1|ram~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \ram1|ram~3556 (
// Equation(s):
// \ram1|ram~3556_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3556_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3556 .lut_mask = 16'h00FF;
defparam \ram1|ram~3556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N7
dffeas \ram1|ram~275 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~275 .is_wysiwyg = "true";
defparam \ram1|ram~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \ram1|ram~3555 (
// Equation(s):
// \ram1|ram~3555_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3555_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3555 .lut_mask = 16'h00FF;
defparam \ram1|ram~3555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N25
dffeas \ram1|ram~339 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3555_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~339 .is_wysiwyg = "true";
defparam \ram1|ram~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \ram1|ram~2134 (
// Equation(s):
// \ram1|ram~2134_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout ) # (!\ram1|ram~339_q )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~275_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~275_q ),
	.datab(\ram1|ram~339_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2134_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2134 .lut_mask = 16'hF035;
defparam \ram1|ram~2134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \ram1|ram~2135 (
// Equation(s):
// \ram1|ram~2135_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2134_combout  & ((\ram1|ram~467_q ))) # (!\ram1|ram~2134_combout  & (!\ram1|ram~403_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2134_combout ))))

	.dataa(\ram1|ram~403_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~467_q ),
	.datad(\ram1|ram~2134_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2135_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2135 .lut_mask = 16'hF344;
defparam \ram1|ram~2135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \ram1|ram~2138 (
// Equation(s):
// \ram1|ram~2138_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~2135_combout ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2137_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2137_combout ),
	.datad(\ram1|ram~2135_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2138_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2138 .lut_mask = 16'hDC98;
defparam \ram1|ram~2138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \ram1|ram~2141 (
// Equation(s):
// \ram1|ram~2141_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2138_combout  & (\ram1|ram~2140_combout )) # (!\ram1|ram~2138_combout  & ((\ram1|ram~2133_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2138_combout ))))

	.dataa(\ram1|ram~2140_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2133_combout ),
	.datad(\ram1|ram~2138_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2141_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2141 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \ram1|ram~179feeder (
// Equation(s):
// \ram1|ram~179feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~179feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \ram1|ram~179 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~179 .is_wysiwyg = "true";
defparam \ram1|ram~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N21
dffeas \ram1|ram~163 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~163 .is_wysiwyg = "true";
defparam \ram1|ram~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneive_lcell_comb \ram1|ram~3566 (
// Equation(s):
// \ram1|ram~3566_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3566_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3566 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N15
dffeas \ram1|ram~147 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~147 .is_wysiwyg = "true";
defparam \ram1|ram~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \ram1|ram~3567 (
// Equation(s):
// \ram1|ram~3567_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3567_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3567 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \ram1|ram~131 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3567_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~131 .is_wysiwyg = "true";
defparam \ram1|ram~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \ram1|ram~2152 (
// Equation(s):
// \ram1|ram~2152_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~147_q )) # (!\cpu|Mux187~1_combout  & ((!\ram1|ram~131_q )))))

	.dataa(\ram1|ram~147_q ),
	.datab(\ram1|ram~131_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2152_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2152 .lut_mask = 16'hF503;
defparam \ram1|ram~2152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \ram1|ram~2153 (
// Equation(s):
// \ram1|ram~2153_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2152_combout  & (\ram1|ram~179_q )) # (!\ram1|ram~2152_combout  & ((\ram1|ram~163_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2152_combout ))))

	.dataa(\ram1|ram~179_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~163_q ),
	.datad(\ram1|ram~2152_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2153_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2153 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
cycloneive_lcell_comb \ram1|ram~3569 (
// Equation(s):
// \ram1|ram~3569_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3569_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3569 .lut_mask = 16'h00FF;
defparam \ram1|ram~3569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \ram1|ram~211 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~211 .is_wysiwyg = "true";
defparam \ram1|ram~211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N12
cycloneive_lcell_comb \ram1|ram~3571 (
// Equation(s):
// \ram1|ram~3571_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3571_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3571 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N13
dffeas \ram1|ram~243 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3571_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~243 .is_wysiwyg = "true";
defparam \ram1|ram~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \ram1|ram~3570 (
// Equation(s):
// \ram1|ram~3570_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3570_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3570 .lut_mask = 16'h00FF;
defparam \ram1|ram~3570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \ram1|ram~195 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3570_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~195 .is_wysiwyg = "true";
defparam \ram1|ram~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N19
dffeas \ram1|ram~227 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~227 .is_wysiwyg = "true";
defparam \ram1|ram~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N18
cycloneive_lcell_comb \ram1|ram~2159 (
// Equation(s):
// \ram1|ram~2159_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~227_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~195_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~195_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~227_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2159_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2159 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N30
cycloneive_lcell_comb \ram1|ram~2160 (
// Equation(s):
// \ram1|ram~2160_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2159_combout  & ((!\ram1|ram~243_q ))) # (!\ram1|ram~2159_combout  & (!\ram1|ram~211_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2159_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~211_q ),
	.datac(\ram1|ram~243_q ),
	.datad(\ram1|ram~2159_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2160_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2160 .lut_mask = 16'h5F22;
defparam \ram1|ram~2160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneive_lcell_comb \ram1|ram~99feeder (
// Equation(s):
// \ram1|ram~99feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~99feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N9
dffeas \ram1|ram~99 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~99 .is_wysiwyg = "true";
defparam \ram1|ram~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \ram1|ram~67 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~67 .is_wysiwyg = "true";
defparam \ram1|ram~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \ram1|ram~2154 (
// Equation(s):
// \ram1|ram~2154_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~99_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~67_q )))))

	.dataa(\ram1|ram~99_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~67_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2154_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2154 .lut_mask = 16'hEE30;
defparam \ram1|ram~2154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \ram1|ram~115 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~115 .is_wysiwyg = "true";
defparam \ram1|ram~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \ram1|ram~83feeder (
// Equation(s):
// \ram1|ram~83feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~83feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N25
dffeas \ram1|ram~83 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~83 .is_wysiwyg = "true";
defparam \ram1|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \ram1|ram~2155 (
// Equation(s):
// \ram1|ram~2155_combout  = (\ram1|ram~2154_combout  & (((\ram1|ram~115_q )) # (!\cpu|Mux187~1_combout ))) # (!\ram1|ram~2154_combout  & (\cpu|Mux187~1_combout  & ((\ram1|ram~83_q ))))

	.dataa(\ram1|ram~2154_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~115_q ),
	.datad(\ram1|ram~83_q ),
	.cin(gnd),
	.combout(\ram1|ram~2155_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2155 .lut_mask = 16'hE6A2;
defparam \ram1|ram~2155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \ram1|ram~35feeder (
// Equation(s):
// \ram1|ram~35feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~35feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N5
dffeas \ram1|ram~35 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~35 .is_wysiwyg = "true";
defparam \ram1|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \ram1|ram~51 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~51 .is_wysiwyg = "true";
defparam \ram1|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \ram1|ram~3568 (
// Equation(s):
// \ram1|ram~3568_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3568_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3568 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \ram1|ram~19 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3568_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~19 .is_wysiwyg = "true";
defparam \ram1|ram~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N3
dffeas \ram1|ram~3 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~3 .is_wysiwyg = "true";
defparam \ram1|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \ram1|ram~2156 (
// Equation(s):
// \ram1|ram~2156_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~19_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~3_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~19_q ),
	.datac(\ram1|ram~3_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2156_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2156 .lut_mask = 16'hBB50;
defparam \ram1|ram~2156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \ram1|ram~2157 (
// Equation(s):
// \ram1|ram~2157_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2156_combout  & ((\ram1|ram~51_q ))) # (!\ram1|ram~2156_combout  & (\ram1|ram~35_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2156_combout ))))

	.dataa(\ram1|ram~35_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~51_q ),
	.datad(\ram1|ram~2156_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2157_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2157 .lut_mask = 16'hF388;
defparam \ram1|ram~2157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \ram1|ram~2158 (
// Equation(s):
// \ram1|ram~2158_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2155_combout ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((!\cpu|Mux184~1_combout  & \ram1|ram~2157_combout ))))

	.dataa(\ram1|ram~2155_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2157_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2158_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2158 .lut_mask = 16'hCBC8;
defparam \ram1|ram~2158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \ram1|ram~2161 (
// Equation(s):
// \ram1|ram~2161_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2158_combout  & ((\ram1|ram~2160_combout ))) # (!\ram1|ram~2158_combout  & (\ram1|ram~2153_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2158_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2153_combout ),
	.datac(\ram1|ram~2160_combout ),
	.datad(\ram1|ram~2158_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2161_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2161 .lut_mask = 16'hF588;
defparam \ram1|ram~2161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \ram1|ram~3561 (
// Equation(s):
// \ram1|ram~3561_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3561_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3561 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \ram1|ram~627 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~627 .is_wysiwyg = "true";
defparam \ram1|ram~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N17
dffeas \ram1|ram~611 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~611 .is_wysiwyg = "true";
defparam \ram1|ram~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \ram1|ram~3560 (
// Equation(s):
// \ram1|ram~3560_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3560_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3560 .lut_mask = 16'h00FF;
defparam \ram1|ram~3560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \ram1|ram~579 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3560_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~579 .is_wysiwyg = "true";
defparam \ram1|ram~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N3
dffeas \ram1|ram~595 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~595 .is_wysiwyg = "true";
defparam \ram1|ram~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \ram1|ram~2142 (
// Equation(s):
// \ram1|ram~2142_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~595_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~579_q ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~579_q ),
	.datac(\ram1|ram~595_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2142_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2142 .lut_mask = 16'hFA11;
defparam \ram1|ram~2142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \ram1|ram~2143 (
// Equation(s):
// \ram1|ram~2143_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2142_combout  & (!\ram1|ram~627_q )) # (!\ram1|ram~2142_combout  & ((\ram1|ram~611_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2142_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~627_q ),
	.datac(\ram1|ram~611_q ),
	.datad(\ram1|ram~2142_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2143_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2143 .lut_mask = 16'h77A0;
defparam \ram1|ram~2143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N4
cycloneive_lcell_comb \ram1|ram~3565 (
// Equation(s):
// \ram1|ram~3565_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3565_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3565 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N5
dffeas \ram1|ram~755 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3565_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~755 .is_wysiwyg = "true";
defparam \ram1|ram~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N27
dffeas \ram1|ram~739 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~739 .is_wysiwyg = "true";
defparam \ram1|ram~739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \ram1|ram~3564 (
// Equation(s):
// \ram1|ram~3564_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3564_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3564 .lut_mask = 16'h00FF;
defparam \ram1|ram~3564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N13
dffeas \ram1|ram~707 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~707 .is_wysiwyg = "true";
defparam \ram1|ram~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \ram1|ram~723 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~723 .is_wysiwyg = "true";
defparam \ram1|ram~723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \ram1|ram~2149 (
// Equation(s):
// \ram1|ram~2149_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~723_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~707_q ))))

	.dataa(\ram1|ram~707_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~723_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2149_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2149 .lut_mask = 16'hFC11;
defparam \ram1|ram~2149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \ram1|ram~2150 (
// Equation(s):
// \ram1|ram~2150_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2149_combout  & (!\ram1|ram~755_q )) # (!\ram1|ram~2149_combout  & ((\ram1|ram~739_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2149_combout ))))

	.dataa(\ram1|ram~755_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~739_q ),
	.datad(\ram1|ram~2149_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2150_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2150 .lut_mask = 16'h77C0;
defparam \ram1|ram~2150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
cycloneive_lcell_comb \ram1|ram~3562 (
// Equation(s):
// \ram1|ram~3562_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3562_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3562 .lut_mask = 16'h00FF;
defparam \ram1|ram~3562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \ram1|ram~531 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3562_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~531 .is_wysiwyg = "true";
defparam \ram1|ram~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
cycloneive_lcell_comb \ram1|ram~3563 (
// Equation(s):
// \ram1|ram~3563_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3563_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3563 .lut_mask = 16'h00FF;
defparam \ram1|ram~3563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N3
dffeas \ram1|ram~515 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3563_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~515 .is_wysiwyg = "true";
defparam \ram1|ram~515 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \ram1|ram~547 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~547 .is_wysiwyg = "true";
defparam \ram1|ram~547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \ram1|ram~2146 (
// Equation(s):
// \ram1|ram~2146_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~547_q ))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~515_q ))))

	.dataa(\ram1|ram~515_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~547_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2146_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2146 .lut_mask = 16'hFC11;
defparam \ram1|ram~2146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \ram1|ram~563 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~563 .is_wysiwyg = "true";
defparam \ram1|ram~563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \ram1|ram~2147 (
// Equation(s):
// \ram1|ram~2147_combout  = (\ram1|ram~2146_combout  & (((\ram1|ram~563_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2146_combout  & (!\ram1|ram~531_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~531_q ),
	.datab(\ram1|ram~2146_combout ),
	.datac(\ram1|ram~563_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2147_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2147 .lut_mask = 16'hD1CC;
defparam \ram1|ram~2147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_lcell_comb \ram1|ram~659feeder (
// Equation(s):
// \ram1|ram~659feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~659feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~659feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~659feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N15
dffeas \ram1|ram~659 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~659 .is_wysiwyg = "true";
defparam \ram1|ram~659 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N21
dffeas \ram1|ram~691 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~691 .is_wysiwyg = "true";
defparam \ram1|ram~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneive_lcell_comb \ram1|ram~675feeder (
// Equation(s):
// \ram1|ram~675feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~675feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~675feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~675feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N29
dffeas \ram1|ram~675 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~675feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~675 .is_wysiwyg = "true";
defparam \ram1|ram~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N3
dffeas \ram1|ram~643 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~643 .is_wysiwyg = "true";
defparam \ram1|ram~643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneive_lcell_comb \ram1|ram~2144 (
// Equation(s):
// \ram1|ram~2144_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~675_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~643_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~675_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~643_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2144_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2144 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneive_lcell_comb \ram1|ram~2145 (
// Equation(s):
// \ram1|ram~2145_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2144_combout  & ((\ram1|ram~691_q ))) # (!\ram1|ram~2144_combout  & (\ram1|ram~659_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2144_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~659_q ),
	.datac(\ram1|ram~691_q ),
	.datad(\ram1|ram~2144_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2145_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2145 .lut_mask = 16'hF588;
defparam \ram1|ram~2145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \ram1|ram~2148 (
// Equation(s):
// \ram1|ram~2148_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~2145_combout ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~2147_combout ))))

	.dataa(\ram1|ram~2147_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2145_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2148_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2148 .lut_mask = 16'hF2C2;
defparam \ram1|ram~2148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \ram1|ram~2151 (
// Equation(s):
// \ram1|ram~2151_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2148_combout  & ((\ram1|ram~2150_combout ))) # (!\ram1|ram~2148_combout  & (\ram1|ram~2143_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2148_combout ))))

	.dataa(\ram1|ram~2143_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2150_combout ),
	.datad(\ram1|ram~2148_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2151_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2151 .lut_mask = 16'hF388;
defparam \ram1|ram~2151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \ram1|ram~2162 (
// Equation(s):
// \ram1|ram~2162_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout )) # (!\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout  & ((\ram1|ram~2151_combout ))) # (!\cpu|Mux182~1_combout  & (\ram1|ram~2161_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2161_combout ),
	.datad(\ram1|ram~2151_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2162_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2162 .lut_mask = 16'hDC98;
defparam \ram1|ram~2162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \ram1|ram~3576 (
// Equation(s):
// \ram1|ram~3576_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3576_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3576 .lut_mask = 16'h00FF;
defparam \ram1|ram~3576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \ram1|ram~1011 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3576_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1011 .is_wysiwyg = "true";
defparam \ram1|ram~1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneive_lcell_comb \ram1|ram~3575 (
// Equation(s):
// \ram1|ram~3575_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3575_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3575 .lut_mask = 16'h00FF;
defparam \ram1|ram~3575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N7
dffeas \ram1|ram~883 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3575_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~883 .is_wysiwyg = "true";
defparam \ram1|ram~883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \ram1|ram~947feeder (
// Equation(s):
// \ram1|ram~947feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~947feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~947feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~947feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N23
dffeas \ram1|ram~947 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~947 .is_wysiwyg = "true";
defparam \ram1|ram~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \ram1|ram~819 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~819 .is_wysiwyg = "true";
defparam \ram1|ram~819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \ram1|ram~2170 (
// Equation(s):
// \ram1|ram~2170_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~947_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~819_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~947_q ),
	.datac(\ram1|ram~819_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2170_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2170 .lut_mask = 16'hEE50;
defparam \ram1|ram~2170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \ram1|ram~2171 (
// Equation(s):
// \ram1|ram~2171_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2170_combout  & (!\ram1|ram~1011_q )) # (!\ram1|ram~2170_combout  & ((!\ram1|ram~883_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2170_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1011_q ),
	.datac(\ram1|ram~883_q ),
	.datad(\ram1|ram~2170_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2171_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2171 .lut_mask = 16'h770A;
defparam \ram1|ram~2171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \ram1|ram~979feeder (
// Equation(s):
// \ram1|ram~979feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~979feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~979feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~979feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \ram1|ram~979 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~979 .is_wysiwyg = "true";
defparam \ram1|ram~979 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N9
dffeas \ram1|ram~851 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~851 .is_wysiwyg = "true";
defparam \ram1|ram~851 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneive_lcell_comb \ram1|ram~915feeder (
// Equation(s):
// \ram1|ram~915feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~915feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~915feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~915feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N7
dffeas \ram1|ram~915 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~915feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~915 .is_wysiwyg = "true";
defparam \ram1|ram~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N29
dffeas \ram1|ram~787 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~787 .is_wysiwyg = "true";
defparam \ram1|ram~787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \ram1|ram~2163 (
// Equation(s):
// \ram1|ram~2163_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~915_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~787_q )))))

	.dataa(\ram1|ram~915_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~787_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2163_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2163 .lut_mask = 16'hEE30;
defparam \ram1|ram~2163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \ram1|ram~2164 (
// Equation(s):
// \ram1|ram~2164_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2163_combout  & (\ram1|ram~979_q )) # (!\ram1|ram~2163_combout  & ((\ram1|ram~851_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2163_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~979_q ),
	.datac(\ram1|ram~851_q ),
	.datad(\ram1|ram~2163_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2164_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2164 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \ram1|ram~3572 (
// Equation(s):
// \ram1|ram~3572_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3572_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3572 .lut_mask = 16'h00FF;
defparam \ram1|ram~3572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N9
dffeas \ram1|ram~931 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~931 .is_wysiwyg = "true";
defparam \ram1|ram~931 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \ram1|ram~3573 (
// Equation(s):
// \ram1|ram~3573_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3573_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3573 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \ram1|ram~995 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3573_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~995 .is_wysiwyg = "true";
defparam \ram1|ram~995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \ram1|ram~867feeder (
// Equation(s):
// \ram1|ram~867feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~867feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \ram1|ram~867 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~867 .is_wysiwyg = "true";
defparam \ram1|ram~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \ram1|ram~803 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~803 .is_wysiwyg = "true";
defparam \ram1|ram~803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \ram1|ram~2165 (
// Equation(s):
// \ram1|ram~2165_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~867_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~803_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~867_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~803_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2165_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2165 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \ram1|ram~2166 (
// Equation(s):
// \ram1|ram~2166_combout  = (\ram1|ram~2165_combout  & (((!\cpu|Mux184~1_combout ) # (!\ram1|ram~995_q )))) # (!\ram1|ram~2165_combout  & (!\ram1|ram~931_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~931_q ),
	.datab(\ram1|ram~995_q ),
	.datac(\ram1|ram~2165_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2166_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2166 .lut_mask = 16'h35F0;
defparam \ram1|ram~2166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \ram1|ram~899feeder (
// Equation(s):
// \ram1|ram~899feeder_combout  = \cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux200~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~899feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~899feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~899feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N27
dffeas \ram1|ram~899 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~899feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~899 .is_wysiwyg = "true";
defparam \ram1|ram~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \ram1|ram~963 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~963 .is_wysiwyg = "true";
defparam \ram1|ram~963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \ram1|ram~3574 (
// Equation(s):
// \ram1|ram~3574_combout  = !\cpu|Mux200~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux200~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3574_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3574 .lut_mask = 16'h00FF;
defparam \ram1|ram~3574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N21
dffeas \ram1|ram~835 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~835 .is_wysiwyg = "true";
defparam \ram1|ram~835 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \ram1|ram~771 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~771 .is_wysiwyg = "true";
defparam \ram1|ram~771 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \ram1|ram~2167 (
// Equation(s):
// \ram1|ram~2167_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )) # (!\ram1|ram~835_q ))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~771_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~835_q ),
	.datac(\ram1|ram~771_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2167_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2167 .lut_mask = 16'hAA72;
defparam \ram1|ram~2167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \ram1|ram~2168 (
// Equation(s):
// \ram1|ram~2168_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2167_combout  & ((\ram1|ram~963_q ))) # (!\ram1|ram~2167_combout  & (\ram1|ram~899_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2167_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~899_q ),
	.datac(\ram1|ram~963_q ),
	.datad(\ram1|ram~2167_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2168_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2168 .lut_mask = 16'hF588;
defparam \ram1|ram~2168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \ram1|ram~2169 (
// Equation(s):
// \ram1|ram~2169_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2166_combout ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((!\cpu|Mux187~1_combout  & \ram1|ram~2168_combout ))))

	.dataa(\ram1|ram~2166_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\ram1|ram~2168_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2169_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2169 .lut_mask = 16'hCBC8;
defparam \ram1|ram~2169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \ram1|ram~2172 (
// Equation(s):
// \ram1|ram~2172_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2169_combout  & (\ram1|ram~2171_combout )) # (!\ram1|ram~2169_combout  & ((\ram1|ram~2164_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2169_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2171_combout ),
	.datac(\ram1|ram~2164_combout ),
	.datad(\ram1|ram~2169_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2172_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2172 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \ram1|ram~2173 (
// Equation(s):
// \ram1|ram~2173_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2162_combout  & ((\ram1|ram~2172_combout ))) # (!\ram1|ram~2162_combout  & (\ram1|ram~2141_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2162_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2141_combout ),
	.datac(\ram1|ram~2162_combout ),
	.datad(\ram1|ram~2172_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2173_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2173 .lut_mask = 16'hF858;
defparam \ram1|ram~2173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \data_in[3]~8 (
// Equation(s):
// \data_in[3]~8_combout  = (\data_in[4]~6_combout  & ((\ram1|ram~2215_combout ) # ((\data_in[4]~40_combout  & \ram1|ram~2173_combout )))) # (!\data_in[4]~6_combout  & (\data_in[4]~40_combout  & ((\ram1|ram~2173_combout ))))

	.dataa(\data_in[4]~6_combout ),
	.datab(\data_in[4]~40_combout ),
	.datac(\ram1|ram~2215_combout ),
	.datad(\ram1|ram~2173_combout ),
	.cin(gnd),
	.combout(\data_in[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[3]~8 .lut_mask = 16'hECA0;
defparam \data_in[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \data_in[3]~10 (
// Equation(s):
// \data_in[3]~10_combout  = (\data_in[3]~8_combout ) # ((\kp1|data [3] & \data_in[1]~9_combout ))

	.dataa(\kp1|data [3]),
	.datab(gnd),
	.datac(\data_in[1]~9_combout ),
	.datad(\data_in[3]~8_combout ),
	.cin(gnd),
	.combout(\data_in[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[3]~10 .lut_mask = 16'hFFA0;
defparam \data_in[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \cpu|ir[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[3] .is_wysiwyg = "true";
defparam \cpu|ir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \cpu|Mux155~2 (
// Equation(s):
// \cpu|Mux155~2_combout  = (\cpu|ir [3] & ((\cpu|ir [4]) # ((\cpu|regbank[1][4]~q )))) # (!\cpu|ir [3] & (!\cpu|ir [4] & (\cpu|regbank[0][4]~q )))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][4]~q ),
	.datad(\cpu|regbank[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux155~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux155~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux155~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \cpu|Mux155~3 (
// Equation(s):
// \cpu|Mux155~3_combout  = (\cpu|ir [4] & ((\cpu|Mux155~2_combout  & ((\cpu|regbank[3][4]~q ))) # (!\cpu|Mux155~2_combout  & (\cpu|regbank[2][4]~q )))) # (!\cpu|ir [4] & (\cpu|Mux155~2_combout ))

	.dataa(\cpu|ir [4]),
	.datab(\cpu|Mux155~2_combout ),
	.datac(\cpu|regbank[2][4]~q ),
	.datad(\cpu|regbank[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|Mux155~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux155~3 .lut_mask = 16'hEC64;
defparam \cpu|Mux155~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \cpu|Mux155~4 (
// Equation(s):
// \cpu|Mux155~4_combout  = (\cpu|ir [5] & ((\cpu|Mux155~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux155~3_combout ))

	.dataa(\cpu|Mux155~3_combout ),
	.datab(gnd),
	.datac(\cpu|Mux155~1_combout ),
	.datad(\cpu|ir [5]),
	.cin(gnd),
	.combout(\cpu|Mux155~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux155~4 .lut_mask = 16'hF0AA;
defparam \cpu|Mux155~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \cpu|Mux199~0 (
// Equation(s):
// \cpu|Mux199~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & (\cpu|pc [4])) # (!\cpu|state [1] & ((\cpu|Mux155~4_combout )))))

	.dataa(\cpu|pc [4]),
	.datab(\cpu|Mux155~4_combout ),
	.datac(\cpu|Mux189~0_combout ),
	.datad(\cpu|state [1]),
	.cin(gnd),
	.combout(\cpu|Mux199~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux199~0 .lut_mask = 16'h0A0C;
defparam \cpu|Mux199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \cpu|Mux199~1 (
// Equation(s):
// \cpu|Mux199~1_combout  = (\cpu|Mux199~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux171~4_combout ))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|Mux199~0_combout ),
	.datac(gnd),
	.datad(\cpu|Mux171~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux199~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux199~1 .lut_mask = 16'hEECC;
defparam \cpu|Mux199~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \ram1|ram~1748feeder (
// Equation(s):
// \ram1|ram~1748feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1748feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1748feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1748feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \ram1|ram~1748 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1748 .is_wysiwyg = "true";
defparam \ram1|ram~1748 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \ram1|ram~1732 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1732 .is_wysiwyg = "true";
defparam \ram1|ram~1732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \ram1|ram~2097 (
// Equation(s):
// \ram1|ram~2097_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~1748_q ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~1732_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~1748_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1732_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2097_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2097 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \ram1|ram~1764feeder (
// Equation(s):
// \ram1|ram~1764feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1764feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1764feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1764feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \ram1|ram~1764 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1764 .is_wysiwyg = "true";
defparam \ram1|ram~1764 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \ram1|ram~1780 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1780 .is_wysiwyg = "true";
defparam \ram1|ram~1780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \ram1|ram~2098 (
// Equation(s):
// \ram1|ram~2098_combout  = (\ram1|ram~2097_combout  & (((\ram1|ram~1780_q ) # (!\cpu|Mux186~1_combout )))) # (!\ram1|ram~2097_combout  & (\ram1|ram~1764_q  & ((\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~2097_combout ),
	.datab(\ram1|ram~1764_q ),
	.datac(\ram1|ram~1780_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2098_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2098 .lut_mask = 16'hE4AA;
defparam \ram1|ram~2098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \ram1|ram~1620feeder (
// Equation(s):
// \ram1|ram~1620feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1620feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1620feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1620feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \ram1|ram~1620 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1620feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1620 .is_wysiwyg = "true";
defparam \ram1|ram~1620 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \ram1|ram~1604 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1604 .is_wysiwyg = "true";
defparam \ram1|ram~1604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \ram1|ram~2090 (
// Equation(s):
// \ram1|ram~2090_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1620_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1604_q )))))

	.dataa(\ram1|ram~1620_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1604_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2090_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2090 .lut_mask = 16'hEE30;
defparam \ram1|ram~2090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \ram1|ram~1636 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1636 .is_wysiwyg = "true";
defparam \ram1|ram~1636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \ram1|ram~1652feeder (
// Equation(s):
// \ram1|ram~1652feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1652feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1652feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1652feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N13
dffeas \ram1|ram~1652 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1652feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1652 .is_wysiwyg = "true";
defparam \ram1|ram~1652 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \ram1|ram~2091 (
// Equation(s):
// \ram1|ram~2091_combout  = (\ram1|ram~2090_combout  & (((\ram1|ram~1652_q )) # (!\cpu|Mux186~1_combout ))) # (!\ram1|ram~2090_combout  & (\cpu|Mux186~1_combout  & (\ram1|ram~1636_q )))

	.dataa(\ram1|ram~2090_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1636_q ),
	.datad(\ram1|ram~1652_q ),
	.cin(gnd),
	.combout(\ram1|ram~2091_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2091 .lut_mask = 16'hEA62;
defparam \ram1|ram~2091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \ram1|ram~1556feeder (
// Equation(s):
// \ram1|ram~1556feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1556feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1556feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1556feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \ram1|ram~1556 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1556feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1556 .is_wysiwyg = "true";
defparam \ram1|ram~1556 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \ram1|ram~1588 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1588 .is_wysiwyg = "true";
defparam \ram1|ram~1588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneive_lcell_comb \ram1|ram~1572feeder (
// Equation(s):
// \ram1|ram~1572feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1572feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1572feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1572feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N13
dffeas \ram1|ram~1572 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1572 .is_wysiwyg = "true";
defparam \ram1|ram~1572 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \ram1|ram~1540 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1540 .is_wysiwyg = "true";
defparam \ram1|ram~1540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \ram1|ram~2094 (
// Equation(s):
// \ram1|ram~2094_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1572_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1540_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1572_q ),
	.datac(\ram1|ram~1540_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2094_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2094 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \ram1|ram~2095 (
// Equation(s):
// \ram1|ram~2095_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2094_combout  & ((\ram1|ram~1588_q ))) # (!\ram1|ram~2094_combout  & (\ram1|ram~1556_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2094_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1556_q ),
	.datac(\ram1|ram~1588_q ),
	.datad(\ram1|ram~2094_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2095_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2095 .lut_mask = 16'hF588;
defparam \ram1|ram~2095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
cycloneive_lcell_comb \ram1|ram~1684feeder (
// Equation(s):
// \ram1|ram~1684feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1684feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1684feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1684feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N13
dffeas \ram1|ram~1684 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1684 .is_wysiwyg = "true";
defparam \ram1|ram~1684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \ram1|ram~1700feeder (
// Equation(s):
// \ram1|ram~1700feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1700feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1700feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1700feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \ram1|ram~1700 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1700 .is_wysiwyg = "true";
defparam \ram1|ram~1700 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \ram1|ram~1668 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1668 .is_wysiwyg = "true";
defparam \ram1|ram~1668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \ram1|ram~2092 (
// Equation(s):
// \ram1|ram~2092_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1700_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1668_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1700_q ),
	.datac(\ram1|ram~1668_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2092_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2092 .lut_mask = 16'hEE50;
defparam \ram1|ram~2092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \ram1|ram~1716 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1716 .is_wysiwyg = "true";
defparam \ram1|ram~1716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \ram1|ram~2093 (
// Equation(s):
// \ram1|ram~2093_combout  = (\ram1|ram~2092_combout  & (((\ram1|ram~1716_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2092_combout  & (\ram1|ram~1684_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1684_q ),
	.datab(\ram1|ram~2092_combout ),
	.datac(\ram1|ram~1716_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2093_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2093 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \ram1|ram~2096 (
// Equation(s):
// \ram1|ram~2096_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout ) # (\ram1|ram~2093_combout )))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~2095_combout  & (!\cpu|Mux185~1_combout )))

	.dataa(\ram1|ram~2095_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~2093_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2096_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2096 .lut_mask = 16'hCEC2;
defparam \ram1|ram~2096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \ram1|ram~2099 (
// Equation(s):
// \ram1|ram~2099_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2096_combout  & (\ram1|ram~2098_combout )) # (!\ram1|ram~2096_combout  & ((\ram1|ram~2091_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2096_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2098_combout ),
	.datac(\ram1|ram~2091_combout ),
	.datad(\ram1|ram~2096_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2099_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2099 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \ram1|ram~1236feeder (
// Equation(s):
// \ram1|ram~1236feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1236feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \ram1|ram~1236 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1236 .is_wysiwyg = "true";
defparam \ram1|ram~1236 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \ram1|ram~1268 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1268 .is_wysiwyg = "true";
defparam \ram1|ram~1268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \ram1|ram~1252feeder (
// Equation(s):
// \ram1|ram~1252feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1252feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1252feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1252feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \ram1|ram~1252 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1252 .is_wysiwyg = "true";
defparam \ram1|ram~1252 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \ram1|ram~1220 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1220 .is_wysiwyg = "true";
defparam \ram1|ram~1220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \ram1|ram~2117 (
// Equation(s):
// \ram1|ram~2117_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1252_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1220_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1252_q ),
	.datac(\ram1|ram~1220_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2117_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2117 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \ram1|ram~2118 (
// Equation(s):
// \ram1|ram~2118_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2117_combout  & ((\ram1|ram~1268_q ))) # (!\ram1|ram~2117_combout  & (\ram1|ram~1236_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2117_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1236_q ),
	.datac(\ram1|ram~1268_q ),
	.datad(\ram1|ram~2117_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2118_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2118 .lut_mask = 16'hF588;
defparam \ram1|ram~2118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \ram1|ram~1172feeder (
// Equation(s):
// \ram1|ram~1172feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1172feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1172feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1172feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \ram1|ram~1172 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1172 .is_wysiwyg = "true";
defparam \ram1|ram~1172 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \ram1|ram~1156 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1156 .is_wysiwyg = "true";
defparam \ram1|ram~1156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \ram1|ram~2110 (
// Equation(s):
// \ram1|ram~2110_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1172_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1156_q )))))

	.dataa(\ram1|ram~1172_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1156_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2110_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2110 .lut_mask = 16'hEE30;
defparam \ram1|ram~2110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneive_lcell_comb \ram1|ram~1204feeder (
// Equation(s):
// \ram1|ram~1204feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1204feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \ram1|ram~1204 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1204 .is_wysiwyg = "true";
defparam \ram1|ram~1204 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \ram1|ram~1188 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1188 .is_wysiwyg = "true";
defparam \ram1|ram~1188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \ram1|ram~2111 (
// Equation(s):
// \ram1|ram~2111_combout  = (\ram1|ram~2110_combout  & ((\ram1|ram~1204_q ) # ((!\cpu|Mux186~1_combout )))) # (!\ram1|ram~2110_combout  & (((\ram1|ram~1188_q  & \cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~2110_combout ),
	.datab(\ram1|ram~1204_q ),
	.datac(\ram1|ram~1188_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2111_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2111 .lut_mask = 16'hD8AA;
defparam \ram1|ram~2111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \ram1|ram~1060feeder (
// Equation(s):
// \ram1|ram~1060feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1060feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1060feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1060feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \ram1|ram~1060 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1060feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1060 .is_wysiwyg = "true";
defparam \ram1|ram~1060 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \ram1|ram~1076 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1076 .is_wysiwyg = "true";
defparam \ram1|ram~1076 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneive_lcell_comb \ram1|ram~3550 (
// Equation(s):
// \ram1|ram~3550_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3550_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3550 .lut_mask = 16'h00FF;
defparam \ram1|ram~3550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \ram1|ram~1044 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3550_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1044 .is_wysiwyg = "true";
defparam \ram1|ram~1044 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \ram1|ram~1028 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1028 .is_wysiwyg = "true";
defparam \ram1|ram~1028 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \ram1|ram~2114 (
// Equation(s):
// \ram1|ram~2114_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~1044_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1028_q )))))

	.dataa(\ram1|ram~1044_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1028_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2114_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2114 .lut_mask = 16'hDD30;
defparam \ram1|ram~2114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \ram1|ram~2115 (
// Equation(s):
// \ram1|ram~2115_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2114_combout  & ((\ram1|ram~1076_q ))) # (!\ram1|ram~2114_combout  & (\ram1|ram~1060_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2114_combout ))))

	.dataa(\ram1|ram~1060_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1076_q ),
	.datad(\ram1|ram~2114_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2115_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2115 .lut_mask = 16'hF388;
defparam \ram1|ram~2115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \ram1|ram~3549 (
// Equation(s):
// \ram1|ram~3549_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3549_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3549 .lut_mask = 16'h00FF;
defparam \ram1|ram~3549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \ram1|ram~1108 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1108 .is_wysiwyg = "true";
defparam \ram1|ram~1108 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \ram1|ram~1140 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1140 .is_wysiwyg = "true";
defparam \ram1|ram~1140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \ram1|ram~1124feeder (
// Equation(s):
// \ram1|ram~1124feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1124feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \ram1|ram~1124 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1124 .is_wysiwyg = "true";
defparam \ram1|ram~1124 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \ram1|ram~1092 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1092_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1092 .is_wysiwyg = "true";
defparam \ram1|ram~1092 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \ram1|ram~2112 (
// Equation(s):
// \ram1|ram~2112_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1124_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1092_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1124_q ),
	.datac(\ram1|ram~1092_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2112_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2112 .lut_mask = 16'hEE50;
defparam \ram1|ram~2112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \ram1|ram~2113 (
// Equation(s):
// \ram1|ram~2113_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2112_combout  & ((\ram1|ram~1140_q ))) # (!\ram1|ram~2112_combout  & (!\ram1|ram~1108_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2112_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1108_q ),
	.datac(\ram1|ram~1140_q ),
	.datad(\ram1|ram~2112_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2113_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2113 .lut_mask = 16'hF522;
defparam \ram1|ram~2113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \ram1|ram~2116 (
// Equation(s):
// \ram1|ram~2116_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~2113_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2115_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2115_combout ),
	.datad(\ram1|ram~2113_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2116_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2116 .lut_mask = 16'hDC98;
defparam \ram1|ram~2116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \ram1|ram~2119 (
// Equation(s):
// \ram1|ram~2119_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2116_combout  & (\ram1|ram~2118_combout )) # (!\ram1|ram~2116_combout  & ((\ram1|ram~2111_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2116_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2118_combout ),
	.datac(\ram1|ram~2111_combout ),
	.datad(\ram1|ram~2116_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2119_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2119 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \ram1|ram~1460feeder (
// Equation(s):
// \ram1|ram~1460feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1460feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1460feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1460feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \ram1|ram~1460 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1460 .is_wysiwyg = "true";
defparam \ram1|ram~1460 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \ram1|ram~1524 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1524 .is_wysiwyg = "true";
defparam \ram1|ram~1524 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \ram1|ram~1396feeder (
// Equation(s):
// \ram1|ram~1396feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1396feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1396feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1396feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \ram1|ram~1396 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1396 .is_wysiwyg = "true";
defparam \ram1|ram~1396 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \ram1|ram~1332 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1332 .is_wysiwyg = "true";
defparam \ram1|ram~1332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \ram1|ram~2107 (
// Equation(s):
// \ram1|ram~2107_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1396_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1332_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1396_q ),
	.datac(\ram1|ram~1332_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2107_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2107 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \ram1|ram~2108 (
// Equation(s):
// \ram1|ram~2108_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2107_combout  & ((\ram1|ram~1524_q ))) # (!\ram1|ram~2107_combout  & (\ram1|ram~1460_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2107_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1460_q ),
	.datac(\ram1|ram~1524_q ),
	.datad(\ram1|ram~2107_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2108_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2108 .lut_mask = 16'hF588;
defparam \ram1|ram~2108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \ram1|ram~1508feeder (
// Equation(s):
// \ram1|ram~1508feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1508feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1508feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1508feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \ram1|ram~1508 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1508feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1508 .is_wysiwyg = "true";
defparam \ram1|ram~1508 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \ram1|ram~1380 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1380 .is_wysiwyg = "true";
defparam \ram1|ram~1380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \ram1|ram~1444feeder (
// Equation(s):
// \ram1|ram~1444feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1444feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1444feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1444feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \ram1|ram~1444 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1444 .is_wysiwyg = "true";
defparam \ram1|ram~1444 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \ram1|ram~1316 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1316 .is_wysiwyg = "true";
defparam \ram1|ram~1316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \ram1|ram~2100 (
// Equation(s):
// \ram1|ram~2100_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1444_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1316_q )))))

	.dataa(\ram1|ram~1444_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1316_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2100_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2100 .lut_mask = 16'hEE30;
defparam \ram1|ram~2100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \ram1|ram~2101 (
// Equation(s):
// \ram1|ram~2101_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2100_combout  & (\ram1|ram~1508_q )) # (!\ram1|ram~2100_combout  & ((\ram1|ram~1380_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2100_combout ))))

	.dataa(\ram1|ram~1508_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1380_q ),
	.datad(\ram1|ram~2100_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2101_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2101 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \ram1|ram~1348feeder (
// Equation(s):
// \ram1|ram~1348feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1348feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1348feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1348feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \ram1|ram~1348 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1348 .is_wysiwyg = "true";
defparam \ram1|ram~1348 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \ram1|ram~1476 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1476 .is_wysiwyg = "true";
defparam \ram1|ram~1476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_lcell_comb \ram1|ram~1412feeder (
// Equation(s):
// \ram1|ram~1412feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1412feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1412feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1412feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \ram1|ram~1412 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1412 .is_wysiwyg = "true";
defparam \ram1|ram~1412 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \ram1|ram~1284 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1284 .is_wysiwyg = "true";
defparam \ram1|ram~1284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \ram1|ram~2104 (
// Equation(s):
// \ram1|ram~2104_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1412_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1284_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1412_q ),
	.datac(\ram1|ram~1284_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2104_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2104 .lut_mask = 16'hEE50;
defparam \ram1|ram~2104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \ram1|ram~2105 (
// Equation(s):
// \ram1|ram~2105_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2104_combout  & ((\ram1|ram~1476_q ))) # (!\ram1|ram~2104_combout  & (\ram1|ram~1348_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2104_combout ))))

	.dataa(\ram1|ram~1348_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1476_q ),
	.datad(\ram1|ram~2104_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2105_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2105 .lut_mask = 16'hF388;
defparam \ram1|ram~2105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \ram1|ram~1428feeder (
// Equation(s):
// \ram1|ram~1428feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1428feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1428feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1428feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \ram1|ram~1428 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1428feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1428 .is_wysiwyg = "true";
defparam \ram1|ram~1428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \ram1|ram~1364feeder (
// Equation(s):
// \ram1|ram~1364feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1364feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1364feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1364feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \ram1|ram~1364 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1364 .is_wysiwyg = "true";
defparam \ram1|ram~1364 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \ram1|ram~1300 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1300 .is_wysiwyg = "true";
defparam \ram1|ram~1300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \ram1|ram~2102 (
// Equation(s):
// \ram1|ram~2102_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1364_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1300_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1364_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1300_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2102_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2102 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \ram1|ram~1492 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1492 .is_wysiwyg = "true";
defparam \ram1|ram~1492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \ram1|ram~2103 (
// Equation(s):
// \ram1|ram~2103_combout  = (\ram1|ram~2102_combout  & (((\ram1|ram~1492_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2102_combout  & (\ram1|ram~1428_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1428_q ),
	.datab(\ram1|ram~2102_combout ),
	.datac(\ram1|ram~1492_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2103_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2103 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \ram1|ram~2106 (
// Equation(s):
// \ram1|ram~2106_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout ) # (\ram1|ram~2103_combout )))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2105_combout  & (!\cpu|Mux186~1_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2105_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~2103_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2106_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2106 .lut_mask = 16'hAEA4;
defparam \ram1|ram~2106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \ram1|ram~2109 (
// Equation(s):
// \ram1|ram~2109_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2106_combout  & (\ram1|ram~2108_combout )) # (!\ram1|ram~2106_combout  & ((\ram1|ram~2101_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2106_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2108_combout ),
	.datac(\ram1|ram~2101_combout ),
	.datad(\ram1|ram~2106_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2109_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2109 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \ram1|ram~2120 (
// Equation(s):
// \ram1|ram~2120_combout  = (\cpu|Mux182~1_combout  & (((\cpu|Mux183~1_combout )))) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & ((\ram1|ram~2109_combout ))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~2119_combout ))))

	.dataa(\ram1|ram~2119_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~2109_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2120_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2120 .lut_mask = 16'hF2C2;
defparam \ram1|ram~2120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \ram1|ram~2004feeder (
// Equation(s):
// \ram1|ram~2004feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2004feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2004feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2004feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \ram1|ram~2004 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2004feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2004 .is_wysiwyg = "true";
defparam \ram1|ram~2004 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \ram1|ram~1876 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1876 .is_wysiwyg = "true";
defparam \ram1|ram~1876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \ram1|ram~1940feeder (
// Equation(s):
// \ram1|ram~1940feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1940feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1940feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1940feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \ram1|ram~1940 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1940feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1940 .is_wysiwyg = "true";
defparam \ram1|ram~1940 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \ram1|ram~1812 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1812 .is_wysiwyg = "true";
defparam \ram1|ram~1812 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \ram1|ram~2121 (
// Equation(s):
// \ram1|ram~2121_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1940_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1812_q )))))

	.dataa(\ram1|ram~1940_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1812_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2121_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2121 .lut_mask = 16'hEE30;
defparam \ram1|ram~2121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \ram1|ram~2122 (
// Equation(s):
// \ram1|ram~2122_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2121_combout  & (\ram1|ram~2004_q )) # (!\ram1|ram~2121_combout  & ((\ram1|ram~1876_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2121_combout ))))

	.dataa(\ram1|ram~2004_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1876_q ),
	.datad(\ram1|ram~2121_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2122_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2122 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneive_lcell_comb \ram1|ram~2036feeder (
// Equation(s):
// \ram1|ram~2036feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2036feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2036feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~2036feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N13
dffeas \ram1|ram~2036 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2036feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2036 .is_wysiwyg = "true";
defparam \ram1|ram~2036 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N29
dffeas \ram1|ram~1908 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1908 .is_wysiwyg = "true";
defparam \ram1|ram~1908 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \ram1|ram~1972feeder (
// Equation(s):
// \ram1|ram~1972feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1972feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1972feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1972feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \ram1|ram~1972 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1972feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1972 .is_wysiwyg = "true";
defparam \ram1|ram~1972 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N11
dffeas \ram1|ram~1844 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1844 .is_wysiwyg = "true";
defparam \ram1|ram~1844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneive_lcell_comb \ram1|ram~2128 (
// Equation(s):
// \ram1|ram~2128_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1972_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1844_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1972_q ),
	.datac(\ram1|ram~1844_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2128_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2128 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneive_lcell_comb \ram1|ram~2129 (
// Equation(s):
// \ram1|ram~2129_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2128_combout  & (\ram1|ram~2036_q )) # (!\ram1|ram~2128_combout  & ((\ram1|ram~1908_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2128_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2036_q ),
	.datac(\ram1|ram~1908_q ),
	.datad(\ram1|ram~2128_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2129_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2129 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \ram1|ram~1924feeder (
// Equation(s):
// \ram1|ram~1924feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1924feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1924feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1924feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \ram1|ram~1924 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1924feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1924 .is_wysiwyg = "true";
defparam \ram1|ram~1924 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \ram1|ram~1988 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1988 .is_wysiwyg = "true";
defparam \ram1|ram~1988 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \ram1|ram~1860feeder (
// Equation(s):
// \ram1|ram~1860feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1860feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1860feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1860feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \ram1|ram~1860 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1860feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1860 .is_wysiwyg = "true";
defparam \ram1|ram~1860 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \ram1|ram~1796 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1796 .is_wysiwyg = "true";
defparam \ram1|ram~1796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \ram1|ram~2125 (
// Equation(s):
// \ram1|ram~2125_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1860_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1796_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1860_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1796_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2125_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2125 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \ram1|ram~2126 (
// Equation(s):
// \ram1|ram~2126_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2125_combout  & ((\ram1|ram~1988_q ))) # (!\ram1|ram~2125_combout  & (\ram1|ram~1924_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2125_combout ))))

	.dataa(\ram1|ram~1924_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1988_q ),
	.datad(\ram1|ram~2125_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2126_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2126 .lut_mask = 16'hF388;
defparam \ram1|ram~2126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \ram1|ram~1956feeder (
// Equation(s):
// \ram1|ram~1956feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1956feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1956feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1956feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \ram1|ram~1956 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1956 .is_wysiwyg = "true";
defparam \ram1|ram~1956 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N15
dffeas \ram1|ram~2020 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2020 .is_wysiwyg = "true";
defparam \ram1|ram~2020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \ram1|ram~1892feeder (
// Equation(s):
// \ram1|ram~1892feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1892feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1892feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1892feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \ram1|ram~1892 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1892 .is_wysiwyg = "true";
defparam \ram1|ram~1892 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \ram1|ram~1828 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1828 .is_wysiwyg = "true";
defparam \ram1|ram~1828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneive_lcell_comb \ram1|ram~2123 (
// Equation(s):
// \ram1|ram~2123_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1892_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1828_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1892_q ),
	.datac(\ram1|ram~1828_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2123_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2123 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneive_lcell_comb \ram1|ram~2124 (
// Equation(s):
// \ram1|ram~2124_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2123_combout  & ((\ram1|ram~2020_q ))) # (!\ram1|ram~2123_combout  & (\ram1|ram~1956_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2123_combout ))))

	.dataa(\ram1|ram~1956_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2020_q ),
	.datad(\ram1|ram~2123_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2124_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2124 .lut_mask = 16'hF388;
defparam \ram1|ram~2124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \ram1|ram~2127 (
// Equation(s):
// \ram1|ram~2127_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~2124_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~2126_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2126_combout ),
	.datad(\ram1|ram~2124_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2127_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2127 .lut_mask = 16'hBA98;
defparam \ram1|ram~2127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \ram1|ram~2130 (
// Equation(s):
// \ram1|ram~2130_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2127_combout  & ((\ram1|ram~2129_combout ))) # (!\ram1|ram~2127_combout  & (\ram1|ram~2122_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2127_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2122_combout ),
	.datac(\ram1|ram~2129_combout ),
	.datad(\ram1|ram~2127_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2130_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2130 .lut_mask = 16'hF588;
defparam \ram1|ram~2130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \ram1|ram~2131 (
// Equation(s):
// \ram1|ram~2131_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2120_combout  & ((\ram1|ram~2130_combout ))) # (!\ram1|ram~2120_combout  & (\ram1|ram~2099_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~2120_combout ))))

	.dataa(\ram1|ram~2099_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2120_combout ),
	.datad(\ram1|ram~2130_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2131_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2131 .lut_mask = 16'hF838;
defparam \ram1|ram~2131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \ram1|ram~500feeder (
// Equation(s):
// \ram1|ram~500feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~500feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~500feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~500feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N29
dffeas \ram1|ram~500 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~500feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~500 .is_wysiwyg = "true";
defparam \ram1|ram~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \ram1|ram~436 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~436 .is_wysiwyg = "true";
defparam \ram1|ram~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \ram1|ram~372feeder (
// Equation(s):
// \ram1|ram~372feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~372feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~372feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~372feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \ram1|ram~372 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~372 .is_wysiwyg = "true";
defparam \ram1|ram~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N11
dffeas \ram1|ram~308 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~308 .is_wysiwyg = "true";
defparam \ram1|ram~308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \ram1|ram~2055 (
// Equation(s):
// \ram1|ram~2055_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~372_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~308_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~372_q ),
	.datac(\ram1|ram~308_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2055_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2055 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \ram1|ram~2056 (
// Equation(s):
// \ram1|ram~2056_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2055_combout  & (\ram1|ram~500_q )) # (!\ram1|ram~2055_combout  & ((\ram1|ram~436_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2055_combout ))))

	.dataa(\ram1|ram~500_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~436_q ),
	.datad(\ram1|ram~2055_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2056_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2056 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \ram1|ram~484feeder (
// Equation(s):
// \ram1|ram~484feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~484feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~484feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~484feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N21
dffeas \ram1|ram~484 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~484feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~484 .is_wysiwyg = "true";
defparam \ram1|ram~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \ram1|ram~356 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~356 .is_wysiwyg = "true";
defparam \ram1|ram~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \ram1|ram~420feeder (
// Equation(s):
// \ram1|ram~420feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~420feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~420feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~420feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \ram1|ram~420 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~420feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~420 .is_wysiwyg = "true";
defparam \ram1|ram~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \ram1|ram~292feeder (
// Equation(s):
// \ram1|ram~292feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~292feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~292feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~292feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \ram1|ram~292 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~292 .is_wysiwyg = "true";
defparam \ram1|ram~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \ram1|ram~2048 (
// Equation(s):
// \ram1|ram~2048_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~420_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~292_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~420_q ),
	.datab(\ram1|ram~292_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2048_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2048 .lut_mask = 16'hF0AC;
defparam \ram1|ram~2048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \ram1|ram~2049 (
// Equation(s):
// \ram1|ram~2049_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2048_combout  & (\ram1|ram~484_q )) # (!\ram1|ram~2048_combout  & ((\ram1|ram~356_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2048_combout ))))

	.dataa(\ram1|ram~484_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~356_q ),
	.datad(\ram1|ram~2048_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2049_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2049 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneive_lcell_comb \ram1|ram~324feeder (
// Equation(s):
// \ram1|ram~324feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~324feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~324feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~324feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N21
dffeas \ram1|ram~324 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~324 .is_wysiwyg = "true";
defparam \ram1|ram~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N31
dffeas \ram1|ram~452 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~452 .is_wysiwyg = "true";
defparam \ram1|ram~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneive_lcell_comb \ram1|ram~388feeder (
// Equation(s):
// \ram1|ram~388feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~388feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~388feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~388feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \ram1|ram~388 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~388feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~388 .is_wysiwyg = "true";
defparam \ram1|ram~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N21
dffeas \ram1|ram~260 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~260 .is_wysiwyg = "true";
defparam \ram1|ram~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \ram1|ram~2052 (
// Equation(s):
// \ram1|ram~2052_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~388_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~260_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~388_q ),
	.datac(\ram1|ram~260_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2052_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2052 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \ram1|ram~2053 (
// Equation(s):
// \ram1|ram~2053_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2052_combout  & ((\ram1|ram~452_q ))) # (!\ram1|ram~2052_combout  & (\ram1|ram~324_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2052_combout ))))

	.dataa(\ram1|ram~324_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~452_q ),
	.datad(\ram1|ram~2052_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2053_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2053 .lut_mask = 16'hF388;
defparam \ram1|ram~2053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \ram1|ram~404feeder (
// Equation(s):
// \ram1|ram~404feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~404feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~404feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~404feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \ram1|ram~404 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~404 .is_wysiwyg = "true";
defparam \ram1|ram~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \ram1|ram~468 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~468 .is_wysiwyg = "true";
defparam \ram1|ram~468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \ram1|ram~340feeder (
// Equation(s):
// \ram1|ram~340feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~340feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~340feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~340feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N17
dffeas \ram1|ram~340 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~340 .is_wysiwyg = "true";
defparam \ram1|ram~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N23
dffeas \ram1|ram~276 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~276 .is_wysiwyg = "true";
defparam \ram1|ram~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \ram1|ram~2050 (
// Equation(s):
// \ram1|ram~2050_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~340_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~276_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~340_q ),
	.datac(\ram1|ram~276_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2050_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2050 .lut_mask = 16'hEE50;
defparam \ram1|ram~2050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \ram1|ram~2051 (
// Equation(s):
// \ram1|ram~2051_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2050_combout  & ((\ram1|ram~468_q ))) # (!\ram1|ram~2050_combout  & (\ram1|ram~404_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2050_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~404_q ),
	.datac(\ram1|ram~468_q ),
	.datad(\ram1|ram~2050_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2051_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2051 .lut_mask = 16'hF588;
defparam \ram1|ram~2051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \ram1|ram~2054 (
// Equation(s):
// \ram1|ram~2054_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~2051_combout ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2053_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2053_combout ),
	.datad(\ram1|ram~2051_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2054_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2054 .lut_mask = 16'hDC98;
defparam \ram1|ram~2054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \ram1|ram~2057 (
// Equation(s):
// \ram1|ram~2057_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2054_combout  & (\ram1|ram~2056_combout )) # (!\ram1|ram~2054_combout  & ((\ram1|ram~2049_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2054_combout ))))

	.dataa(\ram1|ram~2056_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2049_combout ),
	.datad(\ram1|ram~2054_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2057_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2057 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneive_lcell_comb \ram1|ram~884feeder (
// Equation(s):
// \ram1|ram~884feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~884feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~884feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~884feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N13
dffeas \ram1|ram~884 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~884feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~884 .is_wysiwyg = "true";
defparam \ram1|ram~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas \ram1|ram~1012 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1012 .is_wysiwyg = "true";
defparam \ram1|ram~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \ram1|ram~3548 (
// Equation(s):
// \ram1|ram~3548_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3548_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3548 .lut_mask = 16'h00FF;
defparam \ram1|ram~3548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N21
dffeas \ram1|ram~948 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3548_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~948 .is_wysiwyg = "true";
defparam \ram1|ram~948 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \ram1|ram~820 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~820 .is_wysiwyg = "true";
defparam \ram1|ram~820 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \ram1|ram~2086 (
// Equation(s):
// \ram1|ram~2086_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~948_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~820_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~948_q ),
	.datac(\ram1|ram~820_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2086_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2086 .lut_mask = 16'hBB50;
defparam \ram1|ram~2086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \ram1|ram~2087 (
// Equation(s):
// \ram1|ram~2087_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2086_combout  & ((\ram1|ram~1012_q ))) # (!\ram1|ram~2086_combout  & (\ram1|ram~884_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2086_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~884_q ),
	.datac(\ram1|ram~1012_q ),
	.datad(\ram1|ram~2086_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2087_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2087 .lut_mask = 16'hF588;
defparam \ram1|ram~2087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \ram1|ram~980feeder (
// Equation(s):
// \ram1|ram~980feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~980feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~980feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~980feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \ram1|ram~980 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~980feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~980 .is_wysiwyg = "true";
defparam \ram1|ram~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \ram1|ram~852 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~852 .is_wysiwyg = "true";
defparam \ram1|ram~852 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneive_lcell_comb \ram1|ram~3545 (
// Equation(s):
// \ram1|ram~3545_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3545_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3545 .lut_mask = 16'h00FF;
defparam \ram1|ram~3545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N13
dffeas \ram1|ram~788 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3545_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~788 .is_wysiwyg = "true";
defparam \ram1|ram~788 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \ram1|ram~916 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~916 .is_wysiwyg = "true";
defparam \ram1|ram~916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneive_lcell_comb \ram1|ram~2079 (
// Equation(s):
// \ram1|ram~2079_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~916_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~788_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~788_q ),
	.datac(\ram1|ram~916_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2079_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2079 .lut_mask = 16'hFA11;
defparam \ram1|ram~2079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \ram1|ram~2080 (
// Equation(s):
// \ram1|ram~2080_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2079_combout  & (\ram1|ram~980_q )) # (!\ram1|ram~2079_combout  & ((\ram1|ram~852_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2079_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~980_q ),
	.datac(\ram1|ram~852_q ),
	.datad(\ram1|ram~2079_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2080_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2080 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \ram1|ram~3546 (
// Equation(s):
// \ram1|ram~3546_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3546_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3546 .lut_mask = 16'h00FF;
defparam \ram1|ram~3546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \ram1|ram~932 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~932 .is_wysiwyg = "true";
defparam \ram1|ram~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \ram1|ram~3547 (
// Equation(s):
// \ram1|ram~3547_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3547_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3547 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \ram1|ram~996 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3547_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~996 .is_wysiwyg = "true";
defparam \ram1|ram~996 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \ram1|ram~804feeder (
// Equation(s):
// \ram1|ram~804feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~804feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~804feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~804feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \ram1|ram~804 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~804 .is_wysiwyg = "true";
defparam \ram1|ram~804 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \ram1|ram~868feeder (
// Equation(s):
// \ram1|ram~868feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~868feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~868feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~868feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \ram1|ram~868 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~868 .is_wysiwyg = "true";
defparam \ram1|ram~868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \ram1|ram~2081 (
// Equation(s):
// \ram1|ram~2081_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~868_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~804_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~804_q ),
	.datab(\ram1|ram~868_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2081_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2081 .lut_mask = 16'hF0CA;
defparam \ram1|ram~2081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \ram1|ram~2082 (
// Equation(s):
// \ram1|ram~2082_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2081_combout  & ((!\ram1|ram~996_q ))) # (!\ram1|ram~2081_combout  & (!\ram1|ram~932_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2081_combout ))))

	.dataa(\ram1|ram~932_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~996_q ),
	.datad(\ram1|ram~2081_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2082_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2082 .lut_mask = 16'h3F44;
defparam \ram1|ram~2082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \ram1|ram~900feeder (
// Equation(s):
// \ram1|ram~900feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~900feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~900feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~900feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N21
dffeas \ram1|ram~900 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~900 .is_wysiwyg = "true";
defparam \ram1|ram~900 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \ram1|ram~964 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~964 .is_wysiwyg = "true";
defparam \ram1|ram~964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \ram1|ram~836feeder (
// Equation(s):
// \ram1|ram~836feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~836feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N29
dffeas \ram1|ram~836 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~836 .is_wysiwyg = "true";
defparam \ram1|ram~836 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N29
dffeas \ram1|ram~772 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~772 .is_wysiwyg = "true";
defparam \ram1|ram~772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \ram1|ram~2083 (
// Equation(s):
// \ram1|ram~2083_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~836_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~772_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~836_q ),
	.datac(\ram1|ram~772_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2083_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2083 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \ram1|ram~2084 (
// Equation(s):
// \ram1|ram~2084_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2083_combout  & ((\ram1|ram~964_q ))) # (!\ram1|ram~2083_combout  & (\ram1|ram~900_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2083_combout ))))

	.dataa(\ram1|ram~900_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~964_q ),
	.datad(\ram1|ram~2083_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2084_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2084 .lut_mask = 16'hF388;
defparam \ram1|ram~2084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \ram1|ram~2085 (
// Equation(s):
// \ram1|ram~2085_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2082_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2084_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2082_combout ),
	.datad(\ram1|ram~2084_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2085_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2085 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \ram1|ram~2088 (
// Equation(s):
// \ram1|ram~2088_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2085_combout  & (\ram1|ram~2087_combout )) # (!\ram1|ram~2085_combout  & ((\ram1|ram~2080_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2085_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2087_combout ),
	.datac(\ram1|ram~2080_combout ),
	.datad(\ram1|ram~2085_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2088_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2088 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \ram1|ram~3539 (
// Equation(s):
// \ram1|ram~3539_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3539_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3539 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N21
dffeas \ram1|ram~740 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3539_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~740 .is_wysiwyg = "true";
defparam \ram1|ram~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \ram1|ram~756 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~756 .is_wysiwyg = "true";
defparam \ram1|ram~756 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N4
cycloneive_lcell_comb \ram1|ram~724feeder (
// Equation(s):
// \ram1|ram~724feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~724feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~724feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~724feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N5
dffeas \ram1|ram~724 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~724 .is_wysiwyg = "true";
defparam \ram1|ram~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \ram1|ram~708 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~708 .is_wysiwyg = "true";
defparam \ram1|ram~708 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \ram1|ram~2065 (
// Equation(s):
// \ram1|ram~2065_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~724_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~708_q )))))

	.dataa(\ram1|ram~724_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~708_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2065_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2065 .lut_mask = 16'hEE30;
defparam \ram1|ram~2065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \ram1|ram~2066 (
// Equation(s):
// \ram1|ram~2066_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2065_combout  & ((\ram1|ram~756_q ))) # (!\ram1|ram~2065_combout  & (!\ram1|ram~740_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2065_combout ))))

	.dataa(\ram1|ram~740_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~756_q ),
	.datad(\ram1|ram~2065_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2066_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2066 .lut_mask = 16'hF344;
defparam \ram1|ram~2066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cycloneive_lcell_comb \ram1|ram~660feeder (
// Equation(s):
// \ram1|ram~660feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~660feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~660feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~660feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \ram1|ram~660 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~660 .is_wysiwyg = "true";
defparam \ram1|ram~660 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N7
dffeas \ram1|ram~692 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~692 .is_wysiwyg = "true";
defparam \ram1|ram~692 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneive_lcell_comb \ram1|ram~644feeder (
// Equation(s):
// \ram1|ram~644feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~644feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~644feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~644feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N5
dffeas \ram1|ram~644 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~644feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~644 .is_wysiwyg = "true";
defparam \ram1|ram~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N21
dffeas \ram1|ram~676 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~676 .is_wysiwyg = "true";
defparam \ram1|ram~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneive_lcell_comb \ram1|ram~2060 (
// Equation(s):
// \ram1|ram~2060_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~676_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~644_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~644_q ),
	.datac(\ram1|ram~676_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2060_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2060 .lut_mask = 16'hAAE4;
defparam \ram1|ram~2060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneive_lcell_comb \ram1|ram~2061 (
// Equation(s):
// \ram1|ram~2061_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2060_combout  & ((\ram1|ram~692_q ))) # (!\ram1|ram~2060_combout  & (\ram1|ram~660_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2060_combout ))))

	.dataa(\ram1|ram~660_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~692_q ),
	.datad(\ram1|ram~2060_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2061_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2061 .lut_mask = 16'hF388;
defparam \ram1|ram~2061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \ram1|ram~532feeder (
// Equation(s):
// \ram1|ram~532feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~532feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~532feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~532feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \ram1|ram~532 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~532feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~532 .is_wysiwyg = "true";
defparam \ram1|ram~532 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \ram1|ram~564 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~564 .is_wysiwyg = "true";
defparam \ram1|ram~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N11
dffeas \ram1|ram~548 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~548 .is_wysiwyg = "true";
defparam \ram1|ram~548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneive_lcell_comb \ram1|ram~3538 (
// Equation(s):
// \ram1|ram~3538_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3538_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3538 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N29
dffeas \ram1|ram~516 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3538_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~516 .is_wysiwyg = "true";
defparam \ram1|ram~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \ram1|ram~2062 (
// Equation(s):
// \ram1|ram~2062_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~548_q )) # (!\cpu|Mux186~1_combout  & ((!\ram1|ram~516_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~548_q ),
	.datad(\ram1|ram~516_q ),
	.cin(gnd),
	.combout(\ram1|ram~2062_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2062 .lut_mask = 16'hC8D9;
defparam \ram1|ram~2062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \ram1|ram~2063 (
// Equation(s):
// \ram1|ram~2063_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2062_combout  & ((\ram1|ram~564_q ))) # (!\ram1|ram~2062_combout  & (\ram1|ram~532_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2062_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~532_q ),
	.datac(\ram1|ram~564_q ),
	.datad(\ram1|ram~2062_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2063_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2063 .lut_mask = 16'hF588;
defparam \ram1|ram~2063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \ram1|ram~2064 (
// Equation(s):
// \ram1|ram~2064_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2061_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & ((\ram1|ram~2063_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2061_combout ),
	.datad(\ram1|ram~2063_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2064_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2064 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \ram1|ram~3537 (
// Equation(s):
// \ram1|ram~3537_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3537_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3537 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N27
dffeas \ram1|ram~628 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3537_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~628 .is_wysiwyg = "true";
defparam \ram1|ram~628 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N1
dffeas \ram1|ram~612 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~612 .is_wysiwyg = "true";
defparam \ram1|ram~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \ram1|ram~3536 (
// Equation(s):
// \ram1|ram~3536_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3536_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3536 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N29
dffeas \ram1|ram~596 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~596 .is_wysiwyg = "true";
defparam \ram1|ram~596 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N3
dffeas \ram1|ram~580 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~580 .is_wysiwyg = "true";
defparam \ram1|ram~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \ram1|ram~2058 (
// Equation(s):
// \ram1|ram~2058_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~596_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~580_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~596_q ),
	.datac(\ram1|ram~580_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2058_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2058 .lut_mask = 16'hBB50;
defparam \ram1|ram~2058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \ram1|ram~2059 (
// Equation(s):
// \ram1|ram~2059_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2058_combout  & (!\ram1|ram~628_q )) # (!\ram1|ram~2058_combout  & ((\ram1|ram~612_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2058_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~628_q ),
	.datac(\ram1|ram~612_q ),
	.datad(\ram1|ram~2058_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2059_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2059 .lut_mask = 16'h77A0;
defparam \ram1|ram~2059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \ram1|ram~2067 (
// Equation(s):
// \ram1|ram~2067_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2064_combout  & (\ram1|ram~2066_combout )) # (!\ram1|ram~2064_combout  & ((\ram1|ram~2059_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2064_combout ))))

	.dataa(\ram1|ram~2066_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2064_combout ),
	.datad(\ram1|ram~2059_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2067_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2067 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \ram1|ram~3543 (
// Equation(s):
// \ram1|ram~3543_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3543_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3543 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \ram1|ram~212 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3543_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~212 .is_wysiwyg = "true";
defparam \ram1|ram~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \ram1|ram~244 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~244 .is_wysiwyg = "true";
defparam \ram1|ram~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \ram1|ram~3544 (
// Equation(s):
// \ram1|ram~3544_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3544_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3544 .lut_mask = 16'h00FF;
defparam \ram1|ram~3544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \ram1|ram~196 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~196 .is_wysiwyg = "true";
defparam \ram1|ram~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N17
dffeas \ram1|ram~228 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~228 .is_wysiwyg = "true";
defparam \ram1|ram~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N16
cycloneive_lcell_comb \ram1|ram~2075 (
// Equation(s):
// \ram1|ram~2075_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~228_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~196_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~196_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~228_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2075_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2075 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \ram1|ram~2076 (
// Equation(s):
// \ram1|ram~2076_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2075_combout  & ((\ram1|ram~244_q ))) # (!\ram1|ram~2075_combout  & (!\ram1|ram~212_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2075_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~212_q ),
	.datac(\ram1|ram~244_q ),
	.datad(\ram1|ram~2075_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2076_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2076 .lut_mask = 16'hF522;
defparam \ram1|ram~2076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \ram1|ram~3540 (
// Equation(s):
// \ram1|ram~3540_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3540_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3540 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N5
dffeas \ram1|ram~148 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3540_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~148 .is_wysiwyg = "true";
defparam \ram1|ram~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \ram1|ram~132 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~132 .is_wysiwyg = "true";
defparam \ram1|ram~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \ram1|ram~2068 (
// Equation(s):
// \ram1|ram~2068_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )) # (!\ram1|ram~148_q ))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~132_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~148_q ),
	.datac(\ram1|ram~132_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2068_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2068 .lut_mask = 16'hAA72;
defparam \ram1|ram~2068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \ram1|ram~164 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~164 .is_wysiwyg = "true";
defparam \ram1|ram~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \ram1|ram~180feeder (
// Equation(s):
// \ram1|ram~180feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~180feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \ram1|ram~180 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~180 .is_wysiwyg = "true";
defparam \ram1|ram~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \ram1|ram~2069 (
// Equation(s):
// \ram1|ram~2069_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2068_combout  & ((\ram1|ram~180_q ))) # (!\ram1|ram~2068_combout  & (\ram1|ram~164_q )))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~2068_combout ))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2068_combout ),
	.datac(\ram1|ram~164_q ),
	.datad(\ram1|ram~180_q ),
	.cin(gnd),
	.combout(\ram1|ram~2069_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2069 .lut_mask = 16'hEC64;
defparam \ram1|ram~2069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \ram1|ram~36feeder (
// Equation(s):
// \ram1|ram~36feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~36feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \ram1|ram~36 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~36 .is_wysiwyg = "true";
defparam \ram1|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N15
dffeas \ram1|ram~52 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~52 .is_wysiwyg = "true";
defparam \ram1|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \ram1|ram~3542 (
// Equation(s):
// \ram1|ram~3542_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3542_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3542 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \ram1|ram~20 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3542_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~20 .is_wysiwyg = "true";
defparam \ram1|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \ram1|ram~4 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~4 .is_wysiwyg = "true";
defparam \ram1|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \ram1|ram~2072 (
// Equation(s):
// \ram1|ram~2072_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~20_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~4_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~20_q ),
	.datac(\ram1|ram~4_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2072_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2072 .lut_mask = 16'hBB50;
defparam \ram1|ram~2072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \ram1|ram~2073 (
// Equation(s):
// \ram1|ram~2073_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2072_combout  & ((\ram1|ram~52_q ))) # (!\ram1|ram~2072_combout  & (\ram1|ram~36_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2072_combout ))))

	.dataa(\ram1|ram~36_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~52_q ),
	.datad(\ram1|ram~2072_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2073_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2073 .lut_mask = 16'hF388;
defparam \ram1|ram~2073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_lcell_comb \ram1|ram~3541 (
// Equation(s):
// \ram1|ram~3541_combout  = !\cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3541_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3541 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \ram1|ram~116 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~116 .is_wysiwyg = "true";
defparam \ram1|ram~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N13
dffeas \ram1|ram~84 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~84 .is_wysiwyg = "true";
defparam \ram1|ram~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneive_lcell_comb \ram1|ram~100feeder (
// Equation(s):
// \ram1|ram~100feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux199~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~100feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N23
dffeas \ram1|ram~100 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~100 .is_wysiwyg = "true";
defparam \ram1|ram~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \ram1|ram~68 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux199~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~68 .is_wysiwyg = "true";
defparam \ram1|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \ram1|ram~2070 (
// Equation(s):
// \ram1|ram~2070_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~100_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~68_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~100_q ),
	.datac(\ram1|ram~68_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2070_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2070 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneive_lcell_comb \ram1|ram~2071 (
// Equation(s):
// \ram1|ram~2071_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2070_combout  & (!\ram1|ram~116_q )) # (!\ram1|ram~2070_combout  & ((\ram1|ram~84_q ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2070_combout ))))

	.dataa(\ram1|ram~116_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~84_q ),
	.datad(\ram1|ram~2070_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2071_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2071 .lut_mask = 16'h77C0;
defparam \ram1|ram~2071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \ram1|ram~2074 (
// Equation(s):
// \ram1|ram~2074_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~2071_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2073_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2073_combout ),
	.datad(\ram1|ram~2071_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2074_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2074 .lut_mask = 16'hDC98;
defparam \ram1|ram~2074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \ram1|ram~2077 (
// Equation(s):
// \ram1|ram~2077_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2074_combout  & (\ram1|ram~2076_combout )) # (!\ram1|ram~2074_combout  & ((\ram1|ram~2069_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2074_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2076_combout ),
	.datac(\ram1|ram~2069_combout ),
	.datad(\ram1|ram~2074_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2077_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2077 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \ram1|ram~2078 (
// Equation(s):
// \ram1|ram~2078_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout )) # (!\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout  & (\ram1|ram~2067_combout )) # (!\cpu|Mux182~1_combout  & ((\ram1|ram~2077_combout )))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2067_combout ),
	.datad(\ram1|ram~2077_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2078_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2078 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \ram1|ram~2089 (
// Equation(s):
// \ram1|ram~2089_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2078_combout  & ((\ram1|ram~2088_combout ))) # (!\ram1|ram~2078_combout  & (\ram1|ram~2057_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2078_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2057_combout ),
	.datac(\ram1|ram~2088_combout ),
	.datad(\ram1|ram~2078_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2089_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2089 .lut_mask = 16'hF588;
defparam \ram1|ram~2089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \data_in[4]~7 (
// Equation(s):
// \data_in[4]~7_combout  = (\data_in[4]~6_combout  & ((\ram1|ram~2131_combout ) # ((\data_in[4]~40_combout  & \ram1|ram~2089_combout )))) # (!\data_in[4]~6_combout  & (\data_in[4]~40_combout  & ((\ram1|ram~2089_combout ))))

	.dataa(\data_in[4]~6_combout ),
	.datab(\data_in[4]~40_combout ),
	.datac(\ram1|ram~2131_combout ),
	.datad(\ram1|ram~2089_combout ),
	.cin(gnd),
	.combout(\data_in[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[4]~7 .lut_mask = 16'hECA0;
defparam \data_in[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \cpu|ir[4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[4] .is_wysiwyg = "true";
defparam \cpu|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \cpu|Add0~0 (
// Equation(s):
// \cpu|Add0~0_combout  = (\cpu|ir [4] & ((\cpu|state [2]) # (\cpu|state [3])))

	.dataa(\cpu|state [2]),
	.datab(gnd),
	.datac(\cpu|state [3]),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~0 .lut_mask = 16'hFA00;
defparam \cpu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \cpu|pc[4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[4]~20_combout ),
	.asdata(\data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[4] .is_wysiwyg = "true";
defparam \cpu|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \cpu|Mux183~0 (
// Equation(s):
// \cpu|Mux183~0_combout  = (!\cpu|Mux179~0_combout  & ((\cpu|state [3] & (\cpu|regbank[7][4]~q )) # (!\cpu|state [3] & ((\cpu|Mux155~4_combout )))))

	.dataa(\cpu|regbank[7][4]~q ),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux155~4_combout ),
	.datad(\cpu|Mux179~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux183~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux183~0 .lut_mask = 16'h00B8;
defparam \cpu|Mux183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \cpu|Mux183~1 (
// Equation(s):
// \cpu|Mux183~1_combout  = (\cpu|Mux183~0_combout ) # ((\cpu|pc [4] & \cpu|Mux179~0_combout ))

	.dataa(\cpu|pc [4]),
	.datab(gnd),
	.datac(\cpu|Mux183~0_combout ),
	.datad(\cpu|Mux179~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux183~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux183~1 .lut_mask = 16'hFAF0;
defparam \cpu|Mux183~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \cpu|Add3~16 (
// Equation(s):
// \cpu|Add3~16_combout  = ((\cpu|state [0] $ (\cpu|regbank[7][8]~q  $ (\cpu|Add3~15 )))) # (GND)
// \cpu|Add3~17  = CARRY((\cpu|state [0] & (\cpu|regbank[7][8]~q  & !\cpu|Add3~15 )) # (!\cpu|state [0] & ((\cpu|regbank[7][8]~q ) # (!\cpu|Add3~15 ))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|regbank[7][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~15 ),
	.combout(\cpu|Add3~16_combout ),
	.cout(\cpu|Add3~17 ));
// synopsys translate_off
defparam \cpu|Add3~16 .lut_mask = 16'h964D;
defparam \cpu|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \cpu|Mux135~0 (
// Equation(s):
// \cpu|Mux135~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[8]~24_combout ))) # (!\cpu|state [3] & (\cpu|Mux227~3_combout )))) # (!\cpu|state [2] & (((\data_in[8]~24_combout ))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|Mux227~3_combout ),
	.datac(\cpu|state [3]),
	.datad(\data_in[8]~24_combout ),
	.cin(gnd),
	.combout(\cpu|Mux135~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux135~0 .lut_mask = 16'hFD08;
defparam \cpu|Mux135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \cpu|regbank[0][8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux135~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][8] .is_wysiwyg = "true";
defparam \cpu|regbank[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \cpu|regbank[1][8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux135~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][8] .is_wysiwyg = "true";
defparam \cpu|regbank[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \cpu|Mux151~2 (
// Equation(s):
// \cpu|Mux151~2_combout  = (\cpu|ir [3] & ((\cpu|ir [4]) # ((\cpu|regbank[1][8]~q )))) # (!\cpu|ir [3] & (!\cpu|ir [4] & (\cpu|regbank[0][8]~q )))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][8]~q ),
	.datad(\cpu|regbank[1][8]~q ),
	.cin(gnd),
	.combout(\cpu|Mux151~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux151~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \cpu|regbank[2][8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux135~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][8] .is_wysiwyg = "true";
defparam \cpu|regbank[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \cpu|regbank[3][8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux135~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][8] .is_wysiwyg = "true";
defparam \cpu|regbank[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \cpu|Mux151~3 (
// Equation(s):
// \cpu|Mux151~3_combout  = (\cpu|Mux151~2_combout  & (((\cpu|regbank[3][8]~q )) # (!\cpu|ir [4]))) # (!\cpu|Mux151~2_combout  & (\cpu|ir [4] & (\cpu|regbank[2][8]~q )))

	.dataa(\cpu|Mux151~2_combout ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[2][8]~q ),
	.datad(\cpu|regbank[3][8]~q ),
	.cin(gnd),
	.combout(\cpu|Mux151~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux151~3 .lut_mask = 16'hEA62;
defparam \cpu|Mux151~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \cpu|Add4~37 (
// Equation(s):
// \cpu|Add4~37_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux151~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux151~3_combout ))))

	.dataa(\cpu|ir [5]),
	.datab(\cpu|Mux151~3_combout ),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|Mux151~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~37 .lut_mask = 16'h1EB4;
defparam \cpu|Add4~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \cpu|regbank[6][8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux135~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][8] .is_wysiwyg = "true";
defparam \cpu|regbank[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \cpu|regbank[5][8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux135~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][8] .is_wysiwyg = "true";
defparam \cpu|regbank[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \cpu|regbank[4][8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux135~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][8] .is_wysiwyg = "true";
defparam \cpu|regbank[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \cpu|Mux167~0 (
// Equation(s):
// \cpu|Mux167~0_combout  = (\cpu|ir [6] & ((\cpu|regbank[5][8]~q ) # ((\cpu|ir [7])))) # (!\cpu|ir [6] & (((\cpu|regbank[4][8]~q  & !\cpu|ir [7]))))

	.dataa(\cpu|regbank[5][8]~q ),
	.datab(\cpu|regbank[4][8]~q ),
	.datac(\cpu|ir [6]),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux167~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux167~0 .lut_mask = 16'hF0AC;
defparam \cpu|Mux167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \cpu|Mux167~1 (
// Equation(s):
// \cpu|Mux167~1_combout  = (\cpu|ir [7] & ((\cpu|Mux167~0_combout  & (\cpu|regbank[7][8]~q )) # (!\cpu|Mux167~0_combout  & ((\cpu|regbank[6][8]~q ))))) # (!\cpu|ir [7] & (((\cpu|Mux167~0_combout ))))

	.dataa(\cpu|regbank[7][8]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[6][8]~q ),
	.datad(\cpu|Mux167~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux167~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux167~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux167~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \cpu|Mux167~2 (
// Equation(s):
// \cpu|Mux167~2_combout  = (\cpu|ir [6] & ((\cpu|ir [7]) # ((\cpu|regbank[1][8]~q )))) # (!\cpu|ir [6] & (!\cpu|ir [7] & ((\cpu|regbank[0][8]~q ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[1][8]~q ),
	.datad(\cpu|regbank[0][8]~q ),
	.cin(gnd),
	.combout(\cpu|Mux167~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux167~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux167~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \cpu|Mux167~3 (
// Equation(s):
// \cpu|Mux167~3_combout  = (\cpu|ir [7] & ((\cpu|Mux167~2_combout  & ((\cpu|regbank[3][8]~q ))) # (!\cpu|Mux167~2_combout  & (\cpu|regbank[2][8]~q )))) # (!\cpu|ir [7] & (((\cpu|Mux167~2_combout ))))

	.dataa(\cpu|regbank[2][8]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[3][8]~q ),
	.datad(\cpu|Mux167~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux167~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux167~3 .lut_mask = 16'hF388;
defparam \cpu|Mux167~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \cpu|Mux167~4 (
// Equation(s):
// \cpu|Mux167~4_combout  = (\cpu|ir [8] & (\cpu|Mux167~1_combout )) # (!\cpu|ir [8] & ((\cpu|Mux167~3_combout )))

	.dataa(\cpu|ir [8]),
	.datab(\cpu|Mux167~1_combout ),
	.datac(gnd),
	.datad(\cpu|Mux167~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux167~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux167~4 .lut_mask = 16'hDD88;
defparam \cpu|Mux167~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \cpu|Add4~38 (
// Equation(s):
// \cpu|Add4~38_combout  = (\cpu|ir [11] & ((\cpu|ir [6]))) # (!\cpu|ir [11] & (\cpu|Mux167~4_combout ))

	.dataa(\cpu|ir [11]),
	.datab(gnd),
	.datac(\cpu|Mux167~4_combout ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Add4~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~38 .lut_mask = 16'hFA50;
defparam \cpu|Add4~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \cpu|Add4~39 (
// Equation(s):
// \cpu|Add4~39_combout  = (\cpu|Add4~37_combout  & ((\cpu|Add4~38_combout  & (!\cpu|Add4~36 )) # (!\cpu|Add4~38_combout  & ((\cpu|Add4~36 ) # (GND))))) # (!\cpu|Add4~37_combout  & ((\cpu|Add4~38_combout  & (\cpu|Add4~36  & VCC)) # (!\cpu|Add4~38_combout  & 
// (!\cpu|Add4~36 ))))
// \cpu|Add4~40  = CARRY((\cpu|Add4~37_combout  & ((!\cpu|Add4~36 ) # (!\cpu|Add4~38_combout ))) # (!\cpu|Add4~37_combout  & (!\cpu|Add4~38_combout  & !\cpu|Add4~36 )))

	.dataa(\cpu|Add4~37_combout ),
	.datab(\cpu|Add4~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~36 ),
	.combout(\cpu|Add4~39_combout ),
	.cout(\cpu|Add4~40 ));
// synopsys translate_off
defparam \cpu|Add4~39 .lut_mask = 16'h692B;
defparam \cpu|Add4~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \cpu|Mux227~0 (
// Equation(s):
// \cpu|Mux227~0_combout  = (!\cpu|ir [9] & (\cpu|Mux167~4_combout  $ (\cpu|Mux151~4_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux167~4_combout ),
	.datac(\cpu|Mux151~4_combout ),
	.datad(\cpu|ir [9]),
	.cin(gnd),
	.combout(\cpu|Mux227~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux227~0 .lut_mask = 16'h003C;
defparam \cpu|Mux227~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \cpu|Mux227~1 (
// Equation(s):
// \cpu|Mux227~1_combout  = (\cpu|Mux231~2_combout  & (!\cpu|ir [11] & ((\cpu|Mux151~4_combout ) # (\cpu|Mux167~4_combout )))) # (!\cpu|Mux231~2_combout  & ((\cpu|ir [11]) # ((\cpu|Mux151~4_combout  & \cpu|Mux167~4_combout ))))

	.dataa(\cpu|Mux151~4_combout ),
	.datab(\cpu|Mux167~4_combout ),
	.datac(\cpu|Mux231~2_combout ),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Mux227~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux227~1 .lut_mask = 16'h0FE8;
defparam \cpu|Mux227~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \cpu|Mux227~2 (
// Equation(s):
// \cpu|Mux227~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux227~1_combout  & (\cpu|Mux227~0_combout )) # (!\cpu|Mux227~1_combout  & ((\cpu|Mux151~4_combout ))))) # (!\cpu|Mux231~3_combout  & (((\cpu|Mux227~1_combout ))))

	.dataa(\cpu|Mux231~3_combout ),
	.datab(\cpu|Mux227~0_combout ),
	.datac(\cpu|Mux151~4_combout ),
	.datad(\cpu|Mux227~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux227~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux227~2 .lut_mask = 16'hDDA0;
defparam \cpu|Mux227~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \cpu|Mux227~3 (
// Equation(s):
// \cpu|Mux227~3_combout  = (\cpu|Mux231~6_combout  & (\cpu|Add4~39_combout )) # (!\cpu|Mux231~6_combout  & ((\cpu|Mux227~2_combout )))

	.dataa(\cpu|Mux231~6_combout ),
	.datab(gnd),
	.datac(\cpu|Add4~39_combout ),
	.datad(\cpu|Mux227~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux227~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux227~3 .lut_mask = 16'hF5A0;
defparam \cpu|Mux227~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \cpu|regbank[7][8]~1 (
// Equation(s):
// \cpu|regbank[7][8]~1_combout  = (\cpu|state [3] & (\cpu|Add3~16_combout )) # (!\cpu|state [3] & ((\cpu|Mux227~3_combout )))

	.dataa(\cpu|Add3~16_combout ),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|Mux227~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][8]~1 .lut_mask = 16'hBB88;
defparam \cpu|regbank[7][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \cpu|regbank[7][8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][8]~1_combout ),
	.asdata(\data_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][8] .is_wysiwyg = "true";
defparam \cpu|regbank[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \cpu|Mux151~0 (
// Equation(s):
// \cpu|Mux151~0_combout  = (\cpu|ir [4] & ((\cpu|regbank[6][8]~q ) # ((\cpu|ir [3])))) # (!\cpu|ir [4] & (((\cpu|regbank[4][8]~q  & !\cpu|ir [3]))))

	.dataa(\cpu|regbank[6][8]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[4][8]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux151~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux151~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \cpu|Mux151~1 (
// Equation(s):
// \cpu|Mux151~1_combout  = (\cpu|Mux151~0_combout  & ((\cpu|regbank[7][8]~q ) # ((!\cpu|ir [3])))) # (!\cpu|Mux151~0_combout  & (((\cpu|regbank[5][8]~q  & \cpu|ir [3]))))

	.dataa(\cpu|regbank[7][8]~q ),
	.datab(\cpu|Mux151~0_combout ),
	.datac(\cpu|regbank[5][8]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux151~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux151~1 .lut_mask = 16'hB8CC;
defparam \cpu|Mux151~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \cpu|Mux151~4 (
// Equation(s):
// \cpu|Mux151~4_combout  = (\cpu|ir [5] & (\cpu|Mux151~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux151~3_combout )))

	.dataa(gnd),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux151~1_combout ),
	.datad(\cpu|Mux151~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux151~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux151~4 .lut_mask = 16'hF3C0;
defparam \cpu|Mux151~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \cpu|Add0~8 (
// Equation(s):
// \cpu|Add0~8_combout  = (\cpu|ir [8] & ((\cpu|state [3]) # (\cpu|state [2])))

	.dataa(\cpu|ir [8]),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~8 .lut_mask = 16'hAA88;
defparam \cpu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \cpu|pc[8]~30 (
// Equation(s):
// \cpu|pc[8]~30_combout  = ((\cpu|Add0~8_combout  $ (\cpu|pc [8] $ (!\cpu|pc[7]~29 )))) # (GND)
// \cpu|pc[8]~31  = CARRY((\cpu|Add0~8_combout  & ((\cpu|pc [8]) # (!\cpu|pc[7]~29 ))) # (!\cpu|Add0~8_combout  & (\cpu|pc [8] & !\cpu|pc[7]~29 )))

	.dataa(\cpu|Add0~8_combout ),
	.datab(\cpu|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[7]~29 ),
	.combout(\cpu|pc[8]~30_combout ),
	.cout(\cpu|pc[8]~31 ));
// synopsys translate_off
defparam \cpu|pc[8]~30 .lut_mask = 16'h698E;
defparam \cpu|pc[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \cpu|pc[8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[8]~30_combout ),
	.asdata(\data_in[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[8] .is_wysiwyg = "true";
defparam \cpu|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \cpu|Mux195~0 (
// Equation(s):
// \cpu|Mux195~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & ((\cpu|pc [8]))) # (!\cpu|state [1] & (\cpu|Mux151~4_combout ))))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|state [1]),
	.datac(\cpu|Mux151~4_combout ),
	.datad(\cpu|pc [8]),
	.cin(gnd),
	.combout(\cpu|Mux195~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux195~0 .lut_mask = 16'h5410;
defparam \cpu|Mux195~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \cpu|Mux195~1 (
// Equation(s):
// \cpu|Mux195~1_combout  = (\cpu|Mux195~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux167~4_combout ))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(gnd),
	.datac(\cpu|Mux195~0_combout ),
	.datad(\cpu|Mux167~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux195~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux195~1 .lut_mask = 16'hFAF0;
defparam \cpu|Mux195~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \ram1|ram~1464feeder (
// Equation(s):
// \ram1|ram~1464feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1464feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \ram1|ram~1464 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1464 .is_wysiwyg = "true";
defparam \ram1|ram~1464 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \ram1|ram~1528 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1528 .is_wysiwyg = "true";
defparam \ram1|ram~1528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \ram1|ram~1400feeder (
// Equation(s):
// \ram1|ram~1400feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1400feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1400feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1400feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \ram1|ram~1400 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1400 .is_wysiwyg = "true";
defparam \ram1|ram~1400 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \ram1|ram~1336 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1336 .is_wysiwyg = "true";
defparam \ram1|ram~1336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \ram1|ram~2863 (
// Equation(s):
// \ram1|ram~2863_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1400_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1336_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1400_q ),
	.datac(\ram1|ram~1336_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2863_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2863 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \ram1|ram~2864 (
// Equation(s):
// \ram1|ram~2864_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2863_combout  & ((\ram1|ram~1528_q ))) # (!\ram1|ram~2863_combout  & (\ram1|ram~1464_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2863_combout ))))

	.dataa(\ram1|ram~1464_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1528_q ),
	.datad(\ram1|ram~2863_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2864_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2864 .lut_mask = 16'hF388;
defparam \ram1|ram~2864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \ram1|ram~1448feeder (
// Equation(s):
// \ram1|ram~1448feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1448feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1448feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1448feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \ram1|ram~1448 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1448 .is_wysiwyg = "true";
defparam \ram1|ram~1448 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \ram1|ram~1320 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1320 .is_wysiwyg = "true";
defparam \ram1|ram~1320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \ram1|ram~2856 (
// Equation(s):
// \ram1|ram~2856_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1448_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1320_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1448_q ),
	.datac(\ram1|ram~1320_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2856_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2856 .lut_mask = 16'hEE50;
defparam \ram1|ram~2856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \ram1|ram~1384feeder (
// Equation(s):
// \ram1|ram~1384feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1384feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1384feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1384feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \ram1|ram~1384 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1384feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1384 .is_wysiwyg = "true";
defparam \ram1|ram~1384 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \ram1|ram~1512 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1512 .is_wysiwyg = "true";
defparam \ram1|ram~1512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \ram1|ram~2857 (
// Equation(s):
// \ram1|ram~2857_combout  = (\ram1|ram~2856_combout  & (((\ram1|ram~1512_q ) # (!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2856_combout  & (\ram1|ram~1384_q  & ((\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~2856_combout ),
	.datab(\ram1|ram~1384_q ),
	.datac(\ram1|ram~1512_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2857_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2857 .lut_mask = 16'hE4AA;
defparam \ram1|ram~2857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \ram1|ram~1432feeder (
// Equation(s):
// \ram1|ram~1432feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1432feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1432feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1432feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N27
dffeas \ram1|ram~1432 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1432 .is_wysiwyg = "true";
defparam \ram1|ram~1432 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N29
dffeas \ram1|ram~1496 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1496 .is_wysiwyg = "true";
defparam \ram1|ram~1496 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \ram1|ram~1304 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1304 .is_wysiwyg = "true";
defparam \ram1|ram~1304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \ram1|ram~1368feeder (
// Equation(s):
// \ram1|ram~1368feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1368feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \ram1|ram~1368 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1368 .is_wysiwyg = "true";
defparam \ram1|ram~1368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \ram1|ram~2858 (
// Equation(s):
// \ram1|ram~2858_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~1368_q )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & (\ram1|ram~1304_q )))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1304_q ),
	.datad(\ram1|ram~1368_q ),
	.cin(gnd),
	.combout(\ram1|ram~2858_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2858 .lut_mask = 16'hBA98;
defparam \ram1|ram~2858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \ram1|ram~2859 (
// Equation(s):
// \ram1|ram~2859_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2858_combout  & ((\ram1|ram~1496_q ))) # (!\ram1|ram~2858_combout  & (\ram1|ram~1432_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2858_combout ))))

	.dataa(\ram1|ram~1432_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1496_q ),
	.datad(\ram1|ram~2858_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2859_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2859 .lut_mask = 16'hF388;
defparam \ram1|ram~2859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \ram1|ram~1352feeder (
// Equation(s):
// \ram1|ram~1352feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1352feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \ram1|ram~1352 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1352 .is_wysiwyg = "true";
defparam \ram1|ram~1352 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \ram1|ram~1480 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1480 .is_wysiwyg = "true";
defparam \ram1|ram~1480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \ram1|ram~1416feeder (
// Equation(s):
// \ram1|ram~1416feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1416feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \ram1|ram~1416 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1416 .is_wysiwyg = "true";
defparam \ram1|ram~1416 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \ram1|ram~1288 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1288 .is_wysiwyg = "true";
defparam \ram1|ram~1288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \ram1|ram~2860 (
// Equation(s):
// \ram1|ram~2860_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1416_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1288_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1416_q ),
	.datac(\ram1|ram~1288_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2860_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2860 .lut_mask = 16'hEE50;
defparam \ram1|ram~2860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \ram1|ram~2861 (
// Equation(s):
// \ram1|ram~2861_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2860_combout  & ((\ram1|ram~1480_q ))) # (!\ram1|ram~2860_combout  & (\ram1|ram~1352_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2860_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1352_q ),
	.datac(\ram1|ram~1480_q ),
	.datad(\ram1|ram~2860_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2861_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2861 .lut_mask = 16'hF588;
defparam \ram1|ram~2861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \ram1|ram~2862 (
// Equation(s):
// \ram1|ram~2862_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2859_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & ((\ram1|ram~2861_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2859_combout ),
	.datad(\ram1|ram~2861_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2862_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2862 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \ram1|ram~2865 (
// Equation(s):
// \ram1|ram~2865_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2862_combout  & (\ram1|ram~2864_combout )) # (!\ram1|ram~2862_combout  & ((\ram1|ram~2857_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2862_combout ))))

	.dataa(\ram1|ram~2864_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2857_combout ),
	.datad(\ram1|ram~2862_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2865_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2865 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \ram1|ram~1192feeder (
// Equation(s):
// \ram1|ram~1192feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1192feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \ram1|ram~1192 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1192 .is_wysiwyg = "true";
defparam \ram1|ram~1192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneive_lcell_comb \ram1|ram~1208feeder (
// Equation(s):
// \ram1|ram~1208feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1208feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \ram1|ram~1208 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1208 .is_wysiwyg = "true";
defparam \ram1|ram~1208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \ram1|ram~1160feeder (
// Equation(s):
// \ram1|ram~1160feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1160feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1160feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1160feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \ram1|ram~1160 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1160 .is_wysiwyg = "true";
defparam \ram1|ram~1160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \ram1|ram~1176feeder (
// Equation(s):
// \ram1|ram~1176feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1176feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \ram1|ram~1176 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1176 .is_wysiwyg = "true";
defparam \ram1|ram~1176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \ram1|ram~2866 (
// Equation(s):
// \ram1|ram~2866_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~1176_q ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~1160_q ))))

	.dataa(\ram1|ram~1160_q ),
	.datab(\ram1|ram~1176_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2866_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2866 .lut_mask = 16'hFC0A;
defparam \ram1|ram~2866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \ram1|ram~2867 (
// Equation(s):
// \ram1|ram~2867_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2866_combout  & ((\ram1|ram~1208_q ))) # (!\ram1|ram~2866_combout  & (\ram1|ram~1192_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2866_combout ))))

	.dataa(\ram1|ram~1192_q ),
	.datab(\ram1|ram~1208_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~2866_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2867_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2867 .lut_mask = 16'hCFA0;
defparam \ram1|ram~2867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \ram1|ram~1240feeder (
// Equation(s):
// \ram1|ram~1240feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1240feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \ram1|ram~1240 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1240 .is_wysiwyg = "true";
defparam \ram1|ram~1240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \ram1|ram~1256feeder (
// Equation(s):
// \ram1|ram~1256feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1256feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1256feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1256feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \ram1|ram~1256 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1256 .is_wysiwyg = "true";
defparam \ram1|ram~1256 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \ram1|ram~1224 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1224 .is_wysiwyg = "true";
defparam \ram1|ram~1224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \ram1|ram~2873 (
// Equation(s):
// \ram1|ram~2873_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1256_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1224_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1256_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1224_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2873_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2873 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \ram1|ram~1272 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1272 .is_wysiwyg = "true";
defparam \ram1|ram~1272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \ram1|ram~2874 (
// Equation(s):
// \ram1|ram~2874_combout  = (\ram1|ram~2873_combout  & (((\ram1|ram~1272_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2873_combout  & (\ram1|ram~1240_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1240_q ),
	.datab(\ram1|ram~2873_combout ),
	.datac(\ram1|ram~1272_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2874_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2874 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \ram1|ram~3759 (
// Equation(s):
// \ram1|ram~3759_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3759_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3759 .lut_mask = 16'h00FF;
defparam \ram1|ram~3759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \ram1|ram~1064 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3759_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1064 .is_wysiwyg = "true";
defparam \ram1|ram~1064 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \ram1|ram~1080 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1080 .is_wysiwyg = "true";
defparam \ram1|ram~1080 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneive_lcell_comb \ram1|ram~3760 (
// Equation(s):
// \ram1|ram~3760_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3760_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3760 .lut_mask = 16'h00FF;
defparam \ram1|ram~3760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N1
dffeas \ram1|ram~1048 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3760_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1048 .is_wysiwyg = "true";
defparam \ram1|ram~1048 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \ram1|ram~1032 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1032 .is_wysiwyg = "true";
defparam \ram1|ram~1032 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \ram1|ram~2870 (
// Equation(s):
// \ram1|ram~2870_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~1048_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1032_q )))))

	.dataa(\ram1|ram~1048_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1032_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2870_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2870 .lut_mask = 16'hDD30;
defparam \ram1|ram~2870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \ram1|ram~2871 (
// Equation(s):
// \ram1|ram~2871_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2870_combout  & ((\ram1|ram~1080_q ))) # (!\ram1|ram~2870_combout  & (!\ram1|ram~1064_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2870_combout ))))

	.dataa(\ram1|ram~1064_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1080_q ),
	.datad(\ram1|ram~2870_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2871_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2871 .lut_mask = 16'hF344;
defparam \ram1|ram~2871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \ram1|ram~1112feeder (
// Equation(s):
// \ram1|ram~1112feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1112feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \ram1|ram~1112 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1112 .is_wysiwyg = "true";
defparam \ram1|ram~1112 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \ram1|ram~1144 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1144 .is_wysiwyg = "true";
defparam \ram1|ram~1144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \ram1|ram~1128feeder (
// Equation(s):
// \ram1|ram~1128feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1128feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \ram1|ram~1128 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1128 .is_wysiwyg = "true";
defparam \ram1|ram~1128 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \ram1|ram~1096 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1096_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1096 .is_wysiwyg = "true";
defparam \ram1|ram~1096 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \ram1|ram~2868 (
// Equation(s):
// \ram1|ram~2868_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1128_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1096_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1128_q ),
	.datac(\ram1|ram~1096_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2868_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2868 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \ram1|ram~2869 (
// Equation(s):
// \ram1|ram~2869_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2868_combout  & ((\ram1|ram~1144_q ))) # (!\ram1|ram~2868_combout  & (\ram1|ram~1112_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2868_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1112_q ),
	.datac(\ram1|ram~1144_q ),
	.datad(\ram1|ram~2868_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2869_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2869 .lut_mask = 16'hF588;
defparam \ram1|ram~2869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \ram1|ram~2872 (
// Equation(s):
// \ram1|ram~2872_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~2869_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2871_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2871_combout ),
	.datad(\ram1|ram~2869_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2872_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2872 .lut_mask = 16'hDC98;
defparam \ram1|ram~2872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \ram1|ram~2875 (
// Equation(s):
// \ram1|ram~2875_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2872_combout  & ((\ram1|ram~2874_combout ))) # (!\ram1|ram~2872_combout  & (\ram1|ram~2867_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2872_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2867_combout ),
	.datac(\ram1|ram~2874_combout ),
	.datad(\ram1|ram~2872_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2875_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2875 .lut_mask = 16'hF588;
defparam \ram1|ram~2875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \ram1|ram~2876 (
// Equation(s):
// \ram1|ram~2876_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout )) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & (\ram1|ram~2865_combout )) # (!\cpu|Mux183~1_combout  & ((\ram1|ram~2875_combout )))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2865_combout ),
	.datad(\ram1|ram~2875_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2876_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2876 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \ram1|ram~2040 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux195~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2040 .is_wysiwyg = "true";
defparam \ram1|ram~2040 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \ram1|ram~1912 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1912 .is_wysiwyg = "true";
defparam \ram1|ram~1912 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N15
dffeas \ram1|ram~1976 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1976 .is_wysiwyg = "true";
defparam \ram1|ram~1976 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \ram1|ram~1848 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1848 .is_wysiwyg = "true";
defparam \ram1|ram~1848 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \ram1|ram~2884 (
// Equation(s):
// \ram1|ram~2884_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1976_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1848_q )))))

	.dataa(\ram1|ram~1976_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1848_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2884_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2884 .lut_mask = 16'hEE30;
defparam \ram1|ram~2884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \ram1|ram~2885 (
// Equation(s):
// \ram1|ram~2885_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2884_combout  & (\ram1|ram~2040_q )) # (!\ram1|ram~2884_combout  & ((\ram1|ram~1912_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2884_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2040_q ),
	.datac(\ram1|ram~1912_q ),
	.datad(\ram1|ram~2884_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2885_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2885 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \ram1|ram~2008feeder (
// Equation(s):
// \ram1|ram~2008feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2008feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2008feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~2008feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \ram1|ram~2008 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2008 .is_wysiwyg = "true";
defparam \ram1|ram~2008 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \ram1|ram~1880 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1880 .is_wysiwyg = "true";
defparam \ram1|ram~1880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \ram1|ram~1944feeder (
// Equation(s):
// \ram1|ram~1944feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1944feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1944feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1944feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \ram1|ram~1944 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1944feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1944 .is_wysiwyg = "true";
defparam \ram1|ram~1944 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N3
dffeas \ram1|ram~1816 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1816 .is_wysiwyg = "true";
defparam \ram1|ram~1816 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \ram1|ram~2877 (
// Equation(s):
// \ram1|ram~2877_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1944_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1816_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1944_q ),
	.datac(\ram1|ram~1816_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2877_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2877 .lut_mask = 16'hEE50;
defparam \ram1|ram~2877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \ram1|ram~2878 (
// Equation(s):
// \ram1|ram~2878_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2877_combout  & (\ram1|ram~2008_q )) # (!\ram1|ram~2877_combout  & ((\ram1|ram~1880_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2877_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2008_q ),
	.datac(\ram1|ram~1880_q ),
	.datad(\ram1|ram~2877_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2878_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2878 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneive_lcell_comb \ram1|ram~1960feeder (
// Equation(s):
// \ram1|ram~1960feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1960feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1960feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1960feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \ram1|ram~1960 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1960 .is_wysiwyg = "true";
defparam \ram1|ram~1960 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N19
dffeas \ram1|ram~2024 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2024 .is_wysiwyg = "true";
defparam \ram1|ram~2024 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \ram1|ram~1896feeder (
// Equation(s):
// \ram1|ram~1896feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1896feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1896feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1896feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \ram1|ram~1896 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1896 .is_wysiwyg = "true";
defparam \ram1|ram~1896 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \ram1|ram~1832 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1832 .is_wysiwyg = "true";
defparam \ram1|ram~1832 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \ram1|ram~2879 (
// Equation(s):
// \ram1|ram~2879_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1896_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1832_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1896_q ),
	.datac(\ram1|ram~1832_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2879_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2879 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneive_lcell_comb \ram1|ram~2880 (
// Equation(s):
// \ram1|ram~2880_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2879_combout  & ((\ram1|ram~2024_q ))) # (!\ram1|ram~2879_combout  & (\ram1|ram~1960_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2879_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1960_q ),
	.datac(\ram1|ram~2024_q ),
	.datad(\ram1|ram~2879_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2880_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2880 .lut_mask = 16'hF588;
defparam \ram1|ram~2880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \ram1|ram~1928feeder (
// Equation(s):
// \ram1|ram~1928feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1928feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \ram1|ram~1928 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1928 .is_wysiwyg = "true";
defparam \ram1|ram~1928 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \ram1|ram~1992 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1992 .is_wysiwyg = "true";
defparam \ram1|ram~1992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneive_lcell_comb \ram1|ram~1864feeder (
// Equation(s):
// \ram1|ram~1864feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1864feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1864feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1864feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \ram1|ram~1864 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1864 .is_wysiwyg = "true";
defparam \ram1|ram~1864 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \ram1|ram~1800 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1800 .is_wysiwyg = "true";
defparam \ram1|ram~1800 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneive_lcell_comb \ram1|ram~2881 (
// Equation(s):
// \ram1|ram~2881_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1864_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1800_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1864_q ),
	.datac(\ram1|ram~1800_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2881_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2881 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \ram1|ram~2882 (
// Equation(s):
// \ram1|ram~2882_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2881_combout  & ((\ram1|ram~1992_q ))) # (!\ram1|ram~2881_combout  & (\ram1|ram~1928_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2881_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1928_q ),
	.datac(\ram1|ram~1992_q ),
	.datad(\ram1|ram~2881_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2882_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2882 .lut_mask = 16'hF588;
defparam \ram1|ram~2882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \ram1|ram~2883 (
// Equation(s):
// \ram1|ram~2883_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2880_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2882_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2880_combout ),
	.datad(\ram1|ram~2882_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2883_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2883 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \ram1|ram~2886 (
// Equation(s):
// \ram1|ram~2886_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2883_combout  & (\ram1|ram~2885_combout )) # (!\ram1|ram~2883_combout  & ((\ram1|ram~2878_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2883_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2885_combout ),
	.datac(\ram1|ram~2878_combout ),
	.datad(\ram1|ram~2883_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2886_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2886 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \ram1|ram~1784feeder (
// Equation(s):
// \ram1|ram~1784feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1784feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1784feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1784feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \ram1|ram~1784 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1784 .is_wysiwyg = "true";
defparam \ram1|ram~1784 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \ram1|ram~1768 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1768 .is_wysiwyg = "true";
defparam \ram1|ram~1768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \ram1|ram~1752feeder (
// Equation(s):
// \ram1|ram~1752feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1752feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1752feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1752feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \ram1|ram~1752 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1752feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1752 .is_wysiwyg = "true";
defparam \ram1|ram~1752 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \ram1|ram~1736 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1736 .is_wysiwyg = "true";
defparam \ram1|ram~1736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \ram1|ram~2853 (
// Equation(s):
// \ram1|ram~2853_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1752_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1736_q )))))

	.dataa(\ram1|ram~1752_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1736_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2853_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2853 .lut_mask = 16'hEE30;
defparam \ram1|ram~2853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \ram1|ram~2854 (
// Equation(s):
// \ram1|ram~2854_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2853_combout  & (\ram1|ram~1784_q )) # (!\ram1|ram~2853_combout  & ((\ram1|ram~1768_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2853_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1784_q ),
	.datac(\ram1|ram~1768_q ),
	.datad(\ram1|ram~2853_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2854_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2854 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \ram1|ram~1656feeder (
// Equation(s):
// \ram1|ram~1656feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1656feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1656feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1656feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \ram1|ram~1656 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1656feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1656 .is_wysiwyg = "true";
defparam \ram1|ram~1656 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \ram1|ram~1640 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1640 .is_wysiwyg = "true";
defparam \ram1|ram~1640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \ram1|ram~1624feeder (
// Equation(s):
// \ram1|ram~1624feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1624feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1624feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1624feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \ram1|ram~1624 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1624 .is_wysiwyg = "true";
defparam \ram1|ram~1624 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \ram1|ram~1608 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1608 .is_wysiwyg = "true";
defparam \ram1|ram~1608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \ram1|ram~2846 (
// Equation(s):
// \ram1|ram~2846_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1624_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1608_q )))))

	.dataa(\ram1|ram~1624_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1608_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2846_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2846 .lut_mask = 16'hEE30;
defparam \ram1|ram~2846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \ram1|ram~2847 (
// Equation(s):
// \ram1|ram~2847_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2846_combout  & (\ram1|ram~1656_q )) # (!\ram1|ram~2846_combout  & ((\ram1|ram~1640_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2846_combout ))))

	.dataa(\ram1|ram~1656_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1640_q ),
	.datad(\ram1|ram~2846_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2847_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2847 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \ram1|ram~1688feeder (
// Equation(s):
// \ram1|ram~1688feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1688feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1688feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1688feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N15
dffeas \ram1|ram~1688 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1688 .is_wysiwyg = "true";
defparam \ram1|ram~1688 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N7
dffeas \ram1|ram~1720 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1720 .is_wysiwyg = "true";
defparam \ram1|ram~1720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \ram1|ram~1704feeder (
// Equation(s):
// \ram1|ram~1704feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1704feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1704feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1704feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \ram1|ram~1704 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1704 .is_wysiwyg = "true";
defparam \ram1|ram~1704 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N13
dffeas \ram1|ram~1672 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1672 .is_wysiwyg = "true";
defparam \ram1|ram~1672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneive_lcell_comb \ram1|ram~2848 (
// Equation(s):
// \ram1|ram~2848_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1704_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1672_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1704_q ),
	.datac(\ram1|ram~1672_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2848_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2848 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \ram1|ram~2849 (
// Equation(s):
// \ram1|ram~2849_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2848_combout  & ((\ram1|ram~1720_q ))) # (!\ram1|ram~2848_combout  & (\ram1|ram~1688_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2848_combout ))))

	.dataa(\ram1|ram~1688_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1720_q ),
	.datad(\ram1|ram~2848_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2849_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2849 .lut_mask = 16'hF388;
defparam \ram1|ram~2849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \ram1|ram~1560feeder (
// Equation(s):
// \ram1|ram~1560feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1560feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1560feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1560feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \ram1|ram~1560 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1560 .is_wysiwyg = "true";
defparam \ram1|ram~1560 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \ram1|ram~1592 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1592 .is_wysiwyg = "true";
defparam \ram1|ram~1592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneive_lcell_comb \ram1|ram~1576feeder (
// Equation(s):
// \ram1|ram~1576feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1576feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1576feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1576feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N31
dffeas \ram1|ram~1576 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1576feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1576 .is_wysiwyg = "true";
defparam \ram1|ram~1576 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \ram1|ram~1544 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1544 .is_wysiwyg = "true";
defparam \ram1|ram~1544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \ram1|ram~2850 (
// Equation(s):
// \ram1|ram~2850_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1576_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1544_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1576_q ),
	.datac(\ram1|ram~1544_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2850_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2850 .lut_mask = 16'hEE50;
defparam \ram1|ram~2850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \ram1|ram~2851 (
// Equation(s):
// \ram1|ram~2851_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2850_combout  & ((\ram1|ram~1592_q ))) # (!\ram1|ram~2850_combout  & (\ram1|ram~1560_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2850_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1560_q ),
	.datac(\ram1|ram~1592_q ),
	.datad(\ram1|ram~2850_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2851_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2851 .lut_mask = 16'hF588;
defparam \ram1|ram~2851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \ram1|ram~2852 (
// Equation(s):
// \ram1|ram~2852_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~2849_combout )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~2851_combout )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2849_combout ),
	.datad(\ram1|ram~2851_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2852_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2852 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \ram1|ram~2855 (
// Equation(s):
// \ram1|ram~2855_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2852_combout  & (\ram1|ram~2854_combout )) # (!\ram1|ram~2852_combout  & ((\ram1|ram~2847_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2852_combout ))))

	.dataa(\ram1|ram~2854_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2847_combout ),
	.datad(\ram1|ram~2852_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2855_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2855 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \ram1|ram~2887 (
// Equation(s):
// \ram1|ram~2887_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2876_combout  & (\ram1|ram~2886_combout )) # (!\ram1|ram~2876_combout  & ((\ram1|ram~2855_combout ))))) # (!\cpu|Mux182~1_combout  & (\ram1|ram~2876_combout ))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~2876_combout ),
	.datac(\ram1|ram~2886_combout ),
	.datad(\ram1|ram~2855_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2887_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2887 .lut_mask = 16'hE6C4;
defparam \ram1|ram~2887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneive_lcell_comb \ram1|ram~328feeder (
// Equation(s):
// \ram1|ram~328feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~328feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~328feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~328feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N21
dffeas \ram1|ram~328 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~328 .is_wysiwyg = "true";
defparam \ram1|ram~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \ram1|ram~456 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~456 .is_wysiwyg = "true";
defparam \ram1|ram~456 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \ram1|ram~264feeder (
// Equation(s):
// \ram1|ram~264feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~264feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N23
dffeas \ram1|ram~264 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~264 .is_wysiwyg = "true";
defparam \ram1|ram~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \ram1|ram~392feeder (
// Equation(s):
// \ram1|ram~392feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~392feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~392feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~392feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N13
dffeas \ram1|ram~392 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~392 .is_wysiwyg = "true";
defparam \ram1|ram~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \ram1|ram~2808 (
// Equation(s):
// \ram1|ram~2808_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~392_q ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~264_q ))))

	.dataa(\ram1|ram~264_q ),
	.datab(\ram1|ram~392_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2808_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2808 .lut_mask = 16'hFC0A;
defparam \ram1|ram~2808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \ram1|ram~2809 (
// Equation(s):
// \ram1|ram~2809_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2808_combout  & ((\ram1|ram~456_q ))) # (!\ram1|ram~2808_combout  & (\ram1|ram~328_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2808_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~328_q ),
	.datac(\ram1|ram~456_q ),
	.datad(\ram1|ram~2808_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2809_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2809 .lut_mask = 16'hF588;
defparam \ram1|ram~2809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \ram1|ram~344feeder (
// Equation(s):
// \ram1|ram~344feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~344feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~344feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~344feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \ram1|ram~344 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~344 .is_wysiwyg = "true";
defparam \ram1|ram~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \ram1|ram~280 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~280 .is_wysiwyg = "true";
defparam \ram1|ram~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \ram1|ram~2806 (
// Equation(s):
// \ram1|ram~2806_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~344_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~280_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~344_q ),
	.datac(\ram1|ram~280_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2806_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2806 .lut_mask = 16'hEE50;
defparam \ram1|ram~2806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \ram1|ram~408feeder (
// Equation(s):
// \ram1|ram~408feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~408feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~408feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~408feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \ram1|ram~408 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~408 .is_wysiwyg = "true";
defparam \ram1|ram~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \ram1|ram~472 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~472 .is_wysiwyg = "true";
defparam \ram1|ram~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \ram1|ram~2807 (
// Equation(s):
// \ram1|ram~2807_combout  = (\ram1|ram~2806_combout  & (((\ram1|ram~472_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2806_combout  & (\ram1|ram~408_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~2806_combout ),
	.datab(\ram1|ram~408_q ),
	.datac(\ram1|ram~472_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2807_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2807 .lut_mask = 16'hE4AA;
defparam \ram1|ram~2807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \ram1|ram~2810 (
// Equation(s):
// \ram1|ram~2810_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~2807_combout ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2809_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2809_combout ),
	.datad(\ram1|ram~2807_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2810_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2810 .lut_mask = 16'hDC98;
defparam \ram1|ram~2810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \ram1|ram~488feeder (
// Equation(s):
// \ram1|ram~488feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~488feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~488feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~488feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \ram1|ram~488 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~488feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~488 .is_wysiwyg = "true";
defparam \ram1|ram~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \ram1|ram~360 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~360 .is_wysiwyg = "true";
defparam \ram1|ram~360 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \ram1|ram~3751 (
// Equation(s):
// \ram1|ram~3751_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3751_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3751 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N21
dffeas \ram1|ram~424 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3751_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~424 .is_wysiwyg = "true";
defparam \ram1|ram~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N23
dffeas \ram1|ram~296 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~296 .is_wysiwyg = "true";
defparam \ram1|ram~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \ram1|ram~2804 (
// Equation(s):
// \ram1|ram~2804_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~424_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~296_q )))))

	.dataa(\ram1|ram~424_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~296_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2804_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2804 .lut_mask = 16'hDD30;
defparam \ram1|ram~2804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \ram1|ram~2805 (
// Equation(s):
// \ram1|ram~2805_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2804_combout  & (\ram1|ram~488_q )) # (!\ram1|ram~2804_combout  & ((\ram1|ram~360_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2804_combout ))))

	.dataa(\ram1|ram~488_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~360_q ),
	.datad(\ram1|ram~2804_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2805_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2805 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \ram1|ram~504feeder (
// Equation(s):
// \ram1|ram~504feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~504feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~504feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~504feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \ram1|ram~504 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~504 .is_wysiwyg = "true";
defparam \ram1|ram~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \ram1|ram~440 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~440 .is_wysiwyg = "true";
defparam \ram1|ram~440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \ram1|ram~376feeder (
// Equation(s):
// \ram1|ram~376feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~376feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~376feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~376feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \ram1|ram~376 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~376 .is_wysiwyg = "true";
defparam \ram1|ram~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \ram1|ram~312 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~312 .is_wysiwyg = "true";
defparam \ram1|ram~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \ram1|ram~2811 (
// Equation(s):
// \ram1|ram~2811_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~376_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~312_q )))))

	.dataa(\ram1|ram~376_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~312_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2811_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2811 .lut_mask = 16'hEE30;
defparam \ram1|ram~2811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \ram1|ram~2812 (
// Equation(s):
// \ram1|ram~2812_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2811_combout  & (\ram1|ram~504_q )) # (!\ram1|ram~2811_combout  & ((\ram1|ram~440_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2811_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~504_q ),
	.datac(\ram1|ram~440_q ),
	.datad(\ram1|ram~2811_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2812_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2812 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \ram1|ram~2813 (
// Equation(s):
// \ram1|ram~2813_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2810_combout  & ((\ram1|ram~2812_combout ))) # (!\ram1|ram~2810_combout  & (\ram1|ram~2805_combout )))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~2810_combout ))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2810_combout ),
	.datac(\ram1|ram~2805_combout ),
	.datad(\ram1|ram~2812_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2813_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2813 .lut_mask = 16'hEC64;
defparam \ram1|ram~2813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \ram1|ram~744feeder (
// Equation(s):
// \ram1|ram~744feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~744feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~744feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~744feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N3
dffeas \ram1|ram~744 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~744 .is_wysiwyg = "true";
defparam \ram1|ram~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \ram1|ram~760 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~760 .is_wysiwyg = "true";
defparam \ram1|ram~760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N0
cycloneive_lcell_comb \ram1|ram~728feeder (
// Equation(s):
// \ram1|ram~728feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~728feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~728feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~728feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N1
dffeas \ram1|ram~728 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~728 .is_wysiwyg = "true";
defparam \ram1|ram~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \ram1|ram~712 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~712 .is_wysiwyg = "true";
defparam \ram1|ram~712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \ram1|ram~2821 (
// Equation(s):
// \ram1|ram~2821_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~728_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~712_q )))))

	.dataa(\ram1|ram~728_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~712_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2821_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2821 .lut_mask = 16'hEE30;
defparam \ram1|ram~2821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \ram1|ram~2822 (
// Equation(s):
// \ram1|ram~2822_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2821_combout  & ((\ram1|ram~760_q ))) # (!\ram1|ram~2821_combout  & (\ram1|ram~744_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2821_combout ))))

	.dataa(\ram1|ram~744_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~760_q ),
	.datad(\ram1|ram~2821_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2822_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2822 .lut_mask = 16'hF388;
defparam \ram1|ram~2822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \ram1|ram~3752 (
// Equation(s):
// \ram1|ram~3752_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3752_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3752 .lut_mask = 16'h00FF;
defparam \ram1|ram~3752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N15
dffeas \ram1|ram~632 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3752_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~632 .is_wysiwyg = "true";
defparam \ram1|ram~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \ram1|ram~616 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~616 .is_wysiwyg = "true";
defparam \ram1|ram~616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \ram1|ram~584feeder (
// Equation(s):
// \ram1|ram~584feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~584feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~584feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~584feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \ram1|ram~584 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~584feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~584 .is_wysiwyg = "true";
defparam \ram1|ram~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N7
dffeas \ram1|ram~600 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~600 .is_wysiwyg = "true";
defparam \ram1|ram~600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \ram1|ram~2814 (
// Equation(s):
// \ram1|ram~2814_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~600_q ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~584_q ))))

	.dataa(\ram1|ram~584_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~600_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2814_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2814 .lut_mask = 16'hFC22;
defparam \ram1|ram~2814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \ram1|ram~2815 (
// Equation(s):
// \ram1|ram~2815_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2814_combout  & (!\ram1|ram~632_q )) # (!\ram1|ram~2814_combout  & ((\ram1|ram~616_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2814_combout ))))

	.dataa(\ram1|ram~632_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~616_q ),
	.datad(\ram1|ram~2814_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2815_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2815 .lut_mask = 16'h77C0;
defparam \ram1|ram~2815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \ram1|ram~536feeder (
// Equation(s):
// \ram1|ram~536feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~536feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~536feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~536feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \ram1|ram~536 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~536 .is_wysiwyg = "true";
defparam \ram1|ram~536 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \ram1|ram~568 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~568 .is_wysiwyg = "true";
defparam \ram1|ram~568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \ram1|ram~3753 (
// Equation(s):
// \ram1|ram~3753_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3753_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3753 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \ram1|ram~520 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3753_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~520 .is_wysiwyg = "true";
defparam \ram1|ram~520 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N7
dffeas \ram1|ram~552 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~552 .is_wysiwyg = "true";
defparam \ram1|ram~552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \ram1|ram~2818 (
// Equation(s):
// \ram1|ram~2818_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~552_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~520_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~520_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~552_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2818_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2818 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \ram1|ram~2819 (
// Equation(s):
// \ram1|ram~2819_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2818_combout  & ((\ram1|ram~568_q ))) # (!\ram1|ram~2818_combout  & (\ram1|ram~536_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2818_combout ))))

	.dataa(\ram1|ram~536_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~568_q ),
	.datad(\ram1|ram~2818_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2819_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2819 .lut_mask = 16'hF388;
defparam \ram1|ram~2819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
cycloneive_lcell_comb \ram1|ram~664feeder (
// Equation(s):
// \ram1|ram~664feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~664feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~664feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~664feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N31
dffeas \ram1|ram~664 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~664 .is_wysiwyg = "true";
defparam \ram1|ram~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N3
dffeas \ram1|ram~648 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~648 .is_wysiwyg = "true";
defparam \ram1|ram~648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \ram1|ram~680feeder (
// Equation(s):
// \ram1|ram~680feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~680feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \ram1|ram~680 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~680 .is_wysiwyg = "true";
defparam \ram1|ram~680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \ram1|ram~2816 (
// Equation(s):
// \ram1|ram~2816_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~680_q ))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~648_q ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~648_q ),
	.datad(\ram1|ram~680_q ),
	.cin(gnd),
	.combout(\ram1|ram~2816_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2816 .lut_mask = 16'hDC98;
defparam \ram1|ram~2816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \ram1|ram~696 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~696 .is_wysiwyg = "true";
defparam \ram1|ram~696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \ram1|ram~2817 (
// Equation(s):
// \ram1|ram~2817_combout  = (\ram1|ram~2816_combout  & (((\ram1|ram~696_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2816_combout  & (\ram1|ram~664_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~664_q ),
	.datab(\ram1|ram~2816_combout ),
	.datac(\ram1|ram~696_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2817_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2817 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \ram1|ram~2820 (
// Equation(s):
// \ram1|ram~2820_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2817_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~2819_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2819_combout ),
	.datad(\ram1|ram~2817_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2820_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2820 .lut_mask = 16'hBA98;
defparam \ram1|ram~2820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \ram1|ram~2823 (
// Equation(s):
// \ram1|ram~2823_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2820_combout  & (\ram1|ram~2822_combout )) # (!\ram1|ram~2820_combout  & ((\ram1|ram~2815_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2820_combout ))))

	.dataa(\ram1|ram~2822_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2815_combout ),
	.datad(\ram1|ram~2820_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2823_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2823 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \ram1|ram~184feeder (
// Equation(s):
// \ram1|ram~184feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~184feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \ram1|ram~184 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~184 .is_wysiwyg = "true";
defparam \ram1|ram~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N7
dffeas \ram1|ram~168 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~168 .is_wysiwyg = "true";
defparam \ram1|ram~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \ram1|ram~3754 (
// Equation(s):
// \ram1|ram~3754_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3754_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3754 .lut_mask = 16'h00FF;
defparam \ram1|ram~3754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N3
dffeas \ram1|ram~152 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3754_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~152 .is_wysiwyg = "true";
defparam \ram1|ram~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \ram1|ram~136 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~136 .is_wysiwyg = "true";
defparam \ram1|ram~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \ram1|ram~2824 (
// Equation(s):
// \ram1|ram~2824_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )) # (!\ram1|ram~152_q ))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~136_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~152_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~136_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2824_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2824 .lut_mask = 16'hCC74;
defparam \ram1|ram~2824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \ram1|ram~2825 (
// Equation(s):
// \ram1|ram~2825_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2824_combout  & (\ram1|ram~184_q )) # (!\ram1|ram~2824_combout  & ((\ram1|ram~168_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2824_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~184_q ),
	.datac(\ram1|ram~168_q ),
	.datad(\ram1|ram~2824_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2825_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2825 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \ram1|ram~216feeder (
// Equation(s):
// \ram1|ram~216feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~216feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \ram1|ram~216 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~216 .is_wysiwyg = "true";
defparam \ram1|ram~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \ram1|ram~248 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~248 .is_wysiwyg = "true";
defparam \ram1|ram~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N28
cycloneive_lcell_comb \ram1|ram~232feeder (
// Equation(s):
// \ram1|ram~232feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~232feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N29
dffeas \ram1|ram~232 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~232 .is_wysiwyg = "true";
defparam \ram1|ram~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \ram1|ram~200 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~200 .is_wysiwyg = "true";
defparam \ram1|ram~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \ram1|ram~2831 (
// Equation(s):
// \ram1|ram~2831_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~232_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~200_q )))))

	.dataa(\ram1|ram~232_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~200_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2831_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2831 .lut_mask = 16'hEE30;
defparam \ram1|ram~2831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \ram1|ram~2832 (
// Equation(s):
// \ram1|ram~2832_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2831_combout  & ((\ram1|ram~248_q ))) # (!\ram1|ram~2831_combout  & (\ram1|ram~216_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2831_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~216_q ),
	.datac(\ram1|ram~248_q ),
	.datad(\ram1|ram~2831_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2832_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2832 .lut_mask = 16'hF588;
defparam \ram1|ram~2832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \ram1|ram~88feeder (
// Equation(s):
// \ram1|ram~88feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~88feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N19
dffeas \ram1|ram~88 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~88 .is_wysiwyg = "true";
defparam \ram1|ram~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N3
dffeas \ram1|ram~120 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~120 .is_wysiwyg = "true";
defparam \ram1|ram~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneive_lcell_comb \ram1|ram~104feeder (
// Equation(s):
// \ram1|ram~104feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~104feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N5
dffeas \ram1|ram~104 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~104 .is_wysiwyg = "true";
defparam \ram1|ram~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \ram1|ram~72 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~72 .is_wysiwyg = "true";
defparam \ram1|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \ram1|ram~2826 (
// Equation(s):
// \ram1|ram~2826_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~104_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~72_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~104_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~72_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2826_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2826 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \ram1|ram~2827 (
// Equation(s):
// \ram1|ram~2827_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2826_combout  & ((\ram1|ram~120_q ))) # (!\ram1|ram~2826_combout  & (\ram1|ram~88_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2826_combout ))))

	.dataa(\ram1|ram~88_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~120_q ),
	.datad(\ram1|ram~2826_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2827_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2827 .lut_mask = 16'hF388;
defparam \ram1|ram~2827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \ram1|ram~40feeder (
// Equation(s):
// \ram1|ram~40feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~40feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \ram1|ram~40 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~40 .is_wysiwyg = "true";
defparam \ram1|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \ram1|ram~56feeder (
// Equation(s):
// \ram1|ram~56feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~56feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \ram1|ram~56 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~56 .is_wysiwyg = "true";
defparam \ram1|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \ram1|ram~24feeder (
// Equation(s):
// \ram1|ram~24feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~24feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~24feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~24feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \ram1|ram~24 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~24 .is_wysiwyg = "true";
defparam \ram1|ram~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas \ram1|ram~8 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~8 .is_wysiwyg = "true";
defparam \ram1|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \ram1|ram~2828 (
// Equation(s):
// \ram1|ram~2828_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~24_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~8_q )))))

	.dataa(\ram1|ram~24_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~8_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2828_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2828 .lut_mask = 16'hEE30;
defparam \ram1|ram~2828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \ram1|ram~2829 (
// Equation(s):
// \ram1|ram~2829_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2828_combout  & ((\ram1|ram~56_q ))) # (!\ram1|ram~2828_combout  & (\ram1|ram~40_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2828_combout ))))

	.dataa(\ram1|ram~40_q ),
	.datab(\ram1|ram~56_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~2828_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2829_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2829 .lut_mask = 16'hCFA0;
defparam \ram1|ram~2829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \ram1|ram~2830 (
// Equation(s):
// \ram1|ram~2830_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~2827_combout )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~2829_combout )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2827_combout ),
	.datad(\ram1|ram~2829_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2830_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2830 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \ram1|ram~2833 (
// Equation(s):
// \ram1|ram~2833_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2830_combout  & ((\ram1|ram~2832_combout ))) # (!\ram1|ram~2830_combout  & (\ram1|ram~2825_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2830_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2825_combout ),
	.datac(\ram1|ram~2832_combout ),
	.datad(\ram1|ram~2830_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2833_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2833 .lut_mask = 16'hF588;
defparam \ram1|ram~2833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \ram1|ram~2834 (
// Equation(s):
// \ram1|ram~2834_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout )) # (!\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout  & (\ram1|ram~2823_combout )) # (!\cpu|Mux182~1_combout  & ((\ram1|ram~2833_combout )))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2823_combout ),
	.datad(\ram1|ram~2833_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2834_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2834 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneive_lcell_comb \ram1|ram~3758 (
// Equation(s):
// \ram1|ram~3758_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3758_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3758 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N23
dffeas \ram1|ram~1016 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3758_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1016 .is_wysiwyg = "true";
defparam \ram1|ram~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N25
dffeas \ram1|ram~888 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~888 .is_wysiwyg = "true";
defparam \ram1|ram~888 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneive_lcell_comb \ram1|ram~952feeder (
// Equation(s):
// \ram1|ram~952feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~952feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~952feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~952feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N7
dffeas \ram1|ram~952 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~952 .is_wysiwyg = "true";
defparam \ram1|ram~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y16_N9
dffeas \ram1|ram~824 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~824 .is_wysiwyg = "true";
defparam \ram1|ram~824 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \ram1|ram~2842 (
// Equation(s):
// \ram1|ram~2842_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~952_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~824_q )))))

	.dataa(\ram1|ram~952_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~824_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2842_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2842 .lut_mask = 16'hEE30;
defparam \ram1|ram~2842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
cycloneive_lcell_comb \ram1|ram~2843 (
// Equation(s):
// \ram1|ram~2843_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2842_combout  & (!\ram1|ram~1016_q )) # (!\ram1|ram~2842_combout  & ((\ram1|ram~888_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2842_combout ))))

	.dataa(\ram1|ram~1016_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~888_q ),
	.datad(\ram1|ram~2842_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2843_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2843 .lut_mask = 16'h77C0;
defparam \ram1|ram~2843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \ram1|ram~3757 (
// Equation(s):
// \ram1|ram~3757_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3757_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3757 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \ram1|ram~936 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3757_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~936 .is_wysiwyg = "true";
defparam \ram1|ram~936 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \ram1|ram~1000 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1000 .is_wysiwyg = "true";
defparam \ram1|ram~1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \ram1|ram~872feeder (
// Equation(s):
// \ram1|ram~872feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~872feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~872feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~872feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \ram1|ram~872 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~872 .is_wysiwyg = "true";
defparam \ram1|ram~872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \ram1|ram~808feeder (
// Equation(s):
// \ram1|ram~808feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~808feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N31
dffeas \ram1|ram~808 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~808 .is_wysiwyg = "true";
defparam \ram1|ram~808 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \ram1|ram~2837 (
// Equation(s):
// \ram1|ram~2837_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~872_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~808_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~872_q ),
	.datab(\ram1|ram~808_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2837_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2837 .lut_mask = 16'hF0AC;
defparam \ram1|ram~2837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \ram1|ram~2838 (
// Equation(s):
// \ram1|ram~2838_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2837_combout  & ((\ram1|ram~1000_q ))) # (!\ram1|ram~2837_combout  & (!\ram1|ram~936_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2837_combout ))))

	.dataa(\ram1|ram~936_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1000_q ),
	.datad(\ram1|ram~2837_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2838_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2838 .lut_mask = 16'hF344;
defparam \ram1|ram~2838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneive_lcell_comb \ram1|ram~904feeder (
// Equation(s):
// \ram1|ram~904feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~904feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~904feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~904feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N13
dffeas \ram1|ram~904 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~904feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~904 .is_wysiwyg = "true";
defparam \ram1|ram~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N21
dffeas \ram1|ram~968 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~968 .is_wysiwyg = "true";
defparam \ram1|ram~968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \ram1|ram~840feeder (
// Equation(s):
// \ram1|ram~840feeder_combout  = \cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~840feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N27
dffeas \ram1|ram~840 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~840 .is_wysiwyg = "true";
defparam \ram1|ram~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N11
dffeas \ram1|ram~776 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~776 .is_wysiwyg = "true";
defparam \ram1|ram~776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \ram1|ram~2839 (
// Equation(s):
// \ram1|ram~2839_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~840_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~776_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~840_q ),
	.datac(\ram1|ram~776_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2839_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2839 .lut_mask = 16'hEE50;
defparam \ram1|ram~2839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \ram1|ram~2840 (
// Equation(s):
// \ram1|ram~2840_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2839_combout  & ((\ram1|ram~968_q ))) # (!\ram1|ram~2839_combout  & (\ram1|ram~904_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2839_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~904_q ),
	.datac(\ram1|ram~968_q ),
	.datad(\ram1|ram~2839_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2840_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2840 .lut_mask = 16'hF588;
defparam \ram1|ram~2840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \ram1|ram~2841 (
// Equation(s):
// \ram1|ram~2841_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2838_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2840_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2838_combout ),
	.datad(\ram1|ram~2840_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2841_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2841 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \ram1|ram~3756 (
// Equation(s):
// \ram1|ram~3756_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux195~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3756_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3756 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \ram1|ram~984 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3756_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~984 .is_wysiwyg = "true";
defparam \ram1|ram~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N1
dffeas \ram1|ram~856 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~856 .is_wysiwyg = "true";
defparam \ram1|ram~856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneive_lcell_comb \ram1|ram~3755 (
// Equation(s):
// \ram1|ram~3755_combout  = !\cpu|Mux195~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux195~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3755_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3755 .lut_mask = 16'h00FF;
defparam \ram1|ram~3755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N15
dffeas \ram1|ram~792 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3755_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~792 .is_wysiwyg = "true";
defparam \ram1|ram~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N15
dffeas \ram1|ram~920 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~920 .is_wysiwyg = "true";
defparam \ram1|ram~920 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneive_lcell_comb \ram1|ram~2835 (
// Equation(s):
// \ram1|ram~2835_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~920_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~792_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~792_q ),
	.datac(\ram1|ram~920_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2835_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2835 .lut_mask = 16'hFA11;
defparam \ram1|ram~2835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \ram1|ram~2836 (
// Equation(s):
// \ram1|ram~2836_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2835_combout  & (!\ram1|ram~984_q )) # (!\ram1|ram~2835_combout  & ((\ram1|ram~856_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2835_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~984_q ),
	.datac(\ram1|ram~856_q ),
	.datad(\ram1|ram~2835_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2836_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2836 .lut_mask = 16'h77A0;
defparam \ram1|ram~2836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \ram1|ram~2844 (
// Equation(s):
// \ram1|ram~2844_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2841_combout  & (\ram1|ram~2843_combout )) # (!\ram1|ram~2841_combout  & ((\ram1|ram~2836_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2841_combout ))))

	.dataa(\ram1|ram~2843_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2841_combout ),
	.datad(\ram1|ram~2836_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2844_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2844 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \ram1|ram~2845 (
// Equation(s):
// \ram1|ram~2845_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2834_combout  & ((\ram1|ram~2844_combout ))) # (!\ram1|ram~2834_combout  & (\ram1|ram~2813_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2834_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2813_combout ),
	.datac(\ram1|ram~2834_combout ),
	.datad(\ram1|ram~2844_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2845_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2845 .lut_mask = 16'hF858;
defparam \ram1|ram~2845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \data_in[8]~23 (
// Equation(s):
// \data_in[8]~23_combout  = (\data_in[4]~6_combout  & ((\ram1|ram~2887_combout ) # ((\data_in[4]~40_combout  & \ram1|ram~2845_combout )))) # (!\data_in[4]~6_combout  & (\data_in[4]~40_combout  & ((\ram1|ram~2845_combout ))))

	.dataa(\data_in[4]~6_combout ),
	.datab(\data_in[4]~40_combout ),
	.datac(\ram1|ram~2887_combout ),
	.datad(\ram1|ram~2845_combout ),
	.cin(gnd),
	.combout(\data_in[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[8]~23 .lut_mask = 16'hECA0;
defparam \data_in[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \data_in[8]~24 (
// Equation(s):
// \data_in[8]~24_combout  = (\data_in[13]~41_combout ) # (\data_in[8]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[13]~41_combout ),
	.datad(\data_in[8]~23_combout ),
	.cin(gnd),
	.combout(\data_in[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[8]~24 .lut_mask = 16'hFFF0;
defparam \data_in[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \cpu|ir[8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[8] .is_wysiwyg = "true";
defparam \cpu|ir[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \cpu|regbank[0][9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux134~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][9] .is_wysiwyg = "true";
defparam \cpu|regbank[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \cpu|regbank[1][9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux134~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][9] .is_wysiwyg = "true";
defparam \cpu|regbank[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \cpu|Mux150~2 (
// Equation(s):
// \cpu|Mux150~2_combout  = (\cpu|ir [3] & ((\cpu|ir [4]) # ((\cpu|regbank[1][9]~q )))) # (!\cpu|ir [3] & (!\cpu|ir [4] & (\cpu|regbank[0][9]~q )))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][9]~q ),
	.datad(\cpu|regbank[1][9]~q ),
	.cin(gnd),
	.combout(\cpu|Mux150~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux150~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux150~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \cpu|regbank[3][9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux134~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][9] .is_wysiwyg = "true";
defparam \cpu|regbank[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \cpu|Mux150~3 (
// Equation(s):
// \cpu|Mux150~3_combout  = (\cpu|Mux150~2_combout  & (((\cpu|regbank[3][9]~q )) # (!\cpu|ir [4]))) # (!\cpu|Mux150~2_combout  & (\cpu|ir [4] & (\cpu|regbank[2][9]~q )))

	.dataa(\cpu|Mux150~2_combout ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[2][9]~q ),
	.datad(\cpu|regbank[3][9]~q ),
	.cin(gnd),
	.combout(\cpu|Mux150~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux150~3 .lut_mask = 16'hEA62;
defparam \cpu|Mux150~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \cpu|regbank[6][9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux134~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][9] .is_wysiwyg = "true";
defparam \cpu|regbank[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \cpu|regbank[4][9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux134~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][9] .is_wysiwyg = "true";
defparam \cpu|regbank[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \cpu|Mux150~0 (
// Equation(s):
// \cpu|Mux150~0_combout  = (\cpu|ir [4] & ((\cpu|regbank[6][9]~q ) # ((\cpu|ir [3])))) # (!\cpu|ir [4] & (((\cpu|regbank[4][9]~q  & !\cpu|ir [3]))))

	.dataa(\cpu|regbank[6][9]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[4][9]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux150~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux150~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \cpu|regbank[5][9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux134~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][9] .is_wysiwyg = "true";
defparam \cpu|regbank[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \cpu|Add3~18 (
// Equation(s):
// \cpu|Add3~18_combout  = (\cpu|regbank[7][9]~q  & ((\cpu|state [0] & (!\cpu|Add3~17 )) # (!\cpu|state [0] & (\cpu|Add3~17  & VCC)))) # (!\cpu|regbank[7][9]~q  & ((\cpu|state [0] & ((\cpu|Add3~17 ) # (GND))) # (!\cpu|state [0] & (!\cpu|Add3~17 ))))
// \cpu|Add3~19  = CARRY((\cpu|regbank[7][9]~q  & (\cpu|state [0] & !\cpu|Add3~17 )) # (!\cpu|regbank[7][9]~q  & ((\cpu|state [0]) # (!\cpu|Add3~17 ))))

	.dataa(\cpu|regbank[7][9]~q ),
	.datab(\cpu|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~17 ),
	.combout(\cpu|Add3~18_combout ),
	.cout(\cpu|Add3~19 ));
// synopsys translate_off
defparam \cpu|Add3~18 .lut_mask = 16'h694D;
defparam \cpu|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \cpu|regbank[7][9]~7 (
// Equation(s):
// \cpu|regbank[7][9]~7_combout  = (\cpu|state [3] & (\cpu|Add3~18_combout )) # (!\cpu|state [3] & ((\cpu|Mux226~3_combout )))

	.dataa(\cpu|Add3~18_combout ),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|Mux226~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][9]~7 .lut_mask = 16'hBB88;
defparam \cpu|regbank[7][9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \cpu|regbank[7][9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][9]~7_combout ),
	.asdata(\data_in[9]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][9] .is_wysiwyg = "true";
defparam \cpu|regbank[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \cpu|Mux150~1 (
// Equation(s):
// \cpu|Mux150~1_combout  = (\cpu|Mux150~0_combout  & (((\cpu|regbank[7][9]~q )) # (!\cpu|ir [3]))) # (!\cpu|Mux150~0_combout  & (\cpu|ir [3] & (\cpu|regbank[5][9]~q )))

	.dataa(\cpu|Mux150~0_combout ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[5][9]~q ),
	.datad(\cpu|regbank[7][9]~q ),
	.cin(gnd),
	.combout(\cpu|Mux150~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux150~1 .lut_mask = 16'hEA62;
defparam \cpu|Mux150~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \cpu|Add4~41 (
// Equation(s):
// \cpu|Add4~41_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux150~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux150~3_combout ))))

	.dataa(\cpu|Mux150~3_combout ),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|Mux150~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~41 .lut_mask = 16'h1ED2;
defparam \cpu|Add4~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \cpu|Add4~42 (
// Equation(s):
// \cpu|Add4~42_combout  = (\cpu|ir [11] & (\cpu|ir [6])) # (!\cpu|ir [11] & ((\cpu|Mux166~4_combout )))

	.dataa(gnd),
	.datab(\cpu|ir [11]),
	.datac(\cpu|ir [6]),
	.datad(\cpu|Mux166~4_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~42 .lut_mask = 16'hF3C0;
defparam \cpu|Add4~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \cpu|Add4~43 (
// Equation(s):
// \cpu|Add4~43_combout  = ((\cpu|Add4~41_combout  $ (\cpu|Add4~42_combout  $ (\cpu|Add4~40 )))) # (GND)
// \cpu|Add4~44  = CARRY((\cpu|Add4~41_combout  & (\cpu|Add4~42_combout  & !\cpu|Add4~40 )) # (!\cpu|Add4~41_combout  & ((\cpu|Add4~42_combout ) # (!\cpu|Add4~40 ))))

	.dataa(\cpu|Add4~41_combout ),
	.datab(\cpu|Add4~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~40 ),
	.combout(\cpu|Add4~43_combout ),
	.cout(\cpu|Add4~44 ));
// synopsys translate_off
defparam \cpu|Add4~43 .lut_mask = 16'h964D;
defparam \cpu|Add4~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \cpu|Mux150~4 (
// Equation(s):
// \cpu|Mux150~4_combout  = (\cpu|ir [5] & ((\cpu|Mux150~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux150~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux150~3_combout ),
	.datad(\cpu|Mux150~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux150~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux150~4 .lut_mask = 16'hFC30;
defparam \cpu|Mux150~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \cpu|Mux226~1 (
// Equation(s):
// \cpu|Mux226~1_combout  = (\cpu|Mux231~2_combout  & (!\cpu|ir [11] & ((\cpu|Mux150~4_combout ) # (\cpu|Mux166~4_combout )))) # (!\cpu|Mux231~2_combout  & ((\cpu|ir [11]) # ((\cpu|Mux150~4_combout  & \cpu|Mux166~4_combout ))))

	.dataa(\cpu|Mux231~2_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux150~4_combout ),
	.datad(\cpu|Mux166~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux226~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux226~1 .lut_mask = 16'h7664;
defparam \cpu|Mux226~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \cpu|Mux226~0 (
// Equation(s):
// \cpu|Mux226~0_combout  = (!\cpu|ir [9] & (\cpu|Mux150~4_combout  $ (\cpu|Mux166~4_combout )))

	.dataa(\cpu|ir [9]),
	.datab(gnd),
	.datac(\cpu|Mux150~4_combout ),
	.datad(\cpu|Mux166~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux226~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux226~0 .lut_mask = 16'h0550;
defparam \cpu|Mux226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \cpu|Mux226~2 (
// Equation(s):
// \cpu|Mux226~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux226~1_combout  & ((\cpu|Mux226~0_combout ))) # (!\cpu|Mux226~1_combout  & (\cpu|Mux150~4_combout )))) # (!\cpu|Mux231~3_combout  & (((\cpu|Mux226~1_combout ))))

	.dataa(\cpu|Mux150~4_combout ),
	.datab(\cpu|Mux231~3_combout ),
	.datac(\cpu|Mux226~1_combout ),
	.datad(\cpu|Mux226~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux226~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux226~2 .lut_mask = 16'hF838;
defparam \cpu|Mux226~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \cpu|Mux226~3 (
// Equation(s):
// \cpu|Mux226~3_combout  = (\cpu|Mux231~6_combout  & (\cpu|Add4~43_combout )) # (!\cpu|Mux231~6_combout  & ((\cpu|Mux226~2_combout )))

	.dataa(\cpu|Mux231~6_combout ),
	.datab(gnd),
	.datac(\cpu|Add4~43_combout ),
	.datad(\cpu|Mux226~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux226~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux226~3 .lut_mask = 16'hF5A0;
defparam \cpu|Mux226~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \cpu|Mux134~0 (
// Equation(s):
// \cpu|Mux134~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[9]~26_combout ))) # (!\cpu|state [3] & (\cpu|Mux226~3_combout )))) # (!\cpu|state [2] & (((\data_in[9]~26_combout ))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux226~3_combout ),
	.datad(\data_in[9]~26_combout ),
	.cin(gnd),
	.combout(\cpu|Mux134~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux134~0 .lut_mask = 16'hFD20;
defparam \cpu|Mux134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \cpu|regbank[2][9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux134~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][9] .is_wysiwyg = "true";
defparam \cpu|regbank[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \cpu|Mux166~2 (
// Equation(s):
// \cpu|Mux166~2_combout  = (\cpu|ir [6] & ((\cpu|regbank[1][9]~q ) # ((\cpu|ir [7])))) # (!\cpu|ir [6] & (((!\cpu|ir [7] & \cpu|regbank[0][9]~q ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|regbank[1][9]~q ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|regbank[0][9]~q ),
	.cin(gnd),
	.combout(\cpu|Mux166~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux166~2 .lut_mask = 16'hADA8;
defparam \cpu|Mux166~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \cpu|Mux166~3 (
// Equation(s):
// \cpu|Mux166~3_combout  = (\cpu|ir [7] & ((\cpu|Mux166~2_combout  & ((\cpu|regbank[3][9]~q ))) # (!\cpu|Mux166~2_combout  & (\cpu|regbank[2][9]~q )))) # (!\cpu|ir [7] & (((\cpu|Mux166~2_combout ))))

	.dataa(\cpu|regbank[2][9]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[3][9]~q ),
	.datad(\cpu|Mux166~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux166~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux166~3 .lut_mask = 16'hF388;
defparam \cpu|Mux166~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \cpu|Mux166~0 (
// Equation(s):
// \cpu|Mux166~0_combout  = (\cpu|ir [7] & (((\cpu|ir [6])))) # (!\cpu|ir [7] & ((\cpu|ir [6] & ((\cpu|regbank[5][9]~q ))) # (!\cpu|ir [6] & (\cpu|regbank[4][9]~q ))))

	.dataa(\cpu|regbank[4][9]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[5][9]~q ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux166~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux166~0 .lut_mask = 16'hFC22;
defparam \cpu|Mux166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \cpu|Mux166~1 (
// Equation(s):
// \cpu|Mux166~1_combout  = (\cpu|ir [7] & ((\cpu|Mux166~0_combout  & (\cpu|regbank[7][9]~q )) # (!\cpu|Mux166~0_combout  & ((\cpu|regbank[6][9]~q ))))) # (!\cpu|ir [7] & (((\cpu|Mux166~0_combout ))))

	.dataa(\cpu|regbank[7][9]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[6][9]~q ),
	.datad(\cpu|Mux166~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux166~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux166~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux166~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \cpu|Mux166~4 (
// Equation(s):
// \cpu|Mux166~4_combout  = (\cpu|ir [8] & ((\cpu|Mux166~1_combout ))) # (!\cpu|ir [8] & (\cpu|Mux166~3_combout ))

	.dataa(\cpu|ir [8]),
	.datab(gnd),
	.datac(\cpu|Mux166~3_combout ),
	.datad(\cpu|Mux166~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux166~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux166~4 .lut_mask = 16'hFA50;
defparam \cpu|Mux166~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_combout  = (\cpu|ir [9] & ((\cpu|state [2]) # (\cpu|state [3])))

	.dataa(\cpu|state [2]),
	.datab(\cpu|ir [9]),
	.datac(gnd),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~9 .lut_mask = 16'hCC88;
defparam \cpu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \cpu|pc[9]~32 (
// Equation(s):
// \cpu|pc[9]~32_combout  = (\cpu|Add0~9_combout  & ((\cpu|pc [9] & (\cpu|pc[8]~31  & VCC)) # (!\cpu|pc [9] & (!\cpu|pc[8]~31 )))) # (!\cpu|Add0~9_combout  & ((\cpu|pc [9] & (!\cpu|pc[8]~31 )) # (!\cpu|pc [9] & ((\cpu|pc[8]~31 ) # (GND)))))
// \cpu|pc[9]~33  = CARRY((\cpu|Add0~9_combout  & (!\cpu|pc [9] & !\cpu|pc[8]~31 )) # (!\cpu|Add0~9_combout  & ((!\cpu|pc[8]~31 ) # (!\cpu|pc [9]))))

	.dataa(\cpu|Add0~9_combout ),
	.datab(\cpu|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[8]~31 ),
	.combout(\cpu|pc[9]~32_combout ),
	.cout(\cpu|pc[9]~33 ));
// synopsys translate_off
defparam \cpu|pc[9]~32 .lut_mask = 16'h9617;
defparam \cpu|pc[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \cpu|pc[9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[9]~32_combout ),
	.asdata(\data_in[9]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[9] .is_wysiwyg = "true";
defparam \cpu|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \cpu|Mux194~0 (
// Equation(s):
// \cpu|Mux194~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & (\cpu|pc [9])) # (!\cpu|state [1] & ((\cpu|Mux150~4_combout )))))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|pc [9]),
	.datac(\cpu|state [1]),
	.datad(\cpu|Mux150~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux194~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux194~0 .lut_mask = 16'h4540;
defparam \cpu|Mux194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \cpu|Mux194~1 (
// Equation(s):
// \cpu|Mux194~1_combout  = (\cpu|Mux194~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux166~4_combout ))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(gnd),
	.datac(\cpu|Mux166~4_combout ),
	.datad(\cpu|Mux194~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux194~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux194~1 .lut_mask = 16'hFFA0;
defparam \cpu|Mux194~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \ram1|ram~1785feeder (
// Equation(s):
// \ram1|ram~1785feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1785feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1785feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1785feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \ram1|ram~1785 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1785 .is_wysiwyg = "true";
defparam \ram1|ram~1785 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \ram1|ram~1769 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1769 .is_wysiwyg = "true";
defparam \ram1|ram~1769 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \ram1|ram~1753feeder (
// Equation(s):
// \ram1|ram~1753feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1753feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1753feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1753feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \ram1|ram~1753 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1753 .is_wysiwyg = "true";
defparam \ram1|ram~1753 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \ram1|ram~1737 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1737 .is_wysiwyg = "true";
defparam \ram1|ram~1737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \ram1|ram~2937 (
// Equation(s):
// \ram1|ram~2937_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1753_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1737_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1753_q ),
	.datac(\ram1|ram~1737_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2937_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2937 .lut_mask = 16'hEE50;
defparam \ram1|ram~2937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \ram1|ram~2938 (
// Equation(s):
// \ram1|ram~2938_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2937_combout  & (\ram1|ram~1785_q )) # (!\ram1|ram~2937_combout  & ((\ram1|ram~1769_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2937_combout ))))

	.dataa(\ram1|ram~1785_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1769_q ),
	.datad(\ram1|ram~2937_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2938_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2938 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \ram1|ram~1657feeder (
// Equation(s):
// \ram1|ram~1657feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1657feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1657feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1657feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \ram1|ram~1657 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1657 .is_wysiwyg = "true";
defparam \ram1|ram~1657 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \ram1|ram~1641 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1641 .is_wysiwyg = "true";
defparam \ram1|ram~1641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \ram1|ram~1625feeder (
// Equation(s):
// \ram1|ram~1625feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1625feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1625feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1625feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \ram1|ram~1625 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1625 .is_wysiwyg = "true";
defparam \ram1|ram~1625 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \ram1|ram~1609 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1609 .is_wysiwyg = "true";
defparam \ram1|ram~1609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \ram1|ram~2930 (
// Equation(s):
// \ram1|ram~2930_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1625_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1609_q )))))

	.dataa(\ram1|ram~1625_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1609_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2930_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2930 .lut_mask = 16'hEE30;
defparam \ram1|ram~2930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \ram1|ram~2931 (
// Equation(s):
// \ram1|ram~2931_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2930_combout  & (\ram1|ram~1657_q )) # (!\ram1|ram~2930_combout  & ((\ram1|ram~1641_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2930_combout ))))

	.dataa(\ram1|ram~1657_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1641_q ),
	.datad(\ram1|ram~2930_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2931_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2931 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \ram1|ram~1689feeder (
// Equation(s):
// \ram1|ram~1689feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1689feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1689feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1689feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \ram1|ram~1689 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1689 .is_wysiwyg = "true";
defparam \ram1|ram~1689 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N31
dffeas \ram1|ram~1721 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1721 .is_wysiwyg = "true";
defparam \ram1|ram~1721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \ram1|ram~1705feeder (
// Equation(s):
// \ram1|ram~1705feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1705feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1705feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1705feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \ram1|ram~1705 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1705 .is_wysiwyg = "true";
defparam \ram1|ram~1705 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \ram1|ram~1673 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1673 .is_wysiwyg = "true";
defparam \ram1|ram~1673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \ram1|ram~2932 (
// Equation(s):
// \ram1|ram~2932_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1705_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1673_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1705_q ),
	.datac(\ram1|ram~1673_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2932_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2932 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneive_lcell_comb \ram1|ram~2933 (
// Equation(s):
// \ram1|ram~2933_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2932_combout  & ((\ram1|ram~1721_q ))) # (!\ram1|ram~2932_combout  & (\ram1|ram~1689_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2932_combout ))))

	.dataa(\ram1|ram~1689_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1721_q ),
	.datad(\ram1|ram~2932_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2933_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2933 .lut_mask = 16'hF388;
defparam \ram1|ram~2933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \ram1|ram~1561feeder (
// Equation(s):
// \ram1|ram~1561feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1561feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1561feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1561feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \ram1|ram~1561 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1561feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1561 .is_wysiwyg = "true";
defparam \ram1|ram~1561 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \ram1|ram~1593 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1593 .is_wysiwyg = "true";
defparam \ram1|ram~1593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneive_lcell_comb \ram1|ram~1577feeder (
// Equation(s):
// \ram1|ram~1577feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1577feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1577feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1577feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N1
dffeas \ram1|ram~1577 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1577feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1577 .is_wysiwyg = "true";
defparam \ram1|ram~1577 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \ram1|ram~1545 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1545 .is_wysiwyg = "true";
defparam \ram1|ram~1545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \ram1|ram~2934 (
// Equation(s):
// \ram1|ram~2934_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1577_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1545_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1577_q ),
	.datac(\ram1|ram~1545_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2934_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2934 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \ram1|ram~2935 (
// Equation(s):
// \ram1|ram~2935_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2934_combout  & ((\ram1|ram~1593_q ))) # (!\ram1|ram~2934_combout  & (\ram1|ram~1561_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2934_combout ))))

	.dataa(\ram1|ram~1561_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1593_q ),
	.datad(\ram1|ram~2934_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2935_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2935 .lut_mask = 16'hF388;
defparam \ram1|ram~2935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \ram1|ram~2936 (
// Equation(s):
// \ram1|ram~2936_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2933_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & ((\ram1|ram~2935_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2933_combout ),
	.datad(\ram1|ram~2935_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2936_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2936 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \ram1|ram~2939 (
// Equation(s):
// \ram1|ram~2939_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2936_combout  & (\ram1|ram~2938_combout )) # (!\ram1|ram~2936_combout  & ((\ram1|ram~2931_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2936_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2938_combout ),
	.datac(\ram1|ram~2931_combout ),
	.datad(\ram1|ram~2936_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2939_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2939 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \ram1|ram~2009feeder (
// Equation(s):
// \ram1|ram~2009feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2009feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2009feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2009feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \ram1|ram~2009 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2009 .is_wysiwyg = "true";
defparam \ram1|ram~2009 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \ram1|ram~1881 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1881 .is_wysiwyg = "true";
defparam \ram1|ram~1881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \ram1|ram~1945feeder (
// Equation(s):
// \ram1|ram~1945feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1945feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1945feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1945feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \ram1|ram~1945 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1945 .is_wysiwyg = "true";
defparam \ram1|ram~1945 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \ram1|ram~1817 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1817 .is_wysiwyg = "true";
defparam \ram1|ram~1817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \ram1|ram~2961 (
// Equation(s):
// \ram1|ram~2961_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1945_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1817_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1945_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1817_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2961_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2961 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \ram1|ram~2962 (
// Equation(s):
// \ram1|ram~2962_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2961_combout  & (\ram1|ram~2009_q )) # (!\ram1|ram~2961_combout  & ((\ram1|ram~1881_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2961_combout ))))

	.dataa(\ram1|ram~2009_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1881_q ),
	.datad(\ram1|ram~2961_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2962_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2962 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \ram1|ram~1929feeder (
// Equation(s):
// \ram1|ram~1929feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1929feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1929feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1929feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \ram1|ram~1929 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1929 .is_wysiwyg = "true";
defparam \ram1|ram~1929 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \ram1|ram~1993 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1993 .is_wysiwyg = "true";
defparam \ram1|ram~1993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneive_lcell_comb \ram1|ram~1865feeder (
// Equation(s):
// \ram1|ram~1865feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1865feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N3
dffeas \ram1|ram~1865 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1865 .is_wysiwyg = "true";
defparam \ram1|ram~1865 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N21
dffeas \ram1|ram~1801 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1801 .is_wysiwyg = "true";
defparam \ram1|ram~1801 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneive_lcell_comb \ram1|ram~2965 (
// Equation(s):
// \ram1|ram~2965_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1865_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1801_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1865_q ),
	.datac(\ram1|ram~1801_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2965_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2965 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \ram1|ram~2966 (
// Equation(s):
// \ram1|ram~2966_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2965_combout  & ((\ram1|ram~1993_q ))) # (!\ram1|ram~2965_combout  & (\ram1|ram~1929_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2965_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1929_q ),
	.datac(\ram1|ram~1993_q ),
	.datad(\ram1|ram~2965_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2966_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2966 .lut_mask = 16'hF588;
defparam \ram1|ram~2966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneive_lcell_comb \ram1|ram~1961feeder (
// Equation(s):
// \ram1|ram~1961feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1961feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1961feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1961feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N9
dffeas \ram1|ram~1961 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1961feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1961 .is_wysiwyg = "true";
defparam \ram1|ram~1961 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N15
dffeas \ram1|ram~2025 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2025 .is_wysiwyg = "true";
defparam \ram1|ram~2025 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \ram1|ram~1897feeder (
// Equation(s):
// \ram1|ram~1897feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1897feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1897feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1897feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \ram1|ram~1897 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1897feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1897 .is_wysiwyg = "true";
defparam \ram1|ram~1897 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \ram1|ram~1833 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1833 .is_wysiwyg = "true";
defparam \ram1|ram~1833 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \ram1|ram~2963 (
// Equation(s):
// \ram1|ram~2963_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1897_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1833_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1897_q ),
	.datac(\ram1|ram~1833_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2963_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2963 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneive_lcell_comb \ram1|ram~2964 (
// Equation(s):
// \ram1|ram~2964_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2963_combout  & ((\ram1|ram~2025_q ))) # (!\ram1|ram~2963_combout  & (\ram1|ram~1961_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2963_combout ))))

	.dataa(\ram1|ram~1961_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2025_q ),
	.datad(\ram1|ram~2963_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2964_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2964 .lut_mask = 16'hF388;
defparam \ram1|ram~2964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \ram1|ram~2967 (
// Equation(s):
// \ram1|ram~2967_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~2964_combout ))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~2966_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2966_combout ),
	.datad(\ram1|ram~2964_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2967_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2967 .lut_mask = 16'hDC98;
defparam \ram1|ram~2967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \ram1|ram~2041feeder (
// Equation(s):
// \ram1|ram~2041feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2041feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2041feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2041feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \ram1|ram~2041 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2041feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2041 .is_wysiwyg = "true";
defparam \ram1|ram~2041 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \ram1|ram~1913 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1913 .is_wysiwyg = "true";
defparam \ram1|ram~1913 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \ram1|ram~1977 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1977 .is_wysiwyg = "true";
defparam \ram1|ram~1977 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \ram1|ram~1849 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1849 .is_wysiwyg = "true";
defparam \ram1|ram~1849 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \ram1|ram~2968 (
// Equation(s):
// \ram1|ram~2968_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1977_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1849_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1977_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1849_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2968_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2968 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \ram1|ram~2969 (
// Equation(s):
// \ram1|ram~2969_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2968_combout  & (\ram1|ram~2041_q )) # (!\ram1|ram~2968_combout  & ((\ram1|ram~1913_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2968_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2041_q ),
	.datac(\ram1|ram~1913_q ),
	.datad(\ram1|ram~2968_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2969_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2969 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \ram1|ram~2970 (
// Equation(s):
// \ram1|ram~2970_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2967_combout  & ((\ram1|ram~2969_combout ))) # (!\ram1|ram~2967_combout  & (\ram1|ram~2962_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2967_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2962_combout ),
	.datac(\ram1|ram~2967_combout ),
	.datad(\ram1|ram~2969_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2970_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2970 .lut_mask = 16'hF858;
defparam \ram1|ram~2970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \ram1|ram~1241feeder (
// Equation(s):
// \ram1|ram~1241feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1241feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N3
dffeas \ram1|ram~1241 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1241 .is_wysiwyg = "true";
defparam \ram1|ram~1241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \ram1|ram~1257feeder (
// Equation(s):
// \ram1|ram~1257feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1257feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1257feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1257feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \ram1|ram~1257 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1257 .is_wysiwyg = "true";
defparam \ram1|ram~1257 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \ram1|ram~1225 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1225 .is_wysiwyg = "true";
defparam \ram1|ram~1225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \ram1|ram~2957 (
// Equation(s):
// \ram1|ram~2957_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1257_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1225_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1257_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1225_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2957_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2957 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N15
dffeas \ram1|ram~1273 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1273 .is_wysiwyg = "true";
defparam \ram1|ram~1273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \ram1|ram~2958 (
// Equation(s):
// \ram1|ram~2958_combout  = (\ram1|ram~2957_combout  & (((\ram1|ram~1273_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2957_combout  & (\ram1|ram~1241_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1241_q ),
	.datab(\ram1|ram~2957_combout ),
	.datac(\ram1|ram~1273_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2958_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2958 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cycloneive_lcell_comb \ram1|ram~1209feeder (
// Equation(s):
// \ram1|ram~1209feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1209feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N19
dffeas \ram1|ram~1209 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1209 .is_wysiwyg = "true";
defparam \ram1|ram~1209 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \ram1|ram~1193 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1193 .is_wysiwyg = "true";
defparam \ram1|ram~1193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \ram1|ram~1177feeder (
// Equation(s):
// \ram1|ram~1177feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1177feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \ram1|ram~1177 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1177 .is_wysiwyg = "true";
defparam \ram1|ram~1177 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \ram1|ram~1161 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1161 .is_wysiwyg = "true";
defparam \ram1|ram~1161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \ram1|ram~2950 (
// Equation(s):
// \ram1|ram~2950_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1177_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1161_q )))))

	.dataa(\ram1|ram~1177_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1161_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2950_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2950 .lut_mask = 16'hEE30;
defparam \ram1|ram~2950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneive_lcell_comb \ram1|ram~2951 (
// Equation(s):
// \ram1|ram~2951_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2950_combout  & (\ram1|ram~1209_q )) # (!\ram1|ram~2950_combout  & ((\ram1|ram~1193_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2950_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1209_q ),
	.datac(\ram1|ram~1193_q ),
	.datad(\ram1|ram~2950_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2951_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2951 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \ram1|ram~1113feeder (
// Equation(s):
// \ram1|ram~1113feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1113feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \ram1|ram~1113 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1113 .is_wysiwyg = "true";
defparam \ram1|ram~1113 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \ram1|ram~1145 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1145 .is_wysiwyg = "true";
defparam \ram1|ram~1145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \ram1|ram~1129feeder (
// Equation(s):
// \ram1|ram~1129feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1129feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \ram1|ram~1129 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1129 .is_wysiwyg = "true";
defparam \ram1|ram~1129 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \ram1|ram~1097 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1097_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1097 .is_wysiwyg = "true";
defparam \ram1|ram~1097 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \ram1|ram~2952 (
// Equation(s):
// \ram1|ram~2952_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1129_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1097_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1129_q ),
	.datac(\ram1|ram~1097_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2952_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2952 .lut_mask = 16'hEE50;
defparam \ram1|ram~2952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \ram1|ram~2953 (
// Equation(s):
// \ram1|ram~2953_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2952_combout  & ((\ram1|ram~1145_q ))) # (!\ram1|ram~2952_combout  & (\ram1|ram~1113_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2952_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1113_q ),
	.datac(\ram1|ram~1145_q ),
	.datad(\ram1|ram~2952_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2953_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2953 .lut_mask = 16'hF588;
defparam \ram1|ram~2953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \ram1|ram~3774 (
// Equation(s):
// \ram1|ram~3774_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3774_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3774 .lut_mask = 16'h00FF;
defparam \ram1|ram~3774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \ram1|ram~1065 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3774_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1065 .is_wysiwyg = "true";
defparam \ram1|ram~1065 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N29
dffeas \ram1|ram~1081 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1081 .is_wysiwyg = "true";
defparam \ram1|ram~1081 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneive_lcell_comb \ram1|ram~1049feeder (
// Equation(s):
// \ram1|ram~1049feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1049feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1049feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1049feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \ram1|ram~1049 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1049feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1049 .is_wysiwyg = "true";
defparam \ram1|ram~1049 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N7
dffeas \ram1|ram~1033 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1033 .is_wysiwyg = "true";
defparam \ram1|ram~1033 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \ram1|ram~2954 (
// Equation(s):
// \ram1|ram~2954_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~1049_q ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~1033_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~1049_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1033_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2954_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2954 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \ram1|ram~2955 (
// Equation(s):
// \ram1|ram~2955_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2954_combout  & ((\ram1|ram~1081_q ))) # (!\ram1|ram~2954_combout  & (!\ram1|ram~1065_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2954_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1065_q ),
	.datac(\ram1|ram~1081_q ),
	.datad(\ram1|ram~2954_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2955_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2955 .lut_mask = 16'hF522;
defparam \ram1|ram~2955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \ram1|ram~2956 (
// Equation(s):
// \ram1|ram~2956_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~2953_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & ((\ram1|ram~2955_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2953_combout ),
	.datad(\ram1|ram~2955_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2956_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2956 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \ram1|ram~2959 (
// Equation(s):
// \ram1|ram~2959_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2956_combout  & (\ram1|ram~2958_combout )) # (!\ram1|ram~2956_combout  & ((\ram1|ram~2951_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2956_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2958_combout ),
	.datac(\ram1|ram~2951_combout ),
	.datad(\ram1|ram~2956_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2959_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2959 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \ram1|ram~1465feeder (
// Equation(s):
// \ram1|ram~1465feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1465feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1465feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1465feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \ram1|ram~1465 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1465 .is_wysiwyg = "true";
defparam \ram1|ram~1465 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \ram1|ram~1529 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1529 .is_wysiwyg = "true";
defparam \ram1|ram~1529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \ram1|ram~1401feeder (
// Equation(s):
// \ram1|ram~1401feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1401feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1401feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1401feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \ram1|ram~1401 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1401feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1401 .is_wysiwyg = "true";
defparam \ram1|ram~1401 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \ram1|ram~1337 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1337 .is_wysiwyg = "true";
defparam \ram1|ram~1337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \ram1|ram~2947 (
// Equation(s):
// \ram1|ram~2947_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1401_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1337_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1401_q ),
	.datac(\ram1|ram~1337_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2947_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2947 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \ram1|ram~2948 (
// Equation(s):
// \ram1|ram~2948_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2947_combout  & ((\ram1|ram~1529_q ))) # (!\ram1|ram~2947_combout  & (\ram1|ram~1465_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2947_combout ))))

	.dataa(\ram1|ram~1465_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1529_q ),
	.datad(\ram1|ram~2947_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2948_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2948 .lut_mask = 16'hF388;
defparam \ram1|ram~2948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \ram1|ram~1433feeder (
// Equation(s):
// \ram1|ram~1433feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1433feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1433feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1433feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \ram1|ram~1433 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1433 .is_wysiwyg = "true";
defparam \ram1|ram~1433 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \ram1|ram~1497 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1497 .is_wysiwyg = "true";
defparam \ram1|ram~1497 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \ram1|ram~1369feeder (
// Equation(s):
// \ram1|ram~1369feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1369feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1369feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1369feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \ram1|ram~1369 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1369 .is_wysiwyg = "true";
defparam \ram1|ram~1369 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \ram1|ram~1305 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1305 .is_wysiwyg = "true";
defparam \ram1|ram~1305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \ram1|ram~2942 (
// Equation(s):
// \ram1|ram~2942_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1369_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1305_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1369_q ),
	.datac(\ram1|ram~1305_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2942_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2942 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \ram1|ram~2943 (
// Equation(s):
// \ram1|ram~2943_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2942_combout  & ((\ram1|ram~1497_q ))) # (!\ram1|ram~2942_combout  & (\ram1|ram~1433_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2942_combout ))))

	.dataa(\ram1|ram~1433_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1497_q ),
	.datad(\ram1|ram~2942_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2943_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2943 .lut_mask = 16'hF388;
defparam \ram1|ram~2943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \ram1|ram~1353feeder (
// Equation(s):
// \ram1|ram~1353feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1353feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1353feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1353feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \ram1|ram~1353 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1353 .is_wysiwyg = "true";
defparam \ram1|ram~1353 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \ram1|ram~1481 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1481 .is_wysiwyg = "true";
defparam \ram1|ram~1481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_lcell_comb \ram1|ram~1417feeder (
// Equation(s):
// \ram1|ram~1417feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1417feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \ram1|ram~1417 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1417 .is_wysiwyg = "true";
defparam \ram1|ram~1417 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \ram1|ram~1289 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1289 .is_wysiwyg = "true";
defparam \ram1|ram~1289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \ram1|ram~2944 (
// Equation(s):
// \ram1|ram~2944_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1417_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1289_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1417_q ),
	.datac(\ram1|ram~1289_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2944_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2944 .lut_mask = 16'hEE50;
defparam \ram1|ram~2944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \ram1|ram~2945 (
// Equation(s):
// \ram1|ram~2945_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2944_combout  & ((\ram1|ram~1481_q ))) # (!\ram1|ram~2944_combout  & (\ram1|ram~1353_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2944_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1353_q ),
	.datac(\ram1|ram~1481_q ),
	.datad(\ram1|ram~2944_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2945_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2945 .lut_mask = 16'hF588;
defparam \ram1|ram~2945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \ram1|ram~2946 (
// Equation(s):
// \ram1|ram~2946_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~2943_combout )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~2945_combout )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2943_combout ),
	.datad(\ram1|ram~2945_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2946_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2946 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \ram1|ram~1385feeder (
// Equation(s):
// \ram1|ram~1385feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1385feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1385feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1385feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \ram1|ram~1385 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1385feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1385 .is_wysiwyg = "true";
defparam \ram1|ram~1385 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \ram1|ram~1513 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1513 .is_wysiwyg = "true";
defparam \ram1|ram~1513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \ram1|ram~1449feeder (
// Equation(s):
// \ram1|ram~1449feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1449feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1449feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1449feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \ram1|ram~1449 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1449feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1449 .is_wysiwyg = "true";
defparam \ram1|ram~1449 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \ram1|ram~1321 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1321 .is_wysiwyg = "true";
defparam \ram1|ram~1321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \ram1|ram~2940 (
// Equation(s):
// \ram1|ram~2940_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1449_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1321_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1449_q ),
	.datac(\ram1|ram~1321_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2940_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2940 .lut_mask = 16'hEE50;
defparam \ram1|ram~2940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \ram1|ram~2941 (
// Equation(s):
// \ram1|ram~2941_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2940_combout  & ((\ram1|ram~1513_q ))) # (!\ram1|ram~2940_combout  & (\ram1|ram~1385_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2940_combout ))))

	.dataa(\ram1|ram~1385_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1513_q ),
	.datad(\ram1|ram~2940_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2941_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2941 .lut_mask = 16'hF388;
defparam \ram1|ram~2941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \ram1|ram~2949 (
// Equation(s):
// \ram1|ram~2949_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2946_combout  & (\ram1|ram~2948_combout )) # (!\ram1|ram~2946_combout  & ((\ram1|ram~2941_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2946_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2948_combout ),
	.datac(\ram1|ram~2946_combout ),
	.datad(\ram1|ram~2941_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2949_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2949 .lut_mask = 16'hDAD0;
defparam \ram1|ram~2949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \ram1|ram~2960 (
// Equation(s):
// \ram1|ram~2960_combout  = (\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout ) # ((\ram1|ram~2949_combout )))) # (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~2959_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2959_combout ),
	.datad(\ram1|ram~2949_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2960_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2960 .lut_mask = 16'hBA98;
defparam \ram1|ram~2960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \ram1|ram~2971 (
// Equation(s):
// \ram1|ram~2971_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2960_combout  & ((\ram1|ram~2970_combout ))) # (!\ram1|ram~2960_combout  & (\ram1|ram~2939_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~2960_combout ))))

	.dataa(\ram1|ram~2939_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2970_combout ),
	.datad(\ram1|ram~2960_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2971_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2971 .lut_mask = 16'hF388;
defparam \ram1|ram~2971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \ram1|ram~505feeder (
// Equation(s):
// \ram1|ram~505feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~505feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~505feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~505feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \ram1|ram~505 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~505feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~505 .is_wysiwyg = "true";
defparam \ram1|ram~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \ram1|ram~441 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~441 .is_wysiwyg = "true";
defparam \ram1|ram~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \ram1|ram~377feeder (
// Equation(s):
// \ram1|ram~377feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~377feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~377feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~377feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \ram1|ram~377 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~377 .is_wysiwyg = "true";
defparam \ram1|ram~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \ram1|ram~313 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~313 .is_wysiwyg = "true";
defparam \ram1|ram~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \ram1|ram~2895 (
// Equation(s):
// \ram1|ram~2895_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~377_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~313_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~377_q ),
	.datac(\ram1|ram~313_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2895_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2895 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \ram1|ram~2896 (
// Equation(s):
// \ram1|ram~2896_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2895_combout  & (\ram1|ram~505_q )) # (!\ram1|ram~2895_combout  & ((\ram1|ram~441_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2895_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~505_q ),
	.datac(\ram1|ram~441_q ),
	.datad(\ram1|ram~2895_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2896_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2896 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \ram1|ram~3762 (
// Equation(s):
// \ram1|ram~3762_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3762_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3762 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N15
dffeas \ram1|ram~489 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3762_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~489 .is_wysiwyg = "true";
defparam \ram1|ram~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N9
dffeas \ram1|ram~361 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~361 .is_wysiwyg = "true";
defparam \ram1|ram~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \ram1|ram~3761 (
// Equation(s):
// \ram1|ram~3761_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3761_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3761 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \ram1|ram~425 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3761_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~425 .is_wysiwyg = "true";
defparam \ram1|ram~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N3
dffeas \ram1|ram~297 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~297 .is_wysiwyg = "true";
defparam \ram1|ram~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \ram1|ram~2888 (
// Equation(s):
// \ram1|ram~2888_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )) # (!\ram1|ram~425_q ))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~297_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~425_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~297_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2888_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2888 .lut_mask = 16'hCC74;
defparam \ram1|ram~2888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \ram1|ram~2889 (
// Equation(s):
// \ram1|ram~2889_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2888_combout  & (!\ram1|ram~489_q )) # (!\ram1|ram~2888_combout  & ((\ram1|ram~361_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2888_combout ))))

	.dataa(\ram1|ram~489_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~361_q ),
	.datad(\ram1|ram~2888_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2889_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2889 .lut_mask = 16'h77C0;
defparam \ram1|ram~2889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \ram1|ram~409feeder (
// Equation(s):
// \ram1|ram~409feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~409feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~409feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~409feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \ram1|ram~409 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~409 .is_wysiwyg = "true";
defparam \ram1|ram~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \ram1|ram~473 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~473 .is_wysiwyg = "true";
defparam \ram1|ram~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \ram1|ram~345feeder (
// Equation(s):
// \ram1|ram~345feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~345feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~345feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~345feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \ram1|ram~345 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~345 .is_wysiwyg = "true";
defparam \ram1|ram~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \ram1|ram~281 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~281 .is_wysiwyg = "true";
defparam \ram1|ram~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \ram1|ram~2890 (
// Equation(s):
// \ram1|ram~2890_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~345_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~281_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~345_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~281_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2890_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2890 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \ram1|ram~2891 (
// Equation(s):
// \ram1|ram~2891_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2890_combout  & ((\ram1|ram~473_q ))) # (!\ram1|ram~2890_combout  & (\ram1|ram~409_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2890_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~409_q ),
	.datac(\ram1|ram~473_q ),
	.datad(\ram1|ram~2890_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2891_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2891 .lut_mask = 16'hF588;
defparam \ram1|ram~2891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \ram1|ram~329feeder (
// Equation(s):
// \ram1|ram~329feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~329feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~329feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~329feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N7
dffeas \ram1|ram~329 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~329 .is_wysiwyg = "true";
defparam \ram1|ram~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \ram1|ram~457 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~457 .is_wysiwyg = "true";
defparam \ram1|ram~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \ram1|ram~393feeder (
// Equation(s):
// \ram1|ram~393feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~393feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~393feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~393feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N19
dffeas \ram1|ram~393 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~393 .is_wysiwyg = "true";
defparam \ram1|ram~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N5
dffeas \ram1|ram~265 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~265 .is_wysiwyg = "true";
defparam \ram1|ram~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \ram1|ram~2892 (
// Equation(s):
// \ram1|ram~2892_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~393_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~265_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~393_q ),
	.datac(\ram1|ram~265_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2892_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2892 .lut_mask = 16'hEE50;
defparam \ram1|ram~2892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \ram1|ram~2893 (
// Equation(s):
// \ram1|ram~2893_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2892_combout  & ((\ram1|ram~457_q ))) # (!\ram1|ram~2892_combout  & (\ram1|ram~329_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2892_combout ))))

	.dataa(\ram1|ram~329_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~457_q ),
	.datad(\ram1|ram~2892_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2893_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2893 .lut_mask = 16'hF388;
defparam \ram1|ram~2893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \ram1|ram~2894 (
// Equation(s):
// \ram1|ram~2894_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2891_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & ((\ram1|ram~2893_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2891_combout ),
	.datad(\ram1|ram~2893_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2894_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2894 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \ram1|ram~2897 (
// Equation(s):
// \ram1|ram~2897_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2894_combout  & (\ram1|ram~2896_combout )) # (!\ram1|ram~2894_combout  & ((\ram1|ram~2889_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2894_combout ))))

	.dataa(\ram1|ram~2896_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2889_combout ),
	.datad(\ram1|ram~2894_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2897_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2897 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \ram1|ram~217feeder (
// Equation(s):
// \ram1|ram~217feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~217feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \ram1|ram~217 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~217 .is_wysiwyg = "true";
defparam \ram1|ram~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \ram1|ram~249 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~249 .is_wysiwyg = "true";
defparam \ram1|ram~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \ram1|ram~233feeder (
// Equation(s):
// \ram1|ram~233feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~233feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \ram1|ram~233 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~233 .is_wysiwyg = "true";
defparam \ram1|ram~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \ram1|ram~201 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~201 .is_wysiwyg = "true";
defparam \ram1|ram~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \ram1|ram~2915 (
// Equation(s):
// \ram1|ram~2915_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~233_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~201_q )))))

	.dataa(\ram1|ram~233_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~201_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2915_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2915 .lut_mask = 16'hEE30;
defparam \ram1|ram~2915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \ram1|ram~2916 (
// Equation(s):
// \ram1|ram~2916_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2915_combout  & ((\ram1|ram~249_q ))) # (!\ram1|ram~2915_combout  & (\ram1|ram~217_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2915_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~217_q ),
	.datac(\ram1|ram~249_q ),
	.datad(\ram1|ram~2915_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2916_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2916 .lut_mask = 16'hF588;
defparam \ram1|ram~2916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \ram1|ram~185feeder (
// Equation(s):
// \ram1|ram~185feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~185feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \ram1|ram~185 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~185 .is_wysiwyg = "true";
defparam \ram1|ram~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \ram1|ram~169 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~169 .is_wysiwyg = "true";
defparam \ram1|ram~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \ram1|ram~3767 (
// Equation(s):
// \ram1|ram~3767_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3767_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3767 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \ram1|ram~153 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3767_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~153 .is_wysiwyg = "true";
defparam \ram1|ram~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \ram1|ram~137 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~137 .is_wysiwyg = "true";
defparam \ram1|ram~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \ram1|ram~2908 (
// Equation(s):
// \ram1|ram~2908_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )) # (!\ram1|ram~153_q ))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~137_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~153_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~137_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2908_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2908 .lut_mask = 16'hCC74;
defparam \ram1|ram~2908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \ram1|ram~2909 (
// Equation(s):
// \ram1|ram~2909_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2908_combout  & (\ram1|ram~185_q )) # (!\ram1|ram~2908_combout  & ((\ram1|ram~169_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2908_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~185_q ),
	.datac(\ram1|ram~169_q ),
	.datad(\ram1|ram~2908_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2909_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2909 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \ram1|ram~41feeder (
// Equation(s):
// \ram1|ram~41feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~41feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \ram1|ram~41 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~41 .is_wysiwyg = "true";
defparam \ram1|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \ram1|ram~57 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~57 .is_wysiwyg = "true";
defparam \ram1|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \ram1|ram~25feeder (
// Equation(s):
// \ram1|ram~25feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~25feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \ram1|ram~25 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~25 .is_wysiwyg = "true";
defparam \ram1|ram~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \ram1|ram~9 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~9 .is_wysiwyg = "true";
defparam \ram1|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \ram1|ram~2912 (
// Equation(s):
// \ram1|ram~2912_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~25_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~9_q )))))

	.dataa(\ram1|ram~25_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~9_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2912_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2912 .lut_mask = 16'hEE30;
defparam \ram1|ram~2912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \ram1|ram~2913 (
// Equation(s):
// \ram1|ram~2913_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2912_combout  & ((\ram1|ram~57_q ))) # (!\ram1|ram~2912_combout  & (\ram1|ram~41_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2912_combout ))))

	.dataa(\ram1|ram~41_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~57_q ),
	.datad(\ram1|ram~2912_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2913_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2913 .lut_mask = 16'hF388;
defparam \ram1|ram~2913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \ram1|ram~89feeder (
// Equation(s):
// \ram1|ram~89feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~89feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N1
dffeas \ram1|ram~89 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~89 .is_wysiwyg = "true";
defparam \ram1|ram~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \ram1|ram~121 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~121 .is_wysiwyg = "true";
defparam \ram1|ram~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneive_lcell_comb \ram1|ram~105feeder (
// Equation(s):
// \ram1|ram~105feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~105feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N31
dffeas \ram1|ram~105 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~105 .is_wysiwyg = "true";
defparam \ram1|ram~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \ram1|ram~73 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~73 .is_wysiwyg = "true";
defparam \ram1|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \ram1|ram~2910 (
// Equation(s):
// \ram1|ram~2910_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~105_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~73_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~105_q ),
	.datac(\ram1|ram~73_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2910_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2910 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \ram1|ram~2911 (
// Equation(s):
// \ram1|ram~2911_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2910_combout  & ((\ram1|ram~121_q ))) # (!\ram1|ram~2910_combout  & (\ram1|ram~89_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2910_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~89_q ),
	.datac(\ram1|ram~121_q ),
	.datad(\ram1|ram~2910_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2911_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2911 .lut_mask = 16'hF588;
defparam \ram1|ram~2911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \ram1|ram~2914 (
// Equation(s):
// \ram1|ram~2914_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~2911_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2913_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2913_combout ),
	.datad(\ram1|ram~2911_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2914_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2914 .lut_mask = 16'hDC98;
defparam \ram1|ram~2914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \ram1|ram~2917 (
// Equation(s):
// \ram1|ram~2917_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2914_combout  & (\ram1|ram~2916_combout )) # (!\ram1|ram~2914_combout  & ((\ram1|ram~2909_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2914_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2916_combout ),
	.datac(\ram1|ram~2909_combout ),
	.datad(\ram1|ram~2914_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2917_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2917 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \ram1|ram~3766 (
// Equation(s):
// \ram1|ram~3766_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3766_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3766 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N9
dffeas \ram1|ram~761 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3766_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~761 .is_wysiwyg = "true";
defparam \ram1|ram~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N31
dffeas \ram1|ram~745 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~745 .is_wysiwyg = "true";
defparam \ram1|ram~745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneive_lcell_comb \ram1|ram~729feeder (
// Equation(s):
// \ram1|ram~729feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~729feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~729feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~729feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N1
dffeas \ram1|ram~729 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~729 .is_wysiwyg = "true";
defparam \ram1|ram~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N3
dffeas \ram1|ram~713 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~713 .is_wysiwyg = "true";
defparam \ram1|ram~713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_lcell_comb \ram1|ram~2905 (
// Equation(s):
// \ram1|ram~2905_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~729_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~713_q )))))

	.dataa(\ram1|ram~729_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~713_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2905_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2905 .lut_mask = 16'hEE30;
defparam \ram1|ram~2905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \ram1|ram~2906 (
// Equation(s):
// \ram1|ram~2906_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2905_combout  & (!\ram1|ram~761_q )) # (!\ram1|ram~2905_combout  & ((\ram1|ram~745_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2905_combout ))))

	.dataa(\ram1|ram~761_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~745_q ),
	.datad(\ram1|ram~2905_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2906_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2906 .lut_mask = 16'h77C0;
defparam \ram1|ram~2906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \ram1|ram~3764 (
// Equation(s):
// \ram1|ram~3764_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3764_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3764 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \ram1|ram~633 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3764_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~633 .is_wysiwyg = "true";
defparam \ram1|ram~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \ram1|ram~617 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~617 .is_wysiwyg = "true";
defparam \ram1|ram~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneive_lcell_comb \ram1|ram~3763 (
// Equation(s):
// \ram1|ram~3763_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3763_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3763 .lut_mask = 16'h00FF;
defparam \ram1|ram~3763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N15
dffeas \ram1|ram~601 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3763_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~601 .is_wysiwyg = "true";
defparam \ram1|ram~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \ram1|ram~585 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~585 .is_wysiwyg = "true";
defparam \ram1|ram~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \ram1|ram~2898 (
// Equation(s):
// \ram1|ram~2898_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~601_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~585_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~601_q ),
	.datac(\ram1|ram~585_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2898_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2898 .lut_mask = 16'hBB50;
defparam \ram1|ram~2898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \ram1|ram~2899 (
// Equation(s):
// \ram1|ram~2899_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2898_combout  & (!\ram1|ram~633_q )) # (!\ram1|ram~2898_combout  & ((\ram1|ram~617_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2898_combout ))))

	.dataa(\ram1|ram~633_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~617_q ),
	.datad(\ram1|ram~2898_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2899_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2899 .lut_mask = 16'h77C0;
defparam \ram1|ram~2899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \ram1|ram~537feeder (
// Equation(s):
// \ram1|ram~537feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~537feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~537feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~537feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \ram1|ram~537 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~537 .is_wysiwyg = "true";
defparam \ram1|ram~537 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \ram1|ram~569 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~569 .is_wysiwyg = "true";
defparam \ram1|ram~569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \ram1|ram~3765 (
// Equation(s):
// \ram1|ram~3765_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3765_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3765 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \ram1|ram~521 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3765_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~521 .is_wysiwyg = "true";
defparam \ram1|ram~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \ram1|ram~553 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~553 .is_wysiwyg = "true";
defparam \ram1|ram~553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \ram1|ram~2902 (
// Equation(s):
// \ram1|ram~2902_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~553_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~521_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~521_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~553_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2902_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2902 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \ram1|ram~2903 (
// Equation(s):
// \ram1|ram~2903_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2902_combout  & ((\ram1|ram~569_q ))) # (!\ram1|ram~2902_combout  & (\ram1|ram~537_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2902_combout ))))

	.dataa(\ram1|ram~537_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~569_q ),
	.datad(\ram1|ram~2902_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2903_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2903 .lut_mask = 16'hF388;
defparam \ram1|ram~2903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneive_lcell_comb \ram1|ram~665feeder (
// Equation(s):
// \ram1|ram~665feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~665feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~665feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~665feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \ram1|ram~665 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~665 .is_wysiwyg = "true";
defparam \ram1|ram~665 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N29
dffeas \ram1|ram~697 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~697 .is_wysiwyg = "true";
defparam \ram1|ram~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N4
cycloneive_lcell_comb \ram1|ram~681feeder (
// Equation(s):
// \ram1|ram~681feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~681feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~681feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~681feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N5
dffeas \ram1|ram~681 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~681 .is_wysiwyg = "true";
defparam \ram1|ram~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N11
dffeas \ram1|ram~649 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~649 .is_wysiwyg = "true";
defparam \ram1|ram~649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneive_lcell_comb \ram1|ram~2900 (
// Equation(s):
// \ram1|ram~2900_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~681_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~649_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~681_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~649_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2900_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2900 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneive_lcell_comb \ram1|ram~2901 (
// Equation(s):
// \ram1|ram~2901_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2900_combout  & ((\ram1|ram~697_q ))) # (!\ram1|ram~2900_combout  & (\ram1|ram~665_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2900_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~665_q ),
	.datac(\ram1|ram~697_q ),
	.datad(\ram1|ram~2900_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2901_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2901 .lut_mask = 16'hF588;
defparam \ram1|ram~2901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \ram1|ram~2904 (
// Equation(s):
// \ram1|ram~2904_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2901_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~2903_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2903_combout ),
	.datad(\ram1|ram~2901_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2904_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2904 .lut_mask = 16'hBA98;
defparam \ram1|ram~2904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \ram1|ram~2907 (
// Equation(s):
// \ram1|ram~2907_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2904_combout  & (\ram1|ram~2906_combout )) # (!\ram1|ram~2904_combout  & ((\ram1|ram~2899_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2904_combout ))))

	.dataa(\ram1|ram~2906_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2899_combout ),
	.datad(\ram1|ram~2904_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2907_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2907 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \ram1|ram~2918 (
// Equation(s):
// \ram1|ram~2918_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout )) # (!\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout  & ((\ram1|ram~2907_combout ))) # (!\cpu|Mux182~1_combout  & (\ram1|ram~2917_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2917_combout ),
	.datad(\ram1|ram~2907_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2918_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2918 .lut_mask = 16'hDC98;
defparam \ram1|ram~2918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneive_lcell_comb \ram1|ram~3772 (
// Equation(s):
// \ram1|ram~3772_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3772_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3772 .lut_mask = 16'h00FF;
defparam \ram1|ram~3772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N9
dffeas \ram1|ram~889 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3772_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~889 .is_wysiwyg = "true";
defparam \ram1|ram~889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N6
cycloneive_lcell_comb \ram1|ram~3773 (
// Equation(s):
// \ram1|ram~3773_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3773_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3773 .lut_mask = 16'h00FF;
defparam \ram1|ram~3773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N7
dffeas \ram1|ram~1017 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3773_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1017 .is_wysiwyg = "true";
defparam \ram1|ram~1017 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneive_lcell_comb \ram1|ram~953feeder (
// Equation(s):
// \ram1|ram~953feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~953feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~953feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~953feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N27
dffeas \ram1|ram~953 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~953 .is_wysiwyg = "true";
defparam \ram1|ram~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N21
dffeas \ram1|ram~825 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~825 .is_wysiwyg = "true";
defparam \ram1|ram~825 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneive_lcell_comb \ram1|ram~2926 (
// Equation(s):
// \ram1|ram~2926_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~953_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~825_q )))))

	.dataa(\ram1|ram~953_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~825_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2926_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2926 .lut_mask = 16'hEE30;
defparam \ram1|ram~2926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneive_lcell_comb \ram1|ram~2927 (
// Equation(s):
// \ram1|ram~2927_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2926_combout  & ((!\ram1|ram~1017_q ))) # (!\ram1|ram~2926_combout  & (!\ram1|ram~889_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2926_combout ))))

	.dataa(\ram1|ram~889_q ),
	.datab(\ram1|ram~1017_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~2926_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2927_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2927 .lut_mask = 16'h3F50;
defparam \ram1|ram~2927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \ram1|ram~3768 (
// Equation(s):
// \ram1|ram~3768_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3768_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3768 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \ram1|ram~857 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3768_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~857 .is_wysiwyg = "true";
defparam \ram1|ram~857 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \ram1|ram~3770 (
// Equation(s):
// \ram1|ram~3770_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3770_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3770 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N19
dffeas \ram1|ram~985 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3770_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~985 .is_wysiwyg = "true";
defparam \ram1|ram~985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneive_lcell_comb \ram1|ram~3769 (
// Equation(s):
// \ram1|ram~3769_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3769_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3769 .lut_mask = 16'h00FF;
defparam \ram1|ram~3769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N9
dffeas \ram1|ram~793 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3769_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~793 .is_wysiwyg = "true";
defparam \ram1|ram~793 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \ram1|ram~921 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~921 .is_wysiwyg = "true";
defparam \ram1|ram~921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneive_lcell_comb \ram1|ram~2919 (
// Equation(s):
// \ram1|ram~2919_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~921_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~793_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~793_q ),
	.datac(\ram1|ram~921_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2919_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2919 .lut_mask = 16'hFA11;
defparam \ram1|ram~2919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \ram1|ram~2920 (
// Equation(s):
// \ram1|ram~2920_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2919_combout  & ((!\ram1|ram~985_q ))) # (!\ram1|ram~2919_combout  & (!\ram1|ram~857_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2919_combout ))))

	.dataa(\ram1|ram~857_q ),
	.datab(\ram1|ram~985_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~2919_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2920_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2920 .lut_mask = 16'h3F50;
defparam \ram1|ram~2920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneive_lcell_comb \ram1|ram~905feeder (
// Equation(s):
// \ram1|ram~905feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~905feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~905feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~905feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N5
dffeas \ram1|ram~905 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~905feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~905 .is_wysiwyg = "true";
defparam \ram1|ram~905 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \ram1|ram~969 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~969 .is_wysiwyg = "true";
defparam \ram1|ram~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \ram1|ram~841feeder (
// Equation(s):
// \ram1|ram~841feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~841feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~841feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~841feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N19
dffeas \ram1|ram~841 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~841feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~841 .is_wysiwyg = "true";
defparam \ram1|ram~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \ram1|ram~777 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~777 .is_wysiwyg = "true";
defparam \ram1|ram~777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \ram1|ram~2923 (
// Equation(s):
// \ram1|ram~2923_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~841_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~777_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~841_q ),
	.datac(\ram1|ram~777_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2923_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2923 .lut_mask = 16'hEE50;
defparam \ram1|ram~2923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \ram1|ram~2924 (
// Equation(s):
// \ram1|ram~2924_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2923_combout  & ((\ram1|ram~969_q ))) # (!\ram1|ram~2923_combout  & (\ram1|ram~905_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2923_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~905_q ),
	.datac(\ram1|ram~969_q ),
	.datad(\ram1|ram~2923_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2924_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2924 .lut_mask = 16'hF588;
defparam \ram1|ram~2924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \ram1|ram~3771 (
// Equation(s):
// \ram1|ram~3771_combout  = !\cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux194~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3771_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3771 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N1
dffeas \ram1|ram~937 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3771_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~937 .is_wysiwyg = "true";
defparam \ram1|ram~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N7
dffeas \ram1|ram~1001 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1001 .is_wysiwyg = "true";
defparam \ram1|ram~1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \ram1|ram~873feeder (
// Equation(s):
// \ram1|ram~873feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~873feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~873feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~873feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \ram1|ram~873 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~873feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~873 .is_wysiwyg = "true";
defparam \ram1|ram~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N3
dffeas \ram1|ram~809 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux194~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~809 .is_wysiwyg = "true";
defparam \ram1|ram~809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \ram1|ram~2921 (
// Equation(s):
// \ram1|ram~2921_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~873_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~809_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~873_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~809_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2921_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2921 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneive_lcell_comb \ram1|ram~2922 (
// Equation(s):
// \ram1|ram~2922_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2921_combout  & ((\ram1|ram~1001_q ))) # (!\ram1|ram~2921_combout  & (!\ram1|ram~937_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2921_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~937_q ),
	.datac(\ram1|ram~1001_q ),
	.datad(\ram1|ram~2921_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2922_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2922 .lut_mask = 16'hF522;
defparam \ram1|ram~2922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \ram1|ram~2925 (
// Equation(s):
// \ram1|ram~2925_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~2922_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~2924_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2924_combout ),
	.datad(\ram1|ram~2922_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2925_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2925 .lut_mask = 16'hBA98;
defparam \ram1|ram~2925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \ram1|ram~2928 (
// Equation(s):
// \ram1|ram~2928_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2925_combout  & (\ram1|ram~2927_combout )) # (!\ram1|ram~2925_combout  & ((\ram1|ram~2920_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2925_combout ))))

	.dataa(\ram1|ram~2927_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2920_combout ),
	.datad(\ram1|ram~2925_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2928_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2928 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \ram1|ram~2929 (
// Equation(s):
// \ram1|ram~2929_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2918_combout  & ((\ram1|ram~2928_combout ))) # (!\ram1|ram~2918_combout  & (\ram1|ram~2897_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2918_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2897_combout ),
	.datac(\ram1|ram~2918_combout ),
	.datad(\ram1|ram~2928_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2929_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2929 .lut_mask = 16'hF858;
defparam \ram1|ram~2929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \data_in[9]~25 (
// Equation(s):
// \data_in[9]~25_combout  = (\data_in[4]~40_combout  & ((\ram1|ram~2929_combout ) # ((\data_in[4]~6_combout  & \ram1|ram~2971_combout )))) # (!\data_in[4]~40_combout  & (\data_in[4]~6_combout  & (\ram1|ram~2971_combout )))

	.dataa(\data_in[4]~40_combout ),
	.datab(\data_in[4]~6_combout ),
	.datac(\ram1|ram~2971_combout ),
	.datad(\ram1|ram~2929_combout ),
	.cin(gnd),
	.combout(\data_in[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[9]~25 .lut_mask = 16'hEAC0;
defparam \data_in[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \data_in[9]~26 (
// Equation(s):
// \data_in[9]~26_combout  = (\data_in[13]~41_combout ) # (\data_in[9]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[13]~41_combout ),
	.datad(\data_in[9]~25_combout ),
	.cin(gnd),
	.combout(\data_in[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[9]~26 .lut_mask = 16'hFFF0;
defparam \data_in[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \cpu|ir[9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[9] .is_wysiwyg = "true";
defparam \cpu|ir[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \cpu|Mux159~4 (
// Equation(s):
// \cpu|Mux159~4_combout  = (\cpu|ir [5] & ((\cpu|Mux159~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux159~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux159~3_combout ),
	.datad(\cpu|Mux159~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux159~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux159~4 .lut_mask = 16'hFC30;
defparam \cpu|Mux159~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \cpu|Mux175~4 (
// Equation(s):
// \cpu|Mux175~4_combout  = (\cpu|ir [8] & (\cpu|Mux175~1_combout )) # (!\cpu|ir [8] & ((\cpu|Mux175~3_combout )))

	.dataa(\cpu|ir [8]),
	.datab(\cpu|Mux175~1_combout ),
	.datac(\cpu|Mux175~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux175~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux175~4 .lut_mask = 16'hD8D8;
defparam \cpu|Mux175~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \cpu|Mux235~9 (
// Equation(s):
// \cpu|Mux235~9_combout  = (\cpu|Mux159~4_combout  & ((\cpu|ir [9]) # (\cpu|Mux175~4_combout ))) # (!\cpu|Mux159~4_combout  & (\cpu|ir [9] & \cpu|Mux175~4_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux159~4_combout ),
	.datac(\cpu|ir [9]),
	.datad(\cpu|Mux175~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~9 .lut_mask = 16'hFCC0;
defparam \cpu|Mux235~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \cpu|Mux235~10 (
// Equation(s):
// \cpu|Mux235~10_combout  = (\cpu|ir [11] & (\cpu|ir [10])) # (!\cpu|ir [11] & ((\cpu|ir [10] & (\cpu|Mux235~9_combout )) # (!\cpu|ir [10] & ((\cpu|Add4~15_combout )))))

	.dataa(\cpu|ir [11]),
	.datab(\cpu|ir [10]),
	.datac(\cpu|Mux235~9_combout ),
	.datad(\cpu|Add4~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux235~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \cpu|Mux235~0 (
// Equation(s):
// \cpu|Mux235~0_combout  = (\cpu|ir [6] & ((\cpu|ir [5] & (\cpu|Mux159~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux159~3_combout )))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux159~1_combout ),
	.datad(\cpu|Mux159~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~0 .lut_mask = 16'hA280;
defparam \cpu|Mux235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \cpu|Mux235~1 (
// Equation(s):
// \cpu|Mux235~1_combout  = (!\cpu|Mux155~4_combout  & (!\cpu|ir [6] & !\cpu|Mux151~4_combout ))

	.dataa(\cpu|Mux155~4_combout ),
	.datab(gnd),
	.datac(\cpu|ir [6]),
	.datad(\cpu|Mux151~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~1 .lut_mask = 16'h0005;
defparam \cpu|Mux235~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \cpu|Mux235~2 (
// Equation(s):
// \cpu|Mux235~2_combout  = (!\cpu|Mux154~4_combout  & (!\cpu|Mux159~4_combout  & (!\cpu|Mux157~4_combout  & !\cpu|Mux150~4_combout )))

	.dataa(\cpu|Mux154~4_combout ),
	.datab(\cpu|Mux159~4_combout ),
	.datac(\cpu|Mux157~4_combout ),
	.datad(\cpu|Mux150~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~2 .lut_mask = 16'h0001;
defparam \cpu|Mux235~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \cpu|Mux235~3 (
// Equation(s):
// \cpu|Mux235~3_combout  = (!\cpu|Mux158~4_combout  & (!\cpu|Mux153~4_combout  & (\cpu|Mux235~1_combout  & \cpu|Mux235~2_combout )))

	.dataa(\cpu|Mux158~4_combout ),
	.datab(\cpu|Mux153~4_combout ),
	.datac(\cpu|Mux235~1_combout ),
	.datad(\cpu|Mux235~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~3 .lut_mask = 16'h1000;
defparam \cpu|Mux235~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \cpu|regbank[3][10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][10] .is_wysiwyg = "true";
defparam \cpu|regbank[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \cpu|regbank[2][10]~feeder (
// Equation(s):
// \cpu|regbank[2][10]~feeder_combout  = \cpu|Mux133~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux133~0_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[2][10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|regbank[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \cpu|regbank[2][10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][10] .is_wysiwyg = "true";
defparam \cpu|regbank[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \cpu|regbank[0][10]~feeder (
// Equation(s):
// \cpu|regbank[0][10]~feeder_combout  = \cpu|Mux133~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux133~0_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[0][10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|regbank[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \cpu|regbank[0][10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][10] .is_wysiwyg = "true";
defparam \cpu|regbank[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \cpu|regbank[1][10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux133~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][10] .is_wysiwyg = "true";
defparam \cpu|regbank[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \cpu|Mux165~2 (
// Equation(s):
// \cpu|Mux165~2_combout  = (\cpu|ir [6] & (((\cpu|regbank[1][10]~q ) # (\cpu|ir [7])))) # (!\cpu|ir [6] & (\cpu|regbank[0][10]~q  & ((!\cpu|ir [7]))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|regbank[0][10]~q ),
	.datac(\cpu|regbank[1][10]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux165~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux165~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux165~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \cpu|Mux165~3 (
// Equation(s):
// \cpu|Mux165~3_combout  = (\cpu|ir [7] & ((\cpu|Mux165~2_combout  & (\cpu|regbank[3][10]~q )) # (!\cpu|Mux165~2_combout  & ((\cpu|regbank[2][10]~q ))))) # (!\cpu|ir [7] & (((\cpu|Mux165~2_combout ))))

	.dataa(\cpu|regbank[3][10]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[2][10]~q ),
	.datad(\cpu|Mux165~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux165~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux165~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux165~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \cpu|regbank[4][10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux133~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][10] .is_wysiwyg = "true";
defparam \cpu|regbank[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \cpu|regbank[6][10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux133~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][10] .is_wysiwyg = "true";
defparam \cpu|regbank[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \cpu|Mux165~0 (
// Equation(s):
// \cpu|Mux165~0_combout  = (\cpu|ir [6] & (((\cpu|ir [7])))) # (!\cpu|ir [6] & ((\cpu|ir [7] & ((\cpu|regbank[6][10]~q ))) # (!\cpu|ir [7] & (\cpu|regbank[4][10]~q ))))

	.dataa(\cpu|regbank[4][10]~q ),
	.datab(\cpu|ir [6]),
	.datac(\cpu|regbank[6][10]~q ),
	.datad(\cpu|ir [7]),
	.cin(gnd),
	.combout(\cpu|Mux165~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux165~0 .lut_mask = 16'hFC22;
defparam \cpu|Mux165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \cpu|Add3~20 (
// Equation(s):
// \cpu|Add3~20_combout  = ((\cpu|regbank[7][10]~q  $ (\cpu|state [0] $ (\cpu|Add3~19 )))) # (GND)
// \cpu|Add3~21  = CARRY((\cpu|regbank[7][10]~q  & ((!\cpu|Add3~19 ) # (!\cpu|state [0]))) # (!\cpu|regbank[7][10]~q  & (!\cpu|state [0] & !\cpu|Add3~19 )))

	.dataa(\cpu|regbank[7][10]~q ),
	.datab(\cpu|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~19 ),
	.combout(\cpu|Add3~20_combout ),
	.cout(\cpu|Add3~21 ));
// synopsys translate_off
defparam \cpu|Add3~20 .lut_mask = 16'h962B;
defparam \cpu|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \cpu|regbank[7][10]~8 (
// Equation(s):
// \cpu|regbank[7][10]~8_combout  = (\cpu|state [3] & (\cpu|Add3~20_combout )) # (!\cpu|state [3] & ((\cpu|Mux225~3_combout )))

	.dataa(\cpu|Add3~20_combout ),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|Mux225~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][10]~8 .lut_mask = 16'hBB88;
defparam \cpu|regbank[7][10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \cpu|regbank[7][10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][10]~8_combout ),
	.asdata(\data_in[10]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][10] .is_wysiwyg = "true";
defparam \cpu|regbank[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \cpu|Mux165~1 (
// Equation(s):
// \cpu|Mux165~1_combout  = (\cpu|ir [6] & ((\cpu|Mux165~0_combout  & ((\cpu|regbank[7][10]~q ))) # (!\cpu|Mux165~0_combout  & (\cpu|regbank[5][10]~q )))) # (!\cpu|ir [6] & (\cpu|Mux165~0_combout ))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|Mux165~0_combout ),
	.datac(\cpu|regbank[5][10]~q ),
	.datad(\cpu|regbank[7][10]~q ),
	.cin(gnd),
	.combout(\cpu|Mux165~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux165~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux165~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \cpu|Mux165~4 (
// Equation(s):
// \cpu|Mux165~4_combout  = (\cpu|ir [8] & ((\cpu|Mux165~1_combout ))) # (!\cpu|ir [8] & (\cpu|Mux165~3_combout ))

	.dataa(\cpu|Mux165~3_combout ),
	.datab(gnd),
	.datac(\cpu|ir [8]),
	.datad(\cpu|Mux165~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux165~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux165~4 .lut_mask = 16'hFA0A;
defparam \cpu|Mux165~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \cpu|Mux225~1 (
// Equation(s):
// \cpu|Mux225~1_combout  = (\cpu|Mux231~2_combout  & (!\cpu|ir [11] & ((\cpu|Mux149~4_combout ) # (\cpu|Mux165~4_combout )))) # (!\cpu|Mux231~2_combout  & ((\cpu|ir [11]) # ((\cpu|Mux149~4_combout  & \cpu|Mux165~4_combout ))))

	.dataa(\cpu|Mux231~2_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux149~4_combout ),
	.datad(\cpu|Mux165~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux225~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux225~1 .lut_mask = 16'h7664;
defparam \cpu|Mux225~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \cpu|Mux225~0 (
// Equation(s):
// \cpu|Mux225~0_combout  = (!\cpu|ir [9] & (\cpu|Mux149~4_combout  $ (\cpu|Mux165~4_combout )))

	.dataa(\cpu|ir [9]),
	.datab(\cpu|Mux149~4_combout ),
	.datac(gnd),
	.datad(\cpu|Mux165~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux225~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux225~0 .lut_mask = 16'h1144;
defparam \cpu|Mux225~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \cpu|Mux225~2 (
// Equation(s):
// \cpu|Mux225~2_combout  = (\cpu|Mux225~1_combout  & ((\cpu|Mux225~0_combout ) # ((!\cpu|Mux231~3_combout )))) # (!\cpu|Mux225~1_combout  & (((\cpu|Mux149~4_combout  & \cpu|Mux231~3_combout ))))

	.dataa(\cpu|Mux225~1_combout ),
	.datab(\cpu|Mux225~0_combout ),
	.datac(\cpu|Mux149~4_combout ),
	.datad(\cpu|Mux231~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux225~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux225~2 .lut_mask = 16'hD8AA;
defparam \cpu|Mux225~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \cpu|Add4~46 (
// Equation(s):
// \cpu|Add4~46_combout  = (\cpu|ir [11] & ((\cpu|ir [6]))) # (!\cpu|ir [11] & (\cpu|Mux165~4_combout ))

	.dataa(\cpu|Mux165~4_combout ),
	.datab(\cpu|ir [6]),
	.datac(gnd),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~46 .lut_mask = 16'hCCAA;
defparam \cpu|Add4~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \cpu|Mux149~2 (
// Equation(s):
// \cpu|Mux149~2_combout  = (\cpu|ir [3] & ((\cpu|ir [4]) # ((\cpu|regbank[1][10]~q )))) # (!\cpu|ir [3] & (!\cpu|ir [4] & ((\cpu|regbank[0][10]~q ))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[1][10]~q ),
	.datad(\cpu|regbank[0][10]~q ),
	.cin(gnd),
	.combout(\cpu|Mux149~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux149~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux149~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \cpu|Mux149~3 (
// Equation(s):
// \cpu|Mux149~3_combout  = (\cpu|ir [4] & ((\cpu|Mux149~2_combout  & (\cpu|regbank[3][10]~q )) # (!\cpu|Mux149~2_combout  & ((\cpu|regbank[2][10]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux149~2_combout ))))

	.dataa(\cpu|regbank[3][10]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[2][10]~q ),
	.datad(\cpu|Mux149~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux149~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux149~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux149~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \cpu|Add4~45 (
// Equation(s):
// \cpu|Add4~45_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux149~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux149~3_combout ))))

	.dataa(\cpu|Mux149~3_combout ),
	.datab(\cpu|Add4~0_combout ),
	.datac(\cpu|ir [5]),
	.datad(\cpu|Mux149~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~45 .lut_mask = 16'h36C6;
defparam \cpu|Add4~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \cpu|Add4~47 (
// Equation(s):
// \cpu|Add4~47_combout  = (\cpu|Add4~46_combout  & ((\cpu|Add4~45_combout  & (!\cpu|Add4~44 )) # (!\cpu|Add4~45_combout  & (\cpu|Add4~44  & VCC)))) # (!\cpu|Add4~46_combout  & ((\cpu|Add4~45_combout  & ((\cpu|Add4~44 ) # (GND))) # (!\cpu|Add4~45_combout  & 
// (!\cpu|Add4~44 ))))
// \cpu|Add4~48  = CARRY((\cpu|Add4~46_combout  & (\cpu|Add4~45_combout  & !\cpu|Add4~44 )) # (!\cpu|Add4~46_combout  & ((\cpu|Add4~45_combout ) # (!\cpu|Add4~44 ))))

	.dataa(\cpu|Add4~46_combout ),
	.datab(\cpu|Add4~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~44 ),
	.combout(\cpu|Add4~47_combout ),
	.cout(\cpu|Add4~48 ));
// synopsys translate_off
defparam \cpu|Add4~47 .lut_mask = 16'h694D;
defparam \cpu|Add4~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \cpu|Mux225~3 (
// Equation(s):
// \cpu|Mux225~3_combout  = (\cpu|Mux231~6_combout  & ((\cpu|Add4~47_combout ))) # (!\cpu|Mux231~6_combout  & (\cpu|Mux225~2_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux225~2_combout ),
	.datac(\cpu|Mux231~6_combout ),
	.datad(\cpu|Add4~47_combout ),
	.cin(gnd),
	.combout(\cpu|Mux225~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux225~3 .lut_mask = 16'hFC0C;
defparam \cpu|Mux225~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \cpu|Mux133~0 (
// Equation(s):
// \cpu|Mux133~0_combout  = (\cpu|state [3] & (((\data_in[10]~27_combout )))) # (!\cpu|state [3] & ((\cpu|state [2] & (\cpu|Mux225~3_combout )) # (!\cpu|state [2] & ((\data_in[10]~27_combout )))))

	.dataa(\cpu|Mux225~3_combout ),
	.datab(\cpu|state [3]),
	.datac(\data_in[10]~27_combout ),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|Mux133~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux133~0 .lut_mask = 16'hE2F0;
defparam \cpu|Mux133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \cpu|regbank[5][10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux133~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][10] .is_wysiwyg = "true";
defparam \cpu|regbank[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \cpu|Mux149~0 (
// Equation(s):
// \cpu|Mux149~0_combout  = (\cpu|ir [3] & (\cpu|ir [4])) # (!\cpu|ir [3] & ((\cpu|ir [4] & ((\cpu|regbank[6][10]~q ))) # (!\cpu|ir [4] & (\cpu|regbank[4][10]~q ))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[4][10]~q ),
	.datad(\cpu|regbank[6][10]~q ),
	.cin(gnd),
	.combout(\cpu|Mux149~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux149~0 .lut_mask = 16'hDC98;
defparam \cpu|Mux149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \cpu|Mux149~1 (
// Equation(s):
// \cpu|Mux149~1_combout  = (\cpu|ir [3] & ((\cpu|Mux149~0_combout  & ((\cpu|regbank[7][10]~q ))) # (!\cpu|Mux149~0_combout  & (\cpu|regbank[5][10]~q )))) # (!\cpu|ir [3] & (((\cpu|Mux149~0_combout ))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|regbank[5][10]~q ),
	.datac(\cpu|Mux149~0_combout ),
	.datad(\cpu|regbank[7][10]~q ),
	.cin(gnd),
	.combout(\cpu|Mux149~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux149~1 .lut_mask = 16'hF858;
defparam \cpu|Mux149~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \cpu|Mux149~4 (
// Equation(s):
// \cpu|Mux149~4_combout  = (\cpu|ir [5] & (\cpu|Mux149~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux149~3_combout )))

	.dataa(\cpu|ir [5]),
	.datab(\cpu|Mux149~1_combout ),
	.datac(gnd),
	.datad(\cpu|Mux149~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux149~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux149~4 .lut_mask = 16'hDD88;
defparam \cpu|Mux149~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \cpu|regbank[4][11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux132~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][11] .is_wysiwyg = "true";
defparam \cpu|regbank[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \cpu|regbank[6][11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux132~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][11] .is_wysiwyg = "true";
defparam \cpu|regbank[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \cpu|Mux164~0 (
// Equation(s):
// \cpu|Mux164~0_combout  = (\cpu|ir [7] & ((\cpu|ir [6]) # ((\cpu|regbank[6][11]~q )))) # (!\cpu|ir [7] & (!\cpu|ir [6] & (\cpu|regbank[4][11]~q )))

	.dataa(\cpu|ir [7]),
	.datab(\cpu|ir [6]),
	.datac(\cpu|regbank[4][11]~q ),
	.datad(\cpu|regbank[6][11]~q ),
	.cin(gnd),
	.combout(\cpu|Mux164~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux164~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \cpu|regbank[5][11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux132~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][11] .is_wysiwyg = "true";
defparam \cpu|regbank[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \cpu|Add3~22 (
// Equation(s):
// \cpu|Add3~22_combout  = (\cpu|regbank[7][11]~q  & ((\cpu|state [0] & (!\cpu|Add3~21 )) # (!\cpu|state [0] & (\cpu|Add3~21  & VCC)))) # (!\cpu|regbank[7][11]~q  & ((\cpu|state [0] & ((\cpu|Add3~21 ) # (GND))) # (!\cpu|state [0] & (!\cpu|Add3~21 ))))
// \cpu|Add3~23  = CARRY((\cpu|regbank[7][11]~q  & (\cpu|state [0] & !\cpu|Add3~21 )) # (!\cpu|regbank[7][11]~q  & ((\cpu|state [0]) # (!\cpu|Add3~21 ))))

	.dataa(\cpu|regbank[7][11]~q ),
	.datab(\cpu|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~21 ),
	.combout(\cpu|Add3~22_combout ),
	.cout(\cpu|Add3~23 ));
// synopsys translate_off
defparam \cpu|Add3~22 .lut_mask = 16'h694D;
defparam \cpu|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \cpu|regbank[7][11]~9 (
// Equation(s):
// \cpu|regbank[7][11]~9_combout  = (\cpu|state [3] & (\cpu|Add3~22_combout )) # (!\cpu|state [3] & ((\cpu|Mux224~3_combout )))

	.dataa(\cpu|Add3~22_combout ),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|Mux224~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][11]~9 .lut_mask = 16'hBB88;
defparam \cpu|regbank[7][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \cpu|regbank[7][11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][11]~9_combout ),
	.asdata(\data_in[11]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][11] .is_wysiwyg = "true";
defparam \cpu|regbank[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \cpu|Mux164~1 (
// Equation(s):
// \cpu|Mux164~1_combout  = (\cpu|ir [6] & ((\cpu|Mux164~0_combout  & ((\cpu|regbank[7][11]~q ))) # (!\cpu|Mux164~0_combout  & (\cpu|regbank[5][11]~q )))) # (!\cpu|ir [6] & (\cpu|Mux164~0_combout ))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|Mux164~0_combout ),
	.datac(\cpu|regbank[5][11]~q ),
	.datad(\cpu|regbank[7][11]~q ),
	.cin(gnd),
	.combout(\cpu|Mux164~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux164~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux164~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \cpu|regbank[0][11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux132~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][11] .is_wysiwyg = "true";
defparam \cpu|regbank[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \cpu|Mux164~2 (
// Equation(s):
// \cpu|Mux164~2_combout  = (\cpu|ir [6] & ((\cpu|ir [7]) # ((\cpu|regbank[1][11]~q )))) # (!\cpu|ir [6] & (!\cpu|ir [7] & ((\cpu|regbank[0][11]~q ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[1][11]~q ),
	.datad(\cpu|regbank[0][11]~q ),
	.cin(gnd),
	.combout(\cpu|Mux164~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux164~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux164~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \cpu|regbank[3][11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux132~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][11] .is_wysiwyg = "true";
defparam \cpu|regbank[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \cpu|regbank[2][11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux132~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][11] .is_wysiwyg = "true";
defparam \cpu|regbank[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \cpu|Mux164~3 (
// Equation(s):
// \cpu|Mux164~3_combout  = (\cpu|Mux164~2_combout  & ((\cpu|regbank[3][11]~q ) # ((!\cpu|ir [7])))) # (!\cpu|Mux164~2_combout  & (((\cpu|ir [7] & \cpu|regbank[2][11]~q ))))

	.dataa(\cpu|Mux164~2_combout ),
	.datab(\cpu|regbank[3][11]~q ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|regbank[2][11]~q ),
	.cin(gnd),
	.combout(\cpu|Mux164~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux164~3 .lut_mask = 16'hDA8A;
defparam \cpu|Mux164~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \cpu|Mux164~4 (
// Equation(s):
// \cpu|Mux164~4_combout  = (\cpu|ir [8] & (\cpu|Mux164~1_combout )) # (!\cpu|ir [8] & ((\cpu|Mux164~3_combout )))

	.dataa(\cpu|ir [8]),
	.datab(\cpu|Mux164~1_combout ),
	.datac(\cpu|Mux164~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux164~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux164~4 .lut_mask = 16'hD8D8;
defparam \cpu|Mux164~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \cpu|Mux224~1 (
// Equation(s):
// \cpu|Mux224~1_combout  = (\cpu|ir [11] & (((!\cpu|Mux231~2_combout )))) # (!\cpu|ir [11] & ((\cpu|Mux164~4_combout  & ((\cpu|Mux148~4_combout ) # (\cpu|Mux231~2_combout ))) # (!\cpu|Mux164~4_combout  & (\cpu|Mux148~4_combout  & \cpu|Mux231~2_combout ))))

	.dataa(\cpu|ir [11]),
	.datab(\cpu|Mux164~4_combout ),
	.datac(\cpu|Mux148~4_combout ),
	.datad(\cpu|Mux231~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux224~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux224~1 .lut_mask = 16'h54EA;
defparam \cpu|Mux224~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \cpu|Mux224~0 (
// Equation(s):
// \cpu|Mux224~0_combout  = (!\cpu|ir [9] & (\cpu|Mux148~4_combout  $ (\cpu|Mux164~4_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux148~4_combout ),
	.datac(\cpu|Mux164~4_combout ),
	.datad(\cpu|ir [9]),
	.cin(gnd),
	.combout(\cpu|Mux224~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux224~0 .lut_mask = 16'h003C;
defparam \cpu|Mux224~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \cpu|Mux224~2 (
// Equation(s):
// \cpu|Mux224~2_combout  = (\cpu|Mux224~1_combout  & (((\cpu|Mux224~0_combout )) # (!\cpu|Mux231~3_combout ))) # (!\cpu|Mux224~1_combout  & (\cpu|Mux231~3_combout  & (\cpu|Mux148~4_combout )))

	.dataa(\cpu|Mux224~1_combout ),
	.datab(\cpu|Mux231~3_combout ),
	.datac(\cpu|Mux148~4_combout ),
	.datad(\cpu|Mux224~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux224~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux224~2 .lut_mask = 16'hEA62;
defparam \cpu|Mux224~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \cpu|Add4~50 (
// Equation(s):
// \cpu|Add4~50_combout  = (\cpu|ir [11] & ((\cpu|ir [6]))) # (!\cpu|ir [11] & (\cpu|Mux164~4_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux164~4_combout ),
	.datac(\cpu|ir [6]),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~50 .lut_mask = 16'hF0CC;
defparam \cpu|Add4~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \cpu|Mux148~0 (
// Equation(s):
// \cpu|Mux148~0_combout  = (\cpu|ir [4] & (((\cpu|regbank[6][11]~q ) # (\cpu|ir [3])))) # (!\cpu|ir [4] & (\cpu|regbank[4][11]~q  & ((!\cpu|ir [3]))))

	.dataa(\cpu|regbank[4][11]~q ),
	.datab(\cpu|regbank[6][11]~q ),
	.datac(\cpu|ir [4]),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux148~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux148~0 .lut_mask = 16'hF0CA;
defparam \cpu|Mux148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \cpu|Mux148~1 (
// Equation(s):
// \cpu|Mux148~1_combout  = (\cpu|Mux148~0_combout  & ((\cpu|regbank[7][11]~q ) # ((!\cpu|ir [3])))) # (!\cpu|Mux148~0_combout  & (((\cpu|regbank[5][11]~q  & \cpu|ir [3]))))

	.dataa(\cpu|regbank[7][11]~q ),
	.datab(\cpu|Mux148~0_combout ),
	.datac(\cpu|regbank[5][11]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux148~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux148~1 .lut_mask = 16'hB8CC;
defparam \cpu|Mux148~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \cpu|Add4~49 (
// Equation(s):
// \cpu|Add4~49_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux148~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux148~3_combout ))))

	.dataa(\cpu|Add4~0_combout ),
	.datab(\cpu|Mux148~3_combout ),
	.datac(\cpu|ir [5]),
	.datad(\cpu|Mux148~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~49 .lut_mask = 16'h56A6;
defparam \cpu|Add4~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \cpu|Add4~51 (
// Equation(s):
// \cpu|Add4~51_combout  = ((\cpu|Add4~50_combout  $ (\cpu|Add4~49_combout  $ (\cpu|Add4~48 )))) # (GND)
// \cpu|Add4~52  = CARRY((\cpu|Add4~50_combout  & ((!\cpu|Add4~48 ) # (!\cpu|Add4~49_combout ))) # (!\cpu|Add4~50_combout  & (!\cpu|Add4~49_combout  & !\cpu|Add4~48 )))

	.dataa(\cpu|Add4~50_combout ),
	.datab(\cpu|Add4~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~48 ),
	.combout(\cpu|Add4~51_combout ),
	.cout(\cpu|Add4~52 ));
// synopsys translate_off
defparam \cpu|Add4~51 .lut_mask = 16'h962B;
defparam \cpu|Add4~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \cpu|Mux224~3 (
// Equation(s):
// \cpu|Mux224~3_combout  = (\cpu|Mux231~6_combout  & ((\cpu|Add4~51_combout ))) # (!\cpu|Mux231~6_combout  & (\cpu|Mux224~2_combout ))

	.dataa(\cpu|Mux231~6_combout ),
	.datab(gnd),
	.datac(\cpu|Mux224~2_combout ),
	.datad(\cpu|Add4~51_combout ),
	.cin(gnd),
	.combout(\cpu|Mux224~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux224~3 .lut_mask = 16'hFA50;
defparam \cpu|Mux224~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \cpu|Mux132~0 (
// Equation(s):
// \cpu|Mux132~0_combout  = (\cpu|state [3] & (((\data_in[11]~28_combout )))) # (!\cpu|state [3] & ((\cpu|state [2] & (\cpu|Mux224~3_combout )) # (!\cpu|state [2] & ((\data_in[11]~28_combout )))))

	.dataa(\cpu|Mux224~3_combout ),
	.datab(\cpu|state [3]),
	.datac(\cpu|state [2]),
	.datad(\data_in[11]~28_combout ),
	.cin(gnd),
	.combout(\cpu|Mux132~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux132~0 .lut_mask = 16'hEF20;
defparam \cpu|Mux132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \cpu|regbank[1][11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux132~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][11] .is_wysiwyg = "true";
defparam \cpu|regbank[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \cpu|Mux148~2 (
// Equation(s):
// \cpu|Mux148~2_combout  = (\cpu|ir [3] & ((\cpu|regbank[1][11]~q ) # ((\cpu|ir [4])))) # (!\cpu|ir [3] & (((\cpu|regbank[0][11]~q  & !\cpu|ir [4]))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|regbank[1][11]~q ),
	.datac(\cpu|regbank[0][11]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux148~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux148~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux148~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \cpu|Mux148~3 (
// Equation(s):
// \cpu|Mux148~3_combout  = (\cpu|Mux148~2_combout  & ((\cpu|regbank[3][11]~q ) # ((!\cpu|ir [4])))) # (!\cpu|Mux148~2_combout  & (((\cpu|regbank[2][11]~q  & \cpu|ir [4]))))

	.dataa(\cpu|Mux148~2_combout ),
	.datab(\cpu|regbank[3][11]~q ),
	.datac(\cpu|regbank[2][11]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux148~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux148~3 .lut_mask = 16'hD8AA;
defparam \cpu|Mux148~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \cpu|Mux148~4 (
// Equation(s):
// \cpu|Mux148~4_combout  = (\cpu|ir [5] & ((\cpu|Mux148~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux148~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux148~3_combout ),
	.datad(\cpu|Mux148~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux148~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux148~4 .lut_mask = 16'hFC30;
defparam \cpu|Mux148~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \cpu|Mux235~4 (
// Equation(s):
// \cpu|Mux235~4_combout  = (!\cpu|Mux149~4_combout  & (!\cpu|Mux156~4_combout  & (!\cpu|Mux148~4_combout  & !\cpu|Mux152~4_combout )))

	.dataa(\cpu|Mux149~4_combout ),
	.datab(\cpu|Mux156~4_combout ),
	.datac(\cpu|Mux148~4_combout ),
	.datad(\cpu|Mux152~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~4 .lut_mask = 16'h0001;
defparam \cpu|Mux235~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \cpu|regbank[1][13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux130~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][13] .is_wysiwyg = "true";
defparam \cpu|regbank[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \cpu|regbank[0][13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux130~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][13] .is_wysiwyg = "true";
defparam \cpu|regbank[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \cpu|Mux162~2 (
// Equation(s):
// \cpu|Mux162~2_combout  = (\cpu|ir [6] & ((\cpu|ir [7]) # ((\cpu|regbank[1][13]~q )))) # (!\cpu|ir [6] & (!\cpu|ir [7] & ((\cpu|regbank[0][13]~q ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[1][13]~q ),
	.datad(\cpu|regbank[0][13]~q ),
	.cin(gnd),
	.combout(\cpu|Mux162~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux162~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux162~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \cpu|regbank[2][13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux130~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][13] .is_wysiwyg = "true";
defparam \cpu|regbank[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \cpu|Mux162~3 (
// Equation(s):
// \cpu|Mux162~3_combout  = (\cpu|Mux162~2_combout  & ((\cpu|regbank[3][13]~q ) # ((!\cpu|ir [7])))) # (!\cpu|Mux162~2_combout  & (((\cpu|ir [7] & \cpu|regbank[2][13]~q ))))

	.dataa(\cpu|regbank[3][13]~q ),
	.datab(\cpu|Mux162~2_combout ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|regbank[2][13]~q ),
	.cin(gnd),
	.combout(\cpu|Mux162~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux162~3 .lut_mask = 16'hBC8C;
defparam \cpu|Mux162~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \cpu|regbank[6][13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux130~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][13] .is_wysiwyg = "true";
defparam \cpu|regbank[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N29
dffeas \cpu|regbank[1][12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux131~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][12] .is_wysiwyg = "true";
defparam \cpu|regbank[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N15
dffeas \cpu|regbank[0][12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux131~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][12] .is_wysiwyg = "true";
defparam \cpu|regbank[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \cpu|Mux163~2 (
// Equation(s):
// \cpu|Mux163~2_combout  = (\cpu|ir [6] & ((\cpu|ir [7]) # ((\cpu|regbank[1][12]~q )))) # (!\cpu|ir [6] & (!\cpu|ir [7] & ((\cpu|regbank[0][12]~q ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[1][12]~q ),
	.datad(\cpu|regbank[0][12]~q ),
	.cin(gnd),
	.combout(\cpu|Mux163~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux163~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux163~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \cpu|regbank[2][12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux131~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][12] .is_wysiwyg = "true";
defparam \cpu|regbank[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \cpu|Mux163~3 (
// Equation(s):
// \cpu|Mux163~3_combout  = (\cpu|Mux163~2_combout  & ((\cpu|regbank[3][12]~q ) # ((!\cpu|ir [7])))) # (!\cpu|Mux163~2_combout  & (((\cpu|ir [7] & \cpu|regbank[2][12]~q ))))

	.dataa(\cpu|regbank[3][12]~q ),
	.datab(\cpu|Mux163~2_combout ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|regbank[2][12]~q ),
	.cin(gnd),
	.combout(\cpu|Mux163~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux163~3 .lut_mask = 16'hBC8C;
defparam \cpu|Mux163~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \cpu|regbank[5][12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux131~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][12] .is_wysiwyg = "true";
defparam \cpu|regbank[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \cpu|regbank[4][12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux131~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][12] .is_wysiwyg = "true";
defparam \cpu|regbank[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \cpu|Mux163~0 (
// Equation(s):
// \cpu|Mux163~0_combout  = (\cpu|ir [7] & (\cpu|ir [6])) # (!\cpu|ir [7] & ((\cpu|ir [6] & (\cpu|regbank[5][12]~q )) # (!\cpu|ir [6] & ((\cpu|regbank[4][12]~q )))))

	.dataa(\cpu|ir [7]),
	.datab(\cpu|ir [6]),
	.datac(\cpu|regbank[5][12]~q ),
	.datad(\cpu|regbank[4][12]~q ),
	.cin(gnd),
	.combout(\cpu|Mux163~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux163~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \cpu|regbank[6][12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux131~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][12] .is_wysiwyg = "true";
defparam \cpu|regbank[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \cpu|Mux163~1 (
// Equation(s):
// \cpu|Mux163~1_combout  = (\cpu|Mux163~0_combout  & ((\cpu|regbank[7][12]~q ) # ((!\cpu|ir [7])))) # (!\cpu|Mux163~0_combout  & (((\cpu|ir [7] & \cpu|regbank[6][12]~q ))))

	.dataa(\cpu|regbank[7][12]~q ),
	.datab(\cpu|Mux163~0_combout ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|regbank[6][12]~q ),
	.cin(gnd),
	.combout(\cpu|Mux163~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux163~1 .lut_mask = 16'hBC8C;
defparam \cpu|Mux163~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \cpu|Mux163~4 (
// Equation(s):
// \cpu|Mux163~4_combout  = (\cpu|ir [8] & ((\cpu|Mux163~1_combout ))) # (!\cpu|ir [8] & (\cpu|Mux163~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir [8]),
	.datac(\cpu|Mux163~3_combout ),
	.datad(\cpu|Mux163~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux163~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux163~4 .lut_mask = 16'hFC30;
defparam \cpu|Mux163~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \cpu|Mux147~0 (
// Equation(s):
// \cpu|Mux147~0_combout  = (\cpu|ir [3] & (((\cpu|ir [4])))) # (!\cpu|ir [3] & ((\cpu|ir [4] & (\cpu|regbank[6][12]~q )) # (!\cpu|ir [4] & ((\cpu|regbank[4][12]~q )))))

	.dataa(\cpu|regbank[6][12]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[4][12]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux147~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux147~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \cpu|Mux147~1 (
// Equation(s):
// \cpu|Mux147~1_combout  = (\cpu|ir [3] & ((\cpu|Mux147~0_combout  & (\cpu|regbank[7][12]~q )) # (!\cpu|Mux147~0_combout  & ((\cpu|regbank[5][12]~q ))))) # (!\cpu|ir [3] & (((\cpu|Mux147~0_combout ))))

	.dataa(\cpu|regbank[7][12]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[5][12]~q ),
	.datad(\cpu|Mux147~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux147~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux147~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux147~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \cpu|Mux147~4 (
// Equation(s):
// \cpu|Mux147~4_combout  = (\cpu|ir [5] & (\cpu|Mux147~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux147~3_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux147~1_combout ),
	.datac(\cpu|ir [5]),
	.datad(\cpu|Mux147~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux147~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux147~4 .lut_mask = 16'hCFC0;
defparam \cpu|Mux147~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \cpu|Mux191~0 (
// Equation(s):
// \cpu|Mux191~0_combout  = (\cpu|Mux189~0_combout  & (((\cpu|Mux163~4_combout )))) # (!\cpu|Mux189~0_combout  & (!\cpu|state [1] & ((\cpu|Mux147~4_combout ))))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|state [1]),
	.datac(\cpu|Mux163~4_combout ),
	.datad(\cpu|Mux147~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux191~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux191~0 .lut_mask = 16'hB1A0;
defparam \cpu|Mux191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \ram1|ram~1244feeder (
// Equation(s):
// \ram1|ram~1244feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1244feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \ram1|ram~1244 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1244 .is_wysiwyg = "true";
defparam \ram1|ram~1244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \ram1|ram~1260feeder (
// Equation(s):
// \ram1|ram~1260feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1260feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \ram1|ram~1260 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1260 .is_wysiwyg = "true";
defparam \ram1|ram~1260 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \ram1|ram~1228 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1228 .is_wysiwyg = "true";
defparam \ram1|ram~1228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \ram1|ram~2579 (
// Equation(s):
// \ram1|ram~2579_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1260_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1228_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1260_q ),
	.datac(\ram1|ram~1228_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2579_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2579 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \ram1|ram~1276 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1276 .is_wysiwyg = "true";
defparam \ram1|ram~1276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \ram1|ram~2580 (
// Equation(s):
// \ram1|ram~2580_combout  = (\ram1|ram~2579_combout  & (((\ram1|ram~1276_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2579_combout  & (\ram1|ram~1244_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1244_q ),
	.datab(\ram1|ram~2579_combout ),
	.datac(\ram1|ram~1276_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2580_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2580 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \ram1|ram~3668 (
// Equation(s):
// \ram1|ram~3668_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3668_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3668 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \ram1|ram~1084 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3668_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1084 .is_wysiwyg = "true";
defparam \ram1|ram~1084 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \ram1|ram~1068 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1068 .is_wysiwyg = "true";
defparam \ram1|ram~1068 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \ram1|ram~3667 (
// Equation(s):
// \ram1|ram~3667_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3667_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3667 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \ram1|ram~1036 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3667_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1036 .is_wysiwyg = "true";
defparam \ram1|ram~1036 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneive_lcell_comb \ram1|ram~3666 (
// Equation(s):
// \ram1|ram~3666_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3666_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3666 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \ram1|ram~1052 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3666_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1052 .is_wysiwyg = "true";
defparam \ram1|ram~1052 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \ram1|ram~2576 (
// Equation(s):
// \ram1|ram~2576_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((!\ram1|ram~1052_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~1036_q ))))

	.dataa(\ram1|ram~1036_q ),
	.datab(\ram1|ram~1052_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2576_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2576 .lut_mask = 16'hF305;
defparam \ram1|ram~2576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \ram1|ram~2577 (
// Equation(s):
// \ram1|ram~2577_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2576_combout  & (!\ram1|ram~1084_q )) # (!\ram1|ram~2576_combout  & ((\ram1|ram~1068_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2576_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1084_q ),
	.datac(\ram1|ram~1068_q ),
	.datad(\ram1|ram~2576_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2577_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2577 .lut_mask = 16'h77A0;
defparam \ram1|ram~2577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \ram1|ram~1116feeder (
// Equation(s):
// \ram1|ram~1116feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1116feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \ram1|ram~1116 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1116 .is_wysiwyg = "true";
defparam \ram1|ram~1116 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \ram1|ram~1100 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1100 .is_wysiwyg = "true";
defparam \ram1|ram~1100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \ram1|ram~1148feeder (
// Equation(s):
// \ram1|ram~1148feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1148feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \ram1|ram~1148 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1148 .is_wysiwyg = "true";
defparam \ram1|ram~1148 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \ram1|ram~1132 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1132 .is_wysiwyg = "true";
defparam \ram1|ram~1132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \ram1|ram~2574 (
// Equation(s):
// \ram1|ram~2574_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1148_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1132_q ))))) # (!\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1148_q ),
	.datac(\ram1|ram~1132_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2574_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2574 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \ram1|ram~2575 (
// Equation(s):
// \ram1|ram~2575_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~2574_combout )))) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2574_combout  & (\ram1|ram~1116_q )) # (!\ram1|ram~2574_combout  & ((\ram1|ram~1100_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1116_q ),
	.datac(\ram1|ram~1100_q ),
	.datad(\ram1|ram~2574_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2575_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2575 .lut_mask = 16'hEE50;
defparam \ram1|ram~2575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \ram1|ram~2578 (
// Equation(s):
// \ram1|ram~2578_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~2575_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & (\ram1|ram~2577_combout )))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2577_combout ),
	.datad(\ram1|ram~2575_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2578_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2578 .lut_mask = 16'hBA98;
defparam \ram1|ram~2578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneive_lcell_comb \ram1|ram~1212feeder (
// Equation(s):
// \ram1|ram~1212feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1212feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N23
dffeas \ram1|ram~1212 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1212 .is_wysiwyg = "true";
defparam \ram1|ram~1212 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \ram1|ram~1196 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1196 .is_wysiwyg = "true";
defparam \ram1|ram~1196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \ram1|ram~1180feeder (
// Equation(s):
// \ram1|ram~1180feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1180feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \ram1|ram~1180 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1180 .is_wysiwyg = "true";
defparam \ram1|ram~1180 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \ram1|ram~1164 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1164 .is_wysiwyg = "true";
defparam \ram1|ram~1164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \ram1|ram~2572 (
// Equation(s):
// \ram1|ram~2572_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1180_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1164_q )))))

	.dataa(\ram1|ram~1180_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1164_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2572_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2572 .lut_mask = 16'hEE30;
defparam \ram1|ram~2572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \ram1|ram~2573 (
// Equation(s):
// \ram1|ram~2573_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2572_combout  & (\ram1|ram~1212_q )) # (!\ram1|ram~2572_combout  & ((\ram1|ram~1196_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2572_combout ))))

	.dataa(\ram1|ram~1212_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1196_q ),
	.datad(\ram1|ram~2572_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2573_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2573 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \ram1|ram~2581 (
// Equation(s):
// \ram1|ram~2581_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2578_combout  & (\ram1|ram~2580_combout )) # (!\ram1|ram~2578_combout  & ((\ram1|ram~2573_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2578_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2580_combout ),
	.datac(\ram1|ram~2578_combout ),
	.datad(\ram1|ram~2573_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2581_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2581 .lut_mask = 16'hDAD0;
defparam \ram1|ram~2581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \ram1|ram~1468feeder (
// Equation(s):
// \ram1|ram~1468feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1468feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \ram1|ram~1468 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1468 .is_wysiwyg = "true";
defparam \ram1|ram~1468 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \ram1|ram~1532 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1532 .is_wysiwyg = "true";
defparam \ram1|ram~1532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \ram1|ram~1404feeder (
// Equation(s):
// \ram1|ram~1404feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1404feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1404feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1404feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \ram1|ram~1404 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1404 .is_wysiwyg = "true";
defparam \ram1|ram~1404 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \ram1|ram~1340 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1340 .is_wysiwyg = "true";
defparam \ram1|ram~1340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \ram1|ram~2569 (
// Equation(s):
// \ram1|ram~2569_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1404_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1340_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1404_q ),
	.datac(\ram1|ram~1340_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2569_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2569 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \ram1|ram~2570 (
// Equation(s):
// \ram1|ram~2570_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2569_combout  & ((\ram1|ram~1532_q ))) # (!\ram1|ram~2569_combout  & (\ram1|ram~1468_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2569_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1468_q ),
	.datac(\ram1|ram~1532_q ),
	.datad(\ram1|ram~2569_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2570_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2570 .lut_mask = 16'hF588;
defparam \ram1|ram~2570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \ram1|ram~1436feeder (
// Equation(s):
// \ram1|ram~1436feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1436feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1436feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1436feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N23
dffeas \ram1|ram~1436 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1436 .is_wysiwyg = "true";
defparam \ram1|ram~1436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \ram1|ram~1372feeder (
// Equation(s):
// \ram1|ram~1372feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1372feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1372feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1372feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \ram1|ram~1372 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1372 .is_wysiwyg = "true";
defparam \ram1|ram~1372 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \ram1|ram~1308 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1308 .is_wysiwyg = "true";
defparam \ram1|ram~1308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \ram1|ram~2564 (
// Equation(s):
// \ram1|ram~2564_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~1372_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~1308_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1372_q ),
	.datac(\ram1|ram~1308_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2564_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2564 .lut_mask = 16'hEE50;
defparam \ram1|ram~2564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \ram1|ram~1500 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1500 .is_wysiwyg = "true";
defparam \ram1|ram~1500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \ram1|ram~2565 (
// Equation(s):
// \ram1|ram~2565_combout  = (\ram1|ram~2564_combout  & (((\ram1|ram~1500_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2564_combout  & (\ram1|ram~1436_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1436_q ),
	.datab(\ram1|ram~2564_combout ),
	.datac(\ram1|ram~1500_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2565_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2565 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \ram1|ram~1356feeder (
// Equation(s):
// \ram1|ram~1356feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1356feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1356feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1356feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \ram1|ram~1356 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1356 .is_wysiwyg = "true";
defparam \ram1|ram~1356 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \ram1|ram~1484 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1484 .is_wysiwyg = "true";
defparam \ram1|ram~1484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \ram1|ram~1420feeder (
// Equation(s):
// \ram1|ram~1420feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1420feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1420feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1420feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \ram1|ram~1420 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1420feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1420 .is_wysiwyg = "true";
defparam \ram1|ram~1420 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \ram1|ram~1292 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1292 .is_wysiwyg = "true";
defparam \ram1|ram~1292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \ram1|ram~2566 (
// Equation(s):
// \ram1|ram~2566_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1420_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1292_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1420_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1292_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2566_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2566 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \ram1|ram~2567 (
// Equation(s):
// \ram1|ram~2567_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2566_combout  & ((\ram1|ram~1484_q ))) # (!\ram1|ram~2566_combout  & (\ram1|ram~1356_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2566_combout ))))

	.dataa(\ram1|ram~1356_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1484_q ),
	.datad(\ram1|ram~2566_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2567_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2567 .lut_mask = 16'hF388;
defparam \ram1|ram~2567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \ram1|ram~2568 (
// Equation(s):
// \ram1|ram~2568_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2565_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & ((\ram1|ram~2567_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2565_combout ),
	.datad(\ram1|ram~2567_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2568_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2568 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \ram1|ram~1516feeder (
// Equation(s):
// \ram1|ram~1516feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1516feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1516feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1516feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \ram1|ram~1516 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1516feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1516 .is_wysiwyg = "true";
defparam \ram1|ram~1516 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \ram1|ram~1388 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1388 .is_wysiwyg = "true";
defparam \ram1|ram~1388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \ram1|ram~1452feeder (
// Equation(s):
// \ram1|ram~1452feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1452feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1452feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1452feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \ram1|ram~1452 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1452feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1452 .is_wysiwyg = "true";
defparam \ram1|ram~1452 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \ram1|ram~1324 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1324 .is_wysiwyg = "true";
defparam \ram1|ram~1324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \ram1|ram~2562 (
// Equation(s):
// \ram1|ram~2562_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1452_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1324_q )))))

	.dataa(\ram1|ram~1452_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1324_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2562_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2562 .lut_mask = 16'hEE30;
defparam \ram1|ram~2562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \ram1|ram~2563 (
// Equation(s):
// \ram1|ram~2563_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2562_combout  & (\ram1|ram~1516_q )) # (!\ram1|ram~2562_combout  & ((\ram1|ram~1388_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2562_combout ))))

	.dataa(\ram1|ram~1516_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1388_q ),
	.datad(\ram1|ram~2562_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2563_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2563 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \ram1|ram~2571 (
// Equation(s):
// \ram1|ram~2571_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2568_combout  & (\ram1|ram~2570_combout )) # (!\ram1|ram~2568_combout  & ((\ram1|ram~2563_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2568_combout ))))

	.dataa(\ram1|ram~2570_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2568_combout ),
	.datad(\ram1|ram~2563_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2571_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2571 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \ram1|ram~2582 (
// Equation(s):
// \ram1|ram~2582_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout )) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & ((\ram1|ram~2571_combout ))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~2581_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2581_combout ),
	.datad(\ram1|ram~2571_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2582_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2582 .lut_mask = 16'hDC98;
defparam \ram1|ram~2582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \ram1|ram~1660feeder (
// Equation(s):
// \ram1|ram~1660feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1660feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1660feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1660feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N7
dffeas \ram1|ram~1660 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1660 .is_wysiwyg = "true";
defparam \ram1|ram~1660 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \ram1|ram~1644 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1644 .is_wysiwyg = "true";
defparam \ram1|ram~1644 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \ram1|ram~1628feeder (
// Equation(s):
// \ram1|ram~1628feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1628feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1628feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1628feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N25
dffeas \ram1|ram~1628 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1628 .is_wysiwyg = "true";
defparam \ram1|ram~1628 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \ram1|ram~1612 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1612 .is_wysiwyg = "true";
defparam \ram1|ram~1612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \ram1|ram~2552 (
// Equation(s):
// \ram1|ram~2552_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1628_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1612_q )))))

	.dataa(\ram1|ram~1628_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1612_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2552_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2552 .lut_mask = 16'hEE30;
defparam \ram1|ram~2552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \ram1|ram~2553 (
// Equation(s):
// \ram1|ram~2553_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2552_combout  & (\ram1|ram~1660_q )) # (!\ram1|ram~2552_combout  & ((\ram1|ram~1644_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2552_combout ))))

	.dataa(\ram1|ram~1660_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1644_q ),
	.datad(\ram1|ram~2552_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2553_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2553 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \ram1|ram~1788feeder (
// Equation(s):
// \ram1|ram~1788feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1788feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1788feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1788feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \ram1|ram~1788 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1788feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1788 .is_wysiwyg = "true";
defparam \ram1|ram~1788 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \ram1|ram~1772 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1772 .is_wysiwyg = "true";
defparam \ram1|ram~1772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \ram1|ram~1756feeder (
// Equation(s):
// \ram1|ram~1756feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1756feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1756feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1756feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \ram1|ram~1756 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1756 .is_wysiwyg = "true";
defparam \ram1|ram~1756 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \ram1|ram~1740 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1740 .is_wysiwyg = "true";
defparam \ram1|ram~1740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \ram1|ram~2559 (
// Equation(s):
// \ram1|ram~2559_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1756_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1740_q )))))

	.dataa(\ram1|ram~1756_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1740_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2559_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2559 .lut_mask = 16'hEE30;
defparam \ram1|ram~2559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \ram1|ram~2560 (
// Equation(s):
// \ram1|ram~2560_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2559_combout  & (\ram1|ram~1788_q )) # (!\ram1|ram~2559_combout  & ((\ram1|ram~1772_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2559_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1788_q ),
	.datac(\ram1|ram~1772_q ),
	.datad(\ram1|ram~2559_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2560_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2560 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \ram1|ram~1564feeder (
// Equation(s):
// \ram1|ram~1564feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1564feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1564feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1564feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \ram1|ram~1564 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1564 .is_wysiwyg = "true";
defparam \ram1|ram~1564 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \ram1|ram~1596 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1596 .is_wysiwyg = "true";
defparam \ram1|ram~1596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneive_lcell_comb \ram1|ram~1580feeder (
// Equation(s):
// \ram1|ram~1580feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1580feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1580feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1580feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N15
dffeas \ram1|ram~1580 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1580feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1580 .is_wysiwyg = "true";
defparam \ram1|ram~1580 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \ram1|ram~1548 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1548 .is_wysiwyg = "true";
defparam \ram1|ram~1548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \ram1|ram~2556 (
// Equation(s):
// \ram1|ram~2556_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1580_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1548_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1580_q ),
	.datac(\ram1|ram~1548_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2556_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2556 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \ram1|ram~2557 (
// Equation(s):
// \ram1|ram~2557_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2556_combout  & ((\ram1|ram~1596_q ))) # (!\ram1|ram~2556_combout  & (\ram1|ram~1564_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2556_combout ))))

	.dataa(\ram1|ram~1564_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1596_q ),
	.datad(\ram1|ram~2556_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2557_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2557 .lut_mask = 16'hF388;
defparam \ram1|ram~2557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneive_lcell_comb \ram1|ram~1692feeder (
// Equation(s):
// \ram1|ram~1692feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1692feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1692feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1692feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N21
dffeas \ram1|ram~1692 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1692feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1692 .is_wysiwyg = "true";
defparam \ram1|ram~1692 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \ram1|ram~1724 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1724 .is_wysiwyg = "true";
defparam \ram1|ram~1724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \ram1|ram~1708feeder (
// Equation(s):
// \ram1|ram~1708feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1708feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1708feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1708feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \ram1|ram~1708 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1708feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1708 .is_wysiwyg = "true";
defparam \ram1|ram~1708 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \ram1|ram~1676 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1676 .is_wysiwyg = "true";
defparam \ram1|ram~1676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \ram1|ram~2554 (
// Equation(s):
// \ram1|ram~2554_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1708_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1676_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1708_q ),
	.datac(\ram1|ram~1676_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2554_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2554 .lut_mask = 16'hEE50;
defparam \ram1|ram~2554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \ram1|ram~2555 (
// Equation(s):
// \ram1|ram~2555_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2554_combout  & ((\ram1|ram~1724_q ))) # (!\ram1|ram~2554_combout  & (\ram1|ram~1692_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2554_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1692_q ),
	.datac(\ram1|ram~1724_q ),
	.datad(\ram1|ram~2554_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2555_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2555 .lut_mask = 16'hF588;
defparam \ram1|ram~2555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \ram1|ram~2558 (
// Equation(s):
// \ram1|ram~2558_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2555_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~2557_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2557_combout ),
	.datad(\ram1|ram~2555_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2558_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2558 .lut_mask = 16'hBA98;
defparam \ram1|ram~2558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \ram1|ram~2561 (
// Equation(s):
// \ram1|ram~2561_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2558_combout  & ((\ram1|ram~2560_combout ))) # (!\ram1|ram~2558_combout  & (\ram1|ram~2553_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2558_combout ))))

	.dataa(\ram1|ram~2553_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2560_combout ),
	.datad(\ram1|ram~2558_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2561_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2561 .lut_mask = 16'hF388;
defparam \ram1|ram~2561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneive_lcell_comb \ram1|ram~1916feeder (
// Equation(s):
// \ram1|ram~1916feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1916feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1916feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1916feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N1
dffeas \ram1|ram~1916 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1916feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1916 .is_wysiwyg = "true";
defparam \ram1|ram~1916 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N23
dffeas \ram1|ram~2044 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2044 .is_wysiwyg = "true";
defparam \ram1|ram~2044 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \ram1|ram~1980feeder (
// Equation(s):
// \ram1|ram~1980feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1980feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1980feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1980feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \ram1|ram~1980 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1980feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1980 .is_wysiwyg = "true";
defparam \ram1|ram~1980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneive_lcell_comb \ram1|ram~1852feeder (
// Equation(s):
// \ram1|ram~1852feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1852feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1852feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1852feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N23
dffeas \ram1|ram~1852 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1852 .is_wysiwyg = "true";
defparam \ram1|ram~1852 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneive_lcell_comb \ram1|ram~2590 (
// Equation(s):
// \ram1|ram~2590_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1980_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1852_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1980_q ),
	.datab(\ram1|ram~1852_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2590_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2590 .lut_mask = 16'hF0AC;
defparam \ram1|ram~2590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneive_lcell_comb \ram1|ram~2591 (
// Equation(s):
// \ram1|ram~2591_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2590_combout  & ((\ram1|ram~2044_q ))) # (!\ram1|ram~2590_combout  & (\ram1|ram~1916_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2590_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1916_q ),
	.datac(\ram1|ram~2044_q ),
	.datad(\ram1|ram~2590_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2591_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2591 .lut_mask = 16'hF588;
defparam \ram1|ram~2591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \ram1|ram~2012feeder (
// Equation(s):
// \ram1|ram~2012feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2012feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2012feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2012feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \ram1|ram~2012 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2012feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2012 .is_wysiwyg = "true";
defparam \ram1|ram~2012 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \ram1|ram~1884 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1884 .is_wysiwyg = "true";
defparam \ram1|ram~1884 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \ram1|ram~1948feeder (
// Equation(s):
// \ram1|ram~1948feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1948feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1948feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1948feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \ram1|ram~1948 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1948feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1948 .is_wysiwyg = "true";
defparam \ram1|ram~1948 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \ram1|ram~1820 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1820 .is_wysiwyg = "true";
defparam \ram1|ram~1820 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \ram1|ram~2583 (
// Equation(s):
// \ram1|ram~2583_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1948_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1820_q )))))

	.dataa(\ram1|ram~1948_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1820_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2583_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2583 .lut_mask = 16'hEE30;
defparam \ram1|ram~2583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneive_lcell_comb \ram1|ram~2584 (
// Equation(s):
// \ram1|ram~2584_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2583_combout  & (\ram1|ram~2012_q )) # (!\ram1|ram~2583_combout  & ((\ram1|ram~1884_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2583_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2012_q ),
	.datac(\ram1|ram~1884_q ),
	.datad(\ram1|ram~2583_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2584_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2584 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \ram1|ram~1964feeder (
// Equation(s):
// \ram1|ram~1964feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1964feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1964feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1964feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \ram1|ram~1964 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1964feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1964 .is_wysiwyg = "true";
defparam \ram1|ram~1964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \ram1|ram~1900feeder (
// Equation(s):
// \ram1|ram~1900feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1900feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1900feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1900feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \ram1|ram~1900 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1900 .is_wysiwyg = "true";
defparam \ram1|ram~1900 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N5
dffeas \ram1|ram~1836 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1836 .is_wysiwyg = "true";
defparam \ram1|ram~1836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneive_lcell_comb \ram1|ram~2585 (
// Equation(s):
// \ram1|ram~2585_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1900_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1836_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1900_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1836_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2585_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2585 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \ram1|ram~2028 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2028 .is_wysiwyg = "true";
defparam \ram1|ram~2028 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneive_lcell_comb \ram1|ram~2586 (
// Equation(s):
// \ram1|ram~2586_combout  = (\ram1|ram~2585_combout  & (((\ram1|ram~2028_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2585_combout  & (\ram1|ram~1964_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1964_q ),
	.datab(\ram1|ram~2585_combout ),
	.datac(\ram1|ram~2028_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2586_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2586 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \ram1|ram~1932feeder (
// Equation(s):
// \ram1|ram~1932feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1932feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1932feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1932feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \ram1|ram~1932 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1932 .is_wysiwyg = "true";
defparam \ram1|ram~1932 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \ram1|ram~1996 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1996 .is_wysiwyg = "true";
defparam \ram1|ram~1996 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneive_lcell_comb \ram1|ram~1868feeder (
// Equation(s):
// \ram1|ram~1868feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1868feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1868feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1868feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \ram1|ram~1868 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1868 .is_wysiwyg = "true";
defparam \ram1|ram~1868 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \ram1|ram~1804 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1804 .is_wysiwyg = "true";
defparam \ram1|ram~1804 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneive_lcell_comb \ram1|ram~2587 (
// Equation(s):
// \ram1|ram~2587_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1868_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1804_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1868_q ),
	.datac(\ram1|ram~1804_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2587_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2587 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \ram1|ram~2588 (
// Equation(s):
// \ram1|ram~2588_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2587_combout  & ((\ram1|ram~1996_q ))) # (!\ram1|ram~2587_combout  & (\ram1|ram~1932_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2587_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1932_q ),
	.datac(\ram1|ram~1996_q ),
	.datad(\ram1|ram~2587_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2588_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2588 .lut_mask = 16'hF588;
defparam \ram1|ram~2588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneive_lcell_comb \ram1|ram~2589 (
// Equation(s):
// \ram1|ram~2589_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2586_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2588_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2586_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~2588_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2589_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2589 .lut_mask = 16'hE5E0;
defparam \ram1|ram~2589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneive_lcell_comb \ram1|ram~2592 (
// Equation(s):
// \ram1|ram~2592_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2589_combout  & (\ram1|ram~2591_combout )) # (!\ram1|ram~2589_combout  & ((\ram1|ram~2584_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2589_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2591_combout ),
	.datac(\ram1|ram~2584_combout ),
	.datad(\ram1|ram~2589_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2592_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2592 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \ram1|ram~2593 (
// Equation(s):
// \ram1|ram~2593_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2582_combout  & ((\ram1|ram~2592_combout ))) # (!\ram1|ram~2582_combout  & (\ram1|ram~2561_combout )))) # (!\cpu|Mux182~1_combout  & (\ram1|ram~2582_combout ))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~2582_combout ),
	.datac(\ram1|ram~2561_combout ),
	.datad(\ram1|ram~2592_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2593_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2593 .lut_mask = 16'hEC64;
defparam \ram1|ram~2593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneive_lcell_comb \ram1|ram~332feeder (
// Equation(s):
// \ram1|ram~332feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~332feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~332feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~332feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N3
dffeas \ram1|ram~332 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~332 .is_wysiwyg = "true";
defparam \ram1|ram~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \ram1|ram~460 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~460 .is_wysiwyg = "true";
defparam \ram1|ram~460 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \ram1|ram~3674 (
// Equation(s):
// \ram1|ram~3674_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3674_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3674 .lut_mask = 16'h00FF;
defparam \ram1|ram~3674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N27
dffeas \ram1|ram~268 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3674_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~268 .is_wysiwyg = "true";
defparam \ram1|ram~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \ram1|ram~396 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~396 .is_wysiwyg = "true";
defparam \ram1|ram~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \ram1|ram~2598 (
// Equation(s):
// \ram1|ram~2598_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~396_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~268_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~268_q ),
	.datac(\ram1|ram~396_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2598_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2598 .lut_mask = 16'hFA11;
defparam \ram1|ram~2598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \ram1|ram~2599 (
// Equation(s):
// \ram1|ram~2599_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2598_combout  & ((\ram1|ram~460_q ))) # (!\ram1|ram~2598_combout  & (\ram1|ram~332_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2598_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~332_q ),
	.datac(\ram1|ram~460_q ),
	.datad(\ram1|ram~2598_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2599_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2599 .lut_mask = 16'hF588;
defparam \ram1|ram~2599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \ram1|ram~3672 (
// Equation(s):
// \ram1|ram~3672_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3672_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3672 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \ram1|ram~412 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3672_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~412 .is_wysiwyg = "true";
defparam \ram1|ram~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \ram1|ram~476 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~476 .is_wysiwyg = "true";
defparam \ram1|ram~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \ram1|ram~3673 (
// Equation(s):
// \ram1|ram~3673_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3673_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3673 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N3
dffeas \ram1|ram~348 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3673_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~348 .is_wysiwyg = "true";
defparam \ram1|ram~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N13
dffeas \ram1|ram~284 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~284 .is_wysiwyg = "true";
defparam \ram1|ram~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \ram1|ram~2596 (
// Equation(s):
// \ram1|ram~2596_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~348_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~284_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~348_q ),
	.datac(\ram1|ram~284_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2596_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2596 .lut_mask = 16'hBB50;
defparam \ram1|ram~2596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \ram1|ram~2597 (
// Equation(s):
// \ram1|ram~2597_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2596_combout  & ((\ram1|ram~476_q ))) # (!\ram1|ram~2596_combout  & (!\ram1|ram~412_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2596_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~412_q ),
	.datac(\ram1|ram~476_q ),
	.datad(\ram1|ram~2596_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2597_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2597 .lut_mask = 16'hF522;
defparam \ram1|ram~2597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \ram1|ram~2600 (
// Equation(s):
// \ram1|ram~2600_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2597_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (\ram1|ram~2599_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2599_combout ),
	.datad(\ram1|ram~2597_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2600_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2600 .lut_mask = 16'hBA98;
defparam \ram1|ram~2600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \ram1|ram~3676 (
// Equation(s):
// \ram1|ram~3676_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3676_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3676 .lut_mask = 16'h00FF;
defparam \ram1|ram~3676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N17
dffeas \ram1|ram~508 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3676_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~508 .is_wysiwyg = "true";
defparam \ram1|ram~508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \ram1|ram~3675 (
// Equation(s):
// \ram1|ram~3675_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3675_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3675 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \ram1|ram~444 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3675_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~444 .is_wysiwyg = "true";
defparam \ram1|ram~444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \ram1|ram~380feeder (
// Equation(s):
// \ram1|ram~380feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~380feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N29
dffeas \ram1|ram~380 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~380 .is_wysiwyg = "true";
defparam \ram1|ram~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \ram1|ram~316 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~316 .is_wysiwyg = "true";
defparam \ram1|ram~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \ram1|ram~2601 (
// Equation(s):
// \ram1|ram~2601_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~380_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~316_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~380_q ),
	.datac(\ram1|ram~316_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2601_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2601 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \ram1|ram~2602 (
// Equation(s):
// \ram1|ram~2602_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2601_combout  & (!\ram1|ram~508_q )) # (!\ram1|ram~2601_combout  & ((!\ram1|ram~444_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2601_combout ))))

	.dataa(\ram1|ram~508_q ),
	.datab(\ram1|ram~444_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2601_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2602_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2602 .lut_mask = 16'h5F30;
defparam \ram1|ram~2602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \ram1|ram~3671 (
// Equation(s):
// \ram1|ram~3671_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3671_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3671 .lut_mask = 16'h00FF;
defparam \ram1|ram~3671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N5
dffeas \ram1|ram~492 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3671_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~492 .is_wysiwyg = "true";
defparam \ram1|ram~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \ram1|ram~3670 (
// Equation(s):
// \ram1|ram~3670_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3670_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3670 .lut_mask = 16'h00FF;
defparam \ram1|ram~3670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N11
dffeas \ram1|ram~428 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3670_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~428 .is_wysiwyg = "true";
defparam \ram1|ram~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N21
dffeas \ram1|ram~300 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~300 .is_wysiwyg = "true";
defparam \ram1|ram~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \ram1|ram~2594 (
// Equation(s):
// \ram1|ram~2594_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )) # (!\ram1|ram~428_q ))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~300_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~428_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~300_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2594_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2594 .lut_mask = 16'hCC74;
defparam \ram1|ram~2594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
cycloneive_lcell_comb \ram1|ram~3669 (
// Equation(s):
// \ram1|ram~3669_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3669_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3669 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N27
dffeas \ram1|ram~364 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3669_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~364 .is_wysiwyg = "true";
defparam \ram1|ram~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \ram1|ram~2595 (
// Equation(s):
// \ram1|ram~2595_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2594_combout  & (!\ram1|ram~492_q )) # (!\ram1|ram~2594_combout  & ((!\ram1|ram~364_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2594_combout ))))

	.dataa(\ram1|ram~492_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2594_combout ),
	.datad(\ram1|ram~364_q ),
	.cin(gnd),
	.combout(\ram1|ram~2595_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2595 .lut_mask = 16'h707C;
defparam \ram1|ram~2595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \ram1|ram~2603 (
// Equation(s):
// \ram1|ram~2603_combout  = (\ram1|ram~2600_combout  & (((\ram1|ram~2602_combout )) # (!\cpu|Mux186~1_combout ))) # (!\ram1|ram~2600_combout  & (\cpu|Mux186~1_combout  & ((\ram1|ram~2595_combout ))))

	.dataa(\ram1|ram~2600_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2602_combout ),
	.datad(\ram1|ram~2595_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2603_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2603 .lut_mask = 16'hE6A2;
defparam \ram1|ram~2603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \ram1|ram~3704 (
// Equation(s):
// \ram1|ram~3704_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3704_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3704 .lut_mask = 16'h00FF;
defparam \ram1|ram~3704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N25
dffeas \ram1|ram~972 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3704_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~972 .is_wysiwyg = "true";
defparam \ram1|ram~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N15
dffeas \ram1|ram~908 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~908 .is_wysiwyg = "true";
defparam \ram1|ram~908 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \ram1|ram~3703 (
// Equation(s):
// \ram1|ram~3703_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3703_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3703 .lut_mask = 16'h00FF;
defparam \ram1|ram~3703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N31
dffeas \ram1|ram~780 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3703_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~780 .is_wysiwyg = "true";
defparam \ram1|ram~780 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \ram1|ram~844 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~844 .is_wysiwyg = "true";
defparam \ram1|ram~844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \ram1|ram~2629 (
// Equation(s):
// \ram1|ram~2629_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~844_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~780_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~780_q ),
	.datac(\ram1|ram~844_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2629_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2629 .lut_mask = 16'hAAB1;
defparam \ram1|ram~2629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \ram1|ram~2630 (
// Equation(s):
// \ram1|ram~2630_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2629_combout  & (!\ram1|ram~972_q )) # (!\ram1|ram~2629_combout  & ((\ram1|ram~908_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2629_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~972_q ),
	.datac(\ram1|ram~908_q ),
	.datad(\ram1|ram~2629_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2630_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2630 .lut_mask = 16'h77A0;
defparam \ram1|ram~2630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \ram1|ram~3699 (
// Equation(s):
// \ram1|ram~3699_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3699_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3699 .lut_mask = 16'h00FF;
defparam \ram1|ram~3699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N17
dffeas \ram1|ram~940 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3699_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~940 .is_wysiwyg = "true";
defparam \ram1|ram~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \ram1|ram~3702 (
// Equation(s):
// \ram1|ram~3702_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3702_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3702 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N15
dffeas \ram1|ram~1004 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3702_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1004 .is_wysiwyg = "true";
defparam \ram1|ram~1004 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \ram1|ram~3701 (
// Equation(s):
// \ram1|ram~3701_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3701_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3701 .lut_mask = 16'h00FF;
defparam \ram1|ram~3701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N7
dffeas \ram1|ram~812 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3701_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~812 .is_wysiwyg = "true";
defparam \ram1|ram~812 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \ram1|ram~3700 (
// Equation(s):
// \ram1|ram~3700_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3700_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3700 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N15
dffeas \ram1|ram~876 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3700_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~876 .is_wysiwyg = "true";
defparam \ram1|ram~876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \ram1|ram~2627 (
// Equation(s):
// \ram1|ram~2627_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout ) # (!\ram1|ram~876_q )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~812_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~812_q ),
	.datac(\ram1|ram~876_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2627_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2627 .lut_mask = 16'hAA1B;
defparam \ram1|ram~2627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \ram1|ram~2628 (
// Equation(s):
// \ram1|ram~2628_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2627_combout  & ((!\ram1|ram~1004_q ))) # (!\ram1|ram~2627_combout  & (!\ram1|ram~940_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2627_combout ))))

	.dataa(\ram1|ram~940_q ),
	.datab(\ram1|ram~1004_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2627_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2628_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2628 .lut_mask = 16'h3F50;
defparam \ram1|ram~2628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \ram1|ram~2631 (
// Equation(s):
// \ram1|ram~2631_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~2628_combout ))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~2630_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2630_combout ),
	.datad(\ram1|ram~2628_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2631_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2631 .lut_mask = 16'hDC98;
defparam \ram1|ram~2631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \ram1|ram~3695 (
// Equation(s):
// \ram1|ram~3695_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3695_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3695 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \ram1|ram~860 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3695_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~860 .is_wysiwyg = "true";
defparam \ram1|ram~860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneive_lcell_comb \ram1|ram~3698 (
// Equation(s):
// \ram1|ram~3698_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3698_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3698 .lut_mask = 16'h00FF;
defparam \ram1|ram~3698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N31
dffeas \ram1|ram~988 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3698_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~988 .is_wysiwyg = "true";
defparam \ram1|ram~988 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneive_lcell_comb \ram1|ram~3696 (
// Equation(s):
// \ram1|ram~3696_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3696_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3696 .lut_mask = 16'h00FF;
defparam \ram1|ram~3696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N29
dffeas \ram1|ram~924 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3696_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~924 .is_wysiwyg = "true";
defparam \ram1|ram~924 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneive_lcell_comb \ram1|ram~3697 (
// Equation(s):
// \ram1|ram~3697_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3697_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3697 .lut_mask = 16'h00FF;
defparam \ram1|ram~3697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N25
dffeas \ram1|ram~796 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3697_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~796 .is_wysiwyg = "true";
defparam \ram1|ram~796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneive_lcell_comb \ram1|ram~2625 (
// Equation(s):
// \ram1|ram~2625_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~924_q )) # (!\cpu|Mux184~1_combout  & ((!\ram1|ram~796_q )))))

	.dataa(\ram1|ram~924_q ),
	.datab(\ram1|ram~796_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2625_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2625 .lut_mask = 16'hF503;
defparam \ram1|ram~2625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \ram1|ram~2626 (
// Equation(s):
// \ram1|ram~2626_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2625_combout  & ((!\ram1|ram~988_q ))) # (!\ram1|ram~2625_combout  & (!\ram1|ram~860_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2625_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~860_q ),
	.datac(\ram1|ram~988_q ),
	.datad(\ram1|ram~2625_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2626_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2626 .lut_mask = 16'h5F22;
defparam \ram1|ram~2626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneive_lcell_comb \ram1|ram~3705 (
// Equation(s):
// \ram1|ram~3705_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3705_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3705 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N23
dffeas \ram1|ram~892 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3705_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~892 .is_wysiwyg = "true";
defparam \ram1|ram~892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \ram1|ram~1020feeder (
// Equation(s):
// \ram1|ram~1020feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1020feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1020feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1020feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N25
dffeas \ram1|ram~1020 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1020feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1020 .is_wysiwyg = "true";
defparam \ram1|ram~1020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneive_lcell_comb \ram1|ram~3706 (
// Equation(s):
// \ram1|ram~3706_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3706_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3706 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N15
dffeas \ram1|ram~956 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3706_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~956 .is_wysiwyg = "true";
defparam \ram1|ram~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N25
dffeas \ram1|ram~828 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~828 .is_wysiwyg = "true";
defparam \ram1|ram~828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneive_lcell_comb \ram1|ram~2632 (
// Equation(s):
// \ram1|ram~2632_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~956_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~828_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~956_q ),
	.datac(\ram1|ram~828_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2632_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2632 .lut_mask = 16'hBB50;
defparam \ram1|ram~2632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \ram1|ram~2633 (
// Equation(s):
// \ram1|ram~2633_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2632_combout  & ((\ram1|ram~1020_q ))) # (!\ram1|ram~2632_combout  & (!\ram1|ram~892_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2632_combout ))))

	.dataa(\ram1|ram~892_q ),
	.datab(\ram1|ram~1020_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~2632_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2633_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2633 .lut_mask = 16'hCF50;
defparam \ram1|ram~2633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \ram1|ram~2634 (
// Equation(s):
// \ram1|ram~2634_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2631_combout  & ((\ram1|ram~2633_combout ))) # (!\ram1|ram~2631_combout  & (\ram1|ram~2626_combout )))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2631_combout ))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2631_combout ),
	.datac(\ram1|ram~2626_combout ),
	.datad(\ram1|ram~2633_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2634_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2634 .lut_mask = 16'hEC64;
defparam \ram1|ram~2634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N30
cycloneive_lcell_comb \ram1|ram~3687 (
// Equation(s):
// \ram1|ram~3687_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3687_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3687 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N31
dffeas \ram1|ram~732 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3687_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~732 .is_wysiwyg = "true";
defparam \ram1|ram~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \ram1|ram~716 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~716 .is_wysiwyg = "true";
defparam \ram1|ram~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \ram1|ram~2611 (
// Equation(s):
// \ram1|ram~2611_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~732_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~716_q )))))

	.dataa(\ram1|ram~732_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~716_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2611_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2611 .lut_mask = 16'hDD30;
defparam \ram1|ram~2611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N10
cycloneive_lcell_comb \ram1|ram~3686 (
// Equation(s):
// \ram1|ram~3686_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3686_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3686 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N11
dffeas \ram1|ram~748 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3686_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~748 .is_wysiwyg = "true";
defparam \ram1|ram~748 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cycloneive_lcell_comb \ram1|ram~3688 (
// Equation(s):
// \ram1|ram~3688_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3688_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3688 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \ram1|ram~764 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3688_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~764 .is_wysiwyg = "true";
defparam \ram1|ram~764 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \ram1|ram~2612 (
// Equation(s):
// \ram1|ram~2612_combout  = (\ram1|ram~2611_combout  & (((!\cpu|Mux186~1_combout ) # (!\ram1|ram~764_q )))) # (!\ram1|ram~2611_combout  & (!\ram1|ram~748_q  & ((\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~2611_combout ),
	.datab(\ram1|ram~748_q ),
	.datac(\ram1|ram~764_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2612_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2612 .lut_mask = 16'h1BAA;
defparam \ram1|ram~2612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \ram1|ram~620feeder (
// Equation(s):
// \ram1|ram~620feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~620feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~620feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~620feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N5
dffeas \ram1|ram~620 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~620feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~620 .is_wysiwyg = "true";
defparam \ram1|ram~620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \ram1|ram~3679 (
// Equation(s):
// \ram1|ram~3679_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3679_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3679 .lut_mask = 16'h00FF;
defparam \ram1|ram~3679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \ram1|ram~636 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3679_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~636 .is_wysiwyg = "true";
defparam \ram1|ram~636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \ram1|ram~3677 (
// Equation(s):
// \ram1|ram~3677_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3677_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3677 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N15
dffeas \ram1|ram~604 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~604 .is_wysiwyg = "true";
defparam \ram1|ram~604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \ram1|ram~3678 (
// Equation(s):
// \ram1|ram~3678_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3678_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3678 .lut_mask = 16'h00FF;
defparam \ram1|ram~3678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \ram1|ram~588 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3678_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~588 .is_wysiwyg = "true";
defparam \ram1|ram~588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \ram1|ram~2604 (
// Equation(s):
// \ram1|ram~2604_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~604_q )) # (!\cpu|Mux187~1_combout  & ((!\ram1|ram~588_q )))))

	.dataa(\ram1|ram~604_q ),
	.datab(\ram1|ram~588_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2604_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2604 .lut_mask = 16'hF503;
defparam \ram1|ram~2604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \ram1|ram~2605 (
// Equation(s):
// \ram1|ram~2605_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2604_combout  & ((!\ram1|ram~636_q ))) # (!\ram1|ram~2604_combout  & (\ram1|ram~620_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2604_combout ))))

	.dataa(\ram1|ram~620_q ),
	.datab(\ram1|ram~636_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~2604_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2605_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2605 .lut_mask = 16'h3FA0;
defparam \ram1|ram~2605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
cycloneive_lcell_comb \ram1|ram~3683 (
// Equation(s):
// \ram1|ram~3683_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3683_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3683 .lut_mask = 16'h00FF;
defparam \ram1|ram~3683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \ram1|ram~540 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3683_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~540 .is_wysiwyg = "true";
defparam \ram1|ram~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \ram1|ram~3685 (
// Equation(s):
// \ram1|ram~3685_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3685_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3685 .lut_mask = 16'h00FF;
defparam \ram1|ram~3685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \ram1|ram~572 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3685_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~572 .is_wysiwyg = "true";
defparam \ram1|ram~572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \ram1|ram~3684 (
// Equation(s):
// \ram1|ram~3684_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3684_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3684 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \ram1|ram~524 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3684_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~524 .is_wysiwyg = "true";
defparam \ram1|ram~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \ram1|ram~556 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~556 .is_wysiwyg = "true";
defparam \ram1|ram~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \ram1|ram~2608 (
// Equation(s):
// \ram1|ram~2608_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~556_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~524_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~524_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~556_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2608_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2608 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneive_lcell_comb \ram1|ram~2609 (
// Equation(s):
// \ram1|ram~2609_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2608_combout  & ((!\ram1|ram~572_q ))) # (!\ram1|ram~2608_combout  & (!\ram1|ram~540_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2608_combout ))))

	.dataa(\ram1|ram~540_q ),
	.datab(\ram1|ram~572_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\ram1|ram~2608_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2609_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2609 .lut_mask = 16'h3F50;
defparam \ram1|ram~2609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cycloneive_lcell_comb \ram1|ram~3680 (
// Equation(s):
// \ram1|ram~3680_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3680_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3680 .lut_mask = 16'h00FF;
defparam \ram1|ram~3680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N13
dffeas \ram1|ram~668 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3680_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~668 .is_wysiwyg = "true";
defparam \ram1|ram~668 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N25
dffeas \ram1|ram~700 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~700 .is_wysiwyg = "true";
defparam \ram1|ram~700 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneive_lcell_comb \ram1|ram~3682 (
// Equation(s):
// \ram1|ram~3682_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3682_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3682 .lut_mask = 16'h00FF;
defparam \ram1|ram~3682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N17
dffeas \ram1|ram~652 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3682_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~652 .is_wysiwyg = "true";
defparam \ram1|ram~652 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneive_lcell_comb \ram1|ram~3681 (
// Equation(s):
// \ram1|ram~3681_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3681_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3681 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N1
dffeas \ram1|ram~684 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3681_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~684 .is_wysiwyg = "true";
defparam \ram1|ram~684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
cycloneive_lcell_comb \ram1|ram~2606 (
// Equation(s):
// \ram1|ram~2606_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout ) # (!\ram1|ram~684_q )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~652_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~652_q ),
	.datab(\ram1|ram~684_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2606_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2606 .lut_mask = 16'hF035;
defparam \ram1|ram~2606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneive_lcell_comb \ram1|ram~2607 (
// Equation(s):
// \ram1|ram~2607_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2606_combout  & ((\ram1|ram~700_q ))) # (!\ram1|ram~2606_combout  & (!\ram1|ram~668_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2606_combout ))))

	.dataa(\ram1|ram~668_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~700_q ),
	.datad(\ram1|ram~2606_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2607_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2607 .lut_mask = 16'hF344;
defparam \ram1|ram~2607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \ram1|ram~2610 (
// Equation(s):
// \ram1|ram~2610_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2607_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~2609_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2609_combout ),
	.datad(\ram1|ram~2607_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2610_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2610 .lut_mask = 16'hBA98;
defparam \ram1|ram~2610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \ram1|ram~2613 (
// Equation(s):
// \ram1|ram~2613_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2610_combout  & (\ram1|ram~2612_combout )) # (!\ram1|ram~2610_combout  & ((\ram1|ram~2605_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2610_combout ))))

	.dataa(\ram1|ram~2612_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2605_combout ),
	.datad(\ram1|ram~2610_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2613_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2613 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N18
cycloneive_lcell_comb \ram1|ram~220feeder (
// Equation(s):
// \ram1|ram~220feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~220feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \ram1|ram~220 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~220 .is_wysiwyg = "true";
defparam \ram1|ram~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \ram1|ram~252 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~252 .is_wysiwyg = "true";
defparam \ram1|ram~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N26
cycloneive_lcell_comb \ram1|ram~3694 (
// Equation(s):
// \ram1|ram~3694_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3694_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3694 .lut_mask = 16'h00FF;
defparam \ram1|ram~3694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N27
dffeas \ram1|ram~236 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3694_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~236 .is_wysiwyg = "true";
defparam \ram1|ram~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N11
dffeas \ram1|ram~204 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~204 .is_wysiwyg = "true";
defparam \ram1|ram~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \ram1|ram~2621 (
// Equation(s):
// \ram1|ram~2621_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )) # (!\ram1|ram~236_q ))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~204_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~236_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~204_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2621_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2621 .lut_mask = 16'hCC74;
defparam \ram1|ram~2621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \ram1|ram~2622 (
// Equation(s):
// \ram1|ram~2622_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2621_combout  & ((\ram1|ram~252_q ))) # (!\ram1|ram~2621_combout  & (\ram1|ram~220_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2621_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~220_q ),
	.datac(\ram1|ram~252_q ),
	.datad(\ram1|ram~2621_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2622_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2622 .lut_mask = 16'hF588;
defparam \ram1|ram~2622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \ram1|ram~3689 (
// Equation(s):
// \ram1|ram~3689_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3689_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3689 .lut_mask = 16'h00FF;
defparam \ram1|ram~3689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \ram1|ram~172 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3689_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~172 .is_wysiwyg = "true";
defparam \ram1|ram~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N23
dffeas \ram1|ram~188 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~188 .is_wysiwyg = "true";
defparam \ram1|ram~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \ram1|ram~3690 (
// Equation(s):
// \ram1|ram~3690_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3690_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3690 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \ram1|ram~140 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3690_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~140 .is_wysiwyg = "true";
defparam \ram1|ram~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N25
dffeas \ram1|ram~156 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~156 .is_wysiwyg = "true";
defparam \ram1|ram~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \ram1|ram~2614 (
// Equation(s):
// \ram1|ram~2614_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~156_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~140_q ))))

	.dataa(\ram1|ram~140_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~156_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2614_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2614 .lut_mask = 16'hFC11;
defparam \ram1|ram~2614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \ram1|ram~2615 (
// Equation(s):
// \ram1|ram~2615_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2614_combout  & ((\ram1|ram~188_q ))) # (!\ram1|ram~2614_combout  & (!\ram1|ram~172_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2614_combout ))))

	.dataa(\ram1|ram~172_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~188_q ),
	.datad(\ram1|ram~2614_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2615_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2615 .lut_mask = 16'hF344;
defparam \ram1|ram~2615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneive_lcell_comb \ram1|ram~92feeder (
// Equation(s):
// \ram1|ram~92feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~92feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N23
dffeas \ram1|ram~92 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~92 .is_wysiwyg = "true";
defparam \ram1|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N15
dffeas \ram1|ram~124 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~124 .is_wysiwyg = "true";
defparam \ram1|ram~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \ram1|ram~3691 (
// Equation(s):
// \ram1|ram~3691_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3691_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3691 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N31
dffeas \ram1|ram~76 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3691_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~76 .is_wysiwyg = "true";
defparam \ram1|ram~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N29
dffeas \ram1|ram~108 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~108 .is_wysiwyg = "true";
defparam \ram1|ram~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneive_lcell_comb \ram1|ram~2616 (
// Equation(s):
// \ram1|ram~2616_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~108_q ))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~76_q ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~76_q ),
	.datac(\ram1|ram~108_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2616_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2616 .lut_mask = 16'hFA11;
defparam \ram1|ram~2616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneive_lcell_comb \ram1|ram~2617 (
// Equation(s):
// \ram1|ram~2617_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2616_combout  & ((\ram1|ram~124_q ))) # (!\ram1|ram~2616_combout  & (\ram1|ram~92_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2616_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~92_q ),
	.datac(\ram1|ram~124_q ),
	.datad(\ram1|ram~2616_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2617_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2617 .lut_mask = 16'hF588;
defparam \ram1|ram~2617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneive_lcell_comb \ram1|ram~3692 (
// Equation(s):
// \ram1|ram~3692_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux191~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3692_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3692 .lut_mask = 16'h00FF;
defparam \ram1|ram~3692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N27
dffeas \ram1|ram~44 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3692_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~44 .is_wysiwyg = "true";
defparam \ram1|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \ram1|ram~60 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~60 .is_wysiwyg = "true";
defparam \ram1|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \ram1|ram~3693 (
// Equation(s):
// \ram1|ram~3693_combout  = !\cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3693_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3693 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \ram1|ram~12 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3693_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~12 .is_wysiwyg = "true";
defparam \ram1|ram~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \ram1|ram~28 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux191~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~28 .is_wysiwyg = "true";
defparam \ram1|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \ram1|ram~2618 (
// Equation(s):
// \ram1|ram~2618_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~28_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~12_q ))))

	.dataa(\ram1|ram~12_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~28_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2618_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2618 .lut_mask = 16'hFC11;
defparam \ram1|ram~2618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneive_lcell_comb \ram1|ram~2619 (
// Equation(s):
// \ram1|ram~2619_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2618_combout  & ((\ram1|ram~60_q ))) # (!\ram1|ram~2618_combout  & (!\ram1|ram~44_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2618_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~44_q ),
	.datac(\ram1|ram~60_q ),
	.datad(\ram1|ram~2618_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2619_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2619 .lut_mask = 16'hF522;
defparam \ram1|ram~2619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneive_lcell_comb \ram1|ram~2620 (
// Equation(s):
// \ram1|ram~2620_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~2617_combout )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~2619_combout )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2617_combout ),
	.datad(\ram1|ram~2619_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2620_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2620 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \ram1|ram~2623 (
// Equation(s):
// \ram1|ram~2623_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2620_combout  & (\ram1|ram~2622_combout )) # (!\ram1|ram~2620_combout  & ((\ram1|ram~2615_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2620_combout ))))

	.dataa(\ram1|ram~2622_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2615_combout ),
	.datad(\ram1|ram~2620_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2623_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2623 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \ram1|ram~2624 (
// Equation(s):
// \ram1|ram~2624_combout  = (\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout ) # ((\ram1|ram~2613_combout )))) # (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & ((\ram1|ram~2623_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2613_combout ),
	.datad(\ram1|ram~2623_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2624_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2624 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \ram1|ram~2635 (
// Equation(s):
// \ram1|ram~2635_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2624_combout  & ((\ram1|ram~2634_combout ))) # (!\ram1|ram~2624_combout  & (\ram1|ram~2603_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2624_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2603_combout ),
	.datac(\ram1|ram~2634_combout ),
	.datad(\ram1|ram~2624_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2635_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2635 .lut_mask = 16'hF588;
defparam \ram1|ram~2635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \data_in[12]~16 (
// Equation(s):
// \data_in[12]~16_combout  = (\data_in[4]~40_combout  & ((\ram1|ram~2635_combout ) # ((\data_in[4]~6_combout  & \ram1|ram~2593_combout )))) # (!\data_in[4]~40_combout  & (\data_in[4]~6_combout  & (\ram1|ram~2593_combout )))

	.dataa(\data_in[4]~40_combout ),
	.datab(\data_in[4]~6_combout ),
	.datac(\ram1|ram~2593_combout ),
	.datad(\ram1|ram~2635_combout ),
	.cin(gnd),
	.combout(\data_in[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[12]~16 .lut_mask = 16'hEAC0;
defparam \data_in[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \data_in[12]~18 (
// Equation(s):
// \data_in[12]~18_combout  = (\data_in[13]~41_combout ) # (\data_in[12]~16_combout )

	.dataa(gnd),
	.datab(\data_in[13]~41_combout ),
	.datac(gnd),
	.datad(\data_in[12]~16_combout ),
	.cin(gnd),
	.combout(\data_in[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[12]~18 .lut_mask = 16'hFFCC;
defparam \data_in[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \cpu|Mux131~0 (
// Equation(s):
// \cpu|Mux131~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[12]~18_combout ))) # (!\cpu|state [3] & (\cpu|Mux223~3_combout )))) # (!\cpu|state [2] & (((\data_in[12]~18_combout ))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux223~3_combout ),
	.datad(\data_in[12]~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux131~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux131~0 .lut_mask = 16'hFD20;
defparam \cpu|Mux131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \cpu|regbank[3][12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][12] .is_wysiwyg = "true";
defparam \cpu|regbank[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \cpu|Mux147~2 (
// Equation(s):
// \cpu|Mux147~2_combout  = (\cpu|ir [3] & ((\cpu|regbank[1][12]~q ) # ((\cpu|ir [4])))) # (!\cpu|ir [3] & (((\cpu|regbank[0][12]~q  & !\cpu|ir [4]))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|regbank[1][12]~q ),
	.datac(\cpu|regbank[0][12]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux147~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux147~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux147~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \cpu|Mux147~3 (
// Equation(s):
// \cpu|Mux147~3_combout  = (\cpu|ir [4] & ((\cpu|Mux147~2_combout  & (\cpu|regbank[3][12]~q )) # (!\cpu|Mux147~2_combout  & ((\cpu|regbank[2][12]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux147~2_combout ))))

	.dataa(\cpu|ir [4]),
	.datab(\cpu|regbank[3][12]~q ),
	.datac(\cpu|regbank[2][12]~q ),
	.datad(\cpu|Mux147~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux147~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux147~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux147~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \cpu|Add4~59 (
// Equation(s):
// \cpu|Add4~59_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux147~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux147~3_combout ))))

	.dataa(\cpu|Mux147~3_combout ),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|Mux147~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~59 .lut_mask = 16'h1ED2;
defparam \cpu|Add4~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \cpu|Add4~60 (
// Equation(s):
// \cpu|Add4~60_combout  = (\cpu|ir [11] & (\cpu|ir [6])) # (!\cpu|ir [11] & ((\cpu|Mux163~4_combout )))

	.dataa(gnd),
	.datab(\cpu|ir [6]),
	.datac(\cpu|Mux163~4_combout ),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~60 .lut_mask = 16'hCCF0;
defparam \cpu|Add4~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \cpu|Add4~61 (
// Equation(s):
// \cpu|Add4~61_combout  = (\cpu|Add4~59_combout  & ((\cpu|Add4~60_combout  & (!\cpu|Add4~52 )) # (!\cpu|Add4~60_combout  & ((\cpu|Add4~52 ) # (GND))))) # (!\cpu|Add4~59_combout  & ((\cpu|Add4~60_combout  & (\cpu|Add4~52  & VCC)) # (!\cpu|Add4~60_combout  & 
// (!\cpu|Add4~52 ))))
// \cpu|Add4~62  = CARRY((\cpu|Add4~59_combout  & ((!\cpu|Add4~52 ) # (!\cpu|Add4~60_combout ))) # (!\cpu|Add4~59_combout  & (!\cpu|Add4~60_combout  & !\cpu|Add4~52 )))

	.dataa(\cpu|Add4~59_combout ),
	.datab(\cpu|Add4~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~52 ),
	.combout(\cpu|Add4~61_combout ),
	.cout(\cpu|Add4~62 ));
// synopsys translate_off
defparam \cpu|Add4~61 .lut_mask = 16'h692B;
defparam \cpu|Add4~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \cpu|Mux223~0 (
// Equation(s):
// \cpu|Mux223~0_combout  = (!\cpu|ir [9] & (\cpu|Mux147~4_combout  $ (\cpu|Mux163~4_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux147~4_combout ),
	.datac(\cpu|Mux163~4_combout ),
	.datad(\cpu|ir [9]),
	.cin(gnd),
	.combout(\cpu|Mux223~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux223~0 .lut_mask = 16'h003C;
defparam \cpu|Mux223~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \cpu|Mux223~1 (
// Equation(s):
// \cpu|Mux223~1_combout  = (\cpu|ir [11] & (((!\cpu|Mux231~2_combout )))) # (!\cpu|ir [11] & ((\cpu|Mux147~4_combout  & ((\cpu|Mux163~4_combout ) # (\cpu|Mux231~2_combout ))) # (!\cpu|Mux147~4_combout  & (\cpu|Mux163~4_combout  & \cpu|Mux231~2_combout ))))

	.dataa(\cpu|Mux147~4_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux163~4_combout ),
	.datad(\cpu|Mux231~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux223~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux223~1 .lut_mask = 16'h32EC;
defparam \cpu|Mux223~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \cpu|Mux223~2 (
// Equation(s):
// \cpu|Mux223~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux223~1_combout  & ((\cpu|Mux223~0_combout ))) # (!\cpu|Mux223~1_combout  & (\cpu|Mux147~4_combout )))) # (!\cpu|Mux231~3_combout  & (((\cpu|Mux223~1_combout ))))

	.dataa(\cpu|Mux147~4_combout ),
	.datab(\cpu|Mux231~3_combout ),
	.datac(\cpu|Mux223~0_combout ),
	.datad(\cpu|Mux223~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux223~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux223~2 .lut_mask = 16'hF388;
defparam \cpu|Mux223~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \cpu|Mux223~3 (
// Equation(s):
// \cpu|Mux223~3_combout  = (\cpu|Mux231~6_combout  & (\cpu|Add4~61_combout )) # (!\cpu|Mux231~6_combout  & ((\cpu|Mux223~2_combout )))

	.dataa(\cpu|Mux231~6_combout ),
	.datab(gnd),
	.datac(\cpu|Add4~61_combout ),
	.datad(\cpu|Mux223~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux223~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux223~3 .lut_mask = 16'hF5A0;
defparam \cpu|Mux223~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \cpu|Add3~24 (
// Equation(s):
// \cpu|Add3~24_combout  = ((\cpu|regbank[7][12]~q  $ (\cpu|state [0] $ (\cpu|Add3~23 )))) # (GND)
// \cpu|Add3~25  = CARRY((\cpu|regbank[7][12]~q  & ((!\cpu|Add3~23 ) # (!\cpu|state [0]))) # (!\cpu|regbank[7][12]~q  & (!\cpu|state [0] & !\cpu|Add3~23 )))

	.dataa(\cpu|regbank[7][12]~q ),
	.datab(\cpu|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~23 ),
	.combout(\cpu|Add3~24_combout ),
	.cout(\cpu|Add3~25 ));
// synopsys translate_off
defparam \cpu|Add3~24 .lut_mask = 16'h962B;
defparam \cpu|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \cpu|regbank[7][12]~12 (
// Equation(s):
// \cpu|regbank[7][12]~12_combout  = (\cpu|state [2] & (\cpu|Mux223~3_combout )) # (!\cpu|state [2] & ((\cpu|Add3~24_combout )))

	.dataa(\cpu|state [2]),
	.datab(\cpu|Mux223~3_combout ),
	.datac(gnd),
	.datad(\cpu|Add3~24_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][12]~12 .lut_mask = 16'hDD88;
defparam \cpu|regbank[7][12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \cpu|regbank[7][14]~40 (
// Equation(s):
// \cpu|regbank[7][14]~40_combout  = \cpu|state [3] $ (!\cpu|state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|state [3]),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|regbank[7][14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][14]~40 .lut_mask = 16'hF00F;
defparam \cpu|regbank[7][14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \cpu|regbank[7][12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][12]~12_combout ),
	.asdata(\data_in[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][14]~40_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][12] .is_wysiwyg = "true";
defparam \cpu|regbank[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \cpu|Add3~26 (
// Equation(s):
// \cpu|Add3~26_combout  = (\cpu|regbank[7][13]~q  & ((\cpu|state [0] & (!\cpu|Add3~25 )) # (!\cpu|state [0] & (\cpu|Add3~25  & VCC)))) # (!\cpu|regbank[7][13]~q  & ((\cpu|state [0] & ((\cpu|Add3~25 ) # (GND))) # (!\cpu|state [0] & (!\cpu|Add3~25 ))))
// \cpu|Add3~27  = CARRY((\cpu|regbank[7][13]~q  & (\cpu|state [0] & !\cpu|Add3~25 )) # (!\cpu|regbank[7][13]~q  & ((\cpu|state [0]) # (!\cpu|Add3~25 ))))

	.dataa(\cpu|regbank[7][13]~q ),
	.datab(\cpu|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~25 ),
	.combout(\cpu|Add3~26_combout ),
	.cout(\cpu|Add3~27 ));
// synopsys translate_off
defparam \cpu|Add3~26 .lut_mask = 16'h694D;
defparam \cpu|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \cpu|Add4~58 (
// Equation(s):
// \cpu|Add4~58_combout  = (\cpu|ir [11] & ((\cpu|ir [6]))) # (!\cpu|ir [11] & (\cpu|Mux162~4_combout ))

	.dataa(\cpu|Mux162~4_combout ),
	.datab(\cpu|ir [6]),
	.datac(gnd),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~58 .lut_mask = 16'hCCAA;
defparam \cpu|Add4~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \cpu|regbank[4][13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux130~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][13] .is_wysiwyg = "true";
defparam \cpu|regbank[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \cpu|Mux146~0 (
// Equation(s):
// \cpu|Mux146~0_combout  = (\cpu|ir [3] & (((\cpu|ir [4])))) # (!\cpu|ir [3] & ((\cpu|ir [4] & (\cpu|regbank[6][13]~q )) # (!\cpu|ir [4] & ((\cpu|regbank[4][13]~q )))))

	.dataa(\cpu|regbank[6][13]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[4][13]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux146~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux146~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \cpu|regbank[5][13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux130~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][13] .is_wysiwyg = "true";
defparam \cpu|regbank[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \cpu|Mux146~1 (
// Equation(s):
// \cpu|Mux146~1_combout  = (\cpu|Mux146~0_combout  & ((\cpu|regbank[7][13]~q ) # ((!\cpu|ir [3])))) # (!\cpu|Mux146~0_combout  & (((\cpu|regbank[5][13]~q  & \cpu|ir [3]))))

	.dataa(\cpu|Mux146~0_combout ),
	.datab(\cpu|regbank[7][13]~q ),
	.datac(\cpu|regbank[5][13]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux146~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux146~1 .lut_mask = 16'hD8AA;
defparam \cpu|Mux146~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \cpu|Add4~57 (
// Equation(s):
// \cpu|Add4~57_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & (\cpu|Mux146~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux146~3_combout )))))

	.dataa(\cpu|Add4~0_combout ),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux146~1_combout ),
	.datad(\cpu|Mux146~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~57 .lut_mask = 16'h596A;
defparam \cpu|Add4~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \cpu|Add4~63 (
// Equation(s):
// \cpu|Add4~63_combout  = ((\cpu|Add4~58_combout  $ (\cpu|Add4~57_combout  $ (\cpu|Add4~62 )))) # (GND)
// \cpu|Add4~64  = CARRY((\cpu|Add4~58_combout  & ((!\cpu|Add4~62 ) # (!\cpu|Add4~57_combout ))) # (!\cpu|Add4~58_combout  & (!\cpu|Add4~57_combout  & !\cpu|Add4~62 )))

	.dataa(\cpu|Add4~58_combout ),
	.datab(\cpu|Add4~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~62 ),
	.combout(\cpu|Add4~63_combout ),
	.cout(\cpu|Add4~64 ));
// synopsys translate_off
defparam \cpu|Add4~63 .lut_mask = 16'h962B;
defparam \cpu|Add4~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \cpu|Mux222~3 (
// Equation(s):
// \cpu|Mux222~3_combout  = (\cpu|Mux231~6_combout  & ((\cpu|Add4~63_combout ))) # (!\cpu|Mux231~6_combout  & (\cpu|Mux222~2_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux231~6_combout ),
	.datac(\cpu|Mux222~2_combout ),
	.datad(\cpu|Add4~63_combout ),
	.cin(gnd),
	.combout(\cpu|Mux222~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux222~3 .lut_mask = 16'hFC30;
defparam \cpu|Mux222~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \cpu|regbank[7][13]~13 (
// Equation(s):
// \cpu|regbank[7][13]~13_combout  = (\cpu|state [2] & ((\cpu|Mux222~3_combout ))) # (!\cpu|state [2] & (\cpu|Add3~26_combout ))

	.dataa(\cpu|Add3~26_combout ),
	.datab(\cpu|state [2]),
	.datac(gnd),
	.datad(\cpu|Mux222~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][13]~13 .lut_mask = 16'hEE22;
defparam \cpu|regbank[7][13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N7
dffeas \cpu|regbank[7][13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][13]~13_combout ),
	.asdata(\data_in[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][14]~40_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][13] .is_wysiwyg = "true";
defparam \cpu|regbank[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \cpu|Mux162~0 (
// Equation(s):
// \cpu|Mux162~0_combout  = (\cpu|ir [7] & (((\cpu|ir [6])))) # (!\cpu|ir [7] & ((\cpu|ir [6] & ((\cpu|regbank[5][13]~q ))) # (!\cpu|ir [6] & (\cpu|regbank[4][13]~q ))))

	.dataa(\cpu|regbank[4][13]~q ),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[5][13]~q ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux162~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux162~0 .lut_mask = 16'hFC22;
defparam \cpu|Mux162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \cpu|Mux162~1 (
// Equation(s):
// \cpu|Mux162~1_combout  = (\cpu|ir [7] & ((\cpu|Mux162~0_combout  & ((\cpu|regbank[7][13]~q ))) # (!\cpu|Mux162~0_combout  & (\cpu|regbank[6][13]~q )))) # (!\cpu|ir [7] & (((\cpu|Mux162~0_combout ))))

	.dataa(\cpu|regbank[6][13]~q ),
	.datab(\cpu|regbank[7][13]~q ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|Mux162~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux162~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux162~1 .lut_mask = 16'hCFA0;
defparam \cpu|Mux162~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \cpu|Mux162~4 (
// Equation(s):
// \cpu|Mux162~4_combout  = (\cpu|ir [8] & ((\cpu|Mux162~1_combout ))) # (!\cpu|ir [8] & (\cpu|Mux162~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir [8]),
	.datac(\cpu|Mux162~3_combout ),
	.datad(\cpu|Mux162~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux162~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux162~4 .lut_mask = 16'hFC30;
defparam \cpu|Mux162~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \cpu|Mux190~0 (
// Equation(s):
// \cpu|Mux190~0_combout  = (\cpu|Mux189~0_combout  & (((\cpu|Mux162~4_combout )))) # (!\cpu|Mux189~0_combout  & (!\cpu|state [1] & ((\cpu|Mux146~4_combout ))))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|state [1]),
	.datac(\cpu|Mux162~4_combout ),
	.datad(\cpu|Mux146~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux190~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux190~0 .lut_mask = 16'hB1A0;
defparam \cpu|Mux190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \ram1|ram~1629feeder (
// Equation(s):
// \ram1|ram~1629feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1629feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1629feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1629feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \ram1|ram~1629 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1629feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1629 .is_wysiwyg = "true";
defparam \ram1|ram~1629 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \ram1|ram~1613 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1613 .is_wysiwyg = "true";
defparam \ram1|ram~1613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \ram1|ram~2342 (
// Equation(s):
// \ram1|ram~2342_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1629_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1613_q )))))

	.dataa(\ram1|ram~1629_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1613_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2342_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2342 .lut_mask = 16'hEE30;
defparam \ram1|ram~2342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \ram1|ram~1661feeder (
// Equation(s):
// \ram1|ram~1661feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1661feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1661feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1661feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N21
dffeas \ram1|ram~1661 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1661 .is_wysiwyg = "true";
defparam \ram1|ram~1661 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \ram1|ram~1645 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1645 .is_wysiwyg = "true";
defparam \ram1|ram~1645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \ram1|ram~2343 (
// Equation(s):
// \ram1|ram~2343_combout  = (\ram1|ram~2342_combout  & ((\ram1|ram~1661_q ) # ((!\cpu|Mux186~1_combout )))) # (!\ram1|ram~2342_combout  & (((\ram1|ram~1645_q  & \cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~2342_combout ),
	.datab(\ram1|ram~1661_q ),
	.datac(\ram1|ram~1645_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2343_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2343 .lut_mask = 16'hD8AA;
defparam \ram1|ram~2343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
cycloneive_lcell_comb \ram1|ram~1693feeder (
// Equation(s):
// \ram1|ram~1693feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1693feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1693feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1693feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N3
dffeas \ram1|ram~1693 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1693 .is_wysiwyg = "true";
defparam \ram1|ram~1693 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \ram1|ram~1725 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1725 .is_wysiwyg = "true";
defparam \ram1|ram~1725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \ram1|ram~1709feeder (
// Equation(s):
// \ram1|ram~1709feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1709feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1709feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1709feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \ram1|ram~1709 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1709 .is_wysiwyg = "true";
defparam \ram1|ram~1709 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \ram1|ram~1677 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1677 .is_wysiwyg = "true";
defparam \ram1|ram~1677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \ram1|ram~2344 (
// Equation(s):
// \ram1|ram~2344_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1709_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1677_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1709_q ),
	.datac(\ram1|ram~1677_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2344_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2344 .lut_mask = 16'hEE50;
defparam \ram1|ram~2344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \ram1|ram~2345 (
// Equation(s):
// \ram1|ram~2345_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2344_combout  & ((\ram1|ram~1725_q ))) # (!\ram1|ram~2344_combout  & (\ram1|ram~1693_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2344_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1693_q ),
	.datac(\ram1|ram~1725_q ),
	.datad(\ram1|ram~2344_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2345_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2345 .lut_mask = 16'hF588;
defparam \ram1|ram~2345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \ram1|ram~1565feeder (
// Equation(s):
// \ram1|ram~1565feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1565feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1565feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1565feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \ram1|ram~1565 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1565 .is_wysiwyg = "true";
defparam \ram1|ram~1565 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \ram1|ram~1597 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1597 .is_wysiwyg = "true";
defparam \ram1|ram~1597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cycloneive_lcell_comb \ram1|ram~1581feeder (
// Equation(s):
// \ram1|ram~1581feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1581feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1581feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1581feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N17
dffeas \ram1|ram~1581 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1581feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1581 .is_wysiwyg = "true";
defparam \ram1|ram~1581 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \ram1|ram~1549 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1549 .is_wysiwyg = "true";
defparam \ram1|ram~1549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \ram1|ram~2346 (
// Equation(s):
// \ram1|ram~2346_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1581_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1549_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1581_q ),
	.datac(\ram1|ram~1549_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2346_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2346 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \ram1|ram~2347 (
// Equation(s):
// \ram1|ram~2347_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2346_combout  & ((\ram1|ram~1597_q ))) # (!\ram1|ram~2346_combout  & (\ram1|ram~1565_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2346_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1565_q ),
	.datac(\ram1|ram~1597_q ),
	.datad(\ram1|ram~2346_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2347_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2347 .lut_mask = 16'hF588;
defparam \ram1|ram~2347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \ram1|ram~2348 (
// Equation(s):
// \ram1|ram~2348_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~2345_combout )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~2347_combout )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2345_combout ),
	.datad(\ram1|ram~2347_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2348_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2348 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \ram1|ram~1773feeder (
// Equation(s):
// \ram1|ram~1773feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1773feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1773feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1773feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \ram1|ram~1773 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1773 .is_wysiwyg = "true";
defparam \ram1|ram~1773 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \ram1|ram~1789 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1789 .is_wysiwyg = "true";
defparam \ram1|ram~1789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \ram1|ram~1757feeder (
// Equation(s):
// \ram1|ram~1757feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1757feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1757feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1757feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \ram1|ram~1757 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1757 .is_wysiwyg = "true";
defparam \ram1|ram~1757 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \ram1|ram~1741 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1741 .is_wysiwyg = "true";
defparam \ram1|ram~1741 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \ram1|ram~2349 (
// Equation(s):
// \ram1|ram~2349_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1757_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1741_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1757_q ),
	.datac(\ram1|ram~1741_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2349_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2349 .lut_mask = 16'hEE50;
defparam \ram1|ram~2349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \ram1|ram~2350 (
// Equation(s):
// \ram1|ram~2350_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2349_combout  & ((\ram1|ram~1789_q ))) # (!\ram1|ram~2349_combout  & (\ram1|ram~1773_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2349_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1773_q ),
	.datac(\ram1|ram~1789_q ),
	.datad(\ram1|ram~2349_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2350_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2350 .lut_mask = 16'hF588;
defparam \ram1|ram~2350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \ram1|ram~2351 (
// Equation(s):
// \ram1|ram~2351_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2348_combout  & ((\ram1|ram~2350_combout ))) # (!\ram1|ram~2348_combout  & (\ram1|ram~2343_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2348_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2343_combout ),
	.datac(\ram1|ram~2348_combout ),
	.datad(\ram1|ram~2350_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2351_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2351 .lut_mask = 16'hF858;
defparam \ram1|ram~2351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \ram1|ram~2045feeder (
// Equation(s):
// \ram1|ram~2045feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2045feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2045feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2045feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \ram1|ram~2045 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2045feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2045 .is_wysiwyg = "true";
defparam \ram1|ram~2045 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N5
dffeas \ram1|ram~1917 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1917 .is_wysiwyg = "true";
defparam \ram1|ram~1917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \ram1|ram~1981feeder (
// Equation(s):
// \ram1|ram~1981feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1981feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1981feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1981feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \ram1|ram~1981 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1981feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1981 .is_wysiwyg = "true";
defparam \ram1|ram~1981 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N7
dffeas \ram1|ram~1853 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1853 .is_wysiwyg = "true";
defparam \ram1|ram~1853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneive_lcell_comb \ram1|ram~2380 (
// Equation(s):
// \ram1|ram~2380_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1981_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1853_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1981_q ),
	.datac(\ram1|ram~1853_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2380_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2380 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneive_lcell_comb \ram1|ram~2381 (
// Equation(s):
// \ram1|ram~2381_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2380_combout  & (\ram1|ram~2045_q )) # (!\ram1|ram~2380_combout  & ((\ram1|ram~1917_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2380_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2045_q ),
	.datac(\ram1|ram~1917_q ),
	.datad(\ram1|ram~2380_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2381_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2381 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \ram1|ram~1885feeder (
// Equation(s):
// \ram1|ram~1885feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1885feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1885feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1885feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \ram1|ram~1885 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1885feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1885 .is_wysiwyg = "true";
defparam \ram1|ram~1885 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \ram1|ram~2013 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2013 .is_wysiwyg = "true";
defparam \ram1|ram~2013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \ram1|ram~1949feeder (
// Equation(s):
// \ram1|ram~1949feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1949feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1949feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1949feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \ram1|ram~1949 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1949 .is_wysiwyg = "true";
defparam \ram1|ram~1949 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \ram1|ram~1821 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1821 .is_wysiwyg = "true";
defparam \ram1|ram~1821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \ram1|ram~2373 (
// Equation(s):
// \ram1|ram~2373_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1949_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1821_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1949_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1821_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2373_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2373 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \ram1|ram~2374 (
// Equation(s):
// \ram1|ram~2374_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2373_combout  & ((\ram1|ram~2013_q ))) # (!\ram1|ram~2373_combout  & (\ram1|ram~1885_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2373_combout ))))

	.dataa(\ram1|ram~1885_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2013_q ),
	.datad(\ram1|ram~2373_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2374_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2374 .lut_mask = 16'hF388;
defparam \ram1|ram~2374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \ram1|ram~1965feeder (
// Equation(s):
// \ram1|ram~1965feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1965feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1965feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1965feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \ram1|ram~1965 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1965feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1965 .is_wysiwyg = "true";
defparam \ram1|ram~1965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneive_lcell_comb \ram1|ram~2029feeder (
// Equation(s):
// \ram1|ram~2029feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2029feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2029feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~2029feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N23
dffeas \ram1|ram~2029 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2029feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2029 .is_wysiwyg = "true";
defparam \ram1|ram~2029 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \ram1|ram~1837feeder (
// Equation(s):
// \ram1|ram~1837feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1837feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1837feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1837feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \ram1|ram~1837 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1837feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1837 .is_wysiwyg = "true";
defparam \ram1|ram~1837 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \ram1|ram~1901 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1901 .is_wysiwyg = "true";
defparam \ram1|ram~1901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \ram1|ram~2375 (
// Equation(s):
// \ram1|ram~2375_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~1901_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~1837_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1837_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1901_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2375_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2375 .lut_mask = 16'hCCE2;
defparam \ram1|ram~2375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \ram1|ram~2376 (
// Equation(s):
// \ram1|ram~2376_combout  = (\ram1|ram~2375_combout  & (((\ram1|ram~2029_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2375_combout  & (\ram1|ram~1965_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1965_q ),
	.datab(\ram1|ram~2029_q ),
	.datac(\ram1|ram~2375_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2376_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2376 .lut_mask = 16'hCAF0;
defparam \ram1|ram~2376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \ram1|ram~1933feeder (
// Equation(s):
// \ram1|ram~1933feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1933feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1933feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1933feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \ram1|ram~1933 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1933feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1933 .is_wysiwyg = "true";
defparam \ram1|ram~1933 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \ram1|ram~1997 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1997 .is_wysiwyg = "true";
defparam \ram1|ram~1997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \ram1|ram~1869feeder (
// Equation(s):
// \ram1|ram~1869feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1869feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1869feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1869feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \ram1|ram~1869 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1869 .is_wysiwyg = "true";
defparam \ram1|ram~1869 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \ram1|ram~1805 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1805 .is_wysiwyg = "true";
defparam \ram1|ram~1805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \ram1|ram~2377 (
// Equation(s):
// \ram1|ram~2377_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1869_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1805_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1869_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1805_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2377_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2377 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \ram1|ram~2378 (
// Equation(s):
// \ram1|ram~2378_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2377_combout  & ((\ram1|ram~1997_q ))) # (!\ram1|ram~2377_combout  & (\ram1|ram~1933_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2377_combout ))))

	.dataa(\ram1|ram~1933_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1997_q ),
	.datad(\ram1|ram~2377_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2378_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2378 .lut_mask = 16'hF388;
defparam \ram1|ram~2378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \ram1|ram~2379 (
// Equation(s):
// \ram1|ram~2379_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~2376_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & ((\ram1|ram~2378_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2376_combout ),
	.datad(\ram1|ram~2378_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2379_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2379 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \ram1|ram~2382 (
// Equation(s):
// \ram1|ram~2382_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2379_combout  & (\ram1|ram~2381_combout )) # (!\ram1|ram~2379_combout  & ((\ram1|ram~2374_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2379_combout ))))

	.dataa(\ram1|ram~2381_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2374_combout ),
	.datad(\ram1|ram~2379_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2382_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2382 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \ram1|ram~1469feeder (
// Equation(s):
// \ram1|ram~1469feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1469feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1469feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1469feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \ram1|ram~1469 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1469 .is_wysiwyg = "true";
defparam \ram1|ram~1469 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \ram1|ram~1533 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1533 .is_wysiwyg = "true";
defparam \ram1|ram~1533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \ram1|ram~1405feeder (
// Equation(s):
// \ram1|ram~1405feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1405feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1405feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1405feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \ram1|ram~1405 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1405 .is_wysiwyg = "true";
defparam \ram1|ram~1405 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \ram1|ram~1341 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1341 .is_wysiwyg = "true";
defparam \ram1|ram~1341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \ram1|ram~2359 (
// Equation(s):
// \ram1|ram~2359_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1405_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1341_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1405_q ),
	.datac(\ram1|ram~1341_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2359_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2359 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \ram1|ram~2360 (
// Equation(s):
// \ram1|ram~2360_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2359_combout  & ((\ram1|ram~1533_q ))) # (!\ram1|ram~2359_combout  & (\ram1|ram~1469_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2359_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1469_q ),
	.datac(\ram1|ram~1533_q ),
	.datad(\ram1|ram~2359_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2360_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2360 .lut_mask = 16'hF588;
defparam \ram1|ram~2360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \ram1|ram~1437feeder (
// Equation(s):
// \ram1|ram~1437feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1437feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1437feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1437feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N9
dffeas \ram1|ram~1437 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1437 .is_wysiwyg = "true";
defparam \ram1|ram~1437 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \ram1|ram~1501 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1501 .is_wysiwyg = "true";
defparam \ram1|ram~1501 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \ram1|ram~1373feeder (
// Equation(s):
// \ram1|ram~1373feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1373feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1373feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1373feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \ram1|ram~1373 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1373 .is_wysiwyg = "true";
defparam \ram1|ram~1373 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \ram1|ram~1309 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1309 .is_wysiwyg = "true";
defparam \ram1|ram~1309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \ram1|ram~2354 (
// Equation(s):
// \ram1|ram~2354_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1373_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1309_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1373_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1309_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2354_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2354 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \ram1|ram~2355 (
// Equation(s):
// \ram1|ram~2355_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2354_combout  & ((\ram1|ram~1501_q ))) # (!\ram1|ram~2354_combout  & (\ram1|ram~1437_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2354_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1437_q ),
	.datac(\ram1|ram~1501_q ),
	.datad(\ram1|ram~2354_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2355_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2355 .lut_mask = 16'hF588;
defparam \ram1|ram~2355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \ram1|ram~1357feeder (
// Equation(s):
// \ram1|ram~1357feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1357feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1357feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1357feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \ram1|ram~1357 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1357 .is_wysiwyg = "true";
defparam \ram1|ram~1357 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \ram1|ram~1485 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1485 .is_wysiwyg = "true";
defparam \ram1|ram~1485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \ram1|ram~1421feeder (
// Equation(s):
// \ram1|ram~1421feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1421feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1421feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1421feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \ram1|ram~1421 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1421 .is_wysiwyg = "true";
defparam \ram1|ram~1421 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \ram1|ram~1293 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1293 .is_wysiwyg = "true";
defparam \ram1|ram~1293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \ram1|ram~2356 (
// Equation(s):
// \ram1|ram~2356_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1421_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1293_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1421_q ),
	.datac(\ram1|ram~1293_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2356_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2356 .lut_mask = 16'hEE50;
defparam \ram1|ram~2356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \ram1|ram~2357 (
// Equation(s):
// \ram1|ram~2357_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2356_combout  & ((\ram1|ram~1485_q ))) # (!\ram1|ram~2356_combout  & (\ram1|ram~1357_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2356_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1357_q ),
	.datac(\ram1|ram~1485_q ),
	.datad(\ram1|ram~2356_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2357_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2357 .lut_mask = 16'hF588;
defparam \ram1|ram~2357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \ram1|ram~2358 (
// Equation(s):
// \ram1|ram~2358_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2355_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & ((\ram1|ram~2357_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2355_combout ),
	.datad(\ram1|ram~2357_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2358_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2358 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \ram1|ram~1389feeder (
// Equation(s):
// \ram1|ram~1389feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1389feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1389feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1389feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \ram1|ram~1389 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1389feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1389 .is_wysiwyg = "true";
defparam \ram1|ram~1389 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \ram1|ram~1517 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1517 .is_wysiwyg = "true";
defparam \ram1|ram~1517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \ram1|ram~1453feeder (
// Equation(s):
// \ram1|ram~1453feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1453feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1453feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1453feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \ram1|ram~1453 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1453feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1453 .is_wysiwyg = "true";
defparam \ram1|ram~1453 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \ram1|ram~1325 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1325 .is_wysiwyg = "true";
defparam \ram1|ram~1325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \ram1|ram~2352 (
// Equation(s):
// \ram1|ram~2352_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1453_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1325_q )))))

	.dataa(\ram1|ram~1453_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1325_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2352_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2352 .lut_mask = 16'hEE30;
defparam \ram1|ram~2352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \ram1|ram~2353 (
// Equation(s):
// \ram1|ram~2353_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2352_combout  & ((\ram1|ram~1517_q ))) # (!\ram1|ram~2352_combout  & (\ram1|ram~1389_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2352_combout ))))

	.dataa(\ram1|ram~1389_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1517_q ),
	.datad(\ram1|ram~2352_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2353_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2353 .lut_mask = 16'hF388;
defparam \ram1|ram~2353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \ram1|ram~2361 (
// Equation(s):
// \ram1|ram~2361_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2358_combout  & (\ram1|ram~2360_combout )) # (!\ram1|ram~2358_combout  & ((\ram1|ram~2353_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2358_combout ))))

	.dataa(\ram1|ram~2360_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2358_combout ),
	.datad(\ram1|ram~2353_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2361_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2361 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \ram1|ram~1245feeder (
// Equation(s):
// \ram1|ram~1245feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1245feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \ram1|ram~1245 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1245 .is_wysiwyg = "true";
defparam \ram1|ram~1245 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \ram1|ram~1277 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1277 .is_wysiwyg = "true";
defparam \ram1|ram~1277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \ram1|ram~1261feeder (
// Equation(s):
// \ram1|ram~1261feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1261feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1261feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1261feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \ram1|ram~1261 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1261 .is_wysiwyg = "true";
defparam \ram1|ram~1261 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \ram1|ram~1229 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1229 .is_wysiwyg = "true";
defparam \ram1|ram~1229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \ram1|ram~2369 (
// Equation(s):
// \ram1|ram~2369_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1261_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1229_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1261_q ),
	.datac(\ram1|ram~1229_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2369_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2369 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \ram1|ram~2370 (
// Equation(s):
// \ram1|ram~2370_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2369_combout  & ((\ram1|ram~1277_q ))) # (!\ram1|ram~2369_combout  & (\ram1|ram~1245_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2369_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1245_q ),
	.datac(\ram1|ram~1277_q ),
	.datad(\ram1|ram~2369_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2370_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2370 .lut_mask = 16'hF588;
defparam \ram1|ram~2370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \ram1|ram~3627 (
// Equation(s):
// \ram1|ram~3627_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3627_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3627 .lut_mask = 16'h00FF;
defparam \ram1|ram~3627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \ram1|ram~1085 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3627_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1085 .is_wysiwyg = "true";
defparam \ram1|ram~1085 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \ram1|ram~1069 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1069 .is_wysiwyg = "true";
defparam \ram1|ram~1069 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneive_lcell_comb \ram1|ram~3625 (
// Equation(s):
// \ram1|ram~3625_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3625_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3625 .lut_mask = 16'h00FF;
defparam \ram1|ram~3625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \ram1|ram~1053 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3625_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1053 .is_wysiwyg = "true";
defparam \ram1|ram~1053 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \ram1|ram~3626 (
// Equation(s):
// \ram1|ram~3626_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3626_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3626 .lut_mask = 16'h00FF;
defparam \ram1|ram~3626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \ram1|ram~1037 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3626_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1037 .is_wysiwyg = "true";
defparam \ram1|ram~1037 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \ram1|ram~2366 (
// Equation(s):
// \ram1|ram~2366_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~1053_q )) # (!\cpu|Mux187~1_combout  & ((!\ram1|ram~1037_q )))))

	.dataa(\ram1|ram~1053_q ),
	.datab(\ram1|ram~1037_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2366_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2366 .lut_mask = 16'hF503;
defparam \ram1|ram~2366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \ram1|ram~2367 (
// Equation(s):
// \ram1|ram~2367_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2366_combout  & (!\ram1|ram~1085_q )) # (!\ram1|ram~2366_combout  & ((\ram1|ram~1069_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2366_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1085_q ),
	.datac(\ram1|ram~1069_q ),
	.datad(\ram1|ram~2366_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2367_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2367 .lut_mask = 16'h77A0;
defparam \ram1|ram~2367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \ram1|ram~1117feeder (
// Equation(s):
// \ram1|ram~1117feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1117feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \ram1|ram~1117 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1117 .is_wysiwyg = "true";
defparam \ram1|ram~1117 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \ram1|ram~1149 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1149 .is_wysiwyg = "true";
defparam \ram1|ram~1149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \ram1|ram~1133feeder (
// Equation(s):
// \ram1|ram~1133feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1133feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1133feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1133feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \ram1|ram~1133 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1133 .is_wysiwyg = "true";
defparam \ram1|ram~1133 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \ram1|ram~1101 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1101 .is_wysiwyg = "true";
defparam \ram1|ram~1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \ram1|ram~2364 (
// Equation(s):
// \ram1|ram~2364_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1133_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1101_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1133_q ),
	.datac(\ram1|ram~1101_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2364_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2364 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \ram1|ram~2365 (
// Equation(s):
// \ram1|ram~2365_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2364_combout  & ((\ram1|ram~1149_q ))) # (!\ram1|ram~2364_combout  & (\ram1|ram~1117_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2364_combout ))))

	.dataa(\ram1|ram~1117_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1149_q ),
	.datad(\ram1|ram~2364_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2365_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2365 .lut_mask = 16'hF388;
defparam \ram1|ram~2365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \ram1|ram~2368 (
// Equation(s):
// \ram1|ram~2368_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~2365_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2367_combout ))))

	.dataa(\ram1|ram~2367_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~2365_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2368_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2368 .lut_mask = 16'hF2C2;
defparam \ram1|ram~2368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cycloneive_lcell_comb \ram1|ram~1197feeder (
// Equation(s):
// \ram1|ram~1197feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1197feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \ram1|ram~1197 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1197 .is_wysiwyg = "true";
defparam \ram1|ram~1197 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \ram1|ram~1213 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1213 .is_wysiwyg = "true";
defparam \ram1|ram~1213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \ram1|ram~1181feeder (
// Equation(s):
// \ram1|ram~1181feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1181feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \ram1|ram~1181 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1181 .is_wysiwyg = "true";
defparam \ram1|ram~1181 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \ram1|ram~1165 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1165 .is_wysiwyg = "true";
defparam \ram1|ram~1165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \ram1|ram~2362 (
// Equation(s):
// \ram1|ram~2362_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1181_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1165_q )))))

	.dataa(\ram1|ram~1181_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1165_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2362_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2362 .lut_mask = 16'hEE30;
defparam \ram1|ram~2362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \ram1|ram~2363 (
// Equation(s):
// \ram1|ram~2363_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2362_combout  & ((\ram1|ram~1213_q ))) # (!\ram1|ram~2362_combout  & (\ram1|ram~1197_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2362_combout ))))

	.dataa(\ram1|ram~1197_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1213_q ),
	.datad(\ram1|ram~2362_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2363_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2363 .lut_mask = 16'hF388;
defparam \ram1|ram~2363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \ram1|ram~2371 (
// Equation(s):
// \ram1|ram~2371_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2368_combout  & (\ram1|ram~2370_combout )) # (!\ram1|ram~2368_combout  & ((\ram1|ram~2363_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2368_combout ))))

	.dataa(\ram1|ram~2370_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2368_combout ),
	.datad(\ram1|ram~2363_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2371_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2371 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \ram1|ram~2372 (
// Equation(s):
// \ram1|ram~2372_combout  = (\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout ) # ((\ram1|ram~2361_combout )))) # (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & ((\ram1|ram~2371_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2361_combout ),
	.datad(\ram1|ram~2371_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2372_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2372 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \ram1|ram~2383 (
// Equation(s):
// \ram1|ram~2383_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2372_combout  & ((\ram1|ram~2382_combout ))) # (!\ram1|ram~2372_combout  & (\ram1|ram~2351_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~2372_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~2351_combout ),
	.datac(\ram1|ram~2382_combout ),
	.datad(\ram1|ram~2372_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2383_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2383 .lut_mask = 16'hF588;
defparam \ram1|ram~2383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \ram1|ram~445feeder (
// Equation(s):
// \ram1|ram~445feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~445feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~445feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~445feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \ram1|ram~445 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~445 .is_wysiwyg = "true";
defparam \ram1|ram~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \ram1|ram~509 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~509 .is_wysiwyg = "true";
defparam \ram1|ram~509 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \ram1|ram~3604 (
// Equation(s):
// \ram1|ram~3604_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3604_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3604 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \ram1|ram~317 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~317 .is_wysiwyg = "true";
defparam \ram1|ram~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \ram1|ram~381 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~381 .is_wysiwyg = "true";
defparam \ram1|ram~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \ram1|ram~2307 (
// Equation(s):
// \ram1|ram~2307_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~381_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~317_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~317_q ),
	.datac(\ram1|ram~381_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2307_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2307 .lut_mask = 16'hAAB1;
defparam \ram1|ram~2307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \ram1|ram~2308 (
// Equation(s):
// \ram1|ram~2308_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2307_combout  & ((\ram1|ram~509_q ))) # (!\ram1|ram~2307_combout  & (\ram1|ram~445_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2307_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~445_q ),
	.datac(\ram1|ram~509_q ),
	.datad(\ram1|ram~2307_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2308_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2308 .lut_mask = 16'hF588;
defparam \ram1|ram~2308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \ram1|ram~3599 (
// Equation(s):
// \ram1|ram~3599_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3599_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3599 .lut_mask = 16'h00FF;
defparam \ram1|ram~3599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N3
dffeas \ram1|ram~493 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3599_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~493 .is_wysiwyg = "true";
defparam \ram1|ram~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N15
dffeas \ram1|ram~365 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~365 .is_wysiwyg = "true";
defparam \ram1|ram~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneive_lcell_comb \ram1|ram~3598 (
// Equation(s):
// \ram1|ram~3598_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3598_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3598 .lut_mask = 16'h00FF;
defparam \ram1|ram~3598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N15
dffeas \ram1|ram~301 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3598_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~301 .is_wysiwyg = "true";
defparam \ram1|ram~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \ram1|ram~429 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~429 .is_wysiwyg = "true";
defparam \ram1|ram~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneive_lcell_comb \ram1|ram~2300 (
// Equation(s):
// \ram1|ram~2300_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~429_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~301_q ))))

	.dataa(\ram1|ram~301_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~429_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2300_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2300 .lut_mask = 16'hFC11;
defparam \ram1|ram~2300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \ram1|ram~2301 (
// Equation(s):
// \ram1|ram~2301_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2300_combout  & (!\ram1|ram~493_q )) # (!\ram1|ram~2300_combout  & ((\ram1|ram~365_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2300_combout ))))

	.dataa(\ram1|ram~493_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~365_q ),
	.datad(\ram1|ram~2300_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2301_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2301 .lut_mask = 16'h77C0;
defparam \ram1|ram~2301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneive_lcell_comb \ram1|ram~3602 (
// Equation(s):
// \ram1|ram~3602_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3602_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3602 .lut_mask = 16'h00FF;
defparam \ram1|ram~3602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \ram1|ram~333 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3602_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~333 .is_wysiwyg = "true";
defparam \ram1|ram~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N25
dffeas \ram1|ram~461 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~461 .is_wysiwyg = "true";
defparam \ram1|ram~461 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneive_lcell_comb \ram1|ram~3603 (
// Equation(s):
// \ram1|ram~3603_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3603_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3603 .lut_mask = 16'h00FF;
defparam \ram1|ram~3603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N5
dffeas \ram1|ram~397 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3603_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~397 .is_wysiwyg = "true";
defparam \ram1|ram~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \ram1|ram~269 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~269 .is_wysiwyg = "true";
defparam \ram1|ram~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \ram1|ram~2304 (
// Equation(s):
// \ram1|ram~2304_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )) # (!\ram1|ram~397_q ))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~269_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~397_q ),
	.datac(\ram1|ram~269_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2304_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2304 .lut_mask = 16'hAA72;
defparam \ram1|ram~2304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \ram1|ram~2305 (
// Equation(s):
// \ram1|ram~2305_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2304_combout  & ((\ram1|ram~461_q ))) # (!\ram1|ram~2304_combout  & (!\ram1|ram~333_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2304_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~333_q ),
	.datac(\ram1|ram~461_q ),
	.datad(\ram1|ram~2304_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2305_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2305 .lut_mask = 16'hF522;
defparam \ram1|ram~2305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \ram1|ram~3600 (
// Equation(s):
// \ram1|ram~3600_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3600_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3600 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \ram1|ram~413 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3600_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~413 .is_wysiwyg = "true";
defparam \ram1|ram~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \ram1|ram~477 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~477 .is_wysiwyg = "true";
defparam \ram1|ram~477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \ram1|ram~3601 (
// Equation(s):
// \ram1|ram~3601_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3601_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3601 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \ram1|ram~349 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3601_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~349 .is_wysiwyg = "true";
defparam \ram1|ram~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N15
dffeas \ram1|ram~285 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~285 .is_wysiwyg = "true";
defparam \ram1|ram~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \ram1|ram~2302 (
// Equation(s):
// \ram1|ram~2302_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~349_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~285_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~349_q ),
	.datac(\ram1|ram~285_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2302_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2302 .lut_mask = 16'hBB50;
defparam \ram1|ram~2302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \ram1|ram~2303 (
// Equation(s):
// \ram1|ram~2303_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2302_combout  & ((\ram1|ram~477_q ))) # (!\ram1|ram~2302_combout  & (!\ram1|ram~413_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2302_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~413_q ),
	.datac(\ram1|ram~477_q ),
	.datad(\ram1|ram~2302_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2303_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2303 .lut_mask = 16'hF522;
defparam \ram1|ram~2303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \ram1|ram~2306 (
// Equation(s):
// \ram1|ram~2306_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2303_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (\ram1|ram~2305_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2305_combout ),
	.datad(\ram1|ram~2303_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2306_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2306 .lut_mask = 16'hBA98;
defparam \ram1|ram~2306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \ram1|ram~2309 (
// Equation(s):
// \ram1|ram~2309_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2306_combout  & (\ram1|ram~2308_combout )) # (!\ram1|ram~2306_combout  & ((\ram1|ram~2301_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2306_combout ))))

	.dataa(\ram1|ram~2308_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2301_combout ),
	.datad(\ram1|ram~2306_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2309_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2309 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneive_lcell_comb \ram1|ram~3623 (
// Equation(s):
// \ram1|ram~3623_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3623_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3623 .lut_mask = 16'h00FF;
defparam \ram1|ram~3623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N25
dffeas \ram1|ram~893 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3623_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~893 .is_wysiwyg = "true";
defparam \ram1|ram~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \ram1|ram~1021 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1021 .is_wysiwyg = "true";
defparam \ram1|ram~1021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \ram1|ram~3624 (
// Equation(s):
// \ram1|ram~3624_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3624_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3624 .lut_mask = 16'h00FF;
defparam \ram1|ram~3624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N17
dffeas \ram1|ram~957 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~957 .is_wysiwyg = "true";
defparam \ram1|ram~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N3
dffeas \ram1|ram~829 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~829 .is_wysiwyg = "true";
defparam \ram1|ram~829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \ram1|ram~2338 (
// Equation(s):
// \ram1|ram~2338_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~957_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~829_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~957_q ),
	.datac(\ram1|ram~829_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2338_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2338 .lut_mask = 16'hBB50;
defparam \ram1|ram~2338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \ram1|ram~2339 (
// Equation(s):
// \ram1|ram~2339_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2338_combout  & ((\ram1|ram~1021_q ))) # (!\ram1|ram~2338_combout  & (!\ram1|ram~893_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2338_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~893_q ),
	.datac(\ram1|ram~1021_q ),
	.datad(\ram1|ram~2338_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2339_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2339 .lut_mask = 16'hF522;
defparam \ram1|ram~2339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \ram1|ram~813feeder (
// Equation(s):
// \ram1|ram~813feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~813feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~813feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~813feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \ram1|ram~813 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~813 .is_wysiwyg = "true";
defparam \ram1|ram~813 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \ram1|ram~877feeder (
// Equation(s):
// \ram1|ram~877feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~877feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~877feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~877feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \ram1|ram~877 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~877 .is_wysiwyg = "true";
defparam \ram1|ram~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \ram1|ram~2333 (
// Equation(s):
// \ram1|ram~2333_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~877_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~813_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~813_q ),
	.datab(\ram1|ram~877_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2333_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2333 .lut_mask = 16'hF0CA;
defparam \ram1|ram~2333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \ram1|ram~3621 (
// Equation(s):
// \ram1|ram~3621_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3621_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3621 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \ram1|ram~1005 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3621_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1005 .is_wysiwyg = "true";
defparam \ram1|ram~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \ram1|ram~941 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~941 .is_wysiwyg = "true";
defparam \ram1|ram~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \ram1|ram~2334 (
// Equation(s):
// \ram1|ram~2334_combout  = (\ram1|ram~2333_combout  & (((!\cpu|Mux184~1_combout )) # (!\ram1|ram~1005_q ))) # (!\ram1|ram~2333_combout  & (((\ram1|ram~941_q  & \cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~2333_combout ),
	.datab(\ram1|ram~1005_q ),
	.datac(\ram1|ram~941_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2334_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2334 .lut_mask = 16'h72AA;
defparam \ram1|ram~2334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \ram1|ram~909feeder (
// Equation(s):
// \ram1|ram~909feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~909feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~909feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~909feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N11
dffeas \ram1|ram~909 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~909 .is_wysiwyg = "true";
defparam \ram1|ram~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N27
dffeas \ram1|ram~973 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~973 .is_wysiwyg = "true";
defparam \ram1|ram~973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \ram1|ram~3622 (
// Equation(s):
// \ram1|ram~3622_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3622_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3622 .lut_mask = 16'h00FF;
defparam \ram1|ram~3622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N5
dffeas \ram1|ram~845 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3622_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~845 .is_wysiwyg = "true";
defparam \ram1|ram~845 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N13
dffeas \ram1|ram~781 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~781 .is_wysiwyg = "true";
defparam \ram1|ram~781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \ram1|ram~2335 (
// Equation(s):
// \ram1|ram~2335_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~845_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~781_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~845_q ),
	.datac(\ram1|ram~781_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2335_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2335 .lut_mask = 16'hBB50;
defparam \ram1|ram~2335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \ram1|ram~2336 (
// Equation(s):
// \ram1|ram~2336_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2335_combout  & ((\ram1|ram~973_q ))) # (!\ram1|ram~2335_combout  & (\ram1|ram~909_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2335_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~909_q ),
	.datac(\ram1|ram~973_q ),
	.datad(\ram1|ram~2335_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2336_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2336 .lut_mask = 16'hF588;
defparam \ram1|ram~2336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \ram1|ram~2337 (
// Equation(s):
// \ram1|ram~2337_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2334_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2336_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2334_combout ),
	.datad(\ram1|ram~2336_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2337_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2337 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \ram1|ram~3619 (
// Equation(s):
// \ram1|ram~3619_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3619_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3619 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N27
dffeas \ram1|ram~861 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~861 .is_wysiwyg = "true";
defparam \ram1|ram~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N29
dffeas \ram1|ram~989 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~989 .is_wysiwyg = "true";
defparam \ram1|ram~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneive_lcell_comb \ram1|ram~3620 (
// Equation(s):
// \ram1|ram~3620_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3620_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3620 .lut_mask = 16'h00FF;
defparam \ram1|ram~3620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N31
dffeas \ram1|ram~925 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3620_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~925 .is_wysiwyg = "true";
defparam \ram1|ram~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N19
dffeas \ram1|ram~797 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~797 .is_wysiwyg = "true";
defparam \ram1|ram~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneive_lcell_comb \ram1|ram~2331 (
// Equation(s):
// \ram1|ram~2331_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~925_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~797_q )))))

	.dataa(\ram1|ram~925_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~797_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2331_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2331 .lut_mask = 16'hDD30;
defparam \ram1|ram~2331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneive_lcell_comb \ram1|ram~2332 (
// Equation(s):
// \ram1|ram~2332_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2331_combout  & ((\ram1|ram~989_q ))) # (!\ram1|ram~2331_combout  & (!\ram1|ram~861_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2331_combout ))))

	.dataa(\ram1|ram~861_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~989_q ),
	.datad(\ram1|ram~2331_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2332_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2332 .lut_mask = 16'hF344;
defparam \ram1|ram~2332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \ram1|ram~2340 (
// Equation(s):
// \ram1|ram~2340_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2337_combout  & (\ram1|ram~2339_combout )) # (!\ram1|ram~2337_combout  & ((\ram1|ram~2332_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2337_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2339_combout ),
	.datac(\ram1|ram~2337_combout ),
	.datad(\ram1|ram~2332_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2340_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2340 .lut_mask = 16'hDAD0;
defparam \ram1|ram~2340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \ram1|ram~173feeder (
// Equation(s):
// \ram1|ram~173feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~173feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N27
dffeas \ram1|ram~173 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~173 .is_wysiwyg = "true";
defparam \ram1|ram~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N31
dffeas \ram1|ram~189 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~189 .is_wysiwyg = "true";
defparam \ram1|ram~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \ram1|ram~3614 (
// Equation(s):
// \ram1|ram~3614_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3614_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3614 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \ram1|ram~141 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~141 .is_wysiwyg = "true";
defparam \ram1|ram~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N1
dffeas \ram1|ram~157 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~157 .is_wysiwyg = "true";
defparam \ram1|ram~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \ram1|ram~2320 (
// Equation(s):
// \ram1|ram~2320_combout  = (\cpu|Mux187~1_combout  & (((\ram1|ram~157_q ) # (\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~141_q  & ((!\cpu|Mux186~1_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~141_q ),
	.datac(\ram1|ram~157_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2320_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2320 .lut_mask = 16'hAAB1;
defparam \ram1|ram~2320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneive_lcell_comb \ram1|ram~2321 (
// Equation(s):
// \ram1|ram~2321_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2320_combout  & ((\ram1|ram~189_q ))) # (!\ram1|ram~2320_combout  & (\ram1|ram~173_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2320_combout ))))

	.dataa(\ram1|ram~173_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~189_q ),
	.datad(\ram1|ram~2320_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2321_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2321 .lut_mask = 16'hF388;
defparam \ram1|ram~2321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \ram1|ram~3618 (
// Equation(s):
// \ram1|ram~3618_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3618_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3618 .lut_mask = 16'h00FF;
defparam \ram1|ram~3618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \ram1|ram~205 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3618_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~205 .is_wysiwyg = "true";
defparam \ram1|ram~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N7
dffeas \ram1|ram~237 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~237 .is_wysiwyg = "true";
defparam \ram1|ram~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N6
cycloneive_lcell_comb \ram1|ram~2327 (
// Equation(s):
// \ram1|ram~2327_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~237_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~205_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~205_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~237_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2327_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2327 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
cycloneive_lcell_comb \ram1|ram~3617 (
// Equation(s):
// \ram1|ram~3617_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3617_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3617 .lut_mask = 16'h00FF;
defparam \ram1|ram~3617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N21
dffeas \ram1|ram~221 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3617_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~221 .is_wysiwyg = "true";
defparam \ram1|ram~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N1
dffeas \ram1|ram~253 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~253 .is_wysiwyg = "true";
defparam \ram1|ram~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N0
cycloneive_lcell_comb \ram1|ram~2328 (
// Equation(s):
// \ram1|ram~2328_combout  = (\ram1|ram~2327_combout  & (((\ram1|ram~253_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2327_combout  & (!\ram1|ram~221_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~2327_combout ),
	.datab(\ram1|ram~221_q ),
	.datac(\ram1|ram~253_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2328_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2328 .lut_mask = 16'hB1AA;
defparam \ram1|ram~2328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \ram1|ram~3616 (
// Equation(s):
// \ram1|ram~3616_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3616_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3616 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N9
dffeas \ram1|ram~125 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3616_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~125 .is_wysiwyg = "true";
defparam \ram1|ram~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N27
dffeas \ram1|ram~93 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~93 .is_wysiwyg = "true";
defparam \ram1|ram~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneive_lcell_comb \ram1|ram~3615 (
// Equation(s):
// \ram1|ram~3615_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3615_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3615 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \ram1|ram~109 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3615_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~109 .is_wysiwyg = "true";
defparam \ram1|ram~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N17
dffeas \ram1|ram~77 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~77 .is_wysiwyg = "true";
defparam \ram1|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \ram1|ram~2322 (
// Equation(s):
// \ram1|ram~2322_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )) # (!\ram1|ram~109_q ))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~77_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~109_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~77_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2322_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2322 .lut_mask = 16'hCC74;
defparam \ram1|ram~2322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \ram1|ram~2323 (
// Equation(s):
// \ram1|ram~2323_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2322_combout  & (!\ram1|ram~125_q )) # (!\ram1|ram~2322_combout  & ((\ram1|ram~93_q ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2322_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~125_q ),
	.datac(\ram1|ram~93_q ),
	.datad(\ram1|ram~2322_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2323_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2323 .lut_mask = 16'h77A0;
defparam \ram1|ram~2323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \ram1|ram~45feeder (
// Equation(s):
// \ram1|ram~45feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~45feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \ram1|ram~45 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~45 .is_wysiwyg = "true";
defparam \ram1|ram~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N11
dffeas \ram1|ram~61 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~61 .is_wysiwyg = "true";
defparam \ram1|ram~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N29
dffeas \ram1|ram~13 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~13 .is_wysiwyg = "true";
defparam \ram1|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \ram1|ram~29feeder (
// Equation(s):
// \ram1|ram~29feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~29feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~29feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~29feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \ram1|ram~29 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~29 .is_wysiwyg = "true";
defparam \ram1|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \ram1|ram~2324 (
// Equation(s):
// \ram1|ram~2324_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~29_q )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (\ram1|ram~13_q )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~13_q ),
	.datad(\ram1|ram~29_q ),
	.cin(gnd),
	.combout(\ram1|ram~2324_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2324 .lut_mask = 16'hBA98;
defparam \ram1|ram~2324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \ram1|ram~2325 (
// Equation(s):
// \ram1|ram~2325_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2324_combout  & ((\ram1|ram~61_q ))) # (!\ram1|ram~2324_combout  & (\ram1|ram~45_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2324_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~45_q ),
	.datac(\ram1|ram~61_q ),
	.datad(\ram1|ram~2324_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2325_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2325 .lut_mask = 16'hF588;
defparam \ram1|ram~2325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \ram1|ram~2326 (
// Equation(s):
// \ram1|ram~2326_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~2323_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & ((\ram1|ram~2325_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2323_combout ),
	.datad(\ram1|ram~2325_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2326_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2326 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \ram1|ram~2329 (
// Equation(s):
// \ram1|ram~2329_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2326_combout  & ((\ram1|ram~2328_combout ))) # (!\ram1|ram~2326_combout  & (\ram1|ram~2321_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2326_combout ))))

	.dataa(\ram1|ram~2321_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2328_combout ),
	.datad(\ram1|ram~2326_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2329_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2329 .lut_mask = 16'hF388;
defparam \ram1|ram~2329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \ram1|ram~621feeder (
// Equation(s):
// \ram1|ram~621feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~621feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~621feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~621feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N21
dffeas \ram1|ram~621 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~621 .is_wysiwyg = "true";
defparam \ram1|ram~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \ram1|ram~637 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~637 .is_wysiwyg = "true";
defparam \ram1|ram~637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \ram1|ram~3606 (
// Equation(s):
// \ram1|ram~3606_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3606_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3606 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \ram1|ram~589 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3606_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~589 .is_wysiwyg = "true";
defparam \ram1|ram~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \ram1|ram~3605 (
// Equation(s):
// \ram1|ram~3605_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3605_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3605 .lut_mask = 16'h00FF;
defparam \ram1|ram~3605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N27
dffeas \ram1|ram~605 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3605_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~605 .is_wysiwyg = "true";
defparam \ram1|ram~605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \ram1|ram~2310 (
// Equation(s):
// \ram1|ram~2310_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((!\ram1|ram~605_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~589_q ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~589_q ),
	.datac(\ram1|ram~605_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2310_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2310 .lut_mask = 16'hAF11;
defparam \ram1|ram~2310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \ram1|ram~2311 (
// Equation(s):
// \ram1|ram~2311_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2310_combout  & ((\ram1|ram~637_q ))) # (!\ram1|ram~2310_combout  & (\ram1|ram~621_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2310_combout ))))

	.dataa(\ram1|ram~621_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~637_q ),
	.datad(\ram1|ram~2310_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2311_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2311 .lut_mask = 16'hF388;
defparam \ram1|ram~2311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \ram1|ram~3610 (
// Equation(s):
// \ram1|ram~3610_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3610_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3610 .lut_mask = 16'h00FF;
defparam \ram1|ram~3610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \ram1|ram~749 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3610_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~749 .is_wysiwyg = "true";
defparam \ram1|ram~749 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N8
cycloneive_lcell_comb \ram1|ram~3613 (
// Equation(s):
// \ram1|ram~3613_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3613_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3613 .lut_mask = 16'h00FF;
defparam \ram1|ram~3613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N9
dffeas \ram1|ram~765 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3613_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~765 .is_wysiwyg = "true";
defparam \ram1|ram~765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N8
cycloneive_lcell_comb \ram1|ram~3611 (
// Equation(s):
// \ram1|ram~3611_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3611_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3611 .lut_mask = 16'h00FF;
defparam \ram1|ram~3611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N9
dffeas \ram1|ram~733 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3611_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~733 .is_wysiwyg = "true";
defparam \ram1|ram~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N30
cycloneive_lcell_comb \ram1|ram~3612 (
// Equation(s):
// \ram1|ram~3612_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3612_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3612 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N31
dffeas \ram1|ram~717 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3612_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~717 .is_wysiwyg = "true";
defparam \ram1|ram~717 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \ram1|ram~2317 (
// Equation(s):
// \ram1|ram~2317_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )) # (!\ram1|ram~733_q ))) # (!\cpu|Mux187~1_combout  & (((!\ram1|ram~717_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~733_q ),
	.datab(\ram1|ram~717_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2317_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2317 .lut_mask = 16'hF053;
defparam \ram1|ram~2317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \ram1|ram~2318 (
// Equation(s):
// \ram1|ram~2318_combout  = (\ram1|ram~2317_combout  & (((!\cpu|Mux186~1_combout ) # (!\ram1|ram~765_q )))) # (!\ram1|ram~2317_combout  & (!\ram1|ram~749_q  & ((\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~749_q ),
	.datab(\ram1|ram~765_q ),
	.datac(\ram1|ram~2317_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2318_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2318 .lut_mask = 16'h35F0;
defparam \ram1|ram~2318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cycloneive_lcell_comb \ram1|ram~3607 (
// Equation(s):
// \ram1|ram~3607_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3607_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3607 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \ram1|ram~669 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3607_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~669 .is_wysiwyg = "true";
defparam \ram1|ram~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N13
dffeas \ram1|ram~701 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~701 .is_wysiwyg = "true";
defparam \ram1|ram~701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \ram1|ram~685feeder (
// Equation(s):
// \ram1|ram~685feeder_combout  = \cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~685feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~685feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~685feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N13
dffeas \ram1|ram~685 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~685 .is_wysiwyg = "true";
defparam \ram1|ram~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N23
dffeas \ram1|ram~653 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~653 .is_wysiwyg = "true";
defparam \ram1|ram~653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cycloneive_lcell_comb \ram1|ram~2312 (
// Equation(s):
// \ram1|ram~2312_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~685_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~653_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~685_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~653_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2312_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2312 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneive_lcell_comb \ram1|ram~2313 (
// Equation(s):
// \ram1|ram~2313_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2312_combout  & ((\ram1|ram~701_q ))) # (!\ram1|ram~2312_combout  & (!\ram1|ram~669_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2312_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~669_q ),
	.datac(\ram1|ram~701_q ),
	.datad(\ram1|ram~2312_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2313_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2313 .lut_mask = 16'hF522;
defparam \ram1|ram~2313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
cycloneive_lcell_comb \ram1|ram~3608 (
// Equation(s):
// \ram1|ram~3608_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux190~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3608_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3608 .lut_mask = 16'h00FF;
defparam \ram1|ram~3608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N15
dffeas \ram1|ram~541 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3608_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~541 .is_wysiwyg = "true";
defparam \ram1|ram~541 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \ram1|ram~573 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~573 .is_wysiwyg = "true";
defparam \ram1|ram~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneive_lcell_comb \ram1|ram~3609 (
// Equation(s):
// \ram1|ram~3609_combout  = !\cpu|Mux190~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux190~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3609_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3609 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N15
dffeas \ram1|ram~525 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~525 .is_wysiwyg = "true";
defparam \ram1|ram~525 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \ram1|ram~557 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~557 .is_wysiwyg = "true";
defparam \ram1|ram~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \ram1|ram~2314 (
// Equation(s):
// \ram1|ram~2314_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~557_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~525_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~525_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~557_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2314_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2314 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \ram1|ram~2315 (
// Equation(s):
// \ram1|ram~2315_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2314_combout  & ((\ram1|ram~573_q ))) # (!\ram1|ram~2314_combout  & (!\ram1|ram~541_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2314_combout ))))

	.dataa(\ram1|ram~541_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~573_q ),
	.datad(\ram1|ram~2314_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2315_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2315 .lut_mask = 16'hF344;
defparam \ram1|ram~2315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \ram1|ram~2316 (
// Equation(s):
// \ram1|ram~2316_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~2313_combout )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~2315_combout )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2313_combout ),
	.datad(\ram1|ram~2315_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2316_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2316 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \ram1|ram~2319 (
// Equation(s):
// \ram1|ram~2319_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2316_combout  & ((\ram1|ram~2318_combout ))) # (!\ram1|ram~2316_combout  & (\ram1|ram~2311_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2316_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2311_combout ),
	.datac(\ram1|ram~2318_combout ),
	.datad(\ram1|ram~2316_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2319_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2319 .lut_mask = 16'hF588;
defparam \ram1|ram~2319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \ram1|ram~2330 (
// Equation(s):
// \ram1|ram~2330_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout )) # (!\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout  & ((\ram1|ram~2319_combout ))) # (!\cpu|Mux182~1_combout  & (\ram1|ram~2329_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2329_combout ),
	.datad(\ram1|ram~2319_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2330_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2330 .lut_mask = 16'hDC98;
defparam \ram1|ram~2330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \ram1|ram~2341 (
// Equation(s):
// \ram1|ram~2341_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2330_combout  & ((\ram1|ram~2340_combout ))) # (!\ram1|ram~2330_combout  & (\ram1|ram~2309_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2330_combout ))))

	.dataa(\ram1|ram~2309_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2340_combout ),
	.datad(\ram1|ram~2330_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2341_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2341 .lut_mask = 16'hF388;
defparam \ram1|ram~2341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \data_in[13]~12 (
// Equation(s):
// \data_in[13]~12_combout  = (\data_in[4]~40_combout  & ((\ram1|ram~2341_combout ) # ((\data_in[4]~6_combout  & \ram1|ram~2383_combout )))) # (!\data_in[4]~40_combout  & (\data_in[4]~6_combout  & (\ram1|ram~2383_combout )))

	.dataa(\data_in[4]~40_combout ),
	.datab(\data_in[4]~6_combout ),
	.datac(\ram1|ram~2383_combout ),
	.datad(\ram1|ram~2341_combout ),
	.cin(gnd),
	.combout(\data_in[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[13]~12 .lut_mask = 16'hEAC0;
defparam \data_in[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \data_in[13]~13 (
// Equation(s):
// \data_in[13]~13_combout  = (\data_in[13]~41_combout ) # (\data_in[13]~12_combout )

	.dataa(\data_in[13]~41_combout ),
	.datab(gnd),
	.datac(\data_in[13]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_in[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[13]~13 .lut_mask = 16'hFAFA;
defparam \data_in[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \cpu|Mux130~0 (
// Equation(s):
// \cpu|Mux130~0_combout  = (\cpu|state [3] & (((\data_in[13]~13_combout )))) # (!\cpu|state [3] & ((\cpu|state [2] & ((\cpu|Mux222~3_combout ))) # (!\cpu|state [2] & (\data_in[13]~13_combout ))))

	.dataa(\cpu|state [3]),
	.datab(\cpu|state [2]),
	.datac(\data_in[13]~13_combout ),
	.datad(\cpu|Mux222~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux130~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux130~0 .lut_mask = 16'hF4B0;
defparam \cpu|Mux130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \cpu|regbank[3][13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][13] .is_wysiwyg = "true";
defparam \cpu|regbank[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \cpu|Mux146~2 (
// Equation(s):
// \cpu|Mux146~2_combout  = (\cpu|ir [3] & ((\cpu|ir [4]) # ((\cpu|regbank[1][13]~q )))) # (!\cpu|ir [3] & (!\cpu|ir [4] & (\cpu|regbank[0][13]~q )))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][13]~q ),
	.datad(\cpu|regbank[1][13]~q ),
	.cin(gnd),
	.combout(\cpu|Mux146~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux146~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux146~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \cpu|Mux146~3 (
// Equation(s):
// \cpu|Mux146~3_combout  = (\cpu|ir [4] & ((\cpu|Mux146~2_combout  & (\cpu|regbank[3][13]~q )) # (!\cpu|Mux146~2_combout  & ((\cpu|regbank[2][13]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux146~2_combout ))))

	.dataa(\cpu|regbank[3][13]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[2][13]~q ),
	.datad(\cpu|Mux146~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux146~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux146~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux146~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \cpu|Mux146~4 (
// Equation(s):
// \cpu|Mux146~4_combout  = (\cpu|ir [5] & ((\cpu|Mux146~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux146~3_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux146~3_combout ),
	.datac(\cpu|ir [5]),
	.datad(\cpu|Mux146~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux146~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux146~4 .lut_mask = 16'hFC0C;
defparam \cpu|Mux146~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \cpu|Mux188~0 (
// Equation(s):
// \cpu|Mux188~0_combout  = (\cpu|Mux189~0_combout  & (((\cpu|Mux160~4_combout )))) # (!\cpu|Mux189~0_combout  & (!\cpu|state [1] & (\cpu|Mux144~4_combout )))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|state [1]),
	.datac(\cpu|Mux144~4_combout ),
	.datad(\cpu|Mux160~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux188~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux188~0 .lut_mask = 16'hBA10;
defparam \cpu|Mux188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \ram1|ram~447feeder (
// Equation(s):
// \ram1|ram~447feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~447feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~447feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~447feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \ram1|ram~447 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~447 .is_wysiwyg = "true";
defparam \ram1|ram~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \ram1|ram~3658 (
// Equation(s):
// \ram1|ram~3658_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3658_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3658 .lut_mask = 16'h00FF;
defparam \ram1|ram~3658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \ram1|ram~319 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3658_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~319 .is_wysiwyg = "true";
defparam \ram1|ram~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \ram1|ram~383 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~383 .is_wysiwyg = "true";
defparam \ram1|ram~383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \ram1|ram~2475 (
// Equation(s):
// \ram1|ram~2475_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~383_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~319_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~319_q ),
	.datac(\ram1|ram~383_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2475_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2475 .lut_mask = 16'hAAB1;
defparam \ram1|ram~2475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \ram1|ram~511 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~511 .is_wysiwyg = "true";
defparam \ram1|ram~511 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \ram1|ram~2476 (
// Equation(s):
// \ram1|ram~2476_combout  = (\ram1|ram~2475_combout  & (((\ram1|ram~511_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2475_combout  & (\ram1|ram~447_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~447_q ),
	.datab(\ram1|ram~2475_combout ),
	.datac(\ram1|ram~511_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2476_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2476 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \ram1|ram~495feeder (
// Equation(s):
// \ram1|ram~495feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~495feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~495feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~495feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \ram1|ram~495 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~495 .is_wysiwyg = "true";
defparam \ram1|ram~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \ram1|ram~367 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~367 .is_wysiwyg = "true";
defparam \ram1|ram~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \ram1|ram~3655 (
// Equation(s):
// \ram1|ram~3655_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3655_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3655 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \ram1|ram~303 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3655_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~303 .is_wysiwyg = "true";
defparam \ram1|ram~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \ram1|ram~431 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~431 .is_wysiwyg = "true";
defparam \ram1|ram~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \ram1|ram~2468 (
// Equation(s):
// \ram1|ram~2468_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~431_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~303_q ))))

	.dataa(\ram1|ram~303_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~431_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2468_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2468 .lut_mask = 16'hFC11;
defparam \ram1|ram~2468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \ram1|ram~2469 (
// Equation(s):
// \ram1|ram~2469_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2468_combout  & (\ram1|ram~495_q )) # (!\ram1|ram~2468_combout  & ((\ram1|ram~367_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2468_combout ))))

	.dataa(\ram1|ram~495_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~367_q ),
	.datad(\ram1|ram~2468_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2469_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2469 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneive_lcell_comb \ram1|ram~3657 (
// Equation(s):
// \ram1|ram~3657_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3657_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3657 .lut_mask = 16'h00FF;
defparam \ram1|ram~3657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N25
dffeas \ram1|ram~335 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3657_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~335 .is_wysiwyg = "true";
defparam \ram1|ram~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N17
dffeas \ram1|ram~463 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~463 .is_wysiwyg = "true";
defparam \ram1|ram~463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \ram1|ram~399feeder (
// Equation(s):
// \ram1|ram~399feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~399feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~399feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~399feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \ram1|ram~399 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~399 .is_wysiwyg = "true";
defparam \ram1|ram~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N7
dffeas \ram1|ram~271 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~271 .is_wysiwyg = "true";
defparam \ram1|ram~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \ram1|ram~2472 (
// Equation(s):
// \ram1|ram~2472_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~399_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~271_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~399_q ),
	.datac(\ram1|ram~271_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2472_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2472 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \ram1|ram~2473 (
// Equation(s):
// \ram1|ram~2473_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2472_combout  & ((\ram1|ram~463_q ))) # (!\ram1|ram~2472_combout  & (!\ram1|ram~335_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2472_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~335_q ),
	.datac(\ram1|ram~463_q ),
	.datad(\ram1|ram~2472_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2473_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2473 .lut_mask = 16'hF522;
defparam \ram1|ram~2473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \ram1|ram~3656 (
// Equation(s):
// \ram1|ram~3656_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3656_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3656 .lut_mask = 16'h00FF;
defparam \ram1|ram~3656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \ram1|ram~479 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~479 .is_wysiwyg = "true";
defparam \ram1|ram~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \ram1|ram~415 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~415 .is_wysiwyg = "true";
defparam \ram1|ram~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \ram1|ram~351feeder (
// Equation(s):
// \ram1|ram~351feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~351feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~351feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~351feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \ram1|ram~351 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~351 .is_wysiwyg = "true";
defparam \ram1|ram~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \ram1|ram~287 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~287 .is_wysiwyg = "true";
defparam \ram1|ram~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \ram1|ram~2470 (
// Equation(s):
// \ram1|ram~2470_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~351_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~287_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~351_q ),
	.datac(\ram1|ram~287_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2470_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2470 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \ram1|ram~2471 (
// Equation(s):
// \ram1|ram~2471_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2470_combout  & (!\ram1|ram~479_q )) # (!\ram1|ram~2470_combout  & ((\ram1|ram~415_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2470_combout ))))

	.dataa(\ram1|ram~479_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~415_q ),
	.datad(\ram1|ram~2470_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2471_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2471 .lut_mask = 16'h77C0;
defparam \ram1|ram~2471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \ram1|ram~2474 (
// Equation(s):
// \ram1|ram~2474_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2471_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (\ram1|ram~2473_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2473_combout ),
	.datad(\ram1|ram~2471_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2474_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2474 .lut_mask = 16'hBA98;
defparam \ram1|ram~2474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \ram1|ram~2477 (
// Equation(s):
// \ram1|ram~2477_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2474_combout  & (\ram1|ram~2476_combout )) # (!\ram1|ram~2474_combout  & ((\ram1|ram~2469_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2474_combout ))))

	.dataa(\ram1|ram~2476_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2469_combout ),
	.datad(\ram1|ram~2474_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2477_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2477 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneive_lcell_comb \ram1|ram~895feeder (
// Equation(s):
// \ram1|ram~895feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~895feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~895feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~895feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N17
dffeas \ram1|ram~895 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~895 .is_wysiwyg = "true";
defparam \ram1|ram~895 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \ram1|ram~1023 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1023 .is_wysiwyg = "true";
defparam \ram1|ram~1023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \ram1|ram~959feeder (
// Equation(s):
// \ram1|ram~959feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~959feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~959feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~959feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N13
dffeas \ram1|ram~959 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~959feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~959 .is_wysiwyg = "true";
defparam \ram1|ram~959 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \ram1|ram~831 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~831 .is_wysiwyg = "true";
defparam \ram1|ram~831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \ram1|ram~2506 (
// Equation(s):
// \ram1|ram~2506_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~959_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~831_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~959_q ),
	.datac(\ram1|ram~831_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2506_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2506 .lut_mask = 16'hEE50;
defparam \ram1|ram~2506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \ram1|ram~2507 (
// Equation(s):
// \ram1|ram~2507_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2506_combout  & ((\ram1|ram~1023_q ))) # (!\ram1|ram~2506_combout  & (\ram1|ram~895_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2506_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~895_q ),
	.datac(\ram1|ram~1023_q ),
	.datad(\ram1|ram~2506_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2507_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2507 .lut_mask = 16'hF588;
defparam \ram1|ram~2507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \ram1|ram~943feeder (
// Equation(s):
// \ram1|ram~943feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~943feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~943feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~943feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \ram1|ram~943 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~943feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~943 .is_wysiwyg = "true";
defparam \ram1|ram~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \ram1|ram~1007 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1007 .is_wysiwyg = "true";
defparam \ram1|ram~1007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \ram1|ram~879feeder (
// Equation(s):
// \ram1|ram~879feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~879feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~879feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~879feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \ram1|ram~879 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~879feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~879 .is_wysiwyg = "true";
defparam \ram1|ram~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \ram1|ram~815 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~815 .is_wysiwyg = "true";
defparam \ram1|ram~815 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \ram1|ram~2501 (
// Equation(s):
// \ram1|ram~2501_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~879_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~815_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~879_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~815_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2501_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2501 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \ram1|ram~2502 (
// Equation(s):
// \ram1|ram~2502_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2501_combout  & ((\ram1|ram~1007_q ))) # (!\ram1|ram~2501_combout  & (\ram1|ram~943_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2501_combout ))))

	.dataa(\ram1|ram~943_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1007_q ),
	.datad(\ram1|ram~2501_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2502_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2502 .lut_mask = 16'hF388;
defparam \ram1|ram~2502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneive_lcell_comb \ram1|ram~3663 (
// Equation(s):
// \ram1|ram~3663_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3663_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3663 .lut_mask = 16'h00FF;
defparam \ram1|ram~3663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N21
dffeas \ram1|ram~975 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3663_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~975 .is_wysiwyg = "true";
defparam \ram1|ram~975 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N29
dffeas \ram1|ram~911 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~911 .is_wysiwyg = "true";
defparam \ram1|ram~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \ram1|ram~3662 (
// Equation(s):
// \ram1|ram~3662_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3662_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3662 .lut_mask = 16'h00FF;
defparam \ram1|ram~3662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N9
dffeas \ram1|ram~783 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3662_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~783 .is_wysiwyg = "true";
defparam \ram1|ram~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N19
dffeas \ram1|ram~847 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~847 .is_wysiwyg = "true";
defparam \ram1|ram~847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \ram1|ram~2503 (
// Equation(s):
// \ram1|ram~2503_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~847_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~783_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~783_q ),
	.datac(\ram1|ram~847_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2503_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2503 .lut_mask = 16'hAAB1;
defparam \ram1|ram~2503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \ram1|ram~2504 (
// Equation(s):
// \ram1|ram~2504_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2503_combout  & (!\ram1|ram~975_q )) # (!\ram1|ram~2503_combout  & ((\ram1|ram~911_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2503_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~975_q ),
	.datac(\ram1|ram~911_q ),
	.datad(\ram1|ram~2503_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2504_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2504 .lut_mask = 16'h77A0;
defparam \ram1|ram~2504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \ram1|ram~2505 (
// Equation(s):
// \ram1|ram~2505_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2502_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2504_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2502_combout ),
	.datac(\ram1|ram~2504_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2505_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2505 .lut_mask = 16'hEE50;
defparam \ram1|ram~2505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \ram1|ram~863feeder (
// Equation(s):
// \ram1|ram~863feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~863feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~863feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~863feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N3
dffeas \ram1|ram~863 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~863 .is_wysiwyg = "true";
defparam \ram1|ram~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N25
dffeas \ram1|ram~991 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~991 .is_wysiwyg = "true";
defparam \ram1|ram~991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneive_lcell_comb \ram1|ram~927feeder (
// Equation(s):
// \ram1|ram~927feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~927feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~927feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~927feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N3
dffeas \ram1|ram~927 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~927 .is_wysiwyg = "true";
defparam \ram1|ram~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N7
dffeas \ram1|ram~799 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~799 .is_wysiwyg = "true";
defparam \ram1|ram~799 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneive_lcell_comb \ram1|ram~2499 (
// Equation(s):
// \ram1|ram~2499_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~927_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~799_q )))))

	.dataa(\ram1|ram~927_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~799_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2499_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2499 .lut_mask = 16'hEE30;
defparam \ram1|ram~2499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneive_lcell_comb \ram1|ram~2500 (
// Equation(s):
// \ram1|ram~2500_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2499_combout  & ((\ram1|ram~991_q ))) # (!\ram1|ram~2499_combout  & (\ram1|ram~863_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2499_combout ))))

	.dataa(\ram1|ram~863_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~991_q ),
	.datad(\ram1|ram~2499_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2500_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2500 .lut_mask = 16'hF388;
defparam \ram1|ram~2500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \ram1|ram~2508 (
// Equation(s):
// \ram1|ram~2508_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2505_combout  & (\ram1|ram~2507_combout )) # (!\ram1|ram~2505_combout  & ((\ram1|ram~2500_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2505_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2507_combout ),
	.datac(\ram1|ram~2505_combout ),
	.datad(\ram1|ram~2500_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2508_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2508 .lut_mask = 16'hDAD0;
defparam \ram1|ram~2508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \ram1|ram~175feeder (
// Equation(s):
// \ram1|ram~175feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~175feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \ram1|ram~175 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~175 .is_wysiwyg = "true";
defparam \ram1|ram~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \ram1|ram~191 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~191 .is_wysiwyg = "true";
defparam \ram1|ram~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \ram1|ram~159feeder (
// Equation(s):
// \ram1|ram~159feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~159feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~159feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~159feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N7
dffeas \ram1|ram~159 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~159 .is_wysiwyg = "true";
defparam \ram1|ram~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \ram1|ram~143 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~143 .is_wysiwyg = "true";
defparam \ram1|ram~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \ram1|ram~2488 (
// Equation(s):
// \ram1|ram~2488_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~159_q ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~143_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~159_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~143_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2488_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2488 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \ram1|ram~2489 (
// Equation(s):
// \ram1|ram~2489_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2488_combout  & ((\ram1|ram~191_q ))) # (!\ram1|ram~2488_combout  & (\ram1|ram~175_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2488_combout ))))

	.dataa(\ram1|ram~175_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~191_q ),
	.datad(\ram1|ram~2488_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2489_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2489 .lut_mask = 16'hF388;
defparam \ram1|ram~2489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \ram1|ram~95feeder (
// Equation(s):
// \ram1|ram~95feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~95feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \ram1|ram~95 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~95 .is_wysiwyg = "true";
defparam \ram1|ram~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \ram1|ram~127 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~127 .is_wysiwyg = "true";
defparam \ram1|ram~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \ram1|ram~111feeder (
// Equation(s):
// \ram1|ram~111feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~111feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \ram1|ram~111 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~111 .is_wysiwyg = "true";
defparam \ram1|ram~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \ram1|ram~79 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~79 .is_wysiwyg = "true";
defparam \ram1|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \ram1|ram~2490 (
// Equation(s):
// \ram1|ram~2490_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~111_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~79_q )))))

	.dataa(\ram1|ram~111_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~79_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2490_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2490 .lut_mask = 16'hEE30;
defparam \ram1|ram~2490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \ram1|ram~2491 (
// Equation(s):
// \ram1|ram~2491_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2490_combout  & ((\ram1|ram~127_q ))) # (!\ram1|ram~2490_combout  & (\ram1|ram~95_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2490_combout ))))

	.dataa(\ram1|ram~95_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~127_q ),
	.datad(\ram1|ram~2490_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2491_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2491 .lut_mask = 16'hF388;
defparam \ram1|ram~2491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \ram1|ram~47feeder (
// Equation(s):
// \ram1|ram~47feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~47feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N7
dffeas \ram1|ram~47 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~47 .is_wysiwyg = "true";
defparam \ram1|ram~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \ram1|ram~63 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~63 .is_wysiwyg = "true";
defparam \ram1|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \ram1|ram~31feeder (
// Equation(s):
// \ram1|ram~31feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~31feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N5
dffeas \ram1|ram~31 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~31 .is_wysiwyg = "true";
defparam \ram1|ram~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \ram1|ram~15 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~15 .is_wysiwyg = "true";
defparam \ram1|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \ram1|ram~2492 (
// Equation(s):
// \ram1|ram~2492_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~31_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~15_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~31_q ),
	.datac(\ram1|ram~15_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2492_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2492 .lut_mask = 16'hEE50;
defparam \ram1|ram~2492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \ram1|ram~2493 (
// Equation(s):
// \ram1|ram~2493_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2492_combout  & ((\ram1|ram~63_q ))) # (!\ram1|ram~2492_combout  & (\ram1|ram~47_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2492_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~47_q ),
	.datac(\ram1|ram~63_q ),
	.datad(\ram1|ram~2492_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2493_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2493 .lut_mask = 16'hF588;
defparam \ram1|ram~2493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \ram1|ram~2494 (
// Equation(s):
// \ram1|ram~2494_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~2491_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & ((\ram1|ram~2493_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2491_combout ),
	.datad(\ram1|ram~2493_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2494_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2494 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N20
cycloneive_lcell_comb \ram1|ram~239feeder (
// Equation(s):
// \ram1|ram~239feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~239feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N21
dffeas \ram1|ram~239 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~239 .is_wysiwyg = "true";
defparam \ram1|ram~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \ram1|ram~207 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~207 .is_wysiwyg = "true";
defparam \ram1|ram~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \ram1|ram~2495 (
// Equation(s):
// \ram1|ram~2495_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~239_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~207_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~239_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~207_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2495_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2495 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
cycloneive_lcell_comb \ram1|ram~223feeder (
// Equation(s):
// \ram1|ram~223feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~223feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~223feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~223feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N27
dffeas \ram1|ram~223 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~223 .is_wysiwyg = "true";
defparam \ram1|ram~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N5
dffeas \ram1|ram~255 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~255 .is_wysiwyg = "true";
defparam \ram1|ram~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \ram1|ram~2496 (
// Equation(s):
// \ram1|ram~2496_combout  = (\ram1|ram~2495_combout  & (((\ram1|ram~255_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2495_combout  & (\ram1|ram~223_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~2495_combout ),
	.datab(\ram1|ram~223_q ),
	.datac(\ram1|ram~255_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2496_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2496 .lut_mask = 16'hE4AA;
defparam \ram1|ram~2496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \ram1|ram~2497 (
// Equation(s):
// \ram1|ram~2497_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2494_combout  & ((\ram1|ram~2496_combout ))) # (!\ram1|ram~2494_combout  & (\ram1|ram~2489_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2494_combout ))))

	.dataa(\ram1|ram~2489_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2494_combout ),
	.datad(\ram1|ram~2496_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2497_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2497 .lut_mask = 16'hF838;
defparam \ram1|ram~2497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \ram1|ram~751feeder (
// Equation(s):
// \ram1|ram~751feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~751feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~751feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~751feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N15
dffeas \ram1|ram~751 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~751 .is_wysiwyg = "true";
defparam \ram1|ram~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \ram1|ram~767 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~767 .is_wysiwyg = "true";
defparam \ram1|ram~767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneive_lcell_comb \ram1|ram~735feeder (
// Equation(s):
// \ram1|ram~735feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~735feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~735feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~735feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N13
dffeas \ram1|ram~735 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~735 .is_wysiwyg = "true";
defparam \ram1|ram~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \ram1|ram~719 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~719 .is_wysiwyg = "true";
defparam \ram1|ram~719 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \ram1|ram~2485 (
// Equation(s):
// \ram1|ram~2485_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~735_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~719_q )))))

	.dataa(\ram1|ram~735_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~719_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2485_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2485 .lut_mask = 16'hEE30;
defparam \ram1|ram~2485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \ram1|ram~2486 (
// Equation(s):
// \ram1|ram~2486_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2485_combout  & ((\ram1|ram~767_q ))) # (!\ram1|ram~2485_combout  & (\ram1|ram~751_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2485_combout ))))

	.dataa(\ram1|ram~751_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~767_q ),
	.datad(\ram1|ram~2485_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2486_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2486 .lut_mask = 16'hF388;
defparam \ram1|ram~2486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \ram1|ram~623feeder (
// Equation(s):
// \ram1|ram~623feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~623feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~623feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~623feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \ram1|ram~623 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~623feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~623 .is_wysiwyg = "true";
defparam \ram1|ram~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N11
dffeas \ram1|ram~639 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~639 .is_wysiwyg = "true";
defparam \ram1|ram~639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \ram1|ram~607feeder (
// Equation(s):
// \ram1|ram~607feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~607feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~607feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~607feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \ram1|ram~607 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~607 .is_wysiwyg = "true";
defparam \ram1|ram~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \ram1|ram~591 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~591 .is_wysiwyg = "true";
defparam \ram1|ram~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \ram1|ram~2478 (
// Equation(s):
// \ram1|ram~2478_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~607_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~591_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~607_q ),
	.datac(\ram1|ram~591_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2478_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2478 .lut_mask = 16'hEE50;
defparam \ram1|ram~2478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \ram1|ram~2479 (
// Equation(s):
// \ram1|ram~2479_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2478_combout  & ((\ram1|ram~639_q ))) # (!\ram1|ram~2478_combout  & (\ram1|ram~623_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2478_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~623_q ),
	.datac(\ram1|ram~639_q ),
	.datad(\ram1|ram~2478_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2479_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2479 .lut_mask = 16'hF588;
defparam \ram1|ram~2479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cycloneive_lcell_comb \ram1|ram~543feeder (
// Equation(s):
// \ram1|ram~543feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~543feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~543feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~543feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \ram1|ram~543 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~543feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~543 .is_wysiwyg = "true";
defparam \ram1|ram~543 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \ram1|ram~575 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~575 .is_wysiwyg = "true";
defparam \ram1|ram~575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneive_lcell_comb \ram1|ram~3661 (
// Equation(s):
// \ram1|ram~3661_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3661_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3661 .lut_mask = 16'h00FF;
defparam \ram1|ram~3661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N19
dffeas \ram1|ram~527 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3661_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~527 .is_wysiwyg = "true";
defparam \ram1|ram~527 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N7
dffeas \ram1|ram~559 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~559 .is_wysiwyg = "true";
defparam \ram1|ram~559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \ram1|ram~2482 (
// Equation(s):
// \ram1|ram~2482_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~559_q ))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~527_q ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~527_q ),
	.datac(\ram1|ram~559_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2482_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2482 .lut_mask = 16'hFA11;
defparam \ram1|ram~2482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \ram1|ram~2483 (
// Equation(s):
// \ram1|ram~2483_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2482_combout  & ((\ram1|ram~575_q ))) # (!\ram1|ram~2482_combout  & (\ram1|ram~543_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2482_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~543_q ),
	.datac(\ram1|ram~575_q ),
	.datad(\ram1|ram~2482_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2483_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2483 .lut_mask = 16'hF588;
defparam \ram1|ram~2483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_lcell_comb \ram1|ram~3659 (
// Equation(s):
// \ram1|ram~3659_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3659_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3659 .lut_mask = 16'h00FF;
defparam \ram1|ram~3659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N27
dffeas \ram1|ram~671 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3659_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~671 .is_wysiwyg = "true";
defparam \ram1|ram~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N31
dffeas \ram1|ram~703 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~703 .is_wysiwyg = "true";
defparam \ram1|ram~703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneive_lcell_comb \ram1|ram~3660 (
// Equation(s):
// \ram1|ram~3660_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3660_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3660 .lut_mask = 16'h00FF;
defparam \ram1|ram~3660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N31
dffeas \ram1|ram~655 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3660_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~655 .is_wysiwyg = "true";
defparam \ram1|ram~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N17
dffeas \ram1|ram~687 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~687 .is_wysiwyg = "true";
defparam \ram1|ram~687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneive_lcell_comb \ram1|ram~2480 (
// Equation(s):
// \ram1|ram~2480_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~687_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~655_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~655_q ),
	.datac(\ram1|ram~687_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2480_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2480 .lut_mask = 16'hAAB1;
defparam \ram1|ram~2480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N30
cycloneive_lcell_comb \ram1|ram~2481 (
// Equation(s):
// \ram1|ram~2481_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2480_combout  & ((\ram1|ram~703_q ))) # (!\ram1|ram~2480_combout  & (!\ram1|ram~671_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2480_combout ))))

	.dataa(\ram1|ram~671_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~703_q ),
	.datad(\ram1|ram~2480_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2481_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2481 .lut_mask = 16'hF344;
defparam \ram1|ram~2481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \ram1|ram~2484 (
// Equation(s):
// \ram1|ram~2484_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~2481_combout ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~2483_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2483_combout ),
	.datad(\ram1|ram~2481_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2484_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2484 .lut_mask = 16'hDC98;
defparam \ram1|ram~2484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \ram1|ram~2487 (
// Equation(s):
// \ram1|ram~2487_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2484_combout  & (\ram1|ram~2486_combout )) # (!\ram1|ram~2484_combout  & ((\ram1|ram~2479_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2484_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2486_combout ),
	.datac(\ram1|ram~2479_combout ),
	.datad(\ram1|ram~2484_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2487_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2487 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \ram1|ram~2498 (
// Equation(s):
// \ram1|ram~2498_combout  = (\cpu|Mux182~1_combout  & (((\cpu|Mux183~1_combout ) # (\ram1|ram~2487_combout )))) # (!\cpu|Mux182~1_combout  & (\ram1|ram~2497_combout  & (!\cpu|Mux183~1_combout )))

	.dataa(\ram1|ram~2497_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\ram1|ram~2487_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2498_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2498 .lut_mask = 16'hCEC2;
defparam \ram1|ram~2498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \ram1|ram~2509 (
// Equation(s):
// \ram1|ram~2509_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2498_combout  & ((\ram1|ram~2508_combout ))) # (!\ram1|ram~2498_combout  & (\ram1|ram~2477_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2498_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2477_combout ),
	.datac(\ram1|ram~2508_combout ),
	.datad(\ram1|ram~2498_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2509_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2509 .lut_mask = 16'hF588;
defparam \ram1|ram~2509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \ram1|ram~1775feeder (
// Equation(s):
// \ram1|ram~1775feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1775feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1775feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1775feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \ram1|ram~1775 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1775 .is_wysiwyg = "true";
defparam \ram1|ram~1775 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \ram1|ram~1791 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1791 .is_wysiwyg = "true";
defparam \ram1|ram~1791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \ram1|ram~1759feeder (
// Equation(s):
// \ram1|ram~1759feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1759feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1759feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1759feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \ram1|ram~1759 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1759 .is_wysiwyg = "true";
defparam \ram1|ram~1759 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \ram1|ram~1743 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1743 .is_wysiwyg = "true";
defparam \ram1|ram~1743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \ram1|ram~2517 (
// Equation(s):
// \ram1|ram~2517_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1759_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1743_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1759_q ),
	.datac(\ram1|ram~1743_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2517_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2517 .lut_mask = 16'hEE50;
defparam \ram1|ram~2517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \ram1|ram~2518 (
// Equation(s):
// \ram1|ram~2518_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2517_combout  & ((\ram1|ram~1791_q ))) # (!\ram1|ram~2517_combout  & (\ram1|ram~1775_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2517_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1775_q ),
	.datac(\ram1|ram~1791_q ),
	.datad(\ram1|ram~2517_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2518_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2518 .lut_mask = 16'hF588;
defparam \ram1|ram~2518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \ram1|ram~1631feeder (
// Equation(s):
// \ram1|ram~1631feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1631feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1631feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1631feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \ram1|ram~1631 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1631feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1631 .is_wysiwyg = "true";
defparam \ram1|ram~1631 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \ram1|ram~1615 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1615 .is_wysiwyg = "true";
defparam \ram1|ram~1615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \ram1|ram~2510 (
// Equation(s):
// \ram1|ram~2510_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1631_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1615_q )))))

	.dataa(\ram1|ram~1631_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1615_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2510_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2510 .lut_mask = 16'hEE30;
defparam \ram1|ram~2510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \ram1|ram~1663feeder (
// Equation(s):
// \ram1|ram~1663feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1663feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1663feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1663feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N29
dffeas \ram1|ram~1663 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1663 .is_wysiwyg = "true";
defparam \ram1|ram~1663 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \ram1|ram~1647 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1647 .is_wysiwyg = "true";
defparam \ram1|ram~1647 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \ram1|ram~2511 (
// Equation(s):
// \ram1|ram~2511_combout  = (\ram1|ram~2510_combout  & ((\ram1|ram~1663_q ) # ((!\cpu|Mux186~1_combout )))) # (!\ram1|ram~2510_combout  & (((\ram1|ram~1647_q  & \cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~2510_combout ),
	.datab(\ram1|ram~1663_q ),
	.datac(\ram1|ram~1647_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2511_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2511 .lut_mask = 16'hD8AA;
defparam \ram1|ram~2511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
cycloneive_lcell_comb \ram1|ram~1695feeder (
// Equation(s):
// \ram1|ram~1695feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1695feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1695feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1695feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N11
dffeas \ram1|ram~1695 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1695 .is_wysiwyg = "true";
defparam \ram1|ram~1695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \ram1|ram~1711feeder (
// Equation(s):
// \ram1|ram~1711feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1711feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1711feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1711feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \ram1|ram~1711 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1711 .is_wysiwyg = "true";
defparam \ram1|ram~1711 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \ram1|ram~1679 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1679 .is_wysiwyg = "true";
defparam \ram1|ram~1679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \ram1|ram~2512 (
// Equation(s):
// \ram1|ram~2512_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1711_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1679_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1711_q ),
	.datac(\ram1|ram~1679_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2512_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2512 .lut_mask = 16'hEE50;
defparam \ram1|ram~2512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \ram1|ram~1727 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1727 .is_wysiwyg = "true";
defparam \ram1|ram~1727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \ram1|ram~2513 (
// Equation(s):
// \ram1|ram~2513_combout  = (\ram1|ram~2512_combout  & (((\ram1|ram~1727_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2512_combout  & (\ram1|ram~1695_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1695_q ),
	.datab(\ram1|ram~2512_combout ),
	.datac(\ram1|ram~1727_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2513_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2513 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \ram1|ram~1567feeder (
// Equation(s):
// \ram1|ram~1567feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1567feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1567feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1567feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \ram1|ram~1567 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1567 .is_wysiwyg = "true";
defparam \ram1|ram~1567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneive_lcell_comb \ram1|ram~1583feeder (
// Equation(s):
// \ram1|ram~1583feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1583feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1583feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1583feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N17
dffeas \ram1|ram~1583 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1583feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1583 .is_wysiwyg = "true";
defparam \ram1|ram~1583 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \ram1|ram~1551 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1551 .is_wysiwyg = "true";
defparam \ram1|ram~1551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \ram1|ram~2514 (
// Equation(s):
// \ram1|ram~2514_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1583_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1551_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1583_q ),
	.datac(\ram1|ram~1551_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2514_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2514 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \ram1|ram~1599 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1599 .is_wysiwyg = "true";
defparam \ram1|ram~1599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \ram1|ram~2515 (
// Equation(s):
// \ram1|ram~2515_combout  = (\ram1|ram~2514_combout  & (((\ram1|ram~1599_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2514_combout  & (\ram1|ram~1567_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1567_q ),
	.datab(\ram1|ram~2514_combout ),
	.datac(\ram1|ram~1599_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2515_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2515 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \ram1|ram~2516 (
// Equation(s):
// \ram1|ram~2516_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~2513_combout )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~2515_combout )))))

	.dataa(\ram1|ram~2513_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2515_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2516_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2516 .lut_mask = 16'hE3E0;
defparam \ram1|ram~2516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \ram1|ram~2519 (
// Equation(s):
// \ram1|ram~2519_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2516_combout  & (\ram1|ram~2518_combout )) # (!\ram1|ram~2516_combout  & ((\ram1|ram~2511_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2516_combout ))))

	.dataa(\ram1|ram~2518_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2511_combout ),
	.datad(\ram1|ram~2516_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2519_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2519 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N9
dffeas \ram1|ram~1247 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1247 .is_wysiwyg = "true";
defparam \ram1|ram~1247 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \ram1|ram~1279 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1279 .is_wysiwyg = "true";
defparam \ram1|ram~1279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \ram1|ram~1263feeder (
// Equation(s):
// \ram1|ram~1263feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1263feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1263feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1263feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \ram1|ram~1263 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1263 .is_wysiwyg = "true";
defparam \ram1|ram~1263 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \ram1|ram~1231 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1231 .is_wysiwyg = "true";
defparam \ram1|ram~1231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \ram1|ram~2537 (
// Equation(s):
// \ram1|ram~2537_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1263_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1231_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1263_q ),
	.datac(\ram1|ram~1231_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2537_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2537 .lut_mask = 16'hEE50;
defparam \ram1|ram~2537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \ram1|ram~2538 (
// Equation(s):
// \ram1|ram~2538_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2537_combout  & ((\ram1|ram~1279_q ))) # (!\ram1|ram~2537_combout  & (\ram1|ram~1247_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2537_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1247_q ),
	.datac(\ram1|ram~1279_q ),
	.datad(\ram1|ram~2537_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2538_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2538 .lut_mask = 16'hF588;
defparam \ram1|ram~2538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneive_lcell_comb \ram1|ram~1199feeder (
// Equation(s):
// \ram1|ram~1199feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1199feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1199feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1199feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \ram1|ram~1199 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1199 .is_wysiwyg = "true";
defparam \ram1|ram~1199 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \ram1|ram~1215 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1215 .is_wysiwyg = "true";
defparam \ram1|ram~1215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \ram1|ram~1183feeder (
// Equation(s):
// \ram1|ram~1183feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1183feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \ram1|ram~1183 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1183 .is_wysiwyg = "true";
defparam \ram1|ram~1183 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \ram1|ram~1167 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1167 .is_wysiwyg = "true";
defparam \ram1|ram~1167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \ram1|ram~2530 (
// Equation(s):
// \ram1|ram~2530_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1183_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1167_q )))))

	.dataa(\ram1|ram~1183_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1167_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2530_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2530 .lut_mask = 16'hEE30;
defparam \ram1|ram~2530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \ram1|ram~2531 (
// Equation(s):
// \ram1|ram~2531_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2530_combout  & ((\ram1|ram~1215_q ))) # (!\ram1|ram~2530_combout  & (\ram1|ram~1199_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2530_combout ))))

	.dataa(\ram1|ram~1199_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1215_q ),
	.datad(\ram1|ram~2530_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2531_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2531 .lut_mask = 16'hF388;
defparam \ram1|ram~2531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \ram1|ram~3665 (
// Equation(s):
// \ram1|ram~3665_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3665_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3665 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \ram1|ram~1087 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3665_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1087_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1087 .is_wysiwyg = "true";
defparam \ram1|ram~1087 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \ram1|ram~1071 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1071 .is_wysiwyg = "true";
defparam \ram1|ram~1071 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \ram1|ram~3664 (
// Equation(s):
// \ram1|ram~3664_combout  = !\cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3664_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3664 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N21
dffeas \ram1|ram~1039 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3664_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1039 .is_wysiwyg = "true";
defparam \ram1|ram~1039 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \ram1|ram~1055 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1055 .is_wysiwyg = "true";
defparam \ram1|ram~1055 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \ram1|ram~2534 (
// Equation(s):
// \ram1|ram~2534_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~1055_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~1039_q ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1039_q ),
	.datac(\ram1|ram~1055_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2534_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2534 .lut_mask = 16'hFA11;
defparam \ram1|ram~2534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \ram1|ram~2535 (
// Equation(s):
// \ram1|ram~2535_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2534_combout  & (!\ram1|ram~1087_q )) # (!\ram1|ram~2534_combout  & ((\ram1|ram~1071_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2534_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1087_q ),
	.datac(\ram1|ram~1071_q ),
	.datad(\ram1|ram~2534_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2535_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2535 .lut_mask = 16'h77A0;
defparam \ram1|ram~2535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \ram1|ram~1119feeder (
// Equation(s):
// \ram1|ram~1119feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1119feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \ram1|ram~1119 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1119 .is_wysiwyg = "true";
defparam \ram1|ram~1119 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \ram1|ram~1151 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1151 .is_wysiwyg = "true";
defparam \ram1|ram~1151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \ram1|ram~1135feeder (
// Equation(s):
// \ram1|ram~1135feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1135feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1135feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1135feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \ram1|ram~1135 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1135 .is_wysiwyg = "true";
defparam \ram1|ram~1135 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \ram1|ram~1103 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1103 .is_wysiwyg = "true";
defparam \ram1|ram~1103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \ram1|ram~2532 (
// Equation(s):
// \ram1|ram~2532_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1135_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1103_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1135_q ),
	.datac(\ram1|ram~1103_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2532_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2532 .lut_mask = 16'hEE50;
defparam \ram1|ram~2532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \ram1|ram~2533 (
// Equation(s):
// \ram1|ram~2533_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2532_combout  & ((\ram1|ram~1151_q ))) # (!\ram1|ram~2532_combout  & (\ram1|ram~1119_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2532_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1119_q ),
	.datac(\ram1|ram~1151_q ),
	.datad(\ram1|ram~2532_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2533_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2533 .lut_mask = 16'hF588;
defparam \ram1|ram~2533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \ram1|ram~2536 (
// Equation(s):
// \ram1|ram~2536_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~2533_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & (\ram1|ram~2535_combout )))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2535_combout ),
	.datad(\ram1|ram~2533_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2536_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2536 .lut_mask = 16'hBA98;
defparam \ram1|ram~2536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \ram1|ram~2539 (
// Equation(s):
// \ram1|ram~2539_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2536_combout  & (\ram1|ram~2538_combout )) # (!\ram1|ram~2536_combout  & ((\ram1|ram~2531_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2536_combout ))))

	.dataa(\ram1|ram~2538_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2531_combout ),
	.datad(\ram1|ram~2536_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2539_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2539 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \ram1|ram~1471feeder (
// Equation(s):
// \ram1|ram~1471feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1471feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1471feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1471feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \ram1|ram~1471 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1471 .is_wysiwyg = "true";
defparam \ram1|ram~1471 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \ram1|ram~1535 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1535 .is_wysiwyg = "true";
defparam \ram1|ram~1535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \ram1|ram~1407feeder (
// Equation(s):
// \ram1|ram~1407feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1407feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1407feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1407feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \ram1|ram~1407 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1407 .is_wysiwyg = "true";
defparam \ram1|ram~1407 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \ram1|ram~1343 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1343 .is_wysiwyg = "true";
defparam \ram1|ram~1343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \ram1|ram~2527 (
// Equation(s):
// \ram1|ram~2527_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1407_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1343_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1407_q ),
	.datac(\ram1|ram~1343_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2527_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2527 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \ram1|ram~2528 (
// Equation(s):
// \ram1|ram~2528_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2527_combout  & ((\ram1|ram~1535_q ))) # (!\ram1|ram~2527_combout  & (\ram1|ram~1471_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2527_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1471_q ),
	.datac(\ram1|ram~1535_q ),
	.datad(\ram1|ram~2527_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2528_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2528 .lut_mask = 16'hF588;
defparam \ram1|ram~2528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \ram1|ram~1391feeder (
// Equation(s):
// \ram1|ram~1391feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1391feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1391feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1391feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \ram1|ram~1391 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1391feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1391 .is_wysiwyg = "true";
defparam \ram1|ram~1391 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \ram1|ram~1519 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1519 .is_wysiwyg = "true";
defparam \ram1|ram~1519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \ram1|ram~1455feeder (
// Equation(s):
// \ram1|ram~1455feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1455feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1455feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1455feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \ram1|ram~1455 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1455 .is_wysiwyg = "true";
defparam \ram1|ram~1455 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \ram1|ram~1327 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1327 .is_wysiwyg = "true";
defparam \ram1|ram~1327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \ram1|ram~2520 (
// Equation(s):
// \ram1|ram~2520_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1455_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1327_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1455_q ),
	.datac(\ram1|ram~1327_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2520_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2520 .lut_mask = 16'hEE50;
defparam \ram1|ram~2520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \ram1|ram~2521 (
// Equation(s):
// \ram1|ram~2521_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2520_combout  & ((\ram1|ram~1519_q ))) # (!\ram1|ram~2520_combout  & (\ram1|ram~1391_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2520_combout ))))

	.dataa(\ram1|ram~1391_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1519_q ),
	.datad(\ram1|ram~2520_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2521_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2521 .lut_mask = 16'hF388;
defparam \ram1|ram~2521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \ram1|ram~1439feeder (
// Equation(s):
// \ram1|ram~1439feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1439feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1439feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1439feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N17
dffeas \ram1|ram~1439 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1439 .is_wysiwyg = "true";
defparam \ram1|ram~1439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \ram1|ram~1375feeder (
// Equation(s):
// \ram1|ram~1375feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1375feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \ram1|ram~1375 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1375 .is_wysiwyg = "true";
defparam \ram1|ram~1375 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \ram1|ram~1311 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1311 .is_wysiwyg = "true";
defparam \ram1|ram~1311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \ram1|ram~2522 (
// Equation(s):
// \ram1|ram~2522_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~1375_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~1311_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1375_q ),
	.datac(\ram1|ram~1311_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2522_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2522 .lut_mask = 16'hEE50;
defparam \ram1|ram~2522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \ram1|ram~1503 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1503 .is_wysiwyg = "true";
defparam \ram1|ram~1503 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \ram1|ram~2523 (
// Equation(s):
// \ram1|ram~2523_combout  = (\ram1|ram~2522_combout  & (((\ram1|ram~1503_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2522_combout  & (\ram1|ram~1439_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1439_q ),
	.datab(\ram1|ram~2522_combout ),
	.datac(\ram1|ram~1503_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2523_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2523 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \ram1|ram~1359feeder (
// Equation(s):
// \ram1|ram~1359feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1359feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1359feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1359feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \ram1|ram~1359 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1359 .is_wysiwyg = "true";
defparam \ram1|ram~1359 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \ram1|ram~1487 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1487 .is_wysiwyg = "true";
defparam \ram1|ram~1487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \ram1|ram~1423feeder (
// Equation(s):
// \ram1|ram~1423feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1423feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \ram1|ram~1423 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1423 .is_wysiwyg = "true";
defparam \ram1|ram~1423 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \ram1|ram~1295 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1295 .is_wysiwyg = "true";
defparam \ram1|ram~1295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \ram1|ram~2524 (
// Equation(s):
// \ram1|ram~2524_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1423_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1295_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1423_q ),
	.datac(\ram1|ram~1295_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2524_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2524 .lut_mask = 16'hEE50;
defparam \ram1|ram~2524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \ram1|ram~2525 (
// Equation(s):
// \ram1|ram~2525_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2524_combout  & ((\ram1|ram~1487_q ))) # (!\ram1|ram~2524_combout  & (\ram1|ram~1359_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2524_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1359_q ),
	.datac(\ram1|ram~1487_q ),
	.datad(\ram1|ram~2524_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2525_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2525 .lut_mask = 16'hF588;
defparam \ram1|ram~2525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \ram1|ram~2526 (
// Equation(s):
// \ram1|ram~2526_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2523_combout ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((!\cpu|Mux186~1_combout  & \ram1|ram~2525_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2523_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~2525_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2526_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2526 .lut_mask = 16'hADA8;
defparam \ram1|ram~2526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \ram1|ram~2529 (
// Equation(s):
// \ram1|ram~2529_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2526_combout  & (\ram1|ram~2528_combout )) # (!\ram1|ram~2526_combout  & ((\ram1|ram~2521_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2526_combout ))))

	.dataa(\ram1|ram~2528_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2521_combout ),
	.datad(\ram1|ram~2526_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2529_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2529 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \ram1|ram~2540 (
// Equation(s):
// \ram1|ram~2540_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout )) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & ((\ram1|ram~2529_combout ))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~2539_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2539_combout ),
	.datad(\ram1|ram~2529_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2540_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2540 .lut_mask = 16'hDC98;
defparam \ram1|ram~2540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \ram1|ram~1887feeder (
// Equation(s):
// \ram1|ram~1887feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1887feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1887feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1887feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N3
dffeas \ram1|ram~1887 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1887feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1887 .is_wysiwyg = "true";
defparam \ram1|ram~1887 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \ram1|ram~2015 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2015 .is_wysiwyg = "true";
defparam \ram1|ram~2015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \ram1|ram~1951feeder (
// Equation(s):
// \ram1|ram~1951feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1951feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1951feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1951feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \ram1|ram~1951 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1951 .is_wysiwyg = "true";
defparam \ram1|ram~1951 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \ram1|ram~1823 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1823 .is_wysiwyg = "true";
defparam \ram1|ram~1823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \ram1|ram~2541 (
// Equation(s):
// \ram1|ram~2541_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1951_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1823_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1951_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1823_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2541_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2541 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \ram1|ram~2542 (
// Equation(s):
// \ram1|ram~2542_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2541_combout  & ((\ram1|ram~2015_q ))) # (!\ram1|ram~2541_combout  & (\ram1|ram~1887_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2541_combout ))))

	.dataa(\ram1|ram~1887_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2015_q ),
	.datad(\ram1|ram~2541_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2542_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2542 .lut_mask = 16'hF388;
defparam \ram1|ram~2542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \ram1|ram~2047 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux188~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2047 .is_wysiwyg = "true";
defparam \ram1|ram~2047 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \ram1|ram~1983feeder (
// Equation(s):
// \ram1|ram~1983feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1983feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1983feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1983feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \ram1|ram~1983 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1983feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1983 .is_wysiwyg = "true";
defparam \ram1|ram~1983 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N15
dffeas \ram1|ram~1855 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1855 .is_wysiwyg = "true";
defparam \ram1|ram~1855 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneive_lcell_comb \ram1|ram~2548 (
// Equation(s):
// \ram1|ram~2548_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1983_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1855_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1983_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1855_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2548_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2548 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N25
dffeas \ram1|ram~1919 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1919 .is_wysiwyg = "true";
defparam \ram1|ram~1919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneive_lcell_comb \ram1|ram~2549 (
// Equation(s):
// \ram1|ram~2549_combout  = (\ram1|ram~2548_combout  & ((\ram1|ram~2047_q ) # ((!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2548_combout  & (((\ram1|ram~1919_q  & \cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~2047_q ),
	.datab(\ram1|ram~2548_combout ),
	.datac(\ram1|ram~1919_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2549_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2549 .lut_mask = 16'hB8CC;
defparam \ram1|ram~2549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \ram1|ram~1967feeder (
// Equation(s):
// \ram1|ram~1967feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1967feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1967feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1967feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \ram1|ram~1967 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1967feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1967 .is_wysiwyg = "true";
defparam \ram1|ram~1967 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N7
dffeas \ram1|ram~2031 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2031 .is_wysiwyg = "true";
defparam \ram1|ram~2031 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \ram1|ram~1903feeder (
// Equation(s):
// \ram1|ram~1903feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux188~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1903feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1903feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1903feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \ram1|ram~1903 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1903feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1903 .is_wysiwyg = "true";
defparam \ram1|ram~1903 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \ram1|ram~1839 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1839 .is_wysiwyg = "true";
defparam \ram1|ram~1839 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneive_lcell_comb \ram1|ram~2543 (
// Equation(s):
// \ram1|ram~2543_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1903_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1839_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1903_q ),
	.datac(\ram1|ram~1839_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2543_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2543 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneive_lcell_comb \ram1|ram~2544 (
// Equation(s):
// \ram1|ram~2544_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2543_combout  & ((\ram1|ram~2031_q ))) # (!\ram1|ram~2543_combout  & (\ram1|ram~1967_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2543_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1967_q ),
	.datac(\ram1|ram~2031_q ),
	.datad(\ram1|ram~2543_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2544_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2544 .lut_mask = 16'hF588;
defparam \ram1|ram~2544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \ram1|ram~1935feeder (
// Equation(s):
// \ram1|ram~1935feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1935feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1935feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1935feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \ram1|ram~1935 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1935 .is_wysiwyg = "true";
defparam \ram1|ram~1935 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \ram1|ram~1999 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1999 .is_wysiwyg = "true";
defparam \ram1|ram~1999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \ram1|ram~1871feeder (
// Equation(s):
// \ram1|ram~1871feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1871feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1871feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1871feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \ram1|ram~1871 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1871 .is_wysiwyg = "true";
defparam \ram1|ram~1871 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \ram1|ram~1807 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1807 .is_wysiwyg = "true";
defparam \ram1|ram~1807 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \ram1|ram~2545 (
// Equation(s):
// \ram1|ram~2545_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1871_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1807_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1871_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1807_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2545_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2545 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \ram1|ram~2546 (
// Equation(s):
// \ram1|ram~2546_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2545_combout  & ((\ram1|ram~1999_q ))) # (!\ram1|ram~2545_combout  & (\ram1|ram~1935_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2545_combout ))))

	.dataa(\ram1|ram~1935_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1999_q ),
	.datad(\ram1|ram~2545_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2546_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2546 .lut_mask = 16'hF388;
defparam \ram1|ram~2546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \ram1|ram~2547 (
// Equation(s):
// \ram1|ram~2547_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2544_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2546_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2544_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~2546_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2547_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2547 .lut_mask = 16'hE5E0;
defparam \ram1|ram~2547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \ram1|ram~2550 (
// Equation(s):
// \ram1|ram~2550_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2547_combout  & ((\ram1|ram~2549_combout ))) # (!\ram1|ram~2547_combout  & (\ram1|ram~2542_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2547_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2542_combout ),
	.datac(\ram1|ram~2549_combout ),
	.datad(\ram1|ram~2547_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2550_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2550 .lut_mask = 16'hF588;
defparam \ram1|ram~2550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \ram1|ram~2551 (
// Equation(s):
// \ram1|ram~2551_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2540_combout  & ((\ram1|ram~2550_combout ))) # (!\ram1|ram~2540_combout  & (\ram1|ram~2519_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~2540_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~2519_combout ),
	.datac(\ram1|ram~2540_combout ),
	.datad(\ram1|ram~2550_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2551_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2551 .lut_mask = 16'hF858;
defparam \ram1|ram~2551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \data_in[15]~15 (
// Equation(s):
// \data_in[15]~15_combout  = (\data_in[4]~40_combout  & ((\ram1|ram~2509_combout ) # ((\data_in[4]~6_combout  & \ram1|ram~2551_combout )))) # (!\data_in[4]~40_combout  & (\data_in[4]~6_combout  & ((\ram1|ram~2551_combout ))))

	.dataa(\data_in[4]~40_combout ),
	.datab(\data_in[4]~6_combout ),
	.datac(\ram1|ram~2509_combout ),
	.datad(\ram1|ram~2551_combout ),
	.cin(gnd),
	.combout(\data_in[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[15]~15 .lut_mask = 16'hECA0;
defparam \data_in[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \data_in[15]~19 (
// Equation(s):
// \data_in[15]~19_combout  = (\data_in[13]~41_combout ) # (\data_in[15]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[13]~41_combout ),
	.datad(\data_in[15]~15_combout ),
	.cin(gnd),
	.combout(\data_in[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[15]~19 .lut_mask = 16'hFFF0;
defparam \data_in[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \cpu|Mux128~0 (
// Equation(s):
// \cpu|Mux128~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[15]~19_combout ))) # (!\cpu|state [3] & (\cpu|Mux220~3_combout )))) # (!\cpu|state [2] & (((\data_in[15]~19_combout ))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux220~3_combout ),
	.datad(\data_in[15]~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux128~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux128~0 .lut_mask = 16'hFD20;
defparam \cpu|Mux128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N29
dffeas \cpu|regbank[2][15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux128~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][15] .is_wysiwyg = "true";
defparam \cpu|regbank[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \cpu|regbank[1][15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux128~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][15] .is_wysiwyg = "true";
defparam \cpu|regbank[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \cpu|regbank[0][15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux128~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][15] .is_wysiwyg = "true";
defparam \cpu|regbank[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \cpu|Mux160~2 (
// Equation(s):
// \cpu|Mux160~2_combout  = (\cpu|ir [7] & (((\cpu|ir [6])))) # (!\cpu|ir [7] & ((\cpu|ir [6] & (\cpu|regbank[1][15]~q )) # (!\cpu|ir [6] & ((\cpu|regbank[0][15]~q )))))

	.dataa(\cpu|ir [7]),
	.datab(\cpu|regbank[1][15]~q ),
	.datac(\cpu|ir [6]),
	.datad(\cpu|regbank[0][15]~q ),
	.cin(gnd),
	.combout(\cpu|Mux160~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux160~2 .lut_mask = 16'hE5E0;
defparam \cpu|Mux160~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N15
dffeas \cpu|regbank[3][15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][15] .is_wysiwyg = "true";
defparam \cpu|regbank[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \cpu|Mux160~3 (
// Equation(s):
// \cpu|Mux160~3_combout  = (\cpu|ir [7] & ((\cpu|Mux160~2_combout  & ((\cpu|regbank[3][15]~q ))) # (!\cpu|Mux160~2_combout  & (\cpu|regbank[2][15]~q )))) # (!\cpu|ir [7] & (((\cpu|Mux160~2_combout ))))

	.dataa(\cpu|ir [7]),
	.datab(\cpu|regbank[2][15]~q ),
	.datac(\cpu|Mux160~2_combout ),
	.datad(\cpu|regbank[3][15]~q ),
	.cin(gnd),
	.combout(\cpu|Mux160~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux160~3 .lut_mask = 16'hF858;
defparam \cpu|Mux160~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \cpu|regbank[5][15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux128~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][15] .is_wysiwyg = "true";
defparam \cpu|regbank[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \cpu|regbank[6][15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux128~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][15] .is_wysiwyg = "true";
defparam \cpu|regbank[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \cpu|regbank[4][15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux128~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][15] .is_wysiwyg = "true";
defparam \cpu|regbank[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \cpu|Mux160~0 (
// Equation(s):
// \cpu|Mux160~0_combout  = (\cpu|ir [6] & (\cpu|ir [7])) # (!\cpu|ir [6] & ((\cpu|ir [7] & (\cpu|regbank[6][15]~q )) # (!\cpu|ir [7] & ((\cpu|regbank[4][15]~q )))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[6][15]~q ),
	.datad(\cpu|regbank[4][15]~q ),
	.cin(gnd),
	.combout(\cpu|Mux160~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux160~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \cpu|Mux160~1 (
// Equation(s):
// \cpu|Mux160~1_combout  = (\cpu|ir [6] & ((\cpu|Mux160~0_combout  & (\cpu|regbank[7][15]~q )) # (!\cpu|Mux160~0_combout  & ((\cpu|regbank[5][15]~q ))))) # (!\cpu|ir [6] & (((\cpu|Mux160~0_combout ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|regbank[7][15]~q ),
	.datac(\cpu|regbank[5][15]~q ),
	.datad(\cpu|Mux160~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux160~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux160~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux160~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \cpu|Mux160~4 (
// Equation(s):
// \cpu|Mux160~4_combout  = (\cpu|ir [8] & ((\cpu|Mux160~1_combout ))) # (!\cpu|ir [8] & (\cpu|Mux160~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir [8]),
	.datac(\cpu|Mux160~3_combout ),
	.datad(\cpu|Mux160~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux160~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux160~4 .lut_mask = 16'hFC30;
defparam \cpu|Mux160~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneive_lcell_comb \cpu|Mux220~1 (
// Equation(s):
// \cpu|Mux220~1_combout  = (\cpu|ir [11] & (((!\cpu|Mux231~2_combout )))) # (!\cpu|ir [11] & ((\cpu|Mux160~4_combout  & ((\cpu|Mux144~4_combout ) # (\cpu|Mux231~2_combout ))) # (!\cpu|Mux160~4_combout  & (\cpu|Mux144~4_combout  & \cpu|Mux231~2_combout ))))

	.dataa(\cpu|Mux160~4_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux144~4_combout ),
	.datad(\cpu|Mux231~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux220~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux220~1 .lut_mask = 16'h32EC;
defparam \cpu|Mux220~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \cpu|Mux220~0 (
// Equation(s):
// \cpu|Mux220~0_combout  = (!\cpu|ir [9] & (\cpu|Mux160~4_combout  $ (\cpu|Mux144~4_combout )))

	.dataa(\cpu|Mux160~4_combout ),
	.datab(\cpu|ir [9]),
	.datac(\cpu|Mux144~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux220~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux220~0 .lut_mask = 16'h1212;
defparam \cpu|Mux220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \cpu|Mux220~2 (
// Equation(s):
// \cpu|Mux220~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux220~1_combout  & ((\cpu|Mux220~0_combout ))) # (!\cpu|Mux220~1_combout  & (\cpu|Mux144~4_combout )))) # (!\cpu|Mux231~3_combout  & (\cpu|Mux220~1_combout ))

	.dataa(\cpu|Mux231~3_combout ),
	.datab(\cpu|Mux220~1_combout ),
	.datac(\cpu|Mux144~4_combout ),
	.datad(\cpu|Mux220~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux220~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux220~2 .lut_mask = 16'hEC64;
defparam \cpu|Mux220~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \cpu|Mux144~2 (
// Equation(s):
// \cpu|Mux144~2_combout  = (\cpu|ir [3] & ((\cpu|ir [4]) # ((\cpu|regbank[1][15]~q )))) # (!\cpu|ir [3] & (!\cpu|ir [4] & (\cpu|regbank[0][15]~q )))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[0][15]~q ),
	.datad(\cpu|regbank[1][15]~q ),
	.cin(gnd),
	.combout(\cpu|Mux144~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux144~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux144~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \cpu|Mux144~3 (
// Equation(s):
// \cpu|Mux144~3_combout  = (\cpu|ir [4] & ((\cpu|Mux144~2_combout  & (\cpu|regbank[3][15]~q )) # (!\cpu|Mux144~2_combout  & ((\cpu|regbank[2][15]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux144~2_combout ))))

	.dataa(\cpu|regbank[3][15]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[2][15]~q ),
	.datad(\cpu|Mux144~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux144~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux144~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux144~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneive_lcell_comb \cpu|Add4~53 (
// Equation(s):
// \cpu|Add4~53_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & ((\cpu|Mux144~1_combout ))) # (!\cpu|ir [5] & (\cpu|Mux144~3_combout ))))

	.dataa(\cpu|ir [5]),
	.datab(\cpu|Mux144~3_combout ),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|Mux144~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~53 .lut_mask = 16'h1EB4;
defparam \cpu|Add4~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \cpu|Add4~54 (
// Equation(s):
// \cpu|Add4~54_combout  = (\cpu|ir [11] & (\cpu|ir [6])) # (!\cpu|ir [11] & ((\cpu|Mux160~4_combout )))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|Mux160~4_combout ),
	.datac(gnd),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~54 .lut_mask = 16'hAACC;
defparam \cpu|Add4~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \cpu|Add3~28 (
// Equation(s):
// \cpu|Add3~28_combout  = ((\cpu|regbank[7][14]~q  $ (\cpu|state [0] $ (\cpu|Add3~27 )))) # (GND)
// \cpu|Add3~29  = CARRY((\cpu|regbank[7][14]~q  & ((!\cpu|Add3~27 ) # (!\cpu|state [0]))) # (!\cpu|regbank[7][14]~q  & (!\cpu|state [0] & !\cpu|Add3~27 )))

	.dataa(\cpu|regbank[7][14]~q ),
	.datab(\cpu|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~27 ),
	.combout(\cpu|Add3~28_combout ),
	.cout(\cpu|Add3~29 ));
// synopsys translate_off
defparam \cpu|Add3~28 .lut_mask = 16'h962B;
defparam \cpu|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y22_N9
dffeas \cpu|regbank[3][14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regbank[3][6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[3][14] .is_wysiwyg = "true";
defparam \cpu|regbank[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \cpu|regbank[1][14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux129~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[1][11]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[1][14] .is_wysiwyg = "true";
defparam \cpu|regbank[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \cpu|regbank[0][14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux129~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[0][14]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[0][14] .is_wysiwyg = "true";
defparam \cpu|regbank[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \cpu|Mux145~2 (
// Equation(s):
// \cpu|Mux145~2_combout  = (\cpu|ir [3] & ((\cpu|regbank[1][14]~q ) # ((\cpu|ir [4])))) # (!\cpu|ir [3] & (((\cpu|regbank[0][14]~q  & !\cpu|ir [4]))))

	.dataa(\cpu|ir [3]),
	.datab(\cpu|regbank[1][14]~q ),
	.datac(\cpu|regbank[0][14]~q ),
	.datad(\cpu|ir [4]),
	.cin(gnd),
	.combout(\cpu|Mux145~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux145~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux145~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \cpu|Mux145~3 (
// Equation(s):
// \cpu|Mux145~3_combout  = (\cpu|ir [4] & ((\cpu|Mux145~2_combout  & (\cpu|regbank[3][14]~q )) # (!\cpu|Mux145~2_combout  & ((\cpu|regbank[2][14]~q ))))) # (!\cpu|ir [4] & (((\cpu|Mux145~2_combout ))))

	.dataa(\cpu|ir [4]),
	.datab(\cpu|regbank[3][14]~q ),
	.datac(\cpu|regbank[2][14]~q ),
	.datad(\cpu|Mux145~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux145~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux145~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux145~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \cpu|Mux145~4 (
// Equation(s):
// \cpu|Mux145~4_combout  = (\cpu|ir [5] & (\cpu|Mux145~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux145~3_combout )))

	.dataa(\cpu|ir [5]),
	.datab(\cpu|Mux145~1_combout ),
	.datac(gnd),
	.datad(\cpu|Mux145~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux145~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux145~4 .lut_mask = 16'hDD88;
defparam \cpu|Mux145~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \cpu|Mux189~1 (
// Equation(s):
// \cpu|Mux189~1_combout  = (\cpu|Mux189~0_combout  & (((\cpu|Mux161~4_combout )))) # (!\cpu|Mux189~0_combout  & (\cpu|Mux145~4_combout  & (!\cpu|state [1])))

	.dataa(\cpu|Mux145~4_combout ),
	.datab(\cpu|state [1]),
	.datac(\cpu|Mux189~0_combout ),
	.datad(\cpu|Mux161~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux189~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux189~1 .lut_mask = 16'hF202;
defparam \cpu|Mux189~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \ram1|ram~1774feeder (
// Equation(s):
// \ram1|ram~1774feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1774feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1774feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1774feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \ram1|ram~1774 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1774feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1774 .is_wysiwyg = "true";
defparam \ram1|ram~1774 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \ram1|ram~1758feeder (
// Equation(s):
// \ram1|ram~1758feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1758feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1758feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1758feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \ram1|ram~1758 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1758 .is_wysiwyg = "true";
defparam \ram1|ram~1758 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \ram1|ram~1742 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1742 .is_wysiwyg = "true";
defparam \ram1|ram~1742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \ram1|ram~2433 (
// Equation(s):
// \ram1|ram~2433_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1758_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1742_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1758_q ),
	.datac(\ram1|ram~1742_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2433_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2433 .lut_mask = 16'hEE50;
defparam \ram1|ram~2433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \ram1|ram~1790 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1790 .is_wysiwyg = "true";
defparam \ram1|ram~1790 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \ram1|ram~2434 (
// Equation(s):
// \ram1|ram~2434_combout  = (\ram1|ram~2433_combout  & (((\ram1|ram~1790_q ) # (!\cpu|Mux186~1_combout )))) # (!\ram1|ram~2433_combout  & (\ram1|ram~1774_q  & ((\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~1774_q ),
	.datab(\ram1|ram~2433_combout ),
	.datac(\ram1|ram~1790_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2434_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2434 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \ram1|ram~1662feeder (
// Equation(s):
// \ram1|ram~1662feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1662feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1662feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1662feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N3
dffeas \ram1|ram~1662 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1662feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1662 .is_wysiwyg = "true";
defparam \ram1|ram~1662 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \ram1|ram~1646 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1646 .is_wysiwyg = "true";
defparam \ram1|ram~1646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \ram1|ram~1630feeder (
// Equation(s):
// \ram1|ram~1630feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1630feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1630feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1630feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \ram1|ram~1630 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1630feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1630 .is_wysiwyg = "true";
defparam \ram1|ram~1630 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \ram1|ram~1614 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1614 .is_wysiwyg = "true";
defparam \ram1|ram~1614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \ram1|ram~2426 (
// Equation(s):
// \ram1|ram~2426_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1630_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1614_q )))))

	.dataa(\ram1|ram~1630_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1614_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2426_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2426 .lut_mask = 16'hEE30;
defparam \ram1|ram~2426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \ram1|ram~2427 (
// Equation(s):
// \ram1|ram~2427_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2426_combout  & (\ram1|ram~1662_q )) # (!\ram1|ram~2426_combout  & ((\ram1|ram~1646_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2426_combout ))))

	.dataa(\ram1|ram~1662_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1646_q ),
	.datad(\ram1|ram~2426_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2427_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2427 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
cycloneive_lcell_comb \ram1|ram~1694feeder (
// Equation(s):
// \ram1|ram~1694feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1694feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1694feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1694feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N1
dffeas \ram1|ram~1694 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1694 .is_wysiwyg = "true";
defparam \ram1|ram~1694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \ram1|ram~1710feeder (
// Equation(s):
// \ram1|ram~1710feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1710feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1710feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1710feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \ram1|ram~1710 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1710 .is_wysiwyg = "true";
defparam \ram1|ram~1710 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \ram1|ram~1678 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1678 .is_wysiwyg = "true";
defparam \ram1|ram~1678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \ram1|ram~2428 (
// Equation(s):
// \ram1|ram~2428_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1710_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1678_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1710_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1678_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2428_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2428 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \ram1|ram~1726 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1726 .is_wysiwyg = "true";
defparam \ram1|ram~1726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \ram1|ram~2429 (
// Equation(s):
// \ram1|ram~2429_combout  = (\ram1|ram~2428_combout  & (((\ram1|ram~1726_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2428_combout  & (\ram1|ram~1694_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1694_q ),
	.datab(\ram1|ram~2428_combout ),
	.datac(\ram1|ram~1726_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2429_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2429 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \ram1|ram~1566feeder (
// Equation(s):
// \ram1|ram~1566feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1566feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1566feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1566feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \ram1|ram~1566 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1566 .is_wysiwyg = "true";
defparam \ram1|ram~1566 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \ram1|ram~1598 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1598 .is_wysiwyg = "true";
defparam \ram1|ram~1598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneive_lcell_comb \ram1|ram~1582feeder (
// Equation(s):
// \ram1|ram~1582feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1582feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1582feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1582feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N11
dffeas \ram1|ram~1582 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1582feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1582 .is_wysiwyg = "true";
defparam \ram1|ram~1582 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \ram1|ram~1550 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1550 .is_wysiwyg = "true";
defparam \ram1|ram~1550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \ram1|ram~2430 (
// Equation(s):
// \ram1|ram~2430_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1582_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1550_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1582_q ),
	.datac(\ram1|ram~1550_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2430_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2430 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \ram1|ram~2431 (
// Equation(s):
// \ram1|ram~2431_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2430_combout  & ((\ram1|ram~1598_q ))) # (!\ram1|ram~2430_combout  & (\ram1|ram~1566_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2430_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1566_q ),
	.datac(\ram1|ram~1598_q ),
	.datad(\ram1|ram~2430_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2431_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2431 .lut_mask = 16'hF588;
defparam \ram1|ram~2431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \ram1|ram~2432 (
// Equation(s):
// \ram1|ram~2432_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~2429_combout )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~2431_combout )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2429_combout ),
	.datad(\ram1|ram~2431_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2432_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2432 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \ram1|ram~2435 (
// Equation(s):
// \ram1|ram~2435_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2432_combout  & (\ram1|ram~2434_combout )) # (!\ram1|ram~2432_combout  & ((\ram1|ram~2427_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2432_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2434_combout ),
	.datac(\ram1|ram~2427_combout ),
	.datad(\ram1|ram~2432_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2435_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2435 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \ram1|ram~1886feeder (
// Equation(s):
// \ram1|ram~1886feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1886feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1886feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1886feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \ram1|ram~1886 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1886feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1886 .is_wysiwyg = "true";
defparam \ram1|ram~1886 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \ram1|ram~2014 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2014 .is_wysiwyg = "true";
defparam \ram1|ram~2014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \ram1|ram~1950feeder (
// Equation(s):
// \ram1|ram~1950feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1950feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1950feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1950feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \ram1|ram~1950 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1950 .is_wysiwyg = "true";
defparam \ram1|ram~1950 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \ram1|ram~1822 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1822 .is_wysiwyg = "true";
defparam \ram1|ram~1822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \ram1|ram~2457 (
// Equation(s):
// \ram1|ram~2457_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1950_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1822_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1950_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1822_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2457_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2457 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \ram1|ram~2458 (
// Equation(s):
// \ram1|ram~2458_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2457_combout  & ((\ram1|ram~2014_q ))) # (!\ram1|ram~2457_combout  & (\ram1|ram~1886_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2457_combout ))))

	.dataa(\ram1|ram~1886_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2014_q ),
	.datad(\ram1|ram~2457_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2458_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2458 .lut_mask = 16'hF388;
defparam \ram1|ram~2458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \ram1|ram~1966feeder (
// Equation(s):
// \ram1|ram~1966feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1966feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1966feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1966feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \ram1|ram~1966 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1966feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1966 .is_wysiwyg = "true";
defparam \ram1|ram~1966 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \ram1|ram~2030 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2030 .is_wysiwyg = "true";
defparam \ram1|ram~2030 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \ram1|ram~1902feeder (
// Equation(s):
// \ram1|ram~1902feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1902feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1902feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1902feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \ram1|ram~1902 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1902feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1902 .is_wysiwyg = "true";
defparam \ram1|ram~1902 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \ram1|ram~1838 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1838 .is_wysiwyg = "true";
defparam \ram1|ram~1838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneive_lcell_comb \ram1|ram~2459 (
// Equation(s):
// \ram1|ram~2459_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1902_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1838_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1902_q ),
	.datac(\ram1|ram~1838_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2459_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2459 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneive_lcell_comb \ram1|ram~2460 (
// Equation(s):
// \ram1|ram~2460_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2459_combout  & ((\ram1|ram~2030_q ))) # (!\ram1|ram~2459_combout  & (\ram1|ram~1966_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2459_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1966_q ),
	.datac(\ram1|ram~2030_q ),
	.datad(\ram1|ram~2459_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2460_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2460 .lut_mask = 16'hF588;
defparam \ram1|ram~2460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \ram1|ram~1934feeder (
// Equation(s):
// \ram1|ram~1934feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1934feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1934feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1934feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \ram1|ram~1934 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1934 .is_wysiwyg = "true";
defparam \ram1|ram~1934 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \ram1|ram~1998 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1998 .is_wysiwyg = "true";
defparam \ram1|ram~1998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \ram1|ram~1870feeder (
// Equation(s):
// \ram1|ram~1870feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1870feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1870feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1870feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \ram1|ram~1870 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1870 .is_wysiwyg = "true";
defparam \ram1|ram~1870 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \ram1|ram~1806 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1806 .is_wysiwyg = "true";
defparam \ram1|ram~1806 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \ram1|ram~2461 (
// Equation(s):
// \ram1|ram~2461_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1870_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1806_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1870_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1806_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2461_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2461 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \ram1|ram~2462 (
// Equation(s):
// \ram1|ram~2462_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2461_combout  & ((\ram1|ram~1998_q ))) # (!\ram1|ram~2461_combout  & (\ram1|ram~1934_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2461_combout ))))

	.dataa(\ram1|ram~1934_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1998_q ),
	.datad(\ram1|ram~2461_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2462_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2462 .lut_mask = 16'hF388;
defparam \ram1|ram~2462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \ram1|ram~2463 (
// Equation(s):
// \ram1|ram~2463_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~2460_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~2462_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2460_combout ),
	.datad(\ram1|ram~2462_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2463_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2463 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneive_lcell_comb \ram1|ram~2046feeder (
// Equation(s):
// \ram1|ram~2046feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2046feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2046feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2046feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \ram1|ram~2046 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2046feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2046 .is_wysiwyg = "true";
defparam \ram1|ram~2046 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \ram1|ram~1918 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1918 .is_wysiwyg = "true";
defparam \ram1|ram~1918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \ram1|ram~1982feeder (
// Equation(s):
// \ram1|ram~1982feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1982feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1982feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1982feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \ram1|ram~1982 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1982 .is_wysiwyg = "true";
defparam \ram1|ram~1982 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N3
dffeas \ram1|ram~1854 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1854 .is_wysiwyg = "true";
defparam \ram1|ram~1854 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneive_lcell_comb \ram1|ram~2464 (
// Equation(s):
// \ram1|ram~2464_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1982_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1854_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1982_q ),
	.datac(\ram1|ram~1854_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2464_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2464 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneive_lcell_comb \ram1|ram~2465 (
// Equation(s):
// \ram1|ram~2465_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2464_combout  & (\ram1|ram~2046_q )) # (!\ram1|ram~2464_combout  & ((\ram1|ram~1918_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2464_combout ))))

	.dataa(\ram1|ram~2046_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1918_q ),
	.datad(\ram1|ram~2464_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2465_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2465 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \ram1|ram~2466 (
// Equation(s):
// \ram1|ram~2466_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2463_combout  & ((\ram1|ram~2465_combout ))) # (!\ram1|ram~2463_combout  & (\ram1|ram~2458_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2463_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2458_combout ),
	.datac(\ram1|ram~2463_combout ),
	.datad(\ram1|ram~2465_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2466_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2466 .lut_mask = 16'hF858;
defparam \ram1|ram~2466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \ram1|ram~1246feeder (
// Equation(s):
// \ram1|ram~1246feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1246feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \ram1|ram~1246 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1246 .is_wysiwyg = "true";
defparam \ram1|ram~1246 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \ram1|ram~1278 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1278 .is_wysiwyg = "true";
defparam \ram1|ram~1278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \ram1|ram~1262feeder (
// Equation(s):
// \ram1|ram~1262feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1262feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \ram1|ram~1262 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1262 .is_wysiwyg = "true";
defparam \ram1|ram~1262 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \ram1|ram~1230 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1230 .is_wysiwyg = "true";
defparam \ram1|ram~1230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \ram1|ram~2453 (
// Equation(s):
// \ram1|ram~2453_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1262_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1230_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1262_q ),
	.datac(\ram1|ram~1230_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2453_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2453 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \ram1|ram~2454 (
// Equation(s):
// \ram1|ram~2454_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2453_combout  & ((\ram1|ram~1278_q ))) # (!\ram1|ram~2453_combout  & (\ram1|ram~1246_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2453_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1246_q ),
	.datac(\ram1|ram~1278_q ),
	.datad(\ram1|ram~2453_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2454_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2454 .lut_mask = 16'hF588;
defparam \ram1|ram~2454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \ram1|ram~3653 (
// Equation(s):
// \ram1|ram~3653_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3653_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3653 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \ram1|ram~1070 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3653_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1070 .is_wysiwyg = "true";
defparam \ram1|ram~1070 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \ram1|ram~1086 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1086 .is_wysiwyg = "true";
defparam \ram1|ram~1086 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneive_lcell_comb \ram1|ram~3654 (
// Equation(s):
// \ram1|ram~3654_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3654_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3654 .lut_mask = 16'h00FF;
defparam \ram1|ram~3654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \ram1|ram~1054 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3654_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1054 .is_wysiwyg = "true";
defparam \ram1|ram~1054 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \ram1|ram~1038 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1038 .is_wysiwyg = "true";
defparam \ram1|ram~1038 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \ram1|ram~2450 (
// Equation(s):
// \ram1|ram~2450_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~1054_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1038_q )))))

	.dataa(\ram1|ram~1054_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1038_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2450_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2450 .lut_mask = 16'hDD30;
defparam \ram1|ram~2450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \ram1|ram~2451 (
// Equation(s):
// \ram1|ram~2451_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2450_combout  & ((\ram1|ram~1086_q ))) # (!\ram1|ram~2450_combout  & (!\ram1|ram~1070_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2450_combout ))))

	.dataa(\ram1|ram~1070_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1086_q ),
	.datad(\ram1|ram~2450_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2451_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2451 .lut_mask = 16'hF344;
defparam \ram1|ram~2451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \ram1|ram~1118feeder (
// Equation(s):
// \ram1|ram~1118feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1118feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \ram1|ram~1118 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1118 .is_wysiwyg = "true";
defparam \ram1|ram~1118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \ram1|ram~1150feeder (
// Equation(s):
// \ram1|ram~1150feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1150feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \ram1|ram~1150 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1150 .is_wysiwyg = "true";
defparam \ram1|ram~1150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \ram1|ram~1134feeder (
// Equation(s):
// \ram1|ram~1134feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1134feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \ram1|ram~1134 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1134 .is_wysiwyg = "true";
defparam \ram1|ram~1134 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \ram1|ram~1102 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1102 .is_wysiwyg = "true";
defparam \ram1|ram~1102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \ram1|ram~2448 (
// Equation(s):
// \ram1|ram~2448_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1134_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1102_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1134_q ),
	.datac(\ram1|ram~1102_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2448_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2448 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \ram1|ram~2449 (
// Equation(s):
// \ram1|ram~2449_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2448_combout  & ((\ram1|ram~1150_q ))) # (!\ram1|ram~2448_combout  & (\ram1|ram~1118_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2448_combout ))))

	.dataa(\ram1|ram~1118_q ),
	.datab(\ram1|ram~1150_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\ram1|ram~2448_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2449_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2449 .lut_mask = 16'hCFA0;
defparam \ram1|ram~2449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \ram1|ram~2452 (
// Equation(s):
// \ram1|ram~2452_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~2449_combout ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2451_combout  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2451_combout ),
	.datac(\ram1|ram~2449_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2452_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2452 .lut_mask = 16'hAAE4;
defparam \ram1|ram~2452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneive_lcell_comb \ram1|ram~1198feeder (
// Equation(s):
// \ram1|ram~1198feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1198feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1198feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1198feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N15
dffeas \ram1|ram~1198 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1198 .is_wysiwyg = "true";
defparam \ram1|ram~1198 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \ram1|ram~1214 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1214 .is_wysiwyg = "true";
defparam \ram1|ram~1214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \ram1|ram~1182feeder (
// Equation(s):
// \ram1|ram~1182feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1182feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \ram1|ram~1182 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1182 .is_wysiwyg = "true";
defparam \ram1|ram~1182 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \ram1|ram~1166 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1166 .is_wysiwyg = "true";
defparam \ram1|ram~1166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \ram1|ram~2446 (
// Equation(s):
// \ram1|ram~2446_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1182_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1166_q )))))

	.dataa(\ram1|ram~1182_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1166_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2446_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2446 .lut_mask = 16'hEE30;
defparam \ram1|ram~2446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \ram1|ram~2447 (
// Equation(s):
// \ram1|ram~2447_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2446_combout  & ((\ram1|ram~1214_q ))) # (!\ram1|ram~2446_combout  & (\ram1|ram~1198_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2446_combout ))))

	.dataa(\ram1|ram~1198_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1214_q ),
	.datad(\ram1|ram~2446_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2447_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2447 .lut_mask = 16'hF388;
defparam \ram1|ram~2447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \ram1|ram~2455 (
// Equation(s):
// \ram1|ram~2455_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2452_combout  & (\ram1|ram~2454_combout )) # (!\ram1|ram~2452_combout  & ((\ram1|ram~2447_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2452_combout ))))

	.dataa(\ram1|ram~2454_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2452_combout ),
	.datad(\ram1|ram~2447_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2455_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2455 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \ram1|ram~1390feeder (
// Equation(s):
// \ram1|ram~1390feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1390feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1390feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1390feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \ram1|ram~1390 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1390feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1390 .is_wysiwyg = "true";
defparam \ram1|ram~1390 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \ram1|ram~1518 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1518 .is_wysiwyg = "true";
defparam \ram1|ram~1518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \ram1|ram~1454feeder (
// Equation(s):
// \ram1|ram~1454feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1454feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1454feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1454feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \ram1|ram~1454 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1454feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1454 .is_wysiwyg = "true";
defparam \ram1|ram~1454 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \ram1|ram~1326 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1326 .is_wysiwyg = "true";
defparam \ram1|ram~1326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \ram1|ram~2436 (
// Equation(s):
// \ram1|ram~2436_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1454_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1326_q )))))

	.dataa(\ram1|ram~1454_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1326_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2436_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2436 .lut_mask = 16'hEE30;
defparam \ram1|ram~2436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \ram1|ram~2437 (
// Equation(s):
// \ram1|ram~2437_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2436_combout  & ((\ram1|ram~1518_q ))) # (!\ram1|ram~2436_combout  & (\ram1|ram~1390_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2436_combout ))))

	.dataa(\ram1|ram~1390_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1518_q ),
	.datad(\ram1|ram~2436_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2437_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2437 .lut_mask = 16'hF388;
defparam \ram1|ram~2437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \ram1|ram~1470feeder (
// Equation(s):
// \ram1|ram~1470feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1470feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1470feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1470feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \ram1|ram~1470 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1470 .is_wysiwyg = "true";
defparam \ram1|ram~1470 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \ram1|ram~1534 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1534 .is_wysiwyg = "true";
defparam \ram1|ram~1534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \ram1|ram~1406feeder (
// Equation(s):
// \ram1|ram~1406feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1406feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1406feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1406feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \ram1|ram~1406 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1406 .is_wysiwyg = "true";
defparam \ram1|ram~1406 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \ram1|ram~1342 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1342 .is_wysiwyg = "true";
defparam \ram1|ram~1342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \ram1|ram~2443 (
// Equation(s):
// \ram1|ram~2443_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1406_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1342_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1406_q ),
	.datac(\ram1|ram~1342_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2443_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2443 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \ram1|ram~2444 (
// Equation(s):
// \ram1|ram~2444_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2443_combout  & ((\ram1|ram~1534_q ))) # (!\ram1|ram~2443_combout  & (\ram1|ram~1470_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2443_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1470_q ),
	.datac(\ram1|ram~1534_q ),
	.datad(\ram1|ram~2443_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2444_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2444 .lut_mask = 16'hF588;
defparam \ram1|ram~2444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \ram1|ram~1358feeder (
// Equation(s):
// \ram1|ram~1358feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1358feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \ram1|ram~1358 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1358 .is_wysiwyg = "true";
defparam \ram1|ram~1358 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \ram1|ram~1486 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1486 .is_wysiwyg = "true";
defparam \ram1|ram~1486 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \ram1|ram~1294 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1294 .is_wysiwyg = "true";
defparam \ram1|ram~1294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_lcell_comb \ram1|ram~1422feeder (
// Equation(s):
// \ram1|ram~1422feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1422feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1422feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1422feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \ram1|ram~1422 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1422feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1422 .is_wysiwyg = "true";
defparam \ram1|ram~1422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \ram1|ram~2440 (
// Equation(s):
// \ram1|ram~2440_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~1422_q ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~1294_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1294_q ),
	.datad(\ram1|ram~1422_q ),
	.cin(gnd),
	.combout(\ram1|ram~2440_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2440 .lut_mask = 16'hDC98;
defparam \ram1|ram~2440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \ram1|ram~2441 (
// Equation(s):
// \ram1|ram~2441_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2440_combout  & ((\ram1|ram~1486_q ))) # (!\ram1|ram~2440_combout  & (\ram1|ram~1358_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2440_combout ))))

	.dataa(\ram1|ram~1358_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1486_q ),
	.datad(\ram1|ram~2440_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2441_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2441 .lut_mask = 16'hF388;
defparam \ram1|ram~2441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \ram1|ram~1438feeder (
// Equation(s):
// \ram1|ram~1438feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1438feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1438feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1438feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N11
dffeas \ram1|ram~1438 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1438 .is_wysiwyg = "true";
defparam \ram1|ram~1438 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \ram1|ram~1310 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1310 .is_wysiwyg = "true";
defparam \ram1|ram~1310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \ram1|ram~1502feeder (
// Equation(s):
// \ram1|ram~1502feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1502feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1502feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1502feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \ram1|ram~1502 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1502 .is_wysiwyg = "true";
defparam \ram1|ram~1502 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \ram1|ram~1374 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1374 .is_wysiwyg = "true";
defparam \ram1|ram~1374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \ram1|ram~2438 (
// Equation(s):
// \ram1|ram~2438_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1502_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1374_q ))))) # (!\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1502_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1374_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2438_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2438 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \ram1|ram~2439 (
// Equation(s):
// \ram1|ram~2439_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~2438_combout )))) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~2438_combout  & (\ram1|ram~1438_q )) # (!\ram1|ram~2438_combout  & ((\ram1|ram~1310_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1438_q ),
	.datac(\ram1|ram~1310_q ),
	.datad(\ram1|ram~2438_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2439_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2439 .lut_mask = 16'hEE50;
defparam \ram1|ram~2439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \ram1|ram~2442 (
// Equation(s):
// \ram1|ram~2442_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2439_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (\ram1|ram~2441_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2441_combout ),
	.datad(\ram1|ram~2439_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2442_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2442 .lut_mask = 16'hBA98;
defparam \ram1|ram~2442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \ram1|ram~2445 (
// Equation(s):
// \ram1|ram~2445_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2442_combout  & ((\ram1|ram~2444_combout ))) # (!\ram1|ram~2442_combout  & (\ram1|ram~2437_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2442_combout ))))

	.dataa(\ram1|ram~2437_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2444_combout ),
	.datad(\ram1|ram~2442_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2445_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2445 .lut_mask = 16'hF388;
defparam \ram1|ram~2445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \ram1|ram~2456 (
// Equation(s):
// \ram1|ram~2456_combout  = (\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout ) # ((\ram1|ram~2445_combout )))) # (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~2455_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2455_combout ),
	.datad(\ram1|ram~2445_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2456_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2456 .lut_mask = 16'hBA98;
defparam \ram1|ram~2456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \ram1|ram~2467 (
// Equation(s):
// \ram1|ram~2467_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2456_combout  & ((\ram1|ram~2466_combout ))) # (!\ram1|ram~2456_combout  & (\ram1|ram~2435_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~2456_combout ))))

	.dataa(\ram1|ram~2435_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2466_combout ),
	.datad(\ram1|ram~2456_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2467_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2467 .lut_mask = 16'hF388;
defparam \ram1|ram~2467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \ram1|ram~3643 (
// Equation(s):
// \ram1|ram~3643_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3643_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3643 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \ram1|ram~862 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3643_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~862 .is_wysiwyg = "true";
defparam \ram1|ram~862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \ram1|ram~3646 (
// Equation(s):
// \ram1|ram~3646_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3646_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3646 .lut_mask = 16'h00FF;
defparam \ram1|ram~3646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N31
dffeas \ram1|ram~990 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3646_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~990 .is_wysiwyg = "true";
defparam \ram1|ram~990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneive_lcell_comb \ram1|ram~3644 (
// Equation(s):
// \ram1|ram~3644_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3644_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3644 .lut_mask = 16'h00FF;
defparam \ram1|ram~3644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N25
dffeas \ram1|ram~926 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3644_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~926 .is_wysiwyg = "true";
defparam \ram1|ram~926 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \ram1|ram~3645 (
// Equation(s):
// \ram1|ram~3645_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3645_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3645 .lut_mask = 16'h00FF;
defparam \ram1|ram~3645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N13
dffeas \ram1|ram~798 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3645_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~798 .is_wysiwyg = "true";
defparam \ram1|ram~798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \ram1|ram~2415 (
// Equation(s):
// \ram1|ram~2415_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~926_q )) # (!\cpu|Mux184~1_combout  & ((!\ram1|ram~798_q )))))

	.dataa(\ram1|ram~926_q ),
	.datab(\ram1|ram~798_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2415_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2415 .lut_mask = 16'hF503;
defparam \ram1|ram~2415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \ram1|ram~2416 (
// Equation(s):
// \ram1|ram~2416_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2415_combout  & ((!\ram1|ram~990_q ))) # (!\ram1|ram~2415_combout  & (!\ram1|ram~862_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2415_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~862_q ),
	.datac(\ram1|ram~990_q ),
	.datad(\ram1|ram~2415_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2416_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2416 .lut_mask = 16'h5F22;
defparam \ram1|ram~2416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneive_lcell_comb \ram1|ram~3651 (
// Equation(s):
// \ram1|ram~3651_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3651_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3651 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N15
dffeas \ram1|ram~894 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3651_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~894 .is_wysiwyg = "true";
defparam \ram1|ram~894 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \ram1|ram~3652 (
// Equation(s):
// \ram1|ram~3652_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3652_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3652 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \ram1|ram~1022 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3652_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1022 .is_wysiwyg = "true";
defparam \ram1|ram~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \ram1|ram~958feeder (
// Equation(s):
// \ram1|ram~958feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~958feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~958feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~958feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N27
dffeas \ram1|ram~958 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~958feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~958 .is_wysiwyg = "true";
defparam \ram1|ram~958 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \ram1|ram~830 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~830 .is_wysiwyg = "true";
defparam \ram1|ram~830 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \ram1|ram~2422 (
// Equation(s):
// \ram1|ram~2422_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~958_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~830_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~958_q ),
	.datac(\ram1|ram~830_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2422_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2422 .lut_mask = 16'hEE50;
defparam \ram1|ram~2422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \ram1|ram~2423 (
// Equation(s):
// \ram1|ram~2423_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2422_combout  & ((!\ram1|ram~1022_q ))) # (!\ram1|ram~2422_combout  & (!\ram1|ram~894_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2422_combout ))))

	.dataa(\ram1|ram~894_q ),
	.datab(\ram1|ram~1022_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~2422_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2423_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2423 .lut_mask = 16'h3F50;
defparam \ram1|ram~2423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N29
dffeas \ram1|ram~782 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~782 .is_wysiwyg = "true";
defparam \ram1|ram~782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \ram1|ram~846feeder (
// Equation(s):
// \ram1|ram~846feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~846feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~846feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~846feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N31
dffeas \ram1|ram~846 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~846feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~846 .is_wysiwyg = "true";
defparam \ram1|ram~846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \ram1|ram~2419 (
// Equation(s):
// \ram1|ram~2419_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~846_q ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~782_q ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~782_q ),
	.datad(\ram1|ram~846_q ),
	.cin(gnd),
	.combout(\ram1|ram~2419_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2419 .lut_mask = 16'hDC98;
defparam \ram1|ram~2419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N15
dffeas \ram1|ram~974 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~974 .is_wysiwyg = "true";
defparam \ram1|ram~974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \ram1|ram~3650 (
// Equation(s):
// \ram1|ram~3650_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3650_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3650 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N1
dffeas \ram1|ram~910 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~910 .is_wysiwyg = "true";
defparam \ram1|ram~910 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \ram1|ram~2420 (
// Equation(s):
// \ram1|ram~2420_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2419_combout  & (\ram1|ram~974_q )) # (!\ram1|ram~2419_combout  & ((!\ram1|ram~910_q ))))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~2419_combout ))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2419_combout ),
	.datac(\ram1|ram~974_q ),
	.datad(\ram1|ram~910_q ),
	.cin(gnd),
	.combout(\ram1|ram~2420_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2420 .lut_mask = 16'hC4E6;
defparam \ram1|ram~2420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \ram1|ram~3647 (
// Equation(s):
// \ram1|ram~3647_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3647_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3647 .lut_mask = 16'h00FF;
defparam \ram1|ram~3647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N15
dffeas \ram1|ram~942 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3647_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~942 .is_wysiwyg = "true";
defparam \ram1|ram~942 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_lcell_comb \ram1|ram~3649 (
// Equation(s):
// \ram1|ram~3649_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3649_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3649 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N3
dffeas \ram1|ram~1006 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1006 .is_wysiwyg = "true";
defparam \ram1|ram~1006 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \ram1|ram~814feeder (
// Equation(s):
// \ram1|ram~814feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~814feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~814feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~814feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \ram1|ram~814 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~814 .is_wysiwyg = "true";
defparam \ram1|ram~814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \ram1|ram~3648 (
// Equation(s):
// \ram1|ram~3648_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3648_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3648 .lut_mask = 16'h00FF;
defparam \ram1|ram~3648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N23
dffeas \ram1|ram~878 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3648_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~878 .is_wysiwyg = "true";
defparam \ram1|ram~878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \ram1|ram~2417 (
// Equation(s):
// \ram1|ram~2417_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((!\ram1|ram~878_q ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~814_q ))))

	.dataa(\ram1|ram~814_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~878_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2417_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2417 .lut_mask = 16'hCF22;
defparam \ram1|ram~2417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \ram1|ram~2418 (
// Equation(s):
// \ram1|ram~2418_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2417_combout  & ((!\ram1|ram~1006_q ))) # (!\ram1|ram~2417_combout  & (!\ram1|ram~942_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2417_combout ))))

	.dataa(\ram1|ram~942_q ),
	.datab(\ram1|ram~1006_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2417_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2418_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2418 .lut_mask = 16'h3F50;
defparam \ram1|ram~2418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \ram1|ram~2421 (
// Equation(s):
// \ram1|ram~2421_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~2418_combout ))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~2420_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2420_combout ),
	.datad(\ram1|ram~2418_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2421_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2421 .lut_mask = 16'hDC98;
defparam \ram1|ram~2421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \ram1|ram~2424 (
// Equation(s):
// \ram1|ram~2424_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2421_combout  & ((\ram1|ram~2423_combout ))) # (!\ram1|ram~2421_combout  & (\ram1|ram~2416_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2421_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2416_combout ),
	.datac(\ram1|ram~2423_combout ),
	.datad(\ram1|ram~2421_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2424_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2424 .lut_mask = 16'hF588;
defparam \ram1|ram~2424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \ram1|ram~190feeder (
// Equation(s):
// \ram1|ram~190feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~190feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \ram1|ram~190 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~190 .is_wysiwyg = "true";
defparam \ram1|ram~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \ram1|ram~174 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~174 .is_wysiwyg = "true";
defparam \ram1|ram~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \ram1|ram~3642 (
// Equation(s):
// \ram1|ram~3642_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3642_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3642 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \ram1|ram~142 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3642_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~142 .is_wysiwyg = "true";
defparam \ram1|ram~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \ram1|ram~3641 (
// Equation(s):
// \ram1|ram~3641_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3641_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3641 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N17
dffeas \ram1|ram~158 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3641_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~158 .is_wysiwyg = "true";
defparam \ram1|ram~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \ram1|ram~2404 (
// Equation(s):
// \ram1|ram~2404_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout ) # (!\ram1|ram~158_q )))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~142_q  & ((!\cpu|Mux186~1_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~142_q ),
	.datac(\ram1|ram~158_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2404_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2404 .lut_mask = 16'hAA1B;
defparam \ram1|ram~2404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \ram1|ram~2405 (
// Equation(s):
// \ram1|ram~2405_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2404_combout  & (\ram1|ram~190_q )) # (!\ram1|ram~2404_combout  & ((\ram1|ram~174_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2404_combout ))))

	.dataa(\ram1|ram~190_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~174_q ),
	.datad(\ram1|ram~2404_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2405_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2405 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \ram1|ram~46feeder (
// Equation(s):
// \ram1|ram~46feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~46feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \ram1|ram~46 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~46 .is_wysiwyg = "true";
defparam \ram1|ram~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \ram1|ram~62 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~62 .is_wysiwyg = "true";
defparam \ram1|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \ram1|ram~30feeder (
// Equation(s):
// \ram1|ram~30feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~30feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \ram1|ram~30 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~30 .is_wysiwyg = "true";
defparam \ram1|ram~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N3
dffeas \ram1|ram~14 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~14 .is_wysiwyg = "true";
defparam \ram1|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \ram1|ram~2408 (
// Equation(s):
// \ram1|ram~2408_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~30_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~14_q )))))

	.dataa(\ram1|ram~30_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~14_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2408_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2408 .lut_mask = 16'hEE30;
defparam \ram1|ram~2408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \ram1|ram~2409 (
// Equation(s):
// \ram1|ram~2409_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2408_combout  & ((\ram1|ram~62_q ))) # (!\ram1|ram~2408_combout  & (\ram1|ram~46_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2408_combout ))))

	.dataa(\ram1|ram~46_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~62_q ),
	.datad(\ram1|ram~2408_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2409_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2409 .lut_mask = 16'hF388;
defparam \ram1|ram~2409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \ram1|ram~94feeder (
// Equation(s):
// \ram1|ram~94feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~94feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \ram1|ram~94 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~94 .is_wysiwyg = "true";
defparam \ram1|ram~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \ram1|ram~126 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~126 .is_wysiwyg = "true";
defparam \ram1|ram~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneive_lcell_comb \ram1|ram~110feeder (
// Equation(s):
// \ram1|ram~110feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~110feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~110feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~110feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N7
dffeas \ram1|ram~110 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~110 .is_wysiwyg = "true";
defparam \ram1|ram~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \ram1|ram~78 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~78 .is_wysiwyg = "true";
defparam \ram1|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \ram1|ram~2406 (
// Equation(s):
// \ram1|ram~2406_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~110_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~78_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~110_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~78_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2406_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2406 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \ram1|ram~2407 (
// Equation(s):
// \ram1|ram~2407_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2406_combout  & ((\ram1|ram~126_q ))) # (!\ram1|ram~2406_combout  & (\ram1|ram~94_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2406_combout ))))

	.dataa(\ram1|ram~94_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~126_q ),
	.datad(\ram1|ram~2406_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2407_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2407 .lut_mask = 16'hF388;
defparam \ram1|ram~2407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \ram1|ram~2410 (
// Equation(s):
// \ram1|ram~2410_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~2407_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2409_combout ))))

	.dataa(\ram1|ram~2409_combout ),
	.datab(\ram1|ram~2407_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2410_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2410 .lut_mask = 16'hFC0A;
defparam \ram1|ram~2410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
cycloneive_lcell_comb \ram1|ram~222feeder (
// Equation(s):
// \ram1|ram~222feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~222feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~222feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~222feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N3
dffeas \ram1|ram~222 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~222 .is_wysiwyg = "true";
defparam \ram1|ram~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N2
cycloneive_lcell_comb \ram1|ram~238feeder (
// Equation(s):
// \ram1|ram~238feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~238feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N3
dffeas \ram1|ram~238 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~238 .is_wysiwyg = "true";
defparam \ram1|ram~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N15
dffeas \ram1|ram~206 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~206 .is_wysiwyg = "true";
defparam \ram1|ram~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \ram1|ram~2411 (
// Equation(s):
// \ram1|ram~2411_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~238_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~206_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~238_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~206_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2411_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2411 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N9
dffeas \ram1|ram~254 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~254 .is_wysiwyg = "true";
defparam \ram1|ram~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \ram1|ram~2412 (
// Equation(s):
// \ram1|ram~2412_combout  = (\ram1|ram~2411_combout  & (((\ram1|ram~254_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2411_combout  & (\ram1|ram~222_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~222_q ),
	.datab(\ram1|ram~2411_combout ),
	.datac(\ram1|ram~254_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2412_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2412 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \ram1|ram~2413 (
// Equation(s):
// \ram1|ram~2413_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2410_combout  & ((\ram1|ram~2412_combout ))) # (!\ram1|ram~2410_combout  & (\ram1|ram~2405_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2410_combout ))))

	.dataa(\ram1|ram~2405_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2410_combout ),
	.datad(\ram1|ram~2412_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2413_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2413 .lut_mask = 16'hF838;
defparam \ram1|ram~2413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \ram1|ram~3634 (
// Equation(s):
// \ram1|ram~3634_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3634_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3634 .lut_mask = 16'h00FF;
defparam \ram1|ram~3634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \ram1|ram~638 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~638 .is_wysiwyg = "true";
defparam \ram1|ram~638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \ram1|ram~3631 (
// Equation(s):
// \ram1|ram~3631_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3631_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3631 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N9
dffeas \ram1|ram~622 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3631_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~622 .is_wysiwyg = "true";
defparam \ram1|ram~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \ram1|ram~3632 (
// Equation(s):
// \ram1|ram~3632_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3632_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3632 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N31
dffeas \ram1|ram~606 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3632_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~606 .is_wysiwyg = "true";
defparam \ram1|ram~606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \ram1|ram~3633 (
// Equation(s):
// \ram1|ram~3633_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3633_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3633 .lut_mask = 16'h00FF;
defparam \ram1|ram~3633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \ram1|ram~590 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3633_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~590 .is_wysiwyg = "true";
defparam \ram1|ram~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \ram1|ram~2394 (
// Equation(s):
// \ram1|ram~2394_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~606_q )) # (!\cpu|Mux187~1_combout  & ((!\ram1|ram~590_q )))))

	.dataa(\ram1|ram~606_q ),
	.datab(\ram1|ram~590_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2394_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2394 .lut_mask = 16'hF503;
defparam \ram1|ram~2394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \ram1|ram~2395 (
// Equation(s):
// \ram1|ram~2395_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2394_combout  & (!\ram1|ram~638_q )) # (!\ram1|ram~2394_combout  & ((!\ram1|ram~622_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2394_combout ))))

	.dataa(\ram1|ram~638_q ),
	.datab(\ram1|ram~622_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~2394_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2395_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2395 .lut_mask = 16'h5F30;
defparam \ram1|ram~2395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \ram1|ram~3640 (
// Equation(s):
// \ram1|ram~3640_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3640_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3640 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N21
dffeas \ram1|ram~766 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3640_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~766 .is_wysiwyg = "true";
defparam \ram1|ram~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \ram1|ram~750 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~750 .is_wysiwyg = "true";
defparam \ram1|ram~750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N6
cycloneive_lcell_comb \ram1|ram~3639 (
// Equation(s):
// \ram1|ram~3639_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3639_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3639 .lut_mask = 16'h00FF;
defparam \ram1|ram~3639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N7
dffeas \ram1|ram~734 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~734 .is_wysiwyg = "true";
defparam \ram1|ram~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N27
dffeas \ram1|ram~718 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~718 .is_wysiwyg = "true";
defparam \ram1|ram~718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \ram1|ram~2401 (
// Equation(s):
// \ram1|ram~2401_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~734_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~718_q )))))

	.dataa(\ram1|ram~734_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~718_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2401_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2401 .lut_mask = 16'hDD30;
defparam \ram1|ram~2401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \ram1|ram~2402 (
// Equation(s):
// \ram1|ram~2402_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2401_combout  & (!\ram1|ram~766_q )) # (!\ram1|ram~2401_combout  & ((\ram1|ram~750_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2401_combout ))))

	.dataa(\ram1|ram~766_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~750_q ),
	.datad(\ram1|ram~2401_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2402_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2402 .lut_mask = 16'h77C0;
defparam \ram1|ram~2402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \ram1|ram~3635 (
// Equation(s):
// \ram1|ram~3635_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3635_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3635 .lut_mask = 16'h00FF;
defparam \ram1|ram~3635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \ram1|ram~542 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~542 .is_wysiwyg = "true";
defparam \ram1|ram~542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \ram1|ram~3638 (
// Equation(s):
// \ram1|ram~3638_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3638_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3638 .lut_mask = 16'h00FF;
defparam \ram1|ram~3638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \ram1|ram~574 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3638_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~574 .is_wysiwyg = "true";
defparam \ram1|ram~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \ram1|ram~3637 (
// Equation(s):
// \ram1|ram~3637_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3637_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3637 .lut_mask = 16'h00FF;
defparam \ram1|ram~3637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \ram1|ram~526 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3637_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~526 .is_wysiwyg = "true";
defparam \ram1|ram~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \ram1|ram~3636 (
// Equation(s):
// \ram1|ram~3636_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3636_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3636 .lut_mask = 16'h00FF;
defparam \ram1|ram~3636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \ram1|ram~558 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3636_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~558 .is_wysiwyg = "true";
defparam \ram1|ram~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \ram1|ram~2398 (
// Equation(s):
// \ram1|ram~2398_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout ) # (!\ram1|ram~558_q )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~526_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~526_q ),
	.datab(\ram1|ram~558_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2398_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2398 .lut_mask = 16'hF035;
defparam \ram1|ram~2398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \ram1|ram~2399 (
// Equation(s):
// \ram1|ram~2399_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2398_combout  & ((!\ram1|ram~574_q ))) # (!\ram1|ram~2398_combout  & (!\ram1|ram~542_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2398_combout ))))

	.dataa(\ram1|ram~542_q ),
	.datab(\ram1|ram~574_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\ram1|ram~2398_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2399_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2399 .lut_mask = 16'h3F50;
defparam \ram1|ram~2399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \ram1|ram~670feeder (
// Equation(s):
// \ram1|ram~670feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~670feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~670feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~670feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \ram1|ram~670 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~670 .is_wysiwyg = "true";
defparam \ram1|ram~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \ram1|ram~702 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~702 .is_wysiwyg = "true";
defparam \ram1|ram~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \ram1|ram~654 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~654 .is_wysiwyg = "true";
defparam \ram1|ram~654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneive_lcell_comb \ram1|ram~686feeder (
// Equation(s):
// \ram1|ram~686feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~686feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~686feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~686feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N27
dffeas \ram1|ram~686 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~686 .is_wysiwyg = "true";
defparam \ram1|ram~686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \ram1|ram~2396 (
// Equation(s):
// \ram1|ram~2396_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~686_q ))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~654_q ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~654_q ),
	.datad(\ram1|ram~686_q ),
	.cin(gnd),
	.combout(\ram1|ram~2396_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2396 .lut_mask = 16'hDC98;
defparam \ram1|ram~2396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \ram1|ram~2397 (
// Equation(s):
// \ram1|ram~2397_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2396_combout  & ((\ram1|ram~702_q ))) # (!\ram1|ram~2396_combout  & (\ram1|ram~670_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2396_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~670_q ),
	.datac(\ram1|ram~702_q ),
	.datad(\ram1|ram~2396_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2397_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2397 .lut_mask = 16'hF588;
defparam \ram1|ram~2397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \ram1|ram~2400 (
// Equation(s):
// \ram1|ram~2400_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~2397_combout ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~2399_combout ))))

	.dataa(\ram1|ram~2399_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2397_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2400_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2400 .lut_mask = 16'hF2C2;
defparam \ram1|ram~2400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \ram1|ram~2403 (
// Equation(s):
// \ram1|ram~2403_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2400_combout  & ((\ram1|ram~2402_combout ))) # (!\ram1|ram~2400_combout  & (\ram1|ram~2395_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2400_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2395_combout ),
	.datac(\ram1|ram~2402_combout ),
	.datad(\ram1|ram~2400_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2403_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2403 .lut_mask = 16'hF588;
defparam \ram1|ram~2403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \ram1|ram~2414 (
// Equation(s):
// \ram1|ram~2414_combout  = (\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout ) # ((\ram1|ram~2403_combout )))) # (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~2413_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2413_combout ),
	.datad(\ram1|ram~2403_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2414_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2414 .lut_mask = 16'hBA98;
defparam \ram1|ram~2414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \ram1|ram~3629 (
// Equation(s):
// \ram1|ram~3629_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3629_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3629 .lut_mask = 16'h00FF;
defparam \ram1|ram~3629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N9
dffeas \ram1|ram~494 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~494 .is_wysiwyg = "true";
defparam \ram1|ram~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \ram1|ram~366 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~366 .is_wysiwyg = "true";
defparam \ram1|ram~366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \ram1|ram~3628 (
// Equation(s):
// \ram1|ram~3628_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3628_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3628 .lut_mask = 16'h00FF;
defparam \ram1|ram~3628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \ram1|ram~430 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3628_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~430 .is_wysiwyg = "true";
defparam \ram1|ram~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \ram1|ram~302 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~302 .is_wysiwyg = "true";
defparam \ram1|ram~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \ram1|ram~2384 (
// Equation(s):
// \ram1|ram~2384_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~430_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~302_q )))))

	.dataa(\ram1|ram~430_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~302_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2384_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2384 .lut_mask = 16'hDD30;
defparam \ram1|ram~2384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \ram1|ram~2385 (
// Equation(s):
// \ram1|ram~2385_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2384_combout  & (!\ram1|ram~494_q )) # (!\ram1|ram~2384_combout  & ((\ram1|ram~366_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2384_combout ))))

	.dataa(\ram1|ram~494_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~366_q ),
	.datad(\ram1|ram~2384_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2385_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2385 .lut_mask = 16'h77C0;
defparam \ram1|ram~2385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneive_lcell_comb \ram1|ram~334feeder (
// Equation(s):
// \ram1|ram~334feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~334feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \ram1|ram~334 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~334 .is_wysiwyg = "true";
defparam \ram1|ram~334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneive_lcell_comb \ram1|ram~398feeder (
// Equation(s):
// \ram1|ram~398feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~398feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~398feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~398feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N9
dffeas \ram1|ram~398 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~398 .is_wysiwyg = "true";
defparam \ram1|ram~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N15
dffeas \ram1|ram~270 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~270 .is_wysiwyg = "true";
defparam \ram1|ram~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \ram1|ram~2388 (
// Equation(s):
// \ram1|ram~2388_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~398_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~270_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~398_q ),
	.datac(\ram1|ram~270_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2388_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2388 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \ram1|ram~462 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~462 .is_wysiwyg = "true";
defparam \ram1|ram~462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \ram1|ram~2389 (
// Equation(s):
// \ram1|ram~2389_combout  = (\ram1|ram~2388_combout  & (((\ram1|ram~462_q ) # (!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2388_combout  & (\ram1|ram~334_q  & ((\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~334_q ),
	.datab(\ram1|ram~2388_combout ),
	.datac(\ram1|ram~462_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2389_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2389 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \ram1|ram~414feeder (
// Equation(s):
// \ram1|ram~414feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~414feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~414feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~414feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \ram1|ram~414 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~414 .is_wysiwyg = "true";
defparam \ram1|ram~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \ram1|ram~478 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~478 .is_wysiwyg = "true";
defparam \ram1|ram~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \ram1|ram~3630 (
// Equation(s):
// \ram1|ram~3630_combout  = !\cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3630_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3630 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N21
dffeas \ram1|ram~350 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3630_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~350 .is_wysiwyg = "true";
defparam \ram1|ram~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N11
dffeas \ram1|ram~286 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~286 .is_wysiwyg = "true";
defparam \ram1|ram~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \ram1|ram~2386 (
// Equation(s):
// \ram1|ram~2386_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~350_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~286_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~350_q ),
	.datac(\ram1|ram~286_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2386_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2386 .lut_mask = 16'hBB50;
defparam \ram1|ram~2386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \ram1|ram~2387 (
// Equation(s):
// \ram1|ram~2387_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2386_combout  & ((\ram1|ram~478_q ))) # (!\ram1|ram~2386_combout  & (\ram1|ram~414_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2386_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~414_q ),
	.datac(\ram1|ram~478_q ),
	.datad(\ram1|ram~2386_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2387_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2387 .lut_mask = 16'hF588;
defparam \ram1|ram~2387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \ram1|ram~2390 (
// Equation(s):
// \ram1|ram~2390_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2387_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (\ram1|ram~2389_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2389_combout ),
	.datad(\ram1|ram~2387_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2390_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2390 .lut_mask = 16'hBA98;
defparam \ram1|ram~2390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \ram1|ram~510feeder (
// Equation(s):
// \ram1|ram~510feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux189~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~510feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~510feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~510feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N5
dffeas \ram1|ram~510 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~510feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~510 .is_wysiwyg = "true";
defparam \ram1|ram~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \ram1|ram~446 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~446 .is_wysiwyg = "true";
defparam \ram1|ram~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \ram1|ram~382feeder (
// Equation(s):
// \ram1|ram~382feeder_combout  = \cpu|Mux189~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux189~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~382feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~382feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~382feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \ram1|ram~382 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~382 .is_wysiwyg = "true";
defparam \ram1|ram~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \ram1|ram~318 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~318 .is_wysiwyg = "true";
defparam \ram1|ram~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \ram1|ram~2391 (
// Equation(s):
// \ram1|ram~2391_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~382_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~318_q )))))

	.dataa(\ram1|ram~382_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~318_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2391_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2391 .lut_mask = 16'hEE30;
defparam \ram1|ram~2391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \ram1|ram~2392 (
// Equation(s):
// \ram1|ram~2392_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2391_combout  & (\ram1|ram~510_q )) # (!\ram1|ram~2391_combout  & ((\ram1|ram~446_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2391_combout ))))

	.dataa(\ram1|ram~510_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~446_q ),
	.datad(\ram1|ram~2391_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2392_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2392 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \ram1|ram~2393 (
// Equation(s):
// \ram1|ram~2393_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2390_combout  & ((\ram1|ram~2392_combout ))) # (!\ram1|ram~2390_combout  & (\ram1|ram~2385_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2390_combout ))))

	.dataa(\ram1|ram~2385_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2390_combout ),
	.datad(\ram1|ram~2392_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2393_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2393 .lut_mask = 16'hF838;
defparam \ram1|ram~2393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \ram1|ram~2425 (
// Equation(s):
// \ram1|ram~2425_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2414_combout  & (\ram1|ram~2424_combout )) # (!\ram1|ram~2414_combout  & ((\ram1|ram~2393_combout ))))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2414_combout ))))

	.dataa(\ram1|ram~2424_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2414_combout ),
	.datad(\ram1|ram~2393_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2425_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2425 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \data_in[14]~14 (
// Equation(s):
// \data_in[14]~14_combout  = (\data_in[4]~40_combout  & ((\ram1|ram~2425_combout ) # ((\data_in[4]~6_combout  & \ram1|ram~2467_combout )))) # (!\data_in[4]~40_combout  & (\data_in[4]~6_combout  & (\ram1|ram~2467_combout )))

	.dataa(\data_in[4]~40_combout ),
	.datab(\data_in[4]~6_combout ),
	.datac(\ram1|ram~2467_combout ),
	.datad(\ram1|ram~2425_combout ),
	.cin(gnd),
	.combout(\data_in[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[14]~14 .lut_mask = 16'hEAC0;
defparam \data_in[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \data_in[14]~17 (
// Equation(s):
// \data_in[14]~17_combout  = (\data_in[13]~41_combout ) # (\data_in[14]~14_combout )

	.dataa(gnd),
	.datab(\data_in[13]~41_combout ),
	.datac(gnd),
	.datad(\data_in[14]~14_combout ),
	.cin(gnd),
	.combout(\data_in[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[14]~17 .lut_mask = 16'hFFCC;
defparam \data_in[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \cpu|Mux129~0 (
// Equation(s):
// \cpu|Mux129~0_combout  = (\cpu|state [2] & ((\cpu|state [3] & ((\data_in[14]~17_combout ))) # (!\cpu|state [3] & (\cpu|Mux221~3_combout )))) # (!\cpu|state [2] & (((\data_in[14]~17_combout ))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|Mux221~3_combout ),
	.datac(\cpu|state [3]),
	.datad(\data_in[14]~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux129~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux129~0 .lut_mask = 16'hFD08;
defparam \cpu|Mux129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \cpu|regbank[2][14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux129~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[2][6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[2][14] .is_wysiwyg = "true";
defparam \cpu|regbank[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \cpu|Mux161~2 (
// Equation(s):
// \cpu|Mux161~2_combout  = (\cpu|ir [6] & ((\cpu|ir [7]) # ((\cpu|regbank[1][14]~q )))) # (!\cpu|ir [6] & (!\cpu|ir [7] & ((\cpu|regbank[0][14]~q ))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[1][14]~q ),
	.datad(\cpu|regbank[0][14]~q ),
	.cin(gnd),
	.combout(\cpu|Mux161~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux161~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux161~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \cpu|Mux161~3 (
// Equation(s):
// \cpu|Mux161~3_combout  = (\cpu|ir [7] & ((\cpu|Mux161~2_combout  & ((\cpu|regbank[3][14]~q ))) # (!\cpu|Mux161~2_combout  & (\cpu|regbank[2][14]~q )))) # (!\cpu|ir [7] & (((\cpu|Mux161~2_combout ))))

	.dataa(\cpu|regbank[2][14]~q ),
	.datab(\cpu|regbank[3][14]~q ),
	.datac(\cpu|ir [7]),
	.datad(\cpu|Mux161~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux161~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux161~3 .lut_mask = 16'hCFA0;
defparam \cpu|Mux161~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \cpu|regbank[5][14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux129~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[5][9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[5][14] .is_wysiwyg = "true";
defparam \cpu|regbank[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \cpu|regbank[6][14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux129~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[6][6]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][14] .is_wysiwyg = "true";
defparam \cpu|regbank[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \cpu|regbank[4][14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux129~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regbank[4][13]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[4][14] .is_wysiwyg = "true";
defparam \cpu|regbank[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \cpu|Mux161~0 (
// Equation(s):
// \cpu|Mux161~0_combout  = (\cpu|ir [6] & (\cpu|ir [7])) # (!\cpu|ir [6] & ((\cpu|ir [7] & (\cpu|regbank[6][14]~q )) # (!\cpu|ir [7] & ((\cpu|regbank[4][14]~q )))))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|ir [7]),
	.datac(\cpu|regbank[6][14]~q ),
	.datad(\cpu|regbank[4][14]~q ),
	.cin(gnd),
	.combout(\cpu|Mux161~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux161~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \cpu|Mux161~1 (
// Equation(s):
// \cpu|Mux161~1_combout  = (\cpu|ir [6] & ((\cpu|Mux161~0_combout  & ((\cpu|regbank[7][14]~q ))) # (!\cpu|Mux161~0_combout  & (\cpu|regbank[5][14]~q )))) # (!\cpu|ir [6] & (((\cpu|Mux161~0_combout ))))

	.dataa(\cpu|regbank[5][14]~q ),
	.datab(\cpu|regbank[7][14]~q ),
	.datac(\cpu|ir [6]),
	.datad(\cpu|Mux161~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux161~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux161~1 .lut_mask = 16'hCFA0;
defparam \cpu|Mux161~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \cpu|Mux161~4 (
// Equation(s):
// \cpu|Mux161~4_combout  = (\cpu|ir [8] & ((\cpu|Mux161~1_combout ))) # (!\cpu|ir [8] & (\cpu|Mux161~3_combout ))

	.dataa(\cpu|Mux161~3_combout ),
	.datab(\cpu|ir [8]),
	.datac(gnd),
	.datad(\cpu|Mux161~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux161~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux161~4 .lut_mask = 16'hEE22;
defparam \cpu|Mux161~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \cpu|Add4~56 (
// Equation(s):
// \cpu|Add4~56_combout  = (\cpu|ir [11] & (\cpu|ir [6])) # (!\cpu|ir [11] & ((\cpu|Mux161~4_combout )))

	.dataa(\cpu|ir [6]),
	.datab(\cpu|Mux161~4_combout ),
	.datac(gnd),
	.datad(\cpu|ir [11]),
	.cin(gnd),
	.combout(\cpu|Add4~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~56 .lut_mask = 16'hAACC;
defparam \cpu|Add4~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \cpu|Add4~65 (
// Equation(s):
// \cpu|Add4~65_combout  = (\cpu|Add4~55_combout  & ((\cpu|Add4~56_combout  & (!\cpu|Add4~64 )) # (!\cpu|Add4~56_combout  & ((\cpu|Add4~64 ) # (GND))))) # (!\cpu|Add4~55_combout  & ((\cpu|Add4~56_combout  & (\cpu|Add4~64  & VCC)) # (!\cpu|Add4~56_combout  & 
// (!\cpu|Add4~64 ))))
// \cpu|Add4~66  = CARRY((\cpu|Add4~55_combout  & ((!\cpu|Add4~64 ) # (!\cpu|Add4~56_combout ))) # (!\cpu|Add4~55_combout  & (!\cpu|Add4~56_combout  & !\cpu|Add4~64 )))

	.dataa(\cpu|Add4~55_combout ),
	.datab(\cpu|Add4~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add4~64 ),
	.combout(\cpu|Add4~65_combout ),
	.cout(\cpu|Add4~66 ));
// synopsys translate_off
defparam \cpu|Add4~65 .lut_mask = 16'h692B;
defparam \cpu|Add4~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \cpu|Mux221~1 (
// Equation(s):
// \cpu|Mux221~1_combout  = (\cpu|Mux231~2_combout  & (!\cpu|ir [11] & ((\cpu|Mux161~4_combout ) # (\cpu|Mux145~4_combout )))) # (!\cpu|Mux231~2_combout  & ((\cpu|ir [11]) # ((\cpu|Mux161~4_combout  & \cpu|Mux145~4_combout ))))

	.dataa(\cpu|Mux231~2_combout ),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux161~4_combout ),
	.datad(\cpu|Mux145~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux221~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux221~1 .lut_mask = 16'h7664;
defparam \cpu|Mux221~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \cpu|Mux221~0 (
// Equation(s):
// \cpu|Mux221~0_combout  = (!\cpu|ir [9] & (\cpu|Mux161~4_combout  $ (\cpu|Mux145~4_combout )))

	.dataa(\cpu|ir [9]),
	.datab(gnd),
	.datac(\cpu|Mux161~4_combout ),
	.datad(\cpu|Mux145~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux221~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux221~0 .lut_mask = 16'h0550;
defparam \cpu|Mux221~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \cpu|Mux221~2 (
// Equation(s):
// \cpu|Mux221~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux221~1_combout  & ((\cpu|Mux221~0_combout ))) # (!\cpu|Mux221~1_combout  & (\cpu|Mux145~4_combout )))) # (!\cpu|Mux231~3_combout  & (((\cpu|Mux221~1_combout ))))

	.dataa(\cpu|Mux145~4_combout ),
	.datab(\cpu|Mux231~3_combout ),
	.datac(\cpu|Mux221~1_combout ),
	.datad(\cpu|Mux221~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux221~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux221~2 .lut_mask = 16'hF838;
defparam \cpu|Mux221~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \cpu|Mux221~3 (
// Equation(s):
// \cpu|Mux221~3_combout  = (\cpu|Mux231~6_combout  & (\cpu|Add4~65_combout )) # (!\cpu|Mux231~6_combout  & ((\cpu|Mux221~2_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux231~6_combout ),
	.datac(\cpu|Add4~65_combout ),
	.datad(\cpu|Mux221~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux221~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux221~3 .lut_mask = 16'hF3C0;
defparam \cpu|Mux221~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \cpu|regbank[7][14]~14 (
// Equation(s):
// \cpu|regbank[7][14]~14_combout  = (\cpu|state [2] & ((\cpu|Mux221~3_combout ))) # (!\cpu|state [2] & (\cpu|Add3~28_combout ))

	.dataa(\cpu|state [2]),
	.datab(\cpu|Add3~28_combout ),
	.datac(gnd),
	.datad(\cpu|Mux221~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][14]~14 .lut_mask = 16'hEE44;
defparam \cpu|regbank[7][14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \cpu|regbank[7][14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][14]~14_combout ),
	.asdata(\data_in[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][14]~40_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][14] .is_wysiwyg = "true";
defparam \cpu|regbank[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \cpu|Mux145~0 (
// Equation(s):
// \cpu|Mux145~0_combout  = (\cpu|ir [4] & ((\cpu|regbank[6][14]~q ) # ((\cpu|ir [3])))) # (!\cpu|ir [4] & (((\cpu|regbank[4][14]~q  & !\cpu|ir [3]))))

	.dataa(\cpu|regbank[6][14]~q ),
	.datab(\cpu|ir [4]),
	.datac(\cpu|regbank[4][14]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux145~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux145~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \cpu|Mux145~1 (
// Equation(s):
// \cpu|Mux145~1_combout  = (\cpu|Mux145~0_combout  & ((\cpu|regbank[7][14]~q ) # ((!\cpu|ir [3])))) # (!\cpu|Mux145~0_combout  & (((\cpu|regbank[5][14]~q  & \cpu|ir [3]))))

	.dataa(\cpu|regbank[7][14]~q ),
	.datab(\cpu|Mux145~0_combout ),
	.datac(\cpu|regbank[5][14]~q ),
	.datad(\cpu|ir [3]),
	.cin(gnd),
	.combout(\cpu|Mux145~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux145~1 .lut_mask = 16'hB8CC;
defparam \cpu|Mux145~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \cpu|Add4~55 (
// Equation(s):
// \cpu|Add4~55_combout  = \cpu|Add4~0_combout  $ (((\cpu|ir [5] & (\cpu|Mux145~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux145~3_combout )))))

	.dataa(\cpu|ir [5]),
	.datab(\cpu|Mux145~1_combout ),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|Mux145~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add4~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~55 .lut_mask = 16'h2D78;
defparam \cpu|Add4~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \cpu|Add4~67 (
// Equation(s):
// \cpu|Add4~67_combout  = \cpu|Add4~53_combout  $ (\cpu|Add4~66  $ (\cpu|Add4~54_combout ))

	.dataa(gnd),
	.datab(\cpu|Add4~53_combout ),
	.datac(gnd),
	.datad(\cpu|Add4~54_combout ),
	.cin(\cpu|Add4~66 ),
	.combout(\cpu|Add4~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~67 .lut_mask = 16'hC33C;
defparam \cpu|Add4~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \cpu|Mux220~3 (
// Equation(s):
// \cpu|Mux220~3_combout  = (\cpu|Mux231~6_combout  & ((\cpu|Add4~67_combout ))) # (!\cpu|Mux231~6_combout  & (\cpu|Mux220~2_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux231~6_combout ),
	.datac(\cpu|Mux220~2_combout ),
	.datad(\cpu|Add4~67_combout ),
	.cin(gnd),
	.combout(\cpu|Mux220~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux220~3 .lut_mask = 16'hFC30;
defparam \cpu|Mux220~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \cpu|Add3~30 (
// Equation(s):
// \cpu|Add3~30_combout  = \cpu|regbank[7][15]~q  $ (\cpu|Add3~29  $ (!\cpu|state [0]))

	.dataa(\cpu|regbank[7][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|state [0]),
	.cin(\cpu|Add3~29 ),
	.combout(\cpu|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~30 .lut_mask = 16'h5AA5;
defparam \cpu|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \cpu|regbank[7][15]~15 (
// Equation(s):
// \cpu|regbank[7][15]~15_combout  = (\cpu|state [2] & (\cpu|Mux220~3_combout )) # (!\cpu|state [2] & ((\cpu|Add3~30_combout )))

	.dataa(\cpu|Mux220~3_combout ),
	.datab(\cpu|Add3~30_combout ),
	.datac(gnd),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|regbank[7][15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][15]~15 .lut_mask = 16'hAACC;
defparam \cpu|regbank[7][15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \cpu|regbank[7][15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][15]~15_combout ),
	.asdata(\data_in[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][14]~40_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][15] .is_wysiwyg = "true";
defparam \cpu|regbank[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \cpu|Mux144~0 (
// Equation(s):
// \cpu|Mux144~0_combout  = (\cpu|ir [4] & ((\cpu|ir [3]) # ((\cpu|regbank[6][15]~q )))) # (!\cpu|ir [4] & (!\cpu|ir [3] & ((\cpu|regbank[4][15]~q ))))

	.dataa(\cpu|ir [4]),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[6][15]~q ),
	.datad(\cpu|regbank[4][15]~q ),
	.cin(gnd),
	.combout(\cpu|Mux144~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux144~0 .lut_mask = 16'hB9A8;
defparam \cpu|Mux144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \cpu|Mux144~1 (
// Equation(s):
// \cpu|Mux144~1_combout  = (\cpu|ir [3] & ((\cpu|Mux144~0_combout  & (\cpu|regbank[7][15]~q )) # (!\cpu|Mux144~0_combout  & ((\cpu|regbank[5][15]~q ))))) # (!\cpu|ir [3] & (((\cpu|Mux144~0_combout ))))

	.dataa(\cpu|regbank[7][15]~q ),
	.datab(\cpu|ir [3]),
	.datac(\cpu|regbank[5][15]~q ),
	.datad(\cpu|Mux144~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux144~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux144~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux144~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \cpu|Mux144~4 (
// Equation(s):
// \cpu|Mux144~4_combout  = (\cpu|ir [5] & (\cpu|Mux144~1_combout )) # (!\cpu|ir [5] & ((\cpu|Mux144~3_combout )))

	.dataa(gnd),
	.datab(\cpu|ir [5]),
	.datac(\cpu|Mux144~1_combout ),
	.datad(\cpu|Mux144~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux144~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux144~4 .lut_mask = 16'hF3C0;
defparam \cpu|Mux144~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \cpu|Mux235~5 (
// Equation(s):
// \cpu|Mux235~5_combout  = (!\cpu|Mux146~4_combout  & (!\cpu|Mux144~4_combout  & (!\cpu|Mux145~4_combout  & !\cpu|Mux147~4_combout )))

	.dataa(\cpu|Mux146~4_combout ),
	.datab(\cpu|Mux144~4_combout ),
	.datac(\cpu|Mux145~4_combout ),
	.datad(\cpu|Mux147~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~5 .lut_mask = 16'h0001;
defparam \cpu|Mux235~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \cpu|Mux235~6 (
// Equation(s):
// \cpu|Mux235~6_combout  = (\cpu|Mux235~0_combout ) # ((\cpu|Mux235~3_combout  & (\cpu|Mux235~4_combout  & \cpu|Mux235~5_combout )))

	.dataa(\cpu|Mux235~0_combout ),
	.datab(\cpu|Mux235~3_combout ),
	.datac(\cpu|Mux235~4_combout ),
	.datad(\cpu|Mux235~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~6 .lut_mask = 16'hEAAA;
defparam \cpu|Mux235~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneive_lcell_comb \cpu|Mux235~7 (
// Equation(s):
// \cpu|Mux235~7_combout  = (!\cpu|ir [8] & ((\cpu|ir [7] & ((\cpu|Add4~15_combout ))) # (!\cpu|ir [7] & (\cpu|Mux235~6_combout ))))

	.dataa(\cpu|ir [7]),
	.datab(\cpu|Mux235~6_combout ),
	.datac(\cpu|ir [8]),
	.datad(\cpu|Add4~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~7 .lut_mask = 16'h0E04;
defparam \cpu|Mux235~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \cpu|Mux235~8 (
// Equation(s):
// \cpu|Mux235~8_combout  = (\cpu|ir [10] & (\cpu|Mux235~7_combout )) # (!\cpu|ir [10] & ((\cpu|Mux175~4_combout  $ (\cpu|Mux159~4_combout ))))

	.dataa(\cpu|Mux235~7_combout ),
	.datab(\cpu|Mux175~4_combout ),
	.datac(\cpu|Mux159~4_combout ),
	.datad(\cpu|ir [10]),
	.cin(gnd),
	.combout(\cpu|Mux235~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~8 .lut_mask = 16'hAA3C;
defparam \cpu|Mux235~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \cpu|Mux235~11 (
// Equation(s):
// \cpu|Mux235~11_combout  = (\cpu|ir [11] & (\cpu|Mux235~8_combout  & (\cpu|ir [9] $ (!\cpu|Mux235~10_combout )))) # (!\cpu|ir [11] & (((\cpu|Mux235~10_combout ))))

	.dataa(\cpu|ir [9]),
	.datab(\cpu|ir [11]),
	.datac(\cpu|Mux235~10_combout ),
	.datad(\cpu|Mux235~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux235~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux235~11 .lut_mask = 16'hB430;
defparam \cpu|Mux235~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \cpu|regbank[7][0]~5 (
// Equation(s):
// \cpu|regbank[7][0]~5_combout  = (\cpu|state [3] & (\cpu|Add3~0_combout )) # (!\cpu|state [3] & ((\cpu|Mux235~11_combout )))

	.dataa(\cpu|Add3~0_combout ),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|Mux235~11_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[7][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][0]~5 .lut_mask = 16'hBB88;
defparam \cpu|regbank[7][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \cpu|regbank[7][0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][0]~5_combout ),
	.asdata(\data_in[0]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][0] .is_wysiwyg = "true";
defparam \cpu|regbank[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \cpu|regbank[7][1]~2 (
// Equation(s):
// \cpu|regbank[7][1]~2_combout  = (\cpu|state [3] & (\cpu|Add3~2_combout )) # (!\cpu|state [3] & ((\cpu|Mux234~3_combout )))

	.dataa(\cpu|Add3~2_combout ),
	.datab(\cpu|Mux234~3_combout ),
	.datac(gnd),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|regbank[7][1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[7][1]~2 .lut_mask = 16'hAACC;
defparam \cpu|regbank[7][1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \cpu|regbank[7][1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[7][1]~2_combout ),
	.asdata(\data_in[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|regbank[7][8]~26_combout ),
	.ena(\cpu|regbank[7][14]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[7][1] .is_wysiwyg = "true";
defparam \cpu|regbank[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \cpu|Mux186~0 (
// Equation(s):
// \cpu|Mux186~0_combout  = (\cpu|Mux179~0_combout  & (((\cpu|pc [1])))) # (!\cpu|Mux179~0_combout  & (\cpu|regbank[7][1]~q  & (\cpu|state [3])))

	.dataa(\cpu|regbank[7][1]~q ),
	.datab(\cpu|state [3]),
	.datac(\cpu|pc [1]),
	.datad(\cpu|Mux179~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux186~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux186~0 .lut_mask = 16'hF088;
defparam \cpu|Mux186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \cpu|Mux186~1 (
// Equation(s):
// \cpu|Mux186~1_combout  = (\cpu|Mux186~0_combout ) # ((!\cpu|Mux179~0_combout  & (!\cpu|state [3] & \cpu|Mux158~4_combout )))

	.dataa(\cpu|Mux179~0_combout ),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux186~0_combout ),
	.datad(\cpu|Mux158~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux186~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux186~1 .lut_mask = 16'hF1F0;
defparam \cpu|Mux186~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \cpu|Mux193~0 (
// Equation(s):
// \cpu|Mux193~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & ((\cpu|pc [10]))) # (!\cpu|state [1] & (\cpu|Mux149~4_combout ))))

	.dataa(\cpu|Mux149~4_combout ),
	.datab(\cpu|state [1]),
	.datac(\cpu|pc [10]),
	.datad(\cpu|Mux189~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux193~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux193~0 .lut_mask = 16'h00E2;
defparam \cpu|Mux193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \cpu|Mux193~1 (
// Equation(s):
// \cpu|Mux193~1_combout  = (\cpu|Mux193~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux165~4_combout ))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|Mux165~4_combout ),
	.datac(gnd),
	.datad(\cpu|Mux193~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux193~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux193~1 .lut_mask = 16'hFF88;
defparam \cpu|Mux193~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \ram1|ram~1786feeder (
// Equation(s):
// \ram1|ram~1786feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1786feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1786feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1786feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \ram1|ram~1786 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1786feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1786 .is_wysiwyg = "true";
defparam \ram1|ram~1786 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \ram1|ram~1770 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1770 .is_wysiwyg = "true";
defparam \ram1|ram~1770 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \ram1|ram~1754feeder (
// Equation(s):
// \ram1|ram~1754feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1754feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1754feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1754feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \ram1|ram~1754 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1754 .is_wysiwyg = "true";
defparam \ram1|ram~1754 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \ram1|ram~1738 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1738 .is_wysiwyg = "true";
defparam \ram1|ram~1738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \ram1|ram~3021 (
// Equation(s):
// \ram1|ram~3021_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~1754_q ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~1738_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~1754_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1738_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3021_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3021 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \ram1|ram~3022 (
// Equation(s):
// \ram1|ram~3022_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3021_combout  & (\ram1|ram~1786_q )) # (!\ram1|ram~3021_combout  & ((\ram1|ram~1770_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3021_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1786_q ),
	.datac(\ram1|ram~1770_q ),
	.datad(\ram1|ram~3021_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3022_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3022 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \ram1|ram~1626feeder (
// Equation(s):
// \ram1|ram~1626feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1626feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1626feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1626feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \ram1|ram~1626 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1626 .is_wysiwyg = "true";
defparam \ram1|ram~1626 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \ram1|ram~1610 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1610 .is_wysiwyg = "true";
defparam \ram1|ram~1610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \ram1|ram~3014 (
// Equation(s):
// \ram1|ram~3014_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1626_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1610_q )))))

	.dataa(\ram1|ram~1626_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1610_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3014_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3014 .lut_mask = 16'hEE30;
defparam \ram1|ram~3014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \ram1|ram~1642 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1642 .is_wysiwyg = "true";
defparam \ram1|ram~1642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \ram1|ram~1658feeder (
// Equation(s):
// \ram1|ram~1658feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1658feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1658feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1658feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \ram1|ram~1658 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1658feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1658 .is_wysiwyg = "true";
defparam \ram1|ram~1658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \ram1|ram~3015 (
// Equation(s):
// \ram1|ram~3015_combout  = (\ram1|ram~3014_combout  & (((\ram1|ram~1658_q )) # (!\cpu|Mux186~1_combout ))) # (!\ram1|ram~3014_combout  & (\cpu|Mux186~1_combout  & (\ram1|ram~1642_q )))

	.dataa(\ram1|ram~3014_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1642_q ),
	.datad(\ram1|ram~1658_q ),
	.cin(gnd),
	.combout(\ram1|ram~3015_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3015 .lut_mask = 16'hEA62;
defparam \ram1|ram~3015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \ram1|ram~1690feeder (
// Equation(s):
// \ram1|ram~1690feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1690feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1690feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1690feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \ram1|ram~1690 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1690 .is_wysiwyg = "true";
defparam \ram1|ram~1690 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N3
dffeas \ram1|ram~1722 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1722 .is_wysiwyg = "true";
defparam \ram1|ram~1722 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \ram1|ram~1706feeder (
// Equation(s):
// \ram1|ram~1706feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1706feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1706feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1706feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \ram1|ram~1706 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1706 .is_wysiwyg = "true";
defparam \ram1|ram~1706 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N25
dffeas \ram1|ram~1674 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1674 .is_wysiwyg = "true";
defparam \ram1|ram~1674 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \ram1|ram~3016 (
// Equation(s):
// \ram1|ram~3016_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1706_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1674_q )))))

	.dataa(\ram1|ram~1706_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1674_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3016_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3016 .lut_mask = 16'hEE30;
defparam \ram1|ram~3016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \ram1|ram~3017 (
// Equation(s):
// \ram1|ram~3017_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3016_combout  & ((\ram1|ram~1722_q ))) # (!\ram1|ram~3016_combout  & (\ram1|ram~1690_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3016_combout ))))

	.dataa(\ram1|ram~1690_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1722_q ),
	.datad(\ram1|ram~3016_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3017_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3017 .lut_mask = 16'hF388;
defparam \ram1|ram~3017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \ram1|ram~1562feeder (
// Equation(s):
// \ram1|ram~1562feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1562feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1562feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1562feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \ram1|ram~1562 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1562feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1562 .is_wysiwyg = "true";
defparam \ram1|ram~1562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneive_lcell_comb \ram1|ram~1578feeder (
// Equation(s):
// \ram1|ram~1578feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1578feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1578feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1578feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N27
dffeas \ram1|ram~1578 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1578feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1578 .is_wysiwyg = "true";
defparam \ram1|ram~1578 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \ram1|ram~1546 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1546 .is_wysiwyg = "true";
defparam \ram1|ram~1546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \ram1|ram~3018 (
// Equation(s):
// \ram1|ram~3018_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1578_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1546_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1578_q ),
	.datac(\ram1|ram~1546_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3018_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3018 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \ram1|ram~1594 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1594 .is_wysiwyg = "true";
defparam \ram1|ram~1594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \ram1|ram~3019 (
// Equation(s):
// \ram1|ram~3019_combout  = (\ram1|ram~3018_combout  & (((\ram1|ram~1594_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~3018_combout  & (\ram1|ram~1562_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1562_q ),
	.datab(\ram1|ram~3018_combout ),
	.datac(\ram1|ram~1594_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3019_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3019 .lut_mask = 16'hE2CC;
defparam \ram1|ram~3019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \ram1|ram~3020 (
// Equation(s):
// \ram1|ram~3020_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~3017_combout )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~3019_combout )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~3017_combout ),
	.datad(\ram1|ram~3019_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3020_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3020 .lut_mask = 16'hD9C8;
defparam \ram1|ram~3020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \ram1|ram~3023 (
// Equation(s):
// \ram1|ram~3023_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3020_combout  & (\ram1|ram~3022_combout )) # (!\ram1|ram~3020_combout  & ((\ram1|ram~3015_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3020_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~3022_combout ),
	.datac(\ram1|ram~3015_combout ),
	.datad(\ram1|ram~3020_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3023_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3023 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneive_lcell_comb \ram1|ram~1866feeder (
// Equation(s):
// \ram1|ram~1866feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1866feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1866feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1866feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \ram1|ram~1866 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1866 .is_wysiwyg = "true";
defparam \ram1|ram~1866 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N17
dffeas \ram1|ram~1802 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1802 .is_wysiwyg = "true";
defparam \ram1|ram~1802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneive_lcell_comb \ram1|ram~3049 (
// Equation(s):
// \ram1|ram~3049_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1866_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1802_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1866_q ),
	.datac(\ram1|ram~1802_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3049_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3049 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \ram1|ram~1930feeder (
// Equation(s):
// \ram1|ram~1930feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1930feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1930feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1930feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \ram1|ram~1930 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1930feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1930 .is_wysiwyg = "true";
defparam \ram1|ram~1930 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \ram1|ram~1994 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1994 .is_wysiwyg = "true";
defparam \ram1|ram~1994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \ram1|ram~3050 (
// Equation(s):
// \ram1|ram~3050_combout  = (\ram1|ram~3049_combout  & (((\ram1|ram~1994_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~3049_combout  & (\ram1|ram~1930_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~3049_combout ),
	.datab(\ram1|ram~1930_q ),
	.datac(\ram1|ram~1994_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3050_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3050 .lut_mask = 16'hE4AA;
defparam \ram1|ram~3050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \ram1|ram~1898feeder (
// Equation(s):
// \ram1|ram~1898feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1898feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1898feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1898feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \ram1|ram~1898 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1898feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1898 .is_wysiwyg = "true";
defparam \ram1|ram~1898 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \ram1|ram~1834 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1834 .is_wysiwyg = "true";
defparam \ram1|ram~1834 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \ram1|ram~3047 (
// Equation(s):
// \ram1|ram~3047_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1898_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1834_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1898_q ),
	.datac(\ram1|ram~1834_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3047_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3047 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneive_lcell_comb \ram1|ram~1962feeder (
// Equation(s):
// \ram1|ram~1962feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1962feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1962feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1962feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N5
dffeas \ram1|ram~1962 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1962 .is_wysiwyg = "true";
defparam \ram1|ram~1962 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \ram1|ram~2026 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2026 .is_wysiwyg = "true";
defparam \ram1|ram~2026 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneive_lcell_comb \ram1|ram~3048 (
// Equation(s):
// \ram1|ram~3048_combout  = (\ram1|ram~3047_combout  & (((\ram1|ram~2026_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~3047_combout  & (\ram1|ram~1962_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~3047_combout ),
	.datab(\ram1|ram~1962_q ),
	.datac(\ram1|ram~2026_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3048_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3048 .lut_mask = 16'hE4AA;
defparam \ram1|ram~3048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \ram1|ram~3051 (
// Equation(s):
// \ram1|ram~3051_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~3048_combout ))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~3050_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~3050_combout ),
	.datad(\ram1|ram~3048_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3051_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3051 .lut_mask = 16'hDC98;
defparam \ram1|ram~3051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \ram1|ram~2010feeder (
// Equation(s):
// \ram1|ram~2010feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2010feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2010feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2010feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \ram1|ram~2010 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2010feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2010 .is_wysiwyg = "true";
defparam \ram1|ram~2010 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \ram1|ram~1882 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1882 .is_wysiwyg = "true";
defparam \ram1|ram~1882 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \ram1|ram~1946feeder (
// Equation(s):
// \ram1|ram~1946feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1946feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1946feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1946feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \ram1|ram~1946 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1946feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1946 .is_wysiwyg = "true";
defparam \ram1|ram~1946 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N15
dffeas \ram1|ram~1818 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1818 .is_wysiwyg = "true";
defparam \ram1|ram~1818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \ram1|ram~3045 (
// Equation(s):
// \ram1|ram~3045_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1946_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1818_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1946_q ),
	.datac(\ram1|ram~1818_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3045_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3045 .lut_mask = 16'hEE50;
defparam \ram1|ram~3045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \ram1|ram~3046 (
// Equation(s):
// \ram1|ram~3046_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3045_combout  & (\ram1|ram~2010_q )) # (!\ram1|ram~3045_combout  & ((\ram1|ram~1882_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3045_combout ))))

	.dataa(\ram1|ram~2010_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1882_q ),
	.datad(\ram1|ram~3045_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3046_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3046 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N3
dffeas \ram1|ram~2042 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux193~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2042 .is_wysiwyg = "true";
defparam \ram1|ram~2042 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \ram1|ram~1914 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1914 .is_wysiwyg = "true";
defparam \ram1|ram~1914 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \ram1|ram~1978feeder (
// Equation(s):
// \ram1|ram~1978feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1978feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1978feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1978feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \ram1|ram~1978 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1978 .is_wysiwyg = "true";
defparam \ram1|ram~1978 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \ram1|ram~1850 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1850 .is_wysiwyg = "true";
defparam \ram1|ram~1850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \ram1|ram~3052 (
// Equation(s):
// \ram1|ram~3052_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1978_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1850_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1978_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1850_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3052_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3052 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \ram1|ram~3053 (
// Equation(s):
// \ram1|ram~3053_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3052_combout  & (\ram1|ram~2042_q )) # (!\ram1|ram~3052_combout  & ((\ram1|ram~1914_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3052_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2042_q ),
	.datac(\ram1|ram~1914_q ),
	.datad(\ram1|ram~3052_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3053_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3053 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \ram1|ram~3054 (
// Equation(s):
// \ram1|ram~3054_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3051_combout  & ((\ram1|ram~3053_combout ))) # (!\ram1|ram~3051_combout  & (\ram1|ram~3046_combout )))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~3051_combout ))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~3051_combout ),
	.datac(\ram1|ram~3046_combout ),
	.datad(\ram1|ram~3053_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3054_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3054 .lut_mask = 16'hEC64;
defparam \ram1|ram~3054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneive_lcell_comb \ram1|ram~1050feeder (
// Equation(s):
// \ram1|ram~1050feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1050feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1050feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1050feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \ram1|ram~1050 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1050feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1050 .is_wysiwyg = "true";
defparam \ram1|ram~1050 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N23
dffeas \ram1|ram~1034 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1034 .is_wysiwyg = "true";
defparam \ram1|ram~1034 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \ram1|ram~3038 (
// Equation(s):
// \ram1|ram~3038_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1050_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1034_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1050_q ),
	.datac(\ram1|ram~1034_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3038_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3038 .lut_mask = 16'hEE50;
defparam \ram1|ram~3038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \ram1|ram~3789 (
// Equation(s):
// \ram1|ram~3789_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3789_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3789 .lut_mask = 16'h00FF;
defparam \ram1|ram~3789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \ram1|ram~1066 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3789_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1066 .is_wysiwyg = "true";
defparam \ram1|ram~1066 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N17
dffeas \ram1|ram~1082 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1082 .is_wysiwyg = "true";
defparam \ram1|ram~1082 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \ram1|ram~3039 (
// Equation(s):
// \ram1|ram~3039_combout  = (\ram1|ram~3038_combout  & (((\ram1|ram~1082_q ) # (!\cpu|Mux186~1_combout )))) # (!\ram1|ram~3038_combout  & (!\ram1|ram~1066_q  & ((\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~3038_combout ),
	.datab(\ram1|ram~1066_q ),
	.datac(\ram1|ram~1082_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3039_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3039 .lut_mask = 16'hB1AA;
defparam \ram1|ram~3039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \ram1|ram~1114feeder (
// Equation(s):
// \ram1|ram~1114feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1114feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \ram1|ram~1114 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1114 .is_wysiwyg = "true";
defparam \ram1|ram~1114 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \ram1|ram~1146 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1146 .is_wysiwyg = "true";
defparam \ram1|ram~1146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \ram1|ram~1130feeder (
// Equation(s):
// \ram1|ram~1130feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1130feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \ram1|ram~1130 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1130 .is_wysiwyg = "true";
defparam \ram1|ram~1130 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \ram1|ram~1098 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1098_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1098 .is_wysiwyg = "true";
defparam \ram1|ram~1098 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \ram1|ram~3036 (
// Equation(s):
// \ram1|ram~3036_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1130_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1098_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1130_q ),
	.datac(\ram1|ram~1098_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3036_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3036 .lut_mask = 16'hEE50;
defparam \ram1|ram~3036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \ram1|ram~3037 (
// Equation(s):
// \ram1|ram~3037_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3036_combout  & ((\ram1|ram~1146_q ))) # (!\ram1|ram~3036_combout  & (\ram1|ram~1114_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3036_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1114_q ),
	.datac(\ram1|ram~1146_q ),
	.datad(\ram1|ram~3036_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3037_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3037 .lut_mask = 16'hF588;
defparam \ram1|ram~3037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \ram1|ram~3040 (
// Equation(s):
// \ram1|ram~3040_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~3037_combout ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~3039_combout  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~3039_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3037_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3040_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3040 .lut_mask = 16'hCCE2;
defparam \ram1|ram~3040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \ram1|ram~1242feeder (
// Equation(s):
// \ram1|ram~1242feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1242feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1242feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1242feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N21
dffeas \ram1|ram~1242 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1242 .is_wysiwyg = "true";
defparam \ram1|ram~1242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \ram1|ram~1258feeder (
// Equation(s):
// \ram1|ram~1258feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1258feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \ram1|ram~1258 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1258 .is_wysiwyg = "true";
defparam \ram1|ram~1258 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \ram1|ram~1226 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1226 .is_wysiwyg = "true";
defparam \ram1|ram~1226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \ram1|ram~3041 (
// Equation(s):
// \ram1|ram~3041_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1258_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1226_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1258_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1226_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3041_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3041 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \ram1|ram~1274 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1274 .is_wysiwyg = "true";
defparam \ram1|ram~1274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \ram1|ram~3042 (
// Equation(s):
// \ram1|ram~3042_combout  = (\ram1|ram~3041_combout  & (((\ram1|ram~1274_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~3041_combout  & (\ram1|ram~1242_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1242_q ),
	.datab(\ram1|ram~3041_combout ),
	.datac(\ram1|ram~1274_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3042_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3042 .lut_mask = 16'hE2CC;
defparam \ram1|ram~3042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneive_lcell_comb \ram1|ram~1210feeder (
// Equation(s):
// \ram1|ram~1210feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1210feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \ram1|ram~1210 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1210 .is_wysiwyg = "true";
defparam \ram1|ram~1210 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N17
dffeas \ram1|ram~1194 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1194 .is_wysiwyg = "true";
defparam \ram1|ram~1194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \ram1|ram~1178feeder (
// Equation(s):
// \ram1|ram~1178feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1178feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \ram1|ram~1178 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1178 .is_wysiwyg = "true";
defparam \ram1|ram~1178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \ram1|ram~1162feeder (
// Equation(s):
// \ram1|ram~1162feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1162feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \ram1|ram~1162 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1162 .is_wysiwyg = "true";
defparam \ram1|ram~1162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneive_lcell_comb \ram1|ram~3034 (
// Equation(s):
// \ram1|ram~3034_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1178_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1162_q )))))

	.dataa(\ram1|ram~1178_q ),
	.datab(\ram1|ram~1162_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3034_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3034 .lut_mask = 16'hFA0C;
defparam \ram1|ram~3034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneive_lcell_comb \ram1|ram~3035 (
// Equation(s):
// \ram1|ram~3035_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3034_combout  & (\ram1|ram~1210_q )) # (!\ram1|ram~3034_combout  & ((\ram1|ram~1194_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3034_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1210_q ),
	.datac(\ram1|ram~1194_q ),
	.datad(\ram1|ram~3034_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3035_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3035 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \ram1|ram~3043 (
// Equation(s):
// \ram1|ram~3043_combout  = (\ram1|ram~3040_combout  & (((\ram1|ram~3042_combout )) # (!\cpu|Mux184~1_combout ))) # (!\ram1|ram~3040_combout  & (\cpu|Mux184~1_combout  & ((\ram1|ram~3035_combout ))))

	.dataa(\ram1|ram~3040_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~3042_combout ),
	.datad(\ram1|ram~3035_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3043_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3043 .lut_mask = 16'hE6A2;
defparam \ram1|ram~3043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \ram1|ram~1466feeder (
// Equation(s):
// \ram1|ram~1466feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1466feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1466feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1466feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \ram1|ram~1466 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1466 .is_wysiwyg = "true";
defparam \ram1|ram~1466 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \ram1|ram~1530 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1530 .is_wysiwyg = "true";
defparam \ram1|ram~1530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \ram1|ram~1402feeder (
// Equation(s):
// \ram1|ram~1402feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1402feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1402feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1402feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \ram1|ram~1402 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1402 .is_wysiwyg = "true";
defparam \ram1|ram~1402 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \ram1|ram~1338 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1338 .is_wysiwyg = "true";
defparam \ram1|ram~1338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \ram1|ram~3031 (
// Equation(s):
// \ram1|ram~3031_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1402_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1338_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1402_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1338_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3031_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3031 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \ram1|ram~3032 (
// Equation(s):
// \ram1|ram~3032_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3031_combout  & ((\ram1|ram~1530_q ))) # (!\ram1|ram~3031_combout  & (\ram1|ram~1466_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3031_combout ))))

	.dataa(\ram1|ram~1466_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1530_q ),
	.datad(\ram1|ram~3031_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3032_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3032 .lut_mask = 16'hF388;
defparam \ram1|ram~3032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \ram1|ram~1434feeder (
// Equation(s):
// \ram1|ram~1434feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1434feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1434feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1434feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \ram1|ram~1434 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1434 .is_wysiwyg = "true";
defparam \ram1|ram~1434 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \ram1|ram~1498 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1498 .is_wysiwyg = "true";
defparam \ram1|ram~1498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \ram1|ram~1370feeder (
// Equation(s):
// \ram1|ram~1370feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1370feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1370feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1370feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \ram1|ram~1370 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1370 .is_wysiwyg = "true";
defparam \ram1|ram~1370 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \ram1|ram~1306 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1306 .is_wysiwyg = "true";
defparam \ram1|ram~1306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \ram1|ram~3026 (
// Equation(s):
// \ram1|ram~3026_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1370_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1306_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1370_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1306_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3026_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3026 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \ram1|ram~3027 (
// Equation(s):
// \ram1|ram~3027_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3026_combout  & ((\ram1|ram~1498_q ))) # (!\ram1|ram~3026_combout  & (\ram1|ram~1434_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3026_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1434_q ),
	.datac(\ram1|ram~1498_q ),
	.datad(\ram1|ram~3026_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3027_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3027 .lut_mask = 16'hF588;
defparam \ram1|ram~3027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \ram1|ram~1354feeder (
// Equation(s):
// \ram1|ram~1354feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1354feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1354feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1354feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \ram1|ram~1354 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1354 .is_wysiwyg = "true";
defparam \ram1|ram~1354 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \ram1|ram~1482 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1482 .is_wysiwyg = "true";
defparam \ram1|ram~1482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \ram1|ram~1418feeder (
// Equation(s):
// \ram1|ram~1418feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1418feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1418feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1418feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \ram1|ram~1418 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1418 .is_wysiwyg = "true";
defparam \ram1|ram~1418 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \ram1|ram~1290 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1290 .is_wysiwyg = "true";
defparam \ram1|ram~1290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneive_lcell_comb \ram1|ram~3028 (
// Equation(s):
// \ram1|ram~3028_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1418_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1290_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1418_q ),
	.datac(\ram1|ram~1290_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3028_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3028 .lut_mask = 16'hEE50;
defparam \ram1|ram~3028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \ram1|ram~3029 (
// Equation(s):
// \ram1|ram~3029_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3028_combout  & ((\ram1|ram~1482_q ))) # (!\ram1|ram~3028_combout  & (\ram1|ram~1354_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3028_combout ))))

	.dataa(\ram1|ram~1354_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1482_q ),
	.datad(\ram1|ram~3028_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3029_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3029 .lut_mask = 16'hF388;
defparam \ram1|ram~3029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \ram1|ram~3030 (
// Equation(s):
// \ram1|ram~3030_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~3027_combout )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~3029_combout )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3027_combout ),
	.datad(\ram1|ram~3029_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3030_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3030 .lut_mask = 16'hD9C8;
defparam \ram1|ram~3030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \ram1|ram~1514feeder (
// Equation(s):
// \ram1|ram~1514feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1514feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1514feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1514feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \ram1|ram~1514 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1514feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1514 .is_wysiwyg = "true";
defparam \ram1|ram~1514 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \ram1|ram~1386 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1386 .is_wysiwyg = "true";
defparam \ram1|ram~1386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \ram1|ram~1450feeder (
// Equation(s):
// \ram1|ram~1450feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1450feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1450feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1450feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \ram1|ram~1450 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1450 .is_wysiwyg = "true";
defparam \ram1|ram~1450 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \ram1|ram~1322 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1322 .is_wysiwyg = "true";
defparam \ram1|ram~1322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \ram1|ram~3024 (
// Equation(s):
// \ram1|ram~3024_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1450_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1322_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1450_q ),
	.datac(\ram1|ram~1322_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3024_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3024 .lut_mask = 16'hEE50;
defparam \ram1|ram~3024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \ram1|ram~3025 (
// Equation(s):
// \ram1|ram~3025_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3024_combout  & (\ram1|ram~1514_q )) # (!\ram1|ram~3024_combout  & ((\ram1|ram~1386_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3024_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1514_q ),
	.datac(\ram1|ram~1386_q ),
	.datad(\ram1|ram~3024_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3025_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3025 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \ram1|ram~3033 (
// Equation(s):
// \ram1|ram~3033_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3030_combout  & (\ram1|ram~3032_combout )) # (!\ram1|ram~3030_combout  & ((\ram1|ram~3025_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3030_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3032_combout ),
	.datac(\ram1|ram~3030_combout ),
	.datad(\ram1|ram~3025_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3033_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3033 .lut_mask = 16'hDAD0;
defparam \ram1|ram~3033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \ram1|ram~3044 (
// Equation(s):
// \ram1|ram~3044_combout  = (\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout ) # ((\ram1|ram~3033_combout )))) # (!\cpu|Mux183~1_combout  & (!\cpu|Mux182~1_combout  & (\ram1|ram~3043_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3043_combout ),
	.datad(\ram1|ram~3033_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3044_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3044 .lut_mask = 16'hBA98;
defparam \ram1|ram~3044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \ram1|ram~3055 (
// Equation(s):
// \ram1|ram~3055_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~3044_combout  & ((\ram1|ram~3054_combout ))) # (!\ram1|ram~3044_combout  & (\ram1|ram~3023_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~3044_combout ))))

	.dataa(\ram1|ram~3023_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3054_combout ),
	.datad(\ram1|ram~3044_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3055_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3055 .lut_mask = 16'hF388;
defparam \ram1|ram~3055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \ram1|ram~506feeder (
// Equation(s):
// \ram1|ram~506feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~506feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~506feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~506feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \ram1|ram~506 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~506feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~506 .is_wysiwyg = "true";
defparam \ram1|ram~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \ram1|ram~442 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~442 .is_wysiwyg = "true";
defparam \ram1|ram~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \ram1|ram~378feeder (
// Equation(s):
// \ram1|ram~378feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~378feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \ram1|ram~378 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~378 .is_wysiwyg = "true";
defparam \ram1|ram~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \ram1|ram~314 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~314 .is_wysiwyg = "true";
defparam \ram1|ram~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \ram1|ram~2979 (
// Equation(s):
// \ram1|ram~2979_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~378_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~314_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~378_q ),
	.datac(\ram1|ram~314_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2979_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2979 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \ram1|ram~2980 (
// Equation(s):
// \ram1|ram~2980_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2979_combout  & (\ram1|ram~506_q )) # (!\ram1|ram~2979_combout  & ((\ram1|ram~442_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2979_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~506_q ),
	.datac(\ram1|ram~442_q ),
	.datad(\ram1|ram~2979_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2980_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2980 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \ram1|ram~3776 (
// Equation(s):
// \ram1|ram~3776_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3776_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3776 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \ram1|ram~490 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3776_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~490 .is_wysiwyg = "true";
defparam \ram1|ram~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \ram1|ram~362 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~362 .is_wysiwyg = "true";
defparam \ram1|ram~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \ram1|ram~298feeder (
// Equation(s):
// \ram1|ram~298feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~298feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \ram1|ram~298 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~298 .is_wysiwyg = "true";
defparam \ram1|ram~298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \ram1|ram~3775 (
// Equation(s):
// \ram1|ram~3775_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3775_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3775 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \ram1|ram~426 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3775_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~426 .is_wysiwyg = "true";
defparam \ram1|ram~426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \ram1|ram~2972 (
// Equation(s):
// \ram1|ram~2972_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout ) # (!\ram1|ram~426_q )))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~298_q  & ((!\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~298_q ),
	.datab(\ram1|ram~426_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2972_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2972 .lut_mask = 16'hF03A;
defparam \ram1|ram~2972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \ram1|ram~2973 (
// Equation(s):
// \ram1|ram~2973_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2972_combout  & (!\ram1|ram~490_q )) # (!\ram1|ram~2972_combout  & ((\ram1|ram~362_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2972_combout ))))

	.dataa(\ram1|ram~490_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~362_q ),
	.datad(\ram1|ram~2972_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2973_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2973 .lut_mask = 16'h77C0;
defparam \ram1|ram~2973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneive_lcell_comb \ram1|ram~458feeder (
// Equation(s):
// \ram1|ram~458feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~458feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N27
dffeas \ram1|ram~458 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~458 .is_wysiwyg = "true";
defparam \ram1|ram~458 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneive_lcell_comb \ram1|ram~330feeder (
// Equation(s):
// \ram1|ram~330feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~330feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~330feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~330feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N17
dffeas \ram1|ram~330 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~330 .is_wysiwyg = "true";
defparam \ram1|ram~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \ram1|ram~394feeder (
// Equation(s):
// \ram1|ram~394feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~394feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~394feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~394feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N7
dffeas \ram1|ram~394 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~394 .is_wysiwyg = "true";
defparam \ram1|ram~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N25
dffeas \ram1|ram~266 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~266 .is_wysiwyg = "true";
defparam \ram1|ram~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \ram1|ram~2976 (
// Equation(s):
// \ram1|ram~2976_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~394_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~266_q )))))

	.dataa(\ram1|ram~394_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~266_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2976_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2976 .lut_mask = 16'hEE30;
defparam \ram1|ram~2976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \ram1|ram~2977 (
// Equation(s):
// \ram1|ram~2977_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2976_combout  & (\ram1|ram~458_q )) # (!\ram1|ram~2976_combout  & ((\ram1|ram~330_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2976_combout ))))

	.dataa(\ram1|ram~458_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~330_q ),
	.datad(\ram1|ram~2976_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2977_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2977 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \ram1|ram~410feeder (
// Equation(s):
// \ram1|ram~410feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~410feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~410feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~410feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \ram1|ram~410 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~410 .is_wysiwyg = "true";
defparam \ram1|ram~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \ram1|ram~474 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~474 .is_wysiwyg = "true";
defparam \ram1|ram~474 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \ram1|ram~346feeder (
// Equation(s):
// \ram1|ram~346feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~346feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \ram1|ram~346 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~346 .is_wysiwyg = "true";
defparam \ram1|ram~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \ram1|ram~282 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~282 .is_wysiwyg = "true";
defparam \ram1|ram~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \ram1|ram~2974 (
// Equation(s):
// \ram1|ram~2974_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~346_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~282_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~346_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~282_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2974_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2974 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \ram1|ram~2975 (
// Equation(s):
// \ram1|ram~2975_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2974_combout  & ((\ram1|ram~474_q ))) # (!\ram1|ram~2974_combout  & (\ram1|ram~410_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2974_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~410_q ),
	.datac(\ram1|ram~474_q ),
	.datad(\ram1|ram~2974_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2975_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2975 .lut_mask = 16'hF588;
defparam \ram1|ram~2975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \ram1|ram~2978 (
// Equation(s):
// \ram1|ram~2978_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~2975_combout ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2977_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2977_combout ),
	.datad(\ram1|ram~2975_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2978_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2978 .lut_mask = 16'hDC98;
defparam \ram1|ram~2978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \ram1|ram~2981 (
// Equation(s):
// \ram1|ram~2981_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2978_combout  & (\ram1|ram~2980_combout )) # (!\ram1|ram~2978_combout  & ((\ram1|ram~2973_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2978_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2980_combout ),
	.datac(\ram1|ram~2973_combout ),
	.datad(\ram1|ram~2978_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2981_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2981 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \ram1|ram~3783 (
// Equation(s):
// \ram1|ram~3783_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3783_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3783 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \ram1|ram~858 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3783_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~858 .is_wysiwyg = "true";
defparam \ram1|ram~858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \ram1|ram~3785 (
// Equation(s):
// \ram1|ram~3785_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3785_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3785 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N9
dffeas \ram1|ram~986 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3785_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~986 .is_wysiwyg = "true";
defparam \ram1|ram~986 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneive_lcell_comb \ram1|ram~3784 (
// Equation(s):
// \ram1|ram~3784_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3784_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3784 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N21
dffeas \ram1|ram~794 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3784_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~794 .is_wysiwyg = "true";
defparam \ram1|ram~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N19
dffeas \ram1|ram~922 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~922 .is_wysiwyg = "true";
defparam \ram1|ram~922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneive_lcell_comb \ram1|ram~3003 (
// Equation(s):
// \ram1|ram~3003_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~922_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~794_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~794_q ),
	.datac(\ram1|ram~922_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3003_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3003 .lut_mask = 16'hFA11;
defparam \ram1|ram~3003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \ram1|ram~3004 (
// Equation(s):
// \ram1|ram~3004_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3003_combout  & ((!\ram1|ram~986_q ))) # (!\ram1|ram~3003_combout  & (!\ram1|ram~858_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3003_combout ))))

	.dataa(\ram1|ram~858_q ),
	.datab(\ram1|ram~986_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~3003_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3004_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3004 .lut_mask = 16'h3F50;
defparam \ram1|ram~3004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
cycloneive_lcell_comb \ram1|ram~3788 (
// Equation(s):
// \ram1|ram~3788_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3788_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3788 .lut_mask = 16'h00FF;
defparam \ram1|ram~3788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N19
dffeas \ram1|ram~1018 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3788_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1018 .is_wysiwyg = "true";
defparam \ram1|ram~1018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
cycloneive_lcell_comb \ram1|ram~3787 (
// Equation(s):
// \ram1|ram~3787_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3787_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3787 .lut_mask = 16'h00FF;
defparam \ram1|ram~3787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N17
dffeas \ram1|ram~890 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3787_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~890 .is_wysiwyg = "true";
defparam \ram1|ram~890 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneive_lcell_comb \ram1|ram~954feeder (
// Equation(s):
// \ram1|ram~954feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~954feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~954feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~954feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N29
dffeas \ram1|ram~954 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~954feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~954 .is_wysiwyg = "true";
defparam \ram1|ram~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N7
dffeas \ram1|ram~826 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~826 .is_wysiwyg = "true";
defparam \ram1|ram~826 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneive_lcell_comb \ram1|ram~3010 (
// Equation(s):
// \ram1|ram~3010_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~954_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~826_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~954_q ),
	.datac(\ram1|ram~826_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3010_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3010 .lut_mask = 16'hEE50;
defparam \ram1|ram~3010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneive_lcell_comb \ram1|ram~3011 (
// Equation(s):
// \ram1|ram~3011_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3010_combout  & (!\ram1|ram~1018_q )) # (!\ram1|ram~3010_combout  & ((!\ram1|ram~890_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3010_combout ))))

	.dataa(\ram1|ram~1018_q ),
	.datab(\ram1|ram~890_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~3010_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3011_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3011 .lut_mask = 16'h5F30;
defparam \ram1|ram~3011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \ram1|ram~3786 (
// Equation(s):
// \ram1|ram~3786_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3786_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3786 .lut_mask = 16'h00FF;
defparam \ram1|ram~3786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N25
dffeas \ram1|ram~938 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3786_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~938 .is_wysiwyg = "true";
defparam \ram1|ram~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N25
dffeas \ram1|ram~1002 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1002 .is_wysiwyg = "true";
defparam \ram1|ram~1002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \ram1|ram~874feeder (
// Equation(s):
// \ram1|ram~874feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~874feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~874feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~874feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N21
dffeas \ram1|ram~874 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~874 .is_wysiwyg = "true";
defparam \ram1|ram~874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \ram1|ram~810feeder (
// Equation(s):
// \ram1|ram~810feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~810feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~810feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~810feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N23
dffeas \ram1|ram~810 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~810feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~810 .is_wysiwyg = "true";
defparam \ram1|ram~810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \ram1|ram~3005 (
// Equation(s):
// \ram1|ram~3005_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~874_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~810_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~874_q ),
	.datab(\ram1|ram~810_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3005_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3005 .lut_mask = 16'hF0AC;
defparam \ram1|ram~3005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \ram1|ram~3006 (
// Equation(s):
// \ram1|ram~3006_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3005_combout  & ((\ram1|ram~1002_q ))) # (!\ram1|ram~3005_combout  & (!\ram1|ram~938_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3005_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~938_q ),
	.datac(\ram1|ram~1002_q ),
	.datad(\ram1|ram~3005_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3006_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3006 .lut_mask = 16'hF522;
defparam \ram1|ram~3006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \ram1|ram~906feeder (
// Equation(s):
// \ram1|ram~906feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~906feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~906feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~906feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N1
dffeas \ram1|ram~906 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~906feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~906 .is_wysiwyg = "true";
defparam \ram1|ram~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N17
dffeas \ram1|ram~970 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~970 .is_wysiwyg = "true";
defparam \ram1|ram~970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \ram1|ram~842feeder (
// Equation(s):
// \ram1|ram~842feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~842feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~842feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~842feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N23
dffeas \ram1|ram~842 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~842feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~842 .is_wysiwyg = "true";
defparam \ram1|ram~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N7
dffeas \ram1|ram~778 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~778 .is_wysiwyg = "true";
defparam \ram1|ram~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \ram1|ram~3007 (
// Equation(s):
// \ram1|ram~3007_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~842_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~778_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~842_q ),
	.datac(\ram1|ram~778_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3007_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3007 .lut_mask = 16'hEE50;
defparam \ram1|ram~3007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \ram1|ram~3008 (
// Equation(s):
// \ram1|ram~3008_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3007_combout  & ((\ram1|ram~970_q ))) # (!\ram1|ram~3007_combout  & (\ram1|ram~906_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3007_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~906_q ),
	.datac(\ram1|ram~970_q ),
	.datad(\ram1|ram~3007_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3008_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3008 .lut_mask = 16'hF588;
defparam \ram1|ram~3008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \ram1|ram~3009 (
// Equation(s):
// \ram1|ram~3009_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~3006_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & ((\ram1|ram~3008_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3006_combout ),
	.datad(\ram1|ram~3008_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3009_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3009 .lut_mask = 16'hB9A8;
defparam \ram1|ram~3009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \ram1|ram~3012 (
// Equation(s):
// \ram1|ram~3012_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3009_combout  & ((\ram1|ram~3011_combout ))) # (!\ram1|ram~3009_combout  & (\ram1|ram~3004_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3009_combout ))))

	.dataa(\ram1|ram~3004_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3011_combout ),
	.datad(\ram1|ram~3009_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3012_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3012 .lut_mask = 16'hF388;
defparam \ram1|ram~3012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \ram1|ram~3778 (
// Equation(s):
// \ram1|ram~3778_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3778_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3778 .lut_mask = 16'h00FF;
defparam \ram1|ram~3778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N11
dffeas \ram1|ram~634 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3778_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~634 .is_wysiwyg = "true";
defparam \ram1|ram~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \ram1|ram~618 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~618 .is_wysiwyg = "true";
defparam \ram1|ram~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \ram1|ram~3777 (
// Equation(s):
// \ram1|ram~3777_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3777_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3777 .lut_mask = 16'h00FF;
defparam \ram1|ram~3777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N5
dffeas \ram1|ram~602 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3777_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~602 .is_wysiwyg = "true";
defparam \ram1|ram~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N7
dffeas \ram1|ram~586 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~586 .is_wysiwyg = "true";
defparam \ram1|ram~586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \ram1|ram~2982 (
// Equation(s):
// \ram1|ram~2982_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~602_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~586_q )))))

	.dataa(\ram1|ram~602_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~586_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2982_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2982 .lut_mask = 16'hDD30;
defparam \ram1|ram~2982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \ram1|ram~2983 (
// Equation(s):
// \ram1|ram~2983_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2982_combout  & (!\ram1|ram~634_q )) # (!\ram1|ram~2982_combout  & ((\ram1|ram~618_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2982_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~634_q ),
	.datac(\ram1|ram~618_q ),
	.datad(\ram1|ram~2982_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2983_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2983 .lut_mask = 16'h77A0;
defparam \ram1|ram~2983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
cycloneive_lcell_comb \ram1|ram~746feeder (
// Equation(s):
// \ram1|ram~746feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~746feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N25
dffeas \ram1|ram~746 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~746 .is_wysiwyg = "true";
defparam \ram1|ram~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N15
dffeas \ram1|ram~762 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~762 .is_wysiwyg = "true";
defparam \ram1|ram~762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N10
cycloneive_lcell_comb \ram1|ram~730feeder (
// Equation(s):
// \ram1|ram~730feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~730feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~730feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~730feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N11
dffeas \ram1|ram~730 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~730feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~730 .is_wysiwyg = "true";
defparam \ram1|ram~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N13
dffeas \ram1|ram~714 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~714 .is_wysiwyg = "true";
defparam \ram1|ram~714 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N12
cycloneive_lcell_comb \ram1|ram~2989 (
// Equation(s):
// \ram1|ram~2989_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~730_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~714_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~730_q ),
	.datac(\ram1|ram~714_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2989_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2989 .lut_mask = 16'hEE50;
defparam \ram1|ram~2989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N14
cycloneive_lcell_comb \ram1|ram~2990 (
// Equation(s):
// \ram1|ram~2990_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2989_combout  & ((\ram1|ram~762_q ))) # (!\ram1|ram~2989_combout  & (\ram1|ram~746_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2989_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~746_q ),
	.datac(\ram1|ram~762_q ),
	.datad(\ram1|ram~2989_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2990_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2990 .lut_mask = 16'hF588;
defparam \ram1|ram~2990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cycloneive_lcell_comb \ram1|ram~666feeder (
// Equation(s):
// \ram1|ram~666feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~666feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~666feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~666feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N23
dffeas \ram1|ram~666 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~666feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~666 .is_wysiwyg = "true";
defparam \ram1|ram~666 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N9
dffeas \ram1|ram~698 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~698 .is_wysiwyg = "true";
defparam \ram1|ram~698 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \ram1|ram~682feeder (
// Equation(s):
// \ram1|ram~682feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~682feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~682feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~682feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \ram1|ram~682 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~682 .is_wysiwyg = "true";
defparam \ram1|ram~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N7
dffeas \ram1|ram~650 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~650 .is_wysiwyg = "true";
defparam \ram1|ram~650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneive_lcell_comb \ram1|ram~2984 (
// Equation(s):
// \ram1|ram~2984_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~682_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~650_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~682_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~650_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2984_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2984 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneive_lcell_comb \ram1|ram~2985 (
// Equation(s):
// \ram1|ram~2985_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2984_combout  & ((\ram1|ram~698_q ))) # (!\ram1|ram~2984_combout  & (\ram1|ram~666_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2984_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~666_q ),
	.datac(\ram1|ram~698_q ),
	.datad(\ram1|ram~2984_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2985_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2985 .lut_mask = 16'hF588;
defparam \ram1|ram~2985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \ram1|ram~3779 (
// Equation(s):
// \ram1|ram~3779_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3779_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3779 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \ram1|ram~538 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3779_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~538 .is_wysiwyg = "true";
defparam \ram1|ram~538 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \ram1|ram~570 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~570 .is_wysiwyg = "true";
defparam \ram1|ram~570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \ram1|ram~3780 (
// Equation(s):
// \ram1|ram~3780_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3780_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3780 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \ram1|ram~522 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3780_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~522 .is_wysiwyg = "true";
defparam \ram1|ram~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \ram1|ram~554 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~554 .is_wysiwyg = "true";
defparam \ram1|ram~554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \ram1|ram~2986 (
// Equation(s):
// \ram1|ram~2986_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~554_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~522_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~522_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~554_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2986_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2986 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \ram1|ram~2987 (
// Equation(s):
// \ram1|ram~2987_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2986_combout  & ((\ram1|ram~570_q ))) # (!\ram1|ram~2986_combout  & (!\ram1|ram~538_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2986_combout ))))

	.dataa(\ram1|ram~538_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~570_q ),
	.datad(\ram1|ram~2986_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2987_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2987 .lut_mask = 16'hF344;
defparam \ram1|ram~2987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \ram1|ram~2988 (
// Equation(s):
// \ram1|ram~2988_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2985_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & ((\ram1|ram~2987_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2985_combout ),
	.datad(\ram1|ram~2987_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2988_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2988 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \ram1|ram~2991 (
// Equation(s):
// \ram1|ram~2991_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2988_combout  & ((\ram1|ram~2990_combout ))) # (!\ram1|ram~2988_combout  & (\ram1|ram~2983_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2988_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2983_combout ),
	.datac(\ram1|ram~2990_combout ),
	.datad(\ram1|ram~2988_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2991_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2991 .lut_mask = 16'hF588;
defparam \ram1|ram~2991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \ram1|ram~186feeder (
// Equation(s):
// \ram1|ram~186feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~186feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N9
dffeas \ram1|ram~186 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~186 .is_wysiwyg = "true";
defparam \ram1|ram~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \ram1|ram~170 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~170 .is_wysiwyg = "true";
defparam \ram1|ram~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \ram1|ram~3781 (
// Equation(s):
// \ram1|ram~3781_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3781_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3781 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \ram1|ram~154 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3781_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~154 .is_wysiwyg = "true";
defparam \ram1|ram~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \ram1|ram~3782 (
// Equation(s):
// \ram1|ram~3782_combout  = !\cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3782_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3782 .lut_mask = 16'h00FF;
defparam \ram1|ram~3782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \ram1|ram~138 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3782_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~138 .is_wysiwyg = "true";
defparam \ram1|ram~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \ram1|ram~2992 (
// Equation(s):
// \ram1|ram~2992_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~154_q )) # (!\cpu|Mux187~1_combout  & ((!\ram1|ram~138_q )))))

	.dataa(\ram1|ram~154_q ),
	.datab(\ram1|ram~138_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2992_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2992 .lut_mask = 16'hF503;
defparam \ram1|ram~2992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \ram1|ram~2993 (
// Equation(s):
// \ram1|ram~2993_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2992_combout  & (\ram1|ram~186_q )) # (!\ram1|ram~2992_combout  & ((\ram1|ram~170_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2992_combout ))))

	.dataa(\ram1|ram~186_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~170_q ),
	.datad(\ram1|ram~2992_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2993_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2993 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \ram1|ram~218feeder (
// Equation(s):
// \ram1|ram~218feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~218feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \ram1|ram~218 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~218 .is_wysiwyg = "true";
defparam \ram1|ram~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \ram1|ram~250 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~250 .is_wysiwyg = "true";
defparam \ram1|ram~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N11
dffeas \ram1|ram~234 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~234 .is_wysiwyg = "true";
defparam \ram1|ram~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N17
dffeas \ram1|ram~202 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~202 .is_wysiwyg = "true";
defparam \ram1|ram~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \ram1|ram~2999 (
// Equation(s):
// \ram1|ram~2999_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~234_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~202_q )))))

	.dataa(\ram1|ram~234_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~202_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2999_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2999 .lut_mask = 16'hEE30;
defparam \ram1|ram~2999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \ram1|ram~3000 (
// Equation(s):
// \ram1|ram~3000_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2999_combout  & ((\ram1|ram~250_q ))) # (!\ram1|ram~2999_combout  & (\ram1|ram~218_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2999_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~218_q ),
	.datac(\ram1|ram~250_q ),
	.datad(\ram1|ram~2999_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3000_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3000 .lut_mask = 16'hF588;
defparam \ram1|ram~3000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \ram1|ram~42feeder (
// Equation(s):
// \ram1|ram~42feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~42feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \ram1|ram~42 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~42 .is_wysiwyg = "true";
defparam \ram1|ram~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \ram1|ram~58 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~58 .is_wysiwyg = "true";
defparam \ram1|ram~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \ram1|ram~26feeder (
// Equation(s):
// \ram1|ram~26feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~26feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \ram1|ram~26 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~26 .is_wysiwyg = "true";
defparam \ram1|ram~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N15
dffeas \ram1|ram~10 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~10 .is_wysiwyg = "true";
defparam \ram1|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneive_lcell_comb \ram1|ram~2996 (
// Equation(s):
// \ram1|ram~2996_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~26_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~10_q )))))

	.dataa(\ram1|ram~26_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~10_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2996_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2996 .lut_mask = 16'hEE30;
defparam \ram1|ram~2996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \ram1|ram~2997 (
// Equation(s):
// \ram1|ram~2997_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2996_combout  & ((\ram1|ram~58_q ))) # (!\ram1|ram~2996_combout  & (\ram1|ram~42_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2996_combout ))))

	.dataa(\ram1|ram~42_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~58_q ),
	.datad(\ram1|ram~2996_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2997_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2997 .lut_mask = 16'hF388;
defparam \ram1|ram~2997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneive_lcell_comb \ram1|ram~90feeder (
// Equation(s):
// \ram1|ram~90feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~90feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N25
dffeas \ram1|ram~90 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~90 .is_wysiwyg = "true";
defparam \ram1|ram~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \ram1|ram~122 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~122 .is_wysiwyg = "true";
defparam \ram1|ram~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneive_lcell_comb \ram1|ram~106feeder (
// Equation(s):
// \ram1|ram~106feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux193~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~106feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N3
dffeas \ram1|ram~106 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~106 .is_wysiwyg = "true";
defparam \ram1|ram~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \ram1|ram~74 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux193~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~74 .is_wysiwyg = "true";
defparam \ram1|ram~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \ram1|ram~2994 (
// Equation(s):
// \ram1|ram~2994_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~106_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~74_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~106_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~74_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2994_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2994 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \ram1|ram~2995 (
// Equation(s):
// \ram1|ram~2995_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2994_combout  & ((\ram1|ram~122_q ))) # (!\ram1|ram~2994_combout  & (\ram1|ram~90_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2994_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~90_q ),
	.datac(\ram1|ram~122_q ),
	.datad(\ram1|ram~2994_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2995_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2995 .lut_mask = 16'hF588;
defparam \ram1|ram~2995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \ram1|ram~2998 (
// Equation(s):
// \ram1|ram~2998_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~2995_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~2997_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2997_combout ),
	.datad(\ram1|ram~2995_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2998_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2998 .lut_mask = 16'hDC98;
defparam \ram1|ram~2998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \ram1|ram~3001 (
// Equation(s):
// \ram1|ram~3001_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2998_combout  & ((\ram1|ram~3000_combout ))) # (!\ram1|ram~2998_combout  & (\ram1|ram~2993_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2998_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~2993_combout ),
	.datac(\ram1|ram~3000_combout ),
	.datad(\ram1|ram~2998_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3001_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3001 .lut_mask = 16'hF588;
defparam \ram1|ram~3001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \ram1|ram~3002 (
// Equation(s):
// \ram1|ram~3002_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout )) # (!\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout  & (\ram1|ram~2991_combout )) # (!\cpu|Mux182~1_combout  & ((\ram1|ram~3001_combout )))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2991_combout ),
	.datad(\ram1|ram~3001_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3002_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3002 .lut_mask = 16'hD9C8;
defparam \ram1|ram~3002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \ram1|ram~3013 (
// Equation(s):
// \ram1|ram~3013_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~3002_combout  & ((\ram1|ram~3012_combout ))) # (!\ram1|ram~3002_combout  & (\ram1|ram~2981_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~3002_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2981_combout ),
	.datac(\ram1|ram~3012_combout ),
	.datad(\ram1|ram~3002_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3013_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3013 .lut_mask = 16'hF588;
defparam \ram1|ram~3013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \data_in[10]~27 (
// Equation(s):
// \data_in[10]~27_combout  = (\data_in[4]~6_combout  & ((\ram1|ram~3055_combout ) # ((\data_in[4]~40_combout  & \ram1|ram~3013_combout )))) # (!\data_in[4]~6_combout  & (\data_in[4]~40_combout  & ((\ram1|ram~3013_combout ))))

	.dataa(\data_in[4]~6_combout ),
	.datab(\data_in[4]~40_combout ),
	.datac(\ram1|ram~3055_combout ),
	.datad(\ram1|ram~3013_combout ),
	.cin(gnd),
	.combout(\data_in[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[10]~27 .lut_mask = 16'hECA0;
defparam \data_in[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \cpu|ir[10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[10]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[10] .is_wysiwyg = "true";
defparam \cpu|ir[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \cpu|Add0~10 (
// Equation(s):
// \cpu|Add0~10_combout  = (\cpu|ir [10] & ((\cpu|state [3]) # (\cpu|state [2])))

	.dataa(\cpu|ir [10]),
	.datab(\cpu|state [3]),
	.datac(gnd),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~10 .lut_mask = 16'hAA88;
defparam \cpu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \cpu|pc[10]~34 (
// Equation(s):
// \cpu|pc[10]~34_combout  = ((\cpu|pc [10] $ (\cpu|Add0~10_combout  $ (!\cpu|pc[9]~33 )))) # (GND)
// \cpu|pc[10]~35  = CARRY((\cpu|pc [10] & ((\cpu|Add0~10_combout ) # (!\cpu|pc[9]~33 ))) # (!\cpu|pc [10] & (\cpu|Add0~10_combout  & !\cpu|pc[9]~33 )))

	.dataa(\cpu|pc [10]),
	.datab(\cpu|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc[9]~33 ),
	.combout(\cpu|pc[10]~34_combout ),
	.cout(\cpu|pc[10]~35 ));
// synopsys translate_off
defparam \cpu|pc[10]~34 .lut_mask = 16'h698E;
defparam \cpu|pc[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \cpu|pc[10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[10]~34_combout ),
	.asdata(\data_in[10]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[10] .is_wysiwyg = "true";
defparam \cpu|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \cpu|Add0~11 (
// Equation(s):
// \cpu|Add0~11_combout  = (\cpu|ir [11] & ((\cpu|state [3]) # (\cpu|state [2])))

	.dataa(\cpu|state [3]),
	.datab(\cpu|ir [11]),
	.datac(gnd),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~11 .lut_mask = 16'hCC88;
defparam \cpu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \cpu|pc[11]~36 (
// Equation(s):
// \cpu|pc[11]~36_combout  = \cpu|Add0~11_combout  $ (\cpu|pc[10]~35  $ (\cpu|pc [11]))

	.dataa(gnd),
	.datab(\cpu|Add0~11_combout ),
	.datac(gnd),
	.datad(\cpu|pc [11]),
	.cin(\cpu|pc[10]~35 ),
	.combout(\cpu|pc[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc[11]~36 .lut_mask = 16'hC33C;
defparam \cpu|pc[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \cpu|pc[11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[11]~36_combout ),
	.asdata(\data_in[11]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[11] .is_wysiwyg = "true";
defparam \cpu|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (\cpu|regbank[7][10]~q ) # (\cpu|regbank[7][11]~q )

	.dataa(\cpu|regbank[7][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regbank[7][11]~q ),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'hFFAA;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (\cpu|state [3] & (((\LessThan1~4_combout )))) # (!\cpu|state [3] & ((\cpu|Mux149~4_combout ) # ((\cpu|Mux148~4_combout ))))

	.dataa(\cpu|Mux149~4_combout ),
	.datab(\cpu|state [3]),
	.datac(\LessThan1~4_combout ),
	.datad(\cpu|Mux148~4_combout ),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'hF3E2;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (\cpu|Mux179~0_combout  & (!\cpu|pc [10] & (!\cpu|pc [11]))) # (!\cpu|Mux179~0_combout  & (((!\LessThan1~5_combout ))))

	.dataa(\cpu|Mux179~0_combout ),
	.datab(\cpu|pc [10]),
	.datac(\cpu|pc [11]),
	.datad(\LessThan1~5_combout ),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'h0257;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \cpu|Mux180~0 (
// Equation(s):
// \cpu|Mux180~0_combout  = (!\cpu|Mux179~0_combout  & ((\cpu|state [3] & (\cpu|regbank[7][7]~q )) # (!\cpu|state [3] & ((\cpu|Mux152~4_combout )))))

	.dataa(\cpu|Mux179~0_combout ),
	.datab(\cpu|state [3]),
	.datac(\cpu|regbank[7][7]~q ),
	.datad(\cpu|Mux152~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux180~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux180~0 .lut_mask = 16'h5140;
defparam \cpu|Mux180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!\cpu|Mux180~0_combout  & ((!\cpu|Mux179~0_combout ) # (!\cpu|pc [7])))

	.dataa(\cpu|pc [7]),
	.datab(gnd),
	.datac(\cpu|Mux179~0_combout ),
	.datad(\cpu|Mux180~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h005F;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (\cpu|regbank[7][8]~q ) # (\cpu|regbank[7][9]~q )

	.dataa(\cpu|regbank[7][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regbank[7][9]~q ),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hFFAA;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (\cpu|state [3] & (((\LessThan1~1_combout )))) # (!\cpu|state [3] & ((\cpu|Mux151~4_combout ) # ((\cpu|Mux150~4_combout ))))

	.dataa(\cpu|Mux151~4_combout ),
	.datab(\LessThan1~1_combout ),
	.datac(\cpu|state [3]),
	.datad(\cpu|Mux150~4_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hCFCA;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (\cpu|Mux179~0_combout  & (!\cpu|pc [9] & (!\cpu|pc [8]))) # (!\cpu|Mux179~0_combout  & (((!\LessThan1~2_combout ))))

	.dataa(\cpu|pc [9]),
	.datab(\cpu|pc [8]),
	.datac(\cpu|Mux179~0_combout ),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h101F;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (\LessThan1~6_combout  & (\LessThan1~0_combout  & \LessThan1~3_combout ))

	.dataa(gnd),
	.datab(\LessThan1~6_combout ),
	.datac(\LessThan1~0_combout ),
	.datad(\LessThan1~3_combout ),
	.cin(gnd),
	.combout(\LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'hC000;
defparam \LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ((\cpu|Mux182~1_combout  & \cpu|Mux181~1_combout )) # (!\LessThan1~7_combout )

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux181~1_combout ),
	.datac(gnd),
	.datad(\LessThan1~7_combout ),
	.cin(gnd),
	.combout(\LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = 16'h88FF;
defparam \LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \data_in[1]~9 (
// Equation(s):
// \data_in[1]~9_combout  = (!\cpu|Mux187~1_combout  & (\Equal0~1_combout  & \LessThan1~8_combout ))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(gnd),
	.datac(\Equal0~1_combout ),
	.datad(\LessThan1~8_combout ),
	.cin(gnd),
	.combout(\data_in[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[1]~9 .lut_mask = 16'h5000;
defparam \data_in[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N24
cycloneive_lcell_comb \kp1|ready~0 (
// Equation(s):
// \kp1|ready~0_combout  = (\kp1|ready~q  & (((!\data_in[1]~9_combout )))) # (!\kp1|ready~q  & (\kp1|keypressed_buffer [0] & (!\kp1|keypressed_buffer [1])))

	.dataa(\kp1|keypressed_buffer [0]),
	.datab(\kp1|keypressed_buffer [1]),
	.datac(\kp1|ready~q ),
	.datad(\data_in[1]~9_combout ),
	.cin(gnd),
	.combout(\kp1|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|ready~0 .lut_mask = 16'h02F2;
defparam \kp1|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N25
dffeas \kp1|ready (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\kp1|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|ready .is_wysiwyg = "true";
defparam \kp1|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneive_lcell_comb \kp1|keyread[0]~19 (
// Equation(s):
// \kp1|keyread[0]~19_combout  = (\kp1|pressedcol[0][1]~q  & (\kp1|pressedcol[0][3]~q  & (\kp1|pressedcol[0][2]~q  $ (\kp1|pressedcol[0][0]~q ))))

	.dataa(\kp1|pressedcol[0][2]~q ),
	.datab(\kp1|pressedcol[0][1]~q ),
	.datac(\kp1|pressedcol[0][3]~q ),
	.datad(\kp1|pressedcol[0][0]~q ),
	.cin(gnd),
	.combout(\kp1|keyread[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[0]~19 .lut_mask = 16'h4080;
defparam \kp1|keyread[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N8
cycloneive_lcell_comb \kp1|keyread[0]~20 (
// Equation(s):
// \kp1|keyread[0]~20_combout  = (\kp1|keyread[3]~0_combout  & (\kp1|pressedcol[1][3]~q  $ (\kp1|pressedcol[1][1]~q )))

	.dataa(\kp1|pressedcol[1][3]~q ),
	.datab(\kp1|keyread[3]~0_combout ),
	.datac(\kp1|pressedcol[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\kp1|keyread[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[0]~20 .lut_mask = 16'h4848;
defparam \kp1|keyread[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneive_lcell_comb \kp1|keyread[0]~22 (
// Equation(s):
// \kp1|keyread[0]~22_combout  = (\kp1|pressedcol[2][1]~q  & (\kp1|rowpressed_debounced [2] & (\kp1|pressedcol[2][2]~q  $ (\kp1|pressedcol[2][0]~q ))))

	.dataa(\kp1|pressedcol[2][1]~q ),
	.datab(\kp1|pressedcol[2][2]~q ),
	.datac(\kp1|pressedcol[2][0]~q ),
	.datad(\kp1|rowpressed_debounced [2]),
	.cin(gnd),
	.combout(\kp1|keyread[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[0]~22 .lut_mask = 16'h2800;
defparam \kp1|keyread[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N6
cycloneive_lcell_comb \kp1|keyread[0]~21 (
// Equation(s):
// \kp1|keyread[0]~21_combout  = (\kp1|pressedcol[3][0]~q  & (\kp1|keyread~2_combout  & (\kp1|pressedcol[3][3]~q  $ (\kp1|pressedcol[3][2]~q ))))

	.dataa(\kp1|pressedcol[3][3]~q ),
	.datab(\kp1|pressedcol[3][2]~q ),
	.datac(\kp1|pressedcol[3][0]~q ),
	.datad(\kp1|keyread~2_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[0]~21 .lut_mask = 16'h6000;
defparam \kp1|keyread[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneive_lcell_comb \kp1|keyread[0]~23 (
// Equation(s):
// \kp1|keyread[0]~23_combout  = (!\kp1|rowpressed_debounced [1] & ((\kp1|keyread[0]~21_combout ) # ((\kp1|keyread[0]~22_combout  & \kp1|pressedcol[2][3]~q ))))

	.dataa(\kp1|rowpressed_debounced [1]),
	.datab(\kp1|keyread[0]~22_combout ),
	.datac(\kp1|pressedcol[2][3]~q ),
	.datad(\kp1|keyread[0]~21_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[0]~23 .lut_mask = 16'h5540;
defparam \kp1|keyread[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cycloneive_lcell_comb \kp1|keyread[0]~24 (
// Equation(s):
// \kp1|keyread[0]~24_combout  = (\kp1|rowpressed_debounced [0] & (\kp1|keyread[0]~19_combout )) # (!\kp1|rowpressed_debounced [0] & (((\kp1|keyread[0]~20_combout ) # (\kp1|keyread[0]~23_combout ))))

	.dataa(\kp1|keyread[0]~19_combout ),
	.datab(\kp1|rowpressed_debounced [0]),
	.datac(\kp1|keyread[0]~20_combout ),
	.datad(\kp1|keyread[0]~23_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[0]~24 .lut_mask = 16'hBBB8;
defparam \kp1|keyread[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N11
dffeas \kp1|data[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\kp1|keyread[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|data[0] .is_wysiwyg = "true";
defparam \kp1|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \data_in[0]~35 (
// Equation(s):
// \data_in[0]~35_combout  = (\cpu|Mux187~1_combout  & (\kp1|ready~q )) # (!\cpu|Mux187~1_combout  & ((\kp1|data [0])))

	.dataa(\kp1|ready~q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(gnd),
	.datad(\kp1|data [0]),
	.cin(gnd),
	.combout(\data_in[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[0]~35 .lut_mask = 16'hBB88;
defparam \data_in[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \data_in[0]~36 (
// Equation(s):
// \data_in[0]~36_combout  = (\LessThan1~8_combout  & ((\data_in[0]~35_combout ) # (!\Equal0~1_combout )))

	.dataa(gnd),
	.datab(\data_in[0]~35_combout ),
	.datac(\LessThan1~8_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\data_in[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[0]~36 .lut_mask = 16'hC0F0;
defparam \data_in[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \cpu|Mux203~0 (
// Equation(s):
// \cpu|Mux203~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & ((\cpu|pc [0]))) # (!\cpu|state [1] & (\cpu|Mux159~4_combout ))))

	.dataa(\cpu|Mux159~4_combout ),
	.datab(\cpu|Mux189~0_combout ),
	.datac(\cpu|pc [0]),
	.datad(\cpu|state [1]),
	.cin(gnd),
	.combout(\cpu|Mux203~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux203~0 .lut_mask = 16'h3022;
defparam \cpu|Mux203~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \cpu|Mux203~1 (
// Equation(s):
// \cpu|Mux203~1_combout  = (\cpu|Mux203~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux175~4_combout ))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|Mux175~4_combout ),
	.datac(gnd),
	.datad(\cpu|Mux203~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux203~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux203~1 .lut_mask = 16'hFF88;
defparam \cpu|Mux203~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \ram1|ram~1648feeder (
// Equation(s):
// \ram1|ram~1648feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1648feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1648feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1648feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \ram1|ram~1648 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1648feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1648 .is_wysiwyg = "true";
defparam \ram1|ram~1648 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \ram1|ram~1632 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1632 .is_wysiwyg = "true";
defparam \ram1|ram~1632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \ram1|ram~1616feeder (
// Equation(s):
// \ram1|ram~1616feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1616feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1616feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1616feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \ram1|ram~1616 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1616feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1616 .is_wysiwyg = "true";
defparam \ram1|ram~1616 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \ram1|ram~1600 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1600 .is_wysiwyg = "true";
defparam \ram1|ram~1600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \ram1|ram~3308 (
// Equation(s):
// \ram1|ram~3308_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1616_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1600_q )))))

	.dataa(\ram1|ram~1616_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1600_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3308_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3308 .lut_mask = 16'hEE30;
defparam \ram1|ram~3308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \ram1|ram~3309 (
// Equation(s):
// \ram1|ram~3309_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3308_combout  & (\ram1|ram~1648_q )) # (!\ram1|ram~3308_combout  & ((\ram1|ram~1632_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3308_combout ))))

	.dataa(\ram1|ram~1648_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1632_q ),
	.datad(\ram1|ram~3308_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3309_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3309 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \ram1|ram~1552feeder (
// Equation(s):
// \ram1|ram~1552feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1552feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1552feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1552feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \ram1|ram~1552 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1552feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1552 .is_wysiwyg = "true";
defparam \ram1|ram~1552 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \ram1|ram~1584 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1584 .is_wysiwyg = "true";
defparam \ram1|ram~1584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneive_lcell_comb \ram1|ram~1568feeder (
// Equation(s):
// \ram1|ram~1568feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1568feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1568feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1568feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N19
dffeas \ram1|ram~1568 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1568 .is_wysiwyg = "true";
defparam \ram1|ram~1568 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \ram1|ram~1536 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1536 .is_wysiwyg = "true";
defparam \ram1|ram~1536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \ram1|ram~3312 (
// Equation(s):
// \ram1|ram~3312_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1568_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1536_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1568_q ),
	.datac(\ram1|ram~1536_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3312_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3312 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \ram1|ram~3313 (
// Equation(s):
// \ram1|ram~3313_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3312_combout  & ((\ram1|ram~1584_q ))) # (!\ram1|ram~3312_combout  & (\ram1|ram~1552_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3312_combout ))))

	.dataa(\ram1|ram~1552_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1584_q ),
	.datad(\ram1|ram~3312_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3313_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3313 .lut_mask = 16'hF388;
defparam \ram1|ram~3313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \ram1|ram~1680feeder (
// Equation(s):
// \ram1|ram~1680feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1680feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \ram1|ram~1680 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1680 .is_wysiwyg = "true";
defparam \ram1|ram~1680 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \ram1|ram~1712 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1712 .is_wysiwyg = "true";
defparam \ram1|ram~1712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \ram1|ram~1696feeder (
// Equation(s):
// \ram1|ram~1696feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1696feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1696feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1696feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \ram1|ram~1696 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1696 .is_wysiwyg = "true";
defparam \ram1|ram~1696 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \ram1|ram~1664 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1664 .is_wysiwyg = "true";
defparam \ram1|ram~1664 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneive_lcell_comb \ram1|ram~3310 (
// Equation(s):
// \ram1|ram~3310_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1696_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1664_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1696_q ),
	.datac(\ram1|ram~1664_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3310_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3310 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \ram1|ram~3311 (
// Equation(s):
// \ram1|ram~3311_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3310_combout  & ((\ram1|ram~1712_q ))) # (!\ram1|ram~3310_combout  & (\ram1|ram~1680_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3310_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1680_q ),
	.datac(\ram1|ram~1712_q ),
	.datad(\ram1|ram~3310_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3311_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3311 .lut_mask = 16'hF588;
defparam \ram1|ram~3311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \ram1|ram~3314 (
// Equation(s):
// \ram1|ram~3314_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~3311_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~3313_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3313_combout ),
	.datad(\ram1|ram~3311_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3314_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3314 .lut_mask = 16'hBA98;
defparam \ram1|ram~3314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \ram1|ram~1776feeder (
// Equation(s):
// \ram1|ram~1776feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1776feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1776feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1776feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \ram1|ram~1776 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1776feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1776 .is_wysiwyg = "true";
defparam \ram1|ram~1776 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \ram1|ram~1760 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1760 .is_wysiwyg = "true";
defparam \ram1|ram~1760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \ram1|ram~1744feeder (
// Equation(s):
// \ram1|ram~1744feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1744feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1744feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1744feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \ram1|ram~1744 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1744 .is_wysiwyg = "true";
defparam \ram1|ram~1744 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \ram1|ram~1728 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1728 .is_wysiwyg = "true";
defparam \ram1|ram~1728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \ram1|ram~3315 (
// Equation(s):
// \ram1|ram~3315_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1744_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1728_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1744_q ),
	.datac(\ram1|ram~1728_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3315_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3315 .lut_mask = 16'hEE50;
defparam \ram1|ram~3315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \ram1|ram~3316 (
// Equation(s):
// \ram1|ram~3316_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3315_combout  & (\ram1|ram~1776_q )) # (!\ram1|ram~3315_combout  & ((\ram1|ram~1760_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3315_combout ))))

	.dataa(\ram1|ram~1776_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1760_q ),
	.datad(\ram1|ram~3315_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3316_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3316 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \ram1|ram~3317 (
// Equation(s):
// \ram1|ram~3317_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3314_combout  & ((\ram1|ram~3316_combout ))) # (!\ram1|ram~3314_combout  & (\ram1|ram~3309_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3314_combout ))))

	.dataa(\ram1|ram~3309_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3314_combout ),
	.datad(\ram1|ram~3316_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3317_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3317 .lut_mask = 16'hF838;
defparam \ram1|ram~3317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cycloneive_lcell_comb \ram1|ram~2032feeder (
// Equation(s):
// \ram1|ram~2032feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2032feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2032feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~2032feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N15
dffeas \ram1|ram~2032 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2032feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2032 .is_wysiwyg = "true";
defparam \ram1|ram~2032 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \ram1|ram~1904 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1904 .is_wysiwyg = "true";
defparam \ram1|ram~1904 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \ram1|ram~1968feeder (
// Equation(s):
// \ram1|ram~1968feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1968feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1968feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1968feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \ram1|ram~1968 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1968feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1968 .is_wysiwyg = "true";
defparam \ram1|ram~1968 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \ram1|ram~1840 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1840 .is_wysiwyg = "true";
defparam \ram1|ram~1840 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \ram1|ram~3346 (
// Equation(s):
// \ram1|ram~3346_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1968_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1840_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1968_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1840_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3346_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3346 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \ram1|ram~3347 (
// Equation(s):
// \ram1|ram~3347_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3346_combout  & (\ram1|ram~2032_q )) # (!\ram1|ram~3346_combout  & ((\ram1|ram~1904_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3346_combout ))))

	.dataa(\ram1|ram~2032_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1904_q ),
	.datad(\ram1|ram~3346_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3347_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3347 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \ram1|ram~2000feeder (
// Equation(s):
// \ram1|ram~2000feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2000feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2000feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~2000feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \ram1|ram~2000 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2000feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2000 .is_wysiwyg = "true";
defparam \ram1|ram~2000 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \ram1|ram~1872 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1872 .is_wysiwyg = "true";
defparam \ram1|ram~1872 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \ram1|ram~1808 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1808 .is_wysiwyg = "true";
defparam \ram1|ram~1808 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \ram1|ram~1936feeder (
// Equation(s):
// \ram1|ram~1936feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1936feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1936feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1936feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \ram1|ram~1936 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1936feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1936 .is_wysiwyg = "true";
defparam \ram1|ram~1936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \ram1|ram~3339 (
// Equation(s):
// \ram1|ram~3339_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~1936_q ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~1808_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1808_q ),
	.datad(\ram1|ram~1936_q ),
	.cin(gnd),
	.combout(\ram1|ram~3339_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3339 .lut_mask = 16'hDC98;
defparam \ram1|ram~3339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \ram1|ram~3340 (
// Equation(s):
// \ram1|ram~3340_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3339_combout  & (\ram1|ram~2000_q )) # (!\ram1|ram~3339_combout  & ((\ram1|ram~1872_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3339_combout ))))

	.dataa(\ram1|ram~2000_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1872_q ),
	.datad(\ram1|ram~3339_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3340_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3340 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \ram1|ram~1920feeder (
// Equation(s):
// \ram1|ram~1920feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1920feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1920feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1920feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \ram1|ram~1920 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1920feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1920 .is_wysiwyg = "true";
defparam \ram1|ram~1920 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \ram1|ram~1984 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1984 .is_wysiwyg = "true";
defparam \ram1|ram~1984 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \ram1|ram~1792 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1792 .is_wysiwyg = "true";
defparam \ram1|ram~1792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \ram1|ram~1856feeder (
// Equation(s):
// \ram1|ram~1856feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1856feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1856feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1856feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \ram1|ram~1856 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1856 .is_wysiwyg = "true";
defparam \ram1|ram~1856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \ram1|ram~3343 (
// Equation(s):
// \ram1|ram~3343_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~1856_q ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~1792_q ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1792_q ),
	.datad(\ram1|ram~1856_q ),
	.cin(gnd),
	.combout(\ram1|ram~3343_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3343 .lut_mask = 16'hDC98;
defparam \ram1|ram~3343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \ram1|ram~3344 (
// Equation(s):
// \ram1|ram~3344_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3343_combout  & ((\ram1|ram~1984_q ))) # (!\ram1|ram~3343_combout  & (\ram1|ram~1920_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3343_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1920_q ),
	.datac(\ram1|ram~1984_q ),
	.datad(\ram1|ram~3343_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3344_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3344 .lut_mask = 16'hF588;
defparam \ram1|ram~3344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneive_lcell_comb \ram1|ram~1952feeder (
// Equation(s):
// \ram1|ram~1952feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1952feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1952feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1952feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \ram1|ram~1952 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1952 .is_wysiwyg = "true";
defparam \ram1|ram~1952 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N7
dffeas \ram1|ram~2016 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2016 .is_wysiwyg = "true";
defparam \ram1|ram~2016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \ram1|ram~1888feeder (
// Equation(s):
// \ram1|ram~1888feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1888feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1888feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1888feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \ram1|ram~1888 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1888feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1888 .is_wysiwyg = "true";
defparam \ram1|ram~1888 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \ram1|ram~1824 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1824 .is_wysiwyg = "true";
defparam \ram1|ram~1824 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \ram1|ram~3341 (
// Equation(s):
// \ram1|ram~3341_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1888_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1824_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1888_q ),
	.datac(\ram1|ram~1824_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3341_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3341 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneive_lcell_comb \ram1|ram~3342 (
// Equation(s):
// \ram1|ram~3342_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3341_combout  & ((\ram1|ram~2016_q ))) # (!\ram1|ram~3341_combout  & (\ram1|ram~1952_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3341_combout ))))

	.dataa(\ram1|ram~1952_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2016_q ),
	.datad(\ram1|ram~3341_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3342_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3342 .lut_mask = 16'hF388;
defparam \ram1|ram~3342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \ram1|ram~3345 (
// Equation(s):
// \ram1|ram~3345_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~3342_combout ))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~3344_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~3344_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~3342_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3345_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3345 .lut_mask = 16'hF4A4;
defparam \ram1|ram~3345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \ram1|ram~3348 (
// Equation(s):
// \ram1|ram~3348_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3345_combout  & (\ram1|ram~3347_combout )) # (!\ram1|ram~3345_combout  & ((\ram1|ram~3340_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3345_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~3347_combout ),
	.datac(\ram1|ram~3340_combout ),
	.datad(\ram1|ram~3345_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3348_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3348 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \ram1|ram~1168feeder (
// Equation(s):
// \ram1|ram~1168feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1168feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \ram1|ram~1168 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1168 .is_wysiwyg = "true";
defparam \ram1|ram~1168 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \ram1|ram~1152 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1152 .is_wysiwyg = "true";
defparam \ram1|ram~1152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \ram1|ram~3328 (
// Equation(s):
// \ram1|ram~3328_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1168_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1152_q )))))

	.dataa(\ram1|ram~1168_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1152_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3328_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3328 .lut_mask = 16'hEE30;
defparam \ram1|ram~3328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \ram1|ram~1184 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1184 .is_wysiwyg = "true";
defparam \ram1|ram~1184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneive_lcell_comb \ram1|ram~1200feeder (
// Equation(s):
// \ram1|ram~1200feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1200feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \ram1|ram~1200 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1200 .is_wysiwyg = "true";
defparam \ram1|ram~1200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \ram1|ram~3329 (
// Equation(s):
// \ram1|ram~3329_combout  = (\ram1|ram~3328_combout  & (((\ram1|ram~1200_q )) # (!\cpu|Mux186~1_combout ))) # (!\ram1|ram~3328_combout  & (\cpu|Mux186~1_combout  & (\ram1|ram~1184_q )))

	.dataa(\ram1|ram~3328_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1184_q ),
	.datad(\ram1|ram~1200_q ),
	.cin(gnd),
	.combout(\ram1|ram~3329_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3329 .lut_mask = 16'hEA62;
defparam \ram1|ram~3329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \ram1|ram~1248feeder (
// Equation(s):
// \ram1|ram~1248feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1248feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \ram1|ram~1248 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1248 .is_wysiwyg = "true";
defparam \ram1|ram~1248 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \ram1|ram~1216 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1216 .is_wysiwyg = "true";
defparam \ram1|ram~1216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \ram1|ram~3335 (
// Equation(s):
// \ram1|ram~3335_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1248_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1216_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1248_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1216_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3335_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3335 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \ram1|ram~1232feeder (
// Equation(s):
// \ram1|ram~1232feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1232feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N7
dffeas \ram1|ram~1232 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1232 .is_wysiwyg = "true";
defparam \ram1|ram~1232 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \ram1|ram~1264 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1264 .is_wysiwyg = "true";
defparam \ram1|ram~1264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \ram1|ram~3336 (
// Equation(s):
// \ram1|ram~3336_combout  = (\ram1|ram~3335_combout  & (((\ram1|ram~1264_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~3335_combout  & (\ram1|ram~1232_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~3335_combout ),
	.datab(\ram1|ram~1232_q ),
	.datac(\ram1|ram~1264_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3336_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3336 .lut_mask = 16'hE4AA;
defparam \ram1|ram~3336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \ram1|ram~3861 (
// Equation(s):
// \ram1|ram~3861_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3861_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3861 .lut_mask = 16'h00FF;
defparam \ram1|ram~3861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \ram1|ram~1120 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3861_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1120 .is_wysiwyg = "true";
defparam \ram1|ram~1120 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \ram1|ram~1088 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1088_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1088 .is_wysiwyg = "true";
defparam \ram1|ram~1088 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \ram1|ram~3330 (
// Equation(s):
// \ram1|ram~3330_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )) # (!\ram1|ram~1120_q ))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1088_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1120_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1088_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3330_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3330 .lut_mask = 16'hCC74;
defparam \ram1|ram~3330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \ram1|ram~1104feeder (
// Equation(s):
// \ram1|ram~1104feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1104feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \ram1|ram~1104 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1104 .is_wysiwyg = "true";
defparam \ram1|ram~1104 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \ram1|ram~1136 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1136 .is_wysiwyg = "true";
defparam \ram1|ram~1136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \ram1|ram~3331 (
// Equation(s):
// \ram1|ram~3331_combout  = (\ram1|ram~3330_combout  & (((\ram1|ram~1136_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~3330_combout  & (\ram1|ram~1104_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~3330_combout ),
	.datab(\ram1|ram~1104_q ),
	.datac(\ram1|ram~1136_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3331_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3331 .lut_mask = 16'hE4AA;
defparam \ram1|ram~3331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \ram1|ram~3862 (
// Equation(s):
// \ram1|ram~3862_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3862_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3862 .lut_mask = 16'h00FF;
defparam \ram1|ram~3862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \ram1|ram~1056 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3862_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1056 .is_wysiwyg = "true";
defparam \ram1|ram~1056 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \ram1|ram~1072 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1072 .is_wysiwyg = "true";
defparam \ram1|ram~1072 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneive_lcell_comb \ram1|ram~3863 (
// Equation(s):
// \ram1|ram~3863_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3863_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3863 .lut_mask = 16'h00FF;
defparam \ram1|ram~3863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \ram1|ram~1040 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3863_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1040 .is_wysiwyg = "true";
defparam \ram1|ram~1040 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \ram1|ram~1024 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1024 .is_wysiwyg = "true";
defparam \ram1|ram~1024 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \ram1|ram~3332 (
// Equation(s):
// \ram1|ram~3332_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~1040_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1024_q )))))

	.dataa(\ram1|ram~1040_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1024_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3332_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3332 .lut_mask = 16'hDD30;
defparam \ram1|ram~3332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \ram1|ram~3333 (
// Equation(s):
// \ram1|ram~3333_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3332_combout  & ((\ram1|ram~1072_q ))) # (!\ram1|ram~3332_combout  & (!\ram1|ram~1056_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3332_combout ))))

	.dataa(\ram1|ram~1056_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1072_q ),
	.datad(\ram1|ram~3332_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3333_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3333 .lut_mask = 16'hF344;
defparam \ram1|ram~3333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \ram1|ram~3334 (
// Equation(s):
// \ram1|ram~3334_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~3331_combout )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~3333_combout )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3331_combout ),
	.datad(\ram1|ram~3333_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3334_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3334 .lut_mask = 16'hD9C8;
defparam \ram1|ram~3334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \ram1|ram~3337 (
// Equation(s):
// \ram1|ram~3337_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3334_combout  & ((\ram1|ram~3336_combout ))) # (!\ram1|ram~3334_combout  & (\ram1|ram~3329_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3334_combout ))))

	.dataa(\ram1|ram~3329_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~3336_combout ),
	.datad(\ram1|ram~3334_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3337_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3337 .lut_mask = 16'hF388;
defparam \ram1|ram~3337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \ram1|ram~1456feeder (
// Equation(s):
// \ram1|ram~1456feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1456feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1456feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1456feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \ram1|ram~1456 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1456 .is_wysiwyg = "true";
defparam \ram1|ram~1456 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \ram1|ram~1520 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1520 .is_wysiwyg = "true";
defparam \ram1|ram~1520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \ram1|ram~1392feeder (
// Equation(s):
// \ram1|ram~1392feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1392feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1392feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1392feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \ram1|ram~1392 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1392 .is_wysiwyg = "true";
defparam \ram1|ram~1392 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \ram1|ram~1328 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1328 .is_wysiwyg = "true";
defparam \ram1|ram~1328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \ram1|ram~3325 (
// Equation(s):
// \ram1|ram~3325_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1392_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1328_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1392_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1328_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3325_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3325 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \ram1|ram~3326 (
// Equation(s):
// \ram1|ram~3326_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3325_combout  & ((\ram1|ram~1520_q ))) # (!\ram1|ram~3325_combout  & (\ram1|ram~1456_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3325_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1456_q ),
	.datac(\ram1|ram~1520_q ),
	.datad(\ram1|ram~3325_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3326_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3326 .lut_mask = 16'hF588;
defparam \ram1|ram~3326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \ram1|ram~1504feeder (
// Equation(s):
// \ram1|ram~1504feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1504feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1504feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1504feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \ram1|ram~1504 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1504 .is_wysiwyg = "true";
defparam \ram1|ram~1504 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \ram1|ram~1376 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1376 .is_wysiwyg = "true";
defparam \ram1|ram~1376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \ram1|ram~1440feeder (
// Equation(s):
// \ram1|ram~1440feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1440feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1440feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1440feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \ram1|ram~1440 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1440 .is_wysiwyg = "true";
defparam \ram1|ram~1440 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \ram1|ram~1312 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1312 .is_wysiwyg = "true";
defparam \ram1|ram~1312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \ram1|ram~3318 (
// Equation(s):
// \ram1|ram~3318_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1440_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1312_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1440_q ),
	.datac(\ram1|ram~1312_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3318_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3318 .lut_mask = 16'hEE50;
defparam \ram1|ram~3318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \ram1|ram~3319 (
// Equation(s):
// \ram1|ram~3319_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3318_combout  & (\ram1|ram~1504_q )) # (!\ram1|ram~3318_combout  & ((\ram1|ram~1376_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3318_combout ))))

	.dataa(\ram1|ram~1504_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1376_q ),
	.datad(\ram1|ram~3318_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3319_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3319 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \ram1|ram~1408feeder (
// Equation(s):
// \ram1|ram~1408feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1408feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1408feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1408feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \ram1|ram~1408 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1408 .is_wysiwyg = "true";
defparam \ram1|ram~1408 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \ram1|ram~1280 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1280 .is_wysiwyg = "true";
defparam \ram1|ram~1280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \ram1|ram~3322 (
// Equation(s):
// \ram1|ram~3322_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1408_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1280_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1408_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1280_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3322_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3322 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneive_lcell_comb \ram1|ram~1344feeder (
// Equation(s):
// \ram1|ram~1344feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1344feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1344feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1344feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \ram1|ram~1344 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1344 .is_wysiwyg = "true";
defparam \ram1|ram~1344 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \ram1|ram~1472 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1472 .is_wysiwyg = "true";
defparam \ram1|ram~1472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \ram1|ram~3323 (
// Equation(s):
// \ram1|ram~3323_combout  = (\ram1|ram~3322_combout  & (((\ram1|ram~1472_q ) # (!\cpu|Mux185~1_combout )))) # (!\ram1|ram~3322_combout  & (\ram1|ram~1344_q  & ((\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~3322_combout ),
	.datab(\ram1|ram~1344_q ),
	.datac(\ram1|ram~1472_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3323_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3323 .lut_mask = 16'hE4AA;
defparam \ram1|ram~3323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \ram1|ram~1424feeder (
// Equation(s):
// \ram1|ram~1424feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1424feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1424feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1424feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \ram1|ram~1424 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1424 .is_wysiwyg = "true";
defparam \ram1|ram~1424 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \ram1|ram~1488 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1488 .is_wysiwyg = "true";
defparam \ram1|ram~1488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \ram1|ram~1360feeder (
// Equation(s):
// \ram1|ram~1360feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1360feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \ram1|ram~1360 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1360 .is_wysiwyg = "true";
defparam \ram1|ram~1360 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \ram1|ram~1296 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1296 .is_wysiwyg = "true";
defparam \ram1|ram~1296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \ram1|ram~3320 (
// Equation(s):
// \ram1|ram~3320_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1360_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1296_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1360_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1296_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3320_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3320 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \ram1|ram~3321 (
// Equation(s):
// \ram1|ram~3321_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3320_combout  & ((\ram1|ram~1488_q ))) # (!\ram1|ram~3320_combout  & (\ram1|ram~1424_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3320_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1424_q ),
	.datac(\ram1|ram~1488_q ),
	.datad(\ram1|ram~3320_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3321_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3321 .lut_mask = 16'hF588;
defparam \ram1|ram~3321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \ram1|ram~3324 (
// Equation(s):
// \ram1|ram~3324_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~3321_combout ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~3323_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3323_combout ),
	.datad(\ram1|ram~3321_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3324_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3324 .lut_mask = 16'hDC98;
defparam \ram1|ram~3324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \ram1|ram~3327 (
// Equation(s):
// \ram1|ram~3327_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3324_combout  & (\ram1|ram~3326_combout )) # (!\ram1|ram~3324_combout  & ((\ram1|ram~3319_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3324_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3326_combout ),
	.datac(\ram1|ram~3319_combout ),
	.datad(\ram1|ram~3324_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3327_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3327 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \ram1|ram~3338 (
// Equation(s):
// \ram1|ram~3338_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout )) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & ((\ram1|ram~3327_combout ))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~3337_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3337_combout ),
	.datad(\ram1|ram~3327_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3338_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3338 .lut_mask = 16'hDC98;
defparam \ram1|ram~3338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \data_in[0]~34 (
// Equation(s):
// \data_in[0]~34_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~3338_combout  & ((\ram1|ram~3348_combout ))) # (!\ram1|ram~3338_combout  & (\ram1|ram~3317_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~3338_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3317_combout ),
	.datac(\ram1|ram~3348_combout ),
	.datad(\ram1|ram~3338_combout ),
	.cin(gnd),
	.combout(\data_in[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[0]~34 .lut_mask = 16'hF588;
defparam \data_in[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \ram1|ram~3870 (
// Equation(s):
// \ram1|ram~3870_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3870_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3870 .lut_mask = 16'h00FF;
defparam \ram1|ram~3870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \ram1|ram~448 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3870_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~448 .is_wysiwyg = "true";
defparam \ram1|ram~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \ram1|ram~320 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~320 .is_wysiwyg = "true";
defparam \ram1|ram~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \ram1|ram~3869 (
// Equation(s):
// \ram1|ram~3869_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3869_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3869 .lut_mask = 16'h00FF;
defparam \ram1|ram~3869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \ram1|ram~384 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3869_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~384 .is_wysiwyg = "true";
defparam \ram1|ram~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \ram1|ram~256 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~256 .is_wysiwyg = "true";
defparam \ram1|ram~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \ram1|ram~3353 (
// Equation(s):
// \ram1|ram~3353_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~384_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~256_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~384_q ),
	.datac(\ram1|ram~256_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3353_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3353 .lut_mask = 16'hBB50;
defparam \ram1|ram~3353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \ram1|ram~3354 (
// Equation(s):
// \ram1|ram~3354_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3353_combout  & (!\ram1|ram~448_q )) # (!\ram1|ram~3353_combout  & ((\ram1|ram~320_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3353_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~448_q ),
	.datac(\ram1|ram~320_q ),
	.datad(\ram1|ram~3353_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3354_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3354 .lut_mask = 16'h77A0;
defparam \ram1|ram~3354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \ram1|ram~400feeder (
// Equation(s):
// \ram1|ram~400feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~400feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~400feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~400feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \ram1|ram~400 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~400 .is_wysiwyg = "true";
defparam \ram1|ram~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \ram1|ram~464 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~464 .is_wysiwyg = "true";
defparam \ram1|ram~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \ram1|ram~3867 (
// Equation(s):
// \ram1|ram~3867_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3867_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3867 .lut_mask = 16'h00FF;
defparam \ram1|ram~3867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \ram1|ram~336 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3867_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~336 .is_wysiwyg = "true";
defparam \ram1|ram~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \ram1|ram~3868 (
// Equation(s):
// \ram1|ram~3868_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3868_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3868 .lut_mask = 16'h00FF;
defparam \ram1|ram~3868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \ram1|ram~272 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3868_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~272 .is_wysiwyg = "true";
defparam \ram1|ram~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \ram1|ram~3351 (
// Equation(s):
// \ram1|ram~3351_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )) # (!\ram1|ram~336_q ))) # (!\cpu|Mux185~1_combout  & (((!\ram1|ram~272_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~336_q ),
	.datab(\ram1|ram~272_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3351_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3351 .lut_mask = 16'hF053;
defparam \ram1|ram~3351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \ram1|ram~3352 (
// Equation(s):
// \ram1|ram~3352_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3351_combout  & ((\ram1|ram~464_q ))) # (!\ram1|ram~3351_combout  & (\ram1|ram~400_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3351_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~400_q ),
	.datac(\ram1|ram~464_q ),
	.datad(\ram1|ram~3351_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3352_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3352 .lut_mask = 16'hF588;
defparam \ram1|ram~3352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \ram1|ram~3355 (
// Equation(s):
// \ram1|ram~3355_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~3352_combout ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~3354_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3354_combout ),
	.datad(\ram1|ram~3352_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3355_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3355 .lut_mask = 16'hDC98;
defparam \ram1|ram~3355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \ram1|ram~3864 (
// Equation(s):
// \ram1|ram~3864_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3864_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3864 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \ram1|ram~352 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3864_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~352 .is_wysiwyg = "true";
defparam \ram1|ram~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \ram1|ram~480 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~480 .is_wysiwyg = "true";
defparam \ram1|ram~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \ram1|ram~3865 (
// Equation(s):
// \ram1|ram~3865_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3865_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3865 .lut_mask = 16'h00FF;
defparam \ram1|ram~3865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \ram1|ram~416 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3865_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~416 .is_wysiwyg = "true";
defparam \ram1|ram~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \ram1|ram~3866 (
// Equation(s):
// \ram1|ram~3866_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3866_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3866 .lut_mask = 16'h00FF;
defparam \ram1|ram~3866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \ram1|ram~288 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3866_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~288 .is_wysiwyg = "true";
defparam \ram1|ram~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \ram1|ram~3349 (
// Equation(s):
// \ram1|ram~3349_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~416_q )) # (!\cpu|Mux184~1_combout  & ((!\ram1|ram~288_q )))))

	.dataa(\ram1|ram~416_q ),
	.datab(\ram1|ram~288_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3349_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3349 .lut_mask = 16'hF503;
defparam \ram1|ram~3349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \ram1|ram~3350 (
// Equation(s):
// \ram1|ram~3350_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3349_combout  & ((\ram1|ram~480_q ))) # (!\ram1|ram~3349_combout  & (!\ram1|ram~352_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3349_combout ))))

	.dataa(\ram1|ram~352_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~480_q ),
	.datad(\ram1|ram~3349_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3350_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3350 .lut_mask = 16'hF344;
defparam \ram1|ram~3350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \ram1|ram~3873 (
// Equation(s):
// \ram1|ram~3873_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3873_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3873 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \ram1|ram~496 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3873_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~496 .is_wysiwyg = "true";
defparam \ram1|ram~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \ram1|ram~432 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~432 .is_wysiwyg = "true";
defparam \ram1|ram~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \ram1|ram~3871 (
// Equation(s):
// \ram1|ram~3871_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3871_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3871 .lut_mask = 16'h00FF;
defparam \ram1|ram~3871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \ram1|ram~368 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3871_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~368 .is_wysiwyg = "true";
defparam \ram1|ram~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \ram1|ram~3872 (
// Equation(s):
// \ram1|ram~3872_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3872_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3872 .lut_mask = 16'h00FF;
defparam \ram1|ram~3872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \ram1|ram~304 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3872_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~304 .is_wysiwyg = "true";
defparam \ram1|ram~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \ram1|ram~3356 (
// Equation(s):
// \ram1|ram~3356_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~368_q )) # (!\cpu|Mux185~1_combout  & ((!\ram1|ram~304_q )))))

	.dataa(\ram1|ram~368_q ),
	.datab(\ram1|ram~304_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3356_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3356 .lut_mask = 16'hF503;
defparam \ram1|ram~3356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \ram1|ram~3357 (
// Equation(s):
// \ram1|ram~3357_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3356_combout  & (!\ram1|ram~496_q )) # (!\ram1|ram~3356_combout  & ((\ram1|ram~432_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3356_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~496_q ),
	.datac(\ram1|ram~432_q ),
	.datad(\ram1|ram~3356_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3357_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3357 .lut_mask = 16'h77A0;
defparam \ram1|ram~3357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \ram1|ram~3358 (
// Equation(s):
// \ram1|ram~3358_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3355_combout  & ((\ram1|ram~3357_combout ))) # (!\ram1|ram~3355_combout  & (\ram1|ram~3350_combout )))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~3355_combout ))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3355_combout ),
	.datac(\ram1|ram~3350_combout ),
	.datad(\ram1|ram~3357_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3358_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3358 .lut_mask = 16'hEC64;
defparam \ram1|ram~3358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \ram1|ram~3890 (
// Equation(s):
// \ram1|ram~3890_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3890_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3890 .lut_mask = 16'h00FF;
defparam \ram1|ram~3890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N15
dffeas \ram1|ram~848 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3890_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~848 .is_wysiwyg = "true";
defparam \ram1|ram~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N9
dffeas \ram1|ram~976 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~976 .is_wysiwyg = "true";
defparam \ram1|ram~976 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneive_lcell_comb \ram1|ram~912feeder (
// Equation(s):
// \ram1|ram~912feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~912feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~912feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~912feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N23
dffeas \ram1|ram~912 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~912feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~912 .is_wysiwyg = "true";
defparam \ram1|ram~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N11
dffeas \ram1|ram~784 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~784 .is_wysiwyg = "true";
defparam \ram1|ram~784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \ram1|ram~3380 (
// Equation(s):
// \ram1|ram~3380_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~912_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~784_q )))))

	.dataa(\ram1|ram~912_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~784_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3380_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3380 .lut_mask = 16'hEE30;
defparam \ram1|ram~3380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \ram1|ram~3381 (
// Equation(s):
// \ram1|ram~3381_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3380_combout  & ((\ram1|ram~976_q ))) # (!\ram1|ram~3380_combout  & (!\ram1|ram~848_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3380_combout ))))

	.dataa(\ram1|ram~848_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~976_q ),
	.datad(\ram1|ram~3380_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3381_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3381 .lut_mask = 16'hF344;
defparam \ram1|ram~3381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \ram1|ram~928feeder (
// Equation(s):
// \ram1|ram~928feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~928feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N21
dffeas \ram1|ram~928 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~928 .is_wysiwyg = "true";
defparam \ram1|ram~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N31
dffeas \ram1|ram~992 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~992 .is_wysiwyg = "true";
defparam \ram1|ram~992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \ram1|ram~3891 (
// Equation(s):
// \ram1|ram~3891_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3891_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3891 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N27
dffeas \ram1|ram~800 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3891_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~800 .is_wysiwyg = "true";
defparam \ram1|ram~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \ram1|ram~864 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~864 .is_wysiwyg = "true";
defparam \ram1|ram~864 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \ram1|ram~3382 (
// Equation(s):
// \ram1|ram~3382_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~864_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~800_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~800_q ),
	.datac(\ram1|ram~864_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3382_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3382 .lut_mask = 16'hAAB1;
defparam \ram1|ram~3382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \ram1|ram~3383 (
// Equation(s):
// \ram1|ram~3383_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3382_combout  & ((\ram1|ram~992_q ))) # (!\ram1|ram~3382_combout  & (\ram1|ram~928_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3382_combout ))))

	.dataa(\ram1|ram~928_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~992_q ),
	.datad(\ram1|ram~3382_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3383_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3383 .lut_mask = 16'hF388;
defparam \ram1|ram~3383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneive_lcell_comb \ram1|ram~3892 (
// Equation(s):
// \ram1|ram~3892_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3892_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3892 .lut_mask = 16'h00FF;
defparam \ram1|ram~3892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N1
dffeas \ram1|ram~768 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3892_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~768 .is_wysiwyg = "true";
defparam \ram1|ram~768 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N31
dffeas \ram1|ram~832 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~832 .is_wysiwyg = "true";
defparam \ram1|ram~832 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \ram1|ram~3384 (
// Equation(s):
// \ram1|ram~3384_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~832_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~768_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~768_q ),
	.datac(\ram1|ram~832_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3384_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3384 .lut_mask = 16'hAAB1;
defparam \ram1|ram~3384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \ram1|ram~3893 (
// Equation(s):
// \ram1|ram~3893_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3893_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3893 .lut_mask = 16'h00FF;
defparam \ram1|ram~3893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N5
dffeas \ram1|ram~960 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3893_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~960 .is_wysiwyg = "true";
defparam \ram1|ram~960 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N21
dffeas \ram1|ram~896 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~896 .is_wysiwyg = "true";
defparam \ram1|ram~896 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \ram1|ram~3385 (
// Equation(s):
// \ram1|ram~3385_combout  = (\ram1|ram~3384_combout  & (((!\cpu|Mux184~1_combout )) # (!\ram1|ram~960_q ))) # (!\ram1|ram~3384_combout  & (((\ram1|ram~896_q  & \cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~3384_combout ),
	.datab(\ram1|ram~960_q ),
	.datac(\ram1|ram~896_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3385_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3385 .lut_mask = 16'h72AA;
defparam \ram1|ram~3385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \ram1|ram~3386 (
// Equation(s):
// \ram1|ram~3386_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~3383_combout )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~3385_combout )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~3383_combout ),
	.datad(\ram1|ram~3385_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3386_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3386 .lut_mask = 16'hD9C8;
defparam \ram1|ram~3386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneive_lcell_comb \ram1|ram~3894 (
// Equation(s):
// \ram1|ram~3894_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3894_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3894 .lut_mask = 16'h00FF;
defparam \ram1|ram~3894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N31
dffeas \ram1|ram~880 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3894_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~880 .is_wysiwyg = "true";
defparam \ram1|ram~880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \ram1|ram~3895 (
// Equation(s):
// \ram1|ram~3895_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3895_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3895 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N1
dffeas \ram1|ram~816 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3895_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~816 .is_wysiwyg = "true";
defparam \ram1|ram~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y16_N19
dffeas \ram1|ram~944 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~944 .is_wysiwyg = "true";
defparam \ram1|ram~944 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneive_lcell_comb \ram1|ram~3387 (
// Equation(s):
// \ram1|ram~3387_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~944_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~816_q ))))

	.dataa(\ram1|ram~816_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~944_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3387_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3387 .lut_mask = 16'hFC11;
defparam \ram1|ram~3387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneive_lcell_comb \ram1|ram~1008feeder (
// Equation(s):
// \ram1|ram~1008feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1008feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1008feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1008feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N9
dffeas \ram1|ram~1008 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1008 .is_wysiwyg = "true";
defparam \ram1|ram~1008 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \ram1|ram~3388 (
// Equation(s):
// \ram1|ram~3388_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3387_combout  & ((\ram1|ram~1008_q ))) # (!\ram1|ram~3387_combout  & (!\ram1|ram~880_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3387_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~880_q ),
	.datac(\ram1|ram~3387_combout ),
	.datad(\ram1|ram~1008_q ),
	.cin(gnd),
	.combout(\ram1|ram~3388_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3388 .lut_mask = 16'hF252;
defparam \ram1|ram~3388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \ram1|ram~3389 (
// Equation(s):
// \ram1|ram~3389_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3386_combout  & ((\ram1|ram~3388_combout ))) # (!\ram1|ram~3386_combout  & (\ram1|ram~3381_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3386_combout ))))

	.dataa(\ram1|ram~3381_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3386_combout ),
	.datad(\ram1|ram~3388_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3389_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3389 .lut_mask = 16'hF838;
defparam \ram1|ram~3389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \ram1|ram~3874 (
// Equation(s):
// \ram1|ram~3874_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3874_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3874 .lut_mask = 16'h00FF;
defparam \ram1|ram~3874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \ram1|ram~608 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3874_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~608 .is_wysiwyg = "true";
defparam \ram1|ram~608 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N31
dffeas \ram1|ram~624 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~624 .is_wysiwyg = "true";
defparam \ram1|ram~624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \ram1|ram~3875 (
// Equation(s):
// \ram1|ram~3875_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3875_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3875 .lut_mask = 16'h00FF;
defparam \ram1|ram~3875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N13
dffeas \ram1|ram~576 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3875_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~576 .is_wysiwyg = "true";
defparam \ram1|ram~576 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \ram1|ram~592 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~592 .is_wysiwyg = "true";
defparam \ram1|ram~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \ram1|ram~3359 (
// Equation(s):
// \ram1|ram~3359_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~592_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~576_q ))))

	.dataa(\ram1|ram~576_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~592_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3359_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3359 .lut_mask = 16'hFC11;
defparam \ram1|ram~3359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \ram1|ram~3360 (
// Equation(s):
// \ram1|ram~3360_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3359_combout  & ((\ram1|ram~624_q ))) # (!\ram1|ram~3359_combout  & (!\ram1|ram~608_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3359_combout ))))

	.dataa(\ram1|ram~608_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~624_q ),
	.datad(\ram1|ram~3359_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3360_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3360 .lut_mask = 16'hF344;
defparam \ram1|ram~3360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \ram1|ram~3878 (
// Equation(s):
// \ram1|ram~3878_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3878_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3878 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \ram1|ram~528 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3878_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~528 .is_wysiwyg = "true";
defparam \ram1|ram~528 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \ram1|ram~560 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~560 .is_wysiwyg = "true";
defparam \ram1|ram~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \ram1|ram~3879 (
// Equation(s):
// \ram1|ram~3879_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3879_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3879 .lut_mask = 16'h00FF;
defparam \ram1|ram~3879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \ram1|ram~544 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3879_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~544 .is_wysiwyg = "true";
defparam \ram1|ram~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneive_lcell_comb \ram1|ram~3880 (
// Equation(s):
// \ram1|ram~3880_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3880_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3880 .lut_mask = 16'h00FF;
defparam \ram1|ram~3880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N11
dffeas \ram1|ram~512 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3880_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~512 .is_wysiwyg = "true";
defparam \ram1|ram~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \ram1|ram~3363 (
// Equation(s):
// \ram1|ram~3363_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (!\ram1|ram~544_q )) # (!\cpu|Mux186~1_combout  & ((!\ram1|ram~512_q )))))

	.dataa(\ram1|ram~544_q ),
	.datab(\ram1|ram~512_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3363_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3363 .lut_mask = 16'hF503;
defparam \ram1|ram~3363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \ram1|ram~3364 (
// Equation(s):
// \ram1|ram~3364_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3363_combout  & ((\ram1|ram~560_q ))) # (!\ram1|ram~3363_combout  & (!\ram1|ram~528_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3363_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~528_q ),
	.datac(\ram1|ram~560_q ),
	.datad(\ram1|ram~3363_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3364_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3364 .lut_mask = 16'hF522;
defparam \ram1|ram~3364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneive_lcell_comb \ram1|ram~3877 (
// Equation(s):
// \ram1|ram~3877_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3877_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3877 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N15
dffeas \ram1|ram~688 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3877_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~688 .is_wysiwyg = "true";
defparam \ram1|ram~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \ram1|ram~656 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~656 .is_wysiwyg = "true";
defparam \ram1|ram~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneive_lcell_comb \ram1|ram~3876 (
// Equation(s):
// \ram1|ram~3876_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3876_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3876 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N15
dffeas \ram1|ram~672 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3876_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~672 .is_wysiwyg = "true";
defparam \ram1|ram~672 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N11
dffeas \ram1|ram~640 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~640 .is_wysiwyg = "true";
defparam \ram1|ram~640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
cycloneive_lcell_comb \ram1|ram~3361 (
// Equation(s):
// \ram1|ram~3361_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )) # (!\ram1|ram~672_q ))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~640_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~672_q ),
	.datac(\ram1|ram~640_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3361_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3361 .lut_mask = 16'hAA72;
defparam \ram1|ram~3361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneive_lcell_comb \ram1|ram~3362 (
// Equation(s):
// \ram1|ram~3362_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3361_combout  & (!\ram1|ram~688_q )) # (!\ram1|ram~3361_combout  & ((\ram1|ram~656_q ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3361_combout ))))

	.dataa(\ram1|ram~688_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~656_q ),
	.datad(\ram1|ram~3361_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3362_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3362 .lut_mask = 16'h77C0;
defparam \ram1|ram~3362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \ram1|ram~3365 (
// Equation(s):
// \ram1|ram~3365_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~3362_combout ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~3364_combout ))))

	.dataa(\ram1|ram~3364_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~3362_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3365_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3365 .lut_mask = 16'hF2C2;
defparam \ram1|ram~3365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N6
cycloneive_lcell_comb \ram1|ram~3881 (
// Equation(s):
// \ram1|ram~3881_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3881_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3881 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \ram1|ram~752 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3881_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~752 .is_wysiwyg = "true";
defparam \ram1|ram~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \ram1|ram~736 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~736 .is_wysiwyg = "true";
defparam \ram1|ram~736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N20
cycloneive_lcell_comb \ram1|ram~720feeder (
// Equation(s):
// \ram1|ram~720feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~720feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~720feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~720feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N21
dffeas \ram1|ram~720 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~720 .is_wysiwyg = "true";
defparam \ram1|ram~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N29
dffeas \ram1|ram~704 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~704 .is_wysiwyg = "true";
defparam \ram1|ram~704 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N28
cycloneive_lcell_comb \ram1|ram~3366 (
// Equation(s):
// \ram1|ram~3366_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~720_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~704_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~720_q ),
	.datac(\ram1|ram~704_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3366_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3366 .lut_mask = 16'hEE50;
defparam \ram1|ram~3366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N0
cycloneive_lcell_comb \ram1|ram~3367 (
// Equation(s):
// \ram1|ram~3367_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3366_combout  & (!\ram1|ram~752_q )) # (!\ram1|ram~3366_combout  & ((\ram1|ram~736_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3366_combout ))))

	.dataa(\ram1|ram~752_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~736_q ),
	.datad(\ram1|ram~3366_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3367_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3367 .lut_mask = 16'h77C0;
defparam \ram1|ram~3367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \ram1|ram~3368 (
// Equation(s):
// \ram1|ram~3368_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3365_combout  & ((\ram1|ram~3367_combout ))) # (!\ram1|ram~3365_combout  & (\ram1|ram~3360_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3365_combout ))))

	.dataa(\ram1|ram~3360_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3365_combout ),
	.datad(\ram1|ram~3367_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3368_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3368 .lut_mask = 16'hF838;
defparam \ram1|ram~3368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \ram1|ram~3882 (
// Equation(s):
// \ram1|ram~3882_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3882_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3882 .lut_mask = 16'h00FF;
defparam \ram1|ram~3882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \ram1|ram~160 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3882_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~160 .is_wysiwyg = "true";
defparam \ram1|ram~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \ram1|ram~176feeder (
// Equation(s):
// \ram1|ram~176feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~176feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N19
dffeas \ram1|ram~176 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~176 .is_wysiwyg = "true";
defparam \ram1|ram~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \ram1|ram~128feeder (
// Equation(s):
// \ram1|ram~128feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~128feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \ram1|ram~128 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~128 .is_wysiwyg = "true";
defparam \ram1|ram~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N3
dffeas \ram1|ram~144 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~144 .is_wysiwyg = "true";
defparam \ram1|ram~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \ram1|ram~3369 (
// Equation(s):
// \ram1|ram~3369_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~144_q ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~128_q ))))

	.dataa(\ram1|ram~128_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~144_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3369_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3369 .lut_mask = 16'hFC22;
defparam \ram1|ram~3369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \ram1|ram~3370 (
// Equation(s):
// \ram1|ram~3370_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3369_combout  & ((\ram1|ram~176_q ))) # (!\ram1|ram~3369_combout  & (!\ram1|ram~160_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3369_combout ))))

	.dataa(\ram1|ram~160_q ),
	.datab(\ram1|ram~176_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~3369_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3370_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3370 .lut_mask = 16'hCF50;
defparam \ram1|ram~3370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \ram1|ram~3883 (
// Equation(s):
// \ram1|ram~3883_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3883_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3883 .lut_mask = 16'h00FF;
defparam \ram1|ram~3883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N15
dffeas \ram1|ram~80 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3883_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~80 .is_wysiwyg = "true";
defparam \ram1|ram~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N19
dffeas \ram1|ram~112 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~112 .is_wysiwyg = "true";
defparam \ram1|ram~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \ram1|ram~3884 (
// Equation(s):
// \ram1|ram~3884_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3884_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3884 .lut_mask = 16'h00FF;
defparam \ram1|ram~3884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \ram1|ram~64 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3884_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~64 .is_wysiwyg = "true";
defparam \ram1|ram~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \ram1|ram~96 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~96 .is_wysiwyg = "true";
defparam \ram1|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \ram1|ram~3371 (
// Equation(s):
// \ram1|ram~3371_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~96_q ))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~64_q ))))

	.dataa(\ram1|ram~64_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~96_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3371_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3371 .lut_mask = 16'hFC11;
defparam \ram1|ram~3371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \ram1|ram~3372 (
// Equation(s):
// \ram1|ram~3372_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3371_combout  & ((\ram1|ram~112_q ))) # (!\ram1|ram~3371_combout  & (!\ram1|ram~80_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3371_combout ))))

	.dataa(\ram1|ram~80_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~112_q ),
	.datad(\ram1|ram~3371_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3372_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3372 .lut_mask = 16'hF344;
defparam \ram1|ram~3372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \ram1|ram~32feeder (
// Equation(s):
// \ram1|ram~32feeder_combout  = \cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~32feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \ram1|ram~32 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~32 .is_wysiwyg = "true";
defparam \ram1|ram~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \ram1|ram~48 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~48 .is_wysiwyg = "true";
defparam \ram1|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \ram1|ram~3886 (
// Equation(s):
// \ram1|ram~3886_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3886_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3886 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \ram1|ram~0 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3886_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~0 .is_wysiwyg = "true";
defparam \ram1|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \ram1|ram~3885 (
// Equation(s):
// \ram1|ram~3885_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3885_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3885 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \ram1|ram~16 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3885_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~16 .is_wysiwyg = "true";
defparam \ram1|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \ram1|ram~3373 (
// Equation(s):
// \ram1|ram~3373_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout ) # (!\ram1|ram~16_q )))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~0_q  & ((!\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~0_q ),
	.datab(\ram1|ram~16_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3373_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3373 .lut_mask = 16'hF035;
defparam \ram1|ram~3373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \ram1|ram~3374 (
// Equation(s):
// \ram1|ram~3374_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3373_combout  & ((\ram1|ram~48_q ))) # (!\ram1|ram~3373_combout  & (\ram1|ram~32_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3373_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~32_q ),
	.datac(\ram1|ram~48_q ),
	.datad(\ram1|ram~3373_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3374_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3374 .lut_mask = 16'hF588;
defparam \ram1|ram~3374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \ram1|ram~3375 (
// Equation(s):
// \ram1|ram~3375_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3372_combout ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((!\cpu|Mux184~1_combout  & \ram1|ram~3374_combout ))))

	.dataa(\ram1|ram~3372_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~3374_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3375_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3375 .lut_mask = 16'hCBC8;
defparam \ram1|ram~3375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \ram1|ram~3887 (
// Equation(s):
// \ram1|ram~3887_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux203~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3887_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3887 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \ram1|ram~208 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3887_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~208 .is_wysiwyg = "true";
defparam \ram1|ram~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \ram1|ram~240 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~240 .is_wysiwyg = "true";
defparam \ram1|ram~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \ram1|ram~3889 (
// Equation(s):
// \ram1|ram~3889_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3889_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3889 .lut_mask = 16'h00FF;
defparam \ram1|ram~3889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \ram1|ram~192 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3889_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~192 .is_wysiwyg = "true";
defparam \ram1|ram~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N22
cycloneive_lcell_comb \ram1|ram~3888 (
// Equation(s):
// \ram1|ram~3888_combout  = !\cpu|Mux203~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux203~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3888_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3888 .lut_mask = 16'h00FF;
defparam \ram1|ram~3888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N23
dffeas \ram1|ram~224 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3888_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~224 .is_wysiwyg = "true";
defparam \ram1|ram~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \ram1|ram~3376 (
// Equation(s):
// \ram1|ram~3376_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout ) # (!\ram1|ram~224_q )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~192_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~192_q ),
	.datab(\ram1|ram~224_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3376_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3376 .lut_mask = 16'hF035;
defparam \ram1|ram~3376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \ram1|ram~3377 (
// Equation(s):
// \ram1|ram~3377_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3376_combout  & ((\ram1|ram~240_q ))) # (!\ram1|ram~3376_combout  & (!\ram1|ram~208_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3376_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~208_q ),
	.datac(\ram1|ram~240_q ),
	.datad(\ram1|ram~3376_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3377_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3377 .lut_mask = 16'hF522;
defparam \ram1|ram~3377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \ram1|ram~3378 (
// Equation(s):
// \ram1|ram~3378_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3375_combout  & ((\ram1|ram~3377_combout ))) # (!\ram1|ram~3375_combout  & (\ram1|ram~3370_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3375_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~3370_combout ),
	.datac(\ram1|ram~3375_combout ),
	.datad(\ram1|ram~3377_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3378_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3378 .lut_mask = 16'hF858;
defparam \ram1|ram~3378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \ram1|ram~3379 (
// Equation(s):
// \ram1|ram~3379_combout  = (\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout ) # ((\ram1|ram~3368_combout )))) # (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & ((\ram1|ram~3378_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3368_combout ),
	.datad(\ram1|ram~3378_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3379_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3379 .lut_mask = 16'hB9A8;
defparam \ram1|ram~3379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \data_in[0]~37 (
// Equation(s):
// \data_in[0]~37_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~3379_combout  & ((\ram1|ram~3389_combout ))) # (!\ram1|ram~3379_combout  & (\ram1|ram~3358_combout )))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~3379_combout ))))

	.dataa(\ram1|ram~3358_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3389_combout ),
	.datad(\ram1|ram~3379_combout ),
	.cin(gnd),
	.combout(\data_in[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[0]~37 .lut_mask = 16'hF388;
defparam \data_in[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \data_in[0]~38 (
// Equation(s):
// \data_in[0]~38_combout  = (\data_in[4]~40_combout  & \data_in[0]~37_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[4]~40_combout ),
	.datad(\data_in[0]~37_combout ),
	.cin(gnd),
	.combout(\data_in[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[0]~38 .lut_mask = 16'hF000;
defparam \data_in[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \data_in[0]~39 (
// Equation(s):
// \data_in[0]~39_combout  = (\data_in[0]~36_combout ) # ((\data_in[0]~38_combout ) # ((\data_in[4]~6_combout  & \data_in[0]~34_combout )))

	.dataa(\data_in[4]~6_combout ),
	.datab(\data_in[0]~36_combout ),
	.datac(\data_in[0]~34_combout ),
	.datad(\data_in[0]~38_combout ),
	.cin(gnd),
	.combout(\data_in[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[0]~39 .lut_mask = 16'hFFEC;
defparam \data_in[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \cpu|ir[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[0]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[0] .is_wysiwyg = "true";
defparam \cpu|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \cpu|Add0~4 (
// Equation(s):
// \cpu|Add0~4_combout  = (\cpu|ir [0]) # ((!\cpu|state [2] & !\cpu|state [3]))

	.dataa(\cpu|state [2]),
	.datab(gnd),
	.datac(\cpu|state [3]),
	.datad(\cpu|ir [0]),
	.cin(gnd),
	.combout(\cpu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~4 .lut_mask = 16'hFF05;
defparam \cpu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \cpu|pc[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[0]~12_combout ),
	.asdata(\data_in[0]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[0] .is_wysiwyg = "true";
defparam \cpu|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \cpu|Mux187~0 (
// Equation(s):
// \cpu|Mux187~0_combout  = (\cpu|Mux179~0_combout  & (((\cpu|pc [0])))) # (!\cpu|Mux179~0_combout  & (\cpu|state [3] & ((\cpu|regbank[7][0]~q ))))

	.dataa(\cpu|state [3]),
	.datab(\cpu|pc [0]),
	.datac(\cpu|Mux179~0_combout ),
	.datad(\cpu|regbank[7][0]~q ),
	.cin(gnd),
	.combout(\cpu|Mux187~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux187~0 .lut_mask = 16'hCAC0;
defparam \cpu|Mux187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \cpu|Mux187~1 (
// Equation(s):
// \cpu|Mux187~1_combout  = (\cpu|Mux187~0_combout ) # ((!\cpu|Mux179~0_combout  & (!\cpu|state [3] & \cpu|Mux159~4_combout )))

	.dataa(\cpu|Mux179~0_combout ),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux187~0_combout ),
	.datad(\cpu|Mux159~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux187~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux187~1 .lut_mask = 16'hF1F0;
defparam \cpu|Mux187~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cycloneive_lcell_comb \kp1|keyread[2]~17 (
// Equation(s):
// \kp1|keyread[2]~17_combout  = (\kp1|pressedcol[1][3]~q  & ((\kp1|pressedcol[1][1]~q  & (\kp1|pressedcol[1][2]~q  $ (\kp1|pressedcol[1][0]~q ))) # (!\kp1|pressedcol[1][1]~q  & (\kp1|pressedcol[1][2]~q  & \kp1|pressedcol[1][0]~q ))))

	.dataa(\kp1|pressedcol[1][1]~q ),
	.datab(\kp1|pressedcol[1][2]~q ),
	.datac(\kp1|pressedcol[1][3]~q ),
	.datad(\kp1|pressedcol[1][0]~q ),
	.cin(gnd),
	.combout(\kp1|keyread[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[2]~17 .lut_mask = 16'h6080;
defparam \kp1|keyread[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
cycloneive_lcell_comb \kp1|keyread[2]~16 (
// Equation(s):
// \kp1|keyread[2]~16_combout  = (\kp1|keyread~3_combout ) # ((\kp1|keyread[2]~12_combout  & (\kp1|pressedcol[2][0]~q  $ (\kp1|pressedcol[2][3]~q ))))

	.dataa(\kp1|pressedcol[2][0]~q ),
	.datab(\kp1|pressedcol[2][3]~q ),
	.datac(\kp1|keyread[2]~12_combout ),
	.datad(\kp1|keyread~3_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[2]~16 .lut_mask = 16'hFF60;
defparam \kp1|keyread[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cycloneive_lcell_comb \kp1|keyread[2]~18 (
// Equation(s):
// \kp1|keyread[2]~18_combout  = (!\kp1|rowpressed_debounced [0] & ((\kp1|rowpressed_debounced [1] & (\kp1|keyread[2]~17_combout )) # (!\kp1|rowpressed_debounced [1] & ((\kp1|keyread[2]~16_combout )))))

	.dataa(\kp1|rowpressed_debounced [1]),
	.datab(\kp1|rowpressed_debounced [0]),
	.datac(\kp1|keyread[2]~17_combout ),
	.datad(\kp1|keyread[2]~16_combout ),
	.cin(gnd),
	.combout(\kp1|keyread[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \kp1|keyread[2]~18 .lut_mask = 16'h3120;
defparam \kp1|keyread[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N17
dffeas \kp1|data[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\kp1|keyread[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kp1|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kp1|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kp1|data[2] .is_wysiwyg = "true";
defparam \kp1|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \data_in[2]~31 (
// Equation(s):
// \data_in[2]~31_combout  = (\LessThan1~8_combout  & (((!\cpu|Mux187~1_combout  & \kp1|data [2])) # (!\Equal0~1_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\kp1|data [2]),
	.datac(\Equal0~1_combout ),
	.datad(\LessThan1~8_combout ),
	.cin(gnd),
	.combout(\data_in[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[2]~31 .lut_mask = 16'h4F00;
defparam \data_in[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \cpu|Mux201~0 (
// Equation(s):
// \cpu|Mux201~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & (\cpu|pc [2])) # (!\cpu|state [1] & ((\cpu|Mux157~4_combout )))))

	.dataa(\cpu|pc [2]),
	.datab(\cpu|state [1]),
	.datac(\cpu|Mux157~4_combout ),
	.datad(\cpu|Mux189~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux201~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux201~0 .lut_mask = 16'h00B8;
defparam \cpu|Mux201~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneive_lcell_comb \cpu|Mux201~1 (
// Equation(s):
// \cpu|Mux201~1_combout  = (\cpu|Mux201~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux173~4_combout ))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(gnd),
	.datac(\cpu|Mux173~4_combout ),
	.datad(\cpu|Mux201~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux201~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux201~1 .lut_mask = 16'hFFA0;
defparam \cpu|Mux201~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \ram1|ram~1618feeder (
// Equation(s):
// \ram1|ram~1618feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1618feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1618feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1618feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \ram1|ram~1618 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1618 .is_wysiwyg = "true";
defparam \ram1|ram~1618 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \ram1|ram~1602 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1602 .is_wysiwyg = "true";
defparam \ram1|ram~1602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \ram1|ram~3266 (
// Equation(s):
// \ram1|ram~3266_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1618_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1602_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1618_q ),
	.datac(\ram1|ram~1602_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3266_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3266 .lut_mask = 16'hEE50;
defparam \ram1|ram~3266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \ram1|ram~1634 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1634 .is_wysiwyg = "true";
defparam \ram1|ram~1634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \ram1|ram~1650feeder (
// Equation(s):
// \ram1|ram~1650feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1650feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1650feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1650feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \ram1|ram~1650 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1650 .is_wysiwyg = "true";
defparam \ram1|ram~1650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \ram1|ram~3267 (
// Equation(s):
// \ram1|ram~3267_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3266_combout  & ((\ram1|ram~1650_q ))) # (!\ram1|ram~3266_combout  & (\ram1|ram~1634_q )))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~3266_combout ))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3266_combout ),
	.datac(\ram1|ram~1634_q ),
	.datad(\ram1|ram~1650_q ),
	.cin(gnd),
	.combout(\ram1|ram~3267_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3267 .lut_mask = 16'hEC64;
defparam \ram1|ram~3267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \ram1|ram~1554feeder (
// Equation(s):
// \ram1|ram~1554feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1554feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1554feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1554feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \ram1|ram~1554 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1554feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1554 .is_wysiwyg = "true";
defparam \ram1|ram~1554 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \ram1|ram~1586 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1586 .is_wysiwyg = "true";
defparam \ram1|ram~1586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneive_lcell_comb \ram1|ram~1570feeder (
// Equation(s):
// \ram1|ram~1570feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1570feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1570feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1570feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \ram1|ram~1570 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1570feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1570 .is_wysiwyg = "true";
defparam \ram1|ram~1570 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N5
dffeas \ram1|ram~1538 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1538 .is_wysiwyg = "true";
defparam \ram1|ram~1538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneive_lcell_comb \ram1|ram~3270 (
// Equation(s):
// \ram1|ram~3270_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1570_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1538_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1570_q ),
	.datac(\ram1|ram~1538_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3270_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3270 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \ram1|ram~3271 (
// Equation(s):
// \ram1|ram~3271_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3270_combout  & ((\ram1|ram~1586_q ))) # (!\ram1|ram~3270_combout  & (\ram1|ram~1554_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3270_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1554_q ),
	.datac(\ram1|ram~1586_q ),
	.datad(\ram1|ram~3270_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3271_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3271 .lut_mask = 16'hF588;
defparam \ram1|ram~3271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \ram1|ram~1682feeder (
// Equation(s):
// \ram1|ram~1682feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1682feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1682feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1682feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \ram1|ram~1682 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1682 .is_wysiwyg = "true";
defparam \ram1|ram~1682 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \ram1|ram~1714 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1714 .is_wysiwyg = "true";
defparam \ram1|ram~1714 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \ram1|ram~1698feeder (
// Equation(s):
// \ram1|ram~1698feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1698feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1698feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1698feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \ram1|ram~1698 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1698 .is_wysiwyg = "true";
defparam \ram1|ram~1698 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \ram1|ram~1666 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1666 .is_wysiwyg = "true";
defparam \ram1|ram~1666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \ram1|ram~3268 (
// Equation(s):
// \ram1|ram~3268_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1698_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1666_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1698_q ),
	.datac(\ram1|ram~1666_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3268_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3268 .lut_mask = 16'hEE50;
defparam \ram1|ram~3268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \ram1|ram~3269 (
// Equation(s):
// \ram1|ram~3269_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3268_combout  & ((\ram1|ram~1714_q ))) # (!\ram1|ram~3268_combout  & (\ram1|ram~1682_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3268_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1682_q ),
	.datac(\ram1|ram~1714_q ),
	.datad(\ram1|ram~3268_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3269_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3269 .lut_mask = 16'hF588;
defparam \ram1|ram~3269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \ram1|ram~3272 (
// Equation(s):
// \ram1|ram~3272_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~3269_combout ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~3271_combout ))))

	.dataa(\ram1|ram~3271_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~3269_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3272_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3272 .lut_mask = 16'hF2C2;
defparam \ram1|ram~3272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N29
dffeas \ram1|ram~1778 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1778 .is_wysiwyg = "true";
defparam \ram1|ram~1778 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \ram1|ram~1762 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1762 .is_wysiwyg = "true";
defparam \ram1|ram~1762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \ram1|ram~1746feeder (
// Equation(s):
// \ram1|ram~1746feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1746feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \ram1|ram~1746 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1746 .is_wysiwyg = "true";
defparam \ram1|ram~1746 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N11
dffeas \ram1|ram~1730 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1730 .is_wysiwyg = "true";
defparam \ram1|ram~1730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \ram1|ram~3273 (
// Equation(s):
// \ram1|ram~3273_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1746_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1730_q )))))

	.dataa(\ram1|ram~1746_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1730_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3273_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3273 .lut_mask = 16'hEE30;
defparam \ram1|ram~3273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \ram1|ram~3274 (
// Equation(s):
// \ram1|ram~3274_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3273_combout  & (\ram1|ram~1778_q )) # (!\ram1|ram~3273_combout  & ((\ram1|ram~1762_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3273_combout ))))

	.dataa(\ram1|ram~1778_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1762_q ),
	.datad(\ram1|ram~3273_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3274_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3274 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \ram1|ram~3275 (
// Equation(s):
// \ram1|ram~3275_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3272_combout  & ((\ram1|ram~3274_combout ))) # (!\ram1|ram~3272_combout  & (\ram1|ram~3267_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3272_combout ))))

	.dataa(\ram1|ram~3267_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3272_combout ),
	.datad(\ram1|ram~3274_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3275_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3275 .lut_mask = 16'hF838;
defparam \ram1|ram~3275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \ram1|ram~1170feeder (
// Equation(s):
// \ram1|ram~1170feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1170feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \ram1|ram~1170 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1170 .is_wysiwyg = "true";
defparam \ram1|ram~1170 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \ram1|ram~1154 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1154 .is_wysiwyg = "true";
defparam \ram1|ram~1154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \ram1|ram~3286 (
// Equation(s):
// \ram1|ram~3286_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1170_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1154_q )))))

	.dataa(\ram1|ram~1170_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1154_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3286_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3286 .lut_mask = 16'hEE30;
defparam \ram1|ram~3286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneive_lcell_comb \ram1|ram~1202feeder (
// Equation(s):
// \ram1|ram~1202feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1202feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \ram1|ram~1202 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1202 .is_wysiwyg = "true";
defparam \ram1|ram~1202 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \ram1|ram~1186 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1186 .is_wysiwyg = "true";
defparam \ram1|ram~1186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \ram1|ram~3287 (
// Equation(s):
// \ram1|ram~3287_combout  = (\ram1|ram~3286_combout  & ((\ram1|ram~1202_q ) # ((!\cpu|Mux186~1_combout )))) # (!\ram1|ram~3286_combout  & (((\ram1|ram~1186_q  & \cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~3286_combout ),
	.datab(\ram1|ram~1202_q ),
	.datac(\ram1|ram~1186_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3287_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3287 .lut_mask = 16'hD8AA;
defparam \ram1|ram~3287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \ram1|ram~1234feeder (
// Equation(s):
// \ram1|ram~1234feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1234feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \ram1|ram~1234 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1234 .is_wysiwyg = "true";
defparam \ram1|ram~1234 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \ram1|ram~1266 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1266 .is_wysiwyg = "true";
defparam \ram1|ram~1266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \ram1|ram~1250feeder (
// Equation(s):
// \ram1|ram~1250feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1250feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \ram1|ram~1250 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1250 .is_wysiwyg = "true";
defparam \ram1|ram~1250 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \ram1|ram~1218 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1218 .is_wysiwyg = "true";
defparam \ram1|ram~1218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \ram1|ram~3293 (
// Equation(s):
// \ram1|ram~3293_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1250_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1218_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1250_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1218_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3293_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3293 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \ram1|ram~3294 (
// Equation(s):
// \ram1|ram~3294_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3293_combout  & ((\ram1|ram~1266_q ))) # (!\ram1|ram~3293_combout  & (\ram1|ram~1234_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3293_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1234_q ),
	.datac(\ram1|ram~1266_q ),
	.datad(\ram1|ram~3293_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3294_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3294 .lut_mask = 16'hF588;
defparam \ram1|ram~3294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \ram1|ram~1106feeder (
// Equation(s):
// \ram1|ram~1106feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1106feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \ram1|ram~1106 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1106 .is_wysiwyg = "true";
defparam \ram1|ram~1106 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \ram1|ram~1138 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1138 .is_wysiwyg = "true";
defparam \ram1|ram~1138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \ram1|ram~1122feeder (
// Equation(s):
// \ram1|ram~1122feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1122feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \ram1|ram~1122 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1122 .is_wysiwyg = "true";
defparam \ram1|ram~1122 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \ram1|ram~1090 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1090 .is_wysiwyg = "true";
defparam \ram1|ram~1090 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \ram1|ram~3288 (
// Equation(s):
// \ram1|ram~3288_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1122_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1090_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1122_q ),
	.datac(\ram1|ram~1090_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3288_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3288 .lut_mask = 16'hEE50;
defparam \ram1|ram~3288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \ram1|ram~3289 (
// Equation(s):
// \ram1|ram~3289_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3288_combout  & ((\ram1|ram~1138_q ))) # (!\ram1|ram~3288_combout  & (\ram1|ram~1106_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3288_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1106_q ),
	.datac(\ram1|ram~1138_q ),
	.datad(\ram1|ram~3288_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3289_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3289 .lut_mask = 16'hF588;
defparam \ram1|ram~3289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \ram1|ram~3859 (
// Equation(s):
// \ram1|ram~3859_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3859_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3859 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \ram1|ram~1058 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3859_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1058 .is_wysiwyg = "true";
defparam \ram1|ram~1058 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \ram1|ram~1074 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1074 .is_wysiwyg = "true";
defparam \ram1|ram~1074 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneive_lcell_comb \ram1|ram~3860 (
// Equation(s):
// \ram1|ram~3860_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3860_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3860 .lut_mask = 16'h00FF;
defparam \ram1|ram~3860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \ram1|ram~1042 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3860_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1042 .is_wysiwyg = "true";
defparam \ram1|ram~1042 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \ram1|ram~1026 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1026 .is_wysiwyg = "true";
defparam \ram1|ram~1026 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \ram1|ram~3290 (
// Equation(s):
// \ram1|ram~3290_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~1042_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1026_q )))))

	.dataa(\ram1|ram~1042_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1026_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3290_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3290 .lut_mask = 16'hDD30;
defparam \ram1|ram~3290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \ram1|ram~3291 (
// Equation(s):
// \ram1|ram~3291_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3290_combout  & ((\ram1|ram~1074_q ))) # (!\ram1|ram~3290_combout  & (!\ram1|ram~1058_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3290_combout ))))

	.dataa(\ram1|ram~1058_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1074_q ),
	.datad(\ram1|ram~3290_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3291_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3291 .lut_mask = 16'hF344;
defparam \ram1|ram~3291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \ram1|ram~3292 (
// Equation(s):
// \ram1|ram~3292_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~3289_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & ((\ram1|ram~3291_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~3289_combout ),
	.datad(\ram1|ram~3291_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3292_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3292 .lut_mask = 16'hB9A8;
defparam \ram1|ram~3292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \ram1|ram~3295 (
// Equation(s):
// \ram1|ram~3295_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3292_combout  & ((\ram1|ram~3294_combout ))) # (!\ram1|ram~3292_combout  & (\ram1|ram~3287_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3292_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~3287_combout ),
	.datac(\ram1|ram~3294_combout ),
	.datad(\ram1|ram~3292_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3295_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3295 .lut_mask = 16'hF588;
defparam \ram1|ram~3295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \ram1|ram~1458feeder (
// Equation(s):
// \ram1|ram~1458feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1458feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \ram1|ram~1458 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1458 .is_wysiwyg = "true";
defparam \ram1|ram~1458 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \ram1|ram~1522 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1522 .is_wysiwyg = "true";
defparam \ram1|ram~1522 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \ram1|ram~1394feeder (
// Equation(s):
// \ram1|ram~1394feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1394feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1394feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1394feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \ram1|ram~1394 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1394 .is_wysiwyg = "true";
defparam \ram1|ram~1394 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \ram1|ram~1330 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1330 .is_wysiwyg = "true";
defparam \ram1|ram~1330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \ram1|ram~3283 (
// Equation(s):
// \ram1|ram~3283_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1394_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1330_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1394_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1330_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3283_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3283 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \ram1|ram~3284 (
// Equation(s):
// \ram1|ram~3284_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3283_combout  & ((\ram1|ram~1522_q ))) # (!\ram1|ram~3283_combout  & (\ram1|ram~1458_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3283_combout ))))

	.dataa(\ram1|ram~1458_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1522_q ),
	.datad(\ram1|ram~3283_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3284_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3284 .lut_mask = 16'hF388;
defparam \ram1|ram~3284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \ram1|ram~1378feeder (
// Equation(s):
// \ram1|ram~1378feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1378feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \ram1|ram~1378 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1378 .is_wysiwyg = "true";
defparam \ram1|ram~1378 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \ram1|ram~1506 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1506 .is_wysiwyg = "true";
defparam \ram1|ram~1506 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \ram1|ram~1442feeder (
// Equation(s):
// \ram1|ram~1442feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1442feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1442feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1442feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \ram1|ram~1442 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1442 .is_wysiwyg = "true";
defparam \ram1|ram~1442 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \ram1|ram~1314 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1314 .is_wysiwyg = "true";
defparam \ram1|ram~1314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \ram1|ram~3276 (
// Equation(s):
// \ram1|ram~3276_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1442_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1314_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1442_q ),
	.datac(\ram1|ram~1314_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3276_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3276 .lut_mask = 16'hEE50;
defparam \ram1|ram~3276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \ram1|ram~3277 (
// Equation(s):
// \ram1|ram~3277_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3276_combout  & ((\ram1|ram~1506_q ))) # (!\ram1|ram~3276_combout  & (\ram1|ram~1378_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3276_combout ))))

	.dataa(\ram1|ram~1378_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1506_q ),
	.datad(\ram1|ram~3276_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3277_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3277 .lut_mask = 16'hF388;
defparam \ram1|ram~3277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \ram1|ram~1346feeder (
// Equation(s):
// \ram1|ram~1346feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1346feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \ram1|ram~1346 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1346 .is_wysiwyg = "true";
defparam \ram1|ram~1346 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \ram1|ram~1474 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1474 .is_wysiwyg = "true";
defparam \ram1|ram~1474 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \ram1|ram~1282 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1282 .is_wysiwyg = "true";
defparam \ram1|ram~1282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_lcell_comb \ram1|ram~1410feeder (
// Equation(s):
// \ram1|ram~1410feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1410feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1410feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1410feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \ram1|ram~1410 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1410 .is_wysiwyg = "true";
defparam \ram1|ram~1410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \ram1|ram~3280 (
// Equation(s):
// \ram1|ram~3280_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~1410_q ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~1282_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1282_q ),
	.datad(\ram1|ram~1410_q ),
	.cin(gnd),
	.combout(\ram1|ram~3280_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3280 .lut_mask = 16'hDC98;
defparam \ram1|ram~3280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \ram1|ram~3281 (
// Equation(s):
// \ram1|ram~3281_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3280_combout  & ((\ram1|ram~1474_q ))) # (!\ram1|ram~3280_combout  & (\ram1|ram~1346_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3280_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1346_q ),
	.datac(\ram1|ram~1474_q ),
	.datad(\ram1|ram~3280_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3281_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3281 .lut_mask = 16'hF588;
defparam \ram1|ram~3281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \ram1|ram~1426feeder (
// Equation(s):
// \ram1|ram~1426feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1426feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1426feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1426feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N3
dffeas \ram1|ram~1426 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1426feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1426 .is_wysiwyg = "true";
defparam \ram1|ram~1426 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \ram1|ram~1490 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1490 .is_wysiwyg = "true";
defparam \ram1|ram~1490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \ram1|ram~1362feeder (
// Equation(s):
// \ram1|ram~1362feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1362feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \ram1|ram~1362 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1362 .is_wysiwyg = "true";
defparam \ram1|ram~1362 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \ram1|ram~1298 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1298 .is_wysiwyg = "true";
defparam \ram1|ram~1298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \ram1|ram~3278 (
// Equation(s):
// \ram1|ram~3278_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1362_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1298_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1362_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1298_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3278_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3278 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \ram1|ram~3279 (
// Equation(s):
// \ram1|ram~3279_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3278_combout  & ((\ram1|ram~1490_q ))) # (!\ram1|ram~3278_combout  & (\ram1|ram~1426_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3278_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1426_q ),
	.datac(\ram1|ram~1490_q ),
	.datad(\ram1|ram~3278_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3279_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3279 .lut_mask = 16'hF588;
defparam \ram1|ram~3279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \ram1|ram~3282 (
// Equation(s):
// \ram1|ram~3282_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~3279_combout ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~3281_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3281_combout ),
	.datad(\ram1|ram~3279_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3282_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3282 .lut_mask = 16'hDC98;
defparam \ram1|ram~3282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \ram1|ram~3285 (
// Equation(s):
// \ram1|ram~3285_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3282_combout  & (\ram1|ram~3284_combout )) # (!\ram1|ram~3282_combout  & ((\ram1|ram~3277_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3282_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3284_combout ),
	.datac(\ram1|ram~3277_combout ),
	.datad(\ram1|ram~3282_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3285_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3285 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \ram1|ram~3296 (
// Equation(s):
// \ram1|ram~3296_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout )) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & ((\ram1|ram~3285_combout ))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~3295_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3295_combout ),
	.datad(\ram1|ram~3285_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3296_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3296 .lut_mask = 16'hDC98;
defparam \ram1|ram~3296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \ram1|ram~2034feeder (
// Equation(s):
// \ram1|ram~2034feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2034feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2034feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2034feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \ram1|ram~2034 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2034feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2034 .is_wysiwyg = "true";
defparam \ram1|ram~2034 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \ram1|ram~1906 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1906 .is_wysiwyg = "true";
defparam \ram1|ram~1906 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \ram1|ram~1970feeder (
// Equation(s):
// \ram1|ram~1970feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1970feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1970feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1970feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \ram1|ram~1970 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1970feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1970 .is_wysiwyg = "true";
defparam \ram1|ram~1970 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \ram1|ram~1842 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1842 .is_wysiwyg = "true";
defparam \ram1|ram~1842 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \ram1|ram~3304 (
// Equation(s):
// \ram1|ram~3304_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1970_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1842_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1970_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1842_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3304_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3304 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \ram1|ram~3305 (
// Equation(s):
// \ram1|ram~3305_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3304_combout  & (\ram1|ram~2034_q )) # (!\ram1|ram~3304_combout  & ((\ram1|ram~1906_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3304_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2034_q ),
	.datac(\ram1|ram~1906_q ),
	.datad(\ram1|ram~3304_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3305_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3305 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \ram1|ram~1922feeder (
// Equation(s):
// \ram1|ram~1922feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1922feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1922feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1922feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \ram1|ram~1922 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1922feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1922 .is_wysiwyg = "true";
defparam \ram1|ram~1922 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \ram1|ram~1986 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1986 .is_wysiwyg = "true";
defparam \ram1|ram~1986 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \ram1|ram~1794 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1794 .is_wysiwyg = "true";
defparam \ram1|ram~1794 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \ram1|ram~1858feeder (
// Equation(s):
// \ram1|ram~1858feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1858feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1858feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1858feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \ram1|ram~1858 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1858feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1858 .is_wysiwyg = "true";
defparam \ram1|ram~1858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \ram1|ram~3301 (
// Equation(s):
// \ram1|ram~3301_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~1858_q ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~1794_q ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1794_q ),
	.datad(\ram1|ram~1858_q ),
	.cin(gnd),
	.combout(\ram1|ram~3301_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3301 .lut_mask = 16'hDC98;
defparam \ram1|ram~3301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \ram1|ram~3302 (
// Equation(s):
// \ram1|ram~3302_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3301_combout  & ((\ram1|ram~1986_q ))) # (!\ram1|ram~3301_combout  & (\ram1|ram~1922_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3301_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1922_q ),
	.datac(\ram1|ram~1986_q ),
	.datad(\ram1|ram~3301_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3302_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3302 .lut_mask = 16'hF588;
defparam \ram1|ram~3302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \ram1|ram~1954feeder (
// Equation(s):
// \ram1|ram~1954feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1954feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1954feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1954feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \ram1|ram~1954 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1954feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1954 .is_wysiwyg = "true";
defparam \ram1|ram~1954 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \ram1|ram~2018 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2018 .is_wysiwyg = "true";
defparam \ram1|ram~2018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \ram1|ram~1890feeder (
// Equation(s):
// \ram1|ram~1890feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1890feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1890feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1890feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \ram1|ram~1890 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1890feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1890 .is_wysiwyg = "true";
defparam \ram1|ram~1890 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \ram1|ram~1826 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1826 .is_wysiwyg = "true";
defparam \ram1|ram~1826 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneive_lcell_comb \ram1|ram~3299 (
// Equation(s):
// \ram1|ram~3299_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1890_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1826_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1890_q ),
	.datac(\ram1|ram~1826_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3299_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3299 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneive_lcell_comb \ram1|ram~3300 (
// Equation(s):
// \ram1|ram~3300_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3299_combout  & ((\ram1|ram~2018_q ))) # (!\ram1|ram~3299_combout  & (\ram1|ram~1954_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3299_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1954_q ),
	.datac(\ram1|ram~2018_q ),
	.datad(\ram1|ram~3299_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3300_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3300 .lut_mask = 16'hF588;
defparam \ram1|ram~3300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \ram1|ram~3303 (
// Equation(s):
// \ram1|ram~3303_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~3300_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~3302_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3302_combout ),
	.datad(\ram1|ram~3300_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3303_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3303 .lut_mask = 16'hBA98;
defparam \ram1|ram~3303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \ram1|ram~1938feeder (
// Equation(s):
// \ram1|ram~1938feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1938feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1938feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1938feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \ram1|ram~1938 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1938feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1938 .is_wysiwyg = "true";
defparam \ram1|ram~1938 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N31
dffeas \ram1|ram~1810 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1810 .is_wysiwyg = "true";
defparam \ram1|ram~1810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \ram1|ram~3297 (
// Equation(s):
// \ram1|ram~3297_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1938_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1810_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1938_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1810_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3297_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3297 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \ram1|ram~2002feeder (
// Equation(s):
// \ram1|ram~2002feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2002feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2002feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2002feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \ram1|ram~2002 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2002feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2002 .is_wysiwyg = "true";
defparam \ram1|ram~2002 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \ram1|ram~1874 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1874 .is_wysiwyg = "true";
defparam \ram1|ram~1874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \ram1|ram~3298 (
// Equation(s):
// \ram1|ram~3298_combout  = (\ram1|ram~3297_combout  & ((\ram1|ram~2002_q ) # ((!\cpu|Mux185~1_combout )))) # (!\ram1|ram~3297_combout  & (((\ram1|ram~1874_q  & \cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~3297_combout ),
	.datab(\ram1|ram~2002_q ),
	.datac(\ram1|ram~1874_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3298_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3298 .lut_mask = 16'hD8AA;
defparam \ram1|ram~3298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \ram1|ram~3306 (
// Equation(s):
// \ram1|ram~3306_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3303_combout  & (\ram1|ram~3305_combout )) # (!\ram1|ram~3303_combout  & ((\ram1|ram~3298_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3303_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~3305_combout ),
	.datac(\ram1|ram~3303_combout ),
	.datad(\ram1|ram~3298_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3306_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3306 .lut_mask = 16'hDAD0;
defparam \ram1|ram~3306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \ram1|ram~3307 (
// Equation(s):
// \ram1|ram~3307_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~3296_combout  & ((\ram1|ram~3306_combout ))) # (!\ram1|ram~3296_combout  & (\ram1|ram~3275_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~3296_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3275_combout ),
	.datac(\ram1|ram~3296_combout ),
	.datad(\ram1|ram~3306_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3307_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3307 .lut_mask = 16'hF858;
defparam \ram1|ram~3307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
cycloneive_lcell_comb \ram1|ram~882feeder (
// Equation(s):
// \ram1|ram~882feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~882feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N27
dffeas \ram1|ram~882 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~882 .is_wysiwyg = "true";
defparam \ram1|ram~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N15
dffeas \ram1|ram~1010 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1010 .is_wysiwyg = "true";
defparam \ram1|ram~1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \ram1|ram~946feeder (
// Equation(s):
// \ram1|ram~946feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~946feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~946feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~946feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N11
dffeas \ram1|ram~946 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~946feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~946 .is_wysiwyg = "true";
defparam \ram1|ram~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \ram1|ram~3858 (
// Equation(s):
// \ram1|ram~3858_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3858_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3858 .lut_mask = 16'h00FF;
defparam \ram1|ram~3858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N5
dffeas \ram1|ram~818 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3858_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~818 .is_wysiwyg = "true";
defparam \ram1|ram~818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneive_lcell_comb \ram1|ram~3262 (
// Equation(s):
// \ram1|ram~3262_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~946_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((!\ram1|ram~818_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~946_q ),
	.datab(\ram1|ram~818_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3262_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3262 .lut_mask = 16'hF0A3;
defparam \ram1|ram~3262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
cycloneive_lcell_comb \ram1|ram~3263 (
// Equation(s):
// \ram1|ram~3263_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3262_combout  & ((\ram1|ram~1010_q ))) # (!\ram1|ram~3262_combout  & (\ram1|ram~882_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3262_combout ))))

	.dataa(\ram1|ram~882_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1010_q ),
	.datad(\ram1|ram~3262_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3263_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3263 .lut_mask = 16'hF388;
defparam \ram1|ram~3263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \ram1|ram~3853 (
// Equation(s):
// \ram1|ram~3853_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3853_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3853 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N29
dffeas \ram1|ram~978 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3853_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~978 .is_wysiwyg = "true";
defparam \ram1|ram~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N11
dffeas \ram1|ram~850 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~850 .is_wysiwyg = "true";
defparam \ram1|ram~850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneive_lcell_comb \ram1|ram~914feeder (
// Equation(s):
// \ram1|ram~914feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~914feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~914feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~914feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N21
dffeas \ram1|ram~914 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~914feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~914 .is_wysiwyg = "true";
defparam \ram1|ram~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N5
dffeas \ram1|ram~786 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~786 .is_wysiwyg = "true";
defparam \ram1|ram~786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \ram1|ram~3255 (
// Equation(s):
// \ram1|ram~3255_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~914_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~786_q )))))

	.dataa(\ram1|ram~914_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~786_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3255_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3255 .lut_mask = 16'hEE30;
defparam \ram1|ram~3255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \ram1|ram~3256 (
// Equation(s):
// \ram1|ram~3256_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3255_combout  & (!\ram1|ram~978_q )) # (!\ram1|ram~3255_combout  & ((\ram1|ram~850_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3255_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~978_q ),
	.datac(\ram1|ram~850_q ),
	.datad(\ram1|ram~3255_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3256_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3256 .lut_mask = 16'h77A0;
defparam \ram1|ram~3256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \ram1|ram~3857 (
// Equation(s):
// \ram1|ram~3857_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3857_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3857 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N19
dffeas \ram1|ram~962 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3857_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~962 .is_wysiwyg = "true";
defparam \ram1|ram~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N25
dffeas \ram1|ram~898 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~898 .is_wysiwyg = "true";
defparam \ram1|ram~898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \ram1|ram~3856 (
// Equation(s):
// \ram1|ram~3856_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3856_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3856 .lut_mask = 16'h00FF;
defparam \ram1|ram~3856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N23
dffeas \ram1|ram~770 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3856_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~770 .is_wysiwyg = "true";
defparam \ram1|ram~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N11
dffeas \ram1|ram~834 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~834 .is_wysiwyg = "true";
defparam \ram1|ram~834 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_lcell_comb \ram1|ram~3259 (
// Equation(s):
// \ram1|ram~3259_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~834_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~770_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~770_q ),
	.datac(\ram1|ram~834_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3259_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3259 .lut_mask = 16'hAAB1;
defparam \ram1|ram~3259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \ram1|ram~3260 (
// Equation(s):
// \ram1|ram~3260_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3259_combout  & (!\ram1|ram~962_q )) # (!\ram1|ram~3259_combout  & ((\ram1|ram~898_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3259_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~962_q ),
	.datac(\ram1|ram~898_q ),
	.datad(\ram1|ram~3259_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3260_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3260 .lut_mask = 16'h77A0;
defparam \ram1|ram~3260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \ram1|ram~3854 (
// Equation(s):
// \ram1|ram~3854_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3854_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3854 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \ram1|ram~930 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3854_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~930 .is_wysiwyg = "true";
defparam \ram1|ram~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \ram1|ram~994 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~994 .is_wysiwyg = "true";
defparam \ram1|ram~994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \ram1|ram~3855 (
// Equation(s):
// \ram1|ram~3855_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3855_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3855 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N13
dffeas \ram1|ram~802 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3855_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~802 .is_wysiwyg = "true";
defparam \ram1|ram~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \ram1|ram~866 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~866 .is_wysiwyg = "true";
defparam \ram1|ram~866 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \ram1|ram~3257 (
// Equation(s):
// \ram1|ram~3257_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~866_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~802_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~802_q ),
	.datac(\ram1|ram~866_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3257_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3257 .lut_mask = 16'hAAB1;
defparam \ram1|ram~3257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \ram1|ram~3258 (
// Equation(s):
// \ram1|ram~3258_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3257_combout  & ((\ram1|ram~994_q ))) # (!\ram1|ram~3257_combout  & (!\ram1|ram~930_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3257_combout ))))

	.dataa(\ram1|ram~930_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~994_q ),
	.datad(\ram1|ram~3257_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3258_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3258 .lut_mask = 16'hF344;
defparam \ram1|ram~3258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \ram1|ram~3261 (
// Equation(s):
// \ram1|ram~3261_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~3258_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~3260_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3260_combout ),
	.datad(\ram1|ram~3258_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3261_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3261 .lut_mask = 16'hBA98;
defparam \ram1|ram~3261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \ram1|ram~3264 (
// Equation(s):
// \ram1|ram~3264_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3261_combout  & (\ram1|ram~3263_combout )) # (!\ram1|ram~3261_combout  & ((\ram1|ram~3256_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3261_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~3263_combout ),
	.datac(\ram1|ram~3256_combout ),
	.datad(\ram1|ram~3261_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3264_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3264 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \ram1|ram~3838 (
// Equation(s):
// \ram1|ram~3838_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3838_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3838 .lut_mask = 16'h00FF;
defparam \ram1|ram~3838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N11
dffeas \ram1|ram~498 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3838_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~498 .is_wysiwyg = "true";
defparam \ram1|ram~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \ram1|ram~434 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~434 .is_wysiwyg = "true";
defparam \ram1|ram~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \ram1|ram~3836 (
// Equation(s):
// \ram1|ram~3836_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3836_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3836 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \ram1|ram~370 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3836_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~370 .is_wysiwyg = "true";
defparam \ram1|ram~370 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \ram1|ram~3837 (
// Equation(s):
// \ram1|ram~3837_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3837_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3837 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \ram1|ram~306 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3837_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~306 .is_wysiwyg = "true";
defparam \ram1|ram~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \ram1|ram~3231 (
// Equation(s):
// \ram1|ram~3231_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~370_q )) # (!\cpu|Mux185~1_combout  & ((!\ram1|ram~306_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~370_q ),
	.datac(\ram1|ram~306_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3231_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3231 .lut_mask = 16'hBB05;
defparam \ram1|ram~3231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \ram1|ram~3232 (
// Equation(s):
// \ram1|ram~3232_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3231_combout  & (!\ram1|ram~498_q )) # (!\ram1|ram~3231_combout  & ((\ram1|ram~434_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3231_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~498_q ),
	.datac(\ram1|ram~434_q ),
	.datad(\ram1|ram~3231_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3232_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3232 .lut_mask = 16'h77A0;
defparam \ram1|ram~3232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \ram1|ram~3832 (
// Equation(s):
// \ram1|ram~3832_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3832_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3832 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \ram1|ram~354 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3832_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~354 .is_wysiwyg = "true";
defparam \ram1|ram~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \ram1|ram~482 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~482 .is_wysiwyg = "true";
defparam \ram1|ram~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \ram1|ram~418feeder (
// Equation(s):
// \ram1|ram~418feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~418feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~418feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~418feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \ram1|ram~418 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~418 .is_wysiwyg = "true";
defparam \ram1|ram~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \ram1|ram~290 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~290 .is_wysiwyg = "true";
defparam \ram1|ram~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \ram1|ram~3224 (
// Equation(s):
// \ram1|ram~3224_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~418_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~290_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~418_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~290_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3224_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3224 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \ram1|ram~3225 (
// Equation(s):
// \ram1|ram~3225_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3224_combout  & ((\ram1|ram~482_q ))) # (!\ram1|ram~3224_combout  & (!\ram1|ram~354_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3224_combout ))))

	.dataa(\ram1|ram~354_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~482_q ),
	.datad(\ram1|ram~3224_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3225_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3225 .lut_mask = 16'hF344;
defparam \ram1|ram~3225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \ram1|ram~402feeder (
// Equation(s):
// \ram1|ram~402feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~402feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~402feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~402feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \ram1|ram~402 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~402 .is_wysiwyg = "true";
defparam \ram1|ram~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \ram1|ram~466 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~466 .is_wysiwyg = "true";
defparam \ram1|ram~466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \ram1|ram~3833 (
// Equation(s):
// \ram1|ram~3833_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3833_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3833 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \ram1|ram~274 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3833_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~274 .is_wysiwyg = "true";
defparam \ram1|ram~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \ram1|ram~338 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~338 .is_wysiwyg = "true";
defparam \ram1|ram~338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \ram1|ram~3226 (
// Equation(s):
// \ram1|ram~3226_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~338_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~274_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~274_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~338_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3226_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3226 .lut_mask = 16'hCCD1;
defparam \ram1|ram~3226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \ram1|ram~3227 (
// Equation(s):
// \ram1|ram~3227_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3226_combout  & ((\ram1|ram~466_q ))) # (!\ram1|ram~3226_combout  & (\ram1|ram~402_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3226_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~402_q ),
	.datac(\ram1|ram~466_q ),
	.datad(\ram1|ram~3226_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3227_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3227 .lut_mask = 16'hF588;
defparam \ram1|ram~3227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneive_lcell_comb \ram1|ram~3834 (
// Equation(s):
// \ram1|ram~3834_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3834_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3834 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N5
dffeas \ram1|ram~322 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3834_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~322 .is_wysiwyg = "true";
defparam \ram1|ram~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N15
dffeas \ram1|ram~450 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~450 .is_wysiwyg = "true";
defparam \ram1|ram~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \ram1|ram~3835 (
// Equation(s):
// \ram1|ram~3835_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3835_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3835 .lut_mask = 16'h00FF;
defparam \ram1|ram~3835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N21
dffeas \ram1|ram~386 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3835_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~386 .is_wysiwyg = "true";
defparam \ram1|ram~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N3
dffeas \ram1|ram~258 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~258 .is_wysiwyg = "true";
defparam \ram1|ram~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \ram1|ram~3228 (
// Equation(s):
// \ram1|ram~3228_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~386_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~258_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~386_q ),
	.datac(\ram1|ram~258_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3228_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3228 .lut_mask = 16'hBB50;
defparam \ram1|ram~3228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneive_lcell_comb \ram1|ram~3229 (
// Equation(s):
// \ram1|ram~3229_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3228_combout  & ((\ram1|ram~450_q ))) # (!\ram1|ram~3228_combout  & (!\ram1|ram~322_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3228_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~322_q ),
	.datac(\ram1|ram~450_q ),
	.datad(\ram1|ram~3228_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3229_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3229 .lut_mask = 16'hF522;
defparam \ram1|ram~3229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \ram1|ram~3230 (
// Equation(s):
// \ram1|ram~3230_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~3227_combout )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~3229_combout )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3227_combout ),
	.datad(\ram1|ram~3229_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3230_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3230 .lut_mask = 16'hD9C8;
defparam \ram1|ram~3230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \ram1|ram~3233 (
// Equation(s):
// \ram1|ram~3233_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3230_combout  & (\ram1|ram~3232_combout )) # (!\ram1|ram~3230_combout  & ((\ram1|ram~3225_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3230_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3232_combout ),
	.datac(\ram1|ram~3225_combout ),
	.datad(\ram1|ram~3230_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3233_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3233 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \ram1|ram~3845 (
// Equation(s):
// \ram1|ram~3845_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3845_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3845 .lut_mask = 16'h00FF;
defparam \ram1|ram~3845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \ram1|ram~178 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3845_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~178 .is_wysiwyg = "true";
defparam \ram1|ram~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \ram1|ram~162 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~162 .is_wysiwyg = "true";
defparam \ram1|ram~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneive_lcell_comb \ram1|ram~146feeder (
// Equation(s):
// \ram1|ram~146feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~146feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N21
dffeas \ram1|ram~146 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~146 .is_wysiwyg = "true";
defparam \ram1|ram~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \ram1|ram~130 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~130 .is_wysiwyg = "true";
defparam \ram1|ram~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \ram1|ram~3244 (
// Equation(s):
// \ram1|ram~3244_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~146_q ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~130_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~146_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~130_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3244_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3244 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \ram1|ram~3245 (
// Equation(s):
// \ram1|ram~3245_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3244_combout  & (!\ram1|ram~178_q )) # (!\ram1|ram~3244_combout  & ((\ram1|ram~162_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3244_combout ))))

	.dataa(\ram1|ram~178_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~162_q ),
	.datad(\ram1|ram~3244_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3245_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3245 .lut_mask = 16'h77C0;
defparam \ram1|ram~3245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \ram1|ram~3852 (
// Equation(s):
// \ram1|ram~3852_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3852_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3852 .lut_mask = 16'h00FF;
defparam \ram1|ram~3852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \ram1|ram~242 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3852_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~242 .is_wysiwyg = "true";
defparam \ram1|ram~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \ram1|ram~210 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~210 .is_wysiwyg = "true";
defparam \ram1|ram~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \ram1|ram~194feeder (
// Equation(s):
// \ram1|ram~194feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~194feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \ram1|ram~194 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~194 .is_wysiwyg = "true";
defparam \ram1|ram~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \ram1|ram~3851 (
// Equation(s):
// \ram1|ram~3851_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3851_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3851 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N27
dffeas \ram1|ram~226 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3851_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~226 .is_wysiwyg = "true";
defparam \ram1|ram~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \ram1|ram~3251 (
// Equation(s):
// \ram1|ram~3251_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((!\ram1|ram~226_q ))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~194_q ))))

	.dataa(\ram1|ram~194_q ),
	.datab(\ram1|ram~226_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3251_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3251 .lut_mask = 16'hF30A;
defparam \ram1|ram~3251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \ram1|ram~3252 (
// Equation(s):
// \ram1|ram~3252_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3251_combout  & (!\ram1|ram~242_q )) # (!\ram1|ram~3251_combout  & ((\ram1|ram~210_q ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3251_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~242_q ),
	.datac(\ram1|ram~210_q ),
	.datad(\ram1|ram~3251_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3252_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3252 .lut_mask = 16'h77A0;
defparam \ram1|ram~3252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \ram1|ram~82feeder (
// Equation(s):
// \ram1|ram~82feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~82feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N21
dffeas \ram1|ram~82 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~82 .is_wysiwyg = "true";
defparam \ram1|ram~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \ram1|ram~114 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~114 .is_wysiwyg = "true";
defparam \ram1|ram~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \ram1|ram~3846 (
// Equation(s):
// \ram1|ram~3846_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3846_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3846 .lut_mask = 16'h00FF;
defparam \ram1|ram~3846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \ram1|ram~66 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3846_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~66 .is_wysiwyg = "true";
defparam \ram1|ram~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \ram1|ram~98 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~98 .is_wysiwyg = "true";
defparam \ram1|ram~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \ram1|ram~3246 (
// Equation(s):
// \ram1|ram~3246_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~98_q ))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~66_q ))))

	.dataa(\ram1|ram~66_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~98_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3246_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3246 .lut_mask = 16'hFC11;
defparam \ram1|ram~3246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \ram1|ram~3247 (
// Equation(s):
// \ram1|ram~3247_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3246_combout  & ((\ram1|ram~114_q ))) # (!\ram1|ram~3246_combout  & (\ram1|ram~82_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3246_combout ))))

	.dataa(\ram1|ram~82_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~114_q ),
	.datad(\ram1|ram~3246_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3247_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3247 .lut_mask = 16'hF388;
defparam \ram1|ram~3247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \ram1|ram~3850 (
// Equation(s):
// \ram1|ram~3850_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3850_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3850 .lut_mask = 16'h00FF;
defparam \ram1|ram~3850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \ram1|ram~50 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3850_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~50 .is_wysiwyg = "true";
defparam \ram1|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \ram1|ram~3847 (
// Equation(s):
// \ram1|ram~3847_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3847_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3847 .lut_mask = 16'h00FF;
defparam \ram1|ram~3847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \ram1|ram~34 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3847_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~34 .is_wysiwyg = "true";
defparam \ram1|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \ram1|ram~3849 (
// Equation(s):
// \ram1|ram~3849_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3849_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3849 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \ram1|ram~2 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3849_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2 .is_wysiwyg = "true";
defparam \ram1|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \ram1|ram~3848 (
// Equation(s):
// \ram1|ram~3848_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3848_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3848 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \ram1|ram~18 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3848_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~18 .is_wysiwyg = "true";
defparam \ram1|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \ram1|ram~3248 (
// Equation(s):
// \ram1|ram~3248_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((!\ram1|ram~18_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~2_q ))))

	.dataa(\ram1|ram~2_q ),
	.datab(\ram1|ram~18_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3248_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3248 .lut_mask = 16'hF305;
defparam \ram1|ram~3248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \ram1|ram~3249 (
// Equation(s):
// \ram1|ram~3249_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3248_combout  & (!\ram1|ram~50_q )) # (!\ram1|ram~3248_combout  & ((!\ram1|ram~34_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3248_combout ))))

	.dataa(\ram1|ram~50_q ),
	.datab(\ram1|ram~34_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~3248_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3249_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3249 .lut_mask = 16'h5F30;
defparam \ram1|ram~3249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \ram1|ram~3250 (
// Equation(s):
// \ram1|ram~3250_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3247_combout ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3249_combout  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~3247_combout ),
	.datab(\ram1|ram~3249_combout ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3250_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3250 .lut_mask = 16'hF0AC;
defparam \ram1|ram~3250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \ram1|ram~3253 (
// Equation(s):
// \ram1|ram~3253_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3250_combout  & ((\ram1|ram~3252_combout ))) # (!\ram1|ram~3250_combout  & (\ram1|ram~3245_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3250_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~3245_combout ),
	.datac(\ram1|ram~3252_combout ),
	.datad(\ram1|ram~3250_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3253_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3253 .lut_mask = 16'hF588;
defparam \ram1|ram~3253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneive_lcell_comb \ram1|ram~594feeder (
// Equation(s):
// \ram1|ram~594feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~594feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~594feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~594feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N1
dffeas \ram1|ram~594 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~594feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~594 .is_wysiwyg = "true";
defparam \ram1|ram~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N27
dffeas \ram1|ram~578 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~578 .is_wysiwyg = "true";
defparam \ram1|ram~578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \ram1|ram~3234 (
// Equation(s):
// \ram1|ram~3234_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~594_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~578_q )))))

	.dataa(\ram1|ram~594_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~578_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3234_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3234 .lut_mask = 16'hEE30;
defparam \ram1|ram~3234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \ram1|ram~3839 (
// Equation(s):
// \ram1|ram~3839_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3839_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3839 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N23
dffeas \ram1|ram~626 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3839_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~626 .is_wysiwyg = "true";
defparam \ram1|ram~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \ram1|ram~610 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~610 .is_wysiwyg = "true";
defparam \ram1|ram~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \ram1|ram~3235 (
// Equation(s):
// \ram1|ram~3235_combout  = (\ram1|ram~3234_combout  & (((!\cpu|Mux186~1_combout )) # (!\ram1|ram~626_q ))) # (!\ram1|ram~3234_combout  & (((\ram1|ram~610_q  & \cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~3234_combout ),
	.datab(\ram1|ram~626_q ),
	.datac(\ram1|ram~610_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3235_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3235 .lut_mask = 16'h72AA;
defparam \ram1|ram~3235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N18
cycloneive_lcell_comb \ram1|ram~738feeder (
// Equation(s):
// \ram1|ram~738feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~738feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~738feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~738feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N19
dffeas \ram1|ram~738 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~738 .is_wysiwyg = "true";
defparam \ram1|ram~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N7
dffeas \ram1|ram~754 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~754 .is_wysiwyg = "true";
defparam \ram1|ram~754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N26
cycloneive_lcell_comb \ram1|ram~722feeder (
// Equation(s):
// \ram1|ram~722feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~722feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~722feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~722feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N27
dffeas \ram1|ram~722 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~722 .is_wysiwyg = "true";
defparam \ram1|ram~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N25
dffeas \ram1|ram~706 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~706 .is_wysiwyg = "true";
defparam \ram1|ram~706 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
cycloneive_lcell_comb \ram1|ram~3241 (
// Equation(s):
// \ram1|ram~3241_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~722_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~706_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~722_q ),
	.datac(\ram1|ram~706_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3241_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3241 .lut_mask = 16'hEE50;
defparam \ram1|ram~3241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N6
cycloneive_lcell_comb \ram1|ram~3242 (
// Equation(s):
// \ram1|ram~3242_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3241_combout  & ((\ram1|ram~754_q ))) # (!\ram1|ram~3241_combout  & (\ram1|ram~738_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3241_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~738_q ),
	.datac(\ram1|ram~754_q ),
	.datad(\ram1|ram~3241_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3242_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3242 .lut_mask = 16'hF588;
defparam \ram1|ram~3242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
cycloneive_lcell_comb \ram1|ram~3842 (
// Equation(s):
// \ram1|ram~3842_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3842_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3842 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N31
dffeas \ram1|ram~530 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3842_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~530 .is_wysiwyg = "true";
defparam \ram1|ram~530 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \ram1|ram~562 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~562 .is_wysiwyg = "true";
defparam \ram1|ram~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \ram1|ram~3843 (
// Equation(s):
// \ram1|ram~3843_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3843_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3843 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \ram1|ram~546 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3843_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~546 .is_wysiwyg = "true";
defparam \ram1|ram~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneive_lcell_comb \ram1|ram~3844 (
// Equation(s):
// \ram1|ram~3844_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux201~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3844_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3844 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N9
dffeas \ram1|ram~514 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3844_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~514 .is_wysiwyg = "true";
defparam \ram1|ram~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \ram1|ram~3238 (
// Equation(s):
// \ram1|ram~3238_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )) # (!\ram1|ram~546_q ))) # (!\cpu|Mux186~1_combout  & (((!\ram1|ram~514_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~546_q ),
	.datab(\ram1|ram~514_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3238_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3238 .lut_mask = 16'hF053;
defparam \ram1|ram~3238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \ram1|ram~3239 (
// Equation(s):
// \ram1|ram~3239_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3238_combout  & ((\ram1|ram~562_q ))) # (!\ram1|ram~3238_combout  & (!\ram1|ram~530_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3238_combout ))))

	.dataa(\ram1|ram~530_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~562_q ),
	.datad(\ram1|ram~3238_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3239_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3239 .lut_mask = 16'hF344;
defparam \ram1|ram~3239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \ram1|ram~3841 (
// Equation(s):
// \ram1|ram~3841_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3841_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3841 .lut_mask = 16'h00FF;
defparam \ram1|ram~3841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N15
dffeas \ram1|ram~690 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3841_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~690 .is_wysiwyg = "true";
defparam \ram1|ram~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N21
dffeas \ram1|ram~658 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~658 .is_wysiwyg = "true";
defparam \ram1|ram~658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneive_lcell_comb \ram1|ram~3840 (
// Equation(s):
// \ram1|ram~3840_combout  = !\cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3840_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3840 .lut_mask = 16'h00FF;
defparam \ram1|ram~3840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N9
dffeas \ram1|ram~674 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3840_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~674 .is_wysiwyg = "true";
defparam \ram1|ram~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N19
dffeas \ram1|ram~642 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux201~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~642 .is_wysiwyg = "true";
defparam \ram1|ram~642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneive_lcell_comb \ram1|ram~3236 (
// Equation(s):
// \ram1|ram~3236_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )) # (!\ram1|ram~674_q ))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~642_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~674_q ),
	.datac(\ram1|ram~642_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3236_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3236 .lut_mask = 16'hAA72;
defparam \ram1|ram~3236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneive_lcell_comb \ram1|ram~3237 (
// Equation(s):
// \ram1|ram~3237_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3236_combout  & (!\ram1|ram~690_q )) # (!\ram1|ram~3236_combout  & ((\ram1|ram~658_q ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3236_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~690_q ),
	.datac(\ram1|ram~658_q ),
	.datad(\ram1|ram~3236_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3237_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3237 .lut_mask = 16'h77A0;
defparam \ram1|ram~3237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \ram1|ram~3240 (
// Equation(s):
// \ram1|ram~3240_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~3237_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~3239_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3239_combout ),
	.datad(\ram1|ram~3237_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3240_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3240 .lut_mask = 16'hBA98;
defparam \ram1|ram~3240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \ram1|ram~3243 (
// Equation(s):
// \ram1|ram~3243_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3240_combout  & ((\ram1|ram~3242_combout ))) # (!\ram1|ram~3240_combout  & (\ram1|ram~3235_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3240_combout ))))

	.dataa(\ram1|ram~3235_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3242_combout ),
	.datad(\ram1|ram~3240_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3243_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3243 .lut_mask = 16'hF388;
defparam \ram1|ram~3243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \ram1|ram~3254 (
// Equation(s):
// \ram1|ram~3254_combout  = (\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout ) # ((\ram1|ram~3243_combout )))) # (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & (\ram1|ram~3253_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~3253_combout ),
	.datad(\ram1|ram~3243_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3254_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3254 .lut_mask = 16'hBA98;
defparam \ram1|ram~3254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \ram1|ram~3265 (
// Equation(s):
// \ram1|ram~3265_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~3254_combout  & (\ram1|ram~3264_combout )) # (!\ram1|ram~3254_combout  & ((\ram1|ram~3233_combout ))))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~3254_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3264_combout ),
	.datac(\ram1|ram~3233_combout ),
	.datad(\ram1|ram~3254_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3265_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3265 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \data_in[2]~32 (
// Equation(s):
// \data_in[2]~32_combout  = (\data_in[4]~6_combout  & ((\ram1|ram~3307_combout ) # ((\data_in[4]~40_combout  & \ram1|ram~3265_combout )))) # (!\data_in[4]~6_combout  & (\data_in[4]~40_combout  & ((\ram1|ram~3265_combout ))))

	.dataa(\data_in[4]~6_combout ),
	.datab(\data_in[4]~40_combout ),
	.datac(\ram1|ram~3307_combout ),
	.datad(\ram1|ram~3265_combout ),
	.cin(gnd),
	.combout(\data_in[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[2]~32 .lut_mask = 16'hECA0;
defparam \data_in[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \data_in[2]~33 (
// Equation(s):
// \data_in[2]~33_combout  = (\data_in[2]~31_combout ) # (\data_in[2]~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[2]~31_combout ),
	.datad(\data_in[2]~32_combout ),
	.cin(gnd),
	.combout(\data_in[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[2]~33 .lut_mask = 16'hFFF0;
defparam \data_in[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \cpu|ir[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[2]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[2] .is_wysiwyg = "true";
defparam \cpu|ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \cpu|Add0~2 (
// Equation(s):
// \cpu|Add0~2_combout  = (\cpu|ir [2] & ((\cpu|state [3]) # (\cpu|state [2])))

	.dataa(\cpu|state [3]),
	.datab(gnd),
	.datac(\cpu|state [2]),
	.datad(\cpu|ir [2]),
	.cin(gnd),
	.combout(\cpu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~2 .lut_mask = 16'hFA00;
defparam \cpu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \cpu|pc[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[2]~16_combout ),
	.asdata(\data_in[2]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[2] .is_wysiwyg = "true";
defparam \cpu|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \cpu|Mux185~0 (
// Equation(s):
// \cpu|Mux185~0_combout  = (\cpu|Mux179~0_combout  & (\cpu|pc [2])) # (!\cpu|Mux179~0_combout  & (((\cpu|state [3] & \cpu|regbank[7][2]~q ))))

	.dataa(\cpu|pc [2]),
	.datab(\cpu|state [3]),
	.datac(\cpu|regbank[7][2]~q ),
	.datad(\cpu|Mux179~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux185~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux185~0 .lut_mask = 16'hAAC0;
defparam \cpu|Mux185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \cpu|Mux185~1 (
// Equation(s):
// \cpu|Mux185~1_combout  = (\cpu|Mux185~0_combout ) # ((!\cpu|Mux179~0_combout  & (!\cpu|state [3] & \cpu|Mux157~4_combout )))

	.dataa(\cpu|Mux179~0_combout ),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux185~0_combout ),
	.datad(\cpu|Mux157~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux185~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux185~1 .lut_mask = 16'hF1F0;
defparam \cpu|Mux185~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\cpu|Mux185~1_combout  & (!\cpu|Mux186~1_combout  & (\cpu|Mux181~1_combout  & !\cpu|Mux184~1_combout )))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\cpu|Mux181~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0010;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\cpu|Mux182~1_combout  & (\Equal0~0_combout  & (!\cpu|Mux183~1_combout  & \LessThan1~7_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\cpu|Mux183~1_combout ),
	.datad(\LessThan1~7_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0800;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \data_in[13]~41 (
// Equation(s):
// \data_in[13]~41_combout  = (!\Equal0~1_combout  & (((\cpu|Mux182~1_combout  & \cpu|Mux181~1_combout )) # (!\LessThan1~7_combout )))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\cpu|Mux181~1_combout ),
	.datad(\LessThan1~7_combout ),
	.cin(gnd),
	.combout(\data_in[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[13]~41 .lut_mask = 16'h2033;
defparam \data_in[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneive_lcell_comb \cpu|Mux197~0 (
// Equation(s):
// \cpu|Mux197~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & (\cpu|pc [6])) # (!\cpu|state [1] & ((\cpu|Mux153~4_combout )))))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|pc [6]),
	.datac(\cpu|state [1]),
	.datad(\cpu|Mux153~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux197~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux197~0 .lut_mask = 16'h4540;
defparam \cpu|Mux197~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneive_lcell_comb \cpu|Mux197~1 (
// Equation(s):
// \cpu|Mux197~1_combout  = (\cpu|Mux197~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux169~4_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux197~0_combout ),
	.datac(\cpu|Mux189~0_combout ),
	.datad(\cpu|Mux169~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux197~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux197~1 .lut_mask = 16'hFCCC;
defparam \cpu|Mux197~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \ram1|ram~3741 (
// Equation(s):
// \ram1|ram~3741_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3741_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3741 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \ram1|ram~982 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3741_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~982 .is_wysiwyg = "true";
defparam \ram1|ram~982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \ram1|ram~3738 (
// Equation(s):
// \ram1|ram~3738_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3738_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3738 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \ram1|ram~854 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3738_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~854 .is_wysiwyg = "true";
defparam \ram1|ram~854 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \ram1|ram~3740 (
// Equation(s):
// \ram1|ram~3740_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3740_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3740 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N1
dffeas \ram1|ram~790 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3740_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~790 .is_wysiwyg = "true";
defparam \ram1|ram~790 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneive_lcell_comb \ram1|ram~3739 (
// Equation(s):
// \ram1|ram~3739_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3739_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3739 .lut_mask = 16'h00FF;
defparam \ram1|ram~3739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N1
dffeas \ram1|ram~918 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3739_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~918 .is_wysiwyg = "true";
defparam \ram1|ram~918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \ram1|ram~2751 (
// Equation(s):
// \ram1|ram~2751_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((!\ram1|ram~918_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~790_q ))))

	.dataa(\ram1|ram~790_q ),
	.datab(\ram1|ram~918_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2751_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2751 .lut_mask = 16'hF305;
defparam \ram1|ram~2751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \ram1|ram~2752 (
// Equation(s):
// \ram1|ram~2752_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2751_combout  & (!\ram1|ram~982_q )) # (!\ram1|ram~2751_combout  & ((!\ram1|ram~854_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2751_combout ))))

	.dataa(\ram1|ram~982_q ),
	.datab(\ram1|ram~854_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~2751_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2752_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2752 .lut_mask = 16'h5F30;
defparam \ram1|ram~2752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \ram1|ram~3745 (
// Equation(s):
// \ram1|ram~3745_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3745_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3745 .lut_mask = 16'h00FF;
defparam \ram1|ram~3745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N23
dffeas \ram1|ram~1014 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3745_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1014 .is_wysiwyg = "true";
defparam \ram1|ram~1014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneive_lcell_comb \ram1|ram~3743 (
// Equation(s):
// \ram1|ram~3743_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3743_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3743 .lut_mask = 16'h00FF;
defparam \ram1|ram~3743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N27
dffeas \ram1|ram~886 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3743_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~886 .is_wysiwyg = "true";
defparam \ram1|ram~886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneive_lcell_comb \ram1|ram~950feeder (
// Equation(s):
// \ram1|ram~950feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~950feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~950feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~950feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N31
dffeas \ram1|ram~950 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~950 .is_wysiwyg = "true";
defparam \ram1|ram~950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneive_lcell_comb \ram1|ram~3744 (
// Equation(s):
// \ram1|ram~3744_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3744_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3744 .lut_mask = 16'h00FF;
defparam \ram1|ram~3744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N13
dffeas \ram1|ram~822 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3744_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~822 .is_wysiwyg = "true";
defparam \ram1|ram~822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \ram1|ram~2758 (
// Equation(s):
// \ram1|ram~2758_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~950_q )) # (!\cpu|Mux184~1_combout  & ((!\ram1|ram~822_q )))))

	.dataa(\ram1|ram~950_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~822_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2758_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2758 .lut_mask = 16'hEE03;
defparam \ram1|ram~2758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \ram1|ram~2759 (
// Equation(s):
// \ram1|ram~2759_combout  = (\ram1|ram~2758_combout  & (((!\cpu|Mux185~1_combout )) # (!\ram1|ram~1014_q ))) # (!\ram1|ram~2758_combout  & (((!\ram1|ram~886_q  & \cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1014_q ),
	.datab(\ram1|ram~886_q ),
	.datac(\ram1|ram~2758_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2759_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2759 .lut_mask = 16'h53F0;
defparam \ram1|ram~2759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \ram1|ram~902feeder (
// Equation(s):
// \ram1|ram~902feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~902feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~902feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~902feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N23
dffeas \ram1|ram~902 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~902feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~902 .is_wysiwyg = "true";
defparam \ram1|ram~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N5
dffeas \ram1|ram~966 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~966 .is_wysiwyg = "true";
defparam \ram1|ram~966 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \ram1|ram~838feeder (
// Equation(s):
// \ram1|ram~838feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~838feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~838feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~838feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N1
dffeas \ram1|ram~838 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~838feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~838 .is_wysiwyg = "true";
defparam \ram1|ram~838 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \ram1|ram~774 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~774 .is_wysiwyg = "true";
defparam \ram1|ram~774 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \ram1|ram~2755 (
// Equation(s):
// \ram1|ram~2755_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~838_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~774_q )))))

	.dataa(\ram1|ram~838_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~774_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2755_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2755 .lut_mask = 16'hEE30;
defparam \ram1|ram~2755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \ram1|ram~2756 (
// Equation(s):
// \ram1|ram~2756_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2755_combout  & ((\ram1|ram~966_q ))) # (!\ram1|ram~2755_combout  & (\ram1|ram~902_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2755_combout ))))

	.dataa(\ram1|ram~902_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~966_q ),
	.datad(\ram1|ram~2755_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2756_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2756 .lut_mask = 16'hF388;
defparam \ram1|ram~2756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \ram1|ram~3742 (
// Equation(s):
// \ram1|ram~3742_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3742_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3742 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \ram1|ram~934 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3742_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~934 .is_wysiwyg = "true";
defparam \ram1|ram~934 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \ram1|ram~998 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~998 .is_wysiwyg = "true";
defparam \ram1|ram~998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \ram1|ram~870feeder (
// Equation(s):
// \ram1|ram~870feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~870feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~870feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~870feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \ram1|ram~870 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~870 .is_wysiwyg = "true";
defparam \ram1|ram~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \ram1|ram~806 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~806 .is_wysiwyg = "true";
defparam \ram1|ram~806 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \ram1|ram~2753 (
// Equation(s):
// \ram1|ram~2753_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~870_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~806_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~870_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~806_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2753_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2753 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \ram1|ram~2754 (
// Equation(s):
// \ram1|ram~2754_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2753_combout  & ((\ram1|ram~998_q ))) # (!\ram1|ram~2753_combout  & (!\ram1|ram~934_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2753_combout ))))

	.dataa(\ram1|ram~934_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~998_q ),
	.datad(\ram1|ram~2753_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2754_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2754 .lut_mask = 16'hF344;
defparam \ram1|ram~2754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \ram1|ram~2757 (
// Equation(s):
// \ram1|ram~2757_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~2754_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~2756_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2756_combout ),
	.datad(\ram1|ram~2754_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2757_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2757 .lut_mask = 16'hBA98;
defparam \ram1|ram~2757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \ram1|ram~2760 (
// Equation(s):
// \ram1|ram~2760_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2757_combout  & ((\ram1|ram~2759_combout ))) # (!\ram1|ram~2757_combout  & (\ram1|ram~2752_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2757_combout ))))

	.dataa(\ram1|ram~2752_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2759_combout ),
	.datad(\ram1|ram~2757_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2760_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2760 .lut_mask = 16'hF388;
defparam \ram1|ram~2760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \ram1|ram~3723 (
// Equation(s):
// \ram1|ram~3723_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3723_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3723 .lut_mask = 16'h00FF;
defparam \ram1|ram~3723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \ram1|ram~486 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3723_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~486 .is_wysiwyg = "true";
defparam \ram1|ram~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \ram1|ram~358 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~358 .is_wysiwyg = "true";
defparam \ram1|ram~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneive_lcell_comb \ram1|ram~3722 (
// Equation(s):
// \ram1|ram~3722_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3722_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3722 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N7
dffeas \ram1|ram~422 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3722_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~422 .is_wysiwyg = "true";
defparam \ram1|ram~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \ram1|ram~294 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~294 .is_wysiwyg = "true";
defparam \ram1|ram~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \ram1|ram~2720 (
// Equation(s):
// \ram1|ram~2720_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )) # (!\ram1|ram~422_q ))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~294_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~422_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~294_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2720_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2720 .lut_mask = 16'hCC74;
defparam \ram1|ram~2720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \ram1|ram~2721 (
// Equation(s):
// \ram1|ram~2721_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2720_combout  & (!\ram1|ram~486_q )) # (!\ram1|ram~2720_combout  & ((\ram1|ram~358_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2720_combout ))))

	.dataa(\ram1|ram~486_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~358_q ),
	.datad(\ram1|ram~2720_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2721_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2721 .lut_mask = 16'h77C0;
defparam \ram1|ram~2721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneive_lcell_comb \ram1|ram~326feeder (
// Equation(s):
// \ram1|ram~326feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~326feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~326feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~326feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N19
dffeas \ram1|ram~326 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~326 .is_wysiwyg = "true";
defparam \ram1|ram~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N29
dffeas \ram1|ram~454 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~454 .is_wysiwyg = "true";
defparam \ram1|ram~454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \ram1|ram~390feeder (
// Equation(s):
// \ram1|ram~390feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~390feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~390feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~390feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N15
dffeas \ram1|ram~390 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~390feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~390 .is_wysiwyg = "true";
defparam \ram1|ram~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N19
dffeas \ram1|ram~262 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~262 .is_wysiwyg = "true";
defparam \ram1|ram~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \ram1|ram~2724 (
// Equation(s):
// \ram1|ram~2724_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~390_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~262_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~390_q ),
	.datac(\ram1|ram~262_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2724_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2724 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \ram1|ram~2725 (
// Equation(s):
// \ram1|ram~2725_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2724_combout  & ((\ram1|ram~454_q ))) # (!\ram1|ram~2724_combout  & (\ram1|ram~326_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2724_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~326_q ),
	.datac(\ram1|ram~454_q ),
	.datad(\ram1|ram~2724_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2725_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2725 .lut_mask = 16'hF588;
defparam \ram1|ram~2725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \ram1|ram~3724 (
// Equation(s):
// \ram1|ram~3724_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3724_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3724 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \ram1|ram~406 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3724_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~406 .is_wysiwyg = "true";
defparam \ram1|ram~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \ram1|ram~470 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~470 .is_wysiwyg = "true";
defparam \ram1|ram~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \ram1|ram~3725 (
// Equation(s):
// \ram1|ram~3725_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3725_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3725 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \ram1|ram~342 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3725_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~342 .is_wysiwyg = "true";
defparam \ram1|ram~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \ram1|ram~278 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~278 .is_wysiwyg = "true";
defparam \ram1|ram~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \ram1|ram~2722 (
// Equation(s):
// \ram1|ram~2722_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )) # (!\ram1|ram~342_q ))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~278_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~342_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~278_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2722_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2722 .lut_mask = 16'hCC74;
defparam \ram1|ram~2722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \ram1|ram~2723 (
// Equation(s):
// \ram1|ram~2723_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2722_combout  & ((\ram1|ram~470_q ))) # (!\ram1|ram~2722_combout  & (!\ram1|ram~406_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2722_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~406_q ),
	.datac(\ram1|ram~470_q ),
	.datad(\ram1|ram~2722_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2723_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2723 .lut_mask = 16'hF522;
defparam \ram1|ram~2723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \ram1|ram~2726 (
// Equation(s):
// \ram1|ram~2726_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2723_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (\ram1|ram~2725_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2725_combout ),
	.datad(\ram1|ram~2723_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2726_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2726 .lut_mask = 16'hBA98;
defparam \ram1|ram~2726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \ram1|ram~3726 (
// Equation(s):
// \ram1|ram~3726_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3726_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3726 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \ram1|ram~374 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3726_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~374 .is_wysiwyg = "true";
defparam \ram1|ram~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \ram1|ram~310 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~310 .is_wysiwyg = "true";
defparam \ram1|ram~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \ram1|ram~2727 (
// Equation(s):
// \ram1|ram~2727_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~374_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~310_q )))))

	.dataa(\ram1|ram~374_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~310_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2727_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2727 .lut_mask = 16'hDD30;
defparam \ram1|ram~2727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \ram1|ram~502feeder (
// Equation(s):
// \ram1|ram~502feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~502feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~502feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~502feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N5
dffeas \ram1|ram~502 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~502 .is_wysiwyg = "true";
defparam \ram1|ram~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \ram1|ram~438 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~438 .is_wysiwyg = "true";
defparam \ram1|ram~438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \ram1|ram~2728 (
// Equation(s):
// \ram1|ram~2728_combout  = (\ram1|ram~2727_combout  & ((\ram1|ram~502_q ) # ((!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2727_combout  & (((\ram1|ram~438_q  & \cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~2727_combout ),
	.datab(\ram1|ram~502_q ),
	.datac(\ram1|ram~438_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2728_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2728 .lut_mask = 16'hD8AA;
defparam \ram1|ram~2728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \ram1|ram~2729 (
// Equation(s):
// \ram1|ram~2729_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2726_combout  & ((\ram1|ram~2728_combout ))) # (!\ram1|ram~2726_combout  & (\ram1|ram~2721_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2726_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2721_combout ),
	.datac(\ram1|ram~2726_combout ),
	.datad(\ram1|ram~2728_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2729_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2729 .lut_mask = 16'hF858;
defparam \ram1|ram~2729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N30
cycloneive_lcell_comb \ram1|ram~3733 (
// Equation(s):
// \ram1|ram~3733_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3733_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3733 .lut_mask = 16'h00FF;
defparam \ram1|ram~3733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N31
dffeas \ram1|ram~758 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3733_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~758 .is_wysiwyg = "true";
defparam \ram1|ram~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N13
dffeas \ram1|ram~742 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~742 .is_wysiwyg = "true";
defparam \ram1|ram~742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N2
cycloneive_lcell_comb \ram1|ram~3732 (
// Equation(s):
// \ram1|ram~3732_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3732_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3732 .lut_mask = 16'h00FF;
defparam \ram1|ram~3732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N3
dffeas \ram1|ram~726 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3732_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~726 .is_wysiwyg = "true";
defparam \ram1|ram~726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \ram1|ram~710feeder (
// Equation(s):
// \ram1|ram~710feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~710feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~710feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~710feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N1
dffeas \ram1|ram~710 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~710 .is_wysiwyg = "true";
defparam \ram1|ram~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \ram1|ram~2737 (
// Equation(s):
// \ram1|ram~2737_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~726_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~710_q )))))

	.dataa(\ram1|ram~726_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~710_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2737_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2737 .lut_mask = 16'hDD30;
defparam \ram1|ram~2737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \ram1|ram~2738 (
// Equation(s):
// \ram1|ram~2738_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2737_combout  & (!\ram1|ram~758_q )) # (!\ram1|ram~2737_combout  & ((\ram1|ram~742_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2737_combout ))))

	.dataa(\ram1|ram~758_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~742_q ),
	.datad(\ram1|ram~2737_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2738_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2738 .lut_mask = 16'h77C0;
defparam \ram1|ram~2738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneive_lcell_comb \ram1|ram~3729 (
// Equation(s):
// \ram1|ram~3729_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3729_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3729 .lut_mask = 16'h00FF;
defparam \ram1|ram~3729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N9
dffeas \ram1|ram~694 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3729_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~694 .is_wysiwyg = "true";
defparam \ram1|ram~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N7
dffeas \ram1|ram~662 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~662 .is_wysiwyg = "true";
defparam \ram1|ram~662 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \ram1|ram~678feeder (
// Equation(s):
// \ram1|ram~678feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~678feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~678feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~678feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \ram1|ram~678 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~678 .is_wysiwyg = "true";
defparam \ram1|ram~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N1
dffeas \ram1|ram~646 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~646 .is_wysiwyg = "true";
defparam \ram1|ram~646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cycloneive_lcell_comb \ram1|ram~2732 (
// Equation(s):
// \ram1|ram~2732_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~678_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~646_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~678_q ),
	.datac(\ram1|ram~646_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2732_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2732 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cycloneive_lcell_comb \ram1|ram~2733 (
// Equation(s):
// \ram1|ram~2733_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2732_combout  & (!\ram1|ram~694_q )) # (!\ram1|ram~2732_combout  & ((\ram1|ram~662_q ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2732_combout ))))

	.dataa(\ram1|ram~694_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~662_q ),
	.datad(\ram1|ram~2732_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2733_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2733 .lut_mask = 16'h77C0;
defparam \ram1|ram~2733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \ram1|ram~3730 (
// Equation(s):
// \ram1|ram~3730_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3730_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3730 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \ram1|ram~534 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3730_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~534 .is_wysiwyg = "true";
defparam \ram1|ram~534 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \ram1|ram~566 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~566 .is_wysiwyg = "true";
defparam \ram1|ram~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \ram1|ram~3731 (
// Equation(s):
// \ram1|ram~3731_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3731_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3731 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \ram1|ram~518 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3731_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~518 .is_wysiwyg = "true";
defparam \ram1|ram~518 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N27
dffeas \ram1|ram~550 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~550 .is_wysiwyg = "true";
defparam \ram1|ram~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \ram1|ram~2734 (
// Equation(s):
// \ram1|ram~2734_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~550_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~518_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~518_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~550_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2734_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2734 .lut_mask = 16'hCCD1;
defparam \ram1|ram~2734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \ram1|ram~2735 (
// Equation(s):
// \ram1|ram~2735_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2734_combout  & ((\ram1|ram~566_q ))) # (!\ram1|ram~2734_combout  & (!\ram1|ram~534_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2734_combout ))))

	.dataa(\ram1|ram~534_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~566_q ),
	.datad(\ram1|ram~2734_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2735_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2735 .lut_mask = 16'hF344;
defparam \ram1|ram~2735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \ram1|ram~2736 (
// Equation(s):
// \ram1|ram~2736_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2733_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & ((\ram1|ram~2735_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2733_combout ),
	.datad(\ram1|ram~2735_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2736_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2736 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \ram1|ram~3728 (
// Equation(s):
// \ram1|ram~3728_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3728_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3728 .lut_mask = 16'h00FF;
defparam \ram1|ram~3728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \ram1|ram~630 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3728_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~630 .is_wysiwyg = "true";
defparam \ram1|ram~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \ram1|ram~614 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~614 .is_wysiwyg = "true";
defparam \ram1|ram~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \ram1|ram~3727 (
// Equation(s):
// \ram1|ram~3727_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3727_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3727 .lut_mask = 16'h00FF;
defparam \ram1|ram~3727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N19
dffeas \ram1|ram~598 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3727_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~598 .is_wysiwyg = "true";
defparam \ram1|ram~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N19
dffeas \ram1|ram~582 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~582 .is_wysiwyg = "true";
defparam \ram1|ram~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \ram1|ram~2730 (
// Equation(s):
// \ram1|ram~2730_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~598_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~582_q )))))

	.dataa(\ram1|ram~598_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~582_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2730_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2730 .lut_mask = 16'hDD30;
defparam \ram1|ram~2730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \ram1|ram~2731 (
// Equation(s):
// \ram1|ram~2731_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2730_combout  & (!\ram1|ram~630_q )) # (!\ram1|ram~2730_combout  & ((\ram1|ram~614_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2730_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~630_q ),
	.datac(\ram1|ram~614_q ),
	.datad(\ram1|ram~2730_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2731_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2731 .lut_mask = 16'h77A0;
defparam \ram1|ram~2731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \ram1|ram~2739 (
// Equation(s):
// \ram1|ram~2739_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2736_combout  & (\ram1|ram~2738_combout )) # (!\ram1|ram~2736_combout  & ((\ram1|ram~2731_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2736_combout ))))

	.dataa(\ram1|ram~2738_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2736_combout ),
	.datad(\ram1|ram~2731_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2739_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2739 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \ram1|ram~86feeder (
// Equation(s):
// \ram1|ram~86feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~86feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N9
dffeas \ram1|ram~86 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~86 .is_wysiwyg = "true";
defparam \ram1|ram~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \ram1|ram~118 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~118 .is_wysiwyg = "true";
defparam \ram1|ram~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneive_lcell_comb \ram1|ram~102feeder (
// Equation(s):
// \ram1|ram~102feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~102feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N27
dffeas \ram1|ram~102 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~102 .is_wysiwyg = "true";
defparam \ram1|ram~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \ram1|ram~70 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~70 .is_wysiwyg = "true";
defparam \ram1|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \ram1|ram~2742 (
// Equation(s):
// \ram1|ram~2742_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~102_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~70_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~102_q ),
	.datac(\ram1|ram~70_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2742_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2742 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \ram1|ram~2743 (
// Equation(s):
// \ram1|ram~2743_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2742_combout  & ((\ram1|ram~118_q ))) # (!\ram1|ram~2742_combout  & (\ram1|ram~86_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2742_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~86_q ),
	.datac(\ram1|ram~118_q ),
	.datad(\ram1|ram~2742_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2743_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2743 .lut_mask = 16'hF588;
defparam \ram1|ram~2743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \ram1|ram~3737 (
// Equation(s):
// \ram1|ram~3737_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3737_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3737 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \ram1|ram~54 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3737_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~54 .is_wysiwyg = "true";
defparam \ram1|ram~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \ram1|ram~38 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~38 .is_wysiwyg = "true";
defparam \ram1|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \ram1|ram~3736 (
// Equation(s):
// \ram1|ram~3736_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3736_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3736 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \ram1|ram~22 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3736_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~22 .is_wysiwyg = "true";
defparam \ram1|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \ram1|ram~6 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~6 .is_wysiwyg = "true";
defparam \ram1|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \ram1|ram~2744 (
// Equation(s):
// \ram1|ram~2744_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )) # (!\ram1|ram~22_q ))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~6_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~22_q ),
	.datac(\ram1|ram~6_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2744_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2744 .lut_mask = 16'hAA72;
defparam \ram1|ram~2744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \ram1|ram~2745 (
// Equation(s):
// \ram1|ram~2745_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2744_combout  & (!\ram1|ram~54_q )) # (!\ram1|ram~2744_combout  & ((\ram1|ram~38_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2744_combout ))))

	.dataa(\ram1|ram~54_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~38_q ),
	.datad(\ram1|ram~2744_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2745_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2745 .lut_mask = 16'h77C0;
defparam \ram1|ram~2745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \ram1|ram~2746 (
// Equation(s):
// \ram1|ram~2746_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~2743_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & ((\ram1|ram~2745_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2743_combout ),
	.datad(\ram1|ram~2745_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2746_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2746 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \ram1|ram~3735 (
// Equation(s):
// \ram1|ram~3735_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3735_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3735 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \ram1|ram~182 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3735_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~182 .is_wysiwyg = "true";
defparam \ram1|ram~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \ram1|ram~166 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~166 .is_wysiwyg = "true";
defparam \ram1|ram~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \ram1|ram~3734 (
// Equation(s):
// \ram1|ram~3734_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3734_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3734 .lut_mask = 16'h00FF;
defparam \ram1|ram~3734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N13
dffeas \ram1|ram~150 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3734_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~150 .is_wysiwyg = "true";
defparam \ram1|ram~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \ram1|ram~134 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~134 .is_wysiwyg = "true";
defparam \ram1|ram~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \ram1|ram~2740 (
// Equation(s):
// \ram1|ram~2740_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~150_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~134_q )))))

	.dataa(\ram1|ram~150_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~134_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2740_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2740 .lut_mask = 16'hDD30;
defparam \ram1|ram~2740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \ram1|ram~2741 (
// Equation(s):
// \ram1|ram~2741_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2740_combout  & (!\ram1|ram~182_q )) # (!\ram1|ram~2740_combout  & ((\ram1|ram~166_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2740_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~182_q ),
	.datac(\ram1|ram~166_q ),
	.datad(\ram1|ram~2740_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2741_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2741 .lut_mask = 16'h77A0;
defparam \ram1|ram~2741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N14
cycloneive_lcell_comb \ram1|ram~230feeder (
// Equation(s):
// \ram1|ram~230feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~230feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~230feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~230feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N15
dffeas \ram1|ram~230 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~230 .is_wysiwyg = "true";
defparam \ram1|ram~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N31
dffeas \ram1|ram~198 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~198 .is_wysiwyg = "true";
defparam \ram1|ram~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \ram1|ram~2747 (
// Equation(s):
// \ram1|ram~2747_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~230_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~198_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~230_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~198_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2747_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2747 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \ram1|ram~246 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~246 .is_wysiwyg = "true";
defparam \ram1|ram~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \ram1|ram~214feeder (
// Equation(s):
// \ram1|ram~214feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~214feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \ram1|ram~214 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~214 .is_wysiwyg = "true";
defparam \ram1|ram~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \ram1|ram~2748 (
// Equation(s):
// \ram1|ram~2748_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2747_combout  & (\ram1|ram~246_q )) # (!\ram1|ram~2747_combout  & ((\ram1|ram~214_q ))))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2747_combout ))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2747_combout ),
	.datac(\ram1|ram~246_q ),
	.datad(\ram1|ram~214_q ),
	.cin(gnd),
	.combout(\ram1|ram~2748_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2748 .lut_mask = 16'hE6C4;
defparam \ram1|ram~2748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \ram1|ram~2749 (
// Equation(s):
// \ram1|ram~2749_combout  = (\ram1|ram~2746_combout  & (((\ram1|ram~2748_combout )) # (!\cpu|Mux184~1_combout ))) # (!\ram1|ram~2746_combout  & (\cpu|Mux184~1_combout  & (\ram1|ram~2741_combout )))

	.dataa(\ram1|ram~2746_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2741_combout ),
	.datad(\ram1|ram~2748_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2749_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2749 .lut_mask = 16'hEA62;
defparam \ram1|ram~2749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \ram1|ram~2750 (
// Equation(s):
// \ram1|ram~2750_combout  = (\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout ) # ((\ram1|ram~2739_combout )))) # (!\cpu|Mux182~1_combout  & (!\cpu|Mux183~1_combout  & ((\ram1|ram~2749_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2739_combout ),
	.datad(\ram1|ram~2749_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2750_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2750 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \ram1|ram~2761 (
// Equation(s):
// \ram1|ram~2761_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2750_combout  & (\ram1|ram~2760_combout )) # (!\ram1|ram~2750_combout  & ((\ram1|ram~2729_combout ))))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2750_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2760_combout ),
	.datac(\ram1|ram~2729_combout ),
	.datad(\ram1|ram~2750_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2761_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2761 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \ram1|ram~1750feeder (
// Equation(s):
// \ram1|ram~1750feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1750feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1750feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1750feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \ram1|ram~1750 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1750 .is_wysiwyg = "true";
defparam \ram1|ram~1750 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \ram1|ram~1734 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1734 .is_wysiwyg = "true";
defparam \ram1|ram~1734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \ram1|ram~2769 (
// Equation(s):
// \ram1|ram~2769_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1750_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1734_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1750_q ),
	.datac(\ram1|ram~1734_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2769_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2769 .lut_mask = 16'hEE50;
defparam \ram1|ram~2769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \ram1|ram~1766 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1766 .is_wysiwyg = "true";
defparam \ram1|ram~1766 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \ram1|ram~1782feeder (
// Equation(s):
// \ram1|ram~1782feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1782feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1782feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1782feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \ram1|ram~1782 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1782feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1782 .is_wysiwyg = "true";
defparam \ram1|ram~1782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \ram1|ram~2770 (
// Equation(s):
// \ram1|ram~2770_combout  = (\ram1|ram~2769_combout  & (((\ram1|ram~1782_q )) # (!\cpu|Mux186~1_combout ))) # (!\ram1|ram~2769_combout  & (\cpu|Mux186~1_combout  & (\ram1|ram~1766_q )))

	.dataa(\ram1|ram~2769_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1766_q ),
	.datad(\ram1|ram~1782_q ),
	.cin(gnd),
	.combout(\ram1|ram~2770_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2770 .lut_mask = 16'hEA62;
defparam \ram1|ram~2770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \ram1|ram~1654feeder (
// Equation(s):
// \ram1|ram~1654feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1654feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1654feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1654feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \ram1|ram~1654 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1654 .is_wysiwyg = "true";
defparam \ram1|ram~1654 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \ram1|ram~1638 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1638 .is_wysiwyg = "true";
defparam \ram1|ram~1638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \ram1|ram~1622feeder (
// Equation(s):
// \ram1|ram~1622feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1622feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1622feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1622feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \ram1|ram~1622 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1622 .is_wysiwyg = "true";
defparam \ram1|ram~1622 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \ram1|ram~1606 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1606 .is_wysiwyg = "true";
defparam \ram1|ram~1606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \ram1|ram~2762 (
// Equation(s):
// \ram1|ram~2762_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1622_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1606_q )))))

	.dataa(\ram1|ram~1622_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1606_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2762_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2762 .lut_mask = 16'hEE30;
defparam \ram1|ram~2762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \ram1|ram~2763 (
// Equation(s):
// \ram1|ram~2763_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2762_combout  & (\ram1|ram~1654_q )) # (!\ram1|ram~2762_combout  & ((\ram1|ram~1638_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2762_combout ))))

	.dataa(\ram1|ram~1654_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1638_q ),
	.datad(\ram1|ram~2762_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2763_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2763 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \ram1|ram~1702feeder (
// Equation(s):
// \ram1|ram~1702feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1702feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1702feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1702feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \ram1|ram~1702 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1702 .is_wysiwyg = "true";
defparam \ram1|ram~1702 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N11
dffeas \ram1|ram~1670 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1670 .is_wysiwyg = "true";
defparam \ram1|ram~1670 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \ram1|ram~2764 (
// Equation(s):
// \ram1|ram~2764_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1702_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1670_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1702_q ),
	.datac(\ram1|ram~1670_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2764_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2764 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \ram1|ram~1686feeder (
// Equation(s):
// \ram1|ram~1686feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1686feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1686feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1686feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \ram1|ram~1686 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1686 .is_wysiwyg = "true";
defparam \ram1|ram~1686 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N9
dffeas \ram1|ram~1718 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1718 .is_wysiwyg = "true";
defparam \ram1|ram~1718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneive_lcell_comb \ram1|ram~2765 (
// Equation(s):
// \ram1|ram~2765_combout  = (\ram1|ram~2764_combout  & (((\ram1|ram~1718_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2764_combout  & (\ram1|ram~1686_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~2764_combout ),
	.datab(\ram1|ram~1686_q ),
	.datac(\ram1|ram~1718_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2765_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2765 .lut_mask = 16'hE4AA;
defparam \ram1|ram~2765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \ram1|ram~1558feeder (
// Equation(s):
// \ram1|ram~1558feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1558feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1558feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1558feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \ram1|ram~1558 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1558 .is_wysiwyg = "true";
defparam \ram1|ram~1558 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \ram1|ram~1590 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1590 .is_wysiwyg = "true";
defparam \ram1|ram~1590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneive_lcell_comb \ram1|ram~1574feeder (
// Equation(s):
// \ram1|ram~1574feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1574feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1574feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1574feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N21
dffeas \ram1|ram~1574 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1574feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1574 .is_wysiwyg = "true";
defparam \ram1|ram~1574 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \ram1|ram~1542 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1542 .is_wysiwyg = "true";
defparam \ram1|ram~1542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \ram1|ram~2766 (
// Equation(s):
// \ram1|ram~2766_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1574_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1542_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1574_q ),
	.datac(\ram1|ram~1542_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2766_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2766 .lut_mask = 16'hEE50;
defparam \ram1|ram~2766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \ram1|ram~2767 (
// Equation(s):
// \ram1|ram~2767_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2766_combout  & ((\ram1|ram~1590_q ))) # (!\ram1|ram~2766_combout  & (\ram1|ram~1558_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2766_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1558_q ),
	.datac(\ram1|ram~1590_q ),
	.datad(\ram1|ram~2766_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2767_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2767 .lut_mask = 16'hF588;
defparam \ram1|ram~2767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneive_lcell_comb \ram1|ram~2768 (
// Equation(s):
// \ram1|ram~2768_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2765_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & ((\ram1|ram~2767_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2765_combout ),
	.datad(\ram1|ram~2767_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2768_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2768 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \ram1|ram~2771 (
// Equation(s):
// \ram1|ram~2771_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2768_combout  & (\ram1|ram~2770_combout )) # (!\ram1|ram~2768_combout  & ((\ram1|ram~2763_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2768_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2770_combout ),
	.datac(\ram1|ram~2763_combout ),
	.datad(\ram1|ram~2768_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2771_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2771 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \ram1|ram~1462feeder (
// Equation(s):
// \ram1|ram~1462feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1462feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1462feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1462feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \ram1|ram~1462 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1462feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1462 .is_wysiwyg = "true";
defparam \ram1|ram~1462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \ram1|ram~1398feeder (
// Equation(s):
// \ram1|ram~1398feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1398feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1398feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1398feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \ram1|ram~1398 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1398 .is_wysiwyg = "true";
defparam \ram1|ram~1398 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \ram1|ram~1334 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1334 .is_wysiwyg = "true";
defparam \ram1|ram~1334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \ram1|ram~2779 (
// Equation(s):
// \ram1|ram~2779_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1398_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1334_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1398_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1334_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2779_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2779 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \ram1|ram~1526 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1526 .is_wysiwyg = "true";
defparam \ram1|ram~1526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \ram1|ram~2780 (
// Equation(s):
// \ram1|ram~2780_combout  = (\ram1|ram~2779_combout  & (((\ram1|ram~1526_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2779_combout  & (\ram1|ram~1462_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1462_q ),
	.datab(\ram1|ram~2779_combout ),
	.datac(\ram1|ram~1526_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2780_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2780 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \ram1|ram~1446feeder (
// Equation(s):
// \ram1|ram~1446feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1446feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1446feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1446feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \ram1|ram~1446 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1446 .is_wysiwyg = "true";
defparam \ram1|ram~1446 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \ram1|ram~1318 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1318 .is_wysiwyg = "true";
defparam \ram1|ram~1318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \ram1|ram~2772 (
// Equation(s):
// \ram1|ram~2772_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1446_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1318_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1446_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1318_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2772_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2772 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \ram1|ram~1382feeder (
// Equation(s):
// \ram1|ram~1382feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1382feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1382feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1382feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \ram1|ram~1382 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1382 .is_wysiwyg = "true";
defparam \ram1|ram~1382 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \ram1|ram~1510 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1510 .is_wysiwyg = "true";
defparam \ram1|ram~1510 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \ram1|ram~2773 (
// Equation(s):
// \ram1|ram~2773_combout  = (\ram1|ram~2772_combout  & (((\ram1|ram~1510_q ) # (!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2772_combout  & (\ram1|ram~1382_q  & ((\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~2772_combout ),
	.datab(\ram1|ram~1382_q ),
	.datac(\ram1|ram~1510_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2773_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2773 .lut_mask = 16'hE4AA;
defparam \ram1|ram~2773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \ram1|ram~1350feeder (
// Equation(s):
// \ram1|ram~1350feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1350feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1350feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1350feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \ram1|ram~1350 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1350 .is_wysiwyg = "true";
defparam \ram1|ram~1350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneive_lcell_comb \ram1|ram~1414feeder (
// Equation(s):
// \ram1|ram~1414feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1414feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1414feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1414feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \ram1|ram~1414 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1414 .is_wysiwyg = "true";
defparam \ram1|ram~1414 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \ram1|ram~1286 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1286 .is_wysiwyg = "true";
defparam \ram1|ram~1286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \ram1|ram~2776 (
// Equation(s):
// \ram1|ram~2776_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1414_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1286_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1414_q ),
	.datac(\ram1|ram~1286_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2776_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2776 .lut_mask = 16'hEE50;
defparam \ram1|ram~2776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \ram1|ram~1478 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1478 .is_wysiwyg = "true";
defparam \ram1|ram~1478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \ram1|ram~2777 (
// Equation(s):
// \ram1|ram~2777_combout  = (\ram1|ram~2776_combout  & (((\ram1|ram~1478_q ) # (!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2776_combout  & (\ram1|ram~1350_q  & ((\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1350_q ),
	.datab(\ram1|ram~2776_combout ),
	.datac(\ram1|ram~1478_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2777_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2777 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \ram1|ram~1430feeder (
// Equation(s):
// \ram1|ram~1430feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1430feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1430feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1430feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N7
dffeas \ram1|ram~1430 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1430feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1430 .is_wysiwyg = "true";
defparam \ram1|ram~1430 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N5
dffeas \ram1|ram~1494 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1494 .is_wysiwyg = "true";
defparam \ram1|ram~1494 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \ram1|ram~1302 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1302 .is_wysiwyg = "true";
defparam \ram1|ram~1302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \ram1|ram~1366feeder (
// Equation(s):
// \ram1|ram~1366feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1366feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \ram1|ram~1366 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1366 .is_wysiwyg = "true";
defparam \ram1|ram~1366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \ram1|ram~2774 (
// Equation(s):
// \ram1|ram~2774_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~1366_q )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & (\ram1|ram~1302_q )))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1302_q ),
	.datad(\ram1|ram~1366_q ),
	.cin(gnd),
	.combout(\ram1|ram~2774_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2774 .lut_mask = 16'hBA98;
defparam \ram1|ram~2774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \ram1|ram~2775 (
// Equation(s):
// \ram1|ram~2775_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2774_combout  & ((\ram1|ram~1494_q ))) # (!\ram1|ram~2774_combout  & (\ram1|ram~1430_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2774_combout ))))

	.dataa(\ram1|ram~1430_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1494_q ),
	.datad(\ram1|ram~2774_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2775_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2775 .lut_mask = 16'hF388;
defparam \ram1|ram~2775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \ram1|ram~2778 (
// Equation(s):
// \ram1|ram~2778_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2775_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & (\ram1|ram~2777_combout )))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2777_combout ),
	.datad(\ram1|ram~2775_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2778_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2778 .lut_mask = 16'hBA98;
defparam \ram1|ram~2778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \ram1|ram~2781 (
// Equation(s):
// \ram1|ram~2781_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2778_combout  & (\ram1|ram~2780_combout )) # (!\ram1|ram~2778_combout  & ((\ram1|ram~2773_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2778_combout ))))

	.dataa(\ram1|ram~2780_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2773_combout ),
	.datad(\ram1|ram~2778_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2781_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2781 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_lcell_comb \ram1|ram~1238feeder (
// Equation(s):
// \ram1|ram~1238feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1238feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N15
dffeas \ram1|ram~1238 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1238 .is_wysiwyg = "true";
defparam \ram1|ram~1238 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \ram1|ram~1270 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1270 .is_wysiwyg = "true";
defparam \ram1|ram~1270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \ram1|ram~1254feeder (
// Equation(s):
// \ram1|ram~1254feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1254feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \ram1|ram~1254 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1254 .is_wysiwyg = "true";
defparam \ram1|ram~1254 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \ram1|ram~1222 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1222 .is_wysiwyg = "true";
defparam \ram1|ram~1222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \ram1|ram~2789 (
// Equation(s):
// \ram1|ram~2789_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1254_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1222_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1254_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1222_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2789_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2789 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \ram1|ram~2790 (
// Equation(s):
// \ram1|ram~2790_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2789_combout  & ((\ram1|ram~1270_q ))) # (!\ram1|ram~2789_combout  & (\ram1|ram~1238_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2789_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1238_q ),
	.datac(\ram1|ram~1270_q ),
	.datad(\ram1|ram~2789_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2790_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2790 .lut_mask = 16'hF588;
defparam \ram1|ram~2790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \ram1|ram~3748 (
// Equation(s):
// \ram1|ram~3748_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3748_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3748 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \ram1|ram~1094 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3748_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1094_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1094 .is_wysiwyg = "true";
defparam \ram1|ram~1094 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \ram1|ram~3747 (
// Equation(s):
// \ram1|ram~3747_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3747_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3747 .lut_mask = 16'h00FF;
defparam \ram1|ram~3747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \ram1|ram~1126 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3747_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1126 .is_wysiwyg = "true";
defparam \ram1|ram~1126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \ram1|ram~2784 (
// Equation(s):
// \ram1|ram~2784_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout ) # (!\ram1|ram~1126_q )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~1094_q  & (!\cpu|Mux187~1_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1094_q ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\ram1|ram~1126_q ),
	.cin(gnd),
	.combout(\ram1|ram~2784_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2784 .lut_mask = 16'hA1AB;
defparam \ram1|ram~2784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \ram1|ram~3746 (
// Equation(s):
// \ram1|ram~3746_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3746_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3746 .lut_mask = 16'h00FF;
defparam \ram1|ram~3746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \ram1|ram~1110 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3746_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1110 .is_wysiwyg = "true";
defparam \ram1|ram~1110 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \ram1|ram~1142 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1142 .is_wysiwyg = "true";
defparam \ram1|ram~1142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \ram1|ram~2785 (
// Equation(s):
// \ram1|ram~2785_combout  = (\ram1|ram~2784_combout  & (((\ram1|ram~1142_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2784_combout  & (!\ram1|ram~1110_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~2784_combout ),
	.datab(\ram1|ram~1110_q ),
	.datac(\ram1|ram~1142_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2785_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2785 .lut_mask = 16'hB1AA;
defparam \ram1|ram~2785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \ram1|ram~3749 (
// Equation(s):
// \ram1|ram~3749_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3749_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3749 .lut_mask = 16'h00FF;
defparam \ram1|ram~3749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \ram1|ram~1062 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3749_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1062 .is_wysiwyg = "true";
defparam \ram1|ram~1062 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \ram1|ram~1078 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1078 .is_wysiwyg = "true";
defparam \ram1|ram~1078 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneive_lcell_comb \ram1|ram~3750 (
// Equation(s):
// \ram1|ram~3750_combout  = !\cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3750_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3750 .lut_mask = 16'h00FF;
defparam \ram1|ram~3750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \ram1|ram~1046 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3750_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1046 .is_wysiwyg = "true";
defparam \ram1|ram~1046 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \ram1|ram~1030 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1030 .is_wysiwyg = "true";
defparam \ram1|ram~1030 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \ram1|ram~2786 (
// Equation(s):
// \ram1|ram~2786_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~1046_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1030_q )))))

	.dataa(\ram1|ram~1046_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1030_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2786_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2786 .lut_mask = 16'hDD30;
defparam \ram1|ram~2786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \ram1|ram~2787 (
// Equation(s):
// \ram1|ram~2787_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2786_combout  & ((\ram1|ram~1078_q ))) # (!\ram1|ram~2786_combout  & (!\ram1|ram~1062_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2786_combout ))))

	.dataa(\ram1|ram~1062_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1078_q ),
	.datad(\ram1|ram~2786_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2787_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2787 .lut_mask = 16'hF344;
defparam \ram1|ram~2787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \ram1|ram~2788 (
// Equation(s):
// \ram1|ram~2788_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~2785_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & ((\ram1|ram~2787_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2785_combout ),
	.datad(\ram1|ram~2787_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2788_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2788 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneive_lcell_comb \ram1|ram~1206feeder (
// Equation(s):
// \ram1|ram~1206feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1206feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \ram1|ram~1206 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1206 .is_wysiwyg = "true";
defparam \ram1|ram~1206 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N1
dffeas \ram1|ram~1190 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1190 .is_wysiwyg = "true";
defparam \ram1|ram~1190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \ram1|ram~1174feeder (
// Equation(s):
// \ram1|ram~1174feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1174feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1174feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1174feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \ram1|ram~1174 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1174 .is_wysiwyg = "true";
defparam \ram1|ram~1174 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \ram1|ram~1158 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1158 .is_wysiwyg = "true";
defparam \ram1|ram~1158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \ram1|ram~2782 (
// Equation(s):
// \ram1|ram~2782_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1174_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1158_q )))))

	.dataa(\ram1|ram~1174_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1158_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2782_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2782 .lut_mask = 16'hEE30;
defparam \ram1|ram~2782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneive_lcell_comb \ram1|ram~2783 (
// Equation(s):
// \ram1|ram~2783_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2782_combout  & (\ram1|ram~1206_q )) # (!\ram1|ram~2782_combout  & ((\ram1|ram~1190_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2782_combout ))))

	.dataa(\ram1|ram~1206_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1190_q ),
	.datad(\ram1|ram~2782_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2783_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2783 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \ram1|ram~2791 (
// Equation(s):
// \ram1|ram~2791_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2788_combout  & (\ram1|ram~2790_combout )) # (!\ram1|ram~2788_combout  & ((\ram1|ram~2783_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2788_combout ))))

	.dataa(\ram1|ram~2790_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2788_combout ),
	.datad(\ram1|ram~2783_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2791_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2791 .lut_mask = 16'hBCB0;
defparam \ram1|ram~2791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \ram1|ram~2792 (
// Equation(s):
// \ram1|ram~2792_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout )) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & (\ram1|ram~2781_combout )) # (!\cpu|Mux183~1_combout  & ((\ram1|ram~2791_combout )))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2781_combout ),
	.datad(\ram1|ram~2791_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2792_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2792 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneive_lcell_comb \ram1|ram~2038feeder (
// Equation(s):
// \ram1|ram~2038feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2038feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2038feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2038feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N9
dffeas \ram1|ram~2038 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2038feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2038 .is_wysiwyg = "true";
defparam \ram1|ram~2038 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \ram1|ram~1910 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1910 .is_wysiwyg = "true";
defparam \ram1|ram~1910 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \ram1|ram~1974feeder (
// Equation(s):
// \ram1|ram~1974feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux197~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1974feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1974feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1974feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \ram1|ram~1974 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1974feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1974 .is_wysiwyg = "true";
defparam \ram1|ram~1974 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \ram1|ram~1846 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1846 .is_wysiwyg = "true";
defparam \ram1|ram~1846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \ram1|ram~2800 (
// Equation(s):
// \ram1|ram~2800_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1974_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1846_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1974_q ),
	.datac(\ram1|ram~1846_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2800_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2800 .lut_mask = 16'hEE50;
defparam \ram1|ram~2800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \ram1|ram~2801 (
// Equation(s):
// \ram1|ram~2801_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2800_combout  & (\ram1|ram~2038_q )) # (!\ram1|ram~2800_combout  & ((\ram1|ram~1910_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2800_combout ))))

	.dataa(\ram1|ram~2038_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1910_q ),
	.datad(\ram1|ram~2800_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2801_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2801 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \ram1|ram~2006feeder (
// Equation(s):
// \ram1|ram~2006feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2006feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2006feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2006feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \ram1|ram~2006 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2006feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2006 .is_wysiwyg = "true";
defparam \ram1|ram~2006 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \ram1|ram~1814 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1814 .is_wysiwyg = "true";
defparam \ram1|ram~1814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \ram1|ram~1942feeder (
// Equation(s):
// \ram1|ram~1942feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1942feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1942feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1942feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \ram1|ram~1942 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1942feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1942 .is_wysiwyg = "true";
defparam \ram1|ram~1942 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \ram1|ram~2793 (
// Equation(s):
// \ram1|ram~2793_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~1942_q )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~1814_q )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1814_q ),
	.datad(\ram1|ram~1942_q ),
	.cin(gnd),
	.combout(\ram1|ram~2793_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2793 .lut_mask = 16'hBA98;
defparam \ram1|ram~2793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \ram1|ram~1878 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1878 .is_wysiwyg = "true";
defparam \ram1|ram~1878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \ram1|ram~2794 (
// Equation(s):
// \ram1|ram~2794_combout  = (\ram1|ram~2793_combout  & ((\ram1|ram~2006_q ) # ((!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2793_combout  & (((\ram1|ram~1878_q  & \cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~2006_q ),
	.datab(\ram1|ram~2793_combout ),
	.datac(\ram1|ram~1878_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2794_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2794 .lut_mask = 16'hB8CC;
defparam \ram1|ram~2794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneive_lcell_comb \ram1|ram~1958feeder (
// Equation(s):
// \ram1|ram~1958feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1958feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1958feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1958feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas \ram1|ram~1958 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1958feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1958 .is_wysiwyg = "true";
defparam \ram1|ram~1958 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N31
dffeas \ram1|ram~2022 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2022 .is_wysiwyg = "true";
defparam \ram1|ram~2022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \ram1|ram~1894feeder (
// Equation(s):
// \ram1|ram~1894feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1894feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1894feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1894feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \ram1|ram~1894 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1894feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1894 .is_wysiwyg = "true";
defparam \ram1|ram~1894 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \ram1|ram~1830 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1830 .is_wysiwyg = "true";
defparam \ram1|ram~1830 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \ram1|ram~2795 (
// Equation(s):
// \ram1|ram~2795_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1894_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1830_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1894_q ),
	.datac(\ram1|ram~1830_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2795_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2795 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneive_lcell_comb \ram1|ram~2796 (
// Equation(s):
// \ram1|ram~2796_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2795_combout  & ((\ram1|ram~2022_q ))) # (!\ram1|ram~2795_combout  & (\ram1|ram~1958_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2795_combout ))))

	.dataa(\ram1|ram~1958_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2022_q ),
	.datad(\ram1|ram~2795_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2796_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2796 .lut_mask = 16'hF388;
defparam \ram1|ram~2796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \ram1|ram~1926feeder (
// Equation(s):
// \ram1|ram~1926feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1926feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1926feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1926feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \ram1|ram~1926 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1926 .is_wysiwyg = "true";
defparam \ram1|ram~1926 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \ram1|ram~1990 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1990 .is_wysiwyg = "true";
defparam \ram1|ram~1990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneive_lcell_comb \ram1|ram~1862feeder (
// Equation(s):
// \ram1|ram~1862feeder_combout  = \cpu|Mux197~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux197~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1862feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1862feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1862feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N7
dffeas \ram1|ram~1862 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1862 .is_wysiwyg = "true";
defparam \ram1|ram~1862 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \ram1|ram~1798 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1798 .is_wysiwyg = "true";
defparam \ram1|ram~1798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneive_lcell_comb \ram1|ram~2797 (
// Equation(s):
// \ram1|ram~2797_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1862_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1798_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1862_q ),
	.datac(\ram1|ram~1798_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2797_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2797 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \ram1|ram~2798 (
// Equation(s):
// \ram1|ram~2798_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2797_combout  & ((\ram1|ram~1990_q ))) # (!\ram1|ram~2797_combout  & (\ram1|ram~1926_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2797_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1926_q ),
	.datac(\ram1|ram~1990_q ),
	.datad(\ram1|ram~2797_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2798_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2798 .lut_mask = 16'hF588;
defparam \ram1|ram~2798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \ram1|ram~2799 (
// Equation(s):
// \ram1|ram~2799_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~2796_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & ((\ram1|ram~2798_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2796_combout ),
	.datad(\ram1|ram~2798_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2799_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2799 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \ram1|ram~2802 (
// Equation(s):
// \ram1|ram~2802_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2799_combout  & (\ram1|ram~2801_combout )) # (!\ram1|ram~2799_combout  & ((\ram1|ram~2794_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2799_combout ))))

	.dataa(\ram1|ram~2801_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2794_combout ),
	.datad(\ram1|ram~2799_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2802_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2802 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \ram1|ram~2803 (
// Equation(s):
// \ram1|ram~2803_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2792_combout  & ((\ram1|ram~2802_combout ))) # (!\ram1|ram~2792_combout  & (\ram1|ram~2771_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~2792_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~2771_combout ),
	.datac(\ram1|ram~2792_combout ),
	.datad(\ram1|ram~2802_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2803_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2803 .lut_mask = 16'hF858;
defparam \ram1|ram~2803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \data_in[6]~21 (
// Equation(s):
// \data_in[6]~21_combout  = (\data_in[4]~40_combout  & ((\ram1|ram~2761_combout ) # ((\data_in[4]~6_combout  & \ram1|ram~2803_combout )))) # (!\data_in[4]~40_combout  & (\data_in[4]~6_combout  & ((\ram1|ram~2803_combout ))))

	.dataa(\data_in[4]~40_combout ),
	.datab(\data_in[4]~6_combout ),
	.datac(\ram1|ram~2761_combout ),
	.datad(\ram1|ram~2803_combout ),
	.cin(gnd),
	.combout(\data_in[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[6]~21 .lut_mask = 16'hECA0;
defparam \data_in[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \data_in[6]~22 (
// Equation(s):
// \data_in[6]~22_combout  = (\data_in[13]~41_combout ) # (\data_in[6]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[13]~41_combout ),
	.datad(\data_in[6]~21_combout ),
	.cin(gnd),
	.combout(\data_in[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[6]~22 .lut_mask = 16'hFFF0;
defparam \data_in[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \cpu|ir[6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[6] .is_wysiwyg = "true";
defparam \cpu|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \cpu|Add0~6 (
// Equation(s):
// \cpu|Add0~6_combout  = (\cpu|ir [6] & ((\cpu|state [2]) # (\cpu|state [3])))

	.dataa(\cpu|state [2]),
	.datab(\cpu|ir [6]),
	.datac(gnd),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~6 .lut_mask = 16'hCC88;
defparam \cpu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \cpu|pc[6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[6]~26_combout ),
	.asdata(\data_in[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[6] .is_wysiwyg = "true";
defparam \cpu|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \cpu|Mux181~0 (
// Equation(s):
// \cpu|Mux181~0_combout  = (!\cpu|Mux179~0_combout  & ((\cpu|state [3] & (\cpu|regbank[7][6]~q )) # (!\cpu|state [3] & ((\cpu|Mux153~4_combout )))))

	.dataa(\cpu|regbank[7][6]~q ),
	.datab(\cpu|state [3]),
	.datac(\cpu|Mux179~0_combout ),
	.datad(\cpu|Mux153~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux181~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux181~0 .lut_mask = 16'h0B08;
defparam \cpu|Mux181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \cpu|Mux181~1 (
// Equation(s):
// \cpu|Mux181~1_combout  = (\cpu|Mux181~0_combout ) # ((\cpu|Mux179~0_combout  & \cpu|pc [6]))

	.dataa(\cpu|Mux179~0_combout ),
	.datab(gnd),
	.datac(\cpu|pc [6]),
	.datad(\cpu|Mux181~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux181~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux181~1 .lut_mask = 16'hFFA0;
defparam \cpu|Mux181~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \data_in[4]~40 (
// Equation(s):
// \data_in[4]~40_combout  = (!\cpu|Mux181~1_combout  & (\LessThan1~6_combout  & (\LessThan1~0_combout  & \LessThan1~3_combout )))

	.dataa(\cpu|Mux181~1_combout ),
	.datab(\LessThan1~6_combout ),
	.datac(\LessThan1~0_combout ),
	.datad(\LessThan1~3_combout ),
	.cin(gnd),
	.combout(\data_in[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[4]~40 .lut_mask = 16'h4000;
defparam \data_in[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \ram1|ram~1653feeder (
// Equation(s):
// \ram1|ram~1653feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1653feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1653feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1653feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N27
dffeas \ram1|ram~1653 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1653feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1653 .is_wysiwyg = "true";
defparam \ram1|ram~1653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \ram1|ram~1621feeder (
// Equation(s):
// \ram1|ram~1621feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1621feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1621feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1621feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N3
dffeas \ram1|ram~1621 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1621 .is_wysiwyg = "true";
defparam \ram1|ram~1621 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \ram1|ram~1605 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1605 .is_wysiwyg = "true";
defparam \ram1|ram~1605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \ram1|ram~2258 (
// Equation(s):
// \ram1|ram~2258_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1621_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1605_q )))))

	.dataa(\ram1|ram~1621_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1605_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2258_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2258 .lut_mask = 16'hEE30;
defparam \ram1|ram~2258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \ram1|ram~1637 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1637 .is_wysiwyg = "true";
defparam \ram1|ram~1637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \ram1|ram~2259 (
// Equation(s):
// \ram1|ram~2259_combout  = (\ram1|ram~2258_combout  & ((\ram1|ram~1653_q ) # ((!\cpu|Mux186~1_combout )))) # (!\ram1|ram~2258_combout  & (((\ram1|ram~1637_q  & \cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~1653_q ),
	.datab(\ram1|ram~2258_combout ),
	.datac(\ram1|ram~1637_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2259_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2259 .lut_mask = 16'hB8CC;
defparam \ram1|ram~2259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \ram1|ram~1781feeder (
// Equation(s):
// \ram1|ram~1781feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1781feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1781feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1781feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \ram1|ram~1781 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1781 .is_wysiwyg = "true";
defparam \ram1|ram~1781 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \ram1|ram~1765 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1765 .is_wysiwyg = "true";
defparam \ram1|ram~1765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \ram1|ram~1749feeder (
// Equation(s):
// \ram1|ram~1749feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1749feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1749feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1749feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \ram1|ram~1749 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1749 .is_wysiwyg = "true";
defparam \ram1|ram~1749 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \ram1|ram~1733 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1733 .is_wysiwyg = "true";
defparam \ram1|ram~1733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \ram1|ram~2265 (
// Equation(s):
// \ram1|ram~2265_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~1749_q ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~1733_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~1749_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1733_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2265_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2265 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \ram1|ram~2266 (
// Equation(s):
// \ram1|ram~2266_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2265_combout  & (\ram1|ram~1781_q )) # (!\ram1|ram~2265_combout  & ((\ram1|ram~1765_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2265_combout ))))

	.dataa(\ram1|ram~1781_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1765_q ),
	.datad(\ram1|ram~2265_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2266_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2266 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \ram1|ram~1557feeder (
// Equation(s):
// \ram1|ram~1557feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1557feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1557feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1557feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \ram1|ram~1557 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1557 .is_wysiwyg = "true";
defparam \ram1|ram~1557 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \ram1|ram~1589 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1589 .is_wysiwyg = "true";
defparam \ram1|ram~1589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneive_lcell_comb \ram1|ram~1573feeder (
// Equation(s):
// \ram1|ram~1573feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1573feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1573feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1573feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N9
dffeas \ram1|ram~1573 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1573 .is_wysiwyg = "true";
defparam \ram1|ram~1573 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \ram1|ram~1541 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1541 .is_wysiwyg = "true";
defparam \ram1|ram~1541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \ram1|ram~2262 (
// Equation(s):
// \ram1|ram~2262_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1573_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1541_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1573_q ),
	.datac(\ram1|ram~1541_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2262_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2262 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \ram1|ram~2263 (
// Equation(s):
// \ram1|ram~2263_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2262_combout  & ((\ram1|ram~1589_q ))) # (!\ram1|ram~2262_combout  & (\ram1|ram~1557_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2262_combout ))))

	.dataa(\ram1|ram~1557_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1589_q ),
	.datad(\ram1|ram~2262_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2263_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2263 .lut_mask = 16'hF388;
defparam \ram1|ram~2263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneive_lcell_comb \ram1|ram~1685feeder (
// Equation(s):
// \ram1|ram~1685feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1685feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1685feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1685feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N9
dffeas \ram1|ram~1685 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1685 .is_wysiwyg = "true";
defparam \ram1|ram~1685 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \ram1|ram~1717 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1717 .is_wysiwyg = "true";
defparam \ram1|ram~1717 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \ram1|ram~1701feeder (
// Equation(s):
// \ram1|ram~1701feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1701feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1701feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1701feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \ram1|ram~1701 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1701 .is_wysiwyg = "true";
defparam \ram1|ram~1701 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \ram1|ram~1669 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1669 .is_wysiwyg = "true";
defparam \ram1|ram~1669 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \ram1|ram~2260 (
// Equation(s):
// \ram1|ram~2260_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1701_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1669_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1701_q ),
	.datac(\ram1|ram~1669_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2260_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2260 .lut_mask = 16'hEE50;
defparam \ram1|ram~2260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \ram1|ram~2261 (
// Equation(s):
// \ram1|ram~2261_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2260_combout  & ((\ram1|ram~1717_q ))) # (!\ram1|ram~2260_combout  & (\ram1|ram~1685_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2260_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1685_q ),
	.datac(\ram1|ram~1717_q ),
	.datad(\ram1|ram~2260_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2261_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2261 .lut_mask = 16'hF588;
defparam \ram1|ram~2261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \ram1|ram~2264 (
// Equation(s):
// \ram1|ram~2264_combout  = (\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout ) # ((\ram1|ram~2261_combout )))) # (!\cpu|Mux184~1_combout  & (!\cpu|Mux185~1_combout  & (\ram1|ram~2263_combout )))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2263_combout ),
	.datad(\ram1|ram~2261_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2264_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2264 .lut_mask = 16'hBA98;
defparam \ram1|ram~2264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \ram1|ram~2267 (
// Equation(s):
// \ram1|ram~2267_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2264_combout  & ((\ram1|ram~2266_combout ))) # (!\ram1|ram~2264_combout  & (\ram1|ram~2259_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2264_combout ))))

	.dataa(\ram1|ram~2259_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2266_combout ),
	.datad(\ram1|ram~2264_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2267_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2267 .lut_mask = 16'hF388;
defparam \ram1|ram~2267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \ram1|ram~2005feeder (
// Equation(s):
// \ram1|ram~2005feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2005feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2005feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2005feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \ram1|ram~2005 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2005feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2005 .is_wysiwyg = "true";
defparam \ram1|ram~2005 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N7
dffeas \ram1|ram~1877 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1877 .is_wysiwyg = "true";
defparam \ram1|ram~1877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \ram1|ram~1941feeder (
// Equation(s):
// \ram1|ram~1941feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1941feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1941feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1941feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \ram1|ram~1941 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1941 .is_wysiwyg = "true";
defparam \ram1|ram~1941 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \ram1|ram~1813 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1813 .is_wysiwyg = "true";
defparam \ram1|ram~1813 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \ram1|ram~2289 (
// Equation(s):
// \ram1|ram~2289_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1941_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1813_q )))))

	.dataa(\ram1|ram~1941_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1813_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2289_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2289 .lut_mask = 16'hEE30;
defparam \ram1|ram~2289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneive_lcell_comb \ram1|ram~2290 (
// Equation(s):
// \ram1|ram~2290_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2289_combout  & (\ram1|ram~2005_q )) # (!\ram1|ram~2289_combout  & ((\ram1|ram~1877_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2289_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2005_q ),
	.datac(\ram1|ram~1877_q ),
	.datad(\ram1|ram~2289_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2290_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2290 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneive_lcell_comb \ram1|ram~1973feeder (
// Equation(s):
// \ram1|ram~1973feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1973feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1973feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1973feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \ram1|ram~1973 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1973feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1973 .is_wysiwyg = "true";
defparam \ram1|ram~1973 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N31
dffeas \ram1|ram~1845 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1845 .is_wysiwyg = "true";
defparam \ram1|ram~1845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneive_lcell_comb \ram1|ram~2296 (
// Equation(s):
// \ram1|ram~2296_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1973_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1845_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1973_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1845_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2296_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2296 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneive_lcell_comb \ram1|ram~2037feeder (
// Equation(s):
// \ram1|ram~2037feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2037feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2037feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~2037feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N17
dffeas \ram1|ram~2037 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2037feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2037 .is_wysiwyg = "true";
defparam \ram1|ram~2037 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N9
dffeas \ram1|ram~1909 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1909 .is_wysiwyg = "true";
defparam \ram1|ram~1909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneive_lcell_comb \ram1|ram~2297 (
// Equation(s):
// \ram1|ram~2297_combout  = (\ram1|ram~2296_combout  & ((\ram1|ram~2037_q ) # ((!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2296_combout  & (((\ram1|ram~1909_q  & \cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~2296_combout ),
	.datab(\ram1|ram~2037_q ),
	.datac(\ram1|ram~1909_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2297_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2297 .lut_mask = 16'hD8AA;
defparam \ram1|ram~2297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \ram1|ram~1925feeder (
// Equation(s):
// \ram1|ram~1925feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1925feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1925feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1925feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \ram1|ram~1925 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1925feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1925 .is_wysiwyg = "true";
defparam \ram1|ram~1925 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \ram1|ram~1989 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1989 .is_wysiwyg = "true";
defparam \ram1|ram~1989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneive_lcell_comb \ram1|ram~1861feeder (
// Equation(s):
// \ram1|ram~1861feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1861feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1861feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1861feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N27
dffeas \ram1|ram~1861 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1861feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1861 .is_wysiwyg = "true";
defparam \ram1|ram~1861 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \ram1|ram~1797 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1797 .is_wysiwyg = "true";
defparam \ram1|ram~1797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneive_lcell_comb \ram1|ram~2293 (
// Equation(s):
// \ram1|ram~2293_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1861_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1797_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1861_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1797_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2293_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2293 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \ram1|ram~2294 (
// Equation(s):
// \ram1|ram~2294_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2293_combout  & ((\ram1|ram~1989_q ))) # (!\ram1|ram~2293_combout  & (\ram1|ram~1925_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2293_combout ))))

	.dataa(\ram1|ram~1925_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1989_q ),
	.datad(\ram1|ram~2293_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2294_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2294 .lut_mask = 16'hF388;
defparam \ram1|ram~2294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \ram1|ram~1957feeder (
// Equation(s):
// \ram1|ram~1957feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1957feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1957feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1957feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \ram1|ram~1957 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1957 .is_wysiwyg = "true";
defparam \ram1|ram~1957 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \ram1|ram~2021 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2021 .is_wysiwyg = "true";
defparam \ram1|ram~2021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \ram1|ram~1893feeder (
// Equation(s):
// \ram1|ram~1893feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1893feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1893feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1893feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \ram1|ram~1893 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1893feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1893 .is_wysiwyg = "true";
defparam \ram1|ram~1893 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \ram1|ram~1829 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1829 .is_wysiwyg = "true";
defparam \ram1|ram~1829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \ram1|ram~2291 (
// Equation(s):
// \ram1|ram~2291_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1893_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1829_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1893_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1829_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2291_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2291 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneive_lcell_comb \ram1|ram~2292 (
// Equation(s):
// \ram1|ram~2292_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2291_combout  & ((\ram1|ram~2021_q ))) # (!\ram1|ram~2291_combout  & (\ram1|ram~1957_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2291_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1957_q ),
	.datac(\ram1|ram~2021_q ),
	.datad(\ram1|ram~2291_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2292_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2292 .lut_mask = 16'hF588;
defparam \ram1|ram~2292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \ram1|ram~2295 (
// Equation(s):
// \ram1|ram~2295_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~2292_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~2294_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2294_combout ),
	.datad(\ram1|ram~2292_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2295_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2295 .lut_mask = 16'hBA98;
defparam \ram1|ram~2295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \ram1|ram~2298 (
// Equation(s):
// \ram1|ram~2298_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2295_combout  & ((\ram1|ram~2297_combout ))) # (!\ram1|ram~2295_combout  & (\ram1|ram~2290_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2295_combout ))))

	.dataa(\ram1|ram~2290_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2297_combout ),
	.datad(\ram1|ram~2295_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2298_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2298 .lut_mask = 16'hF388;
defparam \ram1|ram~2298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \ram1|ram~1237 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1237 .is_wysiwyg = "true";
defparam \ram1|ram~1237 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \ram1|ram~1269 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1269 .is_wysiwyg = "true";
defparam \ram1|ram~1269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \ram1|ram~1253feeder (
// Equation(s):
// \ram1|ram~1253feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1253feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \ram1|ram~1253 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1253 .is_wysiwyg = "true";
defparam \ram1|ram~1253 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \ram1|ram~1221 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1221 .is_wysiwyg = "true";
defparam \ram1|ram~1221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \ram1|ram~2285 (
// Equation(s):
// \ram1|ram~2285_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1253_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1221_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1253_q ),
	.datac(\ram1|ram~1221_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2285_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2285 .lut_mask = 16'hAAD8;
defparam \ram1|ram~2285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \ram1|ram~2286 (
// Equation(s):
// \ram1|ram~2286_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2285_combout  & ((\ram1|ram~1269_q ))) # (!\ram1|ram~2285_combout  & (\ram1|ram~1237_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2285_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1237_q ),
	.datac(\ram1|ram~1269_q ),
	.datad(\ram1|ram~2285_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2286_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2286 .lut_mask = 16'hF588;
defparam \ram1|ram~2286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneive_lcell_comb \ram1|ram~1205feeder (
// Equation(s):
// \ram1|ram~1205feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1205feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1205feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1205feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \ram1|ram~1205 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1205 .is_wysiwyg = "true";
defparam \ram1|ram~1205 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \ram1|ram~1189 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1189 .is_wysiwyg = "true";
defparam \ram1|ram~1189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \ram1|ram~1173feeder (
// Equation(s):
// \ram1|ram~1173feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1173feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \ram1|ram~1173 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1173 .is_wysiwyg = "true";
defparam \ram1|ram~1173 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \ram1|ram~1157 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1157 .is_wysiwyg = "true";
defparam \ram1|ram~1157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \ram1|ram~2278 (
// Equation(s):
// \ram1|ram~2278_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1173_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1157_q )))))

	.dataa(\ram1|ram~1173_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1157_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2278_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2278 .lut_mask = 16'hEE30;
defparam \ram1|ram~2278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneive_lcell_comb \ram1|ram~2279 (
// Equation(s):
// \ram1|ram~2279_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2278_combout  & (\ram1|ram~1205_q )) # (!\ram1|ram~2278_combout  & ((\ram1|ram~1189_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2278_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1205_q ),
	.datac(\ram1|ram~1189_q ),
	.datad(\ram1|ram~2278_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2279_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2279 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \ram1|ram~3594 (
// Equation(s):
// \ram1|ram~3594_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3594_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3594 .lut_mask = 16'h00FF;
defparam \ram1|ram~3594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \ram1|ram~1109 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1109 .is_wysiwyg = "true";
defparam \ram1|ram~1109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \ram1|ram~3595 (
// Equation(s):
// \ram1|ram~3595_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3595_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3595 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \ram1|ram~1125 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3595_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1125 .is_wysiwyg = "true";
defparam \ram1|ram~1125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \ram1|ram~3596 (
// Equation(s):
// \ram1|ram~3596_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3596_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3596 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \ram1|ram~1093 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3596_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1093_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1093 .is_wysiwyg = "true";
defparam \ram1|ram~1093 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \ram1|ram~2280 (
// Equation(s):
// \ram1|ram~2280_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )) # (!\ram1|ram~1125_q ))) # (!\cpu|Mux186~1_combout  & (((!\ram1|ram~1093_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1125_q ),
	.datab(\ram1|ram~1093_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2280_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2280 .lut_mask = 16'hF053;
defparam \ram1|ram~2280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \ram1|ram~1141 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1141 .is_wysiwyg = "true";
defparam \ram1|ram~1141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \ram1|ram~2281 (
// Equation(s):
// \ram1|ram~2281_combout  = (\ram1|ram~2280_combout  & (((\ram1|ram~1141_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2280_combout  & (!\ram1|ram~1109_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1109_q ),
	.datab(\ram1|ram~2280_combout ),
	.datac(\ram1|ram~1141_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2281_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2281 .lut_mask = 16'hD1CC;
defparam \ram1|ram~2281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneive_lcell_comb \ram1|ram~1045feeder (
// Equation(s):
// \ram1|ram~1045feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1045feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1045feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1045feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \ram1|ram~1045 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1045feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1045 .is_wysiwyg = "true";
defparam \ram1|ram~1045 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \ram1|ram~1029 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1029 .is_wysiwyg = "true";
defparam \ram1|ram~1029 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \ram1|ram~2282 (
// Equation(s):
// \ram1|ram~2282_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1045_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1029_q )))))

	.dataa(\ram1|ram~1045_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1029_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2282_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2282 .lut_mask = 16'hEE30;
defparam \ram1|ram~2282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \ram1|ram~1077 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1077 .is_wysiwyg = "true";
defparam \ram1|ram~1077 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \ram1|ram~3597 (
// Equation(s):
// \ram1|ram~3597_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3597_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3597 .lut_mask = 16'h00FF;
defparam \ram1|ram~3597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \ram1|ram~1061 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3597_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1061 .is_wysiwyg = "true";
defparam \ram1|ram~1061 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \ram1|ram~2283 (
// Equation(s):
// \ram1|ram~2283_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2282_combout  & (\ram1|ram~1077_q )) # (!\ram1|ram~2282_combout  & ((!\ram1|ram~1061_q ))))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~2282_combout ))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2282_combout ),
	.datac(\ram1|ram~1077_q ),
	.datad(\ram1|ram~1061_q ),
	.cin(gnd),
	.combout(\ram1|ram~2283_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2283 .lut_mask = 16'hC4E6;
defparam \ram1|ram~2283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \ram1|ram~2284 (
// Equation(s):
// \ram1|ram~2284_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~2281_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & ((\ram1|ram~2283_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2281_combout ),
	.datad(\ram1|ram~2283_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2284_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2284 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \ram1|ram~2287 (
// Equation(s):
// \ram1|ram~2287_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2284_combout  & (\ram1|ram~2286_combout )) # (!\ram1|ram~2284_combout  & ((\ram1|ram~2279_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2284_combout ))))

	.dataa(\ram1|ram~2286_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2279_combout ),
	.datad(\ram1|ram~2284_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2287_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2287 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \ram1|ram~1461feeder (
// Equation(s):
// \ram1|ram~1461feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1461feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1461feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1461feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \ram1|ram~1461 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1461 .is_wysiwyg = "true";
defparam \ram1|ram~1461 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \ram1|ram~1397feeder (
// Equation(s):
// \ram1|ram~1397feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1397feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1397feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1397feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \ram1|ram~1397 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1397feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1397 .is_wysiwyg = "true";
defparam \ram1|ram~1397 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \ram1|ram~1333 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1333 .is_wysiwyg = "true";
defparam \ram1|ram~1333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \ram1|ram~2275 (
// Equation(s):
// \ram1|ram~2275_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~1397_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~1333_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1397_q ),
	.datac(\ram1|ram~1333_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2275_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2275 .lut_mask = 16'hEE50;
defparam \ram1|ram~2275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \ram1|ram~1525 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1525 .is_wysiwyg = "true";
defparam \ram1|ram~1525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \ram1|ram~2276 (
// Equation(s):
// \ram1|ram~2276_combout  = (\ram1|ram~2275_combout  & (((\ram1|ram~1525_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~2275_combout  & (\ram1|ram~1461_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1461_q ),
	.datab(\ram1|ram~2275_combout ),
	.datac(\ram1|ram~1525_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2276_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2276 .lut_mask = 16'hE2CC;
defparam \ram1|ram~2276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \ram1|ram~1429feeder (
// Equation(s):
// \ram1|ram~1429feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1429feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1429feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1429feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N19
dffeas \ram1|ram~1429 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1429 .is_wysiwyg = "true";
defparam \ram1|ram~1429 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \ram1|ram~1493 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1493 .is_wysiwyg = "true";
defparam \ram1|ram~1493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \ram1|ram~1365feeder (
// Equation(s):
// \ram1|ram~1365feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1365feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1365feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1365feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \ram1|ram~1365 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1365 .is_wysiwyg = "true";
defparam \ram1|ram~1365 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \ram1|ram~1301 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1301 .is_wysiwyg = "true";
defparam \ram1|ram~1301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \ram1|ram~2270 (
// Equation(s):
// \ram1|ram~2270_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1365_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1301_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1365_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1301_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2270_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2270 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \ram1|ram~2271 (
// Equation(s):
// \ram1|ram~2271_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2270_combout  & ((\ram1|ram~1493_q ))) # (!\ram1|ram~2270_combout  & (\ram1|ram~1429_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2270_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1429_q ),
	.datac(\ram1|ram~1493_q ),
	.datad(\ram1|ram~2270_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2271_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2271 .lut_mask = 16'hF588;
defparam \ram1|ram~2271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \ram1|ram~1413feeder (
// Equation(s):
// \ram1|ram~1413feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1413feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1413feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1413feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \ram1|ram~1413 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1413 .is_wysiwyg = "true";
defparam \ram1|ram~1413 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \ram1|ram~1285 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1285 .is_wysiwyg = "true";
defparam \ram1|ram~1285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \ram1|ram~2272 (
// Equation(s):
// \ram1|ram~2272_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1413_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1285_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1413_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1285_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2272_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2272 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \ram1|ram~1349feeder (
// Equation(s):
// \ram1|ram~1349feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1349feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1349feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1349feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \ram1|ram~1349 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1349 .is_wysiwyg = "true";
defparam \ram1|ram~1349 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \ram1|ram~1477 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1477 .is_wysiwyg = "true";
defparam \ram1|ram~1477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \ram1|ram~2273 (
// Equation(s):
// \ram1|ram~2273_combout  = (\ram1|ram~2272_combout  & (((\ram1|ram~1477_q ) # (!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2272_combout  & (\ram1|ram~1349_q  & ((\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~2272_combout ),
	.datab(\ram1|ram~1349_q ),
	.datac(\ram1|ram~1477_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2273_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2273 .lut_mask = 16'hE4AA;
defparam \ram1|ram~2273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \ram1|ram~2274 (
// Equation(s):
// \ram1|ram~2274_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~2271_combout )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~2273_combout )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2271_combout ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\ram1|ram~2273_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2274_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2274 .lut_mask = 16'hE5E0;
defparam \ram1|ram~2274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \ram1|ram~1509feeder (
// Equation(s):
// \ram1|ram~1509feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1509feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1509feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1509feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \ram1|ram~1509 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1509feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1509 .is_wysiwyg = "true";
defparam \ram1|ram~1509 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \ram1|ram~1381 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1381 .is_wysiwyg = "true";
defparam \ram1|ram~1381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \ram1|ram~1445feeder (
// Equation(s):
// \ram1|ram~1445feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1445feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1445feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1445feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \ram1|ram~1445 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1445 .is_wysiwyg = "true";
defparam \ram1|ram~1445 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \ram1|ram~1317 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1317 .is_wysiwyg = "true";
defparam \ram1|ram~1317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \ram1|ram~2268 (
// Equation(s):
// \ram1|ram~2268_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1445_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1317_q )))))

	.dataa(\ram1|ram~1445_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1317_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2268_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2268 .lut_mask = 16'hEE30;
defparam \ram1|ram~2268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \ram1|ram~2269 (
// Equation(s):
// \ram1|ram~2269_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2268_combout  & (\ram1|ram~1509_q )) # (!\ram1|ram~2268_combout  & ((\ram1|ram~1381_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2268_combout ))))

	.dataa(\ram1|ram~1509_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1381_q ),
	.datad(\ram1|ram~2268_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2269_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2269 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \ram1|ram~2277 (
// Equation(s):
// \ram1|ram~2277_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2274_combout  & (\ram1|ram~2276_combout )) # (!\ram1|ram~2274_combout  & ((\ram1|ram~2269_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2274_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~2276_combout ),
	.datac(\ram1|ram~2274_combout ),
	.datad(\ram1|ram~2269_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2277_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2277 .lut_mask = 16'hDAD0;
defparam \ram1|ram~2277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \ram1|ram~2288 (
// Equation(s):
// \ram1|ram~2288_combout  = (\cpu|Mux182~1_combout  & (\cpu|Mux183~1_combout )) # (!\cpu|Mux182~1_combout  & ((\cpu|Mux183~1_combout  & ((\ram1|ram~2277_combout ))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~2287_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\cpu|Mux183~1_combout ),
	.datac(\ram1|ram~2287_combout ),
	.datad(\ram1|ram~2277_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2288_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2288 .lut_mask = 16'hDC98;
defparam \ram1|ram~2288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \ram1|ram~2299 (
// Equation(s):
// \ram1|ram~2299_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~2288_combout  & ((\ram1|ram~2298_combout ))) # (!\ram1|ram~2288_combout  & (\ram1|ram~2267_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~2288_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~2267_combout ),
	.datac(\ram1|ram~2298_combout ),
	.datad(\ram1|ram~2288_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2299_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2299 .lut_mask = 16'hF588;
defparam \ram1|ram~2299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \ram1|ram~981feeder (
// Equation(s):
// \ram1|ram~981feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~981feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~981feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~981feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \ram1|ram~981 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~981feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~981 .is_wysiwyg = "true";
defparam \ram1|ram~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \ram1|ram~853 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~853 .is_wysiwyg = "true";
defparam \ram1|ram~853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneive_lcell_comb \ram1|ram~917feeder (
// Equation(s):
// \ram1|ram~917feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~917feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~917feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~917feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N5
dffeas \ram1|ram~917 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~917feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~917 .is_wysiwyg = "true";
defparam \ram1|ram~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N27
dffeas \ram1|ram~789 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~789 .is_wysiwyg = "true";
defparam \ram1|ram~789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \ram1|ram~2247 (
// Equation(s):
// \ram1|ram~2247_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~917_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~789_q )))))

	.dataa(\ram1|ram~917_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~789_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2247_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2247 .lut_mask = 16'hEE30;
defparam \ram1|ram~2247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \ram1|ram~2248 (
// Equation(s):
// \ram1|ram~2248_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2247_combout  & (\ram1|ram~981_q )) # (!\ram1|ram~2247_combout  & ((\ram1|ram~853_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2247_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~981_q ),
	.datac(\ram1|ram~853_q ),
	.datad(\ram1|ram~2247_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2248_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2248 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \ram1|ram~901feeder (
// Equation(s):
// \ram1|ram~901feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~901feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~901feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~901feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N29
dffeas \ram1|ram~901 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~901 .is_wysiwyg = "true";
defparam \ram1|ram~901 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \ram1|ram~965 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~965 .is_wysiwyg = "true";
defparam \ram1|ram~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \ram1|ram~3592 (
// Equation(s):
// \ram1|ram~3592_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3592_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3592 .lut_mask = 16'h00FF;
defparam \ram1|ram~3592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N3
dffeas \ram1|ram~837 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3592_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~837 .is_wysiwyg = "true";
defparam \ram1|ram~837 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N1
dffeas \ram1|ram~773 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~773 .is_wysiwyg = "true";
defparam \ram1|ram~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \ram1|ram~2251 (
// Equation(s):
// \ram1|ram~2251_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (!\ram1|ram~837_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~773_q )))))

	.dataa(\ram1|ram~837_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~773_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2251_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2251 .lut_mask = 16'hDD30;
defparam \ram1|ram~2251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \ram1|ram~2252 (
// Equation(s):
// \ram1|ram~2252_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2251_combout  & ((\ram1|ram~965_q ))) # (!\ram1|ram~2251_combout  & (\ram1|ram~901_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2251_combout ))))

	.dataa(\ram1|ram~901_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~965_q ),
	.datad(\ram1|ram~2251_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2252_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2252 .lut_mask = 16'hF388;
defparam \ram1|ram~2252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \ram1|ram~3591 (
// Equation(s):
// \ram1|ram~3591_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3591_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3591 .lut_mask = 16'h00FF;
defparam \ram1|ram~3591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \ram1|ram~933 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3591_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~933 .is_wysiwyg = "true";
defparam \ram1|ram~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \ram1|ram~997 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~997 .is_wysiwyg = "true";
defparam \ram1|ram~997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \ram1|ram~869feeder (
// Equation(s):
// \ram1|ram~869feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~869feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~869feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~869feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N5
dffeas \ram1|ram~869 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~869 .is_wysiwyg = "true";
defparam \ram1|ram~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \ram1|ram~805 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~805 .is_wysiwyg = "true";
defparam \ram1|ram~805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \ram1|ram~2249 (
// Equation(s):
// \ram1|ram~2249_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~869_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~805_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~869_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~805_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2249_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2249 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \ram1|ram~2250 (
// Equation(s):
// \ram1|ram~2250_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2249_combout  & ((\ram1|ram~997_q ))) # (!\ram1|ram~2249_combout  & (!\ram1|ram~933_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2249_combout ))))

	.dataa(\ram1|ram~933_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~997_q ),
	.datad(\ram1|ram~2249_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2250_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2250 .lut_mask = 16'hF344;
defparam \ram1|ram~2250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \ram1|ram~2253 (
// Equation(s):
// \ram1|ram~2253_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~2250_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~2252_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2252_combout ),
	.datad(\ram1|ram~2250_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2253_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2253 .lut_mask = 16'hBA98;
defparam \ram1|ram~2253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \ram1|ram~3593 (
// Equation(s):
// \ram1|ram~3593_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3593_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3593 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \ram1|ram~1013 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3593_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1013 .is_wysiwyg = "true";
defparam \ram1|ram~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N21
dffeas \ram1|ram~885 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~885 .is_wysiwyg = "true";
defparam \ram1|ram~885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneive_lcell_comb \ram1|ram~949feeder (
// Equation(s):
// \ram1|ram~949feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~949feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~949feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~949feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N9
dffeas \ram1|ram~949 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~949 .is_wysiwyg = "true";
defparam \ram1|ram~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N19
dffeas \ram1|ram~821 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~821 .is_wysiwyg = "true";
defparam \ram1|ram~821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneive_lcell_comb \ram1|ram~2254 (
// Equation(s):
// \ram1|ram~2254_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~949_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~821_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~949_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~821_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2254_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2254 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneive_lcell_comb \ram1|ram~2255 (
// Equation(s):
// \ram1|ram~2255_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2254_combout  & (!\ram1|ram~1013_q )) # (!\ram1|ram~2254_combout  & ((\ram1|ram~885_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2254_combout ))))

	.dataa(\ram1|ram~1013_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~885_q ),
	.datad(\ram1|ram~2254_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2255_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2255 .lut_mask = 16'h77C0;
defparam \ram1|ram~2255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \ram1|ram~2256 (
// Equation(s):
// \ram1|ram~2256_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2253_combout  & ((\ram1|ram~2255_combout ))) # (!\ram1|ram~2253_combout  & (\ram1|ram~2248_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2253_combout ))))

	.dataa(\ram1|ram~2248_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~2253_combout ),
	.datad(\ram1|ram~2255_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2256_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2256 .lut_mask = 16'hF838;
defparam \ram1|ram~2256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \ram1|ram~3581 (
// Equation(s):
// \ram1|ram~3581_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3581_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3581 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \ram1|ram~405 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3581_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~405 .is_wysiwyg = "true";
defparam \ram1|ram~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \ram1|ram~469 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~469 .is_wysiwyg = "true";
defparam \ram1|ram~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \ram1|ram~341feeder (
// Equation(s):
// \ram1|ram~341feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~341feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~341feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~341feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \ram1|ram~341 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~341 .is_wysiwyg = "true";
defparam \ram1|ram~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N19
dffeas \ram1|ram~277 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~277 .is_wysiwyg = "true";
defparam \ram1|ram~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \ram1|ram~2218 (
// Equation(s):
// \ram1|ram~2218_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~341_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~277_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~341_q ),
	.datac(\ram1|ram~277_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2218_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2218 .lut_mask = 16'hEE50;
defparam \ram1|ram~2218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \ram1|ram~2219 (
// Equation(s):
// \ram1|ram~2219_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2218_combout  & ((\ram1|ram~469_q ))) # (!\ram1|ram~2218_combout  & (!\ram1|ram~405_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2218_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~405_q ),
	.datac(\ram1|ram~469_q ),
	.datad(\ram1|ram~2218_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2219_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2219 .lut_mask = 16'hF522;
defparam \ram1|ram~2219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneive_lcell_comb \ram1|ram~3582 (
// Equation(s):
// \ram1|ram~3582_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3582_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3582 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N1
dffeas \ram1|ram~389 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3582_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~389 .is_wysiwyg = "true";
defparam \ram1|ram~389 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N27
dffeas \ram1|ram~261 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~261 .is_wysiwyg = "true";
defparam \ram1|ram~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \ram1|ram~2220 (
// Equation(s):
// \ram1|ram~2220_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )) # (!\ram1|ram~389_q ))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~261_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~389_q ),
	.datac(\ram1|ram~261_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2220_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2220 .lut_mask = 16'hAA72;
defparam \ram1|ram~2220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \ram1|ram~325feeder (
// Equation(s):
// \ram1|ram~325feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~325feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~325feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~325feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \ram1|ram~325 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~325feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~325 .is_wysiwyg = "true";
defparam \ram1|ram~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N5
dffeas \ram1|ram~453 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~453 .is_wysiwyg = "true";
defparam \ram1|ram~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \ram1|ram~2221 (
// Equation(s):
// \ram1|ram~2221_combout  = (\ram1|ram~2220_combout  & (((\ram1|ram~453_q ) # (!\cpu|Mux185~1_combout )))) # (!\ram1|ram~2220_combout  & (\ram1|ram~325_q  & ((\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~2220_combout ),
	.datab(\ram1|ram~325_q ),
	.datac(\ram1|ram~453_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2221_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2221 .lut_mask = 16'hE4AA;
defparam \ram1|ram~2221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \ram1|ram~2222 (
// Equation(s):
// \ram1|ram~2222_combout  = (\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout ) # ((\ram1|ram~2219_combout )))) # (!\cpu|Mux187~1_combout  & (!\cpu|Mux186~1_combout  & ((\ram1|ram~2221_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2219_combout ),
	.datad(\ram1|ram~2221_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2222_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2222 .lut_mask = 16'hB9A8;
defparam \ram1|ram~2222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \ram1|ram~485feeder (
// Equation(s):
// \ram1|ram~485feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~485feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~485feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~485feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N25
dffeas \ram1|ram~485 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~485feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~485 .is_wysiwyg = "true";
defparam \ram1|ram~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \ram1|ram~357 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~357 .is_wysiwyg = "true";
defparam \ram1|ram~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \ram1|ram~3580 (
// Equation(s):
// \ram1|ram~3580_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3580_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3580 .lut_mask = 16'h00FF;
defparam \ram1|ram~3580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \ram1|ram~293 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3580_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~293 .is_wysiwyg = "true";
defparam \ram1|ram~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \ram1|ram~3579 (
// Equation(s):
// \ram1|ram~3579_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3579_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3579 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N3
dffeas \ram1|ram~421 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~421 .is_wysiwyg = "true";
defparam \ram1|ram~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \ram1|ram~2216 (
// Equation(s):
// \ram1|ram~2216_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((!\ram1|ram~421_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~293_q ))))

	.dataa(\ram1|ram~293_q ),
	.datab(\ram1|ram~421_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2216_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2216 .lut_mask = 16'hF305;
defparam \ram1|ram~2216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \ram1|ram~2217 (
// Equation(s):
// \ram1|ram~2217_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~2216_combout  & (\ram1|ram~485_q )) # (!\ram1|ram~2216_combout  & ((\ram1|ram~357_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~2216_combout ))))

	.dataa(\ram1|ram~485_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~357_q ),
	.datad(\ram1|ram~2216_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2217_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2217 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \ram1|ram~501feeder (
// Equation(s):
// \ram1|ram~501feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~501feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~501feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~501feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \ram1|ram~501 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~501 .is_wysiwyg = "true";
defparam \ram1|ram~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \ram1|ram~437 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~437 .is_wysiwyg = "true";
defparam \ram1|ram~437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \ram1|ram~3583 (
// Equation(s):
// \ram1|ram~3583_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3583_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3583 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N15
dffeas \ram1|ram~309 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3583_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~309 .is_wysiwyg = "true";
defparam \ram1|ram~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \ram1|ram~373 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~373 .is_wysiwyg = "true";
defparam \ram1|ram~373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \ram1|ram~2223 (
// Equation(s):
// \ram1|ram~2223_combout  = (\cpu|Mux185~1_combout  & (((\ram1|ram~373_q ) # (\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (!\ram1|ram~309_q  & ((!\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~309_q ),
	.datac(\ram1|ram~373_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2223_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2223 .lut_mask = 16'hAAB1;
defparam \ram1|ram~2223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \ram1|ram~2224 (
// Equation(s):
// \ram1|ram~2224_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2223_combout  & (\ram1|ram~501_q )) # (!\ram1|ram~2223_combout  & ((\ram1|ram~437_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2223_combout ))))

	.dataa(\ram1|ram~501_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~437_q ),
	.datad(\ram1|ram~2223_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2224_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2224 .lut_mask = 16'hBBC0;
defparam \ram1|ram~2224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \ram1|ram~2225 (
// Equation(s):
// \ram1|ram~2225_combout  = (\ram1|ram~2222_combout  & (((\ram1|ram~2224_combout )) # (!\cpu|Mux186~1_combout ))) # (!\ram1|ram~2222_combout  & (\cpu|Mux186~1_combout  & (\ram1|ram~2217_combout )))

	.dataa(\ram1|ram~2222_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~2217_combout ),
	.datad(\ram1|ram~2224_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2225_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2225 .lut_mask = 16'hEA62;
defparam \ram1|ram~2225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneive_lcell_comb \ram1|ram~677feeder (
// Equation(s):
// \ram1|ram~677feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~677feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~677feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~677feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N23
dffeas \ram1|ram~677 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~677 .is_wysiwyg = "true";
defparam \ram1|ram~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \ram1|ram~645 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~645 .is_wysiwyg = "true";
defparam \ram1|ram~645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \ram1|ram~2228 (
// Equation(s):
// \ram1|ram~2228_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~677_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~645_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~677_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~645_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2228_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2228 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \ram1|ram~693 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~693 .is_wysiwyg = "true";
defparam \ram1|ram~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \ram1|ram~661feeder (
// Equation(s):
// \ram1|ram~661feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~661feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~661feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~661feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \ram1|ram~661 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~661 .is_wysiwyg = "true";
defparam \ram1|ram~661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \ram1|ram~2229 (
// Equation(s):
// \ram1|ram~2229_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2228_combout  & (\ram1|ram~693_q )) # (!\ram1|ram~2228_combout  & ((\ram1|ram~661_q ))))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~2228_combout ))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~2228_combout ),
	.datac(\ram1|ram~693_q ),
	.datad(\ram1|ram~661_q ),
	.cin(gnd),
	.combout(\ram1|ram~2229_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2229 .lut_mask = 16'hE6C4;
defparam \ram1|ram~2229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
cycloneive_lcell_comb \ram1|ram~3585 (
// Equation(s):
// \ram1|ram~3585_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3585_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3585 .lut_mask = 16'h00FF;
defparam \ram1|ram~3585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \ram1|ram~533 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3585_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~533 .is_wysiwyg = "true";
defparam \ram1|ram~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneive_lcell_comb \ram1|ram~3586 (
// Equation(s):
// \ram1|ram~3586_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3586_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3586 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N17
dffeas \ram1|ram~517 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3586_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~517 .is_wysiwyg = "true";
defparam \ram1|ram~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \ram1|ram~549 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~549 .is_wysiwyg = "true";
defparam \ram1|ram~549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \ram1|ram~2230 (
// Equation(s):
// \ram1|ram~2230_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~549_q ))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~517_q ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~517_q ),
	.datac(\ram1|ram~549_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2230_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2230 .lut_mask = 16'hFA11;
defparam \ram1|ram~2230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \ram1|ram~565 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~565 .is_wysiwyg = "true";
defparam \ram1|ram~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \ram1|ram~2231 (
// Equation(s):
// \ram1|ram~2231_combout  = (\ram1|ram~2230_combout  & (((\ram1|ram~565_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2230_combout  & (!\ram1|ram~533_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~533_q ),
	.datab(\ram1|ram~2230_combout ),
	.datac(\ram1|ram~565_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2231_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2231 .lut_mask = 16'hD1CC;
defparam \ram1|ram~2231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \ram1|ram~2232 (
// Equation(s):
// \ram1|ram~2232_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~2229_combout )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~2231_combout )))))

	.dataa(\ram1|ram~2229_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~2231_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2232_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2232 .lut_mask = 16'hE3E0;
defparam \ram1|ram~2232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N14
cycloneive_lcell_comb \ram1|ram~741feeder (
// Equation(s):
// \ram1|ram~741feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~741feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~741feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~741feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N15
dffeas \ram1|ram~741 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~741 .is_wysiwyg = "true";
defparam \ram1|ram~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \ram1|ram~757 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~757 .is_wysiwyg = "true";
defparam \ram1|ram~757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N8
cycloneive_lcell_comb \ram1|ram~3587 (
// Equation(s):
// \ram1|ram~3587_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3587_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3587 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N9
dffeas \ram1|ram~709 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3587_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~709 .is_wysiwyg = "true";
defparam \ram1|ram~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N22
cycloneive_lcell_comb \ram1|ram~725feeder (
// Equation(s):
// \ram1|ram~725feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~725feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~725feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~725feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N23
dffeas \ram1|ram~725 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~725 .is_wysiwyg = "true";
defparam \ram1|ram~725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N2
cycloneive_lcell_comb \ram1|ram~2233 (
// Equation(s):
// \ram1|ram~2233_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~725_q ))) # (!\cpu|Mux187~1_combout  & (!\ram1|ram~709_q ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~709_q ),
	.datac(\ram1|ram~725_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2233_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2233 .lut_mask = 16'hFA11;
defparam \ram1|ram~2233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
cycloneive_lcell_comb \ram1|ram~2234 (
// Equation(s):
// \ram1|ram~2234_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2233_combout  & ((\ram1|ram~757_q ))) # (!\ram1|ram~2233_combout  & (\ram1|ram~741_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2233_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~741_q ),
	.datac(\ram1|ram~757_q ),
	.datad(\ram1|ram~2233_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2234_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2234 .lut_mask = 16'hF588;
defparam \ram1|ram~2234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \ram1|ram~3584 (
// Equation(s):
// \ram1|ram~3584_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3584_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3584 .lut_mask = 16'h00FF;
defparam \ram1|ram~3584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \ram1|ram~629 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3584_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~629 .is_wysiwyg = "true";
defparam \ram1|ram~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \ram1|ram~613 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~613 .is_wysiwyg = "true";
defparam \ram1|ram~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \ram1|ram~597feeder (
// Equation(s):
// \ram1|ram~597feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~597feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~597feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~597feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N17
dffeas \ram1|ram~597 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~597 .is_wysiwyg = "true";
defparam \ram1|ram~597 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N17
dffeas \ram1|ram~581 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~581 .is_wysiwyg = "true";
defparam \ram1|ram~581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \ram1|ram~2226 (
// Equation(s):
// \ram1|ram~2226_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~597_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~581_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~597_q ),
	.datac(\ram1|ram~581_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2226_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2226 .lut_mask = 16'hEE50;
defparam \ram1|ram~2226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \ram1|ram~2227 (
// Equation(s):
// \ram1|ram~2227_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2226_combout  & (!\ram1|ram~629_q )) # (!\ram1|ram~2226_combout  & ((\ram1|ram~613_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2226_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~629_q ),
	.datac(\ram1|ram~613_q ),
	.datad(\ram1|ram~2226_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2227_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2227 .lut_mask = 16'h77A0;
defparam \ram1|ram~2227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \ram1|ram~2235 (
// Equation(s):
// \ram1|ram~2235_combout  = (\ram1|ram~2232_combout  & (((\ram1|ram~2234_combout )) # (!\cpu|Mux185~1_combout ))) # (!\ram1|ram~2232_combout  & (\cpu|Mux185~1_combout  & ((\ram1|ram~2227_combout ))))

	.dataa(\ram1|ram~2232_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2234_combout ),
	.datad(\ram1|ram~2227_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2235_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2235 .lut_mask = 16'hE6A2;
defparam \ram1|ram~2235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \ram1|ram~181feeder (
// Equation(s):
// \ram1|ram~181feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~181feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \ram1|ram~181 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~181 .is_wysiwyg = "true";
defparam \ram1|ram~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \ram1|ram~165feeder (
// Equation(s):
// \ram1|ram~165feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~165feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N21
dffeas \ram1|ram~165 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~165 .is_wysiwyg = "true";
defparam \ram1|ram~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \ram1|ram~3588 (
// Equation(s):
// \ram1|ram~3588_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3588_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3588 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N9
dffeas \ram1|ram~149 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3588_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~149 .is_wysiwyg = "true";
defparam \ram1|ram~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \ram1|ram~3589 (
// Equation(s):
// \ram1|ram~3589_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3589_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3589 .lut_mask = 16'h00FF;
defparam \ram1|ram~3589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \ram1|ram~133 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3589_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~133 .is_wysiwyg = "true";
defparam \ram1|ram~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \ram1|ram~2236 (
// Equation(s):
// \ram1|ram~2236_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~149_q )) # (!\cpu|Mux187~1_combout  & ((!\ram1|ram~133_q )))))

	.dataa(\ram1|ram~149_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~133_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2236_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2236 .lut_mask = 16'hDD03;
defparam \ram1|ram~2236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \ram1|ram~2237 (
// Equation(s):
// \ram1|ram~2237_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2236_combout  & (\ram1|ram~181_q )) # (!\ram1|ram~2236_combout  & ((\ram1|ram~165_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2236_combout ))))

	.dataa(\ram1|ram~181_q ),
	.datab(\ram1|ram~165_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~2236_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2237_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2237 .lut_mask = 16'hAFC0;
defparam \ram1|ram~2237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneive_lcell_comb \ram1|ram~85feeder (
// Equation(s):
// \ram1|ram~85feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~85feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N1
dffeas \ram1|ram~85 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~85 .is_wysiwyg = "true";
defparam \ram1|ram~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N27
dffeas \ram1|ram~117 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~117 .is_wysiwyg = "true";
defparam \ram1|ram~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneive_lcell_comb \ram1|ram~3590 (
// Equation(s):
// \ram1|ram~3590_combout  = !\cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3590_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3590 .lut_mask = 16'h00FF;
defparam \ram1|ram~3590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N15
dffeas \ram1|ram~101 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3590_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~101 .is_wysiwyg = "true";
defparam \ram1|ram~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N5
dffeas \ram1|ram~69 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~69 .is_wysiwyg = "true";
defparam \ram1|ram~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \ram1|ram~2238 (
// Equation(s):
// \ram1|ram~2238_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )) # (!\ram1|ram~101_q ))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~69_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~101_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~69_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2238_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2238 .lut_mask = 16'hCC74;
defparam \ram1|ram~2238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \ram1|ram~2239 (
// Equation(s):
// \ram1|ram~2239_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~2238_combout  & ((\ram1|ram~117_q ))) # (!\ram1|ram~2238_combout  & (\ram1|ram~85_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~2238_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~85_q ),
	.datac(\ram1|ram~117_q ),
	.datad(\ram1|ram~2238_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2239_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2239 .lut_mask = 16'hF588;
defparam \ram1|ram~2239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \ram1|ram~37feeder (
// Equation(s):
// \ram1|ram~37feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~37feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \ram1|ram~37 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~37 .is_wysiwyg = "true";
defparam \ram1|ram~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \ram1|ram~53 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~53 .is_wysiwyg = "true";
defparam \ram1|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneive_lcell_comb \ram1|ram~21feeder (
// Equation(s):
// \ram1|ram~21feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~21feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \ram1|ram~21 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~21 .is_wysiwyg = "true";
defparam \ram1|ram~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \ram1|ram~5 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~5 .is_wysiwyg = "true";
defparam \ram1|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \ram1|ram~2240 (
// Equation(s):
// \ram1|ram~2240_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~21_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~5_q )))))

	.dataa(\ram1|ram~21_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~5_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2240_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2240 .lut_mask = 16'hEE30;
defparam \ram1|ram~2240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \ram1|ram~2241 (
// Equation(s):
// \ram1|ram~2241_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~2240_combout  & ((\ram1|ram~53_q ))) # (!\ram1|ram~2240_combout  & (\ram1|ram~37_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~2240_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~37_q ),
	.datac(\ram1|ram~53_q ),
	.datad(\ram1|ram~2240_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2241_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2241 .lut_mask = 16'hF588;
defparam \ram1|ram~2241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \ram1|ram~2242 (
// Equation(s):
// \ram1|ram~2242_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~2239_combout )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~2241_combout )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~2239_combout ),
	.datad(\ram1|ram~2241_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2242_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2242 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N4
cycloneive_lcell_comb \ram1|ram~229feeder (
// Equation(s):
// \ram1|ram~229feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~229feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~229feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~229feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N5
dffeas \ram1|ram~229 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~229 .is_wysiwyg = "true";
defparam \ram1|ram~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N7
dffeas \ram1|ram~197 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~197 .is_wysiwyg = "true";
defparam \ram1|ram~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneive_lcell_comb \ram1|ram~2243 (
// Equation(s):
// \ram1|ram~2243_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~229_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~197_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~229_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~197_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2243_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2243 .lut_mask = 16'hCCB8;
defparam \ram1|ram~2243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N0
cycloneive_lcell_comb \ram1|ram~213feeder (
// Equation(s):
// \ram1|ram~213feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux198~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~213feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~213feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~213feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N1
dffeas \ram1|ram~213 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~213 .is_wysiwyg = "true";
defparam \ram1|ram~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \ram1|ram~245 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux198~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~245 .is_wysiwyg = "true";
defparam \ram1|ram~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \ram1|ram~2244 (
// Equation(s):
// \ram1|ram~2244_combout  = (\ram1|ram~2243_combout  & (((\ram1|ram~245_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~2243_combout  & (\ram1|ram~213_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~2243_combout ),
	.datab(\ram1|ram~213_q ),
	.datac(\ram1|ram~245_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2244_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2244 .lut_mask = 16'hE4AA;
defparam \ram1|ram~2244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \ram1|ram~2245 (
// Equation(s):
// \ram1|ram~2245_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~2242_combout  & ((\ram1|ram~2244_combout ))) # (!\ram1|ram~2242_combout  & (\ram1|ram~2237_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~2242_combout ))))

	.dataa(\ram1|ram~2237_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2242_combout ),
	.datad(\ram1|ram~2244_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2245_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2245 .lut_mask = 16'hF838;
defparam \ram1|ram~2245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \ram1|ram~2246 (
// Equation(s):
// \ram1|ram~2246_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout )) # (!\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout  & (\ram1|ram~2235_combout )) # (!\cpu|Mux182~1_combout  & ((\ram1|ram~2245_combout )))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~2235_combout ),
	.datad(\ram1|ram~2245_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2246_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2246 .lut_mask = 16'hD9C8;
defparam \ram1|ram~2246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \ram1|ram~2257 (
// Equation(s):
// \ram1|ram~2257_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~2246_combout  & (\ram1|ram~2256_combout )) # (!\ram1|ram~2246_combout  & ((\ram1|ram~2225_combout ))))) # (!\cpu|Mux183~1_combout  & (((\ram1|ram~2246_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~2256_combout ),
	.datac(\ram1|ram~2225_combout ),
	.datad(\ram1|ram~2246_combout ),
	.cin(gnd),
	.combout(\ram1|ram~2257_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2257 .lut_mask = 16'hDDA0;
defparam \ram1|ram~2257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \data_in[5]~11 (
// Equation(s):
// \data_in[5]~11_combout  = (\data_in[4]~6_combout  & ((\ram1|ram~2299_combout ) # ((\data_in[4]~40_combout  & \ram1|ram~2257_combout )))) # (!\data_in[4]~6_combout  & (\data_in[4]~40_combout  & ((\ram1|ram~2257_combout ))))

	.dataa(\data_in[4]~6_combout ),
	.datab(\data_in[4]~40_combout ),
	.datac(\ram1|ram~2299_combout ),
	.datad(\ram1|ram~2257_combout ),
	.cin(gnd),
	.combout(\data_in[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[5]~11 .lut_mask = 16'hECA0;
defparam \data_in[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \cpu|ir[5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[5] .is_wysiwyg = "true";
defparam \cpu|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \cpu|Add0~7 (
// Equation(s):
// \cpu|Add0~7_combout  = (\cpu|ir [5] & ((\cpu|state [3]) # (\cpu|state [2])))

	.dataa(\cpu|state [3]),
	.datab(\cpu|ir [5]),
	.datac(gnd),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~7 .lut_mask = 16'hCC88;
defparam \cpu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \cpu|pc[5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|pc[5]~24_combout ),
	.asdata(\data_in[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pc[4]~22_combout ),
	.ena(\cpu|pc[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc[5] .is_wysiwyg = "true";
defparam \cpu|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \cpu|Mux182~0 (
// Equation(s):
// \cpu|Mux182~0_combout  = (!\cpu|Mux179~0_combout  & ((\cpu|state [3] & (\cpu|regbank[7][5]~q )) # (!\cpu|state [3] & ((\cpu|Mux154~4_combout )))))

	.dataa(\cpu|regbank[7][5]~q ),
	.datab(\cpu|Mux179~0_combout ),
	.datac(\cpu|state [3]),
	.datad(\cpu|Mux154~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux182~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux182~0 .lut_mask = 16'h2320;
defparam \cpu|Mux182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \cpu|Mux182~1 (
// Equation(s):
// \cpu|Mux182~1_combout  = (\cpu|Mux182~0_combout ) # ((\cpu|pc [5] & \cpu|Mux179~0_combout ))

	.dataa(\cpu|pc [5]),
	.datab(\cpu|Mux179~0_combout ),
	.datac(gnd),
	.datad(\cpu|Mux182~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux182~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux182~1 .lut_mask = 16'hFF88;
defparam \cpu|Mux182~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \data_in[4]~6 (
// Equation(s):
// \data_in[4]~6_combout  = (!\cpu|Mux182~1_combout  & (\cpu|Mux181~1_combout  & \LessThan1~7_combout ))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(gnd),
	.datac(\cpu|Mux181~1_combout ),
	.datad(\LessThan1~7_combout ),
	.cin(gnd),
	.combout(\data_in[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[4]~6 .lut_mask = 16'h5000;
defparam \data_in[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \cpu|Mux192~0 (
// Equation(s):
// \cpu|Mux192~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & (\cpu|pc [11])) # (!\cpu|state [1] & ((\cpu|Mux148~4_combout )))))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(\cpu|pc [11]),
	.datac(\cpu|state [1]),
	.datad(\cpu|Mux148~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux192~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux192~0 .lut_mask = 16'h4540;
defparam \cpu|Mux192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \cpu|Mux192~1 (
// Equation(s):
// \cpu|Mux192~1_combout  = (\cpu|Mux192~0_combout ) # ((\cpu|Mux164~4_combout  & \cpu|Mux189~0_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux164~4_combout ),
	.datac(\cpu|Mux192~0_combout ),
	.datad(\cpu|Mux189~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux192~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux192~1 .lut_mask = 16'hFCF0;
defparam \cpu|Mux192~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \ram1|ram~1787feeder (
// Equation(s):
// \ram1|ram~1787feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1787feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1787feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1787feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \ram1|ram~1787 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1787feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1787 .is_wysiwyg = "true";
defparam \ram1|ram~1787 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \ram1|ram~1771 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1771 .is_wysiwyg = "true";
defparam \ram1|ram~1771 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \ram1|ram~1755feeder (
// Equation(s):
// \ram1|ram~1755feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1755feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1755feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1755feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \ram1|ram~1755 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1755 .is_wysiwyg = "true";
defparam \ram1|ram~1755 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \ram1|ram~1739 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1739 .is_wysiwyg = "true";
defparam \ram1|ram~1739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \ram1|ram~3105 (
// Equation(s):
// \ram1|ram~3105_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1755_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1739_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1755_q ),
	.datac(\ram1|ram~1739_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3105_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3105 .lut_mask = 16'hEE50;
defparam \ram1|ram~3105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \ram1|ram~3106 (
// Equation(s):
// \ram1|ram~3106_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3105_combout  & (\ram1|ram~1787_q )) # (!\ram1|ram~3105_combout  & ((\ram1|ram~1771_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3105_combout ))))

	.dataa(\ram1|ram~1787_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1771_q ),
	.datad(\ram1|ram~3105_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3106_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3106 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \ram1|ram~1659feeder (
// Equation(s):
// \ram1|ram~1659feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1659feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1659feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1659feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \ram1|ram~1659 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1659 .is_wysiwyg = "true";
defparam \ram1|ram~1659 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \ram1|ram~1643 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1643 .is_wysiwyg = "true";
defparam \ram1|ram~1643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \ram1|ram~1627feeder (
// Equation(s):
// \ram1|ram~1627feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1627feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1627feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1627feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \ram1|ram~1627 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1627 .is_wysiwyg = "true";
defparam \ram1|ram~1627 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \ram1|ram~1611 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1611 .is_wysiwyg = "true";
defparam \ram1|ram~1611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \ram1|ram~3098 (
// Equation(s):
// \ram1|ram~3098_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~1627_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1611_q )))))

	.dataa(\ram1|ram~1627_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1611_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3098_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3098 .lut_mask = 16'hEE30;
defparam \ram1|ram~3098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \ram1|ram~3099 (
// Equation(s):
// \ram1|ram~3099_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3098_combout  & (\ram1|ram~1659_q )) # (!\ram1|ram~3098_combout  & ((\ram1|ram~1643_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3098_combout ))))

	.dataa(\ram1|ram~1659_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1643_q ),
	.datad(\ram1|ram~3098_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3099_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3099 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \ram1|ram~1691feeder (
// Equation(s):
// \ram1|ram~1691feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1691feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1691feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1691feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \ram1|ram~1691 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1691feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1691 .is_wysiwyg = "true";
defparam \ram1|ram~1691 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N15
dffeas \ram1|ram~1723 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1723 .is_wysiwyg = "true";
defparam \ram1|ram~1723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \ram1|ram~1707feeder (
// Equation(s):
// \ram1|ram~1707feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1707feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1707feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1707feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \ram1|ram~1707 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1707 .is_wysiwyg = "true";
defparam \ram1|ram~1707 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \ram1|ram~1675 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1675 .is_wysiwyg = "true";
defparam \ram1|ram~1675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneive_lcell_comb \ram1|ram~3100 (
// Equation(s):
// \ram1|ram~3100_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~1707_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~1675_q )))))

	.dataa(\ram1|ram~1707_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1675_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3100_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3100 .lut_mask = 16'hEE30;
defparam \ram1|ram~3100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneive_lcell_comb \ram1|ram~3101 (
// Equation(s):
// \ram1|ram~3101_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3100_combout  & ((\ram1|ram~1723_q ))) # (!\ram1|ram~3100_combout  & (\ram1|ram~1691_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3100_combout ))))

	.dataa(\ram1|ram~1691_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1723_q ),
	.datad(\ram1|ram~3100_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3101_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3101 .lut_mask = 16'hF388;
defparam \ram1|ram~3101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \ram1|ram~1563feeder (
// Equation(s):
// \ram1|ram~1563feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1563feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1563feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1563feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \ram1|ram~1563 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1563 .is_wysiwyg = "true";
defparam \ram1|ram~1563 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \ram1|ram~1595 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1595 .is_wysiwyg = "true";
defparam \ram1|ram~1595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneive_lcell_comb \ram1|ram~1579feeder (
// Equation(s):
// \ram1|ram~1579feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1579feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1579feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1579feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N29
dffeas \ram1|ram~1579 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1579feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1579 .is_wysiwyg = "true";
defparam \ram1|ram~1579 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \ram1|ram~1547 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1547 .is_wysiwyg = "true";
defparam \ram1|ram~1547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \ram1|ram~3102 (
// Equation(s):
// \ram1|ram~3102_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1579_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1547_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1579_q ),
	.datac(\ram1|ram~1547_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3102_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3102 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \ram1|ram~3103 (
// Equation(s):
// \ram1|ram~3103_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3102_combout  & ((\ram1|ram~1595_q ))) # (!\ram1|ram~3102_combout  & (\ram1|ram~1563_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3102_combout ))))

	.dataa(\ram1|ram~1563_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~1595_q ),
	.datad(\ram1|ram~3102_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3103_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3103 .lut_mask = 16'hF388;
defparam \ram1|ram~3103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \ram1|ram~3104 (
// Equation(s):
// \ram1|ram~3104_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~3101_combout )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~3103_combout )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~3101_combout ),
	.datad(\ram1|ram~3103_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3104_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3104 .lut_mask = 16'hD9C8;
defparam \ram1|ram~3104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \ram1|ram~3107 (
// Equation(s):
// \ram1|ram~3107_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3104_combout  & (\ram1|ram~3106_combout )) # (!\ram1|ram~3104_combout  & ((\ram1|ram~3099_combout ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3104_combout ))))

	.dataa(\ram1|ram~3106_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3099_combout ),
	.datad(\ram1|ram~3104_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3107_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3107 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \ram1|ram~2011feeder (
// Equation(s):
// \ram1|ram~2011feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~2011feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~2011feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~2011feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \ram1|ram~2011 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~2011feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2011 .is_wysiwyg = "true";
defparam \ram1|ram~2011 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \ram1|ram~1883 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1883 .is_wysiwyg = "true";
defparam \ram1|ram~1883 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \ram1|ram~1819 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1819 .is_wysiwyg = "true";
defparam \ram1|ram~1819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \ram1|ram~1947feeder (
// Equation(s):
// \ram1|ram~1947feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1947feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1947feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1947feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \ram1|ram~1947 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1947 .is_wysiwyg = "true";
defparam \ram1|ram~1947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \ram1|ram~3129 (
// Equation(s):
// \ram1|ram~3129_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~1947_q ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~1819_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~1819_q ),
	.datad(\ram1|ram~1947_q ),
	.cin(gnd),
	.combout(\ram1|ram~3129_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3129 .lut_mask = 16'hDC98;
defparam \ram1|ram~3129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \ram1|ram~3130 (
// Equation(s):
// \ram1|ram~3130_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3129_combout  & (\ram1|ram~2011_q )) # (!\ram1|ram~3129_combout  & ((\ram1|ram~1883_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3129_combout ))))

	.dataa(\ram1|ram~2011_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1883_q ),
	.datad(\ram1|ram~3129_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3130_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3130 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \ram1|ram~2043 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux192~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2043 .is_wysiwyg = "true";
defparam \ram1|ram~2043 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \ram1|ram~1915 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1915 .is_wysiwyg = "true";
defparam \ram1|ram~1915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \ram1|ram~1979feeder (
// Equation(s):
// \ram1|ram~1979feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1979feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1979feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1979feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \ram1|ram~1979 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1979 .is_wysiwyg = "true";
defparam \ram1|ram~1979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \ram1|ram~1851feeder (
// Equation(s):
// \ram1|ram~1851feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1851feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1851feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1851feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \ram1|ram~1851 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1851feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1851 .is_wysiwyg = "true";
defparam \ram1|ram~1851 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \ram1|ram~3136 (
// Equation(s):
// \ram1|ram~3136_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~1979_q ) # ((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~1851_q  & !\cpu|Mux185~1_combout ))))

	.dataa(\ram1|ram~1979_q ),
	.datab(\ram1|ram~1851_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3136_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3136 .lut_mask = 16'hF0AC;
defparam \ram1|ram~3136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \ram1|ram~3137 (
// Equation(s):
// \ram1|ram~3137_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3136_combout  & (\ram1|ram~2043_q )) # (!\ram1|ram~3136_combout  & ((\ram1|ram~1915_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3136_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~2043_q ),
	.datac(\ram1|ram~1915_q ),
	.datad(\ram1|ram~3136_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3137_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3137 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \ram1|ram~1931feeder (
// Equation(s):
// \ram1|ram~1931feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1931feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1931feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1931feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \ram1|ram~1931 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1931 .is_wysiwyg = "true";
defparam \ram1|ram~1931 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \ram1|ram~1803 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1803 .is_wysiwyg = "true";
defparam \ram1|ram~1803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \ram1|ram~1867feeder (
// Equation(s):
// \ram1|ram~1867feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1867feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \ram1|ram~1867 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1867 .is_wysiwyg = "true";
defparam \ram1|ram~1867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \ram1|ram~3133 (
// Equation(s):
// \ram1|ram~3133_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~1867_q ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~1803_q ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1803_q ),
	.datad(\ram1|ram~1867_q ),
	.cin(gnd),
	.combout(\ram1|ram~3133_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3133 .lut_mask = 16'hDC98;
defparam \ram1|ram~3133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \ram1|ram~1995 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1995 .is_wysiwyg = "true";
defparam \ram1|ram~1995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \ram1|ram~3134 (
// Equation(s):
// \ram1|ram~3134_combout  = (\ram1|ram~3133_combout  & (((\ram1|ram~1995_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~3133_combout  & (\ram1|ram~1931_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1931_q ),
	.datab(\ram1|ram~3133_combout ),
	.datac(\ram1|ram~1995_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3134_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3134 .lut_mask = 16'hE2CC;
defparam \ram1|ram~3134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneive_lcell_comb \ram1|ram~1963feeder (
// Equation(s):
// \ram1|ram~1963feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1963feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1963feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1963feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \ram1|ram~1963 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1963feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1963 .is_wysiwyg = "true";
defparam \ram1|ram~1963 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \ram1|ram~2027 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~2027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~2027 .is_wysiwyg = "true";
defparam \ram1|ram~2027 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \ram1|ram~1899feeder (
// Equation(s):
// \ram1|ram~1899feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1899feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1899feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1899feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \ram1|ram~1899 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1899feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1899 .is_wysiwyg = "true";
defparam \ram1|ram~1899 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \ram1|ram~1835 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1835 .is_wysiwyg = "true";
defparam \ram1|ram~1835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \ram1|ram~3131 (
// Equation(s):
// \ram1|ram~3131_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1899_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1835_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1899_q ),
	.datac(\ram1|ram~1835_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3131_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3131 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneive_lcell_comb \ram1|ram~3132 (
// Equation(s):
// \ram1|ram~3132_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3131_combout  & ((\ram1|ram~2027_q ))) # (!\ram1|ram~3131_combout  & (\ram1|ram~1963_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3131_combout ))))

	.dataa(\ram1|ram~1963_q ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~2027_q ),
	.datad(\ram1|ram~3131_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3132_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3132 .lut_mask = 16'hF388;
defparam \ram1|ram~3132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \ram1|ram~3135 (
// Equation(s):
// \ram1|ram~3135_combout  = (\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout ) # ((\ram1|ram~3132_combout )))) # (!\cpu|Mux186~1_combout  & (!\cpu|Mux187~1_combout  & (\ram1|ram~3134_combout )))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3134_combout ),
	.datad(\ram1|ram~3132_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3135_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3135 .lut_mask = 16'hBA98;
defparam \ram1|ram~3135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \ram1|ram~3138 (
// Equation(s):
// \ram1|ram~3138_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3135_combout  & ((\ram1|ram~3137_combout ))) # (!\ram1|ram~3135_combout  & (\ram1|ram~3130_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3135_combout ))))

	.dataa(\ram1|ram~3130_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3137_combout ),
	.datad(\ram1|ram~3135_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3138_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3138 .lut_mask = 16'hF388;
defparam \ram1|ram~3138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneive_lcell_comb \ram1|ram~1211feeder (
// Equation(s):
// \ram1|ram~1211feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1211feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N15
dffeas \ram1|ram~1211 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1211 .is_wysiwyg = "true";
defparam \ram1|ram~1211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \ram1|ram~1195feeder (
// Equation(s):
// \ram1|ram~1195feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1195feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \ram1|ram~1195 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1195 .is_wysiwyg = "true";
defparam \ram1|ram~1195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \ram1|ram~1163feeder (
// Equation(s):
// \ram1|ram~1163feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1163feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \ram1|ram~1163 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1163 .is_wysiwyg = "true";
defparam \ram1|ram~1163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \ram1|ram~1179feeder (
// Equation(s):
// \ram1|ram~1179feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1179feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \ram1|ram~1179 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1179 .is_wysiwyg = "true";
defparam \ram1|ram~1179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \ram1|ram~3118 (
// Equation(s):
// \ram1|ram~3118_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & ((\ram1|ram~1179_q ))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~1163_q ))))

	.dataa(\ram1|ram~1163_q ),
	.datab(\ram1|ram~1179_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3118_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3118 .lut_mask = 16'hFC0A;
defparam \ram1|ram~3118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \ram1|ram~3119 (
// Equation(s):
// \ram1|ram~3119_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3118_combout  & (\ram1|ram~1211_q )) # (!\ram1|ram~3118_combout  & ((\ram1|ram~1195_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3118_combout ))))

	.dataa(\ram1|ram~1211_q ),
	.datab(\ram1|ram~1195_q ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~3118_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3119_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3119 .lut_mask = 16'hAFC0;
defparam \ram1|ram~3119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \ram1|ram~3803 (
// Equation(s):
// \ram1|ram~3803_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3803_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3803 .lut_mask = 16'h00FF;
defparam \ram1|ram~3803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \ram1|ram~1067 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3803_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1067 .is_wysiwyg = "true";
defparam \ram1|ram~1067 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N9
dffeas \ram1|ram~1083 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3515_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1083 .is_wysiwyg = "true";
defparam \ram1|ram~1083 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneive_lcell_comb \ram1|ram~3804 (
// Equation(s):
// \ram1|ram~3804_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3804_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3804 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N31
dffeas \ram1|ram~1051 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3804_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1051 .is_wysiwyg = "true";
defparam \ram1|ram~1051 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N11
dffeas \ram1|ram~1035 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1035 .is_wysiwyg = "true";
defparam \ram1|ram~1035 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \ram1|ram~3122 (
// Equation(s):
// \ram1|ram~3122_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~1051_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~1035_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1051_q ),
	.datac(\ram1|ram~1035_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3122_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3122 .lut_mask = 16'hBB50;
defparam \ram1|ram~3122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \ram1|ram~3123 (
// Equation(s):
// \ram1|ram~3123_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3122_combout  & ((\ram1|ram~1083_q ))) # (!\ram1|ram~3122_combout  & (!\ram1|ram~1067_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3122_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~1067_q ),
	.datac(\ram1|ram~1083_q ),
	.datad(\ram1|ram~3122_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3123_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3123 .lut_mask = 16'hF522;
defparam \ram1|ram~3123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \ram1|ram~1115feeder (
// Equation(s):
// \ram1|ram~1115feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1115feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \ram1|ram~1115 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1115 .is_wysiwyg = "true";
defparam \ram1|ram~1115 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \ram1|ram~1147 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3511_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1147 .is_wysiwyg = "true";
defparam \ram1|ram~1147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \ram1|ram~1131feeder (
// Equation(s):
// \ram1|ram~1131feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1131feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1131feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1131feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \ram1|ram~1131 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1131 .is_wysiwyg = "true";
defparam \ram1|ram~1131 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \ram1|ram~1099 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1099_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1099 .is_wysiwyg = "true";
defparam \ram1|ram~1099 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \ram1|ram~3120 (
// Equation(s):
// \ram1|ram~3120_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1131_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1099_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1131_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1099_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3120_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3120 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \ram1|ram~3121 (
// Equation(s):
// \ram1|ram~3121_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3120_combout  & ((\ram1|ram~1147_q ))) # (!\ram1|ram~3120_combout  & (\ram1|ram~1115_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3120_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~1115_q ),
	.datac(\ram1|ram~1147_q ),
	.datad(\ram1|ram~3120_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3121_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3121 .lut_mask = 16'hF588;
defparam \ram1|ram~3121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \ram1|ram~3124 (
// Equation(s):
// \ram1|ram~3124_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~3121_combout ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~3123_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~3123_combout ),
	.datad(\ram1|ram~3121_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3124_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3124 .lut_mask = 16'hDC98;
defparam \ram1|ram~3124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \ram1|ram~1243feeder (
// Equation(s):
// \ram1|ram~1243feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1243feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1243feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1243feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N27
dffeas \ram1|ram~1243 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1243 .is_wysiwyg = "true";
defparam \ram1|ram~1243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \ram1|ram~1259feeder (
// Equation(s):
// \ram1|ram~1259feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1259feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \ram1|ram~1259 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3517_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1259 .is_wysiwyg = "true";
defparam \ram1|ram~1259 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \ram1|ram~1227 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1227 .is_wysiwyg = "true";
defparam \ram1|ram~1227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \ram1|ram~3125 (
// Equation(s):
// \ram1|ram~3125_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~1259_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~1227_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1259_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~1227_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3125_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3125 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \ram1|ram~1275 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1275 .is_wysiwyg = "true";
defparam \ram1|ram~1275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \ram1|ram~3126 (
// Equation(s):
// \ram1|ram~3126_combout  = (\ram1|ram~3125_combout  & (((\ram1|ram~1275_q ) # (!\cpu|Mux187~1_combout )))) # (!\ram1|ram~3125_combout  & (\ram1|ram~1243_q  & ((\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~1243_q ),
	.datab(\ram1|ram~3125_combout ),
	.datac(\ram1|ram~1275_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3126_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3126 .lut_mask = 16'hE2CC;
defparam \ram1|ram~3126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \ram1|ram~3127 (
// Equation(s):
// \ram1|ram~3127_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3124_combout  & ((\ram1|ram~3126_combout ))) # (!\ram1|ram~3124_combout  & (\ram1|ram~3119_combout )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3124_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~3119_combout ),
	.datac(\ram1|ram~3124_combout ),
	.datad(\ram1|ram~3126_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3127_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3127 .lut_mask = 16'hF858;
defparam \ram1|ram~3127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \ram1|ram~1467feeder (
// Equation(s):
// \ram1|ram~1467feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1467feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1467feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1467feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \ram1|ram~1467 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1467 .is_wysiwyg = "true";
defparam \ram1|ram~1467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \ram1|ram~1403feeder (
// Equation(s):
// \ram1|ram~1403feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1403feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1403feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1403feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \ram1|ram~1403 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1403 .is_wysiwyg = "true";
defparam \ram1|ram~1403 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \ram1|ram~1339 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1339 .is_wysiwyg = "true";
defparam \ram1|ram~1339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \ram1|ram~3115 (
// Equation(s):
// \ram1|ram~3115_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~1403_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~1339_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1403_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~1339_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3115_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3115 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \ram1|ram~1531 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1531 .is_wysiwyg = "true";
defparam \ram1|ram~1531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \ram1|ram~3116 (
// Equation(s):
// \ram1|ram~3116_combout  = (\ram1|ram~3115_combout  & (((\ram1|ram~1531_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~3115_combout  & (\ram1|ram~1467_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~1467_q ),
	.datab(\ram1|ram~3115_combout ),
	.datac(\ram1|ram~1531_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3116_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3116 .lut_mask = 16'hE2CC;
defparam \ram1|ram~3116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \ram1|ram~1435feeder (
// Equation(s):
// \ram1|ram~1435feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1435feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1435feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1435feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \ram1|ram~1435 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1435 .is_wysiwyg = "true";
defparam \ram1|ram~1435 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \ram1|ram~1499 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1499 .is_wysiwyg = "true";
defparam \ram1|ram~1499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \ram1|ram~1371feeder (
// Equation(s):
// \ram1|ram~1371feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1371feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1371feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1371feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \ram1|ram~1371 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1371feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1371 .is_wysiwyg = "true";
defparam \ram1|ram~1371 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \ram1|ram~1307 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1307 .is_wysiwyg = "true";
defparam \ram1|ram~1307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \ram1|ram~3110 (
// Equation(s):
// \ram1|ram~3110_combout  = (\cpu|Mux184~1_combout  & (((\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & (\ram1|ram~1371_q )) # (!\cpu|Mux185~1_combout  & ((\ram1|ram~1307_q )))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1371_q ),
	.datac(\ram1|ram~1307_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3110_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3110 .lut_mask = 16'hEE50;
defparam \ram1|ram~3110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \ram1|ram~3111 (
// Equation(s):
// \ram1|ram~3111_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3110_combout  & ((\ram1|ram~1499_q ))) # (!\ram1|ram~3110_combout  & (\ram1|ram~1435_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3110_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~1435_q ),
	.datac(\ram1|ram~1499_q ),
	.datad(\ram1|ram~3110_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3111_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3111 .lut_mask = 16'hF588;
defparam \ram1|ram~3111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \ram1|ram~1355feeder (
// Equation(s):
// \ram1|ram~1355feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~1355feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1355feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~1355feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \ram1|ram~1355 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1355 .is_wysiwyg = "true";
defparam \ram1|ram~1355 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \ram1|ram~1483 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1483 .is_wysiwyg = "true";
defparam \ram1|ram~1483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_lcell_comb \ram1|ram~1419feeder (
// Equation(s):
// \ram1|ram~1419feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1419feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1419feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1419feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \ram1|ram~1419 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1419 .is_wysiwyg = "true";
defparam \ram1|ram~1419 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \ram1|ram~1291 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1291 .is_wysiwyg = "true";
defparam \ram1|ram~1291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \ram1|ram~3112 (
// Equation(s):
// \ram1|ram~3112_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1419_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1291_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1419_q ),
	.datac(\ram1|ram~1291_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3112_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3112 .lut_mask = 16'hEE50;
defparam \ram1|ram~3112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \ram1|ram~3113 (
// Equation(s):
// \ram1|ram~3113_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3112_combout  & ((\ram1|ram~1483_q ))) # (!\ram1|ram~3112_combout  & (\ram1|ram~1355_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3112_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1355_q ),
	.datac(\ram1|ram~1483_q ),
	.datad(\ram1|ram~3112_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3113_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3113 .lut_mask = 16'hF588;
defparam \ram1|ram~3113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \ram1|ram~3114 (
// Equation(s):
// \ram1|ram~3114_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3111_combout ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((!\cpu|Mux186~1_combout  & \ram1|ram~3113_combout ))))

	.dataa(\ram1|ram~3111_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\cpu|Mux186~1_combout ),
	.datad(\ram1|ram~3113_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3114_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3114 .lut_mask = 16'hCBC8;
defparam \ram1|ram~3114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \ram1|ram~1515feeder (
// Equation(s):
// \ram1|ram~1515feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1515feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1515feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1515feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \ram1|ram~1515 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1515 .is_wysiwyg = "true";
defparam \ram1|ram~1515 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \ram1|ram~1387 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1387 .is_wysiwyg = "true";
defparam \ram1|ram~1387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \ram1|ram~1451feeder (
// Equation(s):
// \ram1|ram~1451feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~1451feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~1451feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~1451feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \ram1|ram~1451 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~1451feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1451 .is_wysiwyg = "true";
defparam \ram1|ram~1451 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \ram1|ram~1323 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1323 .is_wysiwyg = "true";
defparam \ram1|ram~1323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \ram1|ram~3108 (
// Equation(s):
// \ram1|ram~3108_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~1451_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~1323_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1451_q ),
	.datac(\ram1|ram~1323_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3108_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3108 .lut_mask = 16'hEE50;
defparam \ram1|ram~3108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \ram1|ram~3109 (
// Equation(s):
// \ram1|ram~3109_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3108_combout  & (\ram1|ram~1515_q )) # (!\ram1|ram~3108_combout  & ((\ram1|ram~1387_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3108_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~1515_q ),
	.datac(\ram1|ram~1387_q ),
	.datad(\ram1|ram~3108_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3109_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3109 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \ram1|ram~3117 (
// Equation(s):
// \ram1|ram~3117_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3114_combout  & (\ram1|ram~3116_combout )) # (!\ram1|ram~3114_combout  & ((\ram1|ram~3109_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3114_combout ))))

	.dataa(\ram1|ram~3116_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~3114_combout ),
	.datad(\ram1|ram~3109_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3117_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3117 .lut_mask = 16'hBCB0;
defparam \ram1|ram~3117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \ram1|ram~3128 (
// Equation(s):
// \ram1|ram~3128_combout  = (\cpu|Mux183~1_combout  & (((\cpu|Mux182~1_combout ) # (\ram1|ram~3117_combout )))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~3127_combout  & (!\cpu|Mux182~1_combout )))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3127_combout ),
	.datac(\cpu|Mux182~1_combout ),
	.datad(\ram1|ram~3117_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3128_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3128 .lut_mask = 16'hAEA4;
defparam \ram1|ram~3128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \ram1|ram~3139 (
// Equation(s):
// \ram1|ram~3139_combout  = (\cpu|Mux182~1_combout  & ((\ram1|ram~3128_combout  & ((\ram1|ram~3138_combout ))) # (!\ram1|ram~3128_combout  & (\ram1|ram~3107_combout )))) # (!\cpu|Mux182~1_combout  & (((\ram1|ram~3128_combout ))))

	.dataa(\cpu|Mux182~1_combout ),
	.datab(\ram1|ram~3107_combout ),
	.datac(\ram1|ram~3138_combout ),
	.datad(\ram1|ram~3128_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3139_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3139 .lut_mask = 16'hF588;
defparam \ram1|ram~3139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \ram1|ram~219feeder (
// Equation(s):
// \ram1|ram~219feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~219feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~219feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~219feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \ram1|ram~219 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~219 .is_wysiwyg = "true";
defparam \ram1|ram~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \ram1|ram~251 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~251 .is_wysiwyg = "true";
defparam \ram1|ram~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \ram1|ram~235feeder (
// Equation(s):
// \ram1|ram~235feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~235feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \ram1|ram~235 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~235 .is_wysiwyg = "true";
defparam \ram1|ram~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N21
dffeas \ram1|ram~203 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~203 .is_wysiwyg = "true";
defparam \ram1|ram~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \ram1|ram~3083 (
// Equation(s):
// \ram1|ram~3083_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~235_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~203_q )))))

	.dataa(\ram1|ram~235_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~203_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3083_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3083 .lut_mask = 16'hEE30;
defparam \ram1|ram~3083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \ram1|ram~3084 (
// Equation(s):
// \ram1|ram~3084_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3083_combout  & ((\ram1|ram~251_q ))) # (!\ram1|ram~3083_combout  & (\ram1|ram~219_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3083_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~219_q ),
	.datac(\ram1|ram~251_q ),
	.datad(\ram1|ram~3083_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3084_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3084 .lut_mask = 16'hF588;
defparam \ram1|ram~3084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \ram1|ram~187feeder (
// Equation(s):
// \ram1|ram~187feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~187feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \ram1|ram~187 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~187 .is_wysiwyg = "true";
defparam \ram1|ram~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \ram1|ram~171 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~171 .is_wysiwyg = "true";
defparam \ram1|ram~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \ram1|ram~3795 (
// Equation(s):
// \ram1|ram~3795_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3795_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3795 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N27
dffeas \ram1|ram~155 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3795_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~155 .is_wysiwyg = "true";
defparam \ram1|ram~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \ram1|ram~139 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~139 .is_wysiwyg = "true";
defparam \ram1|ram~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \ram1|ram~3076 (
// Equation(s):
// \ram1|ram~3076_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )) # (!\ram1|ram~155_q ))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~139_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\ram1|ram~155_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~139_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3076_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3076 .lut_mask = 16'hCC74;
defparam \ram1|ram~3076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \ram1|ram~3077 (
// Equation(s):
// \ram1|ram~3077_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3076_combout  & (\ram1|ram~187_q )) # (!\ram1|ram~3076_combout  & ((\ram1|ram~171_q ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3076_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~187_q ),
	.datac(\ram1|ram~171_q ),
	.datad(\ram1|ram~3076_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3077_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3077 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \ram1|ram~91feeder (
// Equation(s):
// \ram1|ram~91feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~91feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~91feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~91feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N23
dffeas \ram1|ram~91 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~91 .is_wysiwyg = "true";
defparam \ram1|ram~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \ram1|ram~123 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~123 .is_wysiwyg = "true";
defparam \ram1|ram~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneive_lcell_comb \ram1|ram~107feeder (
// Equation(s):
// \ram1|ram~107feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~107feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N21
dffeas \ram1|ram~107 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~107 .is_wysiwyg = "true";
defparam \ram1|ram~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \ram1|ram~75 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~75 .is_wysiwyg = "true";
defparam \ram1|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \ram1|ram~3078 (
// Equation(s):
// \ram1|ram~3078_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~107_q ) # ((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~75_q  & !\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~107_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~75_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3078_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3078 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \ram1|ram~3079 (
// Equation(s):
// \ram1|ram~3079_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3078_combout  & ((\ram1|ram~123_q ))) # (!\ram1|ram~3078_combout  & (\ram1|ram~91_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3078_combout ))))

	.dataa(\ram1|ram~91_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~123_q ),
	.datad(\ram1|ram~3078_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3079_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3079 .lut_mask = 16'hF388;
defparam \ram1|ram~3079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \ram1|ram~43feeder (
// Equation(s):
// \ram1|ram~43feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~43feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \ram1|ram~43 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~43 .is_wysiwyg = "true";
defparam \ram1|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N3
dffeas \ram1|ram~59 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~59 .is_wysiwyg = "true";
defparam \ram1|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \ram1|ram~27feeder (
// Equation(s):
// \ram1|ram~27feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~27feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \ram1|ram~27 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~27 .is_wysiwyg = "true";
defparam \ram1|ram~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \ram1|ram~11 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~11 .is_wysiwyg = "true";
defparam \ram1|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \ram1|ram~3080 (
// Equation(s):
// \ram1|ram~3080_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~27_q ) # ((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~11_q  & !\cpu|Mux186~1_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~27_q ),
	.datac(\ram1|ram~11_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3080_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3080 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \ram1|ram~3081 (
// Equation(s):
// \ram1|ram~3081_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3080_combout  & ((\ram1|ram~59_q ))) # (!\ram1|ram~3080_combout  & (\ram1|ram~43_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3080_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~43_q ),
	.datac(\ram1|ram~59_q ),
	.datad(\ram1|ram~3080_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3081_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3081 .lut_mask = 16'hF588;
defparam \ram1|ram~3081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \ram1|ram~3082 (
// Equation(s):
// \ram1|ram~3082_combout  = (\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout ) # ((\ram1|ram~3079_combout )))) # (!\cpu|Mux185~1_combout  & (!\cpu|Mux184~1_combout  & ((\ram1|ram~3081_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~3079_combout ),
	.datad(\ram1|ram~3081_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3082_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3082 .lut_mask = 16'hB9A8;
defparam \ram1|ram~3082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \ram1|ram~3085 (
// Equation(s):
// \ram1|ram~3085_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3082_combout  & (\ram1|ram~3084_combout )) # (!\ram1|ram~3082_combout  & ((\ram1|ram~3077_combout ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3082_combout ))))

	.dataa(\ram1|ram~3084_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~3077_combout ),
	.datad(\ram1|ram~3082_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3085_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3085 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \ram1|ram~3792 (
// Equation(s):
// \ram1|ram~3792_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3792_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3792 .lut_mask = 16'h00FF;
defparam \ram1|ram~3792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N13
dffeas \ram1|ram~603 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3792_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3424_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~603 .is_wysiwyg = "true";
defparam \ram1|ram~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N15
dffeas \ram1|ram~587 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~587 .is_wysiwyg = "true";
defparam \ram1|ram~587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \ram1|ram~3066 (
// Equation(s):
// \ram1|ram~3066_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (!\ram1|ram~603_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~587_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~603_q ),
	.datac(\ram1|ram~587_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3066_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3066 .lut_mask = 16'hBB50;
defparam \ram1|ram~3066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N21
dffeas \ram1|ram~619 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~619 .is_wysiwyg = "true";
defparam \ram1|ram~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneive_lcell_comb \ram1|ram~3793 (
// Equation(s):
// \ram1|ram~3793_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3793_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3793 .lut_mask = 16'h00FF;
defparam \ram1|ram~3793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N7
dffeas \ram1|ram~635 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3793_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3426_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~635 .is_wysiwyg = "true";
defparam \ram1|ram~635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \ram1|ram~3067 (
// Equation(s):
// \ram1|ram~3067_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3066_combout  & ((!\ram1|ram~635_q ))) # (!\ram1|ram~3066_combout  & (\ram1|ram~619_q )))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~3066_combout ))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3066_combout ),
	.datac(\ram1|ram~619_q ),
	.datad(\ram1|ram~635_q ),
	.cin(gnd),
	.combout(\ram1|ram~3067_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3067 .lut_mask = 16'h64EC;
defparam \ram1|ram~3067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N28
cycloneive_lcell_comb \ram1|ram~747feeder (
// Equation(s):
// \ram1|ram~747feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~747feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~747feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~747feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \ram1|ram~747 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~747 .is_wysiwyg = "true";
defparam \ram1|ram~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N17
dffeas \ram1|ram~763 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~763 .is_wysiwyg = "true";
defparam \ram1|ram~763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N28
cycloneive_lcell_comb \ram1|ram~731feeder (
// Equation(s):
// \ram1|ram~731feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~731feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~731feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~731feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N29
dffeas \ram1|ram~731 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~731 .is_wysiwyg = "true";
defparam \ram1|ram~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N11
dffeas \ram1|ram~715 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~715 .is_wysiwyg = "true";
defparam \ram1|ram~715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N10
cycloneive_lcell_comb \ram1|ram~3073 (
// Equation(s):
// \ram1|ram~3073_combout  = (\cpu|Mux186~1_combout  & (((\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~731_q )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~715_q )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~731_q ),
	.datac(\ram1|ram~715_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3073_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3073 .lut_mask = 16'hEE50;
defparam \ram1|ram~3073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N16
cycloneive_lcell_comb \ram1|ram~3074 (
// Equation(s):
// \ram1|ram~3074_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3073_combout  & ((\ram1|ram~763_q ))) # (!\ram1|ram~3073_combout  & (\ram1|ram~747_q )))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3073_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~747_q ),
	.datac(\ram1|ram~763_q ),
	.datad(\ram1|ram~3073_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3074_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3074 .lut_mask = 16'hF588;
defparam \ram1|ram~3074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \ram1|ram~539feeder (
// Equation(s):
// \ram1|ram~539feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~539feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~539feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~539feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \ram1|ram~539 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~539feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~539 .is_wysiwyg = "true";
defparam \ram1|ram~539 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \ram1|ram~571 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~571 .is_wysiwyg = "true";
defparam \ram1|ram~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \ram1|ram~3794 (
// Equation(s):
// \ram1|ram~3794_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3794_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3794 .lut_mask = 16'h00FF;
defparam \ram1|ram~3794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \ram1|ram~523 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3794_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~523 .is_wysiwyg = "true";
defparam \ram1|ram~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N3
dffeas \ram1|ram~555 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~555 .is_wysiwyg = "true";
defparam \ram1|ram~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \ram1|ram~3070 (
// Equation(s):
// \ram1|ram~3070_combout  = (\cpu|Mux186~1_combout  & (((\ram1|ram~555_q ) # (\cpu|Mux187~1_combout )))) # (!\cpu|Mux186~1_combout  & (!\ram1|ram~523_q  & ((!\cpu|Mux187~1_combout ))))

	.dataa(\ram1|ram~523_q ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~555_q ),
	.datad(\cpu|Mux187~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3070_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3070 .lut_mask = 16'hCCD1;
defparam \ram1|ram~3070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \ram1|ram~3071 (
// Equation(s):
// \ram1|ram~3071_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3070_combout  & ((\ram1|ram~571_q ))) # (!\ram1|ram~3070_combout  & (\ram1|ram~539_q )))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3070_combout ))))

	.dataa(\ram1|ram~539_q ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~571_q ),
	.datad(\ram1|ram~3070_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3071_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3071 .lut_mask = 16'hF388;
defparam \ram1|ram~3071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \ram1|ram~683feeder (
// Equation(s):
// \ram1|ram~683feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~683feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~683feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~683feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \ram1|ram~683 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~683feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3428_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~683 .is_wysiwyg = "true";
defparam \ram1|ram~683 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N15
dffeas \ram1|ram~651 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~651 .is_wysiwyg = "true";
defparam \ram1|ram~651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N14
cycloneive_lcell_comb \ram1|ram~3068 (
// Equation(s):
// \ram1|ram~3068_combout  = (\cpu|Mux187~1_combout  & (((\cpu|Mux186~1_combout )))) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & (\ram1|ram~683_q )) # (!\cpu|Mux186~1_combout  & ((\ram1|ram~651_q )))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~683_q ),
	.datac(\ram1|ram~651_q ),
	.datad(\cpu|Mux186~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3068_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3068 .lut_mask = 16'hEE50;
defparam \ram1|ram~3068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N1
dffeas \ram1|ram~699 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3430_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~699 .is_wysiwyg = "true";
defparam \ram1|ram~699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneive_lcell_comb \ram1|ram~667feeder (
// Equation(s):
// \ram1|ram~667feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~667feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~667feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~667feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N9
dffeas \ram1|ram~667 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~667 .is_wysiwyg = "true";
defparam \ram1|ram~667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneive_lcell_comb \ram1|ram~3069 (
// Equation(s):
// \ram1|ram~3069_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3068_combout  & (\ram1|ram~699_q )) # (!\ram1|ram~3068_combout  & ((\ram1|ram~667_q ))))) # (!\cpu|Mux187~1_combout  & (\ram1|ram~3068_combout ))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\ram1|ram~3068_combout ),
	.datac(\ram1|ram~699_q ),
	.datad(\ram1|ram~667_q ),
	.cin(gnd),
	.combout(\ram1|ram~3069_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3069 .lut_mask = 16'hE6C4;
defparam \ram1|ram~3069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \ram1|ram~3072 (
// Equation(s):
// \ram1|ram~3072_combout  = (\cpu|Mux185~1_combout  & (\cpu|Mux184~1_combout )) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~3069_combout ))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~3071_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\cpu|Mux184~1_combout ),
	.datac(\ram1|ram~3071_combout ),
	.datad(\ram1|ram~3069_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3072_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3072 .lut_mask = 16'hDC98;
defparam \ram1|ram~3072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \ram1|ram~3075 (
// Equation(s):
// \ram1|ram~3075_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3072_combout  & ((\ram1|ram~3074_combout ))) # (!\ram1|ram~3072_combout  & (\ram1|ram~3067_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3072_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~3067_combout ),
	.datac(\ram1|ram~3074_combout ),
	.datad(\ram1|ram~3072_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3075_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3075 .lut_mask = 16'hF588;
defparam \ram1|ram~3075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \ram1|ram~3086 (
// Equation(s):
// \ram1|ram~3086_combout  = (\cpu|Mux183~1_combout  & (\cpu|Mux182~1_combout )) # (!\cpu|Mux183~1_combout  & ((\cpu|Mux182~1_combout  & ((\ram1|ram~3075_combout ))) # (!\cpu|Mux182~1_combout  & (\ram1|ram~3085_combout ))))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\ram1|ram~3085_combout ),
	.datad(\ram1|ram~3075_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3086_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3086 .lut_mask = 16'hDC98;
defparam \ram1|ram~3086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \ram1|ram~3802 (
// Equation(s):
// \ram1|ram~3802_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3802_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3802 .lut_mask = 16'h00FF;
defparam \ram1|ram~3802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N1
dffeas \ram1|ram~1019 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3802_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1019 .is_wysiwyg = "true";
defparam \ram1|ram~1019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneive_lcell_comb \ram1|ram~3801 (
// Equation(s):
// \ram1|ram~3801_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3801_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3801 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N29
dffeas \ram1|ram~891 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3801_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~891 .is_wysiwyg = "true";
defparam \ram1|ram~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneive_lcell_comb \ram1|ram~827feeder (
// Equation(s):
// \ram1|ram~827feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~827feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~827feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~827feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N5
dffeas \ram1|ram~827 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~827 .is_wysiwyg = "true";
defparam \ram1|ram~827 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N11
dffeas \ram1|ram~955 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~955 .is_wysiwyg = "true";
defparam \ram1|ram~955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneive_lcell_comb \ram1|ram~3094 (
// Equation(s):
// \ram1|ram~3094_combout  = (\cpu|Mux184~1_combout  & (((\ram1|ram~955_q ) # (\cpu|Mux185~1_combout )))) # (!\cpu|Mux184~1_combout  & (\ram1|ram~827_q  & ((!\cpu|Mux185~1_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~827_q ),
	.datac(\ram1|ram~955_q ),
	.datad(\cpu|Mux185~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3094_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3094 .lut_mask = 16'hAAE4;
defparam \ram1|ram~3094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \ram1|ram~3095 (
// Equation(s):
// \ram1|ram~3095_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3094_combout  & (!\ram1|ram~1019_q )) # (!\ram1|ram~3094_combout  & ((!\ram1|ram~891_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3094_combout ))))

	.dataa(\ram1|ram~1019_q ),
	.datab(\ram1|ram~891_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~3094_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3095_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3095 .lut_mask = 16'h5F30;
defparam \ram1|ram~3095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \ram1|ram~3798 (
// Equation(s):
// \ram1|ram~3798_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3798_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3798 .lut_mask = 16'h00FF;
defparam \ram1|ram~3798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N31
dffeas \ram1|ram~987 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3798_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~987 .is_wysiwyg = "true";
defparam \ram1|ram~987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \ram1|ram~3796 (
// Equation(s):
// \ram1|ram~3796_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3796_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3796 .lut_mask = 16'h00FF;
defparam \ram1|ram~3796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \ram1|ram~859 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3796_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~859 .is_wysiwyg = "true";
defparam \ram1|ram~859 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \ram1|ram~3797 (
// Equation(s):
// \ram1|ram~3797_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3797_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3797 .lut_mask = 16'h00FF;
defparam \ram1|ram~3797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N7
dffeas \ram1|ram~795 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3797_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~795 .is_wysiwyg = "true";
defparam \ram1|ram~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N9
dffeas \ram1|ram~923 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~923 .is_wysiwyg = "true";
defparam \ram1|ram~923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneive_lcell_comb \ram1|ram~3087 (
// Equation(s):
// \ram1|ram~3087_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & ((\ram1|ram~923_q ))) # (!\cpu|Mux184~1_combout  & (!\ram1|ram~795_q ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~795_q ),
	.datac(\ram1|ram~923_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3087_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3087 .lut_mask = 16'hFA11;
defparam \ram1|ram~3087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \ram1|ram~3088 (
// Equation(s):
// \ram1|ram~3088_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3087_combout  & (!\ram1|ram~987_q )) # (!\ram1|ram~3087_combout  & ((!\ram1|ram~859_q ))))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3087_combout ))))

	.dataa(\ram1|ram~987_q ),
	.datab(\ram1|ram~859_q ),
	.datac(\cpu|Mux185~1_combout ),
	.datad(\ram1|ram~3087_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3088_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3088 .lut_mask = 16'h5F30;
defparam \ram1|ram~3088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneive_lcell_comb \ram1|ram~907feeder (
// Equation(s):
// \ram1|ram~907feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~907feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~907feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~907feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N9
dffeas \ram1|ram~907 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~907 .is_wysiwyg = "true";
defparam \ram1|ram~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N1
dffeas \ram1|ram~971 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~971 .is_wysiwyg = "true";
defparam \ram1|ram~971 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N19
dffeas \ram1|ram~779 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~779 .is_wysiwyg = "true";
defparam \ram1|ram~779 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \ram1|ram~843feeder (
// Equation(s):
// \ram1|ram~843feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~843feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~843feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~843feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N9
dffeas \ram1|ram~843 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~843 .is_wysiwyg = "true";
defparam \ram1|ram~843 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \ram1|ram~3091 (
// Equation(s):
// \ram1|ram~3091_combout  = (\cpu|Mux184~1_combout  & (\cpu|Mux185~1_combout )) # (!\cpu|Mux184~1_combout  & ((\cpu|Mux185~1_combout  & ((\ram1|ram~843_q ))) # (!\cpu|Mux185~1_combout  & (\ram1|ram~779_q ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~779_q ),
	.datad(\ram1|ram~843_q ),
	.cin(gnd),
	.combout(\ram1|ram~3091_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3091 .lut_mask = 16'hDC98;
defparam \ram1|ram~3091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \ram1|ram~3092 (
// Equation(s):
// \ram1|ram~3092_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3091_combout  & ((\ram1|ram~971_q ))) # (!\ram1|ram~3091_combout  & (\ram1|ram~907_q )))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3091_combout ))))

	.dataa(\cpu|Mux184~1_combout ),
	.datab(\ram1|ram~907_q ),
	.datac(\ram1|ram~971_q ),
	.datad(\ram1|ram~3091_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3092_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3092 .lut_mask = 16'hF588;
defparam \ram1|ram~3092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \ram1|ram~3800 (
// Equation(s):
// \ram1|ram~3800_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3800_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3800 .lut_mask = 16'h00FF;
defparam \ram1|ram~3800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N11
dffeas \ram1|ram~1003 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3800_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~1003 .is_wysiwyg = "true";
defparam \ram1|ram~1003 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \ram1|ram~3799 (
// Equation(s):
// \ram1|ram~3799_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3799_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3799 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N29
dffeas \ram1|ram~939 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3799_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~939 .is_wysiwyg = "true";
defparam \ram1|ram~939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \ram1|ram~875feeder (
// Equation(s):
// \ram1|ram~875feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~875feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~875feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~875feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \ram1|ram~875 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~875feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~875 .is_wysiwyg = "true";
defparam \ram1|ram~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N11
dffeas \ram1|ram~811 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~811 .is_wysiwyg = "true";
defparam \ram1|ram~811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \ram1|ram~3089 (
// Equation(s):
// \ram1|ram~3089_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~875_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~811_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~875_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~811_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3089_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3089 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \ram1|ram~3090 (
// Equation(s):
// \ram1|ram~3090_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3089_combout  & (!\ram1|ram~1003_q )) # (!\ram1|ram~3089_combout  & ((!\ram1|ram~939_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3089_combout ))))

	.dataa(\ram1|ram~1003_q ),
	.datab(\ram1|ram~939_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~3089_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3090_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3090 .lut_mask = 16'h5F30;
defparam \ram1|ram~3090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \ram1|ram~3093 (
// Equation(s):
// \ram1|ram~3093_combout  = (\cpu|Mux187~1_combout  & (\cpu|Mux186~1_combout )) # (!\cpu|Mux187~1_combout  & ((\cpu|Mux186~1_combout  & ((\ram1|ram~3090_combout ))) # (!\cpu|Mux186~1_combout  & (\ram1|ram~3092_combout ))))

	.dataa(\cpu|Mux187~1_combout ),
	.datab(\cpu|Mux186~1_combout ),
	.datac(\ram1|ram~3092_combout ),
	.datad(\ram1|ram~3090_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3093_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3093 .lut_mask = 16'hDC98;
defparam \ram1|ram~3093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \ram1|ram~3096 (
// Equation(s):
// \ram1|ram~3096_combout  = (\cpu|Mux187~1_combout  & ((\ram1|ram~3093_combout  & (\ram1|ram~3095_combout )) # (!\ram1|ram~3093_combout  & ((\ram1|ram~3088_combout ))))) # (!\cpu|Mux187~1_combout  & (((\ram1|ram~3093_combout ))))

	.dataa(\ram1|ram~3095_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3088_combout ),
	.datad(\ram1|ram~3093_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3096_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3096 .lut_mask = 16'hBBC0;
defparam \ram1|ram~3096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \ram1|ram~507feeder (
// Equation(s):
// \ram1|ram~507feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~507feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~507feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~507feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \ram1|ram~507 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3422_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~507 .is_wysiwyg = "true";
defparam \ram1|ram~507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \ram1|ram~443feeder (
// Equation(s):
// \ram1|ram~443feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~443feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \ram1|ram~443 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3416_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~443 .is_wysiwyg = "true";
defparam \ram1|ram~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \ram1|ram~379feeder (
// Equation(s):
// \ram1|ram~379feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~379feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~379feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~379feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \ram1|ram~379 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3418_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~379 .is_wysiwyg = "true";
defparam \ram1|ram~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \ram1|ram~315 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3420_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~315 .is_wysiwyg = "true";
defparam \ram1|ram~315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \ram1|ram~3063 (
// Equation(s):
// \ram1|ram~3063_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~379_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~315_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~379_q ),
	.datac(\ram1|ram~315_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3063_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3063 .lut_mask = 16'hAAD8;
defparam \ram1|ram~3063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \ram1|ram~3064 (
// Equation(s):
// \ram1|ram~3064_combout  = (\cpu|Mux184~1_combout  & ((\ram1|ram~3063_combout  & (\ram1|ram~507_q )) # (!\ram1|ram~3063_combout  & ((\ram1|ram~443_q ))))) # (!\cpu|Mux184~1_combout  & (((\ram1|ram~3063_combout ))))

	.dataa(\ram1|ram~507_q ),
	.datab(\ram1|ram~443_q ),
	.datac(\cpu|Mux184~1_combout ),
	.datad(\ram1|ram~3063_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3064_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3064 .lut_mask = 16'hAFC0;
defparam \ram1|ram~3064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \ram1|ram~363feeder (
// Equation(s):
// \ram1|ram~363feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~363feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~363feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~363feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \ram1|ram~363 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~363 .is_wysiwyg = "true";
defparam \ram1|ram~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \ram1|ram~3791 (
// Equation(s):
// \ram1|ram~3791_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3791_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3791 .lut_mask = 16'h00FF;
defparam \ram1|ram~3791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \ram1|ram~491 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3791_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~491 .is_wysiwyg = "true";
defparam \ram1|ram~491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \ram1|ram~3790 (
// Equation(s):
// \ram1|ram~3790_combout  = !\cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~3790_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3790 .lut_mask = 16'h0F0F;
defparam \ram1|ram~3790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \ram1|ram~427 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~3790_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~427 .is_wysiwyg = "true";
defparam \ram1|ram~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \ram1|ram~299 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~299 .is_wysiwyg = "true";
defparam \ram1|ram~299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \ram1|ram~3056 (
// Equation(s):
// \ram1|ram~3056_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (!\ram1|ram~427_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~299_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~427_q ),
	.datac(\ram1|ram~299_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3056_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3056 .lut_mask = 16'hBB50;
defparam \ram1|ram~3056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N26
cycloneive_lcell_comb \ram1|ram~3057 (
// Equation(s):
// \ram1|ram~3057_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3056_combout  & ((!\ram1|ram~491_q ))) # (!\ram1|ram~3056_combout  & (\ram1|ram~363_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3056_combout ))))

	.dataa(\ram1|ram~363_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~491_q ),
	.datad(\ram1|ram~3056_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3057_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3057 .lut_mask = 16'h3F88;
defparam \ram1|ram~3057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \ram1|ram~411feeder (
// Equation(s):
// \ram1|ram~411feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~411feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~411feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~411feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \ram1|ram~411 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~411 .is_wysiwyg = "true";
defparam \ram1|ram~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \ram1|ram~475feeder (
// Equation(s):
// \ram1|ram~475feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~475feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~475feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~475feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \ram1|ram~475 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~475feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~475 .is_wysiwyg = "true";
defparam \ram1|ram~475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \ram1|ram~347feeder (
// Equation(s):
// \ram1|ram~347feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~347feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~347feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~347feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \ram1|ram~347 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~347 .is_wysiwyg = "true";
defparam \ram1|ram~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \ram1|ram~283 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~283 .is_wysiwyg = "true";
defparam \ram1|ram~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \ram1|ram~3058 (
// Equation(s):
// \ram1|ram~3058_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~347_q ) # ((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~283_q  & !\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~347_q ),
	.datab(\cpu|Mux185~1_combout ),
	.datac(\ram1|ram~283_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3058_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3058 .lut_mask = 16'hCCB8;
defparam \ram1|ram~3058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N4
cycloneive_lcell_comb \ram1|ram~3059 (
// Equation(s):
// \ram1|ram~3059_combout  = (\ram1|ram~3058_combout  & (((\ram1|ram~475_q ) # (!\cpu|Mux184~1_combout )))) # (!\ram1|ram~3058_combout  & (\ram1|ram~411_q  & ((\cpu|Mux184~1_combout ))))

	.dataa(\ram1|ram~411_q ),
	.datab(\ram1|ram~475_q ),
	.datac(\ram1|ram~3058_combout ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3059_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3059 .lut_mask = 16'hCAF0;
defparam \ram1|ram~3059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneive_lcell_comb \ram1|ram~331feeder (
// Equation(s):
// \ram1|ram~331feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~331feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~331feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~331feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N9
dffeas \ram1|ram~331 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~331 .is_wysiwyg = "true";
defparam \ram1|ram~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N31
dffeas \ram1|ram~459 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3414_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~459 .is_wysiwyg = "true";
defparam \ram1|ram~459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \ram1|ram~395feeder (
// Equation(s):
// \ram1|ram~395feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux192~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram1|ram~395feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~395feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~395feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N1
dffeas \ram1|ram~395 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\ram1|ram~395feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~3410_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~395 .is_wysiwyg = "true";
defparam \ram1|ram~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N23
dffeas \ram1|ram~267 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux192~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~3412_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|ram~267 .is_wysiwyg = "true";
defparam \ram1|ram~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \ram1|ram~3060 (
// Equation(s):
// \ram1|ram~3060_combout  = (\cpu|Mux185~1_combout  & (((\cpu|Mux184~1_combout )))) # (!\cpu|Mux185~1_combout  & ((\cpu|Mux184~1_combout  & (\ram1|ram~395_q )) # (!\cpu|Mux184~1_combout  & ((\ram1|ram~267_q )))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~395_q ),
	.datac(\ram1|ram~267_q ),
	.datad(\cpu|Mux184~1_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3060_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3060 .lut_mask = 16'hEE50;
defparam \ram1|ram~3060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \ram1|ram~3061 (
// Equation(s):
// \ram1|ram~3061_combout  = (\cpu|Mux185~1_combout  & ((\ram1|ram~3060_combout  & ((\ram1|ram~459_q ))) # (!\ram1|ram~3060_combout  & (\ram1|ram~331_q )))) # (!\cpu|Mux185~1_combout  & (((\ram1|ram~3060_combout ))))

	.dataa(\cpu|Mux185~1_combout ),
	.datab(\ram1|ram~331_q ),
	.datac(\ram1|ram~459_q ),
	.datad(\ram1|ram~3060_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3061_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3061 .lut_mask = 16'hF588;
defparam \ram1|ram~3061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N18
cycloneive_lcell_comb \ram1|ram~3062 (
// Equation(s):
// \ram1|ram~3062_combout  = (\cpu|Mux186~1_combout  & (\cpu|Mux187~1_combout )) # (!\cpu|Mux186~1_combout  & ((\cpu|Mux187~1_combout  & (\ram1|ram~3059_combout )) # (!\cpu|Mux187~1_combout  & ((\ram1|ram~3061_combout )))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\cpu|Mux187~1_combout ),
	.datac(\ram1|ram~3059_combout ),
	.datad(\ram1|ram~3061_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3062_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3062 .lut_mask = 16'hD9C8;
defparam \ram1|ram~3062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
cycloneive_lcell_comb \ram1|ram~3065 (
// Equation(s):
// \ram1|ram~3065_combout  = (\cpu|Mux186~1_combout  & ((\ram1|ram~3062_combout  & (\ram1|ram~3064_combout )) # (!\ram1|ram~3062_combout  & ((\ram1|ram~3057_combout ))))) # (!\cpu|Mux186~1_combout  & (((\ram1|ram~3062_combout ))))

	.dataa(\cpu|Mux186~1_combout ),
	.datab(\ram1|ram~3064_combout ),
	.datac(\ram1|ram~3057_combout ),
	.datad(\ram1|ram~3062_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3065_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3065 .lut_mask = 16'hDDA0;
defparam \ram1|ram~3065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \ram1|ram~3097 (
// Equation(s):
// \ram1|ram~3097_combout  = (\cpu|Mux183~1_combout  & ((\ram1|ram~3086_combout  & (\ram1|ram~3096_combout )) # (!\ram1|ram~3086_combout  & ((\ram1|ram~3065_combout ))))) # (!\cpu|Mux183~1_combout  & (\ram1|ram~3086_combout ))

	.dataa(\cpu|Mux183~1_combout ),
	.datab(\ram1|ram~3086_combout ),
	.datac(\ram1|ram~3096_combout ),
	.datad(\ram1|ram~3065_combout ),
	.cin(gnd),
	.combout(\ram1|ram~3097_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3097 .lut_mask = 16'hE6C4;
defparam \ram1|ram~3097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \data_in[11]~28 (
// Equation(s):
// \data_in[11]~28_combout  = (\data_in[4]~6_combout  & ((\ram1|ram~3139_combout ) # ((\data_in[4]~40_combout  & \ram1|ram~3097_combout )))) # (!\data_in[4]~6_combout  & (\data_in[4]~40_combout  & ((\ram1|ram~3097_combout ))))

	.dataa(\data_in[4]~6_combout ),
	.datab(\data_in[4]~40_combout ),
	.datac(\ram1|ram~3139_combout ),
	.datad(\ram1|ram~3097_combout ),
	.cin(gnd),
	.combout(\data_in[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[11]~28 .lut_mask = 16'hECA0;
defparam \data_in[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \cpu|ir[11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_in[11]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ir [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ir[11] .is_wysiwyg = "true";
defparam \cpu|ir[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \cpu|Mux231~3 (
// Equation(s):
// \cpu|Mux231~3_combout  = (\cpu|ir [11] & (((\cpu|Mux231~1_combout  & \cpu|ir [6])) # (!\cpu|Mux231~2_combout )))

	.dataa(\cpu|ir [11]),
	.datab(\cpu|Mux231~1_combout ),
	.datac(\cpu|Mux231~2_combout ),
	.datad(\cpu|ir [6]),
	.cin(gnd),
	.combout(\cpu|Mux231~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux231~3 .lut_mask = 16'h8A0A;
defparam \cpu|Mux231~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \cpu|Mux222~1 (
// Equation(s):
// \cpu|Mux222~1_combout  = (\cpu|Mux231~2_combout  & (!\cpu|ir [11] & ((\cpu|Mux162~4_combout ) # (\cpu|Mux146~4_combout )))) # (!\cpu|Mux231~2_combout  & ((\cpu|ir [11]) # ((\cpu|Mux162~4_combout  & \cpu|Mux146~4_combout ))))

	.dataa(\cpu|Mux162~4_combout ),
	.datab(\cpu|Mux231~2_combout ),
	.datac(\cpu|ir [11]),
	.datad(\cpu|Mux146~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux222~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux222~1 .lut_mask = 16'h3E38;
defparam \cpu|Mux222~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \cpu|Mux222~0 (
// Equation(s):
// \cpu|Mux222~0_combout  = (!\cpu|ir [9] & (\cpu|Mux146~4_combout  $ (\cpu|Mux162~4_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux146~4_combout ),
	.datac(\cpu|Mux162~4_combout ),
	.datad(\cpu|ir [9]),
	.cin(gnd),
	.combout(\cpu|Mux222~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux222~0 .lut_mask = 16'h003C;
defparam \cpu|Mux222~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \cpu|Mux222~2 (
// Equation(s):
// \cpu|Mux222~2_combout  = (\cpu|Mux231~3_combout  & ((\cpu|Mux222~1_combout  & ((\cpu|Mux222~0_combout ))) # (!\cpu|Mux222~1_combout  & (\cpu|Mux146~4_combout )))) # (!\cpu|Mux231~3_combout  & (((\cpu|Mux222~1_combout ))))

	.dataa(\cpu|Mux231~3_combout ),
	.datab(\cpu|Mux146~4_combout ),
	.datac(\cpu|Mux222~1_combout ),
	.datad(\cpu|Mux222~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux222~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux222~2 .lut_mask = 16'hF858;
defparam \cpu|Mux222~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \cpu|regbank[6][0]~31 (
// Equation(s):
// \cpu|regbank[6][0]~31_combout  = (!\cpu|Mux226~3_combout  & (!\cpu|Mux223~3_combout  & (!\cpu|Mux228~3_combout  & !\cpu|Mux230~3_combout )))

	.dataa(\cpu|Mux226~3_combout ),
	.datab(\cpu|Mux223~3_combout ),
	.datac(\cpu|Mux228~3_combout ),
	.datad(\cpu|Mux230~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~31 .lut_mask = 16'h0001;
defparam \cpu|regbank[6][0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \cpu|regbank[6][0]~42 (
// Equation(s):
// \cpu|regbank[6][0]~42_combout  = (\cpu|regbank[6][0]~31_combout  & ((\cpu|Mux231~6_combout  & ((!\cpu|Add4~63_combout ))) # (!\cpu|Mux231~6_combout  & (!\cpu|Mux222~2_combout ))))

	.dataa(\cpu|Mux222~2_combout ),
	.datab(\cpu|Mux231~6_combout ),
	.datac(\cpu|Add4~63_combout ),
	.datad(\cpu|regbank[6][0]~31_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~42 .lut_mask = 16'h1D00;
defparam \cpu|regbank[6][0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \cpu|regbank[6][0]~36 (
// Equation(s):
// \cpu|regbank[6][0]~36_combout  = (\cpu|state [0] & (\cpu|state [1] & (\cpu|state [2] & !\cpu|state [3])))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~36 .lut_mask = 16'h0080;
defparam \cpu|regbank[6][0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \cpu|regbank[6][0]~37 (
// Equation(s):
// \cpu|regbank[6][0]~37_combout  = (!\cpu|Mux232~3_combout  & (\cpu|regbank[6][0]~36_combout  & (!\cpu|Mux233~3_combout  & !\cpu|Mux235~11_combout )))

	.dataa(\cpu|Mux232~3_combout ),
	.datab(\cpu|regbank[6][0]~36_combout ),
	.datac(\cpu|Mux233~3_combout ),
	.datad(\cpu|Mux235~11_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~37 .lut_mask = 16'h0004;
defparam \cpu|regbank[6][0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \cpu|regbank[6][0]~35 (
// Equation(s):
// \cpu|regbank[6][0]~35_combout  = (!\cpu|Mux229~3_combout  & (!\cpu|Mux231~7_combout  & (!\cpu|Mux227~3_combout  & !\cpu|Mux234~3_combout )))

	.dataa(\cpu|Mux229~3_combout ),
	.datab(\cpu|Mux231~7_combout ),
	.datac(\cpu|Mux227~3_combout ),
	.datad(\cpu|Mux234~3_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~35 .lut_mask = 16'h0001;
defparam \cpu|regbank[6][0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \cpu|regbank[6][0]~38 (
// Equation(s):
// \cpu|regbank[6][0]~38_combout  = (!\cpu|Mux224~3_combout  & (!\cpu|Mux225~3_combout  & (\cpu|regbank[6][0]~37_combout  & \cpu|regbank[6][0]~35_combout )))

	.dataa(\cpu|Mux224~3_combout ),
	.datab(\cpu|Mux225~3_combout ),
	.datac(\cpu|regbank[6][0]~37_combout ),
	.datad(\cpu|regbank[6][0]~35_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~38 .lut_mask = 16'h1000;
defparam \cpu|regbank[6][0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \cpu|regbank[6][0]~43 (
// Equation(s):
// \cpu|regbank[6][0]~43_combout  = (\cpu|regbank[6][0]~38_combout  & ((\cpu|Mux231~6_combout  & (!\cpu|Add4~65_combout )) # (!\cpu|Mux231~6_combout  & ((!\cpu|Mux221~2_combout )))))

	.dataa(\cpu|Mux231~6_combout ),
	.datab(\cpu|Add4~65_combout ),
	.datac(\cpu|Mux221~2_combout ),
	.datad(\cpu|regbank[6][0]~38_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~43 .lut_mask = 16'h2700;
defparam \cpu|regbank[6][0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \cpu|regbank~24 (
// Equation(s):
// \cpu|regbank~24_combout  = (!\cpu|ir [0] & (\cpu|ir [2] & \cpu|ir [1]))

	.dataa(gnd),
	.datab(\cpu|ir [0]),
	.datac(\cpu|ir [2]),
	.datad(\cpu|ir [1]),
	.cin(gnd),
	.combout(\cpu|regbank~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank~24 .lut_mask = 16'h3000;
defparam \cpu|regbank~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \cpu|regbank~32 (
// Equation(s):
// \cpu|regbank~32_combout  = (\cpu|regbank~24_combout  & ((\data_in[0]~39_combout ))) # (!\cpu|regbank~24_combout  & (\cpu|regbank[6][0]~q ))

	.dataa(gnd),
	.datab(\cpu|regbank[6][0]~q ),
	.datac(\data_in[0]~39_combout ),
	.datad(\cpu|regbank~24_combout ),
	.cin(gnd),
	.combout(\cpu|regbank~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank~32 .lut_mask = 16'hF0CC;
defparam \cpu|regbank~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \cpu|Mux47~0 (
// Equation(s):
// \cpu|Mux47~0_combout  = (\cpu|state [0] & ((\cpu|state [3]) # (\cpu|state [1] $ (\cpu|state [2])))) # (!\cpu|state [0] & ((\cpu|state [1] & ((\cpu|state [2]) # (\cpu|state [3]))) # (!\cpu|state [1] & ((!\cpu|state [3]) # (!\cpu|state [2])))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~0 .lut_mask = 16'hEF79;
defparam \cpu|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \cpu|regbank[6][0]~33 (
// Equation(s):
// \cpu|regbank[6][0]~33_combout  = (\cpu|state [2] & (!\cpu|state [0] & (!\cpu|state [1] & \cpu|state [3]))) # (!\cpu|state [2] & (!\cpu|state [3] & (\cpu|state [0] $ (\cpu|state [1]))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~33 .lut_mask = 16'h1006;
defparam \cpu|regbank[6][0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \cpu|regbank[6][0]~34 (
// Equation(s):
// \cpu|regbank[6][0]~34_combout  = (\cpu|Mux47~0_combout  & (((\cpu|regbank[6][0]~q )))) # (!\cpu|Mux47~0_combout  & (\cpu|regbank~32_combout  & (\cpu|regbank[6][0]~33_combout )))

	.dataa(\cpu|regbank~32_combout ),
	.datab(\cpu|Mux47~0_combout ),
	.datac(\cpu|regbank[6][0]~33_combout ),
	.datad(\cpu|regbank[6][0]~q ),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~34 .lut_mask = 16'hEC20;
defparam \cpu|regbank[6][0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \cpu|regbank[6][0]~39 (
// Equation(s):
// \cpu|regbank[6][0]~39_combout  = (\cpu|regbank[6][0]~34_combout ) # ((\cpu|regbank[6][0]~42_combout  & (\cpu|regbank[6][0]~43_combout  & !\cpu|Mux220~3_combout )))

	.dataa(\cpu|regbank[6][0]~42_combout ),
	.datab(\cpu|regbank[6][0]~43_combout ),
	.datac(\cpu|Mux220~3_combout ),
	.datad(\cpu|regbank[6][0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|regbank[6][0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regbank[6][0]~39 .lut_mask = 16'hFF08;
defparam \cpu|regbank[6][0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \cpu|regbank[6][0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|regbank[6][0]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regbank[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regbank[6][0] .is_wysiwyg = "true";
defparam \cpu|regbank[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \cpu|Mux15~0 (
// Equation(s):
// \cpu|Mux15~0_combout  = (!\data_in[13]~41_combout  & (\data_in[14]~14_combout  & (!\data_in[13]~12_combout  & !\data_in[15]~15_combout )))

	.dataa(\data_in[13]~41_combout ),
	.datab(\data_in[14]~14_combout ),
	.datac(\data_in[13]~12_combout ),
	.datad(\data_in[15]~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~0 .lut_mask = 16'h0004;
defparam \cpu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \cpu|Mux13~11 (
// Equation(s):
// \cpu|Mux13~11_combout  = (\data_in[13]~41_combout ) # ((\data_in[14]~14_combout  & ((\data_in[12]~16_combout ) # (!\cpu|Mux15~0_combout ))))

	.dataa(\data_in[13]~41_combout ),
	.datab(\data_in[14]~14_combout ),
	.datac(\data_in[12]~16_combout ),
	.datad(\cpu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~11 .lut_mask = 16'hEAEE;
defparam \cpu|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = (\data_in[13]~13_combout ) # (((\data_in[12]~16_combout ) # (\data_in[15]~15_combout )) # (!\data_in[14]~14_combout ))

	.dataa(\data_in[13]~13_combout ),
	.datab(\data_in[14]~14_combout ),
	.datac(\data_in[12]~16_combout ),
	.datad(\data_in[15]~15_combout ),
	.cin(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal0~0 .lut_mask = 16'hFFFB;
defparam \cpu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \cpu|Mux13~8 (
// Equation(s):
// \cpu|Mux13~8_combout  = (\cpu|Mux13~11_combout ) # ((\cpu|regbank[6][0]~q  & !\cpu|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\cpu|regbank[6][0]~q ),
	.datac(\cpu|Mux13~11_combout ),
	.datad(\cpu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~8 .lut_mask = 16'hF0FC;
defparam \cpu|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \cpu|Mux13~9 (
// Equation(s):
// \cpu|Mux13~9_combout  = (\cpu|state [1] & (\cpu|state [2])) # (!\cpu|state [1] & (!\cpu|state [2] & \cpu|Mux13~8_combout ))

	.dataa(gnd),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [2]),
	.datad(\cpu|Mux13~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~9 .lut_mask = 16'hC3C0;
defparam \cpu|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \cpu|Mux13~10 (
// Equation(s):
// \cpu|Mux13~10_combout  = (\cpu|state [3] & ((\cpu|state [2] & ((\cpu|Mux13~9_combout ))) # (!\cpu|state [2] & (\cpu|state [0])))) # (!\cpu|state [3] & (!\cpu|state [0] & ((\cpu|state [2]) # (\cpu|Mux13~9_combout ))))

	.dataa(\cpu|state [3]),
	.datab(\cpu|state [0]),
	.datac(\cpu|state [2]),
	.datad(\cpu|Mux13~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~10 .lut_mask = 16'hB918;
defparam \cpu|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \cpu|state[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux13~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|state[2] .is_wysiwyg = "true";
defparam \cpu|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \cpu|Mux14~0 (
// Equation(s):
// \cpu|Mux14~0_combout  = (\cpu|state [1] & (\cpu|state [2] & ((\cpu|state [3]) # (!\cpu|state [0]))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~0 .lut_mask = 16'hC040;
defparam \cpu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \cpu|Mux14~1 (
// Equation(s):
// \cpu|Mux14~1_combout  = (\cpu|Mux14~0_combout ) # ((\cpu|Decoder1~0_combout  & (\cpu|Equal0~0_combout  & \data_in[13]~13_combout )))

	.dataa(\cpu|Decoder1~0_combout ),
	.datab(\cpu|Mux14~0_combout ),
	.datac(\cpu|Equal0~0_combout ),
	.datad(\data_in[13]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~1 .lut_mask = 16'hECCC;
defparam \cpu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \cpu|state[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|state[1] .is_wysiwyg = "true";
defparam \cpu|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \cpu|Decoder1~0 (
// Equation(s):
// \cpu|Decoder1~0_combout  = (!\cpu|state [0] & (!\cpu|state [1] & (!\cpu|state [2] & !\cpu|state [3])))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder1~0 .lut_mask = 16'h0001;
defparam \cpu|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \cpu|Mux12~0 (
// Equation(s):
// \cpu|Mux12~0_combout  = (\cpu|state [3] & ((\cpu|state [2] & (\cpu|state [1])) # (!\cpu|state [2] & ((\cpu|state [0])))))

	.dataa(\cpu|state [3]),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [0]),
	.datad(\cpu|state [2]),
	.cin(gnd),
	.combout(\cpu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~0 .lut_mask = 16'h88A0;
defparam \cpu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \cpu|Mux12~1 (
// Equation(s):
// \cpu|Mux12~1_combout  = (\cpu|Decoder1~0_combout  & ((\cpu|Equal0~0_combout  & (\data_in[15]~19_combout )) # (!\cpu|Equal0~0_combout  & ((\cpu|Mux12~0_combout ))))) # (!\cpu|Decoder1~0_combout  & (((\cpu|Mux12~0_combout ))))

	.dataa(\cpu|Decoder1~0_combout ),
	.datab(\data_in[15]~19_combout ),
	.datac(\cpu|Mux12~0_combout ),
	.datad(\cpu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~1 .lut_mask = 16'hD8F0;
defparam \cpu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N7
dffeas \cpu|state[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|state[3] .is_wysiwyg = "true";
defparam \cpu|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \cpu|Mux15~1 (
// Equation(s):
// \cpu|Mux15~1_combout  = (\cpu|Decoder1~0_combout  & ((\data_in[12]~18_combout ) # ((\cpu|regbank[6][0]~q  & \cpu|Mux15~0_combout ))))

	.dataa(\cpu|Decoder1~0_combout ),
	.datab(\cpu|regbank[6][0]~q ),
	.datac(\cpu|Mux15~0_combout ),
	.datad(\data_in[12]~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~1 .lut_mask = 16'hAA80;
defparam \cpu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \cpu|Mux15~2 (
// Equation(s):
// \cpu|Mux15~2_combout  = (\cpu|Mux15~1_combout ) # ((\cpu|state [3] & (\cpu|state [1] & \cpu|state [0])))

	.dataa(\cpu|state [3]),
	.datab(\cpu|state [1]),
	.datac(\cpu|state [0]),
	.datad(\cpu|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~2 .lut_mask = 16'hFF80;
defparam \cpu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \cpu|state[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\cpu|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|state[0] .is_wysiwyg = "true";
defparam \cpu|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \cpu|Mux189~0 (
// Equation(s):
// \cpu|Mux189~0_combout  = (\cpu|state [0]) # ((\cpu|state [2]) # (!\cpu|state [3]))

	.dataa(gnd),
	.datab(\cpu|state [0]),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Mux189~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux189~0 .lut_mask = 16'hFCFF;
defparam \cpu|Mux189~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneive_lcell_comb \cpu|Mux198~0 (
// Equation(s):
// \cpu|Mux198~0_combout  = (!\cpu|Mux189~0_combout  & ((\cpu|state [1] & (\cpu|pc [5])) # (!\cpu|state [1] & ((\cpu|Mux154~4_combout )))))

	.dataa(\cpu|state [1]),
	.datab(\cpu|pc [5]),
	.datac(\cpu|Mux189~0_combout ),
	.datad(\cpu|Mux154~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux198~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux198~0 .lut_mask = 16'h0D08;
defparam \cpu|Mux198~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneive_lcell_comb \cpu|Mux198~1 (
// Equation(s):
// \cpu|Mux198~1_combout  = (\cpu|Mux198~0_combout ) # ((\cpu|Mux189~0_combout  & \cpu|Mux170~4_combout ))

	.dataa(\cpu|Mux189~0_combout ),
	.datab(gnd),
	.datac(\cpu|Mux170~4_combout ),
	.datad(\cpu|Mux198~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux198~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux198~1 .lut_mask = 16'hFFA0;
defparam \cpu|Mux198~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneive_lcell_comb \data_all[5]~feeder (
// Equation(s):
// \data_all[5]~feeder_combout  = \cpu|Mux198~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux198~1_combout ),
	.cin(gnd),
	.combout(\data_all[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_all[5]~feeder .lut_mask = 16'hFF00;
defparam \data_all[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (\cpu|memwt~0_combout  & (\cpu|Mux182~1_combout  & (!\cpu|Mux187~1_combout  & \cpu|Mux183~1_combout )))

	.dataa(\cpu|memwt~0_combout ),
	.datab(\cpu|Mux182~1_combout ),
	.datac(\cpu|Mux187~1_combout ),
	.datad(\cpu|Mux183~1_combout ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'h0800;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \always2~1 (
// Equation(s):
// \always2~1_combout  = (\always2~0_combout  & (\LessThan1~7_combout  & \Equal0~0_combout ))

	.dataa(\always2~0_combout ),
	.datab(\LessThan1~7_combout ),
	.datac(gnd),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \always2~1 .lut_mask = 16'h8800;
defparam \always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \data_all[5] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_all[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[5] .is_wysiwyg = "true";
defparam \data_all[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \data_all[13] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux190~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[13] .is_wysiwyg = "true";
defparam \data_all[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_lcell_comb \sseg|Mux2~0 (
// Equation(s):
// \sseg|Mux2~0_combout  = (\sseg|count [1] & ((data_all[5]) # ((\sseg|count [0])))) # (!\sseg|count [1] & (((data_all[13] & !\sseg|count [0]))))

	.dataa(\sseg|count [1]),
	.datab(data_all[5]),
	.datac(data_all[13]),
	.datad(\sseg|count [0]),
	.cin(gnd),
	.combout(\sseg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|Mux2~0 .lut_mask = 16'hAAD8;
defparam \sseg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \data_all[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux202~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[1] .is_wysiwyg = "true";
defparam \data_all[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneive_lcell_comb \data_all[9]~feeder (
// Equation(s):
// \data_all[9]~feeder_combout  = \cpu|Mux194~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux194~1_combout ),
	.cin(gnd),
	.combout(\data_all[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_all[9]~feeder .lut_mask = 16'hFF00;
defparam \data_all[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \data_all[9] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_all[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[9] .is_wysiwyg = "true";
defparam \data_all[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneive_lcell_comb \sseg|Mux2~1 (
// Equation(s):
// \sseg|Mux2~1_combout  = (\sseg|Mux2~0_combout  & (((data_all[1])) # (!\sseg|count [0]))) # (!\sseg|Mux2~0_combout  & (\sseg|count [0] & ((data_all[9]))))

	.dataa(\sseg|Mux2~0_combout ),
	.datab(\sseg|count [0]),
	.datac(data_all[1]),
	.datad(data_all[9]),
	.cin(gnd),
	.combout(\sseg|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|Mux2~1 .lut_mask = 16'hE6A2;
defparam \sseg|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N19
dffeas \data_all[14] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux189~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[14] .is_wysiwyg = "true";
defparam \data_all[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneive_lcell_comb \data_all[10]~feeder (
// Equation(s):
// \data_all[10]~feeder_combout  = \cpu|Mux193~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux193~1_combout ),
	.cin(gnd),
	.combout(\data_all[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_all[10]~feeder .lut_mask = 16'hFF00;
defparam \data_all[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \data_all[10] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_all[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[10] .is_wysiwyg = "true";
defparam \data_all[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneive_lcell_comb \sseg|Mux1~0 (
// Equation(s):
// \sseg|Mux1~0_combout  = (\sseg|count [1] & (\sseg|count [0])) # (!\sseg|count [1] & ((\sseg|count [0] & ((data_all[10]))) # (!\sseg|count [0] & (data_all[14]))))

	.dataa(\sseg|count [1]),
	.datab(\sseg|count [0]),
	.datac(data_all[14]),
	.datad(data_all[10]),
	.cin(gnd),
	.combout(\sseg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|Mux1~0 .lut_mask = 16'hDC98;
defparam \sseg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \data_all[6] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux197~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[6] .is_wysiwyg = "true";
defparam \data_all[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_lcell_comb \data_all[2]~feeder (
// Equation(s):
// \data_all[2]~feeder_combout  = \cpu|Mux201~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux201~1_combout ),
	.cin(gnd),
	.combout(\data_all[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_all[2]~feeder .lut_mask = 16'hFF00;
defparam \data_all[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N13
dffeas \data_all[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_all[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[2] .is_wysiwyg = "true";
defparam \data_all[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneive_lcell_comb \sseg|Mux1~1 (
// Equation(s):
// \sseg|Mux1~1_combout  = (\sseg|count [1] & ((\sseg|Mux1~0_combout  & ((data_all[2]))) # (!\sseg|Mux1~0_combout  & (data_all[6])))) # (!\sseg|count [1] & (\sseg|Mux1~0_combout ))

	.dataa(\sseg|count [1]),
	.datab(\sseg|Mux1~0_combout ),
	.datac(data_all[6]),
	.datad(data_all[2]),
	.cin(gnd),
	.combout(\sseg|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|Mux1~1 .lut_mask = 16'hEC64;
defparam \sseg|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneive_lcell_comb \data_all[11]~feeder (
// Equation(s):
// \data_all[11]~feeder_combout  = \cpu|Mux192~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux192~1_combout ),
	.cin(gnd),
	.combout(\data_all[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_all[11]~feeder .lut_mask = 16'hFF00;
defparam \data_all[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N23
dffeas \data_all[11] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_all[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[11] .is_wysiwyg = "true";
defparam \data_all[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N15
dffeas \data_all[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux200~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[3] .is_wysiwyg = "true";
defparam \data_all[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \data_all[7] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux196~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[7] .is_wysiwyg = "true";
defparam \data_all[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \data_all[15]~feeder (
// Equation(s):
// \data_all[15]~feeder_combout  = \cpu|Mux188~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux188~0_combout ),
	.cin(gnd),
	.combout(\data_all[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_all[15]~feeder .lut_mask = 16'hFF00;
defparam \data_all[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \data_all[15] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_all[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[15] .is_wysiwyg = "true";
defparam \data_all[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneive_lcell_comb \sseg|Mux0~0 (
// Equation(s):
// \sseg|Mux0~0_combout  = (\sseg|count [1] & ((\sseg|count [0]) # ((data_all[7])))) # (!\sseg|count [1] & (!\sseg|count [0] & ((data_all[15]))))

	.dataa(\sseg|count [1]),
	.datab(\sseg|count [0]),
	.datac(data_all[7]),
	.datad(data_all[15]),
	.cin(gnd),
	.combout(\sseg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|Mux0~0 .lut_mask = 16'hB9A8;
defparam \sseg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneive_lcell_comb \sseg|Mux0~1 (
// Equation(s):
// \sseg|Mux0~1_combout  = (\sseg|count [0] & ((\sseg|Mux0~0_combout  & ((data_all[3]))) # (!\sseg|Mux0~0_combout  & (data_all[11])))) # (!\sseg|count [0] & (((\sseg|Mux0~0_combout ))))

	.dataa(data_all[11]),
	.datab(\sseg|count [0]),
	.datac(data_all[3]),
	.datad(\sseg|Mux0~0_combout ),
	.cin(gnd),
	.combout(\sseg|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|Mux0~1 .lut_mask = 16'hF388;
defparam \sseg|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \data_all[8] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux195~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[8] .is_wysiwyg = "true";
defparam \data_all[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \data_all[12]~feeder (
// Equation(s):
// \data_all[12]~feeder_combout  = \cpu|Mux191~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux191~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_all[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_all[12]~feeder .lut_mask = 16'hF0F0;
defparam \data_all[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \data_all[12] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_all[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[12] .is_wysiwyg = "true";
defparam \data_all[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneive_lcell_comb \sseg|Mux3~0 (
// Equation(s):
// \sseg|Mux3~0_combout  = (\sseg|count [1] & (\sseg|count [0])) # (!\sseg|count [1] & ((\sseg|count [0] & (data_all[8])) # (!\sseg|count [0] & ((data_all[12])))))

	.dataa(\sseg|count [1]),
	.datab(\sseg|count [0]),
	.datac(data_all[8]),
	.datad(data_all[12]),
	.cin(gnd),
	.combout(\sseg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|Mux3~0 .lut_mask = 16'hD9C8;
defparam \sseg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \data_all[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux203~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[0] .is_wysiwyg = "true";
defparam \data_all[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneive_lcell_comb \data_all[4]~feeder (
// Equation(s):
// \data_all[4]~feeder_combout  = \cpu|Mux199~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux199~1_combout ),
	.cin(gnd),
	.combout(\data_all[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_all[4]~feeder .lut_mask = 16'hFF00;
defparam \data_all[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N29
dffeas \data_all[4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\data_all[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_all[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_all[4] .is_wysiwyg = "true";
defparam \data_all[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \sseg|Mux3~1 (
// Equation(s):
// \sseg|Mux3~1_combout  = (\sseg|count [1] & ((\sseg|Mux3~0_combout  & (data_all[0])) # (!\sseg|Mux3~0_combout  & ((data_all[4]))))) # (!\sseg|count [1] & (\sseg|Mux3~0_combout ))

	.dataa(\sseg|count [1]),
	.datab(\sseg|Mux3~0_combout ),
	.datac(data_all[0]),
	.datad(data_all[4]),
	.cin(gnd),
	.combout(\sseg|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|Mux3~1 .lut_mask = 16'hE6C4;
defparam \sseg|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N4
cycloneive_lcell_comb \sseg|WideOr6~0 (
// Equation(s):
// \sseg|WideOr6~0_combout  = (\sseg|Mux3~1_combout  & ((\sseg|Mux0~1_combout ) # (\sseg|Mux2~1_combout  $ (\sseg|Mux1~1_combout )))) # (!\sseg|Mux3~1_combout  & ((\sseg|Mux2~1_combout ) # (\sseg|Mux1~1_combout  $ (\sseg|Mux0~1_combout ))))

	.dataa(\sseg|Mux2~1_combout ),
	.datab(\sseg|Mux1~1_combout ),
	.datac(\sseg|Mux0~1_combout ),
	.datad(\sseg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\sseg|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|WideOr6~0 .lut_mask = 16'hF6BE;
defparam \sseg|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N30
cycloneive_lcell_comb \sseg|WideOr5~0 (
// Equation(s):
// \sseg|WideOr5~0_combout  = (\sseg|Mux2~1_combout  & (!\sseg|Mux0~1_combout  & ((\sseg|Mux3~1_combout ) # (!\sseg|Mux1~1_combout )))) # (!\sseg|Mux2~1_combout  & (\sseg|Mux3~1_combout  & (\sseg|Mux1~1_combout  $ (!\sseg|Mux0~1_combout ))))

	.dataa(\sseg|Mux2~1_combout ),
	.datab(\sseg|Mux1~1_combout ),
	.datac(\sseg|Mux0~1_combout ),
	.datad(\sseg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\sseg|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|WideOr5~0 .lut_mask = 16'h4B02;
defparam \sseg|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N0
cycloneive_lcell_comb \sseg|WideOr4~0 (
// Equation(s):
// \sseg|WideOr4~0_combout  = (\sseg|Mux2~1_combout  & (((!\sseg|Mux0~1_combout  & \sseg|Mux3~1_combout )))) # (!\sseg|Mux2~1_combout  & ((\sseg|Mux1~1_combout  & (!\sseg|Mux0~1_combout )) # (!\sseg|Mux1~1_combout  & ((\sseg|Mux3~1_combout )))))

	.dataa(\sseg|Mux2~1_combout ),
	.datab(\sseg|Mux1~1_combout ),
	.datac(\sseg|Mux0~1_combout ),
	.datad(\sseg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\sseg|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|WideOr4~0 .lut_mask = 16'h1F04;
defparam \sseg|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N10
cycloneive_lcell_comb \sseg|WideOr3~0 (
// Equation(s):
// \sseg|WideOr3~0_combout  = (\sseg|Mux2~1_combout  & ((\sseg|Mux1~1_combout  & ((\sseg|Mux3~1_combout ))) # (!\sseg|Mux1~1_combout  & (\sseg|Mux0~1_combout  & !\sseg|Mux3~1_combout )))) # (!\sseg|Mux2~1_combout  & (!\sseg|Mux0~1_combout  & 
// (\sseg|Mux1~1_combout  $ (\sseg|Mux3~1_combout ))))

	.dataa(\sseg|Mux2~1_combout ),
	.datab(\sseg|Mux1~1_combout ),
	.datac(\sseg|Mux0~1_combout ),
	.datad(\sseg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\sseg|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|WideOr3~0 .lut_mask = 16'h8924;
defparam \sseg|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N20
cycloneive_lcell_comb \sseg|WideOr2~0 (
// Equation(s):
// \sseg|WideOr2~0_combout  = (\sseg|Mux1~1_combout  & (\sseg|Mux0~1_combout  & ((\sseg|Mux2~1_combout ) # (!\sseg|Mux3~1_combout )))) # (!\sseg|Mux1~1_combout  & (\sseg|Mux2~1_combout  & (!\sseg|Mux0~1_combout  & !\sseg|Mux3~1_combout )))

	.dataa(\sseg|Mux2~1_combout ),
	.datab(\sseg|Mux1~1_combout ),
	.datac(\sseg|Mux0~1_combout ),
	.datad(\sseg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\sseg|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|WideOr2~0 .lut_mask = 16'h80C2;
defparam \sseg|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N2
cycloneive_lcell_comb \sseg|WideOr1~0 (
// Equation(s):
// \sseg|WideOr1~0_combout  = (\sseg|Mux2~1_combout  & ((\sseg|Mux3~1_combout  & ((\sseg|Mux0~1_combout ))) # (!\sseg|Mux3~1_combout  & (\sseg|Mux1~1_combout )))) # (!\sseg|Mux2~1_combout  & (\sseg|Mux1~1_combout  & (\sseg|Mux0~1_combout  $ 
// (\sseg|Mux3~1_combout ))))

	.dataa(\sseg|Mux2~1_combout ),
	.datab(\sseg|Mux1~1_combout ),
	.datac(\sseg|Mux0~1_combout ),
	.datad(\sseg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\sseg|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \sseg|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N28
cycloneive_lcell_comb \sseg|WideOr0~0 (
// Equation(s):
// \sseg|WideOr0~0_combout  = (\sseg|Mux1~1_combout  & (!\sseg|Mux2~1_combout  & (\sseg|Mux0~1_combout  $ (!\sseg|Mux3~1_combout )))) # (!\sseg|Mux1~1_combout  & (\sseg|Mux3~1_combout  & (\sseg|Mux2~1_combout  $ (!\sseg|Mux0~1_combout ))))

	.dataa(\sseg|Mux2~1_combout ),
	.datab(\sseg|Mux1~1_combout ),
	.datac(\sseg|Mux0~1_combout ),
	.datad(\sseg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\sseg|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|WideOr0~0 .lut_mask = 16'h6104;
defparam \sseg|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N2
cycloneive_lcell_comb \sseg|grounds[1]~1 (
// Equation(s):
// \sseg|grounds[1]~1_combout  = !\sseg|grounds [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sseg|grounds [0]),
	.cin(gnd),
	.combout(\sseg|grounds[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|grounds[1]~1 .lut_mask = 16'h00FF;
defparam \sseg|grounds[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y33_N3
dffeas \sseg|grounds[1] (
	.clk(\sseg|clk1[15]~clkctrl_outclk ),
	.d(\sseg|grounds[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|grounds [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|grounds[1] .is_wysiwyg = "true";
defparam \sseg|grounds[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N28
cycloneive_lcell_comb \sseg|grounds[2]~feeder (
// Equation(s):
// \sseg|grounds[2]~feeder_combout  = \sseg|grounds [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sseg|grounds [1]),
	.cin(gnd),
	.combout(\sseg|grounds[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|grounds[2]~feeder .lut_mask = 16'hFF00;
defparam \sseg|grounds[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y33_N29
dffeas \sseg|grounds[2] (
	.clk(\sseg|clk1[15]~clkctrl_outclk ),
	.d(\sseg|grounds[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|grounds [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|grounds[2] .is_wysiwyg = "true";
defparam \sseg|grounds[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N10
cycloneive_lcell_comb \sseg|grounds[3]~feeder (
// Equation(s):
// \sseg|grounds[3]~feeder_combout  = \sseg|grounds [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sseg|grounds [2]),
	.cin(gnd),
	.combout(\sseg|grounds[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|grounds[3]~feeder .lut_mask = 16'hFF00;
defparam \sseg|grounds[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y33_N11
dffeas \sseg|grounds[3] (
	.clk(\sseg|clk1[15]~clkctrl_outclk ),
	.d(\sseg|grounds[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|grounds [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|grounds[3] .is_wysiwyg = "true";
defparam \sseg|grounds[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N0
cycloneive_lcell_comb \sseg|grounds[0]~0 (
// Equation(s):
// \sseg|grounds[0]~0_combout  = !\sseg|grounds [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sseg|grounds [3]),
	.cin(gnd),
	.combout(\sseg|grounds[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg|grounds[0]~0 .lut_mask = 16'h00FF;
defparam \sseg|grounds[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y33_N1
dffeas \sseg|grounds[0] (
	.clk(\sseg|clk1[15]~clkctrl_outclk ),
	.d(\sseg|grounds[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sseg|grounds [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sseg|grounds[0] .is_wysiwyg = "true";
defparam \sseg|grounds[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

assign display[0] = \display[0]~output_o ;

assign display[1] = \display[1]~output_o ;

assign display[2] = \display[2]~output_o ;

assign display[3] = \display[3]~output_o ;

assign display[4] = \display[4]~output_o ;

assign display[5] = \display[5]~output_o ;

assign display[6] = \display[6]~output_o ;

assign grounds[0] = \grounds[0]~output_o ;

assign grounds[1] = \grounds[1]~output_o ;

assign grounds[2] = \grounds[2]~output_o ;

assign grounds[3] = \grounds[3]~output_o ;

assign rowwrite[0] = \rowwrite[0]~output_o ;

assign rowwrite[1] = \rowwrite[1]~output_o ;

assign rowwrite[2] = \rowwrite[2]~output_o ;

assign rowwrite[3] = \rowwrite[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
