m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/ths943/engr-ece
vcla_16_bit
Z0 !s110 1633744588
!i10b 1
!s100 0BgH6;N`K?^h]XKbk@CYl0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IF?dCEC<9dDac_dW=Z?ncl2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2
w1633554791
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v
!i122 2256
Z4 L0 1 40
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1633744588.000000
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vcla_16_bit_testbench
R0
!i10b 1
!s100 ^Hh]1ScLYbkh:Fc?`2Kc?2
R1
ISU7gSMI[2fQU=Ve79c7kA3
R2
R3
w1633551247
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v
!i122 2257
L0 2 33
R5
r1
!s85 0
31
R6
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v|
!i113 1
R7
R8
vcla_1_bit
R0
!i10b 1
!s100 SV=6jP8L<c_5<dcYVgZ[E0
R1
IcJ;G2fdOC4^RZEEkk0YOQ3
R2
R3
w1633472107
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit.v
!i122 2251
L0 1 16
R5
r1
!s85 0
31
R6
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit.v|
!i113 1
R7
R8
vcla_1_bit_testbench
R0
!i10b 1
!s100 lV[hbk@F9K:W6=0c]`Ion0
R1
IoH@F1iBH7>UPJi8TBkAX30
R2
R3
w1633471148
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit_testbench.v
!i122 2252
L0 2 15
R5
r1
!s85 0
31
R6
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit_testbench.v|
!i113 1
R7
R8
vcla_32_bit
!s110 1633740784
!i10b 1
!s100 jN5kL5QRRQoP7g_;;lDOc0
R1
IA0nIIeV:3R4z4VZR13TJ@2
R2
R3
w1633740202
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v
!i122 1859
L0 1 221
R5
r1
!s85 0
31
!s108 1633740784.000000
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v|
!i113 1
R7
R8
vcla_32_bit_adder
R0
!i10b 1
!s100 CPYad@C_LafAmg1dWnae[0
R1
I4D9L?6H?z6X=B@ME]B5TZ2
R2
R3
w1633744574
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v
!i122 2258
L0 1 226
R5
r1
!s85 0
31
R6
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_adder.v|
!i113 1
R7
R8
vcla_32_bit_module
R0
!i10b 1
!s100 FaFozBMS;mJ@V?hI>3<]]1
R1
Ih8^Mfo2KS=S2GJ2P>::Fg1
R2
R3
w1633743933
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_module.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_module.v
!i122 2259
L0 1 22
R5
r1
!s85 0
31
R6
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_module.v|
!i113 1
R7
R8
vcla_32_bit_testbench
R0
!i10b 1
!s100 _baDVXbiNffa>k777kK0f2
R1
IR5ONM1O8UjI26bTZf`f3@3
R2
R3
w1633744470
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v
!i122 2260
L0 2 35
R5
r1
!s85 0
31
R6
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v|
!i113 1
R7
R8
vcla_4_bit
!s110 1633739487
!i10b 1
!s100 :e^M[b8zE@HMSeB0ZKQ220
R1
I[6m32Fl0cdY<]1c@?JS[Z3
R2
R3
w1633736846
Z9 8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v
Z10 F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v
!i122 1780
R4
R5
r1
!s85 0
31
!s108 1633739487.000000
Z11 !s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v|
!i113 1
R7
R8
vcla_4_bit_adder
R0
!i10b 1
!s100 A6WZ=FXi9Jg7OzLc^MCnI1
R1
I=3H^5;j2fJHZoHbncbR]P3
R2
R3
w1633744052
R9
R10
!i122 2253
R4
R5
r1
!s85 0
31
R6
R11
R12
!i113 1
R7
R8
vcla_4_bit_module
R0
!i10b 1
!s100 @HbPfE;]eK>@Va[?]]E@W1
R1
IXM?Yh2k3XmVHSPLJ5<1923
R2
R3
w1633743246
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_module.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_module.v
!i122 2254
L0 1 18
R5
r1
!s85 0
31
R6
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_module.v|
!i113 1
R7
R8
vcla_4_bit_testbench
R0
!i10b 1
!s100 <gBC4OTmUkZ0zKjJL58AX1
R1
IoAM^nbizC20mD4]l=QP9k1
R2
R3
w1633742513
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v
!i122 2255
L0 2 31
R5
r1
!s85 0
31
R6
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v|
!i113 1
R7
R8
vclock
R0
!i10b 1
!s100 >]NQWgAb`cmW_>lhE[OBn3
R1
IQgef[f`E@OYo8c[=S@X<G0
R2
R3
w1633551886
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v
!i122 2261
Z13 L0 2 9
R5
r1
!s85 0
31
R6
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v|
!i113 1
R7
R8
vripple_carry_adder_1_bit
Z14 !s110 1633744589
!i10b 1
!s100 ]dn^:oV:^M?KG7b=X`nUI3
R1
IQR?YN8YNDebYFLEXaSd?h3
R2
R3
w1633378281
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit.v
!i122 2263
L0 1 17
R5
r1
!s85 0
31
Z15 !s108 1633744589.000000
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit.v|
!i113 1
R7
R8
vripple_carry_adder_1_bit_testbench
R14
!i10b 1
!s100 g1[P^<j<Ym<^beRnSjBdS2
R1
Id?Je:524Oo^0Re3k:Yk4a2
R2
R3
w1633377024
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit_testbench.v
!i122 2264
L0 2 14
R5
r1
!s85 0
31
R15
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit_testbench.v|
!i113 1
R7
R8
vripple_carry_adder_32_bit
R14
!i10b 1
!s100 QC0i?[0UJ57M>[La`mNEN3
R1
IZKHd?j8KP=4[WN``I24W@1
R2
R3
w1633466218
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit.v
!i122 2265
L0 1 39
R5
r1
!s85 0
31
R15
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit.v|
!i113 1
R7
R8
vripple_carry_adder_32_bit_testbench
R14
!i10b 1
!s100 <OmQ`VSYZhonce:AH?jMj2
R1
I?=5R<>LoC9mVa6kj_LJ042
R2
R3
w1633552326
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v
!i122 2266
L0 2 45
R5
r1
!s85 0
31
R15
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v|
!i113 1
R7
R8
vslow_clock
R14
!i10b 1
!s100 ;i2X:Kh8WgP[C;kDN>Ofb0
R1
IKJYT^?]:mR][?@nU=daPm1
R2
R3
w1633551887
8/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v
F/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v
!i122 2262
R13
R5
r1
!s85 0
31
R15
!s107 /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v|
!i113 1
R7
R8
