<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › kernel › cputable.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cputable.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)</span>
<span class="cm"> *</span>
<span class="cm"> *  Modifications for ppc64:</span>
<span class="cm"> *      Copyright (C) 2003 Dave Engebretsen &lt;engebret@us.ibm.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or</span>
<span class="cm"> *  modify it under the terms of the GNU General Public License</span>
<span class="cm"> *  as published by the Free Software Foundation; either version</span>
<span class="cm"> *  2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/threads.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>

<span class="cp">#include &lt;asm/oprofile_impl.h&gt;</span>
<span class="cp">#include &lt;asm/cputable.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;		</span><span class="cm">/* for PTRRELOC on ARCH=ppc */</span><span class="cp"></span>
<span class="cp">#include &lt;asm/mmu.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>

<span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">cur_cpu_spec</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cur_cpu_spec</span><span class="p">);</span>

<span class="cm">/* The platform string corresponding to the real PVR */</span>
<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">powerpc_base_platform</span><span class="p">;</span>

<span class="cm">/* NOTE:</span>
<span class="cm"> * Unlike ppc32, ppc64 will only call this once for the boot CPU, it&#39;s</span>
<span class="cm"> * the responsibility of the appropriate CPU save/restore functions to</span>
<span class="cm"> * eventually copy these settings over. Those save/restore aren&#39;t yet</span>
<span class="cm"> * part of the cputable though. That has to be fixed for both ppc32</span>
<span class="cm"> * and ppc64</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_PPC32</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_e200</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_e500v1</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_e500v2</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_e500mc</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_440ep</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_440epx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_440gx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_440grx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_440spe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_440x5</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_460ex</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_460gt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_460sx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span> <span class="o">*</span><span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_apm821xx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span> <span class="o">*</span><span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_603</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_604</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_750</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_750cx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_750fx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_7400</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_7410</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_745x</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC32 */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_PPC64</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_ppc970</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_ppc970MP</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_pa6t</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_a2</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__restore_cpu_pa6t</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__restore_cpu_ppc970</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_power7</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__restore_cpu_power7</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__restore_cpu_a2</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC64 */</span><span class="cp"></span>
<span class="cp">#if defined(CONFIG_E500)</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__setup_cpu_e5500</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpu_spec</span><span class="o">*</span> <span class="n">spec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__restore_cpu_e5500</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_E500 */</span><span class="cp"></span>

<span class="cm">/* This table only contains &quot;desktop&quot; CPUs, it need to be filled with embedded</span>
<span class="cm"> * ones as well...</span>
<span class="cm"> */</span>
<span class="cp">#define COMMON_USER		(PPC_FEATURE_32 | PPC_FEATURE_HAS_FPU | \</span>
<span class="cp">				 PPC_FEATURE_HAS_MMU)</span>
<span class="cp">#define COMMON_USER_PPC64	(COMMON_USER | PPC_FEATURE_64)</span>
<span class="cp">#define COMMON_USER_POWER4	(COMMON_USER_PPC64 | PPC_FEATURE_POWER4)</span>
<span class="cp">#define COMMON_USER_POWER5	(COMMON_USER_PPC64 | PPC_FEATURE_POWER5 |\</span>
<span class="cp">				 PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)</span>
<span class="cp">#define COMMON_USER_POWER5_PLUS	(COMMON_USER_PPC64 | PPC_FEATURE_POWER5_PLUS|\</span>
<span class="cp">				 PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)</span>
<span class="cp">#define COMMON_USER_POWER6	(COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_05 |\</span>
<span class="cp">				 PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \</span>
<span class="cp">				 PPC_FEATURE_TRUE_LE | \</span>
<span class="cp">				 PPC_FEATURE_PSERIES_PERFMON_COMPAT)</span>
<span class="cp">#define COMMON_USER_POWER7	(COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\</span>
<span class="cp">				 PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \</span>
<span class="cp">				 PPC_FEATURE_TRUE_LE | \</span>
<span class="cp">				 PPC_FEATURE_PSERIES_PERFMON_COMPAT)</span>
<span class="cp">#define COMMON_USER_PA6T	(COMMON_USER_PPC64 | PPC_FEATURE_PA6T |\</span>
<span class="cp">				 PPC_FEATURE_TRUE_LE | \</span>
<span class="cp">				 PPC_FEATURE_HAS_ALTIVEC_COMP)</span>
<span class="cp">#ifdef CONFIG_PPC_BOOK3E_64</span>
<span class="cp">#define COMMON_USER_BOOKE	(COMMON_USER_PPC64 | PPC_FEATURE_BOOKE)</span>
<span class="cp">#else</span>
<span class="cp">#define COMMON_USER_BOOKE	(PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU | \</span>
<span class="cp">				 PPC_FEATURE_BOOKE)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpu_spec</span> <span class="n">__initdata</span> <span class="n">cpu_specs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_PPC_BOOK3S_64</span>
	<span class="p">{</span>	<span class="cm">/* Power3 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00400000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER3 (630)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span><span class="o">|</span><span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power3&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Power3+ */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00410000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER3 (630+)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span><span class="o">|</span><span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power3&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Northstar */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00330000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;RS64-II (northstar)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/rs64&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;rs64&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Pulsar */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00340000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;RS64-III (pulsar)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/rs64&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;rs64&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* I-star */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00360000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;RS64-III (icestar)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/rs64&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;rs64&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* S-star */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00370000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;RS64-IV (sstar)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/rs64&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_RS64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;rs64&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Power4 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00350000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER4 (gp)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power4&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Power4+ */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00380000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER4+ (gq)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power4&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* PPC970 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00390000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;PPC970&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_PPC970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER4</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_PPC970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_ppc970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_ppc970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/970&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc970&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* PPC970FX */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x003c0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;PPC970FX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_PPC970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER4</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_PPC970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_ppc970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_ppc970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/970&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc970&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* PPC970MP DD1.0 - no DEEPNAP, use regular 970 init */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00440100</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;PPC970MP&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_PPC970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER4</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_ppc970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_ppc970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/970MP&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc970&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* PPC970MP */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00440000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;PPC970MP&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_PPC970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER4</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_PPC970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_ppc970MP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_ppc970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/970MP&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc970&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* PPC970GX */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00450000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;PPC970GX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_PPC970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER4</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_PPC970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_ppc970</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/970&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc970&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Power5 GR */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x003a0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER5 (gr)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power5&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="cm">/* SIHV / SIPR bits are implemented on POWER4+ (GQ)</span>
<span class="cm">		 * and above but only works on POWER5 and above</span>
<span class="cm">		 */</span>
		<span class="p">.</span><span class="n">oprofile_mmcra_sihv</span>	<span class="o">=</span> <span class="n">MMCRA_SIHV</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_mmcra_sipr</span>	<span class="o">=</span> <span class="n">MMCRA_SIPR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power5&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Power5++ */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffff00</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x003b0300</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER5+ (gs)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER5_PLUS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power5++&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_mmcra_sihv</span>	<span class="o">=</span> <span class="n">MMCRA_SIHV</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_mmcra_sipr</span>	<span class="o">=</span> <span class="n">MMCRA_SIPR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power5+&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Power5 GS */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x003b0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER5+ (gs)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER5_PLUS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power5+&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_mmcra_sihv</span>	<span class="o">=</span> <span class="n">MMCRA_SIHV</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_mmcra_sipr</span>	<span class="o">=</span> <span class="n">MMCRA_SIPR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power5+&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* POWER6 in P5+ mode; 2.04-compliant processor */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x0f000001</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER5+&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER5_PLUS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/ibm-compat-v1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power5+&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Power6 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x003e0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER6 (raw)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER6</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_POWER6_EXT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power6&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_mmcra_sihv</span>	<span class="o">=</span> <span class="n">POWER6_MMCRA_SIHV</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_mmcra_sipr</span>	<span class="o">=</span> <span class="n">POWER6_MMCRA_SIPR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_mmcra_clear</span>	<span class="o">=</span> <span class="n">POWER6_MMCRA_THRM</span> <span class="o">|</span>
			<span class="n">POWER6_MMCRA_OTHER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power6x&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 2.05-compliant processor, i.e. Power6 &quot;architected&quot; mode */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x0f000002</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER6 (architected)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/ibm-compat-v1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power6&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 2.06-compliant processor, i.e. Power7 &quot;architected&quot; mode */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x0f000003</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER7 (architected)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/ibm-compat-v1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_power7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_power7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power7&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Power7 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x003f0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER7 (raw)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power7&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_power7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_power7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power7&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Power7+ */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x004A0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER7+ (raw)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_POWER7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_POWER7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_POWER7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/power7&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_POWER4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_power7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_power7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power7+&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Cell Broadband Engine */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00700000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;Cell Broadband Engine&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_CELL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_CELL</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_SMT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_CELL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/cell-be&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_CELL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc-cell-be&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* PA Semi PA6T */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x7fff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00900000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;PA6T&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_PA6T</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PA6T</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_PA6T</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_PA6T</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_pa6t</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_pa6t</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc64/pa6t&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_PA6T</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;pa6t&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* default match */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;POWER4 (compatible)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_COMPATIBLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_DEFAULT_HPTE_ARCH_V2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power4&quot;</span><span class="p">,</span>
	<span class="p">}</span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_PPC_BOOK3S_64 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_PPC32</span>
<span class="cp">#if CLASSIC_PPC</span>
	<span class="p">{</span>	<span class="cm">/* 601 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00010000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;601&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_PPC601</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_601_INSTR</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_UNIFIED_CACHE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_NO_TB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc601&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 603 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00030000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;603&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 603e */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00060000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;603e&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 603ev */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00070000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;603ev&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 604 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00040000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;604&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_604</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_604</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc604&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 604e */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffff000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00090000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;604e&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_604</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_604</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc604&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 604r */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00090000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;604r&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_604</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_604</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc604&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 604ev */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x000a0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;604ev&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_604</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_604</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc604&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 740/750 (0x4202, don&#39;t support TAU ?) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00084202</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;740/750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_740_NOTAU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 750CX (80100 and 8010x?) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffffff0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00080100</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;750CX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750cx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 750CX (82201 and 82202) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffffff0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00082200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;750CX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750cx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 750CXe (82214) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffffff0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00082210</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;750CXe&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750cx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 750CXe &quot;Gekko&quot; (83214) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00083214</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;750CXe&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750cx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 750CL (and &quot;Broadway&quot;) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffff0e0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00087000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;750CL&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750CL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 745/755 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffff000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00083000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;745/755&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 750FX rev 1.x */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffff00</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x70000100</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;750FX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750FX1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 750FX rev 2.0 must disable HID0[DPM] */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x70000200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;750FX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750FX2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 750FX (All revs except 2.0) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x70000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;750FX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750FX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750fx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 750GX */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x70020000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;750GX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_750GX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750fx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 740/750 (L2CR bit need fixup for 740) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00080000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;740/750&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_740</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_IBM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_750</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc750&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7400 rev 1.1 ? (no TAU) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x000c1101</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7400 (1.1)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7400_NOTAU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_7400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7400&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7400 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x000c0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7400&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_7400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7400&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7410 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x800c0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7410&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_7410</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7400&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7450 2.0 - no doze/nap */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80000200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7450_20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7450 2.1 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80000201</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7450_21</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7450 2.3 and newer */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7450_23</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7455 rev 1.x */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffff00</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80010100</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7455&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7455_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7455 rev 2.0 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80010200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7455&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7455_20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7455 others */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80010000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7455&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7455</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7447/7457 Rev 1.0 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80020100</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7447/7457&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7447_10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7447/7457 Rev 1.1 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80020101</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7447/7457&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7447_10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7447/7457 Rev 1.2 and later */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80020000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7447/7457&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7447</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7447A */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80030000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7447A&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7447A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 7448 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80040000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;7448&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_7448</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_ALTIVEC_COMP</span> <span class="o">|</span> <span class="n">PPC_FEATURE_PPC_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pmc_type</span>		<span class="o">=</span> <span class="n">PPC_PMC_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_745x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>      <span class="o">=</span> <span class="s">&quot;ppc/7450&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_G4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc7450&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 82xx (8240, 8245, 8260 are all 603e cores) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x7fff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00810000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;82xx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_82XX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* All G2_LE (603e core, plus some) have the same pvr */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x7fff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00820000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;G2_LE&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_G2_LE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* e300c1 (a 603e core, plus some) on 83xx */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x7fff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00830000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e300c1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E300</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* e300c2 (an e300c1 core, plus some, minus FPU) on 83xx */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x7fff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00840000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e300c2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E300C2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_MMU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span> <span class="o">|</span>
			<span class="n">MMU_FTR_NEED_DTLB_SW_LRU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* e300c3 (e300c1, plus one IU, half cache size) on 83xx */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x7fff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00850000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e300c3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E300</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span> <span class="o">|</span>
			<span class="n">MMU_FTR_NEED_DTLB_SW_LRU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc/e300&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_FSL_EMB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* e300c4 (e300c1, plus one IU) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x7fff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00860000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e300c4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E300</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_USE_HIGH_BATS</span> <span class="o">|</span>
			<span class="n">MMU_FTR_NEED_DTLB_SW_LRU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_603</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc/e300&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_FSL_EMB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* default match, we assume split I/D cache &amp; TB (non-601)... */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;(generic PPC)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_CLASSIC32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_HPTE_TABLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc603&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif </span><span class="cm">/* CLASSIC_PPC */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_8xx</span>
	<span class="p">{</span>	<span class="cm">/* 8xx */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00500000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;8xx&quot;</span><span class="p">,</span>
		<span class="cm">/* CPU_FTR_MAYBE_CAN_DOZE is possible,</span>
<span class="cm">		 * if the 8xx code is there.... */</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_8XX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_MMU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_8xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc823&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_8xx */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_40x</span>
	<span class="p">{</span>	<span class="cm">/* 403GC */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffff00</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00200200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;403GC&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_MMU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc403&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 403GCX */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffff00</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00201400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;403GCX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
		 	<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_NO_TB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc403&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 403G ?? */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00200000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;403G ??&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_MMU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc403&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405GP */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x40110000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405GP&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* STB 03xxx */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x40130000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;STB03xxx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* STB 04xxx */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x41810000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;STB04xxx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* NP405L */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x41610000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;NP405L&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* NP4GS3 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x40B10000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;NP4GS3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>   <span class="cm">/* NP405H */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x41410000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;NP405H&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405GPr */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x50910000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405GPr&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>   <span class="cm">/* STBx25xx */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x51510000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;STBx25xx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405LP */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x41F10000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405LP&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_MMU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Xilinx Virtex-II Pro  */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffff000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x20010000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;Virtex-II Pro&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Xilinx Virtex-4 FX */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffff000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x20011000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;Virtex-4 FX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EP */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x51210000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EP&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EX Rev. A/B with Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x12910007</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EX Rev. A/B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EX Rev. C without Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x1291000d</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EX Rev. C&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EX Rev. C with Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x1291000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EX Rev. C&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EX Rev. D without Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x12910003</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EX Rev. D&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EX Rev. D with Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x12910005</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EX Rev. D&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EXr Rev. A/B without Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x12910001</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EXr Rev. A/B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EXr Rev. C without Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x12910009</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EXr Rev. C&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EXr Rev. C with Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x1291000b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EXr Rev. C&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EXr Rev. D without Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x12910000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EXr Rev. D&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 405EXr Rev. D with Security */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff000f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x12910002</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EXr Rev. D&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* 405EZ */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x41510000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;405EZ&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* APM8018X */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x7ff11432</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;APM8018X&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* default match */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;(generic 40x PPC)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_40X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">PPC_FEATURE_32</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_MMU</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_4xxMAC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_40x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc405&quot;</span><span class="p">,</span>
	<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_40x */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_44x</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x40000850</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440GR Rev. A&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x40000858</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440EP Rev. A&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440ep</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x400008d3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440GR Rev. B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* Matches both physical and logical PVR for 440EP (logical pvr = pvr | 0x8) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000ff7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x400008d4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440EP Rev. C&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440ep</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x400008db</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440EP Rev. B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440ep</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 440GRX */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000ffb</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x200008D0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440GRX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440grx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* Use logical PVR for 440EPx (logical pvr = pvr | 0x8) */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000ffb</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x200008D8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440EPX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440epx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 440GP Rev. B */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x40000440</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440GP Rev. B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440gp&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 440GP Rev. C */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x40000481</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440GP Rev. C&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440gp&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 440GX Rev. A */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x50000850</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440GX Rev. A&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440gx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 440GX Rev. B */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x50000851</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440GX Rev. B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440gx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 440GX Rev. C */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x50000892</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440GX Rev. C&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440gx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 440GX Rev. F */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xf0000fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x50000894</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440GX Rev. F&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440gx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 440SP Rev. A */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfff00fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x53200891</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440SP Rev. A&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 440SPe Rev. A */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>               <span class="o">=</span> <span class="mh">0xfff00fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>              <span class="o">=</span> <span class="mh">0x53400890</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>               <span class="o">=</span> <span class="s">&quot;440SPe Rev. A&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>      <span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>           <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>           <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440spe</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>               <span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 440SPe Rev. B */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfff00fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x53400891</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440SPe Rev. B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440spe</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 440 in Xilinx Virtex-5 FXT */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffffff0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x7ff21910</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;440 in Virtex-5 FXT&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_440x5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 460EX */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0006</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x13020002</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;460EX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_440x6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_460ex</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 460EX Rev B */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0007</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x13020004</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;460EX Rev. B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_440x6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_460ex</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 460GT */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0006</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x13020000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;460GT&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_440x6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_460gt</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 460GT Rev B */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0007</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x13020005</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;460GT Rev. B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_440x6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_460gt</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 460SX */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffff00</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x13541800</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;460SX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_460sx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 464 in APM821xx */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfffffff0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x12C41C80</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;APM821XX&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_apm821xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_440A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 476 DD2 core */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x11a52080</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;476&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_47X</span> <span class="o">|</span> <span class="n">CPU_FTR_476_DD2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_47x</span> <span class="o">|</span>
			<span class="n">MMU_FTR_USE_TLBIVAX_BCAST</span> <span class="o">|</span> <span class="n">MMU_FTR_LOCK_BCAST_INVAL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_47x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc470&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 476fpe */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x7ff50000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;476fpe&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_47X</span> <span class="o">|</span> <span class="n">CPU_FTR_476_DD2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_47x</span> <span class="o">|</span>
			<span class="n">MMU_FTR_USE_TLBIVAX_BCAST</span> <span class="o">|</span> <span class="n">MMU_FTR_LOCK_BCAST_INVAL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_47x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc470&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 476 iss */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00050000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;476&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_47X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_47x</span> <span class="o">|</span>
			<span class="n">MMU_FTR_USE_TLBIVAX_BCAST</span> <span class="o">|</span> <span class="n">MMU_FTR_LOCK_BCAST_INVAL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_47x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc470&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* 476 others */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x11a50000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;476&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_47X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_47x</span> <span class="o">|</span>
			<span class="n">MMU_FTR_USE_TLBIVAX_BCAST</span> <span class="o">|</span> <span class="n">MMU_FTR_LOCK_BCAST_INVAL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_47x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc470&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* default match */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;(generic 44x PPC)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_44X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_44x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_4xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc440&quot;</span><span class="p">,</span>
	<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_44x */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_E200</span>
	<span class="p">{</span>	<span class="cm">/* e200z5 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfff00000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x81000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e200z5&quot;</span><span class="p">,</span>
		<span class="cm">/* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_EFP_SINGLE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_UNIFIED_CACHE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_FSL_E</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_e200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc5554&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* e200z6 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xfff00000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x81100000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e200z6&quot;</span><span class="p">,</span>
		<span class="cm">/* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_SPE_COMP</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_EFP_SINGLE_COMP</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_UNIFIED_CACHE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_FSL_E</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_e200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc5554&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* default match */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;(generic E200 PPC)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_EFP_SINGLE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_UNIFIED_CACHE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_FSL_E</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_e200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_e200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc5554&quot;</span><span class="p">,</span>
	<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_E200 */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC32 */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_E500</span>
<span class="cp">#ifdef CONFIG_PPC32</span>
	<span class="p">{</span>	<span class="cm">/* e500 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80200000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e500&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_SPE_COMP</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_EFP_SINGLE_COMP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_FSL_E</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc/e500&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_FSL_EMB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_e500v1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_e500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc8540&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* e500v2 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80210000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e500v2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E500_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_SPE_COMP</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_EFP_SINGLE_COMP</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_EFP_DOUBLE_COMP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_FSL_E</span> <span class="o">|</span> <span class="n">MMU_FTR_BIG_PHYS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc/e500&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_FSL_EMB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_e500v2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_e500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppc8548&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* e500mc */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80230000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e500mc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E500MC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_FSL_E</span> <span class="o">|</span> <span class="n">MMU_FTR_BIG_PHYS</span> <span class="o">|</span>
			<span class="n">MMU_FTR_USE_TLBILX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc/e500mc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_FSL_EMB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_e500mc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_e500mc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppce500mc&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC32 */</span><span class="cp"></span>
	<span class="p">{</span>	<span class="cm">/* e5500 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80240000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e5500&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E5500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_FSL_E</span> <span class="o">|</span> <span class="n">MMU_FTR_BIG_PHYS</span> <span class="o">|</span>
			<span class="n">MMU_FTR_USE_TLBILX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc/e500mc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_FSL_EMB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_e5500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_e5500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_e500mc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppce5500&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* e6500 */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x80400000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;e6500&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E6500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span> <span class="n">PPC_FEATURE_HAS_FPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_FSL_E</span> <span class="o">|</span> <span class="n">MMU_FTR_BIG_PHYS</span> <span class="o">|</span>
			<span class="n">MMU_FTR_USE_TLBILX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_cpu_type</span>	<span class="o">=</span> <span class="s">&quot;ppc/e6500&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">oprofile_type</span>		<span class="o">=</span> <span class="n">PPC_OPROFILE_FSL_EMB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_e5500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_e5500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_e500mc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppce6500&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#ifdef CONFIG_PPC32</span>
	<span class="p">{</span>	<span class="cm">/* default match */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;(generic E500 PPC)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_E500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_BOOKE</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_SPE_COMP</span> <span class="o">|</span>
			<span class="n">PPC_FEATURE_HAS_EFP_SINGLE_COMP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_FSL_E</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_e500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;powerpc&quot;</span><span class="p">,</span>
	<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC32 */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_E500 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_PPC_A2</span>
	<span class="p">{</span>	<span class="cm">/* Standard A2 (&gt;= DD2) + FPU core */</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0xffff0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00480000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;A2 (&gt;= DD2)&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_A2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTRS_A2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">__setup_cpu_a2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_restore</span>		<span class="o">=</span> <span class="n">__restore_cpu_a2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;ppca2&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* This is a default entry to get going, to be replaced by</span>
<span class="cm">		 * a real one at some stage</span>
<span class="cm">		 */</span>
<span class="cp">#define CPU_FTRS_BASE_BOOK3E	(CPU_FTR_USE_TB | \</span>
<span class="cp">	    CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_SMT | \</span>
<span class="cp">	    CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)</span>
		<span class="p">.</span><span class="n">pvr_mask</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pvr_value</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_name</span>		<span class="o">=</span> <span class="s">&quot;Book3E&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_features</span>		<span class="o">=</span> <span class="n">CPU_FTRS_BASE_BOOK3E</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_user_features</span>	<span class="o">=</span> <span class="n">COMMON_USER_PPC64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mmu_features</span>		<span class="o">=</span> <span class="n">MMU_FTR_TYPE_3E</span> <span class="o">|</span> <span class="n">MMU_FTR_USE_TLBILX</span> <span class="o">|</span>
					  <span class="n">MMU_FTR_USE_TLBIVAX_BCAST</span> <span class="o">|</span>
					  <span class="n">MMU_FTR_LOCK_BCAST_INVAL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">icache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dcache_bsize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pmcs</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">machine_check_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform</span>		<span class="o">=</span> <span class="s">&quot;power6&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC_A2 */</span><span class="cp"></span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpu_spec</span> <span class="n">the_cpu_spec</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpu_spec</span> <span class="o">*</span> <span class="n">__init</span> <span class="nf">setup_cpu_spec</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span>
					       <span class="k">struct</span> <span class="n">cpu_spec</span> <span class="o">*</span><span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_spec</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">the_cpu_spec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpu_spec</span> <span class="n">old</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">PTRRELOC</span><span class="p">(</span><span class="n">t</span><span class="p">);</span>
	<span class="n">old</span> <span class="o">=</span> <span class="o">*</span><span class="n">t</span><span class="p">;</span>

	<span class="cm">/* Copy everything, then do fixups */</span>
	<span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">*</span><span class="n">s</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we are overriding a previous value derived from the real</span>
<span class="cm">	 * PVR with a new value obtained using a logical PVR value,</span>
<span class="cm">	 * don&#39;t modify the performance monitor fields.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">old</span><span class="p">.</span><span class="n">num_pmcs</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">num_pmcs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">num_pmcs</span> <span class="o">=</span> <span class="n">old</span><span class="p">.</span><span class="n">num_pmcs</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">pmc_type</span> <span class="o">=</span> <span class="n">old</span><span class="p">.</span><span class="n">pmc_type</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">oprofile_type</span> <span class="o">=</span> <span class="n">old</span><span class="p">.</span><span class="n">oprofile_type</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">oprofile_mmcra_sihv</span> <span class="o">=</span> <span class="n">old</span><span class="p">.</span><span class="n">oprofile_mmcra_sihv</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">oprofile_mmcra_sipr</span> <span class="o">=</span> <span class="n">old</span><span class="p">.</span><span class="n">oprofile_mmcra_sipr</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">oprofile_mmcra_clear</span> <span class="o">=</span> <span class="n">old</span><span class="p">.</span><span class="n">oprofile_mmcra_clear</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * If we have passed through this logic once before and</span>
<span class="cm">		 * have pulled the default case because the real PVR was</span>
<span class="cm">		 * not found inside cpu_specs[], then we are possibly</span>
<span class="cm">		 * running in compatibility mode. In that case, let the</span>
<span class="cm">		 * oprofiler know which set of compatibility counters to</span>
<span class="cm">		 * pull from by making sure the oprofile_cpu_type string</span>
<span class="cm">		 * is set to that of compatibility mode. If the</span>
<span class="cm">		 * oprofile_cpu_type already has a value, then we are</span>
<span class="cm">		 * possibly overriding a real PVR with a logical one,</span>
<span class="cm">		 * and, in that case, keep the current value for</span>
<span class="cm">		 * oprofile_cpu_type.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">old</span><span class="p">.</span><span class="n">oprofile_cpu_type</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">oprofile_cpu_type</span> <span class="o">=</span> <span class="n">old</span><span class="p">.</span><span class="n">oprofile_cpu_type</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">oprofile_type</span> <span class="o">=</span> <span class="n">old</span><span class="p">.</span><span class="n">oprofile_type</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">PTRRELOC</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cur_cpu_spec</span><span class="p">)</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">the_cpu_spec</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set the base platform string once; assumes</span>
<span class="cm">	 * we&#39;re called with real pvr first.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">PTRRELOC</span><span class="p">(</span><span class="o">&amp;</span><span class="n">powerpc_base_platform</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="o">*</span><span class="n">PTRRELOC</span><span class="p">(</span><span class="o">&amp;</span><span class="n">powerpc_base_platform</span><span class="p">)</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">platform</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_PPC64) || defined(CONFIG_BOOKE)</span>
	<span class="cm">/* ppc64 and booke expect identify_cpu to also call setup_cpu for</span>
<span class="cm">	 * that processor. I will consolidate that at a later time, for now,</span>
<span class="cm">	 * just use #ifdef. We also don&#39;t need to PTRRELOC the function</span>
<span class="cm">	 * pointer on ppc64 and booke as we are running at 0 in real mode</span>
<span class="cm">	 * on ppc64 and reloc_offset is always 0 on booke.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">cpu_setup</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">cpu_setup</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC64 || CONFIG_BOOKE */</span><span class="cp"></span>

	<span class="k">return</span> <span class="n">t</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">cpu_spec</span> <span class="o">*</span> <span class="n">__init</span> <span class="nf">identify_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pvr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_spec</span> <span class="o">*</span><span class="n">s</span> <span class="o">=</span> <span class="n">cpu_specs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">s</span> <span class="o">=</span> <span class="n">PTRRELOC</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cpu_specs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span><span class="n">s</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">pvr</span> <span class="o">&amp;</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">pvr_mask</span><span class="p">)</span> <span class="o">==</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">pvr_value</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">setup_cpu_spec</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">s</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">BUG</span><span class="p">();</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
