Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 28 12:27:00 2018
| Host         : Harish running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file reaction_timer_top_timing_summary_routed.rpt -rpx reaction_timer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : reaction_timer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CLOCK_1kHZ_GENERATOR/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.727        0.000                      0                  430        0.155        0.000                      0                  430        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.727        0.000                      0                  430        0.155        0.000                      0                  430        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.828ns (17.309%)  route 3.956ns (82.691%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          1.044     9.875    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y41         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.792    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X51Y41         FDRE (Setup_fdre_C_R)       -0.429    14.602    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.828ns (17.309%)  route 3.956ns (82.691%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          1.044     9.875    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y41         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.792    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X51Y41         FDRE (Setup_fdre_C_R)       -0.429    14.602    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.828ns (17.309%)  route 3.956ns (82.691%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          1.044     9.875    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y41         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.792    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[2]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X51Y41         FDRE (Setup_fdre_C_R)       -0.429    14.602    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.828ns (17.309%)  route 3.956ns (82.691%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          1.044     9.875    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y41         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.792    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[3]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X51Y41         FDRE (Setup_fdre_C_R)       -0.429    14.602    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.828ns (17.649%)  route 3.864ns (82.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.952     9.783    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.792    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[4]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.429    14.627    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.828ns (17.649%)  route 3.864ns (82.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.952     9.783    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.792    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[5]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.429    14.627    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.828ns (17.649%)  route 3.864ns (82.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.952     9.783    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.792    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[6]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.429    14.627    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.828ns (17.649%)  route 3.864ns (82.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.952     9.783    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.792    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.429    14.627    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.828ns (17.835%)  route 3.815ns (82.165%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.903     9.734    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y43         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.452    14.793    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[10]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y43         FDRE (Setup_fdre_C_R)       -0.429    14.603    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.828ns (17.835%)  route 3.815ns (82.165%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.570     5.091    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/Q
                         net (fo=2, routed)           1.171     6.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.843 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.897     7.739    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.844     8.707    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_3__0_n_0
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.903     9.734    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y43         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.452    14.793    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[11]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y43         FDRE (Setup_fdre_C_R)       -0.429    14.603    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_prep_time_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.561     1.444    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X49Y33         FDSE                                         r  RAND_NUM_GEN/random_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  RAND_NUM_GEN/random_number_reg[3]/Q
                         net (fo=2, routed)           0.125     1.710    random_number[3]
    SLICE_X52Y33         FDRE                                         r  random_prep_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  random_prep_time_reg[3]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.076     1.555    random_prep_time_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.576%)  route 0.132ns (48.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.561     1.444    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  RAND_NUM_GEN/random_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RAND_NUM_GEN/random_number_reg[6]/Q
                         net (fo=2, routed)           0.132     1.718    RAND_NUM_GEN/Q[6]
    SLICE_X49Y33         FDSE                                         r  RAND_NUM_GEN/random_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.829     1.956    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X49Y33         FDSE                                         r  RAND_NUM_GEN/random_number_reg[5]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X49Y33         FDSE (Hold_fdse_C_D)         0.072     1.550    RAND_NUM_GEN/random_number_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_prep_time_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X48Y35         FDSE                                         r  RAND_NUM_GEN/random_number_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  RAND_NUM_GEN/random_number_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    random_number[23]
    SLICE_X49Y35         FDRE                                         r  random_prep_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  random_prep_time_reg[23]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.070     1.528    random_prep_time_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.619%)  route 0.127ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  RAND_NUM_GEN/random_number_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  RAND_NUM_GEN/random_number_reg[21]/Q
                         net (fo=2, routed)           0.127     1.713    RAND_NUM_GEN/Q[21]
    SLICE_X48Y34         FDRE                                         r  RAND_NUM_GEN/random_number_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.830     1.957    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  RAND_NUM_GEN/random_number_reg[20]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.076     1.535    RAND_NUM_GEN/random_number_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.117%)  route 0.124ns (46.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  RAND_NUM_GEN/random_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  RAND_NUM_GEN/random_number_reg[10]/Q
                         net (fo=2, routed)           0.124     1.711    RAND_NUM_GEN/Q[10]
    SLICE_X49Y33         FDRE                                         r  RAND_NUM_GEN/random_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.829     1.956    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RAND_NUM_GEN/random_number_reg[9]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.071     1.529    RAND_NUM_GEN/random_number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.270%)  route 0.145ns (50.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.557     1.440    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  REACTION_COUNTER/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  REACTION_COUNTER/count_reg[5]/Q
                         net (fo=3, routed)           0.145     1.726    reaction_timer_count[5]
    SLICE_X48Y20         FDRE                                         r  display_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  display_value_reg[5]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.070     1.544    display_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_prep_time_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.561     1.444    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  RAND_NUM_GEN/random_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RAND_NUM_GEN/random_number_reg[6]/Q
                         net (fo=2, routed)           0.124     1.709    random_number[6]
    SLICE_X52Y33         FDRE                                         r  random_prep_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  random_prep_time_reg[6]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.060     1.517    random_prep_time_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_prep_time_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.975%)  route 0.130ns (48.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  RAND_NUM_GEN/random_number_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  RAND_NUM_GEN/random_number_reg[22]/Q
                         net (fo=2, routed)           0.130     1.716    random_number[22]
    SLICE_X49Y35         FDRE                                         r  random_prep_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  random_prep_time_reg[22]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.066     1.524    random_prep_time_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.553     1.436    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  REACTION_COUNTER/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  REACTION_COUNTER/count_reg[26]/Q
                         net (fo=3, routed)           0.150     1.727    reaction_timer_count[26]
    SLICE_X50Y25         FDRE                                         r  display_value_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  display_value_reg[26]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.083     1.532    display_value_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.556     1.439    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  REACTION_COUNTER/count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  REACTION_COUNTER/count_reg[32]/Q
                         net (fo=3, routed)           0.131     1.711    reaction_timer_count[32]
    SLICE_X50Y27         FDRE                                         r  display_value_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  display_value_reg[32]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.063     1.515    display_value_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   CLOCK_1kHZ_GENERATOR/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   CLOCK_1kHZ_GENERATOR/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y41   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y46   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y46   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[21]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   RAND_NUM_GEN/random_number_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   RAND_NUM_GEN/random_number_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   RAND_NUM_GEN/random_number_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   RAND_NUM_GEN/random_number_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   RAND_NUM_GEN/random_number_reg[22]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   RAND_NUM_GEN/random_number_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   random_prep_time_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   random_prep_time_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   random_prep_time_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   random_prep_time_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   CLOCK_1kHZ_GENERATOR/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   REACTION_COUNTER/count_reg[2]/C



