{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710700942190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710700942190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 15:42:22 2024 " "Processing started: Sun Mar 17 15:42:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710700942190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710700942190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710700942191 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710700943257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7segments.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7segments " "Found entity 1: decoder_7segments" {  } { { "decoder_7segments.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/decoder_7segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_0x9.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_0x9.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_0x9 " "Found entity 1: counter_0x9" {  } { { "counter_0x9.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/counter_0x9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_rot.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_rot.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_rot " "Found entity 1: counter_rot" {  } { { "counter_rot.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/counter_rot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_rot.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_rot.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_rot " "Found entity 1: decoder_rot" {  } { { "decoder_rot.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/decoder_rot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_rot.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_rot.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_rot " "Found entity 1: frequency_rot" {  } { { "frequency_rot.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/frequency_rot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrars_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registrars_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrars_bank " "Found entity 1: registrars_bank" {  } { { "registrars_bank.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/registrars_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Control Unit.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Control Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_mem " "Found entity 1: Data_mem" {  } { { "Data_mem.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710700943396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710700943396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710700943450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mod_Teste.v(160) " "Verilog HDL assignment warning at Mod_Teste.v(160): truncated value with size 32 to match size of target (8)" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710700943454 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..6\] Mod_Teste.v(10) " "Output port \"LEDG\[8..6\]\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710700943456 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] Mod_Teste.v(10) " "Output port \"LEDG\[4\]\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710700943456 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2..1\] Mod_Teste.v(10) " "Output port \"LEDG\[2..1\]\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710700943457 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] Mod_Teste.v(11) " "Output port \"LEDR\[17..8\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710700943457 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710700943457 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.v" "MyLCD" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710700943484 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710700943484 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710700943484 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "C:/Users/ygorp/Documents/GitHub/LASD/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710700943487 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrars_bank registrars_bank:registradores " "Elaborating entity \"registrars_bank\" for hierarchy \"registrars_bank:registradores\"" {  } { { "Mod_Teste.v" "registradores" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943490 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registrars_bank.v(16) " "Verilog HDL Always Construct warning at registrars_bank.v(16): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "registrars_bank.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/registrars_bank.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1710700943491 "|Mod_Teste|registrars_bank:registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:CONTADOR_PROGRAMA " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:CONTADOR_PROGRAMA\"" {  } { { "Mod_Teste.v" "CONTADOR_PROGRAMA" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:memoria_instrucao " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:memoria_instrucao\"" {  } { { "Mod_Teste.v" "memoria_instrucao" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943495 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Instruction_Memory.v(7) " "Verilog HDL Case Statement warning at Instruction_Memory.v(7): incomplete case statement has no default case item" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1710700943496 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RD Instruction_Memory.v(7) " "Verilog HDL Always Construct warning at Instruction_Memory.v(7): inferring latch(es) for variable \"RD\", which holds its previous value in one or more paths through the always construct" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1710700943496 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[0\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[0\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943496 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[1\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[1\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943496 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[2\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[2\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943496 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[3\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[3\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[4\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[4\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[5\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[5\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[6\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[6\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[7\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[7\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[8\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[8\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[9\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[9\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[10\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[10\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[11\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[11\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[12\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[12\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[13\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[13\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[14\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[14\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[15\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[15\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[16\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[16\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[17\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[17\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[18\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[18\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[19\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[19\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[20\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[20\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[21\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[21\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[22\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[22\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[23\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[23\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943497 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[24\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[24\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943498 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[25\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[25\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943498 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[26\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[26\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943498 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[27\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[27\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943498 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[28\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[28\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943498 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[29\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[29\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943498 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[30\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[30\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943498 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[31\] Instruction_Memory.v(7) " "Inferred latch for \"RD\[31\]\" at Instruction_Memory.v(7)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710700943498 "|Mod_Teste|Instruction_Memory:memoria_instrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:unidade_controle " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:unidade_controle\"" {  } { { "Mod_Teste.v" "unidade_controle" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:Inst1 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:Inst1\"" {  } { { "Mod_Teste.v" "Inst1" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ulinha " "Elaborating entity \"ULA\" for hierarchy \"ULA:ulinha\"" {  } { { "Mod_Teste.v" "ulinha" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(9) " "Verilog HDL assignment warning at ULA.v(9): truncated value with size 32 to match size of target (8)" {  } { { "ULA.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/ULA.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710700943505 "|Mod_Teste|ULA:ulinha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(12) " "Verilog HDL assignment warning at ULA.v(12): truncated value with size 32 to match size of target (8)" {  } { { "ULA.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/ULA.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710700943505 "|Mod_Teste|ULA:ulinha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ULA.v(20) " "Verilog HDL assignment warning at ULA.v(20): truncated value with size 32 to match size of target (1)" {  } { { "ULA.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/ULA.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710700943505 "|Mod_Teste|ULA:ulinha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:Inst2 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:Inst2\"" {  } { { "Mod_Teste.v" "Inst2" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_mem Data_mem:memoria_dados " "Elaborating entity \"Data_mem\" for hierarchy \"Data_mem:memoria_dados\"" {  } { { "Mod_Teste.v" "memoria_dados" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943508 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Data_mem.v(8) " "Verilog HDL Always Construct warning at Data_mem.v(8): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_mem.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Data_mem.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1710700943521 "|Mod_Teste|Data_mem:memoria_dados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7segments decoder_7segments:setimo " "Elaborating entity \"decoder_7segments\" for hierarchy \"decoder_7segments:setimo\"" {  } { { "Mod_Teste.v" "setimo" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700943525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 decoder_7segments.v(24) " "Verilog HDL assignment warning at decoder_7segments.v(24): truncated value with size 32 to match size of target (7)" {  } { { "decoder_7segments.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/decoder_7segments.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710700943526 "|Mod_Teste|decoder_7segments:decodificador"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1710700946638 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710700946678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710700946678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710700946678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710700946678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710700946678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710700946678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710700946678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710700946678 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1710700946678 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_Memory:memoria_instrucao\|RD\[10\] Instruction_Memory:memoria_instrucao\|RD\[5\] " "Duplicate LATCH primitive \"Instruction_Memory:memoria_instrucao\|RD\[10\]\" merged with LATCH primitive \"Instruction_Memory:memoria_instrucao\|RD\[5\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700946698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_Memory:memoria_instrucao\|RD\[27\] Instruction_Memory:memoria_instrucao\|RD\[4\] " "Duplicate LATCH primitive \"Instruction_Memory:memoria_instrucao\|RD\[27\]\" merged with LATCH primitive \"Instruction_Memory:memoria_instrucao\|RD\[4\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700946698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_Memory:memoria_instrucao\|RD\[25\] Instruction_Memory:memoria_instrucao\|RD\[4\] " "Duplicate LATCH primitive \"Instruction_Memory:memoria_instrucao\|RD\[25\]\" merged with LATCH primitive \"Instruction_Memory:memoria_instrucao\|RD\[4\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710700946698 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1710700946698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Memory:memoria_instrucao\|RD\[5\] " "Latch Instruction_Memory:memoria_instrucao\|RD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Program_Counter:CONTADOR_PROGRAMA\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal Program_Counter:CONTADOR_PROGRAMA\|PC\[6\]" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710700946700 ""}  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710700946700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Memory:memoria_instrucao\|RD\[7\] " "Latch Instruction_Memory:memoria_instrucao\|RD\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Program_Counter:CONTADOR_PROGRAMA\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal Program_Counter:CONTADOR_PROGRAMA\|PC\[6\]" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710700946700 ""}  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710700946700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Memory:memoria_instrucao\|RD\[4\] " "Latch Instruction_Memory:memoria_instrucao\|RD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Program_Counter:CONTADOR_PROGRAMA\|PC\[2\] " "Ports D and ENA on the latch are fed by the same signal Program_Counter:CONTADOR_PROGRAMA\|PC\[2\]" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710700946700 ""}  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710700946700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Memory:memoria_instrucao\|RD\[9\] " "Latch Instruction_Memory:memoria_instrucao\|RD\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Program_Counter:CONTADOR_PROGRAMA\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal Program_Counter:CONTADOR_PROGRAMA\|PC\[6\]" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710700946700 ""}  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710700946700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Memory:memoria_instrucao\|RD\[8\] " "Latch Instruction_Memory:memoria_instrucao\|RD\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Program_Counter:CONTADOR_PROGRAMA\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal Program_Counter:CONTADOR_PROGRAMA\|PC\[6\]" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710700946701 ""}  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710700946701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Memory:memoria_instrucao\|RD\[20\] " "Latch Instruction_Memory:memoria_instrucao\|RD\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Program_Counter:CONTADOR_PROGRAMA\|PC\[3\] " "Ports D and ENA on the latch are fed by the same signal Program_Counter:CONTADOR_PROGRAMA\|PC\[3\]" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710700946701 ""}  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710700946701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Memory:memoria_instrucao\|RD\[21\] " "Latch Instruction_Memory:memoria_instrucao\|RD\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Program_Counter:CONTADOR_PROGRAMA\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal Program_Counter:CONTADOR_PROGRAMA\|PC\[6\]" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710700946701 ""}  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710700946701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Memory:memoria_instrucao\|RD\[22\] " "Latch Instruction_Memory:memoria_instrucao\|RD\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Program_Counter:CONTADOR_PROGRAMA\|PC\[7\] " "Ports D and ENA on the latch are fed by the same signal Program_Counter:CONTADOR_PROGRAMA\|PC\[7\]" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710700946701 ""}  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710700946701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Memory:memoria_instrucao\|RD\[23\] " "Latch Instruction_Memory:memoria_instrucao\|RD\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Program_Counter:CONTADOR_PROGRAMA\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal Program_Counter:CONTADOR_PROGRAMA\|PC\[6\]" {  } { { "Program Counter.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Program Counter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1710700946701 ""}  } { { "Instruction_Memory.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Instruction_Memory.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1710700946701 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700947235 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700947235 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700947235 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700947235 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700947235 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700947235 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700947235 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700947235 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1710700947235 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710700947236 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710700947236 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1710700949023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710700949628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949628 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/ygorp/Documents/GitHub/LASD/Mod_Teste.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710700949913 "|Mod_Teste|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710700949913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4409 " "Implemented 4409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710700949915 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710700949915 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1710700949915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4215 " "Implemented 4215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710700949915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710700949915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710700949961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 15:42:29 2024 " "Processing ended: Sun Mar 17 15:42:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710700949961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710700949961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710700949961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710700949961 ""}
