module d_ff(input d,clk, output q);
reg q;

always@(posedge clk)
q=d;
endmodule
