Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 55d4b381bde34855b73002c2a6585a11 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lift_sim_behav xil_defaultlib.lift_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'in' [C:/Users/SCL/LiftLogic2/LiftLogic2.srcs/sources_1/new/lift.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.driveDigit
Compiling module xil_defaultlib.lift
Compiling module xil_defaultlib.lift_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lift_sim_behav
