{
  "design": {
    "design_info": {
      "boundary_crc": "0xB2D093BEB974492E",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../adrv9001_zed.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2.2",
      "validated": "true"
    },
    "design_tree": {
      "sys_ps7": "",
      "axi_iic_main": "",
      "sys_i2c_mixer": "",
      "sys_concat_intc": "",
      "sys_rstgen": "",
      "sys_200m_rstgen": "",
      "sys_logic_inv": "",
      "axi_hdmi_clkgen": "",
      "axi_hdmi_core": "",
      "axi_hdmi_dma": "",
      "sys_audio_clkgen": "",
      "axi_spdif_tx_core": "",
      "axi_i2s_adi": "",
      "axi_iic_fmc": "",
      "axi_sysid_0": "",
      "rom_sys_0": "",
      "GND_1": "",
      "axi_cpu_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {}
      },
      "axi_hp0_interconnect": "",
      "axi_adrv9001": "",
      "axi_adrv9001_rx1_dma": "",
      "util_adc_1_pack": "",
      "axi_adrv9001_rx2_dma": "",
      "util_adc_2_pack": "",
      "axi_adrv9001_tx1_dma": "",
      "util_dac_1_upack": "",
      "axi_adrv9001_tx2_dma": "",
      "util_dac_2_upack": "",
      "axi_hp1_interconnect": "",
      "IP_802_11p_0": ""
    },
    "interface_ports": {
      "ddr": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "ddr_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "ddr_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "ddr_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "ddr_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "ddr_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "ddr_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "ddr_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "ddr_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "ddr_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "ddr_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "ddr_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "ddr_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "ddr_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "ddr_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "ddr_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "fixed_io": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "fixed_io_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "fixed_io_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "fixed_io_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "fixed_io_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "fixed_io_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "fixed_io_ps_porb",
            "direction": "IO"
          }
        }
      },
      "iic_fmc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "iic_fmc_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "iic_fmc_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "iic_fmc_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "iic_fmc_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "iic_fmc_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "iic_fmc_sda_t",
            "direction": "O"
          }
        }
      },
      "i2s": {
        "mode": "Master",
        "vlnv_bus_definition": "analog.com:interface:i2s:1.0",
        "vlnv": "analog.com:interface:i2s_rtl:1.0",
        "port_maps": {
          "BCLK": {
            "physical_name": "i2s_bclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "LRCLK": {
            "physical_name": "i2s_lrclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SDATA_OUT": {
            "physical_name": "i2s_sdata_out",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SDATA_IN": {
            "physical_name": "i2s_sdata_in",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "spi0_csn_2_o": {
        "direction": "O"
      },
      "spi0_csn_1_o": {
        "direction": "O"
      },
      "spi0_csn_0_o": {
        "direction": "O"
      },
      "spi0_csn_i": {
        "direction": "I"
      },
      "spi0_clk_i": {
        "direction": "I"
      },
      "spi0_clk_o": {
        "direction": "O"
      },
      "spi0_sdo_i": {
        "direction": "I"
      },
      "spi0_sdo_o": {
        "direction": "O"
      },
      "spi0_sdi_i": {
        "direction": "I"
      },
      "spi1_csn_2_o": {
        "direction": "O"
      },
      "spi1_csn_1_o": {
        "direction": "O"
      },
      "spi1_csn_0_o": {
        "direction": "O"
      },
      "spi1_csn_i": {
        "direction": "I"
      },
      "spi1_clk_i": {
        "direction": "I"
      },
      "spi1_clk_o": {
        "direction": "O"
      },
      "spi1_sdo_i": {
        "direction": "I"
      },
      "spi1_sdo_o": {
        "direction": "O"
      },
      "spi1_sdi_i": {
        "direction": "I"
      },
      "gpio_i": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "gpio_o": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "gpio_t": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "hdmi_out_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axi_hdmi_core_0_hdmi_out_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "hdmi_hsync": {
        "direction": "O"
      },
      "hdmi_vsync": {
        "direction": "O"
      },
      "hdmi_data_e": {
        "direction": "O"
      },
      "hdmi_data": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "i2s_mclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_sys_audio_clkgen_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "12287988",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "iic_mux_scl_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "iic_mux_scl_o": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "iic_mux_scl_t": {
        "direction": "O"
      },
      "iic_mux_sda_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "iic_mux_sda_o": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "iic_mux_sda_t": {
        "direction": "O"
      },
      "otg_vbusoc": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "spdif": {
        "direction": "O"
      },
      "adc1_div_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axi_adrv9001_0_adc_1_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "adc2_div_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axi_adrv9001_0_adc_2_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "dac1_div_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axi_adrv9001_0_dac_1_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "dac2_div_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axi_adrv9001_0_dac_2_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "ref_clk": {
        "direction": "I"
      },
      "tx_output_enable": {
        "direction": "I"
      },
      "mssi_sync": {
        "direction": "I"
      },
      "rx1_dclk_in_n": {
        "direction": "I"
      },
      "rx1_dclk_in_p": {
        "direction": "I"
      },
      "rx1_idata_in_n": {
        "direction": "I"
      },
      "rx1_idata_in_p": {
        "direction": "I"
      },
      "rx1_qdata_in_n": {
        "direction": "I"
      },
      "rx1_qdata_in_p": {
        "direction": "I"
      },
      "rx1_strobe_in_n": {
        "direction": "I"
      },
      "rx1_strobe_in_p": {
        "direction": "I"
      },
      "rx2_dclk_in_n": {
        "direction": "I"
      },
      "rx2_dclk_in_p": {
        "direction": "I"
      },
      "rx2_idata_in_n": {
        "direction": "I"
      },
      "rx2_idata_in_p": {
        "direction": "I"
      },
      "rx2_qdata_in_n": {
        "direction": "I"
      },
      "rx2_qdata_in_p": {
        "direction": "I"
      },
      "rx2_strobe_in_n": {
        "direction": "I"
      },
      "rx2_strobe_in_p": {
        "direction": "I"
      },
      "tx1_dclk_out_n": {
        "direction": "O"
      },
      "tx1_dclk_out_p": {
        "direction": "O"
      },
      "tx1_dclk_in_n": {
        "direction": "I"
      },
      "tx1_dclk_in_p": {
        "direction": "I"
      },
      "tx1_idata_out_n": {
        "direction": "O"
      },
      "tx1_idata_out_p": {
        "direction": "O"
      },
      "tx1_qdata_out_n": {
        "direction": "O"
      },
      "tx1_qdata_out_p": {
        "direction": "O"
      },
      "tx1_strobe_out_n": {
        "direction": "O"
      },
      "tx1_strobe_out_p": {
        "direction": "O"
      },
      "tx2_dclk_out_n": {
        "direction": "O"
      },
      "tx2_dclk_out_p": {
        "direction": "O"
      },
      "tx2_dclk_in_n": {
        "direction": "I"
      },
      "tx2_dclk_in_p": {
        "direction": "I"
      },
      "tx2_idata_out_n": {
        "direction": "O"
      },
      "tx2_idata_out_p": {
        "direction": "O"
      },
      "tx2_qdata_out_n": {
        "direction": "O"
      },
      "tx2_qdata_out_p": {
        "direction": "O"
      },
      "tx2_strobe_out_n": {
        "direction": "O"
      },
      "tx2_strobe_out_p": {
        "direction": "O"
      },
      "rx1_enable": {
        "direction": "O"
      },
      "rx2_enable": {
        "direction": "O"
      },
      "tx1_enable": {
        "direction": "O"
      },
      "tx2_enable": {
        "direction": "O"
      },
      "gpio_rx1_enable_in": {
        "direction": "I"
      },
      "gpio_rx2_enable_in": {
        "direction": "I"
      },
      "gpio_tx1_enable_in": {
        "direction": "I"
      },
      "gpio_tx2_enable_in": {
        "direction": "I"
      },
      "tdd_sync": {
        "direction": "I"
      },
      "tdd_sync_cntr": {
        "direction": "O"
      },
      "LEDS": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "SW": {
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "sys_ps7": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "system_sys_ps7_0",
        "xci_path": "ip\\system_sys_ps7_0\\system_sys_ps7_0.xci",
        "inst_hier_path": "sys_ps7",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "1"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_SPI1": {
            "value": "1"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.0"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.0"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "64"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "64"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "ZedBoard"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "REVERSE"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
              "0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.062"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.065"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.083"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.007"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.010"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.048"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "EMIO"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI1_SPI1_IO": {
            "value": "EMIO"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "68.4725"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "71.086"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "66.794"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.7385"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.061"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "64.1705"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "63.686"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "68.46"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "105.4895"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "1"
          },
          "PCW_USE_DMA1": {
            "value": "1"
          },
          "PCW_USE_DMA2": {
            "value": "1"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          },
          "S_AXI_HP1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_iic_main": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "6",
        "xci_name": "system_axi_iic_main_0",
        "xci_path": "ip\\system_axi_iic_main_0\\system_axi_iic_main_0.xci",
        "inst_hier_path": "axi_iic_main",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "sys_i2c_mixer": {
        "vlnv": "analog.com:user:util_i2c_mixer:1.0",
        "ip_revision": "1",
        "xci_name": "system_sys_i2c_mixer_0",
        "xci_path": "ip\\system_sys_i2c_mixer_0\\system_sys_i2c_mixer_0.xci",
        "inst_hier_path": "sys_i2c_mixer"
      },
      "sys_concat_intc": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "system_sys_concat_intc_0",
        "xci_path": "ip\\system_sys_concat_intc_0\\system_sys_concat_intc_0.xci",
        "inst_hier_path": "sys_concat_intc",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      },
      "sys_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "system_sys_rstgen_0",
        "xci_path": "ip\\system_sys_rstgen_0\\system_sys_rstgen_0.xci",
        "inst_hier_path": "sys_rstgen",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_200m_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "system_sys_200m_rstgen_0",
        "xci_path": "ip\\system_sys_200m_rstgen_0\\system_sys_200m_rstgen_0.xci",
        "inst_hier_path": "sys_200m_rstgen",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_logic_inv": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "system_sys_logic_inv_0",
        "xci_path": "ip\\system_sys_logic_inv_0\\system_sys_logic_inv_0.xci",
        "inst_hier_path": "sys_logic_inv",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_hdmi_clkgen": {
        "vlnv": "analog.com:user:axi_clkgen:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_hdmi_clkgen_0",
        "xci_path": "ip\\system_axi_hdmi_clkgen_0\\system_axi_hdmi_clkgen_0.xci",
        "inst_hier_path": "axi_hdmi_clkgen"
      },
      "axi_hdmi_core": {
        "vlnv": "analog.com:user:axi_hdmi_tx:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_hdmi_core_0",
        "xci_path": "ip\\system_axi_hdmi_core_0\\system_axi_hdmi_core_0.xci",
        "inst_hier_path": "axi_hdmi_core",
        "parameters": {
          "INTERFACE": {
            "value": "16_BIT"
          }
        }
      },
      "axi_hdmi_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_hdmi_dma_0",
        "xci_path": "ip\\system_axi_hdmi_dma_0\\system_axi_hdmi_dma_0.xci",
        "inst_hier_path": "axi_hdmi_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "true"
          },
          "DMA_2D_TRANSFER": {
            "value": "true"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x1FFFFFFF",
              "width": "29"
            },
            "parameters": {
              "master_id": {
                "value": "5"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "512M",
              "width": "29"
            }
          }
        }
      },
      "sys_audio_clkgen": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "system_sys_audio_clkgen_0",
        "xci_path": "ip\\system_sys_audio_clkgen_0\\system_sys_audio_clkgen_0.xci",
        "inst_hier_path": "sys_audio_clkgen",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "327.996"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "264.435"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "44.375"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "80.250"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "9"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "axi_spdif_tx_core": {
        "vlnv": "analog.com:user:axi_spdif_tx:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_spdif_tx_core_0",
        "xci_path": "ip\\system_axi_spdif_tx_core_0\\system_axi_spdif_tx_core_0.xci",
        "inst_hier_path": "axi_spdif_tx_core",
        "parameters": {
          "DMA_TYPE": {
            "value": "1"
          },
          "S_AXI_ADDRESS_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_i2s_adi": {
        "vlnv": "analog.com:user:axi_i2s_adi:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_i2s_adi_0",
        "xci_path": "ip\\system_axi_i2s_adi_0\\system_axi_i2s_adi_0.xci",
        "inst_hier_path": "axi_i2s_adi",
        "parameters": {
          "DMA_TYPE": {
            "value": "1"
          },
          "S_AXI_ADDRESS_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_iic_fmc": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "6",
        "xci_name": "system_axi_iic_fmc_0",
        "xci_path": "ip\\system_axi_iic_fmc_0\\system_axi_iic_fmc_0.xci",
        "inst_hier_path": "axi_iic_fmc"
      },
      "axi_sysid_0": {
        "vlnv": "analog.com:user:axi_sysid:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_sysid_0_0",
        "xci_path": "ip\\system_axi_sysid_0_0\\system_axi_sysid_0_0.xci",
        "inst_hier_path": "axi_sysid_0",
        "parameters": {
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "rom_sys_0": {
        "vlnv": "analog.com:user:sysid_rom:1.0",
        "ip_revision": "1",
        "xci_name": "system_rom_sys_0_0",
        "xci_path": "ip\\system_rom_sys_0_0\\system_rom_sys_0_0.xci",
        "inst_hier_path": "rom_sys_0",
        "parameters": {
          "PATH_TO_FILE": {
            "value": "c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/mem_init_sys.txt"
          },
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "system_GND_1_0",
        "xci_path": "ip\\system_GND_1_0\\system_GND_1_0.xci",
        "inst_hier_path": "GND_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_cpu_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\system_axi_cpu_interconnect_0\\system_axi_cpu_interconnect_0.xci",
        "inst_hier_path": "axi_cpu_interconnect",
        "xci_name": "system_axi_cpu_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "14"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "31",
            "xci_name": "system_xbar_0",
            "xci_path": "ip\\system_xbar_0\\system_xbar_0.xci",
            "inst_hier_path": "axi_cpu_interconnect/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "14"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "30",
                "xci_name": "system_auto_pc_0",
                "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
                "inst_hier_path": "axi_cpu_interconnect/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_cpu_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "m09_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m09_couplers/M_AXI",
              "M09_AXI"
            ]
          },
          "m10_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m10_couplers/M_AXI",
              "M10_AXI"
            ]
          },
          "m11_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m11_couplers/M_AXI",
              "M11_AXI"
            ]
          },
          "m12_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m12_couplers/M_AXI",
              "M12_AXI"
            ]
          },
          "m13_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "m13_couplers/M_AXI",
              "M13_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_cpu_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK"
            ]
          },
          "axi_cpu_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_hp0_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "22",
        "xci_name": "system_axi_hp0_interconnect_0",
        "xci_path": "ip\\system_axi_hp0_interconnect_0\\system_axi_hp0_interconnect_0.xci",
        "inst_hier_path": "axi_hp0_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "0"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "0"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_adrv9001": {
        "vlnv": "analog.com:user:axi_adrv9001:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_adrv9001_0",
        "xci_path": "ip\\system_axi_adrv9001_0\\system_axi_adrv9001_0.xci",
        "inst_hier_path": "axi_adrv9001",
        "parameters": {
          "CMOS_LVDS_N": {
            "value": "1"
          },
          "DEV_PACKAGE": {
            "value": "14"
          },
          "FPGA_FAMILY": {
            "value": "4"
          },
          "FPGA_TECHNOLOGY": {
            "value": "1"
          },
          "RX_USE_BUFG": {
            "value": "1"
          },
          "SPEED_GRADE": {
            "value": "10"
          },
          "TX_USE_BUFG": {
            "value": "1"
          }
        }
      },
      "axi_adrv9001_rx1_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_adrv9001_rx1_dma_0",
        "xci_path": "ip\\system_axi_adrv9001_rx1_dma_0\\system_axi_adrv9001_rx1_dma_0.xci",
        "inst_hier_path": "axi_adrv9001_rx1_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "2"
          },
          "SYNC_TRANSFER_START": {
            "value": "false"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x1FFFFFFF",
              "width": "29"
            },
            "parameters": {
              "master_id": {
                "value": "4"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "512M",
              "width": "29"
            }
          }
        }
      },
      "util_adc_1_pack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "ip_revision": "1",
        "xci_name": "system_util_adc_1_pack_0",
        "xci_path": "ip\\system_util_adc_1_pack_0\\system_util_adc_1_pack_0.xci",
        "inst_hier_path": "util_adc_1_pack",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_adrv9001_rx2_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_adrv9001_rx2_dma_0",
        "xci_path": "ip\\system_axi_adrv9001_rx2_dma_0\\system_axi_adrv9001_rx2_dma_0.xci",
        "inst_hier_path": "axi_adrv9001_rx2_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "32"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "2"
          },
          "SYNC_TRANSFER_START": {
            "value": "false"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x1FFFFFFF",
              "width": "29"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "512M",
              "width": "29"
            }
          }
        }
      },
      "util_adc_2_pack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "ip_revision": "1",
        "xci_name": "system_util_adc_2_pack_0",
        "xci_path": "ip\\system_util_adc_2_pack_0\\system_util_adc_2_pack_0.xci",
        "inst_hier_path": "util_adc_2_pack",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "2"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_adrv9001_tx1_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_adrv9001_tx1_dma_0",
        "xci_path": "ip\\system_axi_adrv9001_tx1_dma_0\\system_axi_adrv9001_tx1_dma_0.xci",
        "inst_hier_path": "axi_adrv9001_tx1_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "true"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x1FFFFFFF",
              "width": "29"
            },
            "parameters": {
              "master_id": {
                "value": "3"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "512M",
              "width": "29"
            }
          }
        }
      },
      "util_dac_1_upack": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "ip_revision": "1",
        "xci_name": "system_util_dac_1_upack_0",
        "xci_path": "ip\\system_util_dac_1_upack_0\\system_util_dac_1_upack_0.xci",
        "inst_hier_path": "util_dac_1_upack",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_adrv9001_tx2_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "ip_revision": "1",
        "xci_name": "system_axi_adrv9001_tx2_dma_0",
        "xci_path": "ip\\system_axi_adrv9001_tx2_dma_0\\system_axi_adrv9001_tx2_dma_0.xci",
        "inst_hier_path": "axi_adrv9001_tx2_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "true"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "32"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x1FFFFFFF",
              "width": "29"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "512M",
              "width": "29"
            }
          }
        }
      },
      "util_dac_2_upack": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "ip_revision": "1",
        "xci_name": "system_util_dac_2_upack_0",
        "xci_path": "ip\\system_util_dac_2_upack_0\\system_util_dac_2_upack_0.xci",
        "inst_hier_path": "util_dac_2_upack",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "2"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_hp1_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "22",
        "xci_name": "system_axi_hp1_interconnect_0",
        "xci_path": "ip\\system_axi_hp1_interconnect_0\\system_axi_hp1_interconnect_0.xci",
        "inst_hier_path": "axi_hp1_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "0"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "0"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "0"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "0"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "IP_802_11p_0": {
        "vlnv": "xilinx.com:user:IP_802_11p:1.0",
        "ip_revision": "15",
        "xci_name": "system_IP_802_11p_0_0",
        "xci_path": "ip\\system_IP_802_11p_0_0\\system_IP_802_11p_0_0.xci",
        "inst_hier_path": "IP_802_11p_0"
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_cpu_interconnect/S00_AXI",
          "sys_ps7/M_AXI_GP0"
        ]
      },
      "axi_adrv9001_rx1_dma_m_dest_axi": {
        "interface_ports": [
          "axi_hp1_interconnect/S00_AXI",
          "axi_adrv9001_rx1_dma/m_dest_axi"
        ]
      },
      "axi_adrv9001_rx2_dma_m_dest_axi": {
        "interface_ports": [
          "axi_hp1_interconnect/S01_AXI",
          "axi_adrv9001_rx2_dma/m_dest_axi"
        ]
      },
      "axi_adrv9001_tx1_dma_m_axis": {
        "interface_ports": [
          "axi_adrv9001_tx1_dma/m_axis",
          "util_dac_1_upack/s_axis"
        ]
      },
      "axi_adrv9001_tx1_dma_m_src_axi": {
        "interface_ports": [
          "axi_hp1_interconnect/S02_AXI",
          "axi_adrv9001_tx1_dma/m_src_axi"
        ]
      },
      "axi_adrv9001_tx2_dma_m_axis": {
        "interface_ports": [
          "axi_adrv9001_tx2_dma/m_axis",
          "util_dac_2_upack/s_axis"
        ]
      },
      "axi_adrv9001_tx2_dma_m_src_axi": {
        "interface_ports": [
          "axi_hp1_interconnect/S03_AXI",
          "axi_adrv9001_tx2_dma/m_src_axi"
        ]
      },
      "axi_cpu_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M00_AXI",
          "axi_iic_main/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M01_AXI",
          "axi_sysid_0/s_axi"
        ]
      },
      "axi_cpu_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M02_AXI",
          "axi_hdmi_clkgen/s_axi"
        ]
      },
      "axi_cpu_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M03_AXI",
          "axi_hdmi_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M04_AXI",
          "axi_hdmi_core/s_axi"
        ]
      },
      "axi_cpu_interconnect_M05_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M05_AXI",
          "axi_spdif_tx_core/s_axi"
        ]
      },
      "axi_cpu_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M06_AXI",
          "axi_i2s_adi/s_axi"
        ]
      },
      "axi_cpu_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M07_AXI",
          "axi_iic_fmc/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M08_AXI",
          "axi_adrv9001/s_axi"
        ]
      },
      "axi_cpu_interconnect_M09_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M09_AXI",
          "axi_adrv9001_rx1_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M10_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M10_AXI",
          "axi_adrv9001_rx2_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M11_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M11_AXI",
          "axi_adrv9001_tx1_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M12_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M12_AXI",
          "axi_adrv9001_tx2_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M13_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M13_AXI",
          "IP_802_11p_0/S00_AXI"
        ]
      },
      "axi_hdmi_dma_m_axis": {
        "interface_ports": [
          "axi_hdmi_dma/m_axis",
          "axi_hdmi_core/s_axis"
        ]
      },
      "axi_hdmi_dma_m_src_axi": {
        "interface_ports": [
          "axi_hp0_interconnect/S00_AXI",
          "axi_hdmi_dma/m_src_axi"
        ]
      },
      "axi_hp0_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp0_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP0"
        ]
      },
      "axi_hp1_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp1_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP1"
        ]
      },
      "axi_i2s_adi_dma_req_rx": {
        "interface_ports": [
          "sys_ps7/DMA2_REQ",
          "axi_i2s_adi/dma_req_rx"
        ]
      },
      "axi_i2s_adi_dma_req_tx": {
        "interface_ports": [
          "sys_ps7/DMA1_REQ",
          "axi_i2s_adi/dma_req_tx"
        ]
      },
      "axi_i2s_adi_i2s": {
        "interface_ports": [
          "i2s",
          "axi_i2s_adi/i2s"
        ]
      },
      "axi_iic_fmc_IIC": {
        "interface_ports": [
          "iic_fmc",
          "axi_iic_fmc/IIC"
        ]
      },
      "axi_iic_main_IIC": {
        "interface_ports": [
          "axi_iic_main/IIC",
          "sys_i2c_mixer/upstream"
        ]
      },
      "axi_spdif_tx_core_dma_req": {
        "interface_ports": [
          "sys_ps7/DMA0_REQ",
          "axi_spdif_tx_core/dma_req"
        ]
      },
      "sys_ps7_DDR": {
        "interface_ports": [
          "ddr",
          "sys_ps7/DDR"
        ]
      },
      "sys_ps7_DMA0_ACK": {
        "interface_ports": [
          "sys_ps7/DMA0_ACK",
          "axi_spdif_tx_core/dma_ack"
        ]
      },
      "sys_ps7_DMA1_ACK": {
        "interface_ports": [
          "sys_ps7/DMA1_ACK",
          "axi_i2s_adi/dma_ack_tx"
        ]
      },
      "sys_ps7_DMA2_ACK": {
        "interface_ports": [
          "sys_ps7/DMA2_ACK",
          "axi_i2s_adi/dma_ack_rx"
        ]
      },
      "sys_ps7_FIXED_IO": {
        "interface_ports": [
          "fixed_io",
          "sys_ps7/FIXED_IO"
        ]
      },
      "util_adc_1_pack_packed_fifo_wr": {
        "interface_ports": [
          "util_adc_1_pack/packed_fifo_wr",
          "axi_adrv9001_rx1_dma/fifo_wr"
        ]
      },
      "util_adc_2_pack_packed_fifo_wr": {
        "interface_ports": [
          "util_adc_2_pack/packed_fifo_wr",
          "axi_adrv9001_rx2_dma/fifo_wr"
        ]
      }
    },
    "nets": {
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "sys_concat_intc/In0",
          "sys_concat_intc/In1",
          "sys_concat_intc/In2",
          "sys_concat_intc/In3",
          "sys_concat_intc/In4",
          "sys_concat_intc/In5",
          "sys_concat_intc/In6",
          "sys_concat_intc/In7",
          "sys_concat_intc/In8"
        ]
      },
      "IP_802_11p_0_LEDS": {
        "ports": [
          "IP_802_11p_0/LEDS",
          "LEDS"
        ]
      },
      "SW_0_1": {
        "ports": [
          "SW",
          "IP_802_11p_0/SW"
        ]
      },
      "axi_adrv9001_adc_1_clk": {
        "ports": [
          "axi_adrv9001/adc_1_clk",
          "axi_adrv9001_rx1_dma/fifo_wr_clk",
          "util_adc_1_pack/clk",
          "adc1_div_clk",
          "IP_802_11p_0/RX_CLOCK"
        ]
      },
      "axi_adrv9001_adc_1_data_i0": {
        "ports": [
          "axi_adrv9001/adc_1_data_i0",
          "util_adc_1_pack/fifo_wr_data_0",
          "IP_802_11p_0/RX_IDATA"
        ]
      },
      "axi_adrv9001_adc_1_data_i1": {
        "ports": [
          "axi_adrv9001/adc_1_data_i1",
          "util_adc_1_pack/fifo_wr_data_2"
        ]
      },
      "axi_adrv9001_adc_1_data_q0": {
        "ports": [
          "axi_adrv9001/adc_1_data_q0",
          "util_adc_1_pack/fifo_wr_data_1",
          "IP_802_11p_0/RX_QDATA"
        ]
      },
      "axi_adrv9001_adc_1_data_q1": {
        "ports": [
          "axi_adrv9001/adc_1_data_q1",
          "util_adc_1_pack/fifo_wr_data_3"
        ]
      },
      "axi_adrv9001_adc_1_enable_i0": {
        "ports": [
          "axi_adrv9001/adc_1_enable_i0",
          "util_adc_1_pack/enable_0",
          "IP_802_11p_0/RX_ENABLE"
        ]
      },
      "axi_adrv9001_adc_1_enable_i1": {
        "ports": [
          "axi_adrv9001/adc_1_enable_i1",
          "util_adc_1_pack/enable_2"
        ]
      },
      "axi_adrv9001_adc_1_enable_q0": {
        "ports": [
          "axi_adrv9001/adc_1_enable_q0",
          "util_adc_1_pack/enable_1"
        ]
      },
      "axi_adrv9001_adc_1_enable_q1": {
        "ports": [
          "axi_adrv9001/adc_1_enable_q1",
          "util_adc_1_pack/enable_3"
        ]
      },
      "axi_adrv9001_adc_1_rst": {
        "ports": [
          "axi_adrv9001/adc_1_rst",
          "util_adc_1_pack/reset",
          "IP_802_11p_0/RX_RESET"
        ]
      },
      "axi_adrv9001_adc_1_valid_i0": {
        "ports": [
          "axi_adrv9001/adc_1_valid_i0",
          "util_adc_1_pack/fifo_wr_en",
          "IP_802_11p_0/RX_VALID"
        ]
      },
      "axi_adrv9001_adc_2_clk": {
        "ports": [
          "axi_adrv9001/adc_2_clk",
          "axi_adrv9001_rx2_dma/fifo_wr_clk",
          "util_adc_2_pack/clk",
          "adc2_div_clk"
        ]
      },
      "axi_adrv9001_adc_2_data_i0": {
        "ports": [
          "axi_adrv9001/adc_2_data_i0",
          "util_adc_2_pack/fifo_wr_data_0"
        ]
      },
      "axi_adrv9001_adc_2_data_q0": {
        "ports": [
          "axi_adrv9001/adc_2_data_q0",
          "util_adc_2_pack/fifo_wr_data_1"
        ]
      },
      "axi_adrv9001_adc_2_enable_i0": {
        "ports": [
          "axi_adrv9001/adc_2_enable_i0",
          "util_adc_2_pack/enable_0"
        ]
      },
      "axi_adrv9001_adc_2_enable_q0": {
        "ports": [
          "axi_adrv9001/adc_2_enable_q0",
          "util_adc_2_pack/enable_1"
        ]
      },
      "axi_adrv9001_adc_2_rst": {
        "ports": [
          "axi_adrv9001/adc_2_rst",
          "util_adc_2_pack/reset"
        ]
      },
      "axi_adrv9001_adc_2_valid_i0": {
        "ports": [
          "axi_adrv9001/adc_2_valid_i0",
          "util_adc_2_pack/fifo_wr_en"
        ]
      },
      "axi_adrv9001_dac_1_clk": {
        "ports": [
          "axi_adrv9001/dac_1_clk",
          "axi_adrv9001_tx1_dma/m_axis_aclk",
          "util_dac_1_upack/clk",
          "dac1_div_clk"
        ]
      },
      "axi_adrv9001_dac_1_enable_i0": {
        "ports": [
          "axi_adrv9001/dac_1_enable_i0",
          "util_dac_1_upack/enable_0"
        ]
      },
      "axi_adrv9001_dac_1_enable_i1": {
        "ports": [
          "axi_adrv9001/dac_1_enable_i1",
          "util_dac_1_upack/enable_2"
        ]
      },
      "axi_adrv9001_dac_1_enable_q0": {
        "ports": [
          "axi_adrv9001/dac_1_enable_q0",
          "util_dac_1_upack/enable_1"
        ]
      },
      "axi_adrv9001_dac_1_enable_q1": {
        "ports": [
          "axi_adrv9001/dac_1_enable_q1",
          "util_dac_1_upack/enable_3"
        ]
      },
      "axi_adrv9001_dac_1_rst": {
        "ports": [
          "axi_adrv9001/dac_1_rst",
          "util_dac_1_upack/reset"
        ]
      },
      "axi_adrv9001_dac_1_valid_i0": {
        "ports": [
          "axi_adrv9001/dac_1_valid_i0",
          "util_dac_1_upack/fifo_rd_en"
        ]
      },
      "axi_adrv9001_dac_2_clk": {
        "ports": [
          "axi_adrv9001/dac_2_clk",
          "axi_adrv9001_tx2_dma/m_axis_aclk",
          "util_dac_2_upack/clk",
          "dac2_div_clk"
        ]
      },
      "axi_adrv9001_dac_2_enable_i0": {
        "ports": [
          "axi_adrv9001/dac_2_enable_i0",
          "util_dac_2_upack/enable_0"
        ]
      },
      "axi_adrv9001_dac_2_enable_q0": {
        "ports": [
          "axi_adrv9001/dac_2_enable_q0",
          "util_dac_2_upack/enable_1"
        ]
      },
      "axi_adrv9001_dac_2_rst": {
        "ports": [
          "axi_adrv9001/dac_2_rst",
          "util_dac_2_upack/reset"
        ]
      },
      "axi_adrv9001_dac_2_valid_i0": {
        "ports": [
          "axi_adrv9001/dac_2_valid_i0",
          "util_dac_2_upack/fifo_rd_en"
        ]
      },
      "axi_adrv9001_rx1_dma_irq": {
        "ports": [
          "axi_adrv9001_rx1_dma/irq",
          "sys_concat_intc/In13"
        ]
      },
      "axi_adrv9001_rx1_enable": {
        "ports": [
          "axi_adrv9001/rx1_enable",
          "rx1_enable"
        ]
      },
      "axi_adrv9001_rx2_dma_irq": {
        "ports": [
          "axi_adrv9001_rx2_dma/irq",
          "sys_concat_intc/In12"
        ]
      },
      "axi_adrv9001_rx2_enable": {
        "ports": [
          "axi_adrv9001/rx2_enable",
          "rx2_enable"
        ]
      },
      "axi_adrv9001_tdd_sync_cntr": {
        "ports": [
          "axi_adrv9001/tdd_sync_cntr",
          "tdd_sync_cntr"
        ]
      },
      "axi_adrv9001_tx1_dclk_out_n_NC": {
        "ports": [
          "axi_adrv9001/tx1_dclk_out_n_NC",
          "tx1_dclk_out_n"
        ]
      },
      "axi_adrv9001_tx1_dclk_out_p_dclk_out": {
        "ports": [
          "axi_adrv9001/tx1_dclk_out_p_dclk_out",
          "tx1_dclk_out_p"
        ]
      },
      "axi_adrv9001_tx1_dma_irq": {
        "ports": [
          "axi_adrv9001_tx1_dma/irq",
          "sys_concat_intc/In9"
        ]
      },
      "axi_adrv9001_tx1_enable": {
        "ports": [
          "axi_adrv9001/tx1_enable",
          "tx1_enable"
        ]
      },
      "axi_adrv9001_tx1_idata_out_n_idata0": {
        "ports": [
          "axi_adrv9001/tx1_idata_out_n_idata0",
          "tx1_idata_out_n"
        ]
      },
      "axi_adrv9001_tx1_idata_out_p_idata1": {
        "ports": [
          "axi_adrv9001/tx1_idata_out_p_idata1",
          "tx1_idata_out_p"
        ]
      },
      "axi_adrv9001_tx1_qdata_out_n_qdata2": {
        "ports": [
          "axi_adrv9001/tx1_qdata_out_n_qdata2",
          "tx1_qdata_out_n"
        ]
      },
      "axi_adrv9001_tx1_qdata_out_p_qdata3": {
        "ports": [
          "axi_adrv9001/tx1_qdata_out_p_qdata3",
          "tx1_qdata_out_p"
        ]
      },
      "axi_adrv9001_tx1_strobe_out_n_NC": {
        "ports": [
          "axi_adrv9001/tx1_strobe_out_n_NC",
          "tx1_strobe_out_n"
        ]
      },
      "axi_adrv9001_tx1_strobe_out_p_strobe_out": {
        "ports": [
          "axi_adrv9001/tx1_strobe_out_p_strobe_out",
          "tx1_strobe_out_p"
        ]
      },
      "axi_adrv9001_tx2_dclk_out_n_NC": {
        "ports": [
          "axi_adrv9001/tx2_dclk_out_n_NC",
          "tx2_dclk_out_n"
        ]
      },
      "axi_adrv9001_tx2_dclk_out_p_dclk_out": {
        "ports": [
          "axi_adrv9001/tx2_dclk_out_p_dclk_out",
          "tx2_dclk_out_p"
        ]
      },
      "axi_adrv9001_tx2_dma_irq": {
        "ports": [
          "axi_adrv9001_tx2_dma/irq",
          "sys_concat_intc/In10"
        ]
      },
      "axi_adrv9001_tx2_enable": {
        "ports": [
          "axi_adrv9001/tx2_enable",
          "tx2_enable"
        ]
      },
      "axi_adrv9001_tx2_idata_out_n_idata0": {
        "ports": [
          "axi_adrv9001/tx2_idata_out_n_idata0",
          "tx2_idata_out_n"
        ]
      },
      "axi_adrv9001_tx2_idata_out_p_idata1": {
        "ports": [
          "axi_adrv9001/tx2_idata_out_p_idata1",
          "tx2_idata_out_p"
        ]
      },
      "axi_adrv9001_tx2_qdata_out_n_qdata2": {
        "ports": [
          "axi_adrv9001/tx2_qdata_out_n_qdata2",
          "tx2_qdata_out_n"
        ]
      },
      "axi_adrv9001_tx2_qdata_out_p_qdata3": {
        "ports": [
          "axi_adrv9001/tx2_qdata_out_p_qdata3",
          "tx2_qdata_out_p"
        ]
      },
      "axi_adrv9001_tx2_strobe_out_n_NC": {
        "ports": [
          "axi_adrv9001/tx2_strobe_out_n_NC",
          "tx2_strobe_out_n"
        ]
      },
      "axi_adrv9001_tx2_strobe_out_p_strobe_out": {
        "ports": [
          "axi_adrv9001/tx2_strobe_out_p_strobe_out",
          "tx2_strobe_out_p"
        ]
      },
      "axi_hdmi_clkgen_clk_0": {
        "ports": [
          "axi_hdmi_clkgen/clk_0",
          "axi_hdmi_core/reference_clk"
        ]
      },
      "axi_hdmi_core_hdmi_16_data": {
        "ports": [
          "axi_hdmi_core/hdmi_16_data",
          "hdmi_data"
        ]
      },
      "axi_hdmi_core_hdmi_16_data_e": {
        "ports": [
          "axi_hdmi_core/hdmi_16_data_e",
          "hdmi_data_e"
        ]
      },
      "axi_hdmi_core_hdmi_16_hsync": {
        "ports": [
          "axi_hdmi_core/hdmi_16_hsync",
          "hdmi_hsync"
        ]
      },
      "axi_hdmi_core_hdmi_16_vsync": {
        "ports": [
          "axi_hdmi_core/hdmi_16_vsync",
          "hdmi_vsync"
        ]
      },
      "axi_hdmi_core_hdmi_out_clk": {
        "ports": [
          "axi_hdmi_core/hdmi_out_clk",
          "hdmi_out_clk"
        ]
      },
      "axi_hdmi_dma_irq": {
        "ports": [
          "axi_hdmi_dma/irq",
          "sys_concat_intc/In15"
        ]
      },
      "axi_iic_fmc_iic2intc_irpt": {
        "ports": [
          "axi_iic_fmc/iic2intc_irpt",
          "sys_concat_intc/In11"
        ]
      },
      "axi_iic_main_iic2intc_irpt": {
        "ports": [
          "axi_iic_main/iic2intc_irpt",
          "sys_concat_intc/In14"
        ]
      },
      "axi_spdif_tx_core_spdif_tx_o": {
        "ports": [
          "axi_spdif_tx_core/spdif_tx_o",
          "spdif"
        ]
      },
      "axi_sysid_0_rom_addr": {
        "ports": [
          "axi_sysid_0/rom_addr",
          "rom_sys_0/rom_addr"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "sys_ps7/GPIO_I"
        ]
      },
      "gpio_rx1_enable_in_1": {
        "ports": [
          "gpio_rx1_enable_in",
          "axi_adrv9001/gpio_rx1_enable_in"
        ]
      },
      "gpio_rx2_enable_in_1": {
        "ports": [
          "gpio_rx2_enable_in",
          "axi_adrv9001/gpio_rx2_enable_in"
        ]
      },
      "gpio_tx1_enable_in_1": {
        "ports": [
          "gpio_tx1_enable_in",
          "axi_adrv9001/gpio_tx1_enable_in"
        ]
      },
      "gpio_tx2_enable_in_1": {
        "ports": [
          "gpio_tx2_enable_in",
          "axi_adrv9001/gpio_tx2_enable_in"
        ]
      },
      "iic_mux_scl_i_1": {
        "ports": [
          "iic_mux_scl_i",
          "sys_i2c_mixer/downstream_scl_I"
        ]
      },
      "iic_mux_sda_i_1": {
        "ports": [
          "iic_mux_sda_i",
          "sys_i2c_mixer/downstream_sda_I"
        ]
      },
      "mssi_sync_1": {
        "ports": [
          "mssi_sync",
          "axi_adrv9001/mssi_sync"
        ]
      },
      "otg_vbusoc_1": {
        "ports": [
          "otg_vbusoc",
          "sys_logic_inv/Op1"
        ]
      },
      "ref_clk_1": {
        "ports": [
          "ref_clk",
          "axi_adrv9001/ref_clk"
        ]
      },
      "rom_sys_0_rom_data": {
        "ports": [
          "rom_sys_0/rom_data",
          "axi_sysid_0/sys_rom_data"
        ]
      },
      "rx1_dclk_in_n_1": {
        "ports": [
          "rx1_dclk_in_n",
          "axi_adrv9001/rx1_dclk_in_n_NC"
        ]
      },
      "rx1_dclk_in_p_1": {
        "ports": [
          "rx1_dclk_in_p",
          "axi_adrv9001/rx1_dclk_in_p_dclk_in"
        ]
      },
      "rx1_idata_in_n_1": {
        "ports": [
          "rx1_idata_in_n",
          "axi_adrv9001/rx1_idata_in_n_idata0"
        ]
      },
      "rx1_idata_in_p_1": {
        "ports": [
          "rx1_idata_in_p",
          "axi_adrv9001/rx1_idata_in_p_idata1"
        ]
      },
      "rx1_qdata_in_n_1": {
        "ports": [
          "rx1_qdata_in_n",
          "axi_adrv9001/rx1_qdata_in_n_qdata2"
        ]
      },
      "rx1_qdata_in_p_1": {
        "ports": [
          "rx1_qdata_in_p",
          "axi_adrv9001/rx1_qdata_in_p_qdata3"
        ]
      },
      "rx1_strobe_in_n_1": {
        "ports": [
          "rx1_strobe_in_n",
          "axi_adrv9001/rx1_strobe_in_n_NC"
        ]
      },
      "rx1_strobe_in_p_1": {
        "ports": [
          "rx1_strobe_in_p",
          "axi_adrv9001/rx1_strobe_in_p_strobe_in"
        ]
      },
      "rx2_dclk_in_n_1": {
        "ports": [
          "rx2_dclk_in_n",
          "axi_adrv9001/rx2_dclk_in_n_NC"
        ]
      },
      "rx2_dclk_in_p_1": {
        "ports": [
          "rx2_dclk_in_p",
          "axi_adrv9001/rx2_dclk_in_p_dclk_in"
        ]
      },
      "rx2_idata_in_n_1": {
        "ports": [
          "rx2_idata_in_n",
          "axi_adrv9001/rx2_idata_in_n_idata0"
        ]
      },
      "rx2_idata_in_p_1": {
        "ports": [
          "rx2_idata_in_p",
          "axi_adrv9001/rx2_idata_in_p_idata1"
        ]
      },
      "rx2_qdata_in_n_1": {
        "ports": [
          "rx2_qdata_in_n",
          "axi_adrv9001/rx2_qdata_in_n_qdata2"
        ]
      },
      "rx2_qdata_in_p_1": {
        "ports": [
          "rx2_qdata_in_p",
          "axi_adrv9001/rx2_qdata_in_p_qdata3"
        ]
      },
      "rx2_strobe_in_n_1": {
        "ports": [
          "rx2_strobe_in_n",
          "axi_adrv9001/rx2_strobe_in_n_NC"
        ]
      },
      "rx2_strobe_in_p_1": {
        "ports": [
          "rx2_strobe_in_p",
          "axi_adrv9001/rx2_strobe_in_p_strobe_in"
        ]
      },
      "spi0_clk_i_1": {
        "ports": [
          "spi0_clk_i",
          "sys_ps7/SPI0_SCLK_I"
        ]
      },
      "spi0_csn_i_1": {
        "ports": [
          "spi0_csn_i",
          "sys_ps7/SPI0_SS_I"
        ]
      },
      "spi0_sdi_i_1": {
        "ports": [
          "spi0_sdi_i",
          "sys_ps7/SPI0_MISO_I"
        ]
      },
      "spi0_sdo_i_1": {
        "ports": [
          "spi0_sdo_i",
          "sys_ps7/SPI0_MOSI_I"
        ]
      },
      "spi1_clk_i_1": {
        "ports": [
          "spi1_clk_i",
          "sys_ps7/SPI1_SCLK_I"
        ]
      },
      "spi1_csn_i_1": {
        "ports": [
          "spi1_csn_i",
          "sys_ps7/SPI1_SS_I"
        ]
      },
      "spi1_sdi_i_1": {
        "ports": [
          "spi1_sdi_i",
          "sys_ps7/SPI1_MISO_I"
        ]
      },
      "spi1_sdo_i_1": {
        "ports": [
          "spi1_sdo_i",
          "sys_ps7/SPI1_MOSI_I"
        ]
      },
      "sys_200m_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK1",
          "axi_hdmi_clkgen/clk",
          "sys_200m_rstgen/slowest_sync_clk",
          "sys_audio_clkgen/clk_in1",
          "axi_adrv9001/delay_clk"
        ]
      },
      "sys_200m_reset": {
        "ports": [
          "sys_200m_rstgen/peripheral_reset"
        ]
      },
      "sys_200m_resetn": {
        "ports": [
          "sys_200m_rstgen/peripheral_aresetn"
        ]
      },
      "sys_audio_clkgen_clk_out1": {
        "ports": [
          "sys_audio_clkgen/clk_out1",
          "axi_spdif_tx_core/spdif_data_clk",
          "i2s_mclk",
          "axi_i2s_adi/data_clk_i"
        ]
      },
      "sys_concat_intc_dout": {
        "ports": [
          "sys_concat_intc/dout",
          "sys_ps7/IRQ_F2P"
        ]
      },
      "sys_cpu_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK0",
          "axi_hdmi_core/vdma_clk",
          "axi_hdmi_dma/s_axi_aclk",
          "axi_hdmi_dma/m_src_axi_aclk",
          "axi_hdmi_dma/m_axis_aclk",
          "axi_spdif_tx_core/dma_req_aclk",
          "sys_ps7/DMA0_ACLK",
          "axi_i2s_adi/dma_req_rx_aclk",
          "axi_i2s_adi/dma_req_tx_aclk",
          "sys_ps7/DMA1_ACLK",
          "sys_ps7/DMA2_ACLK",
          "rom_sys_0/clk",
          "sys_ps7/M_AXI_GP0_ACLK",
          "axi_sysid_0/s_axi_aclk",
          "axi_hdmi_clkgen/s_axi_aclk",
          "axi_hdmi_core/s_axi_aclk",
          "axi_spdif_tx_core/s_axi_aclk",
          "axi_i2s_adi/s_axi_aclk",
          "sys_ps7/S_AXI_HP0_ACLK",
          "axi_adrv9001_rx1_dma/s_axi_aclk",
          "axi_adrv9001_rx2_dma/s_axi_aclk",
          "axi_adrv9001_tx1_dma/s_axi_aclk",
          "axi_adrv9001_tx2_dma/s_axi_aclk",
          "sys_ps7/S_AXI_HP1_ACLK",
          "axi_adrv9001_rx1_dma/m_dest_axi_aclk",
          "axi_adrv9001_rx2_dma/m_dest_axi_aclk",
          "axi_adrv9001_tx1_dma/m_src_axi_aclk",
          "axi_adrv9001_tx2_dma/m_src_axi_aclk",
          "axi_cpu_interconnect/ACLK",
          "axi_cpu_interconnect/S00_ACLK",
          "axi_cpu_interconnect/M00_ACLK",
          "axi_cpu_interconnect/M01_ACLK",
          "axi_cpu_interconnect/M02_ACLK",
          "axi_cpu_interconnect/M03_ACLK",
          "axi_cpu_interconnect/M04_ACLK",
          "axi_cpu_interconnect/M05_ACLK",
          "axi_cpu_interconnect/M06_ACLK",
          "axi_cpu_interconnect/M07_ACLK",
          "axi_cpu_interconnect/M08_ACLK",
          "axi_cpu_interconnect/M09_ACLK",
          "axi_cpu_interconnect/M10_ACLK",
          "axi_cpu_interconnect/M11_ACLK",
          "axi_cpu_interconnect/M12_ACLK",
          "axi_hp0_interconnect/aclk",
          "axi_hp1_interconnect/aclk",
          "axi_iic_fmc/s_axi_aclk",
          "axi_iic_main/s_axi_aclk",
          "sys_rstgen/slowest_sync_clk",
          "axi_cpu_interconnect/M13_ACLK",
          "axi_adrv9001/s_axi_aclk",
          "IP_802_11p_0/CLOCK",
          "IP_802_11p_0/s00_axi_aclk"
        ]
      },
      "sys_cpu_reset": {
        "ports": [
          "sys_rstgen/peripheral_reset"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "sys_rstgen/peripheral_aresetn",
          "axi_hdmi_dma/s_axi_aresetn",
          "axi_hdmi_dma/m_src_axi_aresetn",
          "axi_spdif_tx_core/dma_req_rstn",
          "axi_i2s_adi/dma_req_tx_rstn",
          "axi_i2s_adi/dma_req_rx_rstn",
          "axi_sysid_0/s_axi_aresetn",
          "axi_hdmi_clkgen/s_axi_aresetn",
          "axi_hdmi_core/s_axi_aresetn",
          "axi_spdif_tx_core/s_axi_aresetn",
          "axi_i2s_adi/s_axi_aresetn",
          "axi_adrv9001_rx1_dma/s_axi_aresetn",
          "axi_adrv9001_rx2_dma/s_axi_aresetn",
          "axi_adrv9001_tx1_dma/s_axi_aresetn",
          "axi_adrv9001_tx2_dma/s_axi_aresetn",
          "axi_adrv9001_rx1_dma/m_dest_axi_aresetn",
          "axi_adrv9001_rx2_dma/m_dest_axi_aresetn",
          "axi_adrv9001_tx1_dma/m_src_axi_aresetn",
          "axi_adrv9001_tx2_dma/m_src_axi_aresetn",
          "axi_cpu_interconnect/ARESETN",
          "axi_cpu_interconnect/S00_ARESETN",
          "axi_cpu_interconnect/M00_ARESETN",
          "axi_cpu_interconnect/M01_ARESETN",
          "axi_cpu_interconnect/M02_ARESETN",
          "axi_cpu_interconnect/M03_ARESETN",
          "axi_cpu_interconnect/M04_ARESETN",
          "axi_cpu_interconnect/M05_ARESETN",
          "axi_cpu_interconnect/M06_ARESETN",
          "axi_cpu_interconnect/M07_ARESETN",
          "axi_cpu_interconnect/M08_ARESETN",
          "axi_cpu_interconnect/M09_ARESETN",
          "axi_cpu_interconnect/M10_ARESETN",
          "axi_cpu_interconnect/M11_ARESETN",
          "axi_cpu_interconnect/M12_ARESETN",
          "axi_hp0_interconnect/aresetn",
          "axi_hp1_interconnect/aresetn",
          "axi_iic_fmc/s_axi_aresetn",
          "axi_iic_main/s_axi_aresetn",
          "sys_audio_clkgen/resetn",
          "axi_cpu_interconnect/M13_ARESETN",
          "axi_adrv9001/s_axi_aresetn",
          "IP_802_11p_0/s00_axi_aresetn"
        ]
      },
      "sys_i2c_mixer_downstream_scl_O": {
        "ports": [
          "sys_i2c_mixer/downstream_scl_O",
          "iic_mux_scl_o"
        ]
      },
      "sys_i2c_mixer_downstream_scl_T": {
        "ports": [
          "sys_i2c_mixer/downstream_scl_T",
          "iic_mux_scl_t"
        ]
      },
      "sys_i2c_mixer_downstream_sda_O": {
        "ports": [
          "sys_i2c_mixer/downstream_sda_O",
          "iic_mux_sda_o"
        ]
      },
      "sys_i2c_mixer_downstream_sda_T": {
        "ports": [
          "sys_i2c_mixer/downstream_sda_T",
          "iic_mux_sda_t"
        ]
      },
      "sys_logic_inv_Res": {
        "ports": [
          "sys_logic_inv/Res",
          "sys_ps7/USB0_VBUS_PWRFAULT"
        ]
      },
      "sys_ps7_FCLK_RESET0_N": {
        "ports": [
          "sys_ps7/FCLK_RESET0_N",
          "sys_rstgen/ext_reset_in"
        ]
      },
      "sys_ps7_FCLK_RESET1_N": {
        "ports": [
          "sys_ps7/FCLK_RESET1_N",
          "sys_200m_rstgen/ext_reset_in"
        ]
      },
      "sys_ps7_GPIO_O": {
        "ports": [
          "sys_ps7/GPIO_O",
          "gpio_o"
        ]
      },
      "sys_ps7_GPIO_T": {
        "ports": [
          "sys_ps7/GPIO_T",
          "gpio_t"
        ]
      },
      "sys_ps7_SPI0_MOSI_O": {
        "ports": [
          "sys_ps7/SPI0_MOSI_O",
          "spi0_sdo_o"
        ]
      },
      "sys_ps7_SPI0_SCLK_O": {
        "ports": [
          "sys_ps7/SPI0_SCLK_O",
          "spi0_clk_o"
        ]
      },
      "sys_ps7_SPI0_SS1_O": {
        "ports": [
          "sys_ps7/SPI0_SS1_O",
          "spi0_csn_1_o"
        ]
      },
      "sys_ps7_SPI0_SS2_O": {
        "ports": [
          "sys_ps7/SPI0_SS2_O",
          "spi0_csn_2_o"
        ]
      },
      "sys_ps7_SPI0_SS_O": {
        "ports": [
          "sys_ps7/SPI0_SS_O",
          "spi0_csn_0_o"
        ]
      },
      "sys_ps7_SPI1_MOSI_O": {
        "ports": [
          "sys_ps7/SPI1_MOSI_O",
          "spi1_sdo_o"
        ]
      },
      "sys_ps7_SPI1_SCLK_O": {
        "ports": [
          "sys_ps7/SPI1_SCLK_O",
          "spi1_clk_o"
        ]
      },
      "sys_ps7_SPI1_SS1_O": {
        "ports": [
          "sys_ps7/SPI1_SS1_O",
          "spi1_csn_1_o"
        ]
      },
      "sys_ps7_SPI1_SS2_O": {
        "ports": [
          "sys_ps7/SPI1_SS2_O",
          "spi1_csn_2_o"
        ]
      },
      "sys_ps7_SPI1_SS_O": {
        "ports": [
          "sys_ps7/SPI1_SS_O",
          "spi1_csn_0_o"
        ]
      },
      "tdd_sync_1": {
        "ports": [
          "tdd_sync",
          "axi_adrv9001/tdd_sync"
        ]
      },
      "tx1_dclk_in_n_1": {
        "ports": [
          "tx1_dclk_in_n",
          "axi_adrv9001/tx1_dclk_in_n_NC"
        ]
      },
      "tx1_dclk_in_p_1": {
        "ports": [
          "tx1_dclk_in_p",
          "axi_adrv9001/tx1_dclk_in_p_dclk_in"
        ]
      },
      "tx2_dclk_in_n_1": {
        "ports": [
          "tx2_dclk_in_n",
          "axi_adrv9001/tx2_dclk_in_n_NC"
        ]
      },
      "tx2_dclk_in_p_1": {
        "ports": [
          "tx2_dclk_in_p",
          "axi_adrv9001/tx2_dclk_in_p_dclk_in"
        ]
      },
      "tx_output_enable_1": {
        "ports": [
          "tx_output_enable",
          "axi_adrv9001/tx_output_enable"
        ]
      },
      "util_adc_1_pack_fifo_wr_overflow": {
        "ports": [
          "util_adc_1_pack/fifo_wr_overflow",
          "axi_adrv9001/adc_1_dovf"
        ]
      },
      "util_adc_2_pack_fifo_wr_overflow": {
        "ports": [
          "util_adc_2_pack/fifo_wr_overflow",
          "axi_adrv9001/adc_2_dovf"
        ]
      },
      "util_dac_1_upack_fifo_rd_data_0": {
        "ports": [
          "util_dac_1_upack/fifo_rd_data_0",
          "axi_adrv9001/dac_1_data_i0"
        ]
      },
      "util_dac_1_upack_fifo_rd_data_1": {
        "ports": [
          "util_dac_1_upack/fifo_rd_data_1",
          "axi_adrv9001/dac_1_data_q0"
        ]
      },
      "util_dac_1_upack_fifo_rd_data_2": {
        "ports": [
          "util_dac_1_upack/fifo_rd_data_2",
          "axi_adrv9001/dac_1_data_i1"
        ]
      },
      "util_dac_1_upack_fifo_rd_data_3": {
        "ports": [
          "util_dac_1_upack/fifo_rd_data_3",
          "axi_adrv9001/dac_1_data_q1"
        ]
      },
      "util_dac_1_upack_fifo_rd_underflow": {
        "ports": [
          "util_dac_1_upack/fifo_rd_underflow",
          "axi_adrv9001/dac_1_dunf"
        ]
      },
      "util_dac_2_upack_fifo_rd_data_0": {
        "ports": [
          "util_dac_2_upack/fifo_rd_data_0",
          "axi_adrv9001/dac_2_data_i0"
        ]
      },
      "util_dac_2_upack_fifo_rd_data_1": {
        "ports": [
          "util_dac_2_upack/fifo_rd_data_1",
          "axi_adrv9001/dac_2_data_q0"
        ]
      },
      "util_dac_2_upack_fifo_rd_underflow": {
        "ports": [
          "util_dac_2_upack/fifo_rd_underflow",
          "axi_adrv9001/dac_2_dunf"
        ]
      }
    },
    "addressing": {
      "/sys_ps7": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_IP_802_11p_0_S00_AXI_reg": {
                "address_block": "/IP_802_11p_0/S00_AXI/S00_AXI_reg",
                "offset": "0x50000000",
                "range": "4K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_data_axi_adrv9001": {
                "address_block": "/axi_adrv9001/s_axi/axi_lite",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_data_axi_adrv9001_rx1_dma": {
                "address_block": "/axi_adrv9001_rx1_dma/s_axi/axi_lite",
                "offset": "0x44A30000",
                "range": "4K"
              },
              "SEG_data_axi_adrv9001_rx2_dma": {
                "address_block": "/axi_adrv9001_rx2_dma/s_axi/axi_lite",
                "offset": "0x44A40000",
                "range": "4K"
              },
              "SEG_data_axi_adrv9001_tx1_dma": {
                "address_block": "/axi_adrv9001_tx1_dma/s_axi/axi_lite",
                "offset": "0x44A50000",
                "range": "4K"
              },
              "SEG_data_axi_adrv9001_tx2_dma": {
                "address_block": "/axi_adrv9001_tx2_dma/s_axi/axi_lite",
                "offset": "0x44A60000",
                "range": "4K"
              },
              "SEG_data_axi_hdmi_clkgen": {
                "address_block": "/axi_hdmi_clkgen/s_axi/axi_lite",
                "offset": "0x79000000",
                "range": "64K"
              },
              "SEG_data_axi_hdmi_core": {
                "address_block": "/axi_hdmi_core/s_axi/axi_lite",
                "offset": "0x70E00000",
                "range": "64K"
              },
              "SEG_data_axi_hdmi_dma": {
                "address_block": "/axi_hdmi_dma/s_axi/axi_lite",
                "offset": "0x43000000",
                "range": "4K"
              },
              "SEG_data_axi_i2s_adi": {
                "address_block": "/axi_i2s_adi/s_axi/axi_lite",
                "offset": "0x77600000",
                "range": "64K"
              },
              "SEG_data_axi_iic_fmc": {
                "address_block": "/axi_iic_fmc/S_AXI/Reg",
                "offset": "0x41620000",
                "range": "4K"
              },
              "SEG_data_axi_iic_main": {
                "address_block": "/axi_iic_main/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "4K"
              },
              "SEG_data_axi_spdif_tx_core": {
                "address_block": "/axi_spdif_tx_core/s_axi/axi_lite",
                "offset": "0x75C00000",
                "range": "64K"
              },
              "SEG_data_axi_sysid_0": {
                "address_block": "/axi_sysid_0/s_axi/axi_lite",
                "offset": "0x45000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_hdmi_dma": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_sys_ps7_HP0_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_adrv9001_rx1_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_sys_ps7_HP1_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_adrv9001_rx2_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_sys_ps7_HP1_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_adrv9001_tx1_dma": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_sys_ps7_HP1_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_adrv9001_tx2_dma": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_sys_ps7_HP1_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}