#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Mar 11 08:55:50 2025
# Process ID         : 580662
# Current directory  : /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq
# Command line       : vivado -mode batch -source build_bit.tcl
# Log file           : /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/vivado.log
# Journal file       : /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/vivado.jou
# Running On         : minhLenovo
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 3352.582 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16628 MB
# Swap memory        : 24192 MB
# Total Virtual      : 40821 MB
# Available Virtual  : 21090 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/minh/.Xilinx/Vivado/2024.2/Vivado_init.tcl'
Sourcing tcl script '/home/minh/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1463] Init.tcl in /home/minh/.Xilinx/Vivado/2024.2/init.tcl is not used. Vivado_init.tcl is already sourced.
INFO: [Common 17-1463] Init.tcl in /home/minh/.Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source build_bit.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir accelerator_parameters.tcl]
## set prj_name conifer_jettag
## set part xczu9eg-ffvb1156-2-e
## set board_part xilinx.com:zcu102:part0:3.4
## set processing_system_ip xilinx.com:ip:zynq_ultra_ps_e:3.5
## set processing_system zynq_ultra_ps_e
## set ps_s_axi_port S_AXI_HP0_FPD
## set ps_m_axi_port M_AXI_HPM0_FPD
## set top conifer_jettag_accelerator
## set ip_name conifer_conifer_jettag
## set version 1.5
# create_project project_1 ${prj_name}_vivado -part ${part} -force
# set_property board_part ${board_part} [current_project]
# set_property  ip_repo_paths  ${prj_name} [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
# create_bd_design design_1
Wrote  : </home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
# startgroup
# create_bd_cell -type ip -vlnv ${processing_system_ip} processing_system_0
# endgroup
# apply_bd_automation -rule xilinx.com:bd_rule:${processing_system} -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
# startgroup
# set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1} CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells processing_system_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
# endgroup
# startgroup
# create_bd_cell -type ip -vlnv cern.ch:conifer:${top}:${version} conifer_conifer_jettag
# endgroup
# startgroup
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system_0/M_AXI_HPM0_FPD} Slave {/conifer_conifer_jettag/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins conifer_conifer_jettag/s_axi_control]
Slave segment '/conifer_conifer_jettag/s_axi_control/Reg' is being assigned into address space '/processing_system_0/Data' at <0xA000_0000 [ 64K ]>.
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/conifer_conifer_jettag/m_axi_gmem0} Slave {/processing_system_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system_0/S_AXI_HP0_FPD]
WARNING: [BD 41-1743] Cannot assign slave segment '/processing_system_0/SAXIGP2/HP0_DDR_HIGH' into address space '/conifer_conifer_jettag/Data_m_axi_gmem0' because no valid addressing path exists. The addressing path from slave segment '/processing_system_0/SAXIGP2/HP0_DDR_HIGH' to address space '/conifer_conifer_jettag/Data_m_axi_gmem0' terminates at master interface '/conifer_conifer_jettag/m_axi_gmem0'. The apertures for this interface {<0x0_0000_0000 [ 4G ]>} do not intersect with previous path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.
Slave segment '/processing_system_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/conifer_conifer_jettag/Data_m_axi_gmem0' at <0x0000_0000 [ 2G ]>.
Slave segment '/processing_system_0/SAXIGP2/HP0_PCIE_LOW' is being assigned into address space '/conifer_conifer_jettag/Data_m_axi_gmem0' at <0xE000_0000 [ 256M ]>.
Slave segment '/processing_system_0/SAXIGP2/HP0_QSPI' is being assigned into address space '/conifer_conifer_jettag/Data_m_axi_gmem0' at <0xC000_0000 [ 512M ]>.
Slave segment '/processing_system_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/conifer_conifer_jettag/Data_m_axi_gmem0' at <0xFF00_0000 [ 16M ]>.
WARNING: [BD 41-1051] Slave segment '/processing_system_0/SAXIGP2/HP0_LPS_OCM' with 'register' usage does not match address space '/conifer_conifer_jettag/Data_m_axi_gmem0' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_LPS_OCM from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_DDR_HIGH from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
# endgroup
# make_wrapper -files [get_files ./${prj_name}_vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-1629] Slave segment </processing_system_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </processing_system_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_DDR_HIGH from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_LPS_OCM from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_DDR_HIGH from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_LPS_OCM from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_DDR_HIGH from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_LPS_OCM from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_DDR_HIGH from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_LPS_OCM from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_DDR_HIGH from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_LPS_OCM from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_DDR_HIGH from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_LPS_OCM from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_DDR_HIGH from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
Excluding slave segment /processing_system_0/SAXIGP2/HP0_LPS_OCM from address space /conifer_conifer_jettag/Data_m_axi_gmem0.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /processing_system_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /processing_system_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system_0/S_AXI_HP0_FPD(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system_0/S_AXI_HP0_FPD(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
Wrote  : </home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# add_files -norecurse ./${prj_name}_vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file ./conifer_jettag_vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file ./conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v, adding it to Project
# reset_run impl_1
# reset_run synth_1
# launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_1_processing_system_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Amd's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Amd's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conifer_conifer_jettag .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system_0_axi_periph_imp_auto_ds_0/design_1_processing_system_0_axi_periph_imp_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system_0_axi_periph_imp_auto_pc_0/design_1_processing_system_0_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_conifer_conifer_jettag_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_processing_system_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_processing_system_0_axi_periph_imp_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_processing_system_0_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_processing_system_0_99M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_conifer_conifer_jettag_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_processing_system_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_processing_system_0_axi_periph_imp_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_processing_system_0_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_processing_system_0_99M_0
[Tue Mar 11 08:56:28 2025] Launched design_1_processing_system_0_axi_periph_imp_auto_pc_0_synth_1, design_1_rst_processing_system_0_99M_0_synth_1, design_1_axi_mem_intercon_imp_auto_us_0_synth_1, design_1_conifer_conifer_jettag_0_synth_1, design_1_processing_system_0_axi_periph_imp_auto_ds_0_synth_1, design_1_processing_system_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system_0_axi_periph_imp_auto_pc_0_synth_1: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.runs/design_1_processing_system_0_axi_periph_imp_auto_pc_0_synth_1/runme.log
design_1_rst_processing_system_0_99M_0_synth_1: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.runs/design_1_rst_processing_system_0_99M_0_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_us_0_synth_1: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.runs/design_1_axi_mem_intercon_imp_auto_us_0_synth_1/runme.log
design_1_conifer_conifer_jettag_0_synth_1: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.runs/design_1_conifer_conifer_jettag_0_synth_1/runme.log
design_1_processing_system_0_axi_periph_imp_auto_ds_0_synth_1: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.runs/design_1_processing_system_0_axi_periph_imp_auto_ds_0_synth_1/runme.log
design_1_processing_system_0_0_synth_1: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.runs/design_1_processing_system_0_0_synth_1/runme.log
synth_1: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.runs/synth_1/runme.log
[Tue Mar 11 08:56:28 2025] Launched impl_1...
Run output will be captured here: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_5_pynq/conifer_jettag_vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1872.711 ; gain = 258.090 ; free physical = 2622 ; free virtual = 19393
# wait_on_run -timeout 360 impl_1
[Tue Mar 11 08:56:28 2025] Waiting for impl_1 to finish (timeout in 360 minutes)...
