#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Apr 19 18:32:11 2015
# Process ID: 12410
# Log file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/impl_1/top_level.vdi
# Journal file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/imagSquare'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/realSquare'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_addsub_0_synth_1/c_addsub_0.dcp' for cell 'disp_draw_inst/mag_inst/sumOfSquares'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/cordic_0_synth_1/cordic_0.dcp' for cell 'disp_draw_inst/mag_inst/magSqRt'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp' for cell 'vga_comp/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/xfft_0_synth_1/xfft_0.dcp' for cell 'fft'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/vio_0_synth_1/vio_0.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' for cell 'pulse30Hz'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'fft_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'input_ram'
INFO: [Netlist 29-17] Analyzing 346 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_debug/U0/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, vga_comp/clk_wiz/U0/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_debug/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/impl_1/.Xil/Vivado-12410-protoann0.eecs.utk.edu/dcp_9/clk_wiz_0.edf:317]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_comp/clk_wiz/clk_100in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/impl_1/.Xil/Vivado-12410-protoann0.eecs.utk.edu/dcp_5/clk_wiz_vga.edf:286]
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1520.875 ; gain = 398.938
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio/inst'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio/inst'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_debug/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_debug/U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_debug/U0'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_debug/U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_addsub_0_synth_1/c_addsub_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/cordic_0_synth_1/cordic_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/xfft_0_synth_1/xfft_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/vio_0_synth_1/vio_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1523.875 ; gain = 677.133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1534.879 ; gain = 4.996

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.cache/02bda3ad".
INFO: [Common 17-87] Messaging disabled: WARNING limit exceeded.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:ila:4.0", from Vivado Debug IP cache, "/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.cache/c464254f".
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1600.879 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 5014f65a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1600.879 ; gain = 66.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 42 load pin(s).
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG to drive 6824 load(s) on clock net xlnx_opt_
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 17e0cbba9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1624.348 ; gain = 89.469

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 9 load pin(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 609 cells.
Phase 3 Constant Propagation | Checksum: 1a036b40a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1624.348 ; gain = 89.469

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 4199 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2671 unconnected cells.
Phase 4 Sweep | Checksum: 1d3d2f91d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1624.348 ; gain = 89.469
Ending Logic Optimization Task | Checksum: 1d3d2f91d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1624.348 ; gain = 89.469
Implement Debug Cores | Checksum: 5014f65a
Logic Optimization | Checksum: 158b10ca6

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 54 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 1 Total Ports: 108
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1b82cc743

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1757.434 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b82cc743

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1757.434 ; gain = 133.086
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 1757.434 ; gain = 228.559
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1757.434 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1089bcf07

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1758.434 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1758.434 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1758.434 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 2b7a52b8

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1758.434 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 2b7a52b8

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1758.434 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 2b7a52b8

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1758.434 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 129794b9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1781.445 ; gain = 23.012
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 129794b9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 43335c0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1781.445 ; gain = 23.012
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 43335c0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 43335c0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: fe16e0a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.445 ; gain = 23.012
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1fc15d983

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 287992aa6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 25e9980ab

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 2f6d9770f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.445 ; gain = 23.012
Phase 2.1.6.1 Place Init Design | Checksum: 28f795c06

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.445 ; gain = 23.012
Phase 2.1.6 Build Placer Netlist Model | Checksum: 28f795c06

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 28f795c06

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.445 ; gain = 23.012
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 28f795c06

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.445 ; gain = 23.012
Phase 2.1 Placer Initialization Core | Checksum: 28f795c06

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.445 ; gain = 23.012
Phase 2 Placer Initialization | Checksum: 28f795c06

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1c2f3c0e5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1c2f3c0e5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1495d1e3c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1e3641af7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 13493fd3d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1781.445 ; gain = 23.012

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 160069489

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1781.445 ; gain = 23.012
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 20f1cc439

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1805.457 ; gain = 47.023

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 20f1cc439

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1805.457 ; gain = 47.023
Phase 4 Detail Placement | Checksum: 20f1cc439

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1805.457 ; gain = 47.023

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 28c72b81c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1805.457 ; gain = 47.023

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 18f3b9dff

Time (s): cpu = 00:02:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1805.457 ; gain = 47.023
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.518. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 18f3b9dff

Time (s): cpu = 00:02:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1805.457 ; gain = 47.023
Phase 5.2 Post Placement Optimization | Checksum: 18f3b9dff

Time (s): cpu = 00:02:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1805.457 ; gain = 47.023

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 18f3b9dff

Time (s): cpu = 00:02:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1805.457 ; gain = 47.023

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 18f3b9dff

Time (s): cpu = 00:02:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1805.457 ; gain = 47.023
Phase 5.4 Placer Reporting | Checksum: 18f3b9dff

Time (s): cpu = 00:02:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1805.457 ; gain = 47.023

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 12a2bc8c2

Time (s): cpu = 00:02:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1805.457 ; gain = 47.023
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 12a2bc8c2

Time (s): cpu = 00:02:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1805.457 ; gain = 47.023
Ending Placer Task | Checksum: b5f6db8e

Time (s): cpu = 00:02:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1805.457 ; gain = 47.023
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:32 . Memory (MB): peak = 1805.457 ; gain = 47.023
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.457 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1806.457 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9804d57d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1903.129 ; gain = 96.672

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9804d57d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1903.133 ; gain = 96.676
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 18f745c28

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1939.395 ; gain = 132.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.91  | TNS=-98.2  | WHS=-1.56  | THS=-399   |

Phase 2 Router Initialization | Checksum: 18f745c28

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1939.395 ; gain = 132.938

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4422145b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.395 ; gain = 227.938

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1419
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15a174ba7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 2034.395 ; gain = 227.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.5   | TNS=-158   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 135956214

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2034.395 ; gain = 227.938

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 135956214

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2034.395 ; gain = 227.938
Phase 4.1.2 GlobIterForTiming | Checksum: e6beab1d

Time (s): cpu = 00:01:24 ; elapsed = 00:00:48 . Memory (MB): peak = 2041.395 ; gain = 234.938
Phase 4.1 Global Iteration 0 | Checksum: e6beab1d

Time (s): cpu = 00:01:24 ; elapsed = 00:00:48 . Memory (MB): peak = 2041.395 ; gain = 234.938

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 52980039

Time (s): cpu = 00:01:31 ; elapsed = 00:00:53 . Memory (MB): peak = 2041.395 ; gain = 234.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.74  | TNS=-151   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ce0f3f54

Time (s): cpu = 00:01:31 ; elapsed = 00:00:53 . Memory (MB): peak = 2041.395 ; gain = 234.938
Phase 4 Rip-up And Reroute | Checksum: 1ce0f3f54

Time (s): cpu = 00:01:31 ; elapsed = 00:00:53 . Memory (MB): peak = 2041.395 ; gain = 234.938

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1ce0f3f54

Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 2041.395 ; gain = 234.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.42  | TNS=-150   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 845a7312

Time (s): cpu = 00:02:06 ; elapsed = 00:01:04 . Memory (MB): peak = 2084.395 ; gain = 277.938

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 845a7312

Time (s): cpu = 00:02:06 ; elapsed = 00:01:04 . Memory (MB): peak = 2084.395 ; gain = 277.938

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 845a7312

Time (s): cpu = 00:02:08 ; elapsed = 00:01:05 . Memory (MB): peak = 2084.395 ; gain = 277.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.41  | TNS=-110   | WHS=-0.526 | THS=-6.16  |

Phase 7 Post Hold Fix | Checksum: e6998b32

Time (s): cpu = 00:02:10 ; elapsed = 00:01:05 . Memory (MB): peak = 2084.395 ; gain = 277.938

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.17309 %
  Global Horizontal Routing Utilization  = 3.78737 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
Phase 8 Route finalize | Checksum: e6998b32

Time (s): cpu = 00:02:10 ; elapsed = 00:01:05 . Memory (MB): peak = 2084.395 ; gain = 277.938

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: e6998b32

Time (s): cpu = 00:02:10 ; elapsed = 00:01:05 . Memory (MB): peak = 2084.395 ; gain = 277.938

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 16d1cb949

Time (s): cpu = 00:02:11 ; elapsed = 00:01:06 . Memory (MB): peak = 2084.395 ; gain = 277.938

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 16d1cb949

Time (s): cpu = 00:02:13 ; elapsed = 00:01:07 . Memory (MB): peak = 2084.395 ; gain = 277.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.41  | TNS=-110   | WHS=0.05   | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 16d1cb949

Time (s): cpu = 00:02:13 ; elapsed = 00:01:07 . Memory (MB): peak = 2084.395 ; gain = 277.938
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 16d1cb949

Time (s): cpu = 00:02:13 ; elapsed = 00:01:07 . Memory (MB): peak = 2084.395 ; gain = 277.938

Routing Is Done.

Time (s): cpu = 00:02:13 ; elapsed = 00:01:07 . Memory (MB): peak = 2084.395 ; gain = 277.938
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2084.395 ; gain = 277.938
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2084.395 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/top_level_project/top_level_project.runs/impl_1/top_level_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/O1]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 18:36:20 2015...
