Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_25 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_protocol_converter_v2_1_25 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_25 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot xk265_top_tb_behav xil_defaultlib.xk265_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'REG_DATA' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:92]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [E:/Project/xk265/xk265/xk265.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_phase_locked_lanes' [E:/Project/xk265/xk265/xk265.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [E:/Project/xk265/xk265/xk265.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'sys_all_x_i' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'sys_all_y_i' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'sys_init_qp_i' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sys_IinP_ena_i' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sys_db_ena_i' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:164]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sys_sao_ena_i' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'sys_posi4x4bit_i' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sys_rc_k' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'sys_rc_roi_height' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:176]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'sys_rc_roi_width' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'sys_rc_roi_x' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'sys_rc_roi_y' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:179]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sys_rc_roi_enable' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:180]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'sys_rc_L1_frame_byte' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'sys_rc_L2_frame_byte' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:182]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sys_rc_lcu_en' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'sys_rc_max_qp' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'sys_rc_min_qp' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:185]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'sys_rc_delta_qp' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:186]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dm_tdqs' [E:/Project/xk265/xk265/xk265.srcs/sim_1/new/xk265_top_tb.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dq' [E:/Project/xk265/xk265/xk265.srcs/sim_1/new/xk265_top_tb.v:97]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dqs' [E:/Project/xk265/xk265/xk265.srcs/sim_1/new/xk265_top_tb.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dqs_n' [E:/Project/xk265/xk265/xk265.srcs/sim_1/new/xk265_top_tb.v:99]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [E:/Project/xk265/xk265/xk265.ip_user_files/bd/fdma_mig_ddr/sim/fdma_mig_ddr.v:360]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'deepsleep' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:8444]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:8996]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [E:/Project/xk265/xk265/xk265.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3705] select index 2 into 'video_frame_baseaddr' is out of bounds [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/ctrl/xk265_ctrl.v:167]
WARNING: [VRFC 10-3705] select index 3 into 'video_frame_baseaddr' is out of bounds [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/ctrl/xk265_ctrl.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.PULLUP
Compiling module xil_defaultlib.uii2c(WMEN_LEN=4,RMEN_LEN=1)
Compiling module xil_defaultlib.ui7611reg
Compiling module xil_defaultlib.uicfg7611
Compiling module xil_defaultlib.hdmi2rgb
Compiling module xil_defaultlib.data_merge
Compiling module xil_defaultlib.data_merge(DATA_IN_WIDTH=16)
Compiling module xil_defaultlib.hdmi2yuv_top
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_fifo
Compiling module xil_defaultlib.video_in_buffer
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_a_u...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_s...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_w_u...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_a_u...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_s...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_s...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_s...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_s...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_r_u...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_axi...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_top...
Compiling module xil_defaultlib.fdma_mig_ddr_auto_us_df_0
Compiling module xil_defaultlib.fdma_mig_ddr_s00_regslice_0
Compiling module xil_defaultlib.s00_couplers_imp_N3ZCL2
Compiling module xil_defaultlib.fdma_mig_ddr_axi_interconnect_0_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.fdma_mig_ddr_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.fdma_mig_ddr_clk_wiz_0_0
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=11,COL_WI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_DCIEN(IBUF_LOW_PWR="FALSE"...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(DQS_BIAS=...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2_FINEDELAY(FINEDELAY="AD...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(COL_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.fdma_mig_ddr_mig_7series_0_0_mig...
Compiling module xil_defaultlib.fdma_mig_ddr_mig_7series_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fdma_mig_ddr_proc_sys_reset_0_0_arch of entity xil_defaultlib.fdma_mig_ddr_proc_sys_reset_0_0 [fdma_mig_ddr_proc_sys_reset_0_0_...]
Compiling module xil_defaultlib.uiFDMA_default
Compiling module xil_defaultlib.fdma_mig_ddr_uiFDMA_0_0
Compiling module xil_defaultlib.fdma_mig_ddr
Compiling module xil_defaultlib.fdma_mig_ddr_wrapper
Compiling module xil_defaultlib.extif_top
Compiling module xil_defaultlib.enc_ctrl
Compiling module xil_defaultlib.fetch_wrapper_default
Compiling module xil_defaultlib.ram_1p(Word_Width=64,Addr_Width=...
Compiling module xil_defaultlib.buf_ram_1p_128x64
Compiling module xil_defaultlib.mem_lipo_1p_128x64x4
Compiling module xil_defaultlib.fetch_cur_luma
Compiling module xil_defaultlib.rf_1p(Word_Width=512,Addr_Width=...
Compiling module xil_defaultlib.fetch_rf_1p_128x512
Compiling module xil_defaultlib.fetch_ref_luma
Compiling module xil_defaultlib.ram_1p(Word_Width=64,Addr_Width=...
Compiling module xil_defaultlib.buf_ram_1p_64x64
Compiling module xil_defaultlib.mem_lipo_1p_64x64x4
Compiling module xil_defaultlib.fetch_cur_chroma
Compiling module xil_defaultlib.rf_1p(Word_Width=256,Addr_Width=...
Compiling module xil_defaultlib.fetch_rf_1p_64x256
Compiling module xil_defaultlib.fetch_ref_chroma
Compiling module xil_defaultlib.sram_tp_be_behave(ADR_WD=8,DAT_W...
Compiling module xil_defaultlib.fetch_ram_2p_64x208
Compiling module xil_defaultlib.mem_bilo_db
Compiling module xil_defaultlib.ram_1p(Word_Width=128,Addr_Width...
Compiling module xil_defaultlib.fetch_ram_1p_128x32
Compiling module xil_defaultlib.fetch_db
Compiling module xil_defaultlib.fetch_top
Compiling module xil_defaultlib.md_fetch
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.gxgy
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.dc_planar
Compiling module xil_defaultlib.md_top
Compiling module xil_defaultlib.fetch8x8
Compiling module xil_defaultlib.mode_write
Compiling module xil_defaultlib.hevc_md_top
Compiling module xil_defaultlib.rate_control
Compiling module xil_defaultlib.prei_top
Compiling module xil_defaultlib.ram_1p(Word_Width=8,Addr_Width=7...
Compiling module xil_defaultlib.prei_md_ram_sp_85x6
Compiling module xil_defaultlib.prei_top_buf
Compiling module xil_defaultlib.posi_ctrl
Compiling module xil_defaultlib.posi_transfer
Compiling module xil_defaultlib.posi_reference
Compiling module xil_defaultlib.intra_pred
Compiling module xil_defaultlib.posi_prediction
Compiling module xil_defaultlib.posi_buffer
Compiling module xil_defaultlib.posi_satd_cost_engine
Compiling module xil_defaultlib.posi_satd_cost_transpose(DATA_WI...
Compiling module xil_defaultlib.posi_satd_cost_engine(DATA_WIDTH...
Compiling module xil_defaultlib.posi_rate_estimation
Compiling module xil_defaultlib.posi_satd_cost_default
Compiling module xil_defaultlib.posi_partition_decision
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=8,DAT_W...
Compiling module xil_defaultlib.ram_sp_240x32
Compiling module xil_defaultlib.ram_sp_256x32
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=10,DAT_...
Compiling module xil_defaultlib.ram_sp_1024x32
Compiling module xil_defaultlib.posi_memory_wrapper
Compiling module xil_defaultlib.posi_top
Compiling module xil_defaultlib.ram_1p(Word_Width=8,Addr_Width=6...
Compiling module xil_defaultlib.posi_md_ram_sp_64x6
Compiling module xil_defaultlib.posi_top_buf
Compiling module xil_defaultlib.ime_transfer
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=8,DAT_W...
Compiling module xil_defaultlib.ram_sp_be_192x512
Compiling module xil_defaultlib.ime_ver_mem
Compiling module xil_defaultlib.ime_ctrl_default
Compiling module xil_defaultlib.ime_addressing
Compiling module xil_defaultlib.ime_dat_array
Compiling module xil_defaultlib.ime_sad_array
Compiling module xil_defaultlib.ime_cost_store
Compiling module xil_defaultlib.ime_partition_decision_engine
Compiling module xil_defaultlib.ime_partition_decision
Compiling module xil_defaultlib.ime_mv_dump
Compiling module xil_defaultlib.ime_glue_logic
Compiling module xil_defaultlib.ime_top_default
Compiling module xil_defaultlib.ram_1p(Word_Width=13,Addr_Width=...
Compiling module xil_defaultlib.ime_mv_ram_sp_64x13
Compiling module xil_defaultlib.ime_top_buf_default
Compiling module xil_defaultlib.qp_lambda_table
Compiling module xil_defaultlib.fme_interpolator(HOR=1)
Compiling module xil_defaultlib.fme_interpolator(TYPE=1,HOR=1)
Compiling module xil_defaultlib.fme_interpolator(TYPE=2,HOR=1)
Compiling module xil_defaultlib.clip2
Compiling module xil_defaultlib.fme_interpolator_8pel
Compiling module xil_defaultlib.clip
Compiling module xil_defaultlib.fme_interpolator(LAST=1,OUT_EXPA...
Compiling module xil_defaultlib.fme_interpolator(IN_EXPAND=1,OUT...
Compiling module xil_defaultlib.fme_ip_half_ver
Compiling module xil_defaultlib.fme_interpolator(TYPE=1,IN_EXPAN...
Compiling module xil_defaultlib.fme_interpolator(TYPE=1,LAST=1,O...
Compiling module xil_defaultlib.fme_interpolator(TYPE=2,IN_EXPAN...
Compiling module xil_defaultlib.fme_interpolator(TYPE=2,LAST=1,O...
Compiling module xil_defaultlib.fme_ip_quarter_ver
Compiling module xil_defaultlib.fme_interpolator_8x8
Compiling module xil_defaultlib.hadamard_trans_1d(DATA_WIDTH=9)
Compiling module xil_defaultlib.hadamard_trans_1d(DATA_WIDTH=12)
Compiling module xil_defaultlib.hadamard_trans_2d(DATAIN_WIDTH=9...
Compiling module xil_defaultlib.fme_abs(INPUT_BITS=15)
Compiling module xil_defaultlib.fme_satd_8x8
Compiling module xil_defaultlib.fme_satd_gen
Compiling module xil_defaultlib.bits_num
Compiling module xil_defaultlib.fme_cost
Compiling module xil_defaultlib.ram_1p(Word_Width=20,Addr_Width=...
Compiling module xil_defaultlib.db_mv_ram_sp_64x20
Compiling module xil_defaultlib.fme_ctrl
Compiling module xil_defaultlib.fme_pred
Compiling module xil_defaultlib.ram_1p(Word_Width=20,Addr_Width=...
Compiling module xil_defaultlib.db_mv_ram_sp_512x20
Compiling module xil_defaultlib.fme_mv_buffer
Compiling module xil_defaultlib.fme_mv_candidate_prepare
Compiling module xil_defaultlib.fme_skip
Compiling module xil_defaultlib.fme_top
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=7,DAT_W...
Compiling module xil_defaultlib.ram_sp_be_128x64
Compiling module xil_defaultlib.fme_buf_wrapper
Compiling module xil_defaultlib.ram_dp(Word_Width=20,Addr_Width=...
Compiling module xil_defaultlib.fme_mv_ram_dp_64x20
Compiling module xil_defaultlib.fme_top_buf
Compiling module xil_defaultlib.intra_ctrl
Compiling module xil_defaultlib.intra_ref
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=9,DAT_W...
Compiling module xil_defaultlib.ram_sp_384x32
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=11,DAT_...
Compiling module xil_defaultlib.ram_sp_1536x32
Compiling module xil_defaultlib.intra_buf_wrapper
Compiling module xil_defaultlib.intra_top
Compiling module xil_defaultlib.mc_chroma_filter_hor
Compiling module xil_defaultlib.mc_chroma_filter_ver
Compiling module xil_defaultlib.mc_chroma_ip_1p
Compiling module xil_defaultlib.mc_chroma_ip4x4
Compiling module xil_defaultlib.mc_chroma_top
Compiling module xil_defaultlib.mc_ctrl
Compiling module xil_defaultlib.mc_tq
Compiling module xil_defaultlib.mvd_can_mv_addr
Compiling module xil_defaultlib.mc_mv_ram_sp_512x20
Compiling module xil_defaultlib.mvd_getBits
Compiling module xil_defaultlib.mvd_top
Compiling module xil_defaultlib.mc_top
Compiling module xil_defaultlib.ctl0
Compiling module xil_defaultlib.mux_0
Compiling module xil_defaultlib.be_level0
Compiling module xil_defaultlib.be_level1
Compiling module xil_defaultlib.be_delay
Compiling module xil_defaultlib.be
Compiling module xil_defaultlib.ctl3
Compiling module xil_defaultlib.mux_1
Compiling module xil_defaultlib.re_in_ctl
Compiling module xil_defaultlib.re_level0_cal
Compiling module xil_defaultlib.re_level0
Compiling module xil_defaultlib.re_level1_cal
Compiling module xil_defaultlib.re_level1
Compiling module xil_defaultlib.re_level2_cal
Compiling module xil_defaultlib.re_level2
Compiling module xil_defaultlib.re_level3
Compiling module xil_defaultlib.re_out_ctl
Compiling module xil_defaultlib.re
Compiling module xil_defaultlib.ctl1
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.mux_3
Compiling module xil_defaultlib.offset_shift
Compiling module xil_defaultlib.addr_ctl
Compiling module xil_defaultlib.mux32_1
Compiling module xil_defaultlib.ram_1p(Word_Width=16,Addr_Width=...
Compiling module xil_defaultlib.tq_ram_sp_32x16
Compiling module xil_defaultlib.transform_mtr
Compiling module xil_defaultlib.ctl2
Compiling module xil_defaultlib.mux_2
Compiling module xil_defaultlib.pe_i
Compiling module xil_defaultlib.row_ctl
Compiling module xil_defaultlib.dct_top_2d
Compiling module xil_defaultlib.chroma_qp
Compiling module xil_defaultlib.mod
Compiling module xil_defaultlib.quan
Compiling module xil_defaultlib.q_iq
Compiling module xil_defaultlib.tq_top
Compiling module xil_defaultlib.sram_tp_be_behave(DAT_WD=64,COL_...
Compiling module xil_defaultlib.ram_tp_be_32x64
Compiling module xil_defaultlib.rec_buf_pre
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=8,DAT_W...
Compiling module xil_defaultlib.ram_sp_be_192x128
Compiling module xil_defaultlib.rec_buf_cef
Compiling module xil_defaultlib.rec_buf_cef_rot
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=8,DAT_W...
Compiling module xil_defaultlib.ram_sp_be_192x64
Compiling module xil_defaultlib.rec_buf_rec
Compiling module xil_defaultlib.rec_buf_rec_rot
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=6,DAT_W...
Compiling module xil_defaultlib.ram_sp_be_64x23
Compiling module xil_defaultlib.rec_buf_mvd_rot
Compiling module xil_defaultlib.rec_buf_wrapper
Compiling module xil_defaultlib.IinP_flag_gen
Compiling module xil_defaultlib.rec_top
Compiling module xil_defaultlib.dbsao_controller
Compiling module xil_defaultlib.dbsao_datapath
Compiling module xil_defaultlib.ram_1p(Word_Width=16,Addr_Width=...
Compiling module xil_defaultlib.db_cbf_ram_sp_64x16
Compiling module xil_defaultlib.db_tu_edge
Compiling module xil_defaultlib.db_pu_edge
Compiling module xil_defaultlib.ram_1p(Addr_Width=6)
Compiling module xil_defaultlib.db_tupu_ram_sp_64x32
Compiling module xil_defaultlib.db_qp
Compiling module xil_defaultlib.db_qp_ram_sp_64x20
Compiling module xil_defaultlib.db_bs
Compiling module xil_defaultlib.db_mv
Compiling module xil_defaultlib.db_lut_beta
Compiling module xil_defaultlib.db_lut_tc
Compiling module xil_defaultlib.db_normal_filter
Compiling module xil_defaultlib.db_clip3_str
Compiling module xil_defaultlib.db_strong_filter
Compiling module xil_defaultlib.db_chroma_filter
Compiling module xil_defaultlib.db_filter
Compiling module xil_defaultlib.sao_bo_predecision
Compiling module xil_defaultlib.sao_mode
Compiling module xil_defaultlib.sao_sum_diff
Compiling module xil_defaultlib.sao_statistic
Compiling module xil_defaultlib.sao_cal_offset
Compiling module xil_defaultlib.sao_type_decision
Compiling module xil_defaultlib.sao_add_offset
Compiling module xil_defaultlib.sao_top
Compiling module xil_defaultlib.dbsao_top
Compiling module xil_defaultlib.cabac_ram_sp_64x16
Compiling module xil_defaultlib.cabac_se_prepare_sao_offset
Compiling module xil_defaultlib.cabac_se_prepare_intra_luma
Compiling module xil_defaultlib.cabac_se_prepare_intra
Compiling module xil_defaultlib.cabac_se_prepare_mvd
Compiling module xil_defaultlib.cabac_se_prepare_mv
Compiling module xil_defaultlib.cabac_se_prepare_coeff_last_sig_...
Compiling module xil_defaultlib.cabac_se_prepare_sig_coeff_ctx
Compiling module xil_defaultlib.cabac_se_prepare_amplitude_of_co...
Compiling module xil_defaultlib.cabac_se_prepare_coeff
Compiling module xil_defaultlib.cabac_se_prepare_tu
Compiling module xil_defaultlib.cabac_se_prepare_cu
Compiling module xil_defaultlib.cabac_se_prepare
Compiling module xil_defaultlib.coe_addr_trans
Compiling module xil_defaultlib.cabac_pipo
Compiling module xil_defaultlib.cabac_bina_lut
Compiling module xil_defaultlib.cabac_bina_BSleft
Compiling module xil_defaultlib.cabac_bina_BSright
Compiling module xil_defaultlib.cabac_bina_FC
Compiling module xil_defaultlib.cabac_bina_BS1sleft
Compiling module xil_defaultlib.cabac_bina_BS1sright
Compiling module xil_defaultlib.cabac_bina
Compiling module xil_defaultlib.cabac_binsort
Compiling module xil_defaultlib.cabac_ucontext_t
Compiling module xil_defaultlib.cabac_ucontext_tt
Compiling module xil_defaultlib.cabac_ucontext_default
Compiling module xil_defaultlib.cabac_rlps4_1bin
Compiling module xil_defaultlib.cabac_rlps4
Compiling module xil_defaultlib.cabac_urange4_full
Compiling module xil_defaultlib.cabac_urange4
Compiling module xil_defaultlib.cabac_binmix
Compiling module xil_defaultlib.cabac_ulow_1bin
Compiling module xil_defaultlib.cabac_ulow
Compiling module xil_defaultlib.cabac_ulow_refine
Compiling module xil_defaultlib.cabac_bitpack
Compiling module xil_defaultlib.cabac_top
Compiling module xil_defaultlib.enc_data_pipeline
Compiling module xil_defaultlib.enc_core_default
Compiling module xil_defaultlib.hevc_enc_core_top_default
WARNING: [VRFC 10-3705] select index 2 into 'video_frame_baseaddr' is out of bounds [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/ctrl/xk265_ctrl.v:167]
WARNING: [VRFC 10-3705] select index 3 into 'video_frame_baseaddr' is out of bounds [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/ctrl/xk265_ctrl.v:168]
Compiling module xil_defaultlib.xk265_ctrl
Compiling module xil_defaultlib.xk265_top
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.xk265_top_tb
WARNING: [XSIM 43-3373] "E:/Project/xk265/xk265/xk265.srcs/sim_1/new/xk265_top_tb.v" Line 131. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "E:/Project/xk265/xk265/xk265.srcs/sim_1/new/xk265_top_tb.v" Line 138. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "E:/Project/xk265/xk265/xk265.srcs/sim_1/new/xk265_top_tb.v" Line 148. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot xk265_top_tb_behav
