// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _poly5_HH_
#define _poly5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "poly5_mul_mul_8ns_25ns_32_1_1.h"
#include "poly5_a.h"
#include "poly5_b.h"
#include "poly5_out.h"

namespace ap_rtl {

struct poly5 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > idx;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    poly5(sc_module_name name);
    SC_HAS_PROCESS(poly5);

    ~poly5();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    poly5_a* a_U;
    poly5_b* b_U;
    poly5_b* c_U;
    poly5_out* out_U;
    poly5_mul_mul_8ns_25ns_32_1_1<1,1,8,25,32>* poly5_mul_mul_8ns_25ns_32_1_1_U1;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<25> > k_fu_227_p2;
    sc_signal< sc_lv<25> > k_reg_490;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln33_fu_221_p2;
    sc_signal< sc_lv<7> > i_fu_247_p2;
    sc_signal< sc_lv<7> > i_reg_518;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln43_fu_241_p2;
    sc_signal< sc_lv<25> > k_1_fu_263_p2;
    sc_signal< sc_lv<25> > k_1_reg_531;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > zext_ln46_fu_269_p1;
    sc_signal< sc_lv<64> > zext_ln46_reg_536;
    sc_signal< sc_lv<1> > icmp_ln45_fu_257_p2;
    sc_signal< sc_lv<32> > zext_ln46_1_fu_287_p1;
    sc_signal< sc_lv<32> > zext_ln46_1_reg_561;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > mul_ln46_fu_299_p2;
    sc_signal< sc_lv<32> > mul_ln46_reg_568;
    sc_signal< sc_lv<25> > b_q0;
    sc_signal< sc_lv<25> > b_load_reg_573;
    sc_signal< sc_lv<32> > mul_ln46_2_fu_476_p2;
    sc_signal< sc_lv<32> > mul_ln46_2_reg_578;
    sc_signal< sc_lv<32> > add_ln46_4_fu_339_p2;
    sc_signal< sc_lv<32> > add_ln46_4_reg_583;
    sc_signal< sc_lv<25> > c_q0;
    sc_signal< sc_lv<25> > c_load_reg_588;
    sc_signal< sc_lv<26> > add_ln46_6_fu_349_p2;
    sc_signal< sc_lv<26> > add_ln46_6_reg_593;
    sc_signal< sc_lv<28> > sub_ln46_fu_377_p2;
    sc_signal< sc_lv<28> > sub_ln46_reg_598;
    sc_signal< sc_lv<32> > mul_ln46_1_fu_388_p2;
    sc_signal< sc_lv<32> > mul_ln46_1_reg_603;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > zext_ln46_4_fu_393_p1;
    sc_signal< sc_lv<32> > zext_ln46_4_reg_608;
    sc_signal< sc_lv<32> > mul_ln46_3_fu_401_p2;
    sc_signal< sc_lv<32> > mul_ln46_3_reg_613;
    sc_signal< sc_lv<32> > mul_ln46_4_fu_406_p2;
    sc_signal< sc_lv<32> > mul_ln46_4_reg_618;
    sc_signal< sc_lv<32> > sub_ln46_1_fu_434_p2;
    sc_signal< sc_lv<32> > sub_ln46_1_reg_623;
    sc_signal< sc_lv<32> > mul_ln46_5_fu_449_p2;
    sc_signal< sc_lv<32> > mul_ln46_5_reg_628;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > zext_ln46_6_fu_455_p1;
    sc_signal< sc_lv<32> > zext_ln46_6_reg_633;
    sc_signal< sc_lv<32> > mul_ln46_8_fu_458_p2;
    sc_signal< sc_lv<32> > mul_ln46_8_reg_638;
    sc_signal< sc_lv<32> > mul_ln46_9_fu_467_p2;
    sc_signal< sc_lv<32> > mul_ln46_9_reg_643;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > mul_ln46_10_fu_472_p2;
    sc_signal< sc_lv<32> > mul_ln46_10_reg_648;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<24> > a_address0;
    sc_signal< sc_logic > a_ce0;
    sc_signal< sc_logic > a_we0;
    sc_signal< sc_lv<25> > a_q0;
    sc_signal< sc_lv<24> > a_address1;
    sc_signal< sc_logic > a_ce1;
    sc_signal< sc_lv<25> > a_q1;
    sc_signal< sc_lv<24> > b_address0;
    sc_signal< sc_logic > b_ce0;
    sc_signal< sc_logic > b_we0;
    sc_signal< sc_lv<24> > c_address0;
    sc_signal< sc_logic > c_ce0;
    sc_signal< sc_logic > c_we0;
    sc_signal< sc_lv<24> > out_address0;
    sc_signal< sc_logic > out_ce0;
    sc_signal< sc_logic > out_we0;
    sc_signal< sc_lv<32> > out_d0;
    sc_signal< sc_lv<32> > out_q0;
    sc_signal< sc_lv<25> > k_0_reg_181;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > i_0_reg_199;
    sc_signal< sc_lv<25> > k1_0_reg_210;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<64> > zext_ln34_fu_233_p1;
    sc_signal< sc_lv<64> > sext_ln56_fu_253_p1;
    sc_signal< sc_lv<64> > sext_ln46_fu_282_p1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<25> > add_ln46_fu_276_p2;
    sc_signal< sc_lv<25> > mul_ln46_fu_299_p0;
    sc_signal< sc_lv<25> > mul_ln46_fu_299_p1;
    sc_signal< sc_lv<24> > trunc_ln46_fu_305_p1;
    sc_signal< sc_lv<30> > shl_ln46_1_fu_317_p3;
    sc_signal< sc_lv<31> > zext_ln46_5_fu_325_p1;
    sc_signal< sc_lv<31> > add_ln46_8_fu_329_p2;
    sc_signal< sc_lv<32> > sext_ln46_1_fu_335_p1;
    sc_signal< sc_lv<32> > shl_ln_fu_309_p3;
    sc_signal< sc_lv<26> > zext_ln46_2_fu_291_p1;
    sc_signal< sc_lv<26> > shl_ln46_2_fu_355_p3;
    sc_signal< sc_lv<27> > zext_ln46_8_fu_363_p1;
    sc_signal< sc_lv<27> > add_ln46_7_fu_367_p2;
    sc_signal< sc_lv<28> > zext_ln46_9_fu_373_p1;
    sc_signal< sc_lv<28> > zext_ln46_7_fu_345_p1;
    sc_signal< sc_lv<25> > mul_ln46_1_fu_388_p0;
    sc_signal< sc_lv<32> > add_ln46_1_fu_383_p2;
    sc_signal< sc_lv<25> > mul_ln46_3_fu_401_p0;
    sc_signal< sc_lv<32> > add_ln46_3_fu_396_p2;
    sc_signal< sc_lv<25> > mul_ln46_4_fu_406_p0;
    sc_signal< sc_lv<25> > mul_ln46_6_fu_414_p0;
    sc_signal< sc_lv<26> > mul_ln46_6_fu_414_p1;
    sc_signal< sc_lv<25> > mul_ln46_7_fu_422_p0;
    sc_signal< sc_lv<28> > mul_ln46_7_fu_422_p1;
    sc_signal< sc_lv<32> > mul_ln46_6_fu_414_p2;
    sc_signal< sc_lv<32> > add_ln46_9_fu_428_p2;
    sc_signal< sc_lv<32> > mul_ln46_7_fu_422_p2;
    sc_signal< sc_lv<32> > add_ln46_2_fu_440_p2;
    sc_signal< sc_lv<32> > add_ln46_5_fu_445_p2;
    sc_signal< sc_lv<25> > mul_ln46_8_fu_458_p0;
    sc_signal< sc_lv<25> > mul_ln46_9_fu_467_p0;
    sc_signal< sc_lv<32> > tmp_fu_463_p2;
    sc_signal< sc_lv<25> > mul_ln46_10_fu_472_p1;
    sc_signal< sc_lv<8> > mul_ln46_2_fu_476_p0;
    sc_signal< sc_lv<25> > mul_ln46_2_fu_476_p1;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< sc_lv<32> > mul_ln46_8_fu_458_p00;
    sc_signal< sc_lv<32> > mul_ln46_fu_299_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_state7;
    static const sc_lv<17> ap_ST_fsm_state8;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_state10;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_state13;
    static const sc_lv<17> ap_ST_fsm_state14;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<25> ap_const_lv25_1000000;
    static const sc_lv<25> ap_const_lv25_1;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<25> ap_const_lv25_1FFFE50;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<31> ap_const_lv31_7FFFEBC0;
    static const sc_lv<26> ap_const_lv26_3FFFF31;
    static const sc_lv<27> ap_const_lv27_90;
    static const sc_lv<32> ap_const_lv32_F300;
    static const sc_lv<32> ap_const_lv32_FFFFDAE0;
    static const sc_lv<32> ap_const_lv32_D80;
    static const sc_lv<32> ap_const_lv32_FFD27000;
    static const sc_lv<32> ap_const_lv32_4E;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_address0();
    void thread_a_address1();
    void thread_a_ce0();
    void thread_a_ce1();
    void thread_a_we0();
    void thread_add_ln46_1_fu_383_p2();
    void thread_add_ln46_2_fu_440_p2();
    void thread_add_ln46_3_fu_396_p2();
    void thread_add_ln46_4_fu_339_p2();
    void thread_add_ln46_5_fu_445_p2();
    void thread_add_ln46_6_fu_349_p2();
    void thread_add_ln46_7_fu_367_p2();
    void thread_add_ln46_8_fu_329_p2();
    void thread_add_ln46_9_fu_428_p2();
    void thread_add_ln46_fu_276_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_b_address0();
    void thread_b_ce0();
    void thread_b_we0();
    void thread_c_address0();
    void thread_c_ce0();
    void thread_c_we0();
    void thread_i_fu_247_p2();
    void thread_icmp_ln33_fu_221_p2();
    void thread_icmp_ln43_fu_241_p2();
    void thread_icmp_ln45_fu_257_p2();
    void thread_k_1_fu_263_p2();
    void thread_k_fu_227_p2();
    void thread_mul_ln46_10_fu_472_p1();
    void thread_mul_ln46_10_fu_472_p2();
    void thread_mul_ln46_1_fu_388_p0();
    void thread_mul_ln46_1_fu_388_p2();
    void thread_mul_ln46_2_fu_476_p0();
    void thread_mul_ln46_2_fu_476_p1();
    void thread_mul_ln46_3_fu_401_p0();
    void thread_mul_ln46_3_fu_401_p2();
    void thread_mul_ln46_4_fu_406_p0();
    void thread_mul_ln46_4_fu_406_p2();
    void thread_mul_ln46_5_fu_449_p2();
    void thread_mul_ln46_6_fu_414_p0();
    void thread_mul_ln46_6_fu_414_p1();
    void thread_mul_ln46_6_fu_414_p2();
    void thread_mul_ln46_7_fu_422_p0();
    void thread_mul_ln46_7_fu_422_p1();
    void thread_mul_ln46_7_fu_422_p2();
    void thread_mul_ln46_8_fu_458_p0();
    void thread_mul_ln46_8_fu_458_p00();
    void thread_mul_ln46_8_fu_458_p2();
    void thread_mul_ln46_9_fu_467_p0();
    void thread_mul_ln46_9_fu_467_p2();
    void thread_mul_ln46_fu_299_p0();
    void thread_mul_ln46_fu_299_p1();
    void thread_mul_ln46_fu_299_p10();
    void thread_mul_ln46_fu_299_p2();
    void thread_out_address0();
    void thread_out_ce0();
    void thread_out_d0();
    void thread_out_we0();
    void thread_sext_ln46_1_fu_335_p1();
    void thread_sext_ln46_fu_282_p1();
    void thread_sext_ln56_fu_253_p1();
    void thread_shl_ln46_1_fu_317_p3();
    void thread_shl_ln46_2_fu_355_p3();
    void thread_shl_ln_fu_309_p3();
    void thread_sub_ln46_1_fu_434_p2();
    void thread_sub_ln46_fu_377_p2();
    void thread_tmp_fu_463_p2();
    void thread_trunc_ln46_fu_305_p1();
    void thread_zext_ln34_fu_233_p1();
    void thread_zext_ln46_1_fu_287_p1();
    void thread_zext_ln46_2_fu_291_p1();
    void thread_zext_ln46_4_fu_393_p1();
    void thread_zext_ln46_5_fu_325_p1();
    void thread_zext_ln46_6_fu_455_p1();
    void thread_zext_ln46_7_fu_345_p1();
    void thread_zext_ln46_8_fu_363_p1();
    void thread_zext_ln46_9_fu_373_p1();
    void thread_zext_ln46_fu_269_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
