================================================================================ 
Commit: ff1d30edef174d46f09a404c8f46f49c3a1513ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:42:27 2020 -0800 
-------------------------------------------------------------------------------- 
Update files for ADL 1441_00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer6.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/EcCommands.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/CpuInfoData.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/ExtraHostBus.asl
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibTgl.inf
ClientOneSiliconPkg/SiPkg.dec
FischerLakeRpPkg/.gitignore
FischerLakeRpPkg/BuildConfig.ini
FischerLakeRpPkg/FDBinPkgRP.fdf
FischerLakeRpPkg/Include/Fdf/BinaryDefines.fdf
FischerLakeRpPkg/Include/Fdf/BinaryFd.fdf
FischerLakeRpPkg/Include/Fdf/BinaryFv.fdf
FischerLakeRpPkg/Include/Fdf/FvOpRomPath.dsc
FischerLakeRpPkg/Include/Fdf/FvOpUcodePath.dsc
FischerLakeRpPkg/Include/Fdf/FvRawDefPath.dsc
FischerLakeRpPkg/Include/Library/PlatformMFGModeLib.h
FischerLakeRpPkg/Include/OemSmbios.h
FischerLakeRpPkg/Include/Protocol/UbaMakerProtocol.h
FischerLakeRpPkg/NvsGen.py
FischerLakeRpPkg/PlatformBIOSBuild.py
FischerLakeRpPkg/PlatformPkg.dec
FischerLakeRpPkg/PlatformPkg.dsc
FischerLakeRpPkg/PlatformPkg.fdf
FischerLakeRpPkg/PlatformPkgConfig.dsc
FischerLakeRpPkg/PlatformPkgEbg.dsc
FischerLakeRpPkg/Tool/BoardInfo/IioCxlRbIou.asi
FischerLakeRpPkg/Tool/BoardInfo/IioGpe.asi
FischerLakeRpPkg/Tool/BoardInfo/IioPrt.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDino.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoMethod.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoResource.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDmi.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDmiAsPcie.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbIou.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbPorts.asi
FischerLakeRpPkg/Tool/BoardInfo/IioStacks.asi
FischerLakeRpPkg/Tool/BoardInfo/PlatformPciTree_EPRP.asi
FischerLakeRpPkg/Tool/BoardInfo/PlatformUncore.asi
FischerLakeRpPkg/Tool/GenBiosId/BiosId.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdD.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdH.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdR.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdS.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdD.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdH.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdR.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdS.env
FischerLakeRpPkg/Uba/UbaDxe.dsc
FischerLakeRpPkg/Uba/UbaDxe.fdf
FischerLakeRpPkg/Uba/UbaPei.dsc
FischerLakeRpPkg/Uba/UbaPei.fdf
FischerLakeRpPkg/projectMap

================================================================================ 
Commit: ac4f17705699fd84d9342c91e66a8aa8e8fcc328 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:31:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Oct 26 08:29:27 2020 -0700
Change-Id: I1e8625ec64b3dcf0f0fb32609c8fff31bd24dc8c
Original commit hash: 495b4eac47edff5aa9d2919e5586ddbf14cc184b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 462b0ba765c5fe6ee0fd804efb1328487672ed80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:31:07 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Rst: Fix PCIe policy aquisition

Change to common PCIe config block broke the mPchPcieConfig pointer
update which in turn causes incorrect LTR initalization for remapped
drives. This change fixes the pointer update.

Hsd-es-id: 16011961720
Original commit date: Wed Oct 21 13:17:02 2020 +0200
Change-Id: I6878e12eb1e5cef48c872d6036b9c38dec2f5784
Original commit hash: 678341b9787685dcd821a623f8a6bc145b316aca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: 84444923b2c30e226938a489a2c9dbf9267143f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:30:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1441_00

Hsd-es-id: no sighting
Original commit date: Mon Oct 26 00:45:49 2020 -0700
Change-Id: Ie8c9461852306b13992651ff5ea1575ae2b9cd3a
Original commit hash: 40ef27e4a225537ddaca20cb24e7cb6159d3e5f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 82efcdb11485e1d11f8d0574fff2d7de19abcd29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:30:36 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 26 06:55:56 2020 +0000
Original commit date: Mon Oct 26 06:55:56 2020 +0000
Original commit hash: a32004d0045fc2567269a4491e9427f8180c2177

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55cb6ea7ba2e1527dfe3010717c3816a0f5c4eb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:30:32 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][22011475916][ADL-S] Critical MRC KW issues found in BIOS

Changes:
  Correct several KW issues including uninitialized issue, array index exceeding issue and bit-wise operation in different bits issue.

[Impacted Platform]
ADL

Hsd-es-id: 22011475916
[
Original commit date: Thu Oct 22 21:57:41 2020 +0800
Change-Id: Iad6fe7c76fa460263bc8b0d9882349ffcf44cc96
Original commit hash: 14971fd47d3a659c4952d99f4b4257e788c77a58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 75eb6a74ae03e9423d9e87af3609ca6a25af4642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:29:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Oct 25 05:06:52 2020 -0700
Change-Id: I69ed89b35915f39a5556b54a9d0d0667be11c2f1
Original commit hash: fe2c2a6d78ad6545a33323f239dc635c09dac9ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f77f2dd88e325a3e330cc083a7c5672adb4dccc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:29:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1436_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 24 22:51:12 2020 -0700
Change-Id: I9e69b63cddd3f516ef9247c99d5156822e301182
Original commit hash: a0de11fac2199ce17abab94fb9f5d0b67bedcf6f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 128dcbcc33942f948bba7b7f9ddccbeed242f70f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:29:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 24 03:48:56 2020 -0700
Change-Id: Ieca08ccdaabff64f3733f7591dcb439750906a65
Original commit hash: b0a0a70cdb133a70c7e71401aaad3fcceeaa7068

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7e32e3aff27825a440b420abf7ae9a427f756cbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:28:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1435_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 23 21:13:41 2020 -0700
Change-Id: I1065c7a814b8252f83f045cbb06282aaf1e734df
Original commit hash: 2f328545b75eb7bf7925f67582dce0d875c574ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bece625e7882b3b987096407eb05b0fd2d6f8160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:28:38 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 23 23:04:46 2020 +0000
Original commit date: Fri Oct 23 23:04:46 2020 +0000
Original commit hash: a387dd6bcd59c9cf15b2a2efd6e0e4a529d36d83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f1e4bbe98e44a84a72ab2a4a0c115ffb0405f3dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:28:34 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012527849][ADL-S | DDR4 DDR5] CPGC should use global start

All CPGC usage in MRC should use global bind.
All channels and MCs should start test with single register write.
Also added SaveOutputs->CpgcGlobalStart to control this feature, enabled by default.

Hsd-es-id: 14012527849
[
Original commit date: Thu Oct 15 21:31:14 2020 +0300
Change-Id: I600e467b900349dfdd53f9bf2fe53de99339c370
Original commit hash: 075f7885e59408a6c326ab103268907c8de20df1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8b9c437e7831cb18bbed81c52a606884e7bee60c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:28:12 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 23 19:43:49 2020 +0000
Original commit date: Fri Oct 23 19:43:49 2020 +0000
Original commit hash: b549bc85174170d51ccd6f6c76bd0209aa0cfeb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d93127d3d8131949b49ac3202defb8eff199dfe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:28:07 2020 -0800 
-------------------------------------------------------------------------------- 
[SGx]: Remove Non-POR SGx feature from ClientOneSiliconPkg

This is the 2nd part of the changes to remove all SGx from Client BIOS.

Hsd-es-id: 14012684832
[
Original commit date: Wed Oct 14 15:15:04 2020 -0700
Change-Id: I090cd351a9892b247fec3b5641600676c814a68c
Original commit hash: c229d4819c0738071f959fc9527533b431f6feee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuSecurityPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuSgxConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPolicyCommon.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/SoftwareGuardLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/BaseSoftwareGuardLibNull/BaseSoftwareGuardLibNull.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/BaseSoftwareGuardLibNull/BaseSoftwareGuardLibNull.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: 2b1a2524314b480258910d89461113c10e6dcd12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:27:47 2020 -0800 
-------------------------------------------------------------------------------- 
Add Fischer Lake platform to ServerGen2\Intel repo

FischerLake (FSL) is an EGS derivative platform.  Intent is to leverage another platform's code, and keep platform syncs to only the platform package folders.
FSL specific features, which should be few, can be wrapped in appropriately named PCDs. The easiest way to support this build method is to use the -s SUB_TARGET
parameter. FSL FSP should be the same as EGS, so the EGS FSP DSC needed a PCD check to set a PCD to TRUE.  This is done by checking $(SUB_TARGET) == "FSL".

Hsd-es-id: 22011568802
Original commit date: Tue Oct 20 22:29:40 2020 -0700
Change-Id: I86e22683f09cf2e61b9340225a16960150f98e59
Original commit hash: fd4f12eefbc32787c18d5125f4bd14a5c2efbe0a

-------------------------------------------------------------------------------- 
[Changed Files]
FischerLakeRpPkg/.gitignore
FischerLakeRpPkg/BuildConfig.ini
FischerLakeRpPkg/FDBinPkgRP.fdf
FischerLakeRpPkg/Include/Fdf/BinaryDefines.fdf
FischerLakeRpPkg/Include/Fdf/BinaryFd.fdf
FischerLakeRpPkg/Include/Fdf/BinaryFv.fdf
FischerLakeRpPkg/Include/Fdf/FvOpRomPath.dsc
FischerLakeRpPkg/Include/Fdf/FvOpUcodePath.dsc
FischerLakeRpPkg/Include/Fdf/FvRawDefPath.dsc
FischerLakeRpPkg/Include/Library/PlatformMFGModeLib.h
FischerLakeRpPkg/Include/OemSmbios.h
FischerLakeRpPkg/Include/Protocol/UbaMakerProtocol.h
FischerLakeRpPkg/NvsGen.py
FischerLakeRpPkg/PlatformBIOSBuild.py
FischerLakeRpPkg/PlatformPkg.dec
FischerLakeRpPkg/PlatformPkg.dsc
FischerLakeRpPkg/PlatformPkg.fdf
FischerLakeRpPkg/PlatformPkgConfig.dsc
FischerLakeRpPkg/PlatformPkgEbg.dsc
FischerLakeRpPkg/Tool/BoardInfo/IioCxlRbIou.asi
FischerLakeRpPkg/Tool/BoardInfo/IioGpe.asi
FischerLakeRpPkg/Tool/BoardInfo/IioPrt.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDino.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoMethod.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoResource.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDmi.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDmiAsPcie.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbIou.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbPorts.asi
FischerLakeRpPkg/Tool/BoardInfo/IioStacks.asi
FischerLakeRpPkg/Tool/BoardInfo/PlatformPciTree_EPRP.asi
FischerLakeRpPkg/Tool/BoardInfo/PlatformUncore.asi
FischerLakeRpPkg/Tool/GenBiosId/BiosId.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdD.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdH.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdR.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdS.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdD.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdH.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdR.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdS.env
FischerLakeRpPkg/Uba/UbaDxe.dsc
FischerLakeRpPkg/Uba/UbaDxe.fdf
FischerLakeRpPkg/Uba/UbaPei.dsc
FischerLakeRpPkg/Uba/UbaPei.fdf
FischerLakeRpPkg/projectMap

================================================================================ 
Commit: b9f1bddccf3574f331855e03137186fe894f0896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:27:11 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Adding lockdown policy option to not set EISS

Adding option to LockDownConfig to disable setting EISS bit when setting
lock bits in both SPI and eSPI. This is requested for PFR region update.

Hsd-es-id: 18013456106
[
Original commit date: Tue Oct 20 12:14:26 2020 +0200
Change-Id: I7b4277e48f1c6fe375724e437705717dd90850bb
Original commit hash: 170cc623b55138120022df93f712625cdbe1f0ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/EspiAccessPrivateLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/EspiAccessPrivateLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/SpiAccessPrivateLib.h
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/SpiAccessPrivateLib.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LockDownConfig.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: 3bf7570a6530f17d51d3f50b203fc0ca6faa037f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:27:01 2020 -0800 
-------------------------------------------------------------------------------- 
C1S,ServerSiliconPkg: Cleanup remaining support for CDF and LBG.

The Gen2 branch is not supporting CDF PCH nor LBG.
Thus constructions like:
 - !if $(PCHTARGET) == "LBG"
 - !elseif $(PCHTARGET) == "CDF"
 - PCHTARGET_CHOICE = EBG;LBG
 - CDF_SC_FLAG=1
 - IsCdfPch()
was removed.
While EBG has 16 rootports the Gpe.asi was corrected.

Hsd-es-id: 1507805215
[
Original commit date: Tue Oct 6 19:10:52 2020 +0200
Change-Id: I98a5383346ed51d0597be400854720c2ac802b4d
Original commit hash: b886ee362556df46d14726b5f691f939a5c6ec25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 6abbf6381553ed548db291db14dc2c0619c4e5b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:26:56 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 23 06:19:17 2020 -0700
Change-Id: Ic8ca15d5f28a09eb2c5c1d1df09abe1b9a774363
Original commit hash: fdf87da9c4228cfcc4eeafe22607941acc98a0ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 26670b5dc59cb655c1ed7bdf10e3f4f79016fb63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:26:51 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Setting the SATA LED to B14 for PCH P.

Sata LED GPIO pin is updated to B14

Hsd-es-id: 16011484365
[
Original commit date: Tue Oct 20 17:26:30 2020 +0530
Change-Id: I62f6680431f9ae07d52a5fd0c6a8e11118ebed7d
Original commit hash: ed3765b94f93daaa19b7a17b9b62f062b42abed9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 9596952283bd964211e14f134d85022d930621e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:26:42 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Added gpio changes from Rev 0p81

Changes
1.Added gpios for Camera.

Hsd-es-id: 16011994471
[
Original commit date: Tue Oct 20 11:32:53 2020 +0530
Change-Id: Ibe63c3c0605ff59aaa2974c58dc80b12c8dcd382
Original commit hash: ae152d8c1629e63999b6dee1573411fb065e8028

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 176e3b54207e00e27d1669295700757c10a60ffc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:26:33 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Board rework option  for RVP

Changes
1.Adding rework setup opton.
2.Adding board rework check in RTD3 for inclusion of devices in
 rework scenerio.

Hsd-es-id: 16011815928,16011815891
[
Original commit date: Wed Oct 21 08:25:17 2020 +0530
Change-Id: I4e4acaeb028df1801fc306102e7761ee4e56d92e
Original commit hash: d082b2f84f542d714cfc1ba9de41509ac8ad063f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: a4b0a83920ac97010a4271b274dfb24241e89089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:26:27 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Fixing KW issue

1.#8010: Pointer 'CodecListEntry' returned from call to function
'AllocatePool' at line 593 may be NULL and will be dereferenced at line 595.

2.#8328: Pointer 'GetNhltOedConfig(NhltTable, NhltTable->Header.Length)' returned from call to function 'GetNhltOedConfig' at line 431 may be NULL and
will be dereferenced at line 431.

Hsd-es-id: 16011991611
[
Original commit date: Wed Oct 21 10:24:16 2020 +0530
Change-Id: Ie216865c0504ef1aa4f5faac0bba15a7021d424c
Original commit hash: a0ec4db4724b8ce7014e83a6de75e7789133ef03

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.c
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: 284f1b19e0d422ab230c045a20bebd8b3d0b53f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:26:11 2020 -0800 
-------------------------------------------------------------------------------- 
Passing BIOS debug settings as the Debug token payload - take #3

Issue: Get Debug Token command is now supported on CSME FW side. BIOS can enable it.
Resolution: Enable Get Debug Token command.
Impacted: All C1S projects.

Hsd-es-id: 14011509221

Original commit date: Wed Oct 21 12:59:37 2020 +0800
Change-Id: I1287f717cbee8f47f3ed163e7b426a298f643ebf
Original commit hash: 9497393ddd523bc860070f7a18ae7a14e5d8876b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 9b6226c3bebe050f07808bb04286378ce2f13d9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:25:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Update the ADLP PatchTable to satisfy the RVP GpioPad mapping.

- Updated the code to use the Patchtable from AlderLakePBoards folder.
- For GPP_B15: Enabled ISH_GP_7.
- For GPP_F11/F12/F13/F16: Enabled PchSerialIoSpi[SERIAL_IO_SPI1]
- For GPP_H8/H9: Disabled I2C4
- Support Touchpad and TouchPanel-2 from same I2C0 controller.

Hsd-es-id: 16012007324
[
Original commit date: Tue Oct 20 13:21:22 2020 +0530
Change-Id: I57426e1020103d3624bbd80a7b0a1021aed0c393
Original commit hash: 8bd4efeee7387121ddbec91ce82802cd425fc379

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: f5c29bd997e8e101e5cd558b28411b0adb351c22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:25:22 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 23 05:13:58 2020 +0000
Original commit date: Fri Oct 23 05:13:58 2020 +0000
Original commit hash: b6ca4ee4c686562de3d1ac80d089ec411afdc1bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f35cfab8b9b582af73818144ec0dad3ea6e3665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:25:15 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1308073566][ADL MRC][DDR5] Cpgc error status bug

Issue:
 RunIOTest reports DDR5 ch0 error even when per-byte status is all pass on this channel.

Root cause:
 Channel 0 instance of MCx_CHx_CPGC_ERR_TEST_ERR_STAT reports the aggregate status of all channels.
 Hence it will report error in ERROR_STATUS[15:8] on ch0 whenever ch1 has errors.

Solution:
 Use proper mask when reading MCx_CHx_CPGC_ERR_TEST_ERR_STAT.ERROR_STATUS in DDR5 / LP4 / LP5

Hsd-es-id: 1308073566
[
Original commit date: Thu Oct 22 18:25:15 2020 -0700
Change-Id: I039172c304c7cfe12ad978d7f0352a483336d76e
Original commit hash: a9dff5b0192fcb773678c59c22c82fa6497c057a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4c247d3661bc75b1d510a2bb0f53d8e8e90271e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:25:08 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/UpdList: Update UPD list for coreboot

Add 'GpioOverride' FSP-M UPD for coreboot build.

Note: This UPD is already in TGL open source.

Impact Platforms: ADL
Hsd-es-id: N/A

Original commit date: Thu Oct 22 16:31:08 2020 +0530
Change-Id: I68573515ecfd09b59369b3b3c0e17015b2b82509
Original commit hash: 92afb91cf5797b67adf4ee196131a09e9a59aceb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 57bd5029c841e6432f793f6e3405cb9a3f538cc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:24:02 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc:  THC fails to work due MISO pad inversion set

- Added Inversion disabling flow duiring THC IO Pads configuration

[
Hsd-es-id: 14012799545
Original commit date: Thu Oct 22 11:22:55 2020 -0700
Change-Id: I05459a612e63f8703c415d80eec1b69b464152be
Original commit hash: 4aca78302b0d286627acb962d5bf58ac9d6f4210

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 992713ffb95c6fb7949a45eacd3612ae5a9e5a17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:22:57 2020 -0800 
-------------------------------------------------------------------------------- 
PeiPchInitLib: Enabling ModPHY core power gating for unassigned lanes

Request is for BIOS to read the FIA LOS registers to determine which lanes are unassigned and set their reg_enable_pwr_gating to 1

Hsd-es-id: 14012217025
[
Original commit date: Thu Sep 24 13:50:03 2020 +0530
Change-Id: I7404878dd81a5f56c65df50c9f1ff6dc838bcb40
Original commit hash: 52872091d278fc63e48901721c9286c021709d0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf

================================================================================ 
Commit: fa7bce5f457114d55201791dd3f3eed9f41286a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:22:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 22 08:04:43 2020 -0700
Change-Id: I2e6187ad769a5277cde4b065b5aa10b1389a7493
Original commit hash: 567f288fe5920405f3e5442d6ad18fdc321ec080

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d297dad5711cba512037b417c02e541bc13d6ebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:22:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1434_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 22 08:02:24 2020 -0700
Change-Id: Id65e43a4eb3692ba0c0fe30a4a8cbb3249757e1e
Original commit hash: 6f3a8b3bbbe5c467ca6d5b953b3e3632c7aaf616

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07317f94d13822f3f0daa44008bb08db5667b631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:22:11 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] Change the default setting of DebugPrintErrorLevelLib."

This reverts commit 4e2e91f4e7e8c617729ee86c979c1755ae14ae76.

Hsd-es-id: 1508458681
Original commit date: Thu Oct 22 00:08:10 2020 -0700
Change-Id: I7df452dd2b35011c5594c4066c9962f2f82d00c1
Original commit hash: 8f7c39671f506f7347bf0d708fee45f2d4976a76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformPeiLib.dsc

================================================================================ 
Commit: df2d851f5976f0896227d07ec8a52c9c4a69deec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:21:57 2020 -0800 
-------------------------------------------------------------------------------- 
Capsule update: Set bootstate to true to indicate the first boot after capsule update.

This is missed in monolithic update, add it back

Hsd-es-id: 1508448882
[
Original commit date: Mon Oct 19 10:34:02 2020 +0800
Change-Id: I3eff94cadba4df06692992e5688b7e1e678ade6f
Original commit hash: d3688658155dcf7d4b60ada64eadc8f849cd6ad6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf

================================================================================ 
Commit: f3a5a044511b88764ffb28a0745c9155e91a529c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:21:52 2020 -0800 
-------------------------------------------------------------------------------- 
Chasm falls: add topswap control in ucode update to support seamless recovery

Hsd-es-id: 16011960286
[
Original commit date: Tue Oct 20 13:40:59 2020 +0800
Change-Id: I01c14c326a8f5a9c0e115d89e51591164f48a73a
Original commit hash: bc30f7e0c1698f24d40f94438b0f9d362da9acf6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.h

================================================================================ 
Commit: 1b8c8d20227adfa366d802e50537b03fa06d53e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:21:47 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S][ADL][MTL]Lean SMM POC:Remove DigitalThermalSensor SMI handlers or refactor not to use SMI

Hsd-es-id: 22010434906
Original commit date: Mon Oct 12 15:34:23 2020 +0800
Change-Id: I676ff3744870ef62743cd09ccb58550076dac6e1
Original commit hash: ef20e905371b9efcbb245d86ea0ec36a670aeb12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeOpenBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc

================================================================================ 
Commit: 3d45199fb8437e2d339f33e9c1ad4fbfc4401543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:21:31 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL] PS dynamic cutoff values configuration through BIOS

Add setup option to enable/disable PS Dynamic Cutoff
Modify MailboxWrite input value

Hsd-es-id: 22011260878
Original commit date: Thu Oct 22 10:36:14 2020 +0800
Change-Id: Ibcc656873a0fe80d0937e48cdf6322a1f3db33ab
Original commit hash: 9256756376e319540da33be228cb485820ecf4a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 0336e1d3681eab25c66db0889030776978a56009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:21:14 2020 -0800 
-------------------------------------------------------------------------------- 
PEP Constraint Refactoring.

Add PCH PCIE GFX card and WWAN support to Generic PEP Constraint update ACPI method.

Hsd-es-id: NA
[
Original commit date: Tue Sep 29 18:28:18 2020 +0530
Change-Id: I605f9b97fdfcb5c05f21a4664925da45757389cd
Original commit hash: 2ac30885d20111d6146e15f881c4fcb7b5b633d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/PepCpuPcieEp.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/PepPchPcieEp.asl

================================================================================ 
Commit: 874f90fb36675a11feb5c4745f4d84c7447f2a9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:21:10 2020 -0800 
-------------------------------------------------------------------------------- 
RPE:[ADL] Additional checks to make sure TPM Clear executes correctly

Added code to clear TPM without changing Platform Hierarchy.
Also added code to handle TPM clear in case TCG2 protocol is installed
later in DXE phase after RPE driver execution.

Hsd-es-id: 16011963033
[
Original commit date: Mon Oct 19 18:14:12 2020 +0530
Change-Id: I92c0a19d961973949548a2abcbd19fd5cf0703c3
Original commit hash: 9c2d5c297cb3fb6477e272c9a184427bae5af0e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: 643aec75cf923bbe6542022d576f6e482cf3e996 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:20:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Update CVF GPIO's.

Update CVF GPIO's for ADL-M.

Hsd-es-id: 16011532501
[
Original commit date: Wed Oct 21 14:37:02 2020 +0530
Change-Id: Ifbc2873e1621fadb474a3a31d24ee1c5a957aeaf
Original commit hash: 35d3daed0a143af91b3613fb8d81540552c0f6ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPostMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 80e016b8e2da7c816d2aa50b60a8d4458bee0d44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:20:24 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: PcdMouseEnable unexpectedly got changed (Disable -> Enable) during min-platform refactoring

Setting PcdMouseEnable to FALSE since UEFI does not support PS2 Mouse.

Impacted: All ADL platforms.

Hsd-es-id: 1508389150
Original commit date: Fri Oct 16 14:48:04 2020 +0800
Change-Id: I6cec0cf6b742418b4358e593ec9c31083b8c923e
Original commit hash: 91d9d9227e1d8aeadd1e74fd8935e5d582a04836

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 67d1e1cd3e365d5ab61ad90b50da9a42830c7103 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:20:14 2020 -0800 
-------------------------------------------------------------------------------- 
Capsule update: correct the flash region type for Me update

Hsd-es-id: 22011398132
[
Original commit date: Mon Oct 19 11:20:00 2020 +0800
Change-Id: I8b197b930712fd1507076f9a5ab1607fd42f14e9
Original commit hash: 74ba6af890a69ffb2763df1b1ebfae42837910ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c

================================================================================ 
Commit: 45e0a278a1ca10487a0c8f1e32a2e3e5741a4387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:19:03 2020 -0800 
-------------------------------------------------------------------------------- 
[SGx]: Remove Non-POR SGx feature from ADL Platform Pkgs

This is part 1 of the changes to remove all SGx from Client BIOS.

Hsd-es-id: 14012674322
[
Original commit date: Thu Oct 8 13:35:41 2020 -0700
Change-Id: I1f9f9ad74c305302c1028dd5146a88e952a80846
Original commit hash: b157c736117ee13a2ed62a16bf617f30c82d1282

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: e578deeb2b2c9cab48870d9411b054aff8086b58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:18:21 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP]:BIOS support for new Device PMAX

Ported the changes from ICL platform

Hsd-es-id: 16011589724
[
Original commit date: Thu Oct 15 08:49:47 2020 +0530
Change-Id: I88e26ce534b1c611fab01972636169dc15462150
Original commit hash: bfd00d7a31687d6b847a80464751b2bcc8137f04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PmaxDev.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 2a84f66b8f1497ea63b4a2fd974866f142e3e5a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:18:04 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLake/CapsuleUpdate: Fix Microcode update failure issue

Add the missing type value for FLASH_ACCESS_REQUEST structure.

Hsd-es-id: 16011960245
Original commit date: Mon Oct 19 10:28:54 2020 +0800
Change-Id: I655e31406f5dd447f2ee8f00f28a54af8c731ac0
Original commit hash: 5edc60c762d6f857da7f372c470f015d9964b9ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c

================================================================================ 
Commit: 6ba694832a0f951720a292fbe35a0bf95120cb3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:17:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][SCT] Test item "DriverModelTest\AdapterInformationProtocolTest" fail

  Correct the return value to meet the UEFI spec 2.8.

Hsd-es-id: 1508356104
[
Original commit date: Thu Sep 17 15:11:59 2020 +0800
Change-Id: I36a38c007716721c1059f7fdaa2d65e069d7dff3
Original commit hash: 37d3e6ad8085424ca3f7c38a5d9651fcf667cf3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.c
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c

================================================================================ 
Commit: 8e9e40dd62bf7540bb22df8bb5d995e2f55c39a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:17:46 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables: Fix typographical error in FAN Participant files

Fix typographical error in FAN Participant files.

Hsd-es-id: 1508440725
[
Original commit date: Wed Oct 21 15:12:35 2020 +0800
Change-Id: I3a7c4a32c56db0035dae4b6f639b2851a39cd656
Original commit hash: be0bed00f4e2d0c28fa0e2dd88e5c303d6db97b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl

================================================================================ 
Commit: 8c4fe163221fe818c2f1fca205b6c0c767271b46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:17:17 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 21 07:09:46 2020 +0000
Original commit date: Wed Oct 21 07:09:46 2020 +0000
Original commit hash: 7197f7418b24642597cb69749eb60ac1191073ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 80aca8e8b823110d455bc92d2f1c294ef0cf248e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:17:14 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22010445519][ADL-S | DDR5] Late Command Training

Enable Late Command Training for DDR5
1. Enable the MrcLateCommandTraining for DDR5.
2. Add DDR5 check in ShiftPIforCmdTraining
3. Add DDR5 CA Victim-bit rotation for CADB tests.
4. CmdTimingCentering: use wider binary search range when in CMD 2N mode

Additional Changes:
- Add DDR5 2DPC ODT table in SelectTable_DDR5()
- Use MAX_RANK_IN_CHANNEL in MrcSetMrShadows, for 2DPC support

[
Hsd-es-id: 22010445519
Original commit date: Wed Oct 14 14:13:08 2020 -0700
Change-Id: Ib8463dd30f8028a1ef83156e1d6595edb6ec10cf
Original commit hash: 2ca5b45c11a9e6842c98d2b80512f93ed7f49c01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ec7dd3822c0249605325d6648fa53d51761a0b71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:16:54 2020 -0800 
-------------------------------------------------------------------------------- 
with CLkREQ disabled, BIOS is not programming DLSULPPGE and DLSULDLSD

Hsd-es-id: 14012740773

Original commit date: Fri Oct 16 16:57:05 2020 +0530
Change-Id: I284a2826cd361dcbbe885dafb285f743a0e47cf2
Original commit hash: 5c567fda359da37181fbafc98b1f81f8668a062f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c

================================================================================ 
Commit: cda0f00f8d6c2181d774b3eb53805d4df718e1bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:16:44 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/UpdList: Update UPD list for coreboot

Add 'TmeEnable' FSP-M UPD for coreboot build.

Note: This UPD is already in IceFspBinPkg open source.

Impact Platforms: ADL
Hsd-es-id: N/A

Original commit date: Mon Oct 12 17:00:54 2020 +0530
Change-Id: I74b980ba0c7b418d4c2b29a6653c64deff75972e
Original commit hash: 8214a9ca44bc40e7e6da831f312b3b9e877cc4ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: d711ce1e05ae1254105e167771c31e02da78a06f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:16:35 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/VTd: Mitigation to unblock internal validation when use 3rd party IOMMU un-compliant devices

Update the exeption list for ADL-M.
The exception list should be dependency on SKU TYPE

Hsd-es-id: 22010590616
[
Original commit date: Fri Sep 11 10:56:29 2020 +0800
Change-Id: I2f44ca57ad2ec0e43cde8211708e0b3131d61cc8
Original commit hash: 30c3dfe132705883fd967cdbdaf07308254d4d01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf

================================================================================ 
Commit: 76b4d5270841a5b23f87f7892bda3027c6bcd112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:16:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][VP_platform]SUT boot fail with BSOD on Daily BIOS v1431_00_524

Set Storage d3cold/d3hot settings as D3Cold as default

Hsd-es-id: 1508454375
[
Original commit date: Tue Oct 20 10:32:42 2020 -0700
Change-Id: I1025ddf020bf48503e735d32d8d07574278762b6
Original commit hash: ad758e3a852d05c6c1da81d4fbf0687bdf1eaf3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 2f90a5f8f3516b25df6a1966cabc64b318e9e4f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:16:02 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 20 18:55:57 2020 +0000
Original commit date: Tue Oct 20 18:55:57 2020 +0000
Original commit hash: 7476ed2b11313ee4643043a77d1abf6372f6d517

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90d9628086aca876b6b76f5eb2dc48224720d3a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:15:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Oct 20 11:38:03 2020 -0700
Change-Id: I256cbdee23e99b4d8b14f64df5f5b038507f3bb5
Original commit hash: a409310a4701be72135e8952a59f294d157e0326

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: da81839b0bfa0372a3cdb98f406fccd866c54409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:15:46 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012760658][ADL-S][DDR5][TxDqDelay out of range warnings during WRTC]

Issue:
 MRC issues "out of range warning" for TxDqDelay during EWRTC2D / WRTC on DDR5 in asymmetrical config.

Root cause:
 ChangeMargin with WrTDdr5 param was accessing all ranks instead of populated ranks only.
 Starting from B0, TxDqsDelay reset value is MAX, hence sweeping unpopulated ranks leads to out of range warning.

Solution:
 Add a populated rank check inside ChangeMargin.

Additional changes;
 - cleaned up unused code: MrcOffsetCorrectionPre and MrcDdr4DeviceMap

Hsd-es-id: 14012760658
[
Original commit date: Mon Oct 19 20:51:45 2020 -0700
Change-Id: I6245144a62015db90c87ca6c30f2e11b57aa616a
Original commit hash: 4a565bce8f14f6f794b7651c9e1f0d4c9302143b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: bd726bb2f5482ce95aba19efeb4a09660399cecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:15:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][VP_platform]SUT boot fail with BSOD on Daily BIOS v1431_00_524

1. Fixed parsing precedence while checking for the presence of storage d3cold/d3hot setup menu.
2. Set Storage d3cold/d3hot settings as D3hot

Hsd-es-id: 1508454375
[
Original commit date: Tue Oct 20 03:43:33 2020 -0700
Change-Id: I8ab8b55af0b440b5eba0aefeccf1f2bb93c40703
Original commit hash: 86b227d26da3b4ca267b826d89c951afb93038cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieStorage.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieStorage.asl

================================================================================ 
Commit: a3873bd89b49e409b45c6bc9a1049bad8617c7b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:11:13 2020 -0800 
-------------------------------------------------------------------------------- 
<ClientOneSiliconPkg:PcieRp>PCIE Port 8x redirection settings not set correctly by BIOS

We were skipping the programming for Port80 redirection because of wrong check in the condition, fixed the off by one error.
Corrected RevId UINT8 comparison with 0xFFFF

Hsd-es-id: 1508258968
[
Original commit date: Thu Oct 1 16:24:56 2020 +0530
Change-Id: I00272b2cb612a51dee1c655937aadd55e453f038
Original commit hash: 4b8e15086e817f3ac1d057a1daebeebb9e09a8bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 5e0d164ff0c7d6bac4d5fb4ea9ac523e41f03ddd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:11:06 2020 -0800 
-------------------------------------------------------------------------------- 
VT-d: DMAR.HAW must be updated dynamically

Issue:
DMAR.HAW should be reported as 46 bits in case of enabled MKTME, in case of
disabled MKTME it should be 39 bits.

Changes:
1. The value of HAW for EDK2 VT-d info PPI is set dynamically basing on state
   of MTKME.
2. The value DMAR.HAW is set dynamically based on the MTKME state.

Impacted platforms:
ADL

Hsd-es-id: 16011933368
[
Original commit date: Mon Sep 28 14:02:25 2020 +0200
Change-Id: Ib71c63dbe8413f3008fc4bb00e4a0a3f50f2e0c8
Original commit hash: 47b38b1f75279e6c6a39dcb36dee70d5ca6fa0bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.inf

================================================================================ 
Commit: 8af614bb4ca17d0d0062c5bd6d43bd1e81bae902 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:10:39 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Gop Configuration
    - Display Configuration for ADL-P

Hsd-es-id: 16011950656
[
Original commit date: Thu Oct 15 14:26:15 2020 +0530
Change-Id: Ic33257f638ff652f7392e3fa9320ea666973f1c2
Original commit hash: 8eeeb6d0e979238236dba61ca851dbbe7cf5184c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: b7e16967b0982caf63103352943f288b038ecd44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:10:18 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Adding MTL support in XHCI init

Added support for MTL in Usb controller initialization.
Moved IP version detection to FRU layer.
Removed dependency on PchInfoLib.
As a futureproofing added UsbHandle as a param to all callbacks.

Hsd-es-id: 18012731088

[
Original commit date: Tue Aug 11 10:58:00 2020 +0200
Change-Id: Id090a0475efb13e7a0d855227ee6fe5570ee43c0
Original commit hash: cd0d8f9c58aefebc463897ef0bf97e6f38052b57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PeiUsbFruLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer4.inf
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 6b105a9262eb9223d18dd4758f4d82ea4e3bcee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:10:09 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S+ADP -S] [BIOS] : Fix ProcessorTraceMemLength do not match with RTIT_TOPA_MEMORY_SIZE

MSR value of 560 is not getting changed when processor trace memory allocation is varied between 4Kb and 128MB
RTIT_TOPA_MEMORY_SIZE is from 0 to 15 to indicate 4Kb and 128MB.
but ProcessorTraceMemLength is used 0x1000 * threadscount to indicate 4Kb.

This patch is to revert algorithm "MemRegionSize = (UINT32) (1 << (RequestedMemSize + 12));"
in PeiProcessorTraceMemoryAllocationLib.c

Hsd-es-id: 16011841573
[
Original commit date: Tue Oct 13 11:12:14 2020 +0800
Change-Id: Ib28ed4b26c7a1c91828d1391729e64c32426ef4b
Original commit hash: 3c49867ea31e3af4cf68f7f5673d53ede61f58d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 18ce4734c3a2198845ed6743ab5f0e2f1736d9bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:10:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Change the default setting of DebugPrintErrorLevelLib.

Set DebugPrintErrorLevelLib to PeiDxeSmmDebugPrintErrorLevelLib for
common.
Set DebugPrintErrorLevelLib to BaseDebugPrintErrorLevelLib for
PEI_CORE in FSP API mode and SEC.

This patch support set the DebugErrorLevel in the BIOS Debug Configuration.

Hsd-es-id: 1508454765
Original commit date: Mon Oct 19 10:08:14 2020 +0800
Change-Id: Ib10d6792326642d652e703b9b1b4cb651dbb69db
Original commit hash: 4e2e91f4e7e8c617729ee86c979c1755ae14ae76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformPeiLib.dsc

================================================================================ 
Commit: e4d2272ef65f5680476338c3af4e6b2ed197363b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:09:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1432_00

Hsd-es-id: no sighting
Original commit date: Tue Oct 20 01:04:33 2020 -0700
Change-Id: If4dc3825f5cc7cbbd0d5b883593f8803877485fb
Original commit hash: ae07e9b031658a57132e2dfae80ff63573fc6708

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd58d0aac4d1aecb373bc762a308096eeb5c08bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:08:50 2020 -0800 
-------------------------------------------------------------------------------- 
PMR must be cleared in post-mem for pre-boot DMA protection disabled

Changes:
1. Added check before programming VTdBar whether it's already enabled.
2. Moved ClearDmaProtectionSetByBootGuard to post-mem.
3. SA RC checks if PreBootDmaMask is enabled, before clearing PMR.

Impacted platforms: ADL

Hsd-es-id: 22011077091
[
Original commit date: Thu Oct 15 08:28:58 2020 +0200
Change-Id: I368490271592e5f243e7d9563eb99bd263bef5cb
Original commit hash: d87077fa3a72d105d79ccc776946299cbe042b25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/PeiVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 7b3ec99086f828c2397411fe71b4474e40d11482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:07:40 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Removed MEBX_DATA_HOB"

This reverts commit bdb170702dbe795c28621ab43325c0cfb205a92e.
which cause ME15 1st boot hang after flash IFWI

Hsd-es-id: 18013136850

Original commit date: Mon Oct 19 20:32:52 2020 -0700
Change-Id: I6293d27d2301cfa37c5d70c923e9ab1d3b74b28f
Original commit hash: 995457ff012f2b1240e4418b49b46f4f534892b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.h
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/ActiveManagement.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf

================================================================================ 
Commit: 275f069bbab9b27676cd82fab29369a0d387873b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:06:50 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] - Change CPU Fan to 100% until HW thermal issue root caused and fixed

Add test option "CPU Fan Control"
  - 0:   Fan control by OS/BIOS/DTT
  - 75:  Fan is always running in 75% speed
  - 100: Fan is always running in full speed

Hsd-es-id: 1308082472
Original commit date: Tue Oct 20 02:33:04 2020 +0800
Change-Id: I8a90b2ebe10cb0d8e31b283e6801b65a1cb5cfe5
Original commit hash: 7a85a6ff49068c7c1fbd45f725598751f9ccd8d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.h

================================================================================ 
Commit: 26c6cfa00758c227a573baa77bc8624d07708cdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:06:41 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Storage D3 hot BIOS support

Added D3hot Support for storage devices for both VMD and non VMD cases.

Hsd-es-id: 22011506018
[
Original commit date: Wed Oct 14 20:50:39 2020 -0700
Change-Id: I24982d6cfbf97d1e2c584cfc83bddb8ef590aaeb
Original commit hash: ef9b051c85402e3a38293151f49ef2e976def8b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieStorage.asl
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieStorage.asl

================================================================================ 
Commit: e51b2b03be2a5f56e372343c2573be902911664e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:06:36 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 19 20:33:14 2020 +0000
Original commit date: Mon Oct 19 20:33:14 2020 +0000
Original commit hash: 6b0075bbb0b0de15c7a4238b3b46522ccbac0f33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 277bea3590600fba9c14166a1596a59e797b22b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:06:32 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012745755][ADL-S | DDR5] [Enable VSSHI Global Bypass mode]

Enable Global VSSHI bypass mode on DDR5 for A0/B0 steppings, per DE recipe.

Hsd-es-id: 14012745755
[
Original commit date: Sat Oct 17 14:30:13 2020 -0700
Change-Id: Ic1eac17953b57a96a31acf69cc855b4f5ec638d1
Original commit hash: 939c3a0dca0cb39473c358c71bfad708b8c153c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d6eef9daea0aa59702d4b8641bfc87f09b23fe9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:06:25 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Update VTIO SDEV table to ACPI v6.3

Update VTIO SDEV table to ACPI v6.3

Hsd-es-id: 16011783250
[
Original commit date: Tue Oct 13 17:52:57 2020 -0700
Change-Id: I0948821f8f6116dd62fcba1998fac264fda1af73
Original commit hash: 77efc1c57e150a451ca3fe4ef4969a9afc84b2ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h

================================================================================ 
Commit: b0394feda8362cef7423d73b42d8357ff7fef62f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:06:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\Uart\: Missuse of DXE_RUNTIME in SerialIOUartLib

- Added constrains in LIBRARY_CLASS
- Added new DxeRuntime Lib for Serial IO Uart

[
Hsd-es-id: 22010858531
Original commit date: Wed Aug 19 12:00:20 2020 -0700
Change-Id: I0684dc93f4d6f5b9ad8fcf31342d94ba57ad0196
Original commit hash: 7cfa813e17580fcd83be5a83fa278b05ba834bc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/PlatformPkg.dsc
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf

================================================================================ 
Commit: e04d199c265c94a73a42fe94a2f5a1258e6573ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:06:11 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Gpio: PECI GPIO (pad_cfg_dw1_peci.iosstate) io_standby state is programmed incorrectly

[
Hsd-es-id: 22011185410
Original commit date: Thu Oct 15 10:31:10 2020 -0700
Change-Id: I4de87e918818ad40b9622b4ba417b041e2eef9e5
Original commit hash: a1be08efb7fd422baea6e2eaa618a0dbd835db6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c

================================================================================ 
Commit: cb077cbed79f566567529f4e36c8097508cdde58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:06:08 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver:  Incorrect parameter passed to Microsecond delay in ThcLibPrivate.c

- Fixed timer value by creating new delay macro for THC usage only

[
Hsd-es-id: 22011302978
Original commit date: Fri Oct 16 15:12:59 2020 -0700
Change-Id: Ia8073dc9e52ec598997f9f59bd4f9230765520cd
Original commit hash: ad3d0e2d4389794f3618d643af1ced4f4ac21e5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 15a12603222bc8ad54118899a9184750feb26067 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:05:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Oct 19 08:50:06 2020 -0700
Change-Id: Idfbffcb91b8a39ae0702e487a483413ad2ea87e0
Original commit hash: fd403697c4b77ec0ae6d2ba2c908987ca06738de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b9737162bb155c44741c2e1cd3069e57b3991964 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:05:20 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg : Changed SATA DEVSLP Port 1 GPIO

Changes : As a part of [ADP-S][GPIO] Update SATA Pin Mux

Hsd-es-id: 16011484365
Original commit date: Wed Oct 14 15:19:33 2020 +0530
Change-Id: I244c6bb091a74e6c02460ab05678b0f07ced445a
Original commit hash: c92ad4a38e0110c56c08ea61960d235cb7a2e3ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: ba0fcf16e2db0477a58298625453919fc7dc7ff4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:05:17 2020 -0800 
-------------------------------------------------------------------------------- 
Removed MEBX_DATA_HOB

Affected platforms: ADL, MTL, EGS, FHF
Changes:
1. Removed MEBX_DATA_HOB structure.
2. Removed all usages of gAmtMebxDataGuid.
3. Removed ActiveManagementLib as no more used.
4. Removed ManageabilityMode, RemoteAssistance and AmtKvmEnabled fields from
   AMT_PEI_CONFIG and their usage from code.
5. Made some minor changes.

Hsd-es-id: 18013136850

[
Original commit date: Fri Sep 25 14:11:57 2020 +0200
Change-Id: I7d47a199eeb12a1d2f41e3e63e6f878fa6082b60
Original commit hash: bdb170702dbe795c28621ab43325c0cfb205a92e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.h
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/ActiveManagement.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf

================================================================================ 
Commit: 9a14319a2293602cade1ae4d2e6915ee4bbb8a9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:05:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] TBT: Add TCSS capsule code for ADL-M and fix format for TI PD FW version

TI PD FW version fix is ported from TGL.
TI PD FW version does not have same format compared with Cypress PD FW.
Example of TI PD version is: F309.02.8D, so change the explain part to
decode TI PD fw version correctly.

Ported from Change-Id I9babcc4954a950dab3a52608ee46d0005311ad9e

Hsd-es-id: 16011824593
[
Original commit date: Mon Sep 28 01:07:48 2020 +0800
Change-Id: Ie5d30f927364aec06d6b89a946ff85e2f059fda9
Original commit hash: 10ed2caa85bc56c31fb5a0412746ce0f8cafcbe8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 67c55fe6e4aa5b643478bd967709a55e7d66f568 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:05:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1431_00

Hsd-es-id: no sighting
Original commit date: Mon Oct 19 01:30:47 2020 -0700
Change-Id: I2b126457d3eaf7ed897f5c876f941b0cbc898bd9
Original commit hash: 8e4bff5d4e44211bf01dbcd3a0aae37738e4a21d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 189c6facef7705970197d26e730ddc1e7800bd6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:05:02 2020 -0800 
-------------------------------------------------------------------------------- 
Add support of build RaptorLake-S.

1. Use 'prep rpls' for RPL-S.
2. Add FSP build target RaptorLakeS for RPL-S.
3. Build FSP binary for RPL-S in Linux using GCC:
   Intel/ClientOneSiliconPkg/Fsp/BuildFsp.sh AlderLake RaptorLakeS GCC -d32
4. Add RPLS:Restricted for RPL-S specific code.
5. Add gSiPkgTokenSpaceGuid.PcdRplsSupport for RPL-S specific code.
6. Add more log of prep about ADLP_BUILD and RPLS_BUILD and
   SI_BUILD_OPTION_PCD.
7. Tune the code of build the ROM image.

Hsd-es-id: N/A
Original commit date: Fri Sep 25 15:47:27 2020 +0800
Change-Id: I5ebd591173fef191fef48f76c896373f67832d6c
Original commit hash: 64bbdecf13eee654a62294acfb13a3f2f73007cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: ebb4517dfe77f58bee425dc18a06c7913c6614d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:04:58 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP]:Change scope of ITBT device from \_SB.PCI1 to \_SB.PC01 in code base.

Hsd-es-id: N/A

[
Original commit date: Mon Oct 19 12:10:56 2020 +0530
Change-Id: Ib2fa8d02c9aed97bfb0c79dfb7bc2ae0518f1b76
Original commit hash: abe9971d7c6b0ed9bf9917823f7834544a4fb489

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 6852b2640ef70d19b8fcf06f94963d700bdef5af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:04:55 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]:Policy default mismatch with Setup Default - SataConfig

Replace COMPARE_AND_UPDATE_POLICY macro by UPDATE_POLICY to skip policy and setup default settings check of SataConfig.

Hsd-es-id: 1508329432

Original commit date: Thu Oct 15 18:39:55 2020 +0800
Change-Id: I9cecdfbff0f31dda806e1d787c256d4197a39e6b
Original commit hash: d6f63487bc366c8658487e4d53efa068305d7241

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: b225a85ce53ddf0f235591dbcc0175f00b667db3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:04:51 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]: Policy default mismatch with Setup Default - SerialIoConfig

Replace COMPARE_AND_UPDATE_POLICY macro by UPDATE_POLICY to skip policy and setup default settings check of SerialIoConfig.

Hsd-es-id: 1508329967
Original commit date: Fri Oct 16 11:23:21 2020 +0800
Change-Id: Ib04465cb0ee31f6df7b68f032e5f7e141e607502
Original commit hash: 6058b5f19358ea055202774e74e5bf64b7139d56

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 9319855d5e747ffb172a0b231efc860c866c1795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:04:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS Aep dTBT Controller1 porting missing.
     -  GetDTbtRpDevFun checking condition to RP23, which is causing assert in BIOS for AEP TBT1 controller RP is 25.
     - Device & Fnction porting are missing in Asl which is causing ACPI_DEVICE_ERROR while booting to OS.
     - some code related to Tbt RP25 is commented out.
     - Booted fine to OS with both TbtController enabled in ADL S AEP.
Hsd-es-id: 16011912592

Original commit date: Mon Oct 12 12:02:54 2020 +0530
Change-Id: I5a2774ddac240b4fd80a0b6e819663e5dc81e747
Original commit hash: 94acdcb8f66542193f855ff99b580d5275cd5c4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 329c9e8305ec465ec51e8c3ae3c8da6886e325d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:04:37 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Gpio: [ADP-S][GPIO]: Update ISH GP Pin Mux

Changes : Updated ISH GP Pin Mux

Hsd-es-id: 16011941331
Original commit date: Wed Oct 14 13:51:56 2020 +0530
Change-Id: I92d8dafe6d9406b2d6f2b77e319a2123af9cf19e
Original commit hash: 353b42812e114e2b21075931aa7e73c3aa484962

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: c1ffea12a90cc82f2cc7a7f7767339db15f5a616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:04:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fsp: Support Clean build in Fsp build

1. Fix all files generated by BuildFsp.[cmd|sh] that missed to clean
2. Fix BuildFsp.cmd /clean don't have any functionality to clean files.
  Actual behavior:
    BuildFsp.cmd AlderLake /clean don't have any functionality to clean files.
  Expect behavior:
    BuildFsp.cmd AlderLake /clean needs to clean files that generates by BuildFsp.cmd.
3. Align Fsp*Upd.h path between BuildFsp.sh and BuildFsp.cmd
  Actual behavior:
    (a) Fsp*Upd.h generates on ClientOneSiliconPkg/Include on BuildFsp.cmd
    (b) Fsp*Upd.h generates on ClientOneSiliconPkg/Fsp/Include on BuildFsp.sh
  Expect behavior:
    We need to have align path ClientOneSiliconPkg/Fsp/Include between BuildFsp.cmd and BuildFsp.sh
4. Remove redundant function PreBuildRet() and CopyBin() on BuildFv.sh
5. Change SKU project setting from required to optional on bash.
  Actual behavior: clean behavior only works on "BuildFsp.sh AlderLake [AlderLakeS|AlderLakeP] GCC -clean"
  Expect behavior: clean behavior should work on "BuildFsp.sh AlderLake GCC -clean" (TeamCity Script use the case)
6. Default Fsp build need to copy FSP related binary from <Product>FspPkg to <Product>FspBinPkg
  Actual behavior:
    (a) It works on BuildFsp.sh AlderLake AlderLakeS GCC -d32
    (b) It doesn't work on BuildFsp.sh AlderLake AlderLakeS GCC
  Expect behavior: clean behavior should work on "BuildFsp.sh AlderLake GCC -clean" (TeamCity Script use the case)
    Both (a) and (b) need to work.
7. FspPkgPcdShare.dsc needs to have align behavior between BuildFv.cmd and BuildFv.sh.
  Actual behavior:
    (a) BuildFv.cmd will copy FspPkgPcdShare.dsc from <Product>FspPkg to <Product>FspBinPkg
    (b) BuildFv.sh won't copy FspPkgPcdShare.dsc from <Product>FspPkg to <Product>FspBinPkg
  Expect behavior:
    Both (a) and (b) need to copy FspPkgPcdShare.dsc from <Product>FspPkg to <Product>FspBinPkg.
    And FspPkgPcdShare.dsc need to add to .gitignore on <Product>FspBinPkg to prevent developer mis-commit
8. <Product>FspPkg/.gitignore shouldn't exist TigerLakeFspPkgExtConfig.dsc, and <Product>FspPkgExtConfig.dsc
have been obsoleted by --pcd, so remove it.

Windows:
  ADL-S: BuildFsp.cmd AlderLake /clean
  ADL-P: BuildFsp.cmd AlderLake /clean
  MTL:   BuildFsp.cmd MeteorLake /clean

Ubuntu:
  ADL-S: BuildFsp.sh AlderLake GCC -clean
  ADL-P: BuildFsp.sh AlderLake GCC -clean
  MTL:   BuildFsp.sh MeteorLake GCC -clean

Hsd-es-id: 1508447047
[
Original commit date: Sat Oct 17 17:56:06 2020 +0800
Change-Id: Ib1402aa8cf7cc6682670c1a6badb4cfa006cf650
Original commit hash: fca5d985921cef8234b110f521e9439ed08fe229

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/.gitignore
AlderLakeFspBinPkg/FspPkgPcdShare.dsc
AlderLakeFspPkg/.gitignore
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 341fd9ddb9b632b562aacb79b36a7a130bbe86b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:04:11 2020 -0800 
-------------------------------------------------------------------------------- 
<Product>BoardPkg: Change the default target from VS2017 to VS2019

Change VS2019 as default on ADL onward project

Hsd-es-id: 1508447061
[
Original commit date: Mon Oct 19 07:46:59 2020 +0800
Change-Id: Ic5a8b852d95599ea000d8fe52803c356b0dd92e0
Original commit hash: f2989b52dab78863bb1642fecbd85972107b80a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PrepareBaseTools.cmd
AlderLakeBoardPkg/prebuild.bat
ClientOneSiliconPkg/Fsp/BuildFsp.cmd

================================================================================ 
Commit: ea8b427135963f9a156dd03a1381c85f5aedae83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:03:56 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Correct the device path into correct type.

  1:In this case, the type should use like the change, please reference.
  UEFI spec 2.8- 10.3.5.5 (page 320)
  2:Set VendorDeviceNode.Guid to the value of the driver Signature.

Hsd-es-id: 1508365036
[
Original commit date: Tue Oct 13 10:10:16 2020 +0800
Change-Id: I8e53c20dbc0badc8f265777c84e0afb4ff489b6c
Original commit hash: 7a66ed89efe119aeecf8adab3cfb00102e9297ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/Include/TelemetryCommon.h
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.inf
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.inf

================================================================================ 
Commit: 5d878ef1a7af8e09cd72eddf4b52c3757a7bfb8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:03:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL M] Add the SA VR domain Options under VR Configuration

 Add the SA VR domain Options under VR Configuration

Hsd-es-id: 16011818306
[
Original commit date: Tue Sep 29 17:25:28 2020 +0800
Change-Id: Ib252d2c399200902b32d5879615752c8032717a7
Original commit hash: 9c061f52b83c238ca8cff4eec56f075d43862dc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OcSetupVariable.h
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 98e80a515ea96d91ea4c73d0767e02f543e18369 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:03:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Oct 18 05:42:34 2020 -0700
Change-Id: I07a69272d24c5c68c03aa00fca993ed2e07252fb
Original commit hash: acb764b1a9797c2e0c928942176d3c0b2d222c47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 147b55463d5befa82edf836140c7aff52f14d3b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 13:03:29 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1427_00

Hsd-es-id: no sighting
Original commit date: Sun Oct 18 05:39:47 2020 -0700
Change-Id: Ia884b185efe2ac293d154298e004c30c06d5279a
Original commit hash: 1a1de5ded79a6078dba3047edda289b5bd55e179

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2f4d00a058a5be3108764b4ce12c867fd149ffe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:41:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 17 05:48:26 2020 -0700
Change-Id: I76e2a22604128cc02bdd0465bf19880c3fd94214
Original commit hash: 634293de83d7cb4f882ff02987df431daec5f3bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b54a67dc4a79aeab8edd012815ab5a93bfe46d8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:40:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1426_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 17 05:45:51 2020 -0700
Change-Id: Ia744de157bf41898f42c0ae95e570d3bccd1d2fd
Original commit hash: 848bc62a4b69997906da57c9e4ff70e98e38ff1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f6dd92f0627b2325675deebec0e1c26a7fc83042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:40:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 16 22:21:15 2020 +0000
Original commit date: Fri Oct 16 22:21:15 2020 +0000
Original commit hash: 6f273db3c8a2879eff382beb32d8217eca0e70ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e9325a081bb34f65a4644cc2ccc97a203d74b360 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:40:13 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012743588][ADL-S | DDR4 DDR5][B0 updates from poweron]

MRC updates from ADL-S B0 power on:

1. Add B0 ucode patch 80000005.
2. MiniBios: change BIN size from 1MB to 2MB, due to additional ucode patch size.
3. Added DDRPHY_COMP_NEW_CR_VCCDLLCOMPDATACCC1 to save/restore array.
4. MrcForceClkAlignCalibration: poll for mdll_cmn_mdlllock and clkalign_complete_level only on populated CCC instances.
5. MrcPhyInitSeq3: poll for PmFsm.initdone_status only on populated DATA / CCC instances.
6. MrcJedecInitDdr5: Put MR3 after MR10 in JedecInitSequenceMultiCyclePDA, because MR3 is trained as PDA before MR10,
   and MRS FSM has to run non-PDA MR's before PDA MR's.
7. Read Leveling: keep RxFifoRdEnFlybyDelay = 0 (RxDqFifoRdEnRank0ChADel). This fixes read issues in Gear1.
   Use 4 tCK guardband in RxFifoRdEnTclDelay to prevent roundtrip latency being too tight.
8. Phy init:
   - program CccMdllCtl2.mdll_cmn_ldoffcodelock and DataMdllCtl2.mdll_cmn_ldoffcodelock
     using same formula as DllCompSwCapCtrl.ldoffcodelock
   - program the new maxdccsteps field in DATA_CR_DCCCTL14, CCC_CR_DCCCTL9 and DDRPHY_COMP_CR_DCCCTL4.

Hsd-es-id: 14012743588
[
Original commit date: Fri Oct 16 12:56:49 2020 -0700
Change-Id: I394333397a4da55cfe2b5db0cac29ae3629b61d4
Original commit hash: 6048c01456a31f07c9ec78fe9cb7bcb93b2c0312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6aac4c6e2de1742dc8c902e1f2bdbaa9b74060b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:40:05 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Bds: Virtual keyboard is still appearing after disabling the virtual keyboard option in bios

- Removed Pcd Check for docking station

[Internal-only]
Hsd-es-id: 16011556883

Original commit date: Thu Oct 15 11:36:34 2020 -0700
Change-Id: I971ad02ba0c6725695b9d6702aad11b53b2139c0
Original commit hash: 67e03f5fbdf62a6e5cb61e8def0137acd8998d6f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 535dbcaf2416df125d0c9819e2968f91100fc33f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:39:48 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Pch\AcpiTables\Dsdt; _STA BIT3 Update

- Update BIT3 in _STA for motherboard resources to meet ACPI specification

[internal-only]
Hsd-es-id: 14011786272

Original commit date: Thu Oct 15 10:06:29 2020 -0700
Change-Id: I2803be46442b50e8e5b31cb49fcd5a6fb238596e
Original commit hash: b570d39705b323207b376bc38f9ab6b90b2aafb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioCommunitiesAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioCommunitiesTglLp.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartHiddenController.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

================================================================================ 
Commit: 96d2609b627964e95c487404c34899578eeeb23d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:39:24 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Board S03 GPIO update

Hsd-es-id: 1508377389
[
Original commit date: Thu Oct 1 15:26:33 2020 -0700
Change-Id: I0de92447552b7549700a30571f72226e735df968
Original commit hash: 6c7f2fc886e875b1c4b47eb6859bd048788aba34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: cd67c22b884d4c86fd1f9984a245e1ddb43563b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:39:17 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Updating UEFI WiFi Core57-22 binaries

Updating UEFI WiFi binaries to Core54-21.120/1.1.8.20274.
Merged version for GfP2 + TyP

Hsd-es-id: 22011540544
[
Original commit date: Thu Oct 15 14:17:22 2020 +0530
Change-Id: I7731421c6cae42078c7ed8cd23c1911eb22b01ed
Original commit hash: aa1ad779fd502d499c85066e91580aa53db07b75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: ea052cc276e4cd20767ac36571096138ecf8570b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:39:11 2020 -0800 
-------------------------------------------------------------------------------- 
PeiPchFiaLib: FIA programming update

FIA CPTPOTO and CPTL1OTO need to be set to 1 (default value)

Hsd-es-id: 14012736532
[
Original commit date: Wed Oct 14 09:15:16 2020 -0700
Change-Id: I42f0a36d12cc1781fa47642f32c520bf3d4713cb
Original commit hash: 7512d35c15ec5bd843dec829cb085e5d8475446a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c

================================================================================ 
Commit: 5c5568b219a40a0bae4f210c77bf24e15f5985a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:39:05 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PMC hung waiting for SB Completion while running S0ix and WR cycling

BWG from r1p3 onwards do not mention programming of CPG Exit Link Clock Wake Disable
(DCTL2.CPGEXLCWDIS). This change removes that for PCH-S.

Hsd-es-id: 22011524430
Original commit date: Mon Oct 12 14:37:58 2020 +0200
Change-Id: I1d05b49f4902b65e7115d0f47b578126f7e50f19
Original commit hash: 4a5ddeeb357b415ebd2d9a54b827ebf4dce1c93b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: bc1dccd621d4ca38cdf53789d8ffdc1a9fa024db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:38:47 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 16 16:50:46 2020 +0000
Original commit date: Fri Oct 16 16:50:46 2020 +0000
Original commit hash: 24ceac508d872c758835c7032252fec41b0bd504

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 846bf94f5b101abf0b87be3d5e189b6be1edea53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:38:41 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012727472][ADLS][DDR5][Timing violation due to false register configuration tREFSBRD]

Issue:
  Timing violation observed for refresh same bank to activate.

Root cause:
  The spec timing is 30 ns (54 tck @3600) while the register configured value is 24 tck.

Solution:
  Configure the following fields and create corresponding getset accesses:
            MC0_CH0_CR_TC_ACT_STRUCT.trefsbrd
            MC0_CH0_CR_SC_GS_CFG_TRAINING_STRUCT.Block_cke
  Update getset routines to access PBR_Issue_NOP field and set it to 1 for DDR5

[Impacted Platform]
ADL

Hsd-es-id: 14012727472
[
Original commit date: Thu Oct 15 16:22:02 2020 +0800
Change-Id: I93ca29c46ba54c0557cb66bd370087e07a2a841a
Original commit hash: bc2cbb5d3be8ef83f1705a6b7c13d5e891c1ad13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 04fb9587635467ae54e2d57cb69a08970f5cfeee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:38:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 16 09:36:02 2020 -0700
Change-Id: Iaffd498769f31c71825ba148811b5d34ec046d06
Original commit hash: ef659e17f3d380b4bdea6f0674e2e17286ba8178

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2dda004353880c419ceaffe554f9047154d13c09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:38:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1425_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 16 09:33:34 2020 -0700
Change-Id: Ic73d48b49ef17bf268bcc6bb50991dc81662a8e0
Original commit hash: 2169e06e652917b3dee5dbe7c4ab453a2c26970c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bba8f793d843d8a174ccbed3ceff2db703026eb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:37:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Set PWRMBASE to POR
Since boot issue is fixed in model, SIMICS check is removed now.

Hsd-es-id: 16011650312
[
Original commit date: Thu Oct 15 19:00:40 2020 +0530
Change-Id: I1d0ec5b7eb20255f79daa89ea6fa0e7945595600
Original commit hash: 0536beb4ba8b6a001cde0a61e302a589d81c0baa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 523754e6788d915ab2cce89dd3fe0b6c7eb55320 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:36:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - PmcAdrConfig

Replace COMPARE_AND_UPDATE_POLICY macro by UPDATE_POLICY to skip policy and setup default settings check of PmcAdrConfig.

Hsd-es-id: 1508329305
Original commit date: Thu Oct 15 17:55:21 2020 +0800
Change-Id: I1fef61ec11abc6a091c8c33154138e5d96c8c5d2
Original commit hash: 60f2e22464107f44bad604351d7b5e2a8649cd85

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: c84e3f2df70f0e4147ef1c38ff6ef48e4f6a1a28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:36:46 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - PchPcieConfig

Replace COMPARE_AND_UPDATE_POLICY macro by UPDATE_POLICY to skip policy and setup default settings check of PchPcieConfig.

Hsd-es-id: 1508327325
Original commit date: Thu Oct 15 17:40:33 2020 +0800
Change-Id: I0908e60eaefa6edc14c201f80b6ce91e62defc51
Original commit hash: 23b90fbd8cc7135f866cb5713cec24e318c08f9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 3b384f76e32af622a93c0cdc2f78c0135106809a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:36:39 2020 -0800 
-------------------------------------------------------------------------------- 
Enable support for Integrated Mebx.

Removed legacy MEBx binaries and support.
Enabled support for Integrated MEBx

Hsd-es-id: 18013196749
[
Original commit date: Fri Oct 9 12:48:14 2020 +0200
Change-Id: If2a63916a78b0a938b62e285349b3376a815c721
Original commit hash: 23f729b37bcea628e9404c19fcd978302ef65d2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/AmtSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/Dxe.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6fc40c8d93b38b0e7e324f0d1268a5d1ea1224f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:36:17 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 16 06:10:57 2020 +0000
Original commit date: Fri Oct 16 06:10:57 2020 +0000
Original commit hash: 65cbc411902c0c6a1f8df3b1b93821f6c7d7f355

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f1ed88edebf810bf71f18f024caccc50510edfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:36:05 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22010445501][ADL-S | DDR5] Read Voltage Centering 2D Training

Enable Read Voltage Centering 2D Training for DDR5
1. Enable OemReadVoltCentering2D for Ddr5.
2. Don't run PerBit1DCentering for DDR5.

Hsd-es-id: 22010445501
[
Original commit date: Fri Sep 25 23:27:50 2020 +0800
Change-Id: I6dec48d837fdece7dc91a170198f6889dcf43889
Original commit hash: 7a61d150fc4b290c420983f3388bf2ba708aad6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 75942c19950357f4eb6975cab6679ee499ff6fe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:35:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] GOP 1011

Hsd-es-id: 16011948794
[
Original commit date: Thu Oct 15 19:10:58 2020 +0530
Change-Id: I19b62874a22a3b6255114244c97d38948f0e7c53
Original commit hash: 584ad4872fad775a8eaae5a81182e0c4b44d1d2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: ac0b87a23f75e6a37426a6cced3cb3769f3dbf94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:34:47 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Revise comment in RVP ACPI SSDT

Revise comment of I2C touch panel in RVP ACPI SSDT.

Hsd-es-id: N/A
[
Original commit date: Thu Oct 15 09:25:40 2020 +0800
Change-Id: Id5d310bd6ae280d85a34b25831351922e0cefd70
Original commit hash: 8f0c178312cf32255dbeb654d157be90f01bfe87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl

================================================================================ 
Commit: 181ea181152882548203ce206c6beba9ddba3d1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:34:00 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0]- Dekel Recipe update for DMI to resolve DMI_PMREQ_TIMEOUT issue
Dekel recipe for DMI
fixed DWORD53, 54

Hsd-es-id: 16011857548

Original commit date: Thu Oct 15 21:33:21 2020 +0530
Change-Id: I3dc0cad8b1b4ae3eb0625cae9853776b2b824d2a
Original commit hash: 00ef7e083a2de3d6562c3328ba6348a266e5390a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: ae17e053c4ef98dba62c23993505ee9446ba1b77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:33:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 15 07:41:29 2020 -0700
Change-Id: Id7e7a9fd8964c7b2f5d11668baec96265bf41700
Original commit hash: 8ff63d4fb552b44f2f00da188ec97c8074faf378

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7dbbbd9c4be325830cc12ec1d39d650e789f9aec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:33:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1424_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 15 07:39:15 2020 -0700
Change-Id: I1399e02528a3f8e15fa5cc8e42d303abcf3fc777
Original commit hash: 8da9eea61f1b90de737b9ad3b4ce3d1e26d17616

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d0dcadb2ce3ff07af776ccfd4c262c2f952025ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:33:16 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] BT Tile support

1.Adding BTLC method
2.Adding a new GUID in BT DSM for Tile

Hsd-es-id: 16011822763
Original commit date: Tue Oct 13 18:52:01 2020 +0800
Change-Id: I324243d35e9c58c5c374d74f397b1879035b982d
Original commit hash: 85f0c26559e6a2f99483025d8841100c490d2ce2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtTile.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: ccc84f1dec8e5ee903124ce829a829c846bae4dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:33:08 2020 -0800 
-------------------------------------------------------------------------------- 
MeExtMeasurement: [ADL] Fixed mismatch of LeafHashAlgorithm and LeafCertFingerprint in Heci files

Fixed - Bios Issue - bios is not reading the LeafHashAlgorithm
and LeafCertFingerprint from HECI file correctly.

Hsd-es-id: 16011946838
[
Original commit date: Thu Oct 15 14:42:30 2020 +0530
Change-Id: I8e90e264ce2c2149bb0615cad77250a32ac05e61
Original commit hash: a358b78dbdddc1349e9068baf337d82921abc78b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h

================================================================================ 
Commit: f1c5911a1bf64099afcc20317eec6516fbcf8fb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:33:02 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Add support for ADL-P AEP Board
Added ADL-P AEP BIOS Support
- Added BoardID
- GPIO changes
- PCIe HSIO mapping changes
- USB OC mapping changes
- Display Configuration

Hsd-es-id: 16011854665

Original commit date: Wed Oct 14 14:09:01 2020 +0530
Change-Id: Id189c4ef548d2c1151248ac8ae49cbec931af284
Original commit hash: 1fbacbfbec8e62acbf6775ef2caf2123623b8865

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 7d4d7d5ecf9e77034d9731e7c8b469eb268b1ab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:32:48 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Gpio: GPP_B16 and GPP_B17 must be mapped to I2C5 SDA, SCL as per RVP document.

Changes : As a part of [ADP-P] Update I2C Pinmux

Hsd-es-id: 18011690811
Original commit date: Tue Oct 13 15:19:05 2020 +0530
Change-Id: If7302246929c7f8303477ed8ae3fb15e15f659dd
Original commit hash: 4e63178369ae62d1f6589732e4392b440e456f68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 794e2966a2f169f4e427ac53e4c75e38f72fc326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:32:41 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib: Update ISH_CONFIG settings directly without warning message

Update ISH_CONFIG settings directly without warning message.

Hsd-es-id: 1508325724

[
Original commit date: Thu Oct 15 15:44:00 2020 +0800
Change-Id: I3dd26325003e66bebadc1148edb1fadb217d1bd8
Original commit hash: 775bea409921da5b3c6256afe7810616fe90cb9b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: d6d19f801d2b625206eca986b73b94b2033aeada 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:32:35 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib: Update ISH_PREMEM_CONFIG settings directly without warning message

Update ISH_PREMEM_CONFIG settings directly without warning message.

Hsd-es-id: 1508325750

[
Original commit date: Thu Oct 15 16:05:54 2020 +0800
Change-Id: I3f770bfe7da00393623080567b8db371ce83f7a1
Original commit hash: 59c21aab86b073df767857c308b9d0b364771cde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 0444c616ce444e5095e5a2d0f9ecf5d4fc7b522b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:32:06 2020 -0800 
-------------------------------------------------------------------------------- 
IFWI [ADLS_ADPS] [A0] Unable to Generate Crashlog.bin File on CONS profile

Remove CpuCrashLogDevice set disabled from setup config patch table.

Hsd-es-id: 16011825432
Original commit date: Thu Oct 15 12:28:29 2020 +0800
Change-Id: I1200d27bb7128c8698afbc07c3b9d3fd7328178d
Original commit hash: 38deabeab5fc7c860065d1657d895481eee0bb63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 40638da18527ebdfc5253a59e2009141c1ac966b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:31:43 2020 -0800 
-------------------------------------------------------------------------------- 
[MebxFeaturePkg] Add Mebx Setup Driver

Added Mebx Setup Driver to MebxFeaturePkg.

Hsd-es-id: 18013134190
[
Original commit date: Fri Oct 2 14:37:53 2020 +0200
Change-Id: I6ad57faa9670e958a50ad8888eccca14a5ea6f9e
Original commit hash: 9be72efbb13c33773d097996d98f4f561b46fe1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/AmthiMsgs.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/MebxData.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
Features/Manageability/MebxFeaturePkg/Include/MebxFeature.dsc
Features/Manageability/MebxFeaturePkg/Include/MebxFeaturePostMem.fdf
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVariable.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni
Features/Manageability/MebxFeaturePkg/Readme.md

================================================================================ 
Commit: bdcc90a7ad0da719116c6724f0ad4b3d80332744 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:31:00 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL] Fix policy default mismatch for SA IPs
IpBlock - CpuPcieRp
Fixing mismatched default values of Upd, Config Block and Setup Option for IpBlock-CpuPcieRp

Hsd-es-id: 16011810042
[
Original commit date: Mon Sep 28 13:38:55 2020 +0530
Change-Id: I47882485fbc1b17bb2571a91fe6c83d78c9db157
Original commit hash: 051427ea16f6a63c888d149b509d32b37a1a37d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 56fa3fdaebc3d8cb8356ff14d1fba6c2d0eb3c1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:30:22 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/VTd Add code to restricted area

Add code of the fix WINRESUME.EFI fails S4 resume with
STATUS_HIBERNATION_FAILURE to restricted area.

Hsd-es-id: 22011424989
[
Original commit date: Fri Oct 9 16:43:34 2020 +0800
Change-Id: Ib972dda7d02ecf489e7c8ca463371e295d453f21
Original commit hash: ebd809091b46b467cebb1c2052cddb35c58d9209

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: fb0eebf97bb9b57ba91dacdddced5bad123495f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:30:06 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Fru\AdlPch\Incude\AcpiTables\Soc\SocCmnSsdt: Added SocCommon SSDT that will takeover SOC Wake/Notify handling

Part 2
- New SocCommon SSDT table
- Added new ACPI APIs:
-- SPTS - SOC Prepare to Sleep
-- SWAK - SOC Wake
-- New API to Install ACPI table

[
Hsd-es-id: 2209236352
Original commit date: Tue Sep 22 15:20:38 2020 -0700
Change-Id: Id36ab465ba23fcc087d23d59ec3babdee9c17317
Original commit hash: 8234d619e3892b74f83ce4d81e89bfd8bfc70e34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/EC/Asl/Bat0Virt.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.inf
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc

================================================================================ 
Commit: 3f75eccb30e4abdcff3c3ea28e657f055b4587b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:29:57 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 14 22:00:56 2020 +0000
Original commit date: Wed Oct 14 22:00:56 2020 +0000
Original commit hash: 8af16aa90a1935a9d6887e005811c3a831365c32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f009484b74c4e1da30c42eb15f6aefb16b021a48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:29:49 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011770659][ADL-S | DDR5] Add DQ Swizzle Programming and ECC Support to Write DQ DQS Retraining

1. Add 2DPC support in DDR5 Byte Swizzle Training
2. Add GetSet support for:
 GsmIocRetrainSwizzleCtlByteSel   - WrRetrainSwizzleControl.dataretrain_bytesel
 GsmIocRetrainSwizzleCtlBit       - WrRetrainSwizzleControl.dataretrain_dq[0..7]
 GsmIocRetrainSwizzleCtlRetrainEn - WrRetrainSwizzleControl.dataretrainen
 GsmIocRetrainSwizzleCtlSerialMrr - WrRetrainSwizzleControl.dataserialmrr
 GsmIocRetrainInitPiCode          - WrRetrainRank[0..3].initpicode
 GsmIocRetrainDeltaPiCode         - WrRetrainRank[0..3].deltapicode
 GsmIocRetrainRoCount             - WrRetrainRank[0..3].rocount
 GsmIocRetrainCtlInitTrain        - WrRetrainControlStatus.inittrain
 GsmIocRetrainCtlDuration         - WrRetrainControlStatus.duration
 GsmIocRetrainCtlResetStatus      - WrRetrainControlStatus.resetstatus
 GsmMccDeswizzleByte              - DESWIZZLE_LOW/HIGH.Byte_[0..1], DESWIZZLE_LOW_ERM/HIGH_ERM.Byte_[0..1]
 GsmMccDeswizzleBit               - DESWIZZLE_LOW/HIGH.Bit_xx,DESWIZZLE_LOW_ERM/HIGH_ERM.Bit_xx
3. Refactor MrcWriteDqDqsReTraining() and ProgramDeswizzleRegisters() to use the new GetSet enumerations
4. Retraining is disabled by default in BIOS Setup and enabled in MiniBios.

Hsd-es-id: 14011770659
[
Original commit date: Wed Sep 9 15:48:51 2020 -0700
Change-Id: I8544a27fa072a6ed00d79cfdacbaadc65f47bd92
Original commit hash: 6f5e0e2a11d168115aeac40f9b263c9c424779ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 1e4b4521a8081e121200e93b6f7b8a3a2656f1ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:29:15 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 14 16:31:08 2020 +0000
Original commit date: Wed Oct 14 16:31:08 2020 +0000
Original commit hash: 196d8c0a4ea51b9dbd796d71ef20a146a2fd12c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bfced7e3ab794832afd30abb705f35f6e8aba3d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:29:08 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Remove EcCsSmiHandler, EcCsIoTrapHandler and its related code

With eSPI based EC, IO Trap based support is not needed anymore.
Remove EcCsSmiHandler, EcCsIoTrapHandler and its related code

Hsd-es-id: 1508433567
[
Original commit date: Fri Oct 9 12:06:27 2020 -0700
Change-Id: I9f2dfec8c265d57e867009960cb5fa72671e10a9
Original commit hash: d755316aaeffb2363a5bb11426e6573aac08b90c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: f3c289b91ed410a132eac5aaf17199d9e6b90537 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:29:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Bios to enable ADL-P LP4x Board configurations as per Board porting sheet 0.8Rev

The only delta changes from 0.7Rev -0.8rev ADL-P Lp4x platform mapping document that impacts Bios is addition of Display IDs.
1.	In ADL-P platform from EC we have two I/O Expanders (I/O EXP1 & I/O EXP2).
2.	Below four nets will be moved from I/O EXP1 to I/O EXP2. And These fours bits from the I/O EXP1(IO_0_4 to 7) will be used for Display ID.
   These are moved to EXP2
    UINT8  VirtualBattery :1;     // [12]    - VIRTUAL_BATTERY
    UINT8  VirtualDock    :1;     // [13]    - VIRTUAL_DOCK_DET_N
    UINT8  RetimerBypass  :1;     // [14]    - RETIMER_BYPASS_STRAP
    UINT8  EspiTestCard   :1;     // [15]    - ESPI_TESTCARD_DET

Display Rework Info
EC I/O    Exp 1	Display
IO_0_4  (DDI-A)
0	eDP
1	MIPI
IO_0_5  (DDI-B Int Disp)
0	eDP
1	MIPI
IO_0_6  (DDI-B Int/Ext Disp)
0	Internal Display
1	External Display
IO_0_7 (RFU)
0	Reserved
1	Reserved

Hsd-es-id: 16011853109
[
Original commit date: Tue Oct 13 15:50:31 2020 +0530
Change-Id: I9cb38891ed4300b7fde473b84b7735e353d13a3f
Original commit hash: 6160cf789927f7b40b711b16e66a70b76bac53e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: e39e1c107237ae5602262ba8b358cf3972e1d4ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:28:47 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio/PeiIioInitLib: [GNR] Skip PCH related code when running on IBL - part 5

As PCH doesn't exist in GnrSrf and IBL will be used to boot the platform.
All PCH related code in PeiIioInitLib should be skipped.

Remove unused code.

Also fixing linking issue by adding ConfigBlockLib in PeiPchAdrLib.inf.

Hsd-es-id: 18013225288

[internal-only]

Original commit date: Fri Oct 9 13:27:17 2020 +0200
Change-Id: I8c3358c0234d3dde0b10411708c38dd8a5b2e130
Original commit hash: f86abc33bb39736b90a34bbe8421049441488b1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PeiPchAdrLib.inf

================================================================================ 
Commit: d45419a0a677cdc8a90cfdee0bd1ab3b9e26df3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:28:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S (801)+ADP-S][Corp & Cons][DC1 & GC][PM][BIOS Regression]: S0ix is not working with TBT card connected

Hsd-es-id: 1508413406
Original commit date: Tue Oct 13 07:09:58 2020 -0700
Change-Id: I9d64b698c0f0cf7b89cecf30a186577d17e074e5
Original commit hash: 59f5c60d9eab45e36abc33eb80da3cf04a71fa05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 9dc1e135858ecd71ef23170b04b13c601e800cc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:28:28 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics: Configure Gen13 GT and Media registers
- implemented GT/Media programming as per available programming guide.
- There are some todo items marked (like SPC lock, 0x8724 programming etc)
- added new APIs to check if Media and GT are present or not.

Hsd-es-id: 16011735786
[
Original commit date: Mon Oct 12 16:38:38 2020 +0530
Change-Id: I4feda40cc74e1e3983fe6b55730a6dda34fa1725
Original commit hash: a82067c2b115fedba7050911d35fe97181894035

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h

================================================================================ 
Commit: 360284d7ad090721f0ebc3d86cf1c5e103f0375f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:28:21 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Mebx: Add Mebx support for USB provisioning

Hsd-es-id: 18013134551
[
Original commit date: Tue Oct 13 12:25:38 2020 +0200
Change-Id: Ifde52324b158afe917e87a4ac88707018c849b1e
Original commit hash: 7775507c70abcda33d8644e1067ce3ed6d40c342

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 8a936e50c5e6bf837a258ee16ca574257da35152 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:28:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] SGOM table GEO list updated

Changed some of the names of the profile.
Also added 3 new GEO profiles

Hsd-es-id: 16011810126
[
Original commit date: Wed Oct 14 15:20:06 2020 +0530
Change-Id: If73289e20f63619cfd2b1806835fd3ac13a2ea88
Original commit hash: 290bc1b60a10ac968c5cf835b48b58be3c479170

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 7ac50e3a4d3f1c726ad37c6a3a20c232ee397fd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:27:53 2020 -0800 
-------------------------------------------------------------------------------- 
Remote Platform Erase - Test Menu Setup Support.

Provide test Menu support for:
- SSD Erase (Simulation Mode/Real Mode) selection.
- Force RPE Enable with Simulated CSME Boot Parameters.

Hsd-es-id: 16011932892
[
Original commit date: Mon Oct 12 15:12:49 2020 +0530
Change-Id: I932bd59af5e7fe0b50b2367d6fc2a3119e32a22e
Original commit hash: 187ae4a39b1925be633f62728b5e4a5a512ec76e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: 30717021abb4633f1c8e41a9966ec77b5a59a384 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:27:44 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-M RVP Porting

Added BoardId's and SkuId's for ADL-M boards

Hsd-es-id: 16011763950

[
Original commit date: Tue Oct 13 10:25:14 2020 +0530
Change-Id: I99ca5476d3261fd1ebcb500a848d2210c2d61eb0
Original commit hash: 57de7f5921913d0aac3281448e9ee06686997fed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 4d42139ce9ccb050d418d9b8664af752111285d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:27:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Oct 14 01:53:11 2020 -0700
Change-Id: Ic9231db0893519fdfaced9b7cfbf5cf436564ee6
Original commit hash: 2be4fe26853ad540f9be0630dd3dd16406966347

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 07e8cf7efd46d3b4b97467a3c695da49e44824c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:27:13 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1423_00

Hsd-es-id: no sighting
Original commit date: Wed Oct 14 01:51:19 2020 -0700
Change-Id: I09d0278d5ca87c8711da8965f87ade174a018c44
Original commit hash: ba83f4bd052ccbae191370d38a43b8ab683f2513

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cf0e862ed778f24f33eae4f12039308742f1dc67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:26:50 2020 -0800 
-------------------------------------------------------------------------------- 
ServerRasPkg: Unintended integer overflows and potential buffer overflows

Unintended integer overflows and potential buffer overflows.

Hsd-es-id: 1508380607

Original commit date: Sun Sep 27 14:17:32 2020 +0800
Change-Id: If35fc3eaa170e80dfabc1f22e0edb5f954f5a4a4
Original commit hash: 1a26f3165a5547395d923a3fd81a3e952f0178fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c

================================================================================ 
Commit: 0dc0468265e59679119879b5b49986b499e4e2aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:26:37 2020 -0800 
-------------------------------------------------------------------------------- 
ADL -P: [AEP] Add support for ADL-P AEP DG02 384 Board
Added ADL-P AEP DG02 384 BIOS Support
- Added BoardID
- GPIO changes
- PCIe HSIO mapping changes
- Display Configuration
- USB OC changes

Hsd-es-id: 16011854660
Original commit date: Mon Aug 17 12:43:52 2020 +0530
Change-Id: I2dfee24a79751eceb4a8c55934d919d746aee596
Original commit hash: b371317540006129360f422f32836888ec621a2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: a4436d465927018095172144cfabfefc041be6e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:24:57 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Support both integrated TYPE-C and Discrete Type-C combination by both build time and BIOS boot time - phase 2"

This reverts commit e687d8cfa28bdb33ff31a65801625dd9548b1d13.

Hsd-es-id: N/A
[
Original commit date: Tue Oct 13 05:08:44 2020 -0700
Change-Id: Ie4fb02257ec6c00049d13b31d8fcd68618753a08
Original commit hash: 637552645a33a754f805e1dd55316a9b32613c1b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf

================================================================================ 
Commit: 22e0566397a7c8e399d05628e69d48144bae2c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:24:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Oct 13 05:27:18 2020 -0700
Change-Id: I3ebbaadd73459b2e3305826a2987bda348777609
Original commit hash: 6ecf27a925c6ec8052f98726116bdda9a790863e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 02535d06db16bf435621ccf8bb23891dd4fd02bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:24:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1422_00

Hsd-es-id: no sighting
Original commit date: Tue Oct 13 05:24:14 2020 -0700
Change-Id: If255d34a26ced5f3ea8980259badd22e5f86bfa1
Original commit hash: 62f2f6ea3618daffdee476ab594936b42f002d98

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f1f4bc9b1fc39ba38bf561b130c23d883f1faa54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:24:19 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Mebx: Add Mebx support for remote assistance

Hsd-es-id: 18013134465
[
Original commit date: Fri Oct 9 07:17:41 2020 +0200
Change-Id: I9c1471de73a769073095bd6e19e00d696376da71
Original commit hash: 4bdf5887b9e5396e01c47d407b26632792902f2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.h

================================================================================ 
Commit: ecba68e78243a487994d60c0d3318b06bc8e2e63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:24:06 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: remove _L73 method definition

In ADL-S platform, auto wake issue has been reported from S5 (10sec pwrbtn
override) due to improper termination of C10_wake pin. BIOS is required to
disable CPU_wake_en (GPE0_EN_115) to workaround the issue. Previously, BIOS
RCR 14011525154 configured C10_WAKE GPIO pin termination to 20k pull down,
so it wouldn't generate interrupt. Here, we additionally remove _L73 method
definition to avoid OS enable CPU_WAKE_EN.

Hsd-es-id: N/A

Original commit date: Mon Oct 12 19:01:45 2020 +0800
Change-Id: Ifdea1ec4dcfe83766825b36863c8fa707cb6980c
Original commit hash: c840d3b8ac43a4f06f2dbc7afbcf6251cb9f2bd0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl

================================================================================ 
Commit: 1b042438d6169db7cf9f00c54c0789f16a2b00cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:23:55 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Lp4,Lp5,DDR5 Gpio Pins updation.
  1.Updating Gpio pins in the Pcds and in the Gpio Table.

Hsd-es-id: 16011815928,16011815891

Original commit date: Thu Oct 8 05:04:42 2020 +0530
Change-Id: I9b2b11cb6481325212d156d8640d824796fee281
Original commit hash: 1cf991ed8a5687a1cbdf07fe1938d900494c8d91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: a858063b5b567bba10931949f9041d3777040d3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:23:32 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Comment for time sequence of I2C Touch Panel

Add comments for time sequence of I2C Touch Panel in RVP SSDT table.

Hsd-es-id: N/A
[
Original commit date: Mon Oct 12 14:36:32 2020 +0800
Change-Id: I9058627e4399999ead245d3d9e0cdc682087c07f
Original commit hash: 69d8773fbed02c491c163d44f2547663ef1b5757

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl

================================================================================ 
Commit: d89e134d87cb22750cc26910d70cdec9063e5f49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:23:26 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Gpio: ADL FSP GPIO Override support

- Added Gpio Override support

FSP will not configure any GPIOs and rely on GPIO setings before moved to FSP.

Hsd-es-id: 16011821895
Original commit date: Thu Sep 24 17:42:16 2020 +0530
Change-Id: Ic4d8aa0fe991f6514f8fbc74e9a4ad9d83b22658
Original commit hash: 3fc562b5a9c7897b689f1420249274ff20e2e22c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioHelpersLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: 16a8b56d1ed007b8030383d0a0642c153eeea929 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:22:46 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Blank display observed after booting to OS

Reverting change causing Sx failure

Revert "ADL: BIOS to remove the option to disable C6DRAM Mcheck - Disaggregate MCHECK flow with C6DRAM"
This reverts commit ae7b9f1109fcbb7c724bf6e68703e8d69eebd358.

Hsd-es-id: 16011917353
[internal-only]
Original commit date: Mon Oct 12 19:19:23 2020 -0700
Change-Id: I32ee8a7d850cbd3e87155d7077491be14fd0fb38
Original commit hash: e3d7c771ef48f90b180a81b9157ab4e2bb4ee5fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 9bc424f3d5bc11be3bb4b2faf98de8edda7055db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:22:33 2020 -0800 
-------------------------------------------------------------------------------- 
OverClocking: [OC]Remove duplicate of overclocking print policies

Print overclocking policies at following two files.
Remove the prints from
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
and integrat to
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

Hsd-es-id: 1508398738
Original commit date: Tue Oct 6 15:09:42 2020 +0800
Change-Id: I463deb214b39231a836bffc6dd3d5c84370a70b6
Original commit hash: 3d6c908f64275c35bf56b53bd0966ad09be076f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c

================================================================================ 
Commit: fe1bcf40a45c2e158c3e0510326026525179f6c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:21:01 2020 -0800 
-------------------------------------------------------------------------------- 
Update production patch 0x15

Update production patch 0x15

Hsd-es-id: N/A
[
Original commit date: Tue Oct 13 00:29:37 2020 +0800
Change-Id: I08192d8b2b25a6015cd91edde40b6bc43b65ff08
Original commit hash: 0f70ffea23e3a021a148c8b36d44685700379b11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e08fbee2442d3d4d428b11a093342ac1ca3827f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:20:36 2020 -0800 
-------------------------------------------------------------------------------- 
Add support for ADL S-05 CPV board

Add support for ADL S-05 CPV board

Hsd-es-id: 1508419304
[
Original commit date: Thu Oct 8 16:29:07 2020 +0800
Change-Id: I79ecbe001e482637f480255bdfb5b2a152ca521d
Original commit hash: 6878e8110a84d49592b8e1cb0c891f1845f67019

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 18f6f2e884f628559d1a1baf4c42bf2e89d58a87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:19:54 2020 -0800 
-------------------------------------------------------------------------------- 
Port all LPSS related and I2C Touch Panel Fixes from TGL.

Changes : Ported fixed related to LPSS from TGL and Touch Panel.

Hsd-es-id: 16011827867
Original commit date: Sat Sep 26 20:33:56 2020 +0530
Change-Id: I5e54ac7ddbdf0f3a529865d54c4b14e495085af3
Original commit hash: ae9c16e61485231ec125134e9fa88113a4659361

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
AlderLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.c
AlderLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.h
AlderLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
AlderLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cMasterCommonLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.inf

================================================================================ 
Commit: 57f7f3630f0020701db8a645921f1aaeecf9c5ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:19:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Oct 12 02:47:22 2020 -0700
Change-Id: I38595467af01ed2d34b01ffb27cdc80e16fcad8d
Original commit hash: 3b20555fa4206afe5b39b93946ab9afe73eec36e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9ef5158371bb051c241383874f6b91af2d48fbd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:19:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1421_00

Hsd-es-id: no sighting
Original commit date: Mon Oct 12 02:45:18 2020 -0700
Change-Id: Ib2e0ae6b43e9b376fbecda389956755ef5692596
Original commit hash: feab062648bbfa54a52d235e6b1bc48a159d06af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4e57107657a094e9b0eb32f7acbce7bf7443d452 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:18:25 2020 -0800 
-------------------------------------------------------------------------------- 
Remove CPU generation/Family check in IP Block
-Removed IsCpuPcieGen3 check
Hsd-es-id: 16011780215
[
Original commit date: Sun Oct 11 21:26:12 2020 +0530
Change-Id: I64462ca3d56da69501fab5678e29da862598ad58
Original commit hash: 09047587162f81df4afb89b4807bee7b5ae7076c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 9534c099063961b042d3f999422062ad280777cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:18:18 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S][A0]- Dekel Recipe update for PEG60 to resolve DMI_PMREQ_TIMEOUT issue"

This reverts commit 5ce9ee09140312657c9fc949a0d6f70fafce8c7c.

see link is getting dropped after booting to OS
Hsd-es-id: NA
Original commit date: Thu Oct 8 22:57:37 2020 -0700
Change-Id: I97722c7010b9f57087124fb14b21cee9beeed33e
Original commit hash: 3f924906b3ea6c0a8717f6288b17e215f12a83fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: 6fb5cbe50f83653e4f6a8b9efd6fbfc0a360992a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:17:58 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS to change the CNV_MFUART_2_TXD pin configuration

Change GPP_J7 to GPI when CNVi is not present.

Hsd-es-id: 16011802212
Original commit date: Wed Sep 23 16:45:54 2020 +0800
Change-Id: I4731383b8b0dc3efeaee53513adf164bfac8a204
Original commit hash: d8f2127bd4396f9dfcfe74bbefa7bf2b9a62d901

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 7eae3f1a1e33eeea48b5e2b3d17ba7dc0af7b012 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:17:51 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2Sb: P2SB support for IOE die

1. Add functions to support for IOE P2SB controller in PeiMtlSocInitLib. Pch and IOE P2SB would have different initialization and PID.
2. Support IOE P2SB to check exists or not. IOE is not supported in all MTL sku.
3. Allocate regbar above 4G for IOE P2SB. The PCH P2SB remains orginal value.
4. Reserve 1GB MMIO space from PhysicalAddressLimit for IOE and PCH P2SB usage for MeteorLake.

Hsd-es-id: 16011430321
Original commit date: Mon Sep 21 19:14:57 2020 +0800
Change-Id: If8de58c5584b310d13de5e83755ebf082aa27160
Original commit hash: c46d6d1f1ce5a1d21001e4f1743de22c06dce56b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/Include/Library/ReserveMmio64SizeFruLib.h
ClientOneSiliconPkg/Fru/AdlPch/Library/ReserveMmio64SizeFruLib/ReserveMmio64SizeFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/Library/ReserveMmio64SizeFruLib/ReserveMmio64SizeFruLib.inf
ClientOneSiliconPkg/Include/Library/PeiDxeSmmReserveMmio64SizeLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmReserveMmio64SizeLib/PeiDxeSmmReserveMmio64SizeLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmReserveMmio64SizeLib/PeiDxeSmmReserveMmio64SizeLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 5587cf71807c38fbc7f02820212399d946ae7a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:17:36 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] IOP does not handle PCIE_ERR packets from memory controller

Hsd-es-id: 1307856594
[
Original commit date: Wed Oct 7 21:20:06 2020 +0530
Change-Id: Iba3ca02a17a2b078d214e3d110945e603ced9ce5
Original commit hash: 0e14236d473d838ba2ae029448618577e6b3f0eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Fusa/FusaConfig.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c

================================================================================ 
Commit: 7927cb8cd7c932235a5e8ddebdc457aa36248eac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:17:29 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Oct 11 05:27:38 2020 -0700
Change-Id: If1d1a9b015db85363bce5a6dc0478f724d5fbbad
Original commit hash: f4bed94f5388ccbabcbf19c66f45690cee92c678

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 77395a38e6e6049ddb709fdb50162620907d1368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:17:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1417_00

Hsd-es-id: no sighting
Original commit date: Sun Oct 11 01:11:04 2020 -0700
Change-Id: I08943ee84db5b4f7f6d9d83873009366dda83369
Original commit hash: 072cb291eca6c19ae810faaa11697541d1d060ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4d248cdf0865fa2b6b7625b8ad84cd4a10c28c03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:16:56 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 10 04:43:25 2020 -0700
Change-Id: I1c8973b4aaa8b768d54b88875639c88be55bc551
Original commit hash: b992cf29e722785c393c69c7e56c346110200bce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: de3d9e51c2254710fc73c7a374f4e51690d3168a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:16:28 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Gpio porting for ADLP DDR5 Rvp(Part1).
    1) Gpios are ported.
    2) Pcds are configured

Hsd-es-id: 16011815928
[
Original commit date: Tue Oct 6 03:37:05 2020 +0530
Change-Id: I18c2273a65e00ddfa2ac88fb6148df7123770b5a
Original commit hash: b93e70ad93ea3dc09b1fdfd5f1cfceda0da71484

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: c1a6fb1724b6f4389c9e4b8bb00222df7b18636b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:16:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1416_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 10 00:14:09 2020 -0700
Change-Id: I6eed467bd6eebe3497830390753c07437873f2d7
Original commit hash: d4ae62a385c7a86d2f83c953118d71870a15a71e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35eb033376e98a28a5d5c6ab31c6ba47576ee6ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:07:05 2020 -0800 
-------------------------------------------------------------------------------- 
Remove Cometlake Instances from C1S in master

Hsd-es-id: N/A
Original commit date: Tue Sep 29 22:25:58 2020 -0700
Change-Id: Ic954f74dd4911a19ad5fa73fdbfb498ab608cd60
Original commit hash: d9780d1d68918d63ef37a7345279126eb65d0541

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: b180c4cb3fc7cbdbd6c51a56197300539bfd1ef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:06:51 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Fixing KW issue

KW issues fixed:
#9268 and #9269 Pointer checked for NULL may be dereferenced later

Hsd-es-id: 22011496008
[internal-only]

Original commit date: Wed Oct 7 23:38:43 2020 -0700
Change-Id: Ie9ca33ab4eb5c6921b3d94af3be1c70558fae993
Original commit hash: 9acda22c895aad0a6af40d9509bfed5b89c6d6ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 19c943792912480d8422384afaa17cbe44afb73d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:06:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U] [Regression] BSOD (ACPI BIOS ERROR) occurs when ACPI D3Cold support is disabled in BIOS

Added global D3cold check for exposing RAID PowerResource
Modified the global D3cold check to not to expose the PRx method completely instead of returning empty package

Hsd-es-id: 18012980284
[
Original commit date: Fri Sep 18 15:09:17 2020 -0700
Change-Id: I2c5e85edc31828ea108b888f0b2e32dab2f8c86a
Original commit hash: a82ed937a1aa98874c345de7a8e29826149f7856

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: f89c939696279f473f4890ca99781ba6ac4490d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:06:26 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 9 17:06:30 2020 +0000
Original commit date: Fri Oct 9 17:06:30 2020 +0000
Original commit hash: 0eae7357c403fffafa7913541bc63f544af37ad9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 553e31949f70fe9000dbc0925a29c0ddc313639e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:06:14 2020 -0800 
-------------------------------------------------------------------------------- 
[HstiIhvDxe] HSTI PCR 7 Initialization active PCR fix

Although the TPM may support multiple PCRs banks, not all the banks might be
active. Moreover the firmware could potentially have a different set of
supported hashing algorithms, changing the active PCRs at runtime.

The HSTI test case should only check the active and supported PCR banks for
initialization.

Additionally the MeasuredBootEnforcement code was refactored, modularizing
each tests case into a separate functions.

Added usage of EDK help function for TPM Hash.

Hsd-es-id: 22011490079
Internal only:
Ported from TGL: f3b84a95d496104afeae88a64e29f832471e8fcc

Original commit date: Thu Oct 1 11:08:47 2020 -0700
Change-Id: Id6342a0392ba035692cbbbb63b9a2df5d61ca1f6
Original commit hash: e0027aa3ba9e6b8eab2eb02849393c42cb0c2720

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: ece002e4065bca96f1fc2b965eef96618789ece8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:06:07 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1308047429][ADL MRC][DDR5] RMT not restored TxT settings after TxPBD training

Issue:
 RMT WrT margins are decreased and asymmetrical after RMT that follows WRTC2D

Root cause:
 CmdT sweep in RMT is sweeping CLK PI, which uses ShiftDQPIs, which in turn sets IntClkAlignedMargins->Valid because UpdateHost is FALSE.
 After the CLK sweep we restore the CLK and DQ PIs back to the original values, but IntClkAlignedMargins->Valid remains TRUE.
 This makes subsequent RMT show incorrect values and also corrupt data PI values.

Solution:
 Use UpdateHost = TRUE when calling ShiftPIforCmdTraining (MrcIterationClock) to restore CLK / data PI to the original values.
 This will reset the IntClkAlignedMargins->Valid flag in ShiftDQPIs, so that subsequent margining will work fine.

Hsd-es-id: 1308047429
[
Original commit date: Thu Oct 8 23:29:33 2020 -0700
Change-Id: Ia8bc014b61c5aa97d2a205095adb734494816c1b
Original commit hash: 7d7c9bdf0f2a3f512474eee30a05d7c391d35182

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 8b143f57e093cd56f2d981353ddaff15341a50c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:05:54 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Porting of Type C Cpu ports for Lp4,Lp5 Rvp

Hsd-es-id: 16011815891
[
Original commit date: Fri Oct 9 15:36:05 2020 +0530
Change-Id: Ifcb52e949b4fddc4a92732a96dda1a5eb7843f53
Original commit hash: 262e9d615b24d1235fe348c1dc3216934731bf1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 8f52357e8f185dad1fb68ce875a7554a492cd354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:05:41 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Gpio porting for ADLP LP5x Rvp(Part1).
    1) Gpios are ported.
    2) Pcds are configured

Hsd-es-id: 16011815891
[
Original commit date: Fri Sep 25 22:03:48 2020 +0530
Change-Id: I6636032064213506771f41e45540e0a7fe40067a
Original commit hash: 98ac9f838cce51651604a89bfb7743c5fb700528

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 6e102b3c79318c665cb3e647e849bcb0acbad147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:05:27 2020 -0800 
-------------------------------------------------------------------------------- 
Remote Platform Erase - Persistence of Platform Erase trigger values

- Enhanced the existing implementation as per the new BIOS FAS.
- Updated to BIOS_RPE_BOOT_PARAMETERS structure.
- Implemented support to follow Order of Erase Action Operation.
- Implemented support to track the Erase Actions across multiple reboots

Hsd-es-id: 16011354633
[
Original commit date: Wed Sep 30 10:21:54 2020 +0530
Change-Id: Ic2badc5d15cdc4fbe111d26b5691a3fd928693fe
Original commit hash: 53f015a78ff36da5ae9c0c1925a888b8c02482ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
AlderLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.inf

================================================================================ 
Commit: 8e0079633be4dc490ec0408550754d1825da150e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:05:03 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 9 01:50:52 2020 -0700
Change-Id: I16d75cf21fadcd6e04532d13443c2931fa13027f
Original commit hash: 8e905e457422a00c3186ef0cb8351701f3501d79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9eadc9d6f14fdd507f050e6574788ecf78a6a72c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:04:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1415_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 9 01:47:37 2020 -0700
Change-Id: I0e4d3c6132a00a4e1d33ab7acc0889b1138deca5
Original commit hash: 4d507be96e3b00868061f8886dfe7ef8b70099cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d4aba4d289e733d567da3d9f7e6bb1a7c2c3735 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:04:50 2020 -0800 
-------------------------------------------------------------------------------- 
LTR Configuration Lock bit should be cleared in BIOS

Hsd-es-id: 16011866852
[
Original commit date: Mon Sep 28 20:29:16 2020 +0530
Change-Id: Ia8baa3b6d20a0fc2c1d399c42354fcccebd7c887
Original commit hash: c85853f097710cfca9bfc3a2bd214541849e5f3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: b1d7702f4ee98a2f6e3b8c3a23b893a1f4b8be8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:04:31 2020 -0800 
-------------------------------------------------------------------------------- 
Remote Platform Erase - UEFI reporting to CSME.

Updated the SendRsePetAlert function to support all the PET Alerts
from RPE Driver.

Hsd-es-id: 16011354651
[
Original commit date: Mon Oct 5 13:31:38 2020 +0530
Change-Id: I85c84497830b8f717509f31d1aa0f24e992a04e5
Original commit hash: 50dc249b849eecdc56fa14d806c008135b25ce14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: 57841ea67119c60052c7b50c1bb1b6720d413259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:04:19 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: BIOS to remove the option to disable C6DRAM Mcheck
- Disaggregate MCHECK flow with C6DRAM

[
Hsd-es-id: 16011887553
Original commit date: Thu Oct 8 17:17:27 2020 +0530
Change-Id: Ie09ec9bd9db54a13f78ce38a808b3f22a239d5a3
Original commit hash: ae7b9f1109fcbb7c724bf6e68703e8d69eebd358

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: c2c379d7788b9964c642182cb84992490112a665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:04:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0]- Dekel Recipe update for DMI to resolve DMI_PMREQ_TIMEOUT issue

Dekel recipe for DMI.

Hsd-es-id: 16011857548

Original commit date: Wed Sep 30 23:09:32 2020 +0530
Change-Id: I2ff43e4397a118ed3b795125936877634c8b7b8e
Original commit hash: 05209731117a0f086b29f6386695fabbf69729f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: f6585a8b8d014a186a4c857f43f33f094ed16007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:03:54 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: VPU folder found in ADL External Code
- Moved HostBus.asl files to Fru layer
- Moved SiPolicy.h to Product layer

Hsd-es-id: 22011232981
[
Original commit date: Thu Oct 1 16:13:03 2020 +0530
Change-Id: I69d221a57eaa17035d35a0625279f57db2eca891
Original commit hash: 02ccf9cbe588495bff2a64393ea30549886152c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Product/AlderLake/Include/Ppi/SiPolicy.h

================================================================================ 
Commit: 063e362f8f580b0beebf73bbe496b02ce9f8d7dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:03:30 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Remapping peg End point devices to Peg Ports

Hsd-es-id: N/A
[
Original commit date: Thu Oct 8 21:54:34 2020 +0530
Change-Id: Id7b14ff585ab8be0a4eff7fff5bb7c0ea1b5e6a3
Original commit hash: e3cdf34a30522ccfe6d4fcc9c435b32d01c2851b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl

================================================================================ 
Commit: 3deff1ada43a718eda275c5bb7cebb0eff63df4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:02:30 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 8 20:56:44 2020 +0000
Original commit date: Thu Oct 8 20:56:44 2020 +0000
Original commit hash: c0db84675aae8e89f487e2fdcb2118fce704bcb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ded97c765d2a0783c994d27e9c002753196ff4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:02:23 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012670919][ADL-S | DDR4 DDR5][Phy init updates for B0]

Phy init updated according to A0/B0 changes from DE.

- Clear SDLCTL0.rxsdl_cmn_sdlen before the next SAGV point
- B0: set VttGenControl.UseFLLDuringDVFS = 1
- RxDqsCompEnable.rxdqscomp_cmn_rxbiasvrefsel  = 0x6
  RxDqsCompEnable.rxdqscomp_cmn_rxampoffset    = 0x10
- RxDqsCompCmnCtrl1.rxdqscomp_cmn_rxmctleres   = 0x3;
  RxDqsCompCmnCtrl1.rxdqscomp_cmn_rxtailctl    = 0x1;
  RxDqsCompCmnCtrl1.rxdqscomp_cmn_rxpicapsel   = 0x3;
- B0: set DllCompLdoCtrl1.dll_pien_timer_val = 0x3CF;
- A0: VccDllAfeCtrl1New.iolvrtop_cmn_lvroffsetcal = 0x10;
- B0: call MrcLdoFFCodeCalibration()
- B0: put a placeholder for enperiodicdcc, disabled for now.
- B0: keep the following stages enabled in FsmSkipCtrl:
 En_vdlllock
 En_pbiascal
 En_codewl
 En_codepi
 En_coderead
- B0: skip ldoffcodelock propagation in MrcPhyInitSeq3
- MrcForceDistCompCodes: set DDRSCRAM_CR_DDRMISCCONTROL0.forcecompupdate for B0.
- MrcBwSelCalibration:   set VsshiCompCtrl3.Bits.bwsel_lo_threshold = 4 for B0+
- MrcLockUiCalibration:  use 30ps offset for B0

Additional change:
 - UpdateSampOdtTiming: skip the pull-in of OdtDelay for DDR5 on A0

Hsd-es-id: 14012670919
[
Original commit date: Wed Oct 7 20:44:51 2020 -0700
Change-Id: I10ad0d8f4e55473baf6b801363d67d2fcc52249a
Original commit hash: 106dbcd77bffcbfa0a56f1c1b0577f5b2418c1ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 866c3bfdec22004ce3656042ad51f6795591effa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:01:13 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Mebx: Add support for user consent flow

Added implementation of user consent flow.

Hsd-es-id: 18013134415
[
Original commit date: Thu Oct 8 10:26:12 2020 +0200
Change-Id: I7bc90c88f6c88e72ed2120edd30a1c806b5123e7
Original commit hash: b1b5941ed42ad5beb879a94b72e3ba0865a9266c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 7d6634783cf140f444fc861ddce7fefc837acd92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:00:54 2020 -0800 
-------------------------------------------------------------------------------- 
PchInit: AON3 and AON6 PLL decoupling

This change enabled decoupling of AON3 and AON6 PLLs due to S0ix entry
blocking due to fabric PLL keeps running.

Hsd-es-id: 18013147768
[
Original commit date: Fri Oct 2 12:32:55 2020 +0200
Change-Id: I02f3ff1d1aa21f58ff92f4ad582b09b147ce2cb2
Original commit hash: 0186e185fd78492489d0b78c2ea2e0d2d2faa256

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/IncludePrivate/Register/PchRegsIcc.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchClk.c

================================================================================ 
Commit: 3fec888caba793946c9af8805f4f3cdc962642a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:00:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Renaming "TBTS" NVS variable to "DTFS".

Hsd-es-id: 22010658785, 22010653310
[
Original commit date: Tue Oct 6 21:29:42 2020 +0530
Change-Id: Ie4526a1e1d0d74b5da08d348ce419d07cc530c24
Original commit hash: 23e28014ba76c2204d8dfd45bb5344dfb69e59aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/PepPchPcieEp.asl
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl

================================================================================ 
Commit: 12a78d1c3bddd335585c9b66e57932c32c8cf724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:00:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Renaming "TbtVtdBaseSecurity" setup variable to "DisableTbtPcieTreeBme".

Hsd-es-id: 22010658785, 22010653310
[
Original commit date: Wed Oct 7 02:21:00 2020 +0530
Change-Id: Ibac6392cf083426dcd0bebe89f98e86cb5fb04f4
Original commit hash: 4ee9fff91b654de7a6327b6b96fa4ba83b428d40

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 4a319ea066fb3b840c3d210943f21838a33dc94c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:00:08 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 8 05:51:24 2020 -0700
Change-Id: I365aefaf92563241d14173a8e2a642343dd899af
Original commit hash: 6c6c33280c99c462f811b56ec4849b6a4ebe4504

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 41a60e54bd15f51d5622ffad230b429d19e53059 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 12:00:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1414_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 8 05:48:30 2020 -0700
Change-Id: Ifc7451b4d1b23653fa0b055b7c8f04887ea5920c
Original commit hash: bd541b9dd6f98b77209e6ee89d7025b6698131b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 329d6cba655e823b1a2e97aa5ddba63a9081f221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:59:43 2020 -0800 
-------------------------------------------------------------------------------- 
ADL -P (682) 28W (LP4x) BEP+ Bios support
Added ADL-P BEP+ BIOS Support
 - Added BoardID
 - GPIO changes
 - PCIe HSIO mapping changes
 - USB OC mapping changes
 - Display Configuration
 - RTD3 support

Hsd-es-id: 16011334713
Original commit date: Thu Oct 8 16:04:55 2020 +0530
Change-Id: I9239cec32dac9503a321138c15d2b3157ecf1f70
Original commit hash: 028ce8fcb6674acc509e1b221e3df03ad5d02b8d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 5c28f5e506f3e9eb5154beb4a11f4205f7bb2115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:59:28 2020 -0800 
-------------------------------------------------------------------------------- 
Updated the ADLP_IFWI.bin with latest IFWI version
ADL-P_BLUE_IFWI_2020_WW40_4 & naming convention
of Adl-p bios image

Hsd-es-id: N/A

Original commit date: Thu Oct 8 14:25:15 2020 +0530
Change-Id: I8d9394ba6a845fb0398974a45514a29596eb44ef
Original commit hash: c5ae37632d3d8b8f1746a8e949625b2eea96c90d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 728693135eeb30156bebb9e452aff74208bfb31b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:58:58 2020 -0800 
-------------------------------------------------------------------------------- 
EBG/UART: Disable SerialIO UART power gating by default.

EBG UART has power gating disabled by default.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/18011939907
[
Original commit date: Wed Oct 7 14:38:52 2020 +0200
Change-Id: I9ebf165f319d57d2d1156ff00a84e44d3dfa5128
Original commit hash: f86dc50ec1c0d6ddf9e2afc709b61a18d13cb59d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 0a14fe98d11a4354c08b8c21e52f20e1a733230d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:58:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] CPU USB Type-C VW OC Support.

Correcting Virtual Wire Indexing for ADL-P platfrom for Virtual wire Overcurrent support.

Hsd-es-id: 22011259432
[
Original commit date: Wed Oct 7 21:33:27 2020 +0530
Change-Id: I268491247684644584afa1d8bfb4fc480168c959
Original commit hash: d2a5f462ae25aedd9ce9bb693fcf6736e3f9eede

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc

================================================================================ 
Commit: 055c045d220f17aca1a8c912d422e8d54b0b9543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:58:45 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0]- Dekel Recipe update for PEG60 to resolve DMI_PMREQ_TIMEOUT issue

Hsd-es-id: 16011857548
[
Original commit date: Wed Sep 30 22:17:35 2020 +0530
Change-Id: Ifb2fcc9ba4f85188726859e3f7e7d7198c8a8715
Original commit hash: 5ce9ee09140312657c9fc949a0d6f70fafce8c7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: a8474905d19f97573e997e2bc481875b70f6dc9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:58:39 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL S B0] Enable _CPC nominal  performance and _CPC nominal frequency in performance scale

[
Hsd-es-id: 16011889024
Original commit date: Mon Oct 5 16:58:29 2020 +0530
Change-Id: Ic61683a12d0fb77c838644b7a221544c8ef59556
Original commit hash: 3618b02d0c91f705d6774d4d4ca1667bf976be56

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: c9a9f79fa12704d4e93ac985fc38b2967149f8b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:58:12 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]BWG settings missing in BIOS 1352

Updated the programming according to bwg version 1.3

Hsd-es-id: 22011380213
[
Original commit date: Tue Oct 6 12:02:27 2020 -0700
Change-Id: Ibd75d1ca1aa57bfb8b62ee1dd1f0c567b5481eb0
Original commit hash: 14374ecd99b7ca957dd753b07d000041182a8714

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

================================================================================ 
Commit: ef3da358e1ac469bfcfcbcdab92980caf208597c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:57:59 2020 -0800 
-------------------------------------------------------------------------------- 
[Tool/BpmGen] Add latest version of BpmGen2 tool

Hsd-es-id: 14012289756
[
Original commit date: Fri Sep 25 22:18:49 2020 -0700
Change-Id: Ib0f8de8d233bedad5fa8e75d043cb55813069e36
Original commit hash: 290966d39b851dc1c95e868470c9f0fec38edf2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Tools/BpmGen2/BpmGen2 User Guide.pdf
AlderLakePlatSamplePkg/Tools/BpmGen2/BpmGen2.exe
AlderLakePlatSamplePkg/Tools/BpmGen2/BpmGen2GUI User Guide.pdf
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcp.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcpg9.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcph9.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcpp8.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcps8.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcpw7.dll

================================================================================ 
Commit: c4a7ae6c4ec44e249eed01f31506498fcbee7781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:57:50 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 7 20:15:29 2020 +0000
Original commit date: Wed Oct 7 20:15:29 2020 +0000
Original commit hash: 34b988e7abe7239fd9961603974cc39c601df90f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7fc8cb2860865f67debf637c7cfdaef1d6b83dec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:57:43 2020 -0800 
-------------------------------------------------------------------------------- 
IpBlock/MemoryInit/Adl:[22011432923] Merge IMR Update from TGL MRC v0.4.11.3 for S3 resume and MRC Fastboot flows

[Issue/Feature Description]
System is not able to successfully complete S3 resume flow where IMR has changed since the initial MRC training.
[Root Cause]
ME Stolen size and IMR Alignment may change in MRC Fast Boot flow, which causes hang in S3 resume flow due to BIOS allocating different area for IMRs.
[Resolution]
Adding function MrcUpdateSavedMCValues() to perform update of MeStolenSize and ImrAlignment during MRC Fastboot flows, and last SAGV point only.
[Internal-only]

Hsd-es-id: 22011432973
Original commit date: Wed Oct 7 10:15:19 2020 -0700
Change-Id: Ifd6c7c7885009abce8b2e5954d3e0050fb76df03
Original commit hash: 28e342136995a4af296e2b7bf4c0a94b7d87c6e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: ced1a7736dd29dbd709761fde18e86cc9bcab548 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:57:11 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 7 17:14:16 2020 +0000
Original commit date: Wed Oct 7 17:14:16 2020 +0000
Original commit hash: 99d2153763e8e9311cb5c5ec9dd90057161b7d37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 20c45276f79699ae3fcb239b8b473c9042538783 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:57:05 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit:[ADL][MRC] Remove limiting to 1 DPC under embedded flag

- the code was inherited from previous projects which were meant for 1 DPC
- inapplicable for IOTG projects moving forward including ADL

Refer:
103503

Hsd-es-id: 1508415881
[
Original commit date: Wed Oct 7 14:58:11 2020 +0800
Change-Id: Idbfed149b1c2b8b6e5e1d07fcb67344988ac5f3d
Original commit hash: 5ef25e5379fbf5086060ea4b8db2fb50e430c591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: f45e2368fc9510ed1d07ebec4dc488cedfd51611 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:56:52 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/DxeAsfLib: Fix Execption when AMT is disable when OCR enable

Add Destructor to AsfDxeLib to remove callback.

Hsd-es-id: 14012633832
[
Original commit date: Tue Oct 6 16:52:29 2020 -0700
Change-Id: Iae2dad39a4ba8568da4f9d265dd6456d034a6367
Original commit hash: 29a0c2a42a8febefd44ee7b291db189f85bf7940

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf

================================================================================ 
Commit: c93f46385196f146d049e597bdd2502e24e680c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:56:46 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pcie: Disable CLKREQ mapping for disabled root port

When root port is disabled BIOS needs to unmap the CLKREQ in case there
is a device connected which drives the CLKREQ low which will cause the
clock to continue running and block low power states.

Hsd-es-id: 1507738327
Original commit date: Mon Sep 28 13:01:12 2020 +0200
Change-Id: I9c205d02a0d23755aa4ad1b9e4ed7790182c5bbd
Original commit hash: 301b1f92b848a76f1720b913852d01081319bf86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 9b7864c4ba915717631be096451ff99a94ed40bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:56:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] CPU USB Type-C Over Current Support.

For CPU TYPE-C ports, both physical over current and virtual over current are supported.
Note that is not allowed to enable mixture of physical and virtual over current support
 at the same time across CPU Type-C ports, all ports shall be either physical over
 current pin or virtual wire.
Enabling Virtual Wire Overcurrent Support by default.

Hsd-es-id: 22011259432
[
Original commit date: Mon Oct 5 19:37:01 2020 +0530
Change-Id: Ib2dce75cf830a533e1ad4ae55f07e6c338b18831
Original commit hash: 52e0dc959f80c31e9e25a54bc63b715da6a6faa0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlMUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSimicsUsbOC.dsc

================================================================================ 
Commit: 8f8066c3b80c9850ecd7f9b3eaaa4d63a9712b30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:56:13 2020 -0800 
-------------------------------------------------------------------------------- 
EBG Serial IO Uart Support

Part 2
Issue: SerialPortLib in ServerPlatformPkg does not fully support interface that allows
       PCH specific UART configuration. To enhance it new hooks were added, and now
       each platform can decide which interface is suported for Debug Print.

- New Hooks in SerialPortLib->SerialPortInitialize/Write
- Added SerialPortHookLib Null instance by default for every Platform
- Added SerialPortHookLib that supports SerialIO UART 0 just for EBG

Hsd-es-id: 14010743459
Original commit date: Fri May 15 06:18:10 2020 -0700
Change-Id: I8f739a7e0653ce8a098df751690f8bc73539b606
Original commit hash: d061326c5cfeaf6aae171bf005f122f2a27bd642

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.c
ClientOneSiliconPkg/Include/Register/SerialIoUartRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: cdba6c7f6a5f627e3f9a421f73238c714284af80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:56:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Oct 7 04:29:49 2020 -0700
Change-Id: I675ef9c1981c3b1f93840d577b52db7b115968b8
Original commit hash: 187cf5fe831384c41deb0c0e03e90ada4c2ef85f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c5b46f9258d9933e4386baff9d8a9cc293436f64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:55:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1413_00

Hsd-es-id: no sighting
Original commit date: Wed Oct 7 04:27:20 2020 -0700
Change-Id: I0e2b0e5de8355e199243571a1de54142b6f3424b
Original commit hash: ff8a5232cf7ff404ad76d82e822cb9aa508934ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 92b4252287a1ab5a78e06dae0b8981630f45ad2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:55:35 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP]  Changing the Name of NVS variable and device mapped to peg ports
 1.Changing NVS variable from DG1->DG2
 2.Mapping DG2->PEG1
 3.Mapping SSD2->PEG2

Hsd-es-id: N/A
[
Original commit date: Fri Sep 25 07:16:31 2020 +0530
Change-Id: Id607f4579545e656ebb827ccf41d8054fd41d4f3
Original commit hash: c2df79e71480a0feda1993dbb226f942b1d60ea8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 141c9cfee06370a44398b147347b39310938bd3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:55:28 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Mebx: Add MEBx Core driver

1. Added MEBx core driver with basic features.
2. The new HECI messages were implemented in DxeMeLib library.

Hsd-es-id: 18013134337
[
Original commit date: Fri Oct 2 12:09:59 2020 +0200
Change-Id: Ic8c876395f2dedf2daae01282ad3bcd6030afb5b
Original commit hash: 512f352dd065e54102b35c69640d1c3e2b908f1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/DxeLib.dsc
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 2b41d1ddd798e87e3999442bc86569562155cb25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:55:15 2020 -0800 
-------------------------------------------------------------------------------- 
MeExtMeasurement:[ADL] CSME Configuration Event Bit changes according to the updated FAS

Changed CSME Configuration Event related bits and did necessary code
changes according to updated CSME Measured Boot FAS 0.92

Hsd-es-id: 16011886697
[
Original commit date: Tue Oct 6 13:07:40 2020 +0530
Change-Id: Ia4854d3d2b36870ac5f06e2e828c476762314230
Original commit hash: 69bf62610015a6bb9808d13c45c688899b5bac2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 90292adc7cc2375361d8113f45613ae30dcb59eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:55:08 2020 -0800 
-------------------------------------------------------------------------------- 
Remove CPU generation/Family check in IP Block
-Removed IsGraphicsGen9() check

Hsd-es-id: 16011780215
[
Original commit date: Tue Sep 29 22:48:32 2020 +0530
Change-Id: I95c8a374f7a625709e7b7307cbb6685003958ad3
Original commit hash: cac0fa5d844cc0c6ba2bd966fb5f7924120ebde9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 303e7666fff7bda4950d2dded3df3c76b4ddd6ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:55:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Add Platform support for AuxoriOverride.

Hsd-es-id: 22010541874
[
Original commit date: Wed Sep 30 14:36:39 2020 +0530
Change-Id: If5c38797bf366b1f6be6c17c16d85b2497797a1b
Original commit hash: 9183166c7efc2f8d5a05f491456557da7d60a6a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: d312824a7cbfab31ab579ce45d9b149d5b359a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:54:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Bios Interface to Limit TCSS TC-State.

Need to have a way to limit the TCx states in BIOS, This will help debug issues better on the PM side.

Hsd-es-id: 22011425099
[
Original commit date: Sun Oct 4 22:01:37 2020 +0530
Change-Id: I1cc6067c0b12a80f25b86b389ff6c5e27a871b44
Original commit hash: f326e53c269bad3ed61fb416e1ee59d16d475f72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c

================================================================================ 
Commit: 3ab4b47c0df034034240cfc19203c89f4169a903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:54:27 2020 -0800 
-------------------------------------------------------------------------------- 
Support both integrated TYPE-C and Discrete Type-C combination by both build time and BIOS boot time - phase 2

Hsd-es-id: 2209398970
[
Original commit date: Tue Sep 15 23:54:18 2020 -0700
Change-Id: I94e976f4683bf7c9397c95bbabf9e8c48355f47c
Original commit hash: e687d8cfa28bdb33ff31a65801625dd9548b1d13

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf

================================================================================ 
Commit: a530a7504006e0ab3fe3466b8e0c77822443831a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:54:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Creating Separate BIOS setup option for "DTbtRtd3OffDelayOptEn".

Hsd-es-id: 22010658785, 22010653310
[
Original commit date: Wed Oct 7 02:54:48 2020 +0530
Change-Id: I25010fa5d1778be8ae362e587a936f724ac57f19
Original commit hash: e40cdee0e77458f3aa132701636dbd948deb45c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: dd2e2ef63fed1837c80e63e50c1e034ce9161dfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:54:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][ADL-P] BIOS shall set ECReplay indication to PMC for S5 cycle.

Remove "BOOT_ON_S5_RESUME" condition to meet spec.

Hsd-es-id: 22011483624
[
Original commit date: Mon Oct 5 14:40:32 2020 +0800
Change-Id: I9b9af7af7051e56df5bdbd0361c97a16bc295cec
Original commit hash: 7a28480e18f26b7216dfd3161ead9b129ab68c0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: afc9c7f831657c58dc90f7d8239aa7657d430e9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:53:59 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: ACPI-Logo test failed with an error"PerformCrsValidation failed Error Code: 0x29D"

Return not empty buffer when no resource template create.

Hsd-es-id: 16011754864
[
Original commit date: Wed Sep 23 16:40:35 2020 +0800
Change-Id: I7f9f0b0efaf95e44309070ed74bf2e01934622d0
Original commit hash: 5f78fe82681a60c95acabcf0648efc4a490bd7a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartCommon.asl

================================================================================ 
Commit: 72c358a9d4844348275f7418c34b4463f44f43be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:53:40 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicone/IpBlock/SerialIo/Uart;  Observed delay in a sec phase with daily build debug bios

- Fixed by moving order of 16550 enabling.

[
Hsd-es-id: 16011882102
Original commit date: Tue Oct 6 21:21:41 2020 -0700
Change-Id: I562b8f77e71608e7115cf0e650f2ccec3d343c76
Original commit hash: c8681a68377d52caf7bfb342216c277976e57ce0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: b0bec40c917909607a2ca70e779d203fd73111c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:51:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Oct 6 01:42:22 2020 -0700
Change-Id: Ia2e4291d346f68fca0456ea8cbbded669094ca10
Original commit hash: 966af817a7f3b5d300e80853dfce6c655683decd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ebf63d9037f297b7936a0d5f5b0da23617bbe805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:51:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1412_00

Hsd-es-id: no sighting
Original commit date: Tue Oct 6 01:39:43 2020 -0700
Change-Id: Ib86673dd4ff5103aefe3a6c48eb5f5f3ce5ceed3
Original commit hash: c477c6cbe68fb8fa0e878c6e5362f16cc78b1853

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 88e8e245f1b360459378c0ac388ce56a4bd4b149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:51:13 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Support for WiFi Time Average SAR (WTAS)

Added the new setup option for Blocked List Entries

Hsd-es-id: 16011557854
[
Original commit date: Tue Sep 29 15:06:12 2020 +0530
Change-Id: Ic6d165d7f1dac6dffbedc0506425046e4d96c251
Original commit hash: cea85df73ab3d7ef8b28268e453b7458b91f659d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 4c0991a2c981602e915cb3b92388476b1fd5b217 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:50:59 2020 -0800 
-------------------------------------------------------------------------------- 
RPE- RSE - Use Library 'SecureEraseDxeLib'

- RPE Driver consumes the SecureEraseDxeLib for SSD Erase operation.
- Updated the SecureEraseDxe(RSE) Driver to consume the SecureEraseDxeLib.
- Removed the duplicate files from SecureEraseDxeDriver.

Hsd-es-id: 16011847465
[
Original commit date: Wed Sep 30 10:51:34 2020 +0530
Change-Id: Iebb491d10f4a00bcfa16b087f23dea556c2d67c9
Original commit hash: 2e3439a46e64bf426109244d7b9bc10b24d3e38e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/AtaSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/NvmeSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SimulatedSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SimulatedSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/Ui.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/Ui.h

================================================================================ 
Commit: 10c0ccb3bf280ecf1641534b325c070ecdde5e08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:50:52 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S/Thermal]: Fixing the Policy Mismatch

Policy deaults and Setup default are mismatching for below
thermal config .
DmiHaAWC.TS0TW
DmiHaAWC.TS1TW
DmiHaAWC.TS2TW

Hsd-es-id: 1508330320
[
Original commit date: Mon Oct 5 17:28:44 2020 +0530
Change-Id: If780b8bfa2d25f6d499427f76c903372c4766f10
Original commit hash: 7b841c36f1de9a66e81882a2b2cb59d6d7af7b50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c

================================================================================ 
Commit: 159adfab7df934ded40a8575346747ab1e4aa9f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:50:45 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-P: BIOS powermeter support

Add Power Meter support from the Microchip reference ASL code.
Six functions are implemented by DSM Rev.1
The PAC193X driver support for DSM Rev. 1 has been implemented starting with Driver Version 1.3.

Hsd-es-id: 16011795816

Original commit date: Tue Sep 29 13:56:15 2020 +0530
Change-Id: Ie47fc673e4865c2f21d55c26511f09a7ec5b18ce
Original commit hash: 50d7dff4650af5e138b673cf08d52a654bf4e04f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 226ceb668e58cb8160169eb6a6db57d05d468dea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:50:25 2020 -0800 
-------------------------------------------------------------------------------- 
Update for IOE SB access for MTL only
Several lines of description for the change.

Hsd-es-id: 16011430321
[
Original commit date: Mon Sep 14 22:36:50 2020 +0800
Change-Id: I5fef85f05e928474ed0d35acf2b9006acaf10bbd
Original commit hash: c175a37d12907a46422cfe33b6cecce0899e15d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: a86635eee4f8df1c358a0a3c0d849b431a9c779d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:50:00 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 5 22:18:43 2020 +0000
Original commit date: Mon Oct 5 22:18:43 2020 +0000
Original commit hash: 12b9e3a117179e98e752e1e1d2635d97b8c5beb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e9d0d079ba2f2c3c3a04128959879d84ff3f287d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:49:54 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1307985302][ADLS][DDR4]MC0 slot1 alone config boots to windows and freezes/ fails WR/Fastboot/PKGC3

Issue:
 Freeze / failures in WR / Fast / PKGC in DDR4 when MC0 DIMM1 is populated alone (without DIMM0)

Root Cause:
 RecvEn / TxDq / TxDqs PI values have to be set to MAX on Rank0 in this case.
 And in MC0 DIMM1 alone case it was not done due to a bug in MrcPhyInitDqStaticDig2.
 "DIMM1 alone" check was not working correctly on MC0, due to ControllerOut variable having stale value.

Solution:
 Initialize ControllerOut properly in a per-Controller loop.

Additional changes:
 - CTE: Update initial DDR4 RxDqsP/N PI setting
 - CTE: Skip pcode mailbox code
 - Change DataControl0.rxrankmuxdelay_2ndstg from 0 to 3 per DE recommendation

Hsd-es-id: 1307985302
[
Original commit date: Mon Oct 5 14:12:20 2020 -0700
Change-Id: I7407bdc26ce20526c51c2d7d9c3c31b431a1da00
Original commit hash: d3bb5badbac0e682ee9058edd994ab0e26d7372b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c4c31bfc5905d6bbf7e27f999dd891e09737d6db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:49:29 2020 -0800 
-------------------------------------------------------------------------------- 
Add BIOS knob to enable/disable "Core ratio above 85 extension mode".

Based on this knob, BIOS will set/reset FULL_RANGE_MULTIPLIER_UNLOCK bit in OC persistent overrides data.
BIOS need to use PCODE BIOS Mailbox interface to set above bit.

Hsd-es-id: 14012548195, 14011940096
[
Original commit date: Fri Sep 25 16:57:21 2020 -0700
Change-Id: If49e97e4961f9adbaa285d98d8565a3accdf5173
Original commit hash: 8898bbd9cb5f158297b507d5260578a28cec4521

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/OcSetupVariable.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h

================================================================================ 
Commit: 47eaf8ba9e85c6733545c767ea318c771dd9279b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:49:21 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] BIOS presents SED Unlock pop-up screen on firstboot of the TDS
device sealed for shipping mode.

Processing TCGMOR and Physical presensce commands moved after TDS call-
When MOR bit was set Theabove function will connect the SATA controller
to make sure all Hard disks to be connected, which was making the SED
Popup to appear

Hsd-es-id: 16011826804

[
Original commit date: Wed Sep 30 18:49:06 2020 +0530
Change-Id: I50b5d3530fcc1c19c0fb35025e4e27a34a4f4122
Original commit hash: 69e444cf6df23772c16be90ffe20e899d4a78b78

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: db41bf917bad6e60f93b8aa31cff7bbeb02dffde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:49:14 2020 -0800 
-------------------------------------------------------------------------------- 
Remove Enumcflcpu Instances from C1S in master

Hsd-es-id: N/A
Original commit date: Wed Sep 30 11:58:46 2020 -0700
Change-Id: I16ce21c845ee4b79f303ae46b8a99f583a601ff2
Original commit hash: fd0700037e9283a6ec309a38efcbf493307b106e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 0542b864b021f7e5de7f2cf871827a9cc2476639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:49:07 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AdlPch: Mark FIVR as not present

Change 7e79e5c658 makred FIVR as present to allow BIOS to configure
Vccin off to high current transition time programming. This programming
is causing issues with platform shutting down after spending some time
in CS. Right now it is unknown what exactly whether the issue is caused
by value that BIOS programmed or by the programming flow breaking
something else.

Hsd-es-id: 16011749933
Original commit date: Mon Oct 5 15:26:21 2020 +0200
Change-Id: I9a03c7513c99a26231ffe10a06a1dd42734eaed0
Original commit hash: 6459235be01c832e011ded52434b3b50d8139a24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlS.c

================================================================================ 
Commit: f09e82c6f83228fcc5d4f910eeb9227be928ff40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:48:37 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Remove Simics WA

Removed Simics WA.

Hsd-es-id: 16011842622
Original commit date: Tue Sep 29 14:19:35 2020 +0530
Change-Id: Icc3f78dd0fb5842387b72f407cb24af9e8101da0
Original commit hash: e5ecb83d35479f2758cb51b4849e50fe8ac2698b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c

================================================================================ 
Commit: 5bef9805616b0381c51c6737b23d56b5466edc5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:48:13 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SerialIo/Uart: Disable Power Gating enabling for IBL

IBL has its D0I3_MAX_POW_LAT_PG_CONFIG register moved to ACPI CFG space.
For now, Power Gating is not needed. To prevent BIOS writes into wrong area,
this function is skipped.

Hsd-es-id: 18013136621
[
Original commit date: Thu Oct 1 15:33:15 2020 +0200
Change-Id: I964de09c74ca012be009485681e6f19f41efbe47
Original commit hash: a9eb73afd8a7033edcffd9a2855aef1a6a8bed59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 4acedc66d2ee0f06e2c0ad13ad5bb4eec5000325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:48:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Oct 5 02:02:31 2020 -0700
Change-Id: If4a332bd7dbe662ba52454a88330e72d6db8140e
Original commit hash: 6db32449db7f1fe8c9d75ad326cc7495c2690300

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5b663c14efd624ad60b469e4f1745383b8cb499c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:47:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1411_00

Hsd-es-id: no sighting
Original commit date: Mon Oct 5 02:00:11 2020 -0700
Change-Id: I8dbe367cdbdd07f49e1506d8c6153c0df3337d01
Original commit hash: d327e8f242133437942737741cb75e8b3464d8c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 45e430736a9389b6a78ed41edf544f568a0a7f89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:47:41 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SouthClusterCdf: Register definitions cleanup

Removed duplicate register definitions headers from SouthClusterCdf
and replaced uses of them with correct ones from ClientOneSiliconPkg.

Hsd-es-id: n/a
[
Original commit date: Mon Sep 14 11:00:49 2020 +0200
Change-Id: I9fafc2a26e4a63338057d8e10b2be6147327f2a8
Original commit hash: f61ff16863aa23896c5550731300c245309e6b63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Include/Register/SataRegs.h

================================================================================ 
Commit: f8c2e903f8f3057ffb8735aeefec482327064292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:47:28 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL] Fix policy default mismatch for SA IPs
IpBlock - HybridGraphics

RootPortIndex  - Since PCD value is 0xff, Updating the same value
                in policy and .dsc

Hsd-es-id: 16011810042
[
Original commit date: Tue Sep 29 12:28:47 2020 +0530
Change-Id: I7d4c9840faca9c43a7fb740d57d6f4fc9131a1d4
Original commit hash: 106032aed7a75c5a83b25d69783428a503b2502b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c

================================================================================ 
Commit: 86206b51e6ea4193cfac0241d11714d06dd39cbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:47:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default

Hsd-es-id: 1508322860, 1508322914
[
Original commit date: Wed Sep 30 22:15:52 2020 +0530
Change-Id: Id4b2a3b49bf500cd869ecd78bcdd5a0bf6d720da
Original commit hash: e3fc7323b7f1f0dd25cb3dc86fa0642b684a6c1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInitCommon.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 29989912daa5c7b51fa82ac7b423ab74f152c48b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:47:03 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 5 06:12:49 2020 +0000
Original commit date: Mon Oct 5 06:12:49 2020 +0000
Original commit hash: 98302036aa6f790ae0412fb82225958803d07799

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac87593d5e9ce96b6c5048f6e74faf418e68a757 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:46:55 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011815194][ADL P][LPDDR4] Update DRAM timing parameters to support G1-1067

Changes:
Update tInit1/tInit2 to 20ns on CTE.
Increase TC_PWRDN.tCKE by 1 for frequency < 1333.
Adjust Dec_tCWL to avoid negative TxDqFifo delays during FlyBy training on CTE.

Other Changes:
Skip SaGvSwitch on Simics.
Fix CTE build error.

Hsd-es-id: 16011815194

Original commit date: Wed Sep 23 17:32:46 2020 +0530
Change-Id: I612cb7225413e5469b9c5e1ff1c99639f4c98e5f
Original commit hash: 9d1530d3dee6aeffbada3c5de3dc0c24cfc09703

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: be455d7de3a4350da73431fdeabf18c9fb940e06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:46:48 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: No traffic is being generated from switch card when 256B payload size Upstream Read traffic is initiated from PTG script

Subordinate number are not properly updated during PCI initialization in PEI phase.

Hsd-es-id: 14012010635
[
Original commit date: Wed Sep 30 14:10:21 2020 +0530
Change-Id: I8b80a14a3afc2bb1ba2631cba09f13b9f1a3f01b
Original commit hash: adea531bc8b5a1a363a3f7684af0a517b4f524e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: bfca738ed7108648d2356b61ce090bca32b785c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:46:42 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]: BIOS tries to access SiPolicy  in PchP2Sb.c causing assert

HsleWorkaround is a Post mem config variable which was accessed in Pre mem. Removing the variable from the SiConfig.

Hsd-es-id: 16011824651
[
Original commit date: Thu Oct 1 12:11:20 2020 +0530
Change-Id: I9c546969600aefee1edfc0a30959bb58a633859e
Original commit hash: 97a045d2a00bf54c409ab2a05848355b0c6afabf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c

================================================================================ 
Commit: ec692f035805cab59088c8f7e0e122b77f0e0ed4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:46:28 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]adding microcode patch 0x14

Hsd-es-id: N/A
Original commit date: Fri Oct 2 20:54:29 2020 -0700
Change-Id: Ie4b99d6e7fa584aedee751e3778b837321cbb91c
Original commit hash: fb329e9bb3d2601d92701f8c952dbb92dc09af8a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 279034cc18a48c057fcbe90120c705153c33be8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:45:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Oct 4 02:55:25 2020 -0700
Change-Id: Iec9d50148da7807c3980fa51a9c60d1ddf8060d5
Original commit hash: c50566fbfc494ac24e5bdbde62fd9855de903140

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cf361e764c6f2b50b25a19ed5a103d2b534c5226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:45:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1407_00

Hsd-es-id: no sighting
Original commit date: Sun Oct 4 02:53:48 2020 -0700
Change-Id: I7876aea496a766ea39c0d5ba35582bdefe1a49b4
Original commit hash: 04e914cf5e93e1d2ab562c260d441e0373d6802a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7b08382951760c9ae3c5022e6e29bbfe95688451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:45:17 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remote Platform Erase - TPM clear

Added functions to support TPM clear erase action.

Hsd-es-id: 16011354650
[
Original commit date: Tue Sep 29 10:18:30 2020 +0530
Change-Id: Ia3d711e45eca2ae552c8fc445216efa78176bba6
Original commit hash: 6628501e6e6e1b31c3cf32e304afed79b939bee2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: 301d109de082fb2b54dd582fc86f9024c6a0d8ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:45:10 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Oct 4 06:22:04 2020 +0000
Original commit date: Sun Oct 4 06:22:04 2020 +0000
Original commit hash: bffdfcd7f4d92fcc84d90ad0a383e1b7b954eba2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6fb38a51b0e149359fed02180428de300020c347 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:45:03 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011454535][ADL-S ADL-M ADL-P | DDR4 DDR5 LP4 LP5] Row Hammer Mitigation A/B/J step

[Issue/Feature Description]
Add Row Hammer support and new BIOS setup options.
 - Refresh2X
 - REFRESH_PANIC_WM/ REFRESH_OEMx_WM
 - {RFM, pTRR}

BIOS Option
  Intel Advanced Menu
    Memory Configuration
      Row Hammer SELECT
        Disable
        Enable Row Hammer RFM; Fallback to PTRR [Default]
        Enable Row Hammer PTRR
      Row Hammer 2x Refresh
      REFRESH_PANIC_WM     [1-9]
      REFRESH_OEMx_WM        [1-8]

User can enable Refresh2X.
Besides that, user can enable RFM which might fallback to PTRR, or enable PTRR only.

New items in MEMORY_CONFIGURATION PPI:
  RhSelect
  McRefresh2X
  Lfsr0Mask
  Lfsr1Mask
  RefreshPanicWm
  RefreshHpWm

[Impacted Platform]
All ADL.

Hsd-es-id: 14011454535
[
Original commit date: Tue Sep 22 21:50:45 2020 +0800
Change-Id: I24fa34af6584b33a62b8b5734ac6b3007ce2c475
Original commit hash: 707371a98fc70c8b71ecd9183f0c2309b2ff656a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2fa114243666aa66cc5b4033268575daa474304d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:44:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 3 04:31:16 2020 -0700
Change-Id: I6c451eeb44cc3654dd44a4bf15670888cec4b2e3
Original commit hash: 54deb792e110b727a6858f79b65b2bd89eaa896a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ba0a49aa0789630578ffcd39c18bf6a77e08203d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:44:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1406_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 3 00:59:23 2020 -0700
Change-Id: I61b2df3a98c880e75707ab3f479be7791c46d8e2
Original commit hash: 1c61d5915d6f15d5a06efeb3425f3fb0b87d334c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 26243fe8f18cd8b14854cae06a8bc1950f73eedf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:44:00 2020 -0800 
-------------------------------------------------------------------------------- 
New Global Mapping Policy addition for VMD

Added VMD Global Mapping policy to map all the storage devices.
Enabled/mapped all the available storage devices under VMD if the global policy is Enabled.

Hsd-es-id: 14012620605
[
Original commit date: Fri Oct 2 11:20:01 2020 -0700
Change-Id: I8951abda6d9e3f17ccd68cfbfa7c7270ff83608b
Original commit hash: c8a34cfc39f87282e4b22810b249cc892a43a379

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c

================================================================================ 
Commit: d259d1c6a5657c7b6d36ba00a8e6544f7c26aa6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:43:45 2020 -0800 
-------------------------------------------------------------------------------- 
Features: Made two KW fixes

NhltLib.c
  Added a check for null. Without this, it's possible a NhltTable could be dereferenced
  while null.
gap.c
  In here, I just initialized the idx variable. KW thinks a bad indexing may occur, and
  I believe that is because idx is an 8 bit value that was uninitialized, so KW falsely
  believed that idx could take on any value between 0-255.

patch #2

  Removed some spaces.

patch #3
  Added bounds check on idx to account for indexes greater than 8

Hsd-es-id: N/A
[
Original commit date: Thu Sep 24 18:09:50 2020 -0700
Change-Id: I7e52e2f0c754037339dde2314317a6f2fa9f13aa
Original commit hash: 472e87daf73268739a6a60f10124bc4aea27dbe4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c

================================================================================ 
Commit: 225d8335eeac07a5cab663cfe522691bd3343135 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:43:32 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 2 20:29:54 2020 +0000
Original commit date: Fri Oct 2 20:29:54 2020 +0000
Original commit hash: 40fe362ce011c2ce108a7e89b27f14067f473427

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f3678be96a7aa78ddd9b880653cb35910057faa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:43:24 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012580575][ADL-S | DDR5][Update Save/Restore registers for B0 stepping]

Description:
  Update Save/Restore function to support B0 registers.

Additional changes:
 - B0 fixes in UpdateCompGlobalOffset() and UpdateSampOdtTiming()
 - MiniBios: use correct SlotStatus for DDR5 memory down case - ch2/3 should be not populated

Hsd-es-id: 14012580575
[
Original commit date: Thu Oct 1 20:49:04 2020 +0300
Change-Id: I4ea38f1295cb708bc7ca1ae57303c7f06e85016d
Original commit hash: 46c177cbfd8821002d831648830024d4fed3b328

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a7ae44bd2d1700a69340e69681d38442711d1437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:42:59 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Pch\Library\SecPchLib: [RC2321][RCR] Need recommendation for early initialization of second UART for SAM (pre FSPM)

Part 3
- Added additional flow for Pci mode
- Fixed 2ndMmioBase in SiPkg

[
Hsd-es-id: 2208883791
Original commit date: Fri Sep 25 23:02:53 2020 -0700
Change-Id: Ic7e1a77e9536b4aed49e12f65f71c839416ddf48
Original commit hash: 02eae877a0336e9ebfa93dabeeab3b5154f74489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c

================================================================================ 
Commit: 7822a4ae2db5c2289dbc7a8c9f9dfc7b0bb2941c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:42:53 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Me/IntegratedTouch: Removal of Deprecated feature

- Integrated Touch is EOL - this commit removes all related files

[
Hsd-es-id: N/A
Original commit date: Thu Oct 1 18:35:03 2020 -0700
Change-Id: I4f2db54b2c06050fa5d0b1c1fccddff6b25d4301
Original commit hash: 8ba1bc52b047f1946a3c67059f4de09f02a2617c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/IntegratedTouch.h
ClientOneSiliconPkg/Include/Protocol/IntegratedTouchHid.h
ClientOneSiliconPkg/Include/TouchHeciMsgs.h
ClientOneSiliconPkg/Include/TouchSensorRegs.h
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouch.c
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouch.inf
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouchComponentName.c
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouchComponentName.h
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouchPrivate.h

================================================================================ 
Commit: 9edc8512a0c0df23169f9be45b2444b1ed7c9150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:42:46 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SerialIo/Uart: PCH Serial IO UART have no message

Issue: UART checks for hidden mode were done through SPARE register
       This soulution did not work for desktop based products.
Solution: Restore previous method of checking Hidden mode through GPPRVRW7

[
Hsd-es-id: 1508379802
Original commit date: Wed Sep 30 16:42:14 2020 -0700
Change-Id: I4c4fba883716f1610657cec52dc6c924c980785e
Original commit hash: ebfe94a33bfd9add74f602a5183e9cfd55a96fc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoUartRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 182ce599405f40e8dd3a749a1631c102a8bbb686 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:42:22 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SouthClusterCdf: Remove PchAccess header

Removed PchAccess header and corrected various libraries to use specific
register headers instead of it.

Hsd-es-id: n/a
[
Original commit date: Mon Sep 14 11:00:49 2020 +0200
Change-Id: Id54b14239e42cc13db33a2c7e9cfb8be855dd067
Original commit hash: 614749a76301bf8d6c900e355c0902abe3371894

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SataRegs.h

================================================================================ 
Commit: 269c794e2bebed642a917a24cee08e27f3ce1ac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:42:16 2020 -0800 
-------------------------------------------------------------------------------- 
Add Mebx Config protocol platform implementation

Added Mebx Config driver to MebxFeaturePkg

Hsd-es-id: 18012823420

Original commit date: Tue Sep 8 14:06:00 2020 +0200
Change-Id: I0997f12d4ba959ab4bc9aa41efebdf4efd5efb6c
Original commit hash: e81b7b7fe9c65068c68d449f7b9f47a8045f0156

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/Include/MebxFeature.dsc
Features/Manageability/MebxFeaturePkg/Include/MebxFeaturePostMem.fdf
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.inf

================================================================================ 
Commit: ac57d927516d4151b296d81619f540bb98ee3c71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:41:58 2020 -0800 
-------------------------------------------------------------------------------- 
Add Mebx Display Protocol platform implementation

Added Mebx Display driver to Features Package

Hsd-es-id: 18012564441

Original commit date: Wed Aug 12 15:31:36 2020 +0200
Change-Id: I8294de995dbc4df1dcf78ceb1f9d143d4bff5724
Original commit hash: 2484fd3bfd36fc35490f47f1cb5902a5369eca42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/MebxDisplayProtocol.h
Features/Manageability/MebxFeaturePkg/Doc/MebxArchitectureDiagram.png
Features/Manageability/MebxFeaturePkg/Include/MebxFeature.dsc
Features/Manageability/MebxFeaturePkg/Include/MebxFeaturePostMem.fdf
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.inf
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.dec
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.dsc
Features/Manageability/MebxFeaturePkg/Readme.md
Features/Manageability/Readme.md

================================================================================ 
Commit: 75f45d323a9af7a5ab90b293fa7aa04d250e2b9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:41:51 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg: Remove CDF includes

This commit removes all CDF public includes which were duplicated with
ClientOneSiliconPkg.

Hsd-es-id: n/a
Original commit date: Tue Sep 8 21:55:53 2020 +0200
Change-Id: I89aab1002ffeb26850fab70a06a1dd42734eaed0
Original commit hash: e6d1759a52ebc6b2d9cc1d74e9d23de3d13cdc2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 68911f985d3e73ab5b4b4907e550ceac50470bcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:41:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 2 02:48:00 2020 -0700
Change-Id: Ic423c0fcbb20d1a708e8d52846e2e5c1c898c308
Original commit hash: 7665d7320ab9abb02322abda6a679db2e6ab2e79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4e93b2777fb181f51e54dc2c820c62c75ad504b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:41:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1405_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 2 02:47:51 2020 -0700
Change-Id: Ic2b5a3aca22bfae0c9b0cfd2e44d989ad6c29cfb
Original commit hash: fee6f002ca0c590e1bcab0f6a0283e7ad81e01d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a32b01bde372ba63c84c54b1cfe4799672cc2df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:41:26 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Boot issue on CPV Board ID 0x29

Add missing CPV Board ID 0x29.

Hsd-es-id: N/A
[
Original commit date: Thu Oct 1 22:56:58 2020 +0800
Change-Id: I4abcefed9d10ceae732a5106ec0cc8134269a529
Original commit hash: d17e43159fa0b142b004c1e8ddbdfc40a89f4279

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 6fba3e4007b947970eb118be24de1755f949ad59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:41:02 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 2 07:31:07 2020 +0000
Original commit date: Fri Oct 2 07:31:07 2020 +0000
Original commit hash: eb2994e5c8cfd238c27abf06c48af30c0f62fa38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32a06295238e4b6ba9b3631d8e6b1e3be8b4f7fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:40:56 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011453877][ADL-S ADL-M ADL-P | DDR4 DDR5 LP4 LP5] DRAM address decode

[Issue/Feature Description]
1) Add UEFI application AddrDecodeEncode
2) Add Memory Address Encode Decode Protocol
3) Add ADL address decode/encode library under MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib

Hsd-es-id: 14011453877
[
Original commit date: Mon Aug 17 16:37:19 2020 +0800
Change-Id: I2eed3587e652193d5c2d62a3002744e72803be62
Original commit hash: 9c4de980320cbf69da72e9795cd880b188d217fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakePlatSamplePkg/Library/DxeDriverAddrDecodeTest/AddrDecodeEncodeTest0.inf
AlderLakePlatSamplePkg/Library/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
AlderLakePlatSamplePkg/PlatformPkg.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/Protocol/MemoryAddressEncodeDecode.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc

================================================================================ 
Commit: a0d96d24171de097478eacd2d79c4b69dab01e96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:40:42 2020 -0800 
-------------------------------------------------------------------------------- 
Removed usage of KvmEnable from MEBX_DATA_HOB

Affected platforms: ADL, MTL, EGS
Changes:
1. Added field IntelKVMEnabled to ME_CAP structure.
2. The value of KvmEnabled within ME SMBIOS 130 is updated based on value from
   MBP.

Hsd-es-id: 18013136848

[
Original commit date: Thu Sep 24 09:42:25 2020 +0200
Change-Id: I42659d75377c03ab33c55815c1b527690a332778
Original commit hash: 052d51b50649b61898d7b1e66d092068aa91890a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
ClientOneSiliconPkg/Include/Library/DxeMeLib.h

================================================================================ 
Commit: 3238d370252aa2a9a38c209384f9b22b63a69b51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:39:48 2020 -0800 
-------------------------------------------------------------------------------- 
UEFI BT: BT Update Bt_Uefi_Release_3_0_11

BT Update Bt_Uefi_Release_3_0_11.

Hsd-es-id: 14012630922
[
Original commit date: Thu Oct 1 13:48:35 2020 +0530
Change-Id: I5bca2459308e73de867dcfd8ecc0637d0725cd51
Original commit hash: d94fc772d0282937f8f6e3d693b114dfb96cbbdb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e567330e9b3df4bf81bce27b03f2f530309b594c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:39:40 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/OneClickRecovery: One Click Recovery feature

Add One Click Recovery(OCR) Feature.  This feature supports a single out of band to boot
a recovery appliction via AMT. Recovery options can be windows recovery,
PBA or HTTPS boot.
 - Update SMBIOS table 130 with platform supported OCR capabilities
 - Send AMT available boot options(WinRe, PBA) to AMT
 - Send AMT enabled Boot Option Type aviable for OCR
 - Setup OCR Boot Option to launch if requested by AMT

[
Hsd-es-id: 2209163693
Original commit date: Mon Sep 21 17:54:55 2020 -0700
Change-Id: I8ad10de231f17e9b103ad4fefe03255b4b0fb275
Original commit hash: bf5d01257357b1746a4c6bceac73aa932e68301e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/AmtSetup.uni
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h
ClientOneSiliconPkg/Include/Protocol/OneClickRecoveryProtocol.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c

================================================================================ 
Commit: cad4e4cd1904a90b44aaff7a4e5e229c81b8c902 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:39:29 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 1 15:02:16 2020 +0000
Original commit date: Thu Oct 1 15:02:16 2020 +0000
Original commit hash: 81c43afd4aa787096dd08d45f03906cd8144fc06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2cc51236170e71e7f4c6580f63d3bd96d172da4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:39:23 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0][GRT] SVOS specific issue - Bios assigned PSMI Trace memory region overlapped with IMR(Isolated Memory Region)
caused Uncore MCA (SADERRCODE: CBO_SAD_ERR_IA_EXC_IMR [0x12])
  - Moving the PSMI Region Reservation Above TopUseableMemAddr

Hsd-es-id: 16011837756
[
Original commit date: Mon Sep 28 14:57:24 2020 +0530
Change-Id: Id034bf0ecc3468429ee3abc10e339c9be58605c6
Original commit hash: b7cf9acf6d844236671d8f8f14b8967b1464237e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: cc9708becc08485b90dbc50acb15f44e8efb29f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:39:10 2020 -0800 
-------------------------------------------------------------------------------- 
Removed usage of RemoteAssistanceTriggerAvailablilty from MEBX_DATA_HOB

Affected platforms: ADL, MTL, EGS
Changes:
1. Implemented IsCiraAvailable function, which checks if Client Initiated Remote
   Access is enabled.
2. Changed implementation of DisplayRemoteAssistancePrompt to use IsCiraAvailable
   function.

Hsd-es-id: 18013136841
[
Original commit date: Tue Sep 22 16:32:26 2020 +0200
Change-Id: Id481af429c2dd4699dcbb410d37d68e610396749
Original commit hash: 20e13ab67a7545239fc277b9321de329d26ba01d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: b1ab8e29eaad9812510f8d6c01986c229fde870d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:39:04 2020 -0800 
-------------------------------------------------------------------------------- 
Removed usage of PlatformMngSel from MEBX_DATA_HOB

Affected platforms: ADL, MTL, EGS
Changes:
1. Removed usage of PlatformMngSel from code.
2. Changed a way of checking if AMT is enabled, from now bios checks the feature
   state of Amt field from MeBiosPayloadHob.
3. Added ME_BIOS_EXTENSION_SETUP structure.

Hsd-es-id: 18013031229
[
Original commit date: Mon Sep 21 12:11:17 2020 +0200
Change-Id: Ib03f3bb96aa7937fba8401237fe4989a4d724c51
Original commit hash: ec080922395a4e1a3fc0dc7722e8af0e418019af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.c
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.h
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlertDxe.inf
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h

================================================================================ 
Commit: 78210395462490ec2bf896172ace3b4fc1e2c30b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:38:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 1 03:46:03 2020 -0700
Change-Id: Ifedea8350d14ea275879c793f1ddf1e1499bc0a8
Original commit hash: 4299645749a54c45bb690534a6a4507790c26fa5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9f2c98d44950449edd21964223ac2959690e1e68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:38:33 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0][PO] - IO read to Laguna from some address result in mismatch.

Hsd-es-id: 1307932946
[
Original commit date: Fri Sep 25 17:15:33 2020 +0530
Change-Id: Id31942d87f588b370fcb80bf618ac44df6af6138
Original commit hash: d23ec5e01f81ad0b8b2faaa6136bcfba08c3e9ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PlatformInitLib/PlatformLateInitLib.c

================================================================================ 
Commit: 58ec6ebf3ab42a3f061f1e293ffb2bba3d4657c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:38:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1404_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 1 03:43:44 2020 -0700
Change-Id: I909fb40752ee6c6efa8fda645ba3982dcd74de49
Original commit hash: 1b7f6881abbedc9190ef4fcea72710ef1063311d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b692d22041e7bfc9a4780c4c55925d1a8085d79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:38:19 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/PchAdrLib: Invalid bit definition ADR_RST_STS

ADR_RST_STS bit shift in ADR_CTRL_STS register have been adjusted
to follow definition in crif.

Additionally, redundant definitions in PmcRegsVer3 have been removed.

Hsd-es-id: 18013071406
[
Original commit date: Fri Sep 25 13:33:45 2020 +0200
Change-Id: Ibc16dbca122aa574accc5e721cb4ae1a9a7bcf3a
Original commit hash: 7a6cefd6902721b0c6f03f78d8c068c7e6d5ca7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer3.h

================================================================================ 
Commit: 45e92561c6f4f8aaad4d0bf10ab6039b6cf82498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:38:14 2020 -0800 
-------------------------------------------------------------------------------- 
Split Boot Changes Part  II
Changes
1. Updated Flash Map to map the Flash Address Range as 4GB - 512 KB to 4GB - 12 MB - 512 KB
2. Added Tool update to support #1 (ANC_GEN_TOOL,FITGEN,BPMGEN2). (Will be Removed once we have official Version).
3. Added Support to Read the BootGaurd Status to Read the Boot Media.
4. Removed Override of ClientOneSilicon and added Relavent changes to offical Pkg
5. Added Support to read NVRAM Data from Ucode Region for Split boot.

Hsd-es-id: 16011525065, 16011624765, 16011697994
Original commit date: Fri Sep 25 17:09:04 2020 +0530
Change-Id: I9f454bd8c937306bd17ab27ba8934f07dbdbd9c5
Original commit hash: 8c9e07b850cec91c54b4f6540bdb5b946945d264

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/PlatformNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.inf

================================================================================ 
Commit: 66436cbc1e4e5edadfe649e1b21caf82f8d4e774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:38:05 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 1 08:17:42 2020 +0000
Original commit date: Thu Oct 1 08:17:42 2020 +0000
Original commit hash: 350b8b8015dd61a6065d41a571c1043bbf93d608

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a418ce1c70a9e6acd64da2e9b245042ced9da8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:38:00 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012581795][ADL-S]Add support for ECC DFT Feature

[Issue/Feature Description]
Add knob for ECC DFT feature enabling/disabling

[Resolution]
Add new Setup option "ECC DFT", connected to Inputs->EccDftEn.
When this knob is enabled, and ECC is enabled:
 - Set mcmnts_global_driver_gate_cfg_0_0_0_mchbar.qclk_global_driver_override_to_dclk = 1

[Impacted Platform]
ADL-S

Hsd-es-id: 14012581795
[
Original commit date: Sun Sep 27 19:09:42 2020 +0800
Change-Id: I1199fa3432de8f687b3d5dd867a306ff9135117c
Original commit hash: 3ba869ee9c51a52afef851c1c663d8ff15e071f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 45febaf3c54862b328cae116cf8db2ff768f7870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:37:53 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 1 05:23:39 2020 +0000
Original commit date: Thu Oct 1 05:23:39 2020 +0000
Original commit hash: 8116db627f324cef8c11faf4074a132fd0b4d84f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3bc0d5c2c52f688d59da0261462c1d0a5e0bde1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:37:43 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 1 04:17:56 2020 +0000
Original commit date: Thu Oct 1 04:17:56 2020 +0000
Original commit hash: c667606646d3b3fe72a78e01f9b64fc65abbc7cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88c21860e1b52fb107839e341ea98f3617bb6eba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:37:38 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22010445499][ADL-S | DDR4] Read Voltage Centering 2D Training

Enable the Read Voltage Centering 2D step for Matched Rx (DDR4 / LP4)
Includes Analog VOC (Voltage Offset Cancellation) Per Bit

Hsd-es-id: 22010445499
[
Original commit date: Wed Jul 15 18:12:52 2020 +0300
Change-Id: I8340735bbec56aa1ef5ce43277624ee297e1537e
Original commit hash: 7659ce00afe4cef6ce26ee53f3a6245b503f9627

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: f58995e9dec88e588a75b29994f67c28e83f6581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:37:04 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 30 20:43:26 2020 +0000
Original commit date: Wed Sep 30 20:43:26 2020 +0000
Original commit hash: 99a6b5d5cec3b03c6dca2f9de29737635468f2f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5ae7f1e0a020defac60847dd672337e30b60e3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:36:54 2020 -0800 
-------------------------------------------------------------------------------- 
IpBlock/MemoryInit/Adl:[14012349922][ADL MRC][CAPID Frequency limit register changes]

Add CAPID0_F Register header and structure information, used for MAX_DATA_RATE_AT_GEAR1
Calculate MAX_DATA_RATE_AT_GEAR1 frequency during MrcMcCapabilityPreSpd
Change maximum frequency calculation for DDR5 and LPDDR5 to use the correct multiplier
Add check in  McFrequencySet() that error will be checked and reported not only on Timeout also on RATIO==0

Hsd-es-id: 14012349922
Original commit date: Mon Sep 21 15:36:24 2020 -0700
Change-Id: I57b8f447c977d75263a1007c0191d64ecdc7da6a
Original commit hash: e44c889aa957e53232d36c0e982a0eab02abe570

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: aa120a4f172728dc6885abd83b2694a422348cd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:36:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Sep 30 04:27:29 2020 -0700
Change-Id: If514fe13b21034494b1996326f1d00eed79e0fc9
Original commit hash: af7c4ce3853359755d7842bc0621defaef6ff50f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 26c917582f97e2f62c5a847cad4fde0d2a74dfee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:36:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1403_00

Hsd-es-id: no sighting
Original commit date: Wed Sep 30 04:24:53 2020 -0700
Change-Id: Ifefec03cd14904cfa6dd5aa6e7e216cd9dd93aa0
Original commit hash: 88a57966436dd218b8ee6aa9aec68dd186bac97a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 115bf36abbeeb858683a8d10977e6f746e3afcd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:35:45 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg: Removing ADL CPU dependency for FHF BIOS

There should be removed ADL CPU dependencies for FHF.
CpuMailboxLib is not used so can be removed.
CpuPlatformLib is required by PCH modules/libraries so should be implemented for
SPR CPU and included to FHF BIOS.

Hsd-es-id: 16011381377
[
Original commit date: Fri Aug 28 19:56:55 2020 +0200
Change-Id: I50316b8a0769b8b643a529462233cb9eb658b77c
Original commit hash: 3a12b0b1e9584117d0675df47f01a402990b339f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf

================================================================================ 
Commit: 6c2b5d3250ddda71175d8e77d0779c03faf16e4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:35:26 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Support new version of image header in SearchMeRecoveryFmpCapsule function for MeResiliency support

EFI_FIRMWARE_MANAGEMENT_CAPSULE_IMAGE_HEADER is updated to version 3 in EDK2.
Current implementation doesn't support it, so that the image header size is
wrong. Add version check before calculating the image header size.

Hsd-es-id: 1508096739
[
Original commit date: Wed Sep 30 07:00:42 2020 +0800
Change-Id: Ibf21a6f98f1e390262b2b1dd22e7b7cbd45ac6c8
Original commit hash: 5adcd08545ca58e9d133c20ae673f29d30fedc14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 54ea254217182221cee87b759e083aa6ed3fb093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:35:11 2020 -0800 
-------------------------------------------------------------------------------- 
In PCIe disable feature, a change to active SL config by BIOS should be followed by a G3 cycle (MR power cycle / reset)

Hsd-es-id: 14012495547

Original commit date: Tue Sep 29 18:52:22 2020 -0700
Change-Id: I251a516f4bab7fb9db5163a9b07f6c7d053f0460
Original commit hash: dd29989049119101a3e90c766e293f241eda837c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 777d215ae6033c9e2b3fe23b008d69949e6dd30b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:34:55 2020 -0800 
-------------------------------------------------------------------------------- 
Automation of Dekel Programming for ADL

Hsd-es-id: 14012447888
[
Original commit date: Sun Aug 23 23:50:03 2020 +0530
Change-Id: I053b00f5cfaa10e8fad4f8dfa7ab591f3dccbfc3
Original commit hash: 74b75030ca3f5476bbd33c99c31301c1a8ebc8d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: 2e3d599cebb9a252b368185fabeb9e144713443a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:34:40 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S08 DDR5 SODIMM 6L RVP

Refer to ADL_S_S8_SODIMM_6L_RVP_Platform_Mapping_document_Rev0p8_ww39p4.xlsx

Hsd-es-id: 1508377389
[
Original commit date: Thu Aug 20 14:21:12 2020 +0800
Change-Id: I055428b7023187ee48c03bc3596ab8ba3e2ad47b
Original commit hash: 653033c32c6ffffc6a59f270b08ee7dc2a2fb822

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: c7d99ea140f1961d36a4234cc5dab659d058da3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:34:29 2020 -0800 
-------------------------------------------------------------------------------- 
[RKL-S] Remove Rocketlake Instances from C1S in master [Part 2 ]

Codebase was branched out

Hsd-es-id: N/A
Original commit date: Sun Sep 27 21:05:44 2020 -0700
Change-Id: I466979074d1420ac57540a25a20efd80b6f76545
Original commit hash: 5e206d54218039dc78f075e61a32c69bcc769cee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver1/HostBridgeConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 4554b8f2fed320298f1686df4e0a9bf09114da35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:33:56 2020 -0800 
-------------------------------------------------------------------------------- 
Chasm falls: add obbdigest check to avoid build error

Hsd-es-id: 1508365842
[
Original commit date: Tue Sep 22 09:55:06 2020 +0800
Change-Id: I82105e2bbd45e87687272345566c975ff1133f29
Original commit hash: a3d8c4a573cdbf408055888bdda46681faa6ce65

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/postbuild.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c

================================================================================ 
Commit: cda64c7237be768ab3077d7adb73e86da30fe804 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:33:40 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Fixing KW issue

KW issue #8317, #8325, #8367 and #8391 Array index out of bounds

Hsd-es-id: 22011451246
[internal-only]

Original commit date: Tue Sep 22 12:52:43 2020 -0700
Change-Id: Iccfbfd3ce6114e4be1c67de2c3bcc658875060d0
Original commit hash: c1724fd4bd1fecd625f28421d217320be7c792ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: 1c73d39e3ed4cdb24ef3e4da4501ac919a425663 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:32:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 29 18:41:02 2020 +0000
Original commit date: Tue Sep 29 18:41:02 2020 +0000
Original commit hash: 323520b7d8919e73526bf80eaa192b34f70e10e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32d84097865f876973f82a6baed41b7175ae88d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:32:15 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012608176][ADL-S | DDR4 DDR5][DqOdtDelay / DqsOdtDelay should be pulled in by 2 clocks]

Due to an extra xover delay on DQ / DQS ODT path in ADL A0, we need to reduce DqOdtDelay / DqsOdtDelay by 2 clocks.

Hsd-es-id: 14012608176
[
Original commit date: Mon Sep 28 23:54:32 2020 -0700
Change-Id: I27895877c471f192228604bf276511878f267a8a
Original commit hash: 09031c9111e4e46f9f00f05e51afee064f5a2eb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7393a920455a0b92a92a3874c9e84d7c091e607c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:31:54 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Fixed error handling

Fixed the error handling of the PolicyInitAdvancedDxeEntryPoint() function
to return the appropriate status code on exit.

Hsd-es-id: 22011447259
[
Original commit date: Fri Sep 25 10:16:38 2020 -0700
Change-Id: Ic22e96e478bafb0a374da122fcfbe3cdcdafab16
Original commit hash: 5267f22a3391735197d8ccefe48e106f2f68b706

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c

================================================================================ 
Commit: 511e21a3c9d3533c114389556eb1a2f3de0db0c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:31:48 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]: Update pmecfg2.pmet from "1" to "0"

Changing the value of PMET as per design recommendation to prevent device drop issues during RTD3 flow.

Hsd-es-id: 14012597641
[
Original commit date: Fri Sep 25 14:16:52 2020 -0700
Change-Id: I4474d5cf6e9e997a4440d53ad8c0ee07a8c6b6c6
Original commit hash: 860bcb2c56c1d84376976c254ebd2a8afa23d535

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 530db5a033383a6e58b7fc9ac69d39e08c377a96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:27:17 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: PMA Init - Initialize VccLVRs and workpoint Data

Initialize VccLVR registers in PMA Init
Initalize Workpoint Data
Redefine DDR Frequency list to support Qclk 33, Gear 2 and 4
Create Input parameter for Vddq Domain
Make VddqVoltageOverride, VccIogVoltageOverride, and VccClkVoltage Override
	customizable thru setup menu

Hsd-es-id: 22011307992
Original commit date: Wed Jul 29 08:06:27 2020 -0700
Change-Id: I17b841d352c70f595b58e2a2a164b43d3986dce9
Original commit hash: 333b937ac14272515ed26e1475fed7958bcc3acf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 44ba73f14f4e8a76065ff06b002010287c8835a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:26:47 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL]Program the CPU PCIe registers as per BWG Rev 1.4

Hsd-es-id: 16011795592
[
Original commit date: Wed Sep 16 10:16:28 2020 +0530
Change-Id: I9096c615f819b3190b693246f9352b1e1d2f1115
Original commit hash: e00ee085a744899b27580979136831312cfb6df5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 69389bf233d03b8e89d277d3da57079a7a1735f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:26:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Sep 29 04:16:15 2020 -0700
Change-Id: I21424f0fabba8290bbfd19f72980c4af53c3cb1d
Original commit hash: fd97ed3ee0ad22ff0254a198c0207c7de4c87b78

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0f9f3e92e2a1af825d57c273c131775e9fbc14fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:26:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1402_00

Hsd-es-id: no sighting
Original commit date: Tue Sep 29 04:13:27 2020 -0700
Change-Id: I4c0d6c19ba54421cf5bef20797e05c326e9939e0
Original commit hash: 796669021a2c5caae240c7150dc78a1456b590c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4313d386dbe5c8ef4ac8098ef128a9bf4d3c3d95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:25:41 2020 -0800 
-------------------------------------------------------------------------------- 
DGR:[ADL] Added SPA log protocol interface support

Added SPA log protocol interface support as per
SPA phase2 implementation.

Hsd-es-id: 16011829301
[
Original commit date: Sun Sep 27 12:28:40 2020 +0530
Change-Id: I842708a1f600e458d371502caae791267ef1aece
Original commit hash: 3668d8d47e28fb66d1e1843a245d17d7fdb9616c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
AlderLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmSpaLogOutputProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm

================================================================================ 
Commit: 6309a90e97aadeaaa98101659c8f362c0fba60f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:25:07 2020 -0800 
-------------------------------------------------------------------------------- 
[ADP-S_CMLH][A0][PO][PCIe] Display does not come up with external Gfx Card

1. remove delay func and using natural delay.
2. PCIe/PEG pwr pin pull high in early PreMem phase.
3. PCIe/PEG rst pin de-assertion from PreMem phase to Before PeiGraphicsInit, this time can generate 92ms.

Hsd-es-id: 14011557188
[
Original commit date: Mon Sep 28 13:37:48 2020 +0800
Change-Id: I0d25bcb899979fa08aa755347ae32b26080eadb8
Original commit hash: 181f1de92b5fd0d8e312096b75789f48157067aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: 12c654ea23ec307b192a93db2a8c099259d45d0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:24:55 2020 -0800 
-------------------------------------------------------------------------------- 
RCR for VPD SPCD enabling with capability to edit the BIOS map files via patching
checkin stage 4: MRC DQ DQS and SPD data mapping

Hsd-es-id:16011732223
Original commit date: Tue Sep 22 03:13:07 2020 +0530
Change-Id: I5a7ba28f94169d239dcf42a30a310cc1582b734d
Original commit hash: a2f6406bb1758b1db17e37a1bd4688745a8eee56

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc

================================================================================ 
Commit: 9089775998c7c6a6e5bf4f248487aea583de5433 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:24:44 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S07 DDR5 UDIMM 2DPC CRB

Refert to ADL_S_S7_UDIMM_6L_RVP_Platform_Mapping_document_Rev0p1_ww39p1.xlsx.

Hsd-es-id: 1508363852
[
Original commit date: Tue Sep 22 08:43:12 2020 +0800
Change-Id: I9bcf7797c112ade2a917150f44f29b8ceb291a66
Original commit hash: 4ec315876afbac25c0879b783bf6f789f057b027

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 72a9ede88c762db77d8d74a6512dc92c4438e2d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:24:37 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "[MCHECK] - BIOS write wrong value to MSR 0x304
- Corrected the MCHECK Address Calculation.
- BIOS Structure should be aligned to 4K." This reverts commit ee5856f639f3c1f83ff2f6a84911ef05814f8f4f.  - OS Preload is failing because of this Structure alignment.    To unlock 881 config, we are reverting the change."

This reverts commit 24e6baf5f26657e0b11900f795701f7d23c8b6d5.

Hsd-es-id: 16011814119

Original commit date: Tue Sep 22 22:07:51 2020 -0700
Change-Id: I75d3da12216b9ddeb63e0f3d98883bf0f24d90d7
Original commit hash: 00b1ad2793109ebea1c9a9ff3ef0ae30f2a81693

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 0ba715b3b9796e998c315182587de3f177915f0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:24:33 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Preventing SaSetup Option Override

Hsd-es-id: 16011824865
[
Original commit date: Mon Sep 21 16:39:19 2020 +0530
Change-Id: Ic21c886a6ccf5b781c2fa50c6e86cb06b9abed50
Original commit hash: 1fa2193f6c100faf5d7969cbe2665d77060c7b74

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6572e27bcd01025ced5827e6e726ce159bee0388 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:24:17 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: [ADL-S][Security] Bios standalone Seamless Capsule upgrade and downgrade is failing from OS/EFI

1. Enlarge PeiMemory size for Capsule/Recovery process usage.
2. Install SecurityFv in Recovery path.
3. Clean up/Sync up condition check and flow control in PlatformInitRecoveryPei.c by this chance.

Hsd-es-id: 16011715685
[
Original commit date: Mon Sep 28 20:29:48 2020 +0800
Change-Id: I9e1b25ae152b456d64102a198804122bfbc3a8e7
Original commit hash: b80d1cc828a0511a7b9f6564735ef0e0652f7a8d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 47fe7db7e047fcfeab6a9880404cddf3ebd3aade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:24:12 2020 -0800 
-------------------------------------------------------------------------------- 
Remove all the gEfi prefix from Guid names on PlatSamplePkg and BoardPkg dec files

1. Remove gEfi prefix from Guid names that defined in PlatformPkg.dec and BoardPkg.dec on AlderLake.
2. Remove gEfiMeBiosExtensionSetupGuid from PlatformPkg.dec and change all gEfiMeBiosExtensionSetupGuid to gMeBiosExtensionSetupGuid except Intel\AlderLakePlatSamplePkg\InternalOnly\Wfu .

Hsd-es-id: 1508162725
Original commit date: Mon Sep 14 15:21:46 2020 +0800
Change-Id: I31000faad3e6bf6b4fb36566fe94ba7bdcc24072
Original commit hash: 35f3e71692819dcc9e53ad91249266bc8e631bd9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/EC/EC.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.inf
AlderLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.c
AlderLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
AlderLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
AlderLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
AlderLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.inf
AlderLakePlatSamplePkg/Include/Protocol/EcAccess.h
AlderLakePlatSamplePkg/Include/Protocol/EfiUsbFnIo.h
AlderLakePlatSamplePkg/Include/RstFeaturesVariable.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
AlderLakePlatSamplePkg/Library/SmmPchLib/SmmPchLib.inf
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
AlderLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.inf
AlderLakePlatSamplePkg/Telemetry/Include/Pi/TelemetryHob.h
AlderLakePlatSamplePkg/Telemetry/Include/Protocol/TelemetryAdapterInformation.h
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.inf
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.inf
AlderLakePlatSamplePkg/Telemetry/Library/PeiTelemetryFviLib/PeiTelemetryFvilib.c
AlderLakePlatSamplePkg/Telemetry/Library/PeiTelemetryFviLib/PeiTelemetryFvilib.inf
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.inf
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf
AlderLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.inf

================================================================================ 
Commit: 8afbbbf30e56c62e347c8cb2032b49ab83253f09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:22:35 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] [MTL] EE_Turbo feature default value

Change EE_Turbo feature default value to disable

Hsd-es-id: 16011827648
[
Original commit date: Mon Sep 28 14:36:14 2020 +0800
Change-Id: I29d7bec60ff1642ba4405d48839148b174cdf9c5
Original commit hash: 385de8ce4032bae6c7d02b962f6c25929a4ec3f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: a70e1bcc5fb686cca0ddd4ad8500a266764466a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 11:21:55 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: [ADL] Correct PcdPc8374SioKbcPresent setting flow

Move AdlSBoardMiscInitPreMem () before AdlSSioInit ();

Hsd-es-id: 1508375438
Original commit date: Thu Sep 24 14:45:47 2020 +0800
Change-Id: Iea0141eb1d5b85049bbe8d83efdee8e3f97346a9
Original commit hash: 716a36450d613dc7a23c6516a95bc26cb10ae7fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
