
---------- Begin Simulation Statistics ----------
final_tick                               2542188259500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231510                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   231508                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.13                       # Real time elapsed on the host
host_tick_rate                              671582487                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198141                       # Number of instructions simulated
sim_ops                                       4198141                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012178                       # Number of seconds simulated
sim_ticks                                 12178414500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.877314                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  369550                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               740918                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2626                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114351                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            949191                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30810                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          211669                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           180859                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1154576                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71820                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30431                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198141                       # Number of instructions committed
system.cpu.committedOps                       4198141                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.798526                       # CPI: cycles per instruction
system.cpu.discardedOps                        317072                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619673                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480464                       # DTB hits
system.cpu.dtb.data_misses                       8357                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417401                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875786                       # DTB read hits
system.cpu.dtb.read_misses                       7470                       # DTB read misses
system.cpu.dtb.write_accesses                  202272                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604678                       # DTB write hits
system.cpu.dtb.write_misses                       887                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18267                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3689868                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1163589                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688616                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17116472                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172458                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  988216                       # ITB accesses
system.cpu.itb.fetch_acv                          396                       # ITB acv
system.cpu.itb.fetch_hits                      982343                       # ITB hits
system.cpu.itb.fetch_misses                      5873                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2437     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2424     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2424     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4866                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11222905500     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9207500      0.08%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19087000      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931182000      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12182382000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994666                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898776                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8213085500     67.42%     67.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3969296500     32.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24343029                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85431      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542605     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839878     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592936     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198141                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7226557                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22744454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22744454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22744454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22744454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116638.225641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116638.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116638.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116638.225641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12982487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12982487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12982487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12982487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66576.856410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66576.856410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66576.856410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66576.856410                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22394957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22394957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116640.401042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116640.401042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12782990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12782990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66578.072917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66578.072917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288318                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539684276000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288318                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205520                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205520                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130973                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34949                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88802                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34669                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28993                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28993                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89392                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41475                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11400512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11400512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6735104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6735545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18147321                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160276                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002708                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051966                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159842     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     434      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160276                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836928036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          379176750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473998000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5717184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4509632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10226816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5717184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5717184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2236736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2236736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34949                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34949                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469452243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370297135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839749378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469452243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469452243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183663974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183663974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183663974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469452243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370297135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023413352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     70003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414807                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159794                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123539                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123539                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10305                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2027                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2049228750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4852147500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13708.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32458.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81937                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159794                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123539                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.383754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.223344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.606678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35239     42.34%     42.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24828     29.83%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10110     12.15%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4710      5.66%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2500      3.00%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1472      1.77%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          909      1.09%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          622      0.75%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2830      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83220                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.982355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.380455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.784650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1287     17.20%     17.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5706     76.27%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.10%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.12%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            30      0.40%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           14      0.19%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.735271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6675     89.23%     89.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.35%     90.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              476      6.36%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.31%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      0.72%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9567296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7775616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10226816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7906496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12178409500                       # Total gap between requests
system.mem_ctrls.avgGap                      42982.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5087104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4480192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7775616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417714801.873429417610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367879743.294991314411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638475230.088448762894                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123539                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2585116000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2267031500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298693913500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28938.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32173.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417810.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            321521340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170877465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           571407060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315862200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5319594540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196852800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7857412365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.191734                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    458592250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11313182250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272726580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144942435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495944400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318336480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5248626690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        256615200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7698488745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.142119                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    612099500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11159675000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12171214500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704941                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704941                       # number of overall hits
system.cpu.icache.overall_hits::total         1704941                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89393                       # number of overall misses
system.cpu.icache.overall_misses::total         89393                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5510289500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5510289500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5510289500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5510289500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794334                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794334                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794334                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794334                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049820                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049820                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049820                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049820                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61641.174365                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61641.174365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61641.174365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61641.174365                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88802                       # number of writebacks
system.cpu.icache.writebacks::total             88802                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5420897500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5420897500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5420897500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5420897500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049820                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049820                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049820                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049820                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60641.185551                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60641.185551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60641.185551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60641.185551                       # average overall mshr miss latency
system.cpu.icache.replacements                  88802                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704941                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704941                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89393                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5510289500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5510289500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61641.174365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61641.174365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5420897500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5420897500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60641.185551                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60641.185551                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839723                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1757708                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88880                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.776193                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839723                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3678060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3678060                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336482                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336482                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106253                       # number of overall misses
system.cpu.dcache.overall_misses::total        106253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6810537000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6810537000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6810537000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6810537000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442735                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442735                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073647                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073647                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073647                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64097.361957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64097.361957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64097.361957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64097.361957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34773                       # number of writebacks
system.cpu.dcache.writebacks::total             34773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36655                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36655                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69598                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69598                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4434200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4434200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4434200000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4434200000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048240                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048240                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048240                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048240                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63711.600908                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63711.600908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63711.600908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63711.600908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69439                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49785                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49785                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3335415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3335415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66996.394496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66996.394496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2713671500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2713671500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66854.019364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66854.019364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475121500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475121500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587694                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587694                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61541.430545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61541.430545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29007                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29007                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720528500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720528500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59314.251732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59314.251732                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63785500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63785500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078903                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078903                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72237.259343                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72237.259343                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62902500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62902500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078903                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078903                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71237.259343                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71237.259343                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542188259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.516763                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398117                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69439                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.134463                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.516763                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000565                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000565                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2951100666500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 345316                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   345316                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1480.39                       # Real time elapsed on the host
host_tick_rate                              274661806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511202979                       # Number of instructions simulated
sim_ops                                     511202979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.406607                       # Number of seconds simulated
sim_ticks                                406607485000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.691910                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24467837                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37822097                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5740                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2539135                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38609444                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             127576                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          840838                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           713262                       # Number of indirect misses.
system.cpu.branchPred.lookups                47775824                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  970762                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84139                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506265757                       # Number of instructions committed
system.cpu.committedOps                     506265757                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.605212                       # CPI: cycles per instruction
system.cpu.discardedOps                       6470746                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                108486567                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    111443422                       # DTB hits
system.cpu.dtb.data_misses                       9031                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 92974337                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     94625796                       # DTB read hits
system.cpu.dtb.read_misses                       6602                       # DTB read misses
system.cpu.dtb.write_accesses                15512230                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16817626                       # DTB write hits
system.cpu.dtb.write_misses                      2429                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           175787404                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          234736736                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         108189626                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         20482958                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       113456808                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.622971                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                97142000                       # ITB accesses
system.cpu.itb.fetch_acv                          453                       # ITB acv
system.cpu.itb.fetch_hits                    95905230                       # ITB hits
system.cpu.itb.fetch_misses                   1236770                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   332      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21462     57.50%     58.42% # number of callpals executed
system.cpu.kern.callpal::rdps                    1523      4.08%     62.50% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.50% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.51% # number of callpals executed
system.cpu.kern.callpal::rti                     2188      5.86%     68.37% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.38%     70.75% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.76% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37323                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44739                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8254     34.10%     34.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     416      1.72%     36.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15396     63.61%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24203                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8237     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.80%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      416      2.44%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8237     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17027                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             394680149500     97.07%     97.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               251322500      0.06%     97.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               393952500      0.10%     97.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11284630500      2.78%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         406610055000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997940                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.535009                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.703508                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2005                      
system.cpu.kern.mode_good::user                  2003                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2516                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2003                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796900                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886580                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32961818500      8.11%      8.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         373569596500     91.87%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78640000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      332                       # number of times the context was actually changed
system.cpu.numCycles                        812663664                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154217      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220614376     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712850      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608382     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62910360     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12746005      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429165      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045739      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193035      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506265757                       # Class of committed instruction
system.cpu.quiesceCycles                       551306                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       699206856                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1101952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2203590                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8439589021                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8439589021                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8439589021                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8439589021                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117935.593703                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117935.593703                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117935.593703                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117935.593703                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           358                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   12                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.833333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4857393089                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4857393089                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4857393089                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4857393089                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67877.658068                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67877.658068                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67877.658068                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67877.658068                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23233877                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23233877                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115591.427861                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115591.427861                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13183877                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13183877                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65591.427861                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65591.427861                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8416355144                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8416355144                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117942.196525                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117942.196525                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4844209212                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4844209212                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67884.097702                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67884.097702                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             817753                       # Transaction distribution
system.membus.trans_dist::WriteReq               2869                       # Transaction distribution
system.membus.trans_dist::WriteResp              2869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310997                       # Transaction distribution
system.membus.trans_dist::WritebackClean       587832                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202813                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214599                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214599                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         587833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227851                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1763497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1763497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1326803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1336679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3243298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75242496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75242496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43640704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43652448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123461984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1106637                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000273                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016517                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1106335     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     302      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1106637                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9024500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5930393186                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2375690500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3110560250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37621248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28303936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65925184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37621248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37621248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19903808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19903808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          587832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1030081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       310997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             310997                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          92524731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69609973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             162134703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     92524731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92524731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48950914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48950914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48950914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         92524731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69609973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            211085617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    896078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    542203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001526098500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54501                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54501                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2836626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             843843                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1030081                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     898779                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1030081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   898779                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2701                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             51911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39373                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11993133250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4899500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30366258250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12239.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30989.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       249                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   722907                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  687948                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1030081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               898779                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  936119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    778                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       465120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.133471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.380974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.255067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       168523     36.23%     36.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148041     31.83%     68.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50496     10.86%     78.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25123      5.40%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14973      3.22%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8870      1.91%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7182      1.54%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4799      1.03%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37113      7.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       465120                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.979432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.209844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.705527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50499     92.66%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3390      6.22%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           422      0.77%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           70      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           73      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           13      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54501                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.441478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.416423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.946540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43222     79.30%     79.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1274      2.34%     81.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8411     15.43%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              904      1.66%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              425      0.78%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              148      0.27%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54501                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62713600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3211584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57348928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65925184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57521856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       154.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    162.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    141.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  406607485000                       # Total gap between requests
system.mem_ctrls.avgGap                     210801.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34700992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28012608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57348928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 85342728.012004017830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68893488.274078384042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141042479.825475931168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       587832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       898779                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16735658750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13630599500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9705765421500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28470.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30821.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10798834.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1712736060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            910321830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3518092200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2285921520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32097115440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105875274720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      66979393440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       213378855210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.778473                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 173002672500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13577460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 220027990250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1608313560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            854816160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3478458060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2391683940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32097115440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     111661775640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62106435360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       214198598160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.794528                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 160304697000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13577460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 232725666500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74229                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74229                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1594                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1728000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7007000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372876021                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5609500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1382500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              115500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    408619607000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     98478746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         98478746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     98478746                       # number of overall hits
system.cpu.icache.overall_hits::total        98478746                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       587833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         587833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       587833                       # number of overall misses
system.cpu.icache.overall_misses::total        587833                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36301856500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36301856500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36301856500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36301856500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     99066579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     99066579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     99066579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     99066579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005934                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005934                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005934                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61755.390562                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61755.390562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61755.390562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61755.390562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       587832                       # number of writebacks
system.cpu.icache.writebacks::total            587832                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       587833                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       587833                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       587833                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       587833                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35714023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35714023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35714023500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35714023500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005934                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005934                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005934                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005934                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60755.390562                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60755.390562                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60755.390562                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60755.390562                       # average overall mshr miss latency
system.cpu.icache.replacements                 587832                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     98478746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        98478746                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       587833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        587833                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36301856500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36301856500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     99066579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     99066579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61755.390562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61755.390562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       587833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       587833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35714023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35714023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60755.390562                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60755.390562                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            99115822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            587832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            168.612498                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         198720991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        198720991                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110355696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110355696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110355696                       # number of overall hits
system.cpu.dcache.overall_hits::total       110355696                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642056                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642056                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642056                       # number of overall misses
system.cpu.dcache.overall_misses::total        642056                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39265230500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39265230500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39265230500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39265230500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110997752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110997752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110997752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110997752                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005784                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005784                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61155.460739                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61155.460739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61155.460739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61155.460739                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239637                       # number of writebacks
system.cpu.dcache.writebacks::total            239637                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201626                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201626                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201626                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201626                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4938                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4938                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27456756500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27456756500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27456756500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27456756500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373149500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373149500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003968                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003968                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62340.795359                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62340.795359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62340.795359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62340.795359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75566.929931                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75566.929931                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442249                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     94015938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94015938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251501                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251501                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16268805500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16268805500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     94267439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     94267439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64686.842199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64686.842199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14571193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14571193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373149500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373149500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64535.128240                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64535.128240                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180352.585790                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180352.585790                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16339758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16339758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22996425000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22996425000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16730313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16730313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58881.399547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58881.399547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2869                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2869                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12885563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12885563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60032.535419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60032.535419                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49671                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49671                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    141371000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    141371000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75277.422790                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75277.422790                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1875                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1875                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    139315500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    139315500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036373                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036373                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74301.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74301.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 408912407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           105264322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            238.020486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         222643015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        222643015                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2963136644500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16458261                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 16458205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.64                       # Real time elapsed on the host
host_tick_rate                              380344319                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520818787                       # Number of instructions simulated
sim_ops                                     520818787                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012036                       # Number of seconds simulated
sim_ticks                                 12035978000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.675883                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  838474                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1026587                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                558                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30703                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1054232                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15692                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          133102                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           117410                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1129679                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27882                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8001                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615808                       # Number of instructions committed
system.cpu.committedOps                       9615808                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.503373                       # CPI: cycles per instruction
system.cpu.discardedOps                         95463                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628797                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1975458                       # DTB hits
system.cpu.dtb.data_misses                       1956                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842576                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1023118                       # DTB read hits
system.cpu.dtb.read_misses                       1381                       # DTB read misses
system.cpu.dtb.write_accesses                  786221                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952340                       # DTB write hits
system.cpu.dtb.write_misses                       575                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3002181                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4927187                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1096226                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           978819                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8279026                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399461                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2466283                       # ITB accesses
system.cpu.itb.fetch_acv                          116                       # ITB acv
system.cpu.itb.fetch_hits                     2465044                       # ITB hits
system.cpu.itb.fetch_misses                      1239                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3213     87.86%     91.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      33      0.90%     92.15% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.21% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.15%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.09%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3657                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5628                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1607     46.49%     46.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1831     52.96%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3457                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1605     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1605     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3229                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11452810000     95.17%     95.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8272500      0.07%     95.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16293500      0.14%     95.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               556183000      4.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12033559000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998755                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.876570                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.934047                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.620991                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.766187                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2676101000     22.24%     22.24% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9357458000     77.76%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24071956                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33270      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585570     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9398      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265735      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941641      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34066      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615808                       # Class of committed instruction
system.cpu.tickCycles                        15792930                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           86                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32664                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57057                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21591                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9110                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55268                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55268                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21601                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10900                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       199018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2763840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2763840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7886336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7886768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10650608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             88027                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000966                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031059                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87942     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      85      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               88027                       # Request fanout histogram
system.membus.reqLayer0.occupancy              395000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           517492500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350576500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          114574750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1382016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4234688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5616704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1382016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1382016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3651648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3651648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57057                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57057                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         114823739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351835804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466659544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    114823739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114823739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303394373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303394373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303394373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        114823739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351835804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770053917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000485480500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4564                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4564                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248325                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73740                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87762                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78601                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78601                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2509                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   389                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4568                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    830072750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  426265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2428566500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9736.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28486.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70687                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63264                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78601                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.391328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.097457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.118717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9449     32.01%     32.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7236     24.51%     56.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3232     10.95%     67.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1564      5.30%     72.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          879      2.98%     75.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1241      4.20%     79.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          457      1.55%     81.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          401      1.36%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5061     17.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.679448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.044730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.385744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              19      0.42%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            395      8.65%      9.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3895     85.34%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           144      3.16%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            40      0.88%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            25      0.55%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            10      0.22%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.20%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.11%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             7      0.15%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             6      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4564                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.136503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.105859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1999     43.80%     43.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.83%     44.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2451     53.70%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      1.27%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.37%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4564                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5456192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  160576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5005504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5616768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5030464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       453.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12035981000                       # Total gap between requests
system.mem_ctrls.avgGap                      72347.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1227776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4228416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5005504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 102008827.201246142387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351314699.977018952370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415878460.395989477634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21595                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78601                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    630353000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1798213500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289865799750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29189.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27176.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3687813.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            117074580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62234205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322899360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          209509920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     950233440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4591229160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        755517120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7008697785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.312279                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1904675250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9729342750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93648240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49794195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285807060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198751500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     950233440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4521110040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        814564800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6913909275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.436849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2058520500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9575497500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              310500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12035978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2761295                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2761295                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2761295                       # number of overall hits
system.cpu.icache.overall_hits::total         2761295                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21600                       # number of overall misses
system.cpu.icache.overall_misses::total         21600                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1338298500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1338298500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1338298500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1338298500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2782895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2782895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2782895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2782895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007762                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007762                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007762                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007762                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61958.263889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61958.263889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61958.263889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61958.263889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21591                       # number of writebacks
system.cpu.icache.writebacks::total             21591                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21600                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1316698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1316698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1316698500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1316698500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007762                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007762                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007762                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007762                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60958.263889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60958.263889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60958.263889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60958.263889                       # average overall mshr miss latency
system.cpu.icache.replacements                  21591                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2761295                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2761295                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21600                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1338298500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1338298500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2782895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2782895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007762                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007762                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61958.263889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61958.263889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1316698500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1316698500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007762                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007762                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60958.263889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60958.263889                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989259                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2789820                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.167692                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.989259                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5587390                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5587390                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1837523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1837523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1837523                       # number of overall hits
system.cpu.dcache.overall_hits::total         1837523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122616                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122616                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122616                       # number of overall misses
system.cpu.dcache.overall_misses::total        122616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7072570500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7072570500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7072570500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7072570500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1960139                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1960139                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1960139                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1960139                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062555                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062555                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57680.649344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57680.649344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57680.649344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57680.649344                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57057                       # number of writebacks
system.cpu.dcache.writebacks::total             57057                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56771                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56771                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65845                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65845                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3873177500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3873177500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3873177500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3873177500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35899500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35899500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033592                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033592                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58822.651682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58822.651682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58822.651682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58822.651682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139686.770428                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139686.770428                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66167                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1001165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1001165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    854113000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    854113000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1013942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1013942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66847.695077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66847.695077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    707221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    707221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66870.366868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66870.366868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217572.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217572.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6218457500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6218457500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56614.294558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56614.294558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3165956500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3165956500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57282.681069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57282.681069                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4504                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4504                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          324                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          324                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23940000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23940000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067109                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067109                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73888.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73888.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          324                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          324                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067109                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067109                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72888.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72888.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12035978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7579860                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.810644                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          828                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4005655                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4005655                       # Number of data accesses

---------- End Simulation Statistics   ----------
