Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Projects_SisDigAva/P24a_Sniffer_FSM_Mealy/Sniffer_vtb_isim_beh.exe -prj D:/Projects_SisDigAva/P24a_Sniffer_FSM_Mealy/Sniffer_vtb_beh.prj work.Sniffer_vtb 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Projects_SisDigAva/P24a_Sniffer_FSM_Mealy/Sniffer.vhd" into library work
Parsing VHDL file "D:/Projects_SisDigAva/P24a_Sniffer_FSM_Mealy/Sniffer_vtb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 120948 KB
Fuse CPU Usage: 311 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Sniffer [sniffer_default]
Compiling architecture behavior of entity sniffer_vtb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/Projects_SisDigAva/P24a_Sniffer_FSM_Mealy/Sniffer_vtb_isim_beh.exe
Fuse Memory Usage: 137508 KB
Fuse CPU Usage: 499 ms
