
Communication_Module.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800100  00001038  000010cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001038  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000004b  0080013c  0080013c  00001108  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00001108  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  000017d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  0000186b  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000001d8  00000000  00000000  0000189a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002c50  00000000  00000000  00001a72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000007d9  00000000  00000000  000046c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001313  00000000  00000000  00004e9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000005d8  00000000  00000000  000061b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000688  00000000  00000000  00006788  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001b34  00000000  00000000  00006e10  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001d8  00000000  00000000  00008944  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
       6:	00 00       	nop
       8:	7e c0       	rjmp	.+252    	; 0x106 <__vector_2>
       a:	00 00       	nop
       c:	cb c0       	rjmp	.+406    	; 0x1a4 <__vector_3>
       e:	00 00       	nop
      10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
      12:	00 00       	nop
      14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
      16:	00 00       	nop
      18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
      22:	00 00       	nop
      24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
      26:	00 00       	nop
      28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
      32:	00 00       	nop
      34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
      36:	00 00       	nop
      38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	eb c0       	rjmp	.+470    	; 0x218 <__vector_16>
      42:	00 00       	nop
      44:	10 c1       	rjmp	.+544    	; 0x266 <__vector_17>
      46:	00 00       	nop
      48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	31 c1       	rjmp	.+610    	; 0x2b4 <__vector_20>
      52:	00 00       	nop
      54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
      56:	00 00       	nop
      58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
      62:	00 00       	nop
      64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
      66:	00 00       	nop
      68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	7b c1       	rjmp	.+758    	; 0x368 <__vector_28>
      72:	00 00       	nop
      74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
      76:	00 00       	nop
      78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
      82:	00 00       	nop
      84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
      86:	00 00       	nop
      88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e8 e3       	ldi	r30, 0x38	; 56
      a0:	f0 e1       	ldi	r31, 0x10	; 16
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	ac 33       	cpi	r26, 0x3C	; 60
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	ac e3       	ldi	r26, 0x3C	; 60
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a7 38       	cpi	r26, 0x87	; 135
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	8e d1       	rcall	.+796    	; 0x3e0 <main>
      c4:	b7 c7       	rjmp	.+3950   	; 0x1034 <_exit>

000000c6 <__bad_interrupt>:
      c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <handleData>:
#include "Master_communication.h"


void handleData(uint8_t temp)
{
	switch(temp) {
      c8:	81 30       	cpi	r24, 0x01	; 1
      ca:	68 f0       	brcs	.+26     	; 0xe6 <handleData+0x1e>
      cc:	83 30       	cpi	r24, 0x03	; 3
      ce:	18 f0       	brcs	.+6      	; 0xd6 <handleData+0xe>
      d0:	83 30       	cpi	r24, 0x03	; 3
      d2:	49 f4       	brne	.+18     	; 0xe6 <handleData+0x1e>
      d4:	03 c0       	rjmp	.+6      	; 0xdc <handleData+0x14>
		case 0x01: //START PICKUP button pressed
		pickUpItem = 1;
		waitingForStartAbort = 1;
		case 0x02: //END PICKUP button pressed
		waitingForEndPickup = 1;
      d6:	81 e0       	ldi	r24, 0x01	; 1
      d8:	80 93 83 01 	sts	0x0183, r24
		case 0x03: //ABORT PICKUP button pressed
		pickUpItem = 0;
      dc:	10 92 54 01 	sts	0x0154, r1
		waitingForStartAbort = 1;
      e0:	81 e0       	ldi	r24, 0x01	; 1
      e2:	80 93 59 01 	sts	0x0159, r24
      e6:	08 95       	ret

000000e8 <setupBluetoothRXTX>:
	}
}

void setupBluetoothRXTX()
{
	waiting_for_instruction = 1;
      e8:	81 e0       	ldi	r24, 0x01	; 1
      ea:	80 93 7f 01 	sts	0x017F, r24
	UCSR0B = (1<<RXEN0) | (1<<TXEN0) | (1 << RXCIE0); //Enable RX0, TX0 and RX complete interrupt
      ee:	88 e9       	ldi	r24, 0x98	; 152
      f0:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = (1 << UCSZ01) | (1 << UCSZ00); //set data length to 8-bit;
      f4:	86 e0       	ldi	r24, 0x06	; 6
      f6:	80 93 c2 00 	sts	0x00C2, r24
	UBRR0H = 0x00;
      fa:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 0x07; //Sets baudvalue in AVR to 7, which gives baude rate 115200. baudvalue = (Fcpu/baudrate*16)-1	
      fe:	87 e0       	ldi	r24, 0x07	; 7
     100:	80 93 c4 00 	sts	0x00C4, r24
     104:	08 95       	ret

00000106 <__vector_2>:
#include <avr/interrupt.h>
#include "Bluetooth_Receiver.h"
#include "warehouseMode.h"

ISR(INT1_vect)			//Receive function. Data is transmitted from the control slave
{
     106:	1f 92       	push	r1
     108:	0f 92       	push	r0
     10a:	0f b6       	in	r0, 0x3f	; 63
     10c:	0f 92       	push	r0
     10e:	11 24       	eor	r1, r1
     110:	0b b6       	in	r0, 0x3b	; 59
     112:	0f 92       	push	r0
     114:	2f 93       	push	r18
     116:	3f 93       	push	r19
     118:	4f 93       	push	r20
     11a:	5f 93       	push	r21
     11c:	6f 93       	push	r22
     11e:	7f 93       	push	r23
     120:	8f 93       	push	r24
     122:	9f 93       	push	r25
     124:	af 93       	push	r26
     126:	bf 93       	push	r27
     128:	ef 93       	push	r30
     12a:	ff 93       	push	r31
	Slave_Select(Sensor_Slave);	//slave select
     12c:	80 91 80 01 	lds	r24, 0x0180
     130:	6f d5       	rcall	.+2782   	; 0xc10 <Slave_Select>
	sensor_data = Master_RX(0x01); //sending dummy
     132:	81 e0       	ldi	r24, 0x01	; 1
     134:	5d d5       	rcall	.+2746   	; 0xbf0 <Master_RX>
     136:	80 93 3f 01 	sts	0x013F, r24
	if(sensor_data == 0b00001111 || sensor_data == 0b00011111)
     13a:	80 91 3f 01 	lds	r24, 0x013F
     13e:	8f 30       	cpi	r24, 0x0F	; 15
     140:	21 f0       	breq	.+8      	; 0x14a <__vector_2+0x44>
     142:	80 91 3f 01 	lds	r24, 0x013F
     146:	8f 31       	cpi	r24, 0x1F	; 31
     148:	41 f4       	brne	.+16     	; 0x15a <__vector_2+0x54>
	{
		TX_sensor_data();
     14a:	a9 d5       	rcall	.+2898   	; 0xc9e <TX_sensor_data>
		stationRightSide = 0; 
     14c:	10 92 58 01 	sts	0x0158, r1
		stationModeEnable = 1;
     150:	81 e0       	ldi	r24, 0x01	; 1
     152:	80 93 4b 01 	sts	0x014B, r24
		stationMode();
     156:	cf d6       	rcall	.+3486   	; 0xef6 <stationMode>
     158:	0f c0       	rjmp	.+30     	; 0x178 <__vector_2+0x72>
		//OCR0A = 0; //no compare => no sensor values.
		//OCR0B = 0;
 	
	}	else if(sensor_data == 0b01111000 || sensor_data == 0b01111100)	 
     15a:	80 91 3f 01 	lds	r24, 0x013F
     15e:	88 37       	cpi	r24, 0x78	; 120
     160:	21 f0       	breq	.+8      	; 0x16a <__vector_2+0x64>
     162:	80 91 3f 01 	lds	r24, 0x013F
     166:	8c 37       	cpi	r24, 0x7C	; 124
     168:	39 f4       	brne	.+14     	; 0x178 <__vector_2+0x72>
	{
		TX_sensor_data();
     16a:	99 d5       	rcall	.+2866   	; 0xc9e <TX_sensor_data>
		stationRightSide = 1;
     16c:	81 e0       	ldi	r24, 0x01	; 1
     16e:	80 93 58 01 	sts	0x0158, r24
		stationModeEnable = 1;
     172:	80 93 4b 01 	sts	0x014B, r24
		stationMode();
     176:	bf d6       	rcall	.+3454   	; 0xef6 <stationMode>
		//OCR0A = 0; //no compare => no sensor values.
		//OCR0B = 0;
		
	}	
	Slave_Select(Control_Slave);
     178:	80 91 86 01 	lds	r24, 0x0186
     17c:	49 d5       	rcall	.+2706   	; 0xc10 <Slave_Select>
	
}
     17e:	ff 91       	pop	r31
     180:	ef 91       	pop	r30
     182:	bf 91       	pop	r27
     184:	af 91       	pop	r26
     186:	9f 91       	pop	r25
     188:	8f 91       	pop	r24
     18a:	7f 91       	pop	r23
     18c:	6f 91       	pop	r22
     18e:	5f 91       	pop	r21
     190:	4f 91       	pop	r20
     192:	3f 91       	pop	r19
     194:	2f 91       	pop	r18
     196:	0f 90       	pop	r0
     198:	0b be       	out	0x3b, r0	; 59
     19a:	0f 90       	pop	r0
     19c:	0f be       	out	0x3f, r0	; 63
     19e:	0f 90       	pop	r0
     1a0:	1f 90       	pop	r1
     1a2:	18 95       	reti

000001a4 <__vector_3>:

ISR(INT2_vect)
{
     1a4:	1f 92       	push	r1
     1a6:	0f 92       	push	r0
     1a8:	0f b6       	in	r0, 0x3f	; 63
     1aa:	0f 92       	push	r0
     1ac:	11 24       	eor	r1, r1
     1ae:	0b b6       	in	r0, 0x3b	; 59
     1b0:	0f 92       	push	r0
     1b2:	2f 93       	push	r18
     1b4:	3f 93       	push	r19
     1b6:	4f 93       	push	r20
     1b8:	5f 93       	push	r21
     1ba:	6f 93       	push	r22
     1bc:	7f 93       	push	r23
     1be:	8f 93       	push	r24
     1c0:	9f 93       	push	r25
     1c2:	af 93       	push	r26
     1c4:	bf 93       	push	r27
     1c6:	ef 93       	push	r30
     1c8:	ff 93       	push	r31
	PORTB &= ~(1 << PORTB4);
     1ca:	2c 98       	cbi	0x05, 4	; 5
	//case wanted data : 0x01 = wheel, 0x10 = arm, 0x11 = RFID, 0x02 = sensor_data
	if(wanted_data == wr)
     1cc:	80 91 4c 01 	lds	r24, 0x014C
     1d0:	90 91 81 01 	lds	r25, 0x0181
     1d4:	89 13       	cpse	r24, r25
     1d6:	05 c0       	rjmp	.+10     	; 0x1e2 <__vector_3+0x3e>
	{
		wheel_steering_data = Master_RX(0x01);
     1d8:	81 e0       	ldi	r24, 0x01	; 1
     1da:	0a d5       	rcall	.+2580   	; 0xbf0 <Master_RX>
     1dc:	80 93 4f 01 	sts	0x014F, r24
     1e0:	08 c0       	rjmp	.+16     	; 0x1f2 <__vector_3+0x4e>
	}
	else if(wanted_data == ar)
     1e2:	90 91 82 01 	lds	r25, 0x0182
     1e6:	89 13       	cpse	r24, r25
     1e8:	04 c0       	rjmp	.+8      	; 0x1f2 <__vector_3+0x4e>
	{
		robot_arm_data = Master_RX(0x01);
     1ea:	81 e0       	ldi	r24, 0x01	; 1
     1ec:	01 d5       	rcall	.+2562   	; 0xbf0 <Master_RX>
     1ee:	80 93 3e 01 	sts	0x013E, r24
	}
}
     1f2:	ff 91       	pop	r31
     1f4:	ef 91       	pop	r30
     1f6:	bf 91       	pop	r27
     1f8:	af 91       	pop	r26
     1fa:	9f 91       	pop	r25
     1fc:	8f 91       	pop	r24
     1fe:	7f 91       	pop	r23
     200:	6f 91       	pop	r22
     202:	5f 91       	pop	r21
     204:	4f 91       	pop	r20
     206:	3f 91       	pop	r19
     208:	2f 91       	pop	r18
     20a:	0f 90       	pop	r0
     20c:	0b be       	out	0x3b, r0	; 59
     20e:	0f 90       	pop	r0
     210:	0f be       	out	0x3f, r0	; 63
     212:	0f 90       	pop	r0
     214:	1f 90       	pop	r1
     216:	18 95       	reti

00000218 <__vector_16>:

ISR(TIMER0_COMPA_vect)
{
     218:	1f 92       	push	r1
     21a:	0f 92       	push	r0
     21c:	0f b6       	in	r0, 0x3f	; 63
     21e:	0f 92       	push	r0
     220:	11 24       	eor	r1, r1
     222:	0b b6       	in	r0, 0x3b	; 59
     224:	0f 92       	push	r0
     226:	2f 93       	push	r18
     228:	3f 93       	push	r19
     22a:	4f 93       	push	r20
     22c:	5f 93       	push	r21
     22e:	6f 93       	push	r22
     230:	7f 93       	push	r23
     232:	8f 93       	push	r24
     234:	9f 93       	push	r25
     236:	af 93       	push	r26
     238:	bf 93       	push	r27
     23a:	ef 93       	push	r30
     23c:	ff 93       	push	r31
	RX_sensor_data();
     23e:	45 d5       	rcall	.+2698   	; 0xcca <RX_sensor_data>
}
     240:	ff 91       	pop	r31
     242:	ef 91       	pop	r30
     244:	bf 91       	pop	r27
     246:	af 91       	pop	r26
     248:	9f 91       	pop	r25
     24a:	8f 91       	pop	r24
     24c:	7f 91       	pop	r23
     24e:	6f 91       	pop	r22
     250:	5f 91       	pop	r21
     252:	4f 91       	pop	r20
     254:	3f 91       	pop	r19
     256:	2f 91       	pop	r18
     258:	0f 90       	pop	r0
     25a:	0b be       	out	0x3b, r0	; 59
     25c:	0f 90       	pop	r0
     25e:	0f be       	out	0x3f, r0	; 63
     260:	0f 90       	pop	r0
     262:	1f 90       	pop	r1
     264:	18 95       	reti

00000266 <__vector_17>:

ISR(TIMER0_COMPB_vect)
{
     266:	1f 92       	push	r1
     268:	0f 92       	push	r0
     26a:	0f b6       	in	r0, 0x3f	; 63
     26c:	0f 92       	push	r0
     26e:	11 24       	eor	r1, r1
     270:	0b b6       	in	r0, 0x3b	; 59
     272:	0f 92       	push	r0
     274:	2f 93       	push	r18
     276:	3f 93       	push	r19
     278:	4f 93       	push	r20
     27a:	5f 93       	push	r21
     27c:	6f 93       	push	r22
     27e:	7f 93       	push	r23
     280:	8f 93       	push	r24
     282:	9f 93       	push	r25
     284:	af 93       	push	r26
     286:	bf 93       	push	r27
     288:	ef 93       	push	r30
     28a:	ff 93       	push	r31
	TX_sensor_data();
     28c:	08 d5       	rcall	.+2576   	; 0xc9e <TX_sensor_data>
}
     28e:	ff 91       	pop	r31
     290:	ef 91       	pop	r30
     292:	bf 91       	pop	r27
     294:	af 91       	pop	r26
     296:	9f 91       	pop	r25
     298:	8f 91       	pop	r24
     29a:	7f 91       	pop	r23
     29c:	6f 91       	pop	r22
     29e:	5f 91       	pop	r21
     2a0:	4f 91       	pop	r20
     2a2:	3f 91       	pop	r19
     2a4:	2f 91       	pop	r18
     2a6:	0f 90       	pop	r0
     2a8:	0b be       	out	0x3b, r0	; 59
     2aa:	0f 90       	pop	r0
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	0f 90       	pop	r0
     2b0:	1f 90       	pop	r1
     2b2:	18 95       	reti

000002b4 <__vector_20>:

ISR(USART0_RX_vect)
{
     2b4:	1f 92       	push	r1
     2b6:	0f 92       	push	r0
     2b8:	0f b6       	in	r0, 0x3f	; 63
     2ba:	0f 92       	push	r0
     2bc:	11 24       	eor	r1, r1
     2be:	0b b6       	in	r0, 0x3b	; 59
     2c0:	0f 92       	push	r0
     2c2:	2f 93       	push	r18
     2c4:	3f 93       	push	r19
     2c6:	4f 93       	push	r20
     2c8:	5f 93       	push	r21
     2ca:	6f 93       	push	r22
     2cc:	7f 93       	push	r23
     2ce:	8f 93       	push	r24
     2d0:	9f 93       	push	r25
     2d2:	af 93       	push	r26
     2d4:	bf 93       	push	r27
     2d6:	ef 93       	push	r30
     2d8:	ff 93       	push	r31
	btdata = UDR0;
     2da:	80 91 c6 00 	lds	r24, 0x00C6
     2de:	80 93 57 01 	sts	0x0157, r24
	if (waiting_for_instruction == 1) {
     2e2:	90 91 7f 01 	lds	r25, 0x017F
     2e6:	91 30       	cpi	r25, 0x01	; 1
     2e8:	b1 f4       	brne	.+44     	; 0x316 <__vector_20+0x62>
		waiting_for_instruction = 0;
     2ea:	10 92 7f 01 	sts	0x017F, r1
		if (btdata == 1) {
     2ee:	81 30       	cpi	r24, 0x01	; 1
     2f0:	19 f4       	brne	.+6      	; 0x2f8 <__vector_20+0x44>
			component = WHEEL;
     2f2:	80 93 52 01 	sts	0x0152, r24
     2f6:	25 c0       	rjmp	.+74     	; 0x342 <__vector_20+0x8e>
		}
		else if(btdata == 2) {
     2f8:	82 30       	cpi	r24, 0x02	; 2
     2fa:	19 f4       	brne	.+6      	; 0x302 <__vector_20+0x4e>
			component = ARM;
     2fc:	80 93 52 01 	sts	0x0152, r24
     300:	20 c0       	rjmp	.+64     	; 0x342 <__vector_20+0x8e>
		}
		else if(btdata == 3) {
     302:	83 30       	cpi	r24, 0x03	; 3
     304:	19 f4       	brne	.+6      	; 0x30c <__vector_20+0x58>
			component = CALINSTR;
     306:	80 93 52 01 	sts	0x0152, r24
     30a:	1b c0       	rjmp	.+54     	; 0x342 <__vector_20+0x8e>
		}
		else if(btdata == 4) {
     30c:	84 30       	cpi	r24, 0x04	; 4
     30e:	c9 f4       	brne	.+50     	; 0x342 <__vector_20+0x8e>
			component = PCONINSTR;
     310:	80 93 52 01 	sts	0x0152, r24
     314:	16 c0       	rjmp	.+44     	; 0x342 <__vector_20+0x8e>
		}
	}
	else {
		waiting_for_instruction = 1;
     316:	91 e0       	ldi	r25, 0x01	; 1
     318:	90 93 7f 01 	sts	0x017F, r25
		if (component == WHEEL) {
     31c:	90 91 52 01 	lds	r25, 0x0152
     320:	91 30       	cpi	r25, 0x01	; 1
     322:	21 f4       	brne	.+8      	; 0x32c <__vector_20+0x78>
			wheel_steering_data = btdata;
     324:	80 93 4f 01 	sts	0x014F, r24
			TX_wheel_data();
     328:	dd d4       	rcall	.+2490   	; 0xce4 <TX_wheel_data>
     32a:	0b c0       	rjmp	.+22     	; 0x342 <__vector_20+0x8e>
		}
		else if (component == ARM) {
     32c:	92 30       	cpi	r25, 0x02	; 2
     32e:	21 f4       	brne	.+8      	; 0x338 <__vector_20+0x84>
			robot_arm_data = btdata;
     330:	80 93 3e 01 	sts	0x013E, r24
			TX_arm_data();
     334:	e0 d4       	rcall	.+2496   	; 0xcf6 <TX_arm_data>
     336:	05 c0       	rjmp	.+10     	; 0x342 <__vector_20+0x8e>
		}
		else if (component == CALINSTR) {
     338:	93 30       	cpi	r25, 0x03	; 3
     33a:	19 f0       	breq	.+6      	; 0x342 <__vector_20+0x8e>
			
		}
		else if (component == PCONINSTR) {
     33c:	94 30       	cpi	r25, 0x04	; 4
     33e:	09 f4       	brne	.+2      	; 0x342 <__vector_20+0x8e>
			handleData(btdata);
     340:	c3 de       	rcall	.-634    	; 0xc8 <handleData>
		}
	}
	
}
     342:	ff 91       	pop	r31
     344:	ef 91       	pop	r30
     346:	bf 91       	pop	r27
     348:	af 91       	pop	r26
     34a:	9f 91       	pop	r25
     34c:	8f 91       	pop	r24
     34e:	7f 91       	pop	r23
     350:	6f 91       	pop	r22
     352:	5f 91       	pop	r21
     354:	4f 91       	pop	r20
     356:	3f 91       	pop	r19
     358:	2f 91       	pop	r18
     35a:	0f 90       	pop	r0
     35c:	0b be       	out	0x3b, r0	; 59
     35e:	0f 90       	pop	r0
     360:	0f be       	out	0x3f, r0	; 63
     362:	0f 90       	pop	r0
     364:	1f 90       	pop	r1
     366:	18 95       	reti

00000368 <__vector_28>:

/*
When the receive of one byte is complete, this interrupt will run.
*/
ISR(USART1_RX_vect){
     368:	1f 92       	push	r1
     36a:	0f 92       	push	r0
     36c:	0f b6       	in	r0, 0x3f	; 63
     36e:	0f 92       	push	r0
     370:	11 24       	eor	r1, r1
     372:	0b b6       	in	r0, 0x3b	; 59
     374:	0f 92       	push	r0
     376:	2f 93       	push	r18
     378:	3f 93       	push	r19
     37a:	4f 93       	push	r20
     37c:	5f 93       	push	r21
     37e:	6f 93       	push	r22
     380:	7f 93       	push	r23
     382:	8f 93       	push	r24
     384:	9f 93       	push	r25
     386:	af 93       	push	r26
     388:	bf 93       	push	r27
     38a:	ef 93       	push	r30
     38c:	ff 93       	push	r31
	newStream[digit] = UDR1;
     38e:	80 91 3d 01 	lds	r24, 0x013D
     392:	90 91 ce 00 	lds	r25, 0x00CE
     396:	e8 2f       	mov	r30, r24
     398:	f0 e0       	ldi	r31, 0x00	; 0
     39a:	e0 5d       	subi	r30, 0xD0	; 208
     39c:	fe 4f       	sbci	r31, 0xFE	; 254
     39e:	90 83       	st	Z, r25
	digit++;
     3a0:	8f 5f       	subi	r24, 0xFF	; 255
	if (digit == 12) {
     3a2:	8c 30       	cpi	r24, 0x0C	; 12
     3a4:	19 f0       	breq	.+6      	; 0x3ac <__vector_28+0x44>
/*
When the receive of one byte is complete, this interrupt will run.
*/
ISR(USART1_RX_vect){
	newStream[digit] = UDR1;
	digit++;
     3a6:	80 93 3d 01 	sts	0x013D, r24
     3aa:	07 c0       	rjmp	.+14     	; 0x3ba <__vector_28+0x52>
	if (digit == 12) {
		digit = 0;
     3ac:	10 92 3d 01 	sts	0x013D, r1
		streamFilled = 1;
     3b0:	81 e0       	ldi	r24, 0x01	; 1
     3b2:	80 93 53 01 	sts	0x0153, r24
		powerRFID(0);
     3b6:	80 e0       	ldi	r24, 0x00	; 0
     3b8:	0b d5       	rcall	.+2582   	; 0xdd0 <powerRFID>
	}
}
     3ba:	ff 91       	pop	r31
     3bc:	ef 91       	pop	r30
     3be:	bf 91       	pop	r27
     3c0:	af 91       	pop	r26
     3c2:	9f 91       	pop	r25
     3c4:	8f 91       	pop	r24
     3c6:	7f 91       	pop	r23
     3c8:	6f 91       	pop	r22
     3ca:	5f 91       	pop	r21
     3cc:	4f 91       	pop	r20
     3ce:	3f 91       	pop	r19
     3d0:	2f 91       	pop	r18
     3d2:	0f 90       	pop	r0
     3d4:	0b be       	out	0x3b, r0	; 59
     3d6:	0f 90       	pop	r0
     3d8:	0f be       	out	0x3f, r0	; 63
     3da:	0f 90       	pop	r0
     3dc:	1f 90       	pop	r1
     3de:	18 95       	reti

000003e0 <main>:

int main(void)
{
	SPI_Init_Master();
     3e0:	c5 d3       	rcall	.+1930   	; 0xb6c <SPI_Init_Master>
	setupBluetoothRXTX();
     3e2:	82 de       	rcall	.-764    	; 0xe8 <setupBluetoothRXTX>
	setupRFID();
     3e4:	9b d5       	rcall	.+2870   	; 0xf1c <setupRFID>
	setupLCD();
     3e6:	af d5       	rcall	.+2910   	; 0xf46 <setupLCD>
     3e8:	ff cf       	rjmp	.-2      	; 0x3e8 <main+0x8>

000003ea <_hd44780_l_func>:
	_hd44780_l_func(conf, 0, 0, ((_BV(6) | addr) & ~_BV(7)), 40);
}

void hd44780_l_set_ddram_addr(const struct hd44780_l_conf* conf, uint8_t addr) {
	_hd44780_l_func(conf, 0, 0, (_BV(7) | addr), 40);
}
     3ea:	0f 93       	push	r16
     3ec:	1f 93       	push	r17
     3ee:	cf 93       	push	r28
     3f0:	df 93       	push	r29
     3f2:	fc 01       	movw	r30, r24
     3f4:	90 81       	ld	r25, Z
     3f6:	a3 85       	ldd	r26, Z+11	; 0x0b
     3f8:	b4 85       	ldd	r27, Z+12	; 0x0c
     3fa:	61 11       	cpse	r22, r1
     3fc:	0e c0       	rjmp	.+28     	; 0x41a <_hd44780_l_func+0x30>
     3fe:	3c 91       	ld	r19, X
     400:	61 e0       	ldi	r22, 0x01	; 1
     402:	70 e0       	ldi	r23, 0x00	; 0
     404:	eb 01       	movw	r28, r22
     406:	02 c0       	rjmp	.+4      	; 0x40c <_hd44780_l_func+0x22>
     408:	cc 0f       	add	r28, r28
     40a:	dd 1f       	adc	r29, r29
     40c:	9a 95       	dec	r25
     40e:	e2 f7       	brpl	.-8      	; 0x408 <_hd44780_l_func+0x1e>
     410:	ce 01       	movw	r24, r28
     412:	80 95       	com	r24
     414:	83 23       	and	r24, r19
     416:	8c 93       	st	X, r24
     418:	0c c0       	rjmp	.+24     	; 0x432 <_hd44780_l_func+0x48>
     41a:	3c 91       	ld	r19, X
     41c:	61 e0       	ldi	r22, 0x01	; 1
     41e:	70 e0       	ldi	r23, 0x00	; 0
     420:	eb 01       	movw	r28, r22
     422:	02 c0       	rjmp	.+4      	; 0x428 <_hd44780_l_func+0x3e>
     424:	cc 0f       	add	r28, r28
     426:	dd 1f       	adc	r29, r29
     428:	9a 95       	dec	r25
     42a:	e2 f7       	brpl	.-8      	; 0x424 <_hd44780_l_func+0x3a>
     42c:	ce 01       	movw	r24, r28
     42e:	83 2b       	or	r24, r19
     430:	8c 93       	st	X, r24
     432:	91 81       	ldd	r25, Z+1	; 0x01
     434:	a5 85       	ldd	r26, Z+13	; 0x0d
     436:	b6 85       	ldd	r27, Z+14	; 0x0e
     438:	41 11       	cpse	r20, r1
     43a:	0e c0       	rjmp	.+28     	; 0x458 <_hd44780_l_func+0x6e>
     43c:	3c 91       	ld	r19, X
     43e:	41 e0       	ldi	r20, 0x01	; 1
     440:	50 e0       	ldi	r21, 0x00	; 0
     442:	ba 01       	movw	r22, r20
     444:	02 c0       	rjmp	.+4      	; 0x44a <_hd44780_l_func+0x60>
     446:	66 0f       	add	r22, r22
     448:	77 1f       	adc	r23, r23
     44a:	9a 95       	dec	r25
     44c:	e2 f7       	brpl	.-8      	; 0x446 <_hd44780_l_func+0x5c>
     44e:	cb 01       	movw	r24, r22
     450:	80 95       	com	r24
     452:	83 23       	and	r24, r19
     454:	8c 93       	st	X, r24
     456:	0c c0       	rjmp	.+24     	; 0x470 <_hd44780_l_func+0x86>
     458:	3c 91       	ld	r19, X
     45a:	41 e0       	ldi	r20, 0x01	; 1
     45c:	50 e0       	ldi	r21, 0x00	; 0
     45e:	ea 01       	movw	r28, r20
     460:	02 c0       	rjmp	.+4      	; 0x466 <_hd44780_l_func+0x7c>
     462:	cc 0f       	add	r28, r28
     464:	dd 1f       	adc	r29, r29
     466:	9a 95       	dec	r25
     468:	e2 f7       	brpl	.-8      	; 0x462 <_hd44780_l_func+0x78>
     46a:	ce 01       	movw	r24, r28
     46c:	83 2b       	or	r24, r19
     46e:	8c 93       	st	X, r24
     470:	93 81       	ldd	r25, Z+3	; 0x03
     472:	a1 89       	ldd	r26, Z+17	; 0x11
     474:	b2 89       	ldd	r27, Z+18	; 0x12
     476:	22 23       	and	r18, r18
     478:	74 f0       	brlt	.+28     	; 0x496 <_hd44780_l_func+0xac>
     47a:	3c 91       	ld	r19, X
     47c:	41 e0       	ldi	r20, 0x01	; 1
     47e:	50 e0       	ldi	r21, 0x00	; 0
     480:	ba 01       	movw	r22, r20
     482:	02 c0       	rjmp	.+4      	; 0x488 <_hd44780_l_func+0x9e>
     484:	66 0f       	add	r22, r22
     486:	77 1f       	adc	r23, r23
     488:	9a 95       	dec	r25
     48a:	e2 f7       	brpl	.-8      	; 0x484 <_hd44780_l_func+0x9a>
     48c:	cb 01       	movw	r24, r22
     48e:	80 95       	com	r24
     490:	83 23       	and	r24, r19
     492:	8c 93       	st	X, r24
     494:	0c c0       	rjmp	.+24     	; 0x4ae <_hd44780_l_func+0xc4>
     496:	3c 91       	ld	r19, X
     498:	41 e0       	ldi	r20, 0x01	; 1
     49a:	50 e0       	ldi	r21, 0x00	; 0
     49c:	ea 01       	movw	r28, r20
     49e:	02 c0       	rjmp	.+4      	; 0x4a4 <_hd44780_l_func+0xba>
     4a0:	cc 0f       	add	r28, r28
     4a2:	dd 1f       	adc	r29, r29
     4a4:	9a 95       	dec	r25
     4a6:	e2 f7       	brpl	.-8      	; 0x4a0 <_hd44780_l_func+0xb6>
     4a8:	ce 01       	movw	r24, r28
     4aa:	83 2b       	or	r24, r19
     4ac:	8c 93       	st	X, r24
     4ae:	94 81       	ldd	r25, Z+4	; 0x04
     4b0:	a3 89       	ldd	r26, Z+19	; 0x13
     4b2:	b4 89       	ldd	r27, Z+20	; 0x14
     4b4:	26 fd       	sbrc	r18, 6
     4b6:	0e c0       	rjmp	.+28     	; 0x4d4 <_hd44780_l_func+0xea>
     4b8:	3c 91       	ld	r19, X
     4ba:	41 e0       	ldi	r20, 0x01	; 1
     4bc:	50 e0       	ldi	r21, 0x00	; 0
     4be:	ba 01       	movw	r22, r20
     4c0:	02 c0       	rjmp	.+4      	; 0x4c6 <_hd44780_l_func+0xdc>
     4c2:	66 0f       	add	r22, r22
     4c4:	77 1f       	adc	r23, r23
     4c6:	9a 95       	dec	r25
     4c8:	e2 f7       	brpl	.-8      	; 0x4c2 <_hd44780_l_func+0xd8>
     4ca:	cb 01       	movw	r24, r22
     4cc:	80 95       	com	r24
     4ce:	83 23       	and	r24, r19
     4d0:	8c 93       	st	X, r24
     4d2:	0c c0       	rjmp	.+24     	; 0x4ec <_hd44780_l_func+0x102>
     4d4:	3c 91       	ld	r19, X
     4d6:	41 e0       	ldi	r20, 0x01	; 1
     4d8:	50 e0       	ldi	r21, 0x00	; 0
     4da:	ea 01       	movw	r28, r20
     4dc:	02 c0       	rjmp	.+4      	; 0x4e2 <_hd44780_l_func+0xf8>
     4de:	cc 0f       	add	r28, r28
     4e0:	dd 1f       	adc	r29, r29
     4e2:	9a 95       	dec	r25
     4e4:	e2 f7       	brpl	.-8      	; 0x4de <_hd44780_l_func+0xf4>
     4e6:	ce 01       	movw	r24, r28
     4e8:	83 2b       	or	r24, r19
     4ea:	8c 93       	st	X, r24
     4ec:	95 81       	ldd	r25, Z+5	; 0x05
     4ee:	a5 89       	ldd	r26, Z+21	; 0x15
     4f0:	b6 89       	ldd	r27, Z+22	; 0x16
     4f2:	25 fd       	sbrc	r18, 5
     4f4:	0e c0       	rjmp	.+28     	; 0x512 <_hd44780_l_func+0x128>
     4f6:	3c 91       	ld	r19, X
     4f8:	41 e0       	ldi	r20, 0x01	; 1
     4fa:	50 e0       	ldi	r21, 0x00	; 0
     4fc:	ba 01       	movw	r22, r20
     4fe:	02 c0       	rjmp	.+4      	; 0x504 <_hd44780_l_func+0x11a>
     500:	66 0f       	add	r22, r22
     502:	77 1f       	adc	r23, r23
     504:	9a 95       	dec	r25
     506:	e2 f7       	brpl	.-8      	; 0x500 <_hd44780_l_func+0x116>
     508:	cb 01       	movw	r24, r22
     50a:	80 95       	com	r24
     50c:	83 23       	and	r24, r19
     50e:	8c 93       	st	X, r24
     510:	0c c0       	rjmp	.+24     	; 0x52a <_hd44780_l_func+0x140>
     512:	3c 91       	ld	r19, X
     514:	41 e0       	ldi	r20, 0x01	; 1
     516:	50 e0       	ldi	r21, 0x00	; 0
     518:	ea 01       	movw	r28, r20
     51a:	02 c0       	rjmp	.+4      	; 0x520 <_hd44780_l_func+0x136>
     51c:	cc 0f       	add	r28, r28
     51e:	dd 1f       	adc	r29, r29
     520:	9a 95       	dec	r25
     522:	e2 f7       	brpl	.-8      	; 0x51c <_hd44780_l_func+0x132>
     524:	ce 01       	movw	r24, r28
     526:	83 2b       	or	r24, r19
     528:	8c 93       	st	X, r24
     52a:	96 81       	ldd	r25, Z+6	; 0x06
     52c:	a7 89       	ldd	r26, Z+23	; 0x17
     52e:	b0 8d       	ldd	r27, Z+24	; 0x18
     530:	24 fd       	sbrc	r18, 4
     532:	0e c0       	rjmp	.+28     	; 0x550 <_hd44780_l_func+0x166>
     534:	3c 91       	ld	r19, X
     536:	41 e0       	ldi	r20, 0x01	; 1
     538:	50 e0       	ldi	r21, 0x00	; 0
     53a:	ba 01       	movw	r22, r20
     53c:	02 c0       	rjmp	.+4      	; 0x542 <_hd44780_l_func+0x158>
     53e:	66 0f       	add	r22, r22
     540:	77 1f       	adc	r23, r23
     542:	9a 95       	dec	r25
     544:	e2 f7       	brpl	.-8      	; 0x53e <_hd44780_l_func+0x154>
     546:	cb 01       	movw	r24, r22
     548:	80 95       	com	r24
     54a:	83 23       	and	r24, r19
     54c:	8c 93       	st	X, r24
     54e:	0c c0       	rjmp	.+24     	; 0x568 <_hd44780_l_func+0x17e>
     550:	3c 91       	ld	r19, X
     552:	41 e0       	ldi	r20, 0x01	; 1
     554:	50 e0       	ldi	r21, 0x00	; 0
     556:	ea 01       	movw	r28, r20
     558:	02 c0       	rjmp	.+4      	; 0x55e <_hd44780_l_func+0x174>
     55a:	cc 0f       	add	r28, r28
     55c:	dd 1f       	adc	r29, r29
     55e:	9a 95       	dec	r25
     560:	e2 f7       	brpl	.-8      	; 0x55a <_hd44780_l_func+0x170>
     562:	ce 01       	movw	r24, r28
     564:	83 2b       	or	r24, r19
     566:	8c 93       	st	X, r24
     568:	83 a1       	ldd	r24, Z+35	; 0x23
     56a:	81 11       	cpse	r24, r1
     56c:	1f c0       	rjmp	.+62     	; 0x5ac <_hd44780_l_func+0x1c2>
     56e:	00 c0       	rjmp	.+0      	; 0x570 <_hd44780_l_func+0x186>
     570:	a7 85       	ldd	r26, Z+15	; 0x0f
     572:	b0 89       	ldd	r27, Z+16	; 0x10
     574:	3c 91       	ld	r19, X
     576:	81 e0       	ldi	r24, 0x01	; 1
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	ac 01       	movw	r20, r24
     57c:	02 80       	ldd	r0, Z+2	; 0x02
     57e:	02 c0       	rjmp	.+4      	; 0x584 <_hd44780_l_func+0x19a>
     580:	44 0f       	add	r20, r20
     582:	55 1f       	adc	r21, r21
     584:	0a 94       	dec	r0
     586:	e2 f7       	brpl	.-8      	; 0x580 <_hd44780_l_func+0x196>
     588:	43 2b       	or	r20, r19
     58a:	4c 93       	st	X, r20
     58c:	00 c0       	rjmp	.+0      	; 0x58e <_hd44780_l_func+0x1a4>
     58e:	00 c0       	rjmp	.+0      	; 0x590 <_hd44780_l_func+0x1a6>
     590:	a7 85       	ldd	r26, Z+15	; 0x0f
     592:	b0 89       	ldd	r27, Z+16	; 0x10
     594:	3c 91       	ld	r19, X
     596:	02 80       	ldd	r0, Z+2	; 0x02
     598:	02 c0       	rjmp	.+4      	; 0x59e <_hd44780_l_func+0x1b4>
     59a:	88 0f       	add	r24, r24
     59c:	99 1f       	adc	r25, r25
     59e:	0a 94       	dec	r0
     5a0:	e2 f7       	brpl	.-8      	; 0x59a <_hd44780_l_func+0x1b0>
     5a2:	80 95       	com	r24
     5a4:	83 23       	and	r24, r19
     5a6:	8c 93       	st	X, r24
     5a8:	00 c0       	rjmp	.+0      	; 0x5aa <_hd44780_l_func+0x1c0>
     5aa:	00 c0       	rjmp	.+0      	; 0x5ac <_hd44780_l_func+0x1c2>
     5ac:	83 a1       	ldd	r24, Z+35	; 0x23
     5ae:	81 30       	cpi	r24, 0x01	; 1
     5b0:	09 f0       	breq	.+2      	; 0x5b4 <_hd44780_l_func+0x1ca>
     5b2:	7d c0       	rjmp	.+250    	; 0x6ae <_hd44780_l_func+0x2c4>
     5b4:	97 81       	ldd	r25, Z+7	; 0x07
     5b6:	a1 8d       	ldd	r26, Z+25	; 0x19
     5b8:	b2 8d       	ldd	r27, Z+26	; 0x1a
     5ba:	23 fd       	sbrc	r18, 3
     5bc:	0e c0       	rjmp	.+28     	; 0x5da <_hd44780_l_func+0x1f0>
     5be:	3c 91       	ld	r19, X
     5c0:	41 e0       	ldi	r20, 0x01	; 1
     5c2:	50 e0       	ldi	r21, 0x00	; 0
     5c4:	ba 01       	movw	r22, r20
     5c6:	02 c0       	rjmp	.+4      	; 0x5cc <_hd44780_l_func+0x1e2>
     5c8:	66 0f       	add	r22, r22
     5ca:	77 1f       	adc	r23, r23
     5cc:	9a 95       	dec	r25
     5ce:	e2 f7       	brpl	.-8      	; 0x5c8 <_hd44780_l_func+0x1de>
     5d0:	cb 01       	movw	r24, r22
     5d2:	80 95       	com	r24
     5d4:	83 23       	and	r24, r19
     5d6:	8c 93       	st	X, r24
     5d8:	0c c0       	rjmp	.+24     	; 0x5f2 <_hd44780_l_func+0x208>
     5da:	3c 91       	ld	r19, X
     5dc:	41 e0       	ldi	r20, 0x01	; 1
     5de:	50 e0       	ldi	r21, 0x00	; 0
     5e0:	ea 01       	movw	r28, r20
     5e2:	02 c0       	rjmp	.+4      	; 0x5e8 <_hd44780_l_func+0x1fe>
     5e4:	cc 0f       	add	r28, r28
     5e6:	dd 1f       	adc	r29, r29
     5e8:	9a 95       	dec	r25
     5ea:	e2 f7       	brpl	.-8      	; 0x5e4 <_hd44780_l_func+0x1fa>
     5ec:	ce 01       	movw	r24, r28
     5ee:	83 2b       	or	r24, r19
     5f0:	8c 93       	st	X, r24
     5f2:	90 85       	ldd	r25, Z+8	; 0x08
     5f4:	a3 8d       	ldd	r26, Z+27	; 0x1b
     5f6:	b4 8d       	ldd	r27, Z+28	; 0x1c
     5f8:	22 fd       	sbrc	r18, 2
     5fa:	0e c0       	rjmp	.+28     	; 0x618 <_hd44780_l_func+0x22e>
     5fc:	3c 91       	ld	r19, X
     5fe:	41 e0       	ldi	r20, 0x01	; 1
     600:	50 e0       	ldi	r21, 0x00	; 0
     602:	ba 01       	movw	r22, r20
     604:	02 c0       	rjmp	.+4      	; 0x60a <_hd44780_l_func+0x220>
     606:	66 0f       	add	r22, r22
     608:	77 1f       	adc	r23, r23
     60a:	9a 95       	dec	r25
     60c:	e2 f7       	brpl	.-8      	; 0x606 <_hd44780_l_func+0x21c>
     60e:	cb 01       	movw	r24, r22
     610:	80 95       	com	r24
     612:	83 23       	and	r24, r19
     614:	8c 93       	st	X, r24
     616:	0c c0       	rjmp	.+24     	; 0x630 <_hd44780_l_func+0x246>
     618:	3c 91       	ld	r19, X
     61a:	41 e0       	ldi	r20, 0x01	; 1
     61c:	50 e0       	ldi	r21, 0x00	; 0
     61e:	ea 01       	movw	r28, r20
     620:	02 c0       	rjmp	.+4      	; 0x626 <_hd44780_l_func+0x23c>
     622:	cc 0f       	add	r28, r28
     624:	dd 1f       	adc	r29, r29
     626:	9a 95       	dec	r25
     628:	e2 f7       	brpl	.-8      	; 0x622 <_hd44780_l_func+0x238>
     62a:	ce 01       	movw	r24, r28
     62c:	83 2b       	or	r24, r19
     62e:	8c 93       	st	X, r24
     630:	91 85       	ldd	r25, Z+9	; 0x09
     632:	a5 8d       	ldd	r26, Z+29	; 0x1d
     634:	b6 8d       	ldd	r27, Z+30	; 0x1e
     636:	21 fd       	sbrc	r18, 1
     638:	0e c0       	rjmp	.+28     	; 0x656 <_hd44780_l_func+0x26c>
     63a:	3c 91       	ld	r19, X
     63c:	41 e0       	ldi	r20, 0x01	; 1
     63e:	50 e0       	ldi	r21, 0x00	; 0
     640:	ba 01       	movw	r22, r20
     642:	02 c0       	rjmp	.+4      	; 0x648 <_hd44780_l_func+0x25e>
     644:	66 0f       	add	r22, r22
     646:	77 1f       	adc	r23, r23
     648:	9a 95       	dec	r25
     64a:	e2 f7       	brpl	.-8      	; 0x644 <_hd44780_l_func+0x25a>
     64c:	cb 01       	movw	r24, r22
     64e:	80 95       	com	r24
     650:	83 23       	and	r24, r19
     652:	8c 93       	st	X, r24
     654:	0c c0       	rjmp	.+24     	; 0x66e <_hd44780_l_func+0x284>
     656:	3c 91       	ld	r19, X
     658:	41 e0       	ldi	r20, 0x01	; 1
     65a:	50 e0       	ldi	r21, 0x00	; 0
     65c:	ea 01       	movw	r28, r20
     65e:	02 c0       	rjmp	.+4      	; 0x664 <_hd44780_l_func+0x27a>
     660:	cc 0f       	add	r28, r28
     662:	dd 1f       	adc	r29, r29
     664:	9a 95       	dec	r25
     666:	e2 f7       	brpl	.-8      	; 0x660 <_hd44780_l_func+0x276>
     668:	ce 01       	movw	r24, r28
     66a:	83 2b       	or	r24, r19
     66c:	8c 93       	st	X, r24
     66e:	92 85       	ldd	r25, Z+10	; 0x0a
     670:	a7 8d       	ldd	r26, Z+31	; 0x1f
     672:	b0 a1       	ldd	r27, Z+32	; 0x20
     674:	20 fd       	sbrc	r18, 0
     676:	0e c0       	rjmp	.+28     	; 0x694 <_hd44780_l_func+0x2aa>
     678:	4c 91       	ld	r20, X
     67a:	21 e0       	ldi	r18, 0x01	; 1
     67c:	30 e0       	ldi	r19, 0x00	; 0
     67e:	b9 01       	movw	r22, r18
     680:	02 c0       	rjmp	.+4      	; 0x686 <_hd44780_l_func+0x29c>
     682:	66 0f       	add	r22, r22
     684:	77 1f       	adc	r23, r23
     686:	9a 95       	dec	r25
     688:	e2 f7       	brpl	.-8      	; 0x682 <_hd44780_l_func+0x298>
     68a:	cb 01       	movw	r24, r22
     68c:	80 95       	com	r24
     68e:	84 23       	and	r24, r20
     690:	8c 93       	st	X, r24
     692:	89 c0       	rjmp	.+274    	; 0x7a6 <_hd44780_l_func+0x3bc>
     694:	4c 91       	ld	r20, X
     696:	21 e0       	ldi	r18, 0x01	; 1
     698:	30 e0       	ldi	r19, 0x00	; 0
     69a:	e9 01       	movw	r28, r18
     69c:	02 c0       	rjmp	.+4      	; 0x6a2 <_hd44780_l_func+0x2b8>
     69e:	cc 0f       	add	r28, r28
     6a0:	dd 1f       	adc	r29, r29
     6a2:	9a 95       	dec	r25
     6a4:	e2 f7       	brpl	.-8      	; 0x69e <_hd44780_l_func+0x2b4>
     6a6:	ce 01       	movw	r24, r28
     6a8:	84 2b       	or	r24, r20
     6aa:	8c 93       	st	X, r24
     6ac:	7c c0       	rjmp	.+248    	; 0x7a6 <_hd44780_l_func+0x3bc>
     6ae:	93 81       	ldd	r25, Z+3	; 0x03
     6b0:	a1 89       	ldd	r26, Z+17	; 0x11
     6b2:	b2 89       	ldd	r27, Z+18	; 0x12
     6b4:	23 fd       	sbrc	r18, 3
     6b6:	0e c0       	rjmp	.+28     	; 0x6d4 <_hd44780_l_func+0x2ea>
     6b8:	3c 91       	ld	r19, X
     6ba:	41 e0       	ldi	r20, 0x01	; 1
     6bc:	50 e0       	ldi	r21, 0x00	; 0
     6be:	ba 01       	movw	r22, r20
     6c0:	02 c0       	rjmp	.+4      	; 0x6c6 <_hd44780_l_func+0x2dc>
     6c2:	66 0f       	add	r22, r22
     6c4:	77 1f       	adc	r23, r23
     6c6:	9a 95       	dec	r25
     6c8:	e2 f7       	brpl	.-8      	; 0x6c2 <_hd44780_l_func+0x2d8>
     6ca:	cb 01       	movw	r24, r22
     6cc:	80 95       	com	r24
     6ce:	83 23       	and	r24, r19
     6d0:	8c 93       	st	X, r24
     6d2:	0c c0       	rjmp	.+24     	; 0x6ec <_hd44780_l_func+0x302>
     6d4:	3c 91       	ld	r19, X
     6d6:	41 e0       	ldi	r20, 0x01	; 1
     6d8:	50 e0       	ldi	r21, 0x00	; 0
     6da:	ea 01       	movw	r28, r20
     6dc:	02 c0       	rjmp	.+4      	; 0x6e2 <_hd44780_l_func+0x2f8>
     6de:	cc 0f       	add	r28, r28
     6e0:	dd 1f       	adc	r29, r29
     6e2:	9a 95       	dec	r25
     6e4:	e2 f7       	brpl	.-8      	; 0x6de <_hd44780_l_func+0x2f4>
     6e6:	ce 01       	movw	r24, r28
     6e8:	83 2b       	or	r24, r19
     6ea:	8c 93       	st	X, r24
     6ec:	94 81       	ldd	r25, Z+4	; 0x04
     6ee:	a3 89       	ldd	r26, Z+19	; 0x13
     6f0:	b4 89       	ldd	r27, Z+20	; 0x14
     6f2:	22 fd       	sbrc	r18, 2
     6f4:	0e c0       	rjmp	.+28     	; 0x712 <_hd44780_l_func+0x328>
     6f6:	3c 91       	ld	r19, X
     6f8:	41 e0       	ldi	r20, 0x01	; 1
     6fa:	50 e0       	ldi	r21, 0x00	; 0
     6fc:	ba 01       	movw	r22, r20
     6fe:	02 c0       	rjmp	.+4      	; 0x704 <_hd44780_l_func+0x31a>
     700:	66 0f       	add	r22, r22
     702:	77 1f       	adc	r23, r23
     704:	9a 95       	dec	r25
     706:	e2 f7       	brpl	.-8      	; 0x700 <_hd44780_l_func+0x316>
     708:	cb 01       	movw	r24, r22
     70a:	80 95       	com	r24
     70c:	83 23       	and	r24, r19
     70e:	8c 93       	st	X, r24
     710:	0c c0       	rjmp	.+24     	; 0x72a <_hd44780_l_func+0x340>
     712:	3c 91       	ld	r19, X
     714:	41 e0       	ldi	r20, 0x01	; 1
     716:	50 e0       	ldi	r21, 0x00	; 0
     718:	ea 01       	movw	r28, r20
     71a:	02 c0       	rjmp	.+4      	; 0x720 <_hd44780_l_func+0x336>
     71c:	cc 0f       	add	r28, r28
     71e:	dd 1f       	adc	r29, r29
     720:	9a 95       	dec	r25
     722:	e2 f7       	brpl	.-8      	; 0x71c <_hd44780_l_func+0x332>
     724:	ce 01       	movw	r24, r28
     726:	83 2b       	or	r24, r19
     728:	8c 93       	st	X, r24
     72a:	95 81       	ldd	r25, Z+5	; 0x05
     72c:	a5 89       	ldd	r26, Z+21	; 0x15
     72e:	b6 89       	ldd	r27, Z+22	; 0x16
     730:	21 fd       	sbrc	r18, 1
     732:	0e c0       	rjmp	.+28     	; 0x750 <_hd44780_l_func+0x366>
     734:	3c 91       	ld	r19, X
     736:	41 e0       	ldi	r20, 0x01	; 1
     738:	50 e0       	ldi	r21, 0x00	; 0
     73a:	ba 01       	movw	r22, r20
     73c:	02 c0       	rjmp	.+4      	; 0x742 <_hd44780_l_func+0x358>
     73e:	66 0f       	add	r22, r22
     740:	77 1f       	adc	r23, r23
     742:	9a 95       	dec	r25
     744:	e2 f7       	brpl	.-8      	; 0x73e <_hd44780_l_func+0x354>
     746:	cb 01       	movw	r24, r22
     748:	80 95       	com	r24
     74a:	83 23       	and	r24, r19
     74c:	8c 93       	st	X, r24
     74e:	0c c0       	rjmp	.+24     	; 0x768 <_hd44780_l_func+0x37e>
     750:	3c 91       	ld	r19, X
     752:	41 e0       	ldi	r20, 0x01	; 1
     754:	50 e0       	ldi	r21, 0x00	; 0
     756:	ea 01       	movw	r28, r20
     758:	02 c0       	rjmp	.+4      	; 0x75e <_hd44780_l_func+0x374>
     75a:	cc 0f       	add	r28, r28
     75c:	dd 1f       	adc	r29, r29
     75e:	9a 95       	dec	r25
     760:	e2 f7       	brpl	.-8      	; 0x75a <_hd44780_l_func+0x370>
     762:	ce 01       	movw	r24, r28
     764:	83 2b       	or	r24, r19
     766:	8c 93       	st	X, r24
     768:	96 81       	ldd	r25, Z+6	; 0x06
     76a:	a7 89       	ldd	r26, Z+23	; 0x17
     76c:	b0 8d       	ldd	r27, Z+24	; 0x18
     76e:	20 fd       	sbrc	r18, 0
     770:	0e c0       	rjmp	.+28     	; 0x78e <_hd44780_l_func+0x3a4>
     772:	4c 91       	ld	r20, X
     774:	21 e0       	ldi	r18, 0x01	; 1
     776:	30 e0       	ldi	r19, 0x00	; 0
     778:	b9 01       	movw	r22, r18
     77a:	02 c0       	rjmp	.+4      	; 0x780 <_hd44780_l_func+0x396>
     77c:	66 0f       	add	r22, r22
     77e:	77 1f       	adc	r23, r23
     780:	9a 95       	dec	r25
     782:	e2 f7       	brpl	.-8      	; 0x77c <_hd44780_l_func+0x392>
     784:	cb 01       	movw	r24, r22
     786:	80 95       	com	r24
     788:	84 23       	and	r24, r20
     78a:	8c 93       	st	X, r24
     78c:	0c c0       	rjmp	.+24     	; 0x7a6 <_hd44780_l_func+0x3bc>
     78e:	4c 91       	ld	r20, X
     790:	21 e0       	ldi	r18, 0x01	; 1
     792:	30 e0       	ldi	r19, 0x00	; 0
     794:	e9 01       	movw	r28, r18
     796:	02 c0       	rjmp	.+4      	; 0x79c <_hd44780_l_func+0x3b2>
     798:	cc 0f       	add	r28, r28
     79a:	dd 1f       	adc	r29, r29
     79c:	9a 95       	dec	r25
     79e:	e2 f7       	brpl	.-8      	; 0x798 <_hd44780_l_func+0x3ae>
     7a0:	ce 01       	movw	r24, r28
     7a2:	84 2b       	or	r24, r20
     7a4:	8c 93       	st	X, r24
     7a6:	00 c0       	rjmp	.+0      	; 0x7a8 <_hd44780_l_func+0x3be>
     7a8:	a7 85       	ldd	r26, Z+15	; 0x0f
     7aa:	b0 89       	ldd	r27, Z+16	; 0x10
     7ac:	4c 91       	ld	r20, X
     7ae:	81 e0       	ldi	r24, 0x01	; 1
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	9c 01       	movw	r18, r24
     7b4:	02 80       	ldd	r0, Z+2	; 0x02
     7b6:	02 c0       	rjmp	.+4      	; 0x7bc <_hd44780_l_func+0x3d2>
     7b8:	22 0f       	add	r18, r18
     7ba:	33 1f       	adc	r19, r19
     7bc:	0a 94       	dec	r0
     7be:	e2 f7       	brpl	.-8      	; 0x7b8 <_hd44780_l_func+0x3ce>
     7c0:	24 2b       	or	r18, r20
     7c2:	2c 93       	st	X, r18
     7c4:	00 c0       	rjmp	.+0      	; 0x7c6 <_hd44780_l_func+0x3dc>
     7c6:	00 c0       	rjmp	.+0      	; 0x7c8 <_hd44780_l_func+0x3de>
     7c8:	a7 85       	ldd	r26, Z+15	; 0x0f
     7ca:	b0 89       	ldd	r27, Z+16	; 0x10
     7cc:	2c 91       	ld	r18, X
     7ce:	02 80       	ldd	r0, Z+2	; 0x02
     7d0:	02 c0       	rjmp	.+4      	; 0x7d6 <_hd44780_l_func+0x3ec>
     7d2:	88 0f       	add	r24, r24
     7d4:	99 1f       	adc	r25, r25
     7d6:	0a 94       	dec	r0
     7d8:	e2 f7       	brpl	.-8      	; 0x7d2 <_hd44780_l_func+0x3e8>
     7da:	80 95       	com	r24
     7dc:	82 23       	and	r24, r18
     7de:	8c 93       	st	X, r24
     7e0:	00 c0       	rjmp	.+0      	; 0x7e2 <_hd44780_l_func+0x3f8>
     7e2:	00 c0       	rjmp	.+0      	; 0x7e4 <_hd44780_l_func+0x3fa>
     7e4:	01 15       	cp	r16, r1
     7e6:	11 05       	cpc	r17, r1
     7e8:	49 f0       	breq	.+18     	; 0x7fc <_hd44780_l_func+0x412>
     7ea:	80 e0       	ldi	r24, 0x00	; 0
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	d5 e0       	ldi	r29, 0x05	; 5
     7f0:	da 95       	dec	r29
     7f2:	f1 f7       	brne	.-4      	; 0x7f0 <_hd44780_l_func+0x406>
     7f4:	01 96       	adiw	r24, 0x01	; 1
     7f6:	80 17       	cp	r24, r16
     7f8:	91 07       	cpc	r25, r17
     7fa:	c9 f7       	brne	.-14     	; 0x7ee <_hd44780_l_func+0x404>
     7fc:	df 91       	pop	r29
     7fe:	cf 91       	pop	r28
     800:	1f 91       	pop	r17
     802:	0f 91       	pop	r16
     804:	08 95       	ret

00000806 <hd44780_l_clear_disp>:
     806:	0f 93       	push	r16
     808:	1f 93       	push	r17
     80a:	08 e6       	ldi	r16, 0x68	; 104
     80c:	16 e0       	ldi	r17, 0x06	; 6
     80e:	21 e0       	ldi	r18, 0x01	; 1
     810:	40 e0       	ldi	r20, 0x00	; 0
     812:	60 e0       	ldi	r22, 0x00	; 0
     814:	ea dd       	rcall	.-1068   	; 0x3ea <_hd44780_l_func>
     816:	1f 91       	pop	r17
     818:	0f 91       	pop	r16
     81a:	08 95       	ret

0000081c <hd44780_l_ems>:
     81c:	0f 93       	push	r16
     81e:	1f 93       	push	r17
     820:	e6 2f       	mov	r30, r22
     822:	f0 e0       	ldi	r31, 0x00	; 0
     824:	bf 01       	movw	r22, r30
     826:	66 0f       	add	r22, r22
     828:	77 1f       	adc	r23, r23
     82a:	64 60       	ori	r22, 0x04	; 4
     82c:	24 2f       	mov	r18, r20
     82e:	26 2b       	or	r18, r22
     830:	08 e2       	ldi	r16, 0x28	; 40
     832:	10 e0       	ldi	r17, 0x00	; 0
     834:	40 e0       	ldi	r20, 0x00	; 0
     836:	60 e0       	ldi	r22, 0x00	; 0
     838:	d8 dd       	rcall	.-1104   	; 0x3ea <_hd44780_l_func>
     83a:	1f 91       	pop	r17
     83c:	0f 91       	pop	r16
     83e:	08 95       	ret

00000840 <hd44780_l_disp>:
     840:	0f 93       	push	r16
     842:	1f 93       	push	r17
     844:	e6 2f       	mov	r30, r22
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	bf 01       	movw	r22, r30
     84a:	66 0f       	add	r22, r22
     84c:	77 1f       	adc	r23, r23
     84e:	66 0f       	add	r22, r22
     850:	77 1f       	adc	r23, r23
     852:	68 60       	ori	r22, 0x08	; 8
     854:	44 0f       	add	r20, r20
     856:	64 2b       	or	r22, r20
     858:	26 2b       	or	r18, r22
     85a:	08 e2       	ldi	r16, 0x28	; 40
     85c:	10 e0       	ldi	r17, 0x00	; 0
     85e:	40 e0       	ldi	r20, 0x00	; 0
     860:	60 e0       	ldi	r22, 0x00	; 0
     862:	c3 dd       	rcall	.-1146   	; 0x3ea <_hd44780_l_func>
     864:	1f 91       	pop	r17
     866:	0f 91       	pop	r16
     868:	08 95       	ret

0000086a <hd44780_l_fs>:
     86a:	0f 93       	push	r16
     86c:	1f 93       	push	r17
     86e:	44 0f       	add	r20, r20
     870:	44 0f       	add	r20, r20
     872:	44 0f       	add	r20, r20
     874:	30 e1       	ldi	r19, 0x10	; 16
     876:	63 9f       	mul	r22, r19
     878:	b0 01       	movw	r22, r0
     87a:	11 24       	eor	r1, r1
     87c:	60 62       	ori	r22, 0x20	; 32
     87e:	64 2b       	or	r22, r20
     880:	22 0f       	add	r18, r18
     882:	22 0f       	add	r18, r18
     884:	26 2b       	or	r18, r22
     886:	08 e2       	ldi	r16, 0x28	; 40
     888:	10 e0       	ldi	r17, 0x00	; 0
     88a:	40 e0       	ldi	r20, 0x00	; 0
     88c:	60 e0       	ldi	r22, 0x00	; 0
     88e:	ad dd       	rcall	.-1190   	; 0x3ea <_hd44780_l_func>
     890:	1f 91       	pop	r17
     892:	0f 91       	pop	r16
     894:	08 95       	ret

00000896 <hd44780_l_write>:

void hd44780_l_write(const struct hd44780_l_conf* conf, uint8_t data) {
     896:	0f 93       	push	r16
     898:	1f 93       	push	r17
     89a:	26 2f       	mov	r18, r22
	_hd44780_l_func(conf, 1, 0, data, 45);
     89c:	0d e2       	ldi	r16, 0x2D	; 45
     89e:	10 e0       	ldi	r17, 0x00	; 0
     8a0:	40 e0       	ldi	r20, 0x00	; 0
     8a2:	61 e0       	ldi	r22, 0x01	; 1
     8a4:	a2 dd       	rcall	.-1212   	; 0x3ea <_hd44780_l_func>
}
     8a6:	1f 91       	pop	r17
     8a8:	0f 91       	pop	r16
     8aa:	08 95       	ret

000008ac <hd44780_l_init>:

void hd44780_l_init(const struct hd44780_l_conf* conf, uint8_t n, uint8_t f, uint8_t id, uint8_t s) {
     8ac:	0f 93       	push	r16
     8ae:	1f 93       	push	r17
     8b0:	cf 93       	push	r28
     8b2:	df 93       	push	r29
     8b4:	ec 01       	movw	r28, r24
     8b6:	12 2f       	mov	r17, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8b8:	8f ef       	ldi	r24, 0xFF	; 255
     8ba:	97 ed       	ldi	r25, 0xD7	; 215
     8bc:	01 97       	sbiw	r24, 0x01	; 1
     8be:	f1 f7       	brne	.-4      	; 0x8bc <hd44780_l_init+0x10>
     8c0:	00 c0       	rjmp	.+0      	; 0x8c2 <hd44780_l_init+0x16>
     8c2:	00 00       	nop
 * Clears all pins.
 *
 * @param conf	HD44780 configuration
 */
static inline void _hd44780_l_ca(const struct hd44780_l_conf* conf) {
	*(conf->rs_port) &= ~_BV(conf->rs_i);
     8c4:	eb 85       	ldd	r30, Y+11	; 0x0b
     8c6:	fc 85       	ldd	r31, Y+12	; 0x0c
     8c8:	50 81       	ld	r21, Z
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	90 e0       	ldi	r25, 0x00	; 0
     8ce:	9c 01       	movw	r18, r24
     8d0:	08 80       	ld	r0, Y
     8d2:	02 c0       	rjmp	.+4      	; 0x8d8 <hd44780_l_init+0x2c>
     8d4:	22 0f       	add	r18, r18
     8d6:	33 1f       	adc	r19, r19
     8d8:	0a 94       	dec	r0
     8da:	e2 f7       	brpl	.-8      	; 0x8d4 <hd44780_l_init+0x28>
     8dc:	20 95       	com	r18
     8de:	25 23       	and	r18, r21
     8e0:	20 83       	st	Z, r18
	*(conf->rw_port) &= ~_BV(conf->rw_i);
     8e2:	ed 85       	ldd	r30, Y+13	; 0x0d
     8e4:	fe 85       	ldd	r31, Y+14	; 0x0e
     8e6:	50 81       	ld	r21, Z
     8e8:	9c 01       	movw	r18, r24
     8ea:	09 80       	ldd	r0, Y+1	; 0x01
     8ec:	02 c0       	rjmp	.+4      	; 0x8f2 <hd44780_l_init+0x46>
     8ee:	22 0f       	add	r18, r18
     8f0:	33 1f       	adc	r19, r19
     8f2:	0a 94       	dec	r0
     8f4:	e2 f7       	brpl	.-8      	; 0x8ee <hd44780_l_init+0x42>
     8f6:	20 95       	com	r18
     8f8:	25 23       	and	r18, r21
     8fa:	20 83       	st	Z, r18
	*(conf->en_port) &= ~_BV(conf->en_i);
     8fc:	ef 85       	ldd	r30, Y+15	; 0x0f
     8fe:	f8 89       	ldd	r31, Y+16	; 0x10
     900:	50 81       	ld	r21, Z
     902:	9c 01       	movw	r18, r24
     904:	0a 80       	ldd	r0, Y+2	; 0x02
     906:	02 c0       	rjmp	.+4      	; 0x90c <hd44780_l_init+0x60>
     908:	22 0f       	add	r18, r18
     90a:	33 1f       	adc	r19, r19
     90c:	0a 94       	dec	r0
     90e:	e2 f7       	brpl	.-8      	; 0x908 <hd44780_l_init+0x5c>
     910:	20 95       	com	r18
     912:	25 23       	and	r18, r21
     914:	20 83       	st	Z, r18
	*(conf->db7_port) &= ~_BV(conf->db7_i);
     916:	e9 89       	ldd	r30, Y+17	; 0x11
     918:	fa 89       	ldd	r31, Y+18	; 0x12
     91a:	50 81       	ld	r21, Z
     91c:	9c 01       	movw	r18, r24
     91e:	0b 80       	ldd	r0, Y+3	; 0x03
     920:	02 c0       	rjmp	.+4      	; 0x926 <hd44780_l_init+0x7a>
     922:	22 0f       	add	r18, r18
     924:	33 1f       	adc	r19, r19
     926:	0a 94       	dec	r0
     928:	e2 f7       	brpl	.-8      	; 0x922 <hd44780_l_init+0x76>
     92a:	20 95       	com	r18
     92c:	25 23       	and	r18, r21
     92e:	20 83       	st	Z, r18
	*(conf->db6_port) &= ~_BV(conf->db6_i);
     930:	eb 89       	ldd	r30, Y+19	; 0x13
     932:	fc 89       	ldd	r31, Y+20	; 0x14
     934:	50 81       	ld	r21, Z
     936:	9c 01       	movw	r18, r24
     938:	0c 80       	ldd	r0, Y+4	; 0x04
     93a:	02 c0       	rjmp	.+4      	; 0x940 <hd44780_l_init+0x94>
     93c:	22 0f       	add	r18, r18
     93e:	33 1f       	adc	r19, r19
     940:	0a 94       	dec	r0
     942:	e2 f7       	brpl	.-8      	; 0x93c <hd44780_l_init+0x90>
     944:	20 95       	com	r18
     946:	25 23       	and	r18, r21
     948:	20 83       	st	Z, r18
	*(conf->db5_port) &= ~_BV(conf->db5_i);
     94a:	ed 89       	ldd	r30, Y+21	; 0x15
     94c:	fe 89       	ldd	r31, Y+22	; 0x16
     94e:	50 81       	ld	r21, Z
     950:	9c 01       	movw	r18, r24
     952:	0d 80       	ldd	r0, Y+5	; 0x05
     954:	02 c0       	rjmp	.+4      	; 0x95a <hd44780_l_init+0xae>
     956:	22 0f       	add	r18, r18
     958:	33 1f       	adc	r19, r19
     95a:	0a 94       	dec	r0
     95c:	e2 f7       	brpl	.-8      	; 0x956 <hd44780_l_init+0xaa>
     95e:	20 95       	com	r18
     960:	25 23       	and	r18, r21
     962:	20 83       	st	Z, r18
	*(conf->db4_port) &= ~_BV(conf->db4_i);
     964:	ef 89       	ldd	r30, Y+23	; 0x17
     966:	f8 8d       	ldd	r31, Y+24	; 0x18
     968:	20 81       	ld	r18, Z
     96a:	0e 80       	ldd	r0, Y+6	; 0x06
     96c:	02 c0       	rjmp	.+4      	; 0x972 <hd44780_l_init+0xc6>
     96e:	88 0f       	add	r24, r24
     970:	99 1f       	adc	r25, r25
     972:	0a 94       	dec	r0
     974:	e2 f7       	brpl	.-8      	; 0x96e <hd44780_l_init+0xc2>
     976:	80 95       	com	r24
     978:	82 23       	and	r24, r18
     97a:	80 83       	st	Z, r24
	
	if (conf->dl == HD44780_L_FS_DL_8BIT) {
     97c:	8b a1       	ldd	r24, Y+35	; 0x23
     97e:	81 30       	cpi	r24, 0x01	; 1
     980:	a9 f5       	brne	.+106    	; 0x9ec <hd44780_l_init+0x140>
		*(conf->db3_port) &= ~_BV(conf->db3_i);
     982:	e9 8d       	ldd	r30, Y+25	; 0x19
     984:	fa 8d       	ldd	r31, Y+26	; 0x1a
     986:	50 81       	ld	r21, Z
     988:	81 e0       	ldi	r24, 0x01	; 1
     98a:	90 e0       	ldi	r25, 0x00	; 0
     98c:	9c 01       	movw	r18, r24
     98e:	0f 80       	ldd	r0, Y+7	; 0x07
     990:	02 c0       	rjmp	.+4      	; 0x996 <hd44780_l_init+0xea>
     992:	22 0f       	add	r18, r18
     994:	33 1f       	adc	r19, r19
     996:	0a 94       	dec	r0
     998:	e2 f7       	brpl	.-8      	; 0x992 <hd44780_l_init+0xe6>
     99a:	20 95       	com	r18
     99c:	25 23       	and	r18, r21
     99e:	20 83       	st	Z, r18
		*(conf->db2_port) &= ~_BV(conf->db2_i);
     9a0:	eb 8d       	ldd	r30, Y+27	; 0x1b
     9a2:	fc 8d       	ldd	r31, Y+28	; 0x1c
     9a4:	50 81       	ld	r21, Z
     9a6:	9c 01       	movw	r18, r24
     9a8:	08 84       	ldd	r0, Y+8	; 0x08
     9aa:	02 c0       	rjmp	.+4      	; 0x9b0 <hd44780_l_init+0x104>
     9ac:	22 0f       	add	r18, r18
     9ae:	33 1f       	adc	r19, r19
     9b0:	0a 94       	dec	r0
     9b2:	e2 f7       	brpl	.-8      	; 0x9ac <hd44780_l_init+0x100>
     9b4:	20 95       	com	r18
     9b6:	25 23       	and	r18, r21
     9b8:	20 83       	st	Z, r18
		*(conf->db1_port) &= ~_BV(conf->db1_i);
     9ba:	ed 8d       	ldd	r30, Y+29	; 0x1d
     9bc:	fe 8d       	ldd	r31, Y+30	; 0x1e
     9be:	50 81       	ld	r21, Z
     9c0:	9c 01       	movw	r18, r24
     9c2:	09 84       	ldd	r0, Y+9	; 0x09
     9c4:	02 c0       	rjmp	.+4      	; 0x9ca <hd44780_l_init+0x11e>
     9c6:	22 0f       	add	r18, r18
     9c8:	33 1f       	adc	r19, r19
     9ca:	0a 94       	dec	r0
     9cc:	e2 f7       	brpl	.-8      	; 0x9c6 <hd44780_l_init+0x11a>
     9ce:	20 95       	com	r18
     9d0:	25 23       	and	r18, r21
     9d2:	20 83       	st	Z, r18
		*(conf->db0_port) &= ~_BV(conf->db0_i);
     9d4:	ef 8d       	ldd	r30, Y+31	; 0x1f
     9d6:	f8 a1       	ldd	r31, Y+32	; 0x20
     9d8:	20 81       	ld	r18, Z
     9da:	0a 84       	ldd	r0, Y+10	; 0x0a
     9dc:	02 c0       	rjmp	.+4      	; 0x9e2 <hd44780_l_init+0x136>
     9de:	88 0f       	add	r24, r24
     9e0:	99 1f       	adc	r25, r25
     9e2:	0a 94       	dec	r0
     9e4:	e2 f7       	brpl	.-8      	; 0x9de <hd44780_l_init+0x132>
     9e6:	80 95       	com	r24
     9e8:	82 23       	and	r24, r18
     9ea:	80 83       	st	Z, r24
	
	/* Clear all pins: */
	_hd44780_l_ca(conf);
	
	/* Special function set (for data length): */
	*(conf->db5_port) |= _BV(conf->db5_i);
     9ec:	ed 89       	ldd	r30, Y+21	; 0x15
     9ee:	fe 89       	ldd	r31, Y+22	; 0x16
     9f0:	50 81       	ld	r21, Z
     9f2:	81 e0       	ldi	r24, 0x01	; 1
     9f4:	90 e0       	ldi	r25, 0x00	; 0
     9f6:	9c 01       	movw	r18, r24
     9f8:	0d 80       	ldd	r0, Y+5	; 0x05
     9fa:	02 c0       	rjmp	.+4      	; 0xa00 <hd44780_l_init+0x154>
     9fc:	22 0f       	add	r18, r18
     9fe:	33 1f       	adc	r19, r19
     a00:	0a 94       	dec	r0
     a02:	e2 f7       	brpl	.-8      	; 0x9fc <hd44780_l_init+0x150>
     a04:	25 2b       	or	r18, r21
     a06:	20 83       	st	Z, r18
	*(conf->db4_port) |= _BV(conf->db4_i);
     a08:	ef 89       	ldd	r30, Y+23	; 0x17
     a0a:	f8 8d       	ldd	r31, Y+24	; 0x18
     a0c:	50 81       	ld	r21, Z
     a0e:	9c 01       	movw	r18, r24
     a10:	0e 80       	ldd	r0, Y+6	; 0x06
     a12:	02 c0       	rjmp	.+4      	; 0xa18 <hd44780_l_init+0x16c>
     a14:	22 0f       	add	r18, r18
     a16:	33 1f       	adc	r19, r19
     a18:	0a 94       	dec	r0
     a1a:	e2 f7       	brpl	.-8      	; 0xa14 <hd44780_l_init+0x168>
     a1c:	25 2b       	or	r18, r21
     a1e:	20 83       	st	Z, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a20:	00 c0       	rjmp	.+0      	; 0xa22 <hd44780_l_init+0x176>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
     a22:	ef 85       	ldd	r30, Y+15	; 0x0f
     a24:	f8 89       	ldd	r31, Y+16	; 0x10
     a26:	50 81       	ld	r21, Z
     a28:	9c 01       	movw	r18, r24
     a2a:	0a 80       	ldd	r0, Y+2	; 0x02
     a2c:	02 c0       	rjmp	.+4      	; 0xa32 <hd44780_l_init+0x186>
     a2e:	22 0f       	add	r18, r18
     a30:	33 1f       	adc	r19, r19
     a32:	0a 94       	dec	r0
     a34:	e2 f7       	brpl	.-8      	; 0xa2e <hd44780_l_init+0x182>
     a36:	25 2b       	or	r18, r21
     a38:	20 83       	st	Z, r18
     a3a:	00 c0       	rjmp	.+0      	; 0xa3c <hd44780_l_init+0x190>
     a3c:	00 c0       	rjmp	.+0      	; 0xa3e <hd44780_l_init+0x192>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
     a3e:	ef 85       	ldd	r30, Y+15	; 0x0f
     a40:	f8 89       	ldd	r31, Y+16	; 0x10
     a42:	50 81       	ld	r21, Z
     a44:	9c 01       	movw	r18, r24
     a46:	0a 80       	ldd	r0, Y+2	; 0x02
     a48:	02 c0       	rjmp	.+4      	; 0xa4e <hd44780_l_init+0x1a2>
     a4a:	22 0f       	add	r18, r18
     a4c:	33 1f       	adc	r19, r19
     a4e:	0a 94       	dec	r0
     a50:	e2 f7       	brpl	.-8      	; 0xa4a <hd44780_l_init+0x19e>
     a52:	20 95       	com	r18
     a54:	25 23       	and	r18, r21
     a56:	20 83       	st	Z, r18
     a58:	00 c0       	rjmp	.+0      	; 0xa5a <hd44780_l_init+0x1ae>
     a5a:	00 c0       	rjmp	.+0      	; 0xa5c <hd44780_l_init+0x1b0>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a5c:	ea e0       	ldi	r30, 0x0A	; 10
     a5e:	fb e3       	ldi	r31, 0x3B	; 59
     a60:	31 97       	sbiw	r30, 0x01	; 1
     a62:	f1 f7       	brne	.-4      	; 0xa60 <hd44780_l_init+0x1b4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a64:	00 c0       	rjmp	.+0      	; 0xa66 <hd44780_l_init+0x1ba>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
     a66:	ef 85       	ldd	r30, Y+15	; 0x0f
     a68:	f8 89       	ldd	r31, Y+16	; 0x10
     a6a:	50 81       	ld	r21, Z
     a6c:	9c 01       	movw	r18, r24
     a6e:	0a 80       	ldd	r0, Y+2	; 0x02
     a70:	02 c0       	rjmp	.+4      	; 0xa76 <hd44780_l_init+0x1ca>
     a72:	22 0f       	add	r18, r18
     a74:	33 1f       	adc	r19, r19
     a76:	0a 94       	dec	r0
     a78:	e2 f7       	brpl	.-8      	; 0xa72 <hd44780_l_init+0x1c6>
     a7a:	25 2b       	or	r18, r21
     a7c:	20 83       	st	Z, r18
     a7e:	00 c0       	rjmp	.+0      	; 0xa80 <hd44780_l_init+0x1d4>
     a80:	00 c0       	rjmp	.+0      	; 0xa82 <hd44780_l_init+0x1d6>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
     a82:	ef 85       	ldd	r30, Y+15	; 0x0f
     a84:	f8 89       	ldd	r31, Y+16	; 0x10
     a86:	50 81       	ld	r21, Z
     a88:	9c 01       	movw	r18, r24
     a8a:	0a 80       	ldd	r0, Y+2	; 0x02
     a8c:	02 c0       	rjmp	.+4      	; 0xa92 <hd44780_l_init+0x1e6>
     a8e:	22 0f       	add	r18, r18
     a90:	33 1f       	adc	r19, r19
     a92:	0a 94       	dec	r0
     a94:	e2 f7       	brpl	.-8      	; 0xa8e <hd44780_l_init+0x1e2>
     a96:	20 95       	com	r18
     a98:	25 23       	and	r18, r21
     a9a:	20 83       	st	Z, r18
     a9c:	00 c0       	rjmp	.+0      	; 0xa9e <hd44780_l_init+0x1f2>
     a9e:	00 c0       	rjmp	.+0      	; 0xaa0 <hd44780_l_init+0x1f4>
     aa0:	e0 e7       	ldi	r30, 0x70	; 112
     aa2:	f1 e0       	ldi	r31, 0x01	; 1
     aa4:	31 97       	sbiw	r30, 0x01	; 1
     aa6:	f1 f7       	brne	.-4      	; 0xaa4 <hd44780_l_init+0x1f8>
     aa8:	00 c0       	rjmp	.+0      	; 0xaaa <hd44780_l_init+0x1fe>
     aaa:	00 c0       	rjmp	.+0      	; 0xaac <hd44780_l_init+0x200>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
     aac:	ef 85       	ldd	r30, Y+15	; 0x0f
     aae:	f8 89       	ldd	r31, Y+16	; 0x10
     ab0:	50 81       	ld	r21, Z
     ab2:	9c 01       	movw	r18, r24
     ab4:	0a 80       	ldd	r0, Y+2	; 0x02
     ab6:	02 c0       	rjmp	.+4      	; 0xabc <hd44780_l_init+0x210>
     ab8:	22 0f       	add	r18, r18
     aba:	33 1f       	adc	r19, r19
     abc:	0a 94       	dec	r0
     abe:	e2 f7       	brpl	.-8      	; 0xab8 <hd44780_l_init+0x20c>
     ac0:	25 2b       	or	r18, r21
     ac2:	20 83       	st	Z, r18
     ac4:	00 c0       	rjmp	.+0      	; 0xac6 <hd44780_l_init+0x21a>
     ac6:	00 c0       	rjmp	.+0      	; 0xac8 <hd44780_l_init+0x21c>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
     ac8:	ef 85       	ldd	r30, Y+15	; 0x0f
     aca:	f8 89       	ldd	r31, Y+16	; 0x10
     acc:	20 81       	ld	r18, Z
     ace:	0a 80       	ldd	r0, Y+2	; 0x02
     ad0:	02 c0       	rjmp	.+4      	; 0xad6 <hd44780_l_init+0x22a>
     ad2:	88 0f       	add	r24, r24
     ad4:	99 1f       	adc	r25, r25
     ad6:	0a 94       	dec	r0
     ad8:	e2 f7       	brpl	.-8      	; 0xad2 <hd44780_l_init+0x226>
     ada:	80 95       	com	r24
     adc:	82 23       	and	r24, r18
     ade:	80 83       	st	Z, r24
     ae0:	00 c0       	rjmp	.+0      	; 0xae2 <hd44780_l_init+0x236>
     ae2:	00 c0       	rjmp	.+0      	; 0xae4 <hd44780_l_init+0x238>
	
	/* Special function set (for data length): */
	_hd44780_l_ec(conf);
	
	/* 4-bit specific: */
	if (conf->dl == HD44780_L_FS_DL_4BIT) {
     ae4:	8b a1       	ldd	r24, Y+35	; 0x23
     ae6:	81 11       	cpse	r24, r1
     ae8:	2c c0       	rjmp	.+88     	; 0xb42 <hd44780_l_init+0x296>
		*(conf->db4_port) &= ~_BV(conf->db4_i);
     aea:	ef 89       	ldd	r30, Y+23	; 0x17
     aec:	f8 8d       	ldd	r31, Y+24	; 0x18
     aee:	50 81       	ld	r21, Z
     af0:	81 e0       	ldi	r24, 0x01	; 1
     af2:	90 e0       	ldi	r25, 0x00	; 0
     af4:	9c 01       	movw	r18, r24
     af6:	0e 80       	ldd	r0, Y+6	; 0x06
     af8:	02 c0       	rjmp	.+4      	; 0xafe <hd44780_l_init+0x252>
     afa:	22 0f       	add	r18, r18
     afc:	33 1f       	adc	r19, r19
     afe:	0a 94       	dec	r0
     b00:	e2 f7       	brpl	.-8      	; 0xafa <hd44780_l_init+0x24e>
     b02:	20 95       	com	r18
     b04:	25 23       	and	r18, r21
     b06:	20 83       	st	Z, r18
     b08:	00 c0       	rjmp	.+0      	; 0xb0a <hd44780_l_init+0x25e>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
     b0a:	ef 85       	ldd	r30, Y+15	; 0x0f
     b0c:	f8 89       	ldd	r31, Y+16	; 0x10
     b0e:	50 81       	ld	r21, Z
     b10:	9c 01       	movw	r18, r24
     b12:	0a 80       	ldd	r0, Y+2	; 0x02
     b14:	02 c0       	rjmp	.+4      	; 0xb1a <hd44780_l_init+0x26e>
     b16:	22 0f       	add	r18, r18
     b18:	33 1f       	adc	r19, r19
     b1a:	0a 94       	dec	r0
     b1c:	e2 f7       	brpl	.-8      	; 0xb16 <hd44780_l_init+0x26a>
     b1e:	25 2b       	or	r18, r21
     b20:	20 83       	st	Z, r18
     b22:	00 c0       	rjmp	.+0      	; 0xb24 <hd44780_l_init+0x278>
     b24:	00 c0       	rjmp	.+0      	; 0xb26 <hd44780_l_init+0x27a>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
     b26:	ef 85       	ldd	r30, Y+15	; 0x0f
     b28:	f8 89       	ldd	r31, Y+16	; 0x10
     b2a:	20 81       	ld	r18, Z
     b2c:	0a 80       	ldd	r0, Y+2	; 0x02
     b2e:	02 c0       	rjmp	.+4      	; 0xb34 <hd44780_l_init+0x288>
     b30:	88 0f       	add	r24, r24
     b32:	99 1f       	adc	r25, r25
     b34:	0a 94       	dec	r0
     b36:	e2 f7       	brpl	.-8      	; 0xb30 <hd44780_l_init+0x284>
     b38:	80 95       	com	r24
     b3a:	82 23       	and	r24, r18
     b3c:	80 83       	st	Z, r24
     b3e:	00 c0       	rjmp	.+0      	; 0xb40 <hd44780_l_init+0x294>
     b40:	00 c0       	rjmp	.+0      	; 0xb42 <hd44780_l_init+0x296>
		*(conf->db4_port) &= ~_BV(conf->db4_i);
		_hd44780_l_ec(conf);
	}
	
	/* Remaining process: */
	hd44780_l_fs(conf, conf->dl, n, f);
     b42:	24 2f       	mov	r18, r20
     b44:	46 2f       	mov	r20, r22
     b46:	6b a1       	ldd	r22, Y+35	; 0x23
     b48:	ce 01       	movw	r24, r28
     b4a:	8f de       	rcall	.-738    	; 0x86a <hd44780_l_fs>
	hd44780_l_disp(conf, HD44780_L_DISP_D_OFF, HD44780_L_DISP_C_OFF, HD44780_L_DISP_B_OFF);
     b4c:	20 e0       	ldi	r18, 0x00	; 0
     b4e:	40 e0       	ldi	r20, 0x00	; 0
     b50:	60 e0       	ldi	r22, 0x00	; 0
     b52:	ce 01       	movw	r24, r28
     b54:	75 de       	rcall	.-790    	; 0x840 <hd44780_l_disp>
	hd44780_l_clear_disp(conf);
     b56:	ce 01       	movw	r24, r28
     b58:	56 de       	rcall	.-852    	; 0x806 <hd44780_l_clear_disp>
	hd44780_l_ems(conf, id, s);
     b5a:	40 2f       	mov	r20, r16
     b5c:	61 2f       	mov	r22, r17
     b5e:	ce 01       	movw	r24, r28
     b60:	5d de       	rcall	.-838    	; 0x81c <hd44780_l_ems>
     b62:	df 91       	pop	r29
     b64:	cf 91       	pop	r28
     b66:	1f 91       	pop	r17
     b68:	0f 91       	pop	r16
     b6a:	08 95       	ret

00000b6c <SPI_Init_Master>:
 void RX_wheel_data()
 {
	 wanted_data = wr;
	 Slave_Select(Control_Slave);
	 TX_Protocol(wr);
	 Slave_Select(No_Slave);
     b6c:	88 eb       	ldi	r24, 0xB8	; 184
     b6e:	84 b9       	out	0x04, r24	; 4
     b70:	53 98       	cbi	0x0a, 3	; 10
     b72:	85 b1       	in	r24, 0x05	; 5
     b74:	88 61       	ori	r24, 0x18	; 24
     b76:	85 b9       	out	0x05, r24	; 5
     b78:	8c b5       	in	r24, 0x2c	; 44
     b7a:	83 65       	ori	r24, 0x53	; 83
     b7c:	8c bd       	out	0x2c, r24	; 44
     b7e:	8c e3       	ldi	r24, 0x3C	; 60
     b80:	80 93 69 00 	sts	0x0069, r24
     b84:	86 e0       	ldi	r24, 0x06	; 6
     b86:	8d bb       	out	0x1d, r24	; 29
     b88:	78 94       	sei
     b8a:	14 bc       	out	0x24, r1	; 36
     b8c:	95 e0       	ldi	r25, 0x05	; 5
     b8e:	95 bd       	out	0x25, r25	; 37
     b90:	80 93 6e 00 	sts	0x006E, r24
     b94:	31 e0       	ldi	r19, 0x01	; 1
     b96:	30 93 80 01 	sts	0x0180, r19
     b9a:	22 e0       	ldi	r18, 0x02	; 2
     b9c:	20 93 86 01 	sts	0x0186, r18
     ba0:	10 92 84 01 	sts	0x0184, r1
     ba4:	30 93 4e 01 	sts	0x014E, r19
     ba8:	20 93 85 01 	sts	0x0185, r18
     bac:	23 e0       	ldi	r18, 0x03	; 3
     bae:	20 93 4d 01 	sts	0x014D, r18
     bb2:	24 e0       	ldi	r18, 0x04	; 4
     bb4:	20 93 81 01 	sts	0x0181, r18
     bb8:	90 93 5a 01 	sts	0x015A, r25
     bbc:	80 93 82 01 	sts	0x0182, r24
     bc0:	87 e0       	ldi	r24, 0x07	; 7
     bc2:	80 93 50 01 	sts	0x0150, r24
     bc6:	8a e7       	ldi	r24, 0x7A	; 122
     bc8:	87 bd       	out	0x27, r24	; 39
     bca:	8d e7       	ldi	r24, 0x7D	; 125
     bcc:	88 bd       	out	0x28, r24	; 40
     bce:	16 bc       	out	0x26, r1	; 38
     bd0:	08 95       	ret

00000bd2 <Master_TX>:
     bd2:	cf 93       	push	r28
     bd4:	df 93       	push	r29
     bd6:	1f 92       	push	r1
     bd8:	cd b7       	in	r28, 0x3d	; 61
     bda:	de b7       	in	r29, 0x3e	; 62
     bdc:	89 83       	std	Y+1, r24	; 0x01
     bde:	89 81       	ldd	r24, Y+1	; 0x01
     be0:	8e bd       	out	0x2e, r24	; 46
     be2:	0d b4       	in	r0, 0x2d	; 45
     be4:	07 fe       	sbrs	r0, 7
     be6:	fd cf       	rjmp	.-6      	; 0xbe2 <Master_TX+0x10>
     be8:	0f 90       	pop	r0
     bea:	df 91       	pop	r29
     bec:	cf 91       	pop	r28
     bee:	08 95       	ret

00000bf0 <Master_RX>:
     bf0:	cf 93       	push	r28
     bf2:	df 93       	push	r29
     bf4:	1f 92       	push	r1
     bf6:	cd b7       	in	r28, 0x3d	; 61
     bf8:	de b7       	in	r29, 0x3e	; 62
     bfa:	89 83       	std	Y+1, r24	; 0x01
     bfc:	89 81       	ldd	r24, Y+1	; 0x01
     bfe:	8e bd       	out	0x2e, r24	; 46
     c00:	0d b4       	in	r0, 0x2d	; 45
     c02:	07 fe       	sbrs	r0, 7
     c04:	fd cf       	rjmp	.-6      	; 0xc00 <Master_RX+0x10>
     c06:	8e b5       	in	r24, 0x2e	; 46
     c08:	0f 90       	pop	r0
     c0a:	df 91       	pop	r29
     c0c:	cf 91       	pop	r28
     c0e:	08 95       	ret

00000c10 <Slave_Select>:
     c10:	cf 93       	push	r28
     c12:	df 93       	push	r29
     c14:	1f 92       	push	r1
     c16:	cd b7       	in	r28, 0x3d	; 61
     c18:	de b7       	in	r29, 0x3e	; 62
     c1a:	89 83       	std	Y+1, r24	; 0x01
     c1c:	99 81       	ldd	r25, Y+1	; 0x01
     c1e:	80 91 86 01 	lds	r24, 0x0186
     c22:	98 13       	cpse	r25, r24
     c24:	03 c0       	rjmp	.+6      	; 0xc2c <Slave_Select+0x1c>
     c26:	2b 9a       	sbi	0x05, 3	; 5
     c28:	2c 98       	cbi	0x05, 4	; 5
     c2a:	0a c0       	rjmp	.+20     	; 0xc40 <Slave_Select+0x30>
     c2c:	99 81       	ldd	r25, Y+1	; 0x01
     c2e:	80 91 80 01 	lds	r24, 0x0180
     c32:	98 13       	cpse	r25, r24
     c34:	03 c0       	rjmp	.+6      	; 0xc3c <Slave_Select+0x2c>
     c36:	2c 9a       	sbi	0x05, 4	; 5
     c38:	2b 98       	cbi	0x05, 3	; 5
     c3a:	02 c0       	rjmp	.+4      	; 0xc40 <Slave_Select+0x30>
     c3c:	2c 9a       	sbi	0x05, 4	; 5
     c3e:	2b 9a       	sbi	0x05, 3	; 5
     c40:	0f 90       	pop	r0
     c42:	df 91       	pop	r29
     c44:	cf 91       	pop	r28
     c46:	08 95       	ret

00000c48 <TX_Protocol>:
     c48:	90 91 4e 01 	lds	r25, 0x014E
     c4c:	89 13       	cpse	r24, r25
     c4e:	02 c0       	rjmp	.+4      	; 0xc54 <TX_Protocol+0xc>
     c50:	84 e8       	ldi	r24, 0x84	; 132
     c52:	bf cf       	rjmp	.-130    	; 0xbd2 <Master_TX>
     c54:	90 91 4d 01 	lds	r25, 0x014D
     c58:	89 13       	cpse	r24, r25
     c5a:	02 c0       	rjmp	.+4      	; 0xc60 <TX_Protocol+0x18>
     c5c:	85 e8       	ldi	r24, 0x85	; 133
     c5e:	b9 cf       	rjmp	.-142    	; 0xbd2 <Master_TX>
     c60:	90 91 5a 01 	lds	r25, 0x015A
     c64:	89 13       	cpse	r24, r25
     c66:	02 c0       	rjmp	.+4      	; 0xc6c <TX_Protocol+0x24>
     c68:	86 e8       	ldi	r24, 0x86	; 134
     c6a:	b3 cf       	rjmp	.-154    	; 0xbd2 <Master_TX>
     c6c:	90 91 85 01 	lds	r25, 0x0185
     c70:	89 13       	cpse	r24, r25
     c72:	02 c0       	rjmp	.+4      	; 0xc78 <TX_Protocol+0x30>
     c74:	84 e0       	ldi	r24, 0x04	; 4
     c76:	ad cf       	rjmp	.-166    	; 0xbd2 <Master_TX>
     c78:	90 91 81 01 	lds	r25, 0x0181
     c7c:	89 13       	cpse	r24, r25
     c7e:	02 c0       	rjmp	.+4      	; 0xc84 <TX_Protocol+0x3c>
     c80:	85 e0       	ldi	r24, 0x05	; 5
     c82:	a7 cf       	rjmp	.-178    	; 0xbd2 <Master_TX>
     c84:	90 91 82 01 	lds	r25, 0x0182
     c88:	89 13       	cpse	r24, r25
     c8a:	02 c0       	rjmp	.+4      	; 0xc90 <TX_Protocol+0x48>
     c8c:	86 e0       	ldi	r24, 0x06	; 6
     c8e:	a1 cf       	rjmp	.-190    	; 0xbd2 <Master_TX>
     c90:	90 91 50 01 	lds	r25, 0x0150
     c94:	89 13       	cpse	r24, r25
     c96:	02 c0       	rjmp	.+4      	; 0xc9c <TX_Protocol+0x54>
     c98:	8b ea       	ldi	r24, 0xAB	; 171
     c9a:	9b cf       	rjmp	.-202    	; 0xbd2 <Master_TX>
     c9c:	08 95       	ret

00000c9e <TX_sensor_data>:
     c9e:	80 91 86 01 	lds	r24, 0x0186
     ca2:	b6 df       	rcall	.-148    	; 0xc10 <Slave_Select>
     ca4:	80 91 4e 01 	lds	r24, 0x014E
     ca8:	cf df       	rcall	.-98     	; 0xc48 <TX_Protocol>
     caa:	80 91 84 01 	lds	r24, 0x0184
     cae:	b0 df       	rcall	.-160    	; 0xc10 <Slave_Select>
     cb0:	80 91 86 01 	lds	r24, 0x0186
     cb4:	ad df       	rcall	.-166    	; 0xc10 <Slave_Select>
     cb6:	80 91 40 01 	lds	r24, 0x0140
     cba:	88 23       	and	r24, r24
     cbc:	19 f0       	breq	.+6      	; 0xcc4 <TX_sensor_data+0x26>
     cbe:	88 e0       	ldi	r24, 0x08	; 8
     cc0:	88 df       	rcall	.-240    	; 0xbd2 <Master_TX>
     cc2:	fd cf       	rjmp	.-6      	; 0xcbe <TX_sensor_data+0x20>
     cc4:	80 91 3f 01 	lds	r24, 0x013F
     cc8:	84 cf       	rjmp	.-248    	; 0xbd2 <Master_TX>

00000cca <RX_sensor_data>:
     cca:	80 91 85 01 	lds	r24, 0x0185
     cce:	80 93 4c 01 	sts	0x014C, r24
     cd2:	80 91 80 01 	lds	r24, 0x0180
     cd6:	9c df       	rcall	.-200    	; 0xc10 <Slave_Select>
     cd8:	80 91 85 01 	lds	r24, 0x0185
     cdc:	b5 df       	rcall	.-150    	; 0xc48 <TX_Protocol>
     cde:	80 91 84 01 	lds	r24, 0x0184
     ce2:	96 cf       	rjmp	.-212    	; 0xc10 <Slave_Select>

00000ce4 <TX_wheel_data>:
     ce4:	80 91 86 01 	lds	r24, 0x0186
     ce8:	93 df       	rcall	.-218    	; 0xc10 <Slave_Select>
     cea:	80 91 4d 01 	lds	r24, 0x014D
     cee:	ac df       	rcall	.-168    	; 0xc48 <TX_Protocol>
     cf0:	80 91 4f 01 	lds	r24, 0x014F
     cf4:	6e cf       	rjmp	.-292    	; 0xbd2 <Master_TX>

00000cf6 <TX_arm_data>:
 }
 
 void TX_arm_data()
{
	Slave_Select(Control_Slave);
     cf6:	80 91 86 01 	lds	r24, 0x0186
     cfa:	8a df       	rcall	.-236    	; 0xc10 <Slave_Select>
	TX_Protocol(as);
     cfc:	80 91 5a 01 	lds	r24, 0x015A
     d00:	a3 df       	rcall	.-186    	; 0xc48 <TX_Protocol>
	Master_TX(robot_arm_data);
     d02:	80 91 3e 01 	lds	r24, 0x013E
     d06:	65 cf       	rjmp	.-310    	; 0xbd2 <Master_TX>

00000d08 <leaveStationMode>:
	leaveStationMode(); 
}

void leaveStationMode()
{
	leaveStation = 1; 
     d08:	81 e0       	ldi	r24, 0x01	; 1
     d0a:	80 93 40 01 	sts	0x0140, r24
	OCR0A = 122; 
     d0e:	8a e7       	ldi	r24, 0x7A	; 122
     d10:	87 bd       	out	0x27, r24	; 39
	OCR0B = 125;
     d12:	8d e7       	ldi	r24, 0x7D	; 125
     d14:	88 bd       	out	0x28, r24	; 40
     d16:	08 95       	ret

00000d18 <waitForUserInputStartAbort>:


/*Called by pickupMode(). Waiting for the user to press either START PICKUP or ABORT PICKUP */
void waitForUserInputStartAbort()
{
	while (waitingForStartAbort == 0) {
     d18:	80 91 59 01 	lds	r24, 0x0159
     d1c:	88 23       	and	r24, r24
     d1e:	19 f0       	breq	.+6      	; 0xd26 <waitForUserInputStartAbort+0xe>
		
	}
	waitingForStartAbort = 0;
     d20:	10 92 59 01 	sts	0x0159, r1
     d24:	08 95       	ret
     d26:	ff cf       	rjmp	.-2      	; 0xd26 <waitForUserInputStartAbort+0xe>

00000d28 <waitForUserInputEndPickup>:


/*Called by pickupMode(). Waiting for the user to finish pick up and press END PICKUP */
void waitForUserInputEndPickup()
{
	while (waitingForEndPickup == 0) {
     d28:	80 91 83 01 	lds	r24, 0x0183
     d2c:	88 23       	and	r24, r24
     d2e:	19 f0       	breq	.+6      	; 0xd36 <waitForUserInputEndPickup+0xe>
		
	}
	waitingForEndPickup = 0;
     d30:	10 92 83 01 	sts	0x0183, r1
     d34:	08 95       	ret
     d36:	ff cf       	rjmp	.-2      	; 0xd36 <waitForUserInputEndPickup+0xe>

00000d38 <itemInHistory>:
		// Do nothing -> exit code -> leave station mode
	}
}

/*Called by pickupMode(). */
_Bool itemInHistory(){
     d38:	1f 93       	push	r17
     d3a:	cf 93       	push	r28
     d3c:	df 93       	push	r29
	uint8_t cntEqualElements = 0;
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
     d3e:	d0 91 3c 01 	lds	r29, 0x013C
     d42:	d1 11       	cpse	r29, r1
     d44:	12 c0       	rjmp	.+36     	; 0xd6a <itemInHistory+0x32>
			
		}
		cntEqualElements = 0;
	}
	
	return 0; //If no
     d46:	80 e0       	ldi	r24, 0x00	; 0
     d48:	26 c0       	rjmp	.+76     	; 0xd96 <itemInHistory+0x5e>
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //kollar varje digit
		{
			if (newStream[cntDigit] == history[cntHistory][cntDigit])
     d4a:	71 91       	ld	r23, Z+
     d4c:	6d 91       	ld	r22, X+
     d4e:	76 13       	cpse	r23, r22
     d50:	01 c0       	rjmp	.+2      	; 0xd54 <itemInHistory+0x1c>
			{
				cntEqualElements++;
     d52:	cf 5f       	subi	r28, 0xFF	; 255
			}
			
			if (cntEqualElements == 12)
     d54:	cc 30       	cpi	r28, 0x0C	; 12
     d56:	f1 f0       	breq	.+60     	; 0xd94 <itemInHistory+0x5c>
_Bool itemInHistory(){
	uint8_t cntEqualElements = 0;
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //kollar varje digit
     d58:	e8 17       	cp	r30, r24
     d5a:	f9 07       	cpc	r31, r25
     d5c:	b1 f7       	brne	.-20     	; 0xd4a <itemInHistory+0x12>
     d5e:	2f 5f       	subi	r18, 0xFF	; 255
     d60:	3f 4f       	sbci	r19, 0xFF	; 255

/*Called by pickupMode(). */
_Bool itemInHistory(){
	uint8_t cntEqualElements = 0;
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
     d62:	2d 17       	cp	r18, r29
     d64:	48 f0       	brcs	.+18     	; 0xd78 <itemInHistory+0x40>
			
		}
		cntEqualElements = 0;
	}
	
	return 0; //If no
     d66:	80 e0       	ldi	r24, 0x00	; 0
     d68:	16 c0       	rjmp	.+44     	; 0xd96 <itemInHistory+0x5e>

/*Called by pickupMode(). */
_Bool itemInHistory(){
	uint8_t cntEqualElements = 0;
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
     d6a:	20 e0       	ldi	r18, 0x00	; 0
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	40 e3       	ldi	r20, 0x30	; 48
     d70:	51 e0       	ldi	r21, 0x01	; 1
		// Do nothing -> exit code -> leave station mode
	}
}

/*Called by pickupMode(). */
_Bool itemInHistory(){
     d72:	8c e3       	ldi	r24, 0x3C	; 60
     d74:	91 e0       	ldi	r25, 0x01	; 1
     d76:	10 e0       	ldi	r17, 0x00	; 0
     d78:	fa 01       	movw	r30, r20
     d7a:	d9 01       	movw	r26, r18
     d7c:	aa 0f       	add	r26, r26
     d7e:	bb 1f       	adc	r27, r27
     d80:	a2 0f       	add	r26, r18
     d82:	b3 1f       	adc	r27, r19
     d84:	aa 0f       	add	r26, r26
     d86:	bb 1f       	adc	r27, r27
     d88:	aa 0f       	add	r26, r26
     d8a:	bb 1f       	adc	r27, r27
     d8c:	a0 50       	subi	r26, 0x00	; 0
     d8e:	bf 4f       	sbci	r27, 0xFF	; 255
     d90:	c1 2f       	mov	r28, r17
     d92:	db cf       	rjmp	.-74     	; 0xd4a <itemInHistory+0x12>
				cntEqualElements++;
			}
			
			if (cntEqualElements == 12)
			{
				return 1;
     d94:	81 e0       	ldi	r24, 0x01	; 1
		}
		cntEqualElements = 0;
	}
	
	return 0; //If no
}
     d96:	df 91       	pop	r29
     d98:	cf 91       	pop	r28
     d9a:	1f 91       	pop	r17
     d9c:	08 95       	ret

00000d9e <cargoEqualsNewStream>:

_Bool cargoEqualsNewStream(){
	for (uint8_t cmpel = 0; cmpel<12; cmpel++)
	{
		if (cargo[cmpel] != newStream[cmpel])
     d9e:	90 91 24 01 	lds	r25, 0x0124
     da2:	80 91 30 01 	lds	r24, 0x0130
     da6:	98 13       	cpse	r25, r24
     da8:	0f c0       	rjmp	.+30     	; 0xdc8 <cargoEqualsNewStream+0x2a>
     daa:	e5 e2       	ldi	r30, 0x25	; 37
     dac:	f1 e0       	ldi	r31, 0x01	; 1
     dae:	a1 e3       	ldi	r26, 0x31	; 49
     db0:	b1 e0       	ldi	r27, 0x01	; 1
	}
	
	return 0; //If no
}

_Bool cargoEqualsNewStream(){
     db2:	80 e3       	ldi	r24, 0x30	; 48
     db4:	91 e0       	ldi	r25, 0x01	; 1
	for (uint8_t cmpel = 0; cmpel<12; cmpel++)
	{
		if (cargo[cmpel] != newStream[cmpel])
     db6:	31 91       	ld	r19, Z+
     db8:	2d 91       	ld	r18, X+
     dba:	32 13       	cpse	r19, r18
     dbc:	07 c0       	rjmp	.+14     	; 0xdcc <cargoEqualsNewStream+0x2e>
	
	return 0; //If no
}

_Bool cargoEqualsNewStream(){
	for (uint8_t cmpel = 0; cmpel<12; cmpel++)
     dbe:	e8 17       	cp	r30, r24
     dc0:	f9 07       	cpc	r31, r25
     dc2:	c9 f7       	brne	.-14     	; 0xdb6 <cargoEqualsNewStream+0x18>
		{
			return 0;
		}
	}

	return 1;
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	08 95       	ret
_Bool cargoEqualsNewStream(){
	for (uint8_t cmpel = 0; cmpel<12; cmpel++)
	{
		if (cargo[cmpel] != newStream[cmpel])
		{
			return 0;
     dc8:	80 e0       	ldi	r24, 0x00	; 0
     dca:	08 95       	ret
     dcc:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	return 1;
}
     dce:	08 95       	ret

00000dd0 <powerRFID>:

void powerRFID(_Bool power){
	if (power == 1)
     dd0:	88 23       	and	r24, r24
     dd2:	11 f0       	breq	.+4      	; 0xdd8 <powerRFID+0x8>
	{
 		PORTD &= ~(1<<PORTD5);
     dd4:	5d 98       	cbi	0x0b, 5	; 11
     dd6:	08 95       	ret
		//((Port on AVR connected to RFIDs "Enable") = LOW) => Power up byte reader
	}
	else
	{
		PORTD |= (1<<PORTD5);
     dd8:	5d 9a       	sbi	0x0b, 5	; 11
     dda:	08 95       	ret

00000ddc <printOnLCD>:
}

/*
Prints the entire RFID tag on the display.
*/
void printOnLCD(_Bool shipment){ //Eventuellt gra generisk om vi vill skicka in andra vrden n cargo
     ddc:	0f 93       	push	r16
     dde:	1f 93       	push	r17
     de0:	cf 93       	push	r28
     de2:	df 93       	push	r29
     de4:	c8 2f       	mov	r28, r24
	hd44780_l_clear_disp(&low_conf);
     de6:	8b e5       	ldi	r24, 0x5B	; 91
     de8:	91 e0       	ldi	r25, 0x01	; 1
     dea:	0d dd       	rcall	.-1510   	; 0x806 <hd44780_l_clear_disp>
	
	if (shipment == 1)
     dec:	cc 23       	and	r28, r28
     dee:	01 f1       	breq	.+64     	; 0xe30 <printOnLCD+0x54>
	{
		hd44780_l_write(&low_conf, 0x52);	//R
     df0:	62 e5       	ldi	r22, 0x52	; 82
     df2:	8b e5       	ldi	r24, 0x5B	; 91
     df4:	91 e0       	ldi	r25, 0x01	; 1
     df6:	4f dd       	rcall	.-1378   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x46);	//F
     df8:	66 e4       	ldi	r22, 0x46	; 70
     dfa:	8b e5       	ldi	r24, 0x5B	; 91
     dfc:	91 e0       	ldi	r25, 0x01	; 1
     dfe:	4b dd       	rcall	.-1386   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x49);	//I
     e00:	69 e4       	ldi	r22, 0x49	; 73
     e02:	8b e5       	ldi	r24, 0x5B	; 91
     e04:	91 e0       	ldi	r25, 0x01	; 1
     e06:	47 dd       	rcall	.-1394   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x44);	//D
     e08:	64 e4       	ldi	r22, 0x44	; 68
     e0a:	8b e5       	ldi	r24, 0x5B	; 91
     e0c:	91 e0       	ldi	r25, 0x01	; 1
     e0e:	43 dd       	rcall	.-1402   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x3A);	//:
     e10:	6a e3       	ldi	r22, 0x3A	; 58
     e12:	8b e5       	ldi	r24, 0x5B	; 91
     e14:	91 e0       	ldi	r25, 0x01	; 1
     e16:	3f dd       	rcall	.-1410   	; 0x896 <hd44780_l_write>
     e18:	c5 e2       	ldi	r28, 0x25	; 37
     e1a:	d1 e0       	ldi	r29, 0x01	; 1
}

/*
Prints the entire RFID tag on the display.
*/
void printOnLCD(_Bool shipment){ //Eventuellt gra generisk om vi vill skicka in andra vrden n cargo
     e1c:	0f e2       	ldi	r16, 0x2F	; 47
     e1e:	11 e0       	ldi	r17, 0x01	; 1
		hd44780_l_write(&low_conf, 0x3A);	//:

		
		for(int i = 1; i<11; i++)	//Prints the tag's ID bytes.
		{
			hd44780_l_write(&low_conf, cargo[i]);
     e20:	69 91       	ld	r22, Y+
     e22:	8b e5       	ldi	r24, 0x5B	; 91
     e24:	91 e0       	ldi	r25, 0x01	; 1
     e26:	37 dd       	rcall	.-1426   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x49);	//I
		hd44780_l_write(&low_conf, 0x44);	//D
		hd44780_l_write(&low_conf, 0x3A);	//:

		
		for(int i = 1; i<11; i++)	//Prints the tag's ID bytes.
     e28:	c0 17       	cp	r28, r16
     e2a:	d1 07       	cpc	r29, r17
     e2c:	c9 f7       	brne	.-14     	; 0xe20 <printOnLCD+0x44>
     e2e:	20 c0       	rjmp	.+64     	; 0xe70 <printOnLCD+0x94>
			hd44780_l_write(&low_conf, cargo[i]);
		}
	}
	else
	{
		hd44780_l_write(&low_conf, 0x4E);	//N
     e30:	6e e4       	ldi	r22, 0x4E	; 78
     e32:	8b e5       	ldi	r24, 0x5B	; 91
     e34:	91 e0       	ldi	r25, 0x01	; 1
     e36:	2f dd       	rcall	.-1442   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x4F);	//O
     e38:	6f e4       	ldi	r22, 0x4F	; 79
     e3a:	8b e5       	ldi	r24, 0x5B	; 91
     e3c:	91 e0       	ldi	r25, 0x01	; 1
     e3e:	2b dd       	rcall	.-1450   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x20);	//
     e40:	60 e2       	ldi	r22, 0x20	; 32
     e42:	8b e5       	ldi	r24, 0x5B	; 91
     e44:	91 e0       	ldi	r25, 0x01	; 1
     e46:	27 dd       	rcall	.-1458   	; 0x896 <hd44780_l_write>
		
		hd44780_l_write(&low_conf, 0x43);	//C
     e48:	63 e4       	ldi	r22, 0x43	; 67
     e4a:	8b e5       	ldi	r24, 0x5B	; 91
     e4c:	91 e0       	ldi	r25, 0x01	; 1
     e4e:	23 dd       	rcall	.-1466   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x41);	//A
     e50:	61 e4       	ldi	r22, 0x41	; 65
     e52:	8b e5       	ldi	r24, 0x5B	; 91
     e54:	91 e0       	ldi	r25, 0x01	; 1
     e56:	1f dd       	rcall	.-1474   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x52);	//R
     e58:	62 e5       	ldi	r22, 0x52	; 82
     e5a:	8b e5       	ldi	r24, 0x5B	; 91
     e5c:	91 e0       	ldi	r25, 0x01	; 1
     e5e:	1b dd       	rcall	.-1482   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x47);	//G
     e60:	67 e4       	ldi	r22, 0x47	; 71
     e62:	8b e5       	ldi	r24, 0x5B	; 91
     e64:	91 e0       	ldi	r25, 0x01	; 1
     e66:	17 dd       	rcall	.-1490   	; 0x896 <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x4F);	//O
     e68:	6f e4       	ldi	r22, 0x4F	; 79
     e6a:	8b e5       	ldi	r24, 0x5B	; 91
     e6c:	91 e0       	ldi	r25, 0x01	; 1
     e6e:	13 dd       	rcall	.-1498   	; 0x896 <hd44780_l_write>

	}
	

}
     e70:	df 91       	pop	r29
     e72:	cf 91       	pop	r28
     e74:	1f 91       	pop	r17
     e76:	0f 91       	pop	r16
     e78:	08 95       	ret

00000e7a <deliveryMode>:


/*Called by stationMode(). Enters if carrying object. */
void deliveryMode(){
	
	if (cargoEqualsNewStream() == 1) //Checks if the station is the correct station to leave cargo
     e7a:	91 df       	rcall	.-222    	; 0xd9e <cargoEqualsNewStream>
     e7c:	88 23       	and	r24, r24
     e7e:	09 f1       	breq	.+66     	; 0xec2 <deliveryMode+0x48>
     e80:	e4 e2       	ldi	r30, 0x24	; 36
     e82:	f1 e0       	ldi	r31, 0x01	; 1
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //Adds the completed station to history
		{
			history[historySize][cntDigit] = cargo[cntDigit];
     e84:	80 91 3c 01 	lds	r24, 0x013C
     e88:	90 e0       	ldi	r25, 0x00	; 0
}



/*Called by stationMode(). Enters if carrying object. */
void deliveryMode(){
     e8a:	dc 01       	movw	r26, r24
     e8c:	aa 0f       	add	r26, r26
     e8e:	bb 1f       	adc	r27, r27
     e90:	8a 0f       	add	r24, r26
     e92:	9b 1f       	adc	r25, r27
     e94:	dc 01       	movw	r26, r24
     e96:	aa 0f       	add	r26, r26
     e98:	bb 1f       	adc	r27, r27
     e9a:	aa 0f       	add	r26, r26
     e9c:	bb 1f       	adc	r27, r27
     e9e:	a0 50       	subi	r26, 0x00	; 0
     ea0:	bf 4f       	sbci	r27, 0xFF	; 255
     ea2:	80 e3       	ldi	r24, 0x30	; 48
     ea4:	91 e0       	ldi	r25, 0x01	; 1
	
	if (cargoEqualsNewStream() == 1) //Checks if the station is the correct station to leave cargo
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //Adds the completed station to history
		{
			history[historySize][cntDigit] = cargo[cntDigit];
     ea6:	21 91       	ld	r18, Z+
     ea8:	2d 93       	st	X+, r18
/*Called by stationMode(). Enters if carrying object. */
void deliveryMode(){
	
	if (cargoEqualsNewStream() == 1) //Checks if the station is the correct station to leave cargo
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //Adds the completed station to history
     eaa:	e8 17       	cp	r30, r24
     eac:	f9 07       	cpc	r31, r25
     eae:	d9 f7       	brne	.-10     	; 0xea6 <deliveryMode+0x2c>
		{
			history[historySize][cntDigit] = cargo[cntDigit];
		}
		historySize++;
     eb0:	80 91 3c 01 	lds	r24, 0x013C
     eb4:	8f 5f       	subi	r24, 0xFF	; 255
     eb6:	80 93 3c 01 	sts	0x013C, r24
		
		printOnLCD(0); //Prints "No Cargo" on LCD
     eba:	80 e0       	ldi	r24, 0x00	; 0
     ebc:	8f df       	rcall	.-226    	; 0xddc <printOnLCD>
		carryItem = 0;
     ebe:	10 92 51 01 	sts	0x0151, r1
     ec2:	08 95       	ret

00000ec4 <pickUpMode>:
}


/*Called by stationMode(). Enters if not carrying object.*/
void pickUpMode(){
	if (itemInHistory() == 1) //checks if mission completed for this station
     ec4:	39 df       	rcall	.-398    	; 0xd38 <itemInHistory>
     ec6:	81 11       	cpse	r24, r1
     ec8:	15 c0       	rjmp	.+42     	; 0xef4 <pickUpMode+0x30>
	{
		// Do nothing -> exit code -> leave station mode
	}
	else
	{
		waitForUserInputStartAbort();
     eca:	26 df       	rcall	.-436    	; 0xd18 <waitForUserInputStartAbort>
		
		if (pickUpItem == 1)
     ecc:	80 91 54 01 	lds	r24, 0x0154
     ed0:	88 23       	and	r24, r24
     ed2:	81 f0       	breq	.+32     	; 0xef4 <pickUpMode+0x30>
     ed4:	e0 e3       	ldi	r30, 0x30	; 48
     ed6:	f1 e0       	ldi	r31, 0x01	; 1
     ed8:	a4 e2       	ldi	r26, 0x24	; 36
     eda:	b1 e0       	ldi	r27, 0x01	; 1
	waitingForEndPickup = 0;
}


/*Called by stationMode(). Enters if not carrying object.*/
void pickUpMode(){
     edc:	8c e3       	ldi	r24, 0x3C	; 60
     ede:	91 e0       	ldi	r25, 0x01	; 1
		
		if (pickUpItem == 1)
		{
			for (uint8_t cntDigit = 0; cntDigit<12; cntDigit++) //Storing RFID tag in cargo
			{
				cargo[cntDigit] = newStream[cntDigit];
     ee0:	21 91       	ld	r18, Z+
     ee2:	2d 93       	st	X+, r18
	{
		waitForUserInputStartAbort();
		
		if (pickUpItem == 1)
		{
			for (uint8_t cntDigit = 0; cntDigit<12; cntDigit++) //Storing RFID tag in cargo
     ee4:	e8 17       	cp	r30, r24
     ee6:	f9 07       	cpc	r31, r25
     ee8:	d9 f7       	brne	.-10     	; 0xee0 <pickUpMode+0x1c>
			{
				cargo[cntDigit] = newStream[cntDigit];
			}
			carryItem = 1; // Shows that the robot is carrying an object
     eea:	81 e0       	ldi	r24, 0x01	; 1
     eec:	80 93 51 01 	sts	0x0151, r24
			printOnLCD(1); //Printing cargo RFID tag on display
     ef0:	75 df       	rcall	.-278    	; 0xddc <printOnLCD>
			waitForUserInputEndPickup(); // the item has been pickup up and leave stationMode()
     ef2:	1a cf       	rjmp	.-460    	; 0xd28 <waitForUserInputEndPickup>
     ef4:	08 95       	ret

00000ef6 <stationMode>:



/*Called by transportMode(). Reads rfid tag and enters pickupMode() or deliveryMode() if the robot is carrying object or not */
void stationMode(){
	OCR0A = 0; //no compare => no sensor values. 
     ef6:	17 bc       	out	0x27, r1	; 39
	OCR0B = 0;
     ef8:	18 bc       	out	0x28, r1	; 40
	powerRFID(1);
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	69 df       	rcall	.-302    	; 0xdd0 <powerRFID>
	
	while (streamFilled == 0)
     efe:	80 91 53 01 	lds	r24, 0x0153
     f02:	88 23       	and	r24, r24
     f04:	51 f0       	breq	.+20     	; 0xf1a <stationMode+0x24>
	{
		//Do nothing and wait for interupts -> do not leave loop unitil entire newStream is filled;
	}
	
	if (carryItem == 0)
     f06:	80 91 51 01 	lds	r24, 0x0151
     f0a:	81 11       	cpse	r24, r1
     f0c:	02 c0       	rjmp	.+4      	; 0xf12 <stationMode+0x1c>
	{
		pickUpMode();
     f0e:	da df       	rcall	.-76     	; 0xec4 <pickUpMode>
     f10:	01 c0       	rjmp	.+2      	; 0xf14 <stationMode+0x1e>
	}
	else
	{
		deliveryMode();
     f12:	b3 df       	rcall	.-154    	; 0xe7a <deliveryMode>
	}
	stationModeEnable = 0;
     f14:	10 92 4b 01 	sts	0x014B, r1
	leaveStationMode(); 
     f18:	f7 ce       	rjmp	.-530    	; 0xd08 <leaveStationMode>
     f1a:	ff cf       	rjmp	.-2      	; 0xf1a <stationMode+0x24>

00000f1c <setupRFID>:
	

}

void setupRFID(){
	UCSR1B |= (1<<RXEN1); //Enable RX0 
     f1c:	e9 ec       	ldi	r30, 0xC9	; 201
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	80 61       	ori	r24, 0x10	; 16
     f24:	80 83       	st	Z, r24
	UCSR1C |= (1 << UCSZ11)|(1 << UCSZ10); //set data length to 8-bit;
     f26:	aa ec       	ldi	r26, 0xCA	; 202
     f28:	b0 e0       	ldi	r27, 0x00	; 0
     f2a:	8c 91       	ld	r24, X
     f2c:	86 60       	ori	r24, 0x06	; 6
     f2e:	8c 93       	st	X, r24
	UBRR1H = 0b00000000;
     f30:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 0b00011001; //Sets baudvalue in AVR to 25(1mhz), which gives baude rate 2400. baudvalue = (Fcpu/baudrate*16)-1
     f34:	89 e1       	ldi	r24, 0x19	; 25
     f36:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1B |= (1 << RXCIE1); //Enables the rc complete interrupt
     f3a:	80 81       	ld	r24, Z
     f3c:	80 68       	ori	r24, 0x80	; 128
     f3e:	80 83       	st	Z, r24
	DDRD |= (1<<DDD5);
     f40:	55 9a       	sbi	0x0a, 5	; 10
	PORTD |= (1<<PORTD5);
     f42:	5d 9a       	sbi	0x0b, 5	; 11
     f44:	08 95       	ret

00000f46 <setupLCD>:
}


void setupLCD(){
     f46:	0f 93       	push	r16
	// setting I/O configuration for pins
	DDRA = 0xFF; //data outputs to the LCD
     f48:	8f ef       	ldi	r24, 0xFF	; 255
     f4a:	81 b9       	out	0x01, r24	; 1
	DDRB |= (1 << DDB1)|(1 << DDB0); //rs, rw and en are outputs
     f4c:	84 b1       	in	r24, 0x04	; 4
     f4e:	83 60       	ori	r24, 0x03	; 3
     f50:	84 b9       	out	0x04, r24	; 4
	DDRC |=	(1<< DDC6); 
     f52:	3e 9a       	sbi	0x07, 6	; 7
	// setting pin numbers and which ports on the LCD the ports on the AVR are hooked up to
	low_conf.rs_i = 1;
     f54:	21 e0       	ldi	r18, 0x01	; 1
     f56:	20 93 5b 01 	sts	0x015B, r18
	low_conf.rw_i = 0;
     f5a:	10 92 5c 01 	sts	0x015C, r1
	low_conf.en_i = 6;
     f5e:	86 e0       	ldi	r24, 0x06	; 6
     f60:	80 93 5d 01 	sts	0x015D, r24
	
	low_conf.db7_i = 0;
     f64:	10 92 5e 01 	sts	0x015E, r1
	low_conf.db6_i = 1;
     f68:	20 93 5f 01 	sts	0x015F, r18
	low_conf.db5_i = 2;
     f6c:	92 e0       	ldi	r25, 0x02	; 2
     f6e:	90 93 60 01 	sts	0x0160, r25
	low_conf.db4_i = 3;
     f72:	93 e0       	ldi	r25, 0x03	; 3
     f74:	90 93 61 01 	sts	0x0161, r25
	low_conf.db3_i = 4;
     f78:	94 e0       	ldi	r25, 0x04	; 4
     f7a:	90 93 62 01 	sts	0x0162, r25
	low_conf.db2_i = 5;
     f7e:	95 e0       	ldi	r25, 0x05	; 5
     f80:	90 93 63 01 	sts	0x0163, r25
	low_conf.db1_i = 6;
     f84:	80 93 64 01 	sts	0x0164, r24
	low_conf.db0_i = 7;
     f88:	87 e0       	ldi	r24, 0x07	; 7
     f8a:	80 93 65 01 	sts	0x0165, r24
	low_conf.rs_port = &PORTB;
     f8e:	85 e2       	ldi	r24, 0x25	; 37
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	90 93 67 01 	sts	0x0167, r25
     f96:	80 93 66 01 	sts	0x0166, r24
	low_conf.rw_port = &PORTB;
     f9a:	90 93 69 01 	sts	0x0169, r25
     f9e:	80 93 68 01 	sts	0x0168, r24
	low_conf.en_port = &PORTC;
     fa2:	88 e2       	ldi	r24, 0x28	; 40
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	90 93 6b 01 	sts	0x016B, r25
     faa:	80 93 6a 01 	sts	0x016A, r24
	low_conf.db7_port = &PORTA;
     fae:	82 e2       	ldi	r24, 0x22	; 34
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	90 93 6d 01 	sts	0x016D, r25
     fb6:	80 93 6c 01 	sts	0x016C, r24
	low_conf.db6_port = &PORTA;
     fba:	90 93 6f 01 	sts	0x016F, r25
     fbe:	80 93 6e 01 	sts	0x016E, r24
	low_conf.db5_port = &PORTA;
     fc2:	90 93 71 01 	sts	0x0171, r25
     fc6:	80 93 70 01 	sts	0x0170, r24
	low_conf.db4_port = &PORTA;
     fca:	90 93 73 01 	sts	0x0173, r25
     fce:	80 93 72 01 	sts	0x0172, r24
	low_conf.db3_port = &PORTA;
     fd2:	90 93 75 01 	sts	0x0175, r25
     fd6:	80 93 74 01 	sts	0x0174, r24
	low_conf.db2_port = &PORTA;
     fda:	90 93 77 01 	sts	0x0177, r25
     fde:	80 93 76 01 	sts	0x0176, r24
	low_conf.db1_port = &PORTA;
     fe2:	90 93 79 01 	sts	0x0179, r25
     fe6:	80 93 78 01 	sts	0x0178, r24
	low_conf.db0_port = &PORTA;
     fea:	90 93 7b 01 	sts	0x017B, r25
     fee:	80 93 7a 01 	sts	0x017A, r24
	low_conf.line1_base_addr = 0x00;
     ff2:	10 92 7c 01 	sts	0x017C, r1
	low_conf.line2_base_addr = 0x40;
     ff6:	80 e4       	ldi	r24, 0x40	; 64
     ff8:	80 93 7d 01 	sts	0x017D, r24
	low_conf.dl = HD44780_L_FS_DL_8BIT;
     ffc:	20 93 7e 01 	sts	0x017E, r18
	hd44780_l_init(&low_conf, HD44780_L_FS_N_DUAL, HD44780_L_FS_F_58, HD44780_L_EMS_ID_INC, HD44780_L_EMS_S_OFF);
    1000:	00 e0       	ldi	r16, 0x00	; 0
    1002:	40 e0       	ldi	r20, 0x00	; 0
    1004:	61 e0       	ldi	r22, 0x01	; 1
    1006:	8b e5       	ldi	r24, 0x5B	; 91
    1008:	91 e0       	ldi	r25, 0x01	; 1
    100a:	50 dc       	rcall	.-1888   	; 0x8ac <hd44780_l_init>
	hd44780_l_disp(&low_conf, HD44780_L_DISP_D_ON, HD44780_L_DISP_C_OFF, HD44780_L_DISP_B_OFF);
    100c:	20 e0       	ldi	r18, 0x00	; 0
    100e:	40 e0       	ldi	r20, 0x00	; 0
    1010:	61 e0       	ldi	r22, 0x01	; 1
    1012:	8b e5       	ldi	r24, 0x5B	; 91
    1014:	91 e0       	ldi	r25, 0x01	; 1
    1016:	14 dc       	rcall	.-2008   	; 0x840 <hd44780_l_disp>
	
	streamFilled = 0;
    1018:	10 92 53 01 	sts	0x0153, r1
	carryItem = 0;
    101c:	10 92 51 01 	sts	0x0151, r1
	pickUpItem = 0;
    1020:	10 92 54 01 	sts	0x0154, r1
	waitingForStartAbort = 0;
    1024:	10 92 59 01 	sts	0x0159, r1
	waitingForEndPickup = 0;
    1028:	10 92 83 01 	sts	0x0183, r1
	leaveStation = 0;
    102c:	10 92 40 01 	sts	0x0140, r1
	
    1030:	0f 91       	pop	r16
    1032:	08 95       	ret

00001034 <_exit>:
    1034:	f8 94       	cli

00001036 <__stop_program>:
    1036:	ff cf       	rjmp	.-2      	; 0x1036 <__stop_program>
