   1                             		.file	"r_dmaca_rx.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.text.r_dmaca_set_transfer_data,"ax",@progbits
   6                             	_r_dmaca_set_transfer_data:
   7                             	.LVL0:
   8                             	.LFB12:
   9                             		.file 1 "../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c"
   1:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
   2:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * DISCLAIMER
   3:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * This software is supplied by Renesas Electronics Corporation and is only
   4:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * intended for use with Renesas products. No other uses are authorized. This
   5:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * software is owned by Renesas Electronics Corporation and is protected under
   6:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * all applicable laws, including copyright laws.
   7:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   8:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
   9:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
  10:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
  11:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
  12:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
  13:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
  14:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
  15:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  16:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Renesas reserves the right, without notice, to make changes to this software
  17:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * and to discontinue the availability of this software. By using this software,
  18:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * you agree to the additional terms and conditions found by accessing the
  19:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * following link:
  20:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * http://www.renesas.com/disclaimer
  21:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *
  22:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved.
  23:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
  24:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  25:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
  26:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * File Name    : r_dmaca_rx.c
  27:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Description  : Functions for DMACA driver
  28:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
  29:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
  30:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * History : DD.MM.YYYY Version Description
  31:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 30.06.2014 1.00    Initial release
  32:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 27.08.2014 1.01    Not change program due to updating application note only.
  33:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 30.01.2015 1.02    Added RX71M.
  34:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 13.04.2015 1.03    Added RX231 and RX230.
  35:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 30.09.2016 1.04    Added transfer_count and block_size to "case DMACA_CMD_STATUS_GET"
  36:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         :                    of R_DMACA_Control().
  37:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 31.07.2017 1.05    Supported RX65N-2MB.
  38:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                              Fixed to correspond to Renesas coding rule.
  39:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 28.09.2018 1.10    Supported RX66T.
  40:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                              Add WAIT_LOOP comments.
  41:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                              Added comments and brackets according to Renesas GSCE coding standar
  42:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 01.02.2019 1.20    Supported RX72T, RX65N-64pin.
  43:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                              Added comments according to Renesas GSCE coding standard 5.0.
  44:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 20.05.2019 2.00    Added support for GNUC and ICCRX.
  45:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 28.06.2019 2.10    Supported RX23W.
  46:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 15.08.2019 2.20    Supported RX72M.
  47:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                              Fixed warnings in IAR.
  48:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 30.12.2019 2.30    Modified comment of API function to Doxygen style.
  49:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                              Fixed to comply with GSCE Coding Standards Rev.6.00.
  50:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 31.03.2021 2.60    Supported RX671.
  51:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 15.08.2022 3.10    Fixed to comply with GSCE Coding Standards Rev.6.5.0.
  52:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *         : 29.05.2023 3.20    Fixed to comply with GSCE Coding Standards Rev.6.5.0.
  53:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
  54:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  55:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
  56:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** Includes   <System Includes>, "Project Includes"
  57:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
  58:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /* Definitions for DMACA support */
  59:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if defined(__CCRX__) || defined(__ICCRX__)
  60:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /* Intrinsic functions provided by compiler. */
  61:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #include <machine.h>
  62:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #elif defined(__GNUC__)
  63:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /* No header file for intrinsic functions. */
  64:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* defined(__CCRX__), defined(__GNUC__), defined(__ICCRX__) */
  65:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #include "r_dmaca_rx_if.h"
  66:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #include "./src/r_dmaca_rx_private.h"
  67:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  68:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  69:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
  70:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** Macro definitions
  71:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
  72:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  73:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
  74:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** Typedef definitions
  75:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
  76:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  77:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  78:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
  79:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** Private variables and functions
  80:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
  81:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** static bool r_dmaca_set_transfer_data (uint8_t channel, dmaca_transfer_data_cfg_t *p_cfg);
  82:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** static dmaca_chk_locking_sw_t r_dmaca_check_locking_sw (void);
  83:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  84:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
  85:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** Exported global variables (to be accessed by other files)
  86:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
  87:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /* This array holds callback functions. */
  88:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** void *g_pdmaci_handlers[DMACA_NUM_CHANNELS];
  89:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** uint8_t g_locking_sw[DMACA_NUM_CHANNELS];
  90:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  91:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
  92:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************************************
  93:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: R_DMACA_Open
  94:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** ***************************************************************************************************
  95:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @brief This function is run after calling R_DMACA_Init() when using the APIs of the DMACA FIT mod
  96:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] channel DMAC channel number.
  97:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_SUCCESS Successful operation
  98:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_CH Channel is invalid.
  99:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_BUSY Resource has been locked by other process.
 100:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @details Locks*1 the DMAC channel specified by the argument channel, then makes initial settings.
 101:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Releases the DMAC from the module stop state, then activates the DMAC. Also, initializes the acti
 102:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * source selection register for the specified DMAC channel.\n
 103:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Note: 1. The DMACA FIT module uses the r_bsp default lock function. As a result, the specified DM
 104:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * channel is in the locked state after a successful end.
 105:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @note
 106:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * None.
 107:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** */
 108:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** dmaca_return_t R_DMACA_Open(uint8_t channel)
 109:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 110:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 111:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check argument. */
 112:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (false == r_dmaca_channel_valid_check(channel))
 113:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 114:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_CH;
 115:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 116:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* DMACA_CFG_PARAM_CHECKING_ENABLE */
 117:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 118:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* ---- Lock DMACA hardware. ---- */
 119:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (false == R_BSP_HardwareLock((mcu_lock_t)(BSP_LOCK_DMAC0 + channel)))
 120:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 121:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* Lock has already been acquired by another task. Need to try again later. */
 122:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_BUSY;
 123:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 124:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 125:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* ---- Lock the DMACA channel. ---- */
 126:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     g_locking_sw[channel] = 1;
 127:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 128:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Clear a Activation Request Select Register. */
 129:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     ICU_DMRSR(channel)  = 0x00;
 130:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 131:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (0x00 == ICU_DMRSR(channel))
 132:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 133:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* do nothing */
 134:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 135:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 136:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Cancel module stop for DMAC and DTC. */
 137:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     r_dmaca_module_enable();
 138:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 139:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Enable the DMAC activation. */
 140:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMAST = DMACA_ACTIVE_ENABLE;
 141:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 142:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check DMAC activating status */
 143:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (DMACA_ACTIVE_ENABLE == DMACA_DMAST)
 144:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 145:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* do nothing */
 146:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 147:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 148:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 149:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 150:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 151:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function R_DMACA_Open
 152:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 153:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 154:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************************************
 155:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: R_DMACA_Close
 156:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** ***************************************************************************************************
 157:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @brief This function is used to release the resources of the DMAC channel currently in use.
 158:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] channel DMAC channel number.
 159:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_SUCCESS Successful operation
 160:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_SUCCESS_OTHER_CH_BUSY Successful operation. Other DMAC channels are locked.
 161:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_SUCCESS_DTC_BUSY Successful operation. DTC is locked.
 162:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_CH Channel is invalid.
 163:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INTERNAL DMACA driver internal error.
 164:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @details See Section 3 in the application note for details.
 165:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @note When controlling the DTC without using the DTC FIT module, make sure to monitor the usage o
 166:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * control locking and unlocking of the DTC so that calling this function does not set the DTC to th
 167:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * state. Note that even if the DTC has not been activated, it is necessary to keep it in the locked
 168:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * making DTC transfer settings.
 169:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** */
 170:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** dmaca_return_t R_DMACA_Close(uint8_t channel)
 171:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 172:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     dmaca_chk_locking_sw_t result_chk_locking_sw = DMACA_ALL_CH_UNLOCKED_AND_DTC_UNLOCKED;
 173:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 174:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 175:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 176:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check argument. */
 177:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (false == r_dmaca_channel_valid_check(channel))
 178:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 179:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_CH;
 180:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 181:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* DMACA_CFG_PARAM_CHECKING_ENABLE */
 182:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 183:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Clear a Activation Request Select Register. */
 184:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     ICU_DMRSR(channel)  = 0x00;
 185:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 186:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (0x00 == ICU_DMRSR(channel))
 187:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 188:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* do nothing */
 189:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 190:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 191:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Disable DMA transfers. */
 192:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMCNT(channel) = DMACA_TRANSFER_DISABLE;
 193:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 194:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Unlock DMACA hardware to the specified channel. */
 195:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_DMAC0 + channel));
 196:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 197:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* ---- Unlock the DMACA channel. ---- */
 198:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     g_locking_sw[channel] = 0;
 199:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 200:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check locking of DMACA and DTC. */
 201:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     result_chk_locking_sw = r_dmaca_check_locking_sw();
 202:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 203:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     switch (result_chk_locking_sw)
 204:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 205:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_ALL_CH_UNLOCKED_AND_DTC_UNLOCKED: /* All DMAC channels and DTC are unlocked. */
 206:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 207:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Disable the DMAC activation. */
 208:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMAST = DMACA_ACTIVE_DISABLE;
 209:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 210:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMAC activating status */
 211:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_ACTIVE_DISABLE == DMACA_DMAST)
 212:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 213:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 214:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 215:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 216:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Set both DMAC and DTC to module stop state. */
 217:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             r_dmaca_module_disable();
 218:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             #if (1 == DMACA_CFG_USE_DTC_FIT_MODULE)
 219:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             R_BSP_HardwareUnlock((mcu_lock_t)BSP_LOCK_DTC);
 220:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             #endif
 221:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 222:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 223:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_ALL_CH_UNLOCKED_BUT_DTC_LOCKED: /* All DMAC channels are unlocked. DTC is locked
 224:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 225:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Disable the DMAC activation. */
 226:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMAST = DMACA_ACTIVE_DISABLE;
 227:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 228:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMAC activating status */
 229:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_ACTIVE_DISABLE == DMACA_DMAST)
 230:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 231:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 232:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 233:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             return DMACA_SUCCESS_DTC_BUSY;
 234:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 235:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 236:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_LOCKED_CH_EXIST: /* Other DMAC channels are locked. */
 237:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 238:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             return DMACA_SUCCESS_OTHER_CH_BUSY;
 239:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 240:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 241:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         default:
 242:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 243:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             return DMACA_ERR_INTERNAL;
 244:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 245:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 246:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 247:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 248:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 249:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 250:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 251:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function R_DMACA_Close
 252:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 253:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 254:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************************************
 255:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: R_DMACA_Create
 256:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** ***************************************************************************************************
 257:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @brief This function is used to make DMAC register settings and to specify the activation source.
 258:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] channel DMAC channel number.
 259:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] p_data_cfg Pointer to dmaca_transfer_data_cfg_t DMAC transfer information structure.
 260:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * See Section 3 in the application note for details.
 261:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_SUCCESS Successful operation
 262:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_CH Channel is invalid.
 263:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_ARG Parameters are invalid.
 264:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_NULL_PTR Argument pointers are NULL.
 265:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @details References the dmaca_transfer_data_cfg_t DMAC transfer information structure passed as a
 266:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * register settings for the specified DMAC channel. Also specifies the activation source for the DM
 267:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @note None.
 268:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** */
 269:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** dmaca_return_t R_DMACA_Create(uint8_t channel, dmaca_transfer_data_cfg_t *p_data_cfg)
 270:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 271:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 272:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 273:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check argument. */
 274:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (false == r_dmaca_channel_valid_check(channel))
 275:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 276:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_CH;
 277:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 278:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 279:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check argument. */
 280:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if ((uint32_t)NULL == (uint32_t)p_data_cfg)
 281:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 282:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_NULL_PTR;
 283:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 284:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* DMACA_CFG_PARAM_CHECKING_ENABLE */
 285:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 286:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (false == r_dmaca_set_transfer_data(channel, p_data_cfg))
 287:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 288:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* Fail to apply configurations for Transfer data. */
 289:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_ARG;
 290:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 291:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 292:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 293:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 294:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 295:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function R_DMACA_Create
 296:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 297:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 298:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************************************
 299:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: R_DMACA_Control
 300:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** ***************************************************************************************************
 301:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @brief This function is used to control the operation of the DMAC. This function is run after cal
 302:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] channel DMAC channel number.
 303:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] command DMAC control command.
 304:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * See Section 3 in the application note for details.
 305:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] p_stat Pointer to dmaca_stat_t DMAC status information structure.
 306:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * See Section 3 in the application note for details.
 307:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_SUCCESS Successful operation
 308:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_CH Channel is invalid.
 309:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_COMMAND Command is invalid.
 310:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_NULL_PTR Argument pointers are NULL.
 311:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_SOFTWARE_REQUESTED DMA transfer request by software has been generated already.
 312:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_SOFTWARE_REQUEST_DISABLED Transfer Request Source is not Software. See Section 
 313:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @details See Section 3 in the application note for details.
 314:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @note In the case of waiting for the transfer end by using DMAC channel 4-7 and an interrupt, ple
 315:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *  escape interrupt flag (ESIF) or a transfer end interrupt flag (DTIF) using a callback function f
 316:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *  interrupts/transfer escape end interrupts.
 317:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** */
 318:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** dmaca_return_t R_DMACA_Control(uint8_t channel, dmaca_command_t command, dmaca_stat_t *p_stat)
 319:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 320:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint8_t dmaca_interrupt_status = 0x00;
 321:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint8_t dmaca_soft_req_status  = 0x00;
 322:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint16_t dmaca_dmtmd = 0x0000;
 323:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 324:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 325:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 326:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check argument. */
 327:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (false == r_dmaca_channel_valid_check(channel))
 328:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 329:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_CH;
 330:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 331:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* DMACA_CFG_PARAM_CHECKING_ENABLE */
 332:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 333:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     switch (command)
 334:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 335:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_ENABLE: /* Enable DMA transfer of the specified channel. */
 336:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_RESUME: /* Resume DMA transfer of the specified channel. */
 337:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 338:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Enable transfer for the corresponding channel */
 339:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMCNT(channel) = DMACA_TRANSFER_ENABLE;
 340:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 341:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check transfer of the corresponding channel */
 342:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_TRANSFER_ENABLE == DMACA_DMCNT(channel))
 343:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 344:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 345:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 346:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 347:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 348:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_DISABLE: /* Disable DMA transfer of the specified channel. */
 349:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 350:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Disable transfer for the corresponding channel */
 351:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMCNT(channel) = DMACA_TRANSFER_DISABLE;
 352:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 353:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check transfer of the corresponding channel */
 354:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_TRANSFER_DISABLE == DMACA_DMCNT(channel))
 355:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 356:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 357:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 358:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 359:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 360:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_ALL_ENABLE: /* Enable DMAC activation. */
 361:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 362:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Enable DMAC */
 363:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMAST = DMACA_ACTIVE_ENABLE;
 364:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 365:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMAC activating status */
 366:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_ACTIVE_ENABLE == DMACA_DMAST)
 367:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 368:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 369:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 370:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 371:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 372:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_ALL_DISABLE: /* Disable DMAC activation. */
 373:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 374:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Disable DMAC */
 375:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMAST = DMACA_ACTIVE_DISABLE;
 376:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 377:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMAC activating status */
 378:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_ACTIVE_DISABLE == DMACA_DMAST)
 379:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 380:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 381:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 382:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 383:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 384:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_SOFT_REQ_WITH_AUTO_CLR_REQ: /* DMA transfer by Software using DMREQ.SWREQ bi
 385:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 386:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMTMD.DCTG[1:0] bits. */
 387:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((DMACA_DMTMD(channel) & DMACA_REQ_BIT_MASK) != DMACA_TRANSFER_REQUEST_SOFTWARE)
 388:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 389:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return DMACA_ERR_SOFTWARE_REQUEST_DISABLED;
 390:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 391:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 392:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check a DMREQ.CLRS bit. */
 393:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (0 == (DMACA_DMREQ(channel) & DMACA_CLRS_BIT_MASK))
 394:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 395:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* Check a DMREQ.SWREQ bit. */
 396:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 if (0 !=  (DMACA_DMREQ(channel) & DMACA_SWREQ_BIT_MASK))
 397:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 {
 398:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                     return DMACA_ERR_SOFTWARE_REQUESTED;
 399:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 }
 400:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 401:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 402:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* DMA transfer by software is requested and request flag is cleared automatically. */
 403:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMREQ(channel) = DMACA_SOFT_REQ_WITH_AUTO_CLR_REQ;
 404:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 405:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMREQ. */
 406:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_SOFT_REQ_WITH_AUTO_CLR_REQ == DMACA_DMREQ(channel))
 407:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 408:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 409:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 410:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 411:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 412:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_SOFT_REQ_NOT_CLR_REQ: /* DMA transfer by Software */
 413:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 414:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMTMD.DCTG[1:0] bits. */
 415:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((DMACA_DMTMD(channel) & DMACA_REQ_BIT_MASK) != DMACA_TRANSFER_REQUEST_SOFTWARE)
 416:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 417:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return DMACA_ERR_SOFTWARE_REQUEST_DISABLED;
 418:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 419:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 420:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* DMA transfer by software is requested and request flag is not cleared. */
 421:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMREQ(channel) = DMACA_SOFT_REQ_NOT_CLR_REQ;
 422:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 423:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMREQ. */
 424:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_SOFT_REQ_NOT_CLR_REQ == DMACA_DMREQ(channel))
 425:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 426:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 427:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 428:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 429:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 430:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_SOFT_REQ_CLR: /* Clear DMREQ.SWREQ bit. */
 431:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 432:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMTMD.DCTG[1:0] bits. */
 433:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((DMACA_DMTMD(channel) & DMACA_REQ_BIT_MASK) != DMACA_TRANSFER_REQUEST_SOFTWARE)
 434:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 435:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return DMACA_ERR_SOFTWARE_REQUEST_DISABLED;
 436:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 437:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 438:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Clear DMREQ.SWREQ bit. */
 439:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMREQ(channel) &= (~DMACA_SWREQ_BIT_MASK);
 440:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 441:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMREQ. */
 442:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (0x00 == (DMACA_DMREQ(channel) & DMACA_SWREQ_BIT_MASK))
 443:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 444:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 445:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 446:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 447:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 448:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 449:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_STATUS_GET:
 450:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 451:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 452:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check argument. */
 453:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((uint32_t)NULL == (uint32_t)p_stat)
 454:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 455:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return DMACA_ERR_NULL_PTR;
 456:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 457:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* DMACA_CFG_PARAM_CHECKING_ENABLE */
 458:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 459:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Get DMAC status register*/
 460:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             dmaca_interrupt_status = DMACA_DMSTS(channel);
 461:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 462:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Get DMAC software Start register*/
 463:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             dmaca_soft_req_status = DMACA_DMREQ(channel);
 464:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 465:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (0 == (dmaca_interrupt_status & DMACA_ACT_BIT_MASK)) /* Get the current status of DM
 466:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 467:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* DMACA operation is suspended. */
 468:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->act_stat = false;
 469:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 470:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             else
 471:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 472:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* DMACA is operating. */
 473:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->act_stat = true;
 474:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 475:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 476:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (0 == (dmaca_interrupt_status & DMACA_DTIF_BIT_MASK)) /* Get the transfer end interr
 477:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 478:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* A transfer end interrupt has not been generated. */
 479:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->dtif_stat = false;
 480:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 481:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             else
 482:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 483:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* A transfer end interrupt has been generated. */
 484:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->dtif_stat = true;
 485:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 486:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 487:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (0 == (dmaca_interrupt_status & DMACA_ESIF_BIT_MASK)) /* Get the escape end interrup
 488:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 489:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* A transfer escape end interrupt has not been generated. */
 490:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->esif_stat = false;
 491:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 492:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             else
 493:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 494:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* A transfer escape end interrupt has been generated. */
 495:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->esif_stat = true;
 496:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 497:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 498:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (0 == (dmaca_soft_req_status & DMACA_SWREQ_BIT_MASK)) /* Get the SWREQ flag. */
 499:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 500:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* A software transfer is not requested. */
 501:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->soft_req_stat = false;
 502:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 503:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             else
 504:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 505:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* A software transfer is requested. */
 506:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->soft_req_stat = true;
 507:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 508:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 509:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Get DMAC transfer mode from the corresponding channel */
 510:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             dmaca_dmtmd = DMACA_DMTMD(channel);
 511:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 512:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((DMACA_TRANSFER_MODE_REPEAT & dmaca_dmtmd) ||
 513:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_TRANSFER_MODE_BLOCK & dmaca_dmtmd))
 514:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 515:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* Get transfer count from the corresponding channel */
 516:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->transfer_count = (uint32_t)DMACA_DMCRB(channel);
 517:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 518:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             else /* DMACA_TRANSFER_MODE_NORMAL */
 519:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 520:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* Get transfer count from the corresponding channel */
 521:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_stat->transfer_count = (DMACA_INVALID_LOWER_BIT_MASK & DMACA_DMCRA(channel));
 522:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 523:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 524:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 525:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_ESIF_STATUS_CLR:
 526:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 527:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Clears Transfer Escape End Interrupt Flag. */
 528:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMSTS(channel) = ~((uint8_t)DMACA_ESIF_BIT_MASK);
 529:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 530:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMAC status register */
 531:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (0x00 == DMACA_DMSTS(channel))
 532:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 533:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 534:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 535:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 536:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 537:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_CMD_DTIF_STATUS_CLR:
 538:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 539:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Clears Transfer Interrupt Flag. */
 540:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMSTS(channel) = ~((uint8_t)DMACA_DTIF_BIT_MASK);
 541:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 542:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check DMAC status register */
 543:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (0x00 == DMACA_DMSTS(channel))
 544:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 545:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* do nothing */
 546:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 547:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 548:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 549:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         default:
 550:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 551:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             return DMACA_ERR_INVALID_COMMAND;
 552:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 553:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 554:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 555:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 557:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 558:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 559:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function R_DMACA_Control
 560:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 561:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 562:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************************************
 563:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: R_DMACA_Init
 564:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** ***************************************************************************************************
 565:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @brief This function is used to initialize the DMAC's internal information.
 566:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @details Initializes the usage status of each DMA channel (internal information). Also, cancels t
 567:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * callback functions for all DMAC transfer end interrupts/transfer escape end interrupts (DMAC0I, D
 568:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * DMAC3I, and DMAC74I). If DMAC transfer end interrupts/transfer escape end interrupts will be used
 569:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * R_DMACA_Init() function beforehand, and then use the R_DMACA_Int_Callback() function (described b
 570:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * the callback functions.
 571:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @note When using the DMACA driver, run the R_DMACA_Init() function first. It is recommended to ru
 572:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * operation.
 573:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** */
 574:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** void R_DMACA_Init(void)
 575:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 576:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint32_t i;
 577:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 578:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Initialize a callback for DMAC interrupts */
 579:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* WAIT_LOOP */
 580:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     for (i = 0; i < DMACA_NUM_CHANNELS; i++)
 581:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 582:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* Initialize callback functions as FIT_NO_FUNC */
 583:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         g_pdmaci_handlers[i] = (void *)FIT_NO_FUNC;
 584:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         g_locking_sw[i] = 0;
 585:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 586:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 587:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 588:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function R_DMACA_Init
 589:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 590:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 591:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************************************
 592:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: R_DMACA_Int_Callback
 593:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** ***************************************************************************************************
 594:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @brief This function is used to register the callback function for the DMAC transfer end interrup
 595:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *  interrupt.
 596:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] channel DMAC channel number.
 597:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] p_callback Pointer to function that is called when a DMAC transfer end interrupt/trans
 598:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * interrupt occurs.
 599:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_SUCCESS Successful operation
 600:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_CH Channel is invalid.
 601:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_HANDLER_ADDR Invalid function address is set.
 602:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @details Registers the callback function for the DMAC transfer end interrupt/transfer escape end 
 603:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * specified channel. The registration of an already-registered callback function is canceled if FIT
 604:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * is passed as the callback argument. Also, the registration of an already-registered callback func
 605:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * if DMACA_ERR_INVALID_HANDLER_ADDR is returned.\n
 606:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Note: The callback function arguments and return values should be of void type
 607:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @note None
 608:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** */
 609:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** dmaca_return_t R_DMACA_Int_Callback(uint8_t channel,  void * p_callback)
 610:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 611:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 612:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 613:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check argument. */
 614:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (false == r_dmaca_channel_valid_check(channel))
 615:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 616:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_CH;
 617:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 618:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 619:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check for valid address. */
 620:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (((uint32_t)NULL == (uint32_t)p_callback) || ((uint32_t)FIT_NO_FUNC == (uint32_t)p_callback)
 621:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 622:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* Previously registered callback is unregistered */
 623:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         g_pdmaci_handlers[channel] = (void *)FIT_NO_FUNC;
 624:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_HANDLER_ADDR;
 625:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 626:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* DMACA_CFG_PARAM_CHECKING_ENABLE */
 627:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 628:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     g_pdmaci_handlers[channel] = p_callback;
 629:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 630:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 631:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 632:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function R_DMACA_Int_Callback
 633:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 634:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 635:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************************************
 636:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: R_DMACA_Int_Enable
 637:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** ***************************************************************************************************
 638:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @brief This function is used to enable DMAC transfer end interrupts/transfer escape end interrupt
 639:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] channel DMAC channel number.
 640:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] priority DMAC transfer end interrupt/transfer escape end interrupt priority level.
 641:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_SUCCESS Successful operation
 642:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_CH Channel is invalid.
 643:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @details Enables the DMAC transfer end interrupt/transfer escape end interrupt for the specified 
 644:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @note None
 645:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** */
 646:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** dmaca_return_t R_DMACA_Int_Enable(uint8_t channel, uint8_t priority)
 647:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 648:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 649:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 650:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check argument. */
 651:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (false == r_dmaca_channel_valid_check(channel))
 652:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 653:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_CH;
 654:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 655:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* DMACA_CFG_PARAM_CHECKING_ENABLE */
 656:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 657:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Set the DMACmI priority level. */
 658:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Set the DMACmI interrupt Enable bit. */
 659:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (r_dmaca_int_enable(channel, priority) != DMACA_SUCCESS)
 660:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 661:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_CH;
 662:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 663:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 664:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 665:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 666:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 667:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function R_DMACA_Int_Enable
 668:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 669:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 670:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************************************
 671:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: R_DMACA_Int_Disable
 672:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** ***************************************************************************************************
 673:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @brief This function is used to disable the DMAC transfer end interrupt/transfer escape end inter
 674:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @param[in] channel DMAC channel number.
 675:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_SUCCESS Successful operation
 676:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @retval DMACA_ERR_INVALID_CH Channel is invalid.
 677:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @details Disables the DMAC transfer end interrupt/transfer escape end interrupt for the specified
 678:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @note None
 679:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** */
 680:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** dmaca_return_t R_DMACA_Int_Disable(uint8_t channel)
 681:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 682:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 683:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 684:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check argument. */
 685:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (false == r_dmaca_channel_valid_check(channel))
 686:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 687:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_CH;
 688:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 689:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* DMACA_CFG_PARAM_CHECKING_ENABLE */
 690:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 691:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Clear the DMACmI interrupt Enable bit. */
 692:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Clear the DMACmI priority level. */
 693:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (r_dmaca_int_disable(channel) != DMACA_SUCCESS)
 694:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 695:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_CH;
 696:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 697:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 698:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 699:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 700:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 701:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function R_DMACA_Int_Disable
 702:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 703:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 704:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************************************
 705:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: R_DMACA_GetVersion
 706:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** ***************************************************************************************************
 707:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @brief This function is used to fetch the driver version information.
 708:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @return Version number Upper 2 bytes: major version, lower 2 bytes: minor version.
 709:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @details Returns the version information.
 710:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * @note None
 711:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** */
 712:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** uint32_t R_DMACA_GetVersion(void)
 713:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 714:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint32_t version = 0;
 715:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 716:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     version = (DMACA_VERSION_MAJOR << 16) | DMACA_VERSION_MINOR;
 717:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 718:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return version;
 719:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 720:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 721:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function R_DMACA_GetVersion
 722:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 723:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 724:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
 725:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: r_dmaca_set_transfer_data
 726:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Description  : Applies configurations to Transfer data area.
 727:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                It is an internal function called by R_DMACA_Create().
 728:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                and all arguments are validated in R_DMACA_Create().
 729:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Arguments    : channel -
 730:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                    Which channel to use
 731:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                *p_data_cfg -
 732:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                    Pointer to information of Transfer data
 733:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Return Value : true -
 734:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                    Apply configurations for Transfer data successfully.
 735:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                false -
 736:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                    Fail to apply configurations for Transfer data.
 737:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
 738:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** static bool r_dmaca_set_transfer_data(uint8_t channel, dmaca_transfer_data_cfg_t *p_cfg)
 739:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
  10                             		.loc 1 739 1 view -0
 740:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 741:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 742:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if !defined(BSP_MCU_RX671)
 743:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check source address value. */
 744:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if ((0x00000000 != ((uint32_t)p_cfg->p_src_addr & DMACA_INVALID_SRC_ADDR_MASK)) &&
  11                             		.loc 1 744 5 view .LVU1
  12                             		.loc 1 744 40 is_stmt 0 view .LVU2
  13 0000 AC 25                   		mov.L	64[r2], r5
  14                             		.loc 1 744 53 view .LVU3
  15 0002 74 25 00 00 00 F0       		and	#-268435456, r5
  16                             		.loc 1 744 8 view .LVU4
  17 0008 12                      		beq	.L2
  18                             		.loc 1 744 85 discriminator 1 view .LVU5
  19 0009 74 05 00 00 00 F0       		cmp	#-268435456, r5
  20 000f 3B B9 01                		bne	.L17
  21                             	.L2:
 745:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 746:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* Check source address value. */
 747:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_INVALID_SRC_ADDR_MASK != ((uint32_t)p_cfg->p_src_addr & DMACA_INVALID_SRC_AD
 748:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 749:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return false;
 750:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 751:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 752:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check destination address value. */
 753:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if ((0x00000000 != ((uint32_t)p_cfg->p_des_addr & DMACA_INVALID_DES_ADDR_MASK)) &&
  22                             		.loc 1 753 5 is_stmt 1 view .LVU6
  23                             		.loc 1 753 40 is_stmt 0 view .LVU7
  24 0012 AC 2D                   		mov.L	68[r2], r5
  25                             		.loc 1 753 53 view .LVU8
  26 0014 74 25 00 00 00 F0       		and	#-268435456, r5
  27                             		.loc 1 753 8 view .LVU9
  28 001a 12                      		beq	.L4
  29                             		.loc 1 753 85 discriminator 1 view .LVU10
  30 001b 74 05 00 00 00 F0       		cmp	#-268435456, r5
  31 0021 3B AC 01                		bne	.L18
  32                             	.L4:
 754:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 755:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* Check destination address value. */
 756:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_INVALID_DES_ADDR_MASK != ((uint32_t)p_cfg->p_des_addr & DMACA_INVALID_DES_AD
 757:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 758:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return false;
 759:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 760:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif
 761:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 762:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Offset addition can be specified only for channel 0. */
 763:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (0 == channel)
  33                             		.loc 1 763 5 is_stmt 1 view .LVU11
  34                             		.loc 1 763 8 is_stmt 0 view .LVU12
  35 0024 5B 15                   		movu.B	r1, r5
  36 0026 61 05                   		cmp	#0, r5
  37 0028 21 26                   		bne	.L5
 764:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 765:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         if ((DMACA_SRC_ADDR_OFFSET == p_cfg->src_addr_mode) || (DMACA_DES_ADDR_OFFSET == p_cfg->des
  38                             		.loc 1 765 9 is_stmt 1 view .LVU13
  39                             		.loc 1 765 44 is_stmt 0 view .LVU14
  40 002a AA A5                   		mov.L	40[r2], r5
  41                             		.loc 1 765 12 view .LVU15
  42 002c 76 05 00 40             		cmp	#0x4000, r5
  43 0030 10                      		beq	.L6
  44                             		.loc 1 765 95 discriminator 1 view .LVU16
  45 0031 AB 25                   		mov.L	48[r2], r5
  46                             		.loc 1 765 61 discriminator 1 view .LVU17
  47 0033 75 55 40                		cmp	#0x40, r5
  48 0036 21 2A                   		bne	.L7
  49                             	.L6:
 766:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 767:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* DMACA channel 0 offset address must be in 0x00000000h to 0x00FFFFFF and 0xFF000000 t
 768:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((0x00000000 != (p_cfg->offset_value & DMAC0_INVALID_OFFSET_VALUE_MASK)) &&
  50                             		.loc 1 768 13 is_stmt 1 view .LVU18
  51                             		.loc 1 768 38 is_stmt 0 view .LVU19
  52 0038 AB A5                   		mov.L	56[r2], r5
  53                             		.loc 1 768 53 view .LVU20
  54 003a 74 25 00 00 00 FF       		and	#-16777216, r5
  55                             		.loc 1 768 16 view .LVU21
  56 0040 20 20                   		beq	.L7
  57                             		.loc 1 768 89 discriminator 1 view .LVU22
  58 0042 74 05 00 00 00 FF       		cmp	#-16777216, r5
  59 0048 20 18                   		beq	.L7
 769:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMAC0_INVALID_OFFSET_VALUE_MASK != (p_cfg->offset_value & DMAC0_INVALID_OFFSET_VAL
 770:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 771:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return false;
  60                             		.loc 1 771 24 view .LVU23
  61 004a 66 01                   		mov	#0, r1
  62                             	.LVL1:
  63                             		.loc 1 771 24 view .LVU24
  64 004c 2E 2A                   		bra	.L30
  65                             	.LVL2:
  66                             	.L5:
 772:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 773:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 774:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 775:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     else
 776:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 777:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         if ((DMACA_SRC_ADDR_OFFSET == p_cfg->src_addr_mode) || (DMACA_DES_ADDR_OFFSET == p_cfg->des
  67                             		.loc 1 777 9 is_stmt 1 view .LVU25
  68                             		.loc 1 777 44 is_stmt 0 view .LVU26
  69 004e AA A5                   		mov.L	40[r2], r5
  70                             		.loc 1 777 12 view .LVU27
  71 0050 76 05 00 40             		cmp	#0x4000, r5
  72 0054 3A 7E 01                		beq	.L20
  73                             		.loc 1 777 95 discriminator 1 view .LVU28
  74 0057 AB 25                   		mov.L	48[r2], r5
  75                             		.loc 1 777 61 discriminator 1 view .LVU29
  76 0059 75 55 40                		cmp	#0x40, r5
  77 005c 3A 7B 01                		beq	.L21
  78 005f 03                      		.balign 8,3,1
  79                             	.L7:
 778:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 779:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             return false;
 780:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 781:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 782:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 783:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     switch (p_cfg->transfer_mode) /* DMACA transfer mode */
  80                             		.loc 1 783 5 is_stmt 1 view .LVU30
  81                             		.loc 1 783 18 is_stmt 0 view .LVU31
  82 0060 EC 25                   		mov.L	[r2], r5
  83                             		.loc 1 783 5 view .LVU32
  84 0062 76 05 00 40             		cmp	#0x4000, r5
  85 0066 3A 93 00                		beq	.L8
  86 0069 77 05 00 80 00          		cmp	#0x8000, r5
  87 006e 3A 8B 00                		beq	.L8
  88 0071 61 05                   		cmp	#0, r5
  89 0073 16                      		beq	.L32
 784:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 785:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_TRANSFER_MODE_NORMAL: /* Normal mode */
 786:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 787:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check transfer counter value. */
 788:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_MAX_16BITS_COUNT_VAL_A < p_cfg->transfer_count)
 789:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 790:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* The value of the 16bit counter is over the maximum. */
 791:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return false;
 792:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 793:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 794:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 795:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_TRANSFER_MODE_REPEAT: /* Repeat transfer mode */
 796:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_TRANSFER_MODE_BLOCK: /* Block transfer mode */
 797:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 798:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check transfer counter value. */
 799:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((DMACA_MIN_COUNT_VAL > p_cfg->transfer_count) || (DMACA_MAX_16BITS_COUNT_VAL_B < p_
 800:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 801:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* The value of the 16bit counter is over the maximum. */
 802:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return false;
 803:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 804:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             else if (DMACA_MAX_16BITS_COUNT_VAL_B == p_cfg->transfer_count)
 805:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 806:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* The value of the 16bit counter is over less than the minimum and the maximum. */
 807:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_cfg->transfer_count = 0x00000000;
 808:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 809:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             else
 810:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 811:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* The value of the 16bit counter < maximum */
 812:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* Nothing */
 813:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 814:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 815:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check block size value. */
 816:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((DMACA_MIN_COUNT_VAL > p_cfg->block_size) || (DMACA_MAX_10BITS_COUNT_VAL < p_cfg->b
 817:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 818:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* The value of the 10bit counter is over less than the minimum and the maximum. */
 819:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return false;
 820:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 821:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 822:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if (DMACA_MAX_10BITS_COUNT_VAL == p_cfg->block_size)
 823:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 824:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* The value of the 10bit counter == maximum */
 825:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 p_cfg->block_size = 0x0000;
 826:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 827:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             else /* The value of the 10bit counter < maximum */
 828:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 829:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 /* Nothing */
 830:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 831:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 832:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check source Address Extended Repeat setting. */
 833:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((DMACA_REPEAT_BLOCK_SOURCE == p_cfg->repeat_block_side) &&
 834:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_SRC_ADDR_EXT_REP_AREA_NONE != p_cfg->src_addr_repeat_area))
 835:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 836:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return false;
 837:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 838:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 839:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Check destination Address Extended Repeat setting. */
 840:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             if ((DMACA_REPEAT_BLOCK_DESTINATION == p_cfg->repeat_block_side) &&
 841:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_DES_ADDR_EXT_REP_AREA_NONE != p_cfg->des_addr_repeat_area))
 842:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 843:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 return false;
 844:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 845:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 846:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 847:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 848:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         default:
 849:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 850:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             return false;
  90                             		.loc 1 850 20 view .LVU33
  91 0074 66 01                   		mov	#0, r1
  92                             	.LVL3:
  93                             		.balign 8,3,1
  94                             	.L30:
 851:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 852:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 853:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 854:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif /* DMACA_CFG_PARAM_CHECKING_ENABLE */
 855:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 856:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Clear DMREQ register. */
 857:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMREQ(channel) = 0x00;
 858:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 859:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Disable DMA transfers. */
 860:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMCNT(channel) = DMACA_TRANSFER_DISABLE;
 861:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 862:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Set ICU.DMRSR register. */
 863:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (DMACA_TRANSFER_REQUEST_PERIPHERAL == p_cfg->request_source)
 864:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 865:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* Set ICU.DMRSR register to Activation Source */
 866:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         ICU_DMRSR(channel) = (uint8_t)p_cfg->act_source;
 867:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 868:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* Check Activation Source */
 869:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         if ((uint8_t)p_cfg->act_source == ICU_DMRSR(channel))
 870:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 871:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* do nothing */
 872:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 873:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 874:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 875:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Set DMAMD register. */
 876:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMAMD(channel) = ((((uint16_t)p_cfg->src_addr_mode | (uint16_t)p_cfg->src_addr_repeat_are
 877:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->des_addr_repeat_area);
 878:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 879:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Set DMTMD register. */
 880:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMTMD(channel) = ((((uint16_t)p_cfg->transfer_mode | (uint16_t)p_cfg->repeat_block_side) 
 881:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->request_source);
 882:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 883:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Set DMSAR register. */
 884:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMSAR(channel) = (volatile void R_BSP_EVENACCESS_SFR *)p_cfg->p_src_addr;
 885:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 886:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Set DMSAR register. */
 887:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMDAR(channel) = (volatile void R_BSP_EVENACCESS_SFR*)p_cfg->p_des_addr;
 888:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     switch (p_cfg->transfer_mode) /* DMACA transfer mode */
 889:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 890:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_TRANSFER_MODE_NORMAL: /* Normal transfer mode */
 891:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 892:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Set DMCRA register. */
 893:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMCRA(channel) = p_cfg->transfer_count;
 894:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 895:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 896:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_TRANSFER_MODE_REPEAT: /* Repeat transfer mode */
 897:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         case DMACA_TRANSFER_MODE_BLOCK: /* Block transfer mode */
 898:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 899:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Set DMCRA register. */
 900:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMCRA(channel) = (uint32_t)((p_cfg->block_size << 16) | p_cfg->block_size);
 901:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 902:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             /* Set DMCRB register. */
 903:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             DMACA_DMCRB(channel) = (uint16_t)p_cfg->transfer_count;
 904:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 905:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 906:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         default:
 907:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 908:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             return false;
 909:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 910:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 911:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 912:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 913:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (DMACA_CH0 == channel)
 914:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 915:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* Set offset value for DMOFR register */
 916:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         DMAC0.DMOFR = p_cfg->offset_value;
 917:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 918:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 919:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Set DMCSL register. */
 920:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMCSL(channel) = (uint8_t)p_cfg->interrupt_sel;
 921:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     
 922:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Set DMINT register */
 923:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     DMACA_DMINT(channel) = (((((uint8_t)p_cfg->dtie_request | (uint8_t)p_cfg->esie_request) | (uint
 924:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint8_t)p_cfg->sarie_request) | (uint8_t)p_cfg->darie_request);
 925:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 926:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Get DMAC interrupt setting */
 927:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if ((uint8_t)p_cfg->dtie_request == DMACA_DMINT(channel))
 928:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 929:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* do nothing */
 930:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 931:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 932:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return true;
 933:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
  95                             		.loc 1 933 1 view .LVU34
  96 0076 64 11                   		and #1, r1
  97 0078 02                      		rts
  98                             	.LVL4:
  99                             	.L32:
 788:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 100                             		.loc 1 788 13 is_stmt 1 view .LVU35
 788:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 101                             		.loc 1 788 53 is_stmt 0 view .LVU36
 102 0079 AC A5                   		mov.L	72[r2], r5
 788:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 103                             		.loc 1 788 16 view .LVU37
 104 007b 77 05 FF FF 00          		cmp	#0xffff, r5
 105 0080 25 05 38 5A 01          		bgtu	.L33
 106                             	.L9:
 739:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 107                             		.loc 1 739 1 view .LVU38
 108 0085 7E A7                   		push.l	r7
 109                             	.LCFI0:
 851:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 110                             		.loc 1 851 13 is_stmt 1 view .LVU39
 857:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 111                             		.loc 1 857 5 view .LVU40
 112 0087 5B 14                   		movu.B	r1, r4
 113 0089 FD C6 45                		shll	#6, r4, r5
 114 008c 73 53 1D 20 08          		add	#0x8201d, r5, r3
 857:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 115                             		.loc 1 857 26 is_stmt 0 view .LVU41
 116 0091 F8 34 00                		mov.B	#0, [r3]
 860:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 117                             		.loc 1 860 5 is_stmt 1 view .LVU42
 118 0094 73 53 1C 20 08          		add	#0x8201c, r5, r3
 860:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 119                             		.loc 1 860 26 is_stmt 0 view .LVU43
 120 0099 F8 34 00                		mov.B	#0, [r3]
 863:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 121                             		.loc 1 863 5 is_stmt 1 view .LVU44
 863:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 122                             		.loc 1 863 51 is_stmt 0 view .LVU45
 123 009c A9 23                   		mov.L	16[r2], r3
 863:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 124                             		.loc 1 863 8 view .LVU46
 125 009e 61 13                   		cmp	#1, r3
 126 00a0 3A B7 00                		beq	.L34
 127                             	.L13:
 872:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 128                             		.loc 1 872 9 is_stmt 1 view .LVU47
 876:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->des_addr_repeat_area);
 129                             		.loc 1 876 5 view .LVU48
 876:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->des_addr_repeat_area);
 130                             		.loc 1 876 46 is_stmt 0 view .LVU49
 131 00a3 AA A4                   		mov.L	40[r2], r4
 876:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->des_addr_repeat_area);
 132                             		.loc 1 876 120 view .LVU50
 133 00a5 ED 2E 0C                		mov.L	48[r2], r14
 877:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 134                             		.loc 1 877 24 view .LVU51
 135 00a8 AB 2B                   		mov.L	52[r2], r3
 876:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->des_addr_repeat_area);
 136                             		.loc 1 876 5 view .LVU52
 137 00aa 73 5F 14 20 08          		add	#0x82014, r5, r15
 876:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->des_addr_repeat_area);
 138                             		.loc 1 876 26 view .LVU53
 139                             		
 140 00af 06 95 24 0B             	   or	44[r2].L, r4
 141 00b3 57 E4                   		or	r14, r4
 142 00b5 57 34                   		or	r3, r4
 143 00b7 D3 F4                   		mov.W	r4, [r15]
 880:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->request_source);
 144                             		.loc 1 880 5 is_stmt 1 view .LVU54
 880:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->request_source);
 145                             		.loc 1 880 46 is_stmt 0 view .LVU55
 146 00b9 EC 24                   		mov.L	[r2], r4
 880:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->request_source);
 147                             		.loc 1 880 117 view .LVU56
 148 00bb ED 2E 02                		mov.L	8[r2], r14
 881:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 149                             		.loc 1 881 24 view .LVU57
 150 00be A9 23                   		mov.L	16[r2], r3
 880:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->request_source);
 151                             		.loc 1 880 5 view .LVU58
 152 00c0 73 5F 10 20 08          		add	#0x82010, r5, r15
 880:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint16_t)p_cfg->request_source);
 153                             		.loc 1 880 26 view .LVU59
 154                             		
 155 00c5 06 95 24 01             	   or	4[r2].L, r4
 156 00c9 57 E4                   		or	r14, r4
 157 00cb 57 34                   		or	r3, r4
 158 00cd D3 F4                   		mov.W	r4, [r15]
 884:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 159                             		.loc 1 884 5 is_stmt 1 view .LVU60
 160 00cf 73 54 00 20 08          		add	#0x82000, r5, r4
 884:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 161                             		.loc 1 884 26 is_stmt 0 view .LVU61
 162 00d4 E1 24 10                		mov.L	64[r2], [r4]
 887:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     switch (p_cfg->transfer_mode) /* DMACA transfer mode */
 163                             		.loc 1 887 5 is_stmt 1 view .LVU62
 164 00d7 73 54 04 20 08          		add	#0x82004, r5, r4
 887:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     switch (p_cfg->transfer_mode) /* DMACA transfer mode */
 165                             		.loc 1 887 26 is_stmt 0 view .LVU63
 166 00dc E1 24 11                		mov.L	68[r2], [r4]
 888:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 167                             		.loc 1 888 5 is_stmt 1 view .LVU64
 888:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 168                             		.loc 1 888 18 is_stmt 0 view .LVU65
 169 00df EC 24                   		mov.L	[r2], r4
 888:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 170                             		.loc 1 888 5 view .LVU66
 171 00e1 76 04 00 40             		cmp	#0x4000, r4
 172 00e5 3A C9 00                		beq	.L14
 173 00e8 77 04 00 80 00          		cmp	#0x8000, r4
 174 00ed 3A C1 00                		beq	.L14
 175 00f0 61 04                   		cmp	#0, r4
 176 00f2 20 7A                   		beq	.L35
 908:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 177                             		.loc 1 908 20 view .LVU67
 178 00f4 66 01                   		mov	#0, r1
 179                             	.LVL5:
 908:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 180                             		.loc 1 908 20 view .LVU68
 181 00f6 38 B3 00                		bra	.L3
 182                             	.LVL6:
 183                             	.L8:
 184                             	.LCFI1:
 799:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 185                             		.loc 1 799 13 is_stmt 1 view .LVU69
 799:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 186                             		.loc 1 799 45 is_stmt 0 view .LVU70
 187 00f9 AC A5                   		mov.L	72[r2], r5
 799:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 188                             		.loc 1 799 63 view .LVU71
 189 00fb 71 54 FF                		add	#-1, r5, r4
 799:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 190                             		.loc 1 799 16 view .LVU72
 191 00fe 77 04 FF FF 00          		cmp	#0xffff, r4
 192 0103 25 05 38 DC 00          		bgtu	.L24
 804:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 193                             		.loc 1 804 18 is_stmt 1 view .LVU73
 804:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 194                             		.loc 1 804 21 is_stmt 0 view .LVU74
 195 0108 77 05 00 00 01          		cmp	#0x10000, r5
 196 010d 20 34                   		beq	.L36
 197                             	.L10:
 813:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 198                             		.loc 1 813 13 is_stmt 1 view .LVU75
 816:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 199                             		.loc 1 816 13 view .LVU76
 816:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 200                             		.loc 1 816 45 is_stmt 0 view .LVU77
 201 010f DD 24 26                		mov.W	76[r2], r4
 816:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 202                             		.loc 1 816 59 view .LVU78
 203 0112 71 45 FF                		add	#-1, r4, r5
 816:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 204                             		.loc 1 816 16 view .LVU79
 205 0115 5F 55                   		movu.W	r5, r5
 206 0117 76 05 FF 03             		cmp	#0x3ff, r5
 207 011b 25 05 38 C9 00          		bgtu	.L25
 822:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 208                             		.loc 1 822 13 is_stmt 1 view .LVU80
 822:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 209                             		.loc 1 822 16 is_stmt 0 view .LVU81
 210 0120 5F 44                   		movu.W	r4, r4
 211 0122 76 04 00 04             		cmp	#0x400, r4
 212 0126 20 20                   		beq	.L37
 213                             	.L11:
 830:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 214                             		.loc 1 830 13 is_stmt 1 view .LVU82
 833:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_SRC_ADDR_EXT_REP_AREA_NONE != p_cfg->src_addr_repeat_area))
 215                             		.loc 1 833 13 view .LVU83
 833:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_SRC_ADDR_EXT_REP_AREA_NONE != p_cfg->src_addr_repeat_area))
 216                             		.loc 1 833 52 is_stmt 0 view .LVU84
 217 0128 A8 2D                   		mov.L	4[r2], r5
 833:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_SRC_ADDR_EXT_REP_AREA_NONE != p_cfg->src_addr_repeat_area))
 218                             		.loc 1 833 16 view .LVU85
 219 012a 76 05 00 10             		cmp	#0x1000, r5
 220 012e 20 1E                   		beq	.L38
 221                             	.L12:
 840:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_DES_ADDR_EXT_REP_AREA_NONE != p_cfg->des_addr_repeat_area))
 222                             		.loc 1 840 13 is_stmt 1 view .LVU86
 840:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_DES_ADDR_EXT_REP_AREA_NONE != p_cfg->des_addr_repeat_area))
 223                             		.loc 1 840 16 is_stmt 0 view .LVU87
 224 0130 61 05                   		cmp	#0, r5
 225 0132 3B 53 FF                		bne	.L9
 841:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 226                             		.loc 1 841 59 discriminator 1 view .LVU88
 227 0135 AB 2D                   		mov.L	52[r2], r5
 840:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_DES_ADDR_EXT_REP_AREA_NONE != p_cfg->des_addr_repeat_area))
 228                             		.loc 1 840 78 discriminator 1 view .LVU89
 229 0137 61 05                   		cmp	#0, r5
 230 0139 3A 4C FF                		beq	.L9
 843:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 231                             		.loc 1 843 24 view .LVU90
 232 013c 66 01                   		mov	#0, r1
 233                             	.LVL7:
 843:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 234                             		.loc 1 843 24 view .LVU91
 235 013e 38 38 FF                		bra	.L30
 236                             	.LVL8:
 237                             	.L36:
 807:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 238                             		.loc 1 807 17 is_stmt 1 view .LVU92
 807:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 239                             		.loc 1 807 39 is_stmt 0 view .LVU93
 240 0141 3E A2 00                		mov.L	#0, 72[r2]
 241 0144 2E CB                   		bra	.L10
 242                             	.L37:
 825:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 243                             		.loc 1 825 17 is_stmt 1 view .LVU94
 825:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 244                             		.loc 1 825 35 is_stmt 0 view .LVU95
 245 0146 F9 25 26 00             		mov.W	#0, 76[r2]
 246 014a 2E DE                   		bra	.L11
 247                             	.L38:
 834:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 248                             		.loc 1 834 59 discriminator 1 view .LVU96
 249 014c AA AC                   		mov.L	44[r2], r4
 833:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_SRC_ADDR_EXT_REP_AREA_NONE != p_cfg->src_addr_repeat_area))
 250                             		.loc 1 833 73 discriminator 1 view .LVU97
 251 014e 61 04                   		cmp	#0, r4
 252 0150 20 E0                   		beq	.L12
 836:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 253                             		.loc 1 836 24 view .LVU98
 254 0152 66 01                   		mov	#0, r1
 255                             	.LVL9:
 836:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 256                             		.loc 1 836 24 view .LVU99
 257 0154 38 22 FF                		bra	.L30
 258                             	.LVL10:
 259                             	.L34:
 260                             	.LCFI2:
 866:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 261                             		.loc 1 866 9 is_stmt 1 view .LVU100
 262 0157 FB 32 00 00 00 00       		mov.L	#_g_icu_dmrsr, r3
 263 015d FE 64 3E                		mov.L	[r4,r3], r14
 866:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 264                             		.loc 1 866 28 is_stmt 0 view .LVU101
 265 0160 A8 AF                   		mov.L	12[r2], r7
 266 0162 C3 E7                   		mov.B	r7, [r14]
 869:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 267                             		.loc 1 869 9 is_stmt 1 view .LVU102
 869:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 268                             		.loc 1 869 43 is_stmt 0 view .LVU103
 269 0164 FE 64 34                		mov.L	[r4,r3], r4
 270 0167 CC 44                   		mov.B	[r4], r4
 271 0169 38 3A FF                		bra	.L13
 272                             	.L35:
 893:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 273                             		.loc 1 893 13 is_stmt 1 view .LVU104
 274 016c 73 54 08 20 08          		add	#0x82008, r5, r4
 893:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 275                             		.loc 1 893 34 is_stmt 0 view .LVU105
 276 0171 E1 24 12                		mov.L	72[r2], [r4]
 894:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 277                             		.loc 1 894 13 is_stmt 1 view .LVU106
 278                             	.L15:
 909:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 279                             		.loc 1 909 13 view .LVU107
 913:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 280                             		.loc 1 913 5 view .LVU108
 913:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 281                             		.loc 1 913 8 is_stmt 0 view .LVU109
 282 0174 5B 11                   		movu.B	r1, r1
 913:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 283                             		.loc 1 913 8 view .LVU110
 284 0176 61 01                   		cmp	#0, r1
 285 0178 1A                      		bne	.L16
 916:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 286                             		.loc 1 916 9 is_stmt 1 view .LVU111
 916:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 287                             		.loc 1 916 21 is_stmt 0 view .LVU112
 288 0179 FB 4E 00 20 08          		mov.L	#0x82000, r4
 289 017e E5 24 0E 06             		mov.L	56[r2], 24[r4]
 290                             	.L16:
 920:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     
 291                             		.loc 1 920 5 is_stmt 1 view .LVU113
 292 0182 73 54 1F 20 08          		add	#0x8201f, r5, r4
 920:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     
 293                             		.loc 1 920 26 is_stmt 0 view .LVU114
 294 0187 AB AF                   		mov.L	60[r2], r7
 295 0189 C3 47                   		mov.B	r7, [r4]
 923:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint8_t)p_cfg->sarie_request) | (uint8_t)p_cfg->darie_request);
 296                             		.loc 1 923 5 is_stmt 1 view .LVU115
 923:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint8_t)p_cfg->sarie_request) | (uint8_t)p_cfg->darie_request);
 297                             		.loc 1 923 46 is_stmt 0 view .LVU116
 298 018b ED 2E 05                		mov.L	20[r2], r14
 923:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint8_t)p_cfg->sarie_request) | (uint8_t)p_cfg->darie_request);
 299                             		.loc 1 923 109 view .LVU117
 300 018e A9 A9                   		mov.L	28[r2], r1
 301                             	.LVL11:
 924:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 302                             		.loc 1 924 23 view .LVU118
 303 0190 AA 23                   		mov.L	32[r2], r3
 924:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 304                             		.loc 1 924 56 view .LVU119
 305 0192 AA 2C                   		mov.L	36[r2], r4
 923:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint8_t)p_cfg->sarie_request) | (uint8_t)p_cfg->darie_request);
 306                             		.loc 1 923 5 view .LVU120
 307 0194 73 55 13 20 08          		add	#0x82013, r5
 923:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         (uint8_t)p_cfg->sarie_request) | (uint8_t)p_cfg->darie_request);
 308                             		.loc 1 923 26 view .LVU121
 309                             		
 310 0199 06 95 2E 06             	   or	24[r2].L, r14
 311 019d 57 E1                   		or	r14, r1
 312 019f 57 13                   		or	r1, r3
 313 01a1 57 34                   		or	r3, r4
 314 01a3 C3 54                   		mov.B	r4, [r5]
 927:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 315                             		.loc 1 927 5 is_stmt 1 view .LVU122
 927:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 316                             		.loc 1 927 41 is_stmt 0 view .LVU123
 317 01a5 CC 55                   		mov.B	[r5], r5
 930:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 318                             		.loc 1 930 5 is_stmt 1 view .LVU124
 932:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 319                             		.loc 1 932 5 view .LVU125
 932:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 320                             		.loc 1 932 12 is_stmt 0 view .LVU126
 321 01a7 66 11                   		mov	#1, r1
 322                             	.L3:
 323                             		.loc 1 933 1 view .LVU127
 324 01a9 64 11                   		and #1, r1
 325 01ab 3F 77 01                		rtsd	#4, r7-r7
 326                             	.LVL12:
 327                             	.L14:
 900:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 328                             		.loc 1 900 13 is_stmt 1 view .LVU128
 900:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 329                             		.loc 1 900 53 is_stmt 0 view .LVU129
 330 01ae 5D 24 26                		movu.W	76[r2], r4
 900:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 331                             		.loc 1 900 66 view .LVU130
 332 01b1 FD D0 43                		shll	#16, r4, r3
 900:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 333                             		.loc 1 900 73 view .LVU131
 334 01b4 57 34                   		or	r3, r4
 900:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 335                             		.loc 1 900 13 view .LVU132
 336 01b6 73 53 08 20 08          		add	#0x82008, r5, r3
 900:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 337                             		.loc 1 900 34 view .LVU133
 338 01bb E3 34                   		mov.L	r4, [r3]
 903:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 339                             		.loc 1 903 13 is_stmt 1 view .LVU134
 340 01bd 73 54 0C 20 08          		add	#0x8200c, r5, r4
 903:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 341                             		.loc 1 903 34 is_stmt 0 view .LVU135
 342 01c2 AC A7                   		mov.L	72[r2], r7
 343 01c4 D3 47                   		mov.W	r7, [r4]
 904:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 344                             		.loc 1 904 13 is_stmt 1 view .LVU136
 345 01c6 2E AE                   		bra	.L15
 346                             	.L17:
 347                             	.LCFI3:
 749:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 348                             		.loc 1 749 16 is_stmt 0 view .LVU137
 349 01c8 66 01                   		mov	#0, r1
 350                             	.LVL13:
 749:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 351                             		.loc 1 749 16 view .LVU138
 352 01ca 38 AC FE                		bra	.L30
 353                             	.LVL14:
 354                             	.L18:
 758:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 355                             		.loc 1 758 16 view .LVU139
 356 01cd 66 01                   		mov	#0, r1
 357                             	.LVL15:
 758:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 358                             		.loc 1 758 16 view .LVU140
 359 01cf 38 A7 FE                		bra	.L30
 360                             	.LVL16:
 361                             	.L20:
 779:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 362                             		.loc 1 779 20 view .LVU141
 363 01d2 66 01                   		mov	#0, r1
 364                             	.LVL17:
 779:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 365                             		.loc 1 779 20 view .LVU142
 366 01d4 38 A2 FE                		bra	.L30
 367                             	.LVL18:
 368                             	.L21:
 779:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 369                             		.loc 1 779 20 view .LVU143
 370 01d7 66 01                   		mov	#0, r1
 371                             	.LVL19:
 779:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 372                             		.loc 1 779 20 view .LVU144
 373 01d9 38 9D FE                		bra	.L30
 374                             	.LVL20:
 375                             	.L33:
 791:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 376                             		.loc 1 791 24 view .LVU145
 377 01dc 66 01                   		mov	#0, r1
 378                             	.LVL21:
 791:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 379                             		.loc 1 791 24 view .LVU146
 380 01de 38 98 FE                		bra	.L30
 381                             	.LVL22:
 382                             	.L24:
 802:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 383                             		.loc 1 802 24 view .LVU147
 384 01e1 66 01                   		mov	#0, r1
 385                             	.LVL23:
 802:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 386                             		.loc 1 802 24 view .LVU148
 387 01e3 38 93 FE                		bra	.L30
 388                             	.LVL24:
 389                             	.L25:
 819:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 390                             		.loc 1 819 24 view .LVU149
 391 01e6 66 01                   		mov	#0, r1
 392                             	.LVL25:
 819:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 393                             		.loc 1 819 24 view .LVU150
 394 01e8 38 8E FE                		bra	.L30
 395                             	.LFE12:
 397 01eb 77 10 01 00 00          		.section	.text.r_dmaca_check_locking_sw,"ax",@progbits
 399                             	_r_dmaca_check_locking_sw:
 400                             	.LFB13:
 934:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 935:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * End of function r_dmaca_set_transfer_data
 936:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *************************************************************************/
 937:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 938:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /*******************************************************************************
 939:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Function Name: r_dmaca_check_locking_sw
 940:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Description  : Check locking of DMACA and DTC.
 941:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Arguments    : none -
 942:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** * Return Value : DMACA_ALL_CH_UNLOCKED_AND_DTC_UNLOCKED -
 943:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                    All DMAC channels and DTC are unlocked.
 944:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                DMACA_ALL_CH_UNLOCKED_BUT_DTC_LOCKED -
 945:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                    All DMAC channels are unlocked, but DTC is locked.
 946:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                DMACA_LOCKED_CH_EXIST -
 947:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *                    Other DMAC channels are locked.
 948:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** *******************************************************************************/
 949:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** static dmaca_chk_locking_sw_t r_dmaca_check_locking_sw(void)
 950:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** {
 401                             		.loc 1 950 1 is_stmt 1 view -0
 951:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     dmaca_chk_locking_sw_t  ret = DMACA_ALL_CH_UNLOCKED_AND_DTC_UNLOCKED;
 402                             		.loc 1 951 5 view .LVU152
 403                             	.LVL26:
 952:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 953:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if ((0 == BSP_CFG_USER_LOCKING_ENABLED) && (bsp_lock_t == BSP_CFG_USER_LOCKING_TYPE))
 954:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 955:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint32_t i = 0;
 404                             		.loc 1 955 5 view .LVU153
 956:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint32_t dmaca_lock_num = 0;
 405                             		.loc 1 956 5 view .LVU154
 957:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 958:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* Check locking of DMAC */
 959:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* WAIT_LOOP */
 960:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     for (i = 0; i < DMACA_NUM_CHANNELS; i++)
 406                             		.loc 1 960 5 view .LVU155
 956:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint32_t dmaca_lock_num = 0;
 407                             		.loc 1 956 14 is_stmt 0 view .LVU156
 408 0000 66 03                   		mov.L	#0, r3
 409                             		.loc 1 960 12 view .LVU157
 410 0002 66 05                   		mov.L	#0, r5
 411                             		.loc 1 960 5 view .LVU158
 412 0004 0B                      		bra	.L40
 413                             	.LVL27:
 414                             	.L41:
 415                             		.loc 1 960 42 discriminator 2 view .LVU159
 416 0005 62 15                   		add	#1, r5
 417                             	.LVL28:
 418                             	.L40:
 419                             		.loc 1 960 5 discriminator 1 view .LVU160
 420 0007 61 75                   		cmp	#7, r5
 421 0009 24 13                   		bgtu	.L45
 961:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 962:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         if (0x00 != g_locking_sw[i])
 422                             		.loc 1 962 9 is_stmt 1 view .LVU161
 423                             		.loc 1 962 12 is_stmt 0 view .LVU162
 424 000b FB 42 00 00 00 00       		mov.L	#_g_locking_sw, r4
 425 0011 FE C5 44                		movu.B	[r5,r4], r4
 426 0014 61 04                   		cmp	#0, r4
 427 0016 20 EF                   		beq	.L41
 963:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 964:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             dmaca_lock_num ++ ;
 428                             		.loc 1 964 13 is_stmt 1 view .LVU163
 429                             		.loc 1 964 28 is_stmt 0 view .LVU164
 430 0018 62 13                   		add	#1, r3
 431                             	.LVL29:
 432                             		.loc 1 964 28 view .LVU165
 433 001a 2E EB                   		bra	.L41
 434                             	.L45:
 965:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 966:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 967:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 968:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     if (0 != dmaca_lock_num)
 435                             		.loc 1 968 5 is_stmt 1 view .LVU166
 436                             		.loc 1 968 8 is_stmt 0 view .LVU167
 437 001c 61 03                   		cmp	#0, r3
 438 001e 14                      		beq	.L46
 969:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 970:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         ret = DMACA_LOCKED_CH_EXIST;
 439                             		.loc 1 970 13 view .LVU168
 440 001f 66 21                   		mov.L	#2, r1
 441                             	.LVL30:
 971:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 972:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     else
 973:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 974:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         #if (1 == DMACA_CFG_USE_DTC_FIT_MODULE)
 975:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         if (false == R_BSP_HardwareLock((mcu_lock_t)BSP_LOCK_DTC))
 976:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         {
 977:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             ret = DMACA_ALL_CH_UNLOCKED_BUT_DTC_LOCKED;
 978:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 979:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         #else  /* defined(1 != DMACA_CFG_USE_DTC_FIT_MODULE) */
 980:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         /* User has to check the locking of DTC by themselves. */
 981:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         ret = r_dmaca_check_dtc_locking_byuser();
 982:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         #endif
 983:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 984:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 985:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #else  /* defined(0 != BSP_CFG_USER_LOCKING_ENABLED)
 986:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****           or defined(bsp_lock_t != BSP_CFG_USER_LOCKING_TYPE) */
 987:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     /* User has to check the locking of DMACA and DTC by themselves. */
 988:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     ret = r_dmaca_check_DMACA_DTC_locking_byUSER();
 989:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #endif
 990:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 991:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return ret;
 442                             		.loc 1 991 5 is_stmt 1 view .LVU169
 992:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 443                             		.loc 1 992 1 is_stmt 0 view .LVU170
 444 0021 02                      		rts
 445                             	.LVL31:
 446                             	.L46:
 981:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         #endif
 447                             		.loc 1 981 9 is_stmt 1 view .LVU171
 981:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         #endif
 448                             		.loc 1 981 15 is_stmt 0 view .LVU172
 449 0022 05 00 00 00             		bsr	_r_dmaca_check_dtc_locking_byuser
 450                             	.LVL32:
 981:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         #endif
 451                             		.loc 1 981 15 view .LVU173
 452 0026 02                      		rts
 453                             	.LFE13:
 455                             		.section	.text.R_DMACA_Open,"ax",@progbits
 456                             		.global	_R_DMACA_Open
 458                             	_R_DMACA_Open:
 459                             	.LVL33:
 460                             	.LFB3:
 109:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 461                             		.loc 1 109 1 is_stmt 1 view -0
 109:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 462                             		.loc 1 109 1 is_stmt 0 view .LVU175
 463 0000 6E 7A                   		pushm	r7-r10
 464                             	.LCFI4:
 465 0002 CF 17                   		mov.B	r1, r7
 112:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 466                             		.loc 1 112 5 is_stmt 1 view .LVU176
 112:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 467                             		.loc 1 112 18 is_stmt 0 view .LVU177
 468 0004 05 00 00 00             		bsr	_r_dmaca_channel_valid_check
 469                             	.LVL34:
 112:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 470                             		.loc 1 112 8 view .LVU178
 471 0008 61 01                   		cmp	#0, r1
 472 000a 1E                      		bne	.L52
 114:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 473                             		.loc 1 114 16 view .LVU179
 474 000b 66 31                   		mov.L	#3, r1
 475                             	.LVL35:
 476                             	.L47:
 149:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 477                             		.loc 1 149 1 view .LVU180
 478 000d 3F 7A 04                		rtsd	#16, r7-r10
 479                             	.LVL36:
 480                             	.L52:
 119:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 481                             		.loc 1 119 5 is_stmt 1 view .LVU181
 119:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 482                             		.loc 1 119 65 is_stmt 0 view .LVU182
 483 0010 5B 77                   		movu.B	r7, r7
 484                             	.LVL37:
 119:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 485                             		.loc 1 119 18 view .LVU183
 486 0012 71 71 0F                		add	#15, r7, r1
 487 0015 05 00 00 00             		bsr	_R_BSP_HardwareLock
 488                             	.LVL38:
 119:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 489                             		.loc 1 119 8 view .LVU184
 490 0019 61 01                   		cmp	#0, r1
 491 001b 1D                      		bne	.L53
 122:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 492                             		.loc 1 122 16 view .LVU185
 493 001c 66 81                   		mov.L	#8, r1
 494 001e 2E EF                   		bra	.L47
 495                             	.L53:
 126:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 496                             		.loc 1 126 5 is_stmt 1 view .LVU186
 126:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 497                             		.loc 1 126 27 is_stmt 0 view .LVU187
 498 0020 FB 52 00 00 00 00       		mov.L	#_g_locking_sw, r5
 499 0026 66 1A                   		mov	#1, r10
 500 0028 FE 07 5A                		mov.B	r10, [r7,r5]
 129:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 501                             		.loc 1 129 5 is_stmt 1 view .LVU188
 502 002b FB 52 00 00 00 00       		mov.L	#_g_icu_dmrsr, r5
 503 0031 FE 67 54                		mov.L	[r7,r5], r4
 129:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 504                             		.loc 1 129 25 is_stmt 0 view .LVU189
 505 0034 F8 44 00                		mov.B	#0, [r4]
 131:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 506                             		.loc 1 131 5 is_stmt 1 view .LVU190
 131:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 507                             		.loc 1 131 17 is_stmt 0 view .LVU191
 508 0037 FE 67 57                		mov.L	[r7,r5], r7
 509                             	.LVL39:
 131:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 510                             		.loc 1 131 17 view .LVU192
 511 003a CC 77                   		mov.B	[r7], r7
 134:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 512                             		.loc 1 134 5 is_stmt 1 view .LVU193
 137:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 513                             		.loc 1 137 5 view .LVU194
 514 003c 05 00 00 00             		bsr	_r_dmaca_module_enable
 515                             	.LVL40:
 140:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 516                             		.loc 1 140 5 view .LVU195
 140:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 517                             		.loc 1 140 17 is_stmt 0 view .LVU196
 518 0040 FB 7E 00 22 08          		mov.L	#0x82200, r7
 519 0045 C3 7A                   		mov.B	r10, [r7]
 143:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 520                             		.loc 1 143 5 is_stmt 1 view .LVU197
 143:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 521                             		.loc 1 143 32 is_stmt 0 view .LVU198
 522 0047 CC 77                   		mov.B	[r7], r7
 146:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 523                             		.loc 1 146 5 is_stmt 1 view .LVU199
 148:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 524                             		.loc 1 148 5 view .LVU200
 148:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 525                             		.loc 1 148 12 is_stmt 0 view .LVU201
 526 0049 66 21                   		mov.L	#2, r1
 527 004b 2E C2                   		bra	.L47
 528                             	.LFE3:
 530                             		.section	.text.R_DMACA_Close,"ax",@progbits
 531                             		.global	_R_DMACA_Close
 533                             	_R_DMACA_Close:
 534                             	.LVL41:
 535                             	.LFB4:
 171:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     dmaca_chk_locking_sw_t result_chk_locking_sw = DMACA_ALL_CH_UNLOCKED_AND_DTC_UNLOCKED;
 536                             		.loc 1 171 1 is_stmt 1 view -0
 171:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     dmaca_chk_locking_sw_t result_chk_locking_sw = DMACA_ALL_CH_UNLOCKED_AND_DTC_UNLOCKED;
 537                             		.loc 1 171 1 is_stmt 0 view .LVU203
 538 0000 6E 7A                   		pushm	r7-r10
 539                             	.LCFI5:
 540 0002 CF 17                   		mov.B	r1, r7
 172:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 541                             		.loc 1 172 5 is_stmt 1 view .LVU204
 542                             	.LVL42:
 177:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 543                             		.loc 1 177 5 view .LVU205
 177:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 544                             		.loc 1 177 18 is_stmt 0 view .LVU206
 545 0004 05 00 00 00             		bsr	_r_dmaca_channel_valid_check
 546                             	.LVL43:
 177:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 547                             		.loc 1 177 8 view .LVU207
 548 0008 61 01                   		cmp	#0, r1
 549 000a 20 67                   		beq	.L58
 184:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 550                             		.loc 1 184 5 is_stmt 1 view .LVU208
 551 000c 5B 77                   		movu.B	r7, r7
 552                             	.LVL44:
 184:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 553                             		.loc 1 184 5 is_stmt 0 view .LVU209
 554 000e FB 52 00 00 00 00       		mov.L	#_g_icu_dmrsr, r5
 555 0014 FE 67 54                		mov.L	[r7,r5], r4
 184:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 556                             		.loc 1 184 25 view .LVU210
 557 0017 F8 44 00                		mov.B	#0, [r4]
 186:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 558                             		.loc 1 186 5 is_stmt 1 view .LVU211
 186:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 559                             		.loc 1 186 17 is_stmt 0 view .LVU212
 560 001a FE 67 55                		mov.L	[r7,r5], r5
 561 001d CC 55                   		mov.B	[r5], r5
 189:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 562                             		.loc 1 189 5 is_stmt 1 view .LVU213
 192:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 563                             		.loc 1 192 5 view .LVU214
 564 001f FD C6 75                		shll	#6, r7, r5
 565 0022 73 55 1C 20 08          		add	#0x8201c, r5
 192:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 566                             		.loc 1 192 26 is_stmt 0 view .LVU215
 567 0027 F8 54 00                		mov.B	#0, [r5]
 195:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 568                             		.loc 1 195 5 is_stmt 1 view .LVU216
 569 002a 71 71 0F                		add	#15, r7, r1
 570 002d 05 00 00 00             		bsr	_R_BSP_HardwareUnlock
 571                             	.LVL45:
 198:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 572                             		.loc 1 198 5 view .LVU217
 198:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 573                             		.loc 1 198 27 is_stmt 0 view .LVU218
 574 0031 FB 52 00 00 00 00       		mov.L	#_g_locking_sw, r5
 575 0037 66 0A                   		mov	#0, r10
 576 0039 FE 07 5A                		mov.B	r10, [r7,r5]
 201:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 577                             		.loc 1 201 5 is_stmt 1 view .LVU219
 201:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 578                             		.loc 1 201 29 is_stmt 0 view .LVU220
 579 003c 05 00 00 00             		bsr	_r_dmaca_check_locking_sw
 580                             	.LVL46:
 203:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 581                             		.loc 1 203 5 is_stmt 1 view .LVU221
 582 0040 61 11                   		cmp	#1, r1
 583 0042 20 23                   		beq	.L56
 584 0044 61 01                   		cmp	#0, r1
 585 0046 20 0D                   		beq	.L57
 586 0048 61 21                   		cmp	#2, r1
 587 004a 20 2B                   		beq	.L59
 243:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 588                             		.loc 1 243 20 is_stmt 0 view .LVU222
 589 004c 66 B1                   		mov.L	#11, r1
 590                             	.LVL47:
 591 004e EF 00                   		.balign 8,3,2
 592                             	.L54:
 249:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 593                             		.loc 1 249 1 view .LVU223
 594 0050 3F 7A 04                		rtsd	#16, r7-r10
 595                             	.LVL48:
 596                             	.L57:
 208:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 597                             		.loc 1 208 13 is_stmt 1 view .LVU224
 208:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 598                             		.loc 1 208 25 is_stmt 0 view .LVU225
 599 0053 FB 7E 00 22 08          		mov.L	#0x82200, r7
 600 0058 F8 74 00                		mov.B	#0, [r7]
 211:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 601                             		.loc 1 211 13 is_stmt 1 view .LVU226
 211:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 602                             		.loc 1 211 41 is_stmt 0 view .LVU227
 603 005b CC 77                   		mov.B	[r7], r7
 214:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 604                             		.loc 1 214 13 is_stmt 1 view .LVU228
 217:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             #if (1 == DMACA_CFG_USE_DTC_FIT_MODULE)
 605                             		.loc 1 217 13 view .LVU229
 606 005d 05 00 00 00             		bsr	_r_dmaca_module_disable
 607                             	.LVL49:
 221:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 608                             		.loc 1 221 13 view .LVU230
 244:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 609                             		.loc 1 244 13 view .LVU231
 248:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 610                             		.loc 1 248 5 view .LVU232
 248:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 611                             		.loc 1 248 12 is_stmt 0 view .LVU233
 612 0061 66 21                   		mov.L	#2, r1
 613 0063 2E ED                   		bra	.L54
 614                             	.LVL50:
 615                             	.L56:
 226:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 616                             		.loc 1 226 13 is_stmt 1 view .LVU234
 226:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 617                             		.loc 1 226 25 is_stmt 0 view .LVU235
 618 0065 FB 7E 00 22 08          		mov.L	#0x82200, r7
 619 006a F8 74 00                		mov.B	#0, [r7]
 229:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 620                             		.loc 1 229 13 is_stmt 1 view .LVU236
 229:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 621                             		.loc 1 229 41 is_stmt 0 view .LVU237
 622 006d CC 77                   		mov.B	[r7], r7
 232:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             return DMACA_SUCCESS_DTC_BUSY;
 623                             		.loc 1 232 13 is_stmt 1 view .LVU238
 233:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 624                             		.loc 1 233 13 view .LVU239
 233:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 625                             		.loc 1 233 20 is_stmt 0 view .LVU240
 626 006f 2E E1                   		bra	.L54
 627                             	.LVL51:
 628                             	.L58:
 179:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 629                             		.loc 1 179 16 view .LVU241
 630 0071 66 31                   		mov.L	#3, r1
 631 0073 2E DD                   		bra	.L54
 632                             	.LVL52:
 633                             	.L59:
 238:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 634                             		.loc 1 238 20 view .LVU242
 635 0075 66 01                   		mov.L	#0, r1
 636                             	.LVL53:
 238:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 637                             		.loc 1 238 20 view .LVU243
 638 0077 2E D9                   		bra	.L54
 639                             	.LFE4:
 641 0079 FD 70 40 00 00 00 80    		.section	.text.R_DMACA_Create,"ax",@progbits
 642                             		.global	_R_DMACA_Create
 644                             	_R_DMACA_Create:
 645                             	.LVL54:
 646                             	.LFB5:
 270:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 647                             		.loc 1 270 1 is_stmt 1 view -0
 270:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 648                             		.loc 1 270 1 is_stmt 0 view .LVU245
 649 0000 6E 7A                   		pushm	r7-r10
 650                             	.LCFI6:
 651 0002 CF 1A                   		mov.B	r1, r10
 652 0004 EF 27                   		mov.L	r2, r7
 274:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 653                             		.loc 1 274 5 is_stmt 1 view .LVU246
 274:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 654                             		.loc 1 274 18 is_stmt 0 view .LVU247
 655 0006 05 00 00 00             		bsr	_r_dmaca_channel_valid_check
 656                             	.LVL55:
 274:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 657                             		.loc 1 274 8 view .LVU248
 658 000a 61 01                   		cmp	#0, r1
 659 000c 20 15                   		beq	.L63
 280:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 660                             		.loc 1 280 5 is_stmt 1 view .LVU249
 280:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 661                             		.loc 1 280 8 is_stmt 0 view .LVU250
 662 000e 61 07                   		cmp	#0, r7
 663 0010 20 16                   		beq	.L64
 286:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 664                             		.loc 1 286 5 is_stmt 1 view .LVU251
 286:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 665                             		.loc 1 286 18 is_stmt 0 view .LVU252
 666 0012 EF 72                   		mov.L	r7, r2
 667 0014 CF A1                   		mov.B	r10, r1
 668 0016 05 00 00 00             		bsr	_r_dmaca_set_transfer_data
 669                             	.LVL56:
 286:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 670                             		.loc 1 286 8 view .LVU253
 671 001a 61 01                   		cmp	#0, r1
 672 001c 20 0E                   		beq	.L65
 292:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 673                             		.loc 1 292 12 view .LVU254
 674 001e 66 21                   		mov.L	#2, r1
 675 0020 0B                      		bra	.L61
 676                             	.L63:
 276:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 677                             		.loc 1 276 16 view .LVU255
 678 0021 66 31                   		mov.L	#3, r1
 679                             		.balign 8,3,2
 680                             	.L61:
 293:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 681                             		.loc 1 293 1 view .LVU256
 682 0023 3F 7A 04                		rtsd	#16, r7-r10
 683                             	.LVL57:
 684                             	.L64:
 282:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 685                             		.loc 1 282 16 view .LVU257
 686 0026 66 71                   		mov.L	#7, r1
 687 0028 2E FB                   		bra	.L61
 688                             	.L65:
 289:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 689                             		.loc 1 289 16 view .LVU258
 690 002a 66 41                   		mov.L	#4, r1
 691 002c 2E F7                   		bra	.L61
 692                             	.LFE5:
 694 002e EF 00                   		.section	.text.R_DMACA_Control,"ax",@progbits
 695                             		.global	_R_DMACA_Control
 697                             	_R_DMACA_Control:
 698                             	.LVL58:
 699                             	.LFB6:
 319:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint8_t dmaca_interrupt_status = 0x00;
 700                             		.loc 1 319 1 is_stmt 1 view -0
 319:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint8_t dmaca_interrupt_status = 0x00;
 701                             		.loc 1 319 1 is_stmt 0 view .LVU260
 702 0000 6E 6A                   		pushm	r6-r10
 703                             	.LCFI7:
 704 0002 CF 1A                   		mov.B	r1, r10
 705 0004 EF 27                   		mov.L	r2, r7
 706 0006 EF 36                   		mov.L	r3, r6
 320:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint8_t dmaca_soft_req_status  = 0x00;
 707                             		.loc 1 320 5 is_stmt 1 view .LVU261
 708                             	.LVL59:
 321:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint16_t dmaca_dmtmd = 0x0000;
 709                             		.loc 1 321 5 view .LVU262
 322:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 710                             		.loc 1 322 5 view .LVU263
 327:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 711                             		.loc 1 327 5 view .LVU264
 327:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 712                             		.loc 1 327 18 is_stmt 0 view .LVU265
 713 0008 05 00 00 00             		bsr	_r_dmaca_channel_valid_check
 714                             	.LVL60:
 327:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 715                             		.loc 1 327 8 view .LVU266
 716 000c 61 01                   		cmp	#0, r1
 717 000e 3A AE 01                		beq	.L93
 333:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 718                             		.loc 1 333 5 is_stmt 1 view .LVU267
 719 0011 61 57                   		cmp	#5, r7
 720 0013 3A BF 00                		beq	.L69
 721 0016 25 32                   		bleu	.L100
 722 0018 61 87                   		cmp	#8, r7
 723 001a 3A 0A 01                		beq	.L76
 724 001d 24 6E                   		bgtu	.L77
 725 001f 61 67                   		cmp	#6, r7
 726 0021 3A E2 00                		beq	.L78
 727 0024 61 77                   		cmp	#7, r7
 728 0026 21 60                   		bne	.L101
 433:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 729                             		.loc 1 433 13 view .LVU268
 433:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 730                             		.loc 1 433 18 is_stmt 0 view .LVU269
 731 0028 5B AA                   		movu.B	r10, r10
 433:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 732                             		.loc 1 433 18 view .LVU270
 733 002a 6C 6A                   		shll	#6, r10
 734                             	.LVL61:
 433:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 735                             		.loc 1 433 18 view .LVU271
 736 002c 73 A7 10 20 08          		add	#0x82010, r10, r7
 737                             	.LVL62:
 433:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 738                             		.loc 1 433 18 view .LVU272
 739 0031 DC 75                   		mov.W	[r7], r5
 433:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 740                             		.loc 1 433 16 view .LVU273
 741 0033 FD 74 C5 03             		tst	#3, r5
 742 0037 3B 98 01                		bne	.L97
 439:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 743                             		.loc 1 439 13 is_stmt 1 view .LVU274
 439:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 744                             		.loc 1 439 34 is_stmt 0 view .LVU275
 745 003a 73 AA 1D 20 08          		add	#0x8201d, r10
 746 003f F0 A8                   		bclr	#0, [r10].B
 442:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 747                             		.loc 1 442 13 is_stmt 1 view .LVU276
 442:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 748                             		.loc 1 442 26 is_stmt 0 view .LVU277
 749 0041 CC A7                   		mov.B	[r10], r7
 445:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 750                             		.loc 1 445 13 is_stmt 1 view .LVU278
 446:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 751                             		.loc 1 446 13 view .LVU279
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 752                             		.loc 1 556 12 is_stmt 0 view .LVU280
 753 0043 66 21                   		mov.L	#2, r1
 446:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 754                             		.loc 1 446 13 view .LVU281
 755 0045 38 7B 01                		bra	.L67
 756                             	.LVL63:
 757                             	.L100:
 333:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 758                             		.loc 1 333 5 view .LVU282
 759 0048 61 27                   		cmp	#2, r7
 760 004a 20 62                   		beq	.L71
 761 004c 25 19                   		bleu	.L102
 762 004e 61 37                   		cmp	#3, r7
 763 0050 20 6F                   		beq	.L74
 764 0052 61 47                   		cmp	#4, r7
 765 0054 21 2D                   		bne	.L103
 375:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 766                             		.loc 1 375 13 is_stmt 1 view .LVU283
 375:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 767                             		.loc 1 375 25 is_stmt 0 view .LVU284
 768 0056 FB 7E 00 22 08          		mov.L	#0x82200, r7
 769                             	.LVL64:
 375:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 770                             		.loc 1 375 25 view .LVU285
 771 005b F8 74 00                		mov.B	#0, [r7]
 378:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 772                             		.loc 1 378 13 is_stmt 1 view .LVU286
 378:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 773                             		.loc 1 378 41 is_stmt 0 view .LVU287
 774 005e CC 77                   		mov.B	[r7], r7
 381:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 775                             		.loc 1 381 13 is_stmt 1 view .LVU288
 382:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 776                             		.loc 1 382 13 view .LVU289
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 777                             		.loc 1 556 12 is_stmt 0 view .LVU290
 778 0060 66 21                   		mov.L	#2, r1
 382:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 779                             		.loc 1 382 13 view .LVU291
 780 0062 38 5E 01                		bra	.L67
 781                             	.LVL65:
 782                             	.L102:
 333:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 783                             		.loc 1 333 5 view .LVU292
 784 0065 61 07                   		cmp	#0, r7
 785 0067 20 45                   		beq	.L71
 786 0069 61 17                   		cmp	#1, r7
 787 006b 21 11                   		bne	.L104
 363:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 788                             		.loc 1 363 13 is_stmt 1 view .LVU293
 363:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 789                             		.loc 1 363 25 is_stmt 0 view .LVU294
 790 006d FB 7E 00 22 08          		mov.L	#0x82200, r7
 791                             	.LVL66:
 363:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 792                             		.loc 1 363 25 view .LVU295
 793 0072 F8 74 01                		mov.B	#1, [r7]
 366:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 794                             		.loc 1 366 13 is_stmt 1 view .LVU296
 366:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 795                             		.loc 1 366 40 is_stmt 0 view .LVU297
 796 0075 CC 77                   		mov.B	[r7], r7
 369:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 797                             		.loc 1 369 13 is_stmt 1 view .LVU298
 370:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 798                             		.loc 1 370 13 view .LVU299
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 799                             		.loc 1 556 12 is_stmt 0 view .LVU300
 800 0077 66 21                   		mov.L	#2, r1
 370:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 801                             		.loc 1 370 13 view .LVU301
 802 0079 38 47 01                		bra	.L67
 803                             	.LVL67:
 804                             	.L104:
 551:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 805                             		.loc 1 551 20 view .LVU302
 806 007c 66 61                   		mov.L	#6, r1
 807 007e 38 42 01                		bra	.L67
 808                             	.L103:
 551:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 809                             		.loc 1 551 20 view .LVU303
 810 0081 66 61                   		mov.L	#6, r1
 811 0083 38 3D 01                		bra	.L67
 812                             	.L101:
 551:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 813                             		.loc 1 551 20 view .LVU304
 814 0086 66 61                   		mov.L	#6, r1
 815 0088 38 38 01                		bra	.L67
 816                             	.L77:
 333:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 817                             		.loc 1 333 5 view .LVU305
 818 008b 61 97                   		cmp	#9, r7
 819 008d 3A 1E 01                		beq	.L80
 820 0090 61 A7                   		cmp	#10, r7
 821 0092 21 15                   		bne	.L105
 540:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 822                             		.loc 1 540 13 is_stmt 1 view .LVU306
 823 0094 5B A7                   		movu.B	r10, r7
 824                             	.LVL68:
 540:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 825                             		.loc 1 540 13 is_stmt 0 view .LVU307
 826 0096 6C 67                   		shll	#6, r7
 827 0098 73 77 1E 20 08          		add	#0x8201e, r7
 540:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 828                             		.loc 1 540 34 view .LVU308
 829 009d F8 74 EF                		mov.B	#-17, [r7]
 543:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 830                             		.loc 1 543 13 is_stmt 1 view .LVU309
 543:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 831                             		.loc 1 543 25 is_stmt 0 view .LVU310
 832 00a0 CC 77                   		mov.B	[r7], r7
 546:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 833                             		.loc 1 546 13 is_stmt 1 view .LVU311
 547:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 834                             		.loc 1 547 13 view .LVU312
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 835                             		.loc 1 556 12 is_stmt 0 view .LVU313
 836 00a2 66 21                   		mov.L	#2, r1
 547:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 837                             		.loc 1 547 13 view .LVU314
 838 00a4 38 1C 01                		bra	.L67
 839                             	.LVL69:
 840                             	.L105:
 551:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 841                             		.loc 1 551 20 view .LVU315
 842 00a7 66 61                   		mov.L	#6, r1
 843 00a9 38 17 01                		bra	.L67
 844                             	.L71:
 339:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 845                             		.loc 1 339 13 is_stmt 1 view .LVU316
 846 00ac 5B A7                   		movu.B	r10, r7
 847                             	.LVL70:
 339:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 848                             		.loc 1 339 13 is_stmt 0 view .LVU317
 849 00ae 6C 67                   		shll	#6, r7
 850 00b0 73 77 1C 20 08          		add	#0x8201c, r7
 339:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 851                             		.loc 1 339 34 view .LVU318
 852 00b5 F8 74 01                		mov.B	#1, [r7]
 342:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 853                             		.loc 1 342 13 is_stmt 1 view .LVU319
 342:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 854                             		.loc 1 342 42 is_stmt 0 view .LVU320
 855 00b8 CC 77                   		mov.B	[r7], r7
 345:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 856                             		.loc 1 345 13 is_stmt 1 view .LVU321
 346:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 857                             		.loc 1 346 13 view .LVU322
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 858                             		.loc 1 556 12 is_stmt 0 view .LVU323
 859 00ba 66 21                   		mov.L	#2, r1
 346:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 860                             		.loc 1 346 13 view .LVU324
 861 00bc 38 04 01                		bra	.L67
 862                             	.LVL71:
 863                             	.L74:
 351:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 864                             		.loc 1 351 13 is_stmt 1 view .LVU325
 865 00bf 5B A7                   		movu.B	r10, r7
 866                             	.LVL72:
 351:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 867                             		.loc 1 351 13 is_stmt 0 view .LVU326
 868 00c1 6C 67                   		shll	#6, r7
 869 00c3 73 77 1C 20 08          		add	#0x8201c, r7
 351:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 870                             		.loc 1 351 34 view .LVU327
 871 00c8 F8 74 00                		mov.B	#0, [r7]
 354:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 872                             		.loc 1 354 13 is_stmt 1 view .LVU328
 354:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 873                             		.loc 1 354 43 is_stmt 0 view .LVU329
 874 00cb CC 77                   		mov.B	[r7], r7
 357:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 875                             		.loc 1 357 13 is_stmt 1 view .LVU330
 358:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 876                             		.loc 1 358 13 view .LVU331
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 877                             		.loc 1 556 12 is_stmt 0 view .LVU332
 878 00cd 66 21                   		mov.L	#2, r1
 358:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 879                             		.loc 1 358 13 view .LVU333
 880 00cf 38 F1 00                		bra	.L67
 881                             	.LVL73:
 882                             	.L69:
 387:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 883                             		.loc 1 387 13 is_stmt 1 view .LVU334
 387:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 884                             		.loc 1 387 18 is_stmt 0 view .LVU335
 885 00d2 5B A7                   		movu.B	r10, r7
 886                             	.LVL74:
 387:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 887                             		.loc 1 387 18 view .LVU336
 888 00d4 6C 67                   		shll	#6, r7
 889 00d6 73 7A 10 20 08          		add	#0x82010, r7, r10
 890                             	.LVL75:
 387:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 891                             		.loc 1 387 18 view .LVU337
 892 00db DC A5                   		mov.W	[r10], r5
 387:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 893                             		.loc 1 387 16 view .LVU338
 894 00dd FD 74 C5 03             		tst	#3, r5
 895 00e1 3B E2 00                		bne	.L94
 393:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 896                             		.loc 1 393 13 is_stmt 1 view .LVU339
 393:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 897                             		.loc 1 393 23 is_stmt 0 view .LVU340
 898 00e4 73 77 1D 20 08          		add	#0x8201d, r7
 899 00e9 CC 75                   		mov.B	[r7], r5
 393:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 900                             		.loc 1 393 16 view .LVU341
 901 00eb FD 74 C5 10             		tst	#16, r5
 902 00ef 1A                      		bne	.L82
 396:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 {
 903                             		.loc 1 396 17 is_stmt 1 view .LVU342
 396:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 {
 904                             		.loc 1 396 28 is_stmt 0 view .LVU343
 905 00f0 CC 75                   		mov.B	[r7], r5
 396:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 {
 906                             		.loc 1 396 20 view .LVU344
 907 00f2 FD 74 C5 01             		tst	#1, r5
 908 00f6 3B D1 00                		bne	.L95
 909                             	.L82:
 403:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 910                             		.loc 1 403 13 is_stmt 1 view .LVU345
 403:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 911                             		.loc 1 403 34 is_stmt 0 view .LVU346
 912 00f9 F8 74 01                		mov.B	#1, [r7]
 406:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 913                             		.loc 1 406 13 is_stmt 1 view .LVU347
 406:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 914                             		.loc 1 406 53 is_stmt 0 view .LVU348
 915 00fc CC 77                   		mov.B	[r7], r7
 409:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 916                             		.loc 1 409 13 is_stmt 1 view .LVU349
 410:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 917                             		.loc 1 410 13 view .LVU350
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 918                             		.loc 1 556 12 is_stmt 0 view .LVU351
 919 00fe 66 21                   		mov.L	#2, r1
 410:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 920                             		.loc 1 410 13 view .LVU352
 921 0100 38 C0 00                		bra	.L67
 922                             	.LVL76:
 923                             	.L78:
 415:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 924                             		.loc 1 415 13 is_stmt 1 view .LVU353
 415:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 925                             		.loc 1 415 18 is_stmt 0 view .LVU354
 926 0103 5B AA                   		movu.B	r10, r10
 415:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 927                             		.loc 1 415 18 view .LVU355
 928 0105 6C 6A                   		shll	#6, r10
 929                             	.LVL77:
 415:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 930                             		.loc 1 415 18 view .LVU356
 931 0107 73 A7 10 20 08          		add	#0x82010, r10, r7
 932                             	.LVL78:
 415:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 933                             		.loc 1 415 18 view .LVU357
 934 010c DC 75                   		mov.W	[r7], r5
 415:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 935                             		.loc 1 415 16 view .LVU358
 936 010e FD 74 C5 03             		tst	#3, r5
 937 0112 3B B9 00                		bne	.L96
 421:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 938                             		.loc 1 421 13 is_stmt 1 view .LVU359
 939 0115 73 AA 1D 20 08          		add	#0x8201d, r10
 421:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 940                             		.loc 1 421 34 is_stmt 0 view .LVU360
 941 011a F8 A4 11                		mov.B	#17, [r10]
 424:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 942                             		.loc 1 424 13 is_stmt 1 view .LVU361
 424:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 943                             		.loc 1 424 47 is_stmt 0 view .LVU362
 944 011d CC A7                   		mov.B	[r10], r7
 427:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 945                             		.loc 1 427 13 is_stmt 1 view .LVU363
 428:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 946                             		.loc 1 428 13 view .LVU364
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 947                             		.loc 1 556 12 is_stmt 0 view .LVU365
 948 011f 66 21                   		mov.L	#2, r1
 428:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 949                             		.loc 1 428 13 view .LVU366
 950 0121 38 9F 00                		bra	.L67
 951                             	.LVL79:
 952                             	.L76:
 453:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 953                             		.loc 1 453 13 is_stmt 1 view .LVU367
 453:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 954                             		.loc 1 453 16 is_stmt 0 view .LVU368
 955 0124 61 06                   		cmp	#0, r6
 956 0126 3A AD 00                		beq	.L98
 460:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 957                             		.loc 1 460 13 is_stmt 1 view .LVU369
 460:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 958                             		.loc 1 460 38 is_stmt 0 view .LVU370
 959 0129 5B AA                   		movu.B	r10, r10
 460:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 960                             		.loc 1 460 38 view .LVU371
 961 012b 6C 6A                   		shll	#6, r10
 962                             	.LVL80:
 460:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 963                             		.loc 1 460 38 view .LVU372
 964 012d 73 A7 1E 20 08          		add	#0x8201e, r10, r7
 965                             	.LVL81:
 460:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 966                             		.loc 1 460 36 view .LVU373
 967 0132 CC 75                   		mov.B	[r7], r5
 968                             	.LVL82:
 463:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 969                             		.loc 1 463 13 is_stmt 1 view .LVU374
 463:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 970                             		.loc 1 463 37 is_stmt 0 view .LVU375
 971 0134 73 A7 1D 20 08          		add	#0x8201d, r10, r7
 463:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 972                             		.loc 1 463 35 view .LVU376
 973 0139 CC 74                   		mov.B	[r7], r4
 974                             	.LVL83:
 465:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 975                             		.loc 1 465 13 is_stmt 1 view .LVU377
 465:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 976                             		.loc 1 465 16 is_stmt 0 view .LVU378
 977 013b FD 78 C5 80 00          		tst	#0x80, r5
 978 0140 21 48                   		bne	.L83
 468:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 979                             		.loc 1 468 17 is_stmt 1 view .LVU379
 468:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 980                             		.loc 1 468 34 is_stmt 0 view .LVU380
 981 0142 3C 63 00                		mov.B	#0, 3[r6]
 982                             	.L84:
 476:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 983                             		.loc 1 476 13 is_stmt 1 view .LVU381
 476:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 984                             		.loc 1 476 16 is_stmt 0 view .LVU382
 985 0145 FD 74 C5 10             		tst	#16, r5
 986 0149 21 44                   		bne	.L85
 479:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 987                             		.loc 1 479 17 is_stmt 1 view .LVU383
 479:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 988                             		.loc 1 479 35 is_stmt 0 view .LVU384
 989 014b 3C 62 00                		mov.B	#0, 2[r6]
 990                             	.L86:
 487:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 991                             		.loc 1 487 13 is_stmt 1 view .LVU385
 487:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 992                             		.loc 1 487 16 is_stmt 0 view .LVU386
 993 014e FD 74 C5 01             		tst	#1, r5
 994 0152 21 40                   		bne	.L87
 490:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 995                             		.loc 1 490 17 is_stmt 1 view .LVU387
 490:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 996                             		.loc 1 490 35 is_stmt 0 view .LVU388
 997 0154 3C 61 00                		mov.B	#0, 1[r6]
 998                             	.L88:
 498:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 999                             		.loc 1 498 13 is_stmt 1 view .LVU389
 498:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 1000                             		.loc 1 498 16 is_stmt 0 view .LVU390
 1001 0157 FD 74 C4 01             		tst	#1, r4
 1002 015b 21 3C                   		bne	.L89
 501:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1003                             		.loc 1 501 17 is_stmt 1 view .LVU391
 501:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1004                             		.loc 1 501 39 is_stmt 0 view .LVU392
 1005 015d F8 64 00                		mov.B	#0, [r6]
 1006                             	.L90:
 510:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 1007                             		.loc 1 510 13 is_stmt 1 view .LVU393
 510:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 1008                             		.loc 1 510 27 is_stmt 0 view .LVU394
 1009 0160 73 A7 10 20 08          		add	#0x82010, r10, r7
 510:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 1010                             		.loc 1 510 25 view .LVU395
 1011 0165 DC 75                   		mov.W	[r7], r5
 1012                             	.LVL84:
 512:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_TRANSFER_MODE_BLOCK & dmaca_dmtmd))
 1013                             		.loc 1 512 13 is_stmt 1 view .LVU396
 512:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_TRANSFER_MODE_BLOCK & dmaca_dmtmd))
 1014                             		.loc 1 512 16 is_stmt 0 view .LVU397
 1015 0167 FD 78 C5 00 40          		tst	#0x4000, r5
 1016 016c 21 30                   		bne	.L91
 512:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 (DMACA_TRANSFER_MODE_BLOCK & dmaca_dmtmd))
 1017                             		.loc 1 512 60 discriminator 1 view .LVU398
 1018 016e FD 7C C5 00 80 00       		tst	#0x8000, r5
 1019 0174 21 28                   		bne	.L91
 521:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1020                             		.loc 1 521 17 is_stmt 1 view .LVU399
 521:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1021                             		.loc 1 521 74 is_stmt 0 view .LVU400
 1022 0176 73 AA 08 20 08          		add	#0x82008, r10
 1023 017b EC A7                   		mov.L	[r10], r7
 521:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1024                             		.loc 1 521 72 view .LVU401
 1025 017d 77 27 FF FF 00          		and #0xffff, r7
 521:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1026                             		.loc 1 521 40 view .LVU402
 1027 0182 A0 6F                   		mov.L	r7, 4[r6]
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 1028                             		.loc 1 556 12 view .LVU403
 1029 0184 66 21                   		mov.L	#2, r1
 1030 0186 2E 3A                   		bra	.L67
 1031                             	.LVL85:
 1032                             	.L83:
 473:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1033                             		.loc 1 473 17 is_stmt 1 view .LVU404
 473:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1034                             		.loc 1 473 34 is_stmt 0 view .LVU405
 1035 0188 3C 63 01                		mov.B	#1, 3[r6]
 1036 018b 2E BA                   		bra	.L84
 1037                             	.L85:
 484:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1038                             		.loc 1 484 17 is_stmt 1 view .LVU406
 484:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1039                             		.loc 1 484 35 is_stmt 0 view .LVU407
 1040 018d 3C 62 01                		mov.B	#1, 2[r6]
 1041 0190 2E BE                   		bra	.L86
 1042                             	.L87:
 495:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1043                             		.loc 1 495 17 is_stmt 1 view .LVU408
 495:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1044                             		.loc 1 495 35 is_stmt 0 view .LVU409
 1045 0192 3C 61 01                		mov.B	#1, 1[r6]
 1046 0195 2E C2                   		bra	.L88
 1047                             	.L89:
 506:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1048                             		.loc 1 506 17 is_stmt 1 view .LVU410
 506:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1049                             		.loc 1 506 39 is_stmt 0 view .LVU411
 1050 0197 F8 64 01                		mov.B	#1, [r6]
 1051 019a 2E C6                   		bra	.L90
 1052                             	.LVL86:
 1053                             	.L91:
 516:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1054                             		.loc 1 516 17 is_stmt 1 view .LVU412
 516:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1055                             		.loc 1 516 52 is_stmt 0 view .LVU413
 1056 019c 73 AA 0C 20 08          		add	#0x8200c, r10
 1057 01a1 DC A7                   		mov.W	[r10], r7
 516:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1058                             		.loc 1 516 42 view .LVU414
 1059 01a3 5F 77                   		movu.W	r7, r7
 516:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1060                             		.loc 1 516 40 view .LVU415
 1061 01a5 A0 6F                   		mov.L	r7, 4[r6]
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 1062                             		.loc 1 556 12 view .LVU416
 1063 01a7 66 21                   		mov.L	#2, r1
 516:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1064                             		.loc 1 516 40 view .LVU417
 1065 01a9 2E 17                   		bra	.L67
 1066                             	.LVL87:
 1067                             	.L80:
 528:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 1068                             		.loc 1 528 13 is_stmt 1 view .LVU418
 1069 01ab 5B A7                   		movu.B	r10, r7
 1070                             	.LVL88:
 528:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 1071                             		.loc 1 528 13 is_stmt 0 view .LVU419
 1072 01ad 6C 67                   		shll	#6, r7
 1073 01af 73 77 1E 20 08          		add	#0x8201e, r7
 528:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 1074                             		.loc 1 528 34 view .LVU420
 1075 01b4 F8 74 FE                		mov.B	#-2, [r7]
 531:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 1076                             		.loc 1 531 13 is_stmt 1 view .LVU421
 531:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             {
 1077                             		.loc 1 531 25 is_stmt 0 view .LVU422
 1078 01b7 CC 77                   		mov.B	[r7], r7
 534:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             break;
 1079                             		.loc 1 534 13 is_stmt 1 view .LVU423
 535:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 1080                             		.loc 1 535 13 view .LVU424
 556:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 1081                             		.loc 1 556 12 is_stmt 0 view .LVU425
 1082 01b9 66 21                   		mov.L	#2, r1
 535:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         }
 1083                             		.loc 1 535 13 view .LVU426
 1084 01bb 0D                      		bra	.L67
 1085                             	.LVL89:
 1086                             	.L93:
 329:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1087                             		.loc 1 329 16 view .LVU427
 1088 01bc 66 31                   		mov.L	#3, r1
 1089                             	.LVL90:
 1090 01be EF 00                   		.balign 8,3,2
 1091                             	.L67:
 557:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 1092                             		.loc 1 557 1 view .LVU428
 1093 01c0 3F 6A 05                		rtsd	#20, r6-r10
 1094                             	.LVL91:
 1095                             	.L94:
 389:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1096                             		.loc 1 389 24 view .LVU429
 1097 01c3 66 A1                   		mov.L	#10, r1
 1098 01c5 2E FB                   		bra	.L67
 1099                             	.L95:
 398:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****                 }
 1100                             		.loc 1 398 28 view .LVU430
 1101 01c7 66 91                   		mov.L	#9, r1
 1102 01c9 2E F7                   		bra	.L67
 1103                             	.L96:
 417:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1104                             		.loc 1 417 24 view .LVU431
 1105 01cb 66 A1                   		mov.L	#10, r1
 1106 01cd 2E F3                   		bra	.L67
 1107                             	.L97:
 435:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1108                             		.loc 1 435 24 view .LVU432
 1109 01cf 66 A1                   		mov.L	#10, r1
 1110 01d1 2E EF                   		bra	.L67
 1111                             	.LVL92:
 1112                             	.L98:
 455:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****             }
 1113                             		.loc 1 455 24 view .LVU433
 1114 01d3 66 71                   		mov.L	#7, r1
 1115 01d5 2E EB                   		bra	.L67
 1116                             	.LFE6:
 1118 01d7 03                      		.section	.text.R_DMACA_Init,"ax",@progbits
 1119                             		.global	_R_DMACA_Init
 1121                             	_R_DMACA_Init:
 1122                             	.LFB7:
 575:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint32_t i;
 1123                             		.loc 1 575 1 is_stmt 1 view -0
 576:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 1124                             		.loc 1 576 5 view .LVU435
 580:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1125                             		.loc 1 580 5 view .LVU436
 1126                             	.LVL93:
 580:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1127                             		.loc 1 580 12 is_stmt 0 view .LVU437
 1128 0000 66 05                   		mov.L	#0, r5
 1129                             	.LVL94:
 580:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1130                             		.loc 1 580 5 view .LVU438
 1131 0002 61 75                   		cmp	#7, r5
 1132 0004 24 27                   		bgtu	.L112
 575:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint32_t i;
 1133                             		.loc 1 575 1 view .LVU439
 1134 0006 7E A7                   		push.l	r7
 1135                             	.LCFI8:
 1136                             	.L108:
 583:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         g_locking_sw[i] = 0;
 1137                             		.loc 1 583 9 is_stmt 1 discriminator 3 view .LVU440
 583:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         g_locking_sw[i] = 0;
 1138                             		.loc 1 583 30 is_stmt 0 discriminator 3 view .LVU441
 1139 0008 FB 42 00 00 00 00       		mov.L	#_g_pdmaci_handlers, r4
 1140 000e FB 72 00 00 00 10       		mov.L	#0x10000000, r7
 1141 0014 FE 25 47                		mov.L	r7, [r5,r4]
 584:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1142                             		.loc 1 584 9 is_stmt 1 discriminator 3 view .LVU442
 584:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1143                             		.loc 1 584 25 is_stmt 0 discriminator 3 view .LVU443
 1144 0017 FB 42 00 00 00 00       		mov.L	#_g_locking_sw, r4
 1145 001d 66 07                   		mov	#0, r7
 1146 001f FE 05 47                		mov.B	r7, [r5,r4]
 580:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1147                             		.loc 1 580 42 discriminator 3 view .LVU444
 1148 0022 62 15                   		add	#1, r5
 1149                             	.LVL95:
 580:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1150                             		.loc 1 580 5 discriminator 3 view .LVU445
 1151 0024 61 75                   		cmp	#7, r5
 1152 0026 25 E2                   		bleu	.L108
 586:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 1153                             		.loc 1 586 1 view .LVU446
 1154 0028 3F 77 01                		rtsd	#4, r7-r7
 1155                             	.L112:
 1156                             	.LCFI9:
 586:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 1157                             		.loc 1 586 1 view .LVU447
 1158 002b 02                      		rts
 1159                             	.LFE7:
 1161                             		.section	.text.R_DMACA_Int_Callback,"ax",@progbits
 1162                             		.global	_R_DMACA_Int_Callback
 1164                             	_R_DMACA_Int_Callback:
 1165                             	.LVL96:
 1166                             	.LFB8:
 610:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 1167                             		.loc 1 610 1 is_stmt 1 view -0
 610:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 1168                             		.loc 1 610 1 is_stmt 0 view .LVU449
 1169 0000 6E 7A                   		pushm	r7-r10
 1170                             	.LCFI10:
 1171 0002 CF 17                   		mov.B	r1, r7
 1172 0004 EF 2A                   		mov.L	r2, r10
 614:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1173                             		.loc 1 614 5 is_stmt 1 view .LVU450
 614:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1174                             		.loc 1 614 18 is_stmt 0 view .LVU451
 1175 0006 05 00 00 00             		bsr	_r_dmaca_channel_valid_check
 1176                             	.LVL97:
 614:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1177                             		.loc 1 614 8 view .LVU452
 1178 000a 61 01                   		cmp	#0, r1
 1179 000c 20 33                   		beq	.L117
 620:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1180                             		.loc 1 620 5 is_stmt 1 view .LVU453
 620:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1181                             		.loc 1 620 8 is_stmt 0 view .LVU454
 1182 000e 61 0A                   		cmp	#0, r10
 1183 0010 20 1A                   		beq	.L115
 620:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1184                             		.loc 1 620 50 discriminator 1 view .LVU455
 1185 0012 74 0A 00 00 00 10       		cmp	#0x10000000, r10
 1186 0018 20 12                   		beq	.L115
 628:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 1187                             		.loc 1 628 5 is_stmt 1 view .LVU456
 628:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 1188                             		.loc 1 628 22 is_stmt 0 view .LVU457
 1189 001a 5B 77                   		movu.B	r7, r7
 1190                             	.LVL98:
 628:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     return DMACA_SUCCESS;
 1191                             		.loc 1 628 32 view .LVU458
 1192 001c FB 52 00 00 00 00       		mov.L	#_g_pdmaci_handlers, r5
 1193 0022 FE 27 5A                		mov.L	r10, [r7,r5]
 629:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 1194                             		.loc 1 629 5 is_stmt 1 view .LVU459
 629:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 1195                             		.loc 1 629 12 is_stmt 0 view .LVU460
 1196 0025 66 21                   		mov.L	#2, r1
 1197                             	.LVL99:
 1198                             	.L113:
 630:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 1199                             		.loc 1 630 1 view .LVU461
 1200 0027 3F 7A 04                		rtsd	#16, r7-r10
 1201                             	.LVL100:
 1202                             	.L115:
 623:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_HANDLER_ADDR;
 1203                             		.loc 1 623 9 is_stmt 1 view .LVU462
 623:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_HANDLER_ADDR;
 1204                             		.loc 1 623 26 is_stmt 0 view .LVU463
 1205 002a 5B 77                   		movu.B	r7, r7
 1206                             	.LVL101:
 623:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_HANDLER_ADDR;
 1207                             		.loc 1 623 36 view .LVU464
 1208 002c FB A2 00 00 00 00       		mov.L	#_g_pdmaci_handlers, r10
 1209                             	.LVL102:
 623:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****         return DMACA_ERR_INVALID_HANDLER_ADDR;
 1210                             		.loc 1 623 36 view .LVU465
 1211 0032 FB 52 00 00 00 10       		mov.L	#0x10000000, r5
 1212 0038 FE 27 A5                		mov.L	r5, [r7,r10]
 624:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1213                             		.loc 1 624 9 is_stmt 1 view .LVU466
 624:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1214                             		.loc 1 624 16 is_stmt 0 view .LVU467
 1215 003b 66 51                   		mov.L	#5, r1
 1216 003d 2E EA                   		bra	.L113
 1217                             	.LVL103:
 1218                             	.L117:
 616:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1219                             		.loc 1 616 16 view .LVU468
 1220 003f 66 31                   		mov.L	#3, r1
 1221 0041 2E E6                   		bra	.L113
 1222                             	.LFE8:
 1224                             		.section	.text.R_DMACA_Int_Enable,"ax",@progbits
 1225                             		.global	_R_DMACA_Int_Enable
 1227                             	_R_DMACA_Int_Enable:
 1228                             	.LVL104:
 1229                             	.LFB9:
 647:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 1230                             		.loc 1 647 1 is_stmt 1 view -0
 647:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 1231                             		.loc 1 647 1 is_stmt 0 view .LVU470
 1232 0000 6E 7A                   		pushm	r7-r10
 1233                             	.LCFI11:
 1234 0002 CF 17                   		mov.B	r1, r7
 1235 0004 CF 2A                   		mov.B	r2, r10
 651:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1236                             		.loc 1 651 5 is_stmt 1 view .LVU471
 651:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1237                             		.loc 1 651 18 is_stmt 0 view .LVU472
 1238 0006 05 00 00 00             		bsr	_r_dmaca_channel_valid_check
 1239                             	.LVL105:
 651:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1240                             		.loc 1 651 8 view .LVU473
 1241 000a 61 01                   		cmp	#0, r1
 1242 000c 1E                      		bne	.L124
 653:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1243                             		.loc 1 653 16 view .LVU474
 1244 000d 66 31                   		mov.L	#3, r1
 1245                             	.L119:
 665:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 1246                             		.loc 1 665 1 view .LVU475
 1247 000f 3F 7A 04                		rtsd	#16, r7-r10
 1248                             	.LVL106:
 1249                             	.L124:
 659:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1250                             		.loc 1 659 5 is_stmt 1 view .LVU476
 659:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1251                             		.loc 1 659 9 is_stmt 0 view .LVU477
 1252 0012 CF A2                   		mov.B	r10, r2
 1253 0014 CF 71                   		mov.B	r7, r1
 1254 0016 05 00 00 00             		bsr	_r_dmaca_int_enable
 1255                             	.LVL107:
 659:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1256                             		.loc 1 659 8 view .LVU478
 1257 001a 61 21                   		cmp	#2, r1
 1258 001c 20 F3                   		beq	.L119
 661:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1259                             		.loc 1 661 16 view .LVU479
 1260 001e 66 31                   		mov.L	#3, r1
 1261 0020 2E EF                   		bra	.L119
 1262                             	.LFE9:
 1264                             		.section	.text.R_DMACA_Int_Disable,"ax",@progbits
 1265                             		.global	_R_DMACA_Int_Disable
 1267                             	_R_DMACA_Int_Disable:
 1268                             	.LVL108:
 1269                             	.LFB10:
 681:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 1270                             		.loc 1 681 1 is_stmt 1 view -0
 681:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** #if (1 == DMACA_CFG_PARAM_CHECKING_ENABLE)
 1271                             		.loc 1 681 1 is_stmt 0 view .LVU481
 1272 0000 7E A7                   		push.l	r7
 1273                             	.LCFI12:
 1274 0002 CF 17                   		mov.B	r1, r7
 685:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1275                             		.loc 1 685 5 is_stmt 1 view .LVU482
 685:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1276                             		.loc 1 685 18 is_stmt 0 view .LVU483
 1277 0004 05 00 00 00             		bsr	_r_dmaca_channel_valid_check
 1278                             	.LVL109:
 685:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1279                             		.loc 1 685 8 view .LVU484
 1280 0008 61 01                   		cmp	#0, r1
 1281 000a 1E                      		bne	.L130
 687:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1282                             		.loc 1 687 16 view .LVU485
 1283 000b 66 31                   		mov.L	#3, r1
 1284                             	.L125:
 699:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 1285                             		.loc 1 699 1 view .LVU486
 1286 000d 3F 77 01                		rtsd	#4, r7-r7
 1287                             	.LVL110:
 1288                             	.L130:
 693:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1289                             		.loc 1 693 5 is_stmt 1 view .LVU487
 693:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1290                             		.loc 1 693 9 is_stmt 0 view .LVU488
 1291 0010 CF 71                   		mov.B	r7, r1
 1292 0012 05 00 00 00             		bsr	_r_dmaca_int_disable
 1293                             	.LVL111:
 693:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     {
 1294                             		.loc 1 693 8 view .LVU489
 1295 0016 61 21                   		cmp	#2, r1
 1296 0018 20 F5                   		beq	.L125
 695:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     }
 1297                             		.loc 1 695 16 view .LVU490
 1298 001a 66 31                   		mov.L	#3, r1
 1299 001c 2E F1                   		bra	.L125
 1300                             	.LFE10:
 1302                             		.section	.text.R_DMACA_GetVersion,"ax",@progbits
 1303                             		.global	_R_DMACA_GetVersion
 1305                             	_R_DMACA_GetVersion:
 1306                             	.LFB11:
 713:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c ****     uint32_t version = 0;
 1307                             		.loc 1 713 1 is_stmt 1 view -0
 714:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 1308                             		.loc 1 714 5 view .LVU492
 1309                             	.LVL112:
 716:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** 
 1310                             		.loc 1 716 5 view .LVU493
 718:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** }
 1311                             		.loc 1 718 5 view .LVU494
 719:../src/smc_gen/r_dmaca_rx/src/r_dmaca_rx.c **** /**************************************************************************
 1312                             		.loc 1 719 1 is_stmt 0 view .LVU495
 1313 0000 FB 1E 14 00 03          		mov.L	#0x30014, r1
 1314 0005 02                      		rts
 1315                             	.LFE11:
 1317                             		.comm	_g_locking_sw,8,1
 1318                             		.comm	_g_pdmaci_handlers,32,4
 1538                             	.Letext0:
 1539                             		.file 2 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1540                             		.file 3 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1541                             		.file 4 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\lib\\gcc\\rx-
 1542                             		.file 5 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1543                             		.file 6 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1544                             		.file 7 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1545                             		.file 8 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_rx_compi
 1546                             		.file 9 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/register
 1547                             		.file 10 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_loc
 1548                             		.file 11 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_dmaca_rx/r_dmaca_rx_i
 1549                             		.file 12 "d:\\e2_studio\\workspace\\fullmoni_wide\\firmware\\src\\smc_gen\\r_dmaca_rx\\src\\r_dmac
 1550                             		.file 13 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/r_bsp_l
