<stg><name>relu_stage_0.1</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v441, void @empty_6, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:2 %v18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %store_ln54 = store i7 0, i7 %i1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln54 = br void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %i1_1 = load i7 %i1

]]></Node>
<StgValue><ssdm name="i1_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln54 = icmp_eq  i7 %i1_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln54 = add i7 %i1_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln54 = br i1 %icmp_ln54, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="7">
<![CDATA[
.split4:0 %trunc_ln65 = trunc i7 %i1_1

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
.split4:3 %empty_38 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split4:4 %call_ln0 = call void @relu_stage_0.1_Pipeline_VITIS_LOOP_56_1, i32 %v441, i32 %v18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:6 %store_ln54 = store i7 %add_ln54, i7 %i1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
:0 %ret_ln68 = ret

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split4:4 %call_ln0 = call void @relu_stage_0.1_Pipeline_VITIS_LOOP_56_1, i32 %v441, i32 %v18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:1 %tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln65, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split4:5 %call_ln55 = call void @relu_stage_0.1_Pipeline_l_S_j_0_j1, i12 %tmp_3_cast, i32 %v15, i32 %v18

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:2 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split4:5 %call_ln55 = call void @relu_stage_0.1_Pipeline_l_S_j_0_j1, i12 %tmp_3_cast, i32 %v15, i32 %v18

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split4:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="v15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="v441" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="v441"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="i1" fromId="35" toId="6">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="39" from="v441" to="specinterface_ln0" fromId="34" toId="7">
</dataflow>
<dataflow id="41" from="empty_6" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="44" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="46" from="empty_22" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="49" from="empty_22" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="50" from="empty_22" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="51" from="empty_22" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="56" from="empty_22" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="57" from="empty_22" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_58" to="v18" fromId="58" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_60" to="store_ln54" fromId="60" toId="9">
</dataflow>
<dataflow id="62" from="i1" to="store_ln54" fromId="6" toId="9">
</dataflow>
<dataflow id="63" from="i1" to="i1_1" fromId="6" toId="11">
</dataflow>
<dataflow id="64" from="i1_1" to="icmp_ln54" fromId="11" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_65" to="icmp_ln54" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="67" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_69" to="empty" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_69" to="empty" fromId="69" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_69" to="empty" fromId="69" toId="13">
</dataflow>
<dataflow id="73" from="i1_1" to="add_ln54" fromId="11" toId="14">
</dataflow>
<dataflow id="75" from="StgValue_74" to="add_ln54" fromId="74" toId="14">
</dataflow>
<dataflow id="76" from="icmp_ln54" to="br_ln54" fromId="12" toId="15">
</dataflow>
<dataflow id="77" from="i1_1" to="trunc_ln65" fromId="11" toId="16">
</dataflow>
<dataflow id="79" from="_ssdm_op_Wait" to="empty_38" fromId="78" toId="17">
</dataflow>
<dataflow id="81" from="relu_stage_0.1_Pipeline_VITIS_LOOP_56_1" to="call_ln0" fromId="80" toId="18">
</dataflow>
<dataflow id="82" from="v441" to="call_ln0" fromId="34" toId="18">
</dataflow>
<dataflow id="83" from="v18" to="call_ln0" fromId="8" toId="18">
</dataflow>
<dataflow id="84" from="add_ln54" to="store_ln54" fromId="14" toId="19">
</dataflow>
<dataflow id="85" from="i1" to="store_ln54" fromId="6" toId="19">
</dataflow>
<dataflow id="86" from="relu_stage_0.1_Pipeline_VITIS_LOOP_56_1" to="call_ln0" fromId="80" toId="21">
</dataflow>
<dataflow id="87" from="v441" to="call_ln0" fromId="34" toId="21">
</dataflow>
<dataflow id="88" from="v18" to="call_ln0" fromId="8" toId="21">
</dataflow>
<dataflow id="90" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_3_cast" fromId="89" toId="22">
</dataflow>
<dataflow id="91" from="trunc_ln65" to="tmp_3_cast" fromId="16" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_92" to="tmp_3_cast" fromId="92" toId="22">
</dataflow>
<dataflow id="95" from="relu_stage_0.1_Pipeline_l_S_j_0_j1" to="call_ln55" fromId="94" toId="23">
</dataflow>
<dataflow id="96" from="tmp_3_cast" to="call_ln55" fromId="22" toId="23">
</dataflow>
<dataflow id="97" from="v15" to="call_ln55" fromId="33" toId="23">
</dataflow>
<dataflow id="98" from="v18" to="call_ln55" fromId="8" toId="23">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopName" to="specloopname_ln55" fromId="99" toId="24">
</dataflow>
<dataflow id="102" from="empty_15" to="specloopname_ln55" fromId="101" toId="24">
</dataflow>
<dataflow id="103" from="relu_stage_0.1_Pipeline_l_S_j_0_j1" to="call_ln55" fromId="94" toId="25">
</dataflow>
<dataflow id="104" from="tmp_3_cast" to="call_ln55" fromId="22" toId="25">
</dataflow>
<dataflow id="105" from="v15" to="call_ln55" fromId="33" toId="25">
</dataflow>
<dataflow id="106" from="v18" to="call_ln55" fromId="8" toId="25">
</dataflow>
<dataflow id="107" from="icmp_ln54" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
