
all_gaja.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007040  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  080071d0  080071d0  000171d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080074d0  080074d0  000174d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080074d8  080074d8  000174d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080074dc  080074dc  000174dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  080074e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          000019c8  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20001ba4  20001ba4  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001ca1b  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000040c7  00000000  00000000  0003cc27  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000b120  00000000  00000000  00040cee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f98  00000000  00000000  0004be10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001410  00000000  00000000  0004cda8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00008f18  00000000  00000000  0004e1b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005b15  00000000  00000000  000570d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005cbe5  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003d9c  00000000  00000000  0005cc64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071b8 	.word	0x080071b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080071b8 	.word	0x080071b8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb2:	4a0e      	ldr	r2, [pc, #56]	; (8000eec <HAL_InitTick+0x3c>)
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <HAL_InitTick+0x40>)
{
 8000eb6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb8:	7818      	ldrb	r0, [r3, #0]
 8000eba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ebe:	fbb3 f3f0 	udiv	r3, r3, r0
 8000ec2:	6810      	ldr	r0, [r2, #0]
 8000ec4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec8:	f000 fad8 	bl	800147c <HAL_SYSTICK_Config>
 8000ecc:	4604      	mov	r4, r0
 8000ece:	b958      	cbnz	r0, 8000ee8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed0:	2d0f      	cmp	r5, #15
 8000ed2:	d809      	bhi.n	8000ee8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	4629      	mov	r1, r5
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8000edc:	f000 fa8c 	bl	80013f8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <HAL_InitTick+0x44>)
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	601d      	str	r5, [r3, #0]
 8000ee6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ee8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000eea:	bd38      	pop	{r3, r4, r5, pc}
 8000eec:	20000008 	.word	0x20000008
 8000ef0:	20000000 	.word	0x20000000
 8000ef4:	20000004 	.word	0x20000004

08000ef8 <HAL_Init>:
{
 8000ef8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000efa:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <HAL_Init+0x30>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f02:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f0a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f12:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f14:	2003      	movs	r0, #3
 8000f16:	f000 fa5d 	bl	80013d4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f7ff ffc8 	bl	8000eb0 <HAL_InitTick>
  HAL_MspInit();
 8000f20:	f002 ff6e 	bl	8003e00 <HAL_MspInit>
}
 8000f24:	2000      	movs	r0, #0
 8000f26:	bd08      	pop	{r3, pc}
 8000f28:	40023c00 	.word	0x40023c00

08000f2c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f2c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f2e:	4604      	mov	r4, r0
 8000f30:	2800      	cmp	r0, #0
 8000f32:	f000 809b 	beq.w	800106c <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f36:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8000f38:	b925      	cbnz	r5, 8000f44 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f3a:	f002 fb59 	bl	80035f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f3e:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f40:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f46:	06db      	lsls	r3, r3, #27
 8000f48:	f100 808e 	bmi.w	8001068 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f4e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f52:	f023 0302 	bic.w	r3, r3, #2
 8000f56:	f043 0302 	orr.w	r3, r3, #2
 8000f5a:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000f5c:	4b44      	ldr	r3, [pc, #272]	; (8001070 <HAL_ADC_Init+0x144>)
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000f64:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	6861      	ldr	r1, [r4, #4]
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f6e:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f70:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f72:	685a      	ldr	r2, [r3, #4]
 8000f74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f7a:	685a      	ldr	r2, [r3, #4]
 8000f7c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000f80:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000f82:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f84:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000f86:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000f8a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f8c:	685a      	ldr	r2, [r3, #4]
 8000f8e:	430a      	orrs	r2, r1
 8000f90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000f92:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f94:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000f96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f9c:	689a      	ldr	r2, [r3, #8]
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fa2:	4934      	ldr	r1, [pc, #208]	; (8001074 <HAL_ADC_Init+0x148>)
 8000fa4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000fa6:	428a      	cmp	r2, r1
 8000fa8:	d052      	beq.n	8001050 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000faa:	6899      	ldr	r1, [r3, #8]
 8000fac:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000fb0:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000fb2:	6899      	ldr	r1, [r3, #8]
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000fb8:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000fba:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000fbc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000fc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000fc2:	689a      	ldr	r2, [r3, #8]
 8000fc4:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000fc6:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000fc8:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000fca:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000fcc:	f022 0202 	bic.w	r2, r2, #2
 8000fd0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000fd2:	689a      	ldr	r2, [r3, #8]
 8000fd4:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000fd8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000fda:	f894 2020 	ldrb.w	r2, [r4, #32]
 8000fde:	2a00      	cmp	r2, #0
 8000fe0:	d03e      	beq.n	8001060 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000fe2:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000fe4:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000fe6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000fec:	685a      	ldr	r2, [r3, #4]
 8000fee:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000ff2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000ff4:	685a      	ldr	r2, [r3, #4]
 8000ff6:	3901      	subs	r1, #1
 8000ff8:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000ffc:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001000:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001002:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001006:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800100a:	3901      	subs	r1, #1
 800100c:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001010:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001012:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001014:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001018:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800101c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8001024:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001026:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001028:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800102a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800102e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001030:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001032:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001034:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001038:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800103a:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800103c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800103e:	f023 0303 	bic.w	r3, r3, #3
 8001042:	f043 0301 	orr.w	r3, r3, #1
 8001046:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001048:	2300      	movs	r3, #0
 800104a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 800104e:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001050:	689a      	ldr	r2, [r3, #8]
 8001052:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001056:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001058:	689a      	ldr	r2, [r3, #8]
 800105a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800105e:	e7b2      	b.n	8000fc6 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001060:	685a      	ldr	r2, [r3, #4]
 8001062:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001066:	e7c9      	b.n	8000ffc <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001068:	2001      	movs	r0, #1
 800106a:	e7ed      	b.n	8001048 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 800106c:	2001      	movs	r0, #1
}
 800106e:	bd38      	pop	{r3, r4, r5, pc}
 8001070:	40012300 	.word	0x40012300
 8001074:	0f000001 	.word	0x0f000001

08001078 <HAL_ADC_Start_IT>:
{
 8001078:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800107a:	2300      	movs	r3, #0
 800107c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800107e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001082:	2b01      	cmp	r3, #1
 8001084:	d067      	beq.n	8001156 <HAL_ADC_Start_IT+0xde>
 8001086:	2301      	movs	r3, #1
 8001088:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800108c:	6803      	ldr	r3, [r0, #0]
 800108e:	689a      	ldr	r2, [r3, #8]
 8001090:	07d1      	lsls	r1, r2, #31
 8001092:	d505      	bpl.n	80010a0 <HAL_ADC_Start_IT+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001094:	689a      	ldr	r2, [r3, #8]
 8001096:	07d2      	lsls	r2, r2, #31
 8001098:	d414      	bmi.n	80010c4 <HAL_ADC_Start_IT+0x4c>
  return HAL_OK;
 800109a:	2000      	movs	r0, #0
}
 800109c:	b002      	add	sp, #8
 800109e:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 80010a0:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010a2:	492e      	ldr	r1, [pc, #184]	; (800115c <HAL_ADC_Start_IT+0xe4>)
    __HAL_ADC_ENABLE(hadc);
 80010a4:	f042 0201 	orr.w	r2, r2, #1
 80010a8:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010aa:	4a2d      	ldr	r2, [pc, #180]	; (8001160 <HAL_ADC_Start_IT+0xe8>)
 80010ac:	6812      	ldr	r2, [r2, #0]
 80010ae:	fbb2 f2f1 	udiv	r2, r2, r1
 80010b2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 80010b6:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 80010b8:	9a01      	ldr	r2, [sp, #4]
 80010ba:	2a00      	cmp	r2, #0
 80010bc:	d0ea      	beq.n	8001094 <HAL_ADC_Start_IT+0x1c>
      counter--;
 80010be:	9a01      	ldr	r2, [sp, #4]
 80010c0:	3a01      	subs	r2, #1
 80010c2:	e7f8      	b.n	80010b6 <HAL_ADC_Start_IT+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 80010c4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80010c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80010ca:	f022 0201 	bic.w	r2, r2, #1
 80010ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010d2:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010d4:	685a      	ldr	r2, [r3, #4]
 80010d6:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010d8:	bf41      	itttt	mi
 80010da:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 80010dc:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80010e0:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80010e4:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010e6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80010e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010ec:	bf1c      	itt	ne
 80010ee:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 80010f0:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80010f4:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80010f6:	2200      	movs	r2, #0
 80010f8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010fc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001100:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001102:	685a      	ldr	r2, [r3, #4]
 8001104:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001108:	f042 0220 	orr.w	r2, r2, #32
 800110c:	605a      	str	r2, [r3, #4]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800110e:	4a15      	ldr	r2, [pc, #84]	; (8001164 <HAL_ADC_Start_IT+0xec>)
 8001110:	6851      	ldr	r1, [r2, #4]
 8001112:	f011 0f1f 	tst.w	r1, #31
 8001116:	4914      	ldr	r1, [pc, #80]	; (8001168 <HAL_ADC_Start_IT+0xf0>)
 8001118:	d11a      	bne.n	8001150 <HAL_ADC_Start_IT+0xd8>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800111a:	428b      	cmp	r3, r1
 800111c:	d006      	beq.n	800112c <HAL_ADC_Start_IT+0xb4>
 800111e:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8001122:	428b      	cmp	r3, r1
 8001124:	d10b      	bne.n	800113e <HAL_ADC_Start_IT+0xc6>
 8001126:	6852      	ldr	r2, [r2, #4]
 8001128:	06d2      	lsls	r2, r2, #27
 800112a:	d1b6      	bne.n	800109a <HAL_ADC_Start_IT+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800112c:	6898      	ldr	r0, [r3, #8]
 800112e:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8001132:	d1b2      	bne.n	800109a <HAL_ADC_Start_IT+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001134:	689a      	ldr	r2, [r3, #8]
 8001136:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	e7ae      	b.n	800109c <HAL_ADC_Start_IT+0x24>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800113e:	490b      	ldr	r1, [pc, #44]	; (800116c <HAL_ADC_Start_IT+0xf4>)
 8001140:	428b      	cmp	r3, r1
 8001142:	d1aa      	bne.n	800109a <HAL_ADC_Start_IT+0x22>
 8001144:	6852      	ldr	r2, [r2, #4]
 8001146:	f002 021f 	and.w	r2, r2, #31
 800114a:	2a0f      	cmp	r2, #15
 800114c:	d9ee      	bls.n	800112c <HAL_ADC_Start_IT+0xb4>
 800114e:	e7a4      	b.n	800109a <HAL_ADC_Start_IT+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001150:	428b      	cmp	r3, r1
 8001152:	d1a2      	bne.n	800109a <HAL_ADC_Start_IT+0x22>
 8001154:	e7ea      	b.n	800112c <HAL_ADC_Start_IT+0xb4>
  __HAL_LOCK(hadc);
 8001156:	2002      	movs	r0, #2
 8001158:	e7a0      	b.n	800109c <HAL_ADC_Start_IT+0x24>
 800115a:	bf00      	nop
 800115c:	000f4240 	.word	0x000f4240
 8001160:	20000008 	.word	0x20000008
 8001164:	40012300 	.word	0x40012300
 8001168:	40012000 	.word	0x40012000
 800116c:	40012200 	.word	0x40012200

08001170 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001170:	6803      	ldr	r3, [r0, #0]
 8001172:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001174:	4770      	bx	lr

08001176 <HAL_ADC_LevelOutOfWindowCallback>:
 8001176:	4770      	bx	lr

08001178 <HAL_ADC_ErrorCallback>:
{
 8001178:	4770      	bx	lr

0800117a <HAL_ADC_IRQHandler>:
{
 800117a:	b538      	push	{r3, r4, r5, lr}
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800117c:	6803      	ldr	r3, [r0, #0]
 800117e:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001180:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001182:	078d      	lsls	r5, r1, #30
{
 8001184:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 8001186:	d52b      	bpl.n	80011e0 <HAL_ADC_IRQHandler+0x66>
 8001188:	0690      	lsls	r0, r2, #26
 800118a:	d529      	bpl.n	80011e0 <HAL_ADC_IRQHandler+0x66>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800118c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800118e:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001190:	bf5e      	ittt	pl
 8001192:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8001194:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8001198:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800119a:	689a      	ldr	r2, [r3, #8]
 800119c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80011a0:	d117      	bne.n	80011d2 <HAL_ADC_IRQHandler+0x58>
 80011a2:	7e22      	ldrb	r2, [r4, #24]
 80011a4:	b9aa      	cbnz	r2, 80011d2 <HAL_ADC_IRQHandler+0x58>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011a8:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80011ac:	d002      	beq.n	80011b4 <HAL_ADC_IRQHandler+0x3a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80011ae:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011b0:	0552      	lsls	r2, r2, #21
 80011b2:	d40e      	bmi.n	80011d2 <HAL_ADC_IRQHandler+0x58>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	f022 0220 	bic.w	r2, r2, #32
 80011ba:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80011bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011c2:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011c6:	04db      	lsls	r3, r3, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011c8:	bf5e      	ittt	pl
 80011ca:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 80011cc:	f043 0301 	orrpl.w	r3, r3, #1
 80011d0:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80011d2:	4620      	mov	r0, r4
 80011d4:	f002 fbf6 	bl	80039c4 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80011d8:	6823      	ldr	r3, [r4, #0]
 80011da:	f06f 0212 	mvn.w	r2, #18
 80011de:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80011e0:	6823      	ldr	r3, [r4, #0]
 80011e2:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80011e4:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80011e6:	074d      	lsls	r5, r1, #29
 80011e8:	d532      	bpl.n	8001250 <HAL_ADC_IRQHandler+0xd6>
 80011ea:	0610      	lsls	r0, r2, #24
 80011ec:	d530      	bpl.n	8001250 <HAL_ADC_IRQHandler+0xd6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80011f0:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80011f2:	bf5e      	ittt	pl
 80011f4:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 80011f6:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80011fa:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80011fc:	689a      	ldr	r2, [r3, #8]
 80011fe:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001202:	d11e      	bne.n	8001242 <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001204:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001206:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800120a:	d002      	beq.n	8001212 <HAL_ADC_IRQHandler+0x98>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800120c:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800120e:	0552      	lsls	r2, r2, #21
 8001210:	d417      	bmi.n	8001242 <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001212:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001214:	0555      	lsls	r5, r2, #21
 8001216:	d414      	bmi.n	8001242 <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001218:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800121a:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800121e:	d110      	bne.n	8001242 <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001220:	7e22      	ldrb	r2, [r4, #24]
 8001222:	b972      	cbnz	r2, 8001242 <HAL_ADC_IRQHandler+0xc8>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800122a:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800122c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800122e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001232:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001234:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001236:	05d8      	lsls	r0, r3, #23
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001238:	bf5e      	ittt	pl
 800123a:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 800123c:	f043 0301 	orrpl.w	r3, r3, #1
 8001240:	6423      	strpl	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001242:	4620      	mov	r0, r4
 8001244:	f000 f8c4 	bl	80013d0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001248:	6823      	ldr	r3, [r4, #0]
 800124a:	f06f 020c 	mvn.w	r2, #12
 800124e:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001250:	6823      	ldr	r3, [r4, #0]
 8001252:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001254:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001256:	07c9      	lsls	r1, r1, #31
 8001258:	d50f      	bpl.n	800127a <HAL_ADC_IRQHandler+0x100>
 800125a:	0655      	lsls	r5, r2, #25
 800125c:	d50d      	bpl.n	800127a <HAL_ADC_IRQHandler+0x100>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	07d8      	lsls	r0, r3, #31
 8001262:	d50a      	bpl.n	800127a <HAL_ADC_IRQHandler+0x100>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001264:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001266:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800126a:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800126c:	4620      	mov	r0, r4
 800126e:	f7ff ff82 	bl	8001176 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001272:	6823      	ldr	r3, [r4, #0]
 8001274:	f06f 0201 	mvn.w	r2, #1
 8001278:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800127e:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001280:	0689      	lsls	r1, r1, #26
 8001282:	d50d      	bpl.n	80012a0 <HAL_ADC_IRQHandler+0x126>
 8001284:	0152      	lsls	r2, r2, #5
 8001286:	d50b      	bpl.n	80012a0 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001288:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800128a:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800128e:	f042 0202 	orr.w	r2, r2, #2
 8001292:	6462      	str	r2, [r4, #68]	; 0x44
      HAL_ADC_ErrorCallback(hadc);
 8001294:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001296:	601d      	str	r5, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8001298:	f7ff ff6e 	bl	8001178 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800129c:	6823      	ldr	r3, [r4, #0]
 800129e:	601d      	str	r5, [r3, #0]
 80012a0:	bd38      	pop	{r3, r4, r5, pc}
	...

080012a4 <HAL_ADC_ConfigChannel>:
{
 80012a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80012aa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	f000 8083 	beq.w	80013ba <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012b4:	680d      	ldr	r5, [r1, #0]
 80012b6:	6804      	ldr	r4, [r0, #0]
 80012b8:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 80012ba:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012bc:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 80012be:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80012c2:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012c4:	d92a      	bls.n	800131c <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80012c6:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80012ca:	68e7      	ldr	r7, [r4, #12]
 80012cc:	3b1e      	subs	r3, #30
 80012ce:	f04f 0e07 	mov.w	lr, #7
 80012d2:	fa0e fe03 	lsl.w	lr, lr, r3
 80012d6:	ea27 070e 	bic.w	r7, r7, lr
 80012da:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80012dc:	68e7      	ldr	r7, [r4, #12]
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	433b      	orrs	r3, r7
 80012e4:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 80012e6:	684a      	ldr	r2, [r1, #4]
 80012e8:	2a06      	cmp	r2, #6
 80012ea:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80012ee:	d825      	bhi.n	800133c <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012f0:	4413      	add	r3, r2
 80012f2:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80012f4:	1f59      	subs	r1, r3, #5
 80012f6:	231f      	movs	r3, #31
 80012f8:	408b      	lsls	r3, r1
 80012fa:	ea27 0303 	bic.w	r3, r7, r3
 80012fe:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001300:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001302:	fa06 f101 	lsl.w	r1, r6, r1
 8001306:	4311      	orrs	r1, r2
 8001308:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800130a:	4b2d      	ldr	r3, [pc, #180]	; (80013c0 <HAL_ADC_ConfigChannel+0x11c>)
 800130c:	429c      	cmp	r4, r3
 800130e:	d034      	beq.n	800137a <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8001310:	2300      	movs	r3, #0
 8001312:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001316:	4618      	mov	r0, r3
}
 8001318:	b003      	add	sp, #12
 800131a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800131c:	6927      	ldr	r7, [r4, #16]
 800131e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001322:	f04f 0e07 	mov.w	lr, #7
 8001326:	fa0e fe03 	lsl.w	lr, lr, r3
 800132a:	ea27 070e 	bic.w	r7, r7, lr
 800132e:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001330:	6927      	ldr	r7, [r4, #16]
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	433b      	orrs	r3, r7
 8001338:	6123      	str	r3, [r4, #16]
 800133a:	e7d4      	b.n	80012e6 <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 800133c:	2a0c      	cmp	r2, #12
 800133e:	d80e      	bhi.n	800135e <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001340:	4413      	add	r3, r2
 8001342:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001344:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8001348:	231f      	movs	r3, #31
 800134a:	4093      	lsls	r3, r2
 800134c:	ea21 0303 	bic.w	r3, r1, r3
 8001350:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001352:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001354:	fa06 f202 	lsl.w	r2, r6, r2
 8001358:	431a      	orrs	r2, r3
 800135a:	6322      	str	r2, [r4, #48]	; 0x30
 800135c:	e7d5      	b.n	800130a <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800135e:	4413      	add	r3, r2
 8001360:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001362:	3b41      	subs	r3, #65	; 0x41
 8001364:	221f      	movs	r2, #31
 8001366:	409a      	lsls	r2, r3
 8001368:	ea21 0202 	bic.w	r2, r1, r2
 800136c:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800136e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001370:	fa06 f103 	lsl.w	r1, r6, r3
 8001374:	4311      	orrs	r1, r2
 8001376:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001378:	e7c7      	b.n	800130a <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800137a:	2d12      	cmp	r5, #18
 800137c:	d104      	bne.n	8001388 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800137e:	4a11      	ldr	r2, [pc, #68]	; (80013c4 <HAL_ADC_ConfigChannel+0x120>)
 8001380:	6853      	ldr	r3, [r2, #4]
 8001382:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001386:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001388:	f1a5 0310 	sub.w	r3, r5, #16
 800138c:	2b01      	cmp	r3, #1
 800138e:	d8bf      	bhi.n	8001310 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001390:	4a0c      	ldr	r2, [pc, #48]	; (80013c4 <HAL_ADC_ConfigChannel+0x120>)
 8001392:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001394:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001396:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800139a:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800139c:	d1b8      	bne.n	8001310 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800139e:	4b0a      	ldr	r3, [pc, #40]	; (80013c8 <HAL_ADC_ConfigChannel+0x124>)
 80013a0:	4a0a      	ldr	r2, [pc, #40]	; (80013cc <HAL_ADC_ConfigChannel+0x128>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	fbb3 f2f2 	udiv	r2, r3, r2
 80013a8:	230a      	movs	r3, #10
 80013aa:	4353      	muls	r3, r2
        counter--;
 80013ac:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80013ae:	9b01      	ldr	r3, [sp, #4]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0ad      	beq.n	8001310 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 80013b4:	9b01      	ldr	r3, [sp, #4]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	e7f8      	b.n	80013ac <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 80013ba:	2002      	movs	r0, #2
 80013bc:	e7ac      	b.n	8001318 <HAL_ADC_ConfigChannel+0x74>
 80013be:	bf00      	nop
 80013c0:	40012000 	.word	0x40012000
 80013c4:	40012300 	.word	0x40012300
 80013c8:	20000008 	.word	0x20000008
 80013cc:	000f4240 	.word	0x000f4240

080013d0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013d0:	4770      	bx	lr
	...

080013d4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d4:	4a07      	ldr	r2, [pc, #28]	; (80013f4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80013d6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013dc:	041b      	lsls	r3, r3, #16
 80013de:	0c1b      	lsrs	r3, r3, #16
 80013e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013e4:	0200      	lsls	r0, r0, #8
 80013e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ea:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80013ee:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80013f0:	60d3      	str	r3, [r2, #12]
 80013f2:	4770      	bx	lr
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f8:	4b17      	ldr	r3, [pc, #92]	; (8001458 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013fa:	b530      	push	{r4, r5, lr}
 80013fc:	68dc      	ldr	r4, [r3, #12]
 80013fe:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001402:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001406:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001408:	2b04      	cmp	r3, #4
 800140a:	bf28      	it	cs
 800140c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800140e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001410:	f04f 0501 	mov.w	r5, #1
 8001414:	fa05 f303 	lsl.w	r3, r5, r3
 8001418:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800141c:	bf8c      	ite	hi
 800141e:	3c03      	subhi	r4, #3
 8001420:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001422:	4019      	ands	r1, r3
 8001424:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001426:	fa05 f404 	lsl.w	r4, r5, r4
 800142a:	3c01      	subs	r4, #1
 800142c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800142e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001430:	ea42 0201 	orr.w	r2, r2, r1
 8001434:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001438:	bfad      	iteet	ge
 800143a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143e:	f000 000f 	andlt.w	r0, r0, #15
 8001442:	4b06      	ldrlt	r3, [pc, #24]	; (800145c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001444:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001448:	bfb5      	itete	lt
 800144a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001450:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001454:	bd30      	pop	{r4, r5, pc}
 8001456:	bf00      	nop
 8001458:	e000ed00 	.word	0xe000ed00
 800145c:	e000ed14 	.word	0xe000ed14

08001460 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001460:	2800      	cmp	r0, #0
 8001462:	db08      	blt.n	8001476 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001464:	0942      	lsrs	r2, r0, #5
 8001466:	2301      	movs	r3, #1
 8001468:	f000 001f 	and.w	r0, r0, #31
 800146c:	fa03 f000 	lsl.w	r0, r3, r0
 8001470:	4b01      	ldr	r3, [pc, #4]	; (8001478 <HAL_NVIC_EnableIRQ+0x18>)
 8001472:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001476:	4770      	bx	lr
 8001478:	e000e100 	.word	0xe000e100

0800147c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800147c:	3801      	subs	r0, #1
 800147e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001482:	d20a      	bcs.n	800149a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001484:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001486:	4a07      	ldr	r2, [pc, #28]	; (80014a4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001488:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	21f0      	movs	r1, #240	; 0xf0
 800148c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001490:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001492:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001494:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800149a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	e000e010 	.word	0xe000e010
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014a8:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d003      	beq.n	80014b8 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014b0:	2380      	movs	r3, #128	; 0x80
 80014b2:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80014b4:	2001      	movs	r0, #1
 80014b6:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014b8:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80014ba:	2305      	movs	r3, #5
 80014bc:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80014c0:	6813      	ldr	r3, [r2, #0]
 80014c2:	f023 0301 	bic.w	r3, r3, #1
 80014c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80014c8:	2000      	movs	r0, #0
}
 80014ca:	4770      	bx	lr

080014cc <HAL_DMA_GetState>:
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  return hdma->State;
 80014cc:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 80014d0:	4770      	bx	lr
	...

080014d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014d8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014da:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800168c <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014e0:	4a68      	ldr	r2, [pc, #416]	; (8001684 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014e2:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001690 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014e6:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014e8:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80014ea:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ee:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80014f0:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014f4:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80014f8:	45b6      	cmp	lr, r6
 80014fa:	f040 80ae 	bne.w	800165a <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014fe:	684c      	ldr	r4, [r1, #4]
 8001500:	f024 0710 	bic.w	r7, r4, #16
 8001504:	2f02      	cmp	r7, #2
 8001506:	d116      	bne.n	8001536 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001508:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 800150c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001510:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001514:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001518:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800151c:	f04f 0c0f 	mov.w	ip, #15
 8001520:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001524:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001528:	690d      	ldr	r5, [r1, #16]
 800152a:	fa05 f50b 	lsl.w	r5, r5, fp
 800152e:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001532:	f8ca 5020 	str.w	r5, [sl, #32]
 8001536:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800153a:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800153c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001540:	fa05 f50a 	lsl.w	r5, r5, sl
 8001544:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001546:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800154a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800154e:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001552:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001554:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001558:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800155a:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800155e:	d811      	bhi.n	8001584 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001560:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001562:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001566:	68cf      	ldr	r7, [r1, #12]
 8001568:	fa07 fc0a 	lsl.w	ip, r7, sl
 800156c:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001570:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001572:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001574:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001578:	f3c4 1700 	ubfx	r7, r4, #4, #1
 800157c:	409f      	lsls	r7, r3
 800157e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001582:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001584:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001586:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001588:	688f      	ldr	r7, [r1, #8]
 800158a:	fa07 f70a 	lsl.w	r7, r7, sl
 800158e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001590:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001592:	00e5      	lsls	r5, r4, #3
 8001594:	d561      	bpl.n	800165a <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001596:	f04f 0b00 	mov.w	fp, #0
 800159a:	f8cd b00c 	str.w	fp, [sp, #12]
 800159e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015a2:	4d39      	ldr	r5, [pc, #228]	; (8001688 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a4:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80015a8:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80015ac:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80015b0:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80015b4:	9703      	str	r7, [sp, #12]
 80015b6:	9f03      	ldr	r7, [sp, #12]
 80015b8:	f023 0703 	bic.w	r7, r3, #3
 80015bc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80015c0:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015c4:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80015c8:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015cc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80015d0:	f04f 0e0f 	mov.w	lr, #15
 80015d4:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015d8:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015da:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015de:	d043      	beq.n	8001668 <HAL_GPIO_Init+0x194>
 80015e0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015e4:	42a8      	cmp	r0, r5
 80015e6:	d041      	beq.n	800166c <HAL_GPIO_Init+0x198>
 80015e8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015ec:	42a8      	cmp	r0, r5
 80015ee:	d03f      	beq.n	8001670 <HAL_GPIO_Init+0x19c>
 80015f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015f4:	42a8      	cmp	r0, r5
 80015f6:	d03d      	beq.n	8001674 <HAL_GPIO_Init+0x1a0>
 80015f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015fc:	42a8      	cmp	r0, r5
 80015fe:	d03b      	beq.n	8001678 <HAL_GPIO_Init+0x1a4>
 8001600:	4548      	cmp	r0, r9
 8001602:	d03b      	beq.n	800167c <HAL_GPIO_Init+0x1a8>
 8001604:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001608:	42a8      	cmp	r0, r5
 800160a:	d039      	beq.n	8001680 <HAL_GPIO_Init+0x1ac>
 800160c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001610:	42a8      	cmp	r0, r5
 8001612:	bf14      	ite	ne
 8001614:	2508      	movne	r5, #8
 8001616:	2507      	moveq	r5, #7
 8001618:	fa05 f50c 	lsl.w	r5, r5, ip
 800161c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001620:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001622:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001624:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001626:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800162a:	bf0c      	ite	eq
 800162c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800162e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001630:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001632:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001634:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001638:	bf0c      	ite	eq
 800163a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800163c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800163e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001640:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001642:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001646:	bf0c      	ite	eq
 8001648:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800164a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800164c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800164e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001650:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001652:	bf54      	ite	pl
 8001654:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001656:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001658:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800165a:	3301      	adds	r3, #1
 800165c:	2b10      	cmp	r3, #16
 800165e:	f47f af44 	bne.w	80014ea <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001662:	b005      	add	sp, #20
 8001664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001668:	465d      	mov	r5, fp
 800166a:	e7d5      	b.n	8001618 <HAL_GPIO_Init+0x144>
 800166c:	2501      	movs	r5, #1
 800166e:	e7d3      	b.n	8001618 <HAL_GPIO_Init+0x144>
 8001670:	2502      	movs	r5, #2
 8001672:	e7d1      	b.n	8001618 <HAL_GPIO_Init+0x144>
 8001674:	2503      	movs	r5, #3
 8001676:	e7cf      	b.n	8001618 <HAL_GPIO_Init+0x144>
 8001678:	2504      	movs	r5, #4
 800167a:	e7cd      	b.n	8001618 <HAL_GPIO_Init+0x144>
 800167c:	2505      	movs	r5, #5
 800167e:	e7cb      	b.n	8001618 <HAL_GPIO_Init+0x144>
 8001680:	2506      	movs	r5, #6
 8001682:	e7c9      	b.n	8001618 <HAL_GPIO_Init+0x144>
 8001684:	40013c00 	.word	0x40013c00
 8001688:	40020000 	.word	0x40020000
 800168c:	40023800 	.word	0x40023800
 8001690:	40021400 	.word	0x40021400

08001694 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001694:	b10a      	cbz	r2, 800169a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001696:	6181      	str	r1, [r0, #24]
 8001698:	4770      	bx	lr
 800169a:	0409      	lsls	r1, r1, #16
 800169c:	e7fb      	b.n	8001696 <HAL_GPIO_WritePin+0x2>

0800169e <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800169e:	4770      	bx	lr

080016a0 <HAL_GPIO_EXTI_IRQHandler>:
{
 80016a0:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80016a2:	4b04      	ldr	r3, [pc, #16]	; (80016b4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80016a4:	6959      	ldr	r1, [r3, #20]
 80016a6:	4201      	tst	r1, r0
 80016a8:	d002      	beq.n	80016b0 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016aa:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016ac:	f7ff fff7 	bl	800169e <HAL_GPIO_EXTI_Callback>
 80016b0:	bd08      	pop	{r3, pc}
 80016b2:	bf00      	nop
 80016b4:	40013c00 	.word	0x40013c00

080016b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016b8:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016ba:	4604      	mov	r4, r0
 80016bc:	b908      	cbnz	r0, 80016c2 <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 80016be:	2001      	movs	r0, #1
 80016c0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016c2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80016c6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016ca:	b91b      	cbnz	r3, 80016d4 <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016cc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016d0:	f002 f914 	bl	80038fc <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016d4:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80016d6:	2324      	movs	r3, #36	; 0x24
 80016d8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80016dc:	6813      	ldr	r3, [r2, #0]
 80016de:	f023 0301 	bic.w	r3, r3, #1
 80016e2:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80016e4:	f001 f87e 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80016e8:	6865      	ldr	r5, [r4, #4]
 80016ea:	4b41      	ldr	r3, [pc, #260]	; (80017f0 <HAL_I2C_Init+0x138>)
 80016ec:	429d      	cmp	r5, r3
 80016ee:	d84d      	bhi.n	800178c <HAL_I2C_Init+0xd4>
 80016f0:	4b40      	ldr	r3, [pc, #256]	; (80017f4 <HAL_I2C_Init+0x13c>)
 80016f2:	4298      	cmp	r0, r3
 80016f4:	d9e3      	bls.n	80016be <HAL_I2C_Init+0x6>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016f6:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80016f8:	493f      	ldr	r1, [pc, #252]	; (80017f8 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016fa:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80016fc:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001700:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001704:	430b      	orrs	r3, r1
 8001706:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001708:	6a13      	ldr	r3, [r2, #32]
 800170a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800170e:	3101      	adds	r1, #1
 8001710:	4319      	orrs	r1, r3
 8001712:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001714:	69d1      	ldr	r1, [r2, #28]
 8001716:	4b36      	ldr	r3, [pc, #216]	; (80017f0 <HAL_I2C_Init+0x138>)
 8001718:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 800171c:	429d      	cmp	r5, r3
 800171e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001722:	f100 30ff 	add.w	r0, r0, #4294967295
 8001726:	d848      	bhi.n	80017ba <HAL_I2C_Init+0x102>
 8001728:	006d      	lsls	r5, r5, #1
 800172a:	fbb0 f0f5 	udiv	r0, r0, r5
 800172e:	3001      	adds	r0, #1
 8001730:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001734:	2b04      	cmp	r3, #4
 8001736:	bf38      	it	cc
 8001738:	2304      	movcc	r3, #4
 800173a:	430b      	orrs	r3, r1
 800173c:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800173e:	6811      	ldr	r1, [r2, #0]
 8001740:	6a20      	ldr	r0, [r4, #32]
 8001742:	69e3      	ldr	r3, [r4, #28]
 8001744:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001748:	4303      	orrs	r3, r0
 800174a:	430b      	orrs	r3, r1
 800174c:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800174e:	6891      	ldr	r1, [r2, #8]
 8001750:	68e0      	ldr	r0, [r4, #12]
 8001752:	6923      	ldr	r3, [r4, #16]
 8001754:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8001758:	4303      	orrs	r3, r0
 800175a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800175e:	430b      	orrs	r3, r1
 8001760:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001762:	68d1      	ldr	r1, [r2, #12]
 8001764:	69a0      	ldr	r0, [r4, #24]
 8001766:	6963      	ldr	r3, [r4, #20]
 8001768:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800176c:	4303      	orrs	r3, r0
 800176e:	430b      	orrs	r3, r1
 8001770:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001772:	6813      	ldr	r3, [r2, #0]
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800177a:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800177c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800177e:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001780:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001784:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001786:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 800178a:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800178c:	4b1b      	ldr	r3, [pc, #108]	; (80017fc <HAL_I2C_Init+0x144>)
 800178e:	4298      	cmp	r0, r3
 8001790:	d995      	bls.n	80016be <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001792:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001794:	4e18      	ldr	r6, [pc, #96]	; (80017f8 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001796:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8001798:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800179c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80017a0:	4333      	orrs	r3, r6
 80017a2:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017a4:	6a13      	ldr	r3, [r2, #32]
 80017a6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80017aa:	4371      	muls	r1, r6
 80017ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80017b0:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80017b4:	fbb1 f1f6 	udiv	r1, r1, r6
 80017b8:	e7a9      	b.n	800170e <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80017ba:	68a3      	ldr	r3, [r4, #8]
 80017bc:	b953      	cbnz	r3, 80017d4 <HAL_I2C_Init+0x11c>
 80017be:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80017c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80017c6:	1c43      	adds	r3, r0, #1
 80017c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017cc:	b16b      	cbz	r3, 80017ea <HAL_I2C_Init+0x132>
 80017ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017d2:	e7b2      	b.n	800173a <HAL_I2C_Init+0x82>
 80017d4:	2319      	movs	r3, #25
 80017d6:	436b      	muls	r3, r5
 80017d8:	fbb0 f0f3 	udiv	r0, r0, r3
 80017dc:	1c43      	adds	r3, r0, #1
 80017de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017e2:	b113      	cbz	r3, 80017ea <HAL_I2C_Init+0x132>
 80017e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017e8:	e7a7      	b.n	800173a <HAL_I2C_Init+0x82>
 80017ea:	2301      	movs	r3, #1
 80017ec:	e7a5      	b.n	800173a <HAL_I2C_Init+0x82>
 80017ee:	bf00      	nop
 80017f0:	000186a0 	.word	0x000186a0
 80017f4:	001e847f 	.word	0x001e847f
 80017f8:	000f4240 	.word	0x000f4240
 80017fc:	003d08ff 	.word	0x003d08ff

08001800 <HAL_I2C_MasterTxCpltCallback>:
 8001800:	4770      	bx	lr

08001802 <HAL_I2C_MasterRxCpltCallback>:
 8001802:	4770      	bx	lr

08001804 <HAL_I2C_SlaveTxCpltCallback>:
 8001804:	4770      	bx	lr

08001806 <HAL_I2C_SlaveRxCpltCallback>:
 8001806:	4770      	bx	lr

08001808 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001808:	4770      	bx	lr

0800180a <HAL_I2C_ListenCpltCallback>:
 800180a:	4770      	bx	lr

0800180c <HAL_I2C_MemTxCpltCallback>:
 800180c:	4770      	bx	lr

0800180e <HAL_I2C_MemRxCpltCallback>:
 800180e:	4770      	bx	lr

08001810 <HAL_I2C_ErrorCallback>:
 8001810:	4770      	bx	lr

08001812 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001812:	4770      	bx	lr

08001814 <I2C_DMAAbort>:
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001814:	6b80      	ldr	r0, [r0, #56]	; 0x38
  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
  hi2c->hdmarx->XferCpltCallback = NULL;

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001816:	6802      	ldr	r2, [r0, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001818:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
{
 800181c:	b570      	push	{r4, r5, r6, lr}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800181e:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferCpltCallback = NULL;
 8001820:	6b46      	ldr	r6, [r0, #52]	; 0x34
  hi2c->hdmarx->XferCpltCallback = NULL;
 8001822:	6b85      	ldr	r5, [r0, #56]	; 0x38
  hi2c->hdmatx->XferCpltCallback = NULL;
 8001824:	2300      	movs	r3, #0
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001826:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
  hi2c->hdmatx->XferCpltCallback = NULL;
 800182a:	63f3      	str	r3, [r6, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 800182c:	63eb      	str	r3, [r5, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800182e:	6014      	str	r4, [r2, #0]

  hi2c->XferCount = 0U;
 8001830:	8543      	strh	r3, [r0, #42]	; 0x2a
  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
  hi2c->hdmarx->XferAbortCallback = NULL;

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8001832:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001834:	6533      	str	r3, [r6, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8001836:	f024 0401 	bic.w	r4, r4, #1
  hi2c->hdmarx->XferAbortCallback = NULL;
 800183a:	652b      	str	r3, [r5, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 800183c:	6014      	str	r4, [r2, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800183e:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8001842:	2c60      	cmp	r4, #96	; 0x60
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001844:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001846:	d108      	bne.n	800185a <I2C_DMAAbort+0x46>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8001848:	2220      	movs	r2, #32
 800184a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800184e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8001852:	6403      	str	r3, [r0, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8001854:	f7ff ffdd 	bl	8001812 <HAL_I2C_AbortCpltCallback>
 8001858:	bd70      	pop	{r4, r5, r6, pc}
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800185a:	f001 0128 	and.w	r1, r1, #40	; 0x28
 800185e:	2928      	cmp	r1, #40	; 0x28
 8001860:	d10d      	bne.n	800187e <I2C_DMAAbort+0x6a>
    {
      /* Renable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001862:	6814      	ldr	r4, [r2, #0]
 8001864:	f044 0401 	orr.w	r4, r4, #1
 8001868:	6014      	str	r4, [r2, #0]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800186a:	6814      	ldr	r4, [r2, #0]
 800186c:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8001870:	6014      	str	r4, [r2, #0]

      /* keep HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_NONE;
 8001872:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001874:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8001878:	f7ff ffca 	bl	8001810 <HAL_I2C_ErrorCallback>
 800187c:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->State = HAL_I2C_STATE_READY;
 800187e:	2220      	movs	r2, #32
 8001880:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001884:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8001888:	e7f6      	b.n	8001878 <I2C_DMAAbort+0x64>
	...

0800188c <I2C_ITError>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800188c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8001890:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001894:	2b10      	cmp	r3, #16
{
 8001896:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001898:	b2d2      	uxtb	r2, r2
{
 800189a:	4604      	mov	r4, r0
 800189c:	6803      	ldr	r3, [r0, #0]
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800189e:	d105      	bne.n	80018ac <I2C_ITError+0x20>
 80018a0:	2a22      	cmp	r2, #34	; 0x22
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80018a2:	bf02      	ittt	eq
 80018a4:	6819      	ldreq	r1, [r3, #0]
 80018a6:	f421 6100 	biceq.w	r1, r1, #2048	; 0x800
 80018aa:	6019      	streq	r1, [r3, #0]
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80018ac:	f002 0128 	and.w	r1, r2, #40	; 0x28
 80018b0:	2928      	cmp	r1, #40	; 0x28
 80018b2:	d13a      	bne.n	800192a <I2C_ITError+0x9e>
    hi2c->PreviousState = I2C_STATE_NONE;
 80018b4:	2200      	movs	r2, #0
 80018b6:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80018b8:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80018c2:	d059      	beq.n	8001978 <I2C_ITError+0xec>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80018c4:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80018c6:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80018c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018cc:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80018ce:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	4b3c      	ldr	r3, [pc, #240]	; (80019c8 <I2C_ITError+0x13c>)
 80018d6:	d035      	beq.n	8001944 <I2C_ITError+0xb8>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80018d8:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80018da:	f7ff fde5 	bl	80014a8 <HAL_DMA_Abort_IT>
 80018de:	b150      	cbz	r0, 80018f6 <I2C_ITError+0x6a>
        __HAL_I2C_DISABLE(hi2c);
 80018e0:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80018e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 80018e4:	6813      	ldr	r3, [r2, #0]
 80018e6:	f023 0301 	bic.w	r3, r3, #1
 80018ea:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80018ec:	2320      	movs	r3, #32
 80018ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80018f2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80018f4:	4798      	blx	r3
  CurrentState = hi2c->State;
 80018f6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80018fa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80018fc:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 80018fe:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8001900:	d512      	bpl.n	8001928 <I2C_ITError+0x9c>
 8001902:	2b28      	cmp	r3, #40	; 0x28
 8001904:	d110      	bne.n	8001928 <I2C_ITError+0x9c>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001906:	6822      	ldr	r2, [r4, #0]
 8001908:	6853      	ldr	r3, [r2, #4]
 800190a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800190e:	6053      	str	r3, [r2, #4]
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001910:	4b2e      	ldr	r3, [pc, #184]	; (80019cc <I2C_ITError+0x140>)
 8001912:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8001914:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001916:	2300      	movs	r3, #0
 8001918:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 800191a:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 800191c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001920:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8001924:	f7ff ff71 	bl	800180a <HAL_I2C_ListenCpltCallback>
 8001928:	bd10      	pop	{r4, pc}
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800192a:	6859      	ldr	r1, [r3, #4]
 800192c:	0509      	lsls	r1, r1, #20
 800192e:	d404      	bmi.n	800193a <I2C_ITError+0xae>
 8001930:	2a60      	cmp	r2, #96	; 0x60
      hi2c->State = HAL_I2C_STATE_READY;
 8001932:	bf1c      	itt	ne
 8001934:	2220      	movne	r2, #32
 8001936:	f884 203d 	strbne.w	r2, [r4, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 800193a:	2200      	movs	r2, #0
 800193c:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800193e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8001942:	e7bb      	b.n	80018bc <I2C_ITError+0x30>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001944:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001946:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001948:	f7ff fdae 	bl	80014a8 <HAL_DMA_Abort_IT>
 800194c:	2800      	cmp	r0, #0
 800194e:	d0d2      	beq.n	80018f6 <I2C_ITError+0x6a>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001950:	6823      	ldr	r3, [r4, #0]
 8001952:	695a      	ldr	r2, [r3, #20]
 8001954:	0652      	lsls	r2, r2, #25
 8001956:	d505      	bpl.n	8001964 <I2C_ITError+0xd8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001958:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800195a:	691b      	ldr	r3, [r3, #16]
 800195c:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 800195e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001960:	3301      	adds	r3, #1
 8001962:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8001964:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001966:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8001968:	6813      	ldr	r3, [r2, #0]
 800196a:	f023 0301 	bic.w	r3, r3, #1
 800196e:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8001970:	2320      	movs	r3, #32
 8001972:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8001976:	e7bc      	b.n	80018f2 <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001978:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800197c:	2960      	cmp	r1, #96	; 0x60
 800197e:	d115      	bne.n	80019ac <I2C_ITError+0x120>
    hi2c->State = HAL_I2C_STATE_READY;
 8001980:	2120      	movs	r1, #32
 8001982:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001986:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001988:	695a      	ldr	r2, [r3, #20]
 800198a:	0650      	lsls	r0, r2, #25
 800198c:	d505      	bpl.n	800199a <I2C_ITError+0x10e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800198e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001994:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001996:	3301      	adds	r3, #1
 8001998:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 800199a:	6822      	ldr	r2, [r4, #0]
 800199c:	6813      	ldr	r3, [r2, #0]
 800199e:	f023 0301 	bic.w	r3, r3, #1
 80019a2:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80019a4:	4620      	mov	r0, r4
 80019a6:	f7ff ff34 	bl	8001812 <HAL_I2C_AbortCpltCallback>
 80019aa:	e7a4      	b.n	80018f6 <I2C_ITError+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80019ac:	695a      	ldr	r2, [r3, #20]
 80019ae:	0651      	lsls	r1, r2, #25
 80019b0:	d505      	bpl.n	80019be <I2C_ITError+0x132>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80019b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019ba:	3301      	adds	r3, #1
 80019bc:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 80019be:	4620      	mov	r0, r4
 80019c0:	f7ff ff26 	bl	8001810 <HAL_I2C_ErrorCallback>
 80019c4:	e797      	b.n	80018f6 <I2C_ITError+0x6a>
 80019c6:	bf00      	nop
 80019c8:	08001815 	.word	0x08001815
 80019cc:	ffff0000 	.word	0xffff0000

080019d0 <HAL_I2C_EV_IRQHandler>:
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80019d0:	6803      	ldr	r3, [r0, #0]
{
 80019d2:	b530      	push	{r4, r5, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80019d4:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80019d6:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80019d8:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
{
 80019dc:	4604      	mov	r4, r0
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80019de:	b2c9      	uxtb	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80019e0:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80019e4:	2910      	cmp	r1, #16
{
 80019e6:	b08d      	sub	sp, #52	; 0x34
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80019e8:	b2c0      	uxtb	r0, r0
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80019ea:	d002      	beq.n	80019f2 <HAL_I2C_EV_IRQHandler+0x22>
 80019ec:	2940      	cmp	r1, #64	; 0x40
 80019ee:	f040 82b6 	bne.w	8001f5e <HAL_I2C_EV_IRQHandler+0x58e>
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80019f2:	6998      	ldr	r0, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80019f4:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80019f6:	f011 0f01 	tst.w	r1, #1
 80019fa:	d107      	bne.n	8001a0c <HAL_I2C_EV_IRQHandler+0x3c>
 80019fc:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 8001a00:	d002      	beq.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
 8001a02:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 8001a06:	d152      	bne.n	8001aae <HAL_I2C_EV_IRQHandler+0xde>
}
 8001a08:	b00d      	add	sp, #52	; 0x34
 8001a0a:	bd30      	pop	{r4, r5, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001a0c:	0595      	lsls	r5, r2, #22
 8001a0e:	d54e      	bpl.n	8001aae <HAL_I2C_EV_IRQHandler+0xde>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8001a10:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a12:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8001a16:	d10c      	bne.n	8001a32 <HAL_I2C_EV_IRQHandler+0x62>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8001a18:	2201      	movs	r2, #1
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8001a1a:	62e2      	str	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001a1c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001a20:	2a40      	cmp	r2, #64	; 0x40
 8001a22:	d111      	bne.n	8001a48 <HAL_I2C_EV_IRQHandler+0x78>
    if (hi2c->EventCount == 0U)
 8001a24:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001a26:	b952      	cbnz	r2, 8001a3e <HAL_I2C_EV_IRQHandler+0x6e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001a28:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001a2a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001a2e:	611a      	str	r2, [r3, #16]
 8001a30:	e7ea      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8001a32:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a34:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 8001a38:	d1f0      	bne.n	8001a1c <HAL_I2C_EV_IRQHandler+0x4c>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8001a3a:	2208      	movs	r2, #8
 8001a3c:	e7ed      	b.n	8001a1a <HAL_I2C_EV_IRQHandler+0x4a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001a3e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001a40:	f042 0201 	orr.w	r2, r2, #1
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	e7f2      	b.n	8001a2e <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a48:	6922      	ldr	r2, [r4, #16]
 8001a4a:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8001a4e:	d11b      	bne.n	8001a88 <HAL_I2C_EV_IRQHandler+0xb8>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001a50:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001a54:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001a56:	6c62      	ldr	r2, [r4, #68]	; 0x44
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001a58:	d112      	bne.n	8001a80 <HAL_I2C_EV_IRQHandler+0xb0>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001a5a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001a5e:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8001a60:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001a62:	b912      	cbnz	r2, 8001a6a <HAL_I2C_EV_IRQHandler+0x9a>
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8001a64:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001a66:	2900      	cmp	r1, #0
 8001a68:	d0ce      	beq.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8001a6a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a6c:	b91a      	cbnz	r2, 8001a76 <HAL_I2C_EV_IRQHandler+0xa6>
 8001a6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001a70:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a72:	2a00      	cmp	r2, #0
 8001a74:	d0c8      	beq.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001a76:	685a      	ldr	r2, [r3, #4]
 8001a78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	e7c3      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001a80:	f042 0201 	orr.w	r2, r2, #1
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	e7ea      	b.n	8001a5e <HAL_I2C_EV_IRQHandler+0x8e>
      if (hi2c->EventCount == 0U)
 8001a88:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001a8a:	b932      	cbnz	r2, 8001a9a <HAL_I2C_EV_IRQHandler+0xca>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8001a8c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001a8e:	11d2      	asrs	r2, r2, #7
 8001a90:	f002 0206 	and.w	r2, r2, #6
 8001a94:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8001a98:	e7c9      	b.n	8001a2e <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 8001a9a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001a9c:	2a01      	cmp	r2, #1
 8001a9e:	d1b3      	bne.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8001aa0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001aa2:	11d2      	asrs	r2, r2, #7
 8001aa4:	f002 0206 	and.w	r2, r2, #6
 8001aa8:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8001aac:	e7bf      	b.n	8001a2e <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001aae:	070d      	lsls	r5, r1, #28
 8001ab0:	d503      	bpl.n	8001aba <HAL_I2C_EV_IRQHandler+0xea>
 8001ab2:	0595      	lsls	r5, r2, #22
 8001ab4:	d501      	bpl.n	8001aba <HAL_I2C_EV_IRQHandler+0xea>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8001ab6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001ab8:	e7e4      	b.n	8001a84 <HAL_I2C_EV_IRQHandler+0xb4>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001aba:	078d      	lsls	r5, r1, #30
 8001abc:	f140 80e1 	bpl.w	8001c82 <HAL_I2C_EV_IRQHandler+0x2b2>
 8001ac0:	0595      	lsls	r5, r2, #22
 8001ac2:	f140 80de 	bpl.w	8001c82 <HAL_I2C_EV_IRQHandler+0x2b2>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8001ac6:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8001aca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8001acc:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001ace:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8001ad2:	2822      	cmp	r0, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8001ad4:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001ad6:	f040 80cc 	bne.w	8001c72 <HAL_I2C_EV_IRQHandler+0x2a2>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8001ada:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001adc:	b940      	cbnz	r0, 8001af0 <HAL_I2C_EV_IRQHandler+0x120>
 8001ade:	2940      	cmp	r1, #64	; 0x40
 8001ae0:	d106      	bne.n	8001af0 <HAL_I2C_EV_IRQHandler+0x120>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ae2:	9001      	str	r0, [sp, #4]
 8001ae4:	695a      	ldr	r2, [r3, #20]
 8001ae6:	9201      	str	r2, [sp, #4]
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	9b01      	ldr	r3, [sp, #4]
 8001aee:	e78b      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8001af0:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001af2:	b981      	cbnz	r1, 8001b16 <HAL_I2C_EV_IRQHandler+0x146>
 8001af4:	6920      	ldr	r0, [r4, #16]
 8001af6:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8001afa:	d10c      	bne.n	8001b16 <HAL_I2C_EV_IRQHandler+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001afc:	9102      	str	r1, [sp, #8]
 8001afe:	695a      	ldr	r2, [r3, #20]
 8001b00:	9202      	str	r2, [sp, #8]
 8001b02:	699a      	ldr	r2, [r3, #24]
 8001b04:	9202      	str	r2, [sp, #8]
 8001b06:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b0e:	601a      	str	r2, [r3, #0]
            hi2c->EventCount++;
 8001b10:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001b12:	3301      	adds	r3, #1
 8001b14:	e028      	b.n	8001b68 <HAL_I2C_EV_IRQHandler+0x198>
      if (hi2c->XferCount == 0U)
 8001b16:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001b18:	b289      	uxth	r1, r1
 8001b1a:	b951      	cbnz	r1, 8001b32 <HAL_I2C_EV_IRQHandler+0x162>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b1c:	9103      	str	r1, [sp, #12]
 8001b1e:	695a      	ldr	r2, [r3, #20]
 8001b20:	9203      	str	r2, [sp, #12]
 8001b22:	699a      	ldr	r2, [r3, #24]
 8001b24:	9203      	str	r2, [sp, #12]
 8001b26:	9a03      	ldr	r2, [sp, #12]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	e019      	b.n	8001b66 <HAL_I2C_EV_IRQHandler+0x196>
      else if (hi2c->XferCount == 1U)
 8001b32:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001b34:	b289      	uxth	r1, r1
 8001b36:	2901      	cmp	r1, #1
 8001b38:	d14a      	bne.n	8001bd0 <HAL_I2C_EV_IRQHandler+0x200>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8001b3a:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001b3e:	d11c      	bne.n	8001b7a <HAL_I2C_EV_IRQHandler+0x1aa>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b46:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001b48:	685a      	ldr	r2, [r3, #4]
 8001b4a:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8001b4e:	d00d      	beq.n	8001b6c <HAL_I2C_EV_IRQHandler+0x19c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b56:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	9204      	str	r2, [sp, #16]
 8001b5c:	695a      	ldr	r2, [r3, #20]
 8001b5e:	9204      	str	r2, [sp, #16]
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	9304      	str	r3, [sp, #16]
 8001b64:	9b04      	ldr	r3, [sp, #16]
      hi2c->EventCount = 0U;
 8001b66:	2300      	movs	r3, #0
 8001b68:	6523      	str	r3, [r4, #80]	; 0x50
 8001b6a:	e74d      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b6c:	9205      	str	r2, [sp, #20]
 8001b6e:	695a      	ldr	r2, [r3, #20]
 8001b70:	9205      	str	r2, [sp, #20]
 8001b72:	699a      	ldr	r2, [r3, #24]
 8001b74:	9205      	str	r2, [sp, #20]
 8001b76:	9a05      	ldr	r2, [sp, #20]
 8001b78:	e7d6      	b.n	8001b28 <HAL_I2C_EV_IRQHandler+0x158>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8001b7a:	2a08      	cmp	r2, #8
 8001b7c:	d01c      	beq.n	8001bb8 <HAL_I2C_EV_IRQHandler+0x1e8>
 8001b7e:	2a20      	cmp	r2, #32
 8001b80:	d01a      	beq.n	8001bb8 <HAL_I2C_EV_IRQHandler+0x1e8>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8001b82:	2d12      	cmp	r5, #18
 8001b84:	d10d      	bne.n	8001ba2 <HAL_I2C_EV_IRQHandler+0x1d2>
 8001b86:	2a01      	cmp	r2, #1
 8001b88:	d116      	bne.n	8001bb8 <HAL_I2C_EV_IRQHandler+0x1e8>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b90:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b92:	2200      	movs	r2, #0
 8001b94:	9206      	str	r2, [sp, #24]
 8001b96:	695a      	ldr	r2, [r3, #20]
 8001b98:	9206      	str	r2, [sp, #24]
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	9306      	str	r3, [sp, #24]
 8001b9e:	9b06      	ldr	r3, [sp, #24]
 8001ba0:	e7e1      	b.n	8001b66 <HAL_I2C_EV_IRQHandler+0x196>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8001ba2:	2a10      	cmp	r2, #16
 8001ba4:	d8f1      	bhi.n	8001b8a <HAL_I2C_EV_IRQHandler+0x1ba>
 8001ba6:	498e      	ldr	r1, [pc, #568]	; (8001de0 <HAL_I2C_EV_IRQHandler+0x410>)
 8001ba8:	fa21 f202 	lsr.w	r2, r1, r2
 8001bac:	07d0      	lsls	r0, r2, #31
 8001bae:	d5ec      	bpl.n	8001b8a <HAL_I2C_EV_IRQHandler+0x1ba>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001bb6:	e7eb      	b.n	8001b90 <HAL_I2C_EV_IRQHandler+0x1c0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bbe:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	9207      	str	r2, [sp, #28]
 8001bc4:	695a      	ldr	r2, [r3, #20]
 8001bc6:	9207      	str	r2, [sp, #28]
 8001bc8:	699a      	ldr	r2, [r3, #24]
 8001bca:	9207      	str	r2, [sp, #28]
 8001bcc:	9a07      	ldr	r2, [sp, #28]
 8001bce:	e7ab      	b.n	8001b28 <HAL_I2C_EV_IRQHandler+0x158>
      else if (hi2c->XferCount == 2U)
 8001bd0:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001bd2:	b289      	uxth	r1, r1
 8001bd4:	2902      	cmp	r1, #2
 8001bd6:	d12c      	bne.n	8001c32 <HAL_I2C_EV_IRQHandler+0x262>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8001bd8:	2a10      	cmp	r2, #16
 8001bda:	d803      	bhi.n	8001be4 <HAL_I2C_EV_IRQHandler+0x214>
 8001bdc:	4980      	ldr	r1, [pc, #512]	; (8001de0 <HAL_I2C_EV_IRQHandler+0x410>)
 8001bde:	40d1      	lsrs	r1, r2
 8001be0:	07c9      	lsls	r1, r1, #31
 8001be2:	d422      	bmi.n	8001c2a <HAL_I2C_EV_IRQHandler+0x25a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001be4:	6819      	ldr	r1, [r3, #0]
 8001be6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001bea:	6019      	str	r1, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001bec:	6819      	ldr	r1, [r3, #0]
 8001bee:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bf2:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8001bf4:	6859      	ldr	r1, [r3, #4]
 8001bf6:	050d      	lsls	r5, r1, #20
 8001bf8:	d50f      	bpl.n	8001c1a <HAL_I2C_EV_IRQHandler+0x24a>
 8001bfa:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001bfe:	d008      	beq.n	8001c12 <HAL_I2C_EV_IRQHandler+0x242>
 8001c00:	1e51      	subs	r1, r2, #1
 8001c02:	291f      	cmp	r1, #31
 8001c04:	bf9d      	ittte	ls
 8001c06:	4a77      	ldrls	r2, [pc, #476]	; (8001de4 <HAL_I2C_EV_IRQHandler+0x414>)
 8001c08:	40ca      	lsrls	r2, r1
 8001c0a:	43d2      	mvnls	r2, r2
 8001c0c:	2201      	movhi	r2, #1
 8001c0e:	07d0      	lsls	r0, r2, #31
 8001c10:	d403      	bmi.n	8001c1a <HAL_I2C_EV_IRQHandler+0x24a>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001c18:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	9208      	str	r2, [sp, #32]
 8001c1e:	695a      	ldr	r2, [r3, #20]
 8001c20:	9208      	str	r2, [sp, #32]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	9308      	str	r3, [sp, #32]
 8001c26:	9b08      	ldr	r3, [sp, #32]
 8001c28:	e79d      	b.n	8001b66 <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c2a:	6819      	ldr	r1, [r3, #0]
 8001c2c:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8001c30:	e7df      	b.n	8001bf2 <HAL_I2C_EV_IRQHandler+0x222>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c32:	6819      	ldr	r1, [r3, #0]
 8001c34:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8001c38:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8001c3a:	6859      	ldr	r1, [r3, #4]
 8001c3c:	0509      	lsls	r1, r1, #20
 8001c3e:	d510      	bpl.n	8001c62 <HAL_I2C_EV_IRQHandler+0x292>
 8001c40:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001c44:	d009      	beq.n	8001c5a <HAL_I2C_EV_IRQHandler+0x28a>
 8001c46:	3a01      	subs	r2, #1
 8001c48:	2a1f      	cmp	r2, #31
 8001c4a:	bf9d      	ittte	ls
 8001c4c:	4965      	ldrls	r1, [pc, #404]	; (8001de4 <HAL_I2C_EV_IRQHandler+0x414>)
 8001c4e:	fa21 f202 	lsrls.w	r2, r1, r2
 8001c52:	43d2      	mvnls	r2, r2
 8001c54:	2201      	movhi	r2, #1
 8001c56:	07d2      	lsls	r2, r2, #31
 8001c58:	d403      	bmi.n	8001c62 <HAL_I2C_EV_IRQHandler+0x292>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001c60:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c62:	2200      	movs	r2, #0
 8001c64:	9209      	str	r2, [sp, #36]	; 0x24
 8001c66:	695a      	ldr	r2, [r3, #20]
 8001c68:	9209      	str	r2, [sp, #36]	; 0x24
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8001c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001c70:	e779      	b.n	8001b66 <HAL_I2C_EV_IRQHandler+0x196>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c72:	2200      	movs	r2, #0
 8001c74:	920a      	str	r2, [sp, #40]	; 0x28
 8001c76:	695a      	ldr	r2, [r3, #20]
 8001c78:	920a      	str	r2, [sp, #40]	; 0x28
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	930a      	str	r3, [sp, #40]	; 0x28
 8001c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001c80:	e6c2      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001c82:	f010 0f04 	tst.w	r0, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001c86:	6858      	ldr	r0, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001c88:	f000 80ae 	beq.w	8001de8 <HAL_I2C_EV_IRQHandler+0x418>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001c8c:	0505      	lsls	r5, r0, #20
 8001c8e:	f53f aebb 	bmi.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001c92:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001c96:	f001 0104 	and.w	r1, r1, #4
 8001c9a:	d069      	beq.n	8001d70 <HAL_I2C_EV_IRQHandler+0x3a0>
 8001c9c:	0550      	lsls	r0, r2, #21
 8001c9e:	d567      	bpl.n	8001d70 <HAL_I2C_EV_IRQHandler+0x3a0>
 8001ca0:	2900      	cmp	r1, #0
 8001ca2:	d165      	bne.n	8001d70 <HAL_I2C_EV_IRQHandler+0x3a0>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001ca4:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001ca8:	8d25      	ldrh	r5, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001caa:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001cae:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001cb0:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001cb2:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001cb4:	b9c5      	cbnz	r5, 8001ce8 <HAL_I2C_EV_IRQHandler+0x318>
 8001cb6:	2a21      	cmp	r2, #33	; 0x21
 8001cb8:	d118      	bne.n	8001cec <HAL_I2C_EV_IRQHandler+0x31c>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001cba:	2808      	cmp	r0, #8
 8001cbc:	d078      	beq.n	8001db0 <HAL_I2C_EV_IRQHandler+0x3e0>
 8001cbe:	2820      	cmp	r0, #32
 8001cc0:	d076      	beq.n	8001db0 <HAL_I2C_EV_IRQHandler+0x3e0>
 8001cc2:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8001cc6:	d073      	beq.n	8001db0 <HAL_I2C_EV_IRQHandler+0x3e0>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001cce:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001cd0:	2311      	movs	r3, #17
 8001cd2:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8001cda:	2320      	movs	r3, #32
 8001cdc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001ce0:	4620      	mov	r0, r4
 8001ce2:	f7ff fd8d 	bl	8001800 <HAL_I2C_MasterTxCpltCallback>
 8001ce6:	e68f      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8001ce8:	2a21      	cmp	r2, #33	; 0x21
 8001cea:	d005      	beq.n	8001cf8 <HAL_I2C_EV_IRQHandler+0x328>
 8001cec:	2940      	cmp	r1, #64	; 0x40
 8001cee:	f47f ae8b 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8001cf2:	2a22      	cmp	r2, #34	; 0x22
 8001cf4:	f47f ae88 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount == 0U)
 8001cf8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001cfa:	b292      	uxth	r2, r2
 8001cfc:	b91a      	cbnz	r2, 8001d06 <HAL_I2C_EV_IRQHandler+0x336>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001cfe:	685a      	ldr	r2, [r3, #4]
 8001d00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d04:	e6ba      	b.n	8001a7c <HAL_I2C_EV_IRQHandler+0xac>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001d06:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001d0a:	2a40      	cmp	r2, #64	; 0x40
 8001d0c:	d126      	bne.n	8001d5c <HAL_I2C_EV_IRQHandler+0x38c>
        if (hi2c->EventCount == 0U)
 8001d0e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001d10:	b962      	cbnz	r2, 8001d2c <HAL_I2C_EV_IRQHandler+0x35c>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001d12:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8001d14:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001d16:	6ca2      	ldr	r2, [r4, #72]	; 0x48
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001d18:	d104      	bne.n	8001d24 <HAL_I2C_EV_IRQHandler+0x354>
 8001d1a:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001d1c:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 8001d1e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001d20:	3302      	adds	r3, #2
 8001d22:	e721      	b.n	8001b68 <HAL_I2C_EV_IRQHandler+0x198>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8001d24:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d28:	611a      	str	r2, [r3, #16]
 8001d2a:	e6f1      	b.n	8001b10 <HAL_I2C_EV_IRQHandler+0x140>
        else if (hi2c->EventCount == 1U)
 8001d2c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001d2e:	2a01      	cmp	r2, #1
 8001d30:	d102      	bne.n	8001d38 <HAL_I2C_EV_IRQHandler+0x368>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001d32:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	e7f7      	b.n	8001d28 <HAL_I2C_EV_IRQHandler+0x358>
        else if (hi2c->EventCount == 2U)
 8001d38:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001d3a:	2a02      	cmp	r2, #2
 8001d3c:	f47f ae64 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001d40:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001d44:	2a22      	cmp	r2, #34	; 0x22
 8001d46:	d104      	bne.n	8001d52 <HAL_I2C_EV_IRQHandler+0x382>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	e65a      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001d52:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001d56:	2a21      	cmp	r2, #33	; 0x21
 8001d58:	f47f ae56 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d5c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d5e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001d62:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8001d64:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8001d66:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001d6e:	e64b      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001d70:	2900      	cmp	r1, #0
 8001d72:	f43f ae49 	beq.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
 8001d76:	0592      	lsls	r2, r2, #22
 8001d78:	f57f ae46 	bpl.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001d7c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001d7e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001d82:	2a21      	cmp	r2, #33	; 0x21
 8001d84:	f47f ae40 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount != 0U)
 8001d88:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001d8a:	b292      	uxth	r2, r2
 8001d8c:	2a00      	cmp	r2, #0
 8001d8e:	d1e5      	bne.n	8001d5c <HAL_I2C_EV_IRQHandler+0x38c>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001d90:	2908      	cmp	r1, #8
 8001d92:	d00d      	beq.n	8001db0 <HAL_I2C_EV_IRQHandler+0x3e0>
 8001d94:	2920      	cmp	r1, #32
 8001d96:	d00b      	beq.n	8001db0 <HAL_I2C_EV_IRQHandler+0x3e0>
 8001d98:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8001d9c:	d008      	beq.n	8001db0 <HAL_I2C_EV_IRQHandler+0x3e0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001d9e:	6859      	ldr	r1, [r3, #4]
 8001da0:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001da4:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001da6:	2311      	movs	r3, #17
 8001da8:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001daa:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8001dae:	e794      	b.n	8001cda <HAL_I2C_EV_IRQHandler+0x30a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001db0:	685a      	ldr	r2, [r3, #4]
 8001db2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001db6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dbe:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8001dc0:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8001dc2:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001dc4:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001dc6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001dca:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dce:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001dd2:	2a40      	cmp	r2, #64	; 0x40
          HAL_I2C_MemTxCpltCallback(hi2c);
 8001dd4:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001dd6:	d184      	bne.n	8001ce2 <HAL_I2C_EV_IRQHandler+0x312>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8001dd8:	f7ff fd18 	bl	800180c <HAL_I2C_MemTxCpltCallback>
 8001ddc:	e614      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
 8001dde:	bf00      	nop
 8001de0:	00010014 	.word	0x00010014
 8001de4:	80008081 	.word	0x80008081
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001de8:	0505      	lsls	r5, r0, #20
 8001dea:	f53f ae0d 	bmi.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001dee:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001df2:	f001 0104 	and.w	r1, r1, #4
 8001df6:	d048      	beq.n	8001e8a <HAL_I2C_EV_IRQHandler+0x4ba>
 8001df8:	0550      	lsls	r0, r2, #21
 8001dfa:	d546      	bpl.n	8001e8a <HAL_I2C_EV_IRQHandler+0x4ba>
 8001dfc:	2900      	cmp	r1, #0
 8001dfe:	d144      	bne.n	8001e8a <HAL_I2C_EV_IRQHandler+0x4ba>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001e00:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001e04:	2a22      	cmp	r2, #34	; 0x22
 8001e06:	f47f adff 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    tmp = hi2c->XferCount;
 8001e0a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001e0c:	b292      	uxth	r2, r2
    if (tmp > 3U)
 8001e0e:	2a03      	cmp	r2, #3
 8001e10:	d914      	bls.n	8001e3c <HAL_I2C_EV_IRQHandler+0x46c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e12:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001e18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001e1e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e20:	3b01      	subs	r3, #1
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8001e26:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	2b03      	cmp	r3, #3
 8001e2c:	f47f adec 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001e30:	6822      	ldr	r2, [r4, #0]
 8001e32:	6853      	ldr	r3, [r2, #4]
 8001e34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e38:	6053      	str	r3, [r2, #4]
 8001e3a:	e5e5      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8001e3c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001e3e:	2802      	cmp	r0, #2
 8001e40:	f43f ade2 	beq.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
 8001e44:	2a01      	cmp	r2, #1
 8001e46:	f63f addf 	bhi.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e50:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001e58:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e5a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001e60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e62:	3301      	adds	r3, #1
 8001e64:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001e66:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8001e6e:	2320      	movs	r3, #32
 8001e70:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001e74:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e78:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001e7c:	2b40      	cmp	r3, #64	; 0x40
 8001e7e:	d168      	bne.n	8001f52 <HAL_I2C_EV_IRQHandler+0x582>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001e80:	6321      	str	r1, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8001e82:	4620      	mov	r0, r4
 8001e84:	f7ff fcc3 	bl	800180e <HAL_I2C_MemRxCpltCallback>
 8001e88:	e5be      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001e8a:	2900      	cmp	r1, #0
 8001e8c:	f43f adbc 	beq.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
 8001e90:	0592      	lsls	r2, r2, #22
 8001e92:	f57f adb9 	bpl.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001e96:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8001e98:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001e9a:	b289      	uxth	r1, r1
 8001e9c:	2904      	cmp	r1, #4
 8001e9e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001ea0:	d109      	bne.n	8001eb6 <HAL_I2C_EV_IRQHandler+0x4e6>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ea8:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8001eae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	6263      	str	r3, [r4, #36]	; 0x24
 8001eb4:	e757      	b.n	8001d66 <HAL_I2C_EV_IRQHandler+0x396>
  else if (hi2c->XferCount == 3U)
 8001eb6:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8001eb8:	b280      	uxth	r0, r0
 8001eba:	2803      	cmp	r0, #3
 8001ebc:	d10c      	bne.n	8001ed8 <HAL_I2C_EV_IRQHandler+0x508>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001ebe:	6858      	ldr	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8001ec0:	2a04      	cmp	r2, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001ec2:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
 8001ec6:	6058      	str	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8001ec8:	d0ef      	beq.n	8001eaa <HAL_I2C_EV_IRQHandler+0x4da>
 8001eca:	2a02      	cmp	r2, #2
 8001ecc:	d0ed      	beq.n	8001eaa <HAL_I2C_EV_IRQHandler+0x4da>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	e7e8      	b.n	8001eaa <HAL_I2C_EV_IRQHandler+0x4da>
  else if (hi2c->XferCount == 2U)
 8001ed8:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8001eda:	b280      	uxth	r0, r0
 8001edc:	2802      	cmp	r0, #2
 8001ede:	d1e4      	bne.n	8001eaa <HAL_I2C_EV_IRQHandler+0x4da>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8001ee0:	2a01      	cmp	r2, #1
 8001ee2:	d001      	beq.n	8001ee8 <HAL_I2C_EV_IRQHandler+0x518>
 8001ee4:	2a10      	cmp	r2, #16
 8001ee6:	d128      	bne.n	8001f3a <HAL_I2C_EV_IRQHandler+0x56a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001eee:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8001ef4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001ef6:	1c53      	adds	r3, r2, #1
 8001ef8:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8001efa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001efc:	3b01      	subs	r3, #1
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f02:	6823      	ldr	r3, [r4, #0]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 8001f08:	6a63      	ldr	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001f0a:	6822      	ldr	r2, [r4, #0]
    hi2c->pBuffPtr++;
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8001f10:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f12:	3b01      	subs	r3, #1
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001f18:	6853      	ldr	r3, [r2, #4]
 8001f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f1e:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001f20:	2320      	movs	r3, #32
 8001f22:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001f26:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8001f2a:	2b40      	cmp	r3, #64	; 0x40
 8001f2c:	f04f 0300 	mov.w	r3, #0
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f30:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001f34:	d10d      	bne.n	8001f52 <HAL_I2C_EV_IRQHandler+0x582>
      hi2c->PreviousState = I2C_STATE_NONE;
 8001f36:	6323      	str	r3, [r4, #48]	; 0x30
 8001f38:	e7a3      	b.n	8001e82 <HAL_I2C_EV_IRQHandler+0x4b2>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8001f3a:	2a04      	cmp	r2, #4
 8001f3c:	d001      	beq.n	8001f42 <HAL_I2C_EV_IRQHandler+0x572>
 8001f3e:	2a02      	cmp	r2, #2
 8001f40:	d103      	bne.n	8001f4a <HAL_I2C_EV_IRQHandler+0x57a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001f48:	e7d1      	b.n	8001eee <HAL_I2C_EV_IRQHandler+0x51e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f50:	e7cd      	b.n	8001eee <HAL_I2C_EV_IRQHandler+0x51e>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001f52:	2312      	movs	r3, #18
 8001f54:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001f56:	4620      	mov	r0, r4
 8001f58:	f7ff fc53 	bl	8001802 <HAL_I2C_MasterRxCpltCallback>
 8001f5c:	e554      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001f5e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001f60:	b321      	cbz	r1, 8001fac <HAL_I2C_EV_IRQHandler+0x5dc>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001f62:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8001f64:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001f66:	f011 0f02 	tst.w	r1, #2
 8001f6a:	d029      	beq.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x5f0>
 8001f6c:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001f70:	d026      	beq.n	8001fc0 <HAL_I2C_EV_IRQHandler+0x5f0>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001f72:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f74:	b102      	cbz	r2, 8001f78 <HAL_I2C_EV_IRQHandler+0x5a8>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001f76:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001f78:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001f7c:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8001f80:	2a28      	cmp	r2, #40	; 0x28
 8001f82:	d116      	bne.n	8001fb2 <HAL_I2C_EV_IRQHandler+0x5e2>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f8a:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8001f8c:	f085 0104 	eor.w	r1, r5, #4
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8001f90:	062b      	lsls	r3, r5, #24
    __HAL_UNLOCK(hi2c);
 8001f92:	f04f 0300 	mov.w	r3, #0
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8001f96:	f3c1 0180 	ubfx	r1, r1, #2, #1
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8001f9a:	bf54      	ite	pl
 8001f9c:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8001f9e:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8001fa0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	f7ff fc2f 	bl	8001808 <HAL_I2C_AddrCallback>
 8001faa:	e52d      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001fac:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001fae:	6959      	ldr	r1, [r3, #20]
 8001fb0:	e7d9      	b.n	8001f66 <HAL_I2C_EV_IRQHandler+0x596>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001fb2:	f06f 0202 	mvn.w	r2, #2
 8001fb6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001fbe:	e523      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001fc0:	06cd      	lsls	r5, r1, #27
 8001fc2:	f140 80af 	bpl.w	8002124 <HAL_I2C_EV_IRQHandler+0x754>
 8001fc6:	0595      	lsls	r5, r2, #22
 8001fc8:	f140 80ac 	bpl.w	8002124 <HAL_I2C_EV_IRQHandler+0x754>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001fcc:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001fd6:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8001fd8:	2200      	movs	r2, #0
 8001fda:	920b      	str	r2, [sp, #44]	; 0x2c
 8001fdc:	695a      	ldr	r2, [r3, #20]
 8001fde:	920b      	str	r2, [sp, #44]	; 0x2c
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	f042 0201 	orr.w	r2, r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ff0:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	0511      	lsls	r1, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001ff6:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001ff8:	d520      	bpl.n	800203c <HAL_I2C_EV_IRQHandler+0x66c>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001ffa:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8001ffe:	2a22      	cmp	r2, #34	; 0x22
 8002000:	d148      	bne.n	8002094 <HAL_I2C_EV_IRQHandler+0x6c4>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8002002:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002004:	6802      	ldr	r2, [r0, #0]
 8002006:	6852      	ldr	r2, [r2, #4]
 8002008:	b292      	uxth	r2, r2
 800200a:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 800200c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800200e:	b292      	uxth	r2, r2
 8002010:	b11a      	cbz	r2, 800201a <HAL_I2C_EV_IRQHandler+0x64a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002012:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002014:	f042 0204 	orr.w	r2, r2, #4
 8002018:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002020:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002022:	f7ff fa53 	bl	80014cc <HAL_DMA_GetState>
 8002026:	2801      	cmp	r0, #1
 8002028:	d008      	beq.n	800203c <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800202a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800202c:	4b78      	ldr	r3, [pc, #480]	; (8002210 <HAL_I2C_EV_IRQHandler+0x840>)
 800202e:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002030:	f7ff fa3a 	bl	80014a8 <HAL_DMA_Abort_IT>
 8002034:	b110      	cbz	r0, 800203c <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002036:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002038:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800203a:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 800203c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800203e:	b29b      	uxth	r3, r3
 8002040:	b313      	cbz	r3, 8002088 <HAL_I2C_EV_IRQHandler+0x6b8>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002042:	6823      	ldr	r3, [r4, #0]
 8002044:	695a      	ldr	r2, [r3, #20]
 8002046:	0752      	lsls	r2, r2, #29
 8002048:	d509      	bpl.n	800205e <HAL_I2C_EV_IRQHandler+0x68e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800204a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8002050:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002052:	3301      	adds	r3, #1
 8002054:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002056:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002058:	3b01      	subs	r3, #1
 800205a:	b29b      	uxth	r3, r3
 800205c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800205e:	6823      	ldr	r3, [r4, #0]
 8002060:	695a      	ldr	r2, [r3, #20]
 8002062:	0650      	lsls	r0, r2, #25
 8002064:	d509      	bpl.n	800207a <HAL_I2C_EV_IRQHandler+0x6aa>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002066:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 800206c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800206e:	3301      	adds	r3, #1
 8002070:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002072:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002074:	3b01      	subs	r3, #1
 8002076:	b29b      	uxth	r3, r3
 8002078:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 800207a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800207c:	b29b      	uxth	r3, r3
 800207e:	b11b      	cbz	r3, 8002088 <HAL_I2C_EV_IRQHandler+0x6b8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002080:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002082:	f043 0304 	orr.w	r3, r3, #4
 8002086:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002088:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800208a:	b303      	cbz	r3, 80020ce <HAL_I2C_EV_IRQHandler+0x6fe>
    I2C_ITError(hi2c);
 800208c:	4620      	mov	r0, r4
 800208e:	f7ff fbfd 	bl	800188c <I2C_ITError>
 8002092:	e4b9      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8002094:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002096:	6802      	ldr	r2, [r0, #0]
 8002098:	6852      	ldr	r2, [r2, #4]
 800209a:	b292      	uxth	r2, r2
 800209c:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 800209e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80020a0:	b292      	uxth	r2, r2
 80020a2:	b11a      	cbz	r2, 80020ac <HAL_I2C_EV_IRQHandler+0x6dc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80020a4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80020a6:	f042 0204 	orr.w	r2, r2, #4
 80020aa:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80020ac:	685a      	ldr	r2, [r3, #4]
 80020ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020b2:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80020b4:	f7ff fa0a 	bl	80014cc <HAL_DMA_GetState>
 80020b8:	2801      	cmp	r0, #1
 80020ba:	d0bf      	beq.n	800203c <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80020bc:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80020be:	4b54      	ldr	r3, [pc, #336]	; (8002210 <HAL_I2C_EV_IRQHandler+0x840>)
 80020c0:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80020c2:	f7ff f9f1 	bl	80014a8 <HAL_DMA_Abort_IT>
 80020c6:	2800      	cmp	r0, #0
 80020c8:	d0b8      	beq.n	800203c <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80020ca:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80020cc:	e7b4      	b.n	8002038 <HAL_I2C_EV_IRQHandler+0x668>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80020ce:	2d2a      	cmp	r5, #42	; 0x2a
 80020d0:	d106      	bne.n	80020e0 <HAL_I2C_EV_IRQHandler+0x710>
      hi2c->PreviousState = I2C_STATE_NONE;
 80020d2:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80020d4:	2328      	movs	r3, #40	; 0x28
 80020d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80020da:	4620      	mov	r0, r4
 80020dc:	f7ff fb93 	bl	8001806 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80020e0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80020e4:	2b28      	cmp	r3, #40	; 0x28
 80020e6:	d10c      	bne.n	8002102 <HAL_I2C_EV_IRQHandler+0x732>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020e8:	4b4a      	ldr	r3, [pc, #296]	; (8002214 <HAL_I2C_EV_IRQHandler+0x844>)
 80020ea:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 80020ec:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80020ee:	2300      	movs	r3, #0
 80020f0:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 80020f2:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 80020f4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80020fc:	f7ff fb85 	bl	800180a <HAL_I2C_ListenCpltCallback>
 8002100:	e482      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002102:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002104:	2b22      	cmp	r3, #34	; 0x22
 8002106:	d002      	beq.n	800210e <HAL_I2C_EV_IRQHandler+0x73e>
 8002108:	2d22      	cmp	r5, #34	; 0x22
 800210a:	f47f ac7d 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->PreviousState = I2C_STATE_NONE;
 800210e:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002110:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8002112:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002114:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002118:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800211c:	4620      	mov	r0, r4
 800211e:	f7ff fb72 	bl	8001806 <HAL_I2C_SlaveRxCpltCallback>
 8002122:	e471      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002124:	f000 00f7 	and.w	r0, r0, #247	; 0xf7
 8002128:	2821      	cmp	r0, #33	; 0x21
 800212a:	f001 0504 	and.w	r5, r1, #4
 800212e:	d135      	bne.n	800219c <HAL_I2C_EV_IRQHandler+0x7cc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002130:	0609      	lsls	r1, r1, #24
 8002132:	d527      	bpl.n	8002184 <HAL_I2C_EV_IRQHandler+0x7b4>
 8002134:	0551      	lsls	r1, r2, #21
 8002136:	d525      	bpl.n	8002184 <HAL_I2C_EV_IRQHandler+0x7b4>
 8002138:	bb25      	cbnz	r5, 8002184 <HAL_I2C_EV_IRQHandler+0x7b4>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800213a:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 800213e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002140:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002142:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8002144:	2a00      	cmp	r2, #0
 8002146:	f43f ac5f 	beq.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800214a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800214c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002150:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8002152:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8002154:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002156:	3a01      	subs	r2, #1
 8002158:	b292      	uxth	r2, r2
 800215a:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800215c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800215e:	b292      	uxth	r2, r2
 8002160:	2a00      	cmp	r2, #0
 8002162:	f47f ac51 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
 8002166:	2929      	cmp	r1, #41	; 0x29
 8002168:	f47f ac4e 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002172:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002174:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002176:	6320      	str	r0, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002178:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800217c:	4620      	mov	r0, r4
 800217e:	f7ff fb41 	bl	8001804 <HAL_I2C_SlaveTxCpltCallback>
 8002182:	e441      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002184:	2d00      	cmp	r5, #0
 8002186:	f43f ac3f 	beq.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
 800218a:	0595      	lsls	r5, r2, #22
 800218c:	f57f ac3c 	bpl.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8002190:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002192:	b292      	uxth	r2, r2
 8002194:	2a00      	cmp	r2, #0
 8002196:	f47f ade1 	bne.w	8001d5c <HAL_I2C_EV_IRQHandler+0x38c>
 800219a:	e435      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800219c:	0648      	lsls	r0, r1, #25
 800219e:	d527      	bpl.n	80021f0 <HAL_I2C_EV_IRQHandler+0x820>
 80021a0:	0551      	lsls	r1, r2, #21
 80021a2:	d525      	bpl.n	80021f0 <HAL_I2C_EV_IRQHandler+0x820>
 80021a4:	bb25      	cbnz	r5, 80021f0 <HAL_I2C_EV_IRQHandler+0x820>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80021a6:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 80021aa:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80021ac:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80021ae:	b2d2      	uxtb	r2, r2
  if (hi2c->XferCount != 0U)
 80021b0:	2900      	cmp	r1, #0
 80021b2:	f43f ac29 	beq.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021b6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80021bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021be:	3301      	adds	r3, #1
 80021c0:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80021c2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80021c4:	3b01      	subs	r3, #1
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80021ca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f47f ac1a 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
 80021d4:	2a2a      	cmp	r2, #42	; 0x2a
 80021d6:	f47f ac17 	bne.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80021da:	6822      	ldr	r2, [r4, #0]
 80021dc:	6853      	ldr	r3, [r2, #4]
 80021de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021e2:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80021e4:	2322      	movs	r3, #34	; 0x22
 80021e6:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80021e8:	2328      	movs	r3, #40	; 0x28
 80021ea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 80021ee:	e795      	b.n	800211c <HAL_I2C_EV_IRQHandler+0x74c>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80021f0:	2d00      	cmp	r5, #0
 80021f2:	f43f ac09 	beq.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
 80021f6:	0592      	lsls	r2, r2, #22
 80021f8:	f57f ac06 	bpl.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 80021fc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80021fe:	b292      	uxth	r2, r2
 8002200:	2a00      	cmp	r2, #0
 8002202:	f43f ac01 	beq.w	8001a08 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002206:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	7013      	strb	r3, [r2, #0]
 800220c:	e64f      	b.n	8001eae <HAL_I2C_EV_IRQHandler+0x4de>
 800220e:	bf00      	nop
 8002210:	08001815 	.word	0x08001815
 8002214:	ffff0000 	.word	0xffff0000

08002218 <HAL_I2C_ER_IRQHandler>:
{
 8002218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800221a:	6803      	ldr	r3, [r0, #0]
 800221c:	695f      	ldr	r7, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800221e:	685e      	ldr	r6, [r3, #4]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002220:	f417 7580 	ands.w	r5, r7, #256	; 0x100
{
 8002224:	4604      	mov	r4, r0
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002226:	d006      	beq.n	8002236 <HAL_I2C_ER_IRQHandler+0x1e>
 8002228:	f416 7580 	ands.w	r5, r6, #256	; 0x100
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800222c:	bf1e      	ittt	ne
 800222e:	f46f 7280 	mvnne.w	r2, #256	; 0x100
 8002232:	615a      	strne	r2, [r3, #20]
    error |= HAL_I2C_ERROR_BERR;
 8002234:	2501      	movne	r5, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002236:	05b9      	lsls	r1, r7, #22
 8002238:	d506      	bpl.n	8002248 <HAL_I2C_ER_IRQHandler+0x30>
 800223a:	05f2      	lsls	r2, r6, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800223c:	bf42      	ittt	mi
 800223e:	f46f 7200 	mvnmi.w	r2, #512	; 0x200
    error |= HAL_I2C_ERROR_ARLO;
 8002242:	f045 0502 	orrmi.w	r5, r5, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002246:	615a      	strmi	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002248:	0578      	lsls	r0, r7, #21
 800224a:	d537      	bpl.n	80022bc <HAL_I2C_ER_IRQHandler+0xa4>
 800224c:	05f1      	lsls	r1, r6, #23
 800224e:	d535      	bpl.n	80022bc <HAL_I2C_ER_IRQHandler+0xa4>
    tmp1 = hi2c->Mode;
 8002250:	f894 e03e 	ldrb.w	lr, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8002254:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8002256:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 800225a:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800225c:	f1be 0f20 	cmp.w	lr, #32
    tmp2 = hi2c->XferCount;
 8002260:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8002262:	b2d2      	uxtb	r2, r2
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002264:	d15a      	bne.n	800231c <HAL_I2C_ER_IRQHandler+0x104>
 8002266:	2900      	cmp	r1, #0
 8002268:	d158      	bne.n	800231c <HAL_I2C_ER_IRQHandler+0x104>
 800226a:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 800226e:	2921      	cmp	r1, #33	; 0x21
 8002270:	d003      	beq.n	800227a <HAL_I2C_ER_IRQHandler+0x62>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002272:	2a28      	cmp	r2, #40	; 0x28
 8002274:	d152      	bne.n	800231c <HAL_I2C_ER_IRQHandler+0x104>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002276:	2821      	cmp	r0, #33	; 0x21
 8002278:	d150      	bne.n	800231c <HAL_I2C_ER_IRQHandler+0x104>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800227a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800227e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002280:	2908      	cmp	r1, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002282:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002284:	d001      	beq.n	800228a <HAL_I2C_ER_IRQHandler+0x72>
 8002286:	2920      	cmp	r1, #32
 8002288:	d12a      	bne.n	80022e0 <HAL_I2C_ER_IRQHandler+0xc8>
 800228a:	2a28      	cmp	r2, #40	; 0x28
 800228c:	d128      	bne.n	80022e0 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800228e:	4a2c      	ldr	r2, [pc, #176]	; (8002340 <HAL_I2C_ER_IRQHandler+0x128>)
 8002290:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002298:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800229a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800229e:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022a6:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80022a8:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 80022aa:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80022ac:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 80022ae:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 80022b0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80022b4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80022b8:	f7ff faa7 	bl	800180a <HAL_I2C_ListenCpltCallback>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80022bc:	053a      	lsls	r2, r7, #20
 80022be:	d53c      	bpl.n	800233a <HAL_I2C_ER_IRQHandler+0x122>
 80022c0:	05f3      	lsls	r3, r6, #23
 80022c2:	d53a      	bpl.n	800233a <HAL_I2C_ER_IRQHandler+0x122>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80022c4:	6823      	ldr	r3, [r4, #0]
 80022c6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
    error |= HAL_I2C_ERROR_OVR;
 80022ca:	f045 0508 	orr.w	r5, r5, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80022ce:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode |= error;
 80022d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80022d2:	431d      	orrs	r5, r3
 80022d4:	6425      	str	r5, [r4, #64]	; 0x40
    I2C_ITError(hi2c);
 80022d6:	4620      	mov	r0, r4
}
 80022d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 80022dc:	f7ff bad6 	b.w	800188c <I2C_ITError>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80022e0:	2a21      	cmp	r2, #33	; 0x21
 80022e2:	d117      	bne.n	8002314 <HAL_I2C_ER_IRQHandler+0xfc>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80022e4:	4916      	ldr	r1, [pc, #88]	; (8002340 <HAL_I2C_ER_IRQHandler+0x128>)
 80022e6:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80022e8:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80022ea:	2220      	movs	r2, #32
 80022ec:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80022f0:	2200      	movs	r2, #0
 80022f2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80022fc:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002302:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800230a:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800230c:	4620      	mov	r0, r4
 800230e:	f7ff fa79 	bl	8001804 <HAL_I2C_SlaveTxCpltCallback>
 8002312:	e7d3      	b.n	80022bc <HAL_I2C_ER_IRQHandler+0xa4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002314:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002318:	615a      	str	r2, [r3, #20]
 800231a:	e7cf      	b.n	80022bc <HAL_I2C_ER_IRQHandler+0xa4>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800231c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002320:	615a      	str	r2, [r3, #20]
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8002322:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8002326:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002328:	bf04      	itt	eq
 800232a:	681a      	ldreq	r2, [r3, #0]
 800232c:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
      error |= HAL_I2C_ERROR_AF;
 8002330:	f045 0504 	orr.w	r5, r5, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002334:	bf08      	it	eq
 8002336:	601a      	streq	r2, [r3, #0]
 8002338:	e7c0      	b.n	80022bc <HAL_I2C_ER_IRQHandler+0xa4>
  if (error != HAL_I2C_ERROR_NONE)
 800233a:	2d00      	cmp	r5, #0
 800233c:	d1c8      	bne.n	80022d0 <HAL_I2C_ER_IRQHandler+0xb8>
 800233e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002340:	ffff0000 	.word	0xffff0000

08002344 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002344:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002348:	4604      	mov	r4, r0
 800234a:	b918      	cbnz	r0, 8002354 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 800234c:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800234e:	b002      	add	sp, #8
 8002350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002354:	6803      	ldr	r3, [r0, #0]
 8002356:	07dd      	lsls	r5, r3, #31
 8002358:	d410      	bmi.n	800237c <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800235a:	6823      	ldr	r3, [r4, #0]
 800235c:	0798      	lsls	r0, r3, #30
 800235e:	d458      	bmi.n	8002412 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002360:	6823      	ldr	r3, [r4, #0]
 8002362:	071a      	lsls	r2, r3, #28
 8002364:	f100 809a 	bmi.w	800249c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002368:	6823      	ldr	r3, [r4, #0]
 800236a:	075b      	lsls	r3, r3, #29
 800236c:	f100 80b8 	bmi.w	80024e0 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002370:	69a2      	ldr	r2, [r4, #24]
 8002372:	2a00      	cmp	r2, #0
 8002374:	f040 8119 	bne.w	80025aa <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8002378:	2000      	movs	r0, #0
 800237a:	e7e8      	b.n	800234e <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800237c:	4ba6      	ldr	r3, [pc, #664]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	f002 020c 	and.w	r2, r2, #12
 8002384:	2a04      	cmp	r2, #4
 8002386:	d007      	beq.n	8002398 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002388:	689a      	ldr	r2, [r3, #8]
 800238a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800238e:	2a08      	cmp	r2, #8
 8002390:	d10a      	bne.n	80023a8 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	0259      	lsls	r1, r3, #9
 8002396:	d507      	bpl.n	80023a8 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002398:	4b9f      	ldr	r3, [pc, #636]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	039a      	lsls	r2, r3, #14
 800239e:	d5dc      	bpl.n	800235a <HAL_RCC_OscConfig+0x16>
 80023a0:	6863      	ldr	r3, [r4, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1d9      	bne.n	800235a <HAL_RCC_OscConfig+0x16>
 80023a6:	e7d1      	b.n	800234c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023a8:	6863      	ldr	r3, [r4, #4]
 80023aa:	4d9b      	ldr	r5, [pc, #620]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
 80023ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023b0:	d111      	bne.n	80023d6 <HAL_RCC_OscConfig+0x92>
 80023b2:	682b      	ldr	r3, [r5, #0]
 80023b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023b8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80023ba:	f001 fff1 	bl	80043a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023be:	4d96      	ldr	r5, [pc, #600]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80023c0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c2:	682b      	ldr	r3, [r5, #0]
 80023c4:	039b      	lsls	r3, r3, #14
 80023c6:	d4c8      	bmi.n	800235a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023c8:	f001 ffea 	bl	80043a0 <HAL_GetTick>
 80023cc:	1b80      	subs	r0, r0, r6
 80023ce:	2864      	cmp	r0, #100	; 0x64
 80023d0:	d9f7      	bls.n	80023c2 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 80023d2:	2003      	movs	r0, #3
 80023d4:	e7bb      	b.n	800234e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023da:	d104      	bne.n	80023e6 <HAL_RCC_OscConfig+0xa2>
 80023dc:	682b      	ldr	r3, [r5, #0]
 80023de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023e2:	602b      	str	r3, [r5, #0]
 80023e4:	e7e5      	b.n	80023b2 <HAL_RCC_OscConfig+0x6e>
 80023e6:	682a      	ldr	r2, [r5, #0]
 80023e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80023ec:	602a      	str	r2, [r5, #0]
 80023ee:	682a      	ldr	r2, [r5, #0]
 80023f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80023f4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1df      	bne.n	80023ba <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80023fa:	f001 ffd1 	bl	80043a0 <HAL_GetTick>
 80023fe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002400:	682b      	ldr	r3, [r5, #0]
 8002402:	039f      	lsls	r7, r3, #14
 8002404:	d5a9      	bpl.n	800235a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002406:	f001 ffcb 	bl	80043a0 <HAL_GetTick>
 800240a:	1b80      	subs	r0, r0, r6
 800240c:	2864      	cmp	r0, #100	; 0x64
 800240e:	d9f7      	bls.n	8002400 <HAL_RCC_OscConfig+0xbc>
 8002410:	e7df      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002412:	4b81      	ldr	r3, [pc, #516]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	f012 0f0c 	tst.w	r2, #12
 800241a:	d007      	beq.n	800242c <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002422:	2a08      	cmp	r2, #8
 8002424:	d111      	bne.n	800244a <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	025e      	lsls	r6, r3, #9
 800242a:	d40e      	bmi.n	800244a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800242c:	4b7a      	ldr	r3, [pc, #488]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	0795      	lsls	r5, r2, #30
 8002432:	d502      	bpl.n	800243a <HAL_RCC_OscConfig+0xf6>
 8002434:	68e2      	ldr	r2, [r4, #12]
 8002436:	2a01      	cmp	r2, #1
 8002438:	d188      	bne.n	800234c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	6921      	ldr	r1, [r4, #16]
 800243e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002442:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002446:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002448:	e78a      	b.n	8002360 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800244a:	68e2      	ldr	r2, [r4, #12]
 800244c:	4b73      	ldr	r3, [pc, #460]	; (800261c <HAL_RCC_OscConfig+0x2d8>)
 800244e:	b1b2      	cbz	r2, 800247e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8002450:	2201      	movs	r2, #1
 8002452:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002454:	f001 ffa4 	bl	80043a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002458:	4d6f      	ldr	r5, [pc, #444]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800245a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800245c:	682b      	ldr	r3, [r5, #0]
 800245e:	0798      	lsls	r0, r3, #30
 8002460:	d507      	bpl.n	8002472 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002462:	682b      	ldr	r3, [r5, #0]
 8002464:	6922      	ldr	r2, [r4, #16]
 8002466:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800246a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800246e:	602b      	str	r3, [r5, #0]
 8002470:	e776      	b.n	8002360 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002472:	f001 ff95 	bl	80043a0 <HAL_GetTick>
 8002476:	1b80      	subs	r0, r0, r6
 8002478:	2802      	cmp	r0, #2
 800247a:	d9ef      	bls.n	800245c <HAL_RCC_OscConfig+0x118>
 800247c:	e7a9      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 800247e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002480:	f001 ff8e 	bl	80043a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002484:	4d64      	ldr	r5, [pc, #400]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002486:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002488:	682b      	ldr	r3, [r5, #0]
 800248a:	0799      	lsls	r1, r3, #30
 800248c:	f57f af68 	bpl.w	8002360 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002490:	f001 ff86 	bl	80043a0 <HAL_GetTick>
 8002494:	1b80      	subs	r0, r0, r6
 8002496:	2802      	cmp	r0, #2
 8002498:	d9f6      	bls.n	8002488 <HAL_RCC_OscConfig+0x144>
 800249a:	e79a      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800249c:	6962      	ldr	r2, [r4, #20]
 800249e:	4b60      	ldr	r3, [pc, #384]	; (8002620 <HAL_RCC_OscConfig+0x2dc>)
 80024a0:	b17a      	cbz	r2, 80024c2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80024a2:	2201      	movs	r2, #1
 80024a4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80024a6:	f001 ff7b 	bl	80043a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024aa:	4d5b      	ldr	r5, [pc, #364]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80024ac:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ae:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80024b0:	079f      	lsls	r7, r3, #30
 80024b2:	f53f af59 	bmi.w	8002368 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024b6:	f001 ff73 	bl	80043a0 <HAL_GetTick>
 80024ba:	1b80      	subs	r0, r0, r6
 80024bc:	2802      	cmp	r0, #2
 80024be:	d9f6      	bls.n	80024ae <HAL_RCC_OscConfig+0x16a>
 80024c0:	e787      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 80024c2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80024c4:	f001 ff6c 	bl	80043a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c8:	4d53      	ldr	r5, [pc, #332]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80024ca:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024cc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80024ce:	0798      	lsls	r0, r3, #30
 80024d0:	f57f af4a 	bpl.w	8002368 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024d4:	f001 ff64 	bl	80043a0 <HAL_GetTick>
 80024d8:	1b80      	subs	r0, r0, r6
 80024da:	2802      	cmp	r0, #2
 80024dc:	d9f6      	bls.n	80024cc <HAL_RCC_OscConfig+0x188>
 80024de:	e778      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024e0:	4b4d      	ldr	r3, [pc, #308]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
 80024e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024e4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80024e8:	d128      	bne.n	800253c <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ea:	9201      	str	r2, [sp, #4]
 80024ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80024f2:	641a      	str	r2, [r3, #64]	; 0x40
 80024f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fa:	9301      	str	r3, [sp, #4]
 80024fc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80024fe:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002500:	4d48      	ldr	r5, [pc, #288]	; (8002624 <HAL_RCC_OscConfig+0x2e0>)
 8002502:	682b      	ldr	r3, [r5, #0]
 8002504:	05d9      	lsls	r1, r3, #23
 8002506:	d51b      	bpl.n	8002540 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002508:	68a3      	ldr	r3, [r4, #8]
 800250a:	4d43      	ldr	r5, [pc, #268]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
 800250c:	2b01      	cmp	r3, #1
 800250e:	d127      	bne.n	8002560 <HAL_RCC_OscConfig+0x21c>
 8002510:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002512:	f043 0301 	orr.w	r3, r3, #1
 8002516:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002518:	f001 ff42 	bl	80043a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800251c:	4d3e      	ldr	r5, [pc, #248]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800251e:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002520:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002524:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002526:	079b      	lsls	r3, r3, #30
 8002528:	d539      	bpl.n	800259e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 800252a:	2e00      	cmp	r6, #0
 800252c:	f43f af20 	beq.w	8002370 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002530:	4a39      	ldr	r2, [pc, #228]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
 8002532:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002534:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002538:	6413      	str	r3, [r2, #64]	; 0x40
 800253a:	e719      	b.n	8002370 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 800253c:	2600      	movs	r6, #0
 800253e:	e7df      	b.n	8002500 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002540:	682b      	ldr	r3, [r5, #0]
 8002542:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002546:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002548:	f001 ff2a 	bl	80043a0 <HAL_GetTick>
 800254c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800254e:	682b      	ldr	r3, [r5, #0]
 8002550:	05da      	lsls	r2, r3, #23
 8002552:	d4d9      	bmi.n	8002508 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002554:	f001 ff24 	bl	80043a0 <HAL_GetTick>
 8002558:	1bc0      	subs	r0, r0, r7
 800255a:	2802      	cmp	r0, #2
 800255c:	d9f7      	bls.n	800254e <HAL_RCC_OscConfig+0x20a>
 800255e:	e738      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002560:	2b05      	cmp	r3, #5
 8002562:	d104      	bne.n	800256e <HAL_RCC_OscConfig+0x22a>
 8002564:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002566:	f043 0304 	orr.w	r3, r3, #4
 800256a:	672b      	str	r3, [r5, #112]	; 0x70
 800256c:	e7d0      	b.n	8002510 <HAL_RCC_OscConfig+0x1cc>
 800256e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002570:	f022 0201 	bic.w	r2, r2, #1
 8002574:	672a      	str	r2, [r5, #112]	; 0x70
 8002576:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002578:	f022 0204 	bic.w	r2, r2, #4
 800257c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1ca      	bne.n	8002518 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8002582:	f001 ff0d 	bl	80043a0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002586:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800258a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800258c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800258e:	0798      	lsls	r0, r3, #30
 8002590:	d5cb      	bpl.n	800252a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002592:	f001 ff05 	bl	80043a0 <HAL_GetTick>
 8002596:	1bc0      	subs	r0, r0, r7
 8002598:	4540      	cmp	r0, r8
 800259a:	d9f7      	bls.n	800258c <HAL_RCC_OscConfig+0x248>
 800259c:	e719      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800259e:	f001 feff 	bl	80043a0 <HAL_GetTick>
 80025a2:	1bc0      	subs	r0, r0, r7
 80025a4:	4540      	cmp	r0, r8
 80025a6:	d9bd      	bls.n	8002524 <HAL_RCC_OscConfig+0x1e0>
 80025a8:	e713      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025aa:	4d1b      	ldr	r5, [pc, #108]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
 80025ac:	68ab      	ldr	r3, [r5, #8]
 80025ae:	f003 030c 	and.w	r3, r3, #12
 80025b2:	2b08      	cmp	r3, #8
 80025b4:	f43f aeca 	beq.w	800234c <HAL_RCC_OscConfig+0x8>
 80025b8:	4e1b      	ldr	r6, [pc, #108]	; (8002628 <HAL_RCC_OscConfig+0x2e4>)
 80025ba:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025bc:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80025be:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025c0:	d134      	bne.n	800262c <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 80025c2:	f001 feed 	bl	80043a0 <HAL_GetTick>
 80025c6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c8:	682b      	ldr	r3, [r5, #0]
 80025ca:	0199      	lsls	r1, r3, #6
 80025cc:	d41e      	bmi.n	800260c <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025ce:	6a22      	ldr	r2, [r4, #32]
 80025d0:	69e3      	ldr	r3, [r4, #28]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025d6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80025da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80025dc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80025e0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025e2:	4c0d      	ldr	r4, [pc, #52]	; (8002618 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025e4:	0852      	lsrs	r2, r2, #1
 80025e6:	3a01      	subs	r2, #1
 80025e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80025ec:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80025ee:	2301      	movs	r3, #1
 80025f0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80025f2:	f001 fed5 	bl	80043a0 <HAL_GetTick>
 80025f6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025f8:	6823      	ldr	r3, [r4, #0]
 80025fa:	019a      	lsls	r2, r3, #6
 80025fc:	f53f aebc 	bmi.w	8002378 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002600:	f001 fece 	bl	80043a0 <HAL_GetTick>
 8002604:	1b40      	subs	r0, r0, r5
 8002606:	2802      	cmp	r0, #2
 8002608:	d9f6      	bls.n	80025f8 <HAL_RCC_OscConfig+0x2b4>
 800260a:	e6e2      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800260c:	f001 fec8 	bl	80043a0 <HAL_GetTick>
 8002610:	1bc0      	subs	r0, r0, r7
 8002612:	2802      	cmp	r0, #2
 8002614:	d9d8      	bls.n	80025c8 <HAL_RCC_OscConfig+0x284>
 8002616:	e6dc      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
 8002618:	40023800 	.word	0x40023800
 800261c:	42470000 	.word	0x42470000
 8002620:	42470e80 	.word	0x42470e80
 8002624:	40007000 	.word	0x40007000
 8002628:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 800262c:	f001 feb8 	bl	80043a0 <HAL_GetTick>
 8002630:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002632:	682b      	ldr	r3, [r5, #0]
 8002634:	019b      	lsls	r3, r3, #6
 8002636:	f57f ae9f 	bpl.w	8002378 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800263a:	f001 feb1 	bl	80043a0 <HAL_GetTick>
 800263e:	1b00      	subs	r0, r0, r4
 8002640:	2802      	cmp	r0, #2
 8002642:	d9f6      	bls.n	8002632 <HAL_RCC_OscConfig+0x2ee>
 8002644:	e6c5      	b.n	80023d2 <HAL_RCC_OscConfig+0x8e>
 8002646:	bf00      	nop

08002648 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002648:	4913      	ldr	r1, [pc, #76]	; (8002698 <HAL_RCC_GetSysClockFreq+0x50>)
{
 800264a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800264c:	688b      	ldr	r3, [r1, #8]
 800264e:	f003 030c 	and.w	r3, r3, #12
 8002652:	2b04      	cmp	r3, #4
 8002654:	d003      	beq.n	800265e <HAL_RCC_GetSysClockFreq+0x16>
 8002656:	2b08      	cmp	r3, #8
 8002658:	d003      	beq.n	8002662 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800265a:	4810      	ldr	r0, [pc, #64]	; (800269c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800265c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800265e:	4810      	ldr	r0, [pc, #64]	; (80026a0 <HAL_RCC_GetSysClockFreq+0x58>)
 8002660:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002662:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002664:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002666:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002668:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800266c:	bf14      	ite	ne
 800266e:	480c      	ldrne	r0, [pc, #48]	; (80026a0 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002670:	480a      	ldreq	r0, [pc, #40]	; (800269c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002672:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002676:	bf18      	it	ne
 8002678:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800267a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800267e:	fba1 0100 	umull	r0, r1, r1, r0
 8002682:	f7fe fa8d 	bl	8000ba0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002686:	4b04      	ldr	r3, [pc, #16]	; (8002698 <HAL_RCC_GetSysClockFreq+0x50>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800268e:	3301      	adds	r3, #1
 8002690:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8002692:	fbb0 f0f3 	udiv	r0, r0, r3
 8002696:	bd08      	pop	{r3, pc}
 8002698:	40023800 	.word	0x40023800
 800269c:	00f42400 	.word	0x00f42400
 80026a0:	017d7840 	.word	0x017d7840

080026a4 <HAL_RCC_ClockConfig>:
{
 80026a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026a8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80026aa:	4604      	mov	r4, r0
 80026ac:	b910      	cbnz	r0, 80026b4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80026ae:	2001      	movs	r0, #1
 80026b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026b4:	4b44      	ldr	r3, [pc, #272]	; (80027c8 <HAL_RCC_ClockConfig+0x124>)
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	f002 020f 	and.w	r2, r2, #15
 80026bc:	428a      	cmp	r2, r1
 80026be:	d328      	bcc.n	8002712 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026c0:	6821      	ldr	r1, [r4, #0]
 80026c2:	078f      	lsls	r7, r1, #30
 80026c4:	d42d      	bmi.n	8002722 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026c6:	07c8      	lsls	r0, r1, #31
 80026c8:	d440      	bmi.n	800274c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026ca:	4b3f      	ldr	r3, [pc, #252]	; (80027c8 <HAL_RCC_ClockConfig+0x124>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	f002 020f 	and.w	r2, r2, #15
 80026d2:	4295      	cmp	r5, r2
 80026d4:	d366      	bcc.n	80027a4 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026d6:	6822      	ldr	r2, [r4, #0]
 80026d8:	0751      	lsls	r1, r2, #29
 80026da:	d46c      	bmi.n	80027b6 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026dc:	0713      	lsls	r3, r2, #28
 80026de:	d507      	bpl.n	80026f0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026e0:	4a3a      	ldr	r2, [pc, #232]	; (80027cc <HAL_RCC_ClockConfig+0x128>)
 80026e2:	6921      	ldr	r1, [r4, #16]
 80026e4:	6893      	ldr	r3, [r2, #8]
 80026e6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80026ea:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80026ee:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026f0:	f7ff ffaa 	bl	8002648 <HAL_RCC_GetSysClockFreq>
 80026f4:	4b35      	ldr	r3, [pc, #212]	; (80027cc <HAL_RCC_ClockConfig+0x128>)
 80026f6:	4a36      	ldr	r2, [pc, #216]	; (80027d0 <HAL_RCC_ClockConfig+0x12c>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80026fe:	5cd3      	ldrb	r3, [r2, r3]
 8002700:	40d8      	lsrs	r0, r3
 8002702:	4b34      	ldr	r3, [pc, #208]	; (80027d4 <HAL_RCC_ClockConfig+0x130>)
 8002704:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002706:	2000      	movs	r0, #0
 8002708:	f7fe fbd2 	bl	8000eb0 <HAL_InitTick>
  return HAL_OK;
 800270c:	2000      	movs	r0, #0
 800270e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002712:	b2ca      	uxtb	r2, r1
 8002714:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 030f 	and.w	r3, r3, #15
 800271c:	4299      	cmp	r1, r3
 800271e:	d1c6      	bne.n	80026ae <HAL_RCC_ClockConfig+0xa>
 8002720:	e7ce      	b.n	80026c0 <HAL_RCC_ClockConfig+0x1c>
 8002722:	4b2a      	ldr	r3, [pc, #168]	; (80027cc <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002724:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002728:	bf1e      	ittt	ne
 800272a:	689a      	ldrne	r2, [r3, #8]
 800272c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002730:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002732:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002734:	bf42      	ittt	mi
 8002736:	689a      	ldrmi	r2, [r3, #8]
 8002738:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 800273c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	68a0      	ldr	r0, [r4, #8]
 8002742:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002746:	4302      	orrs	r2, r0
 8002748:	609a      	str	r2, [r3, #8]
 800274a:	e7bc      	b.n	80026c6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800274c:	6862      	ldr	r2, [r4, #4]
 800274e:	4b1f      	ldr	r3, [pc, #124]	; (80027cc <HAL_RCC_ClockConfig+0x128>)
 8002750:	2a01      	cmp	r2, #1
 8002752:	d11d      	bne.n	8002790 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800275a:	d0a8      	beq.n	80026ae <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800275c:	4e1b      	ldr	r6, [pc, #108]	; (80027cc <HAL_RCC_ClockConfig+0x128>)
 800275e:	68b3      	ldr	r3, [r6, #8]
 8002760:	f023 0303 	bic.w	r3, r3, #3
 8002764:	4313      	orrs	r3, r2
 8002766:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002768:	f001 fe1a 	bl	80043a0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800276c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002770:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002772:	68b3      	ldr	r3, [r6, #8]
 8002774:	6862      	ldr	r2, [r4, #4]
 8002776:	f003 030c 	and.w	r3, r3, #12
 800277a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800277e:	d0a4      	beq.n	80026ca <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002780:	f001 fe0e 	bl	80043a0 <HAL_GetTick>
 8002784:	1bc0      	subs	r0, r0, r7
 8002786:	4540      	cmp	r0, r8
 8002788:	d9f3      	bls.n	8002772 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800278a:	2003      	movs	r0, #3
}
 800278c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002790:	1e91      	subs	r1, r2, #2
 8002792:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002794:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002796:	d802      	bhi.n	800279e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002798:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800279c:	e7dd      	b.n	800275a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800279e:	f013 0f02 	tst.w	r3, #2
 80027a2:	e7da      	b.n	800275a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027a4:	b2ea      	uxtb	r2, r5
 80027a6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 030f 	and.w	r3, r3, #15
 80027ae:	429d      	cmp	r5, r3
 80027b0:	f47f af7d 	bne.w	80026ae <HAL_RCC_ClockConfig+0xa>
 80027b4:	e78f      	b.n	80026d6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b6:	4905      	ldr	r1, [pc, #20]	; (80027cc <HAL_RCC_ClockConfig+0x128>)
 80027b8:	68e0      	ldr	r0, [r4, #12]
 80027ba:	688b      	ldr	r3, [r1, #8]
 80027bc:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80027c0:	4303      	orrs	r3, r0
 80027c2:	608b      	str	r3, [r1, #8]
 80027c4:	e78a      	b.n	80026dc <HAL_RCC_ClockConfig+0x38>
 80027c6:	bf00      	nop
 80027c8:	40023c00 	.word	0x40023c00
 80027cc:	40023800 	.word	0x40023800
 80027d0:	080071ed 	.word	0x080071ed
 80027d4:	20000008 	.word	0x20000008

080027d8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80027d8:	4b01      	ldr	r3, [pc, #4]	; (80027e0 <HAL_RCC_GetHCLKFreq+0x8>)
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	20000008 	.word	0x20000008

080027e4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027e4:	4b04      	ldr	r3, [pc, #16]	; (80027f8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80027e6:	4a05      	ldr	r2, [pc, #20]	; (80027fc <HAL_RCC_GetPCLK1Freq+0x18>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80027ee:	5cd3      	ldrb	r3, [r2, r3]
 80027f0:	4a03      	ldr	r2, [pc, #12]	; (8002800 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80027f2:	6810      	ldr	r0, [r2, #0]
}
 80027f4:	40d8      	lsrs	r0, r3
 80027f6:	4770      	bx	lr
 80027f8:	40023800 	.word	0x40023800
 80027fc:	080071fd 	.word	0x080071fd
 8002800:	20000008 	.word	0x20000008

08002804 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002804:	4b04      	ldr	r3, [pc, #16]	; (8002818 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002806:	4a05      	ldr	r2, [pc, #20]	; (800281c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800280e:	5cd3      	ldrb	r3, [r2, r3]
 8002810:	4a03      	ldr	r2, [pc, #12]	; (8002820 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002812:	6810      	ldr	r0, [r2, #0]
}
 8002814:	40d8      	lsrs	r0, r3
 8002816:	4770      	bx	lr
 8002818:	40023800 	.word	0x40023800
 800281c:	080071fd 	.word	0x080071fd
 8002820:	20000008 	.word	0x20000008

08002824 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002824:	6a03      	ldr	r3, [r0, #32]
 8002826:	f023 0301 	bic.w	r3, r3, #1
 800282a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800282c:	6a03      	ldr	r3, [r0, #32]
{
 800282e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002830:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002832:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002834:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002836:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800283a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800283c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800283e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002842:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002844:	4d0e      	ldr	r5, [pc, #56]	; (8002880 <TIM_OC1_SetConfig+0x5c>)
 8002846:	42a8      	cmp	r0, r5
 8002848:	d002      	beq.n	8002850 <TIM_OC1_SetConfig+0x2c>
 800284a:	4e0e      	ldr	r6, [pc, #56]	; (8002884 <TIM_OC1_SetConfig+0x60>)
 800284c:	42b0      	cmp	r0, r6
 800284e:	d110      	bne.n	8002872 <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002850:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002852:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002856:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002858:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800285a:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800285e:	d002      	beq.n	8002866 <TIM_OC1_SetConfig+0x42>
 8002860:	4d08      	ldr	r5, [pc, #32]	; (8002884 <TIM_OC1_SetConfig+0x60>)
 8002862:	42a8      	cmp	r0, r5
 8002864:	d105      	bne.n	8002872 <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002866:	694d      	ldr	r5, [r1, #20]
 8002868:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800286a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800286e:	4335      	orrs	r5, r6
 8002870:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002872:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002874:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002876:	684a      	ldr	r2, [r1, #4]
 8002878:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800287a:	6203      	str	r3, [r0, #32]
 800287c:	bd70      	pop	{r4, r5, r6, pc}
 800287e:	bf00      	nop
 8002880:	40010000 	.word	0x40010000
 8002884:	40010400 	.word	0x40010400

08002888 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002888:	6a03      	ldr	r3, [r0, #32]
 800288a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800288e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002890:	6a03      	ldr	r3, [r0, #32]
{
 8002892:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002894:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002896:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002898:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800289a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800289e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80028a0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80028a2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80028a6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80028aa:	4d11      	ldr	r5, [pc, #68]	; (80028f0 <TIM_OC3_SetConfig+0x68>)
 80028ac:	42a8      	cmp	r0, r5
 80028ae:	d003      	beq.n	80028b8 <TIM_OC3_SetConfig+0x30>
 80028b0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80028b4:	42a8      	cmp	r0, r5
 80028b6:	d114      	bne.n	80028e2 <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80028b8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80028ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80028be:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028c2:	4d0b      	ldr	r5, [pc, #44]	; (80028f0 <TIM_OC3_SetConfig+0x68>)
 80028c4:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 80028c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028ca:	d003      	beq.n	80028d4 <TIM_OC3_SetConfig+0x4c>
 80028cc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80028d0:	42a8      	cmp	r0, r5
 80028d2:	d106      	bne.n	80028e2 <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80028d4:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80028d6:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80028d8:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80028dc:	4335      	orrs	r5, r6
 80028de:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028e2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80028e4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80028e6:	684a      	ldr	r2, [r1, #4]
 80028e8:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028ea:	6203      	str	r3, [r0, #32]
 80028ec:	bd70      	pop	{r4, r5, r6, pc}
 80028ee:	bf00      	nop
 80028f0:	40010000 	.word	0x40010000

080028f4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028f4:	6a03      	ldr	r3, [r0, #32]
 80028f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028fa:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028fc:	6a03      	ldr	r3, [r0, #32]
{
 80028fe:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002900:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002902:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002904:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002906:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800290a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800290e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002910:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002914:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002918:	4d08      	ldr	r5, [pc, #32]	; (800293c <TIM_OC4_SetConfig+0x48>)
 800291a:	42a8      	cmp	r0, r5
 800291c:	d003      	beq.n	8002926 <TIM_OC4_SetConfig+0x32>
 800291e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002922:	42a8      	cmp	r0, r5
 8002924:	d104      	bne.n	8002930 <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002926:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002928:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800292c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002930:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002932:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002934:	684a      	ldr	r2, [r1, #4]
 8002936:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002938:	6203      	str	r3, [r0, #32]
 800293a:	bd30      	pop	{r4, r5, pc}
 800293c:	40010000 	.word	0x40010000

08002940 <HAL_TIM_PWM_MspInit>:
 8002940:	4770      	bx	lr

08002942 <HAL_TIM_PeriodElapsedCallback>:
 8002942:	4770      	bx	lr

08002944 <HAL_TIM_OC_DelayElapsedCallback>:
 8002944:	4770      	bx	lr

08002946 <HAL_TIM_IC_CaptureCallback>:
 8002946:	4770      	bx	lr

08002948 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002948:	4770      	bx	lr

0800294a <HAL_TIM_TriggerCallback>:
 800294a:	4770      	bx	lr

0800294c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800294c:	6803      	ldr	r3, [r0, #0]
 800294e:	691a      	ldr	r2, [r3, #16]
 8002950:	0791      	lsls	r1, r2, #30
{
 8002952:	b510      	push	{r4, lr}
 8002954:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002956:	d50e      	bpl.n	8002976 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002958:	68da      	ldr	r2, [r3, #12]
 800295a:	0792      	lsls	r2, r2, #30
 800295c:	d50b      	bpl.n	8002976 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800295e:	f06f 0202 	mvn.w	r2, #2
 8002962:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002964:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002966:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002968:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800296a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800296c:	d077      	beq.n	8002a5e <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800296e:	f7ff ffea 	bl	8002946 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002972:	2300      	movs	r3, #0
 8002974:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002976:	6823      	ldr	r3, [r4, #0]
 8002978:	691a      	ldr	r2, [r3, #16]
 800297a:	0750      	lsls	r0, r2, #29
 800297c:	d510      	bpl.n	80029a0 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800297e:	68da      	ldr	r2, [r3, #12]
 8002980:	0751      	lsls	r1, r2, #29
 8002982:	d50d      	bpl.n	80029a0 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002984:	f06f 0204 	mvn.w	r2, #4
 8002988:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800298a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800298c:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800298e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002992:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002994:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002996:	d068      	beq.n	8002a6a <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002998:	f7ff ffd5 	bl	8002946 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800299c:	2300      	movs	r3, #0
 800299e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80029a0:	6823      	ldr	r3, [r4, #0]
 80029a2:	691a      	ldr	r2, [r3, #16]
 80029a4:	0712      	lsls	r2, r2, #28
 80029a6:	d50f      	bpl.n	80029c8 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	0710      	lsls	r0, r2, #28
 80029ac:	d50c      	bpl.n	80029c8 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029ae:	f06f 0208 	mvn.w	r2, #8
 80029b2:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029b4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029b6:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029b8:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029ba:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80029bc:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029be:	d05a      	beq.n	8002a76 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80029c0:	f7ff ffc1 	bl	8002946 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029c4:	2300      	movs	r3, #0
 80029c6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	691a      	ldr	r2, [r3, #16]
 80029cc:	06d2      	lsls	r2, r2, #27
 80029ce:	d510      	bpl.n	80029f2 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029d0:	68da      	ldr	r2, [r3, #12]
 80029d2:	06d0      	lsls	r0, r2, #27
 80029d4:	d50d      	bpl.n	80029f2 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80029d6:	f06f 0210 	mvn.w	r2, #16
 80029da:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029dc:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029de:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029e0:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029e4:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80029e6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029e8:	d04b      	beq.n	8002a82 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80029ea:	f7ff ffac 	bl	8002946 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ee:	2300      	movs	r3, #0
 80029f0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80029f2:	6823      	ldr	r3, [r4, #0]
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	07d1      	lsls	r1, r2, #31
 80029f8:	d508      	bpl.n	8002a0c <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80029fa:	68da      	ldr	r2, [r3, #12]
 80029fc:	07d2      	lsls	r2, r2, #31
 80029fe:	d505      	bpl.n	8002a0c <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a00:	f06f 0201 	mvn.w	r2, #1
 8002a04:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a06:	4620      	mov	r0, r4
 8002a08:	f7ff ff9b 	bl	8002942 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a0c:	6823      	ldr	r3, [r4, #0]
 8002a0e:	691a      	ldr	r2, [r3, #16]
 8002a10:	0610      	lsls	r0, r2, #24
 8002a12:	d508      	bpl.n	8002a26 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a14:	68da      	ldr	r2, [r3, #12]
 8002a16:	0611      	lsls	r1, r2, #24
 8002a18:	d505      	bpl.n	8002a26 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a1a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a1e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002a20:	4620      	mov	r0, r4
 8002a22:	f000 fab8 	bl	8002f96 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a26:	6823      	ldr	r3, [r4, #0]
 8002a28:	691a      	ldr	r2, [r3, #16]
 8002a2a:	0652      	lsls	r2, r2, #25
 8002a2c:	d508      	bpl.n	8002a40 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	0650      	lsls	r0, r2, #25
 8002a32:	d505      	bpl.n	8002a40 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a38:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002a3a:	4620      	mov	r0, r4
 8002a3c:	f7ff ff85 	bl	800294a <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002a40:	6823      	ldr	r3, [r4, #0]
 8002a42:	691a      	ldr	r2, [r3, #16]
 8002a44:	0691      	lsls	r1, r2, #26
 8002a46:	d522      	bpl.n	8002a8e <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002a48:	68da      	ldr	r2, [r3, #12]
 8002a4a:	0692      	lsls	r2, r2, #26
 8002a4c:	d51f      	bpl.n	8002a8e <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a4e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8002a52:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a54:	611a      	str	r2, [r3, #16]
}
 8002a56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8002a5a:	f000 ba9b 	b.w	8002f94 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a5e:	f7ff ff71 	bl	8002944 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a62:	4620      	mov	r0, r4
 8002a64:	f7ff ff70 	bl	8002948 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a68:	e783      	b.n	8002972 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a6a:	f7ff ff6b 	bl	8002944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a6e:	4620      	mov	r0, r4
 8002a70:	f7ff ff6a 	bl	8002948 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a74:	e792      	b.n	800299c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a76:	f7ff ff65 	bl	8002944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a7a:	4620      	mov	r0, r4
 8002a7c:	f7ff ff64 	bl	8002948 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a80:	e7a0      	b.n	80029c4 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a82:	f7ff ff5f 	bl	8002944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a86:	4620      	mov	r0, r4
 8002a88:	f7ff ff5e 	bl	8002948 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a8c:	e7af      	b.n	80029ee <HAL_TIM_IRQHandler+0xa2>
 8002a8e:	bd10      	pop	{r4, pc}

08002a90 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a90:	4a30      	ldr	r2, [pc, #192]	; (8002b54 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8002a92:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a94:	4290      	cmp	r0, r2
 8002a96:	d012      	beq.n	8002abe <TIM_Base_SetConfig+0x2e>
 8002a98:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002a9c:	d00f      	beq.n	8002abe <TIM_Base_SetConfig+0x2e>
 8002a9e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002aa2:	4290      	cmp	r0, r2
 8002aa4:	d00b      	beq.n	8002abe <TIM_Base_SetConfig+0x2e>
 8002aa6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002aaa:	4290      	cmp	r0, r2
 8002aac:	d007      	beq.n	8002abe <TIM_Base_SetConfig+0x2e>
 8002aae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ab2:	4290      	cmp	r0, r2
 8002ab4:	d003      	beq.n	8002abe <TIM_Base_SetConfig+0x2e>
 8002ab6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002aba:	4290      	cmp	r0, r2
 8002abc:	d119      	bne.n	8002af2 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8002abe:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ac0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002ac4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ac6:	4a23      	ldr	r2, [pc, #140]	; (8002b54 <TIM_Base_SetConfig+0xc4>)
 8002ac8:	4290      	cmp	r0, r2
 8002aca:	d029      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002acc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002ad0:	d026      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002ad2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002ad6:	4290      	cmp	r0, r2
 8002ad8:	d022      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002ada:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ade:	4290      	cmp	r0, r2
 8002ae0:	d01e      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002ae2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ae6:	4290      	cmp	r0, r2
 8002ae8:	d01a      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002aea:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002aee:	4290      	cmp	r0, r2
 8002af0:	d016      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002af2:	4a19      	ldr	r2, [pc, #100]	; (8002b58 <TIM_Base_SetConfig+0xc8>)
 8002af4:	4290      	cmp	r0, r2
 8002af6:	d013      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002af8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002afc:	4290      	cmp	r0, r2
 8002afe:	d00f      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002b00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b04:	4290      	cmp	r0, r2
 8002b06:	d00b      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002b08:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002b0c:	4290      	cmp	r0, r2
 8002b0e:	d007      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002b10:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b14:	4290      	cmp	r0, r2
 8002b16:	d003      	beq.n	8002b20 <TIM_Base_SetConfig+0x90>
 8002b18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b1c:	4290      	cmp	r0, r2
 8002b1e:	d103      	bne.n	8002b28 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b20:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b26:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b28:	694a      	ldr	r2, [r1, #20]
 8002b2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b2e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002b30:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b32:	688b      	ldr	r3, [r1, #8]
 8002b34:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002b36:	680b      	ldr	r3, [r1, #0]
 8002b38:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b3a:	4b06      	ldr	r3, [pc, #24]	; (8002b54 <TIM_Base_SetConfig+0xc4>)
 8002b3c:	4298      	cmp	r0, r3
 8002b3e:	d003      	beq.n	8002b48 <TIM_Base_SetConfig+0xb8>
 8002b40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b44:	4298      	cmp	r0, r3
 8002b46:	d101      	bne.n	8002b4c <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8002b48:	690b      	ldr	r3, [r1, #16]
 8002b4a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	6143      	str	r3, [r0, #20]
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40010000 	.word	0x40010000
 8002b58:	40014000 	.word	0x40014000

08002b5c <HAL_TIM_Base_Init>:
{
 8002b5c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002b5e:	4604      	mov	r4, r0
 8002b60:	b1a0      	cbz	r0, 8002b8c <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002b62:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b66:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b6a:	b91b      	cbnz	r3, 8002b74 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002b6c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002b70:	f001 fa50 	bl	8004014 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002b74:	2302      	movs	r3, #2
 8002b76:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b7a:	6820      	ldr	r0, [r4, #0]
 8002b7c:	1d21      	adds	r1, r4, #4
 8002b7e:	f7ff ff87 	bl	8002a90 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002b82:	2301      	movs	r3, #1
 8002b84:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002b88:	2000      	movs	r0, #0
 8002b8a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002b8c:	2001      	movs	r0, #1
}
 8002b8e:	bd10      	pop	{r4, pc}

08002b90 <HAL_TIM_PWM_Init>:
{
 8002b90:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002b92:	4604      	mov	r4, r0
 8002b94:	b1a0      	cbz	r0, 8002bc0 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002b96:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b9a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b9e:	b91b      	cbnz	r3, 8002ba8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002ba0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002ba4:	f7ff fecc 	bl	8002940 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bae:	6820      	ldr	r0, [r4, #0]
 8002bb0:	1d21      	adds	r1, r4, #4
 8002bb2:	f7ff ff6d 	bl	8002a90 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002bbc:	2000      	movs	r0, #0
 8002bbe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002bc0:	2001      	movs	r0, #1
}
 8002bc2:	bd10      	pop	{r4, pc}

08002bc4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bc4:	6a03      	ldr	r3, [r0, #32]
 8002bc6:	f023 0310 	bic.w	r3, r3, #16
 8002bca:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002bcc:	6a03      	ldr	r3, [r0, #32]
{
 8002bce:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8002bd0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002bd2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bd4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002bd6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bda:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002bde:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002be0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002be4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002be8:	4d10      	ldr	r5, [pc, #64]	; (8002c2c <TIM_OC2_SetConfig+0x68>)
 8002bea:	42a8      	cmp	r0, r5
 8002bec:	d003      	beq.n	8002bf6 <TIM_OC2_SetConfig+0x32>
 8002bee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002bf2:	42a8      	cmp	r0, r5
 8002bf4:	d114      	bne.n	8002c20 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002bf6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002bf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002bfc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c00:	4d0a      	ldr	r5, [pc, #40]	; (8002c2c <TIM_OC2_SetConfig+0x68>)
 8002c02:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002c04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c08:	d003      	beq.n	8002c12 <TIM_OC2_SetConfig+0x4e>
 8002c0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c0e:	42a8      	cmp	r0, r5
 8002c10:	d106      	bne.n	8002c20 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002c12:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002c14:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002c16:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002c1a:	4335      	orrs	r5, r6
 8002c1c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002c20:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002c22:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002c24:	684a      	ldr	r2, [r1, #4]
 8002c26:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002c28:	6203      	str	r3, [r0, #32]
 8002c2a:	bd70      	pop	{r4, r5, r6, pc}
 8002c2c:	40010000 	.word	0x40010000

08002c30 <HAL_TIM_PWM_ConfigChannel>:
{
 8002c30:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002c32:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002c36:	2b01      	cmp	r3, #1
{
 8002c38:	4604      	mov	r4, r0
 8002c3a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002c3e:	d025      	beq.n	8002c8c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002c40:	2301      	movs	r3, #1
 8002c42:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002c46:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8002c4a:	2a0c      	cmp	r2, #12
 8002c4c:	d818      	bhi.n	8002c80 <HAL_TIM_PWM_ConfigChannel+0x50>
 8002c4e:	e8df f002 	tbb	[pc, r2]
 8002c52:	1707      	.short	0x1707
 8002c54:	171e1717 	.word	0x171e1717
 8002c58:	172f1717 	.word	0x172f1717
 8002c5c:	1717      	.short	0x1717
 8002c5e:	40          	.byte	0x40
 8002c5f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c60:	6820      	ldr	r0, [r4, #0]
 8002c62:	f7ff fddf 	bl	8002824 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c66:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c68:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c6a:	699a      	ldr	r2, [r3, #24]
 8002c6c:	f042 0208 	orr.w	r2, r2, #8
 8002c70:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c72:	699a      	ldr	r2, [r3, #24]
 8002c74:	f022 0204 	bic.w	r2, r2, #4
 8002c78:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c7a:	699a      	ldr	r2, [r3, #24]
 8002c7c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c7e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002c80:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002c82:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002c84:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002c88:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002c8c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c8e:	6820      	ldr	r0, [r4, #0]
 8002c90:	f7ff ff98 	bl	8002bc4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c94:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c96:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c98:	699a      	ldr	r2, [r3, #24]
 8002c9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ca0:	699a      	ldr	r2, [r3, #24]
 8002ca2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ca6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ca8:	699a      	ldr	r2, [r3, #24]
 8002caa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002cae:	e7e6      	b.n	8002c7e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002cb0:	6820      	ldr	r0, [r4, #0]
 8002cb2:	f7ff fde9 	bl	8002888 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002cb6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002cb8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002cba:	69da      	ldr	r2, [r3, #28]
 8002cbc:	f042 0208 	orr.w	r2, r2, #8
 8002cc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002cc2:	69da      	ldr	r2, [r3, #28]
 8002cc4:	f022 0204 	bic.w	r2, r2, #4
 8002cc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002cca:	69da      	ldr	r2, [r3, #28]
 8002ccc:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002cce:	61da      	str	r2, [r3, #28]
      break;
 8002cd0:	e7d6      	b.n	8002c80 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002cd2:	6820      	ldr	r0, [r4, #0]
 8002cd4:	f7ff fe0e 	bl	80028f4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002cd8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002cda:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002cdc:	69da      	ldr	r2, [r3, #28]
 8002cde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ce2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ce4:	69da      	ldr	r2, [r3, #28]
 8002ce6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002cec:	69da      	ldr	r2, [r3, #28]
 8002cee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002cf2:	e7ec      	b.n	8002cce <HAL_TIM_PWM_ConfigChannel+0x9e>

08002cf4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cf4:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002cf6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002cf8:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cfa:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002cfe:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002d02:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d04:	6083      	str	r3, [r0, #8]
 8002d06:	bd10      	pop	{r4, pc}

08002d08 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002d08:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d0c:	2b01      	cmp	r3, #1
{
 8002d0e:	b570      	push	{r4, r5, r6, lr}
 8002d10:	4604      	mov	r4, r0
 8002d12:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002d16:	d019      	beq.n	8002d4c <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8002d18:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002d1c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8002d1e:	2301      	movs	r3, #1
 8002d20:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002d24:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d2a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002d2e:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002d30:	680b      	ldr	r3, [r1, #0]
 8002d32:	2b40      	cmp	r3, #64	; 0x40
 8002d34:	d065      	beq.n	8002e02 <HAL_TIM_ConfigClockSource+0xfa>
 8002d36:	d815      	bhi.n	8002d64 <HAL_TIM_ConfigClockSource+0x5c>
 8002d38:	2b10      	cmp	r3, #16
 8002d3a:	d00c      	beq.n	8002d56 <HAL_TIM_ConfigClockSource+0x4e>
 8002d3c:	d807      	bhi.n	8002d4e <HAL_TIM_ConfigClockSource+0x46>
 8002d3e:	b153      	cbz	r3, 8002d56 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8002d40:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002d42:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002d44:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002d48:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002d4c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002d4e:	2b20      	cmp	r3, #32
 8002d50:	d001      	beq.n	8002d56 <HAL_TIM_ConfigClockSource+0x4e>
 8002d52:	2b30      	cmp	r3, #48	; 0x30
 8002d54:	d1f4      	bne.n	8002d40 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8002d56:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d58:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d5c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d60:	4313      	orrs	r3, r2
 8002d62:	e01a      	b.n	8002d9a <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8002d64:	2b60      	cmp	r3, #96	; 0x60
 8002d66:	d034      	beq.n	8002dd2 <HAL_TIM_ConfigClockSource+0xca>
 8002d68:	d819      	bhi.n	8002d9e <HAL_TIM_ConfigClockSource+0x96>
 8002d6a:	2b50      	cmp	r3, #80	; 0x50
 8002d6c:	d1e8      	bne.n	8002d40 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d6e:	684a      	ldr	r2, [r1, #4]
 8002d70:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002d72:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d74:	6a05      	ldr	r5, [r0, #32]
 8002d76:	f025 0501 	bic.w	r5, r5, #1
 8002d7a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d7c:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d7e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d86:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002d8a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002d8c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d8e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002d90:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d96:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002d9a:	6083      	str	r3, [r0, #8]
 8002d9c:	e7d0      	b.n	8002d40 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8002d9e:	2b70      	cmp	r3, #112	; 0x70
 8002da0:	d00c      	beq.n	8002dbc <HAL_TIM_ConfigClockSource+0xb4>
 8002da2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002da6:	d1cb      	bne.n	8002d40 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8002da8:	68cb      	ldr	r3, [r1, #12]
 8002daa:	684a      	ldr	r2, [r1, #4]
 8002dac:	6889      	ldr	r1, [r1, #8]
 8002dae:	f7ff ffa1 	bl	8002cf4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002db2:	6822      	ldr	r2, [r4, #0]
 8002db4:	6893      	ldr	r3, [r2, #8]
 8002db6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dba:	e008      	b.n	8002dce <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8002dbc:	68cb      	ldr	r3, [r1, #12]
 8002dbe:	684a      	ldr	r2, [r1, #4]
 8002dc0:	6889      	ldr	r1, [r1, #8]
 8002dc2:	f7ff ff97 	bl	8002cf4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002dc6:	6822      	ldr	r2, [r4, #0]
 8002dc8:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002dca:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002dce:	6093      	str	r3, [r2, #8]
      break;
 8002dd0:	e7b6      	b.n	8002d40 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002dd2:	684d      	ldr	r5, [r1, #4]
 8002dd4:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dd6:	6a01      	ldr	r1, [r0, #32]
 8002dd8:	f021 0110 	bic.w	r1, r1, #16
 8002ddc:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dde:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002de0:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002de2:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002de6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002dea:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002dee:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002df2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002df4:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002df6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002df8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dfc:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002e00:	e7cb      	b.n	8002d9a <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e02:	684a      	ldr	r2, [r1, #4]
 8002e04:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002e06:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e08:	6a05      	ldr	r5, [r0, #32]
 8002e0a:	f025 0501 	bic.w	r5, r5, #1
 8002e0e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e10:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e12:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e1a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002e1e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002e20:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002e22:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002e24:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e2a:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002e2e:	e7b4      	b.n	8002d9a <HAL_TIM_ConfigClockSource+0x92>

08002e30 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e30:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e32:	f001 011f 	and.w	r1, r1, #31
{
 8002e36:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e38:	2401      	movs	r4, #1
 8002e3a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002e3c:	ea23 0304 	bic.w	r3, r3, r4
 8002e40:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002e42:	6a03      	ldr	r3, [r0, #32]
 8002e44:	408a      	lsls	r2, r1
 8002e46:	431a      	orrs	r2, r3
 8002e48:	6202      	str	r2, [r0, #32]
 8002e4a:	bd10      	pop	{r4, pc}

08002e4c <HAL_TIM_PWM_Start>:
{
 8002e4c:	b510      	push	{r4, lr}
 8002e4e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e50:	2201      	movs	r2, #1
 8002e52:	6800      	ldr	r0, [r0, #0]
 8002e54:	f7ff ffec 	bl	8002e30 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e58:	6823      	ldr	r3, [r4, #0]
 8002e5a:	4a0b      	ldr	r2, [pc, #44]	; (8002e88 <HAL_TIM_PWM_Start+0x3c>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d00e      	beq.n	8002e7e <HAL_TIM_PWM_Start+0x32>
 8002e60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d00a      	beq.n	8002e7e <HAL_TIM_PWM_Start+0x32>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e6e:	2a06      	cmp	r2, #6
 8002e70:	d003      	beq.n	8002e7a <HAL_TIM_PWM_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	f042 0201 	orr.w	r2, r2, #1
 8002e78:	601a      	str	r2, [r3, #0]
}
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8002e7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e80:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e84:	645a      	str	r2, [r3, #68]	; 0x44
 8002e86:	e7ef      	b.n	8002e68 <HAL_TIM_PWM_Start+0x1c>
 8002e88:	40010000 	.word	0x40010000

08002e8c <HAL_TIM_PWM_Start_IT>:
{
 8002e8c:	b510      	push	{r4, lr}
 8002e8e:	4604      	mov	r4, r0
  switch (Channel)
 8002e90:	290c      	cmp	r1, #12
 8002e92:	d80d      	bhi.n	8002eb0 <HAL_TIM_PWM_Start_IT+0x24>
 8002e94:	e8df f001 	tbb	[pc, r1]
 8002e98:	0c0c0c07 	.word	0x0c0c0c07
 8002e9c:	0c0c0c23 	.word	0x0c0c0c23
 8002ea0:	0c0c0c28 	.word	0x0c0c0c28
 8002ea4:	2d          	.byte	0x2d
 8002ea5:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002ea6:	6802      	ldr	r2, [r0, #0]
 8002ea8:	68d3      	ldr	r3, [r2, #12]
 8002eaa:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002eae:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	6820      	ldr	r0, [r4, #0]
 8002eb4:	f7ff ffbc 	bl	8002e30 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002eb8:	6823      	ldr	r3, [r4, #0]
 8002eba:	4a13      	ldr	r2, [pc, #76]	; (8002f08 <HAL_TIM_PWM_Start_IT+0x7c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d01d      	beq.n	8002efc <HAL_TIM_PWM_Start_IT+0x70>
 8002ec0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d019      	beq.n	8002efc <HAL_TIM_PWM_Start_IT+0x70>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ece:	2a06      	cmp	r2, #6
 8002ed0:	d003      	beq.n	8002eda <HAL_TIM_PWM_Start_IT+0x4e>
    __HAL_TIM_ENABLE(htim);
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	f042 0201 	orr.w	r2, r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]
}
 8002eda:	2000      	movs	r0, #0
 8002edc:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002ede:	6802      	ldr	r2, [r0, #0]
 8002ee0:	68d3      	ldr	r3, [r2, #12]
 8002ee2:	f043 0304 	orr.w	r3, r3, #4
 8002ee6:	e7e2      	b.n	8002eae <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002ee8:	6802      	ldr	r2, [r0, #0]
 8002eea:	68d3      	ldr	r3, [r2, #12]
 8002eec:	f043 0308 	orr.w	r3, r3, #8
 8002ef0:	e7dd      	b.n	8002eae <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002ef2:	6802      	ldr	r2, [r0, #0]
 8002ef4:	68d3      	ldr	r3, [r2, #12]
 8002ef6:	f043 0310 	orr.w	r3, r3, #16
 8002efa:	e7d8      	b.n	8002eae <HAL_TIM_PWM_Start_IT+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 8002efc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002efe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f02:	645a      	str	r2, [r3, #68]	; 0x44
 8002f04:	e7e0      	b.n	8002ec8 <HAL_TIM_PWM_Start_IT+0x3c>
 8002f06:	bf00      	nop
 8002f08:	40010000 	.word	0x40010000

08002f0c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f0c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002f10:	2b01      	cmp	r3, #1
{
 8002f12:	b530      	push	{r4, r5, lr}
 8002f14:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002f18:	d014      	beq.n	8002f44 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f1a:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002f1c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002f20:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f22:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f24:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f26:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f28:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002f2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f30:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f32:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f34:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002f36:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f3e:	2300      	movs	r3, #0
 8002f40:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002f44:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002f46:	bd30      	pop	{r4, r5, pc}

08002f48 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f48:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d01f      	beq.n	8002f90 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002f50:	68cb      	ldr	r3, [r1, #12]
 8002f52:	688a      	ldr	r2, [r1, #8]
 8002f54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f58:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002f5a:	684a      	ldr	r2, [r1, #4]
 8002f5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f60:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002f62:	680a      	ldr	r2, [r1, #0]
 8002f64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f68:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002f6a:	690a      	ldr	r2, [r1, #16]
 8002f6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f70:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002f72:	694a      	ldr	r2, [r1, #20]
 8002f74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f78:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002f7a:	69ca      	ldr	r2, [r1, #28]
 8002f7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f80:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002f82:	6802      	ldr	r2, [r0, #0]
 8002f84:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002f86:	2300      	movs	r3, #0
 8002f88:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002f90:	2002      	movs	r0, #2
}
 8002f92:	4770      	bx	lr

08002f94 <HAL_TIMEx_CommutCallback>:
 8002f94:	4770      	bx	lr

08002f96 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f96:	4770      	bx	lr

08002f98 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f98:	6803      	ldr	r3, [r0, #0]
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002fa0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fa2:	695a      	ldr	r2, [r3, #20]
 8002fa4:	f022 0201 	bic.w	r2, r2, #1
 8002fa8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002faa:	2320      	movs	r3, #32
 8002fac:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002fb0:	4770      	bx	lr
	...

08002fb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fb8:	6806      	ldr	r6, [r0, #0]
 8002fba:	68c2      	ldr	r2, [r0, #12]
 8002fbc:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002fbe:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fc0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	6133      	str	r3, [r6, #16]
{
 8002fc8:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002fca:	6883      	ldr	r3, [r0, #8]
 8002fcc:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002fce:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002fd0:	4303      	orrs	r3, r0
 8002fd2:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002fd4:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002fd8:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8002fda:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002fde:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fe4:	6973      	ldr	r3, [r6, #20]
 8002fe6:	69a2      	ldr	r2, [r4, #24]
 8002fe8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fec:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fee:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ff2:	6173      	str	r3, [r6, #20]
 8002ff4:	4b7a      	ldr	r3, [pc, #488]	; (80031e0 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ff6:	d17c      	bne.n	80030f2 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ff8:	429e      	cmp	r6, r3
 8002ffa:	d003      	beq.n	8003004 <UART_SetConfig+0x50>
 8002ffc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003000:	429e      	cmp	r6, r3
 8003002:	d144      	bne.n	800308e <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003004:	f7ff fbfe 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 8003008:	2519      	movs	r5, #25
 800300a:	fb05 f300 	mul.w	r3, r5, r0
 800300e:	6860      	ldr	r0, [r4, #4]
 8003010:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003014:	0040      	lsls	r0, r0, #1
 8003016:	fbb3 f3f0 	udiv	r3, r3, r0
 800301a:	fbb3 f3f9 	udiv	r3, r3, r9
 800301e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003022:	f7ff fbef 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 8003026:	6863      	ldr	r3, [r4, #4]
 8003028:	4368      	muls	r0, r5
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	fbb0 f7f3 	udiv	r7, r0, r3
 8003030:	f7ff fbe8 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 8003034:	6863      	ldr	r3, [r4, #4]
 8003036:	4368      	muls	r0, r5
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	fbb0 f3f3 	udiv	r3, r0, r3
 800303e:	fbb3 f3f9 	udiv	r3, r3, r9
 8003042:	fb09 7313 	mls	r3, r9, r3, r7
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	3332      	adds	r3, #50	; 0x32
 800304a:	fbb3 f3f9 	udiv	r3, r3, r9
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8003054:	f7ff fbd6 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 8003058:	6862      	ldr	r2, [r4, #4]
 800305a:	4368      	muls	r0, r5
 800305c:	0052      	lsls	r2, r2, #1
 800305e:	fbb0 faf2 	udiv	sl, r0, r2
 8003062:	f7ff fbcf 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003066:	6863      	ldr	r3, [r4, #4]
 8003068:	4368      	muls	r0, r5
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003070:	fbb3 f3f9 	udiv	r3, r3, r9
 8003074:	fb09 a313 	mls	r3, r9, r3, sl
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	3332      	adds	r3, #50	; 0x32
 800307c:	fbb3 f3f9 	udiv	r3, r3, r9
 8003080:	f003 0307 	and.w	r3, r3, #7
 8003084:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003086:	443b      	add	r3, r7
 8003088:	60b3      	str	r3, [r6, #8]
 800308a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800308e:	f7ff fba9 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 8003092:	2519      	movs	r5, #25
 8003094:	fb05 f300 	mul.w	r3, r5, r0
 8003098:	6860      	ldr	r0, [r4, #4]
 800309a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800309e:	0040      	lsls	r0, r0, #1
 80030a0:	fbb3 f3f0 	udiv	r3, r3, r0
 80030a4:	fbb3 f3f9 	udiv	r3, r3, r9
 80030a8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030ac:	f7ff fb9a 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 80030b0:	6863      	ldr	r3, [r4, #4]
 80030b2:	4368      	muls	r0, r5
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	fbb0 f7f3 	udiv	r7, r0, r3
 80030ba:	f7ff fb93 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 80030be:	6863      	ldr	r3, [r4, #4]
 80030c0:	4368      	muls	r0, r5
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80030c8:	fbb3 f3f9 	udiv	r3, r3, r9
 80030cc:	fb09 7313 	mls	r3, r9, r3, r7
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	3332      	adds	r3, #50	; 0x32
 80030d4:	fbb3 f3f9 	udiv	r3, r3, r9
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80030de:	f7ff fb81 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 80030e2:	6862      	ldr	r2, [r4, #4]
 80030e4:	4368      	muls	r0, r5
 80030e6:	0052      	lsls	r2, r2, #1
 80030e8:	fbb0 faf2 	udiv	sl, r0, r2
 80030ec:	f7ff fb7a 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 80030f0:	e7b9      	b.n	8003066 <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030f2:	429e      	cmp	r6, r3
 80030f4:	d002      	beq.n	80030fc <UART_SetConfig+0x148>
 80030f6:	4b3b      	ldr	r3, [pc, #236]	; (80031e4 <UART_SetConfig+0x230>)
 80030f8:	429e      	cmp	r6, r3
 80030fa:	d140      	bne.n	800317e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80030fc:	f7ff fb82 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 8003100:	6867      	ldr	r7, [r4, #4]
 8003102:	2519      	movs	r5, #25
 8003104:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003108:	fb05 f300 	mul.w	r3, r5, r0
 800310c:	00bf      	lsls	r7, r7, #2
 800310e:	fbb3 f3f7 	udiv	r3, r3, r7
 8003112:	fbb3 f3f9 	udiv	r3, r3, r9
 8003116:	011f      	lsls	r7, r3, #4
 8003118:	f7ff fb74 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 800311c:	6863      	ldr	r3, [r4, #4]
 800311e:	4368      	muls	r0, r5
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	fbb0 f8f3 	udiv	r8, r0, r3
 8003126:	f7ff fb6d 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 800312a:	6863      	ldr	r3, [r4, #4]
 800312c:	4368      	muls	r0, r5
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	fbb0 f3f3 	udiv	r3, r0, r3
 8003134:	fbb3 f3f9 	udiv	r3, r3, r9
 8003138:	fb09 8313 	mls	r3, r9, r3, r8
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	3332      	adds	r3, #50	; 0x32
 8003140:	fbb3 f3f9 	udiv	r3, r3, r9
 8003144:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8003148:	f7ff fb5c 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 800314c:	6862      	ldr	r2, [r4, #4]
 800314e:	4368      	muls	r0, r5
 8003150:	0092      	lsls	r2, r2, #2
 8003152:	fbb0 faf2 	udiv	sl, r0, r2
 8003156:	f7ff fb55 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800315a:	6863      	ldr	r3, [r4, #4]
 800315c:	4368      	muls	r0, r5
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	fbb0 f3f3 	udiv	r3, r0, r3
 8003164:	fbb3 f3f9 	udiv	r3, r3, r9
 8003168:	fb09 a313 	mls	r3, r9, r3, sl
 800316c:	011b      	lsls	r3, r3, #4
 800316e:	3332      	adds	r3, #50	; 0x32
 8003170:	fbb3 f3f9 	udiv	r3, r3, r9
 8003174:	f003 030f 	and.w	r3, r3, #15
 8003178:	ea43 0308 	orr.w	r3, r3, r8
 800317c:	e783      	b.n	8003086 <UART_SetConfig+0xd2>
 800317e:	f7ff fb31 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 8003182:	6867      	ldr	r7, [r4, #4]
 8003184:	2519      	movs	r5, #25
 8003186:	f04f 0964 	mov.w	r9, #100	; 0x64
 800318a:	fb05 f300 	mul.w	r3, r5, r0
 800318e:	00bf      	lsls	r7, r7, #2
 8003190:	fbb3 f3f7 	udiv	r3, r3, r7
 8003194:	fbb3 f3f9 	udiv	r3, r3, r9
 8003198:	011f      	lsls	r7, r3, #4
 800319a:	f7ff fb23 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 800319e:	6863      	ldr	r3, [r4, #4]
 80031a0:	4368      	muls	r0, r5
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	fbb0 f8f3 	udiv	r8, r0, r3
 80031a8:	f7ff fb1c 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 80031ac:	6863      	ldr	r3, [r4, #4]
 80031ae:	4368      	muls	r0, r5
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031b6:	fbb3 f3f9 	udiv	r3, r3, r9
 80031ba:	fb09 8313 	mls	r3, r9, r3, r8
 80031be:	011b      	lsls	r3, r3, #4
 80031c0:	3332      	adds	r3, #50	; 0x32
 80031c2:	fbb3 f3f9 	udiv	r3, r3, r9
 80031c6:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80031ca:	f7ff fb0b 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 80031ce:	6862      	ldr	r2, [r4, #4]
 80031d0:	4368      	muls	r0, r5
 80031d2:	0092      	lsls	r2, r2, #2
 80031d4:	fbb0 faf2 	udiv	sl, r0, r2
 80031d8:	f7ff fb04 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 80031dc:	e7bd      	b.n	800315a <UART_SetConfig+0x1a6>
 80031de:	bf00      	nop
 80031e0:	40011000 	.word	0x40011000
 80031e4:	40011400 	.word	0x40011400

080031e8 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80031e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ea:	4604      	mov	r4, r0
 80031ec:	460e      	mov	r6, r1
 80031ee:	4617      	mov	r7, r2
 80031f0:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031f2:	6821      	ldr	r1, [r4, #0]
 80031f4:	680b      	ldr	r3, [r1, #0]
 80031f6:	ea36 0303 	bics.w	r3, r6, r3
 80031fa:	d101      	bne.n	8003200 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80031fc:	2000      	movs	r0, #0
}
 80031fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003200:	1c6b      	adds	r3, r5, #1
 8003202:	d0f7      	beq.n	80031f4 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003204:	b995      	cbnz	r5, 800322c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003206:	6823      	ldr	r3, [r4, #0]
 8003208:	68da      	ldr	r2, [r3, #12]
 800320a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800320e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003210:	695a      	ldr	r2, [r3, #20]
 8003212:	f022 0201 	bic.w	r2, r2, #1
 8003216:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003218:	2320      	movs	r3, #32
 800321a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800321e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8003222:	2300      	movs	r3, #0
 8003224:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8003228:	2003      	movs	r0, #3
 800322a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800322c:	f001 f8b8 	bl	80043a0 <HAL_GetTick>
 8003230:	1bc0      	subs	r0, r0, r7
 8003232:	4285      	cmp	r5, r0
 8003234:	d2dd      	bcs.n	80031f2 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8003236:	e7e6      	b.n	8003206 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08003238 <HAL_UART_Init>:
{
 8003238:	b510      	push	{r4, lr}
  if (huart == NULL)
 800323a:	4604      	mov	r4, r0
 800323c:	b340      	cbz	r0, 8003290 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800323e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003242:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003246:	b91b      	cbnz	r3, 8003250 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003248:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800324c:	f001 fa36 	bl	80046bc <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003250:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003252:	2324      	movs	r3, #36	; 0x24
 8003254:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003258:	68d3      	ldr	r3, [r2, #12]
 800325a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800325e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003260:	4620      	mov	r0, r4
 8003262:	f7ff fea7 	bl	8002fb4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003266:	6823      	ldr	r3, [r4, #0]
 8003268:	691a      	ldr	r2, [r3, #16]
 800326a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800326e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003270:	695a      	ldr	r2, [r3, #20]
 8003272:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003276:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800327e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003280:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003282:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003284:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003286:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800328a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800328e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003290:	2001      	movs	r0, #1
}
 8003292:	bd10      	pop	{r4, pc}

08003294 <HAL_UART_Transmit>:
{
 8003294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003298:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800329a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800329e:	2b20      	cmp	r3, #32
{
 80032a0:	4604      	mov	r4, r0
 80032a2:	460d      	mov	r5, r1
 80032a4:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80032a6:	d14f      	bne.n	8003348 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 80032a8:	2900      	cmp	r1, #0
 80032aa:	d04a      	beq.n	8003342 <HAL_UART_Transmit+0xae>
 80032ac:	2a00      	cmp	r2, #0
 80032ae:	d048      	beq.n	8003342 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80032b0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d047      	beq.n	8003348 <HAL_UART_Transmit+0xb4>
 80032b8:	2301      	movs	r3, #1
 80032ba:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032be:	2300      	movs	r3, #0
 80032c0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032c2:	2321      	movs	r3, #33	; 0x21
 80032c4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80032c8:	f001 f86a 	bl	80043a0 <HAL_GetTick>
    huart->TxXferSize = Size;
 80032cc:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80032d0:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80032d2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80032d6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80032d8:	b29b      	uxth	r3, r3
 80032da:	b96b      	cbnz	r3, 80032f8 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032dc:	463b      	mov	r3, r7
 80032de:	4632      	mov	r2, r6
 80032e0:	2140      	movs	r1, #64	; 0x40
 80032e2:	4620      	mov	r0, r4
 80032e4:	f7ff ff80 	bl	80031e8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80032e8:	b9b0      	cbnz	r0, 8003318 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 80032ea:	2320      	movs	r3, #32
 80032ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80032f0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80032f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80032f8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003300:	68a3      	ldr	r3, [r4, #8]
 8003302:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003306:	4632      	mov	r2, r6
 8003308:	463b      	mov	r3, r7
 800330a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800330e:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003310:	d10e      	bne.n	8003330 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003312:	f7ff ff69 	bl	80031e8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003316:	b110      	cbz	r0, 800331e <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8003318:	2003      	movs	r0, #3
 800331a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800331e:	882b      	ldrh	r3, [r5, #0]
 8003320:	6822      	ldr	r2, [r4, #0]
 8003322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003326:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003328:	6923      	ldr	r3, [r4, #16]
 800332a:	b943      	cbnz	r3, 800333e <HAL_UART_Transmit+0xaa>
          pData += 2U;
 800332c:	3502      	adds	r5, #2
 800332e:	e7d2      	b.n	80032d6 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003330:	f7ff ff5a 	bl	80031e8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003334:	2800      	cmp	r0, #0
 8003336:	d1ef      	bne.n	8003318 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003338:	6823      	ldr	r3, [r4, #0]
 800333a:	782a      	ldrb	r2, [r5, #0]
 800333c:	605a      	str	r2, [r3, #4]
 800333e:	3501      	adds	r5, #1
 8003340:	e7c9      	b.n	80032d6 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8003342:	2001      	movs	r0, #1
 8003344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003348:	2002      	movs	r0, #2
}
 800334a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800334e <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800334e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003352:	2b20      	cmp	r3, #32
 8003354:	d120      	bne.n	8003398 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8003356:	b1e9      	cbz	r1, 8003394 <HAL_UART_Receive_IT+0x46>
 8003358:	b1e2      	cbz	r2, 8003394 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 800335a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800335e:	2b01      	cmp	r3, #1
 8003360:	d01a      	beq.n	8003398 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8003362:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8003364:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003366:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003368:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800336a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800336c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003370:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8003372:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003374:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8003376:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800337a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800337e:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003380:	6951      	ldr	r1, [r2, #20]
 8003382:	f041 0101 	orr.w	r1, r1, #1
 8003386:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003388:	68d1      	ldr	r1, [r2, #12]
 800338a:	f041 0120 	orr.w	r1, r1, #32
 800338e:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8003390:	4618      	mov	r0, r3
 8003392:	4770      	bx	lr
      return HAL_ERROR;
 8003394:	2001      	movs	r0, #1
 8003396:	4770      	bx	lr
    return HAL_BUSY;
 8003398:	2002      	movs	r0, #2
}
 800339a:	4770      	bx	lr

0800339c <HAL_UART_TxCpltCallback>:
 800339c:	4770      	bx	lr

0800339e <HAL_UART_RxCpltCallback>:
 800339e:	4770      	bx	lr

080033a0 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033a0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80033a4:	2b22      	cmp	r3, #34	; 0x22
{
 80033a6:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033a8:	d136      	bne.n	8003418 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80033aa:	6883      	ldr	r3, [r0, #8]
 80033ac:	6901      	ldr	r1, [r0, #16]
 80033ae:	6802      	ldr	r2, [r0, #0]
 80033b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033b4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80033b6:	d123      	bne.n	8003400 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033b8:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80033ba:	b9e9      	cbnz	r1, 80033f8 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033c0:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80033c4:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80033c6:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80033c8:	3c01      	subs	r4, #1
 80033ca:	b2a4      	uxth	r4, r4
 80033cc:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80033ce:	b98c      	cbnz	r4, 80033f4 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80033d0:	6803      	ldr	r3, [r0, #0]
 80033d2:	68da      	ldr	r2, [r3, #12]
 80033d4:	f022 0220 	bic.w	r2, r2, #32
 80033d8:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033e0:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80033e2:	695a      	ldr	r2, [r3, #20]
 80033e4:	f022 0201 	bic.w	r2, r2, #1
 80033e8:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80033ea:	2320      	movs	r3, #32
 80033ec:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80033f0:	f7ff ffd5 	bl	800339e <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80033f4:	2000      	movs	r0, #0
}
 80033f6:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80033f8:	b2d2      	uxtb	r2, r2
 80033fa:	f823 2b01 	strh.w	r2, [r3], #1
 80033fe:	e7e1      	b.n	80033c4 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003400:	b921      	cbnz	r1, 800340c <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003402:	1c59      	adds	r1, r3, #1
 8003404:	6852      	ldr	r2, [r2, #4]
 8003406:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003408:	701a      	strb	r2, [r3, #0]
 800340a:	e7dc      	b.n	80033c6 <UART_Receive_IT+0x26>
 800340c:	6852      	ldr	r2, [r2, #4]
 800340e:	1c59      	adds	r1, r3, #1
 8003410:	6281      	str	r1, [r0, #40]	; 0x28
 8003412:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003416:	e7f7      	b.n	8003408 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8003418:	2002      	movs	r0, #2
 800341a:	bd10      	pop	{r4, pc}

0800341c <HAL_UART_ErrorCallback>:
 800341c:	4770      	bx	lr
	...

08003420 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003420:	6803      	ldr	r3, [r0, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003424:	68d9      	ldr	r1, [r3, #12]
{
 8003426:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8003428:	0716      	lsls	r6, r2, #28
{
 800342a:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800342c:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800342e:	d107      	bne.n	8003440 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003430:	0696      	lsls	r6, r2, #26
 8003432:	d55a      	bpl.n	80034ea <HAL_UART_IRQHandler+0xca>
 8003434:	068d      	lsls	r5, r1, #26
 8003436:	d558      	bpl.n	80034ea <HAL_UART_IRQHandler+0xca>
}
 8003438:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800343c:	f7ff bfb0 	b.w	80033a0 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003440:	f015 0501 	ands.w	r5, r5, #1
 8003444:	d102      	bne.n	800344c <HAL_UART_IRQHandler+0x2c>
 8003446:	f411 7f90 	tst.w	r1, #288	; 0x120
 800344a:	d04e      	beq.n	80034ea <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800344c:	07d3      	lsls	r3, r2, #31
 800344e:	d505      	bpl.n	800345c <HAL_UART_IRQHandler+0x3c>
 8003450:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003452:	bf42      	ittt	mi
 8003454:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8003456:	f043 0301 	orrmi.w	r3, r3, #1
 800345a:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800345c:	0750      	lsls	r0, r2, #29
 800345e:	d504      	bpl.n	800346a <HAL_UART_IRQHandler+0x4a>
 8003460:	b11d      	cbz	r5, 800346a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003462:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003464:	f043 0302 	orr.w	r3, r3, #2
 8003468:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800346a:	0793      	lsls	r3, r2, #30
 800346c:	d504      	bpl.n	8003478 <HAL_UART_IRQHandler+0x58>
 800346e:	b11d      	cbz	r5, 8003478 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003470:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003472:	f043 0304 	orr.w	r3, r3, #4
 8003476:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003478:	0716      	lsls	r6, r2, #28
 800347a:	d504      	bpl.n	8003486 <HAL_UART_IRQHandler+0x66>
 800347c:	b11d      	cbz	r5, 8003486 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800347e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003480:	f043 0308 	orr.w	r3, r3, #8
 8003484:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003486:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003488:	2b00      	cmp	r3, #0
 800348a:	d066      	beq.n	800355a <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800348c:	0695      	lsls	r5, r2, #26
 800348e:	d504      	bpl.n	800349a <HAL_UART_IRQHandler+0x7a>
 8003490:	0688      	lsls	r0, r1, #26
 8003492:	d502      	bpl.n	800349a <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8003494:	4620      	mov	r0, r4
 8003496:	f7ff ff83 	bl	80033a0 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800349a:	6823      	ldr	r3, [r4, #0]
 800349c:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800349e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80034a0:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 80034a2:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80034a4:	d402      	bmi.n	80034ac <HAL_UART_IRQHandler+0x8c>
 80034a6:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80034aa:	d01a      	beq.n	80034e2 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80034ac:	f7ff fd74 	bl	8002f98 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	695a      	ldr	r2, [r3, #20]
 80034b4:	0652      	lsls	r2, r2, #25
 80034b6:	d510      	bpl.n	80034da <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034b8:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80034ba:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034c0:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80034c2:	b150      	cbz	r0, 80034da <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80034c4:	4b25      	ldr	r3, [pc, #148]	; (800355c <HAL_UART_IRQHandler+0x13c>)
 80034c6:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034c8:	f7fd ffee 	bl	80014a8 <HAL_DMA_Abort_IT>
 80034cc:	2800      	cmp	r0, #0
 80034ce:	d044      	beq.n	800355a <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034d0:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80034d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034d6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80034d8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80034da:	4620      	mov	r0, r4
 80034dc:	f7ff ff9e 	bl	800341c <HAL_UART_ErrorCallback>
 80034e0:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80034e2:	f7ff ff9b 	bl	800341c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034e6:	63e5      	str	r5, [r4, #60]	; 0x3c
 80034e8:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034ea:	0616      	lsls	r6, r2, #24
 80034ec:	d527      	bpl.n	800353e <HAL_UART_IRQHandler+0x11e>
 80034ee:	060d      	lsls	r5, r1, #24
 80034f0:	d525      	bpl.n	800353e <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80034f2:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80034f6:	2a21      	cmp	r2, #33	; 0x21
 80034f8:	d12f      	bne.n	800355a <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80034fa:	68a2      	ldr	r2, [r4, #8]
 80034fc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003500:	6a22      	ldr	r2, [r4, #32]
 8003502:	d117      	bne.n	8003534 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003504:	8811      	ldrh	r1, [r2, #0]
 8003506:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800350a:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800350c:	6921      	ldr	r1, [r4, #16]
 800350e:	b979      	cbnz	r1, 8003530 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8003510:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8003512:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8003514:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003516:	3a01      	subs	r2, #1
 8003518:	b292      	uxth	r2, r2
 800351a:	84e2      	strh	r2, [r4, #38]	; 0x26
 800351c:	b9ea      	cbnz	r2, 800355a <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800351e:	68da      	ldr	r2, [r3, #12]
 8003520:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003524:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003526:	68da      	ldr	r2, [r3, #12]
 8003528:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800352c:	60da      	str	r2, [r3, #12]
 800352e:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8003530:	3201      	adds	r2, #1
 8003532:	e7ee      	b.n	8003512 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003534:	1c51      	adds	r1, r2, #1
 8003536:	6221      	str	r1, [r4, #32]
 8003538:	7812      	ldrb	r2, [r2, #0]
 800353a:	605a      	str	r2, [r3, #4]
 800353c:	e7ea      	b.n	8003514 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800353e:	0650      	lsls	r0, r2, #25
 8003540:	d50b      	bpl.n	800355a <HAL_UART_IRQHandler+0x13a>
 8003542:	064a      	lsls	r2, r1, #25
 8003544:	d509      	bpl.n	800355a <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003546:	68da      	ldr	r2, [r3, #12]
 8003548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800354c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800354e:	2320      	movs	r3, #32
 8003550:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003554:	4620      	mov	r0, r4
 8003556:	f7ff ff21 	bl	800339c <HAL_UART_TxCpltCallback>
 800355a:	bd70      	pop	{r4, r5, r6, pc}
 800355c:	08003561 	.word	0x08003561

08003560 <UART_DMAAbortOnError>:
{
 8003560:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003562:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8003564:	2300      	movs	r3, #0
 8003566:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003568:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800356a:	f7ff ff57 	bl	800341c <HAL_UART_ErrorCallback>
 800356e:	bd08      	pop	{r3, pc}

08003570 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8003570:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 8003572:	2210      	movs	r2, #16
 8003574:	2100      	movs	r1, #0
 8003576:	4668      	mov	r0, sp
 8003578:	f001 f974 	bl	8004864 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 800357c:	4819      	ldr	r0, [pc, #100]	; (80035e4 <MX_ADC3_Init+0x74>)
 800357e:	4b1a      	ldr	r3, [pc, #104]	; (80035e8 <MX_ADC3_Init+0x78>)
  hadc3.Init.ScanConvMode = ENABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = ENABLE;
  hadc3.Init.NbrOfDiscConversion = 1;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003580:	4a1a      	ldr	r2, [pc, #104]	; (80035ec <MX_ADC3_Init+0x7c>)
  hadc3.Instance = ADC3;
 8003582:	6003      	str	r3, [r0, #0]
  hadc3.Init.ScanConvMode = ENABLE;
 8003584:	2401      	movs	r4, #1
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003586:	2300      	movs	r3, #0
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003588:	6282      	str	r2, [r0, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 2;
 800358a:	2202      	movs	r2, #2
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800358c:	6043      	str	r3, [r0, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800358e:	6083      	str	r3, [r0, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 8003590:	6104      	str	r4, [r0, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8003592:	7603      	strb	r3, [r0, #24]
  hadc3.Init.DiscontinuousConvMode = ENABLE;
 8003594:	f880 4020 	strb.w	r4, [r0, #32]
  hadc3.Init.NbrOfDiscConversion = 1;
 8003598:	6244      	str	r4, [r0, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800359a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800359c:	60c3      	str	r3, [r0, #12]
  hadc3.Init.NbrOfConversion = 2;
 800359e:	61c2      	str	r2, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80035a0:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80035a4:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80035a6:	f7fd fcc1 	bl	8000f2c <HAL_ADC_Init>
 80035aa:	b108      	cbz	r0, 80035b0 <MX_ADC3_Init+0x40>
  {
    Error_Handler();
 80035ac:	f000 fc26 	bl	8003dfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80035b0:	230e      	movs	r3, #14
  sConfig.Rank = 1;
 80035b2:	e88d 0018 	stmia.w	sp, {r3, r4}
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80035b6:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80035b8:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80035ba:	480a      	ldr	r0, [pc, #40]	; (80035e4 <MX_ADC3_Init+0x74>)
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80035bc:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80035be:	f7fd fe71 	bl	80012a4 <HAL_ADC_ConfigChannel>
 80035c2:	b108      	cbz	r0, 80035c8 <MX_ADC3_Init+0x58>
  {
    Error_Handler();
 80035c4:	f000 fc1a 	bl	8003dfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
  sConfig.Rank = 2;
 80035c8:	220f      	movs	r2, #15
 80035ca:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80035cc:	4669      	mov	r1, sp
 80035ce:	4805      	ldr	r0, [pc, #20]	; (80035e4 <MX_ADC3_Init+0x74>)
  sConfig.Rank = 2;
 80035d0:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80035d4:	f7fd fe66 	bl	80012a4 <HAL_ADC_ConfigChannel>
 80035d8:	b108      	cbz	r0, 80035de <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 80035da:	f000 fc0f 	bl	8003dfc <Error_Handler>
  }

}
 80035de:	b004      	add	sp, #16
 80035e0:	bd10      	pop	{r4, pc}
 80035e2:	bf00      	nop
 80035e4:	2000025c 	.word	0x2000025c
 80035e8:	40012200 	.word	0x40012200
 80035ec:	0f000001 	.word	0x0f000001

080035f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80035f0:	b510      	push	{r4, lr}
 80035f2:	4604      	mov	r4, r0
 80035f4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f6:	2214      	movs	r2, #20
 80035f8:	2100      	movs	r1, #0
 80035fa:	a803      	add	r0, sp, #12
 80035fc:	f001 f932 	bl	8004864 <memset>
  if(adcHandle->Instance==ADC3)
 8003600:	6822      	ldr	r2, [r4, #0]
 8003602:	4b16      	ldr	r3, [pc, #88]	; (800365c <HAL_ADC_MspInit+0x6c>)
 8003604:	429a      	cmp	r2, r3
 8003606:	d126      	bne.n	8003656 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003608:	f503 338b 	add.w	r3, r3, #71168	; 0x11600
 800360c:	2400      	movs	r4, #0
 800360e:	9401      	str	r4, [sp, #4]
 8003610:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PF5     ------> ADC3_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003612:	4813      	ldr	r0, [pc, #76]	; (8003660 <HAL_ADC_MspInit+0x70>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003614:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003618:	645a      	str	r2, [r3, #68]	; 0x44
 800361a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800361c:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8003620:	9201      	str	r2, [sp, #4]
 8003622:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003624:	9402      	str	r4, [sp, #8]
 8003626:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003628:	f042 0220 	orr.w	r2, r2, #32
 800362c:	631a      	str	r2, [r3, #48]	; 0x30
 800362e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003630:	f003 0320 	and.w	r3, r3, #32
 8003634:	9302      	str	r3, [sp, #8]
 8003636:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003638:	2330      	movs	r3, #48	; 0x30
 800363a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800363c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800363e:	2303      	movs	r3, #3
 8003640:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003642:	f7fd ff47 	bl	80014d4 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003646:	2012      	movs	r0, #18
 8003648:	4622      	mov	r2, r4
 800364a:	4621      	mov	r1, r4
 800364c:	f7fd fed4 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003650:	2012      	movs	r0, #18
 8003652:	f7fd ff05 	bl	8001460 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8003656:	b008      	add	sp, #32
 8003658:	bd10      	pop	{r4, pc}
 800365a:	bf00      	nop
 800365c:	40012200 	.word	0x40012200
 8003660:	40021400 	.word	0x40021400

08003664 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003668:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800366a:	2214      	movs	r2, #20
 800366c:	2100      	movs	r1, #0
 800366e:	a807      	add	r0, sp, #28
 8003670:	f001 f8f8 	bl	8004864 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003674:	2400      	movs	r4, #0
 8003676:	4b4b      	ldr	r3, [pc, #300]	; (80037a4 <MX_GPIO_Init+0x140>)
 8003678:	9400      	str	r4, [sp, #0]
 800367a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 800367c:	f8df 8134 	ldr.w	r8, [pc, #308]	; 80037b4 <MX_GPIO_Init+0x150>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8003680:	4e49      	ldr	r6, [pc, #292]	; (80037a8 <MX_GPIO_Init+0x144>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8003682:	4f4a      	ldr	r7, [pc, #296]	; (80037ac <MX_GPIO_Init+0x148>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003684:	f042 0210 	orr.w	r2, r2, #16
 8003688:	631a      	str	r2, [r3, #48]	; 0x30
 800368a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800368c:	f002 0210 	and.w	r2, r2, #16
 8003690:	9200      	str	r2, [sp, #0]
 8003692:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003694:	9401      	str	r4, [sp, #4]
 8003696:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003698:	f042 0204 	orr.w	r2, r2, #4
 800369c:	631a      	str	r2, [r3, #48]	; 0x30
 800369e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036a0:	f002 0204 	and.w	r2, r2, #4
 80036a4:	9201      	str	r2, [sp, #4]
 80036a6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036a8:	9402      	str	r4, [sp, #8]
 80036aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036ac:	f042 0220 	orr.w	r2, r2, #32
 80036b0:	631a      	str	r2, [r3, #48]	; 0x30
 80036b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036b4:	f002 0220 	and.w	r2, r2, #32
 80036b8:	9202      	str	r2, [sp, #8]
 80036ba:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80036bc:	9403      	str	r4, [sp, #12]
 80036be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80036c4:	631a      	str	r2, [r3, #48]	; 0x30
 80036c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036c8:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80036cc:	9203      	str	r2, [sp, #12]
 80036ce:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80036d0:	9404      	str	r4, [sp, #16]
 80036d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036d4:	f042 0208 	orr.w	r2, r2, #8
 80036d8:	631a      	str	r2, [r3, #48]	; 0x30
 80036da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036dc:	f002 0208 	and.w	r2, r2, #8
 80036e0:	9204      	str	r2, [sp, #16]
 80036e2:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e4:	9405      	str	r4, [sp, #20]
 80036e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036e8:	f042 0201 	orr.w	r2, r2, #1
 80036ec:	631a      	str	r2, [r3, #48]	; 0x30
 80036ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036f0:	f002 0201 	and.w	r2, r2, #1
 80036f4:	9205      	str	r2, [sp, #20]
 80036f6:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036f8:	9406      	str	r4, [sp, #24]
 80036fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036fc:	f042 0202 	orr.w	r2, r2, #2
 8003700:	631a      	str	r2, [r3, #48]	; 0x30
 8003702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 800370a:	4622      	mov	r2, r4
 800370c:	4640      	mov	r0, r8
 800370e:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003710:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8003712:	f7fd ffbf 	bl	8001694 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8003716:	4622      	mov	r2, r4
 8003718:	4630      	mov	r0, r6
 800371a:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800371e:	f7fd ffb9 	bl	8001694 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8003722:	4622      	mov	r2, r4
 8003724:	4638      	mov	r0, r7
 8003726:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800372a:	f7fd ffb3 	bl	8001694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800372e:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003730:	2320      	movs	r3, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003732:	a907      	add	r1, sp, #28
 8003734:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003736:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003738:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800373a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800373c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800373e:	f7fd fec9 	bl	80014d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8003742:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003746:	a907      	add	r1, sp, #28
 8003748:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800374a:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pins : PF9 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800374c:	f44f 68c0 	mov.w	r8, #1536	; 0x600
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003750:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003752:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003754:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003756:	f7fd febd 	bl	80014d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800375a:	4b15      	ldr	r3, [pc, #84]	; (80037b0 <MX_GPIO_Init+0x14c>)
 800375c:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800375e:	a907      	add	r1, sp, #28
 8003760:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003762:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003766:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003768:	f7fd feb4 	bl	80014d4 <HAL_GPIO_Init>
  /*Configure GPIO pins : PD9 PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800376c:	a907      	add	r1, sp, #28
 800376e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003770:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003774:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003776:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003778:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800377a:	f7fd feab 	bl	80014d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800377e:	4622      	mov	r2, r4
 8003780:	4621      	mov	r1, r4
 8003782:	2017      	movs	r0, #23
 8003784:	f7fd fe38 	bl	80013f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003788:	2017      	movs	r0, #23
 800378a:	f7fd fe69 	bl	8001460 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800378e:	4622      	mov	r2, r4
 8003790:	4621      	mov	r1, r4
 8003792:	2028      	movs	r0, #40	; 0x28
 8003794:	f7fd fe30 	bl	80013f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003798:	2028      	movs	r0, #40	; 0x28
 800379a:	f7fd fe61 	bl	8001460 <HAL_NVIC_EnableIRQ>

}
 800379e:	b00c      	add	sp, #48	; 0x30
 80037a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037a4:	40023800 	.word	0x40023800
 80037a8:	40021400 	.word	0x40021400
 80037ac:	40020c00 	.word	0x40020c00
 80037b0:	10110000 	.word	0x10110000
 80037b4:	40021000 	.word	0x40021000

080037b8 <Delay>:
/**
 * @brief  Delays for amount of micro seconds
 * @param  micros: Number of microseconds for delay
 * @retval None
 */
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 80037b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
#if !defined(STM32F0xx)
	uint32_t start = DWT->CYCCNT;
 80037ba:	4c09      	ldr	r4, [pc, #36]	; (80037e0 <Delay+0x28>)
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 80037bc:	9001      	str	r0, [sp, #4]
	uint32_t start = DWT->CYCCNT;
 80037be:	6865      	ldr	r5, [r4, #4]

	/* Go to number of cycles for system */
	micros *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80037c0:	f7ff f80a 	bl	80027d8 <HAL_RCC_GetHCLKFreq>
 80037c4:	9b01      	ldr	r3, [sp, #4]
 80037c6:	4a07      	ldr	r2, [pc, #28]	; (80037e4 <Delay+0x2c>)
 80037c8:	fbb0 f0f2 	udiv	r0, r0, r2
 80037cc:	4343      	muls	r3, r0
 80037ce:	9301      	str	r3, [sp, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - start) < micros);
 80037d0:	6863      	ldr	r3, [r4, #4]
 80037d2:	9a01      	ldr	r2, [sp, #4]
 80037d4:	1b5b      	subs	r3, r3, r5
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d3fa      	bcc.n	80037d0 <Delay+0x18>
	micros *= (SystemCoreClock / 1000000) / 5;

	/* Wait till done */
	while (micros--);
#endif
}
 80037da:	b003      	add	sp, #12
 80037dc:	bd30      	pop	{r4, r5, pc}
 80037de:	bf00      	nop
 80037e0:	e0001000 	.word	0xe0001000
 80037e4:	000f4240 	.word	0x000f4240

080037e8 <TM_HCSR04_Read>:

	/* Sensor error */
	return 0;
}

float TM_HCSR04_Read(TM_HCSR04_t* HCSR04) {
 80037e8:	b538      	push	{r3, r4, r5, lr}
	uint32_t time, timeout;
	/* Trigger low */
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 80037ea:	8a03      	ldrh	r3, [r0, #16]
 80037ec:	68c2      	ldr	r2, [r0, #12]
float TM_HCSR04_Read(TM_HCSR04_t* HCSR04) {
 80037ee:	4604      	mov	r4, r0
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 80037f0:	041b      	lsls	r3, r3, #16
 80037f2:	6193      	str	r3, [r2, #24]
	/* Delay 2 us */
	Delay(2);
 80037f4:	2002      	movs	r0, #2
 80037f6:	f7ff ffdf 	bl	80037b8 <Delay>
	/* Trigger high for 10us */
	TM_GPIO_SetPinHigh(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 80037fa:	68e3      	ldr	r3, [r4, #12]
 80037fc:	8a22      	ldrh	r2, [r4, #16]
 80037fe:	619a      	str	r2, [r3, #24]
	/* Delay 10 us */
	Delay(10);
 8003800:	200a      	movs	r0, #10
 8003802:	f7ff ffd9 	bl	80037b8 <Delay>
	/* Trigger low */
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 8003806:	8a23      	ldrh	r3, [r4, #16]
 8003808:	68e2      	ldr	r2, [r4, #12]

	/* Give some time for response */
	timeout = HCSR04_TIMEOUT;
	while (!TM_GPIO_GetInputPinValue(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin)) {
 800380a:	6860      	ldr	r0, [r4, #4]
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 800380c:	041b      	lsls	r3, r3, #16
 800380e:	6193      	str	r3, [r2, #24]
	while (!TM_GPIO_GetInputPinValue(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin)) {
 8003810:	8922      	ldrh	r2, [r4, #8]
 8003812:	4b0f      	ldr	r3, [pc, #60]	; (8003850 <TM_HCSR04_Read+0x68>)
 8003814:	6901      	ldr	r1, [r0, #16]
 8003816:	4211      	tst	r1, r2
 8003818:	d010      	beq.n	800383c <TM_HCSR04_Read+0x54>
 800381a:	2500      	movs	r5, #0
	}

	/* Start time */
	time = 0;
	/* Wait till signal is low */
	while (TM_GPIO_GetInputPinValue(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin)) {
 800381c:	6863      	ldr	r3, [r4, #4]
 800381e:	8922      	ldrh	r2, [r4, #8]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	421a      	tst	r2, r3
 8003824:	d10f      	bne.n	8003846 <TM_HCSR04_Read+0x5e>
		/* Delay 1us */
		Delay(1);
	}

	/* Convert us to cm */
	HCSR04->Distance =  (float)time * HCSR04_NUMBER;
 8003826:	ee07 5a90 	vmov	s15, r5
 800382a:	eeb8 0a67 	vcvt.f32.u32	s0, s15
 800382e:	eddf 7a09 	vldr	s15, [pc, #36]	; 8003854 <TM_HCSR04_Read+0x6c>
 8003832:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003836:	ed84 0a00 	vstr	s0, [r4]

	/* Return distance */
	return HCSR04->Distance;
 800383a:	bd38      	pop	{r3, r4, r5, pc}
		if (timeout-- == 0x00) {
 800383c:	3b01      	subs	r3, #1
 800383e:	d1e9      	bne.n	8003814 <TM_HCSR04_Read+0x2c>
			return -1;
 8003840:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
}
 8003844:	bd38      	pop	{r3, r4, r5, pc}
		Delay(1);
 8003846:	2001      	movs	r0, #1
		time++;
 8003848:	3501      	adds	r5, #1
		Delay(1);
 800384a:	f7ff ffb5 	bl	80037b8 <Delay>
 800384e:	e7e5      	b.n	800381c <TM_HCSR04_Read+0x34>
 8003850:	000f4241 	.word	0x000f4241
 8003854:	3c8cc17a 	.word	0x3c8cc17a

08003858 <TM_HCSR04_Init>:
uint8_t TM_HCSR04_Init(TM_HCSR04_t* HCSR04, GPIO_TypeDef* ECHO_GPIOx, uint16_t ECHO_GPIO_Pin, GPIO_TypeDef* TRIGGER_GPIOx, uint16_t TRIGGER_GPIO_Pin) {
 8003858:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800385c:	4604      	mov	r4, r0
 800385e:	460e      	mov	r6, r1
 8003860:	4615      	mov	r5, r2
 8003862:	f8bd 8020 	ldrh.w	r8, [sp, #32]
 8003866:	461f      	mov	r7, r3
	TM_DELAY_Init();
 8003868:	f000 fd2a 	bl	80042c0 <TM_DELAY_Init>
	HCSR04->ECHO_GPIOx = ECHO_GPIOx;
 800386c:	6066      	str	r6, [r4, #4]
	HCSR04->ECHO_GPIO_Pin = ECHO_GPIO_Pin;
 800386e:	8125      	strh	r5, [r4, #8]
	TM_GPIO_Init(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_DOWN, TM_GPIO_Speed_Medium);
 8003870:	2602      	movs	r6, #2
 8003872:	2501      	movs	r5, #1
 8003874:	462a      	mov	r2, r5
 8003876:	4641      	mov	r1, r8
 8003878:	4638      	mov	r0, r7
	HCSR04->TRIGGER_GPIOx = TRIGGER_GPIOx;
 800387a:	60e7      	str	r7, [r4, #12]
	HCSR04->TRIGGER_GPIO_Pin = TRIGGER_GPIO_Pin;
 800387c:	f8a4 8010 	strh.w	r8, [r4, #16]
	TM_GPIO_Init(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_DOWN, TM_GPIO_Speed_Medium);
 8003880:	9501      	str	r5, [sp, #4]
 8003882:	9600      	str	r6, [sp, #0]
 8003884:	2300      	movs	r3, #0
 8003886:	f000 fe03 	bl	8004490 <TM_GPIO_Init>
	TM_GPIO_Init(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin, TM_GPIO_Mode_IN, TM_GPIO_OType_PP, TM_GPIO_PuPd_DOWN, TM_GPIO_Speed_Medium);
 800388a:	2300      	movs	r3, #0
 800388c:	8921      	ldrh	r1, [r4, #8]
 800388e:	6860      	ldr	r0, [r4, #4]
 8003890:	9501      	str	r5, [sp, #4]
 8003892:	461a      	mov	r2, r3
 8003894:	9600      	str	r6, [sp, #0]
 8003896:	f000 fdfb 	bl	8004490 <TM_GPIO_Init>
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 800389a:	8a23      	ldrh	r3, [r4, #16]
 800389c:	68e2      	ldr	r2, [r4, #12]
 800389e:	041b      	lsls	r3, r3, #16
	if (TM_HCSR04_Read(HCSR04) >= 0) {
 80038a0:	4620      	mov	r0, r4
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 80038a2:	6193      	str	r3, [r2, #24]
	if (TM_HCSR04_Read(HCSR04) >= 0) {
 80038a4:	f7ff ffa0 	bl	80037e8 <TM_HCSR04_Read>
 80038a8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80038ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
}
 80038b0:	bfac      	ite	ge
 80038b2:	4628      	movge	r0, r5
 80038b4:	2000      	movlt	r0, #0
 80038b6:	b002      	add	sp, #8
 80038b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080038bc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80038bc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80038be:	480c      	ldr	r0, [pc, #48]	; (80038f0 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 400000;
 80038c0:	4b0c      	ldr	r3, [pc, #48]	; (80038f4 <MX_I2C1_Init+0x38>)
 80038c2:	f8df e034 	ldr.w	lr, [pc, #52]	; 80038f8 <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 400000;
 80038ca:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80038ce:	2300      	movs	r3, #0
 80038d0:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80038d2:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038d4:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038d6:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80038d8:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038da:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038dc:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80038de:	f7fd feeb 	bl	80016b8 <HAL_I2C_Init>
 80038e2:	b118      	cbz	r0, 80038ec <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 80038e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80038e8:	f000 ba88 	b.w	8003dfc <Error_Handler>
 80038ec:	bd08      	pop	{r3, pc}
 80038ee:	bf00      	nop
 80038f0:	200002ac 	.word	0x200002ac
 80038f4:	40005400 	.word	0x40005400
 80038f8:	00061a80 	.word	0x00061a80

080038fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80038fc:	b530      	push	{r4, r5, lr}
 80038fe:	4604      	mov	r4, r0
 8003900:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003902:	2214      	movs	r2, #20
 8003904:	2100      	movs	r1, #0
 8003906:	a803      	add	r0, sp, #12
 8003908:	f000 ffac 	bl	8004864 <memset>
  if(i2cHandle->Instance==I2C1)
 800390c:	6822      	ldr	r2, [r4, #0]
 800390e:	4b1c      	ldr	r3, [pc, #112]	; (8003980 <HAL_I2C_MspInit+0x84>)
 8003910:	429a      	cmp	r2, r3
 8003912:	d133      	bne.n	800397c <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003914:	2500      	movs	r5, #0
 8003916:	4c1b      	ldr	r4, [pc, #108]	; (8003984 <HAL_I2C_MspInit+0x88>)
 8003918:	9501      	str	r5, [sp, #4]
 800391a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800391c:	481a      	ldr	r0, [pc, #104]	; (8003988 <HAL_I2C_MspInit+0x8c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800391e:	f043 0302 	orr.w	r3, r3, #2
 8003922:	6323      	str	r3, [r4, #48]	; 0x30
 8003924:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	9301      	str	r3, [sp, #4]
 800392c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800392e:	23c0      	movs	r3, #192	; 0xc0
 8003930:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003932:	2312      	movs	r3, #18
 8003934:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003936:	2301      	movs	r3, #1
 8003938:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800393a:	2303      	movs	r3, #3
 800393c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800393e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003940:	2304      	movs	r3, #4
 8003942:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003944:	f7fd fdc6 	bl	80014d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003948:	9502      	str	r5, [sp, #8]
 800394a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800394c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003950:	6423      	str	r3, [r4, #64]	; 0x40
 8003952:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003958:	462a      	mov	r2, r5
 800395a:	4629      	mov	r1, r5
    __HAL_RCC_I2C1_CLK_ENABLE();
 800395c:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800395e:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003960:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003962:	f7fd fd49 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003966:	201f      	movs	r0, #31
 8003968:	f7fd fd7a 	bl	8001460 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800396c:	2020      	movs	r0, #32
 800396e:	462a      	mov	r2, r5
 8003970:	4629      	mov	r1, r5
 8003972:	f7fd fd41 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003976:	2020      	movs	r0, #32
 8003978:	f7fd fd72 	bl	8001460 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800397c:	b009      	add	sp, #36	; 0x24
 800397e:	bd30      	pop	{r4, r5, pc}
 8003980:	40005400 	.word	0x40005400
 8003984:	40023800 	.word	0x40023800
 8003988:	40020400 	.word	0x40020400

0800398c <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
PUTCHAR_PROTOTYPE
{
 800398c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    /* Place your implementation of fputc here */
    /* e.g. write a character to the Debug USART and Loop until the end of transmission */

    if('\n' == ch)
 800398e:	280a      	cmp	r0, #10
{
 8003990:	9001      	str	r0, [sp, #4]
    if('\n' == ch)
 8003992:	d109      	bne.n	80039a8 <__io_putchar+0x1c>
    {
        int ch_tmp = '\r';
 8003994:	a904      	add	r1, sp, #16
 8003996:	230d      	movs	r3, #13
 8003998:	f841 3d04 	str.w	r3, [r1, #-4]!

        /* Place your implementation of fputc here */
        /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
        HAL_UART_Transmit(&huart1, (uint8_t *)&ch_tmp, 1, 0xFFFF);
 800399c:	2201      	movs	r2, #1
 800399e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039a2:	4807      	ldr	r0, [pc, #28]	; (80039c0 <__io_putchar+0x34>)
 80039a4:	f7ff fc76 	bl	8003294 <HAL_UART_Transmit>
    }

    /* Place your implementation of fputc here */
    /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80039a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039ac:	2201      	movs	r2, #1
 80039ae:	a901      	add	r1, sp, #4
 80039b0:	4803      	ldr	r0, [pc, #12]	; (80039c0 <__io_putchar+0x34>)
 80039b2:	f7ff fc6f 	bl	8003294 <HAL_UART_Transmit>

    return ch;
}
 80039b6:	9801      	ldr	r0, [sp, #4]
 80039b8:	b005      	add	sp, #20
 80039ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80039be:	bf00      	nop
 80039c0:	20001b20 	.word	0x20001b20

080039c4 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039c4:	b538      	push	{r3, r4, r5, lr}
  /* Prevent unused argument(s) compilation warning */

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
	if(adcIndex == 0)
 80039c6:	4c2b      	ldr	r4, [pc, #172]	; (8003a74 <HAL_ADC_ConvCpltCallback+0xb0>)
 80039c8:	7825      	ldrb	r5, [r4, #0]
 80039ca:	b985      	cbnz	r5, 80039ee <HAL_ADC_ConvCpltCallback+0x2a>
	{adcval[adcIndex]=HAL_ADC_GetValue(&hadc3);}
 80039cc:	482a      	ldr	r0, [pc, #168]	; (8003a78 <HAL_ADC_ConvCpltCallback+0xb4>)
 80039ce:	f7fd fbcf 	bl	8001170 <HAL_ADC_GetValue>
 80039d2:	4b2a      	ldr	r3, [pc, #168]	; (8003a7c <HAL_ADC_ConvCpltCallback+0xb8>)
 80039d4:	8018      	strh	r0, [r3, #0]
			}
			//printf("%d\n",adcval[1]);
			//printf("test\n");
		}
	}
	adcIndex++;
 80039d6:	7823      	ldrb	r3, [r4, #0]
	{
		adcIndex=0;

	}

	HAL_ADC_Start_IT(&hadc3);
 80039d8:	4827      	ldr	r0, [pc, #156]	; (8003a78 <HAL_ADC_ConvCpltCallback+0xb4>)
	adcIndex++;
 80039da:	3301      	adds	r3, #1
 80039dc:	b2db      	uxtb	r3, r3
	if(adcIndex == 2)
 80039de:	2b02      	cmp	r3, #2
		adcIndex=0;
 80039e0:	bf08      	it	eq
 80039e2:	2300      	moveq	r3, #0
 80039e4:	7023      	strb	r3, [r4, #0]
}
 80039e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_ADC_Start_IT(&hadc3);
 80039ea:	f7fd bb45 	b.w	8001078 <HAL_ADC_Start_IT>
	else if(adcIndex == 1)
 80039ee:	2d01      	cmp	r5, #1
 80039f0:	d1f1      	bne.n	80039d6 <HAL_ADC_ConvCpltCallback+0x12>
		adcval[1]=HAL_ADC_GetValue(&hadc3);
 80039f2:	4821      	ldr	r0, [pc, #132]	; (8003a78 <HAL_ADC_ConvCpltCallback+0xb4>)
 80039f4:	f7fd fbbc 	bl	8001170 <HAL_ADC_GetValue>
		if(band_info[FLAG]==3)
 80039f8:	4a21      	ldr	r2, [pc, #132]	; (8003a80 <HAL_ADC_ConvCpltCallback+0xbc>)
		adcval[1]=HAL_ADC_GetValue(&hadc3);
 80039fa:	4b20      	ldr	r3, [pc, #128]	; (8003a7c <HAL_ADC_ConvCpltCallback+0xb8>)
		if(band_info[FLAG]==3)
 80039fc:	6812      	ldr	r2, [r2, #0]
		adcval[1]=HAL_ADC_GetValue(&hadc3);
 80039fe:	b280      	uxth	r0, r0
		if(band_info[FLAG]==3)
 8003a00:	2a03      	cmp	r2, #3
		adcval[1]=HAL_ADC_GetValue(&hadc3);
 8003a02:	8058      	strh	r0, [r3, #2]
		if(band_info[FLAG]==3)
 8003a04:	d1e7      	bne.n	80039d6 <HAL_ADC_ConvCpltCallback+0x12>
			TIM4->CCR4=2600+(((uint16_t)adcval[0])/3);
 8003a06:	881b      	ldrh	r3, [r3, #0]
 8003a08:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a0c:	4a1d      	ldr	r2, [pc, #116]	; (8003a84 <HAL_ADC_ConvCpltCallback+0xc0>)
 8003a0e:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 8003a12:	6413      	str	r3, [r2, #64]	; 0x40
			if(adcval[1]<1900) //
 8003a14:	f240 736b 	movw	r3, #1899	; 0x76b
 8003a18:	4298      	cmp	r0, r3
 8003a1a:	d81d      	bhi.n	8003a58 <HAL_ADC_ConvCpltCallback+0x94>
				  if(hcsr04.Distance<1)
 8003a1c:	4b1a      	ldr	r3, [pc, #104]	; (8003a88 <HAL_ADC_ConvCpltCallback+0xc4>)
 8003a1e:	ed93 7a00 	vldr	s14, [r3]
 8003a22:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003a26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a2e:	d510      	bpl.n	8003a52 <HAL_ADC_ConvCpltCallback+0x8e>
					  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003a30:	462a      	mov	r2, r5
					  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003a32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a36:	4815      	ldr	r0, [pc, #84]	; (8003a8c <HAL_ADC_ConvCpltCallback+0xc8>)
 8003a38:	f7fd fe2c 	bl	8001694 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 8003a3c:	2201      	movs	r2, #1
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 8003a3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a42:	4812      	ldr	r0, [pc, #72]	; (8003a8c <HAL_ADC_ConvCpltCallback+0xc8>)
 8003a44:	f7fd fe26 	bl	8001694 <HAL_GPIO_WritePin>
				TIM1->CCR2=300;
 8003a48:	f44f 7296 	mov.w	r2, #300	; 0x12c
				TIM1->CCR2=0;
 8003a4c:	4b10      	ldr	r3, [pc, #64]	; (8003a90 <HAL_ADC_ConvCpltCallback+0xcc>)
 8003a4e:	639a      	str	r2, [r3, #56]	; 0x38
 8003a50:	e7c1      	b.n	80039d6 <HAL_ADC_ConvCpltCallback+0x12>
				  else if(hcsr04.Distance>=1)
 8003a52:	dbf3      	blt.n	8003a3c <HAL_ADC_ConvCpltCallback+0x78>
					  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003a54:	2200      	movs	r2, #0
 8003a56:	e7ec      	b.n	8003a32 <HAL_ADC_ConvCpltCallback+0x6e>
			else if(adcval[1]>2200) //
 8003a58:	f640 0398 	movw	r3, #2200	; 0x898
 8003a5c:	4298      	cmp	r0, r3
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003a5e:	f04f 0200 	mov.w	r2, #0
			else if(adcval[1]>2200) //
 8003a62:	d9f3      	bls.n	8003a4c <HAL_ADC_ConvCpltCallback+0x88>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003a64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a68:	4808      	ldr	r0, [pc, #32]	; (8003a8c <HAL_ADC_ConvCpltCallback+0xc8>)
 8003a6a:	f7fd fe13 	bl	8001694 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	e7e5      	b.n	8003a3e <HAL_ADC_ConvCpltCallback+0x7a>
 8003a72:	bf00      	nop
 8003a74:	200001f8 	.word	0x200001f8
 8003a78:	2000025c 	.word	0x2000025c
 8003a7c:	20000328 	.word	0x20000328
 8003a80:	20000300 	.word	0x20000300
 8003a84:	40000800 	.word	0x40000800
 8003a88:	2000030c 	.word	0x2000030c
 8003a8c:	40020c00 	.word	0x40020c00
 8003a90:	40010000 	.word	0x40010000

08003a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a94:	b570      	push	{r4, r5, r6, lr}
 8003a96:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a98:	2230      	movs	r2, #48	; 0x30
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	a808      	add	r0, sp, #32
 8003a9e:	f000 fee1 	bl	8004864 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	2214      	movs	r2, #20
 8003aa6:	a803      	add	r0, sp, #12
 8003aa8:	f000 fedc 	bl	8004864 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003aac:	2400      	movs	r4, #0
 8003aae:	4b1c      	ldr	r3, [pc, #112]	; (8003b20 <SystemClock_Config+0x8c>)
 8003ab0:	9401      	str	r4, [sp, #4]
 8003ab2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ab4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ab8:	641a      	str	r2, [r3, #64]	; 0x40
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac0:	9301      	str	r3, [sp, #4]
 8003ac2:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ac4:	4b17      	ldr	r3, [pc, #92]	; (8003b24 <SystemClock_Config+0x90>)
 8003ac6:	9402      	str	r4, [sp, #8]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ad6:	9302      	str	r3, [sp, #8]
 8003ad8:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003ada:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ade:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003ae0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ae4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003ae6:	2319      	movs	r3, #25
 8003ae8:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8003aea:	23c0      	movs	r3, #192	; 0xc0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003aec:	2502      	movs	r5, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003aee:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLN = 192;
 8003af0:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003af2:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003af4:	2304      	movs	r3, #4
 8003af6:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003af8:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003afa:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003afc:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003afe:	f7fe fc21 	bl	8002344 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b02:	230f      	movs	r3, #15
 8003b04:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8003b06:	2380      	movs	r3, #128	; 0x80
 8003b08:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003b0a:	4631      	mov	r1, r6
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003b10:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b12:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003b14:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003b16:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003b18:	f7fe fdc4 	bl	80026a4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8003b1c:	b014      	add	sp, #80	; 0x50
 8003b1e:	bd70      	pop	{r4, r5, r6, pc}
 8003b20:	40023800 	.word	0x40023800
 8003b24:	40007000 	.word	0x40007000

08003b28 <main>:
	band_info[ROLL]=0;
 8003b28:	4ca1      	ldr	r4, [pc, #644]	; (8003db0 <main+0x288>)
{
 8003b2a:	b583      	push	{r0, r1, r7, lr}
	band_info[FLAG]=3;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	2500      	movs	r5, #0
 8003b30:	e884 0028 	stmia.w	r4, {r3, r5}
  HAL_Init();
 8003b34:	f7fd f9e0 	bl	8000ef8 <HAL_Init>
  SystemClock_Config();
 8003b38:	f7ff ffac 	bl	8003a94 <SystemClock_Config>
  MX_GPIO_Init();
 8003b3c:	f7ff fd92 	bl	8003664 <MX_GPIO_Init>
  MX_ADC3_Init();
 8003b40:	f7ff fd16 	bl	8003570 <MX_ADC3_Init>
  MX_I2C1_Init();
 8003b44:	f7ff feba 	bl	80038bc <MX_I2C1_Init>
  MX_TIM1_Init();
 8003b48:	f000 fafa 	bl	8004140 <MX_TIM1_Init>
  MX_TIM4_Init();
 8003b4c:	f000 fb64 	bl	8004218 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8003b50:	f000 fd7c 	bl	800464c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8003b54:	f000 fd96 	bl	8004684 <MX_USART6_UART_Init>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8003b58:	2104      	movs	r1, #4
 8003b5a:	4896      	ldr	r0, [pc, #600]	; (8003db4 <main+0x28c>)
 8003b5c:	f7ff f976 	bl	8002e4c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim1,TIM_CHANNEL_2);
 8003b60:	2104      	movs	r1, #4
 8003b62:	4894      	ldr	r0, [pc, #592]	; (8003db4 <main+0x28c>)
 8003b64:	f7ff f992 	bl	8002e8c <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8003b68:	210c      	movs	r1, #12
 8003b6a:	4893      	ldr	r0, [pc, #588]	; (8003db8 <main+0x290>)
 8003b6c:	f7ff f96e 	bl	8002e4c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim4,TIM_CHANNEL_4);
 8003b70:	210c      	movs	r1, #12
 8003b72:	4891      	ldr	r0, [pc, #580]	; (8003db8 <main+0x290>)
 8003b74:	f7ff f98a 	bl	8002e8c <HAL_TIM_PWM_Start_IT>
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003b78:	462a      	mov	r2, r5
 8003b7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b7e:	488f      	ldr	r0, [pc, #572]	; (8003dbc <main+0x294>)
 8003b80:	f7fd fd88 	bl	8001694 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);
 8003b84:	2201      	movs	r2, #1
 8003b86:	2120      	movs	r1, #32
 8003b88:	488d      	ldr	r0, [pc, #564]	; (8003dc0 <main+0x298>)
 8003b8a:	f7fd fd83 	bl	8001694 <HAL_GPIO_WritePin>
  if(HAL_UART_Receive_IT(&huart1, g_Uart_RxBuffer, UART_RXBUFFERSIZE) != HAL_OK)
 8003b8e:	2264      	movs	r2, #100	; 0x64
 8003b90:	498c      	ldr	r1, [pc, #560]	; (8003dc4 <main+0x29c>)
 8003b92:	488d      	ldr	r0, [pc, #564]	; (8003dc8 <main+0x2a0>)
 8003b94:	f7ff fbdb 	bl	800334e <HAL_UART_Receive_IT>
  if(HAL_UART_Receive_IT(&huart6, g_Uart_6_Com_RxBuffer, UART_RXBUFFERSIZE) != HAL_OK)
 8003b98:	498c      	ldr	r1, [pc, #560]	; (8003dcc <main+0x2a4>)
 8003b9a:	488d      	ldr	r0, [pc, #564]	; (8003dd0 <main+0x2a8>)
 8003b9c:	2264      	movs	r2, #100	; 0x64
 8003b9e:	f7ff fbd6 	bl	800334e <HAL_UART_Receive_IT>
  TIM4->CCR4=3250;
 8003ba2:	4b8c      	ldr	r3, [pc, #560]	; (8003dd4 <main+0x2ac>)
  HAL_ADC_Start_IT(&hadc3);
 8003ba4:	488c      	ldr	r0, [pc, #560]	; (8003dd8 <main+0x2b0>)
  TIM4->CCR4=3250;
 8003ba6:	f640 42b2 	movw	r2, #3250	; 0xcb2
 8003baa:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_ADC_Start_IT(&hadc3);
 8003bac:	f7fd fa64 	bl	8001078 <HAL_ADC_Start_IT>
  printf("Start\n");
 8003bb0:	488a      	ldr	r0, [pc, #552]	; (8003ddc <main+0x2b4>)
 8003bb2:	f001 fbd3 	bl	800535c <puts>
	if(TM_HCSR04_Init(&hcsr04, GPIOE,GPIO_PIN_15, GPIOE,GPIO_PIN_14 )!=1)
 8003bb6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003bc0:	f503 33e8 	add.w	r3, r3, #118784	; 0x1d000
 8003bc4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4885      	ldr	r0, [pc, #532]	; (8003de0 <main+0x2b8>)
 8003bcc:	f7ff fe44 	bl	8003858 <TM_HCSR04_Init>
 8003bd0:	2801      	cmp	r0, #1
 8003bd2:	d002      	beq.n	8003bda <main+0xb2>
		printf("hc error!\r\n");
 8003bd4:	4883      	ldr	r0, [pc, #524]	; (8003de4 <main+0x2bc>)
 8003bd6:	f001 fbc1 	bl	800535c <puts>
    printf("printf test\n");
 8003bda:	4883      	ldr	r0, [pc, #524]	; (8003de8 <main+0x2c0>)
	  TM_HCSR04_Read(&hcsr04);
 8003bdc:	f8df 8200 	ldr.w	r8, [pc, #512]	; 8003de0 <main+0x2b8>
 8003be0:	4d82      	ldr	r5, [pc, #520]	; (8003dec <main+0x2c4>)
    printf("printf test\n");
 8003be2:	f001 fbbb 	bl	800535c <puts>
    HAL_UART_Transmit(&huart6, (uint8_t *)"test", strlen("test"), 0xFFFF);
 8003be6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bea:	2204      	movs	r2, #4
 8003bec:	4980      	ldr	r1, [pc, #512]	; (8003df0 <main+0x2c8>)
 8003bee:	4878      	ldr	r0, [pc, #480]	; (8003dd0 <main+0x2a8>)
 8003bf0:	f7ff fb50 	bl	8003294 <HAL_UART_Transmit>
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003bf4:	2700      	movs	r7, #0
	  if(hcsr04.Distance>=1)
 8003bf6:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8003bfa:	eeb0 8a68 	vmov.f32	s16, s17
	  UART6_Test();
 8003bfe:	f000 fcb7 	bl	8004570 <UART6_Test>
	  TM_HCSR04_Read(&hcsr04);
 8003c02:	4877      	ldr	r0, [pc, #476]	; (8003de0 <main+0x2b8>)
 8003c04:	f7ff fdf0 	bl	80037e8 <TM_HCSR04_Read>
	  if(hcsr04.Distance>=1)
 8003c08:	edd8 7a00 	vldr	s15, [r8]
 8003c0c:	eef4 7ae8 	vcmpe.f32	s15, s17
 8003c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c14:	db05      	blt.n	8003c22 <main+0xfa>
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003c16:	2200      	movs	r2, #0
 8003c18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c1c:	4867      	ldr	r0, [pc, #412]	; (8003dbc <main+0x294>)
 8003c1e:	f7fd fd39 	bl	8001694 <HAL_GPIO_WritePin>
	  if(band_info[FLAG]==1)
 8003c22:	6822      	ldr	r2, [r4, #0]
 8003c24:	2a01      	cmp	r2, #1
 8003c26:	d12e      	bne.n	8003c86 <main+0x15e>
		  if(band_info[PITCH]>10)
 8003c28:	68a3      	ldr	r3, [r4, #8]
 8003c2a:	496a      	ldr	r1, [pc, #424]	; (8003dd4 <main+0x2ac>)
 8003c2c:	2b0a      	cmp	r3, #10
 8003c2e:	f640 40b2 	movw	r0, #3250	; 0xcb2
 8003c32:	dd54      	ble.n	8003cde <main+0x1b6>
			  TIM4->CCR4=3250+((int16_t)band_info[PITCH]*15*-1);
 8003c34:	f64f 76f1 	movw	r6, #65521	; 0xfff1
 8003c38:	fb13 0306 	smlabb	r3, r3, r6, r0
 8003c3c:	640b      	str	r3, [r1, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_6,0);
 8003c3e:	2140      	movs	r1, #64	; 0x40
			  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_SET);
 8003c40:	486c      	ldr	r0, [pc, #432]	; (8003df4 <main+0x2cc>)
 8003c42:	f7fd fd27 	bl	8001694 <HAL_GPIO_WritePin>
		  if(band_info[ROLL] <150 && band_info[ROLL]>90)
 8003c46:	6863      	ldr	r3, [r4, #4]
 8003c48:	f1a3 025b 	sub.w	r2, r3, #91	; 0x5b
 8003c4c:	2a3a      	cmp	r2, #58	; 0x3a
 8003c4e:	d853      	bhi.n	8003cf8 <main+0x1d0>
			  if(hcsr04.Distance<1)
 8003c50:	edd8 7a00 	vldr	s15, [r8]
 8003c54:	eef4 7ac8 	vcmpe.f32	s15, s16
 8003c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c5c:	d505      	bpl.n	8003c6a <main+0x142>
				  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c64:	4855      	ldr	r0, [pc, #340]	; (8003dbc <main+0x294>)
 8003c66:	f7fd fd15 	bl	8001694 <HAL_GPIO_WritePin>
			  TIM1->CCR2=400;
 8003c6a:	f44f 73c8 	mov.w	r3, #400	; 0x190
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,1);
 8003c6e:	2201      	movs	r2, #1
			  TIM1->CCR2=400;
 8003c70:	63ab      	str	r3, [r5, #56]	; 0x38
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,1);
 8003c72:	2180      	movs	r1, #128	; 0x80
 8003c74:	485f      	ldr	r0, [pc, #380]	; (8003df4 <main+0x2cc>)
 8003c76:	f7fd fd0d 	bl	8001694 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 8003c7a:	2201      	movs	r2, #1
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 8003c7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c80:	484e      	ldr	r0, [pc, #312]	; (8003dbc <main+0x294>)
 8003c82:	f7fd fd07 	bl	8001694 <HAL_GPIO_WritePin>
	  UART6_Test();
 8003c86:	f000 fc73 	bl	8004570 <UART6_Test>
	  if(band_info[FLAG]==2)
 8003c8a:	6823      	ldr	r3, [r4, #0]
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d1b6      	bne.n	8003bfe <main+0xd6>
		  voice_key=band_info[ROLL];
 8003c90:	6866      	ldr	r6, [r4, #4]
 8003c92:	4b59      	ldr	r3, [pc, #356]	; (8003df8 <main+0x2d0>)
		  TIM1->CCR2=0;
 8003c94:	63af      	str	r7, [r5, #56]	; 0x38
		  if(voice_key==1)
 8003c96:	2e01      	cmp	r6, #1
		  voice_key=band_info[ROLL];
 8003c98:	601e      	str	r6, [r3, #0]
		  if(voice_key==1)
 8003c9a:	d142      	bne.n	8003d22 <main+0x1fa>
			  TIM4->CCR4=3250;
 8003c9c:	4b4d      	ldr	r3, [pc, #308]	; (8003dd4 <main+0x2ac>)
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003c9e:	4847      	ldr	r0, [pc, #284]	; (8003dbc <main+0x294>)
			  TIM4->CCR4=3250;
 8003ca0:	f640 42b2 	movw	r2, #3250	; 0xcb2
 8003ca4:	641a      	str	r2, [r3, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003ca6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003caa:	2200      	movs	r2, #0
 8003cac:	f7fd fcf2 	bl	8001694 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 8003cb0:	4632      	mov	r2, r6
 8003cb2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003cb6:	4841      	ldr	r0, [pc, #260]	; (8003dbc <main+0x294>)
 8003cb8:	f7fd fcec 	bl	8001694 <HAL_GPIO_WritePin>
			  if(hcsr04.Distance<1)
 8003cbc:	edd8 7a00 	vldr	s15, [r8]
 8003cc0:	eef4 7ac8 	vcmpe.f32	s15, s16
			  TIM1->CCR2=300;
 8003cc4:	f44f 7396 	mov.w	r3, #300	; 0x12c
			  if(hcsr04.Distance<1)
 8003cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			  TIM1->CCR2=300;
 8003ccc:	63ab      	str	r3, [r5, #56]	; 0x38
			  if(hcsr04.Distance<1)
 8003cce:	d592      	bpl.n	8003bf6 <main+0xce>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cd6:	4839      	ldr	r0, [pc, #228]	; (8003dbc <main+0x294>)
 8003cd8:	f7fd fcdc 	bl	8001694 <HAL_GPIO_WritePin>
 8003cdc:	e78b      	b.n	8003bf6 <main+0xce>
		  else if(band_info[PITCH]<-10)
 8003cde:	f113 0f0a 	cmn.w	r3, #10
 8003ce2:	da06      	bge.n	8003cf2 <main+0x1ca>
			  TIM4->CCR4=3250+((int16_t)band_info[PITCH]*15*-1);
 8003ce4:	f64f 72f1 	movw	r2, #65521	; 0xfff1
 8003ce8:	fb13 0302 	smlabb	r3, r3, r2, r0
 8003cec:	640b      	str	r3, [r1, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_6,0);
 8003cee:	2200      	movs	r2, #0
 8003cf0:	e7a5      	b.n	8003c3e <main+0x116>
			  TIM4->CCR4=3250;
 8003cf2:	6408      	str	r0, [r1, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_SET);
 8003cf4:	2180      	movs	r1, #128	; 0x80
 8003cf6:	e7a3      	b.n	8003c40 <main+0x118>
		  else if(band_info[ROLL] > -150 && band_info[ROLL] <-90)
 8003cf8:	3395      	adds	r3, #149	; 0x95
 8003cfa:	2b3a      	cmp	r3, #58	; 0x3a
 8003cfc:	d80f      	bhi.n	8003d1e <main+0x1f6>
			HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d04:	482d      	ldr	r0, [pc, #180]	; (8003dbc <main+0x294>)
 8003d06:	f7fd fcc5 	bl	8001694 <HAL_GPIO_WritePin>
			  TIM1->CCR2= 400;
 8003d0a:	f44f 73c8 	mov.w	r3, #400	; 0x190
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,0);
 8003d0e:	2200      	movs	r2, #0
			  TIM1->CCR2= 400;
 8003d10:	63ab      	str	r3, [r5, #56]	; 0x38
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,0);
 8003d12:	2180      	movs	r1, #128	; 0x80
 8003d14:	4837      	ldr	r0, [pc, #220]	; (8003df4 <main+0x2cc>)
 8003d16:	f7fd fcbd 	bl	8001694 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	e7ae      	b.n	8003c7c <main+0x154>
			  TIM1->CCR2=0;
 8003d1e:	63af      	str	r7, [r5, #56]	; 0x38
 8003d20:	e7b1      	b.n	8003c86 <main+0x15e>
		  else if(voice_key==2)
 8003d22:	2e02      	cmp	r6, #2
 8003d24:	d117      	bne.n	8003d56 <main+0x22e>
			  TIM4->CCR4=3250;
 8003d26:	4b2b      	ldr	r3, [pc, #172]	; (8003dd4 <main+0x2ac>)
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003d28:	4824      	ldr	r0, [pc, #144]	; (8003dbc <main+0x294>)
			  TIM4->CCR4=3250;
 8003d2a:	f640 42b2 	movw	r2, #3250	; 0xcb2
 8003d2e:	641a      	str	r2, [r3, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003d30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d34:	2200      	movs	r2, #0
 8003d36:	f7fd fcad 	bl	8001694 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d40:	481e      	ldr	r0, [pc, #120]	; (8003dbc <main+0x294>)
 8003d42:	f7fd fca7 	bl	8001694 <HAL_GPIO_WritePin>
			  TIM1->CCR2=300;
 8003d46:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003d4a:	63ab      	str	r3, [r5, #56]	; 0x38
			  HAL_Delay(1800);
 8003d4c:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8003d50:	f000 fb0e 	bl	8004370 <HAL_Delay>
 8003d54:	e7bc      	b.n	8003cd0 <main+0x1a8>
		  else if(voice_key==3)
 8003d56:	2e03      	cmp	r6, #3
 8003d58:	d11f      	bne.n	8003d9a <main+0x272>
			  TIM4->CCR4=3250+880;
 8003d5a:	f241 0222 	movw	r2, #4130	; 0x1022
			  TIM4->CCR4=3250-880;
 8003d5e:	4b1d      	ldr	r3, [pc, #116]	; (8003dd4 <main+0x2ac>)
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003d60:	4816      	ldr	r0, [pc, #88]	; (8003dbc <main+0x294>)
			  TIM4->CCR4=3250-880;
 8003d62:	641a      	str	r2, [r3, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003d64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f7fd fc93 	bl	8001694 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d74:	4811      	ldr	r0, [pc, #68]	; (8003dbc <main+0x294>)
 8003d76:	f7fd fc8d 	bl	8001694 <HAL_GPIO_WritePin>
			  TIM1->CCR2=400;
 8003d7a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8003d7e:	63ab      	str	r3, [r5, #56]	; 0x38
			  HAL_Delay(3500);
 8003d80:	f640 50ac 	movw	r0, #3500	; 0xdac
 8003d84:	f000 faf4 	bl	8004370 <HAL_Delay>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d8e:	480b      	ldr	r0, [pc, #44]	; (8003dbc <main+0x294>)
 8003d90:	f7fd fc80 	bl	8001694 <HAL_GPIO_WritePin>
			  band_info[ROLL]=1;
 8003d94:	2301      	movs	r3, #1
 8003d96:	6063      	str	r3, [r4, #4]
 8003d98:	e72d      	b.n	8003bf6 <main+0xce>
		  else if(voice_key==4)
 8003d9a:	2e04      	cmp	r6, #4
 8003d9c:	d102      	bne.n	8003da4 <main+0x27c>
			  TIM4->CCR4=3250-880;
 8003d9e:	f640 1242 	movw	r2, #2370	; 0x942
 8003da2:	e7dc      	b.n	8003d5e <main+0x236>
		  else if(voice_key==5)
 8003da4:	2e05      	cmp	r6, #5
 8003da6:	f47f af26 	bne.w	8003bf6 <main+0xce>
			  TIM1->CCR2=0;
 8003daa:	63af      	str	r7, [r5, #56]	; 0x38
 8003dac:	e790      	b.n	8003cd0 <main+0x1a8>
 8003dae:	bf00      	nop
 8003db0:	20000300 	.word	0x20000300
 8003db4:	2000036c 	.word	0x2000036c
 8003db8:	2000032c 	.word	0x2000032c
 8003dbc:	40020c00 	.word	0x40020c00
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	20001abc 	.word	0x20001abc
 8003dc8:	20001b20 	.word	0x20001b20
 8003dcc:	20001a58 	.word	0x20001a58
 8003dd0:	20001b60 	.word	0x20001b60
 8003dd4:	40000800 	.word	0x40000800
 8003dd8:	2000025c 	.word	0x2000025c
 8003ddc:	080071d0 	.word	0x080071d0
 8003de0:	2000030c 	.word	0x2000030c
 8003de4:	080071d6 	.word	0x080071d6
 8003de8:	080071e1 	.word	0x080071e1
 8003dec:	40010000 	.word	0x40010000
 8003df0:	080071e8 	.word	0x080071e8
 8003df4:	40021400 	.word	0x40021400
 8003df8:	20000324 	.word	0x20000324

08003dfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003dfc:	4770      	bx	lr
	...

08003e00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e00:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <HAL_MspInit+0x44>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	9200      	str	r2, [sp, #0]
 8003e08:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003e0a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003e0e:	6459      	str	r1, [r3, #68]	; 0x44
 8003e10:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003e12:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003e16:	9100      	str	r1, [sp, #0]
 8003e18:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e1a:	9201      	str	r2, [sp, #4]
 8003e1c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003e1e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003e22:	6419      	str	r1, [r3, #64]	; 0x40
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2a:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003e2c:	4611      	mov	r1, r2
 8003e2e:	2005      	movs	r0, #5
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e30:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003e32:	f7fd fae1 	bl	80013f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003e36:	2005      	movs	r0, #5
 8003e38:	f7fd fb12 	bl	8001460 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e3c:	b003      	add	sp, #12
 8003e3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e42:	bf00      	nop
 8003e44:	40023800 	.word	0x40023800

08003e48 <NMI_Handler>:
 8003e48:	4770      	bx	lr

08003e4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e4a:	e7fe      	b.n	8003e4a <HardFault_Handler>

08003e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e4c:	e7fe      	b.n	8003e4c <MemManage_Handler>

08003e4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e4e:	e7fe      	b.n	8003e4e <BusFault_Handler>

08003e50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e50:	e7fe      	b.n	8003e50 <UsageFault_Handler>

08003e52 <SVC_Handler>:
 8003e52:	4770      	bx	lr

08003e54 <DebugMon_Handler>:
 8003e54:	4770      	bx	lr

08003e56 <PendSV_Handler>:
 8003e56:	4770      	bx	lr

08003e58 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e58:	f000 ba52 	b.w	8004300 <HAL_IncTick>

08003e5c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003e5c:	4770      	bx	lr
	...

08003e60 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8003e60:	4801      	ldr	r0, [pc, #4]	; (8003e68 <ADC_IRQHandler+0x8>)
 8003e62:	f7fd b98a 	b.w	800117a <HAL_ADC_IRQHandler>
 8003e66:	bf00      	nop
 8003e68:	2000025c 	.word	0x2000025c

08003e6c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003e6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003e6e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003e72:	f7fd fc15 	bl	80016a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  band_info[ROLL]=5;
 8003e76:	4b02      	ldr	r3, [pc, #8]	; (8003e80 <EXTI9_5_IRQHandler+0x14>)
 8003e78:	2205      	movs	r2, #5
 8003e7a:	605a      	str	r2, [r3, #4]
 8003e7c:	bd08      	pop	{r3, pc}
 8003e7e:	bf00      	nop
 8003e80:	20000300 	.word	0x20000300

08003e84 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e84:	4801      	ldr	r0, [pc, #4]	; (8003e8c <TIM1_CC_IRQHandler+0x8>)
 8003e86:	f7fe bd61 	b.w	800294c <HAL_TIM_IRQHandler>
 8003e8a:	bf00      	nop
 8003e8c:	2000036c 	.word	0x2000036c

08003e90 <TIM1_TRG_COM_TIM11_IRQHandler>:
 8003e90:	f7ff bff8 	b.w	8003e84 <TIM1_CC_IRQHandler>

08003e94 <TIM1_UP_TIM10_IRQHandler>:
 8003e94:	f7ff bff6 	b.w	8003e84 <TIM1_CC_IRQHandler>

08003e98 <TIM1_BRK_TIM9_IRQHandler>:
 8003e98:	f7ff bff4 	b.w	8003e84 <TIM1_CC_IRQHandler>

08003e9c <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003e9c:	4801      	ldr	r0, [pc, #4]	; (8003ea4 <TIM4_IRQHandler+0x8>)
 8003e9e:	f7fe bd55 	b.w	800294c <HAL_TIM_IRQHandler>
 8003ea2:	bf00      	nop
 8003ea4:	2000032c 	.word	0x2000032c

08003ea8 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003ea8:	4801      	ldr	r0, [pc, #4]	; (8003eb0 <I2C1_EV_IRQHandler+0x8>)
 8003eaa:	f7fd bd91 	b.w	80019d0 <HAL_I2C_EV_IRQHandler>
 8003eae:	bf00      	nop
 8003eb0:	200002ac 	.word	0x200002ac

08003eb4 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003eb4:	4801      	ldr	r0, [pc, #4]	; (8003ebc <I2C1_ER_IRQHandler+0x8>)
 8003eb6:	f7fe b9af 	b.w	8002218 <HAL_I2C_ER_IRQHandler>
 8003eba:	bf00      	nop
 8003ebc:	200002ac 	.word	0x200002ac

08003ec0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003ec0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003ec2:	4c0a      	ldr	r4, [pc, #40]	; (8003eec <USART1_IRQHandler+0x2c>)
 8003ec4:	4620      	mov	r0, r4
 8003ec6:	f7ff faab 	bl	8003420 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  UartQueue_Serial_EnQueue((uint8_t)(huart1.Instance->DR & (uint8_t)0x00FFU));
 8003eca:	6823      	ldr	r3, [r4, #0]
 8003ecc:	6858      	ldr	r0, [r3, #4]
 8003ece:	b2c0      	uxtb	r0, r0
 8003ed0:	f000 fb0e 	bl	80044f0 <UartQueue_Serial_EnQueue>
  if(HAL_UART_Receive_IT(&huart1, g_Uart_RxBuffer, UART_RXBUFFERSIZE) != HAL_OK)
 8003ed4:	2264      	movs	r2, #100	; 0x64
 8003ed6:	4906      	ldr	r1, [pc, #24]	; (8003ef0 <USART1_IRQHandler+0x30>)
 8003ed8:	4620      	mov	r0, r4
 8003eda:	f7ff fa38 	bl	800334e <HAL_UART_Receive_IT>
 8003ede:	b118      	cbz	r0, 8003ee8 <USART1_IRQHandler+0x28>
  {
      Error_Handler();
  }
  /* USER CODE END USART1_IRQn 1 */
}
 8003ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      Error_Handler();
 8003ee4:	f7ff bf8a 	b.w	8003dfc <Error_Handler>
 8003ee8:	bd10      	pop	{r4, pc}
 8003eea:	bf00      	nop
 8003eec:	20001b20 	.word	0x20001b20
 8003ef0:	20001abc 	.word	0x20001abc

08003ef4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003ef4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003ef6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003efa:	f7fd fbd1 	bl	80016a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  band_info[FLAG]^=3;
 8003efe:	4a03      	ldr	r2, [pc, #12]	; (8003f0c <EXTI15_10_IRQHandler+0x18>)
 8003f00:	6813      	ldr	r3, [r2, #0]
 8003f02:	f083 0303 	eor.w	r3, r3, #3
 8003f06:	6013      	str	r3, [r2, #0]
 8003f08:	bd08      	pop	{r3, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20000300 	.word	0x20000300

08003f10 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003f10:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003f12:	4c0a      	ldr	r4, [pc, #40]	; (8003f3c <USART6_IRQHandler+0x2c>)
 8003f14:	4620      	mov	r0, r4
 8003f16:	f7ff fa83 	bl	8003420 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  Uart_6_Queue_Comm_EnQueue((uint8_t)(huart6.Instance->DR & (uint8_t)0x00FFU));
 8003f1a:	6823      	ldr	r3, [r4, #0]
 8003f1c:	6858      	ldr	r0, [r3, #4]
 8003f1e:	b2c0      	uxtb	r0, r0
 8003f20:	f000 fb0c 	bl	800453c <Uart_6_Queue_Comm_EnQueue>

  if(HAL_UART_Receive_IT(&huart6, g_Uart_6_Com_RxBuffer, UART_RXBUFFERSIZE) != HAL_OK)
 8003f24:	2264      	movs	r2, #100	; 0x64
 8003f26:	4906      	ldr	r1, [pc, #24]	; (8003f40 <USART6_IRQHandler+0x30>)
 8003f28:	4620      	mov	r0, r4
 8003f2a:	f7ff fa10 	bl	800334e <HAL_UART_Receive_IT>
 8003f2e:	b118      	cbz	r0, 8003f38 <USART6_IRQHandler+0x28>
  {
      Error_Handler();
  }
  /* USER CODE END USART6_IRQn 1 */
}
 8003f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      Error_Handler();
 8003f34:	f7ff bf62 	b.w	8003dfc <Error_Handler>
 8003f38:	bd10      	pop	{r4, pc}
 8003f3a:	bf00      	nop
 8003f3c:	20001b60 	.word	0x20001b60
 8003f40:	20001a58 	.word	0x20001a58

08003f44 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f44:	b570      	push	{r4, r5, r6, lr}
 8003f46:	460e      	mov	r6, r1
 8003f48:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f4a:	460c      	mov	r4, r1
 8003f4c:	1ba3      	subs	r3, r4, r6
 8003f4e:	429d      	cmp	r5, r3
 8003f50:	dc01      	bgt.n	8003f56 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8003f52:	4628      	mov	r0, r5
 8003f54:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8003f56:	f3af 8000 	nop.w
 8003f5a:	f804 0b01 	strb.w	r0, [r4], #1
 8003f5e:	e7f5      	b.n	8003f4c <_read+0x8>

08003f60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f60:	b570      	push	{r4, r5, r6, lr}
 8003f62:	460e      	mov	r6, r1
 8003f64:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f66:	460c      	mov	r4, r1
 8003f68:	1ba3      	subs	r3, r4, r6
 8003f6a:	429d      	cmp	r5, r3
 8003f6c:	dc01      	bgt.n	8003f72 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8003f6e:	4628      	mov	r0, r5
 8003f70:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8003f72:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003f76:	f7ff fd09 	bl	800398c <__io_putchar>
 8003f7a:	e7f5      	b.n	8003f68 <_write+0x8>

08003f7c <_sbrk>:

caddr_t _sbrk(int incr)
{
 8003f7c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003f7e:	4b0a      	ldr	r3, [pc, #40]	; (8003fa8 <_sbrk+0x2c>)
 8003f80:	6819      	ldr	r1, [r3, #0]
{
 8003f82:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003f84:	b909      	cbnz	r1, 8003f8a <_sbrk+0xe>
		heap_end = &end;
 8003f86:	4909      	ldr	r1, [pc, #36]	; (8003fac <_sbrk+0x30>)
 8003f88:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8003f8a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003f8c:	4669      	mov	r1, sp
 8003f8e:	4402      	add	r2, r0
 8003f90:	428a      	cmp	r2, r1
 8003f92:	d906      	bls.n	8003fa2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003f94:	f000 fc34 	bl	8004800 <__errno>
 8003f98:	230c      	movs	r3, #12
 8003f9a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003fa2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003fa4:	bd08      	pop	{r3, pc}
 8003fa6:	bf00      	nop
 8003fa8:	200001fc 	.word	0x200001fc
 8003fac:	20001ba4 	.word	0x20001ba4

08003fb0 <_close>:

int _close(int file)
{
	return -1;
}
 8003fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb4:	4770      	bx	lr

08003fb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003fb6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003fba:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	4770      	bx	lr

08003fc0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003fc0:	2001      	movs	r0, #1
 8003fc2:	4770      	bx	lr

08003fc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003fc4:	2000      	movs	r0, #0
 8003fc6:	4770      	bx	lr

08003fc8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fc8:	490f      	ldr	r1, [pc, #60]	; (8004008 <SystemInit+0x40>)
 8003fca:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003fce:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003fd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003fd6:	4b0d      	ldr	r3, [pc, #52]	; (800400c <SystemInit+0x44>)
 8003fd8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003fda:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003fdc:	f042 0201 	orr.w	r2, r2, #1
 8003fe0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003fe2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003fea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003fee:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003ff0:	4a07      	ldr	r2, [pc, #28]	; (8004010 <SystemInit+0x48>)
 8003ff2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ffa:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003ffc:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ffe:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004002:	608b      	str	r3, [r1, #8]
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	e000ed00 	.word	0xe000ed00
 800400c:	40023800 	.word	0x40023800
 8004010:	24003010 	.word	0x24003010

08004014 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8004014:	6803      	ldr	r3, [r0, #0]
 8004016:	4a23      	ldr	r2, [pc, #140]	; (80040a4 <HAL_TIM_Base_MspInit+0x90>)
 8004018:	4293      	cmp	r3, r2
{
 800401a:	b513      	push	{r0, r1, r4, lr}
  if(tim_baseHandle->Instance==TIM1)
 800401c:	d12d      	bne.n	800407a <HAL_TIM_Base_MspInit+0x66>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800401e:	2400      	movs	r4, #0
 8004020:	4b21      	ldr	r3, [pc, #132]	; (80040a8 <HAL_TIM_Base_MspInit+0x94>)
 8004022:	9400      	str	r4, [sp, #0]
 8004024:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004026:	f042 0201 	orr.w	r2, r2, #1
 800402a:	645a      	str	r2, [r3, #68]	; 0x44
 800402c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800402e:	f003 0301 	and.w	r3, r3, #1

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004032:	4622      	mov	r2, r4
 8004034:	4621      	mov	r1, r4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004036:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004038:	2018      	movs	r0, #24
    __HAL_RCC_TIM1_CLK_ENABLE();
 800403a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800403c:	f7fd f9dc 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004040:	2018      	movs	r0, #24
 8004042:	f7fd fa0d 	bl	8001460 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004046:	4622      	mov	r2, r4
 8004048:	4621      	mov	r1, r4
 800404a:	2019      	movs	r0, #25
 800404c:	f7fd f9d4 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004050:	2019      	movs	r0, #25
 8004052:	f7fd fa05 	bl	8001460 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004056:	4622      	mov	r2, r4
 8004058:	4621      	mov	r1, r4
 800405a:	201a      	movs	r0, #26
 800405c:	f7fd f9cc 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004060:	201a      	movs	r0, #26
 8004062:	f7fd f9fd 	bl	8001460 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004066:	201b      	movs	r0, #27
 8004068:	4622      	mov	r2, r4
 800406a:	4621      	mov	r1, r4
 800406c:	f7fd f9c4 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004070:	201b      	movs	r0, #27
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004072:	f7fd f9f5 	bl	8001460 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004076:	b002      	add	sp, #8
 8004078:	bd10      	pop	{r4, pc}
  else if(tim_baseHandle->Instance==TIM4)
 800407a:	4a0c      	ldr	r2, [pc, #48]	; (80040ac <HAL_TIM_Base_MspInit+0x98>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d1fa      	bne.n	8004076 <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004080:	2200      	movs	r2, #0
 8004082:	4b09      	ldr	r3, [pc, #36]	; (80040a8 <HAL_TIM_Base_MspInit+0x94>)
 8004084:	9201      	str	r2, [sp, #4]
 8004086:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004088:	f041 0104 	orr.w	r1, r1, #4
 800408c:	6419      	str	r1, [r3, #64]	; 0x40
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	f003 0304 	and.w	r3, r3, #4
 8004094:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004096:	201e      	movs	r0, #30
 8004098:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 800409a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800409c:	f7fd f9ac 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80040a0:	201e      	movs	r0, #30
 80040a2:	e7e6      	b.n	8004072 <HAL_TIM_Base_MspInit+0x5e>
 80040a4:	40010000 	.word	0x40010000
 80040a8:	40023800 	.word	0x40023800
 80040ac:	40000800 	.word	0x40000800

080040b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80040b0:	b510      	push	{r4, lr}
 80040b2:	4604      	mov	r4, r0
 80040b4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040b6:	2214      	movs	r2, #20
 80040b8:	2100      	movs	r1, #0
 80040ba:	a803      	add	r0, sp, #12
 80040bc:	f000 fbd2 	bl	8004864 <memset>
  if(timHandle->Instance==TIM1)
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	4a1a      	ldr	r2, [pc, #104]	; (800412c <HAL_TIM_MspPostInit+0x7c>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d118      	bne.n	80040fa <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040c8:	2300      	movs	r3, #0
 80040ca:	9301      	str	r3, [sp, #4]
 80040cc:	4b18      	ldr	r3, [pc, #96]	; (8004130 <HAL_TIM_MspPostInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80040ce:	4819      	ldr	r0, [pc, #100]	; (8004134 <HAL_TIM_MspPostInit+0x84>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040d2:	f042 0210 	orr.w	r2, r2, #16
 80040d6:	631a      	str	r2, [r3, #48]	; 0x30
 80040d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040da:	f003 0310 	and.w	r3, r3, #16
 80040de:	9301      	str	r3, [sp, #4]
 80040e0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80040e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80040e6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e8:	2302      	movs	r3, #2
 80040ea:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80040ec:	2301      	movs	r3, #1
 80040ee:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80040f0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040f2:	f7fd f9ef 	bl	80014d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80040f6:	b008      	add	sp, #32
 80040f8:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM4)
 80040fa:	4a0f      	ldr	r2, [pc, #60]	; (8004138 <HAL_TIM_MspPostInit+0x88>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d1fa      	bne.n	80040f6 <HAL_TIM_MspPostInit+0x46>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004100:	2300      	movs	r3, #0
 8004102:	9302      	str	r3, [sp, #8]
 8004104:	4b0a      	ldr	r3, [pc, #40]	; (8004130 <HAL_TIM_MspPostInit+0x80>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004106:	480d      	ldr	r0, [pc, #52]	; (800413c <HAL_TIM_MspPostInit+0x8c>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004108:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800410a:	f042 0208 	orr.w	r2, r2, #8
 800410e:	631a      	str	r2, [r3, #48]	; 0x30
 8004110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004112:	f003 0308 	and.w	r3, r3, #8
 8004116:	9302      	str	r3, [sp, #8]
 8004118:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800411a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800411e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004120:	2302      	movs	r3, #2
 8004122:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004124:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004126:	a903      	add	r1, sp, #12
 8004128:	e7e3      	b.n	80040f2 <HAL_TIM_MspPostInit+0x42>
 800412a:	bf00      	nop
 800412c:	40010000 	.word	0x40010000
 8004130:	40023800 	.word	0x40023800
 8004134:	40021000 	.word	0x40021000
 8004138:	40000800 	.word	0x40000800
 800413c:	40020c00 	.word	0x40020c00

08004140 <MX_TIM1_Init>:
{
 8004140:	b510      	push	{r4, lr}
 8004142:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004144:	2210      	movs	r2, #16
 8004146:	2100      	movs	r1, #0
 8004148:	a803      	add	r0, sp, #12
 800414a:	f000 fb8b 	bl	8004864 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800414e:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004150:	221c      	movs	r2, #28
 8004152:	4621      	mov	r1, r4
 8004154:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004158:	9401      	str	r4, [sp, #4]
 800415a:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800415c:	f000 fb82 	bl	8004864 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004160:	2220      	movs	r2, #32
 8004162:	4621      	mov	r1, r4
 8004164:	a80e      	add	r0, sp, #56	; 0x38
 8004166:	f000 fb7d 	bl	8004864 <memset>
  htim1.Instance = TIM1;
 800416a:	4829      	ldr	r0, [pc, #164]	; (8004210 <MX_TIM1_Init+0xd0>)
  htim1.Init.Prescaler = 48;
 800416c:	4a29      	ldr	r2, [pc, #164]	; (8004214 <MX_TIM1_Init+0xd4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800416e:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 48;
 8004170:	2330      	movs	r3, #48	; 0x30
 8004172:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 1000;
 8004176:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800417a:	60c3      	str	r3, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800417c:	2380      	movs	r3, #128	; 0x80
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800417e:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8004180:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004182:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004184:	f7fe fcea 	bl	8002b5c <HAL_TIM_Base_Init>
 8004188:	b108      	cbz	r0, 800418e <MX_TIM1_Init+0x4e>
    Error_Handler();
 800418a:	f7ff fe37 	bl	8003dfc <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800418e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004192:	a903      	add	r1, sp, #12
 8004194:	481e      	ldr	r0, [pc, #120]	; (8004210 <MX_TIM1_Init+0xd0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004196:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004198:	f7fe fdb6 	bl	8002d08 <HAL_TIM_ConfigClockSource>
 800419c:	b108      	cbz	r0, 80041a2 <MX_TIM1_Init+0x62>
    Error_Handler();
 800419e:	f7ff fe2d 	bl	8003dfc <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80041a2:	481b      	ldr	r0, [pc, #108]	; (8004210 <MX_TIM1_Init+0xd0>)
 80041a4:	f7fe fcf4 	bl	8002b90 <HAL_TIM_PWM_Init>
 80041a8:	b108      	cbz	r0, 80041ae <MX_TIM1_Init+0x6e>
    Error_Handler();
 80041aa:	f7ff fe27 	bl	8003dfc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041ae:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80041b0:	a901      	add	r1, sp, #4
 80041b2:	4817      	ldr	r0, [pc, #92]	; (8004210 <MX_TIM1_Init+0xd0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041b4:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041b6:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80041b8:	f7fe fea8 	bl	8002f0c <HAL_TIMEx_MasterConfigSynchronization>
 80041bc:	b108      	cbz	r0, 80041c2 <MX_TIM1_Init+0x82>
    Error_Handler();
 80041be:	f7ff fe1d 	bl	8003dfc <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041c2:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80041c4:	2204      	movs	r2, #4
 80041c6:	a907      	add	r1, sp, #28
 80041c8:	4811      	ldr	r0, [pc, #68]	; (8004210 <MX_TIM1_Init+0xd0>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041ca:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 80041cc:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041ce:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80041d0:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80041d2:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80041d4:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80041d6:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80041d8:	f7fe fd2a 	bl	8002c30 <HAL_TIM_PWM_ConfigChannel>
 80041dc:	b108      	cbz	r0, 80041e2 <MX_TIM1_Init+0xa2>
    Error_Handler();
 80041de:	f7ff fe0d 	bl	8003dfc <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80041e2:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80041e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80041e8:	a90e      	add	r1, sp, #56	; 0x38
 80041ea:	4809      	ldr	r0, [pc, #36]	; (8004210 <MX_TIM1_Init+0xd0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80041ec:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80041ee:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80041f0:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 80041f2:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80041f4:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80041f6:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80041f8:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80041fa:	f7fe fea5 	bl	8002f48 <HAL_TIMEx_ConfigBreakDeadTime>
 80041fe:	b108      	cbz	r0, 8004204 <MX_TIM1_Init+0xc4>
    Error_Handler();
 8004200:	f7ff fdfc 	bl	8003dfc <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8004204:	4802      	ldr	r0, [pc, #8]	; (8004210 <MX_TIM1_Init+0xd0>)
 8004206:	f7ff ff53 	bl	80040b0 <HAL_TIM_MspPostInit>
}
 800420a:	b016      	add	sp, #88	; 0x58
 800420c:	bd10      	pop	{r4, pc}
 800420e:	bf00      	nop
 8004210:	2000036c 	.word	0x2000036c
 8004214:	40010000 	.word	0x40010000

08004218 <MX_TIM4_Init>:
{
 8004218:	b510      	push	{r4, lr}
 800421a:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800421c:	2210      	movs	r2, #16
 800421e:	2100      	movs	r1, #0
 8004220:	a803      	add	r0, sp, #12
 8004222:	f000 fb1f 	bl	8004864 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004226:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004228:	221c      	movs	r2, #28
 800422a:	eb0d 0002 	add.w	r0, sp, r2
 800422e:	4621      	mov	r1, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004230:	9401      	str	r4, [sp, #4]
 8004232:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004234:	f000 fb16 	bl	8004864 <memset>
  htim4.Instance = TIM4;
 8004238:	481f      	ldr	r0, [pc, #124]	; (80042b8 <MX_TIM4_Init+0xa0>)
  htim4.Init.Prescaler = 24;
 800423a:	4a20      	ldr	r2, [pc, #128]	; (80042bc <MX_TIM4_Init+0xa4>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800423c:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 24;
 800423e:	2318      	movs	r3, #24
 8004240:	e880 000c 	stmia.w	r0, {r2, r3}
  htim4.Init.Period = 40000;
 8004244:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004248:	60c3      	str	r3, [r0, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800424a:	2380      	movs	r3, #128	; 0x80
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800424c:	6104      	str	r4, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800424e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004250:	f7fe fc84 	bl	8002b5c <HAL_TIM_Base_Init>
 8004254:	b108      	cbz	r0, 800425a <MX_TIM4_Init+0x42>
    Error_Handler();
 8004256:	f7ff fdd1 	bl	8003dfc <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800425a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800425e:	a903      	add	r1, sp, #12
 8004260:	4815      	ldr	r0, [pc, #84]	; (80042b8 <MX_TIM4_Init+0xa0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004262:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004264:	f7fe fd50 	bl	8002d08 <HAL_TIM_ConfigClockSource>
 8004268:	b108      	cbz	r0, 800426e <MX_TIM4_Init+0x56>
    Error_Handler();
 800426a:	f7ff fdc7 	bl	8003dfc <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800426e:	4812      	ldr	r0, [pc, #72]	; (80042b8 <MX_TIM4_Init+0xa0>)
 8004270:	f7fe fc8e 	bl	8002b90 <HAL_TIM_PWM_Init>
 8004274:	b108      	cbz	r0, 800427a <MX_TIM4_Init+0x62>
    Error_Handler();
 8004276:	f7ff fdc1 	bl	8003dfc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800427a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800427c:	a901      	add	r1, sp, #4
 800427e:	480e      	ldr	r0, [pc, #56]	; (80042b8 <MX_TIM4_Init+0xa0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004280:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004282:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004284:	f7fe fe42 	bl	8002f0c <HAL_TIMEx_MasterConfigSynchronization>
 8004288:	b108      	cbz	r0, 800428e <MX_TIM4_Init+0x76>
    Error_Handler();
 800428a:	f7ff fdb7 	bl	8003dfc <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800428e:	2360      	movs	r3, #96	; 0x60
 8004290:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 3250;
 8004292:	f640 43b2 	movw	r3, #3250	; 0xcb2
 8004296:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004298:	220c      	movs	r2, #12
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800429a:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800429c:	a907      	add	r1, sp, #28
 800429e:	4806      	ldr	r0, [pc, #24]	; (80042b8 <MX_TIM4_Init+0xa0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042a0:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042a2:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80042a4:	f7fe fcc4 	bl	8002c30 <HAL_TIM_PWM_ConfigChannel>
 80042a8:	b108      	cbz	r0, 80042ae <MX_TIM4_Init+0x96>
    Error_Handler();
 80042aa:	f7ff fda7 	bl	8003dfc <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 80042ae:	4802      	ldr	r0, [pc, #8]	; (80042b8 <MX_TIM4_Init+0xa0>)
 80042b0:	f7ff fefe 	bl	80040b0 <HAL_TIM_MspPostInit>
}
 80042b4:	b00e      	add	sp, #56	; 0x38
 80042b6:	bd10      	pop	{r4, pc}
 80042b8:	2000032c 	.word	0x2000032c
 80042bc:	40000800 	.word	0x40000800

080042c0 <TM_DELAY_Init>:
uint32_t TM_DELAY_Init(void) {
#if !defined(STM32F0xx)
	uint32_t c;

    /* Enable TRC */
    CoreDebug->DEMCR &= ~0x01000000;
 80042c0:	4b0c      	ldr	r3, [pc, #48]	; (80042f4 <TM_DELAY_Init+0x34>)
 80042c2:	68da      	ldr	r2, [r3, #12]
 80042c4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80042c8:	60da      	str	r2, [r3, #12]
    CoreDebug->DEMCR |=  0x01000000;
 80042ca:	68da      	ldr	r2, [r3, #12]
 80042cc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80042d0:	60da      	str	r2, [r3, #12]

    /* Enable counter */
    DWT->CTRL &= ~0x00000001;
 80042d2:	4b09      	ldr	r3, [pc, #36]	; (80042f8 <TM_DELAY_Init+0x38>)
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	f022 0201 	bic.w	r2, r2, #1
 80042da:	601a      	str	r2, [r3, #0]
    DWT->CTRL |=  0x00000001;
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	f042 0201 	orr.w	r2, r2, #1
 80042e2:	601a      	str	r2, [r3, #0]

    /* Reset counter */
    DWT->CYCCNT = 0;
 80042e4:	2200      	movs	r2, #0
 80042e6:	605a      	str	r2, [r3, #4]

	/* Check if DWT has started */
	c = DWT->CYCCNT;
 80042e8:	685a      	ldr	r2, [r3, #4]

	/* 2 dummys */
	__ASM volatile ("NOP");
 80042ea:	bf00      	nop
	__ASM volatile ("NOP");
 80042ec:	bf00      	nop

	/* Return difference, if result is zero, DWT has not started */
	return (DWT->CYCCNT - c);
 80042ee:	6858      	ldr	r0, [r3, #4]
#else
	/* Return OK */
	return 1;
#endif
}
 80042f0:	1a80      	subs	r0, r0, r2
 80042f2:	4770      	bx	lr
 80042f4:	e000edf0 	.word	0xe000edf0
 80042f8:	e0001000 	.word	0xe0001000

080042fc <TM_DELAY_1msHandler>:
	/* Return pointer */
	return Timer;
}

/* 1ms function called when systick makes interrupt */
__weak void TM_DELAY_1msHandler(void) {
 80042fc:	4770      	bx	lr
	...

08004300 <HAL_IncTick>:
/* Called from Systick handler */
void HAL_IncTick(void) {
	uint8_t i;

	/* Increase system time */
	TM_Time++;
 8004300:	4a18      	ldr	r2, [pc, #96]	; (8004364 <HAL_IncTick+0x64>)
void HAL_IncTick(void) {
 8004302:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TM_Time++;
 8004304:	6813      	ldr	r3, [r2, #0]
 8004306:	3301      	adds	r3, #1
 8004308:	6013      	str	r3, [r2, #0]

	/* Decrease other system time */
	if (TM_Time2) {
 800430a:	4b17      	ldr	r3, [pc, #92]	; (8004368 <HAL_IncTick+0x68>)
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	b112      	cbz	r2, 8004316 <HAL_IncTick+0x16>
		TM_Time2--;
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	3a01      	subs	r2, #1
 8004314:	601a      	str	r2, [r3, #0]
	}

	/* Check for timers */
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 8004316:	4e15      	ldr	r6, [pc, #84]	; (800436c <HAL_IncTick+0x6c>)
void HAL_IncTick(void) {
 8004318:	2500      	movs	r5, #0
 800431a:	4637      	mov	r7, r6
	for (i = 0; i < CustomTimers.Count; i++) {
 800431c:	7833      	ldrb	r3, [r6, #0]
 800431e:	b2ec      	uxtb	r4, r5
 8004320:	42a3      	cmp	r3, r4
 8004322:	d802      	bhi.n	800432a <HAL_IncTick+0x2a>
			}
		}
	}

	/* Call 1ms interrupt handler function */
	TM_DELAY_1msHandler();
 8004324:	f7ff ffea 	bl	80042fc <TM_DELAY_1msHandler>
 8004328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 800432a:	00a4      	lsls	r4, r4, #2
 800432c:	1933      	adds	r3, r6, r4
 800432e:	6858      	ldr	r0, [r3, #4]
		if (
 8004330:	b1b0      	cbz	r0, 8004360 <HAL_IncTick+0x60>
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 8004332:	7803      	ldrb	r3, [r0, #0]
 8004334:	079b      	lsls	r3, r3, #30
 8004336:	d513      	bpl.n	8004360 <HAL_IncTick+0x60>
			if (CustomTimers.Timers[i]->CNT) {
 8004338:	6883      	ldr	r3, [r0, #8]
 800433a:	b10b      	cbz	r3, 8004340 <HAL_IncTick+0x40>
				CustomTimers.Timers[i]->CNT--;
 800433c:	3b01      	subs	r3, #1
 800433e:	6083      	str	r3, [r0, #8]
			if (CustomTimers.Timers[i]->CNT == 0) {
 8004340:	6883      	ldr	r3, [r0, #8]
 8004342:	b96b      	cbnz	r3, 8004360 <HAL_IncTick+0x60>
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8004344:	443c      	add	r4, r7
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i], CustomTimers.Timers[i]->UserParameters);
 8004346:	68c3      	ldr	r3, [r0, #12]
 8004348:	6901      	ldr	r1, [r0, #16]
 800434a:	4798      	blx	r3
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 800434c:	6862      	ldr	r2, [r4, #4]
 800434e:	6853      	ldr	r3, [r2, #4]
 8004350:	6093      	str	r3, [r2, #8]
				if (!CustomTimers.Timers[i]->Flags.F.AREN) {
 8004352:	7813      	ldrb	r3, [r2, #0]
 8004354:	f013 0101 	ands.w	r1, r3, #1
					CustomTimers.Timers[i]->Flags.F.CNTEN = 0;
 8004358:	bf04      	itt	eq
 800435a:	f361 0341 	bfieq	r3, r1, #1, #1
 800435e:	7013      	strbeq	r3, [r2, #0]
 8004360:	3501      	adds	r5, #1
 8004362:	e7db      	b.n	800431c <HAL_IncTick+0x1c>
 8004364:	20000218 	.word	0x20000218
 8004368:	2000021c 	.word	0x2000021c
 800436c:	20000200 	.word	0x20000200

08004370 <HAL_Delay>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004370:	f3ef 8305 	mrs	r3, IPSR
}

void HAL_Delay(uint32_t Delay) {
	/* Delay for amount of milliseconds */
	/* Check if we are called from ISR */
	if (__get_IPSR() == 0) {
 8004374:	b113      	cbz	r3, 800437c <HAL_Delay+0xc>
		}
	} else {
		/* Called from interrupt mode */
		while (Delay) {
			/* Check if timer reached zero after we last checked COUNTFLAG bit */
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 8004376:	4b08      	ldr	r3, [pc, #32]	; (8004398 <HAL_Delay+0x28>)
		while (Delay) {
 8004378:	b938      	cbnz	r0, 800438a <HAL_Delay+0x1a>
 800437a:	4770      	bx	lr
	}
}

uint32_t HAL_GetTick(void) {
	/* Return current time in milliseconds */
	return TM_Time;
 800437c:	4b07      	ldr	r3, [pc, #28]	; (800439c <HAL_Delay+0x2c>)
 800437e:	6819      	ldr	r1, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
		while ((HAL_GetTick() - tickstart) < Delay) {
 8004382:	1a52      	subs	r2, r2, r1
 8004384:	4290      	cmp	r0, r2
 8004386:	d8fb      	bhi.n	8004380 <HAL_Delay+0x10>
 8004388:	4770      	bx	lr
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	03d2      	lsls	r2, r2, #15
				Delay--;
 800438e:	bf48      	it	mi
 8004390:	f100 30ff 	addmi.w	r0, r0, #4294967295
 8004394:	e7f0      	b.n	8004378 <HAL_Delay+0x8>
 8004396:	bf00      	nop
 8004398:	e000e010 	.word	0xe000e010
 800439c:	20000218 	.word	0x20000218

080043a0 <HAL_GetTick>:
	return TM_Time;
 80043a0:	4b01      	ldr	r3, [pc, #4]	; (80043a8 <HAL_GetTick+0x8>)
 80043a2:	6818      	ldr	r0, [r3, #0]
}
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	20000218 	.word	0x20000218

080043ac <TM_GPIO_INT_EnableClock>:
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
	/* Set bit according to the 1 << portsourcenumber */
#if defined(STM32F0xx)
	RCC->AHBENR |= (1 << (TM_GPIO_GetPortSource(GPIOx) + 17));
#else
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 80043ac:	4a06      	ldr	r2, [pc, #24]	; (80043c8 <TM_GPIO_INT_EnableClock+0x1c>)
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80043ae:	f100 403f 	add.w	r0, r0, #3204448256	; 0xbf000000
 80043b2:	f500 007e 	add.w	r0, r0, #16646144	; 0xfe0000
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 80043b6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80043b8:	f3c0 238f 	ubfx	r3, r0, #10, #16
 80043bc:	2001      	movs	r0, #1
 80043be:	4098      	lsls	r0, r3
 80043c0:	4308      	orrs	r0, r1
 80043c2:	6310      	str	r0, [r2, #48]	; 0x30
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	40023800 	.word	0x40023800

080043cc <TM_GPIO_INT_Init>:
#else
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
#endif
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80043cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043d0:	b085      	sub	sp, #20
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80043d2:	f100 453f 	add.w	r5, r0, #3204448256	; 0xbf000000
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80043d6:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
 80043da:	9402      	str	r4, [sp, #8]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80043dc:	f505 057e 	add.w	r5, r5, #16646144	; 0xfe0000
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80043e0:	f89d 403c 	ldrb.w	r4, [sp, #60]	; 0x3c
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
		}

		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 80043e4:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800448c <TM_GPIO_INT_Init+0xc0>
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80043e8:	9403      	str	r4, [sp, #12]

		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));

		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 80043ea:	f102 3cff 	add.w	ip, r2, #4294967295
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80043ee:	9301      	str	r3, [sp, #4]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80043f0:	2400      	movs	r4, #0
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 80043f2:	f3c5 2587 	ubfx	r5, r5, #10, #8
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 80043f6:	f04f 0a03 	mov.w	sl, #3
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 80043fa:	fa5f fc8c 	uxtb.w	ip, ip
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 80043fe:	fa41 f604 	asr.w	r6, r1, r4
 8004402:	07f3      	lsls	r3, r6, #31
 8004404:	d53b      	bpl.n	800447e <TM_GPIO_INT_Init+0xb2>
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004406:	2301      	movs	r3, #1
 8004408:	f838 6015 	ldrh.w	r6, [r8, r5, lsl #1]
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 800440c:	f8d0 e00c 	ldr.w	lr, [r0, #12]
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004410:	fa03 f904 	lsl.w	r9, r3, r4
 8004414:	ea49 0606 	orr.w	r6, r9, r6
 8004418:	f828 6015 	strh.w	r6, [r8, r5, lsl #1]
 800441c:	fa04 f603 	lsl.w	r6, r4, r3
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8004420:	fa0a f706 	lsl.w	r7, sl, r6
 8004424:	9b02      	ldr	r3, [sp, #8]
 8004426:	43ff      	mvns	r7, r7
 8004428:	fa03 fb06 	lsl.w	fp, r3, r6
 800442c:	ea07 0e0e 	and.w	lr, r7, lr
 8004430:	ea4e 0e0b 	orr.w	lr, lr, fp
 8004434:	f8c0 e00c 	str.w	lr, [r0, #12]
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8004438:	f8d0 e000 	ldr.w	lr, [r0]
 800443c:	fa02 fb06 	lsl.w	fp, r2, r6
 8004440:	ea0e 0e07 	and.w	lr, lr, r7
 8004444:	ea4e 0e0b 	orr.w	lr, lr, fp
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 8004448:	f1bc 0f01 	cmp.w	ip, #1
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 800444c:	f8c0 e000 	str.w	lr, [r0]
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 8004450:	d815      	bhi.n	800447e <TM_GPIO_INT_Init+0xb2>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8004452:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8004456:	9b01      	ldr	r3, [sp, #4]
 8004458:	ea2e 0909 	bic.w	r9, lr, r9
 800445c:	fa03 fe04 	lsl.w	lr, r3, r4
 8004460:	fa1f fe8e 	uxth.w	lr, lr
 8004464:	ea49 090e 	orr.w	r9, r9, lr
 8004468:	f8c0 9004 	str.w	r9, [r0, #4]

			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 800446c:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8004470:	9b03      	ldr	r3, [sp, #12]
 8004472:	ea07 070e 	and.w	r7, r7, lr
 8004476:	fa03 f606 	lsl.w	r6, r3, r6
 800447a:	4337      	orrs	r7, r6
 800447c:	6087      	str	r7, [r0, #8]
 800447e:	3401      	adds	r4, #1
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8004480:	2c10      	cmp	r4, #16
 8004482:	d1bc      	bne.n	80043fe <TM_GPIO_INT_Init+0x32>
		}
	}
}
 8004484:	b005      	add	sp, #20
 8004486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800448a:	bf00      	nop
 800448c:	20000220 	.word	0x20000220

08004490 <TM_GPIO_Init>:
void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8004490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004494:	4605      	mov	r5, r0
 8004496:	4616      	mov	r6, r2
 8004498:	461f      	mov	r7, r3
 800449a:	f89d 8020 	ldrb.w	r8, [sp, #32]
 800449e:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
	if (GPIO_Pin == 0x00) {
 80044a2:	460c      	mov	r4, r1
 80044a4:	b169      	cbz	r1, 80044c2 <TM_GPIO_Init+0x32>
	TM_GPIO_INT_EnableClock(GPIOx);
 80044a6:	f7ff ff81 	bl	80043ac <TM_GPIO_INT_EnableClock>
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 80044aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80044ae:	f8cd 8020 	str.w	r8, [sp, #32]
 80044b2:	463b      	mov	r3, r7
 80044b4:	4632      	mov	r2, r6
 80044b6:	4621      	mov	r1, r4
 80044b8:	4628      	mov	r0, r5
}
 80044ba:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 80044be:	f7ff bf85 	b.w	80043cc <TM_GPIO_INT_Init>
 80044c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080044c6 <uart_queue_increase_point_value>:

/* Static Functions */

__STATIC_INLINE void uart_queue_increase_point_value(uint32_t * data_p)
{
    (* data_p) ++;
 80044c6:	6803      	ldr	r3, [r0, #0]
 80044c8:	3301      	adds	r3, #1
    if(UART_QUEUE_BUFFER_SIZE == (* data_p))
 80044ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    {
        (* data_p) = 0;
 80044ce:	bf08      	it	eq
 80044d0:	2300      	moveq	r3, #0
 80044d2:	6003      	str	r3, [r0, #0]
 80044d4:	4770      	bx	lr
	...

080044d8 <UartQueue_Serial_Is_Empty>:
    uart_queue_serial_point_head = uart_queue_serial_point_tail = 0;
}

CRZ_bool UartQueue_Serial_Is_Empty(void)
{
    if(uart_queue_serial_point_head == uart_queue_serial_point_tail)
 80044d8:	4b03      	ldr	r3, [pc, #12]	; (80044e8 <UartQueue_Serial_Is_Empty+0x10>)
 80044da:	6818      	ldr	r0, [r3, #0]
 80044dc:	4b03      	ldr	r3, [pc, #12]	; (80044ec <UartQueue_Serial_Is_Empty+0x14>)
 80044de:	681b      	ldr	r3, [r3, #0]
    {
        return CRZ_TRUE;
    }
    return CRZ_FALSE;
}
 80044e0:	1ac3      	subs	r3, r0, r3
 80044e2:	4258      	negs	r0, r3
 80044e4:	4158      	adcs	r0, r3
 80044e6:	4770      	bx	lr
 80044e8:	20000244 	.word	0x20000244
 80044ec:	20000248 	.word	0x20000248

080044f0 <UartQueue_Serial_EnQueue>:

void UartQueue_Serial_EnQueue(uint16_t data)
{
    uart_queue_serial_buffer[uart_queue_serial_point_head] = data;
 80044f0:	4b03      	ldr	r3, [pc, #12]	; (8004500 <UartQueue_Serial_EnQueue+0x10>)
 80044f2:	4a04      	ldr	r2, [pc, #16]	; (8004504 <UartQueue_Serial_EnQueue+0x14>)
 80044f4:	6819      	ldr	r1, [r3, #0]
 80044f6:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
    uart_queue_increase_point_value(&uart_queue_serial_point_head);
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7ff bfe3 	b.w	80044c6 <uart_queue_increase_point_value>
 8004500:	20000244 	.word	0x20000244
 8004504:	200011bc 	.word	0x200011bc

08004508 <UartQueue_Serial_DeQueue>:
	return;
}

uint16_t UartQueue_Serial_DeQueue(void)
{
    uint16_t retVal = uart_queue_serial_buffer[uart_queue_serial_point_tail];
 8004508:	4804      	ldr	r0, [pc, #16]	; (800451c <UartQueue_Serial_DeQueue+0x14>)
{
 800450a:	b508      	push	{r3, lr}
    uint16_t retVal = uart_queue_serial_buffer[uart_queue_serial_point_tail];
 800450c:	6802      	ldr	r2, [r0, #0]
 800450e:	4b04      	ldr	r3, [pc, #16]	; (8004520 <UartQueue_Serial_DeQueue+0x18>)
 8004510:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    uart_queue_increase_point_value(&uart_queue_serial_point_tail);
 8004514:	f7ff ffd7 	bl	80044c6 <uart_queue_increase_point_value>
    return retVal;
}
 8004518:	4610      	mov	r0, r2
 800451a:	bd08      	pop	{r3, pc}
 800451c:	20000248 	.word	0x20000248
 8004520:	200011bc 	.word	0x200011bc

08004524 <Uart_6_Queue_Comm_Is_Empty>:
    uart_6_queue_comm_point_head = uart_6_queue_comm_point_tail = 0;
}

CRZ_bool Uart_6_Queue_Comm_Is_Empty(void)
{
    if(uart_6_queue_comm_point_head == uart_6_queue_comm_point_tail)
 8004524:	4b03      	ldr	r3, [pc, #12]	; (8004534 <Uart_6_Queue_Comm_Is_Empty+0x10>)
 8004526:	6818      	ldr	r0, [r3, #0]
 8004528:	4b03      	ldr	r3, [pc, #12]	; (8004538 <Uart_6_Queue_Comm_Is_Empty+0x14>)
 800452a:	681b      	ldr	r3, [r3, #0]
    {
        return CRZ_TRUE;
    }
    return CRZ_FALSE;
}
 800452c:	1ac3      	subs	r3, r0, r3
 800452e:	4258      	negs	r0, r3
 8004530:	4158      	adcs	r0, r3
 8004532:	4770      	bx	lr
 8004534:	2000023c 	.word	0x2000023c
 8004538:	20000240 	.word	0x20000240

0800453c <Uart_6_Queue_Comm_EnQueue>:

void Uart_6_Queue_Comm_EnQueue(uint16_t data)
{
    uart_6_queue_comm_buffer[uart_6_queue_comm_point_head] = data;
 800453c:	4b03      	ldr	r3, [pc, #12]	; (800454c <Uart_6_Queue_Comm_EnQueue+0x10>)
 800453e:	4a04      	ldr	r2, [pc, #16]	; (8004550 <Uart_6_Queue_Comm_EnQueue+0x14>)
 8004540:	6819      	ldr	r1, [r3, #0]
 8004542:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
    uart_queue_increase_point_value(&uart_6_queue_comm_point_head);
 8004546:	4618      	mov	r0, r3
 8004548:	f7ff bfbd 	b.w	80044c6 <uart_queue_increase_point_value>
 800454c:	2000023c 	.word	0x2000023c
 8004550:	200009ec 	.word	0x200009ec

08004554 <Uart_6_Queue_Comm_DeQueue>:
}

uint16_t Uart_6_Queue_Comm_DeQueue(void)
{
    uint16_t retVal = uart_6_queue_comm_buffer[uart_6_queue_comm_point_tail];
 8004554:	4804      	ldr	r0, [pc, #16]	; (8004568 <Uart_6_Queue_Comm_DeQueue+0x14>)
{
 8004556:	b508      	push	{r3, lr}
    uint16_t retVal = uart_6_queue_comm_buffer[uart_6_queue_comm_point_tail];
 8004558:	6802      	ldr	r2, [r0, #0]
 800455a:	4b04      	ldr	r3, [pc, #16]	; (800456c <Uart_6_Queue_Comm_DeQueue+0x18>)
 800455c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    uart_queue_increase_point_value(&uart_6_queue_comm_point_tail);
 8004560:	f7ff ffb1 	bl	80044c6 <uart_queue_increase_point_value>
    return retVal;
}
 8004564:	4610      	mov	r0, r2
 8004566:	bd08      	pop	{r3, pc}
 8004568:	20000240 	.word	0x20000240
 800456c:	200009ec 	.word	0x200009ec

08004570 <UART6_Test>:
char ch, ch2, rx_Test[100];
int index1=0;
int split_index=0;

void UART6_Test(void)
{
 8004570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		sprintf(rx_Test,"%c",ch);
		HAL_UART_Transmit(&huart1, (uint8_t *)rx_Test, strlen(rx_Test), 0xFFFF);
#endif

#if 1
		rx_Test[index1++]= Uart_6_Queue_Comm_DeQueue();
 8004574:	4c2c      	ldr	r4, [pc, #176]	; (8004628 <UART6_Test+0xb8>)
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_SET);
 8004576:	4f2d      	ldr	r7, [pc, #180]	; (800462c <UART6_Test+0xbc>)
	while(CRZ_FALSE == Uart_6_Queue_Comm_Is_Empty())
 8004578:	f7ff ffd4 	bl	8004524 <Uart_6_Queue_Comm_Is_Empty>
 800457c:	4606      	mov	r6, r0
 800457e:	b1c0      	cbz	r0, 80045b2 <UART6_Test+0x42>

		//printf("%c",rx_Test);
#endif
	}

	if(CRZ_FALSE == UartQueue_Serial_Is_Empty())
 8004580:	f7ff ffaa 	bl	80044d8 <UartQueue_Serial_Is_Empty>
 8004584:	2800      	cmp	r0, #0
 8004586:	d14d      	bne.n	8004624 <UART6_Test+0xb4>
	{
		//print_que();
		ch2=UartQueue_Serial_DeQueue();
 8004588:	f7ff ffbe 	bl	8004508 <UartQueue_Serial_DeQueue>
 800458c:	4b28      	ldr	r3, [pc, #160]	; (8004630 <UART6_Test+0xc0>)
		sprintf(tx_test,"%c",ch2);
 800458e:	4929      	ldr	r1, [pc, #164]	; (8004634 <UART6_Test+0xc4>)
		ch2=UartQueue_Serial_DeQueue();
 8004590:	b2c2      	uxtb	r2, r0
		sprintf(tx_test,"%c",ch2);
 8004592:	4829      	ldr	r0, [pc, #164]	; (8004638 <UART6_Test+0xc8>)
		ch2=UartQueue_Serial_DeQueue();
 8004594:	701a      	strb	r2, [r3, #0]
		sprintf(tx_test,"%c",ch2);
 8004596:	f000 fef9 	bl	800538c <siprintf>
		//sprintf(tx_test, "Test chars %d\r\n", count);
		HAL_UART_Transmit(&huart6, (uint8_t *)tx_test, strlen(tx_test), 0xFFFF);
 800459a:	4827      	ldr	r0, [pc, #156]	; (8004638 <UART6_Test+0xc8>)
 800459c:	f7fb fe18 	bl	80001d0 <strlen>
 80045a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80045a4:	b282      	uxth	r2, r0
 80045a6:	4924      	ldr	r1, [pc, #144]	; (8004638 <UART6_Test+0xc8>)
 80045a8:	4824      	ldr	r0, [pc, #144]	; (800463c <UART6_Test+0xcc>)
//		HAL_UART_Transmit(&huart6, (uint8_t *)"\n\r", strlen("\n\r"), 0xFFFF);
	}

}
 80045aa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		HAL_UART_Transmit(&huart6, (uint8_t *)tx_test, strlen(tx_test), 0xFFFF);
 80045ae:	f7fe be71 	b.w	8003294 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_SET);
 80045b2:	2201      	movs	r2, #1
 80045b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80045b8:	4638      	mov	r0, r7
 80045ba:	f7fd f86b 	bl	8001694 <HAL_GPIO_WritePin>
		rx_Test[index1++]= Uart_6_Queue_Comm_DeQueue();
 80045be:	f8d4 8000 	ldr.w	r8, [r4]
 80045c2:	4d1f      	ldr	r5, [pc, #124]	; (8004640 <UART6_Test+0xd0>)
 80045c4:	f108 0301 	add.w	r3, r8, #1
 80045c8:	6023      	str	r3, [r4, #0]
 80045ca:	f7ff ffc3 	bl	8004554 <Uart_6_Queue_Comm_DeQueue>
		if(rx_Test[index1 - 1] == ',')
 80045ce:	6823      	ldr	r3, [r4, #0]
		rx_Test[index1++]= Uart_6_Queue_Comm_DeQueue();
 80045d0:	f805 0008 	strb.w	r0, [r5, r8]
		if(rx_Test[index1 - 1] == ',')
 80045d4:	3b01      	subs	r3, #1
 80045d6:	46a8      	mov	r8, r5
 80045d8:	5cea      	ldrb	r2, [r5, r3]
 80045da:	2a2c      	cmp	r2, #44	; 0x2c
 80045dc:	d10d      	bne.n	80045fa <UART6_Test+0x8a>
			rx_Test[index1 - 1] = '\0';
 80045de:	54ee      	strb	r6, [r5, r3]
			band_info[split_index++] = atoi(rx_Test);
 80045e0:	4b18      	ldr	r3, [pc, #96]	; (8004644 <UART6_Test+0xd4>)
 80045e2:	f8d3 9000 	ldr.w	r9, [r3]
 80045e6:	4628      	mov	r0, r5
 80045e8:	f109 0201 	add.w	r2, r9, #1
 80045ec:	601a      	str	r2, [r3, #0]
 80045ee:	f000 f902 	bl	80047f6 <atoi>
 80045f2:	4b15      	ldr	r3, [pc, #84]	; (8004648 <UART6_Test+0xd8>)
			index1 = 0;
 80045f4:	6026      	str	r6, [r4, #0]
			band_info[split_index++] = atoi(rx_Test);
 80045f6:	f843 0029 	str.w	r0, [r3, r9, lsl #2]
		if(rx_Test[index1 - 1] == '\n')
 80045fa:	6823      	ldr	r3, [r4, #0]
 80045fc:	3b01      	subs	r3, #1
 80045fe:	5cea      	ldrb	r2, [r5, r3]
 8004600:	2a0a      	cmp	r2, #10
 8004602:	d1b9      	bne.n	8004578 <UART6_Test+0x8>
			band_info[split_index++] = atoi(rx_Test);
 8004604:	4e0f      	ldr	r6, [pc, #60]	; (8004644 <UART6_Test+0xd4>)
 8004606:	480e      	ldr	r0, [pc, #56]	; (8004640 <UART6_Test+0xd0>)
 8004608:	6837      	ldr	r7, [r6, #0]
			rx_Test[index1 -1] = '\0';
 800460a:	2500      	movs	r5, #0
 800460c:	f808 5003 	strb.w	r5, [r8, r3]
			band_info[split_index++] = atoi(rx_Test);
 8004610:	1c7b      	adds	r3, r7, #1
 8004612:	6033      	str	r3, [r6, #0]
 8004614:	f000 f8ef 	bl	80047f6 <atoi>
 8004618:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <UART6_Test+0xd8>)
			split_index = 0;
 800461a:	6035      	str	r5, [r6, #0]
			band_info[split_index++] = atoi(rx_Test);
 800461c:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
			index1 = 0;
 8004620:	6025      	str	r5, [r4, #0]
 8004622:	e7a8      	b.n	8004576 <UART6_Test+0x6>
 8004624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004628:	2000024c 	.word	0x2000024c
 800462c:	40021400 	.word	0x40021400
 8004630:	20001a54 	.word	0x20001a54
 8004634:	08007205 	.word	0x08007205
 8004638:	2000198c 	.word	0x2000198c
 800463c:	20001b60 	.word	0x20001b60
 8004640:	200019f0 	.word	0x200019f0
 8004644:	20000250 	.word	0x20000250
 8004648:	20000300 	.word	0x20000300

0800464c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800464c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 800464e:	480b      	ldr	r0, [pc, #44]	; (800467c <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8004650:	4b0b      	ldr	r3, [pc, #44]	; (8004680 <MX_USART1_UART_Init+0x34>)
 8004652:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8004656:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800465a:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800465c:	2300      	movs	r3, #0
 800465e:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004660:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004662:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004664:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004666:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004668:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800466a:	f7fe fde5 	bl	8003238 <HAL_UART_Init>
 800466e:	b118      	cbz	r0, 8004678 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004670:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004674:	f7ff bbc2 	b.w	8003dfc <Error_Handler>
 8004678:	bd08      	pop	{r3, pc}
 800467a:	bf00      	nop
 800467c:	20001b20 	.word	0x20001b20
 8004680:	40011000 	.word	0x40011000

08004684 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004684:	b508      	push	{r3, lr}

  huart6.Instance = USART6;
 8004686:	480b      	ldr	r0, [pc, #44]	; (80046b4 <MX_USART6_UART_Init+0x30>)
  huart6.Init.BaudRate = 115200;
 8004688:	4b0b      	ldr	r3, [pc, #44]	; (80046b8 <MX_USART6_UART_Init+0x34>)
 800468a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800468e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004692:	220c      	movs	r2, #12
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004694:	2300      	movs	r3, #0
 8004696:	6083      	str	r3, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004698:	60c3      	str	r3, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800469a:	6103      	str	r3, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800469c:	6142      	str	r2, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800469e:	6183      	str	r3, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80046a0:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80046a2:	f7fe fdc9 	bl	8003238 <HAL_UART_Init>
 80046a6:	b118      	cbz	r0, 80046b0 <MX_USART6_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80046a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80046ac:	f7ff bba6 	b.w	8003dfc <Error_Handler>
 80046b0:	bd08      	pop	{r3, pc}
 80046b2:	bf00      	nop
 80046b4:	20001b60 	.word	0x20001b60
 80046b8:	40011400 	.word	0x40011400

080046bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80046bc:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046be:	2214      	movs	r2, #20
{
 80046c0:	b08a      	sub	sp, #40	; 0x28
 80046c2:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046c4:	2100      	movs	r1, #0
 80046c6:	eb0d 0002 	add.w	r0, sp, r2
 80046ca:	f000 f8cb 	bl	8004864 <memset>
  if(uartHandle->Instance==USART1)
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	4a2f      	ldr	r2, [pc, #188]	; (8004790 <HAL_UART_MspInit+0xd4>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d12e      	bne.n	8004734 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80046d6:	4b2f      	ldr	r3, [pc, #188]	; (8004794 <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046d8:	482f      	ldr	r0, [pc, #188]	; (8004798 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80046da:	2400      	movs	r4, #0
 80046dc:	9401      	str	r4, [sp, #4]
 80046de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046e0:	f042 0210 	orr.w	r2, r2, #16
 80046e4:	645a      	str	r2, [r3, #68]	; 0x44
 80046e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046e8:	f002 0210 	and.w	r2, r2, #16
 80046ec:	9201      	str	r2, [sp, #4]
 80046ee:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046f0:	9402      	str	r4, [sp, #8]
 80046f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046f4:	f042 0201 	orr.w	r2, r2, #1
 80046f8:	631a      	str	r2, [r3, #48]	; 0x30
 80046fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	9302      	str	r3, [sp, #8]
 8004702:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004704:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004708:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470a:	2302      	movs	r3, #2
 800470c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800470e:	2301      	movs	r3, #1
 8004710:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004712:	2303      	movs	r3, #3
 8004714:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004716:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004718:	2307      	movs	r3, #7
 800471a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800471c:	f7fc feda 	bl	80014d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004720:	2025      	movs	r0, #37	; 0x25
 8004722:	4622      	mov	r2, r4
 8004724:	4621      	mov	r1, r4
 8004726:	f7fc fe67 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800472a:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800472c:	f7fc fe98 	bl	8001460 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004730:	b00a      	add	sp, #40	; 0x28
 8004732:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART6)
 8004734:	4a19      	ldr	r2, [pc, #100]	; (800479c <HAL_UART_MspInit+0xe0>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d1fa      	bne.n	8004730 <HAL_UART_MspInit+0x74>
    __HAL_RCC_USART6_CLK_ENABLE();
 800473a:	4b16      	ldr	r3, [pc, #88]	; (8004794 <HAL_UART_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800473c:	4818      	ldr	r0, [pc, #96]	; (80047a0 <HAL_UART_MspInit+0xe4>)
    __HAL_RCC_USART6_CLK_ENABLE();
 800473e:	2400      	movs	r4, #0
 8004740:	9403      	str	r4, [sp, #12]
 8004742:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004744:	f042 0220 	orr.w	r2, r2, #32
 8004748:	645a      	str	r2, [r3, #68]	; 0x44
 800474a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800474c:	f002 0220 	and.w	r2, r2, #32
 8004750:	9203      	str	r2, [sp, #12]
 8004752:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004754:	9404      	str	r4, [sp, #16]
 8004756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004758:	f042 0204 	orr.w	r2, r2, #4
 800475c:	631a      	str	r2, [r3, #48]	; 0x30
 800475e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004760:	f003 0304 	and.w	r3, r3, #4
 8004764:	9304      	str	r3, [sp, #16]
 8004766:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004768:	23c0      	movs	r3, #192	; 0xc0
 800476a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800476c:	2302      	movs	r3, #2
 800476e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004770:	2301      	movs	r3, #1
 8004772:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004774:	2303      	movs	r3, #3
 8004776:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004778:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800477a:	2308      	movs	r3, #8
 800477c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800477e:	f7fc fea9 	bl	80014d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004782:	2047      	movs	r0, #71	; 0x47
 8004784:	4622      	mov	r2, r4
 8004786:	4621      	mov	r1, r4
 8004788:	f7fc fe36 	bl	80013f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800478c:	2047      	movs	r0, #71	; 0x47
 800478e:	e7cd      	b.n	800472c <HAL_UART_MspInit+0x70>
 8004790:	40011000 	.word	0x40011000
 8004794:	40023800 	.word	0x40023800
 8004798:	40020000 	.word	0x40020000
 800479c:	40011400 	.word	0x40011400
 80047a0:	40020800 	.word	0x40020800

080047a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80047a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80047dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80047a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80047aa:	e003      	b.n	80047b4 <LoopCopyDataInit>

080047ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80047ac:	4b0c      	ldr	r3, [pc, #48]	; (80047e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80047ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80047b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80047b2:	3104      	adds	r1, #4

080047b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80047b4:	480b      	ldr	r0, [pc, #44]	; (80047e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80047b6:	4b0c      	ldr	r3, [pc, #48]	; (80047e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80047b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80047ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80047bc:	d3f6      	bcc.n	80047ac <CopyDataInit>
  ldr  r2, =_sbss
 80047be:	4a0b      	ldr	r2, [pc, #44]	; (80047ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80047c0:	e002      	b.n	80047c8 <LoopFillZerobss>

080047c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80047c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80047c4:	f842 3b04 	str.w	r3, [r2], #4

080047c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80047c8:	4b09      	ldr	r3, [pc, #36]	; (80047f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80047ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80047cc:	d3f9      	bcc.n	80047c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80047ce:	f7ff fbfb 	bl	8003fc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80047d2:	f000 f81b 	bl	800480c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047d6:	f7ff f9a7 	bl	8003b28 <main>
  bx  lr    
 80047da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80047dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80047e0:	080074e0 	.word	0x080074e0
  ldr  r0, =_sdata
 80047e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80047e8:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80047ec:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80047f0:	20001ba4 	.word	0x20001ba4

080047f4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047f4:	e7fe      	b.n	80047f4 <CAN1_RX0_IRQHandler>

080047f6 <atoi>:
 80047f6:	220a      	movs	r2, #10
 80047f8:	2100      	movs	r1, #0
 80047fa:	f000 be6b 	b.w	80054d4 <strtol>
	...

08004800 <__errno>:
 8004800:	4b01      	ldr	r3, [pc, #4]	; (8004808 <__errno+0x8>)
 8004802:	6818      	ldr	r0, [r3, #0]
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	2000000c 	.word	0x2000000c

0800480c <__libc_init_array>:
 800480c:	b570      	push	{r4, r5, r6, lr}
 800480e:	4e0d      	ldr	r6, [pc, #52]	; (8004844 <__libc_init_array+0x38>)
 8004810:	4c0d      	ldr	r4, [pc, #52]	; (8004848 <__libc_init_array+0x3c>)
 8004812:	1ba4      	subs	r4, r4, r6
 8004814:	10a4      	asrs	r4, r4, #2
 8004816:	2500      	movs	r5, #0
 8004818:	42a5      	cmp	r5, r4
 800481a:	d109      	bne.n	8004830 <__libc_init_array+0x24>
 800481c:	4e0b      	ldr	r6, [pc, #44]	; (800484c <__libc_init_array+0x40>)
 800481e:	4c0c      	ldr	r4, [pc, #48]	; (8004850 <__libc_init_array+0x44>)
 8004820:	f002 fcca 	bl	80071b8 <_init>
 8004824:	1ba4      	subs	r4, r4, r6
 8004826:	10a4      	asrs	r4, r4, #2
 8004828:	2500      	movs	r5, #0
 800482a:	42a5      	cmp	r5, r4
 800482c:	d105      	bne.n	800483a <__libc_init_array+0x2e>
 800482e:	bd70      	pop	{r4, r5, r6, pc}
 8004830:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004834:	4798      	blx	r3
 8004836:	3501      	adds	r5, #1
 8004838:	e7ee      	b.n	8004818 <__libc_init_array+0xc>
 800483a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800483e:	4798      	blx	r3
 8004840:	3501      	adds	r5, #1
 8004842:	e7f2      	b.n	800482a <__libc_init_array+0x1e>
 8004844:	080074d8 	.word	0x080074d8
 8004848:	080074d8 	.word	0x080074d8
 800484c:	080074d8 	.word	0x080074d8
 8004850:	080074dc 	.word	0x080074dc

08004854 <malloc>:
 8004854:	4b02      	ldr	r3, [pc, #8]	; (8004860 <malloc+0xc>)
 8004856:	4601      	mov	r1, r0
 8004858:	6818      	ldr	r0, [r3, #0]
 800485a:	f000 b859 	b.w	8004910 <_malloc_r>
 800485e:	bf00      	nop
 8004860:	2000000c 	.word	0x2000000c

08004864 <memset>:
 8004864:	4402      	add	r2, r0
 8004866:	4603      	mov	r3, r0
 8004868:	4293      	cmp	r3, r2
 800486a:	d100      	bne.n	800486e <memset+0xa>
 800486c:	4770      	bx	lr
 800486e:	f803 1b01 	strb.w	r1, [r3], #1
 8004872:	e7f9      	b.n	8004868 <memset+0x4>

08004874 <_free_r>:
 8004874:	b538      	push	{r3, r4, r5, lr}
 8004876:	4605      	mov	r5, r0
 8004878:	2900      	cmp	r1, #0
 800487a:	d045      	beq.n	8004908 <_free_r+0x94>
 800487c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004880:	1f0c      	subs	r4, r1, #4
 8004882:	2b00      	cmp	r3, #0
 8004884:	bfb8      	it	lt
 8004886:	18e4      	addlt	r4, r4, r3
 8004888:	f001 ff63 	bl	8006752 <__malloc_lock>
 800488c:	4a1f      	ldr	r2, [pc, #124]	; (800490c <_free_r+0x98>)
 800488e:	6813      	ldr	r3, [r2, #0]
 8004890:	4610      	mov	r0, r2
 8004892:	b933      	cbnz	r3, 80048a2 <_free_r+0x2e>
 8004894:	6063      	str	r3, [r4, #4]
 8004896:	6014      	str	r4, [r2, #0]
 8004898:	4628      	mov	r0, r5
 800489a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800489e:	f001 bf59 	b.w	8006754 <__malloc_unlock>
 80048a2:	42a3      	cmp	r3, r4
 80048a4:	d90c      	bls.n	80048c0 <_free_r+0x4c>
 80048a6:	6821      	ldr	r1, [r4, #0]
 80048a8:	1862      	adds	r2, r4, r1
 80048aa:	4293      	cmp	r3, r2
 80048ac:	bf04      	itt	eq
 80048ae:	681a      	ldreq	r2, [r3, #0]
 80048b0:	685b      	ldreq	r3, [r3, #4]
 80048b2:	6063      	str	r3, [r4, #4]
 80048b4:	bf04      	itt	eq
 80048b6:	1852      	addeq	r2, r2, r1
 80048b8:	6022      	streq	r2, [r4, #0]
 80048ba:	6004      	str	r4, [r0, #0]
 80048bc:	e7ec      	b.n	8004898 <_free_r+0x24>
 80048be:	4613      	mov	r3, r2
 80048c0:	685a      	ldr	r2, [r3, #4]
 80048c2:	b10a      	cbz	r2, 80048c8 <_free_r+0x54>
 80048c4:	42a2      	cmp	r2, r4
 80048c6:	d9fa      	bls.n	80048be <_free_r+0x4a>
 80048c8:	6819      	ldr	r1, [r3, #0]
 80048ca:	1858      	adds	r0, r3, r1
 80048cc:	42a0      	cmp	r0, r4
 80048ce:	d10b      	bne.n	80048e8 <_free_r+0x74>
 80048d0:	6820      	ldr	r0, [r4, #0]
 80048d2:	4401      	add	r1, r0
 80048d4:	1858      	adds	r0, r3, r1
 80048d6:	4282      	cmp	r2, r0
 80048d8:	6019      	str	r1, [r3, #0]
 80048da:	d1dd      	bne.n	8004898 <_free_r+0x24>
 80048dc:	6810      	ldr	r0, [r2, #0]
 80048de:	6852      	ldr	r2, [r2, #4]
 80048e0:	605a      	str	r2, [r3, #4]
 80048e2:	4401      	add	r1, r0
 80048e4:	6019      	str	r1, [r3, #0]
 80048e6:	e7d7      	b.n	8004898 <_free_r+0x24>
 80048e8:	d902      	bls.n	80048f0 <_free_r+0x7c>
 80048ea:	230c      	movs	r3, #12
 80048ec:	602b      	str	r3, [r5, #0]
 80048ee:	e7d3      	b.n	8004898 <_free_r+0x24>
 80048f0:	6820      	ldr	r0, [r4, #0]
 80048f2:	1821      	adds	r1, r4, r0
 80048f4:	428a      	cmp	r2, r1
 80048f6:	bf04      	itt	eq
 80048f8:	6811      	ldreq	r1, [r2, #0]
 80048fa:	6852      	ldreq	r2, [r2, #4]
 80048fc:	6062      	str	r2, [r4, #4]
 80048fe:	bf04      	itt	eq
 8004900:	1809      	addeq	r1, r1, r0
 8004902:	6021      	streq	r1, [r4, #0]
 8004904:	605c      	str	r4, [r3, #4]
 8004906:	e7c7      	b.n	8004898 <_free_r+0x24>
 8004908:	bd38      	pop	{r3, r4, r5, pc}
 800490a:	bf00      	nop
 800490c:	20000254 	.word	0x20000254

08004910 <_malloc_r>:
 8004910:	b570      	push	{r4, r5, r6, lr}
 8004912:	1ccd      	adds	r5, r1, #3
 8004914:	f025 0503 	bic.w	r5, r5, #3
 8004918:	3508      	adds	r5, #8
 800491a:	2d0c      	cmp	r5, #12
 800491c:	bf38      	it	cc
 800491e:	250c      	movcc	r5, #12
 8004920:	2d00      	cmp	r5, #0
 8004922:	4606      	mov	r6, r0
 8004924:	db01      	blt.n	800492a <_malloc_r+0x1a>
 8004926:	42a9      	cmp	r1, r5
 8004928:	d903      	bls.n	8004932 <_malloc_r+0x22>
 800492a:	230c      	movs	r3, #12
 800492c:	6033      	str	r3, [r6, #0]
 800492e:	2000      	movs	r0, #0
 8004930:	bd70      	pop	{r4, r5, r6, pc}
 8004932:	f001 ff0e 	bl	8006752 <__malloc_lock>
 8004936:	4a23      	ldr	r2, [pc, #140]	; (80049c4 <_malloc_r+0xb4>)
 8004938:	6814      	ldr	r4, [r2, #0]
 800493a:	4621      	mov	r1, r4
 800493c:	b991      	cbnz	r1, 8004964 <_malloc_r+0x54>
 800493e:	4c22      	ldr	r4, [pc, #136]	; (80049c8 <_malloc_r+0xb8>)
 8004940:	6823      	ldr	r3, [r4, #0]
 8004942:	b91b      	cbnz	r3, 800494c <_malloc_r+0x3c>
 8004944:	4630      	mov	r0, r6
 8004946:	f000 fd11 	bl	800536c <_sbrk_r>
 800494a:	6020      	str	r0, [r4, #0]
 800494c:	4629      	mov	r1, r5
 800494e:	4630      	mov	r0, r6
 8004950:	f000 fd0c 	bl	800536c <_sbrk_r>
 8004954:	1c43      	adds	r3, r0, #1
 8004956:	d126      	bne.n	80049a6 <_malloc_r+0x96>
 8004958:	230c      	movs	r3, #12
 800495a:	6033      	str	r3, [r6, #0]
 800495c:	4630      	mov	r0, r6
 800495e:	f001 fef9 	bl	8006754 <__malloc_unlock>
 8004962:	e7e4      	b.n	800492e <_malloc_r+0x1e>
 8004964:	680b      	ldr	r3, [r1, #0]
 8004966:	1b5b      	subs	r3, r3, r5
 8004968:	d41a      	bmi.n	80049a0 <_malloc_r+0x90>
 800496a:	2b0b      	cmp	r3, #11
 800496c:	d90f      	bls.n	800498e <_malloc_r+0x7e>
 800496e:	600b      	str	r3, [r1, #0]
 8004970:	50cd      	str	r5, [r1, r3]
 8004972:	18cc      	adds	r4, r1, r3
 8004974:	4630      	mov	r0, r6
 8004976:	f001 feed 	bl	8006754 <__malloc_unlock>
 800497a:	f104 000b 	add.w	r0, r4, #11
 800497e:	1d23      	adds	r3, r4, #4
 8004980:	f020 0007 	bic.w	r0, r0, #7
 8004984:	1ac3      	subs	r3, r0, r3
 8004986:	d01b      	beq.n	80049c0 <_malloc_r+0xb0>
 8004988:	425a      	negs	r2, r3
 800498a:	50e2      	str	r2, [r4, r3]
 800498c:	bd70      	pop	{r4, r5, r6, pc}
 800498e:	428c      	cmp	r4, r1
 8004990:	bf0d      	iteet	eq
 8004992:	6863      	ldreq	r3, [r4, #4]
 8004994:	684b      	ldrne	r3, [r1, #4]
 8004996:	6063      	strne	r3, [r4, #4]
 8004998:	6013      	streq	r3, [r2, #0]
 800499a:	bf18      	it	ne
 800499c:	460c      	movne	r4, r1
 800499e:	e7e9      	b.n	8004974 <_malloc_r+0x64>
 80049a0:	460c      	mov	r4, r1
 80049a2:	6849      	ldr	r1, [r1, #4]
 80049a4:	e7ca      	b.n	800493c <_malloc_r+0x2c>
 80049a6:	1cc4      	adds	r4, r0, #3
 80049a8:	f024 0403 	bic.w	r4, r4, #3
 80049ac:	42a0      	cmp	r0, r4
 80049ae:	d005      	beq.n	80049bc <_malloc_r+0xac>
 80049b0:	1a21      	subs	r1, r4, r0
 80049b2:	4630      	mov	r0, r6
 80049b4:	f000 fcda 	bl	800536c <_sbrk_r>
 80049b8:	3001      	adds	r0, #1
 80049ba:	d0cd      	beq.n	8004958 <_malloc_r+0x48>
 80049bc:	6025      	str	r5, [r4, #0]
 80049be:	e7d9      	b.n	8004974 <_malloc_r+0x64>
 80049c0:	bd70      	pop	{r4, r5, r6, pc}
 80049c2:	bf00      	nop
 80049c4:	20000254 	.word	0x20000254
 80049c8:	20000258 	.word	0x20000258

080049cc <__cvt>:
 80049cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049d0:	ec55 4b10 	vmov	r4, r5, d0
 80049d4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80049d6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80049da:	2d00      	cmp	r5, #0
 80049dc:	460e      	mov	r6, r1
 80049de:	4691      	mov	r9, r2
 80049e0:	4619      	mov	r1, r3
 80049e2:	bfb8      	it	lt
 80049e4:	4622      	movlt	r2, r4
 80049e6:	462b      	mov	r3, r5
 80049e8:	f027 0720 	bic.w	r7, r7, #32
 80049ec:	bfbb      	ittet	lt
 80049ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80049f2:	461d      	movlt	r5, r3
 80049f4:	2300      	movge	r3, #0
 80049f6:	232d      	movlt	r3, #45	; 0x2d
 80049f8:	bfb8      	it	lt
 80049fa:	4614      	movlt	r4, r2
 80049fc:	2f46      	cmp	r7, #70	; 0x46
 80049fe:	700b      	strb	r3, [r1, #0]
 8004a00:	d004      	beq.n	8004a0c <__cvt+0x40>
 8004a02:	2f45      	cmp	r7, #69	; 0x45
 8004a04:	d100      	bne.n	8004a08 <__cvt+0x3c>
 8004a06:	3601      	adds	r6, #1
 8004a08:	2102      	movs	r1, #2
 8004a0a:	e000      	b.n	8004a0e <__cvt+0x42>
 8004a0c:	2103      	movs	r1, #3
 8004a0e:	ab03      	add	r3, sp, #12
 8004a10:	9301      	str	r3, [sp, #4]
 8004a12:	ab02      	add	r3, sp, #8
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	4632      	mov	r2, r6
 8004a18:	4653      	mov	r3, sl
 8004a1a:	ec45 4b10 	vmov	d0, r4, r5
 8004a1e:	f000 febb 	bl	8005798 <_dtoa_r>
 8004a22:	2f47      	cmp	r7, #71	; 0x47
 8004a24:	4680      	mov	r8, r0
 8004a26:	d102      	bne.n	8004a2e <__cvt+0x62>
 8004a28:	f019 0f01 	tst.w	r9, #1
 8004a2c:	d026      	beq.n	8004a7c <__cvt+0xb0>
 8004a2e:	2f46      	cmp	r7, #70	; 0x46
 8004a30:	eb08 0906 	add.w	r9, r8, r6
 8004a34:	d111      	bne.n	8004a5a <__cvt+0x8e>
 8004a36:	f898 3000 	ldrb.w	r3, [r8]
 8004a3a:	2b30      	cmp	r3, #48	; 0x30
 8004a3c:	d10a      	bne.n	8004a54 <__cvt+0x88>
 8004a3e:	2200      	movs	r2, #0
 8004a40:	2300      	movs	r3, #0
 8004a42:	4620      	mov	r0, r4
 8004a44:	4629      	mov	r1, r5
 8004a46:	f7fc f83b 	bl	8000ac0 <__aeabi_dcmpeq>
 8004a4a:	b918      	cbnz	r0, 8004a54 <__cvt+0x88>
 8004a4c:	f1c6 0601 	rsb	r6, r6, #1
 8004a50:	f8ca 6000 	str.w	r6, [sl]
 8004a54:	f8da 3000 	ldr.w	r3, [sl]
 8004a58:	4499      	add	r9, r3
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	4620      	mov	r0, r4
 8004a60:	4629      	mov	r1, r5
 8004a62:	f7fc f82d 	bl	8000ac0 <__aeabi_dcmpeq>
 8004a66:	b938      	cbnz	r0, 8004a78 <__cvt+0xac>
 8004a68:	2230      	movs	r2, #48	; 0x30
 8004a6a:	9b03      	ldr	r3, [sp, #12]
 8004a6c:	4599      	cmp	r9, r3
 8004a6e:	d905      	bls.n	8004a7c <__cvt+0xb0>
 8004a70:	1c59      	adds	r1, r3, #1
 8004a72:	9103      	str	r1, [sp, #12]
 8004a74:	701a      	strb	r2, [r3, #0]
 8004a76:	e7f8      	b.n	8004a6a <__cvt+0x9e>
 8004a78:	f8cd 900c 	str.w	r9, [sp, #12]
 8004a7c:	9b03      	ldr	r3, [sp, #12]
 8004a7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a80:	eba3 0308 	sub.w	r3, r3, r8
 8004a84:	4640      	mov	r0, r8
 8004a86:	6013      	str	r3, [r2, #0]
 8004a88:	b004      	add	sp, #16
 8004a8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004a8e <__exponent>:
 8004a8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a90:	4603      	mov	r3, r0
 8004a92:	2900      	cmp	r1, #0
 8004a94:	bfb8      	it	lt
 8004a96:	4249      	neglt	r1, r1
 8004a98:	f803 2b02 	strb.w	r2, [r3], #2
 8004a9c:	bfb4      	ite	lt
 8004a9e:	222d      	movlt	r2, #45	; 0x2d
 8004aa0:	222b      	movge	r2, #43	; 0x2b
 8004aa2:	2909      	cmp	r1, #9
 8004aa4:	7042      	strb	r2, [r0, #1]
 8004aa6:	dd20      	ble.n	8004aea <__exponent+0x5c>
 8004aa8:	f10d 0207 	add.w	r2, sp, #7
 8004aac:	4617      	mov	r7, r2
 8004aae:	260a      	movs	r6, #10
 8004ab0:	fb91 f5f6 	sdiv	r5, r1, r6
 8004ab4:	fb06 1115 	mls	r1, r6, r5, r1
 8004ab8:	3130      	adds	r1, #48	; 0x30
 8004aba:	2d09      	cmp	r5, #9
 8004abc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004ac0:	f102 34ff 	add.w	r4, r2, #4294967295
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	dc09      	bgt.n	8004adc <__exponent+0x4e>
 8004ac8:	3130      	adds	r1, #48	; 0x30
 8004aca:	3a02      	subs	r2, #2
 8004acc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004ad0:	42ba      	cmp	r2, r7
 8004ad2:	461c      	mov	r4, r3
 8004ad4:	d304      	bcc.n	8004ae0 <__exponent+0x52>
 8004ad6:	1a20      	subs	r0, r4, r0
 8004ad8:	b003      	add	sp, #12
 8004ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004adc:	4622      	mov	r2, r4
 8004ade:	e7e7      	b.n	8004ab0 <__exponent+0x22>
 8004ae0:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004ae4:	f803 1b01 	strb.w	r1, [r3], #1
 8004ae8:	e7f2      	b.n	8004ad0 <__exponent+0x42>
 8004aea:	2230      	movs	r2, #48	; 0x30
 8004aec:	461c      	mov	r4, r3
 8004aee:	4411      	add	r1, r2
 8004af0:	f804 2b02 	strb.w	r2, [r4], #2
 8004af4:	7059      	strb	r1, [r3, #1]
 8004af6:	e7ee      	b.n	8004ad6 <__exponent+0x48>

08004af8 <_printf_float>:
 8004af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004afc:	b08d      	sub	sp, #52	; 0x34
 8004afe:	460c      	mov	r4, r1
 8004b00:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004b04:	4616      	mov	r6, r2
 8004b06:	461f      	mov	r7, r3
 8004b08:	4605      	mov	r5, r0
 8004b0a:	f001 fd93 	bl	8006634 <_localeconv_r>
 8004b0e:	6803      	ldr	r3, [r0, #0]
 8004b10:	9304      	str	r3, [sp, #16]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7fb fb5c 	bl	80001d0 <strlen>
 8004b18:	2300      	movs	r3, #0
 8004b1a:	930a      	str	r3, [sp, #40]	; 0x28
 8004b1c:	f8d8 3000 	ldr.w	r3, [r8]
 8004b20:	9005      	str	r0, [sp, #20]
 8004b22:	3307      	adds	r3, #7
 8004b24:	f023 0307 	bic.w	r3, r3, #7
 8004b28:	f103 0208 	add.w	r2, r3, #8
 8004b2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004b30:	f8d4 b000 	ldr.w	fp, [r4]
 8004b34:	f8c8 2000 	str.w	r2, [r8]
 8004b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004b40:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004b44:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004b48:	9307      	str	r3, [sp, #28]
 8004b4a:	f8cd 8018 	str.w	r8, [sp, #24]
 8004b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b52:	4ba5      	ldr	r3, [pc, #660]	; (8004de8 <_printf_float+0x2f0>)
 8004b54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b58:	f7fb ffe4 	bl	8000b24 <__aeabi_dcmpun>
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	f040 81fb 	bne.w	8004f58 <_printf_float+0x460>
 8004b62:	f04f 32ff 	mov.w	r2, #4294967295
 8004b66:	4ba0      	ldr	r3, [pc, #640]	; (8004de8 <_printf_float+0x2f0>)
 8004b68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b6c:	f7fb ffbc 	bl	8000ae8 <__aeabi_dcmple>
 8004b70:	2800      	cmp	r0, #0
 8004b72:	f040 81f1 	bne.w	8004f58 <_printf_float+0x460>
 8004b76:	2200      	movs	r2, #0
 8004b78:	2300      	movs	r3, #0
 8004b7a:	4640      	mov	r0, r8
 8004b7c:	4649      	mov	r1, r9
 8004b7e:	f7fb ffa9 	bl	8000ad4 <__aeabi_dcmplt>
 8004b82:	b110      	cbz	r0, 8004b8a <_printf_float+0x92>
 8004b84:	232d      	movs	r3, #45	; 0x2d
 8004b86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b8a:	4b98      	ldr	r3, [pc, #608]	; (8004dec <_printf_float+0x2f4>)
 8004b8c:	4a98      	ldr	r2, [pc, #608]	; (8004df0 <_printf_float+0x2f8>)
 8004b8e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004b92:	bf8c      	ite	hi
 8004b94:	4690      	movhi	r8, r2
 8004b96:	4698      	movls	r8, r3
 8004b98:	2303      	movs	r3, #3
 8004b9a:	f02b 0204 	bic.w	r2, fp, #4
 8004b9e:	6123      	str	r3, [r4, #16]
 8004ba0:	6022      	str	r2, [r4, #0]
 8004ba2:	f04f 0900 	mov.w	r9, #0
 8004ba6:	9700      	str	r7, [sp, #0]
 8004ba8:	4633      	mov	r3, r6
 8004baa:	aa0b      	add	r2, sp, #44	; 0x2c
 8004bac:	4621      	mov	r1, r4
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f000 f9e2 	bl	8004f78 <_printf_common>
 8004bb4:	3001      	adds	r0, #1
 8004bb6:	f040 8093 	bne.w	8004ce0 <_printf_float+0x1e8>
 8004bba:	f04f 30ff 	mov.w	r0, #4294967295
 8004bbe:	b00d      	add	sp, #52	; 0x34
 8004bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bc4:	6861      	ldr	r1, [r4, #4]
 8004bc6:	1c4b      	adds	r3, r1, #1
 8004bc8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004bcc:	d13f      	bne.n	8004c4e <_printf_float+0x156>
 8004bce:	2306      	movs	r3, #6
 8004bd0:	6063      	str	r3, [r4, #4]
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	9303      	str	r3, [sp, #12]
 8004bd6:	ab0a      	add	r3, sp, #40	; 0x28
 8004bd8:	9302      	str	r3, [sp, #8]
 8004bda:	ab09      	add	r3, sp, #36	; 0x24
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	ec49 8b10 	vmov	d0, r8, r9
 8004be2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004be6:	6022      	str	r2, [r4, #0]
 8004be8:	f8cd a004 	str.w	sl, [sp, #4]
 8004bec:	6861      	ldr	r1, [r4, #4]
 8004bee:	4628      	mov	r0, r5
 8004bf0:	f7ff feec 	bl	80049cc <__cvt>
 8004bf4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004bf8:	2b47      	cmp	r3, #71	; 0x47
 8004bfa:	4680      	mov	r8, r0
 8004bfc:	d109      	bne.n	8004c12 <_printf_float+0x11a>
 8004bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c00:	1cd8      	adds	r0, r3, #3
 8004c02:	db02      	blt.n	8004c0a <_printf_float+0x112>
 8004c04:	6862      	ldr	r2, [r4, #4]
 8004c06:	4293      	cmp	r3, r2
 8004c08:	dd57      	ble.n	8004cba <_printf_float+0x1c2>
 8004c0a:	f1aa 0a02 	sub.w	sl, sl, #2
 8004c0e:	fa5f fa8a 	uxtb.w	sl, sl
 8004c12:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004c16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c18:	d834      	bhi.n	8004c84 <_printf_float+0x18c>
 8004c1a:	3901      	subs	r1, #1
 8004c1c:	4652      	mov	r2, sl
 8004c1e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004c22:	9109      	str	r1, [sp, #36]	; 0x24
 8004c24:	f7ff ff33 	bl	8004a8e <__exponent>
 8004c28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c2a:	1883      	adds	r3, r0, r2
 8004c2c:	2a01      	cmp	r2, #1
 8004c2e:	4681      	mov	r9, r0
 8004c30:	6123      	str	r3, [r4, #16]
 8004c32:	dc02      	bgt.n	8004c3a <_printf_float+0x142>
 8004c34:	6822      	ldr	r2, [r4, #0]
 8004c36:	07d1      	lsls	r1, r2, #31
 8004c38:	d501      	bpl.n	8004c3e <_printf_float+0x146>
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	6123      	str	r3, [r4, #16]
 8004c3e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d0af      	beq.n	8004ba6 <_printf_float+0xae>
 8004c46:	232d      	movs	r3, #45	; 0x2d
 8004c48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c4c:	e7ab      	b.n	8004ba6 <_printf_float+0xae>
 8004c4e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004c52:	d002      	beq.n	8004c5a <_printf_float+0x162>
 8004c54:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004c58:	d1bb      	bne.n	8004bd2 <_printf_float+0xda>
 8004c5a:	b189      	cbz	r1, 8004c80 <_printf_float+0x188>
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	9303      	str	r3, [sp, #12]
 8004c60:	ab0a      	add	r3, sp, #40	; 0x28
 8004c62:	9302      	str	r3, [sp, #8]
 8004c64:	ab09      	add	r3, sp, #36	; 0x24
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	ec49 8b10 	vmov	d0, r8, r9
 8004c6c:	6022      	str	r2, [r4, #0]
 8004c6e:	f8cd a004 	str.w	sl, [sp, #4]
 8004c72:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004c76:	4628      	mov	r0, r5
 8004c78:	f7ff fea8 	bl	80049cc <__cvt>
 8004c7c:	4680      	mov	r8, r0
 8004c7e:	e7be      	b.n	8004bfe <_printf_float+0x106>
 8004c80:	2301      	movs	r3, #1
 8004c82:	e7a5      	b.n	8004bd0 <_printf_float+0xd8>
 8004c84:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004c88:	d119      	bne.n	8004cbe <_printf_float+0x1c6>
 8004c8a:	2900      	cmp	r1, #0
 8004c8c:	6863      	ldr	r3, [r4, #4]
 8004c8e:	dd0c      	ble.n	8004caa <_printf_float+0x1b2>
 8004c90:	6121      	str	r1, [r4, #16]
 8004c92:	b913      	cbnz	r3, 8004c9a <_printf_float+0x1a2>
 8004c94:	6822      	ldr	r2, [r4, #0]
 8004c96:	07d2      	lsls	r2, r2, #31
 8004c98:	d502      	bpl.n	8004ca0 <_printf_float+0x1a8>
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	440b      	add	r3, r1
 8004c9e:	6123      	str	r3, [r4, #16]
 8004ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ca2:	65a3      	str	r3, [r4, #88]	; 0x58
 8004ca4:	f04f 0900 	mov.w	r9, #0
 8004ca8:	e7c9      	b.n	8004c3e <_printf_float+0x146>
 8004caa:	b913      	cbnz	r3, 8004cb2 <_printf_float+0x1ba>
 8004cac:	6822      	ldr	r2, [r4, #0]
 8004cae:	07d0      	lsls	r0, r2, #31
 8004cb0:	d501      	bpl.n	8004cb6 <_printf_float+0x1be>
 8004cb2:	3302      	adds	r3, #2
 8004cb4:	e7f3      	b.n	8004c9e <_printf_float+0x1a6>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e7f1      	b.n	8004c9e <_printf_float+0x1a6>
 8004cba:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	db05      	blt.n	8004cd2 <_printf_float+0x1da>
 8004cc6:	6822      	ldr	r2, [r4, #0]
 8004cc8:	6123      	str	r3, [r4, #16]
 8004cca:	07d1      	lsls	r1, r2, #31
 8004ccc:	d5e8      	bpl.n	8004ca0 <_printf_float+0x1a8>
 8004cce:	3301      	adds	r3, #1
 8004cd0:	e7e5      	b.n	8004c9e <_printf_float+0x1a6>
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	bfd4      	ite	le
 8004cd6:	f1c3 0302 	rsble	r3, r3, #2
 8004cda:	2301      	movgt	r3, #1
 8004cdc:	4413      	add	r3, r2
 8004cde:	e7de      	b.n	8004c9e <_printf_float+0x1a6>
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	055a      	lsls	r2, r3, #21
 8004ce4:	d407      	bmi.n	8004cf6 <_printf_float+0x1fe>
 8004ce6:	6923      	ldr	r3, [r4, #16]
 8004ce8:	4642      	mov	r2, r8
 8004cea:	4631      	mov	r1, r6
 8004cec:	4628      	mov	r0, r5
 8004cee:	47b8      	blx	r7
 8004cf0:	3001      	adds	r0, #1
 8004cf2:	d12b      	bne.n	8004d4c <_printf_float+0x254>
 8004cf4:	e761      	b.n	8004bba <_printf_float+0xc2>
 8004cf6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004cfa:	f240 80e2 	bls.w	8004ec2 <_printf_float+0x3ca>
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2300      	movs	r3, #0
 8004d02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d06:	f7fb fedb 	bl	8000ac0 <__aeabi_dcmpeq>
 8004d0a:	2800      	cmp	r0, #0
 8004d0c:	d03c      	beq.n	8004d88 <_printf_float+0x290>
 8004d0e:	2301      	movs	r3, #1
 8004d10:	4a38      	ldr	r2, [pc, #224]	; (8004df4 <_printf_float+0x2fc>)
 8004d12:	4631      	mov	r1, r6
 8004d14:	4628      	mov	r0, r5
 8004d16:	47b8      	blx	r7
 8004d18:	3001      	adds	r0, #1
 8004d1a:	f43f af4e 	beq.w	8004bba <_printf_float+0xc2>
 8004d1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d22:	429a      	cmp	r2, r3
 8004d24:	db02      	blt.n	8004d2c <_printf_float+0x234>
 8004d26:	6823      	ldr	r3, [r4, #0]
 8004d28:	07d8      	lsls	r0, r3, #31
 8004d2a:	d50f      	bpl.n	8004d4c <_printf_float+0x254>
 8004d2c:	9b05      	ldr	r3, [sp, #20]
 8004d2e:	9a04      	ldr	r2, [sp, #16]
 8004d30:	4631      	mov	r1, r6
 8004d32:	4628      	mov	r0, r5
 8004d34:	47b8      	blx	r7
 8004d36:	3001      	adds	r0, #1
 8004d38:	f43f af3f 	beq.w	8004bba <_printf_float+0xc2>
 8004d3c:	f04f 0800 	mov.w	r8, #0
 8004d40:	f104 091a 	add.w	r9, r4, #26
 8004d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d46:	3b01      	subs	r3, #1
 8004d48:	4598      	cmp	r8, r3
 8004d4a:	db12      	blt.n	8004d72 <_printf_float+0x27a>
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	079b      	lsls	r3, r3, #30
 8004d50:	d509      	bpl.n	8004d66 <_printf_float+0x26e>
 8004d52:	f04f 0800 	mov.w	r8, #0
 8004d56:	f104 0919 	add.w	r9, r4, #25
 8004d5a:	68e3      	ldr	r3, [r4, #12]
 8004d5c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d5e:	1a9b      	subs	r3, r3, r2
 8004d60:	4598      	cmp	r8, r3
 8004d62:	f2c0 80ee 	blt.w	8004f42 <_printf_float+0x44a>
 8004d66:	68e0      	ldr	r0, [r4, #12]
 8004d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d6a:	4298      	cmp	r0, r3
 8004d6c:	bfb8      	it	lt
 8004d6e:	4618      	movlt	r0, r3
 8004d70:	e725      	b.n	8004bbe <_printf_float+0xc6>
 8004d72:	2301      	movs	r3, #1
 8004d74:	464a      	mov	r2, r9
 8004d76:	4631      	mov	r1, r6
 8004d78:	4628      	mov	r0, r5
 8004d7a:	47b8      	blx	r7
 8004d7c:	3001      	adds	r0, #1
 8004d7e:	f43f af1c 	beq.w	8004bba <_printf_float+0xc2>
 8004d82:	f108 0801 	add.w	r8, r8, #1
 8004d86:	e7dd      	b.n	8004d44 <_printf_float+0x24c>
 8004d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	dc34      	bgt.n	8004df8 <_printf_float+0x300>
 8004d8e:	2301      	movs	r3, #1
 8004d90:	4a18      	ldr	r2, [pc, #96]	; (8004df4 <_printf_float+0x2fc>)
 8004d92:	4631      	mov	r1, r6
 8004d94:	4628      	mov	r0, r5
 8004d96:	47b8      	blx	r7
 8004d98:	3001      	adds	r0, #1
 8004d9a:	f43f af0e 	beq.w	8004bba <_printf_float+0xc2>
 8004d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004da0:	b923      	cbnz	r3, 8004dac <_printf_float+0x2b4>
 8004da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004da4:	b913      	cbnz	r3, 8004dac <_printf_float+0x2b4>
 8004da6:	6823      	ldr	r3, [r4, #0]
 8004da8:	07d9      	lsls	r1, r3, #31
 8004daa:	d5cf      	bpl.n	8004d4c <_printf_float+0x254>
 8004dac:	9b05      	ldr	r3, [sp, #20]
 8004dae:	9a04      	ldr	r2, [sp, #16]
 8004db0:	4631      	mov	r1, r6
 8004db2:	4628      	mov	r0, r5
 8004db4:	47b8      	blx	r7
 8004db6:	3001      	adds	r0, #1
 8004db8:	f43f aeff 	beq.w	8004bba <_printf_float+0xc2>
 8004dbc:	f04f 0900 	mov.w	r9, #0
 8004dc0:	f104 0a1a 	add.w	sl, r4, #26
 8004dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dc6:	425b      	negs	r3, r3
 8004dc8:	4599      	cmp	r9, r3
 8004dca:	db01      	blt.n	8004dd0 <_printf_float+0x2d8>
 8004dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dce:	e78b      	b.n	8004ce8 <_printf_float+0x1f0>
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	4652      	mov	r2, sl
 8004dd4:	4631      	mov	r1, r6
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	47b8      	blx	r7
 8004dda:	3001      	adds	r0, #1
 8004ddc:	f43f aeed 	beq.w	8004bba <_printf_float+0xc2>
 8004de0:	f109 0901 	add.w	r9, r9, #1
 8004de4:	e7ee      	b.n	8004dc4 <_printf_float+0x2cc>
 8004de6:	bf00      	nop
 8004de8:	7fefffff 	.word	0x7fefffff
 8004dec:	0800720c 	.word	0x0800720c
 8004df0:	08007210 	.word	0x08007210
 8004df4:	0800721c 	.word	0x0800721c
 8004df8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004dfa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	bfa8      	it	ge
 8004e00:	461a      	movge	r2, r3
 8004e02:	2a00      	cmp	r2, #0
 8004e04:	4691      	mov	r9, r2
 8004e06:	dc38      	bgt.n	8004e7a <_printf_float+0x382>
 8004e08:	f104 031a 	add.w	r3, r4, #26
 8004e0c:	f04f 0b00 	mov.w	fp, #0
 8004e10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e14:	9306      	str	r3, [sp, #24]
 8004e16:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004e1a:	ebaa 0309 	sub.w	r3, sl, r9
 8004e1e:	459b      	cmp	fp, r3
 8004e20:	db33      	blt.n	8004e8a <_printf_float+0x392>
 8004e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e26:	429a      	cmp	r2, r3
 8004e28:	db3a      	blt.n	8004ea0 <_printf_float+0x3a8>
 8004e2a:	6823      	ldr	r3, [r4, #0]
 8004e2c:	07da      	lsls	r2, r3, #31
 8004e2e:	d437      	bmi.n	8004ea0 <_printf_float+0x3a8>
 8004e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e34:	eba3 020a 	sub.w	r2, r3, sl
 8004e38:	eba3 0901 	sub.w	r9, r3, r1
 8004e3c:	4591      	cmp	r9, r2
 8004e3e:	bfa8      	it	ge
 8004e40:	4691      	movge	r9, r2
 8004e42:	f1b9 0f00 	cmp.w	r9, #0
 8004e46:	dc33      	bgt.n	8004eb0 <_printf_float+0x3b8>
 8004e48:	f04f 0800 	mov.w	r8, #0
 8004e4c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e50:	f104 0a1a 	add.w	sl, r4, #26
 8004e54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e58:	1a9b      	subs	r3, r3, r2
 8004e5a:	eba3 0309 	sub.w	r3, r3, r9
 8004e5e:	4598      	cmp	r8, r3
 8004e60:	f6bf af74 	bge.w	8004d4c <_printf_float+0x254>
 8004e64:	2301      	movs	r3, #1
 8004e66:	4652      	mov	r2, sl
 8004e68:	4631      	mov	r1, r6
 8004e6a:	4628      	mov	r0, r5
 8004e6c:	47b8      	blx	r7
 8004e6e:	3001      	adds	r0, #1
 8004e70:	f43f aea3 	beq.w	8004bba <_printf_float+0xc2>
 8004e74:	f108 0801 	add.w	r8, r8, #1
 8004e78:	e7ec      	b.n	8004e54 <_printf_float+0x35c>
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	4631      	mov	r1, r6
 8004e7e:	4642      	mov	r2, r8
 8004e80:	4628      	mov	r0, r5
 8004e82:	47b8      	blx	r7
 8004e84:	3001      	adds	r0, #1
 8004e86:	d1bf      	bne.n	8004e08 <_printf_float+0x310>
 8004e88:	e697      	b.n	8004bba <_printf_float+0xc2>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	9a06      	ldr	r2, [sp, #24]
 8004e8e:	4631      	mov	r1, r6
 8004e90:	4628      	mov	r0, r5
 8004e92:	47b8      	blx	r7
 8004e94:	3001      	adds	r0, #1
 8004e96:	f43f ae90 	beq.w	8004bba <_printf_float+0xc2>
 8004e9a:	f10b 0b01 	add.w	fp, fp, #1
 8004e9e:	e7ba      	b.n	8004e16 <_printf_float+0x31e>
 8004ea0:	9b05      	ldr	r3, [sp, #20]
 8004ea2:	9a04      	ldr	r2, [sp, #16]
 8004ea4:	4631      	mov	r1, r6
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	47b8      	blx	r7
 8004eaa:	3001      	adds	r0, #1
 8004eac:	d1c0      	bne.n	8004e30 <_printf_float+0x338>
 8004eae:	e684      	b.n	8004bba <_printf_float+0xc2>
 8004eb0:	464b      	mov	r3, r9
 8004eb2:	eb08 020a 	add.w	r2, r8, sl
 8004eb6:	4631      	mov	r1, r6
 8004eb8:	4628      	mov	r0, r5
 8004eba:	47b8      	blx	r7
 8004ebc:	3001      	adds	r0, #1
 8004ebe:	d1c3      	bne.n	8004e48 <_printf_float+0x350>
 8004ec0:	e67b      	b.n	8004bba <_printf_float+0xc2>
 8004ec2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ec4:	2a01      	cmp	r2, #1
 8004ec6:	dc01      	bgt.n	8004ecc <_printf_float+0x3d4>
 8004ec8:	07db      	lsls	r3, r3, #31
 8004eca:	d537      	bpl.n	8004f3c <_printf_float+0x444>
 8004ecc:	2301      	movs	r3, #1
 8004ece:	4642      	mov	r2, r8
 8004ed0:	4631      	mov	r1, r6
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	47b8      	blx	r7
 8004ed6:	3001      	adds	r0, #1
 8004ed8:	f43f ae6f 	beq.w	8004bba <_printf_float+0xc2>
 8004edc:	9b05      	ldr	r3, [sp, #20]
 8004ede:	9a04      	ldr	r2, [sp, #16]
 8004ee0:	4631      	mov	r1, r6
 8004ee2:	4628      	mov	r0, r5
 8004ee4:	47b8      	blx	r7
 8004ee6:	3001      	adds	r0, #1
 8004ee8:	f43f ae67 	beq.w	8004bba <_printf_float+0xc2>
 8004eec:	2200      	movs	r2, #0
 8004eee:	2300      	movs	r3, #0
 8004ef0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ef4:	f7fb fde4 	bl	8000ac0 <__aeabi_dcmpeq>
 8004ef8:	b158      	cbz	r0, 8004f12 <_printf_float+0x41a>
 8004efa:	f04f 0800 	mov.w	r8, #0
 8004efe:	f104 0a1a 	add.w	sl, r4, #26
 8004f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f04:	3b01      	subs	r3, #1
 8004f06:	4598      	cmp	r8, r3
 8004f08:	db0d      	blt.n	8004f26 <_printf_float+0x42e>
 8004f0a:	464b      	mov	r3, r9
 8004f0c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004f10:	e6eb      	b.n	8004cea <_printf_float+0x1f2>
 8004f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f14:	f108 0201 	add.w	r2, r8, #1
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	4631      	mov	r1, r6
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	47b8      	blx	r7
 8004f20:	3001      	adds	r0, #1
 8004f22:	d1f2      	bne.n	8004f0a <_printf_float+0x412>
 8004f24:	e649      	b.n	8004bba <_printf_float+0xc2>
 8004f26:	2301      	movs	r3, #1
 8004f28:	4652      	mov	r2, sl
 8004f2a:	4631      	mov	r1, r6
 8004f2c:	4628      	mov	r0, r5
 8004f2e:	47b8      	blx	r7
 8004f30:	3001      	adds	r0, #1
 8004f32:	f43f ae42 	beq.w	8004bba <_printf_float+0xc2>
 8004f36:	f108 0801 	add.w	r8, r8, #1
 8004f3a:	e7e2      	b.n	8004f02 <_printf_float+0x40a>
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	4642      	mov	r2, r8
 8004f40:	e7eb      	b.n	8004f1a <_printf_float+0x422>
 8004f42:	2301      	movs	r3, #1
 8004f44:	464a      	mov	r2, r9
 8004f46:	4631      	mov	r1, r6
 8004f48:	4628      	mov	r0, r5
 8004f4a:	47b8      	blx	r7
 8004f4c:	3001      	adds	r0, #1
 8004f4e:	f43f ae34 	beq.w	8004bba <_printf_float+0xc2>
 8004f52:	f108 0801 	add.w	r8, r8, #1
 8004f56:	e700      	b.n	8004d5a <_printf_float+0x262>
 8004f58:	4642      	mov	r2, r8
 8004f5a:	464b      	mov	r3, r9
 8004f5c:	4640      	mov	r0, r8
 8004f5e:	4649      	mov	r1, r9
 8004f60:	f7fb fde0 	bl	8000b24 <__aeabi_dcmpun>
 8004f64:	2800      	cmp	r0, #0
 8004f66:	f43f ae2d 	beq.w	8004bc4 <_printf_float+0xcc>
 8004f6a:	4b01      	ldr	r3, [pc, #4]	; (8004f70 <_printf_float+0x478>)
 8004f6c:	4a01      	ldr	r2, [pc, #4]	; (8004f74 <_printf_float+0x47c>)
 8004f6e:	e60e      	b.n	8004b8e <_printf_float+0x96>
 8004f70:	08007214 	.word	0x08007214
 8004f74:	08007218 	.word	0x08007218

08004f78 <_printf_common>:
 8004f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f7c:	4691      	mov	r9, r2
 8004f7e:	461f      	mov	r7, r3
 8004f80:	688a      	ldr	r2, [r1, #8]
 8004f82:	690b      	ldr	r3, [r1, #16]
 8004f84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	bfb8      	it	lt
 8004f8c:	4613      	movlt	r3, r2
 8004f8e:	f8c9 3000 	str.w	r3, [r9]
 8004f92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f96:	4606      	mov	r6, r0
 8004f98:	460c      	mov	r4, r1
 8004f9a:	b112      	cbz	r2, 8004fa2 <_printf_common+0x2a>
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	f8c9 3000 	str.w	r3, [r9]
 8004fa2:	6823      	ldr	r3, [r4, #0]
 8004fa4:	0699      	lsls	r1, r3, #26
 8004fa6:	bf42      	ittt	mi
 8004fa8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004fac:	3302      	addmi	r3, #2
 8004fae:	f8c9 3000 	strmi.w	r3, [r9]
 8004fb2:	6825      	ldr	r5, [r4, #0]
 8004fb4:	f015 0506 	ands.w	r5, r5, #6
 8004fb8:	d107      	bne.n	8004fca <_printf_common+0x52>
 8004fba:	f104 0a19 	add.w	sl, r4, #25
 8004fbe:	68e3      	ldr	r3, [r4, #12]
 8004fc0:	f8d9 2000 	ldr.w	r2, [r9]
 8004fc4:	1a9b      	subs	r3, r3, r2
 8004fc6:	429d      	cmp	r5, r3
 8004fc8:	db29      	blt.n	800501e <_printf_common+0xa6>
 8004fca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004fce:	6822      	ldr	r2, [r4, #0]
 8004fd0:	3300      	adds	r3, #0
 8004fd2:	bf18      	it	ne
 8004fd4:	2301      	movne	r3, #1
 8004fd6:	0692      	lsls	r2, r2, #26
 8004fd8:	d42e      	bmi.n	8005038 <_printf_common+0xc0>
 8004fda:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fde:	4639      	mov	r1, r7
 8004fe0:	4630      	mov	r0, r6
 8004fe2:	47c0      	blx	r8
 8004fe4:	3001      	adds	r0, #1
 8004fe6:	d021      	beq.n	800502c <_printf_common+0xb4>
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	68e5      	ldr	r5, [r4, #12]
 8004fec:	f8d9 2000 	ldr.w	r2, [r9]
 8004ff0:	f003 0306 	and.w	r3, r3, #6
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	bf08      	it	eq
 8004ff8:	1aad      	subeq	r5, r5, r2
 8004ffa:	68a3      	ldr	r3, [r4, #8]
 8004ffc:	6922      	ldr	r2, [r4, #16]
 8004ffe:	bf0c      	ite	eq
 8005000:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005004:	2500      	movne	r5, #0
 8005006:	4293      	cmp	r3, r2
 8005008:	bfc4      	itt	gt
 800500a:	1a9b      	subgt	r3, r3, r2
 800500c:	18ed      	addgt	r5, r5, r3
 800500e:	f04f 0900 	mov.w	r9, #0
 8005012:	341a      	adds	r4, #26
 8005014:	454d      	cmp	r5, r9
 8005016:	d11b      	bne.n	8005050 <_printf_common+0xd8>
 8005018:	2000      	movs	r0, #0
 800501a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800501e:	2301      	movs	r3, #1
 8005020:	4652      	mov	r2, sl
 8005022:	4639      	mov	r1, r7
 8005024:	4630      	mov	r0, r6
 8005026:	47c0      	blx	r8
 8005028:	3001      	adds	r0, #1
 800502a:	d103      	bne.n	8005034 <_printf_common+0xbc>
 800502c:	f04f 30ff 	mov.w	r0, #4294967295
 8005030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005034:	3501      	adds	r5, #1
 8005036:	e7c2      	b.n	8004fbe <_printf_common+0x46>
 8005038:	18e1      	adds	r1, r4, r3
 800503a:	1c5a      	adds	r2, r3, #1
 800503c:	2030      	movs	r0, #48	; 0x30
 800503e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005042:	4422      	add	r2, r4
 8005044:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005048:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800504c:	3302      	adds	r3, #2
 800504e:	e7c4      	b.n	8004fda <_printf_common+0x62>
 8005050:	2301      	movs	r3, #1
 8005052:	4622      	mov	r2, r4
 8005054:	4639      	mov	r1, r7
 8005056:	4630      	mov	r0, r6
 8005058:	47c0      	blx	r8
 800505a:	3001      	adds	r0, #1
 800505c:	d0e6      	beq.n	800502c <_printf_common+0xb4>
 800505e:	f109 0901 	add.w	r9, r9, #1
 8005062:	e7d7      	b.n	8005014 <_printf_common+0x9c>

08005064 <_printf_i>:
 8005064:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005068:	4617      	mov	r7, r2
 800506a:	7e0a      	ldrb	r2, [r1, #24]
 800506c:	b085      	sub	sp, #20
 800506e:	2a6e      	cmp	r2, #110	; 0x6e
 8005070:	4698      	mov	r8, r3
 8005072:	4606      	mov	r6, r0
 8005074:	460c      	mov	r4, r1
 8005076:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005078:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800507c:	f000 80bc 	beq.w	80051f8 <_printf_i+0x194>
 8005080:	d81a      	bhi.n	80050b8 <_printf_i+0x54>
 8005082:	2a63      	cmp	r2, #99	; 0x63
 8005084:	d02e      	beq.n	80050e4 <_printf_i+0x80>
 8005086:	d80a      	bhi.n	800509e <_printf_i+0x3a>
 8005088:	2a00      	cmp	r2, #0
 800508a:	f000 80c8 	beq.w	800521e <_printf_i+0x1ba>
 800508e:	2a58      	cmp	r2, #88	; 0x58
 8005090:	f000 808a 	beq.w	80051a8 <_printf_i+0x144>
 8005094:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005098:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800509c:	e02a      	b.n	80050f4 <_printf_i+0x90>
 800509e:	2a64      	cmp	r2, #100	; 0x64
 80050a0:	d001      	beq.n	80050a6 <_printf_i+0x42>
 80050a2:	2a69      	cmp	r2, #105	; 0x69
 80050a4:	d1f6      	bne.n	8005094 <_printf_i+0x30>
 80050a6:	6821      	ldr	r1, [r4, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	f011 0f80 	tst.w	r1, #128	; 0x80
 80050ae:	d023      	beq.n	80050f8 <_printf_i+0x94>
 80050b0:	1d11      	adds	r1, r2, #4
 80050b2:	6019      	str	r1, [r3, #0]
 80050b4:	6813      	ldr	r3, [r2, #0]
 80050b6:	e027      	b.n	8005108 <_printf_i+0xa4>
 80050b8:	2a73      	cmp	r2, #115	; 0x73
 80050ba:	f000 80b4 	beq.w	8005226 <_printf_i+0x1c2>
 80050be:	d808      	bhi.n	80050d2 <_printf_i+0x6e>
 80050c0:	2a6f      	cmp	r2, #111	; 0x6f
 80050c2:	d02a      	beq.n	800511a <_printf_i+0xb6>
 80050c4:	2a70      	cmp	r2, #112	; 0x70
 80050c6:	d1e5      	bne.n	8005094 <_printf_i+0x30>
 80050c8:	680a      	ldr	r2, [r1, #0]
 80050ca:	f042 0220 	orr.w	r2, r2, #32
 80050ce:	600a      	str	r2, [r1, #0]
 80050d0:	e003      	b.n	80050da <_printf_i+0x76>
 80050d2:	2a75      	cmp	r2, #117	; 0x75
 80050d4:	d021      	beq.n	800511a <_printf_i+0xb6>
 80050d6:	2a78      	cmp	r2, #120	; 0x78
 80050d8:	d1dc      	bne.n	8005094 <_printf_i+0x30>
 80050da:	2278      	movs	r2, #120	; 0x78
 80050dc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80050e0:	496e      	ldr	r1, [pc, #440]	; (800529c <_printf_i+0x238>)
 80050e2:	e064      	b.n	80051ae <_printf_i+0x14a>
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80050ea:	1d11      	adds	r1, r2, #4
 80050ec:	6019      	str	r1, [r3, #0]
 80050ee:	6813      	ldr	r3, [r2, #0]
 80050f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050f4:	2301      	movs	r3, #1
 80050f6:	e0a3      	b.n	8005240 <_printf_i+0x1dc>
 80050f8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80050fc:	f102 0104 	add.w	r1, r2, #4
 8005100:	6019      	str	r1, [r3, #0]
 8005102:	d0d7      	beq.n	80050b4 <_printf_i+0x50>
 8005104:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005108:	2b00      	cmp	r3, #0
 800510a:	da03      	bge.n	8005114 <_printf_i+0xb0>
 800510c:	222d      	movs	r2, #45	; 0x2d
 800510e:	425b      	negs	r3, r3
 8005110:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005114:	4962      	ldr	r1, [pc, #392]	; (80052a0 <_printf_i+0x23c>)
 8005116:	220a      	movs	r2, #10
 8005118:	e017      	b.n	800514a <_printf_i+0xe6>
 800511a:	6820      	ldr	r0, [r4, #0]
 800511c:	6819      	ldr	r1, [r3, #0]
 800511e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005122:	d003      	beq.n	800512c <_printf_i+0xc8>
 8005124:	1d08      	adds	r0, r1, #4
 8005126:	6018      	str	r0, [r3, #0]
 8005128:	680b      	ldr	r3, [r1, #0]
 800512a:	e006      	b.n	800513a <_printf_i+0xd6>
 800512c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005130:	f101 0004 	add.w	r0, r1, #4
 8005134:	6018      	str	r0, [r3, #0]
 8005136:	d0f7      	beq.n	8005128 <_printf_i+0xc4>
 8005138:	880b      	ldrh	r3, [r1, #0]
 800513a:	4959      	ldr	r1, [pc, #356]	; (80052a0 <_printf_i+0x23c>)
 800513c:	2a6f      	cmp	r2, #111	; 0x6f
 800513e:	bf14      	ite	ne
 8005140:	220a      	movne	r2, #10
 8005142:	2208      	moveq	r2, #8
 8005144:	2000      	movs	r0, #0
 8005146:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800514a:	6865      	ldr	r5, [r4, #4]
 800514c:	60a5      	str	r5, [r4, #8]
 800514e:	2d00      	cmp	r5, #0
 8005150:	f2c0 809c 	blt.w	800528c <_printf_i+0x228>
 8005154:	6820      	ldr	r0, [r4, #0]
 8005156:	f020 0004 	bic.w	r0, r0, #4
 800515a:	6020      	str	r0, [r4, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d13f      	bne.n	80051e0 <_printf_i+0x17c>
 8005160:	2d00      	cmp	r5, #0
 8005162:	f040 8095 	bne.w	8005290 <_printf_i+0x22c>
 8005166:	4675      	mov	r5, lr
 8005168:	2a08      	cmp	r2, #8
 800516a:	d10b      	bne.n	8005184 <_printf_i+0x120>
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	07da      	lsls	r2, r3, #31
 8005170:	d508      	bpl.n	8005184 <_printf_i+0x120>
 8005172:	6923      	ldr	r3, [r4, #16]
 8005174:	6862      	ldr	r2, [r4, #4]
 8005176:	429a      	cmp	r2, r3
 8005178:	bfde      	ittt	le
 800517a:	2330      	movle	r3, #48	; 0x30
 800517c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005180:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005184:	ebae 0305 	sub.w	r3, lr, r5
 8005188:	6123      	str	r3, [r4, #16]
 800518a:	f8cd 8000 	str.w	r8, [sp]
 800518e:	463b      	mov	r3, r7
 8005190:	aa03      	add	r2, sp, #12
 8005192:	4621      	mov	r1, r4
 8005194:	4630      	mov	r0, r6
 8005196:	f7ff feef 	bl	8004f78 <_printf_common>
 800519a:	3001      	adds	r0, #1
 800519c:	d155      	bne.n	800524a <_printf_i+0x1e6>
 800519e:	f04f 30ff 	mov.w	r0, #4294967295
 80051a2:	b005      	add	sp, #20
 80051a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80051a8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80051ac:	493c      	ldr	r1, [pc, #240]	; (80052a0 <_printf_i+0x23c>)
 80051ae:	6822      	ldr	r2, [r4, #0]
 80051b0:	6818      	ldr	r0, [r3, #0]
 80051b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80051b6:	f100 0504 	add.w	r5, r0, #4
 80051ba:	601d      	str	r5, [r3, #0]
 80051bc:	d001      	beq.n	80051c2 <_printf_i+0x15e>
 80051be:	6803      	ldr	r3, [r0, #0]
 80051c0:	e002      	b.n	80051c8 <_printf_i+0x164>
 80051c2:	0655      	lsls	r5, r2, #25
 80051c4:	d5fb      	bpl.n	80051be <_printf_i+0x15a>
 80051c6:	8803      	ldrh	r3, [r0, #0]
 80051c8:	07d0      	lsls	r0, r2, #31
 80051ca:	bf44      	itt	mi
 80051cc:	f042 0220 	orrmi.w	r2, r2, #32
 80051d0:	6022      	strmi	r2, [r4, #0]
 80051d2:	b91b      	cbnz	r3, 80051dc <_printf_i+0x178>
 80051d4:	6822      	ldr	r2, [r4, #0]
 80051d6:	f022 0220 	bic.w	r2, r2, #32
 80051da:	6022      	str	r2, [r4, #0]
 80051dc:	2210      	movs	r2, #16
 80051de:	e7b1      	b.n	8005144 <_printf_i+0xe0>
 80051e0:	4675      	mov	r5, lr
 80051e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80051e6:	fb02 3310 	mls	r3, r2, r0, r3
 80051ea:	5ccb      	ldrb	r3, [r1, r3]
 80051ec:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80051f0:	4603      	mov	r3, r0
 80051f2:	2800      	cmp	r0, #0
 80051f4:	d1f5      	bne.n	80051e2 <_printf_i+0x17e>
 80051f6:	e7b7      	b.n	8005168 <_printf_i+0x104>
 80051f8:	6808      	ldr	r0, [r1, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	6949      	ldr	r1, [r1, #20]
 80051fe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005202:	d004      	beq.n	800520e <_printf_i+0x1aa>
 8005204:	1d10      	adds	r0, r2, #4
 8005206:	6018      	str	r0, [r3, #0]
 8005208:	6813      	ldr	r3, [r2, #0]
 800520a:	6019      	str	r1, [r3, #0]
 800520c:	e007      	b.n	800521e <_printf_i+0x1ba>
 800520e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005212:	f102 0004 	add.w	r0, r2, #4
 8005216:	6018      	str	r0, [r3, #0]
 8005218:	6813      	ldr	r3, [r2, #0]
 800521a:	d0f6      	beq.n	800520a <_printf_i+0x1a6>
 800521c:	8019      	strh	r1, [r3, #0]
 800521e:	2300      	movs	r3, #0
 8005220:	6123      	str	r3, [r4, #16]
 8005222:	4675      	mov	r5, lr
 8005224:	e7b1      	b.n	800518a <_printf_i+0x126>
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	1d11      	adds	r1, r2, #4
 800522a:	6019      	str	r1, [r3, #0]
 800522c:	6815      	ldr	r5, [r2, #0]
 800522e:	6862      	ldr	r2, [r4, #4]
 8005230:	2100      	movs	r1, #0
 8005232:	4628      	mov	r0, r5
 8005234:	f7fa ffd4 	bl	80001e0 <memchr>
 8005238:	b108      	cbz	r0, 800523e <_printf_i+0x1da>
 800523a:	1b40      	subs	r0, r0, r5
 800523c:	6060      	str	r0, [r4, #4]
 800523e:	6863      	ldr	r3, [r4, #4]
 8005240:	6123      	str	r3, [r4, #16]
 8005242:	2300      	movs	r3, #0
 8005244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005248:	e79f      	b.n	800518a <_printf_i+0x126>
 800524a:	6923      	ldr	r3, [r4, #16]
 800524c:	462a      	mov	r2, r5
 800524e:	4639      	mov	r1, r7
 8005250:	4630      	mov	r0, r6
 8005252:	47c0      	blx	r8
 8005254:	3001      	adds	r0, #1
 8005256:	d0a2      	beq.n	800519e <_printf_i+0x13a>
 8005258:	6823      	ldr	r3, [r4, #0]
 800525a:	079b      	lsls	r3, r3, #30
 800525c:	d507      	bpl.n	800526e <_printf_i+0x20a>
 800525e:	2500      	movs	r5, #0
 8005260:	f104 0919 	add.w	r9, r4, #25
 8005264:	68e3      	ldr	r3, [r4, #12]
 8005266:	9a03      	ldr	r2, [sp, #12]
 8005268:	1a9b      	subs	r3, r3, r2
 800526a:	429d      	cmp	r5, r3
 800526c:	db05      	blt.n	800527a <_printf_i+0x216>
 800526e:	68e0      	ldr	r0, [r4, #12]
 8005270:	9b03      	ldr	r3, [sp, #12]
 8005272:	4298      	cmp	r0, r3
 8005274:	bfb8      	it	lt
 8005276:	4618      	movlt	r0, r3
 8005278:	e793      	b.n	80051a2 <_printf_i+0x13e>
 800527a:	2301      	movs	r3, #1
 800527c:	464a      	mov	r2, r9
 800527e:	4639      	mov	r1, r7
 8005280:	4630      	mov	r0, r6
 8005282:	47c0      	blx	r8
 8005284:	3001      	adds	r0, #1
 8005286:	d08a      	beq.n	800519e <_printf_i+0x13a>
 8005288:	3501      	adds	r5, #1
 800528a:	e7eb      	b.n	8005264 <_printf_i+0x200>
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1a7      	bne.n	80051e0 <_printf_i+0x17c>
 8005290:	780b      	ldrb	r3, [r1, #0]
 8005292:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005296:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800529a:	e765      	b.n	8005168 <_printf_i+0x104>
 800529c:	0800722f 	.word	0x0800722f
 80052a0:	0800721e 	.word	0x0800721e

080052a4 <_puts_r>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	460e      	mov	r6, r1
 80052a8:	4605      	mov	r5, r0
 80052aa:	b118      	cbz	r0, 80052b4 <_puts_r+0x10>
 80052ac:	6983      	ldr	r3, [r0, #24]
 80052ae:	b90b      	cbnz	r3, 80052b4 <_puts_r+0x10>
 80052b0:	f001 f932 	bl	8006518 <__sinit>
 80052b4:	69ab      	ldr	r3, [r5, #24]
 80052b6:	68ac      	ldr	r4, [r5, #8]
 80052b8:	b913      	cbnz	r3, 80052c0 <_puts_r+0x1c>
 80052ba:	4628      	mov	r0, r5
 80052bc:	f001 f92c 	bl	8006518 <__sinit>
 80052c0:	4b23      	ldr	r3, [pc, #140]	; (8005350 <_puts_r+0xac>)
 80052c2:	429c      	cmp	r4, r3
 80052c4:	d117      	bne.n	80052f6 <_puts_r+0x52>
 80052c6:	686c      	ldr	r4, [r5, #4]
 80052c8:	89a3      	ldrh	r3, [r4, #12]
 80052ca:	071b      	lsls	r3, r3, #28
 80052cc:	d51d      	bpl.n	800530a <_puts_r+0x66>
 80052ce:	6923      	ldr	r3, [r4, #16]
 80052d0:	b1db      	cbz	r3, 800530a <_puts_r+0x66>
 80052d2:	3e01      	subs	r6, #1
 80052d4:	68a3      	ldr	r3, [r4, #8]
 80052d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052da:	3b01      	subs	r3, #1
 80052dc:	60a3      	str	r3, [r4, #8]
 80052de:	b9e9      	cbnz	r1, 800531c <_puts_r+0x78>
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	da2e      	bge.n	8005342 <_puts_r+0x9e>
 80052e4:	4622      	mov	r2, r4
 80052e6:	210a      	movs	r1, #10
 80052e8:	4628      	mov	r0, r5
 80052ea:	f000 f909 	bl	8005500 <__swbuf_r>
 80052ee:	3001      	adds	r0, #1
 80052f0:	d011      	beq.n	8005316 <_puts_r+0x72>
 80052f2:	200a      	movs	r0, #10
 80052f4:	bd70      	pop	{r4, r5, r6, pc}
 80052f6:	4b17      	ldr	r3, [pc, #92]	; (8005354 <_puts_r+0xb0>)
 80052f8:	429c      	cmp	r4, r3
 80052fa:	d101      	bne.n	8005300 <_puts_r+0x5c>
 80052fc:	68ac      	ldr	r4, [r5, #8]
 80052fe:	e7e3      	b.n	80052c8 <_puts_r+0x24>
 8005300:	4b15      	ldr	r3, [pc, #84]	; (8005358 <_puts_r+0xb4>)
 8005302:	429c      	cmp	r4, r3
 8005304:	bf08      	it	eq
 8005306:	68ec      	ldreq	r4, [r5, #12]
 8005308:	e7de      	b.n	80052c8 <_puts_r+0x24>
 800530a:	4621      	mov	r1, r4
 800530c:	4628      	mov	r0, r5
 800530e:	f000 f949 	bl	80055a4 <__swsetup_r>
 8005312:	2800      	cmp	r0, #0
 8005314:	d0dd      	beq.n	80052d2 <_puts_r+0x2e>
 8005316:	f04f 30ff 	mov.w	r0, #4294967295
 800531a:	bd70      	pop	{r4, r5, r6, pc}
 800531c:	2b00      	cmp	r3, #0
 800531e:	da04      	bge.n	800532a <_puts_r+0x86>
 8005320:	69a2      	ldr	r2, [r4, #24]
 8005322:	4293      	cmp	r3, r2
 8005324:	db06      	blt.n	8005334 <_puts_r+0x90>
 8005326:	290a      	cmp	r1, #10
 8005328:	d004      	beq.n	8005334 <_puts_r+0x90>
 800532a:	6823      	ldr	r3, [r4, #0]
 800532c:	1c5a      	adds	r2, r3, #1
 800532e:	6022      	str	r2, [r4, #0]
 8005330:	7019      	strb	r1, [r3, #0]
 8005332:	e7cf      	b.n	80052d4 <_puts_r+0x30>
 8005334:	4622      	mov	r2, r4
 8005336:	4628      	mov	r0, r5
 8005338:	f000 f8e2 	bl	8005500 <__swbuf_r>
 800533c:	3001      	adds	r0, #1
 800533e:	d1c9      	bne.n	80052d4 <_puts_r+0x30>
 8005340:	e7e9      	b.n	8005316 <_puts_r+0x72>
 8005342:	6823      	ldr	r3, [r4, #0]
 8005344:	200a      	movs	r0, #10
 8005346:	1c5a      	adds	r2, r3, #1
 8005348:	6022      	str	r2, [r4, #0]
 800534a:	7018      	strb	r0, [r3, #0]
 800534c:	bd70      	pop	{r4, r5, r6, pc}
 800534e:	bf00      	nop
 8005350:	08007270 	.word	0x08007270
 8005354:	08007290 	.word	0x08007290
 8005358:	08007250 	.word	0x08007250

0800535c <puts>:
 800535c:	4b02      	ldr	r3, [pc, #8]	; (8005368 <puts+0xc>)
 800535e:	4601      	mov	r1, r0
 8005360:	6818      	ldr	r0, [r3, #0]
 8005362:	f7ff bf9f 	b.w	80052a4 <_puts_r>
 8005366:	bf00      	nop
 8005368:	2000000c 	.word	0x2000000c

0800536c <_sbrk_r>:
 800536c:	b538      	push	{r3, r4, r5, lr}
 800536e:	4c06      	ldr	r4, [pc, #24]	; (8005388 <_sbrk_r+0x1c>)
 8005370:	2300      	movs	r3, #0
 8005372:	4605      	mov	r5, r0
 8005374:	4608      	mov	r0, r1
 8005376:	6023      	str	r3, [r4, #0]
 8005378:	f7fe fe00 	bl	8003f7c <_sbrk>
 800537c:	1c43      	adds	r3, r0, #1
 800537e:	d102      	bne.n	8005386 <_sbrk_r+0x1a>
 8005380:	6823      	ldr	r3, [r4, #0]
 8005382:	b103      	cbz	r3, 8005386 <_sbrk_r+0x1a>
 8005384:	602b      	str	r3, [r5, #0]
 8005386:	bd38      	pop	{r3, r4, r5, pc}
 8005388:	20001ba0 	.word	0x20001ba0

0800538c <siprintf>:
 800538c:	b40e      	push	{r1, r2, r3}
 800538e:	b500      	push	{lr}
 8005390:	b09c      	sub	sp, #112	; 0x70
 8005392:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005396:	ab1d      	add	r3, sp, #116	; 0x74
 8005398:	f8ad 1014 	strh.w	r1, [sp, #20]
 800539c:	9002      	str	r0, [sp, #8]
 800539e:	9006      	str	r0, [sp, #24]
 80053a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80053a4:	480a      	ldr	r0, [pc, #40]	; (80053d0 <siprintf+0x44>)
 80053a6:	9104      	str	r1, [sp, #16]
 80053a8:	9107      	str	r1, [sp, #28]
 80053aa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80053ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80053b2:	f8ad 1016 	strh.w	r1, [sp, #22]
 80053b6:	6800      	ldr	r0, [r0, #0]
 80053b8:	9301      	str	r3, [sp, #4]
 80053ba:	a902      	add	r1, sp, #8
 80053bc:	f001 fd06 	bl	8006dcc <_svfiprintf_r>
 80053c0:	9b02      	ldr	r3, [sp, #8]
 80053c2:	2200      	movs	r2, #0
 80053c4:	701a      	strb	r2, [r3, #0]
 80053c6:	b01c      	add	sp, #112	; 0x70
 80053c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80053cc:	b003      	add	sp, #12
 80053ce:	4770      	bx	lr
 80053d0:	2000000c 	.word	0x2000000c

080053d4 <_strtol_l.isra.0>:
 80053d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053d8:	4680      	mov	r8, r0
 80053da:	4689      	mov	r9, r1
 80053dc:	4692      	mov	sl, r2
 80053de:	461f      	mov	r7, r3
 80053e0:	468b      	mov	fp, r1
 80053e2:	465d      	mov	r5, fp
 80053e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80053e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80053ea:	f001 f91f 	bl	800662c <__locale_ctype_ptr_l>
 80053ee:	4420      	add	r0, r4
 80053f0:	7846      	ldrb	r6, [r0, #1]
 80053f2:	f016 0608 	ands.w	r6, r6, #8
 80053f6:	d10b      	bne.n	8005410 <_strtol_l.isra.0+0x3c>
 80053f8:	2c2d      	cmp	r4, #45	; 0x2d
 80053fa:	d10b      	bne.n	8005414 <_strtol_l.isra.0+0x40>
 80053fc:	782c      	ldrb	r4, [r5, #0]
 80053fe:	2601      	movs	r6, #1
 8005400:	f10b 0502 	add.w	r5, fp, #2
 8005404:	b167      	cbz	r7, 8005420 <_strtol_l.isra.0+0x4c>
 8005406:	2f10      	cmp	r7, #16
 8005408:	d114      	bne.n	8005434 <_strtol_l.isra.0+0x60>
 800540a:	2c30      	cmp	r4, #48	; 0x30
 800540c:	d00a      	beq.n	8005424 <_strtol_l.isra.0+0x50>
 800540e:	e011      	b.n	8005434 <_strtol_l.isra.0+0x60>
 8005410:	46ab      	mov	fp, r5
 8005412:	e7e6      	b.n	80053e2 <_strtol_l.isra.0+0xe>
 8005414:	2c2b      	cmp	r4, #43	; 0x2b
 8005416:	bf04      	itt	eq
 8005418:	782c      	ldrbeq	r4, [r5, #0]
 800541a:	f10b 0502 	addeq.w	r5, fp, #2
 800541e:	e7f1      	b.n	8005404 <_strtol_l.isra.0+0x30>
 8005420:	2c30      	cmp	r4, #48	; 0x30
 8005422:	d127      	bne.n	8005474 <_strtol_l.isra.0+0xa0>
 8005424:	782b      	ldrb	r3, [r5, #0]
 8005426:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800542a:	2b58      	cmp	r3, #88	; 0x58
 800542c:	d14b      	bne.n	80054c6 <_strtol_l.isra.0+0xf2>
 800542e:	786c      	ldrb	r4, [r5, #1]
 8005430:	2710      	movs	r7, #16
 8005432:	3502      	adds	r5, #2
 8005434:	2e00      	cmp	r6, #0
 8005436:	bf0c      	ite	eq
 8005438:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800543c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005440:	2200      	movs	r2, #0
 8005442:	fbb1 fef7 	udiv	lr, r1, r7
 8005446:	4610      	mov	r0, r2
 8005448:	fb07 1c1e 	mls	ip, r7, lr, r1
 800544c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005450:	2b09      	cmp	r3, #9
 8005452:	d811      	bhi.n	8005478 <_strtol_l.isra.0+0xa4>
 8005454:	461c      	mov	r4, r3
 8005456:	42a7      	cmp	r7, r4
 8005458:	dd1d      	ble.n	8005496 <_strtol_l.isra.0+0xc2>
 800545a:	1c53      	adds	r3, r2, #1
 800545c:	d007      	beq.n	800546e <_strtol_l.isra.0+0x9a>
 800545e:	4586      	cmp	lr, r0
 8005460:	d316      	bcc.n	8005490 <_strtol_l.isra.0+0xbc>
 8005462:	d101      	bne.n	8005468 <_strtol_l.isra.0+0x94>
 8005464:	45a4      	cmp	ip, r4
 8005466:	db13      	blt.n	8005490 <_strtol_l.isra.0+0xbc>
 8005468:	fb00 4007 	mla	r0, r0, r7, r4
 800546c:	2201      	movs	r2, #1
 800546e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005472:	e7eb      	b.n	800544c <_strtol_l.isra.0+0x78>
 8005474:	270a      	movs	r7, #10
 8005476:	e7dd      	b.n	8005434 <_strtol_l.isra.0+0x60>
 8005478:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800547c:	2b19      	cmp	r3, #25
 800547e:	d801      	bhi.n	8005484 <_strtol_l.isra.0+0xb0>
 8005480:	3c37      	subs	r4, #55	; 0x37
 8005482:	e7e8      	b.n	8005456 <_strtol_l.isra.0+0x82>
 8005484:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005488:	2b19      	cmp	r3, #25
 800548a:	d804      	bhi.n	8005496 <_strtol_l.isra.0+0xc2>
 800548c:	3c57      	subs	r4, #87	; 0x57
 800548e:	e7e2      	b.n	8005456 <_strtol_l.isra.0+0x82>
 8005490:	f04f 32ff 	mov.w	r2, #4294967295
 8005494:	e7eb      	b.n	800546e <_strtol_l.isra.0+0x9a>
 8005496:	1c53      	adds	r3, r2, #1
 8005498:	d108      	bne.n	80054ac <_strtol_l.isra.0+0xd8>
 800549a:	2322      	movs	r3, #34	; 0x22
 800549c:	f8c8 3000 	str.w	r3, [r8]
 80054a0:	4608      	mov	r0, r1
 80054a2:	f1ba 0f00 	cmp.w	sl, #0
 80054a6:	d107      	bne.n	80054b8 <_strtol_l.isra.0+0xe4>
 80054a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054ac:	b106      	cbz	r6, 80054b0 <_strtol_l.isra.0+0xdc>
 80054ae:	4240      	negs	r0, r0
 80054b0:	f1ba 0f00 	cmp.w	sl, #0
 80054b4:	d00c      	beq.n	80054d0 <_strtol_l.isra.0+0xfc>
 80054b6:	b122      	cbz	r2, 80054c2 <_strtol_l.isra.0+0xee>
 80054b8:	3d01      	subs	r5, #1
 80054ba:	f8ca 5000 	str.w	r5, [sl]
 80054be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054c2:	464d      	mov	r5, r9
 80054c4:	e7f9      	b.n	80054ba <_strtol_l.isra.0+0xe6>
 80054c6:	2430      	movs	r4, #48	; 0x30
 80054c8:	2f00      	cmp	r7, #0
 80054ca:	d1b3      	bne.n	8005434 <_strtol_l.isra.0+0x60>
 80054cc:	2708      	movs	r7, #8
 80054ce:	e7b1      	b.n	8005434 <_strtol_l.isra.0+0x60>
 80054d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080054d4 <strtol>:
 80054d4:	4b08      	ldr	r3, [pc, #32]	; (80054f8 <strtol+0x24>)
 80054d6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80054d8:	681c      	ldr	r4, [r3, #0]
 80054da:	4d08      	ldr	r5, [pc, #32]	; (80054fc <strtol+0x28>)
 80054dc:	6a23      	ldr	r3, [r4, #32]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	bf08      	it	eq
 80054e2:	462b      	moveq	r3, r5
 80054e4:	9300      	str	r3, [sp, #0]
 80054e6:	4613      	mov	r3, r2
 80054e8:	460a      	mov	r2, r1
 80054ea:	4601      	mov	r1, r0
 80054ec:	4620      	mov	r0, r4
 80054ee:	f7ff ff71 	bl	80053d4 <_strtol_l.isra.0>
 80054f2:	b003      	add	sp, #12
 80054f4:	bd30      	pop	{r4, r5, pc}
 80054f6:	bf00      	nop
 80054f8:	2000000c 	.word	0x2000000c
 80054fc:	20000070 	.word	0x20000070

08005500 <__swbuf_r>:
 8005500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005502:	460e      	mov	r6, r1
 8005504:	4614      	mov	r4, r2
 8005506:	4605      	mov	r5, r0
 8005508:	b118      	cbz	r0, 8005512 <__swbuf_r+0x12>
 800550a:	6983      	ldr	r3, [r0, #24]
 800550c:	b90b      	cbnz	r3, 8005512 <__swbuf_r+0x12>
 800550e:	f001 f803 	bl	8006518 <__sinit>
 8005512:	4b21      	ldr	r3, [pc, #132]	; (8005598 <__swbuf_r+0x98>)
 8005514:	429c      	cmp	r4, r3
 8005516:	d12a      	bne.n	800556e <__swbuf_r+0x6e>
 8005518:	686c      	ldr	r4, [r5, #4]
 800551a:	69a3      	ldr	r3, [r4, #24]
 800551c:	60a3      	str	r3, [r4, #8]
 800551e:	89a3      	ldrh	r3, [r4, #12]
 8005520:	071a      	lsls	r2, r3, #28
 8005522:	d52e      	bpl.n	8005582 <__swbuf_r+0x82>
 8005524:	6923      	ldr	r3, [r4, #16]
 8005526:	b363      	cbz	r3, 8005582 <__swbuf_r+0x82>
 8005528:	6923      	ldr	r3, [r4, #16]
 800552a:	6820      	ldr	r0, [r4, #0]
 800552c:	1ac0      	subs	r0, r0, r3
 800552e:	6963      	ldr	r3, [r4, #20]
 8005530:	b2f6      	uxtb	r6, r6
 8005532:	4298      	cmp	r0, r3
 8005534:	4637      	mov	r7, r6
 8005536:	db04      	blt.n	8005542 <__swbuf_r+0x42>
 8005538:	4621      	mov	r1, r4
 800553a:	4628      	mov	r0, r5
 800553c:	f000 ff82 	bl	8006444 <_fflush_r>
 8005540:	bb28      	cbnz	r0, 800558e <__swbuf_r+0x8e>
 8005542:	68a3      	ldr	r3, [r4, #8]
 8005544:	3b01      	subs	r3, #1
 8005546:	60a3      	str	r3, [r4, #8]
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	1c5a      	adds	r2, r3, #1
 800554c:	6022      	str	r2, [r4, #0]
 800554e:	701e      	strb	r6, [r3, #0]
 8005550:	6963      	ldr	r3, [r4, #20]
 8005552:	3001      	adds	r0, #1
 8005554:	4298      	cmp	r0, r3
 8005556:	d004      	beq.n	8005562 <__swbuf_r+0x62>
 8005558:	89a3      	ldrh	r3, [r4, #12]
 800555a:	07db      	lsls	r3, r3, #31
 800555c:	d519      	bpl.n	8005592 <__swbuf_r+0x92>
 800555e:	2e0a      	cmp	r6, #10
 8005560:	d117      	bne.n	8005592 <__swbuf_r+0x92>
 8005562:	4621      	mov	r1, r4
 8005564:	4628      	mov	r0, r5
 8005566:	f000 ff6d 	bl	8006444 <_fflush_r>
 800556a:	b190      	cbz	r0, 8005592 <__swbuf_r+0x92>
 800556c:	e00f      	b.n	800558e <__swbuf_r+0x8e>
 800556e:	4b0b      	ldr	r3, [pc, #44]	; (800559c <__swbuf_r+0x9c>)
 8005570:	429c      	cmp	r4, r3
 8005572:	d101      	bne.n	8005578 <__swbuf_r+0x78>
 8005574:	68ac      	ldr	r4, [r5, #8]
 8005576:	e7d0      	b.n	800551a <__swbuf_r+0x1a>
 8005578:	4b09      	ldr	r3, [pc, #36]	; (80055a0 <__swbuf_r+0xa0>)
 800557a:	429c      	cmp	r4, r3
 800557c:	bf08      	it	eq
 800557e:	68ec      	ldreq	r4, [r5, #12]
 8005580:	e7cb      	b.n	800551a <__swbuf_r+0x1a>
 8005582:	4621      	mov	r1, r4
 8005584:	4628      	mov	r0, r5
 8005586:	f000 f80d 	bl	80055a4 <__swsetup_r>
 800558a:	2800      	cmp	r0, #0
 800558c:	d0cc      	beq.n	8005528 <__swbuf_r+0x28>
 800558e:	f04f 37ff 	mov.w	r7, #4294967295
 8005592:	4638      	mov	r0, r7
 8005594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005596:	bf00      	nop
 8005598:	08007270 	.word	0x08007270
 800559c:	08007290 	.word	0x08007290
 80055a0:	08007250 	.word	0x08007250

080055a4 <__swsetup_r>:
 80055a4:	4b32      	ldr	r3, [pc, #200]	; (8005670 <__swsetup_r+0xcc>)
 80055a6:	b570      	push	{r4, r5, r6, lr}
 80055a8:	681d      	ldr	r5, [r3, #0]
 80055aa:	4606      	mov	r6, r0
 80055ac:	460c      	mov	r4, r1
 80055ae:	b125      	cbz	r5, 80055ba <__swsetup_r+0x16>
 80055b0:	69ab      	ldr	r3, [r5, #24]
 80055b2:	b913      	cbnz	r3, 80055ba <__swsetup_r+0x16>
 80055b4:	4628      	mov	r0, r5
 80055b6:	f000 ffaf 	bl	8006518 <__sinit>
 80055ba:	4b2e      	ldr	r3, [pc, #184]	; (8005674 <__swsetup_r+0xd0>)
 80055bc:	429c      	cmp	r4, r3
 80055be:	d10f      	bne.n	80055e0 <__swsetup_r+0x3c>
 80055c0:	686c      	ldr	r4, [r5, #4]
 80055c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	0715      	lsls	r5, r2, #28
 80055ca:	d42c      	bmi.n	8005626 <__swsetup_r+0x82>
 80055cc:	06d0      	lsls	r0, r2, #27
 80055ce:	d411      	bmi.n	80055f4 <__swsetup_r+0x50>
 80055d0:	2209      	movs	r2, #9
 80055d2:	6032      	str	r2, [r6, #0]
 80055d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055d8:	81a3      	strh	r3, [r4, #12]
 80055da:	f04f 30ff 	mov.w	r0, #4294967295
 80055de:	bd70      	pop	{r4, r5, r6, pc}
 80055e0:	4b25      	ldr	r3, [pc, #148]	; (8005678 <__swsetup_r+0xd4>)
 80055e2:	429c      	cmp	r4, r3
 80055e4:	d101      	bne.n	80055ea <__swsetup_r+0x46>
 80055e6:	68ac      	ldr	r4, [r5, #8]
 80055e8:	e7eb      	b.n	80055c2 <__swsetup_r+0x1e>
 80055ea:	4b24      	ldr	r3, [pc, #144]	; (800567c <__swsetup_r+0xd8>)
 80055ec:	429c      	cmp	r4, r3
 80055ee:	bf08      	it	eq
 80055f0:	68ec      	ldreq	r4, [r5, #12]
 80055f2:	e7e6      	b.n	80055c2 <__swsetup_r+0x1e>
 80055f4:	0751      	lsls	r1, r2, #29
 80055f6:	d512      	bpl.n	800561e <__swsetup_r+0x7a>
 80055f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055fa:	b141      	cbz	r1, 800560e <__swsetup_r+0x6a>
 80055fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005600:	4299      	cmp	r1, r3
 8005602:	d002      	beq.n	800560a <__swsetup_r+0x66>
 8005604:	4630      	mov	r0, r6
 8005606:	f7ff f935 	bl	8004874 <_free_r>
 800560a:	2300      	movs	r3, #0
 800560c:	6363      	str	r3, [r4, #52]	; 0x34
 800560e:	89a3      	ldrh	r3, [r4, #12]
 8005610:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005614:	81a3      	strh	r3, [r4, #12]
 8005616:	2300      	movs	r3, #0
 8005618:	6063      	str	r3, [r4, #4]
 800561a:	6923      	ldr	r3, [r4, #16]
 800561c:	6023      	str	r3, [r4, #0]
 800561e:	89a3      	ldrh	r3, [r4, #12]
 8005620:	f043 0308 	orr.w	r3, r3, #8
 8005624:	81a3      	strh	r3, [r4, #12]
 8005626:	6923      	ldr	r3, [r4, #16]
 8005628:	b94b      	cbnz	r3, 800563e <__swsetup_r+0x9a>
 800562a:	89a3      	ldrh	r3, [r4, #12]
 800562c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005630:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005634:	d003      	beq.n	800563e <__swsetup_r+0x9a>
 8005636:	4621      	mov	r1, r4
 8005638:	4630      	mov	r0, r6
 800563a:	f001 f82d 	bl	8006698 <__smakebuf_r>
 800563e:	89a2      	ldrh	r2, [r4, #12]
 8005640:	f012 0301 	ands.w	r3, r2, #1
 8005644:	d00c      	beq.n	8005660 <__swsetup_r+0xbc>
 8005646:	2300      	movs	r3, #0
 8005648:	60a3      	str	r3, [r4, #8]
 800564a:	6963      	ldr	r3, [r4, #20]
 800564c:	425b      	negs	r3, r3
 800564e:	61a3      	str	r3, [r4, #24]
 8005650:	6923      	ldr	r3, [r4, #16]
 8005652:	b953      	cbnz	r3, 800566a <__swsetup_r+0xc6>
 8005654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005658:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800565c:	d1ba      	bne.n	80055d4 <__swsetup_r+0x30>
 800565e:	bd70      	pop	{r4, r5, r6, pc}
 8005660:	0792      	lsls	r2, r2, #30
 8005662:	bf58      	it	pl
 8005664:	6963      	ldrpl	r3, [r4, #20]
 8005666:	60a3      	str	r3, [r4, #8]
 8005668:	e7f2      	b.n	8005650 <__swsetup_r+0xac>
 800566a:	2000      	movs	r0, #0
 800566c:	e7f7      	b.n	800565e <__swsetup_r+0xba>
 800566e:	bf00      	nop
 8005670:	2000000c 	.word	0x2000000c
 8005674:	08007270 	.word	0x08007270
 8005678:	08007290 	.word	0x08007290
 800567c:	08007250 	.word	0x08007250

08005680 <quorem>:
 8005680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005684:	6903      	ldr	r3, [r0, #16]
 8005686:	690c      	ldr	r4, [r1, #16]
 8005688:	429c      	cmp	r4, r3
 800568a:	4680      	mov	r8, r0
 800568c:	f300 8082 	bgt.w	8005794 <quorem+0x114>
 8005690:	3c01      	subs	r4, #1
 8005692:	f101 0714 	add.w	r7, r1, #20
 8005696:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800569a:	f100 0614 	add.w	r6, r0, #20
 800569e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80056a2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80056a6:	eb06 030e 	add.w	r3, r6, lr
 80056aa:	3501      	adds	r5, #1
 80056ac:	eb07 090e 	add.w	r9, r7, lr
 80056b0:	9301      	str	r3, [sp, #4]
 80056b2:	fbb0 f5f5 	udiv	r5, r0, r5
 80056b6:	b395      	cbz	r5, 800571e <quorem+0x9e>
 80056b8:	f04f 0a00 	mov.w	sl, #0
 80056bc:	4638      	mov	r0, r7
 80056be:	46b4      	mov	ip, r6
 80056c0:	46d3      	mov	fp, sl
 80056c2:	f850 2b04 	ldr.w	r2, [r0], #4
 80056c6:	b293      	uxth	r3, r2
 80056c8:	fb05 a303 	mla	r3, r5, r3, sl
 80056cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	ebab 0303 	sub.w	r3, fp, r3
 80056d6:	0c12      	lsrs	r2, r2, #16
 80056d8:	f8bc b000 	ldrh.w	fp, [ip]
 80056dc:	fb05 a202 	mla	r2, r5, r2, sl
 80056e0:	fa13 f38b 	uxtah	r3, r3, fp
 80056e4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80056e8:	fa1f fb82 	uxth.w	fp, r2
 80056ec:	f8dc 2000 	ldr.w	r2, [ip]
 80056f0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80056f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056fe:	4581      	cmp	r9, r0
 8005700:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005704:	f84c 3b04 	str.w	r3, [ip], #4
 8005708:	d2db      	bcs.n	80056c2 <quorem+0x42>
 800570a:	f856 300e 	ldr.w	r3, [r6, lr]
 800570e:	b933      	cbnz	r3, 800571e <quorem+0x9e>
 8005710:	9b01      	ldr	r3, [sp, #4]
 8005712:	3b04      	subs	r3, #4
 8005714:	429e      	cmp	r6, r3
 8005716:	461a      	mov	r2, r3
 8005718:	d330      	bcc.n	800577c <quorem+0xfc>
 800571a:	f8c8 4010 	str.w	r4, [r8, #16]
 800571e:	4640      	mov	r0, r8
 8005720:	f001 fa23 	bl	8006b6a <__mcmp>
 8005724:	2800      	cmp	r0, #0
 8005726:	db25      	blt.n	8005774 <quorem+0xf4>
 8005728:	3501      	adds	r5, #1
 800572a:	4630      	mov	r0, r6
 800572c:	f04f 0e00 	mov.w	lr, #0
 8005730:	f857 2b04 	ldr.w	r2, [r7], #4
 8005734:	f8d0 c000 	ldr.w	ip, [r0]
 8005738:	b293      	uxth	r3, r2
 800573a:	ebae 0303 	sub.w	r3, lr, r3
 800573e:	0c12      	lsrs	r2, r2, #16
 8005740:	fa13 f38c 	uxtah	r3, r3, ip
 8005744:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005748:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800574c:	b29b      	uxth	r3, r3
 800574e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005752:	45b9      	cmp	r9, r7
 8005754:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005758:	f840 3b04 	str.w	r3, [r0], #4
 800575c:	d2e8      	bcs.n	8005730 <quorem+0xb0>
 800575e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005762:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005766:	b92a      	cbnz	r2, 8005774 <quorem+0xf4>
 8005768:	3b04      	subs	r3, #4
 800576a:	429e      	cmp	r6, r3
 800576c:	461a      	mov	r2, r3
 800576e:	d30b      	bcc.n	8005788 <quorem+0x108>
 8005770:	f8c8 4010 	str.w	r4, [r8, #16]
 8005774:	4628      	mov	r0, r5
 8005776:	b003      	add	sp, #12
 8005778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800577c:	6812      	ldr	r2, [r2, #0]
 800577e:	3b04      	subs	r3, #4
 8005780:	2a00      	cmp	r2, #0
 8005782:	d1ca      	bne.n	800571a <quorem+0x9a>
 8005784:	3c01      	subs	r4, #1
 8005786:	e7c5      	b.n	8005714 <quorem+0x94>
 8005788:	6812      	ldr	r2, [r2, #0]
 800578a:	3b04      	subs	r3, #4
 800578c:	2a00      	cmp	r2, #0
 800578e:	d1ef      	bne.n	8005770 <quorem+0xf0>
 8005790:	3c01      	subs	r4, #1
 8005792:	e7ea      	b.n	800576a <quorem+0xea>
 8005794:	2000      	movs	r0, #0
 8005796:	e7ee      	b.n	8005776 <quorem+0xf6>

08005798 <_dtoa_r>:
 8005798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800579c:	ec57 6b10 	vmov	r6, r7, d0
 80057a0:	b097      	sub	sp, #92	; 0x5c
 80057a2:	e9cd 6700 	strd	r6, r7, [sp]
 80057a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80057a8:	9107      	str	r1, [sp, #28]
 80057aa:	4604      	mov	r4, r0
 80057ac:	920a      	str	r2, [sp, #40]	; 0x28
 80057ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80057b0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80057b2:	b93e      	cbnz	r6, 80057c4 <_dtoa_r+0x2c>
 80057b4:	2010      	movs	r0, #16
 80057b6:	f7ff f84d 	bl	8004854 <malloc>
 80057ba:	6260      	str	r0, [r4, #36]	; 0x24
 80057bc:	6046      	str	r6, [r0, #4]
 80057be:	6086      	str	r6, [r0, #8]
 80057c0:	6006      	str	r6, [r0, #0]
 80057c2:	60c6      	str	r6, [r0, #12]
 80057c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057c6:	6819      	ldr	r1, [r3, #0]
 80057c8:	b151      	cbz	r1, 80057e0 <_dtoa_r+0x48>
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	604a      	str	r2, [r1, #4]
 80057ce:	2301      	movs	r3, #1
 80057d0:	4093      	lsls	r3, r2
 80057d2:	608b      	str	r3, [r1, #8]
 80057d4:	4620      	mov	r0, r4
 80057d6:	f000 fff2 	bl	80067be <_Bfree>
 80057da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057dc:	2200      	movs	r2, #0
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	9b01      	ldr	r3, [sp, #4]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	bfbf      	itttt	lt
 80057e6:	2301      	movlt	r3, #1
 80057e8:	602b      	strlt	r3, [r5, #0]
 80057ea:	9b01      	ldrlt	r3, [sp, #4]
 80057ec:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80057f0:	bfb2      	itee	lt
 80057f2:	9301      	strlt	r3, [sp, #4]
 80057f4:	2300      	movge	r3, #0
 80057f6:	602b      	strge	r3, [r5, #0]
 80057f8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80057fc:	4ba8      	ldr	r3, [pc, #672]	; (8005aa0 <_dtoa_r+0x308>)
 80057fe:	ea33 0308 	bics.w	r3, r3, r8
 8005802:	d11b      	bne.n	800583c <_dtoa_r+0xa4>
 8005804:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005806:	f242 730f 	movw	r3, #9999	; 0x270f
 800580a:	6013      	str	r3, [r2, #0]
 800580c:	9b00      	ldr	r3, [sp, #0]
 800580e:	b923      	cbnz	r3, 800581a <_dtoa_r+0x82>
 8005810:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005814:	2800      	cmp	r0, #0
 8005816:	f000 8578 	beq.w	800630a <_dtoa_r+0xb72>
 800581a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800581c:	b953      	cbnz	r3, 8005834 <_dtoa_r+0x9c>
 800581e:	4ba1      	ldr	r3, [pc, #644]	; (8005aa4 <_dtoa_r+0x30c>)
 8005820:	e021      	b.n	8005866 <_dtoa_r+0xce>
 8005822:	4ba1      	ldr	r3, [pc, #644]	; (8005aa8 <_dtoa_r+0x310>)
 8005824:	9302      	str	r3, [sp, #8]
 8005826:	3308      	adds	r3, #8
 8005828:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800582a:	6013      	str	r3, [r2, #0]
 800582c:	9802      	ldr	r0, [sp, #8]
 800582e:	b017      	add	sp, #92	; 0x5c
 8005830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005834:	4b9b      	ldr	r3, [pc, #620]	; (8005aa4 <_dtoa_r+0x30c>)
 8005836:	9302      	str	r3, [sp, #8]
 8005838:	3303      	adds	r3, #3
 800583a:	e7f5      	b.n	8005828 <_dtoa_r+0x90>
 800583c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005840:	2200      	movs	r2, #0
 8005842:	2300      	movs	r3, #0
 8005844:	4630      	mov	r0, r6
 8005846:	4639      	mov	r1, r7
 8005848:	f7fb f93a 	bl	8000ac0 <__aeabi_dcmpeq>
 800584c:	4681      	mov	r9, r0
 800584e:	b160      	cbz	r0, 800586a <_dtoa_r+0xd2>
 8005850:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005852:	2301      	movs	r3, #1
 8005854:	6013      	str	r3, [r2, #0]
 8005856:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005858:	2b00      	cmp	r3, #0
 800585a:	f000 8553 	beq.w	8006304 <_dtoa_r+0xb6c>
 800585e:	4b93      	ldr	r3, [pc, #588]	; (8005aac <_dtoa_r+0x314>)
 8005860:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005862:	6013      	str	r3, [r2, #0]
 8005864:	3b01      	subs	r3, #1
 8005866:	9302      	str	r3, [sp, #8]
 8005868:	e7e0      	b.n	800582c <_dtoa_r+0x94>
 800586a:	aa14      	add	r2, sp, #80	; 0x50
 800586c:	a915      	add	r1, sp, #84	; 0x54
 800586e:	ec47 6b10 	vmov	d0, r6, r7
 8005872:	4620      	mov	r0, r4
 8005874:	f001 f9f1 	bl	8006c5a <__d2b>
 8005878:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800587c:	4682      	mov	sl, r0
 800587e:	2d00      	cmp	r5, #0
 8005880:	d07e      	beq.n	8005980 <_dtoa_r+0x1e8>
 8005882:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005886:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800588a:	4630      	mov	r0, r6
 800588c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005890:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005894:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8005898:	2200      	movs	r2, #0
 800589a:	4b85      	ldr	r3, [pc, #532]	; (8005ab0 <_dtoa_r+0x318>)
 800589c:	f7fa fcf4 	bl	8000288 <__aeabi_dsub>
 80058a0:	a379      	add	r3, pc, #484	; (adr r3, 8005a88 <_dtoa_r+0x2f0>)
 80058a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a6:	f7fa fea3 	bl	80005f0 <__aeabi_dmul>
 80058aa:	a379      	add	r3, pc, #484	; (adr r3, 8005a90 <_dtoa_r+0x2f8>)
 80058ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b0:	f7fa fcec 	bl	800028c <__adddf3>
 80058b4:	4606      	mov	r6, r0
 80058b6:	4628      	mov	r0, r5
 80058b8:	460f      	mov	r7, r1
 80058ba:	f7fa fe33 	bl	8000524 <__aeabi_i2d>
 80058be:	a376      	add	r3, pc, #472	; (adr r3, 8005a98 <_dtoa_r+0x300>)
 80058c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c4:	f7fa fe94 	bl	80005f0 <__aeabi_dmul>
 80058c8:	4602      	mov	r2, r0
 80058ca:	460b      	mov	r3, r1
 80058cc:	4630      	mov	r0, r6
 80058ce:	4639      	mov	r1, r7
 80058d0:	f7fa fcdc 	bl	800028c <__adddf3>
 80058d4:	4606      	mov	r6, r0
 80058d6:	460f      	mov	r7, r1
 80058d8:	f7fb f93a 	bl	8000b50 <__aeabi_d2iz>
 80058dc:	2200      	movs	r2, #0
 80058de:	4683      	mov	fp, r0
 80058e0:	2300      	movs	r3, #0
 80058e2:	4630      	mov	r0, r6
 80058e4:	4639      	mov	r1, r7
 80058e6:	f7fb f8f5 	bl	8000ad4 <__aeabi_dcmplt>
 80058ea:	b158      	cbz	r0, 8005904 <_dtoa_r+0x16c>
 80058ec:	4658      	mov	r0, fp
 80058ee:	f7fa fe19 	bl	8000524 <__aeabi_i2d>
 80058f2:	4602      	mov	r2, r0
 80058f4:	460b      	mov	r3, r1
 80058f6:	4630      	mov	r0, r6
 80058f8:	4639      	mov	r1, r7
 80058fa:	f7fb f8e1 	bl	8000ac0 <__aeabi_dcmpeq>
 80058fe:	b908      	cbnz	r0, 8005904 <_dtoa_r+0x16c>
 8005900:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005904:	f1bb 0f16 	cmp.w	fp, #22
 8005908:	d859      	bhi.n	80059be <_dtoa_r+0x226>
 800590a:	496a      	ldr	r1, [pc, #424]	; (8005ab4 <_dtoa_r+0x31c>)
 800590c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005910:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005914:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005918:	f7fb f8fa 	bl	8000b10 <__aeabi_dcmpgt>
 800591c:	2800      	cmp	r0, #0
 800591e:	d050      	beq.n	80059c2 <_dtoa_r+0x22a>
 8005920:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005924:	2300      	movs	r3, #0
 8005926:	930e      	str	r3, [sp, #56]	; 0x38
 8005928:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800592a:	1b5d      	subs	r5, r3, r5
 800592c:	1e6b      	subs	r3, r5, #1
 800592e:	9306      	str	r3, [sp, #24]
 8005930:	bf45      	ittet	mi
 8005932:	f1c5 0301 	rsbmi	r3, r5, #1
 8005936:	9305      	strmi	r3, [sp, #20]
 8005938:	2300      	movpl	r3, #0
 800593a:	2300      	movmi	r3, #0
 800593c:	bf4c      	ite	mi
 800593e:	9306      	strmi	r3, [sp, #24]
 8005940:	9305      	strpl	r3, [sp, #20]
 8005942:	f1bb 0f00 	cmp.w	fp, #0
 8005946:	db3e      	blt.n	80059c6 <_dtoa_r+0x22e>
 8005948:	9b06      	ldr	r3, [sp, #24]
 800594a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800594e:	445b      	add	r3, fp
 8005950:	9306      	str	r3, [sp, #24]
 8005952:	2300      	movs	r3, #0
 8005954:	9308      	str	r3, [sp, #32]
 8005956:	9b07      	ldr	r3, [sp, #28]
 8005958:	2b09      	cmp	r3, #9
 800595a:	f200 80af 	bhi.w	8005abc <_dtoa_r+0x324>
 800595e:	2b05      	cmp	r3, #5
 8005960:	bfc4      	itt	gt
 8005962:	3b04      	subgt	r3, #4
 8005964:	9307      	strgt	r3, [sp, #28]
 8005966:	9b07      	ldr	r3, [sp, #28]
 8005968:	f1a3 0302 	sub.w	r3, r3, #2
 800596c:	bfcc      	ite	gt
 800596e:	2600      	movgt	r6, #0
 8005970:	2601      	movle	r6, #1
 8005972:	2b03      	cmp	r3, #3
 8005974:	f200 80ae 	bhi.w	8005ad4 <_dtoa_r+0x33c>
 8005978:	e8df f003 	tbb	[pc, r3]
 800597c:	772f8482 	.word	0x772f8482
 8005980:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005982:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005984:	441d      	add	r5, r3
 8005986:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800598a:	2b20      	cmp	r3, #32
 800598c:	dd11      	ble.n	80059b2 <_dtoa_r+0x21a>
 800598e:	9a00      	ldr	r2, [sp, #0]
 8005990:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005994:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005998:	fa22 f000 	lsr.w	r0, r2, r0
 800599c:	fa08 f303 	lsl.w	r3, r8, r3
 80059a0:	4318      	orrs	r0, r3
 80059a2:	f7fa fdaf 	bl	8000504 <__aeabi_ui2d>
 80059a6:	2301      	movs	r3, #1
 80059a8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80059ac:	3d01      	subs	r5, #1
 80059ae:	9312      	str	r3, [sp, #72]	; 0x48
 80059b0:	e772      	b.n	8005898 <_dtoa_r+0x100>
 80059b2:	f1c3 0020 	rsb	r0, r3, #32
 80059b6:	9b00      	ldr	r3, [sp, #0]
 80059b8:	fa03 f000 	lsl.w	r0, r3, r0
 80059bc:	e7f1      	b.n	80059a2 <_dtoa_r+0x20a>
 80059be:	2301      	movs	r3, #1
 80059c0:	e7b1      	b.n	8005926 <_dtoa_r+0x18e>
 80059c2:	900e      	str	r0, [sp, #56]	; 0x38
 80059c4:	e7b0      	b.n	8005928 <_dtoa_r+0x190>
 80059c6:	9b05      	ldr	r3, [sp, #20]
 80059c8:	eba3 030b 	sub.w	r3, r3, fp
 80059cc:	9305      	str	r3, [sp, #20]
 80059ce:	f1cb 0300 	rsb	r3, fp, #0
 80059d2:	9308      	str	r3, [sp, #32]
 80059d4:	2300      	movs	r3, #0
 80059d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80059d8:	e7bd      	b.n	8005956 <_dtoa_r+0x1be>
 80059da:	2301      	movs	r3, #1
 80059dc:	9309      	str	r3, [sp, #36]	; 0x24
 80059de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	dd7a      	ble.n	8005ada <_dtoa_r+0x342>
 80059e4:	9304      	str	r3, [sp, #16]
 80059e6:	9303      	str	r3, [sp, #12]
 80059e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80059ea:	2200      	movs	r2, #0
 80059ec:	606a      	str	r2, [r5, #4]
 80059ee:	2104      	movs	r1, #4
 80059f0:	f101 0214 	add.w	r2, r1, #20
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d975      	bls.n	8005ae4 <_dtoa_r+0x34c>
 80059f8:	6869      	ldr	r1, [r5, #4]
 80059fa:	4620      	mov	r0, r4
 80059fc:	f000 feab 	bl	8006756 <_Balloc>
 8005a00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a02:	6028      	str	r0, [r5, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	9302      	str	r3, [sp, #8]
 8005a08:	9b03      	ldr	r3, [sp, #12]
 8005a0a:	2b0e      	cmp	r3, #14
 8005a0c:	f200 80e5 	bhi.w	8005bda <_dtoa_r+0x442>
 8005a10:	2e00      	cmp	r6, #0
 8005a12:	f000 80e2 	beq.w	8005bda <_dtoa_r+0x442>
 8005a16:	ed9d 7b00 	vldr	d7, [sp]
 8005a1a:	f1bb 0f00 	cmp.w	fp, #0
 8005a1e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8005a22:	dd74      	ble.n	8005b0e <_dtoa_r+0x376>
 8005a24:	4a23      	ldr	r2, [pc, #140]	; (8005ab4 <_dtoa_r+0x31c>)
 8005a26:	f00b 030f 	and.w	r3, fp, #15
 8005a2a:	ea4f 162b 	mov.w	r6, fp, asr #4
 8005a2e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005a32:	06f0      	lsls	r0, r6, #27
 8005a34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a38:	d559      	bpl.n	8005aee <_dtoa_r+0x356>
 8005a3a:	4b1f      	ldr	r3, [pc, #124]	; (8005ab8 <_dtoa_r+0x320>)
 8005a3c:	ec51 0b17 	vmov	r0, r1, d7
 8005a40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a44:	f7fa fefe 	bl	8000844 <__aeabi_ddiv>
 8005a48:	e9cd 0100 	strd	r0, r1, [sp]
 8005a4c:	f006 060f 	and.w	r6, r6, #15
 8005a50:	2503      	movs	r5, #3
 8005a52:	4f19      	ldr	r7, [pc, #100]	; (8005ab8 <_dtoa_r+0x320>)
 8005a54:	2e00      	cmp	r6, #0
 8005a56:	d14c      	bne.n	8005af2 <_dtoa_r+0x35a>
 8005a58:	4642      	mov	r2, r8
 8005a5a:	464b      	mov	r3, r9
 8005a5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a60:	f7fa fef0 	bl	8000844 <__aeabi_ddiv>
 8005a64:	e9cd 0100 	strd	r0, r1, [sp]
 8005a68:	e06a      	b.n	8005b40 <_dtoa_r+0x3a8>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a70:	445b      	add	r3, fp
 8005a72:	9304      	str	r3, [sp, #16]
 8005a74:	3301      	adds	r3, #1
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	9303      	str	r3, [sp, #12]
 8005a7a:	bfb8      	it	lt
 8005a7c:	2301      	movlt	r3, #1
 8005a7e:	e7b3      	b.n	80059e8 <_dtoa_r+0x250>
 8005a80:	2300      	movs	r3, #0
 8005a82:	e7ab      	b.n	80059dc <_dtoa_r+0x244>
 8005a84:	2300      	movs	r3, #0
 8005a86:	e7f1      	b.n	8005a6c <_dtoa_r+0x2d4>
 8005a88:	636f4361 	.word	0x636f4361
 8005a8c:	3fd287a7 	.word	0x3fd287a7
 8005a90:	8b60c8b3 	.word	0x8b60c8b3
 8005a94:	3fc68a28 	.word	0x3fc68a28
 8005a98:	509f79fb 	.word	0x509f79fb
 8005a9c:	3fd34413 	.word	0x3fd34413
 8005aa0:	7ff00000 	.word	0x7ff00000
 8005aa4:	08007249 	.word	0x08007249
 8005aa8:	08007240 	.word	0x08007240
 8005aac:	0800721d 	.word	0x0800721d
 8005ab0:	3ff80000 	.word	0x3ff80000
 8005ab4:	080072e8 	.word	0x080072e8
 8005ab8:	080072c0 	.word	0x080072c0
 8005abc:	2601      	movs	r6, #1
 8005abe:	2300      	movs	r3, #0
 8005ac0:	9307      	str	r3, [sp, #28]
 8005ac2:	9609      	str	r6, [sp, #36]	; 0x24
 8005ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac8:	9304      	str	r3, [sp, #16]
 8005aca:	9303      	str	r3, [sp, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	2312      	movs	r3, #18
 8005ad0:	920a      	str	r2, [sp, #40]	; 0x28
 8005ad2:	e789      	b.n	80059e8 <_dtoa_r+0x250>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ad8:	e7f4      	b.n	8005ac4 <_dtoa_r+0x32c>
 8005ada:	2301      	movs	r3, #1
 8005adc:	9304      	str	r3, [sp, #16]
 8005ade:	9303      	str	r3, [sp, #12]
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	e7f5      	b.n	8005ad0 <_dtoa_r+0x338>
 8005ae4:	686a      	ldr	r2, [r5, #4]
 8005ae6:	3201      	adds	r2, #1
 8005ae8:	606a      	str	r2, [r5, #4]
 8005aea:	0049      	lsls	r1, r1, #1
 8005aec:	e780      	b.n	80059f0 <_dtoa_r+0x258>
 8005aee:	2502      	movs	r5, #2
 8005af0:	e7af      	b.n	8005a52 <_dtoa_r+0x2ba>
 8005af2:	07f1      	lsls	r1, r6, #31
 8005af4:	d508      	bpl.n	8005b08 <_dtoa_r+0x370>
 8005af6:	4640      	mov	r0, r8
 8005af8:	4649      	mov	r1, r9
 8005afa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005afe:	f7fa fd77 	bl	80005f0 <__aeabi_dmul>
 8005b02:	3501      	adds	r5, #1
 8005b04:	4680      	mov	r8, r0
 8005b06:	4689      	mov	r9, r1
 8005b08:	1076      	asrs	r6, r6, #1
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	e7a2      	b.n	8005a54 <_dtoa_r+0x2bc>
 8005b0e:	f000 809d 	beq.w	8005c4c <_dtoa_r+0x4b4>
 8005b12:	f1cb 0600 	rsb	r6, fp, #0
 8005b16:	4b9f      	ldr	r3, [pc, #636]	; (8005d94 <_dtoa_r+0x5fc>)
 8005b18:	4f9f      	ldr	r7, [pc, #636]	; (8005d98 <_dtoa_r+0x600>)
 8005b1a:	f006 020f 	and.w	r2, r6, #15
 8005b1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005b2a:	f7fa fd61 	bl	80005f0 <__aeabi_dmul>
 8005b2e:	e9cd 0100 	strd	r0, r1, [sp]
 8005b32:	1136      	asrs	r6, r6, #4
 8005b34:	2300      	movs	r3, #0
 8005b36:	2502      	movs	r5, #2
 8005b38:	2e00      	cmp	r6, #0
 8005b3a:	d17c      	bne.n	8005c36 <_dtoa_r+0x49e>
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d191      	bne.n	8005a64 <_dtoa_r+0x2cc>
 8005b40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	f000 8084 	beq.w	8005c50 <_dtoa_r+0x4b8>
 8005b48:	e9dd 8900 	ldrd	r8, r9, [sp]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	4b93      	ldr	r3, [pc, #588]	; (8005d9c <_dtoa_r+0x604>)
 8005b50:	4640      	mov	r0, r8
 8005b52:	4649      	mov	r1, r9
 8005b54:	f7fa ffbe 	bl	8000ad4 <__aeabi_dcmplt>
 8005b58:	2800      	cmp	r0, #0
 8005b5a:	d079      	beq.n	8005c50 <_dtoa_r+0x4b8>
 8005b5c:	9b03      	ldr	r3, [sp, #12]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d076      	beq.n	8005c50 <_dtoa_r+0x4b8>
 8005b62:	9b04      	ldr	r3, [sp, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	dd34      	ble.n	8005bd2 <_dtoa_r+0x43a>
 8005b68:	2200      	movs	r2, #0
 8005b6a:	4b8d      	ldr	r3, [pc, #564]	; (8005da0 <_dtoa_r+0x608>)
 8005b6c:	4640      	mov	r0, r8
 8005b6e:	4649      	mov	r1, r9
 8005b70:	f7fa fd3e 	bl	80005f0 <__aeabi_dmul>
 8005b74:	e9cd 0100 	strd	r0, r1, [sp]
 8005b78:	9e04      	ldr	r6, [sp, #16]
 8005b7a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005b7e:	3501      	adds	r5, #1
 8005b80:	4628      	mov	r0, r5
 8005b82:	f7fa fccf 	bl	8000524 <__aeabi_i2d>
 8005b86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b8a:	f7fa fd31 	bl	80005f0 <__aeabi_dmul>
 8005b8e:	2200      	movs	r2, #0
 8005b90:	4b84      	ldr	r3, [pc, #528]	; (8005da4 <_dtoa_r+0x60c>)
 8005b92:	f7fa fb7b 	bl	800028c <__adddf3>
 8005b96:	4680      	mov	r8, r0
 8005b98:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005b9c:	2e00      	cmp	r6, #0
 8005b9e:	d15a      	bne.n	8005c56 <_dtoa_r+0x4be>
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	4b81      	ldr	r3, [pc, #516]	; (8005da8 <_dtoa_r+0x610>)
 8005ba4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ba8:	f7fa fb6e 	bl	8000288 <__aeabi_dsub>
 8005bac:	4642      	mov	r2, r8
 8005bae:	464b      	mov	r3, r9
 8005bb0:	e9cd 0100 	strd	r0, r1, [sp]
 8005bb4:	f7fa ffac 	bl	8000b10 <__aeabi_dcmpgt>
 8005bb8:	2800      	cmp	r0, #0
 8005bba:	f040 829b 	bne.w	80060f4 <_dtoa_r+0x95c>
 8005bbe:	4642      	mov	r2, r8
 8005bc0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005bc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bc8:	f7fa ff84 	bl	8000ad4 <__aeabi_dcmplt>
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	f040 828f 	bne.w	80060f0 <_dtoa_r+0x958>
 8005bd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005bd6:	e9cd 2300 	strd	r2, r3, [sp]
 8005bda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f2c0 8150 	blt.w	8005e82 <_dtoa_r+0x6ea>
 8005be2:	f1bb 0f0e 	cmp.w	fp, #14
 8005be6:	f300 814c 	bgt.w	8005e82 <_dtoa_r+0x6ea>
 8005bea:	4b6a      	ldr	r3, [pc, #424]	; (8005d94 <_dtoa_r+0x5fc>)
 8005bec:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005bf0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f280 80da 	bge.w	8005db0 <_dtoa_r+0x618>
 8005bfc:	9b03      	ldr	r3, [sp, #12]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	f300 80d6 	bgt.w	8005db0 <_dtoa_r+0x618>
 8005c04:	f040 8273 	bne.w	80060ee <_dtoa_r+0x956>
 8005c08:	2200      	movs	r2, #0
 8005c0a:	4b67      	ldr	r3, [pc, #412]	; (8005da8 <_dtoa_r+0x610>)
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	4649      	mov	r1, r9
 8005c10:	f7fa fcee 	bl	80005f0 <__aeabi_dmul>
 8005c14:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c18:	f7fa ff70 	bl	8000afc <__aeabi_dcmpge>
 8005c1c:	9e03      	ldr	r6, [sp, #12]
 8005c1e:	4637      	mov	r7, r6
 8005c20:	2800      	cmp	r0, #0
 8005c22:	f040 824a 	bne.w	80060ba <_dtoa_r+0x922>
 8005c26:	9b02      	ldr	r3, [sp, #8]
 8005c28:	9a02      	ldr	r2, [sp, #8]
 8005c2a:	1c5d      	adds	r5, r3, #1
 8005c2c:	2331      	movs	r3, #49	; 0x31
 8005c2e:	7013      	strb	r3, [r2, #0]
 8005c30:	f10b 0b01 	add.w	fp, fp, #1
 8005c34:	e245      	b.n	80060c2 <_dtoa_r+0x92a>
 8005c36:	07f2      	lsls	r2, r6, #31
 8005c38:	d505      	bpl.n	8005c46 <_dtoa_r+0x4ae>
 8005c3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c3e:	f7fa fcd7 	bl	80005f0 <__aeabi_dmul>
 8005c42:	3501      	adds	r5, #1
 8005c44:	2301      	movs	r3, #1
 8005c46:	1076      	asrs	r6, r6, #1
 8005c48:	3708      	adds	r7, #8
 8005c4a:	e775      	b.n	8005b38 <_dtoa_r+0x3a0>
 8005c4c:	2502      	movs	r5, #2
 8005c4e:	e777      	b.n	8005b40 <_dtoa_r+0x3a8>
 8005c50:	465f      	mov	r7, fp
 8005c52:	9e03      	ldr	r6, [sp, #12]
 8005c54:	e794      	b.n	8005b80 <_dtoa_r+0x3e8>
 8005c56:	9a02      	ldr	r2, [sp, #8]
 8005c58:	4b4e      	ldr	r3, [pc, #312]	; (8005d94 <_dtoa_r+0x5fc>)
 8005c5a:	4432      	add	r2, r6
 8005c5c:	9213      	str	r2, [sp, #76]	; 0x4c
 8005c5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c60:	1e71      	subs	r1, r6, #1
 8005c62:	2a00      	cmp	r2, #0
 8005c64:	d048      	beq.n	8005cf8 <_dtoa_r+0x560>
 8005c66:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6e:	2000      	movs	r0, #0
 8005c70:	494e      	ldr	r1, [pc, #312]	; (8005dac <_dtoa_r+0x614>)
 8005c72:	f7fa fde7 	bl	8000844 <__aeabi_ddiv>
 8005c76:	4642      	mov	r2, r8
 8005c78:	464b      	mov	r3, r9
 8005c7a:	f7fa fb05 	bl	8000288 <__aeabi_dsub>
 8005c7e:	9d02      	ldr	r5, [sp, #8]
 8005c80:	4680      	mov	r8, r0
 8005c82:	4689      	mov	r9, r1
 8005c84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c88:	f7fa ff62 	bl	8000b50 <__aeabi_d2iz>
 8005c8c:	4606      	mov	r6, r0
 8005c8e:	f7fa fc49 	bl	8000524 <__aeabi_i2d>
 8005c92:	4602      	mov	r2, r0
 8005c94:	460b      	mov	r3, r1
 8005c96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c9a:	f7fa faf5 	bl	8000288 <__aeabi_dsub>
 8005c9e:	3630      	adds	r6, #48	; 0x30
 8005ca0:	f805 6b01 	strb.w	r6, [r5], #1
 8005ca4:	4642      	mov	r2, r8
 8005ca6:	464b      	mov	r3, r9
 8005ca8:	e9cd 0100 	strd	r0, r1, [sp]
 8005cac:	f7fa ff12 	bl	8000ad4 <__aeabi_dcmplt>
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	d165      	bne.n	8005d80 <_dtoa_r+0x5e8>
 8005cb4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cb8:	2000      	movs	r0, #0
 8005cba:	4938      	ldr	r1, [pc, #224]	; (8005d9c <_dtoa_r+0x604>)
 8005cbc:	f7fa fae4 	bl	8000288 <__aeabi_dsub>
 8005cc0:	4642      	mov	r2, r8
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	f7fa ff06 	bl	8000ad4 <__aeabi_dcmplt>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	f040 80ba 	bne.w	8005e42 <_dtoa_r+0x6aa>
 8005cce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005cd0:	429d      	cmp	r5, r3
 8005cd2:	f43f af7e 	beq.w	8005bd2 <_dtoa_r+0x43a>
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	4b31      	ldr	r3, [pc, #196]	; (8005da0 <_dtoa_r+0x608>)
 8005cda:	4640      	mov	r0, r8
 8005cdc:	4649      	mov	r1, r9
 8005cde:	f7fa fc87 	bl	80005f0 <__aeabi_dmul>
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	4680      	mov	r8, r0
 8005ce6:	4689      	mov	r9, r1
 8005ce8:	4b2d      	ldr	r3, [pc, #180]	; (8005da0 <_dtoa_r+0x608>)
 8005cea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cee:	f7fa fc7f 	bl	80005f0 <__aeabi_dmul>
 8005cf2:	e9cd 0100 	strd	r0, r1, [sp]
 8005cf6:	e7c5      	b.n	8005c84 <_dtoa_r+0x4ec>
 8005cf8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8005cfc:	4642      	mov	r2, r8
 8005cfe:	464b      	mov	r3, r9
 8005d00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d04:	f7fa fc74 	bl	80005f0 <__aeabi_dmul>
 8005d08:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005d0c:	9d02      	ldr	r5, [sp, #8]
 8005d0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d12:	f7fa ff1d 	bl	8000b50 <__aeabi_d2iz>
 8005d16:	4606      	mov	r6, r0
 8005d18:	f7fa fc04 	bl	8000524 <__aeabi_i2d>
 8005d1c:	3630      	adds	r6, #48	; 0x30
 8005d1e:	4602      	mov	r2, r0
 8005d20:	460b      	mov	r3, r1
 8005d22:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d26:	f7fa faaf 	bl	8000288 <__aeabi_dsub>
 8005d2a:	f805 6b01 	strb.w	r6, [r5], #1
 8005d2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005d30:	42ab      	cmp	r3, r5
 8005d32:	4680      	mov	r8, r0
 8005d34:	4689      	mov	r9, r1
 8005d36:	f04f 0200 	mov.w	r2, #0
 8005d3a:	d125      	bne.n	8005d88 <_dtoa_r+0x5f0>
 8005d3c:	4b1b      	ldr	r3, [pc, #108]	; (8005dac <_dtoa_r+0x614>)
 8005d3e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005d42:	f7fa faa3 	bl	800028c <__adddf3>
 8005d46:	4602      	mov	r2, r0
 8005d48:	460b      	mov	r3, r1
 8005d4a:	4640      	mov	r0, r8
 8005d4c:	4649      	mov	r1, r9
 8005d4e:	f7fa fedf 	bl	8000b10 <__aeabi_dcmpgt>
 8005d52:	2800      	cmp	r0, #0
 8005d54:	d175      	bne.n	8005e42 <_dtoa_r+0x6aa>
 8005d56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005d5a:	2000      	movs	r0, #0
 8005d5c:	4913      	ldr	r1, [pc, #76]	; (8005dac <_dtoa_r+0x614>)
 8005d5e:	f7fa fa93 	bl	8000288 <__aeabi_dsub>
 8005d62:	4602      	mov	r2, r0
 8005d64:	460b      	mov	r3, r1
 8005d66:	4640      	mov	r0, r8
 8005d68:	4649      	mov	r1, r9
 8005d6a:	f7fa feb3 	bl	8000ad4 <__aeabi_dcmplt>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	f43f af2f 	beq.w	8005bd2 <_dtoa_r+0x43a>
 8005d74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d78:	2b30      	cmp	r3, #48	; 0x30
 8005d7a:	f105 32ff 	add.w	r2, r5, #4294967295
 8005d7e:	d001      	beq.n	8005d84 <_dtoa_r+0x5ec>
 8005d80:	46bb      	mov	fp, r7
 8005d82:	e04d      	b.n	8005e20 <_dtoa_r+0x688>
 8005d84:	4615      	mov	r5, r2
 8005d86:	e7f5      	b.n	8005d74 <_dtoa_r+0x5dc>
 8005d88:	4b05      	ldr	r3, [pc, #20]	; (8005da0 <_dtoa_r+0x608>)
 8005d8a:	f7fa fc31 	bl	80005f0 <__aeabi_dmul>
 8005d8e:	e9cd 0100 	strd	r0, r1, [sp]
 8005d92:	e7bc      	b.n	8005d0e <_dtoa_r+0x576>
 8005d94:	080072e8 	.word	0x080072e8
 8005d98:	080072c0 	.word	0x080072c0
 8005d9c:	3ff00000 	.word	0x3ff00000
 8005da0:	40240000 	.word	0x40240000
 8005da4:	401c0000 	.word	0x401c0000
 8005da8:	40140000 	.word	0x40140000
 8005dac:	3fe00000 	.word	0x3fe00000
 8005db0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005db4:	9d02      	ldr	r5, [sp, #8]
 8005db6:	4642      	mov	r2, r8
 8005db8:	464b      	mov	r3, r9
 8005dba:	4630      	mov	r0, r6
 8005dbc:	4639      	mov	r1, r7
 8005dbe:	f7fa fd41 	bl	8000844 <__aeabi_ddiv>
 8005dc2:	f7fa fec5 	bl	8000b50 <__aeabi_d2iz>
 8005dc6:	9000      	str	r0, [sp, #0]
 8005dc8:	f7fa fbac 	bl	8000524 <__aeabi_i2d>
 8005dcc:	4642      	mov	r2, r8
 8005dce:	464b      	mov	r3, r9
 8005dd0:	f7fa fc0e 	bl	80005f0 <__aeabi_dmul>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	4630      	mov	r0, r6
 8005dda:	4639      	mov	r1, r7
 8005ddc:	f7fa fa54 	bl	8000288 <__aeabi_dsub>
 8005de0:	9e00      	ldr	r6, [sp, #0]
 8005de2:	9f03      	ldr	r7, [sp, #12]
 8005de4:	3630      	adds	r6, #48	; 0x30
 8005de6:	f805 6b01 	strb.w	r6, [r5], #1
 8005dea:	9e02      	ldr	r6, [sp, #8]
 8005dec:	1bae      	subs	r6, r5, r6
 8005dee:	42b7      	cmp	r7, r6
 8005df0:	4602      	mov	r2, r0
 8005df2:	460b      	mov	r3, r1
 8005df4:	d138      	bne.n	8005e68 <_dtoa_r+0x6d0>
 8005df6:	f7fa fa49 	bl	800028c <__adddf3>
 8005dfa:	4606      	mov	r6, r0
 8005dfc:	460f      	mov	r7, r1
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	4640      	mov	r0, r8
 8005e04:	4649      	mov	r1, r9
 8005e06:	f7fa fe65 	bl	8000ad4 <__aeabi_dcmplt>
 8005e0a:	b9c8      	cbnz	r0, 8005e40 <_dtoa_r+0x6a8>
 8005e0c:	4632      	mov	r2, r6
 8005e0e:	463b      	mov	r3, r7
 8005e10:	4640      	mov	r0, r8
 8005e12:	4649      	mov	r1, r9
 8005e14:	f7fa fe54 	bl	8000ac0 <__aeabi_dcmpeq>
 8005e18:	b110      	cbz	r0, 8005e20 <_dtoa_r+0x688>
 8005e1a:	9b00      	ldr	r3, [sp, #0]
 8005e1c:	07db      	lsls	r3, r3, #31
 8005e1e:	d40f      	bmi.n	8005e40 <_dtoa_r+0x6a8>
 8005e20:	4651      	mov	r1, sl
 8005e22:	4620      	mov	r0, r4
 8005e24:	f000 fccb 	bl	80067be <_Bfree>
 8005e28:	2300      	movs	r3, #0
 8005e2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e2c:	702b      	strb	r3, [r5, #0]
 8005e2e:	f10b 0301 	add.w	r3, fp, #1
 8005e32:	6013      	str	r3, [r2, #0]
 8005e34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f43f acf8 	beq.w	800582c <_dtoa_r+0x94>
 8005e3c:	601d      	str	r5, [r3, #0]
 8005e3e:	e4f5      	b.n	800582c <_dtoa_r+0x94>
 8005e40:	465f      	mov	r7, fp
 8005e42:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005e46:	2a39      	cmp	r2, #57	; 0x39
 8005e48:	f105 33ff 	add.w	r3, r5, #4294967295
 8005e4c:	d106      	bne.n	8005e5c <_dtoa_r+0x6c4>
 8005e4e:	9a02      	ldr	r2, [sp, #8]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d107      	bne.n	8005e64 <_dtoa_r+0x6cc>
 8005e54:	2330      	movs	r3, #48	; 0x30
 8005e56:	7013      	strb	r3, [r2, #0]
 8005e58:	3701      	adds	r7, #1
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	781a      	ldrb	r2, [r3, #0]
 8005e5e:	3201      	adds	r2, #1
 8005e60:	701a      	strb	r2, [r3, #0]
 8005e62:	e78d      	b.n	8005d80 <_dtoa_r+0x5e8>
 8005e64:	461d      	mov	r5, r3
 8005e66:	e7ec      	b.n	8005e42 <_dtoa_r+0x6aa>
 8005e68:	2200      	movs	r2, #0
 8005e6a:	4ba4      	ldr	r3, [pc, #656]	; (80060fc <_dtoa_r+0x964>)
 8005e6c:	f7fa fbc0 	bl	80005f0 <__aeabi_dmul>
 8005e70:	2200      	movs	r2, #0
 8005e72:	2300      	movs	r3, #0
 8005e74:	4606      	mov	r6, r0
 8005e76:	460f      	mov	r7, r1
 8005e78:	f7fa fe22 	bl	8000ac0 <__aeabi_dcmpeq>
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	d09a      	beq.n	8005db6 <_dtoa_r+0x61e>
 8005e80:	e7ce      	b.n	8005e20 <_dtoa_r+0x688>
 8005e82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e84:	2a00      	cmp	r2, #0
 8005e86:	f000 80cd 	beq.w	8006024 <_dtoa_r+0x88c>
 8005e8a:	9a07      	ldr	r2, [sp, #28]
 8005e8c:	2a01      	cmp	r2, #1
 8005e8e:	f300 80af 	bgt.w	8005ff0 <_dtoa_r+0x858>
 8005e92:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e94:	2a00      	cmp	r2, #0
 8005e96:	f000 80a7 	beq.w	8005fe8 <_dtoa_r+0x850>
 8005e9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005e9e:	9e08      	ldr	r6, [sp, #32]
 8005ea0:	9d05      	ldr	r5, [sp, #20]
 8005ea2:	9a05      	ldr	r2, [sp, #20]
 8005ea4:	441a      	add	r2, r3
 8005ea6:	9205      	str	r2, [sp, #20]
 8005ea8:	9a06      	ldr	r2, [sp, #24]
 8005eaa:	2101      	movs	r1, #1
 8005eac:	441a      	add	r2, r3
 8005eae:	4620      	mov	r0, r4
 8005eb0:	9206      	str	r2, [sp, #24]
 8005eb2:	f000 fd24 	bl	80068fe <__i2b>
 8005eb6:	4607      	mov	r7, r0
 8005eb8:	2d00      	cmp	r5, #0
 8005eba:	dd0c      	ble.n	8005ed6 <_dtoa_r+0x73e>
 8005ebc:	9b06      	ldr	r3, [sp, #24]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	dd09      	ble.n	8005ed6 <_dtoa_r+0x73e>
 8005ec2:	42ab      	cmp	r3, r5
 8005ec4:	9a05      	ldr	r2, [sp, #20]
 8005ec6:	bfa8      	it	ge
 8005ec8:	462b      	movge	r3, r5
 8005eca:	1ad2      	subs	r2, r2, r3
 8005ecc:	9205      	str	r2, [sp, #20]
 8005ece:	9a06      	ldr	r2, [sp, #24]
 8005ed0:	1aed      	subs	r5, r5, r3
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	9306      	str	r3, [sp, #24]
 8005ed6:	9b08      	ldr	r3, [sp, #32]
 8005ed8:	b1f3      	cbz	r3, 8005f18 <_dtoa_r+0x780>
 8005eda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	f000 80a5 	beq.w	800602c <_dtoa_r+0x894>
 8005ee2:	2e00      	cmp	r6, #0
 8005ee4:	dd10      	ble.n	8005f08 <_dtoa_r+0x770>
 8005ee6:	4639      	mov	r1, r7
 8005ee8:	4632      	mov	r2, r6
 8005eea:	4620      	mov	r0, r4
 8005eec:	f000 fd9e 	bl	8006a2c <__pow5mult>
 8005ef0:	4652      	mov	r2, sl
 8005ef2:	4601      	mov	r1, r0
 8005ef4:	4607      	mov	r7, r0
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	f000 fd0a 	bl	8006910 <__multiply>
 8005efc:	4651      	mov	r1, sl
 8005efe:	4680      	mov	r8, r0
 8005f00:	4620      	mov	r0, r4
 8005f02:	f000 fc5c 	bl	80067be <_Bfree>
 8005f06:	46c2      	mov	sl, r8
 8005f08:	9b08      	ldr	r3, [sp, #32]
 8005f0a:	1b9a      	subs	r2, r3, r6
 8005f0c:	d004      	beq.n	8005f18 <_dtoa_r+0x780>
 8005f0e:	4651      	mov	r1, sl
 8005f10:	4620      	mov	r0, r4
 8005f12:	f000 fd8b 	bl	8006a2c <__pow5mult>
 8005f16:	4682      	mov	sl, r0
 8005f18:	2101      	movs	r1, #1
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	f000 fcef 	bl	80068fe <__i2b>
 8005f20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	4606      	mov	r6, r0
 8005f26:	f340 8083 	ble.w	8006030 <_dtoa_r+0x898>
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	4601      	mov	r1, r0
 8005f2e:	4620      	mov	r0, r4
 8005f30:	f000 fd7c 	bl	8006a2c <__pow5mult>
 8005f34:	9b07      	ldr	r3, [sp, #28]
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	4606      	mov	r6, r0
 8005f3a:	dd7c      	ble.n	8006036 <_dtoa_r+0x89e>
 8005f3c:	f04f 0800 	mov.w	r8, #0
 8005f40:	6933      	ldr	r3, [r6, #16]
 8005f42:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005f46:	6918      	ldr	r0, [r3, #16]
 8005f48:	f000 fc8b 	bl	8006862 <__hi0bits>
 8005f4c:	f1c0 0020 	rsb	r0, r0, #32
 8005f50:	9b06      	ldr	r3, [sp, #24]
 8005f52:	4418      	add	r0, r3
 8005f54:	f010 001f 	ands.w	r0, r0, #31
 8005f58:	f000 8096 	beq.w	8006088 <_dtoa_r+0x8f0>
 8005f5c:	f1c0 0320 	rsb	r3, r0, #32
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	f340 8087 	ble.w	8006074 <_dtoa_r+0x8dc>
 8005f66:	9b05      	ldr	r3, [sp, #20]
 8005f68:	f1c0 001c 	rsb	r0, r0, #28
 8005f6c:	4403      	add	r3, r0
 8005f6e:	9305      	str	r3, [sp, #20]
 8005f70:	9b06      	ldr	r3, [sp, #24]
 8005f72:	4405      	add	r5, r0
 8005f74:	4403      	add	r3, r0
 8005f76:	9306      	str	r3, [sp, #24]
 8005f78:	9b05      	ldr	r3, [sp, #20]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	dd05      	ble.n	8005f8a <_dtoa_r+0x7f2>
 8005f7e:	4651      	mov	r1, sl
 8005f80:	461a      	mov	r2, r3
 8005f82:	4620      	mov	r0, r4
 8005f84:	f000 fda0 	bl	8006ac8 <__lshift>
 8005f88:	4682      	mov	sl, r0
 8005f8a:	9b06      	ldr	r3, [sp, #24]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	dd05      	ble.n	8005f9c <_dtoa_r+0x804>
 8005f90:	4631      	mov	r1, r6
 8005f92:	461a      	mov	r2, r3
 8005f94:	4620      	mov	r0, r4
 8005f96:	f000 fd97 	bl	8006ac8 <__lshift>
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d074      	beq.n	800608c <_dtoa_r+0x8f4>
 8005fa2:	4631      	mov	r1, r6
 8005fa4:	4650      	mov	r0, sl
 8005fa6:	f000 fde0 	bl	8006b6a <__mcmp>
 8005faa:	2800      	cmp	r0, #0
 8005fac:	da6e      	bge.n	800608c <_dtoa_r+0x8f4>
 8005fae:	2300      	movs	r3, #0
 8005fb0:	4651      	mov	r1, sl
 8005fb2:	220a      	movs	r2, #10
 8005fb4:	4620      	mov	r0, r4
 8005fb6:	f000 fc19 	bl	80067ec <__multadd>
 8005fba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fbc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fc0:	4682      	mov	sl, r0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	f000 81a8 	beq.w	8006318 <_dtoa_r+0xb80>
 8005fc8:	2300      	movs	r3, #0
 8005fca:	4639      	mov	r1, r7
 8005fcc:	220a      	movs	r2, #10
 8005fce:	4620      	mov	r0, r4
 8005fd0:	f000 fc0c 	bl	80067ec <__multadd>
 8005fd4:	9b04      	ldr	r3, [sp, #16]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	4607      	mov	r7, r0
 8005fda:	f300 80c8 	bgt.w	800616e <_dtoa_r+0x9d6>
 8005fde:	9b07      	ldr	r3, [sp, #28]
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	f340 80c4 	ble.w	800616e <_dtoa_r+0x9d6>
 8005fe6:	e059      	b.n	800609c <_dtoa_r+0x904>
 8005fe8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005fea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005fee:	e756      	b.n	8005e9e <_dtoa_r+0x706>
 8005ff0:	9b03      	ldr	r3, [sp, #12]
 8005ff2:	1e5e      	subs	r6, r3, #1
 8005ff4:	9b08      	ldr	r3, [sp, #32]
 8005ff6:	42b3      	cmp	r3, r6
 8005ff8:	bfbf      	itttt	lt
 8005ffa:	9b08      	ldrlt	r3, [sp, #32]
 8005ffc:	9608      	strlt	r6, [sp, #32]
 8005ffe:	1af2      	sublt	r2, r6, r3
 8006000:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8006002:	bfb6      	itet	lt
 8006004:	189b      	addlt	r3, r3, r2
 8006006:	1b9e      	subge	r6, r3, r6
 8006008:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800600a:	9b03      	ldr	r3, [sp, #12]
 800600c:	bfb8      	it	lt
 800600e:	2600      	movlt	r6, #0
 8006010:	2b00      	cmp	r3, #0
 8006012:	bfb9      	ittee	lt
 8006014:	9b05      	ldrlt	r3, [sp, #20]
 8006016:	9a03      	ldrlt	r2, [sp, #12]
 8006018:	9d05      	ldrge	r5, [sp, #20]
 800601a:	9b03      	ldrge	r3, [sp, #12]
 800601c:	bfbc      	itt	lt
 800601e:	1a9d      	sublt	r5, r3, r2
 8006020:	2300      	movlt	r3, #0
 8006022:	e73e      	b.n	8005ea2 <_dtoa_r+0x70a>
 8006024:	9e08      	ldr	r6, [sp, #32]
 8006026:	9d05      	ldr	r5, [sp, #20]
 8006028:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800602a:	e745      	b.n	8005eb8 <_dtoa_r+0x720>
 800602c:	9a08      	ldr	r2, [sp, #32]
 800602e:	e76e      	b.n	8005f0e <_dtoa_r+0x776>
 8006030:	9b07      	ldr	r3, [sp, #28]
 8006032:	2b01      	cmp	r3, #1
 8006034:	dc19      	bgt.n	800606a <_dtoa_r+0x8d2>
 8006036:	9b00      	ldr	r3, [sp, #0]
 8006038:	b9bb      	cbnz	r3, 800606a <_dtoa_r+0x8d2>
 800603a:	9b01      	ldr	r3, [sp, #4]
 800603c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006040:	b99b      	cbnz	r3, 800606a <_dtoa_r+0x8d2>
 8006042:	9b01      	ldr	r3, [sp, #4]
 8006044:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006048:	0d1b      	lsrs	r3, r3, #20
 800604a:	051b      	lsls	r3, r3, #20
 800604c:	b183      	cbz	r3, 8006070 <_dtoa_r+0x8d8>
 800604e:	9b05      	ldr	r3, [sp, #20]
 8006050:	3301      	adds	r3, #1
 8006052:	9305      	str	r3, [sp, #20]
 8006054:	9b06      	ldr	r3, [sp, #24]
 8006056:	3301      	adds	r3, #1
 8006058:	9306      	str	r3, [sp, #24]
 800605a:	f04f 0801 	mov.w	r8, #1
 800605e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006060:	2b00      	cmp	r3, #0
 8006062:	f47f af6d 	bne.w	8005f40 <_dtoa_r+0x7a8>
 8006066:	2001      	movs	r0, #1
 8006068:	e772      	b.n	8005f50 <_dtoa_r+0x7b8>
 800606a:	f04f 0800 	mov.w	r8, #0
 800606e:	e7f6      	b.n	800605e <_dtoa_r+0x8c6>
 8006070:	4698      	mov	r8, r3
 8006072:	e7f4      	b.n	800605e <_dtoa_r+0x8c6>
 8006074:	d080      	beq.n	8005f78 <_dtoa_r+0x7e0>
 8006076:	9a05      	ldr	r2, [sp, #20]
 8006078:	331c      	adds	r3, #28
 800607a:	441a      	add	r2, r3
 800607c:	9205      	str	r2, [sp, #20]
 800607e:	9a06      	ldr	r2, [sp, #24]
 8006080:	441a      	add	r2, r3
 8006082:	441d      	add	r5, r3
 8006084:	4613      	mov	r3, r2
 8006086:	e776      	b.n	8005f76 <_dtoa_r+0x7de>
 8006088:	4603      	mov	r3, r0
 800608a:	e7f4      	b.n	8006076 <_dtoa_r+0x8de>
 800608c:	9b03      	ldr	r3, [sp, #12]
 800608e:	2b00      	cmp	r3, #0
 8006090:	dc36      	bgt.n	8006100 <_dtoa_r+0x968>
 8006092:	9b07      	ldr	r3, [sp, #28]
 8006094:	2b02      	cmp	r3, #2
 8006096:	dd33      	ble.n	8006100 <_dtoa_r+0x968>
 8006098:	9b03      	ldr	r3, [sp, #12]
 800609a:	9304      	str	r3, [sp, #16]
 800609c:	9b04      	ldr	r3, [sp, #16]
 800609e:	b963      	cbnz	r3, 80060ba <_dtoa_r+0x922>
 80060a0:	4631      	mov	r1, r6
 80060a2:	2205      	movs	r2, #5
 80060a4:	4620      	mov	r0, r4
 80060a6:	f000 fba1 	bl	80067ec <__multadd>
 80060aa:	4601      	mov	r1, r0
 80060ac:	4606      	mov	r6, r0
 80060ae:	4650      	mov	r0, sl
 80060b0:	f000 fd5b 	bl	8006b6a <__mcmp>
 80060b4:	2800      	cmp	r0, #0
 80060b6:	f73f adb6 	bgt.w	8005c26 <_dtoa_r+0x48e>
 80060ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060bc:	9d02      	ldr	r5, [sp, #8]
 80060be:	ea6f 0b03 	mvn.w	fp, r3
 80060c2:	2300      	movs	r3, #0
 80060c4:	9303      	str	r3, [sp, #12]
 80060c6:	4631      	mov	r1, r6
 80060c8:	4620      	mov	r0, r4
 80060ca:	f000 fb78 	bl	80067be <_Bfree>
 80060ce:	2f00      	cmp	r7, #0
 80060d0:	f43f aea6 	beq.w	8005e20 <_dtoa_r+0x688>
 80060d4:	9b03      	ldr	r3, [sp, #12]
 80060d6:	b12b      	cbz	r3, 80060e4 <_dtoa_r+0x94c>
 80060d8:	42bb      	cmp	r3, r7
 80060da:	d003      	beq.n	80060e4 <_dtoa_r+0x94c>
 80060dc:	4619      	mov	r1, r3
 80060de:	4620      	mov	r0, r4
 80060e0:	f000 fb6d 	bl	80067be <_Bfree>
 80060e4:	4639      	mov	r1, r7
 80060e6:	4620      	mov	r0, r4
 80060e8:	f000 fb69 	bl	80067be <_Bfree>
 80060ec:	e698      	b.n	8005e20 <_dtoa_r+0x688>
 80060ee:	2600      	movs	r6, #0
 80060f0:	4637      	mov	r7, r6
 80060f2:	e7e2      	b.n	80060ba <_dtoa_r+0x922>
 80060f4:	46bb      	mov	fp, r7
 80060f6:	4637      	mov	r7, r6
 80060f8:	e595      	b.n	8005c26 <_dtoa_r+0x48e>
 80060fa:	bf00      	nop
 80060fc:	40240000 	.word	0x40240000
 8006100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006102:	bb93      	cbnz	r3, 800616a <_dtoa_r+0x9d2>
 8006104:	9b03      	ldr	r3, [sp, #12]
 8006106:	9304      	str	r3, [sp, #16]
 8006108:	9d02      	ldr	r5, [sp, #8]
 800610a:	4631      	mov	r1, r6
 800610c:	4650      	mov	r0, sl
 800610e:	f7ff fab7 	bl	8005680 <quorem>
 8006112:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006116:	f805 9b01 	strb.w	r9, [r5], #1
 800611a:	9b02      	ldr	r3, [sp, #8]
 800611c:	9a04      	ldr	r2, [sp, #16]
 800611e:	1aeb      	subs	r3, r5, r3
 8006120:	429a      	cmp	r2, r3
 8006122:	f300 80dc 	bgt.w	80062de <_dtoa_r+0xb46>
 8006126:	9b02      	ldr	r3, [sp, #8]
 8006128:	2a01      	cmp	r2, #1
 800612a:	bfac      	ite	ge
 800612c:	189b      	addge	r3, r3, r2
 800612e:	3301      	addlt	r3, #1
 8006130:	4698      	mov	r8, r3
 8006132:	2300      	movs	r3, #0
 8006134:	9303      	str	r3, [sp, #12]
 8006136:	4651      	mov	r1, sl
 8006138:	2201      	movs	r2, #1
 800613a:	4620      	mov	r0, r4
 800613c:	f000 fcc4 	bl	8006ac8 <__lshift>
 8006140:	4631      	mov	r1, r6
 8006142:	4682      	mov	sl, r0
 8006144:	f000 fd11 	bl	8006b6a <__mcmp>
 8006148:	2800      	cmp	r0, #0
 800614a:	f300 808d 	bgt.w	8006268 <_dtoa_r+0xad0>
 800614e:	d103      	bne.n	8006158 <_dtoa_r+0x9c0>
 8006150:	f019 0f01 	tst.w	r9, #1
 8006154:	f040 8088 	bne.w	8006268 <_dtoa_r+0xad0>
 8006158:	4645      	mov	r5, r8
 800615a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800615e:	2b30      	cmp	r3, #48	; 0x30
 8006160:	f105 32ff 	add.w	r2, r5, #4294967295
 8006164:	d1af      	bne.n	80060c6 <_dtoa_r+0x92e>
 8006166:	4615      	mov	r5, r2
 8006168:	e7f7      	b.n	800615a <_dtoa_r+0x9c2>
 800616a:	9b03      	ldr	r3, [sp, #12]
 800616c:	9304      	str	r3, [sp, #16]
 800616e:	2d00      	cmp	r5, #0
 8006170:	dd05      	ble.n	800617e <_dtoa_r+0x9e6>
 8006172:	4639      	mov	r1, r7
 8006174:	462a      	mov	r2, r5
 8006176:	4620      	mov	r0, r4
 8006178:	f000 fca6 	bl	8006ac8 <__lshift>
 800617c:	4607      	mov	r7, r0
 800617e:	f1b8 0f00 	cmp.w	r8, #0
 8006182:	d04c      	beq.n	800621e <_dtoa_r+0xa86>
 8006184:	6879      	ldr	r1, [r7, #4]
 8006186:	4620      	mov	r0, r4
 8006188:	f000 fae5 	bl	8006756 <_Balloc>
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	3202      	adds	r2, #2
 8006190:	4605      	mov	r5, r0
 8006192:	0092      	lsls	r2, r2, #2
 8006194:	f107 010c 	add.w	r1, r7, #12
 8006198:	300c      	adds	r0, #12
 800619a:	f000 facf 	bl	800673c <memcpy>
 800619e:	2201      	movs	r2, #1
 80061a0:	4629      	mov	r1, r5
 80061a2:	4620      	mov	r0, r4
 80061a4:	f000 fc90 	bl	8006ac8 <__lshift>
 80061a8:	9b00      	ldr	r3, [sp, #0]
 80061aa:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80061ae:	9703      	str	r7, [sp, #12]
 80061b0:	f003 0301 	and.w	r3, r3, #1
 80061b4:	4607      	mov	r7, r0
 80061b6:	9305      	str	r3, [sp, #20]
 80061b8:	4631      	mov	r1, r6
 80061ba:	4650      	mov	r0, sl
 80061bc:	f7ff fa60 	bl	8005680 <quorem>
 80061c0:	9903      	ldr	r1, [sp, #12]
 80061c2:	4605      	mov	r5, r0
 80061c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80061c8:	4650      	mov	r0, sl
 80061ca:	f000 fcce 	bl	8006b6a <__mcmp>
 80061ce:	463a      	mov	r2, r7
 80061d0:	9000      	str	r0, [sp, #0]
 80061d2:	4631      	mov	r1, r6
 80061d4:	4620      	mov	r0, r4
 80061d6:	f000 fce2 	bl	8006b9e <__mdiff>
 80061da:	68c3      	ldr	r3, [r0, #12]
 80061dc:	4602      	mov	r2, r0
 80061de:	bb03      	cbnz	r3, 8006222 <_dtoa_r+0xa8a>
 80061e0:	4601      	mov	r1, r0
 80061e2:	9006      	str	r0, [sp, #24]
 80061e4:	4650      	mov	r0, sl
 80061e6:	f000 fcc0 	bl	8006b6a <__mcmp>
 80061ea:	9a06      	ldr	r2, [sp, #24]
 80061ec:	4603      	mov	r3, r0
 80061ee:	4611      	mov	r1, r2
 80061f0:	4620      	mov	r0, r4
 80061f2:	9306      	str	r3, [sp, #24]
 80061f4:	f000 fae3 	bl	80067be <_Bfree>
 80061f8:	9b06      	ldr	r3, [sp, #24]
 80061fa:	b9a3      	cbnz	r3, 8006226 <_dtoa_r+0xa8e>
 80061fc:	9a07      	ldr	r2, [sp, #28]
 80061fe:	b992      	cbnz	r2, 8006226 <_dtoa_r+0xa8e>
 8006200:	9a05      	ldr	r2, [sp, #20]
 8006202:	b982      	cbnz	r2, 8006226 <_dtoa_r+0xa8e>
 8006204:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006208:	d029      	beq.n	800625e <_dtoa_r+0xac6>
 800620a:	9b00      	ldr	r3, [sp, #0]
 800620c:	2b00      	cmp	r3, #0
 800620e:	dd01      	ble.n	8006214 <_dtoa_r+0xa7c>
 8006210:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8006214:	f108 0501 	add.w	r5, r8, #1
 8006218:	f888 9000 	strb.w	r9, [r8]
 800621c:	e753      	b.n	80060c6 <_dtoa_r+0x92e>
 800621e:	4638      	mov	r0, r7
 8006220:	e7c2      	b.n	80061a8 <_dtoa_r+0xa10>
 8006222:	2301      	movs	r3, #1
 8006224:	e7e3      	b.n	80061ee <_dtoa_r+0xa56>
 8006226:	9a00      	ldr	r2, [sp, #0]
 8006228:	2a00      	cmp	r2, #0
 800622a:	db04      	blt.n	8006236 <_dtoa_r+0xa9e>
 800622c:	d125      	bne.n	800627a <_dtoa_r+0xae2>
 800622e:	9a07      	ldr	r2, [sp, #28]
 8006230:	bb1a      	cbnz	r2, 800627a <_dtoa_r+0xae2>
 8006232:	9a05      	ldr	r2, [sp, #20]
 8006234:	bb0a      	cbnz	r2, 800627a <_dtoa_r+0xae2>
 8006236:	2b00      	cmp	r3, #0
 8006238:	ddec      	ble.n	8006214 <_dtoa_r+0xa7c>
 800623a:	4651      	mov	r1, sl
 800623c:	2201      	movs	r2, #1
 800623e:	4620      	mov	r0, r4
 8006240:	f000 fc42 	bl	8006ac8 <__lshift>
 8006244:	4631      	mov	r1, r6
 8006246:	4682      	mov	sl, r0
 8006248:	f000 fc8f 	bl	8006b6a <__mcmp>
 800624c:	2800      	cmp	r0, #0
 800624e:	dc03      	bgt.n	8006258 <_dtoa_r+0xac0>
 8006250:	d1e0      	bne.n	8006214 <_dtoa_r+0xa7c>
 8006252:	f019 0f01 	tst.w	r9, #1
 8006256:	d0dd      	beq.n	8006214 <_dtoa_r+0xa7c>
 8006258:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800625c:	d1d8      	bne.n	8006210 <_dtoa_r+0xa78>
 800625e:	2339      	movs	r3, #57	; 0x39
 8006260:	f888 3000 	strb.w	r3, [r8]
 8006264:	f108 0801 	add.w	r8, r8, #1
 8006268:	4645      	mov	r5, r8
 800626a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800626e:	2b39      	cmp	r3, #57	; 0x39
 8006270:	f105 32ff 	add.w	r2, r5, #4294967295
 8006274:	d03b      	beq.n	80062ee <_dtoa_r+0xb56>
 8006276:	3301      	adds	r3, #1
 8006278:	e040      	b.n	80062fc <_dtoa_r+0xb64>
 800627a:	2b00      	cmp	r3, #0
 800627c:	f108 0501 	add.w	r5, r8, #1
 8006280:	dd05      	ble.n	800628e <_dtoa_r+0xaf6>
 8006282:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006286:	d0ea      	beq.n	800625e <_dtoa_r+0xac6>
 8006288:	f109 0901 	add.w	r9, r9, #1
 800628c:	e7c4      	b.n	8006218 <_dtoa_r+0xa80>
 800628e:	9b02      	ldr	r3, [sp, #8]
 8006290:	9a04      	ldr	r2, [sp, #16]
 8006292:	f805 9c01 	strb.w	r9, [r5, #-1]
 8006296:	1aeb      	subs	r3, r5, r3
 8006298:	4293      	cmp	r3, r2
 800629a:	46a8      	mov	r8, r5
 800629c:	f43f af4b 	beq.w	8006136 <_dtoa_r+0x99e>
 80062a0:	4651      	mov	r1, sl
 80062a2:	2300      	movs	r3, #0
 80062a4:	220a      	movs	r2, #10
 80062a6:	4620      	mov	r0, r4
 80062a8:	f000 faa0 	bl	80067ec <__multadd>
 80062ac:	9b03      	ldr	r3, [sp, #12]
 80062ae:	9903      	ldr	r1, [sp, #12]
 80062b0:	42bb      	cmp	r3, r7
 80062b2:	4682      	mov	sl, r0
 80062b4:	f04f 0300 	mov.w	r3, #0
 80062b8:	f04f 020a 	mov.w	r2, #10
 80062bc:	4620      	mov	r0, r4
 80062be:	d104      	bne.n	80062ca <_dtoa_r+0xb32>
 80062c0:	f000 fa94 	bl	80067ec <__multadd>
 80062c4:	9003      	str	r0, [sp, #12]
 80062c6:	4607      	mov	r7, r0
 80062c8:	e776      	b.n	80061b8 <_dtoa_r+0xa20>
 80062ca:	f000 fa8f 	bl	80067ec <__multadd>
 80062ce:	2300      	movs	r3, #0
 80062d0:	9003      	str	r0, [sp, #12]
 80062d2:	220a      	movs	r2, #10
 80062d4:	4639      	mov	r1, r7
 80062d6:	4620      	mov	r0, r4
 80062d8:	f000 fa88 	bl	80067ec <__multadd>
 80062dc:	e7f3      	b.n	80062c6 <_dtoa_r+0xb2e>
 80062de:	4651      	mov	r1, sl
 80062e0:	2300      	movs	r3, #0
 80062e2:	220a      	movs	r2, #10
 80062e4:	4620      	mov	r0, r4
 80062e6:	f000 fa81 	bl	80067ec <__multadd>
 80062ea:	4682      	mov	sl, r0
 80062ec:	e70d      	b.n	800610a <_dtoa_r+0x972>
 80062ee:	9b02      	ldr	r3, [sp, #8]
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d105      	bne.n	8006300 <_dtoa_r+0xb68>
 80062f4:	9a02      	ldr	r2, [sp, #8]
 80062f6:	f10b 0b01 	add.w	fp, fp, #1
 80062fa:	2331      	movs	r3, #49	; 0x31
 80062fc:	7013      	strb	r3, [r2, #0]
 80062fe:	e6e2      	b.n	80060c6 <_dtoa_r+0x92e>
 8006300:	4615      	mov	r5, r2
 8006302:	e7b2      	b.n	800626a <_dtoa_r+0xad2>
 8006304:	4b09      	ldr	r3, [pc, #36]	; (800632c <_dtoa_r+0xb94>)
 8006306:	f7ff baae 	b.w	8005866 <_dtoa_r+0xce>
 800630a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800630c:	2b00      	cmp	r3, #0
 800630e:	f47f aa88 	bne.w	8005822 <_dtoa_r+0x8a>
 8006312:	4b07      	ldr	r3, [pc, #28]	; (8006330 <_dtoa_r+0xb98>)
 8006314:	f7ff baa7 	b.w	8005866 <_dtoa_r+0xce>
 8006318:	9b04      	ldr	r3, [sp, #16]
 800631a:	2b00      	cmp	r3, #0
 800631c:	f73f aef4 	bgt.w	8006108 <_dtoa_r+0x970>
 8006320:	9b07      	ldr	r3, [sp, #28]
 8006322:	2b02      	cmp	r3, #2
 8006324:	f77f aef0 	ble.w	8006108 <_dtoa_r+0x970>
 8006328:	e6b8      	b.n	800609c <_dtoa_r+0x904>
 800632a:	bf00      	nop
 800632c:	0800721c 	.word	0x0800721c
 8006330:	08007240 	.word	0x08007240

08006334 <__sflush_r>:
 8006334:	898a      	ldrh	r2, [r1, #12]
 8006336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800633a:	4605      	mov	r5, r0
 800633c:	0710      	lsls	r0, r2, #28
 800633e:	460c      	mov	r4, r1
 8006340:	d45a      	bmi.n	80063f8 <__sflush_r+0xc4>
 8006342:	684b      	ldr	r3, [r1, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	dc05      	bgt.n	8006354 <__sflush_r+0x20>
 8006348:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800634a:	2b00      	cmp	r3, #0
 800634c:	dc02      	bgt.n	8006354 <__sflush_r+0x20>
 800634e:	2000      	movs	r0, #0
 8006350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006354:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006356:	2e00      	cmp	r6, #0
 8006358:	d0f9      	beq.n	800634e <__sflush_r+0x1a>
 800635a:	2300      	movs	r3, #0
 800635c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006360:	682f      	ldr	r7, [r5, #0]
 8006362:	602b      	str	r3, [r5, #0]
 8006364:	d033      	beq.n	80063ce <__sflush_r+0x9a>
 8006366:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006368:	89a3      	ldrh	r3, [r4, #12]
 800636a:	075a      	lsls	r2, r3, #29
 800636c:	d505      	bpl.n	800637a <__sflush_r+0x46>
 800636e:	6863      	ldr	r3, [r4, #4]
 8006370:	1ac0      	subs	r0, r0, r3
 8006372:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006374:	b10b      	cbz	r3, 800637a <__sflush_r+0x46>
 8006376:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006378:	1ac0      	subs	r0, r0, r3
 800637a:	2300      	movs	r3, #0
 800637c:	4602      	mov	r2, r0
 800637e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006380:	6a21      	ldr	r1, [r4, #32]
 8006382:	4628      	mov	r0, r5
 8006384:	47b0      	blx	r6
 8006386:	1c43      	adds	r3, r0, #1
 8006388:	89a3      	ldrh	r3, [r4, #12]
 800638a:	d106      	bne.n	800639a <__sflush_r+0x66>
 800638c:	6829      	ldr	r1, [r5, #0]
 800638e:	291d      	cmp	r1, #29
 8006390:	d84b      	bhi.n	800642a <__sflush_r+0xf6>
 8006392:	4a2b      	ldr	r2, [pc, #172]	; (8006440 <__sflush_r+0x10c>)
 8006394:	40ca      	lsrs	r2, r1
 8006396:	07d6      	lsls	r6, r2, #31
 8006398:	d547      	bpl.n	800642a <__sflush_r+0xf6>
 800639a:	2200      	movs	r2, #0
 800639c:	6062      	str	r2, [r4, #4]
 800639e:	04d9      	lsls	r1, r3, #19
 80063a0:	6922      	ldr	r2, [r4, #16]
 80063a2:	6022      	str	r2, [r4, #0]
 80063a4:	d504      	bpl.n	80063b0 <__sflush_r+0x7c>
 80063a6:	1c42      	adds	r2, r0, #1
 80063a8:	d101      	bne.n	80063ae <__sflush_r+0x7a>
 80063aa:	682b      	ldr	r3, [r5, #0]
 80063ac:	b903      	cbnz	r3, 80063b0 <__sflush_r+0x7c>
 80063ae:	6560      	str	r0, [r4, #84]	; 0x54
 80063b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063b2:	602f      	str	r7, [r5, #0]
 80063b4:	2900      	cmp	r1, #0
 80063b6:	d0ca      	beq.n	800634e <__sflush_r+0x1a>
 80063b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063bc:	4299      	cmp	r1, r3
 80063be:	d002      	beq.n	80063c6 <__sflush_r+0x92>
 80063c0:	4628      	mov	r0, r5
 80063c2:	f7fe fa57 	bl	8004874 <_free_r>
 80063c6:	2000      	movs	r0, #0
 80063c8:	6360      	str	r0, [r4, #52]	; 0x34
 80063ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063ce:	6a21      	ldr	r1, [r4, #32]
 80063d0:	2301      	movs	r3, #1
 80063d2:	4628      	mov	r0, r5
 80063d4:	47b0      	blx	r6
 80063d6:	1c41      	adds	r1, r0, #1
 80063d8:	d1c6      	bne.n	8006368 <__sflush_r+0x34>
 80063da:	682b      	ldr	r3, [r5, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d0c3      	beq.n	8006368 <__sflush_r+0x34>
 80063e0:	2b1d      	cmp	r3, #29
 80063e2:	d001      	beq.n	80063e8 <__sflush_r+0xb4>
 80063e4:	2b16      	cmp	r3, #22
 80063e6:	d101      	bne.n	80063ec <__sflush_r+0xb8>
 80063e8:	602f      	str	r7, [r5, #0]
 80063ea:	e7b0      	b.n	800634e <__sflush_r+0x1a>
 80063ec:	89a3      	ldrh	r3, [r4, #12]
 80063ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063f2:	81a3      	strh	r3, [r4, #12]
 80063f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063f8:	690f      	ldr	r7, [r1, #16]
 80063fa:	2f00      	cmp	r7, #0
 80063fc:	d0a7      	beq.n	800634e <__sflush_r+0x1a>
 80063fe:	0793      	lsls	r3, r2, #30
 8006400:	680e      	ldr	r6, [r1, #0]
 8006402:	bf08      	it	eq
 8006404:	694b      	ldreq	r3, [r1, #20]
 8006406:	600f      	str	r7, [r1, #0]
 8006408:	bf18      	it	ne
 800640a:	2300      	movne	r3, #0
 800640c:	eba6 0807 	sub.w	r8, r6, r7
 8006410:	608b      	str	r3, [r1, #8]
 8006412:	f1b8 0f00 	cmp.w	r8, #0
 8006416:	dd9a      	ble.n	800634e <__sflush_r+0x1a>
 8006418:	4643      	mov	r3, r8
 800641a:	463a      	mov	r2, r7
 800641c:	6a21      	ldr	r1, [r4, #32]
 800641e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006420:	4628      	mov	r0, r5
 8006422:	47b0      	blx	r6
 8006424:	2800      	cmp	r0, #0
 8006426:	dc07      	bgt.n	8006438 <__sflush_r+0x104>
 8006428:	89a3      	ldrh	r3, [r4, #12]
 800642a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800642e:	81a3      	strh	r3, [r4, #12]
 8006430:	f04f 30ff 	mov.w	r0, #4294967295
 8006434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006438:	4407      	add	r7, r0
 800643a:	eba8 0800 	sub.w	r8, r8, r0
 800643e:	e7e8      	b.n	8006412 <__sflush_r+0xde>
 8006440:	20400001 	.word	0x20400001

08006444 <_fflush_r>:
 8006444:	b538      	push	{r3, r4, r5, lr}
 8006446:	690b      	ldr	r3, [r1, #16]
 8006448:	4605      	mov	r5, r0
 800644a:	460c      	mov	r4, r1
 800644c:	b1db      	cbz	r3, 8006486 <_fflush_r+0x42>
 800644e:	b118      	cbz	r0, 8006458 <_fflush_r+0x14>
 8006450:	6983      	ldr	r3, [r0, #24]
 8006452:	b90b      	cbnz	r3, 8006458 <_fflush_r+0x14>
 8006454:	f000 f860 	bl	8006518 <__sinit>
 8006458:	4b0c      	ldr	r3, [pc, #48]	; (800648c <_fflush_r+0x48>)
 800645a:	429c      	cmp	r4, r3
 800645c:	d109      	bne.n	8006472 <_fflush_r+0x2e>
 800645e:	686c      	ldr	r4, [r5, #4]
 8006460:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006464:	b17b      	cbz	r3, 8006486 <_fflush_r+0x42>
 8006466:	4621      	mov	r1, r4
 8006468:	4628      	mov	r0, r5
 800646a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800646e:	f7ff bf61 	b.w	8006334 <__sflush_r>
 8006472:	4b07      	ldr	r3, [pc, #28]	; (8006490 <_fflush_r+0x4c>)
 8006474:	429c      	cmp	r4, r3
 8006476:	d101      	bne.n	800647c <_fflush_r+0x38>
 8006478:	68ac      	ldr	r4, [r5, #8]
 800647a:	e7f1      	b.n	8006460 <_fflush_r+0x1c>
 800647c:	4b05      	ldr	r3, [pc, #20]	; (8006494 <_fflush_r+0x50>)
 800647e:	429c      	cmp	r4, r3
 8006480:	bf08      	it	eq
 8006482:	68ec      	ldreq	r4, [r5, #12]
 8006484:	e7ec      	b.n	8006460 <_fflush_r+0x1c>
 8006486:	2000      	movs	r0, #0
 8006488:	bd38      	pop	{r3, r4, r5, pc}
 800648a:	bf00      	nop
 800648c:	08007270 	.word	0x08007270
 8006490:	08007290 	.word	0x08007290
 8006494:	08007250 	.word	0x08007250

08006498 <_cleanup_r>:
 8006498:	4901      	ldr	r1, [pc, #4]	; (80064a0 <_cleanup_r+0x8>)
 800649a:	f000 b8a9 	b.w	80065f0 <_fwalk_reent>
 800649e:	bf00      	nop
 80064a0:	08006445 	.word	0x08006445

080064a4 <std.isra.0>:
 80064a4:	2300      	movs	r3, #0
 80064a6:	b510      	push	{r4, lr}
 80064a8:	4604      	mov	r4, r0
 80064aa:	6003      	str	r3, [r0, #0]
 80064ac:	6043      	str	r3, [r0, #4]
 80064ae:	6083      	str	r3, [r0, #8]
 80064b0:	8181      	strh	r1, [r0, #12]
 80064b2:	6643      	str	r3, [r0, #100]	; 0x64
 80064b4:	81c2      	strh	r2, [r0, #14]
 80064b6:	6103      	str	r3, [r0, #16]
 80064b8:	6143      	str	r3, [r0, #20]
 80064ba:	6183      	str	r3, [r0, #24]
 80064bc:	4619      	mov	r1, r3
 80064be:	2208      	movs	r2, #8
 80064c0:	305c      	adds	r0, #92	; 0x5c
 80064c2:	f7fe f9cf 	bl	8004864 <memset>
 80064c6:	4b05      	ldr	r3, [pc, #20]	; (80064dc <std.isra.0+0x38>)
 80064c8:	6263      	str	r3, [r4, #36]	; 0x24
 80064ca:	4b05      	ldr	r3, [pc, #20]	; (80064e0 <std.isra.0+0x3c>)
 80064cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80064ce:	4b05      	ldr	r3, [pc, #20]	; (80064e4 <std.isra.0+0x40>)
 80064d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80064d2:	4b05      	ldr	r3, [pc, #20]	; (80064e8 <std.isra.0+0x44>)
 80064d4:	6224      	str	r4, [r4, #32]
 80064d6:	6323      	str	r3, [r4, #48]	; 0x30
 80064d8:	bd10      	pop	{r4, pc}
 80064da:	bf00      	nop
 80064dc:	08006fb5 	.word	0x08006fb5
 80064e0:	08006fd7 	.word	0x08006fd7
 80064e4:	0800700f 	.word	0x0800700f
 80064e8:	08007033 	.word	0x08007033

080064ec <__sfmoreglue>:
 80064ec:	b570      	push	{r4, r5, r6, lr}
 80064ee:	1e4a      	subs	r2, r1, #1
 80064f0:	2568      	movs	r5, #104	; 0x68
 80064f2:	4355      	muls	r5, r2
 80064f4:	460e      	mov	r6, r1
 80064f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80064fa:	f7fe fa09 	bl	8004910 <_malloc_r>
 80064fe:	4604      	mov	r4, r0
 8006500:	b140      	cbz	r0, 8006514 <__sfmoreglue+0x28>
 8006502:	2100      	movs	r1, #0
 8006504:	e880 0042 	stmia.w	r0, {r1, r6}
 8006508:	300c      	adds	r0, #12
 800650a:	60a0      	str	r0, [r4, #8]
 800650c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006510:	f7fe f9a8 	bl	8004864 <memset>
 8006514:	4620      	mov	r0, r4
 8006516:	bd70      	pop	{r4, r5, r6, pc}

08006518 <__sinit>:
 8006518:	6983      	ldr	r3, [r0, #24]
 800651a:	b510      	push	{r4, lr}
 800651c:	4604      	mov	r4, r0
 800651e:	bb33      	cbnz	r3, 800656e <__sinit+0x56>
 8006520:	6483      	str	r3, [r0, #72]	; 0x48
 8006522:	64c3      	str	r3, [r0, #76]	; 0x4c
 8006524:	6503      	str	r3, [r0, #80]	; 0x50
 8006526:	4b12      	ldr	r3, [pc, #72]	; (8006570 <__sinit+0x58>)
 8006528:	4a12      	ldr	r2, [pc, #72]	; (8006574 <__sinit+0x5c>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6282      	str	r2, [r0, #40]	; 0x28
 800652e:	4298      	cmp	r0, r3
 8006530:	bf04      	itt	eq
 8006532:	2301      	moveq	r3, #1
 8006534:	6183      	streq	r3, [r0, #24]
 8006536:	f000 f81f 	bl	8006578 <__sfp>
 800653a:	6060      	str	r0, [r4, #4]
 800653c:	4620      	mov	r0, r4
 800653e:	f000 f81b 	bl	8006578 <__sfp>
 8006542:	60a0      	str	r0, [r4, #8]
 8006544:	4620      	mov	r0, r4
 8006546:	f000 f817 	bl	8006578 <__sfp>
 800654a:	2200      	movs	r2, #0
 800654c:	60e0      	str	r0, [r4, #12]
 800654e:	2104      	movs	r1, #4
 8006550:	6860      	ldr	r0, [r4, #4]
 8006552:	f7ff ffa7 	bl	80064a4 <std.isra.0>
 8006556:	2201      	movs	r2, #1
 8006558:	2109      	movs	r1, #9
 800655a:	68a0      	ldr	r0, [r4, #8]
 800655c:	f7ff ffa2 	bl	80064a4 <std.isra.0>
 8006560:	2202      	movs	r2, #2
 8006562:	2112      	movs	r1, #18
 8006564:	68e0      	ldr	r0, [r4, #12]
 8006566:	f7ff ff9d 	bl	80064a4 <std.isra.0>
 800656a:	2301      	movs	r3, #1
 800656c:	61a3      	str	r3, [r4, #24]
 800656e:	bd10      	pop	{r4, pc}
 8006570:	08007208 	.word	0x08007208
 8006574:	08006499 	.word	0x08006499

08006578 <__sfp>:
 8006578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800657a:	4b1c      	ldr	r3, [pc, #112]	; (80065ec <__sfp+0x74>)
 800657c:	681e      	ldr	r6, [r3, #0]
 800657e:	69b3      	ldr	r3, [r6, #24]
 8006580:	4607      	mov	r7, r0
 8006582:	b913      	cbnz	r3, 800658a <__sfp+0x12>
 8006584:	4630      	mov	r0, r6
 8006586:	f7ff ffc7 	bl	8006518 <__sinit>
 800658a:	3648      	adds	r6, #72	; 0x48
 800658c:	68b4      	ldr	r4, [r6, #8]
 800658e:	6873      	ldr	r3, [r6, #4]
 8006590:	3b01      	subs	r3, #1
 8006592:	d503      	bpl.n	800659c <__sfp+0x24>
 8006594:	6833      	ldr	r3, [r6, #0]
 8006596:	b133      	cbz	r3, 80065a6 <__sfp+0x2e>
 8006598:	6836      	ldr	r6, [r6, #0]
 800659a:	e7f7      	b.n	800658c <__sfp+0x14>
 800659c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80065a0:	b16d      	cbz	r5, 80065be <__sfp+0x46>
 80065a2:	3468      	adds	r4, #104	; 0x68
 80065a4:	e7f4      	b.n	8006590 <__sfp+0x18>
 80065a6:	2104      	movs	r1, #4
 80065a8:	4638      	mov	r0, r7
 80065aa:	f7ff ff9f 	bl	80064ec <__sfmoreglue>
 80065ae:	6030      	str	r0, [r6, #0]
 80065b0:	2800      	cmp	r0, #0
 80065b2:	d1f1      	bne.n	8006598 <__sfp+0x20>
 80065b4:	230c      	movs	r3, #12
 80065b6:	603b      	str	r3, [r7, #0]
 80065b8:	4604      	mov	r4, r0
 80065ba:	4620      	mov	r0, r4
 80065bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80065c2:	81e3      	strh	r3, [r4, #14]
 80065c4:	2301      	movs	r3, #1
 80065c6:	81a3      	strh	r3, [r4, #12]
 80065c8:	6665      	str	r5, [r4, #100]	; 0x64
 80065ca:	6025      	str	r5, [r4, #0]
 80065cc:	60a5      	str	r5, [r4, #8]
 80065ce:	6065      	str	r5, [r4, #4]
 80065d0:	6125      	str	r5, [r4, #16]
 80065d2:	6165      	str	r5, [r4, #20]
 80065d4:	61a5      	str	r5, [r4, #24]
 80065d6:	2208      	movs	r2, #8
 80065d8:	4629      	mov	r1, r5
 80065da:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80065de:	f7fe f941 	bl	8004864 <memset>
 80065e2:	6365      	str	r5, [r4, #52]	; 0x34
 80065e4:	63a5      	str	r5, [r4, #56]	; 0x38
 80065e6:	64a5      	str	r5, [r4, #72]	; 0x48
 80065e8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80065ea:	e7e6      	b.n	80065ba <__sfp+0x42>
 80065ec:	08007208 	.word	0x08007208

080065f0 <_fwalk_reent>:
 80065f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065f4:	4680      	mov	r8, r0
 80065f6:	4689      	mov	r9, r1
 80065f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80065fc:	2600      	movs	r6, #0
 80065fe:	b914      	cbnz	r4, 8006606 <_fwalk_reent+0x16>
 8006600:	4630      	mov	r0, r6
 8006602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006606:	68a5      	ldr	r5, [r4, #8]
 8006608:	6867      	ldr	r7, [r4, #4]
 800660a:	3f01      	subs	r7, #1
 800660c:	d501      	bpl.n	8006612 <_fwalk_reent+0x22>
 800660e:	6824      	ldr	r4, [r4, #0]
 8006610:	e7f5      	b.n	80065fe <_fwalk_reent+0xe>
 8006612:	89ab      	ldrh	r3, [r5, #12]
 8006614:	2b01      	cmp	r3, #1
 8006616:	d907      	bls.n	8006628 <_fwalk_reent+0x38>
 8006618:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800661c:	3301      	adds	r3, #1
 800661e:	d003      	beq.n	8006628 <_fwalk_reent+0x38>
 8006620:	4629      	mov	r1, r5
 8006622:	4640      	mov	r0, r8
 8006624:	47c8      	blx	r9
 8006626:	4306      	orrs	r6, r0
 8006628:	3568      	adds	r5, #104	; 0x68
 800662a:	e7ee      	b.n	800660a <_fwalk_reent+0x1a>

0800662c <__locale_ctype_ptr_l>:
 800662c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006630:	4770      	bx	lr
	...

08006634 <_localeconv_r>:
 8006634:	4b04      	ldr	r3, [pc, #16]	; (8006648 <_localeconv_r+0x14>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	6a18      	ldr	r0, [r3, #32]
 800663a:	4b04      	ldr	r3, [pc, #16]	; (800664c <_localeconv_r+0x18>)
 800663c:	2800      	cmp	r0, #0
 800663e:	bf08      	it	eq
 8006640:	4618      	moveq	r0, r3
 8006642:	30f0      	adds	r0, #240	; 0xf0
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop
 8006648:	2000000c 	.word	0x2000000c
 800664c:	20000070 	.word	0x20000070

08006650 <__swhatbuf_r>:
 8006650:	b570      	push	{r4, r5, r6, lr}
 8006652:	460e      	mov	r6, r1
 8006654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006658:	2900      	cmp	r1, #0
 800665a:	b090      	sub	sp, #64	; 0x40
 800665c:	4614      	mov	r4, r2
 800665e:	461d      	mov	r5, r3
 8006660:	da07      	bge.n	8006672 <__swhatbuf_r+0x22>
 8006662:	2300      	movs	r3, #0
 8006664:	602b      	str	r3, [r5, #0]
 8006666:	89b3      	ldrh	r3, [r6, #12]
 8006668:	061a      	lsls	r2, r3, #24
 800666a:	d410      	bmi.n	800668e <__swhatbuf_r+0x3e>
 800666c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006670:	e00e      	b.n	8006690 <__swhatbuf_r+0x40>
 8006672:	aa01      	add	r2, sp, #4
 8006674:	f000 fd10 	bl	8007098 <_fstat_r>
 8006678:	2800      	cmp	r0, #0
 800667a:	dbf2      	blt.n	8006662 <__swhatbuf_r+0x12>
 800667c:	9a02      	ldr	r2, [sp, #8]
 800667e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006682:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006686:	425a      	negs	r2, r3
 8006688:	415a      	adcs	r2, r3
 800668a:	602a      	str	r2, [r5, #0]
 800668c:	e7ee      	b.n	800666c <__swhatbuf_r+0x1c>
 800668e:	2340      	movs	r3, #64	; 0x40
 8006690:	2000      	movs	r0, #0
 8006692:	6023      	str	r3, [r4, #0]
 8006694:	b010      	add	sp, #64	; 0x40
 8006696:	bd70      	pop	{r4, r5, r6, pc}

08006698 <__smakebuf_r>:
 8006698:	898b      	ldrh	r3, [r1, #12]
 800669a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800669c:	079d      	lsls	r5, r3, #30
 800669e:	4606      	mov	r6, r0
 80066a0:	460c      	mov	r4, r1
 80066a2:	d507      	bpl.n	80066b4 <__smakebuf_r+0x1c>
 80066a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80066a8:	6023      	str	r3, [r4, #0]
 80066aa:	6123      	str	r3, [r4, #16]
 80066ac:	2301      	movs	r3, #1
 80066ae:	6163      	str	r3, [r4, #20]
 80066b0:	b002      	add	sp, #8
 80066b2:	bd70      	pop	{r4, r5, r6, pc}
 80066b4:	ab01      	add	r3, sp, #4
 80066b6:	466a      	mov	r2, sp
 80066b8:	f7ff ffca 	bl	8006650 <__swhatbuf_r>
 80066bc:	9900      	ldr	r1, [sp, #0]
 80066be:	4605      	mov	r5, r0
 80066c0:	4630      	mov	r0, r6
 80066c2:	f7fe f925 	bl	8004910 <_malloc_r>
 80066c6:	b948      	cbnz	r0, 80066dc <__smakebuf_r+0x44>
 80066c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066cc:	059a      	lsls	r2, r3, #22
 80066ce:	d4ef      	bmi.n	80066b0 <__smakebuf_r+0x18>
 80066d0:	f023 0303 	bic.w	r3, r3, #3
 80066d4:	f043 0302 	orr.w	r3, r3, #2
 80066d8:	81a3      	strh	r3, [r4, #12]
 80066da:	e7e3      	b.n	80066a4 <__smakebuf_r+0xc>
 80066dc:	4b0d      	ldr	r3, [pc, #52]	; (8006714 <__smakebuf_r+0x7c>)
 80066de:	62b3      	str	r3, [r6, #40]	; 0x28
 80066e0:	89a3      	ldrh	r3, [r4, #12]
 80066e2:	6020      	str	r0, [r4, #0]
 80066e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066e8:	81a3      	strh	r3, [r4, #12]
 80066ea:	9b00      	ldr	r3, [sp, #0]
 80066ec:	6163      	str	r3, [r4, #20]
 80066ee:	9b01      	ldr	r3, [sp, #4]
 80066f0:	6120      	str	r0, [r4, #16]
 80066f2:	b15b      	cbz	r3, 800670c <__smakebuf_r+0x74>
 80066f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066f8:	4630      	mov	r0, r6
 80066fa:	f000 fcdf 	bl	80070bc <_isatty_r>
 80066fe:	b128      	cbz	r0, 800670c <__smakebuf_r+0x74>
 8006700:	89a3      	ldrh	r3, [r4, #12]
 8006702:	f023 0303 	bic.w	r3, r3, #3
 8006706:	f043 0301 	orr.w	r3, r3, #1
 800670a:	81a3      	strh	r3, [r4, #12]
 800670c:	89a3      	ldrh	r3, [r4, #12]
 800670e:	431d      	orrs	r5, r3
 8006710:	81a5      	strh	r5, [r4, #12]
 8006712:	e7cd      	b.n	80066b0 <__smakebuf_r+0x18>
 8006714:	08006499 	.word	0x08006499

08006718 <__ascii_mbtowc>:
 8006718:	b082      	sub	sp, #8
 800671a:	b901      	cbnz	r1, 800671e <__ascii_mbtowc+0x6>
 800671c:	a901      	add	r1, sp, #4
 800671e:	b142      	cbz	r2, 8006732 <__ascii_mbtowc+0x1a>
 8006720:	b14b      	cbz	r3, 8006736 <__ascii_mbtowc+0x1e>
 8006722:	7813      	ldrb	r3, [r2, #0]
 8006724:	600b      	str	r3, [r1, #0]
 8006726:	7812      	ldrb	r2, [r2, #0]
 8006728:	1c10      	adds	r0, r2, #0
 800672a:	bf18      	it	ne
 800672c:	2001      	movne	r0, #1
 800672e:	b002      	add	sp, #8
 8006730:	4770      	bx	lr
 8006732:	4610      	mov	r0, r2
 8006734:	e7fb      	b.n	800672e <__ascii_mbtowc+0x16>
 8006736:	f06f 0001 	mvn.w	r0, #1
 800673a:	e7f8      	b.n	800672e <__ascii_mbtowc+0x16>

0800673c <memcpy>:
 800673c:	b510      	push	{r4, lr}
 800673e:	1e43      	subs	r3, r0, #1
 8006740:	440a      	add	r2, r1
 8006742:	4291      	cmp	r1, r2
 8006744:	d100      	bne.n	8006748 <memcpy+0xc>
 8006746:	bd10      	pop	{r4, pc}
 8006748:	f811 4b01 	ldrb.w	r4, [r1], #1
 800674c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006750:	e7f7      	b.n	8006742 <memcpy+0x6>

08006752 <__malloc_lock>:
 8006752:	4770      	bx	lr

08006754 <__malloc_unlock>:
 8006754:	4770      	bx	lr

08006756 <_Balloc>:
 8006756:	b570      	push	{r4, r5, r6, lr}
 8006758:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800675a:	4604      	mov	r4, r0
 800675c:	460e      	mov	r6, r1
 800675e:	b93d      	cbnz	r5, 8006770 <_Balloc+0x1a>
 8006760:	2010      	movs	r0, #16
 8006762:	f7fe f877 	bl	8004854 <malloc>
 8006766:	6260      	str	r0, [r4, #36]	; 0x24
 8006768:	6045      	str	r5, [r0, #4]
 800676a:	6085      	str	r5, [r0, #8]
 800676c:	6005      	str	r5, [r0, #0]
 800676e:	60c5      	str	r5, [r0, #12]
 8006770:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006772:	68eb      	ldr	r3, [r5, #12]
 8006774:	b183      	cbz	r3, 8006798 <_Balloc+0x42>
 8006776:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800677e:	b9b8      	cbnz	r0, 80067b0 <_Balloc+0x5a>
 8006780:	2101      	movs	r1, #1
 8006782:	fa01 f506 	lsl.w	r5, r1, r6
 8006786:	1d6a      	adds	r2, r5, #5
 8006788:	0092      	lsls	r2, r2, #2
 800678a:	4620      	mov	r0, r4
 800678c:	f000 fab4 	bl	8006cf8 <_calloc_r>
 8006790:	b160      	cbz	r0, 80067ac <_Balloc+0x56>
 8006792:	6046      	str	r6, [r0, #4]
 8006794:	6085      	str	r5, [r0, #8]
 8006796:	e00e      	b.n	80067b6 <_Balloc+0x60>
 8006798:	2221      	movs	r2, #33	; 0x21
 800679a:	2104      	movs	r1, #4
 800679c:	4620      	mov	r0, r4
 800679e:	f000 faab 	bl	8006cf8 <_calloc_r>
 80067a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067a4:	60e8      	str	r0, [r5, #12]
 80067a6:	68db      	ldr	r3, [r3, #12]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e4      	bne.n	8006776 <_Balloc+0x20>
 80067ac:	2000      	movs	r0, #0
 80067ae:	bd70      	pop	{r4, r5, r6, pc}
 80067b0:	6802      	ldr	r2, [r0, #0]
 80067b2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80067b6:	2300      	movs	r3, #0
 80067b8:	6103      	str	r3, [r0, #16]
 80067ba:	60c3      	str	r3, [r0, #12]
 80067bc:	bd70      	pop	{r4, r5, r6, pc}

080067be <_Bfree>:
 80067be:	b570      	push	{r4, r5, r6, lr}
 80067c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80067c2:	4606      	mov	r6, r0
 80067c4:	460d      	mov	r5, r1
 80067c6:	b93c      	cbnz	r4, 80067d8 <_Bfree+0x1a>
 80067c8:	2010      	movs	r0, #16
 80067ca:	f7fe f843 	bl	8004854 <malloc>
 80067ce:	6270      	str	r0, [r6, #36]	; 0x24
 80067d0:	6044      	str	r4, [r0, #4]
 80067d2:	6084      	str	r4, [r0, #8]
 80067d4:	6004      	str	r4, [r0, #0]
 80067d6:	60c4      	str	r4, [r0, #12]
 80067d8:	b13d      	cbz	r5, 80067ea <_Bfree+0x2c>
 80067da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80067dc:	686a      	ldr	r2, [r5, #4]
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067e4:	6029      	str	r1, [r5, #0]
 80067e6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80067ea:	bd70      	pop	{r4, r5, r6, pc}

080067ec <__multadd>:
 80067ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067f0:	690d      	ldr	r5, [r1, #16]
 80067f2:	461f      	mov	r7, r3
 80067f4:	4606      	mov	r6, r0
 80067f6:	460c      	mov	r4, r1
 80067f8:	f101 0e14 	add.w	lr, r1, #20
 80067fc:	2300      	movs	r3, #0
 80067fe:	f8de 0000 	ldr.w	r0, [lr]
 8006802:	b281      	uxth	r1, r0
 8006804:	fb02 7101 	mla	r1, r2, r1, r7
 8006808:	0c0f      	lsrs	r7, r1, #16
 800680a:	0c00      	lsrs	r0, r0, #16
 800680c:	fb02 7000 	mla	r0, r2, r0, r7
 8006810:	b289      	uxth	r1, r1
 8006812:	3301      	adds	r3, #1
 8006814:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006818:	429d      	cmp	r5, r3
 800681a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800681e:	f84e 1b04 	str.w	r1, [lr], #4
 8006822:	dcec      	bgt.n	80067fe <__multadd+0x12>
 8006824:	b1d7      	cbz	r7, 800685c <__multadd+0x70>
 8006826:	68a3      	ldr	r3, [r4, #8]
 8006828:	429d      	cmp	r5, r3
 800682a:	db12      	blt.n	8006852 <__multadd+0x66>
 800682c:	6861      	ldr	r1, [r4, #4]
 800682e:	4630      	mov	r0, r6
 8006830:	3101      	adds	r1, #1
 8006832:	f7ff ff90 	bl	8006756 <_Balloc>
 8006836:	6922      	ldr	r2, [r4, #16]
 8006838:	3202      	adds	r2, #2
 800683a:	f104 010c 	add.w	r1, r4, #12
 800683e:	4680      	mov	r8, r0
 8006840:	0092      	lsls	r2, r2, #2
 8006842:	300c      	adds	r0, #12
 8006844:	f7ff ff7a 	bl	800673c <memcpy>
 8006848:	4621      	mov	r1, r4
 800684a:	4630      	mov	r0, r6
 800684c:	f7ff ffb7 	bl	80067be <_Bfree>
 8006850:	4644      	mov	r4, r8
 8006852:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006856:	3501      	adds	r5, #1
 8006858:	615f      	str	r7, [r3, #20]
 800685a:	6125      	str	r5, [r4, #16]
 800685c:	4620      	mov	r0, r4
 800685e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006862 <__hi0bits>:
 8006862:	0c02      	lsrs	r2, r0, #16
 8006864:	0412      	lsls	r2, r2, #16
 8006866:	4603      	mov	r3, r0
 8006868:	b9b2      	cbnz	r2, 8006898 <__hi0bits+0x36>
 800686a:	0403      	lsls	r3, r0, #16
 800686c:	2010      	movs	r0, #16
 800686e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006872:	bf04      	itt	eq
 8006874:	021b      	lsleq	r3, r3, #8
 8006876:	3008      	addeq	r0, #8
 8006878:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800687c:	bf04      	itt	eq
 800687e:	011b      	lsleq	r3, r3, #4
 8006880:	3004      	addeq	r0, #4
 8006882:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006886:	bf04      	itt	eq
 8006888:	009b      	lsleq	r3, r3, #2
 800688a:	3002      	addeq	r0, #2
 800688c:	2b00      	cmp	r3, #0
 800688e:	db06      	blt.n	800689e <__hi0bits+0x3c>
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	d503      	bpl.n	800689c <__hi0bits+0x3a>
 8006894:	3001      	adds	r0, #1
 8006896:	4770      	bx	lr
 8006898:	2000      	movs	r0, #0
 800689a:	e7e8      	b.n	800686e <__hi0bits+0xc>
 800689c:	2020      	movs	r0, #32
 800689e:	4770      	bx	lr

080068a0 <__lo0bits>:
 80068a0:	6803      	ldr	r3, [r0, #0]
 80068a2:	f013 0207 	ands.w	r2, r3, #7
 80068a6:	4601      	mov	r1, r0
 80068a8:	d00b      	beq.n	80068c2 <__lo0bits+0x22>
 80068aa:	07da      	lsls	r2, r3, #31
 80068ac:	d423      	bmi.n	80068f6 <__lo0bits+0x56>
 80068ae:	0798      	lsls	r0, r3, #30
 80068b0:	bf49      	itett	mi
 80068b2:	085b      	lsrmi	r3, r3, #1
 80068b4:	089b      	lsrpl	r3, r3, #2
 80068b6:	2001      	movmi	r0, #1
 80068b8:	600b      	strmi	r3, [r1, #0]
 80068ba:	bf5c      	itt	pl
 80068bc:	600b      	strpl	r3, [r1, #0]
 80068be:	2002      	movpl	r0, #2
 80068c0:	4770      	bx	lr
 80068c2:	b298      	uxth	r0, r3
 80068c4:	b9a8      	cbnz	r0, 80068f2 <__lo0bits+0x52>
 80068c6:	0c1b      	lsrs	r3, r3, #16
 80068c8:	2010      	movs	r0, #16
 80068ca:	f013 0fff 	tst.w	r3, #255	; 0xff
 80068ce:	bf04      	itt	eq
 80068d0:	0a1b      	lsreq	r3, r3, #8
 80068d2:	3008      	addeq	r0, #8
 80068d4:	071a      	lsls	r2, r3, #28
 80068d6:	bf04      	itt	eq
 80068d8:	091b      	lsreq	r3, r3, #4
 80068da:	3004      	addeq	r0, #4
 80068dc:	079a      	lsls	r2, r3, #30
 80068de:	bf04      	itt	eq
 80068e0:	089b      	lsreq	r3, r3, #2
 80068e2:	3002      	addeq	r0, #2
 80068e4:	07da      	lsls	r2, r3, #31
 80068e6:	d402      	bmi.n	80068ee <__lo0bits+0x4e>
 80068e8:	085b      	lsrs	r3, r3, #1
 80068ea:	d006      	beq.n	80068fa <__lo0bits+0x5a>
 80068ec:	3001      	adds	r0, #1
 80068ee:	600b      	str	r3, [r1, #0]
 80068f0:	4770      	bx	lr
 80068f2:	4610      	mov	r0, r2
 80068f4:	e7e9      	b.n	80068ca <__lo0bits+0x2a>
 80068f6:	2000      	movs	r0, #0
 80068f8:	4770      	bx	lr
 80068fa:	2020      	movs	r0, #32
 80068fc:	4770      	bx	lr

080068fe <__i2b>:
 80068fe:	b510      	push	{r4, lr}
 8006900:	460c      	mov	r4, r1
 8006902:	2101      	movs	r1, #1
 8006904:	f7ff ff27 	bl	8006756 <_Balloc>
 8006908:	2201      	movs	r2, #1
 800690a:	6144      	str	r4, [r0, #20]
 800690c:	6102      	str	r2, [r0, #16]
 800690e:	bd10      	pop	{r4, pc}

08006910 <__multiply>:
 8006910:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006914:	4614      	mov	r4, r2
 8006916:	690a      	ldr	r2, [r1, #16]
 8006918:	6923      	ldr	r3, [r4, #16]
 800691a:	429a      	cmp	r2, r3
 800691c:	bfb8      	it	lt
 800691e:	460b      	movlt	r3, r1
 8006920:	4689      	mov	r9, r1
 8006922:	bfbc      	itt	lt
 8006924:	46a1      	movlt	r9, r4
 8006926:	461c      	movlt	r4, r3
 8006928:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800692c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006930:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006934:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006938:	eb07 060a 	add.w	r6, r7, sl
 800693c:	429e      	cmp	r6, r3
 800693e:	bfc8      	it	gt
 8006940:	3101      	addgt	r1, #1
 8006942:	f7ff ff08 	bl	8006756 <_Balloc>
 8006946:	f100 0514 	add.w	r5, r0, #20
 800694a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800694e:	462b      	mov	r3, r5
 8006950:	2200      	movs	r2, #0
 8006952:	4543      	cmp	r3, r8
 8006954:	d316      	bcc.n	8006984 <__multiply+0x74>
 8006956:	f104 0214 	add.w	r2, r4, #20
 800695a:	f109 0114 	add.w	r1, r9, #20
 800695e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8006962:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006966:	9301      	str	r3, [sp, #4]
 8006968:	9c01      	ldr	r4, [sp, #4]
 800696a:	4294      	cmp	r4, r2
 800696c:	4613      	mov	r3, r2
 800696e:	d80c      	bhi.n	800698a <__multiply+0x7a>
 8006970:	2e00      	cmp	r6, #0
 8006972:	dd03      	ble.n	800697c <__multiply+0x6c>
 8006974:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006978:	2b00      	cmp	r3, #0
 800697a:	d054      	beq.n	8006a26 <__multiply+0x116>
 800697c:	6106      	str	r6, [r0, #16]
 800697e:	b003      	add	sp, #12
 8006980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006984:	f843 2b04 	str.w	r2, [r3], #4
 8006988:	e7e3      	b.n	8006952 <__multiply+0x42>
 800698a:	f8b3 a000 	ldrh.w	sl, [r3]
 800698e:	3204      	adds	r2, #4
 8006990:	f1ba 0f00 	cmp.w	sl, #0
 8006994:	d020      	beq.n	80069d8 <__multiply+0xc8>
 8006996:	46ae      	mov	lr, r5
 8006998:	4689      	mov	r9, r1
 800699a:	f04f 0c00 	mov.w	ip, #0
 800699e:	f859 4b04 	ldr.w	r4, [r9], #4
 80069a2:	f8be b000 	ldrh.w	fp, [lr]
 80069a6:	b2a3      	uxth	r3, r4
 80069a8:	fb0a b303 	mla	r3, sl, r3, fp
 80069ac:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80069b0:	f8de 4000 	ldr.w	r4, [lr]
 80069b4:	4463      	add	r3, ip
 80069b6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80069ba:	fb0a c40b 	mla	r4, sl, fp, ip
 80069be:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80069c8:	454f      	cmp	r7, r9
 80069ca:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80069ce:	f84e 3b04 	str.w	r3, [lr], #4
 80069d2:	d8e4      	bhi.n	800699e <__multiply+0x8e>
 80069d4:	f8ce c000 	str.w	ip, [lr]
 80069d8:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80069dc:	f1b9 0f00 	cmp.w	r9, #0
 80069e0:	d01f      	beq.n	8006a22 <__multiply+0x112>
 80069e2:	682b      	ldr	r3, [r5, #0]
 80069e4:	46ae      	mov	lr, r5
 80069e6:	468c      	mov	ip, r1
 80069e8:	f04f 0a00 	mov.w	sl, #0
 80069ec:	f8bc 4000 	ldrh.w	r4, [ip]
 80069f0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80069f4:	fb09 b404 	mla	r4, r9, r4, fp
 80069f8:	44a2      	add	sl, r4
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8006a00:	f84e 3b04 	str.w	r3, [lr], #4
 8006a04:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a08:	f8be 4000 	ldrh.w	r4, [lr]
 8006a0c:	0c1b      	lsrs	r3, r3, #16
 8006a0e:	fb09 4303 	mla	r3, r9, r3, r4
 8006a12:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8006a16:	4567      	cmp	r7, ip
 8006a18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a1c:	d8e6      	bhi.n	80069ec <__multiply+0xdc>
 8006a1e:	f8ce 3000 	str.w	r3, [lr]
 8006a22:	3504      	adds	r5, #4
 8006a24:	e7a0      	b.n	8006968 <__multiply+0x58>
 8006a26:	3e01      	subs	r6, #1
 8006a28:	e7a2      	b.n	8006970 <__multiply+0x60>
	...

08006a2c <__pow5mult>:
 8006a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a30:	4615      	mov	r5, r2
 8006a32:	f012 0203 	ands.w	r2, r2, #3
 8006a36:	4606      	mov	r6, r0
 8006a38:	460f      	mov	r7, r1
 8006a3a:	d007      	beq.n	8006a4c <__pow5mult+0x20>
 8006a3c:	3a01      	subs	r2, #1
 8006a3e:	4c21      	ldr	r4, [pc, #132]	; (8006ac4 <__pow5mult+0x98>)
 8006a40:	2300      	movs	r3, #0
 8006a42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a46:	f7ff fed1 	bl	80067ec <__multadd>
 8006a4a:	4607      	mov	r7, r0
 8006a4c:	10ad      	asrs	r5, r5, #2
 8006a4e:	d035      	beq.n	8006abc <__pow5mult+0x90>
 8006a50:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006a52:	b93c      	cbnz	r4, 8006a64 <__pow5mult+0x38>
 8006a54:	2010      	movs	r0, #16
 8006a56:	f7fd fefd 	bl	8004854 <malloc>
 8006a5a:	6270      	str	r0, [r6, #36]	; 0x24
 8006a5c:	6044      	str	r4, [r0, #4]
 8006a5e:	6084      	str	r4, [r0, #8]
 8006a60:	6004      	str	r4, [r0, #0]
 8006a62:	60c4      	str	r4, [r0, #12]
 8006a64:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006a68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a6c:	b94c      	cbnz	r4, 8006a82 <__pow5mult+0x56>
 8006a6e:	f240 2171 	movw	r1, #625	; 0x271
 8006a72:	4630      	mov	r0, r6
 8006a74:	f7ff ff43 	bl	80068fe <__i2b>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a7e:	4604      	mov	r4, r0
 8006a80:	6003      	str	r3, [r0, #0]
 8006a82:	f04f 0800 	mov.w	r8, #0
 8006a86:	07eb      	lsls	r3, r5, #31
 8006a88:	d50a      	bpl.n	8006aa0 <__pow5mult+0x74>
 8006a8a:	4639      	mov	r1, r7
 8006a8c:	4622      	mov	r2, r4
 8006a8e:	4630      	mov	r0, r6
 8006a90:	f7ff ff3e 	bl	8006910 <__multiply>
 8006a94:	4639      	mov	r1, r7
 8006a96:	4681      	mov	r9, r0
 8006a98:	4630      	mov	r0, r6
 8006a9a:	f7ff fe90 	bl	80067be <_Bfree>
 8006a9e:	464f      	mov	r7, r9
 8006aa0:	106d      	asrs	r5, r5, #1
 8006aa2:	d00b      	beq.n	8006abc <__pow5mult+0x90>
 8006aa4:	6820      	ldr	r0, [r4, #0]
 8006aa6:	b938      	cbnz	r0, 8006ab8 <__pow5mult+0x8c>
 8006aa8:	4622      	mov	r2, r4
 8006aaa:	4621      	mov	r1, r4
 8006aac:	4630      	mov	r0, r6
 8006aae:	f7ff ff2f 	bl	8006910 <__multiply>
 8006ab2:	6020      	str	r0, [r4, #0]
 8006ab4:	f8c0 8000 	str.w	r8, [r0]
 8006ab8:	4604      	mov	r4, r0
 8006aba:	e7e4      	b.n	8006a86 <__pow5mult+0x5a>
 8006abc:	4638      	mov	r0, r7
 8006abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ac2:	bf00      	nop
 8006ac4:	080073b0 	.word	0x080073b0

08006ac8 <__lshift>:
 8006ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006acc:	460c      	mov	r4, r1
 8006ace:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ad2:	6923      	ldr	r3, [r4, #16]
 8006ad4:	6849      	ldr	r1, [r1, #4]
 8006ad6:	eb0a 0903 	add.w	r9, sl, r3
 8006ada:	68a3      	ldr	r3, [r4, #8]
 8006adc:	4607      	mov	r7, r0
 8006ade:	4616      	mov	r6, r2
 8006ae0:	f109 0501 	add.w	r5, r9, #1
 8006ae4:	42ab      	cmp	r3, r5
 8006ae6:	db31      	blt.n	8006b4c <__lshift+0x84>
 8006ae8:	4638      	mov	r0, r7
 8006aea:	f7ff fe34 	bl	8006756 <_Balloc>
 8006aee:	2200      	movs	r2, #0
 8006af0:	4680      	mov	r8, r0
 8006af2:	f100 0314 	add.w	r3, r0, #20
 8006af6:	4611      	mov	r1, r2
 8006af8:	4552      	cmp	r2, sl
 8006afa:	db2a      	blt.n	8006b52 <__lshift+0x8a>
 8006afc:	6920      	ldr	r0, [r4, #16]
 8006afe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b02:	f104 0114 	add.w	r1, r4, #20
 8006b06:	f016 021f 	ands.w	r2, r6, #31
 8006b0a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006b0e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8006b12:	d022      	beq.n	8006b5a <__lshift+0x92>
 8006b14:	f1c2 0c20 	rsb	ip, r2, #32
 8006b18:	2000      	movs	r0, #0
 8006b1a:	680e      	ldr	r6, [r1, #0]
 8006b1c:	4096      	lsls	r6, r2
 8006b1e:	4330      	orrs	r0, r6
 8006b20:	f843 0b04 	str.w	r0, [r3], #4
 8006b24:	f851 0b04 	ldr.w	r0, [r1], #4
 8006b28:	458e      	cmp	lr, r1
 8006b2a:	fa20 f00c 	lsr.w	r0, r0, ip
 8006b2e:	d8f4      	bhi.n	8006b1a <__lshift+0x52>
 8006b30:	6018      	str	r0, [r3, #0]
 8006b32:	b108      	cbz	r0, 8006b38 <__lshift+0x70>
 8006b34:	f109 0502 	add.w	r5, r9, #2
 8006b38:	3d01      	subs	r5, #1
 8006b3a:	4638      	mov	r0, r7
 8006b3c:	f8c8 5010 	str.w	r5, [r8, #16]
 8006b40:	4621      	mov	r1, r4
 8006b42:	f7ff fe3c 	bl	80067be <_Bfree>
 8006b46:	4640      	mov	r0, r8
 8006b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b4c:	3101      	adds	r1, #1
 8006b4e:	005b      	lsls	r3, r3, #1
 8006b50:	e7c8      	b.n	8006ae4 <__lshift+0x1c>
 8006b52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006b56:	3201      	adds	r2, #1
 8006b58:	e7ce      	b.n	8006af8 <__lshift+0x30>
 8006b5a:	3b04      	subs	r3, #4
 8006b5c:	f851 2b04 	ldr.w	r2, [r1], #4
 8006b60:	f843 2f04 	str.w	r2, [r3, #4]!
 8006b64:	458e      	cmp	lr, r1
 8006b66:	d8f9      	bhi.n	8006b5c <__lshift+0x94>
 8006b68:	e7e6      	b.n	8006b38 <__lshift+0x70>

08006b6a <__mcmp>:
 8006b6a:	6903      	ldr	r3, [r0, #16]
 8006b6c:	690a      	ldr	r2, [r1, #16]
 8006b6e:	1a9b      	subs	r3, r3, r2
 8006b70:	b530      	push	{r4, r5, lr}
 8006b72:	d10c      	bne.n	8006b8e <__mcmp+0x24>
 8006b74:	0092      	lsls	r2, r2, #2
 8006b76:	3014      	adds	r0, #20
 8006b78:	3114      	adds	r1, #20
 8006b7a:	1884      	adds	r4, r0, r2
 8006b7c:	4411      	add	r1, r2
 8006b7e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b82:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b86:	4295      	cmp	r5, r2
 8006b88:	d003      	beq.n	8006b92 <__mcmp+0x28>
 8006b8a:	d305      	bcc.n	8006b98 <__mcmp+0x2e>
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	4618      	mov	r0, r3
 8006b90:	bd30      	pop	{r4, r5, pc}
 8006b92:	42a0      	cmp	r0, r4
 8006b94:	d3f3      	bcc.n	8006b7e <__mcmp+0x14>
 8006b96:	e7fa      	b.n	8006b8e <__mcmp+0x24>
 8006b98:	f04f 33ff 	mov.w	r3, #4294967295
 8006b9c:	e7f7      	b.n	8006b8e <__mcmp+0x24>

08006b9e <__mdiff>:
 8006b9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ba2:	460d      	mov	r5, r1
 8006ba4:	4607      	mov	r7, r0
 8006ba6:	4611      	mov	r1, r2
 8006ba8:	4628      	mov	r0, r5
 8006baa:	4614      	mov	r4, r2
 8006bac:	f7ff ffdd 	bl	8006b6a <__mcmp>
 8006bb0:	1e06      	subs	r6, r0, #0
 8006bb2:	d108      	bne.n	8006bc6 <__mdiff+0x28>
 8006bb4:	4631      	mov	r1, r6
 8006bb6:	4638      	mov	r0, r7
 8006bb8:	f7ff fdcd 	bl	8006756 <_Balloc>
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	6103      	str	r3, [r0, #16]
 8006bc0:	6146      	str	r6, [r0, #20]
 8006bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc6:	bfa4      	itt	ge
 8006bc8:	4623      	movge	r3, r4
 8006bca:	462c      	movge	r4, r5
 8006bcc:	4638      	mov	r0, r7
 8006bce:	6861      	ldr	r1, [r4, #4]
 8006bd0:	bfa6      	itte	ge
 8006bd2:	461d      	movge	r5, r3
 8006bd4:	2600      	movge	r6, #0
 8006bd6:	2601      	movlt	r6, #1
 8006bd8:	f7ff fdbd 	bl	8006756 <_Balloc>
 8006bdc:	692b      	ldr	r3, [r5, #16]
 8006bde:	60c6      	str	r6, [r0, #12]
 8006be0:	6926      	ldr	r6, [r4, #16]
 8006be2:	f105 0914 	add.w	r9, r5, #20
 8006be6:	f104 0214 	add.w	r2, r4, #20
 8006bea:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006bee:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006bf2:	f100 0514 	add.w	r5, r0, #20
 8006bf6:	f04f 0c00 	mov.w	ip, #0
 8006bfa:	f852 ab04 	ldr.w	sl, [r2], #4
 8006bfe:	f859 4b04 	ldr.w	r4, [r9], #4
 8006c02:	fa1c f18a 	uxtah	r1, ip, sl
 8006c06:	b2a3      	uxth	r3, r4
 8006c08:	1ac9      	subs	r1, r1, r3
 8006c0a:	0c23      	lsrs	r3, r4, #16
 8006c0c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006c10:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006c14:	b289      	uxth	r1, r1
 8006c16:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006c1a:	45c8      	cmp	r8, r9
 8006c1c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006c20:	4696      	mov	lr, r2
 8006c22:	f845 3b04 	str.w	r3, [r5], #4
 8006c26:	d8e8      	bhi.n	8006bfa <__mdiff+0x5c>
 8006c28:	45be      	cmp	lr, r7
 8006c2a:	d305      	bcc.n	8006c38 <__mdiff+0x9a>
 8006c2c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006c30:	b18b      	cbz	r3, 8006c56 <__mdiff+0xb8>
 8006c32:	6106      	str	r6, [r0, #16]
 8006c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c38:	f85e 1b04 	ldr.w	r1, [lr], #4
 8006c3c:	fa1c f381 	uxtah	r3, ip, r1
 8006c40:	141a      	asrs	r2, r3, #16
 8006c42:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006c50:	f845 3b04 	str.w	r3, [r5], #4
 8006c54:	e7e8      	b.n	8006c28 <__mdiff+0x8a>
 8006c56:	3e01      	subs	r6, #1
 8006c58:	e7e8      	b.n	8006c2c <__mdiff+0x8e>

08006c5a <__d2b>:
 8006c5a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c5e:	460e      	mov	r6, r1
 8006c60:	2101      	movs	r1, #1
 8006c62:	ec59 8b10 	vmov	r8, r9, d0
 8006c66:	4615      	mov	r5, r2
 8006c68:	f7ff fd75 	bl	8006756 <_Balloc>
 8006c6c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006c70:	4607      	mov	r7, r0
 8006c72:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c76:	bb34      	cbnz	r4, 8006cc6 <__d2b+0x6c>
 8006c78:	9301      	str	r3, [sp, #4]
 8006c7a:	f1b8 0f00 	cmp.w	r8, #0
 8006c7e:	d027      	beq.n	8006cd0 <__d2b+0x76>
 8006c80:	a802      	add	r0, sp, #8
 8006c82:	f840 8d08 	str.w	r8, [r0, #-8]!
 8006c86:	f7ff fe0b 	bl	80068a0 <__lo0bits>
 8006c8a:	9900      	ldr	r1, [sp, #0]
 8006c8c:	b1f0      	cbz	r0, 8006ccc <__d2b+0x72>
 8006c8e:	9a01      	ldr	r2, [sp, #4]
 8006c90:	f1c0 0320 	rsb	r3, r0, #32
 8006c94:	fa02 f303 	lsl.w	r3, r2, r3
 8006c98:	430b      	orrs	r3, r1
 8006c9a:	40c2      	lsrs	r2, r0
 8006c9c:	617b      	str	r3, [r7, #20]
 8006c9e:	9201      	str	r2, [sp, #4]
 8006ca0:	9b01      	ldr	r3, [sp, #4]
 8006ca2:	61bb      	str	r3, [r7, #24]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	bf14      	ite	ne
 8006ca8:	2102      	movne	r1, #2
 8006caa:	2101      	moveq	r1, #1
 8006cac:	6139      	str	r1, [r7, #16]
 8006cae:	b1c4      	cbz	r4, 8006ce2 <__d2b+0x88>
 8006cb0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006cb4:	4404      	add	r4, r0
 8006cb6:	6034      	str	r4, [r6, #0]
 8006cb8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006cbc:	6028      	str	r0, [r5, #0]
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	b003      	add	sp, #12
 8006cc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cca:	e7d5      	b.n	8006c78 <__d2b+0x1e>
 8006ccc:	6179      	str	r1, [r7, #20]
 8006cce:	e7e7      	b.n	8006ca0 <__d2b+0x46>
 8006cd0:	a801      	add	r0, sp, #4
 8006cd2:	f7ff fde5 	bl	80068a0 <__lo0bits>
 8006cd6:	9b01      	ldr	r3, [sp, #4]
 8006cd8:	617b      	str	r3, [r7, #20]
 8006cda:	2101      	movs	r1, #1
 8006cdc:	6139      	str	r1, [r7, #16]
 8006cde:	3020      	adds	r0, #32
 8006ce0:	e7e5      	b.n	8006cae <__d2b+0x54>
 8006ce2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006ce6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006cea:	6030      	str	r0, [r6, #0]
 8006cec:	6918      	ldr	r0, [r3, #16]
 8006cee:	f7ff fdb8 	bl	8006862 <__hi0bits>
 8006cf2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006cf6:	e7e1      	b.n	8006cbc <__d2b+0x62>

08006cf8 <_calloc_r>:
 8006cf8:	b538      	push	{r3, r4, r5, lr}
 8006cfa:	fb02 f401 	mul.w	r4, r2, r1
 8006cfe:	4621      	mov	r1, r4
 8006d00:	f7fd fe06 	bl	8004910 <_malloc_r>
 8006d04:	4605      	mov	r5, r0
 8006d06:	b118      	cbz	r0, 8006d10 <_calloc_r+0x18>
 8006d08:	4622      	mov	r2, r4
 8006d0a:	2100      	movs	r1, #0
 8006d0c:	f7fd fdaa 	bl	8004864 <memset>
 8006d10:	4628      	mov	r0, r5
 8006d12:	bd38      	pop	{r3, r4, r5, pc}

08006d14 <__ssputs_r>:
 8006d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d18:	688e      	ldr	r6, [r1, #8]
 8006d1a:	429e      	cmp	r6, r3
 8006d1c:	4682      	mov	sl, r0
 8006d1e:	460c      	mov	r4, r1
 8006d20:	4691      	mov	r9, r2
 8006d22:	4698      	mov	r8, r3
 8006d24:	d835      	bhi.n	8006d92 <__ssputs_r+0x7e>
 8006d26:	898a      	ldrh	r2, [r1, #12]
 8006d28:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d2c:	d031      	beq.n	8006d92 <__ssputs_r+0x7e>
 8006d2e:	6825      	ldr	r5, [r4, #0]
 8006d30:	6909      	ldr	r1, [r1, #16]
 8006d32:	1a6f      	subs	r7, r5, r1
 8006d34:	6965      	ldr	r5, [r4, #20]
 8006d36:	2302      	movs	r3, #2
 8006d38:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d3c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006d40:	f108 0301 	add.w	r3, r8, #1
 8006d44:	443b      	add	r3, r7
 8006d46:	429d      	cmp	r5, r3
 8006d48:	bf38      	it	cc
 8006d4a:	461d      	movcc	r5, r3
 8006d4c:	0553      	lsls	r3, r2, #21
 8006d4e:	d531      	bpl.n	8006db4 <__ssputs_r+0xa0>
 8006d50:	4629      	mov	r1, r5
 8006d52:	f7fd fddd 	bl	8004910 <_malloc_r>
 8006d56:	4606      	mov	r6, r0
 8006d58:	b950      	cbnz	r0, 8006d70 <__ssputs_r+0x5c>
 8006d5a:	230c      	movs	r3, #12
 8006d5c:	f8ca 3000 	str.w	r3, [sl]
 8006d60:	89a3      	ldrh	r3, [r4, #12]
 8006d62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d66:	81a3      	strh	r3, [r4, #12]
 8006d68:	f04f 30ff 	mov.w	r0, #4294967295
 8006d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d70:	463a      	mov	r2, r7
 8006d72:	6921      	ldr	r1, [r4, #16]
 8006d74:	f7ff fce2 	bl	800673c <memcpy>
 8006d78:	89a3      	ldrh	r3, [r4, #12]
 8006d7a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006d7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d82:	81a3      	strh	r3, [r4, #12]
 8006d84:	6126      	str	r6, [r4, #16]
 8006d86:	6165      	str	r5, [r4, #20]
 8006d88:	443e      	add	r6, r7
 8006d8a:	1bed      	subs	r5, r5, r7
 8006d8c:	6026      	str	r6, [r4, #0]
 8006d8e:	60a5      	str	r5, [r4, #8]
 8006d90:	4646      	mov	r6, r8
 8006d92:	4546      	cmp	r6, r8
 8006d94:	bf28      	it	cs
 8006d96:	4646      	movcs	r6, r8
 8006d98:	4632      	mov	r2, r6
 8006d9a:	4649      	mov	r1, r9
 8006d9c:	6820      	ldr	r0, [r4, #0]
 8006d9e:	f000 f9af 	bl	8007100 <memmove>
 8006da2:	68a3      	ldr	r3, [r4, #8]
 8006da4:	1b9b      	subs	r3, r3, r6
 8006da6:	60a3      	str	r3, [r4, #8]
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	441e      	add	r6, r3
 8006dac:	6026      	str	r6, [r4, #0]
 8006dae:	2000      	movs	r0, #0
 8006db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006db4:	462a      	mov	r2, r5
 8006db6:	f000 f9bd 	bl	8007134 <_realloc_r>
 8006dba:	4606      	mov	r6, r0
 8006dbc:	2800      	cmp	r0, #0
 8006dbe:	d1e1      	bne.n	8006d84 <__ssputs_r+0x70>
 8006dc0:	6921      	ldr	r1, [r4, #16]
 8006dc2:	4650      	mov	r0, sl
 8006dc4:	f7fd fd56 	bl	8004874 <_free_r>
 8006dc8:	e7c7      	b.n	8006d5a <__ssputs_r+0x46>
	...

08006dcc <_svfiprintf_r>:
 8006dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd0:	b09d      	sub	sp, #116	; 0x74
 8006dd2:	4680      	mov	r8, r0
 8006dd4:	9303      	str	r3, [sp, #12]
 8006dd6:	898b      	ldrh	r3, [r1, #12]
 8006dd8:	061c      	lsls	r4, r3, #24
 8006dda:	460d      	mov	r5, r1
 8006ddc:	4616      	mov	r6, r2
 8006dde:	d50f      	bpl.n	8006e00 <_svfiprintf_r+0x34>
 8006de0:	690b      	ldr	r3, [r1, #16]
 8006de2:	b96b      	cbnz	r3, 8006e00 <_svfiprintf_r+0x34>
 8006de4:	2140      	movs	r1, #64	; 0x40
 8006de6:	f7fd fd93 	bl	8004910 <_malloc_r>
 8006dea:	6028      	str	r0, [r5, #0]
 8006dec:	6128      	str	r0, [r5, #16]
 8006dee:	b928      	cbnz	r0, 8006dfc <_svfiprintf_r+0x30>
 8006df0:	230c      	movs	r3, #12
 8006df2:	f8c8 3000 	str.w	r3, [r8]
 8006df6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dfa:	e0c5      	b.n	8006f88 <_svfiprintf_r+0x1bc>
 8006dfc:	2340      	movs	r3, #64	; 0x40
 8006dfe:	616b      	str	r3, [r5, #20]
 8006e00:	2300      	movs	r3, #0
 8006e02:	9309      	str	r3, [sp, #36]	; 0x24
 8006e04:	2320      	movs	r3, #32
 8006e06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e0a:	2330      	movs	r3, #48	; 0x30
 8006e0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e10:	f04f 0b01 	mov.w	fp, #1
 8006e14:	4637      	mov	r7, r6
 8006e16:	463c      	mov	r4, r7
 8006e18:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d13c      	bne.n	8006e9a <_svfiprintf_r+0xce>
 8006e20:	ebb7 0a06 	subs.w	sl, r7, r6
 8006e24:	d00b      	beq.n	8006e3e <_svfiprintf_r+0x72>
 8006e26:	4653      	mov	r3, sl
 8006e28:	4632      	mov	r2, r6
 8006e2a:	4629      	mov	r1, r5
 8006e2c:	4640      	mov	r0, r8
 8006e2e:	f7ff ff71 	bl	8006d14 <__ssputs_r>
 8006e32:	3001      	adds	r0, #1
 8006e34:	f000 80a3 	beq.w	8006f7e <_svfiprintf_r+0x1b2>
 8006e38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e3a:	4453      	add	r3, sl
 8006e3c:	9309      	str	r3, [sp, #36]	; 0x24
 8006e3e:	783b      	ldrb	r3, [r7, #0]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	f000 809c 	beq.w	8006f7e <_svfiprintf_r+0x1b2>
 8006e46:	2300      	movs	r3, #0
 8006e48:	f04f 32ff 	mov.w	r2, #4294967295
 8006e4c:	9304      	str	r3, [sp, #16]
 8006e4e:	9307      	str	r3, [sp, #28]
 8006e50:	9205      	str	r2, [sp, #20]
 8006e52:	9306      	str	r3, [sp, #24]
 8006e54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e58:	931a      	str	r3, [sp, #104]	; 0x68
 8006e5a:	2205      	movs	r2, #5
 8006e5c:	7821      	ldrb	r1, [r4, #0]
 8006e5e:	4850      	ldr	r0, [pc, #320]	; (8006fa0 <_svfiprintf_r+0x1d4>)
 8006e60:	f7f9 f9be 	bl	80001e0 <memchr>
 8006e64:	1c67      	adds	r7, r4, #1
 8006e66:	9b04      	ldr	r3, [sp, #16]
 8006e68:	b9d8      	cbnz	r0, 8006ea2 <_svfiprintf_r+0xd6>
 8006e6a:	06d9      	lsls	r1, r3, #27
 8006e6c:	bf44      	itt	mi
 8006e6e:	2220      	movmi	r2, #32
 8006e70:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006e74:	071a      	lsls	r2, r3, #28
 8006e76:	bf44      	itt	mi
 8006e78:	222b      	movmi	r2, #43	; 0x2b
 8006e7a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006e7e:	7822      	ldrb	r2, [r4, #0]
 8006e80:	2a2a      	cmp	r2, #42	; 0x2a
 8006e82:	d016      	beq.n	8006eb2 <_svfiprintf_r+0xe6>
 8006e84:	9a07      	ldr	r2, [sp, #28]
 8006e86:	2100      	movs	r1, #0
 8006e88:	200a      	movs	r0, #10
 8006e8a:	4627      	mov	r7, r4
 8006e8c:	3401      	adds	r4, #1
 8006e8e:	783b      	ldrb	r3, [r7, #0]
 8006e90:	3b30      	subs	r3, #48	; 0x30
 8006e92:	2b09      	cmp	r3, #9
 8006e94:	d951      	bls.n	8006f3a <_svfiprintf_r+0x16e>
 8006e96:	b1c9      	cbz	r1, 8006ecc <_svfiprintf_r+0x100>
 8006e98:	e011      	b.n	8006ebe <_svfiprintf_r+0xf2>
 8006e9a:	2b25      	cmp	r3, #37	; 0x25
 8006e9c:	d0c0      	beq.n	8006e20 <_svfiprintf_r+0x54>
 8006e9e:	4627      	mov	r7, r4
 8006ea0:	e7b9      	b.n	8006e16 <_svfiprintf_r+0x4a>
 8006ea2:	4a3f      	ldr	r2, [pc, #252]	; (8006fa0 <_svfiprintf_r+0x1d4>)
 8006ea4:	1a80      	subs	r0, r0, r2
 8006ea6:	fa0b f000 	lsl.w	r0, fp, r0
 8006eaa:	4318      	orrs	r0, r3
 8006eac:	9004      	str	r0, [sp, #16]
 8006eae:	463c      	mov	r4, r7
 8006eb0:	e7d3      	b.n	8006e5a <_svfiprintf_r+0x8e>
 8006eb2:	9a03      	ldr	r2, [sp, #12]
 8006eb4:	1d11      	adds	r1, r2, #4
 8006eb6:	6812      	ldr	r2, [r2, #0]
 8006eb8:	9103      	str	r1, [sp, #12]
 8006eba:	2a00      	cmp	r2, #0
 8006ebc:	db01      	blt.n	8006ec2 <_svfiprintf_r+0xf6>
 8006ebe:	9207      	str	r2, [sp, #28]
 8006ec0:	e004      	b.n	8006ecc <_svfiprintf_r+0x100>
 8006ec2:	4252      	negs	r2, r2
 8006ec4:	f043 0302 	orr.w	r3, r3, #2
 8006ec8:	9207      	str	r2, [sp, #28]
 8006eca:	9304      	str	r3, [sp, #16]
 8006ecc:	783b      	ldrb	r3, [r7, #0]
 8006ece:	2b2e      	cmp	r3, #46	; 0x2e
 8006ed0:	d10e      	bne.n	8006ef0 <_svfiprintf_r+0x124>
 8006ed2:	787b      	ldrb	r3, [r7, #1]
 8006ed4:	2b2a      	cmp	r3, #42	; 0x2a
 8006ed6:	f107 0101 	add.w	r1, r7, #1
 8006eda:	d132      	bne.n	8006f42 <_svfiprintf_r+0x176>
 8006edc:	9b03      	ldr	r3, [sp, #12]
 8006ede:	1d1a      	adds	r2, r3, #4
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	9203      	str	r2, [sp, #12]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	bfb8      	it	lt
 8006ee8:	f04f 33ff 	movlt.w	r3, #4294967295
 8006eec:	3702      	adds	r7, #2
 8006eee:	9305      	str	r3, [sp, #20]
 8006ef0:	4c2c      	ldr	r4, [pc, #176]	; (8006fa4 <_svfiprintf_r+0x1d8>)
 8006ef2:	7839      	ldrb	r1, [r7, #0]
 8006ef4:	2203      	movs	r2, #3
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	f7f9 f972 	bl	80001e0 <memchr>
 8006efc:	b138      	cbz	r0, 8006f0e <_svfiprintf_r+0x142>
 8006efe:	2340      	movs	r3, #64	; 0x40
 8006f00:	1b00      	subs	r0, r0, r4
 8006f02:	fa03 f000 	lsl.w	r0, r3, r0
 8006f06:	9b04      	ldr	r3, [sp, #16]
 8006f08:	4303      	orrs	r3, r0
 8006f0a:	9304      	str	r3, [sp, #16]
 8006f0c:	3701      	adds	r7, #1
 8006f0e:	7839      	ldrb	r1, [r7, #0]
 8006f10:	4825      	ldr	r0, [pc, #148]	; (8006fa8 <_svfiprintf_r+0x1dc>)
 8006f12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f16:	2206      	movs	r2, #6
 8006f18:	1c7e      	adds	r6, r7, #1
 8006f1a:	f7f9 f961 	bl	80001e0 <memchr>
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	d035      	beq.n	8006f8e <_svfiprintf_r+0x1c2>
 8006f22:	4b22      	ldr	r3, [pc, #136]	; (8006fac <_svfiprintf_r+0x1e0>)
 8006f24:	b9fb      	cbnz	r3, 8006f66 <_svfiprintf_r+0x19a>
 8006f26:	9b03      	ldr	r3, [sp, #12]
 8006f28:	3307      	adds	r3, #7
 8006f2a:	f023 0307 	bic.w	r3, r3, #7
 8006f2e:	3308      	adds	r3, #8
 8006f30:	9303      	str	r3, [sp, #12]
 8006f32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f34:	444b      	add	r3, r9
 8006f36:	9309      	str	r3, [sp, #36]	; 0x24
 8006f38:	e76c      	b.n	8006e14 <_svfiprintf_r+0x48>
 8006f3a:	fb00 3202 	mla	r2, r0, r2, r3
 8006f3e:	2101      	movs	r1, #1
 8006f40:	e7a3      	b.n	8006e8a <_svfiprintf_r+0xbe>
 8006f42:	2300      	movs	r3, #0
 8006f44:	9305      	str	r3, [sp, #20]
 8006f46:	4618      	mov	r0, r3
 8006f48:	240a      	movs	r4, #10
 8006f4a:	460f      	mov	r7, r1
 8006f4c:	3101      	adds	r1, #1
 8006f4e:	783a      	ldrb	r2, [r7, #0]
 8006f50:	3a30      	subs	r2, #48	; 0x30
 8006f52:	2a09      	cmp	r2, #9
 8006f54:	d903      	bls.n	8006f5e <_svfiprintf_r+0x192>
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d0ca      	beq.n	8006ef0 <_svfiprintf_r+0x124>
 8006f5a:	9005      	str	r0, [sp, #20]
 8006f5c:	e7c8      	b.n	8006ef0 <_svfiprintf_r+0x124>
 8006f5e:	fb04 2000 	mla	r0, r4, r0, r2
 8006f62:	2301      	movs	r3, #1
 8006f64:	e7f1      	b.n	8006f4a <_svfiprintf_r+0x17e>
 8006f66:	ab03      	add	r3, sp, #12
 8006f68:	9300      	str	r3, [sp, #0]
 8006f6a:	462a      	mov	r2, r5
 8006f6c:	4b10      	ldr	r3, [pc, #64]	; (8006fb0 <_svfiprintf_r+0x1e4>)
 8006f6e:	a904      	add	r1, sp, #16
 8006f70:	4640      	mov	r0, r8
 8006f72:	f7fd fdc1 	bl	8004af8 <_printf_float>
 8006f76:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006f7a:	4681      	mov	r9, r0
 8006f7c:	d1d9      	bne.n	8006f32 <_svfiprintf_r+0x166>
 8006f7e:	89ab      	ldrh	r3, [r5, #12]
 8006f80:	065b      	lsls	r3, r3, #25
 8006f82:	f53f af38 	bmi.w	8006df6 <_svfiprintf_r+0x2a>
 8006f86:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f88:	b01d      	add	sp, #116	; 0x74
 8006f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f8e:	ab03      	add	r3, sp, #12
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	462a      	mov	r2, r5
 8006f94:	4b06      	ldr	r3, [pc, #24]	; (8006fb0 <_svfiprintf_r+0x1e4>)
 8006f96:	a904      	add	r1, sp, #16
 8006f98:	4640      	mov	r0, r8
 8006f9a:	f7fe f863 	bl	8005064 <_printf_i>
 8006f9e:	e7ea      	b.n	8006f76 <_svfiprintf_r+0x1aa>
 8006fa0:	080073bc 	.word	0x080073bc
 8006fa4:	080073c2 	.word	0x080073c2
 8006fa8:	080073c6 	.word	0x080073c6
 8006fac:	08004af9 	.word	0x08004af9
 8006fb0:	08006d15 	.word	0x08006d15

08006fb4 <__sread>:
 8006fb4:	b510      	push	{r4, lr}
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fbc:	f000 f8e0 	bl	8007180 <_read_r>
 8006fc0:	2800      	cmp	r0, #0
 8006fc2:	bfab      	itete	ge
 8006fc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006fc6:	89a3      	ldrhlt	r3, [r4, #12]
 8006fc8:	181b      	addge	r3, r3, r0
 8006fca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006fce:	bfac      	ite	ge
 8006fd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8006fd2:	81a3      	strhlt	r3, [r4, #12]
 8006fd4:	bd10      	pop	{r4, pc}

08006fd6 <__swrite>:
 8006fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fda:	461f      	mov	r7, r3
 8006fdc:	898b      	ldrh	r3, [r1, #12]
 8006fde:	05db      	lsls	r3, r3, #23
 8006fe0:	4605      	mov	r5, r0
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	4616      	mov	r6, r2
 8006fe6:	d505      	bpl.n	8006ff4 <__swrite+0x1e>
 8006fe8:	2302      	movs	r3, #2
 8006fea:	2200      	movs	r2, #0
 8006fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ff0:	f000 f874 	bl	80070dc <_lseek_r>
 8006ff4:	89a3      	ldrh	r3, [r4, #12]
 8006ff6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ffa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ffe:	81a3      	strh	r3, [r4, #12]
 8007000:	4632      	mov	r2, r6
 8007002:	463b      	mov	r3, r7
 8007004:	4628      	mov	r0, r5
 8007006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800700a:	f000 b823 	b.w	8007054 <_write_r>

0800700e <__sseek>:
 800700e:	b510      	push	{r4, lr}
 8007010:	460c      	mov	r4, r1
 8007012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007016:	f000 f861 	bl	80070dc <_lseek_r>
 800701a:	1c43      	adds	r3, r0, #1
 800701c:	89a3      	ldrh	r3, [r4, #12]
 800701e:	bf15      	itete	ne
 8007020:	6560      	strne	r0, [r4, #84]	; 0x54
 8007022:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007026:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800702a:	81a3      	strheq	r3, [r4, #12]
 800702c:	bf18      	it	ne
 800702e:	81a3      	strhne	r3, [r4, #12]
 8007030:	bd10      	pop	{r4, pc}

08007032 <__sclose>:
 8007032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007036:	f000 b81f 	b.w	8007078 <_close_r>

0800703a <__ascii_wctomb>:
 800703a:	b149      	cbz	r1, 8007050 <__ascii_wctomb+0x16>
 800703c:	2aff      	cmp	r2, #255	; 0xff
 800703e:	bf85      	ittet	hi
 8007040:	238a      	movhi	r3, #138	; 0x8a
 8007042:	6003      	strhi	r3, [r0, #0]
 8007044:	700a      	strbls	r2, [r1, #0]
 8007046:	f04f 30ff 	movhi.w	r0, #4294967295
 800704a:	bf98      	it	ls
 800704c:	2001      	movls	r0, #1
 800704e:	4770      	bx	lr
 8007050:	4608      	mov	r0, r1
 8007052:	4770      	bx	lr

08007054 <_write_r>:
 8007054:	b538      	push	{r3, r4, r5, lr}
 8007056:	4c07      	ldr	r4, [pc, #28]	; (8007074 <_write_r+0x20>)
 8007058:	4605      	mov	r5, r0
 800705a:	4608      	mov	r0, r1
 800705c:	4611      	mov	r1, r2
 800705e:	2200      	movs	r2, #0
 8007060:	6022      	str	r2, [r4, #0]
 8007062:	461a      	mov	r2, r3
 8007064:	f7fc ff7c 	bl	8003f60 <_write>
 8007068:	1c43      	adds	r3, r0, #1
 800706a:	d102      	bne.n	8007072 <_write_r+0x1e>
 800706c:	6823      	ldr	r3, [r4, #0]
 800706e:	b103      	cbz	r3, 8007072 <_write_r+0x1e>
 8007070:	602b      	str	r3, [r5, #0]
 8007072:	bd38      	pop	{r3, r4, r5, pc}
 8007074:	20001ba0 	.word	0x20001ba0

08007078 <_close_r>:
 8007078:	b538      	push	{r3, r4, r5, lr}
 800707a:	4c06      	ldr	r4, [pc, #24]	; (8007094 <_close_r+0x1c>)
 800707c:	2300      	movs	r3, #0
 800707e:	4605      	mov	r5, r0
 8007080:	4608      	mov	r0, r1
 8007082:	6023      	str	r3, [r4, #0]
 8007084:	f7fc ff94 	bl	8003fb0 <_close>
 8007088:	1c43      	adds	r3, r0, #1
 800708a:	d102      	bne.n	8007092 <_close_r+0x1a>
 800708c:	6823      	ldr	r3, [r4, #0]
 800708e:	b103      	cbz	r3, 8007092 <_close_r+0x1a>
 8007090:	602b      	str	r3, [r5, #0]
 8007092:	bd38      	pop	{r3, r4, r5, pc}
 8007094:	20001ba0 	.word	0x20001ba0

08007098 <_fstat_r>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	4c07      	ldr	r4, [pc, #28]	; (80070b8 <_fstat_r+0x20>)
 800709c:	2300      	movs	r3, #0
 800709e:	4605      	mov	r5, r0
 80070a0:	4608      	mov	r0, r1
 80070a2:	4611      	mov	r1, r2
 80070a4:	6023      	str	r3, [r4, #0]
 80070a6:	f7fc ff86 	bl	8003fb6 <_fstat>
 80070aa:	1c43      	adds	r3, r0, #1
 80070ac:	d102      	bne.n	80070b4 <_fstat_r+0x1c>
 80070ae:	6823      	ldr	r3, [r4, #0]
 80070b0:	b103      	cbz	r3, 80070b4 <_fstat_r+0x1c>
 80070b2:	602b      	str	r3, [r5, #0]
 80070b4:	bd38      	pop	{r3, r4, r5, pc}
 80070b6:	bf00      	nop
 80070b8:	20001ba0 	.word	0x20001ba0

080070bc <_isatty_r>:
 80070bc:	b538      	push	{r3, r4, r5, lr}
 80070be:	4c06      	ldr	r4, [pc, #24]	; (80070d8 <_isatty_r+0x1c>)
 80070c0:	2300      	movs	r3, #0
 80070c2:	4605      	mov	r5, r0
 80070c4:	4608      	mov	r0, r1
 80070c6:	6023      	str	r3, [r4, #0]
 80070c8:	f7fc ff7a 	bl	8003fc0 <_isatty>
 80070cc:	1c43      	adds	r3, r0, #1
 80070ce:	d102      	bne.n	80070d6 <_isatty_r+0x1a>
 80070d0:	6823      	ldr	r3, [r4, #0]
 80070d2:	b103      	cbz	r3, 80070d6 <_isatty_r+0x1a>
 80070d4:	602b      	str	r3, [r5, #0]
 80070d6:	bd38      	pop	{r3, r4, r5, pc}
 80070d8:	20001ba0 	.word	0x20001ba0

080070dc <_lseek_r>:
 80070dc:	b538      	push	{r3, r4, r5, lr}
 80070de:	4c07      	ldr	r4, [pc, #28]	; (80070fc <_lseek_r+0x20>)
 80070e0:	4605      	mov	r5, r0
 80070e2:	4608      	mov	r0, r1
 80070e4:	4611      	mov	r1, r2
 80070e6:	2200      	movs	r2, #0
 80070e8:	6022      	str	r2, [r4, #0]
 80070ea:	461a      	mov	r2, r3
 80070ec:	f7fc ff6a 	bl	8003fc4 <_lseek>
 80070f0:	1c43      	adds	r3, r0, #1
 80070f2:	d102      	bne.n	80070fa <_lseek_r+0x1e>
 80070f4:	6823      	ldr	r3, [r4, #0]
 80070f6:	b103      	cbz	r3, 80070fa <_lseek_r+0x1e>
 80070f8:	602b      	str	r3, [r5, #0]
 80070fa:	bd38      	pop	{r3, r4, r5, pc}
 80070fc:	20001ba0 	.word	0x20001ba0

08007100 <memmove>:
 8007100:	4288      	cmp	r0, r1
 8007102:	b510      	push	{r4, lr}
 8007104:	eb01 0302 	add.w	r3, r1, r2
 8007108:	d803      	bhi.n	8007112 <memmove+0x12>
 800710a:	1e42      	subs	r2, r0, #1
 800710c:	4299      	cmp	r1, r3
 800710e:	d10c      	bne.n	800712a <memmove+0x2a>
 8007110:	bd10      	pop	{r4, pc}
 8007112:	4298      	cmp	r0, r3
 8007114:	d2f9      	bcs.n	800710a <memmove+0xa>
 8007116:	1881      	adds	r1, r0, r2
 8007118:	1ad2      	subs	r2, r2, r3
 800711a:	42d3      	cmn	r3, r2
 800711c:	d100      	bne.n	8007120 <memmove+0x20>
 800711e:	bd10      	pop	{r4, pc}
 8007120:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007124:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007128:	e7f7      	b.n	800711a <memmove+0x1a>
 800712a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800712e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007132:	e7eb      	b.n	800710c <memmove+0xc>

08007134 <_realloc_r>:
 8007134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007136:	4607      	mov	r7, r0
 8007138:	4614      	mov	r4, r2
 800713a:	460e      	mov	r6, r1
 800713c:	b921      	cbnz	r1, 8007148 <_realloc_r+0x14>
 800713e:	4611      	mov	r1, r2
 8007140:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007144:	f7fd bbe4 	b.w	8004910 <_malloc_r>
 8007148:	b922      	cbnz	r2, 8007154 <_realloc_r+0x20>
 800714a:	f7fd fb93 	bl	8004874 <_free_r>
 800714e:	4625      	mov	r5, r4
 8007150:	4628      	mov	r0, r5
 8007152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007154:	f000 f826 	bl	80071a4 <_malloc_usable_size_r>
 8007158:	4284      	cmp	r4, r0
 800715a:	d90f      	bls.n	800717c <_realloc_r+0x48>
 800715c:	4621      	mov	r1, r4
 800715e:	4638      	mov	r0, r7
 8007160:	f7fd fbd6 	bl	8004910 <_malloc_r>
 8007164:	4605      	mov	r5, r0
 8007166:	2800      	cmp	r0, #0
 8007168:	d0f2      	beq.n	8007150 <_realloc_r+0x1c>
 800716a:	4631      	mov	r1, r6
 800716c:	4622      	mov	r2, r4
 800716e:	f7ff fae5 	bl	800673c <memcpy>
 8007172:	4631      	mov	r1, r6
 8007174:	4638      	mov	r0, r7
 8007176:	f7fd fb7d 	bl	8004874 <_free_r>
 800717a:	e7e9      	b.n	8007150 <_realloc_r+0x1c>
 800717c:	4635      	mov	r5, r6
 800717e:	e7e7      	b.n	8007150 <_realloc_r+0x1c>

08007180 <_read_r>:
 8007180:	b538      	push	{r3, r4, r5, lr}
 8007182:	4c07      	ldr	r4, [pc, #28]	; (80071a0 <_read_r+0x20>)
 8007184:	4605      	mov	r5, r0
 8007186:	4608      	mov	r0, r1
 8007188:	4611      	mov	r1, r2
 800718a:	2200      	movs	r2, #0
 800718c:	6022      	str	r2, [r4, #0]
 800718e:	461a      	mov	r2, r3
 8007190:	f7fc fed8 	bl	8003f44 <_read>
 8007194:	1c43      	adds	r3, r0, #1
 8007196:	d102      	bne.n	800719e <_read_r+0x1e>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	b103      	cbz	r3, 800719e <_read_r+0x1e>
 800719c:	602b      	str	r3, [r5, #0]
 800719e:	bd38      	pop	{r3, r4, r5, pc}
 80071a0:	20001ba0 	.word	0x20001ba0

080071a4 <_malloc_usable_size_r>:
 80071a4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80071a8:	2800      	cmp	r0, #0
 80071aa:	f1a0 0004 	sub.w	r0, r0, #4
 80071ae:	bfbc      	itt	lt
 80071b0:	580b      	ldrlt	r3, [r1, r0]
 80071b2:	18c0      	addlt	r0, r0, r3
 80071b4:	4770      	bx	lr
	...

080071b8 <_init>:
 80071b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ba:	bf00      	nop
 80071bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071be:	bc08      	pop	{r3}
 80071c0:	469e      	mov	lr, r3
 80071c2:	4770      	bx	lr

080071c4 <_fini>:
 80071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c6:	bf00      	nop
 80071c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ca:	bc08      	pop	{r3}
 80071cc:	469e      	mov	lr, r3
 80071ce:	4770      	bx	lr
