<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ERIS CORE: D:/brian/Dev/Eris/ERISCore/lib/SdFat-beta-master/src/SdCard/SdioTeensy.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ERIS CORE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/ddf/_sdio_teensy_8h_source.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SdioTeensy.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d1/ddf/_sdio_teensy_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef SdioTeensy_h</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define SdioTeensy_h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160; </div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// From Paul&#39;s SD.h driver.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#if defined(__IMXRT1062__)</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define MAKE_REG_MASK(m,s) (((uint32_t)(((uint32_t)(m) &lt;&lt; s))))</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define MAKE_REG_GET(x,m,s) (((uint32_t)(((uint32_t)(x)&gt;&gt;s) &amp; m)))</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define MAKE_REG_SET(x,m,s) (((uint32_t)(((uint32_t)(x) &amp; m) &lt;&lt; s)))</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_MASK MAKE_REG_MASK(0x1FFF,0) </span><span class="comment">//uint32_t)(((n) &amp; 0x1FFF)&lt;&lt;0) // Transfer Block Size Mask</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE(n)   MAKE_REG_SET(n,0x1FFF,0) </span><span class="comment">//uint32_t)(((n) &amp; 0x1FFF)&lt;&lt;0) // Transfer Block Size</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_MASK  MAKE_REG_MASK(0x1FFF,16) </span><span class="comment">//((uint32_t)0x1FFF&lt;&lt;16)</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT(n)    MAKE_REG_SET(n,0x1FFF,16) </span><span class="comment">//(uint32_t)(((n) &amp; 0x1FFF)&lt;&lt;16) // Blocks Count For Current Transfer</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX(n)  MAKE_REG_SET(n,0x3F,24) </span><span class="comment">//(uint32_t)(((n) &amp; 0x3F)&lt;&lt;24)// Command Index</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP(n)  MAKE_REG_SET(n,0x3,22) </span><span class="comment">//(uint32_t)(((n) &amp; 0x3)&lt;&lt;22)  // Command Type</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL    MAKE_REG_MASK(0x1,21) </span><span class="comment">//((uint32_t)0x00200000)    // Data Present Select</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN    MAKE_REG_MASK(0x1,20) </span><span class="comment">//((uint32_t)0x00100000)    // Command Index Check Enable</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN    MAKE_REG_MASK(0x1,19) </span><span class="comment">//((uint32_t)0x00080000)    // Command CRC Check Enable</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP(n)  MAKE_REG_SET(n,0x3,16) </span><span class="comment">//(uint32_t)(((n) &amp; 0x3)&lt;&lt;16)  // Response Type Select</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL   MAKE_REG_MASK(0x1,5) </span><span class="comment">//((uint32_t)0x00000020)   // Multi/Single Block Select</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL   MAKE_REG_MASK(0x1,4) </span><span class="comment">//((uint32_t)0x00000010)   // Data Transfer Direction Select</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN   MAKE_REG_MASK(0x1,2) </span><span class="comment">//((uint32_t)0x00000004)   // Auto CMD12 Enable</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN   MAKE_REG_MASK(0x1,1) </span><span class="comment">//((uint32_t)0x00000002)   // Block Count Enable</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN    MAKE_REG_MASK(0x3,0) </span><span class="comment">//((uint32_t)0x00000001)   // DMA Enable</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK    MAKE_REG_MASK(0xFF,24)  </span><span class="comment">//((uint32_t)0xFF000000)    // DAT Line Signal Level</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL     MAKE_REG_MASK(0x1,23) </span><span class="comment">//((uint32_t)0x00800000)    // CMD Line Signal Level</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WPSPL      MAKE_REG_MASK(0x1,19) </span><span class="comment">//</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDPL     MAKE_REG_MASK(0x1,18) </span><span class="comment">//</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS     MAKE_REG_MASK(0x1,16) </span><span class="comment">//((uint32_t)0x00010000)    // Card Inserted</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_TSCD     MAKE_REG_MASK(0x1,15)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTR      MAKE_REG_MASK(0x1,12)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN     MAKE_REG_MASK(0x1,11) </span><span class="comment">//((uint32_t)0x00000800)    // Buffer Read Enable</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN     MAKE_REG_MASK(0x1,10) </span><span class="comment">//((uint32_t)0x00000400)    // Buffer Write Enable</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA      MAKE_REG_MASK(0x1,9) </span><span class="comment">//((uint32_t)0x00000200)   // Read Transfer Active</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA      MAKE_REG_MASK(0x1,8) </span><span class="comment">//((uint32_t)0x00000100)   // Write Transfer Active</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF      MAKE_REG_MASK(0x1,7) </span><span class="comment">//((uint32_t)0x00000080)   // SD Clock Gated Off Internally</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF     MAKE_REG_MASK(0x1,6) </span><span class="comment">//((uint32_t)0x00000040)   // SDHC clock Gated Off Internally</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF     MAKE_REG_MASK(0x1,5) </span><span class="comment">//((uint32_t)0x00000020)   // System Clock Gated Off Internally</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF     MAKE_REG_MASK(0x1,4) </span><span class="comment">//((uint32_t)0x00000010)   // Bus Clock Gated Off Internally</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB      MAKE_REG_MASK(0x1,3) </span><span class="comment">//((uint32_t)0x00000008)   // SD Clock Stable</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA      MAKE_REG_MASK(0x1,2) </span><span class="comment">//((uint32_t)0x00000004)   // Data Line Active</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB      MAKE_REG_MASK(0x1,1) </span><span class="comment">//((uint32_t)0x00000002)   // Command Inhibit (DAT)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB     MAKE_REG_MASK(0x1,0) </span><span class="comment">//((uint32_t)0x00000001)   // Command Inhibit (CMD)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SDHC_PROTCT_NONEXACT_BLKRD  MAKE_REG_MASK(0x1,30) </span><span class="comment">//</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SDHC_PROTCT_BURST_LENEN(n)  MAKE_REG_SET(n,0x7,12) </span><span class="comment">//</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM     MAKE_REG_MASK(0x1,26) </span><span class="comment">//((uint32_t)0x04000000)    // Wakeup Event Enable On SD Card Removal</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS      MAKE_REG_MASK(0x1,25) </span><span class="comment">//((uint32_t)0x02000000)    // Wakeup Event Enable On SD Card Insertion</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT      MAKE_REG_MASK(0x1,24) </span><span class="comment">//((uint32_t)0x01000000)    // Wakeup Event Enable On Card Interrupt</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RD_DONE_NOBLK MAKE_REG_MASK(0x1,20) </span><span class="comment">//</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG      MAKE_REG_MASK(0x1,19) </span><span class="comment">//((uint32_t)0x00080000)    // Interrupt At Block Gap</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL     MAKE_REG_MASK(0x1,18) </span><span class="comment">//((uint32_t)0x00040000)    // Read Wait Control</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ      MAKE_REG_MASK(0x1,17) </span><span class="comment">//((uint32_t)0x00020000)    // Continue Request</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ     MAKE_REG_MASK(0x1,16) </span><span class="comment">//((uint32_t)0x00010000)    // Stop At Block Gap Request</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS(n)     MAKE_REG_SET(n,0x3,8) </span><span class="comment">//(uint32_t)(((n) &amp; 0x3)&lt;&lt;8)  // DMA Select</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS      MAKE_REG_MASK(0x1,7) </span><span class="comment">//((uint32_t)0x00000080)   // Card Detect Signal Selection</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL      MAKE_REG_MASK(0x1,6) </span><span class="comment">//((uint32_t)0x00000040)   // Card Detect Test Level</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE(n)    MAKE_REG_SET(n,0x3,4) </span><span class="comment">//(uint32_t)(((n) &amp; 0x3)&lt;&lt;4)  // Endian Mode</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK  MAKE_REG_MASK(0x3,4) </span><span class="comment">//(uint32_t)((0x3)&lt;&lt;4) // Endian Mode</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD      MAKE_REG_MASK(0x1,3) </span><span class="comment">//((uint32_t)0x00000008)   // DAT3 As Card Detection Pin</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW(n)      MAKE_REG_SET(n,0x3,1) </span><span class="comment">//(uint32_t)(((n) &amp; 0x3)&lt;&lt;1)  // Data Transfer Width, 0=1bit, 1=4bit, 2=8bit</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_MASK    MAKE_REG_MASK(0x3,1) </span><span class="comment">//((uint32_t)0x00000006)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL      MAKE_REG_MASK(0x1,0) </span><span class="comment">//((uint32_t)0x00000001)   // LED Control</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTT      MAKE_REG_MASK(0x1,28) </span><span class="comment">//</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA     MAKE_REG_MASK(0x1,27) </span><span class="comment">//((uint32_t)0x08000000)    // Initialization Active</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD      MAKE_REG_MASK(0x1,26) </span><span class="comment">//((uint32_t)0x04000000)    // Software Reset For DAT Line</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC      MAKE_REG_MASK(0x1,25) </span><span class="comment">//((uint32_t)0x02000000)    // Software Reset For CMD Line</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA      MAKE_REG_MASK(0x1,24) </span><span class="comment">//((uint32_t)0x01000000)    // Software Reset For ALL</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV(n)  MAKE_REG_SET(n,0xF,16) </span><span class="comment">//(uint32_t)(((n) &amp; 0xF)&lt;&lt;16)  // Data Timeout Counter Value</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK    MAKE_REG_MASK(0xF,16) </span><span class="comment">//((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS(n)    MAKE_REG_SET(n,0xFF,8) </span><span class="comment">//(uint32_t)(((n) &amp; 0xFF)&lt;&lt;8)  // SDCLK Frequency Select</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK  MAKE_REG_MASK(0xFF,8) </span><span class="comment">//((uint32_t)0x0000FF00)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS(n)      MAKE_REG_SET(n,0xF,4) </span><span class="comment">//(uint32_t)(((n) &amp; 0xF)&lt;&lt;4)  // Divisor</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK    MAKE_REG_MASK(0xF,4)  </span><span class="comment">//((uint32_t)0x000000F0)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN   ((uint32_t)0x00000008)    </span><span class="comment">// SD Clock Enable</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN     ((uint32_t)0x00000004)    </span><span class="comment">// Peripheral Clock Enable</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN     ((uint32_t)0x00000002)    </span><span class="comment">// System Clock Enable</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN     ((uint32_t)0x00000001)    </span><span class="comment">// IPG Clock Enable</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE     MAKE_REG_MASK(0x1,28) </span><span class="comment">//((uint32_t)0x10000000)    // DMA Error</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TNE      MAKE_REG_MASK(0x1,26) </span><span class="comment">//</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E    MAKE_REG_MASK(0x1,24) </span><span class="comment">//((uint32_t)0x01000000)    // Auto CMD12 Error</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE     MAKE_REG_MASK(0x1,22) </span><span class="comment">//((uint32_t)0x00400000)    // Data End Bit Error</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE      MAKE_REG_MASK(0x1,21) </span><span class="comment">//((uint32_t)0x00200000)    // Data CRC Error</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE     MAKE_REG_MASK(0x1,20) </span><span class="comment">//((uint32_t)0x00100000)    // Data Timeout Error</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE      MAKE_REG_MASK(0x1,19) </span><span class="comment">//((uint32_t)0x00080000)    // Command Index Error</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE     MAKE_REG_MASK(0x1,18) </span><span class="comment">//((uint32_t)0x00040000)    // Command End Bit Error</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE      MAKE_REG_MASK(0x1,17) </span><span class="comment">//((uint32_t)0x00020000)    // Command CRC Error</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE     MAKE_REG_MASK(0x1,16) </span><span class="comment">//((uint32_t)0x00010000)    // Command Timeout Error</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TP       MAKE_REG_MASK(0x1,14) </span><span class="comment">//</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_RTE      MAKE_REG_MASK(0x1,12) </span><span class="comment">//</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT     MAKE_REG_MASK(0x1,8) </span><span class="comment">//((uint32_t)0x00000100)   // Card Interrupt</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM      MAKE_REG_MASK(0x1,7) </span><span class="comment">//((uint32_t)0x00000080)   // Card Removal</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS     MAKE_REG_MASK(0x1,6) </span><span class="comment">//((uint32_t)0x00000040)   // Card Insertion</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR      MAKE_REG_MASK(0x1,5) </span><span class="comment">//((uint32_t)0x00000020)   // Buffer Read Ready</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR      MAKE_REG_MASK(0x1,4) </span><span class="comment">//((uint32_t)0x00000010)   // Buffer Write Ready</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT     MAKE_REG_MASK(0x1,3) </span><span class="comment">//((uint32_t)0x00000008)   // DMA Interrupt</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE      MAKE_REG_MASK(0x1,2) </span><span class="comment">//((uint32_t)0x00000004)   // Block Gap Event</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC       MAKE_REG_MASK(0x1,1) </span><span class="comment">//((uint32_t)0x00000002)   // Transfer Complete</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC       MAKE_REG_MASK(0x1,0) </span><span class="comment">//((uint32_t)0x00000001)   // Command Complete</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN    MAKE_REG_MASK(0x1,28) </span><span class="comment">//((uint32_t)0x10000000)    // DMA Error Status Enable</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TNESEN   MAKE_REG_MASK(0x1,26) </span><span class="comment">//</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN   MAKE_REG_MASK(0x1,24) </span><span class="comment">//((uint32_t)0x01000000)    // Auto CMD12 Error Status Enable</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN    MAKE_REG_MASK(0x1,22) </span><span class="comment">//((uint32_t)0x00400000)    // Data End Bit Error Status Enable</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN   MAKE_REG_MASK(0x1,21) </span><span class="comment">//((uint32_t)0x00200000)    // Data CRC Error Status Enable</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN    MAKE_REG_MASK(0x1,20) </span><span class="comment">//((uint32_t)0x00100000)    // Data Timeout Error Status Enable</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN   MAKE_REG_MASK(0x1,19) </span><span class="comment">//((uint32_t)0x00080000)    // Command Index Error Status Enable</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN    MAKE_REG_MASK(0x1,18) </span><span class="comment">//((uint32_t)0x00040000)    // Command End Bit Error Status Enable</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN   MAKE_REG_MASK(0x1,17) </span><span class="comment">//((uint32_t)0x00020000)    // Command CRC Error Status Enable</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN    MAKE_REG_MASK(0x1,16) </span><span class="comment">//((uint32_t)0x00010000)    // Command Timeout Error Status Enable</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TPSEN    MAKE_REG_MASK(0x1,14) </span><span class="comment">//</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_RTESEN   MAKE_REG_MASK(0x1,12) </span><span class="comment">//</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN    MAKE_REG_MASK(0x1,8) </span><span class="comment">//((uint32_t)0x00000100)   // Card Interrupt Status Enable</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN   MAKE_REG_MASK(0x1,7) </span><span class="comment">//((uint32_t)0x00000080)   // Card Removal Status Enable</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN   MAKE_REG_MASK(0x1,6) </span><span class="comment">//((uint32_t)0x00000040)   // Card Insertion Status Enable</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN   MAKE_REG_MASK(0x1,5) </span><span class="comment">//((uint32_t)0x00000020)   // Buffer Read Ready Status Enable</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN   MAKE_REG_MASK(0x1,4) </span><span class="comment">//((uint32_t)0x00000010)   // Buffer Write Ready Status Enable</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN    MAKE_REG_MASK(0x1,3) </span><span class="comment">//((uint32_t)0x00000008)   // DMA Interrupt Status Enable</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN   MAKE_REG_MASK(0x1,2) </span><span class="comment">//((uint32_t)0x00000004)   // Block Gap Event Status Enable</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN    MAKE_REG_MASK(0x1,1) </span><span class="comment">//((uint32_t)0x00000002)   // Transfer Complete Status Enable</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN    MAKE_REG_MASK(0x1,0) </span><span class="comment">//((uint32_t)0x00000001)   // Command Complete Status Enable</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN   MAKE_REG_MASK(0x1,28) </span><span class="comment">//((uint32_t)0x10000000)    // DMA Error Interrupt Enable</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TNEIEN    MAKE_REG_MASK(0x1,26) </span><span class="comment">//</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN    MAKE_REG_MASK(0x1,24) </span><span class="comment">//((uint32_t)0x01000000)    // Auto CMD12 Error Interrupt Enable</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN   MAKE_REG_MASK(0x1,22) </span><span class="comment">//((uint32_t)0x00400000)    // Data End Bit Error Interrupt Enable</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN    MAKE_REG_MASK(0x1,21) </span><span class="comment">//((uint32_t)0x00200000)    // Data CRC Error Interrupt Enable</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN   MAKE_REG_MASK(0x1,20) </span><span class="comment">//((uint32_t)0x00100000)    // Data Timeout Error Interrupt Enable</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN    MAKE_REG_MASK(0x1,19) </span><span class="comment">//((uint32_t)0x00080000)    // Command Index Error Interrupt Enable</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN   MAKE_REG_MASK(0x1,18) </span><span class="comment">//((uint32_t)0x00040000)    // Command End Bit Error Interrupt Enable</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN    MAKE_REG_MASK(0x1,17) </span><span class="comment">//((uint32_t)0x00020000)    // Command CRC Error Interrupt Enable</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN   MAKE_REG_MASK(0x1,16) </span><span class="comment">//((uint32_t)0x00010000)    // Command Timeout Error Interrupt Enable</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TPIEN     MAKE_REG_MASK(0x1,14) </span><span class="comment">//</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_RTEIEN    MAKE_REG_MASK(0x1,12) </span><span class="comment">//</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN   MAKE_REG_MASK(0x1,8)  </span><span class="comment">//((uint32_t)0x00000100)    // Card Interrupt Interrupt Enable</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN    MAKE_REG_MASK(0x1,7)  </span><span class="comment">//((uint32_t)0x00000080)    // Card Removal Interrupt Enable</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN   MAKE_REG_MASK(0x1,6)  </span><span class="comment">//((uint32_t)0x00000040)    // Card Insertion Interrupt Enable</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN    MAKE_REG_MASK(0x1,5)  </span><span class="comment">//((uint32_t)0x00000020)    // Buffer Read Ready Interrupt Enable</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN    MAKE_REG_MASK(0x1,4)  </span><span class="comment">//((uint32_t)0x00000010)    // Buffer Write Ready Interrupt Enable</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN   MAKE_REG_MASK(0x1,3)  </span><span class="comment">//((uint32_t)0x00000008)    // DMA Interrupt Interrupt Enable</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN    MAKE_REG_MASK(0x1,2)  </span><span class="comment">//((uint32_t)0x00000004)    // Block Gap Event Interrupt Enable</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN     MAKE_REG_MASK(0x1,1)  </span><span class="comment">//((uint32_t)0x00000002)    // Transfer Complete Interrupt Enable</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN     MAKE_REG_MASK(0x1,0)  </span><span class="comment">//((uint32_t)0x00000001)    // Command Complete Interrupt Enable</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_SMPLCLK_SEL  MAKE_REG_MASK(0x1,23) </span><span class="comment">//</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_EXEC_TUNING  MAKE_REG_MASK(0x1,22) </span><span class="comment">//</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E    MAKE_REG_MASK(0x1,7)  </span><span class="comment">//((uint32_t)0x00000080)    // Command Not Issued By Auto CMD12 Error</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE     MAKE_REG_MASK(0x1,4)  </span><span class="comment">//((uint32_t)0x00000010)    // Auto CMD12 Index Error</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE     MAKE_REG_MASK(0x1,3)  </span><span class="comment">//((uint32_t)0x00000008)    // Auto CMD12 CRC Error</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE    MAKE_REG_MASK(0x1,2)  </span><span class="comment">//((uint32_t)0x00000004)    // Auto CMD12 End Bit Error</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE    MAKE_REG_MASK(0x1,1)  </span><span class="comment">//((uint32_t)0x00000002)    // Auto CMD12 Timeout Error</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE     MAKE_REG_MASK(0x1,0)  </span><span class="comment">//((uint32_t)0x00000001)    // Auto CMD12 Not Executed</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS18      MAKE_REG_MASK(0x1,26) </span><span class="comment">//</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS30      MAKE_REG_MASK(0x1,25) </span><span class="comment">//</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33      MAKE_REG_MASK(0x1,24) </span><span class="comment">//</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS     MAKE_REG_MASK(0x1,23) </span><span class="comment">//</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS      MAKE_REG_MASK(0x1,22) </span><span class="comment">//</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS     MAKE_REG_MASK(0x1,21) </span><span class="comment">//</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS     MAKE_REG_MASK(0x1,20) </span><span class="comment">//</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_VAL   MAKE_REG_GET((USDHC1_HOST_CTRL_CAP),0x7,16) </span><span class="comment">//</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_RETUN_MODE  MAKE_REG_GET((USDHC1_HOST_CTRL_CAP),0x3,14) </span><span class="comment">//</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_TUNE_SDR50  MAKE_REG_MASK(0x1,13) </span><span class="comment">//</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_TIME_RETUN(n) MAKE_REG_SET(n,0xF,8) </span><span class="comment">//</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SDHC_WML_WR_BRSTLEN_MASK    MAKE_REG_MASK(0x1F,24)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define SDHC_WML_RD_BRSTLEN_MASK    MAKE_REG_MASK(0x1F,8)   </span><span class="comment">//</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SDHC_WML_WR_WML_MASK      MAKE_REG_MASK(0xFF,16)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SDHC_WML_RD_WML_MASK      MAKE_REG_MASK(0xFF,0)   </span><span class="comment">//</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SDHC_WML_WR_BRSTLEN(n)    MAKE_REG_SET(n,0x1F,24) </span><span class="comment">//(uint32_t)(((n) &amp; 0x7F)&lt;&lt;16)  // Write Burst Len</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SDHC_WML_RD_BRSTLEN(n)    MAKE_REG_SET(n,0x1F,8)  </span><span class="comment">//(uint32_t)(((n) &amp; 0x7F)&lt;&lt;0)   // Read Burst Len</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SDHC_WML_WR_WML(n)      MAKE_REG_SET(n,0xFF,16) </span><span class="comment">//(uint32_t)(((n) &amp; 0x7F)&lt;&lt;16)  // Write Watermark Level</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SDHC_WML_RD_WML(n)      MAKE_REG_SET(n,0xFF,0)  </span><span class="comment">//(uint32_t)(((n) &amp; 0x7F)&lt;&lt;0)   // Read Watermark Level</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML(n)     MAKE_REG_SET(n,0xFF,16) </span><span class="comment">//(uint32_t)(((n) &amp; 0x7F)&lt;&lt;16)  // Write Watermark Level</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML(n)     MAKE_REG_SET(n,0xFF,0)  </span><span class="comment">//(uint32_t)(((n) &amp; 0x7F)&lt;&lt;0)   // Read Watermark Level</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// Teensy 4.0 only</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_DMAEN     MAKE_REG_MASK(0x1,0)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_BCEN      MAKE_REG_MASK(0x1,1)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_AC12EN    MAKE_REG_MASK(0x1,2)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_DDR_EN    MAKE_REG_MASK(0x1,3)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_DTDSEL    MAKE_REG_MASK(0x1,4)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_MSBSEL    MAKE_REG_MASK(0x1,5)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_NIBBLE_POS  MAKE_REG_MASK(0x1,6)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_AC23EN    MAKE_REG_MASK(0x1,7)  </span><span class="comment">//</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT        MAKE_REG_MASK(0x1,31) </span><span class="comment">//((uint32_t)0x80000000)    // Force Event Card Interrupt</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE        MAKE_REG_MASK(0x1,28) </span><span class="comment">//((uint32_t)0x10000000)    // Force Event DMA Error</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E       MAKE_REG_MASK(0x1,24) </span><span class="comment">//((uint32_t)0x01000000)    // Force Event Auto CMD12 Error</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE        MAKE_REG_MASK(0x1,22) </span><span class="comment">//((uint32_t)0x00400000)    // Force Event Data End Bit Error</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE       MAKE_REG_MASK(0x1,21) </span><span class="comment">//((uint32_t)0x00200000)    // Force Event Data CRC Error</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE        MAKE_REG_MASK(0x1,20) </span><span class="comment">//((uint32_t)0x00100000)    // Force Event Data Timeout Error</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE       MAKE_REG_MASK(0x1,19) </span><span class="comment">//((uint32_t)0x00080000)    // Force Event Command Index Error</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE        MAKE_REG_MASK(0x1,18) </span><span class="comment">//((uint32_t)0x00040000)    // Force Event Command End Bit Error</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE       MAKE_REG_MASK(0x1,17) </span><span class="comment">//((uint32_t)0x00020000)    // Force Event Command CRC Error</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE        MAKE_REG_MASK(0x1,16) </span><span class="comment">//((uint32_t)0x00010000)    // Force Event Command Timeout Error</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E     MAKE_REG_MASK(0x1,7)  </span><span class="comment">//((uint32_t)0x00000080)    // Force Event Command Not Executed By Auto Command 12 Error</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE      MAKE_REG_MASK(0x1,4)  </span><span class="comment">//((uint32_t)0x00000010)    // Force Event Auto Command 12 Index Error</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE     MAKE_REG_MASK(0x1,3)  </span><span class="comment">//((uint32_t)0x00000008)    // Force Event Auto Command 12 End Bit Error</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE      MAKE_REG_MASK(0x1,2)  </span><span class="comment">//((uint32_t)0x00000004)    // Force Event Auto Command 12 CRC Error</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE     MAKE_REG_MASK(0x1,1)  </span><span class="comment">//((uint32_t)0x00000002)    // Force Event Auto Command 12 Time Out Error</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE      MAKE_REG_MASK(0x1,0)  </span><span class="comment">//((uint32_t)0x00000001)    // Force Event Auto Command 12 Not Executed</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE     MAKE_REG_MASK(0x1,3)  </span><span class="comment">//((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME     MAKE_REG_MASK(0x1,2)  </span><span class="comment">//((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_MASK   MAKE_REG_MASK(0x3,0)  </span><span class="comment">//((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT(n)  MAKE_REG_MASK(0xFF,16)  </span><span class="comment">//(uint32_t)(((n) &amp; 0xFFF)&lt;&lt;16) // stop at block gap value of automatic mode</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN   MAKE_REG_MASK(0x1,7)  </span><span class="comment">//((uint32_t)0x00000080)    // enable auto stop at block gap function</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN     MAKE_REG_MASK(0x1,6)  </span><span class="comment">//((uint32_t)0x00000040)    // Boot Mode Enable</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE   MAKE_REG_MASK(0x1,5)  </span><span class="comment">//((uint32_t)0x00000020)    // Boot Mode Select</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK    MAKE_REG_MASK(0x1,4)  </span><span class="comment">//((uint32_t)0x00000010)    // Boot Ack Mode Select</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK(n)  MAKE_REG_MASK(0xF,0)  </span><span class="comment">//(uint32_t)(((n) &amp; 0xF)&lt;&lt;0)  // Boot ACK Time Out Counter Value</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//#define SDHC_HOSTVER    (*(volatile uint32_t *)0x400B10FC) // Host Controller Version</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD0_FRAC_MASK 0x3f</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD0_FRAC(n) ((n) &amp; CCM_ANALOG_PFD_528_PFD0_FRAC_MASK)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD1_FRAC_MASK (0x3f&lt;&lt;8)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD1_FRAC(n) (((n)&lt;&lt;8) &amp; CCM_ANALOG_PFD_528_PFD1_FRAC_MASK)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD2_FRAC_MASK (0x3f&lt;&lt;16)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD2_FRAC(n) (((n)&lt;&lt;16) &amp; CCM_ANALOG_PFD_528_PFD2_FRAC_MASK)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD3_FRAC_MASK ((0x3f&lt;&lt;24)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD3_FRAC(n) (((n)&lt;&lt;24) &amp; CCM_ANALOG_PFD_528_PFD3_FRAC_MASK)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define SDHC_DSADDR       (USDHC1_DS_ADDR ) </span><span class="comment">// DMA System Address register</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR      (USDHC1_BLK_ATT) </span><span class="comment">// Block Attributes register</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SDHC_CMDARG       (USDHC1_CMD_ARG) </span><span class="comment">// Command Argument register</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP      (USDHC1_CMD_XFR_TYP) </span><span class="comment">// Transfer Type register</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP0      (USDHC1_CMD_RSP0) </span><span class="comment">// Command Response 0</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP1      (USDHC1_CMD_RSP1) </span><span class="comment">// Command Response 1</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP2      (USDHC1_CMD_RSP2) </span><span class="comment">// Command Response 2</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP3      (USDHC1_CMD_RSP3) </span><span class="comment">// Command Response 3</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SDHC_DATPORT      (USDHC1_DATA_BUFF_ACC_PORT) </span><span class="comment">// Buffer Data Port register</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT      (USDHC1_PRES_STATE) </span><span class="comment">// Present State register</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SDHC_PROCTL       (USDHC1_PROT_CTRL) </span><span class="comment">// Protocol Control register</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL       (USDHC1_SYS_CTRL) </span><span class="comment">// System Control register</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT      (USDHC1_INT_STATUS) </span><span class="comment">// Interrupt Status register</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN      (USDHC1_INT_STATUS_EN) </span><span class="comment">// Interrupt Status Enable register</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN     (USDHC1_INT_SIGNAL_EN) </span><span class="comment">// Interrupt Signal Enable register</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR      (USDHC1_AUTOCMD12_ERR_STATUS) </span><span class="comment">// Auto CMD12 Error Status Register</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT     (USDHC1_HOST_CTRL_CAP) </span><span class="comment">// Host Controller Capabilities</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SDHC_WML        (USDHC1_WTMK_LVL) </span><span class="comment">// Watermark Level Register</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL     (USDHC1_MIX_CTRL) </span><span class="comment">// Mixer Control</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SDHC_FEVT       (USDHC1_FORCE_EVENT) </span><span class="comment">// Force Event register</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SDHC_ADMAES       (USDHC1_ADMA_ERR_STATUS) </span><span class="comment">// ADMA Error Status register</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR      (USDHC1_ADMA_SYS_ADDR) </span><span class="comment">// ADMA System Addressregister</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SDHC_VENDOR       (USDHC1_VEND_SPEC) </span><span class="comment">// Vendor Specific register</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT      (USDHC1_MMC_BOOT) </span><span class="comment">// MMC Boot register</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SDHC_VENDOR2    (USDHC2_VEND_SPEC2) </span><span class="comment">// Vendor Specific2 register</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define IRQ_SDHC    IRQ_SDHC1</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SDHC_MAX_DVS (0xF + 1U)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define SDHC_MAX_CLKFS (0xFF + 1U)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SDHC_PREV_DVS(x) ((x) -= 1U)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SDHC_PREV_CLKFS(x, y) ((x) &gt;&gt;= (y))</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define CCM_CSCDR1_USDHC1_CLK_PODF_MASK (0x7&lt;&lt;11)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define CCM_CSCDR1_USDHC1_CLK_PODF(n) (((n)&amp;0x7)&lt;&lt;11)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_SRE     ((0x1&lt;)&lt;0)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_PKE     ((0x1)&lt;&lt;12)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_PUE       ((0x1)&lt;&lt;13)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_HYS       ((0x1)&lt;&lt;16)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_SPEED(n)  (((n)&amp;0x3)&lt;&lt;6)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_PUS(n)    (((n)&amp;0x3)&lt;&lt;14)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_PUS_MASK  ((0x3)&lt;&lt;14)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_DSE(n)    (((n)&amp;0x7)&lt;&lt;3)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_DSE_MASK  ((0x7)&lt;&lt;3)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">// defined(__IMXRT1062__)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;#endif  <span class="comment">// SdioTeensy_h</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_e5fba317e14c13f99c4dd9e3cbc22022.html">SdFat-beta-master</a></li><li class="navelem"><a class="el" href="../../dir_bd12528a3b62ae2968a10e28060693b2.html">src</a></li><li class="navelem"><a class="el" href="../../dir_6d3e508e998945c15de983f4c4d25976.html">SdCard</a></li><li class="navelem"><a class="el" href="../../d1/ddf/_sdio_teensy_8h.html">SdioTeensy.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
