
Distance_BLE_RTOS_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012b48  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000081c  08012cd8  08012cd8  00013cd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080134f4  080134f4  000151f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080134f4  080134f4  000144f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080134fc  080134fc  000151f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080134fc  080134fc  000144fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013500  08013500  00014500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08013504  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008318  200001f0  080136f4  000151f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008508  080136f4  00015508  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000370b6  00000000  00000000  00015220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007233  00000000  00000000  0004c2d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002d60  00000000  00000000  00053510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002348  00000000  00000000  00056270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000319f6  00000000  00000000  000585b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003803f  00000000  00000000  00089fae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011799c  00000000  00000000  000c1fed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d9989  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d1c0  00000000  00000000  001d99cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  001e6b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012cc0 	.word	0x08012cc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	08012cc0 	.word	0x08012cc0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000f74:	b5b0      	push	{r4, r5, r7, lr}
 8000f76:	b08a      	sub	sp, #40	@ 0x28
 8000f78:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN SV */
  printf("MX Started.\r\n");
 8000f7a:	485d      	ldr	r0, [pc, #372]	@ (80010f0 <MX_BlueNRG_MS_Init+0x17c>)
 8000f7c:	f00f fed0 	bl	8010d20 <puts>
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "Sentry";
 8000f80:	4b5c      	ldr	r3, [pc, #368]	@ (80010f4 <MX_BlueNRG_MS_Init+0x180>)
 8000f82:	617b      	str	r3, [r7, #20]

  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;
  printf("USER INIT Started.\r\n");
 8000f84:	485c      	ldr	r0, [pc, #368]	@ (80010f8 <MX_BlueNRG_MS_Init+0x184>)
 8000f86:	f00f fecb 	bl	8010d20 <puts>
  User_Init();
 8000f8a:	f000 f8d3 	bl	8001134 <User_Init>
  printf("USER INIT ENDED.\r\n");
 8000f8e:	485b      	ldr	r0, [pc, #364]	@ (80010fc <MX_BlueNRG_MS_Init+0x188>)
 8000f90:	f00f fec6 	bl	8010d20 <puts>
  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000f94:	2000      	movs	r0, #0
 8000f96:	f003 fffb 	bl	8004f90 <BSP_PB_GetState>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	4b58      	ldr	r3, [pc, #352]	@ (8001100 <MX_BlueNRG_MS_Init+0x18c>)
 8000fa0:	701a      	strb	r2, [r3, #0]
  printf("HCI INIT Started.\r\n");
 8000fa2:	4858      	ldr	r0, [pc, #352]	@ (8001104 <MX_BlueNRG_MS_Init+0x190>)
 8000fa4:	f00f febc 	bl	8010d20 <puts>
  hci_init(user_notify, NULL);
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4857      	ldr	r0, [pc, #348]	@ (8001108 <MX_BlueNRG_MS_Init+0x194>)
 8000fac:	f00b f94c 	bl	800c248 <hci_init>
  printf("HCI INIT ENDed.\r\n");
 8000fb0:	4856      	ldr	r0, [pc, #344]	@ (800110c <MX_BlueNRG_MS_Init+0x198>)
 8000fb2:	f00f feb5 	bl	8010d20 <puts>
  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000fb6:	1dba      	adds	r2, r7, #6
 8000fb8:	f107 0308 	add.w	r3, r7, #8
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f00a ffb6 	bl	800bf30 <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 8000fc4:	f00a fff6 	bl	800bfb4 <hci_reset>
  HAL_Delay(100);
 8000fc8:	2064      	movs	r0, #100	@ 0x64
 8000fca:	f004 fa49 	bl	8005460 <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000fce:	7a3b      	ldrb	r3, [r7, #8]
 8000fd0:	2b30      	cmp	r3, #48	@ 0x30
 8000fd2:	d902      	bls.n	8000fda <MX_BlueNRG_MS_Init+0x66>
    bnrg_expansion_board = IDB05A1;
 8000fd4:	4b4e      	ldr	r3, [pc, #312]	@ (8001110 <MX_BlueNRG_MS_Init+0x19c>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8000fda:	f107 0209 	add.w	r2, r7, #9
 8000fde:	4b4d      	ldr	r3, [pc, #308]	@ (8001114 <MX_BlueNRG_MS_Init+0x1a0>)
 8000fe0:	2106      	movs	r1, #6
 8000fe2:	2080      	movs	r0, #128	@ 0x80
 8000fe4:	f00a ff1e 	bl	800be24 <aci_hal_read_config_data>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	613b      	str	r3, [r7, #16]

  if (ret) {
    PRINTF("Read Static Random address failed.\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000fec:	4b49      	ldr	r3, [pc, #292]	@ (8001114 <MX_BlueNRG_MS_Init+0x1a0>)
 8000fee:	795b      	ldrb	r3, [r3, #5]
 8000ff0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000ff4:	2bc0      	cmp	r3, #192	@ 0xc0
 8000ff6:	d001      	beq.n	8000ffc <MX_BlueNRG_MS_Init+0x88>
    PRINTF("Static Random address not well formed.\n");
    while(1);
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <MX_BlueNRG_MS_Init+0x84>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000ffc:	f00a fcde 	bl	800b9bc <aci_gatt_init>
 8001000:	4603      	mov	r3, r0
 8001002:	613b      	str	r3, [r7, #16]
  if(ret){
    PRINTF("GATT_Init failed.\n");
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8001004:	4b42      	ldr	r3, [pc, #264]	@ (8001110 <MX_BlueNRG_MS_Init+0x19c>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d110      	bne.n	800102e <MX_BlueNRG_MS_Init+0xba>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800100c:	f107 020e 	add.w	r2, r7, #14
 8001010:	f107 030a 	add.w	r3, r7, #10
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	f107 030c 	add.w	r3, r7, #12
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	4613      	mov	r3, r2
 800101e:	2207      	movs	r2, #7
 8001020:	2100      	movs	r1, #0
 8001022:	2001      	movs	r0, #1
 8001024:	f00a fa9e 	bl	800b564 <aci_gap_init_IDB05A1>
 8001028:	4603      	mov	r3, r0
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	e00a      	b.n	8001044 <MX_BlueNRG_MS_Init+0xd0>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800102e:	f107 030a 	add.w	r3, r7, #10
 8001032:	f107 020c 	add.w	r2, r7, #12
 8001036:	f107 010e 	add.w	r1, r7, #14
 800103a:	2001      	movs	r0, #1
 800103c:	f00a fae2 	bl	800b604 <aci_gap_init_IDB04A1>
 8001040:	4603      	mov	r3, r0
 8001042:	613b      	str	r3, [r7, #16]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINTF("GAP_Init failed.\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001044:	89fc      	ldrh	r4, [r7, #14]
 8001046:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 8001048:	6978      	ldr	r0, [r7, #20]
 800104a:	f7ff f911 	bl	8000270 <strlen>
 800104e:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001050:	b2da      	uxtb	r2, r3
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	4613      	mov	r3, r2
 8001058:	2200      	movs	r2, #0
 800105a:	4629      	mov	r1, r5
 800105c:	4620      	mov	r0, r4
 800105e:	f00a fe24 	bl	800bcaa <aci_gatt_update_char_value>
 8001062:	4603      	mov	r3, r0
 8001064:	613b      	str	r3, [r7, #16]
  if (ret) {
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_BlueNRG_MS_Init+0xfc>
    PRINTF("aci_gatt_update_char_value failed.\n");
    while(1);
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <MX_BlueNRG_MS_Init+0xf8>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8001070:	2301      	movs	r3, #1
 8001072:	9303      	str	r3, [sp, #12]
 8001074:	4b28      	ldr	r3, [pc, #160]	@ (8001118 <MX_BlueNRG_MS_Init+0x1a4>)
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2300      	movs	r3, #0
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	2310      	movs	r3, #16
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2307      	movs	r3, #7
 8001082:	2200      	movs	r2, #0
 8001084:	2100      	movs	r1, #0
 8001086:	2001      	movs	r0, #1
 8001088:	f00a fbf0 	bl	800b86c <aci_gap_set_auth_requirement>
 800108c:	4603      	mov	r3, r0
 800108e:	613b      	str	r3, [r7, #16]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_BlueNRG_MS_Init+0x126>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
    while(1);
 8001096:	bf00      	nop
 8001098:	e7fd      	b.n	8001096 <MX_BlueNRG_MS_Init+0x122>
  }

  PRINTF("BLE Stack Initialized\n");

  ret = Add_HWServW2ST_Service();
 800109a:	f001 fbad 	bl	80027f8 <Add_HWServW2ST_Service>
 800109e:	4603      	mov	r3, r0
 80010a0:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_BlueNRG_MS_Init+0x138>
    PRINTF("BlueMS HW service added successfully.\n");
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
    while(1);
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <MX_BlueNRG_MS_Init+0x134>
  }

  ret = Add_SWServW2ST_Service();
 80010ac:	f001 fc76 	bl	800299c <Add_SWServW2ST_Service>
 80010b0:	4603      	mov	r3, r0
 80010b2:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_BlueNRG_MS_Init+0x14a>
     PRINTF("BlueMS SW service added successfully.\n");
  } else {
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
     while(1);
 80010ba:	bf00      	nop
 80010bc:	e7fd      	b.n	80010ba <MX_BlueNRG_MS_Init+0x146>
  }
  // ===========================
  ret = Add_Sentry_Service();
 80010be:	f001 fa9b 	bl	80025f8 <Add_Sentry_Service>
 80010c2:	4603      	mov	r3, r0
 80010c4:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d103      	bne.n	80010d4 <MX_BlueNRG_MS_Init+0x160>
	  printf("Sentry Service added successfully.\r\n");
 80010cc:	4813      	ldr	r0, [pc, #76]	@ (800111c <MX_BlueNRG_MS_Init+0x1a8>)
 80010ce:	f00f fe27 	bl	8010d20 <puts>
 80010d2:	e003      	b.n	80010dc <MX_BlueNRG_MS_Init+0x168>
  }
  else {
	  printf("Error adding Sentry Service: 0x%02x\r\n", ret);
 80010d4:	6939      	ldr	r1, [r7, #16]
 80010d6:	4812      	ldr	r0, [pc, #72]	@ (8001120 <MX_BlueNRG_MS_Init+0x1ac>)
 80010d8:	f00f fdba 	bl	8010c50 <iprintf>
	  // while(1); //  while(1) BLE ()
  }
  // ============================
  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 80010dc:	2104      	movs	r1, #4
 80010de:	2001      	movs	r0, #1
 80010e0:	f00a fef5 	bl	800bece <aci_hal_set_tx_power_level>
 80010e4:	4603      	mov	r3, r0
 80010e6:	613b      	str	r3, [r7, #16]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 80010e8:	bf00      	nop
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bdb0      	pop	{r4, r5, r7, pc}
 80010f0:	08012cd8 	.word	0x08012cd8
 80010f4:	08012ce8 	.word	0x08012ce8
 80010f8:	08012cf0 	.word	0x08012cf0
 80010fc:	08012d04 	.word	0x08012d04
 8001100:	20000000 	.word	0x20000000
 8001104:	08012d18 	.word	0x08012d18
 8001108:	08002f21 	.word	0x08002f21
 800110c:	08012d2c 	.word	0x08012d2c
 8001110:	2000020c 	.word	0x2000020c
 8001114:	20000210 	.word	0x20000210
 8001118:	0001e240 	.word	0x0001e240
 800111c:	08012d40 	.word	0x08012d40
 8001120:	08012d64 	.word	0x08012d64

08001124 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 8001128:	f000 f812 	bl	8001150 <User_Process>
  hci_user_evt_proc();
 800112c:	f00b fa06 	bl	800c53c <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}

08001134 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8001138:	2101      	movs	r1, #1
 800113a:	2000      	movs	r0, #0
 800113c:	f003 fed4 	bl	8004ee8 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8001140:	2000      	movs	r0, #0
 8001142:	f003 fe69 	bl	8004e18 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8001146:	2000      	movs	r0, #0
 8001148:	f003 ff80 	bl	800504c <BSP_COM_Init>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}

08001150 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
  float data_t;
  float data_p;
  static uint32_t counter = 0;

  if (set_connectable)
 8001156:	4b2c      	ldr	r3, [pc, #176]	@ (8001208 <User_Process+0xb8>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b00      	cmp	r3, #0
 800115e:	d004      	beq.n	800116a <User_Process+0x1a>
  {
    Set_DeviceConnectable();
 8001160:	f001 fe66 	bl	8002e30 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8001164:	4b28      	ldr	r3, [pc, #160]	@ (8001208 <User_Process+0xb8>)
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);

    /* Debouncing */
    HAL_Delay(50);
#endif
    BSP_LED_Toggle(LED2);
 800116a:	2000      	movs	r0, #0
 800116c:	f003 fe66 	bl	8004e3c <BSP_LED_Toggle>

    if (connected)
 8001170:	4b26      	ldr	r3, [pc, #152]	@ (800120c <User_Process+0xbc>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d042      	beq.n	80011fe <User_Process+0xae>
    {
      /* Set a random seed */
      srand(HAL_GetTick());
 8001178:	f004 f966 	bl	8005448 <HAL_GetTick>
 800117c:	4603      	mov	r3, r0
 800117e:	4618      	mov	r0, r3
 8001180:	f00e ffe2 	bl	8010148 <srand>

      /* Update emulated Environmental data */
      Set_Random_Environmental_Values(&data_t, &data_p);
 8001184:	463a      	mov	r2, r7
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	4611      	mov	r1, r2
 800118a:	4618      	mov	r0, r3
 800118c:	f000 f84c 	bl	8001228 <Set_Random_Environmental_Values>
      BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8001190:	edd7 7a00 	vldr	s15, [r7]
 8001194:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001210 <User_Process+0xc0>
 8001198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800119c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80011a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80011a4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b0:	ee17 3a90 	vmov	r3, s15
 80011b4:	b21b      	sxth	r3, r3
 80011b6:	4619      	mov	r1, r3
 80011b8:	ee16 0a90 	vmov	r0, s13
 80011bc:	f001 fdf2 	bl	8002da4 <BlueMS_Environmental_Update>

      /* Update emulated Acceleration, Gyroscope and Sensor Fusion data */
      Set_Random_Motion_Values(counter);
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <User_Process+0xc4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 f8af 	bl	8001328 <Set_Random_Motion_Values>
      Acc_Update(&x_axes, &g_axes, &m_axes);
 80011ca:	4a13      	ldr	r2, [pc, #76]	@ (8001218 <User_Process+0xc8>)
 80011cc:	4913      	ldr	r1, [pc, #76]	@ (800121c <User_Process+0xcc>)
 80011ce:	4814      	ldr	r0, [pc, #80]	@ (8001220 <User_Process+0xd0>)
 80011d0:	f001 fc74 	bl	8002abc <Acc_Update>
      Quat_Update(&q_axes);
 80011d4:	4813      	ldr	r0, [pc, #76]	@ (8001224 <User_Process+0xd4>)
 80011d6:	f001 fcfb 	bl	8002bd0 <Quat_Update>

      counter ++;
 80011da:	4b0e      	ldr	r3, [pc, #56]	@ (8001214 <User_Process+0xc4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	3301      	adds	r3, #1
 80011e0:	4a0c      	ldr	r2, [pc, #48]	@ (8001214 <User_Process+0xc4>)
 80011e2:	6013      	str	r3, [r2, #0]
      if (counter == 40) {
 80011e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001214 <User_Process+0xc4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b28      	cmp	r3, #40	@ 0x28
 80011ea:	d104      	bne.n	80011f6 <User_Process+0xa6>
        counter = 0;
 80011ec:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <User_Process+0xc4>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
        Reset_Motion_Values();
 80011f2:	f001 f907 	bl	8002404 <Reset_Motion_Values>
      }
#if !USE_BUTTON
      HAL_Delay(1000); /* wait 1 sec before sending new data */
 80011f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011fa:	f004 f931 	bl	8005460 <HAL_Delay>
#if USE_BUTTON
    /* Reset the User Button flag */
    user_button_pressed = 0;
  }
#endif
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000001 	.word	0x20000001
 800120c:	20000250 	.word	0x20000250
 8001210:	42c80000 	.word	0x42c80000
 8001214:	20000218 	.word	0x20000218
 8001218:	2000026c 	.word	0x2000026c
 800121c:	20000260 	.word	0x20000260
 8001220:	20000254 	.word	0x20000254
 8001224:	20000278 	.word	0x20000278

08001228 <Set_Random_Environmental_Values>:
 * @param  float pointer to temperature data
 * @param  float pointer to pressure data
 * @retval None
 */
static void Set_Random_Environmental_Values(float *data_t, float *data_p)
{
 8001228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800122c:	b084      	sub	sp, #16
 800122e:	af00      	add	r7, sp, #0
 8001230:	60f8      	str	r0, [r7, #12]
 8001232:	60b9      	str	r1, [r7, #8]
  *data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX;     /* T sensor emulation */
 8001234:	f00e ffb6 	bl	80101a4 <rand>
 8001238:	4603      	mov	r3, r0
 800123a:	17da      	asrs	r2, r3, #31
 800123c:	469a      	mov	sl, r3
 800123e:	4693      	mov	fp, r2
 8001240:	4652      	mov	r2, sl
 8001242:	465b      	mov	r3, fp
 8001244:	f04f 0000 	mov.w	r0, #0
 8001248:	f04f 0100 	mov.w	r1, #0
 800124c:	0099      	lsls	r1, r3, #2
 800124e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001252:	0090      	lsls	r0, r2, #2
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	eb12 010a 	adds.w	r1, r2, sl
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	eb43 030b 	adc.w	r3, r3, fp
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001268:	f04f 0300 	mov.w	r3, #0
 800126c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001270:	f7ff fcea 	bl	8000c48 <__aeabi_uldivmod>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4610      	mov	r0, r2
 800127a:	4619      	mov	r1, r3
 800127c:	f7ff f986 	bl	800058c <__aeabi_ul2d>
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b26      	ldr	r3, [pc, #152]	@ (8001320 <Set_Random_Environmental_Values+0xf8>)
 8001286:	f7ff f801 	bl	800028c <__adddf3>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f7ff fc89 	bl	8000ba8 <__aeabi_d2f>
 8001296:	4602      	mov	r2, r0
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	601a      	str	r2, [r3, #0]
  *data_p = 1000.0 + ((uint64_t)rand()*80)/RAND_MAX; /* P sensor emulation */
 800129c:	f00e ff82 	bl	80101a4 <rand>
 80012a0:	4603      	mov	r3, r0
 80012a2:	17da      	asrs	r2, r3, #31
 80012a4:	4698      	mov	r8, r3
 80012a6:	4691      	mov	r9, r2
 80012a8:	4642      	mov	r2, r8
 80012aa:	464b      	mov	r3, r9
 80012ac:	f04f 0000 	mov.w	r0, #0
 80012b0:	f04f 0100 	mov.w	r1, #0
 80012b4:	0099      	lsls	r1, r3, #2
 80012b6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80012ba:	0090      	lsls	r0, r2, #2
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	eb12 0408 	adds.w	r4, r2, r8
 80012c4:	eb43 0509 	adc.w	r5, r3, r9
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	f04f 0300 	mov.w	r3, #0
 80012d0:	012b      	lsls	r3, r5, #4
 80012d2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80012d6:	0122      	lsls	r2, r4, #4
 80012d8:	4614      	mov	r4, r2
 80012da:	461d      	mov	r5, r3
 80012dc:	4620      	mov	r0, r4
 80012de:	4629      	mov	r1, r5
 80012e0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80012e4:	f04f 0300 	mov.w	r3, #0
 80012e8:	f7ff fcae 	bl	8000c48 <__aeabi_uldivmod>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	4610      	mov	r0, r2
 80012f2:	4619      	mov	r1, r3
 80012f4:	f7ff f94a 	bl	800058c <__aeabi_ul2d>
 80012f8:	f04f 0200 	mov.w	r2, #0
 80012fc:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <Set_Random_Environmental_Values+0xfc>)
 80012fe:	f7fe ffc5 	bl	800028c <__adddf3>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4610      	mov	r0, r2
 8001308:	4619      	mov	r1, r3
 800130a:	f7ff fc4d 	bl	8000ba8 <__aeabi_d2f>
 800130e:	4602      	mov	r2, r0
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	601a      	str	r2, [r3, #0]
}
 8001314:	bf00      	nop
 8001316:	3710      	adds	r7, #16
 8001318:	46bd      	mov	sp, r7
 800131a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800131e:	bf00      	nop
 8001320:	403b0000 	.word	0x403b0000
 8001324:	408f4000 	.word	0x408f4000

08001328 <Set_Random_Motion_Values>:
 * @brief  Set random values for all motion sensor data
 * @param  uint32_t counter for changing the rotation direction
 * @retval None
 */
static void Set_Random_Motion_Values(uint32_t cnt)
{
 8001328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800132c:	f5ad 7d7a 	sub.w	sp, sp, #1000	@ 0x3e8
 8001330:	af00      	add	r7, sp, #0
 8001332:	f8c7 03e4 	str.w	r0, [r7, #996]	@ 0x3e4
  /* Update Acceleration, Gyroscope and Sensor Fusion data */
  if (cnt < 20) {
 8001336:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800133a:	2b13      	cmp	r3, #19
 800133c:	f200 8426 	bhi.w	8001b8c <Set_Random_Motion_Values+0x864>
    x_axes.AXIS_X +=  (10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001340:	f00e ff30 	bl	80101a4 <rand>
 8001344:	4603      	mov	r3, r0
 8001346:	17da      	asrs	r2, r3, #31
 8001348:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
 800134c:	f8c7 232c 	str.w	r2, [r7, #812]	@ 0x32c
 8001350:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001354:	2200      	movs	r2, #0
 8001356:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
 800135a:	f8c7 2324 	str.w	r2, [r7, #804]	@ 0x324
 800135e:	e9d7 45ca 	ldrd	r4, r5, [r7, #808]	@ 0x328
 8001362:	462b      	mov	r3, r5
 8001364:	e9d7 abc8 	ldrd	sl, fp, [r7, #800]	@ 0x320
 8001368:	4652      	mov	r2, sl
 800136a:	fb02 f203 	mul.w	r2, r2, r3
 800136e:	465b      	mov	r3, fp
 8001370:	4621      	mov	r1, r4
 8001372:	fb01 f303 	mul.w	r3, r1, r3
 8001376:	4413      	add	r3, r2
 8001378:	4622      	mov	r2, r4
 800137a:	4651      	mov	r1, sl
 800137c:	fba2 8901 	umull	r8, r9, r2, r1
 8001380:	444b      	add	r3, r9
 8001382:	4699      	mov	r9, r3
 8001384:	4642      	mov	r2, r8
 8001386:	464b      	mov	r3, r9
 8001388:	1891      	adds	r1, r2, r2
 800138a:	66b9      	str	r1, [r7, #104]	@ 0x68
 800138c:	415b      	adcs	r3, r3
 800138e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001390:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001394:	eb12 0108 	adds.w	r1, r2, r8
 8001398:	f8c7 1318 	str.w	r1, [r7, #792]	@ 0x318
 800139c:	eb43 0309 	adc.w	r3, r3, r9
 80013a0:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
 80013a4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80013a8:	f04f 0300 	mov.w	r3, #0
 80013ac:	e9d7 01c6 	ldrd	r0, r1, [r7, #792]	@ 0x318
 80013b0:	f7ff fc4a 	bl	8000c48 <__aeabi_uldivmod>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	f112 010a 	adds.w	r1, r2, #10
 80013bc:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 80013c0:	f143 0300 	adc.w	r3, r3, #0
 80013c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80013c8:	4bec      	ldr	r3, [pc, #944]	@ (800177c <Set_Random_Motion_Values+0x454>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	461a      	mov	r2, r3
 80013ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80013d2:	4413      	add	r3, r2
 80013d4:	461a      	mov	r2, r3
 80013d6:	4be9      	ldr	r3, [pc, #932]	@ (800177c <Set_Random_Motion_Values+0x454>)
 80013d8:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y += -(10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80013da:	f00e fee3 	bl	80101a4 <rand>
 80013de:	4603      	mov	r3, r0
 80013e0:	17da      	asrs	r2, r3, #31
 80013e2:	f8c7 3310 	str.w	r3, [r7, #784]	@ 0x310
 80013e6:	f8c7 2314 	str.w	r2, [r7, #788]	@ 0x314
 80013ea:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80013ee:	2200      	movs	r2, #0
 80013f0:	f8c7 3308 	str.w	r3, [r7, #776]	@ 0x308
 80013f4:	f8c7 230c 	str.w	r2, [r7, #780]	@ 0x30c
 80013f8:	e9d7 45c4 	ldrd	r4, r5, [r7, #784]	@ 0x310
 80013fc:	462b      	mov	r3, r5
 80013fe:	e9d7 89c2 	ldrd	r8, r9, [r7, #776]	@ 0x308
 8001402:	4642      	mov	r2, r8
 8001404:	fb02 f203 	mul.w	r2, r2, r3
 8001408:	464b      	mov	r3, r9
 800140a:	4621      	mov	r1, r4
 800140c:	fb01 f303 	mul.w	r3, r1, r3
 8001410:	4413      	add	r3, r2
 8001412:	4622      	mov	r2, r4
 8001414:	4641      	mov	r1, r8
 8001416:	fba2 1201 	umull	r1, r2, r2, r1
 800141a:	f8c7 23dc 	str.w	r2, [r7, #988]	@ 0x3dc
 800141e:	460a      	mov	r2, r1
 8001420:	f8c7 23d8 	str.w	r2, [r7, #984]	@ 0x3d8
 8001424:	f8d7 23dc 	ldr.w	r2, [r7, #988]	@ 0x3dc
 8001428:	4413      	add	r3, r2
 800142a:	f8c7 33dc 	str.w	r3, [r7, #988]	@ 0x3dc
 800142e:	e9d7 45f6 	ldrd	r4, r5, [r7, #984]	@ 0x3d8
 8001432:	4622      	mov	r2, r4
 8001434:	462b      	mov	r3, r5
 8001436:	f04f 0000 	mov.w	r0, #0
 800143a:	f04f 0100 	mov.w	r1, #0
 800143e:	0099      	lsls	r1, r3, #2
 8001440:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001444:	0090      	lsls	r0, r2, #2
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	4621      	mov	r1, r4
 800144c:	1851      	adds	r1, r2, r1
 800144e:	f8c7 1300 	str.w	r1, [r7, #768]	@ 0x300
 8001452:	4629      	mov	r1, r5
 8001454:	eb43 0101 	adc.w	r1, r3, r1
 8001458:	f8c7 1304 	str.w	r1, [r7, #772]	@ 0x304
 800145c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	e9d7 01c0 	ldrd	r0, r1, [r7, #768]	@ 0x300
 8001468:	f7ff fbee 	bl	8000c48 <__aeabi_uldivmod>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	f06f 0009 	mvn.w	r0, #9
 8001474:	f04f 31ff 	mov.w	r1, #4294967295
 8001478:	1a80      	subs	r0, r0, r2
 800147a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 800147e:	eb61 0303 	sbc.w	r3, r1, r3
 8001482:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001486:	4bbd      	ldr	r3, [pc, #756]	@ (800177c <Set_Random_Motion_Values+0x454>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	461a      	mov	r2, r3
 800148c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001490:	4413      	add	r3, r2
 8001492:	461a      	mov	r2, r3
 8001494:	4bb9      	ldr	r3, [pc, #740]	@ (800177c <Set_Random_Motion_Values+0x454>)
 8001496:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z +=  (10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001498:	f00e fe84 	bl	80101a4 <rand>
 800149c:	4603      	mov	r3, r0
 800149e:	17da      	asrs	r2, r3, #31
 80014a0:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8
 80014a4:	f8c7 22fc 	str.w	r2, [r7, #764]	@ 0x2fc
 80014a8:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80014ac:	2200      	movs	r2, #0
 80014ae:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 80014b2:	f8c7 22f4 	str.w	r2, [r7, #756]	@ 0x2f4
 80014b6:	e9d7 45be 	ldrd	r4, r5, [r7, #760]	@ 0x2f8
 80014ba:	462b      	mov	r3, r5
 80014bc:	e9d7 89bc 	ldrd	r8, r9, [r7, #752]	@ 0x2f0
 80014c0:	4642      	mov	r2, r8
 80014c2:	fb02 f203 	mul.w	r2, r2, r3
 80014c6:	464b      	mov	r3, r9
 80014c8:	4621      	mov	r1, r4
 80014ca:	fb01 f303 	mul.w	r3, r1, r3
 80014ce:	4413      	add	r3, r2
 80014d0:	4622      	mov	r2, r4
 80014d2:	4641      	mov	r1, r8
 80014d4:	fba2 1201 	umull	r1, r2, r2, r1
 80014d8:	f8c7 23d4 	str.w	r2, [r7, #980]	@ 0x3d4
 80014dc:	460a      	mov	r2, r1
 80014de:	f8c7 23d0 	str.w	r2, [r7, #976]	@ 0x3d0
 80014e2:	f8d7 23d4 	ldr.w	r2, [r7, #980]	@ 0x3d4
 80014e6:	4413      	add	r3, r2
 80014e8:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
 80014ec:	e9d7 45f4 	ldrd	r4, r5, [r7, #976]	@ 0x3d0
 80014f0:	4622      	mov	r2, r4
 80014f2:	462b      	mov	r3, r5
 80014f4:	f04f 0000 	mov.w	r0, #0
 80014f8:	f04f 0100 	mov.w	r1, #0
 80014fc:	00d9      	lsls	r1, r3, #3
 80014fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001502:	00d0      	lsls	r0, r2, #3
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4621      	mov	r1, r4
 800150a:	1a51      	subs	r1, r2, r1
 800150c:	f8c7 12e8 	str.w	r1, [r7, #744]	@ 0x2e8
 8001510:	4629      	mov	r1, r5
 8001512:	eb63 0301 	sbc.w	r3, r3, r1
 8001516:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 800151a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800151e:	f04f 0300 	mov.w	r3, #0
 8001522:	e9d7 01ba 	ldrd	r0, r1, [r7, #744]	@ 0x2e8
 8001526:	f7ff fb8f 	bl	8000c48 <__aeabi_uldivmod>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	f112 010a 	adds.w	r1, r2, #10
 8001532:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8001536:	f143 0300 	adc.w	r3, r3, #0
 800153a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800153e:	4b8f      	ldr	r3, [pc, #572]	@ (800177c <Set_Random_Motion_Values+0x454>)
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	461a      	mov	r2, r3
 8001544:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001548:	4413      	add	r3, r2
 800154a:	461a      	mov	r2, r3
 800154c:	4b8b      	ldr	r3, [pc, #556]	@ (800177c <Set_Random_Motion_Values+0x454>)
 800154e:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X +=  (100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8001550:	f00e fe28 	bl	80101a4 <rand>
 8001554:	4603      	mov	r3, r0
 8001556:	17da      	asrs	r2, r3, #31
 8001558:	f8c7 32e0 	str.w	r3, [r7, #736]	@ 0x2e0
 800155c:	f8c7 22e4 	str.w	r2, [r7, #740]	@ 0x2e4
 8001560:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001564:	2200      	movs	r2, #0
 8001566:	f8c7 32d8 	str.w	r3, [r7, #728]	@ 0x2d8
 800156a:	f8c7 22dc 	str.w	r2, [r7, #732]	@ 0x2dc
 800156e:	e9d7 45b8 	ldrd	r4, r5, [r7, #736]	@ 0x2e0
 8001572:	462b      	mov	r3, r5
 8001574:	e9d7 89b6 	ldrd	r8, r9, [r7, #728]	@ 0x2d8
 8001578:	4642      	mov	r2, r8
 800157a:	fb02 f203 	mul.w	r2, r2, r3
 800157e:	464b      	mov	r3, r9
 8001580:	4621      	mov	r1, r4
 8001582:	fb01 f303 	mul.w	r3, r1, r3
 8001586:	4413      	add	r3, r2
 8001588:	4622      	mov	r2, r4
 800158a:	4641      	mov	r1, r8
 800158c:	fba2 1201 	umull	r1, r2, r2, r1
 8001590:	f8c7 23cc 	str.w	r2, [r7, #972]	@ 0x3cc
 8001594:	460a      	mov	r2, r1
 8001596:	f8c7 23c8 	str.w	r2, [r7, #968]	@ 0x3c8
 800159a:	f8d7 23cc 	ldr.w	r2, [r7, #972]	@ 0x3cc
 800159e:	4413      	add	r3, r2
 80015a0:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc
 80015a4:	e9d7 12f2 	ldrd	r1, r2, [r7, #968]	@ 0x3c8
 80015a8:	460b      	mov	r3, r1
 80015aa:	18db      	adds	r3, r3, r3
 80015ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80015ae:	4613      	mov	r3, r2
 80015b0:	eb42 0303 	adc.w	r3, r2, r3
 80015b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80015b6:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 80015ba:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80015be:	f04f 0300 	mov.w	r3, #0
 80015c2:	f7ff fb41 	bl	8000c48 <__aeabi_uldivmod>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 80015ce:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80015d2:	f143 0300 	adc.w	r3, r3, #0
 80015d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80015da:	4b69      	ldr	r3, [pc, #420]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80015e4:	4413      	add	r3, r2
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b65      	ldr	r3, [pc, #404]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 80015ea:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y += -(100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 80015ec:	f00e fdda 	bl	80101a4 <rand>
 80015f0:	4603      	mov	r3, r0
 80015f2:	17da      	asrs	r2, r3, #31
 80015f4:	f8c7 32d0 	str.w	r3, [r7, #720]	@ 0x2d0
 80015f8:	f8c7 22d4 	str.w	r2, [r7, #724]	@ 0x2d4
 80015fc:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001600:	2200      	movs	r2, #0
 8001602:	f8c7 32c8 	str.w	r3, [r7, #712]	@ 0x2c8
 8001606:	f8c7 22cc 	str.w	r2, [r7, #716]	@ 0x2cc
 800160a:	e9d7 45b4 	ldrd	r4, r5, [r7, #720]	@ 0x2d0
 800160e:	462b      	mov	r3, r5
 8001610:	e9d7 89b2 	ldrd	r8, r9, [r7, #712]	@ 0x2c8
 8001614:	4642      	mov	r2, r8
 8001616:	fb02 f203 	mul.w	r2, r2, r3
 800161a:	464b      	mov	r3, r9
 800161c:	4621      	mov	r1, r4
 800161e:	fb01 f303 	mul.w	r3, r1, r3
 8001622:	4413      	add	r3, r2
 8001624:	4622      	mov	r2, r4
 8001626:	4641      	mov	r1, r8
 8001628:	fba2 1201 	umull	r1, r2, r2, r1
 800162c:	f8c7 23c4 	str.w	r2, [r7, #964]	@ 0x3c4
 8001630:	460a      	mov	r2, r1
 8001632:	f8c7 23c0 	str.w	r2, [r7, #960]	@ 0x3c0
 8001636:	f8d7 23c4 	ldr.w	r2, [r7, #964]	@ 0x3c4
 800163a:	4413      	add	r3, r2
 800163c:	f8c7 33c4 	str.w	r3, [r7, #964]	@ 0x3c4
 8001640:	f04f 0000 	mov.w	r0, #0
 8001644:	f04f 0100 	mov.w	r1, #0
 8001648:	e9d7 45f0 	ldrd	r4, r5, [r7, #960]	@ 0x3c0
 800164c:	462b      	mov	r3, r5
 800164e:	0099      	lsls	r1, r3, #2
 8001650:	4623      	mov	r3, r4
 8001652:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001656:	4623      	mov	r3, r4
 8001658:	0098      	lsls	r0, r3, #2
 800165a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	f7ff faf1 	bl	8000c48 <__aeabi_uldivmod>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 800166e:	f04f 31ff 	mov.w	r1, #4294967295
 8001672:	1a80      	subs	r0, r0, r2
 8001674:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
 8001678:	eb61 0303 	sbc.w	r3, r1, r3
 800167c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001680:	4b3f      	ldr	r3, [pc, #252]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	461a      	mov	r2, r3
 8001686:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800168a:	4413      	add	r3, r2
 800168c:	461a      	mov	r2, r3
 800168e:	4b3c      	ldr	r3, [pc, #240]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001690:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z +=  (100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 8001692:	f00e fd87 	bl	80101a4 <rand>
 8001696:	4603      	mov	r3, r0
 8001698:	17da      	asrs	r2, r3, #31
 800169a:	f8c7 32c0 	str.w	r3, [r7, #704]	@ 0x2c0
 800169e:	f8c7 22c4 	str.w	r2, [r7, #708]	@ 0x2c4
 80016a2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80016a6:	2200      	movs	r2, #0
 80016a8:	f8c7 32b8 	str.w	r3, [r7, #696]	@ 0x2b8
 80016ac:	f8c7 22bc 	str.w	r2, [r7, #700]	@ 0x2bc
 80016b0:	e9d7 45b0 	ldrd	r4, r5, [r7, #704]	@ 0x2c0
 80016b4:	462b      	mov	r3, r5
 80016b6:	e9d7 89ae 	ldrd	r8, r9, [r7, #696]	@ 0x2b8
 80016ba:	4642      	mov	r2, r8
 80016bc:	fb02 f203 	mul.w	r2, r2, r3
 80016c0:	464b      	mov	r3, r9
 80016c2:	4621      	mov	r1, r4
 80016c4:	fb01 f303 	mul.w	r3, r1, r3
 80016c8:	4413      	add	r3, r2
 80016ca:	4622      	mov	r2, r4
 80016cc:	4641      	mov	r1, r8
 80016ce:	fba2 1201 	umull	r1, r2, r2, r1
 80016d2:	f8c7 23bc 	str.w	r2, [r7, #956]	@ 0x3bc
 80016d6:	460a      	mov	r2, r1
 80016d8:	f8c7 23b8 	str.w	r2, [r7, #952]	@ 0x3b8
 80016dc:	f8d7 23bc 	ldr.w	r2, [r7, #956]	@ 0x3bc
 80016e0:	4413      	add	r3, r2
 80016e2:	f8c7 33bc 	str.w	r3, [r7, #956]	@ 0x3bc
 80016e6:	e9d7 45ee 	ldrd	r4, r5, [r7, #952]	@ 0x3b8
 80016ea:	4622      	mov	r2, r4
 80016ec:	462b      	mov	r3, r5
 80016ee:	1891      	adds	r1, r2, r2
 80016f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80016f2:	415b      	adcs	r3, r3
 80016f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80016f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80016fa:	4621      	mov	r1, r4
 80016fc:	1851      	adds	r1, r2, r1
 80016fe:	6539      	str	r1, [r7, #80]	@ 0x50
 8001700:	4629      	mov	r1, r5
 8001702:	eb43 0101 	adc.w	r1, r3, r1
 8001706:	6579      	str	r1, [r7, #84]	@ 0x54
 8001708:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800170c:	460b      	mov	r3, r1
 800170e:	18db      	adds	r3, r3, r3
 8001710:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001712:	4613      	mov	r3, r2
 8001714:	eb42 0303 	adc.w	r3, r2, r3
 8001718:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800171a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 800171e:	4618      	mov	r0, r3
 8001720:	4621      	mov	r1, r4
 8001722:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	f7ff fa8d 	bl	8000c48 <__aeabi_uldivmod>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001736:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800173a:	f143 0300 	adc.w	r3, r3, #0
 800173e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	461a      	mov	r2, r3
 8001748:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800174c:	4413      	add	r3, r2
 800174e:	461a      	mov	r2, r3
 8001750:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001752:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X +=  (3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001754:	f00e fd26 	bl	80101a4 <rand>
 8001758:	4603      	mov	r3, r0
 800175a:	17da      	asrs	r2, r3, #31
 800175c:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 8001760:	f8c7 22b4 	str.w	r2, [r7, #692]	@ 0x2b4
 8001764:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001768:	2200      	movs	r2, #0
 800176a:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
 800176e:	f8c7 22ac 	str.w	r2, [r7, #684]	@ 0x2ac
 8001772:	e9d7 45ac 	ldrd	r4, r5, [r7, #688]	@ 0x2b0
 8001776:	462b      	mov	r3, r5
 8001778:	e004      	b.n	8001784 <Set_Random_Motion_Values+0x45c>
 800177a:	bf00      	nop
 800177c:	20000254 	.word	0x20000254
 8001780:	20000260 	.word	0x20000260
 8001784:	e9d7 89aa 	ldrd	r8, r9, [r7, #680]	@ 0x2a8
 8001788:	4642      	mov	r2, r8
 800178a:	fb02 f203 	mul.w	r2, r2, r3
 800178e:	464b      	mov	r3, r9
 8001790:	4621      	mov	r1, r4
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	4413      	add	r3, r2
 8001798:	4622      	mov	r2, r4
 800179a:	4641      	mov	r1, r8
 800179c:	fba2 1201 	umull	r1, r2, r2, r1
 80017a0:	f8c7 23b4 	str.w	r2, [r7, #948]	@ 0x3b4
 80017a4:	460a      	mov	r2, r1
 80017a6:	f8c7 23b0 	str.w	r2, [r7, #944]	@ 0x3b0
 80017aa:	f8d7 23b4 	ldr.w	r2, [r7, #948]	@ 0x3b4
 80017ae:	4413      	add	r3, r2
 80017b0:	f8c7 33b4 	str.w	r3, [r7, #948]	@ 0x3b4
 80017b4:	e9d7 45ec 	ldrd	r4, r5, [r7, #944]	@ 0x3b0
 80017b8:	4622      	mov	r2, r4
 80017ba:	462b      	mov	r3, r5
 80017bc:	1891      	adds	r1, r2, r2
 80017be:	6439      	str	r1, [r7, #64]	@ 0x40
 80017c0:	415b      	adcs	r3, r3
 80017c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80017c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80017c8:	4621      	mov	r1, r4
 80017ca:	1851      	adds	r1, r2, r1
 80017cc:	f8c7 12a0 	str.w	r1, [r7, #672]	@ 0x2a0
 80017d0:	4629      	mov	r1, r5
 80017d2:	eb43 0101 	adc.w	r1, r3, r1
 80017d6:	f8c7 12a4 	str.w	r1, [r7, #676]	@ 0x2a4
 80017da:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80017de:	f04f 0300 	mov.w	r3, #0
 80017e2:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	@ 0x2a0
 80017e6:	f7ff fa2f 	bl	8000c48 <__aeabi_uldivmod>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	1cd1      	adds	r1, r2, #3
 80017f0:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80017f4:	f143 0300 	adc.w	r3, r3, #0
 80017f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80017fc:	4be1      	ldr	r3, [pc, #900]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001806:	4413      	add	r3, r2
 8001808:	461a      	mov	r2, r3
 800180a:	4bde      	ldr	r3, [pc, #888]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 800180c:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y += -(3  + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 800180e:	f00e fcc9 	bl	80101a4 <rand>
 8001812:	4603      	mov	r3, r0
 8001814:	17da      	asrs	r2, r3, #31
 8001816:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
 800181a:	f8c7 229c 	str.w	r2, [r7, #668]	@ 0x29c
 800181e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001822:	2200      	movs	r2, #0
 8001824:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290
 8001828:	f8c7 2294 	str.w	r2, [r7, #660]	@ 0x294
 800182c:	e9d7 45a6 	ldrd	r4, r5, [r7, #664]	@ 0x298
 8001830:	462b      	mov	r3, r5
 8001832:	e9d7 89a4 	ldrd	r8, r9, [r7, #656]	@ 0x290
 8001836:	4642      	mov	r2, r8
 8001838:	fb02 f203 	mul.w	r2, r2, r3
 800183c:	464b      	mov	r3, r9
 800183e:	4621      	mov	r1, r4
 8001840:	fb01 f303 	mul.w	r3, r1, r3
 8001844:	4413      	add	r3, r2
 8001846:	4622      	mov	r2, r4
 8001848:	4641      	mov	r1, r8
 800184a:	fba2 1201 	umull	r1, r2, r2, r1
 800184e:	f8c7 23ac 	str.w	r2, [r7, #940]	@ 0x3ac
 8001852:	460a      	mov	r2, r1
 8001854:	f8c7 23a8 	str.w	r2, [r7, #936]	@ 0x3a8
 8001858:	f8d7 23ac 	ldr.w	r2, [r7, #940]	@ 0x3ac
 800185c:	4413      	add	r3, r2
 800185e:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 8001862:	f04f 0000 	mov.w	r0, #0
 8001866:	f04f 0100 	mov.w	r1, #0
 800186a:	e9d7 45ea 	ldrd	r4, r5, [r7, #936]	@ 0x3a8
 800186e:	462b      	mov	r3, r5
 8001870:	0099      	lsls	r1, r3, #2
 8001872:	4623      	mov	r3, r4
 8001874:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001878:	4623      	mov	r3, r4
 800187a:	0098      	lsls	r0, r3, #2
 800187c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	f7ff f9e0 	bl	8000c48 <__aeabi_uldivmod>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	f06f 0002 	mvn.w	r0, #2
 8001890:	f04f 31ff 	mov.w	r1, #4294967295
 8001894:	1a80      	subs	r0, r0, r2
 8001896:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
 800189a:	eb61 0303 	sbc.w	r3, r1, r3
 800189e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80018a2:	4bb8      	ldr	r3, [pc, #736]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	461a      	mov	r2, r3
 80018a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80018ac:	4413      	add	r3, r2
 80018ae:	461a      	mov	r2, r3
 80018b0:	4bb4      	ldr	r3, [pc, #720]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 80018b2:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z +=  (3  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80018b4:	f00e fc76 	bl	80101a4 <rand>
 80018b8:	4603      	mov	r3, r0
 80018ba:	17da      	asrs	r2, r3, #31
 80018bc:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
 80018c0:	f8c7 228c 	str.w	r2, [r7, #652]	@ 0x28c
 80018c4:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80018c8:	2200      	movs	r2, #0
 80018ca:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
 80018ce:	f8c7 2284 	str.w	r2, [r7, #644]	@ 0x284
 80018d2:	e9d7 45a2 	ldrd	r4, r5, [r7, #648]	@ 0x288
 80018d6:	462b      	mov	r3, r5
 80018d8:	e9d7 89a0 	ldrd	r8, r9, [r7, #640]	@ 0x280
 80018dc:	4642      	mov	r2, r8
 80018de:	fb02 f203 	mul.w	r2, r2, r3
 80018e2:	464b      	mov	r3, r9
 80018e4:	4621      	mov	r1, r4
 80018e6:	fb01 f303 	mul.w	r3, r1, r3
 80018ea:	4413      	add	r3, r2
 80018ec:	4622      	mov	r2, r4
 80018ee:	4641      	mov	r1, r8
 80018f0:	fba2 1201 	umull	r1, r2, r2, r1
 80018f4:	f8c7 23a4 	str.w	r2, [r7, #932]	@ 0x3a4
 80018f8:	460a      	mov	r2, r1
 80018fa:	f8c7 23a0 	str.w	r2, [r7, #928]	@ 0x3a0
 80018fe:	f8d7 23a4 	ldr.w	r2, [r7, #932]	@ 0x3a4
 8001902:	4413      	add	r3, r2
 8001904:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
 8001908:	e9d7 45e8 	ldrd	r4, r5, [r7, #928]	@ 0x3a0
 800190c:	4622      	mov	r2, r4
 800190e:	462b      	mov	r3, r5
 8001910:	f04f 0000 	mov.w	r0, #0
 8001914:	f04f 0100 	mov.w	r1, #0
 8001918:	0099      	lsls	r1, r3, #2
 800191a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800191e:	0090      	lsls	r0, r2, #2
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4621      	mov	r1, r4
 8001926:	1851      	adds	r1, r2, r1
 8001928:	f8c7 1278 	str.w	r1, [r7, #632]	@ 0x278
 800192c:	4629      	mov	r1, r5
 800192e:	eb43 0101 	adc.w	r1, r3, r1
 8001932:	f8c7 127c 	str.w	r1, [r7, #636]	@ 0x27c
 8001936:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800193a:	f04f 0300 	mov.w	r3, #0
 800193e:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	@ 0x278
 8001942:	f7ff f981 	bl	8000c48 <__aeabi_uldivmod>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	1cd1      	adds	r1, r2, #3
 800194c:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001950:	f143 0300 	adc.w	r3, r3, #0
 8001954:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001958:	4b8a      	ldr	r3, [pc, #552]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	461a      	mov	r2, r3
 800195e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001962:	4413      	add	r3, r2
 8001964:	461a      	mov	r2, r3
 8001966:	4b87      	ldr	r3, [pc, #540]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 8001968:	609a      	str	r2, [r3, #8]

    q_axes.AXIS_X -= (100  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800196a:	f00e fc1b 	bl	80101a4 <rand>
 800196e:	4603      	mov	r3, r0
 8001970:	17da      	asrs	r2, r3, #31
 8001972:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 8001976:	f8c7 2274 	str.w	r2, [r7, #628]	@ 0x274
 800197a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800197e:	2200      	movs	r2, #0
 8001980:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8001984:	f8c7 226c 	str.w	r2, [r7, #620]	@ 0x26c
 8001988:	e9d7 459c 	ldrd	r4, r5, [r7, #624]	@ 0x270
 800198c:	462b      	mov	r3, r5
 800198e:	e9d7 899a 	ldrd	r8, r9, [r7, #616]	@ 0x268
 8001992:	4642      	mov	r2, r8
 8001994:	fb02 f203 	mul.w	r2, r2, r3
 8001998:	464b      	mov	r3, r9
 800199a:	4621      	mov	r1, r4
 800199c:	fb01 f303 	mul.w	r3, r1, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	4622      	mov	r2, r4
 80019a4:	4641      	mov	r1, r8
 80019a6:	fba2 1201 	umull	r1, r2, r2, r1
 80019aa:	f8c7 239c 	str.w	r2, [r7, #924]	@ 0x39c
 80019ae:	460a      	mov	r2, r1
 80019b0:	f8c7 2398 	str.w	r2, [r7, #920]	@ 0x398
 80019b4:	f8d7 239c 	ldr.w	r2, [r7, #924]	@ 0x39c
 80019b8:	4413      	add	r3, r2
 80019ba:	f8c7 339c 	str.w	r3, [r7, #924]	@ 0x39c
 80019be:	e9d7 45e6 	ldrd	r4, r5, [r7, #920]	@ 0x398
 80019c2:	4622      	mov	r2, r4
 80019c4:	462b      	mov	r3, r5
 80019c6:	1891      	adds	r1, r2, r2
 80019c8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80019ca:	415b      	adcs	r3, r3
 80019cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80019d2:	4621      	mov	r1, r4
 80019d4:	1851      	adds	r1, r2, r1
 80019d6:	f8c7 1260 	str.w	r1, [r7, #608]	@ 0x260
 80019da:	4629      	mov	r1, r5
 80019dc:	eb43 0101 	adc.w	r1, r3, r1
 80019e0:	f8c7 1264 	str.w	r1, [r7, #612]	@ 0x264
 80019e4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9d7 0198 	ldrd	r0, r1, [r7, #608]	@ 0x260
 80019f0:	f7ff f92a 	bl	8000c48 <__aeabi_uldivmod>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 80019fc:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001a00:	f143 0300 	adc.w	r3, r3, #0
 8001a04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001a08:	4b5f      	ldr	r3, [pc, #380]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b5c      	ldr	r3, [pc, #368]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001a18:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y += (100  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8001a1a:	f00e fbc3 	bl	80101a4 <rand>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	17da      	asrs	r2, r3, #31
 8001a22:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8001a26:	f8c7 225c 	str.w	r2, [r7, #604]	@ 0x25c
 8001a2a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 8001a34:	f8c7 2254 	str.w	r2, [r7, #596]	@ 0x254
 8001a38:	e9d7 4596 	ldrd	r4, r5, [r7, #600]	@ 0x258
 8001a3c:	462b      	mov	r3, r5
 8001a3e:	e9d7 8994 	ldrd	r8, r9, [r7, #592]	@ 0x250
 8001a42:	4642      	mov	r2, r8
 8001a44:	fb02 f203 	mul.w	r2, r2, r3
 8001a48:	464b      	mov	r3, r9
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	fb01 f303 	mul.w	r3, r1, r3
 8001a50:	4413      	add	r3, r2
 8001a52:	4622      	mov	r2, r4
 8001a54:	4641      	mov	r1, r8
 8001a56:	fba2 1201 	umull	r1, r2, r2, r1
 8001a5a:	f8c7 2394 	str.w	r2, [r7, #916]	@ 0x394
 8001a5e:	460a      	mov	r2, r1
 8001a60:	f8c7 2390 	str.w	r2, [r7, #912]	@ 0x390
 8001a64:	f8d7 2394 	ldr.w	r2, [r7, #916]	@ 0x394
 8001a68:	4413      	add	r3, r2
 8001a6a:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394
 8001a6e:	e9d7 45e4 	ldrd	r4, r5, [r7, #912]	@ 0x390
 8001a72:	4622      	mov	r2, r4
 8001a74:	462b      	mov	r3, r5
 8001a76:	f04f 0000 	mov.w	r0, #0
 8001a7a:	f04f 0100 	mov.w	r1, #0
 8001a7e:	0099      	lsls	r1, r3, #2
 8001a80:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001a84:	0090      	lsls	r0, r2, #2
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4621      	mov	r1, r4
 8001a8c:	1851      	adds	r1, r2, r1
 8001a8e:	f8c7 1248 	str.w	r1, [r7, #584]	@ 0x248
 8001a92:	4629      	mov	r1, r5
 8001a94:	eb43 0101 	adc.w	r1, r3, r1
 8001a98:	f8c7 124c 	str.w	r1, [r7, #588]	@ 0x24c
 8001a9c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	e9d7 0192 	ldrd	r0, r1, [r7, #584]	@ 0x248
 8001aa8:	f7ff f8ce 	bl	8000c48 <__aeabi_uldivmod>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001ab4:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001ab6:	f143 0300 	adc.w	r3, r3, #0
 8001aba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001abc:	4b32      	ldr	r3, [pc, #200]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001ac4:	4413      	add	r3, r2
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001aca:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z -= (100  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001acc:	f00e fb6a 	bl	80101a4 <rand>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	17da      	asrs	r2, r3, #31
 8001ad4:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
 8001ad8:	f8c7 2244 	str.w	r2, [r7, #580]	@ 0x244
 8001adc:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
 8001ae6:	f8c7 223c 	str.w	r2, [r7, #572]	@ 0x23c
 8001aea:	e9d7 4590 	ldrd	r4, r5, [r7, #576]	@ 0x240
 8001aee:	462b      	mov	r3, r5
 8001af0:	e9d7 898e 	ldrd	r8, r9, [r7, #568]	@ 0x238
 8001af4:	4642      	mov	r2, r8
 8001af6:	fb02 f203 	mul.w	r2, r2, r3
 8001afa:	464b      	mov	r3, r9
 8001afc:	4621      	mov	r1, r4
 8001afe:	fb01 f303 	mul.w	r3, r1, r3
 8001b02:	4413      	add	r3, r2
 8001b04:	4622      	mov	r2, r4
 8001b06:	4641      	mov	r1, r8
 8001b08:	fba2 1201 	umull	r1, r2, r2, r1
 8001b0c:	f8c7 238c 	str.w	r2, [r7, #908]	@ 0x38c
 8001b10:	460a      	mov	r2, r1
 8001b12:	f8c7 2388 	str.w	r2, [r7, #904]	@ 0x388
 8001b16:	f8d7 238c 	ldr.w	r2, [r7, #908]	@ 0x38c
 8001b1a:	4413      	add	r3, r2
 8001b1c:	f8c7 338c 	str.w	r3, [r7, #908]	@ 0x38c
 8001b20:	e9d7 45e2 	ldrd	r4, r5, [r7, #904]	@ 0x388
 8001b24:	4622      	mov	r2, r4
 8001b26:	462b      	mov	r3, r5
 8001b28:	f04f 0000 	mov.w	r0, #0
 8001b2c:	f04f 0100 	mov.w	r1, #0
 8001b30:	00d9      	lsls	r1, r3, #3
 8001b32:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b36:	00d0      	lsls	r0, r2, #3
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4621      	mov	r1, r4
 8001b3e:	1a51      	subs	r1, r2, r1
 8001b40:	f8c7 1230 	str.w	r1, [r7, #560]	@ 0x230
 8001b44:	4629      	mov	r1, r5
 8001b46:	eb63 0301 	sbc.w	r3, r3, r1
 8001b4a:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 8001b4e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001b52:	f04f 0300 	mov.w	r3, #0
 8001b56:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	@ 0x230
 8001b5a:	f7ff f875 	bl	8000c48 <__aeabi_uldivmod>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001b66:	6739      	str	r1, [r7, #112]	@ 0x70
 8001b68:	f143 0300 	adc.w	r3, r3, #0
 8001b6c:	677b      	str	r3, [r7, #116]	@ 0x74
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	461a      	mov	r2, r3
 8001b74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4b03      	ldr	r3, [pc, #12]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001b7c:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
  }

}
 8001b7e:	f000 bc37 	b.w	80023f0 <Set_Random_Motion_Values+0x10c8>
 8001b82:	bf00      	nop
 8001b84:	2000026c 	.word	0x2000026c
 8001b88:	20000278 	.word	0x20000278
    x_axes.AXIS_X += -(10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001b8c:	f00e fb0a 	bl	80101a4 <rand>
 8001b90:	4603      	mov	r3, r0
 8001b92:	17da      	asrs	r2, r3, #31
 8001b94:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 8001b98:	f8c7 222c 	str.w	r2, [r7, #556]	@ 0x22c
 8001b9c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	469a      	mov	sl, r3
 8001ba4:	4693      	mov	fp, r2
 8001ba6:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	@ 0x228
 8001baa:	460b      	mov	r3, r1
 8001bac:	fb0a f203 	mul.w	r2, sl, r3
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	fb03 f30b 	mul.w	r3, r3, fp
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4602      	mov	r2, r0
 8001bba:	fba2 450a 	umull	r4, r5, r2, sl
 8001bbe:	442b      	add	r3, r5
 8001bc0:	461d      	mov	r5, r3
 8001bc2:	4622      	mov	r2, r4
 8001bc4:	462b      	mov	r3, r5
 8001bc6:	1891      	adds	r1, r2, r2
 8001bc8:	6339      	str	r1, [r7, #48]	@ 0x30
 8001bca:	415b      	adcs	r3, r3
 8001bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001bd2:	1911      	adds	r1, r2, r4
 8001bd4:	f8c7 1220 	str.w	r1, [r7, #544]	@ 0x220
 8001bd8:	416b      	adcs	r3, r5
 8001bda:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8001bde:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001be2:	f04f 0300 	mov.w	r3, #0
 8001be6:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	@ 0x220
 8001bea:	f7ff f82d 	bl	8000c48 <__aeabi_uldivmod>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	f06f 0009 	mvn.w	r0, #9
 8001bf6:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfa:	1a80      	subs	r0, r0, r2
 8001bfc:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
 8001c00:	eb61 0303 	sbc.w	r3, r1, r3
 8001c04:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001c08:	4beb      	ldr	r3, [pc, #940]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001c12:	4413      	add	r3, r2
 8001c14:	461a      	mov	r2, r3
 8001c16:	4be8      	ldr	r3, [pc, #928]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001c18:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y +=  (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8001c1a:	f00e fac3 	bl	80101a4 <rand>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	17da      	asrs	r2, r3, #31
 8001c22:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 8001c26:	f8c7 221c 	str.w	r2, [r7, #540]	@ 0x21c
 8001c2a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8001c34:	f8c7 2214 	str.w	r2, [r7, #532]	@ 0x214
 8001c38:	e9d7 4586 	ldrd	r4, r5, [r7, #536]	@ 0x218
 8001c3c:	462b      	mov	r3, r5
 8001c3e:	e9d7 8984 	ldrd	r8, r9, [r7, #528]	@ 0x210
 8001c42:	4642      	mov	r2, r8
 8001c44:	fb02 f203 	mul.w	r2, r2, r3
 8001c48:	464b      	mov	r3, r9
 8001c4a:	4621      	mov	r1, r4
 8001c4c:	fb01 f303 	mul.w	r3, r1, r3
 8001c50:	4413      	add	r3, r2
 8001c52:	4622      	mov	r2, r4
 8001c54:	4641      	mov	r1, r8
 8001c56:	fba2 1201 	umull	r1, r2, r2, r1
 8001c5a:	f8c7 2384 	str.w	r2, [r7, #900]	@ 0x384
 8001c5e:	460a      	mov	r2, r1
 8001c60:	f8c7 2380 	str.w	r2, [r7, #896]	@ 0x380
 8001c64:	f8d7 2384 	ldr.w	r2, [r7, #900]	@ 0x384
 8001c68:	4413      	add	r3, r2
 8001c6a:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8001c6e:	e9d7 45e0 	ldrd	r4, r5, [r7, #896]	@ 0x380
 8001c72:	4622      	mov	r2, r4
 8001c74:	462b      	mov	r3, r5
 8001c76:	f04f 0000 	mov.w	r0, #0
 8001c7a:	f04f 0100 	mov.w	r1, #0
 8001c7e:	0099      	lsls	r1, r3, #2
 8001c80:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001c84:	0090      	lsls	r0, r2, #2
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	4621      	mov	r1, r4
 8001c8c:	1851      	adds	r1, r2, r1
 8001c8e:	f8c7 1208 	str.w	r1, [r7, #520]	@ 0x208
 8001c92:	4629      	mov	r1, r5
 8001c94:	eb43 0101 	adc.w	r1, r3, r1
 8001c98:	f8c7 120c 	str.w	r1, [r7, #524]	@ 0x20c
 8001c9c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001ca0:	f04f 0300 	mov.w	r3, #0
 8001ca4:	e9d7 0182 	ldrd	r0, r1, [r7, #520]	@ 0x208
 8001ca8:	f7fe ffce 	bl	8000c48 <__aeabi_uldivmod>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	f112 010a 	adds.w	r1, r2, #10
 8001cb4:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 8001cb8:	f143 0300 	adc.w	r3, r3, #0
 8001cbc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001cc0:	4bbd      	ldr	r3, [pc, #756]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001cca:	4413      	add	r3, r2
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4bba      	ldr	r3, [pc, #744]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001cd0:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z += -(10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001cd2:	f00e fa67 	bl	80101a4 <rand>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	17da      	asrs	r2, r3, #31
 8001cda:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
 8001cde:	f8c7 2204 	str.w	r2, [r7, #516]	@ 0x204
 8001ce2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
 8001cec:	f8c7 21fc 	str.w	r2, [r7, #508]	@ 0x1fc
 8001cf0:	e9d7 4580 	ldrd	r4, r5, [r7, #512]	@ 0x200
 8001cf4:	462b      	mov	r3, r5
 8001cf6:	e9d7 897e 	ldrd	r8, r9, [r7, #504]	@ 0x1f8
 8001cfa:	4642      	mov	r2, r8
 8001cfc:	fb02 f203 	mul.w	r2, r2, r3
 8001d00:	464b      	mov	r3, r9
 8001d02:	4621      	mov	r1, r4
 8001d04:	fb01 f303 	mul.w	r3, r1, r3
 8001d08:	4413      	add	r3, r2
 8001d0a:	4622      	mov	r2, r4
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	fba2 1201 	umull	r1, r2, r2, r1
 8001d12:	f8c7 237c 	str.w	r2, [r7, #892]	@ 0x37c
 8001d16:	460a      	mov	r2, r1
 8001d18:	f8c7 2378 	str.w	r2, [r7, #888]	@ 0x378
 8001d1c:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
 8001d20:	4413      	add	r3, r2
 8001d22:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
 8001d26:	e9d7 45de 	ldrd	r4, r5, [r7, #888]	@ 0x378
 8001d2a:	4622      	mov	r2, r4
 8001d2c:	462b      	mov	r3, r5
 8001d2e:	f04f 0000 	mov.w	r0, #0
 8001d32:	f04f 0100 	mov.w	r1, #0
 8001d36:	00d9      	lsls	r1, r3, #3
 8001d38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d3c:	00d0      	lsls	r0, r2, #3
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4621      	mov	r1, r4
 8001d44:	1a51      	subs	r1, r2, r1
 8001d46:	f8c7 11f0 	str.w	r1, [r7, #496]	@ 0x1f0
 8001d4a:	4629      	mov	r1, r5
 8001d4c:	eb63 0301 	sbc.w	r3, r3, r1
 8001d50:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8001d54:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	@ 0x1f0
 8001d60:	f7fe ff72 	bl	8000c48 <__aeabi_uldivmod>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	f06f 0009 	mvn.w	r0, #9
 8001d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d70:	1a80      	subs	r0, r0, r2
 8001d72:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
 8001d76:	eb61 0303 	sbc.w	r3, r1, r3
 8001d7a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001d7e:	4b8e      	ldr	r3, [pc, #568]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	461a      	mov	r2, r3
 8001d84:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001d88:	4413      	add	r3, r2
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4b8a      	ldr	r3, [pc, #552]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001d8e:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X += -(100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8001d90:	f00e fa08 	bl	80101a4 <rand>
 8001d94:	4603      	mov	r3, r0
 8001d96:	17da      	asrs	r2, r3, #31
 8001d98:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001d9c:	f8c7 21ec 	str.w	r2, [r7, #492]	@ 0x1ec
 8001da0:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001da4:	2200      	movs	r2, #0
 8001da6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001daa:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 8001dae:	e9d7 457a 	ldrd	r4, r5, [r7, #488]	@ 0x1e8
 8001db2:	462b      	mov	r3, r5
 8001db4:	e9d7 8978 	ldrd	r8, r9, [r7, #480]	@ 0x1e0
 8001db8:	4642      	mov	r2, r8
 8001dba:	fb02 f203 	mul.w	r2, r2, r3
 8001dbe:	464b      	mov	r3, r9
 8001dc0:	4621      	mov	r1, r4
 8001dc2:	fb01 f303 	mul.w	r3, r1, r3
 8001dc6:	4413      	add	r3, r2
 8001dc8:	4622      	mov	r2, r4
 8001dca:	4641      	mov	r1, r8
 8001dcc:	fba2 1201 	umull	r1, r2, r2, r1
 8001dd0:	f8c7 2374 	str.w	r2, [r7, #884]	@ 0x374
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	f8c7 2370 	str.w	r2, [r7, #880]	@ 0x370
 8001dda:	f8d7 2374 	ldr.w	r2, [r7, #884]	@ 0x374
 8001dde:	4413      	add	r3, r2
 8001de0:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 8001de4:	e9d7 12dc 	ldrd	r1, r2, [r7, #880]	@ 0x370
 8001de8:	460b      	mov	r3, r1
 8001dea:	18db      	adds	r3, r3, r3
 8001dec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001dee:	4613      	mov	r3, r2
 8001df0:	eb42 0303 	adc.w	r3, r2, r3
 8001df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001df6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001dfa:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	f7fe ff21 	bl	8000c48 <__aeabi_uldivmod>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001e0e:	f04f 31ff 	mov.w	r1, #4294967295
 8001e12:	1a80      	subs	r0, r0, r2
 8001e14:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
 8001e18:	eb61 0303 	sbc.w	r3, r1, r3
 8001e1c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001e20:	4b66      	ldr	r3, [pc, #408]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	461a      	mov	r2, r3
 8001e26:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001e2a:	4413      	add	r3, r2
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b63      	ldr	r3, [pc, #396]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001e30:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y +=  (100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 8001e32:	f00e f9b7 	bl	80101a4 <rand>
 8001e36:	4603      	mov	r3, r0
 8001e38:	17da      	asrs	r2, r3, #31
 8001e3a:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8001e3e:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001e42:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001e46:	2200      	movs	r2, #0
 8001e48:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8001e4c:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
 8001e50:	e9d7 4576 	ldrd	r4, r5, [r7, #472]	@ 0x1d8
 8001e54:	462b      	mov	r3, r5
 8001e56:	e9d7 8974 	ldrd	r8, r9, [r7, #464]	@ 0x1d0
 8001e5a:	4642      	mov	r2, r8
 8001e5c:	fb02 f203 	mul.w	r2, r2, r3
 8001e60:	464b      	mov	r3, r9
 8001e62:	4621      	mov	r1, r4
 8001e64:	fb01 f303 	mul.w	r3, r1, r3
 8001e68:	4413      	add	r3, r2
 8001e6a:	4622      	mov	r2, r4
 8001e6c:	4641      	mov	r1, r8
 8001e6e:	fba2 1201 	umull	r1, r2, r2, r1
 8001e72:	f8c7 236c 	str.w	r2, [r7, #876]	@ 0x36c
 8001e76:	460a      	mov	r2, r1
 8001e78:	f8c7 2368 	str.w	r2, [r7, #872]	@ 0x368
 8001e7c:	f8d7 236c 	ldr.w	r2, [r7, #876]	@ 0x36c
 8001e80:	4413      	add	r3, r2
 8001e82:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c
 8001e86:	f04f 0000 	mov.w	r0, #0
 8001e8a:	f04f 0100 	mov.w	r1, #0
 8001e8e:	e9d7 45da 	ldrd	r4, r5, [r7, #872]	@ 0x368
 8001e92:	462b      	mov	r3, r5
 8001e94:	0099      	lsls	r1, r3, #2
 8001e96:	4623      	mov	r3, r4
 8001e98:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001e9c:	4623      	mov	r3, r4
 8001e9e:	0098      	lsls	r0, r3, #2
 8001ea0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	f7fe fece 	bl	8000c48 <__aeabi_uldivmod>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001eb4:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
 8001eb8:	f143 0300 	adc.w	r3, r3, #0
 8001ebc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001ec0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001eca:	4413      	add	r3, r2
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4b3b      	ldr	r3, [pc, #236]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001ed0:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z += -(100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 8001ed2:	f00e f967 	bl	80101a4 <rand>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	17da      	asrs	r2, r3, #31
 8001eda:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001ede:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 8001ee2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001eec:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8001ef0:	e9d7 4572 	ldrd	r4, r5, [r7, #456]	@ 0x1c8
 8001ef4:	462b      	mov	r3, r5
 8001ef6:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 8001efa:	4642      	mov	r2, r8
 8001efc:	fb02 f203 	mul.w	r2, r2, r3
 8001f00:	464b      	mov	r3, r9
 8001f02:	4621      	mov	r1, r4
 8001f04:	fb01 f303 	mul.w	r3, r1, r3
 8001f08:	4413      	add	r3, r2
 8001f0a:	4622      	mov	r2, r4
 8001f0c:	4641      	mov	r1, r8
 8001f0e:	fba2 1201 	umull	r1, r2, r2, r1
 8001f12:	f8c7 2364 	str.w	r2, [r7, #868]	@ 0x364
 8001f16:	460a      	mov	r2, r1
 8001f18:	f8c7 2360 	str.w	r2, [r7, #864]	@ 0x360
 8001f1c:	f8d7 2364 	ldr.w	r2, [r7, #868]	@ 0x364
 8001f20:	4413      	add	r3, r2
 8001f22:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
 8001f26:	e9d7 45d8 	ldrd	r4, r5, [r7, #864]	@ 0x360
 8001f2a:	4622      	mov	r2, r4
 8001f2c:	462b      	mov	r3, r5
 8001f2e:	1891      	adds	r1, r2, r2
 8001f30:	6239      	str	r1, [r7, #32]
 8001f32:	415b      	adcs	r3, r3
 8001f34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f3a:	4621      	mov	r1, r4
 8001f3c:	1851      	adds	r1, r2, r1
 8001f3e:	61b9      	str	r1, [r7, #24]
 8001f40:	4629      	mov	r1, r5
 8001f42:	eb43 0101 	adc.w	r1, r3, r1
 8001f46:	61f9      	str	r1, [r7, #28]
 8001f48:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	18db      	adds	r3, r3, r3
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	4613      	mov	r3, r2
 8001f54:	eb42 0303 	adc.w	r3, r2, r3
 8001f58:	617b      	str	r3, [r7, #20]
 8001f5a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	4621      	mov	r1, r4
 8001f62:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001f66:	f04f 0300 	mov.w	r3, #0
 8001f6a:	f7fe fe6d 	bl	8000c48 <__aeabi_uldivmod>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001f76:	f04f 31ff 	mov.w	r1, #4294967295
 8001f7a:	1a80      	subs	r0, r0, r2
 8001f7c:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
 8001f80:	eb61 0303 	sbc.w	r3, r1, r3
 8001f84:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001f92:	4413      	add	r3, r2
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001f98:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X += -(3  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001f9a:	f00e f903 	bl	80101a4 <rand>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	17da      	asrs	r2, r3, #31
 8001fa2:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001fa6:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001faa:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001fb4:	e004      	b.n	8001fc0 <Set_Random_Motion_Values+0xc98>
 8001fb6:	bf00      	nop
 8001fb8:	20000254 	.word	0x20000254
 8001fbc:	20000260 	.word	0x20000260
 8001fc0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 8001fc4:	e9d7 456e 	ldrd	r4, r5, [r7, #440]	@ 0x1b8
 8001fc8:	462b      	mov	r3, r5
 8001fca:	e9d7 896c 	ldrd	r8, r9, [r7, #432]	@ 0x1b0
 8001fce:	4642      	mov	r2, r8
 8001fd0:	fb02 f203 	mul.w	r2, r2, r3
 8001fd4:	464b      	mov	r3, r9
 8001fd6:	4621      	mov	r1, r4
 8001fd8:	fb01 f303 	mul.w	r3, r1, r3
 8001fdc:	4413      	add	r3, r2
 8001fde:	4622      	mov	r2, r4
 8001fe0:	4641      	mov	r1, r8
 8001fe2:	fba2 1201 	umull	r1, r2, r2, r1
 8001fe6:	f8c7 235c 	str.w	r2, [r7, #860]	@ 0x35c
 8001fea:	460a      	mov	r2, r1
 8001fec:	f8c7 2358 	str.w	r2, [r7, #856]	@ 0x358
 8001ff0:	f8d7 235c 	ldr.w	r2, [r7, #860]	@ 0x35c
 8001ff4:	4413      	add	r3, r2
 8001ff6:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
 8001ffa:	e9d7 45d6 	ldrd	r4, r5, [r7, #856]	@ 0x358
 8001ffe:	4622      	mov	r2, r4
 8002000:	462b      	mov	r3, r5
 8002002:	f04f 0000 	mov.w	r0, #0
 8002006:	f04f 0100 	mov.w	r1, #0
 800200a:	00d9      	lsls	r1, r3, #3
 800200c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002010:	00d0      	lsls	r0, r2, #3
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4621      	mov	r1, r4
 8002018:	1a51      	subs	r1, r2, r1
 800201a:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
 800201e:	4629      	mov	r1, r5
 8002020:	eb63 0301 	sbc.w	r3, r3, r1
 8002024:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8002028:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800202c:	f04f 0300 	mov.w	r3, #0
 8002030:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
 8002034:	f7fe fe08 	bl	8000c48 <__aeabi_uldivmod>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	f06f 0002 	mvn.w	r0, #2
 8002040:	f04f 31ff 	mov.w	r1, #4294967295
 8002044:	1a80      	subs	r0, r0, r2
 8002046:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
 800204a:	eb61 0303 	sbc.w	r3, r1, r3
 800204e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002052:	4bea      	ldr	r3, [pc, #936]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800205c:	4413      	add	r3, r2
 800205e:	461a      	mov	r2, r3
 8002060:	4be6      	ldr	r3, [pc, #920]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 8002062:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y +=  (3  + ((uint64_t)rand()*9*cnt)/RAND_MAX);
 8002064:	f00e f89e 	bl	80101a4 <rand>
 8002068:	4603      	mov	r3, r0
 800206a:	17da      	asrs	r2, r3, #31
 800206c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002070:	f8c7 21a4 	str.w	r2, [r7, #420]	@ 0x1a4
 8002074:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8002078:	2200      	movs	r2, #0
 800207a:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800207e:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002082:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	@ 0x1a0
 8002086:	462b      	mov	r3, r5
 8002088:	e9d7 8966 	ldrd	r8, r9, [r7, #408]	@ 0x198
 800208c:	4642      	mov	r2, r8
 800208e:	fb02 f203 	mul.w	r2, r2, r3
 8002092:	464b      	mov	r3, r9
 8002094:	4621      	mov	r1, r4
 8002096:	fb01 f303 	mul.w	r3, r1, r3
 800209a:	4413      	add	r3, r2
 800209c:	4622      	mov	r2, r4
 800209e:	4641      	mov	r1, r8
 80020a0:	fba2 1201 	umull	r1, r2, r2, r1
 80020a4:	f8c7 2354 	str.w	r2, [r7, #852]	@ 0x354
 80020a8:	460a      	mov	r2, r1
 80020aa:	f8c7 2350 	str.w	r2, [r7, #848]	@ 0x350
 80020ae:	f8d7 2354 	ldr.w	r2, [r7, #852]	@ 0x354
 80020b2:	4413      	add	r3, r2
 80020b4:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 80020b8:	e9d7 45d4 	ldrd	r4, r5, [r7, #848]	@ 0x350
 80020bc:	4622      	mov	r2, r4
 80020be:	462b      	mov	r3, r5
 80020c0:	f04f 0000 	mov.w	r0, #0
 80020c4:	f04f 0100 	mov.w	r1, #0
 80020c8:	00d9      	lsls	r1, r3, #3
 80020ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80020ce:	00d0      	lsls	r0, r2, #3
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	4621      	mov	r1, r4
 80020d6:	1851      	adds	r1, r2, r1
 80020d8:	f8c7 1190 	str.w	r1, [r7, #400]	@ 0x190
 80020dc:	4629      	mov	r1, r5
 80020de:	eb43 0101 	adc.w	r1, r3, r1
 80020e2:	f8c7 1194 	str.w	r1, [r7, #404]	@ 0x194
 80020e6:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80020ea:	f04f 0300 	mov.w	r3, #0
 80020ee:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
 80020f2:	f7fe fda9 	bl	8000c48 <__aeabi_uldivmod>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	1cd1      	adds	r1, r2, #3
 80020fc:	f8c7 10f0 	str.w	r1, [r7, #240]	@ 0xf0
 8002100:	f143 0300 	adc.w	r3, r3, #0
 8002104:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002108:	4bbc      	ldr	r3, [pc, #752]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	461a      	mov	r2, r3
 800210e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002112:	4413      	add	r3, r2
 8002114:	461a      	mov	r2, r3
 8002116:	4bb9      	ldr	r3, [pc, #740]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 8002118:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z += -(3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800211a:	f00e f843 	bl	80101a4 <rand>
 800211e:	4603      	mov	r3, r0
 8002120:	17da      	asrs	r2, r3, #31
 8002122:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002126:	f8c7 218c 	str.w	r2, [r7, #396]	@ 0x18c
 800212a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800212e:	2200      	movs	r2, #0
 8002130:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002134:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8002138:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	@ 0x188
 800213c:	462b      	mov	r3, r5
 800213e:	e9d7 8960 	ldrd	r8, r9, [r7, #384]	@ 0x180
 8002142:	4642      	mov	r2, r8
 8002144:	fb02 f203 	mul.w	r2, r2, r3
 8002148:	464b      	mov	r3, r9
 800214a:	4621      	mov	r1, r4
 800214c:	fb01 f303 	mul.w	r3, r1, r3
 8002150:	4413      	add	r3, r2
 8002152:	4622      	mov	r2, r4
 8002154:	4641      	mov	r1, r8
 8002156:	fba2 1201 	umull	r1, r2, r2, r1
 800215a:	f8c7 234c 	str.w	r2, [r7, #844]	@ 0x34c
 800215e:	460a      	mov	r2, r1
 8002160:	f8c7 2348 	str.w	r2, [r7, #840]	@ 0x348
 8002164:	f8d7 234c 	ldr.w	r2, [r7, #844]	@ 0x34c
 8002168:	4413      	add	r3, r2
 800216a:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
 800216e:	e9d7 45d2 	ldrd	r4, r5, [r7, #840]	@ 0x348
 8002172:	4622      	mov	r2, r4
 8002174:	462b      	mov	r3, r5
 8002176:	1891      	adds	r1, r2, r2
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	415b      	adcs	r3, r3
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002182:	4621      	mov	r1, r4
 8002184:	1851      	adds	r1, r2, r1
 8002186:	f8c7 1178 	str.w	r1, [r7, #376]	@ 0x178
 800218a:	4629      	mov	r1, r5
 800218c:	eb43 0101 	adc.w	r1, r3, r1
 8002190:	f8c7 117c 	str.w	r1, [r7, #380]	@ 0x17c
 8002194:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002198:	f04f 0300 	mov.w	r3, #0
 800219c:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 80021a0:	f7fe fd52 	bl	8000c48 <__aeabi_uldivmod>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	f06f 0002 	mvn.w	r0, #2
 80021ac:	f04f 31ff 	mov.w	r1, #4294967295
 80021b0:	1a80      	subs	r0, r0, r2
 80021b2:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
 80021b6:	eb61 0303 	sbc.w	r3, r1, r3
 80021ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80021be:	4b8f      	ldr	r3, [pc, #572]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	461a      	mov	r2, r3
 80021c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80021c8:	4413      	add	r3, r2
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b8b      	ldr	r3, [pc, #556]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 80021ce:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 80021d0:	f00d ffe8 	bl	80101a4 <rand>
 80021d4:	4603      	mov	r3, r0
 80021d6:	17da      	asrs	r2, r3, #31
 80021d8:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80021dc:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
 80021e0:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80021e4:	2200      	movs	r2, #0
 80021e6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80021ea:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 80021ee:	e9d7 455c 	ldrd	r4, r5, [r7, #368]	@ 0x170
 80021f2:	462b      	mov	r3, r5
 80021f4:	e9d7 895a 	ldrd	r8, r9, [r7, #360]	@ 0x168
 80021f8:	4642      	mov	r2, r8
 80021fa:	fb02 f203 	mul.w	r2, r2, r3
 80021fe:	464b      	mov	r3, r9
 8002200:	4621      	mov	r1, r4
 8002202:	fb01 f303 	mul.w	r3, r1, r3
 8002206:	4413      	add	r3, r2
 8002208:	4622      	mov	r2, r4
 800220a:	4641      	mov	r1, r8
 800220c:	fba2 1201 	umull	r1, r2, r2, r1
 8002210:	f8c7 2344 	str.w	r2, [r7, #836]	@ 0x344
 8002214:	460a      	mov	r2, r1
 8002216:	f8c7 2340 	str.w	r2, [r7, #832]	@ 0x340
 800221a:	f8d7 2344 	ldr.w	r2, [r7, #836]	@ 0x344
 800221e:	4413      	add	r3, r2
 8002220:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
 8002224:	e9d7 45d0 	ldrd	r4, r5, [r7, #832]	@ 0x340
 8002228:	4622      	mov	r2, r4
 800222a:	462b      	mov	r3, r5
 800222c:	f04f 0000 	mov.w	r0, #0
 8002230:	f04f 0100 	mov.w	r1, #0
 8002234:	00d9      	lsls	r1, r3, #3
 8002236:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800223a:	00d0      	lsls	r0, r2, #3
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4621      	mov	r1, r4
 8002242:	1a51      	subs	r1, r2, r1
 8002244:	f8c7 1160 	str.w	r1, [r7, #352]	@ 0x160
 8002248:	4629      	mov	r1, r5
 800224a:	eb63 0301 	sbc.w	r3, r3, r1
 800224e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8002252:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002256:	f04f 0300 	mov.w	r3, #0
 800225a:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
 800225e:	f7fe fcf3 	bl	8000c48 <__aeabi_uldivmod>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	f112 01c8 	adds.w	r1, r2, #200	@ 0xc8
 800226a:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 800226e:	f143 0300 	adc.w	r3, r3, #0
 8002272:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002276:	4b62      	ldr	r3, [pc, #392]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	461a      	mov	r2, r3
 800227c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002280:	4413      	add	r3, r2
 8002282:	461a      	mov	r2, r3
 8002284:	4b5e      	ldr	r3, [pc, #376]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002286:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8002288:	f00d ff8c 	bl	80101a4 <rand>
 800228c:	4603      	mov	r3, r0
 800228e:	17da      	asrs	r2, r3, #31
 8002290:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002294:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8002298:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800229c:	2200      	movs	r2, #0
 800229e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80022a2:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 80022a6:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	@ 0x158
 80022aa:	462b      	mov	r3, r5
 80022ac:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 80022b0:	4642      	mov	r2, r8
 80022b2:	fb02 f203 	mul.w	r2, r2, r3
 80022b6:	464b      	mov	r3, r9
 80022b8:	4621      	mov	r1, r4
 80022ba:	fb01 f303 	mul.w	r3, r1, r3
 80022be:	4413      	add	r3, r2
 80022c0:	4622      	mov	r2, r4
 80022c2:	4641      	mov	r1, r8
 80022c4:	fba2 1201 	umull	r1, r2, r2, r1
 80022c8:	f8c7 233c 	str.w	r2, [r7, #828]	@ 0x33c
 80022cc:	460a      	mov	r2, r1
 80022ce:	f8c7 2338 	str.w	r2, [r7, #824]	@ 0x338
 80022d2:	f8d7 233c 	ldr.w	r2, [r7, #828]	@ 0x33c
 80022d6:	4413      	add	r3, r2
 80022d8:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 80022dc:	e9d7 45ce 	ldrd	r4, r5, [r7, #824]	@ 0x338
 80022e0:	4622      	mov	r2, r4
 80022e2:	462b      	mov	r3, r5
 80022e4:	1891      	adds	r1, r2, r2
 80022e6:	6039      	str	r1, [r7, #0]
 80022e8:	415b      	adcs	r3, r3
 80022ea:	607b      	str	r3, [r7, #4]
 80022ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022f0:	4621      	mov	r1, r4
 80022f2:	1851      	adds	r1, r2, r1
 80022f4:	f8c7 1148 	str.w	r1, [r7, #328]	@ 0x148
 80022f8:	4629      	mov	r1, r5
 80022fa:	eb43 0101 	adc.w	r1, r3, r1
 80022fe:	f8c7 114c 	str.w	r1, [r7, #332]	@ 0x14c
 8002302:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002306:	f04f 0300 	mov.w	r3, #0
 800230a:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800230e:	f7fe fc9b 	bl	8000c48 <__aeabi_uldivmod>
 8002312:	4602      	mov	r2, r0
 8002314:	460b      	mov	r3, r1
 8002316:	f112 0196 	adds.w	r1, r2, #150	@ 0x96
 800231a:	f8c7 10d8 	str.w	r1, [r7, #216]	@ 0xd8
 800231e:	f143 0300 	adc.w	r3, r3, #0
 8002322:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002326:	4b36      	ldr	r3, [pc, #216]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	461a      	mov	r2, r3
 800232c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	461a      	mov	r2, r3
 8002334:	4b32      	ldr	r3, [pc, #200]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002336:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8002338:	f00d ff34 	bl	80101a4 <rand>
 800233c:	4603      	mov	r3, r0
 800233e:	17da      	asrs	r2, r3, #31
 8002340:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8002344:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 8002348:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800234c:	2200      	movs	r2, #0
 800234e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002352:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8002356:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 800235a:	462b      	mov	r3, r5
 800235c:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 8002360:	4642      	mov	r2, r8
 8002362:	fb02 f203 	mul.w	r2, r2, r3
 8002366:	464b      	mov	r3, r9
 8002368:	4621      	mov	r1, r4
 800236a:	fb01 f303 	mul.w	r3, r1, r3
 800236e:	4413      	add	r3, r2
 8002370:	4622      	mov	r2, r4
 8002372:	4641      	mov	r1, r8
 8002374:	fba2 1201 	umull	r1, r2, r2, r1
 8002378:	f8c7 2334 	str.w	r2, [r7, #820]	@ 0x334
 800237c:	460a      	mov	r2, r1
 800237e:	f8c7 2330 	str.w	r2, [r7, #816]	@ 0x330
 8002382:	f8d7 2334 	ldr.w	r2, [r7, #820]	@ 0x334
 8002386:	4413      	add	r3, r2
 8002388:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
 800238c:	e9d7 45cc 	ldrd	r4, r5, [r7, #816]	@ 0x330
 8002390:	4622      	mov	r2, r4
 8002392:	462b      	mov	r3, r5
 8002394:	f04f 0000 	mov.w	r0, #0
 8002398:	f04f 0100 	mov.w	r1, #0
 800239c:	0099      	lsls	r1, r3, #2
 800239e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80023a2:	0090      	lsls	r0, r2, #2
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4621      	mov	r1, r4
 80023aa:	1851      	adds	r1, r2, r1
 80023ac:	f8c7 1130 	str.w	r1, [r7, #304]	@ 0x130
 80023b0:	4629      	mov	r1, r5
 80023b2:	eb43 0101 	adc.w	r1, r3, r1
 80023b6:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 80023ba:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80023be:	f04f 0300 	mov.w	r3, #0
 80023c2:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
 80023c6:	f7fe fc3f 	bl	8000c48 <__aeabi_uldivmod>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	f112 010a 	adds.w	r1, r2, #10
 80023d2:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80023d6:	f143 0300 	adc.w	r3, r3, #0
 80023da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80023de:	4b08      	ldr	r3, [pc, #32]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	461a      	mov	r2, r3
 80023e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80023e8:	4413      	add	r3, r2
 80023ea:	461a      	mov	r2, r3
 80023ec:	4b04      	ldr	r3, [pc, #16]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 80023ee:	609a      	str	r2, [r3, #8]
}
 80023f0:	bf00      	nop
 80023f2:	f507 777a 	add.w	r7, r7, #1000	@ 0x3e8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023fc:	2000026c 	.word	0x2000026c
 8002400:	20000278 	.word	0x20000278

08002404 <Reset_Motion_Values>:
 * @brief  Reset values for all motion sensor data
 * @param  None
 * @retval None
 */
static void Reset_Motion_Values(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  x_axes.AXIS_X = (x_axes.AXIS_X)%2000 == 0 ? -x_axes.AXIS_X : 10;
 8002408:	4b6e      	ldr	r3, [pc, #440]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	4b6e      	ldr	r3, [pc, #440]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 800240e:	fb83 1302 	smull	r1, r3, r3, r2
 8002412:	11d9      	asrs	r1, r3, #7
 8002414:	17d3      	asrs	r3, r2, #31
 8002416:	1acb      	subs	r3, r1, r3
 8002418:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800241c:	fb01 f303 	mul.w	r3, r1, r3
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d103      	bne.n	800242e <Reset_Motion_Values+0x2a>
 8002426:	4b67      	ldr	r3, [pc, #412]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	425b      	negs	r3, r3
 800242c:	e000      	b.n	8002430 <Reset_Motion_Values+0x2c>
 800242e:	230a      	movs	r3, #10
 8002430:	4a64      	ldr	r2, [pc, #400]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002432:	6013      	str	r3, [r2, #0]
  x_axes.AXIS_Y = (x_axes.AXIS_Y)%2000 == 0 ? -x_axes.AXIS_Y : -10;
 8002434:	4b63      	ldr	r3, [pc, #396]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	4b63      	ldr	r3, [pc, #396]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 800243a:	fb83 1302 	smull	r1, r3, r3, r2
 800243e:	11d9      	asrs	r1, r3, #7
 8002440:	17d3      	asrs	r3, r2, #31
 8002442:	1acb      	subs	r3, r1, r3
 8002444:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002448:	fb01 f303 	mul.w	r3, r1, r3
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d103      	bne.n	800245a <Reset_Motion_Values+0x56>
 8002452:	4b5c      	ldr	r3, [pc, #368]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	425b      	negs	r3, r3
 8002458:	e001      	b.n	800245e <Reset_Motion_Values+0x5a>
 800245a:	f06f 0309 	mvn.w	r3, #9
 800245e:	4a59      	ldr	r2, [pc, #356]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002460:	6053      	str	r3, [r2, #4]
  x_axes.AXIS_Z = (x_axes.AXIS_Z)%2000 == 0 ? -x_axes.AXIS_Z : 10;
 8002462:	4b58      	ldr	r3, [pc, #352]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	4b58      	ldr	r3, [pc, #352]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002468:	fb83 1302 	smull	r1, r3, r3, r2
 800246c:	11d9      	asrs	r1, r3, #7
 800246e:	17d3      	asrs	r3, r2, #31
 8002470:	1acb      	subs	r3, r1, r3
 8002472:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002476:	fb01 f303 	mul.w	r3, r1, r3
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d103      	bne.n	8002488 <Reset_Motion_Values+0x84>
 8002480:	4b50      	ldr	r3, [pc, #320]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	425b      	negs	r3, r3
 8002486:	e000      	b.n	800248a <Reset_Motion_Values+0x86>
 8002488:	230a      	movs	r3, #10
 800248a:	4a4e      	ldr	r2, [pc, #312]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 800248c:	6093      	str	r3, [r2, #8]
  g_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -g_axes.AXIS_X : 100;
 800248e:	4b4f      	ldr	r3, [pc, #316]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	4b4d      	ldr	r3, [pc, #308]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002494:	fb83 1302 	smull	r1, r3, r3, r2
 8002498:	11d9      	asrs	r1, r3, #7
 800249a:	17d3      	asrs	r3, r2, #31
 800249c:	1acb      	subs	r3, r1, r3
 800249e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80024a2:	fb01 f303 	mul.w	r3, r1, r3
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d103      	bne.n	80024b4 <Reset_Motion_Values+0xb0>
 80024ac:	4b47      	ldr	r3, [pc, #284]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	425b      	negs	r3, r3
 80024b2:	e000      	b.n	80024b6 <Reset_Motion_Values+0xb2>
 80024b4:	2364      	movs	r3, #100	@ 0x64
 80024b6:	4a45      	ldr	r2, [pc, #276]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024b8:	6013      	str	r3, [r2, #0]
  g_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -g_axes.AXIS_Y : -100;
 80024ba:	4b44      	ldr	r3, [pc, #272]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	4b42      	ldr	r3, [pc, #264]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 80024c0:	fb83 1302 	smull	r1, r3, r3, r2
 80024c4:	11d9      	asrs	r1, r3, #7
 80024c6:	17d3      	asrs	r3, r2, #31
 80024c8:	1acb      	subs	r3, r1, r3
 80024ca:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80024ce:	fb01 f303 	mul.w	r3, r1, r3
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d103      	bne.n	80024e0 <Reset_Motion_Values+0xdc>
 80024d8:	4b3c      	ldr	r3, [pc, #240]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	425b      	negs	r3, r3
 80024de:	e001      	b.n	80024e4 <Reset_Motion_Values+0xe0>
 80024e0:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 80024e4:	4a39      	ldr	r2, [pc, #228]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024e6:	6053      	str	r3, [r2, #4]
  g_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -g_axes.AXIS_Z : 100;
 80024e8:	4b38      	ldr	r3, [pc, #224]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	4b36      	ldr	r3, [pc, #216]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 80024ee:	fb83 1302 	smull	r1, r3, r3, r2
 80024f2:	11d9      	asrs	r1, r3, #7
 80024f4:	17d3      	asrs	r3, r2, #31
 80024f6:	1acb      	subs	r3, r1, r3
 80024f8:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80024fc:	fb01 f303 	mul.w	r3, r1, r3
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d103      	bne.n	800250e <Reset_Motion_Values+0x10a>
 8002506:	4b31      	ldr	r3, [pc, #196]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	425b      	negs	r3, r3
 800250c:	e000      	b.n	8002510 <Reset_Motion_Values+0x10c>
 800250e:	2364      	movs	r3, #100	@ 0x64
 8002510:	4a2e      	ldr	r2, [pc, #184]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002512:	6093      	str	r3, [r2, #8]
  m_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -m_axes.AXIS_X : 3;
 8002514:	4b2d      	ldr	r3, [pc, #180]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b2b      	ldr	r3, [pc, #172]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 800251a:	fb83 1302 	smull	r1, r3, r3, r2
 800251e:	11d9      	asrs	r1, r3, #7
 8002520:	17d3      	asrs	r3, r2, #31
 8002522:	1acb      	subs	r3, r1, r3
 8002524:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002528:	fb01 f303 	mul.w	r3, r1, r3
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d103      	bne.n	800253a <Reset_Motion_Values+0x136>
 8002532:	4b27      	ldr	r3, [pc, #156]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	425b      	negs	r3, r3
 8002538:	e000      	b.n	800253c <Reset_Motion_Values+0x138>
 800253a:	2303      	movs	r3, #3
 800253c:	4a24      	ldr	r2, [pc, #144]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 800253e:	6013      	str	r3, [r2, #0]
  m_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -m_axes.AXIS_Y : -3;
 8002540:	4b22      	ldr	r3, [pc, #136]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	4b20      	ldr	r3, [pc, #128]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002546:	fb83 1302 	smull	r1, r3, r3, r2
 800254a:	11d9      	asrs	r1, r3, #7
 800254c:	17d3      	asrs	r3, r2, #31
 800254e:	1acb      	subs	r3, r1, r3
 8002550:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002554:	fb01 f303 	mul.w	r3, r1, r3
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b00      	cmp	r3, #0
 800255c:	d103      	bne.n	8002566 <Reset_Motion_Values+0x162>
 800255e:	4b1c      	ldr	r3, [pc, #112]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	425b      	negs	r3, r3
 8002564:	e001      	b.n	800256a <Reset_Motion_Values+0x166>
 8002566:	f06f 0302 	mvn.w	r3, #2
 800256a:	4a19      	ldr	r2, [pc, #100]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 800256c:	6053      	str	r3, [r2, #4]
  m_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -m_axes.AXIS_Z : 3;
 800256e:	4b17      	ldr	r3, [pc, #92]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	4b15      	ldr	r3, [pc, #84]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002574:	fb83 1302 	smull	r1, r3, r3, r2
 8002578:	11d9      	asrs	r1, r3, #7
 800257a:	17d3      	asrs	r3, r2, #31
 800257c:	1acb      	subs	r3, r1, r3
 800257e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002582:	fb01 f303 	mul.w	r3, r1, r3
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b00      	cmp	r3, #0
 800258a:	d103      	bne.n	8002594 <Reset_Motion_Values+0x190>
 800258c:	4b10      	ldr	r3, [pc, #64]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	425b      	negs	r3, r3
 8002592:	e000      	b.n	8002596 <Reset_Motion_Values+0x192>
 8002594:	2303      	movs	r3, #3
 8002596:	4a0e      	ldr	r2, [pc, #56]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 8002598:	6093      	str	r3, [r2, #8]
  q_axes.AXIS_X = -q_axes.AXIS_X;
 800259a:	4b0e      	ldr	r3, [pc, #56]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	425b      	negs	r3, r3
 80025a0:	4a0c      	ldr	r2, [pc, #48]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025a2:	6013      	str	r3, [r2, #0]
  q_axes.AXIS_Y = -q_axes.AXIS_Y;
 80025a4:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	425b      	negs	r3, r3
 80025aa:	4a0a      	ldr	r2, [pc, #40]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025ac:	6053      	str	r3, [r2, #4]
  q_axes.AXIS_Z = -q_axes.AXIS_Z;
 80025ae:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	425b      	negs	r3, r3
 80025b4:	4a07      	ldr	r2, [pc, #28]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025b6:	6093      	str	r3, [r2, #8]
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	20000254 	.word	0x20000254
 80025c8:	10624dd3 	.word	0x10624dd3
 80025cc:	20000260 	.word	0x20000260
 80025d0:	2000026c 	.word	0x2000026c
 80025d4:	20000278 	.word	0x20000278

080025d8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 80025e2:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <BSP_PB_Callback+0x1c>)
 80025e4:	2201      	movs	r2, #1
 80025e6:	701a      	strb	r2, [r3, #0]
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	20000216 	.word	0x20000216

080025f8 <Add_Sentry_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_Sentry_Service(void)
{
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b095      	sub	sp, #84	@ 0x54
 80025fc:	af06      	add	r7, sp, #24
  uint8_t uuid[16];
  Service_UUID_t service_uuid;
  Char_UUID_t char_uuid;

  // 1.  Service
  COPY_SENTRY_SERVICE_UUID(uuid);
 80025fe:	2300      	movs	r3, #0
 8002600:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002604:	2300      	movs	r3, #0
 8002606:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800260a:	2300      	movs	r3, #0
 800260c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002610:	2300      	movs	r3, #0
 8002612:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002616:	2300      	movs	r3, #0
 8002618:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800261c:	2301      	movs	r3, #1
 800261e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8002622:	2311      	movs	r3, #17
 8002624:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002628:	23e1      	movs	r3, #225	@ 0xe1
 800262a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800262e:	239a      	movs	r3, #154	@ 0x9a
 8002630:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8002634:	23b4      	movs	r3, #180	@ 0xb4
 8002636:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800263a:	2300      	movs	r3, #0
 800263c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002640:	2302      	movs	r3, #2
 8002642:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002646:	23a5      	movs	r3, #165	@ 0xa5
 8002648:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800264c:	23d5      	movs	r3, #213	@ 0xd5
 800264e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8002652:	23c5      	movs	r3, #197	@ 0xc5
 8002654:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8002658:	231b      	movs	r3, #27
 800265a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800265e:	f107 0414 	add.w	r4, r7, #20
 8002662:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002666:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002668:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE, 7, &SentryServiceHandle);
 800266c:	f107 0114 	add.w	r1, r7, #20
 8002670:	4b5d      	ldr	r3, [pc, #372]	@ (80027e8 <Add_Sentry_Service+0x1f0>)
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	2307      	movs	r3, #7
 8002676:	2201      	movs	r2, #1
 8002678:	2002      	movs	r0, #2
 800267a:	f009 f9c2 	bl	800ba02 <aci_gatt_add_serv>
 800267e:	4603      	mov	r3, r0
 8002680:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 8002684:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <Add_Sentry_Service+0x98>
 800268c:	2347      	movs	r3, #71	@ 0x47
 800268e:	e0a7      	b.n	80027e0 <Add_Sentry_Service+0x1e8>

  // 2.  Control Characteristic ()
  // : Read + Write
  COPY_SENTRY_CTRL_UUID(uuid);
 8002690:	2300      	movs	r3, #0
 8002692:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002696:	2300      	movs	r3, #0
 8002698:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800269c:	2300      	movs	r3, #0
 800269e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80026a2:	2300      	movs	r3, #0
 80026a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80026a8:	2300      	movs	r3, #0
 80026aa:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 80026ae:	2302      	movs	r3, #2
 80026b0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80026b4:	2311      	movs	r3, #17
 80026b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80026ba:	23e1      	movs	r3, #225	@ 0xe1
 80026bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026c0:	239a      	movs	r3, #154	@ 0x9a
 80026c2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80026c6:	23b4      	movs	r3, #180	@ 0xb4
 80026c8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80026cc:	2300      	movs	r3, #0
 80026ce:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80026d2:	2302      	movs	r3, #2
 80026d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80026d8:	23a5      	movs	r3, #165	@ 0xa5
 80026da:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80026de:	23d5      	movs	r3, #213	@ 0xd5
 80026e0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80026e4:	23c5      	movs	r3, #197	@ 0xc5
 80026e6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80026ea:	231b      	movs	r3, #27
 80026ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80026f0:	1d3c      	adds	r4, r7, #4
 80026f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_char(SentryServiceHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80026fc:	4b3a      	ldr	r3, [pc, #232]	@ (80027e8 <Add_Sentry_Service+0x1f0>)
 80026fe:	8818      	ldrh	r0, [r3, #0]
 8002700:	1d3a      	adds	r2, r7, #4
 8002702:	4b3a      	ldr	r3, [pc, #232]	@ (80027ec <Add_Sentry_Service+0x1f4>)
 8002704:	9305      	str	r3, [sp, #20]
 8002706:	2300      	movs	r3, #0
 8002708:	9304      	str	r3, [sp, #16]
 800270a:	2310      	movs	r3, #16
 800270c:	9303      	str	r3, [sp, #12]
 800270e:	2301      	movs	r3, #1
 8002710:	9302      	str	r3, [sp, #8]
 8002712:	2300      	movs	r3, #0
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	230e      	movs	r3, #14
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	2301      	movs	r3, #1
 800271c:	2102      	movs	r1, #2
 800271e:	f009 f9f9 	bl	800bb14 <aci_gatt_add_char>
 8002722:	4603      	mov	r3, r0
 8002724:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                          1, //  1 byte (0x00 or 0x01)
                          CHAR_PROP_READ | CHAR_PROP_WRITE | CHAR_PROP_WRITE_WITHOUT_RESP,
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_ATTRIBUTE_WRITE, // 
                          16, 0, &SentryControlCharHandle);
  if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 8002728:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <Add_Sentry_Service+0x13c>
 8002730:	2347      	movs	r3, #71	@ 0x47
 8002732:	e055      	b.n	80027e0 <Add_Sentry_Service+0x1e8>

  // 3.  Status Characteristic ()
  // : Read + Notify
  COPY_SENTRY_STATUS_UUID(uuid);
 8002734:	2300      	movs	r3, #0
 8002736:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800273a:	2300      	movs	r3, #0
 800273c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002740:	2300      	movs	r3, #0
 8002742:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002746:	2300      	movs	r3, #0
 8002748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800274c:	2300      	movs	r3, #0
 800274e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8002752:	2303      	movs	r3, #3
 8002754:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8002758:	2311      	movs	r3, #17
 800275a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800275e:	23e1      	movs	r3, #225	@ 0xe1
 8002760:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002764:	239a      	movs	r3, #154	@ 0x9a
 8002766:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800276a:	23b4      	movs	r3, #180	@ 0xb4
 800276c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8002770:	2300      	movs	r3, #0
 8002772:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002776:	2302      	movs	r3, #2
 8002778:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800277c:	23a5      	movs	r3, #165	@ 0xa5
 800277e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8002782:	23d5      	movs	r3, #213	@ 0xd5
 8002784:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8002788:	23c5      	movs	r3, #197	@ 0xc5
 800278a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800278e:	231b      	movs	r3, #27
 8002790:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8002794:	1d3c      	adds	r4, r7, #4
 8002796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800279a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800279c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_char(SentryServiceHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80027a0:	4b11      	ldr	r3, [pc, #68]	@ (80027e8 <Add_Sentry_Service+0x1f0>)
 80027a2:	8818      	ldrh	r0, [r3, #0]
 80027a4:	1d3a      	adds	r2, r7, #4
 80027a6:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <Add_Sentry_Service+0x1f8>)
 80027a8:	9305      	str	r3, [sp, #20]
 80027aa:	2300      	movs	r3, #0
 80027ac:	9304      	str	r3, [sp, #16]
 80027ae:	2310      	movs	r3, #16
 80027b0:	9303      	str	r3, [sp, #12]
 80027b2:	2304      	movs	r3, #4
 80027b4:	9302      	str	r3, [sp, #8]
 80027b6:	2300      	movs	r3, #0
 80027b8:	9301      	str	r3, [sp, #4]
 80027ba:	2312      	movs	r3, #18
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	2301      	movs	r3, #1
 80027c0:	2102      	movs	r1, #2
 80027c2:	f009 f9a7 	bl	800bb14 <aci_gatt_add_char>
 80027c6:	4603      	mov	r3, r0
 80027c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                          1, //  1 byte
                          CHAR_PROP_READ | CHAR_PROP_NOTIFY,
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                          16, 0, &SentryStatusCharHandle);
  if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 80027cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <Add_Sentry_Service+0x1e0>
 80027d4:	2347      	movs	r3, #71	@ 0x47
 80027d6:	e003      	b.n	80027e0 <Add_Sentry_Service+0x1e8>

  printf("Sentry Service Added Successfully.\r\n");
 80027d8:	4806      	ldr	r0, [pc, #24]	@ (80027f4 <Add_Sentry_Service+0x1fc>)
 80027da:	f00e faa1 	bl	8010d20 <puts>
  return BLE_STATUS_SUCCESS;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	373c      	adds	r7, #60	@ 0x3c
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd90      	pop	{r4, r7, pc}
 80027e8:	20000226 	.word	0x20000226
 80027ec:	20000228 	.word	0x20000228
 80027f0:	2000022a 	.word	0x2000022a
 80027f4:	08012d8c 	.word	0x08012d8c

080027f8 <Add_HWServW2ST_Service>:

tBleStatus Add_HWServW2ST_Service(void)
{
 80027f8:	b590      	push	{r4, r7, lr}
 80027fa:	b08d      	sub	sp, #52	@ 0x34
 80027fc:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80027fe:	231b      	movs	r3, #27
 8002800:	713b      	strb	r3, [r7, #4]
 8002802:	23c5      	movs	r3, #197	@ 0xc5
 8002804:	717b      	strb	r3, [r7, #5]
 8002806:	23d5      	movs	r3, #213	@ 0xd5
 8002808:	71bb      	strb	r3, [r7, #6]
 800280a:	23a5      	movs	r3, #165	@ 0xa5
 800280c:	71fb      	strb	r3, [r7, #7]
 800280e:	2302      	movs	r3, #2
 8002810:	723b      	strb	r3, [r7, #8]
 8002812:	2300      	movs	r3, #0
 8002814:	727b      	strb	r3, [r7, #9]
 8002816:	23b4      	movs	r3, #180	@ 0xb4
 8002818:	72bb      	strb	r3, [r7, #10]
 800281a:	239a      	movs	r3, #154	@ 0x9a
 800281c:	72fb      	strb	r3, [r7, #11]
 800281e:	23e1      	movs	r3, #225	@ 0xe1
 8002820:	733b      	strb	r3, [r7, #12]
 8002822:	2311      	movs	r3, #17
 8002824:	737b      	strb	r3, [r7, #13]
 8002826:	2301      	movs	r3, #1
 8002828:	73bb      	strb	r3, [r7, #14]
 800282a:	2300      	movs	r3, #0
 800282c:	73fb      	strb	r3, [r7, #15]
 800282e:	2300      	movs	r3, #0
 8002830:	743b      	strb	r3, [r7, #16]
 8002832:	2300      	movs	r3, #0
 8002834:	747b      	strb	r3, [r7, #17]
 8002836:	2300      	movs	r3, #0
 8002838:	74bb      	strb	r3, [r7, #18]
 800283a:	2300      	movs	r3, #0
 800283c:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800283e:	4b52      	ldr	r3, [pc, #328]	@ (8002988 <Add_HWServW2ST_Service+0x190>)
 8002840:	461c      	mov	r4, r3
 8002842:	1d3b      	adds	r3, r7, #4
 8002844:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002846:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 800284a:	4b50      	ldr	r3, [pc, #320]	@ (800298c <Add_HWServW2ST_Service+0x194>)
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	2310      	movs	r3, #16
 8002850:	2201      	movs	r2, #1
 8002852:	494d      	ldr	r1, [pc, #308]	@ (8002988 <Add_HWServW2ST_Service+0x190>)
 8002854:	2002      	movs	r0, #2
 8002856:	f009 f8d4 	bl	800ba02 <aci_gatt_add_serv>
 800285a:	4603      	mov	r3, r0
 800285c:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800285e:	7dfb      	ldrb	r3, [r7, #23]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 8002864:	2347      	movs	r3, #71	@ 0x47
 8002866:	e08a      	b.n	800297e <Add_HWServW2ST_Service+0x186>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8002868:	231b      	movs	r3, #27
 800286a:	713b      	strb	r3, [r7, #4]
 800286c:	23c5      	movs	r3, #197	@ 0xc5
 800286e:	717b      	strb	r3, [r7, #5]
 8002870:	23d5      	movs	r3, #213	@ 0xd5
 8002872:	71bb      	strb	r3, [r7, #6]
 8002874:	23a5      	movs	r3, #165	@ 0xa5
 8002876:	71fb      	strb	r3, [r7, #7]
 8002878:	2302      	movs	r3, #2
 800287a:	723b      	strb	r3, [r7, #8]
 800287c:	2300      	movs	r3, #0
 800287e:	727b      	strb	r3, [r7, #9]
 8002880:	2336      	movs	r3, #54	@ 0x36
 8002882:	72bb      	strb	r3, [r7, #10]
 8002884:	23ac      	movs	r3, #172	@ 0xac
 8002886:	72fb      	strb	r3, [r7, #11]
 8002888:	23e1      	movs	r3, #225	@ 0xe1
 800288a:	733b      	strb	r3, [r7, #12]
 800288c:	2311      	movs	r3, #17
 800288e:	737b      	strb	r3, [r7, #13]
 8002890:	2301      	movs	r3, #1
 8002892:	73bb      	strb	r3, [r7, #14]
 8002894:	2300      	movs	r3, #0
 8002896:	73fb      	strb	r3, [r7, #15]
 8002898:	2300      	movs	r3, #0
 800289a:	743b      	strb	r3, [r7, #16]
 800289c:	2300      	movs	r3, #0
 800289e:	747b      	strb	r3, [r7, #17]
 80028a0:	2300      	movs	r3, #0
 80028a2:	74bb      	strb	r3, [r7, #18]
 80028a4:	2300      	movs	r3, #0
 80028a6:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 80028a8:	7cbb      	ldrb	r3, [r7, #18]
 80028aa:	f043 0304 	orr.w	r3, r3, #4
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 80028b2:	7cbb      	ldrb	r3, [r7, #18]
 80028b4:	f043 0310 	orr.w	r3, r3, #16
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80028bc:	4b34      	ldr	r3, [pc, #208]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 80028be:	461c      	mov	r4, r3
 80028c0:	1d3b      	adds	r3, r7, #4
 80028c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80028c8:	4b30      	ldr	r3, [pc, #192]	@ (800298c <Add_HWServW2ST_Service+0x194>)
 80028ca:	8818      	ldrh	r0, [r3, #0]
 80028cc:	4b31      	ldr	r3, [pc, #196]	@ (8002994 <Add_HWServW2ST_Service+0x19c>)
 80028ce:	9305      	str	r3, [sp, #20]
 80028d0:	2300      	movs	r3, #0
 80028d2:	9304      	str	r3, [sp, #16]
 80028d4:	2310      	movs	r3, #16
 80028d6:	9303      	str	r3, [sp, #12]
 80028d8:	2304      	movs	r3, #4
 80028da:	9302      	str	r3, [sp, #8]
 80028dc:	2300      	movs	r3, #0
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	2312      	movs	r3, #18
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	2308      	movs	r3, #8
 80028e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 80028e8:	2102      	movs	r1, #2
 80028ea:	f009 f913 	bl	800bb14 <aci_gatt_add_char>
 80028ee:	4603      	mov	r3, r0
 80028f0:	75fb      	strb	r3, [r7, #23]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80028f2:	7dfb      	ldrb	r3, [r7, #23]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <Add_HWServW2ST_Service+0x104>
    return BLE_STATUS_ERROR;
 80028f8:	2347      	movs	r3, #71	@ 0x47
 80028fa:	e040      	b.n	800297e <Add_HWServW2ST_Service+0x186>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 80028fc:	231b      	movs	r3, #27
 80028fe:	713b      	strb	r3, [r7, #4]
 8002900:	23c5      	movs	r3, #197	@ 0xc5
 8002902:	717b      	strb	r3, [r7, #5]
 8002904:	23d5      	movs	r3, #213	@ 0xd5
 8002906:	71bb      	strb	r3, [r7, #6]
 8002908:	23a5      	movs	r3, #165	@ 0xa5
 800290a:	71fb      	strb	r3, [r7, #7]
 800290c:	2302      	movs	r3, #2
 800290e:	723b      	strb	r3, [r7, #8]
 8002910:	2300      	movs	r3, #0
 8002912:	727b      	strb	r3, [r7, #9]
 8002914:	2336      	movs	r3, #54	@ 0x36
 8002916:	72bb      	strb	r3, [r7, #10]
 8002918:	23ac      	movs	r3, #172	@ 0xac
 800291a:	72fb      	strb	r3, [r7, #11]
 800291c:	23e1      	movs	r3, #225	@ 0xe1
 800291e:	733b      	strb	r3, [r7, #12]
 8002920:	2311      	movs	r3, #17
 8002922:	737b      	strb	r3, [r7, #13]
 8002924:	2301      	movs	r3, #1
 8002926:	73bb      	strb	r3, [r7, #14]
 8002928:	2300      	movs	r3, #0
 800292a:	73fb      	strb	r3, [r7, #15]
 800292c:	2300      	movs	r3, #0
 800292e:	743b      	strb	r3, [r7, #16]
 8002930:	2300      	movs	r3, #0
 8002932:	747b      	strb	r3, [r7, #17]
 8002934:	23e0      	movs	r3, #224	@ 0xe0
 8002936:	74bb      	strb	r3, [r7, #18]
 8002938:	2300      	movs	r3, #0
 800293a:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800293c:	4b14      	ldr	r3, [pc, #80]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 800293e:	461c      	mov	r4, r3
 8002940:	1d3b      	adds	r3, r7, #4
 8002942:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002944:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8002948:	4b10      	ldr	r3, [pc, #64]	@ (800298c <Add_HWServW2ST_Service+0x194>)
 800294a:	8818      	ldrh	r0, [r3, #0]
 800294c:	4b12      	ldr	r3, [pc, #72]	@ (8002998 <Add_HWServW2ST_Service+0x1a0>)
 800294e:	9305      	str	r3, [sp, #20]
 8002950:	2300      	movs	r3, #0
 8002952:	9304      	str	r3, [sp, #16]
 8002954:	2310      	movs	r3, #16
 8002956:	9303      	str	r3, [sp, #12]
 8002958:	2304      	movs	r3, #4
 800295a:	9302      	str	r3, [sp, #8]
 800295c:	2300      	movs	r3, #0
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	2310      	movs	r3, #16
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	2314      	movs	r3, #20
 8002966:	4a0a      	ldr	r2, [pc, #40]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 8002968:	2102      	movs	r1, #2
 800296a:	f009 f8d3 	bl	800bb14 <aci_gatt_add_char>
 800296e:	4603      	mov	r3, r0
 8002970:	75fb      	strb	r3, [r7, #23]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8002972:	7dfb      	ldrb	r3, [r7, #23]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <Add_HWServW2ST_Service+0x184>
    return BLE_STATUS_ERROR;
 8002978:	2347      	movs	r3, #71	@ 0x47
 800297a:	e000      	b.n	800297e <Add_HWServW2ST_Service+0x186>

  return BLE_STATUS_SUCCESS;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	371c      	adds	r7, #28
 8002982:	46bd      	mov	sp, r7
 8002984:	bd90      	pop	{r4, r7, pc}
 8002986:	bf00      	nop
 8002988:	2000022c 	.word	0x2000022c
 800298c:	2000021c 	.word	0x2000021c
 8002990:	2000023c 	.word	0x2000023c
 8002994:	2000021e 	.word	0x2000021e
 8002998:	20000220 	.word	0x20000220

0800299c <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 800299c:	b590      	push	{r4, r7, lr}
 800299e:	b08d      	sub	sp, #52	@ 0x34
 80029a0:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberOfRecords=1;
 80029a2:	2301      	movs	r3, #1
 80029a4:	617b      	str	r3, [r7, #20]
  uint8_t uuid[16];

  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 80029a6:	231b      	movs	r3, #27
 80029a8:	703b      	strb	r3, [r7, #0]
 80029aa:	23c5      	movs	r3, #197	@ 0xc5
 80029ac:	707b      	strb	r3, [r7, #1]
 80029ae:	23d5      	movs	r3, #213	@ 0xd5
 80029b0:	70bb      	strb	r3, [r7, #2]
 80029b2:	23a5      	movs	r3, #165	@ 0xa5
 80029b4:	70fb      	strb	r3, [r7, #3]
 80029b6:	2302      	movs	r3, #2
 80029b8:	713b      	strb	r3, [r7, #4]
 80029ba:	2300      	movs	r3, #0
 80029bc:	717b      	strb	r3, [r7, #5]
 80029be:	23b4      	movs	r3, #180	@ 0xb4
 80029c0:	71bb      	strb	r3, [r7, #6]
 80029c2:	239a      	movs	r3, #154	@ 0x9a
 80029c4:	71fb      	strb	r3, [r7, #7]
 80029c6:	23e1      	movs	r3, #225	@ 0xe1
 80029c8:	723b      	strb	r3, [r7, #8]
 80029ca:	2311      	movs	r3, #17
 80029cc:	727b      	strb	r3, [r7, #9]
 80029ce:	2302      	movs	r3, #2
 80029d0:	72bb      	strb	r3, [r7, #10]
 80029d2:	2300      	movs	r3, #0
 80029d4:	72fb      	strb	r3, [r7, #11]
 80029d6:	2300      	movs	r3, #0
 80029d8:	733b      	strb	r3, [r7, #12]
 80029da:	2300      	movs	r3, #0
 80029dc:	737b      	strb	r3, [r7, #13]
 80029de:	2300      	movs	r3, #0
 80029e0:	73bb      	strb	r3, [r7, #14]
 80029e2:	2300      	movs	r3, #0
 80029e4:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80029e6:	4b31      	ldr	r3, [pc, #196]	@ (8002aac <Add_SWServW2ST_Service+0x110>)
 80029e8:	461c      	mov	r4, r3
 80029ea:	463b      	mov	r3, r7
 80029ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	0052      	lsls	r2, r2, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	3301      	adds	r3, #1
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	4a2b      	ldr	r2, [pc, #172]	@ (8002ab0 <Add_SWServW2ST_Service+0x114>)
 8002a04:	9200      	str	r2, [sp, #0]
 8002a06:	2201      	movs	r2, #1
 8002a08:	4928      	ldr	r1, [pc, #160]	@ (8002aac <Add_SWServW2ST_Service+0x110>)
 8002a0a:	2002      	movs	r0, #2
 8002a0c:	f008 fff9 	bl	800ba02 <aci_gatt_add_serv>
 8002a10:	4603      	mov	r3, r0
 8002a12:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberOfRecords, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8002a14:	7cfb      	ldrb	r3, [r7, #19]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d13f      	bne.n	8002a9a <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 8002a1a:	231b      	movs	r3, #27
 8002a1c:	703b      	strb	r3, [r7, #0]
 8002a1e:	23c5      	movs	r3, #197	@ 0xc5
 8002a20:	707b      	strb	r3, [r7, #1]
 8002a22:	23d5      	movs	r3, #213	@ 0xd5
 8002a24:	70bb      	strb	r3, [r7, #2]
 8002a26:	23a5      	movs	r3, #165	@ 0xa5
 8002a28:	70fb      	strb	r3, [r7, #3]
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	713b      	strb	r3, [r7, #4]
 8002a2e:	2300      	movs	r3, #0
 8002a30:	717b      	strb	r3, [r7, #5]
 8002a32:	2336      	movs	r3, #54	@ 0x36
 8002a34:	71bb      	strb	r3, [r7, #6]
 8002a36:	23ac      	movs	r3, #172	@ 0xac
 8002a38:	71fb      	strb	r3, [r7, #7]
 8002a3a:	23e1      	movs	r3, #225	@ 0xe1
 8002a3c:	723b      	strb	r3, [r7, #8]
 8002a3e:	2311      	movs	r3, #17
 8002a40:	727b      	strb	r3, [r7, #9]
 8002a42:	2301      	movs	r3, #1
 8002a44:	72bb      	strb	r3, [r7, #10]
 8002a46:	2300      	movs	r3, #0
 8002a48:	72fb      	strb	r3, [r7, #11]
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	733b      	strb	r3, [r7, #12]
 8002a4e:	2301      	movs	r3, #1
 8002a50:	737b      	strb	r3, [r7, #13]
 8002a52:	2300      	movs	r3, #0
 8002a54:	73bb      	strb	r3, [r7, #14]
 8002a56:	2300      	movs	r3, #0
 8002a58:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8002a5a:	4b16      	ldr	r3, [pc, #88]	@ (8002ab4 <Add_SWServW2ST_Service+0x118>)
 8002a5c:	461c      	mov	r4, r3
 8002a5e:	463b      	mov	r3, r7
 8002a60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8002a66:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <Add_SWServW2ST_Service+0x114>)
 8002a68:	8818      	ldrh	r0, [r3, #0]
 8002a6a:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <Add_SWServW2ST_Service+0x11c>)
 8002a6c:	9305      	str	r3, [sp, #20]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	9304      	str	r3, [sp, #16]
 8002a72:	2310      	movs	r3, #16
 8002a74:	9303      	str	r3, [sp, #12]
 8002a76:	2304      	movs	r3, #4
 8002a78:	9302      	str	r3, [sp, #8]
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	9301      	str	r3, [sp, #4]
 8002a7e:	2310      	movs	r3, #16
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	2308      	movs	r3, #8
 8002a84:	4a0b      	ldr	r2, [pc, #44]	@ (8002ab4 <Add_SWServW2ST_Service+0x118>)
 8002a86:	2102      	movs	r1, #2
 8002a88:	f009 f844 	bl	800bb14 <aci_gatt_add_char>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8002a90:	7cfb      	ldrb	r3, [r7, #19]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d103      	bne.n	8002a9e <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8002a96:	2300      	movs	r3, #0
 8002a98:	e003      	b.n	8002aa2 <Add_SWServW2ST_Service+0x106>
    goto fail;
 8002a9a:	bf00      	nop
 8002a9c:	e000      	b.n	8002aa0 <Add_SWServW2ST_Service+0x104>
    goto fail;
 8002a9e:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 8002aa0:	2347      	movs	r3, #71	@ 0x47
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	371c      	adds	r7, #28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd90      	pop	{r4, r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	2000022c 	.word	0x2000022c
 8002ab0:	20000222 	.word	0x20000222
 8002ab4:	2000023c 	.word	0x2000023c
 8002ab8:	20000224 	.word	0x20000224

08002abc <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08c      	sub	sp, #48	@ 0x30
 8002ac0:	af02      	add	r7, sp, #8
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8002ac8:	f002 fcbe 	bl	8005448 <HAL_GetTick>
 8002acc:	4603      	mov	r3, r0
 8002ace:	08db      	lsrs	r3, r3, #3
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	743b      	strb	r3, [r7, #16]
 8002ad4:	f002 fcb8 	bl	8005448 <HAL_GetTick>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	0adb      	lsrs	r3, r3, #11
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	425b      	negs	r3, r3
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	74bb      	strb	r3, [r7, #18]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	425b      	negs	r3, r3
 8002af2:	121b      	asrs	r3, r3, #8
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	753b      	strb	r3, [r7, #20]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	121b      	asrs	r3, r3, #8
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	425b      	negs	r3, r3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	75bb      	strb	r3, [r7, #22]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	425b      	negs	r3, r3
 8002b1c:	121b      	asrs	r3, r3, #8
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	763b      	strb	r3, [r7, #24]
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	121b      	asrs	r3, r3, #8
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	76bb      	strb	r3, [r7, #26]
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	121b      	asrs	r3, r3, #8
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	773b      	strb	r3, [r7, #28]
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	121b      	asrs	r3, r3, #8
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	77bb      	strb	r3, [r7, #30]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	121b      	asrs	r3, r3, #8
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	f887 3020 	strb.w	r3, [r7, #32]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	121b      	asrs	r3, r3, #8
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	121b      	asrs	r3, r3, #8
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 8002b96:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <Acc_Update+0x10c>)
 8002b98:	8818      	ldrh	r0, [r3, #0]
 8002b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002bcc <Acc_Update+0x110>)
 8002b9c:	8819      	ldrh	r1, [r3, #0]
 8002b9e:	f107 0310 	add.w	r3, r7, #16
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	2314      	movs	r3, #20
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f009 f87f 	bl	800bcaa <aci_gatt_update_char_value>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8002bb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <Acc_Update+0x102>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002bba:	2347      	movs	r3, #71	@ 0x47
 8002bbc:	e000      	b.n	8002bc0 <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3728      	adds	r7, #40	@ 0x28
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	2000021c 	.word	0x2000021c
 8002bcc:	20000220 	.word	0x20000220

08002bd0 <Quat_Update>:
 * @brief  Update quaternions characteristic value
 * @param  SensorAxes_t *data Structure containing the quaterions
 * @retval tBleStatus      Status
 */
tBleStatus Quat_Update(AxesRaw_t *data)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+6*SEND_N_QUATERNIONS];

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8002bd8:	f002 fc36 	bl	8005448 <HAL_GetTick>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	08db      	lsrs	r3, r3, #3
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	733b      	strb	r3, [r7, #12]
 8002be4:	f002 fc30 	bl	8005448 <HAL_GetTick>
 8002be8:	4603      	mov	r3, r0
 8002bea:	0adb      	lsrs	r3, r3, #11
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	737b      	strb	r3, [r7, #13]

#if SEND_N_QUATERNIONS == 1
  HOST_TO_LE_16(buff+2,data[0].AXIS_X);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	73bb      	strb	r3, [r7, #14]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	121b      	asrs	r3, r3, #8
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	73fb      	strb	r3, [r7, #15]
  HOST_TO_LE_16(buff+4,data[0].AXIS_Y);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	743b      	strb	r3, [r7, #16]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	121b      	asrs	r3, r3, #8
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,data[0].AXIS_Z);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	74bb      	strb	r3, [r7, #18]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	121b      	asrs	r3, r3, #8
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+18,data[2].AXIS_Z);
#else
#error SEND_N_QUATERNIONS could be only 1,2,3
#endif

  ret = aci_gatt_update_char_value(SWServW2STHandle, QuaternionsCharHandle,
 8002c26:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <Quat_Update+0x84>)
 8002c28:	8818      	ldrh	r0, [r3, #0]
 8002c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c58 <Quat_Update+0x88>)
 8002c2c:	8819      	ldrh	r1, [r3, #0]
 8002c2e:	f107 030c 	add.w	r3, r7, #12
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	2308      	movs	r3, #8
 8002c36:	2200      	movs	r2, #0
 8002c38:	f009 f837 	bl	800bcaa <aci_gatt_update_char_value>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	75fb      	strb	r3, [r7, #23]
				   0, 2+6*SEND_N_QUATERNIONS, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8002c40:	7dfb      	ldrb	r3, [r7, #23]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <Quat_Update+0x7a>
    PRINTF("Error while updating Sensor Fusion characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002c46:	2347      	movs	r3, #71	@ 0x47
 8002c48:	e000      	b.n	8002c4c <Quat_Update+0x7c>
  }

  return BLE_STATUS_SUCCESS;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	20000222 	.word	0x20000222
 8002c58:	20000224 	.word	0x20000224

08002c5c <BLE_Send_Alert_Status>:
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
/*  ( main.c ) */
void BLE_Send_Alert_Status(uint8_t status)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af02      	add	r7, sp, #8
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
    tBleStatus ret;
    //  Status Characteristic  Notify  ()
    ret = aci_gatt_update_char_value(SentryServiceHandle, SentryStatusCharHandle, 0, 1, &status);
 8002c66:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca4 <BLE_Send_Alert_Status+0x48>)
 8002c68:	8818      	ldrh	r0, [r3, #0]
 8002c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca8 <BLE_Send_Alert_Status+0x4c>)
 8002c6c:	8819      	ldrh	r1, [r3, #0]
 8002c6e:	1dfb      	adds	r3, r7, #7
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	2301      	movs	r3, #1
 8002c74:	2200      	movs	r2, #0
 8002c76:	f009 f818 	bl	800bcaa <aci_gatt_update_char_value>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	73fb      	strb	r3, [r7, #15]

    if (ret != BLE_STATUS_SUCCESS){
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d005      	beq.n	8002c90 <BLE_Send_Alert_Status+0x34>
        printf("BLE Notify Failed: 0x%02X\r\n", ret);
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	4619      	mov	r1, r3
 8002c88:	4808      	ldr	r0, [pc, #32]	@ (8002cac <BLE_Send_Alert_Status+0x50>)
 8002c8a:	f00d ffe1 	bl	8010c50 <iprintf>
    } else {
         printf("BLE Notify Sent: %d\r\n", status);
    }
}
 8002c8e:	e004      	b.n	8002c9a <BLE_Send_Alert_Status+0x3e>
         printf("BLE Notify Sent: %d\r\n", status);
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	4619      	mov	r1, r3
 8002c94:	4806      	ldr	r0, [pc, #24]	@ (8002cb0 <BLE_Send_Alert_Status+0x54>)
 8002c96:	f00d ffdb 	bl	8010c50 <iprintf>
}
 8002c9a:	bf00      	nop
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000226 	.word	0x20000226
 8002ca8:	2000022a 	.word	0x2000022a
 8002cac:	08012db0 	.word	0x08012db0
 8002cb0:	08012dcc 	.word	0x08012dcc

08002cb4 <Read_Request_CB>:

/*  (Read Request) */
void Read_Request_CB(uint16_t handle)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af02      	add	r7, sp, #8
 8002cba:	4603      	mov	r3, r0
 8002cbc:	80fb      	strh	r3, [r7, #6]
    tBleStatus ret; // 1. 

    //  (Sentry Control)
    if(handle == SentryControlCharHandle + 1)
 8002cbe:	88fa      	ldrh	r2, [r7, #6]
 8002cc0:	4b12      	ldr	r3, [pc, #72]	@ (8002d0c <Read_Request_CB+0x58>)
 8002cc2:	881b      	ldrh	r3, [r3, #0]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d109      	bne.n	8002cde <Read_Request_CB+0x2a>
    {
        //  sentry_mode_enabled 
        aci_gatt_update_char_value(SentryServiceHandle, SentryControlCharHandle, 0, 1, (uint8_t*)&sentry_mode_enabled);
 8002cca:	4b11      	ldr	r3, [pc, #68]	@ (8002d10 <Read_Request_CB+0x5c>)
 8002ccc:	8818      	ldrh	r0, [r3, #0]
 8002cce:	4b0f      	ldr	r3, [pc, #60]	@ (8002d0c <Read_Request_CB+0x58>)
 8002cd0:	8819      	ldrh	r1, [r3, #0]
 8002cd2:	4b10      	ldr	r3, [pc, #64]	@ (8002d14 <Read_Request_CB+0x60>)
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f008 ffe6 	bl	800bcaa <aci_gatt_update_char_value>
    }

    // 2.  ( Read Error)
    if(connection_handle != 0)
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <Read_Request_CB+0x64>)
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00e      	beq.n	8002d04 <Read_Request_CB+0x50>
    {
        ret = aci_gatt_allow_read(connection_handle); // 3. 
 8002ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8002d18 <Read_Request_CB+0x64>)
 8002ce8:	881b      	ldrh	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f009 f86d 	bl	800bdca <aci_gatt_allow_read>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	73fb      	strb	r3, [r7, #15]

        if (ret != BLE_STATUS_SUCCESS) // 4. 
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d004      	beq.n	8002d04 <Read_Request_CB+0x50>
        {
            printf("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4807      	ldr	r0, [pc, #28]	@ (8002d1c <Read_Request_CB+0x68>)
 8002d00:	f00d ffa6 	bl	8010c50 <iprintf>
        }
    }
}
 8002d04:	bf00      	nop
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000228 	.word	0x20000228
 8002d10:	20000226 	.word	0x20000226
 8002d14:	20003564 	.word	0x20003564
 8002d18:	2000024c 	.word	0x2000024c
 8002d1c:	08012de4 	.word	0x08012de4

08002d20 <Write_Request_CB>:

void Write_Request_CB(uint16_t handle, uint8_t data_length, uint8_t* data)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	603a      	str	r2, [r7, #0]
 8002d2a:	80fb      	strh	r3, [r7, #6]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	717b      	strb	r3, [r7, #5]
     printf("Write Event: Handle 0x%04X, Len %d, Data[0] 0x%02X\r\n", handle, data_length, data[0]);
 8002d30:	88f9      	ldrh	r1, [r7, #6]
 8002d32:	797a      	ldrb	r2, [r7, #5]
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	4814      	ldr	r0, [pc, #80]	@ (8002d8c <Write_Request_CB+0x6c>)
 8002d3a:	f00d ff89 	bl	8010c50 <iprintf>
    //  Control Characteristic
    // : Characteristic Handle + 1  Value Handle
    if (handle == SentryControlCharHandle + 1)
 8002d3e:	88fa      	ldrh	r2, [r7, #6]
 8002d40:	4b13      	ldr	r3, [pc, #76]	@ (8002d90 <Write_Request_CB+0x70>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	3301      	adds	r3, #1
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d11b      	bne.n	8002d82 <Write_Request_CB+0x62>
    {
        if (data_length >= 1)
 8002d4a:	797b      	ldrb	r3, [r7, #5]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d018      	beq.n	8002d82 <Write_Request_CB+0x62>
        {
            uint8_t cmd = data[0];
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	73fb      	strb	r3, [r7, #15]
            // 
            sentry_mode_enabled = cmd;
 8002d56:	4a0f      	ldr	r2, [pc, #60]	@ (8002d94 <Write_Request_CB+0x74>)
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	7013      	strb	r3, [r2, #0]
            printf("\r\n[BLE CMD] Sentry Mode Set to: %d ", sentry_mode_enabled);
 8002d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002d94 <Write_Request_CB+0x74>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	4619      	mov	r1, r3
 8002d64:	480c      	ldr	r0, [pc, #48]	@ (8002d98 <Write_Request_CB+0x78>)
 8002d66:	f00d ff73 	bl	8010c50 <iprintf>
            if(sentry_mode_enabled) printf("(ON)\r\n");
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <Write_Request_CB+0x74>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <Write_Request_CB+0x5c>
 8002d74:	4809      	ldr	r0, [pc, #36]	@ (8002d9c <Write_Request_CB+0x7c>)
 8002d76:	f00d ffd3 	bl	8010d20 <puts>
            else printf("(OFF)\r\n");
            //  (Optional)
            // BLE_Send_Alert_Status(last_alert_status);
        }
    }
}
 8002d7a:	e002      	b.n	8002d82 <Write_Request_CB+0x62>
            else printf("(OFF)\r\n");
 8002d7c:	4808      	ldr	r0, [pc, #32]	@ (8002da0 <Write_Request_CB+0x80>)
 8002d7e:	f00d ffcf 	bl	8010d20 <puts>
}
 8002d82:	bf00      	nop
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	08012e0c 	.word	0x08012e0c
 8002d90:	20000228 	.word	0x20000228
 8002d94:	20003564 	.word	0x20003564
 8002d98:	08012e44 	.word	0x08012e44
 8002d9c:	08012e68 	.word	0x08012e68
 8002da0:	08012e70 	.word	0x08012e70

08002da4 <BlueMS_Environmental_Update>:
//    }
//  }
//}

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b088      	sub	sp, #32
 8002da8:	af02      	add	r7, sp, #8
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	460b      	mov	r3, r1
 8002dae:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8002db0:	f002 fb4a 	bl	8005448 <HAL_GetTick>
 8002db4:	4603      	mov	r3, r0
 8002db6:	08db      	lsrs	r3, r3, #3
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	733b      	strb	r3, [r7, #12]
 8002dbc:	f002 fb44 	bl	8005448 <HAL_GetTick>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	0adb      	lsrs	r3, r3, #11
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	73bb      	strb	r3, [r7, #14]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	121b      	asrs	r3, r3, #8
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	73fb      	strb	r3, [r7, #15]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	141b      	asrs	r3, r3, #16
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	743b      	strb	r3, [r7, #16]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	161b      	asrs	r3, r3, #24
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8002de6:	887b      	ldrh	r3, [r7, #2]
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	74bb      	strb	r3, [r7, #18]
 8002dec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002df0:	121b      	asrs	r3, r3, #8
 8002df2:	b21b      	sxth	r3, r3
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8002df8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e28 <BlueMS_Environmental_Update+0x84>)
 8002dfa:	8818      	ldrh	r0, [r3, #0]
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002e2c <BlueMS_Environmental_Update+0x88>)
 8002dfe:	8819      	ldrh	r1, [r3, #0]
 8002e00:	f107 030c 	add.w	r3, r7, #12
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	2308      	movs	r3, #8
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f008 ff4e 	bl	800bcaa <aci_gatt_update_char_value>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8002e12:	7dfb      	ldrb	r3, [r7, #23]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <BlueMS_Environmental_Update+0x78>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002e18:	2347      	movs	r3, #71	@ 0x47
 8002e1a:	e000      	b.n	8002e1e <BlueMS_Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	2000021c 	.word	0x2000021c
 8002e2c:	2000021e 	.word	0x2000021e

08002e30 <Set_DeviceConnectable>:
 * Input          : None.
 * Output         : None.
 * Return         : None.
 *******************************************************************************/
void Set_DeviceConnectable(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b092      	sub	sp, #72	@ 0x48
 8002e34:	af08      	add	r7, sp, #32
  uint8_t ret;
  const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8002e36:	4a38      	ldr	r2, [pc, #224]	@ (8002f18 <Set_DeviceConnectable+0xe8>)
 8002e38:	f107 0320 	add.w	r3, r7, #32
 8002e3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e40:	6018      	str	r0, [r3, #0]
 8002e42:	3304      	adds	r3, #4
 8002e44:	8019      	strh	r1, [r3, #0]
 8002e46:	3302      	adds	r3, #2
 8002e48:	0c0a      	lsrs	r2, r1, #16
 8002e4a:	701a      	strb	r2, [r3, #0]

  uint8_t manuf_data[26] = {
 8002e4c:	1d3b      	adds	r3, r7, #4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	605a      	str	r2, [r3, #4]
 8002e54:	609a      	str	r2, [r3, #8]
 8002e56:	60da      	str	r2, [r3, #12]
 8002e58:	611a      	str	r2, [r3, #16]
 8002e5a:	615a      	str	r2, [r3, #20]
 8002e5c:	831a      	strh	r2, [r3, #24]
 8002e5e:	2302      	movs	r3, #2
 8002e60:	713b      	strb	r3, [r7, #4]
 8002e62:	230a      	movs	r3, #10
 8002e64:	717b      	strb	r3, [r7, #5]
 8002e66:	2308      	movs	r3, #8
 8002e68:	71fb      	strb	r3, [r7, #7]
 8002e6a:	2309      	movs	r3, #9
 8002e6c:	723b      	strb	r3, [r7, #8]
 8002e6e:	2353      	movs	r3, #83	@ 0x53
 8002e70:	727b      	strb	r3, [r7, #9]
 8002e72:	2365      	movs	r3, #101	@ 0x65
 8002e74:	72bb      	strb	r3, [r7, #10]
 8002e76:	236e      	movs	r3, #110	@ 0x6e
 8002e78:	72fb      	strb	r3, [r7, #11]
 8002e7a:	2374      	movs	r3, #116	@ 0x74
 8002e7c:	733b      	strb	r3, [r7, #12]
 8002e7e:	2372      	movs	r3, #114	@ 0x72
 8002e80:	737b      	strb	r3, [r7, #13]
 8002e82:	2379      	movs	r3, #121	@ 0x79
 8002e84:	73bb      	strb	r3, [r7, #14]
 8002e86:	230d      	movs	r3, #13
 8002e88:	73fb      	strb	r3, [r7, #15]
 8002e8a:	23ff      	movs	r3, #255	@ 0xff
 8002e8c:	743b      	strb	r3, [r7, #16]
 8002e8e:	2301      	movs	r3, #1
 8002e90:	747b      	strb	r3, [r7, #17]
 8002e92:	2380      	movs	r3, #128	@ 0x80
 8002e94:	74bb      	strb	r3, [r7, #18]
 8002e96:	23f4      	movs	r3, #244	@ 0xf4
 8002e98:	753b      	strb	r3, [r7, #20]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8002e9a:	4b20      	ldr	r3, [pc, #128]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002e9c:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8002e9e:	75fb      	strb	r3, [r7, #23]
    bdaddr[4],
 8002ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002ea2:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 8002ea4:	763b      	strb	r3, [r7, #24]
    bdaddr[3],
 8002ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002ea8:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8002eaa:	767b      	strb	r3, [r7, #25]
    bdaddr[2],
 8002eac:	4b1b      	ldr	r3, [pc, #108]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002eae:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 8002eb0:	76bb      	strb	r3, [r7, #26]
    bdaddr[1],
 8002eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002eb4:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8002eb6:	76fb      	strb	r3, [r7, #27]
    bdaddr[0]  /* BLE MAC stop */
 8002eb8:	4b18      	ldr	r3, [pc, #96]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002eba:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8002ebc:	773b      	strb	r3, [r7, #28]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8002ebe:	7dbb      	ldrb	r3, [r7, #22]
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	75bb      	strb	r3, [r7, #22]

  hci_le_set_scan_resp_data(0, NULL);
 8002ec8:	2100      	movs	r1, #0
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f009 f8de 	bl	800c08c <hci_le_set_scan_resp_data>

  PRINTF("Set General Discoverable Mode.\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	9306      	str	r3, [sp, #24]
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	9305      	str	r3, [sp, #20]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	9304      	str	r3, [sp, #16]
 8002edc:	2300      	movs	r3, #0
 8002ede:	9303      	str	r3, [sp, #12]
 8002ee0:	f107 0320 	add.w	r3, r7, #32
 8002ee4:	9302      	str	r3, [sp, #8]
 8002ee6:	2307      	movs	r3, #7
 8002ee8:	9301      	str	r3, [sp, #4]
 8002eea:	2300      	movs	r3, #0
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	2301      	movs	r3, #1
 8002ef0:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 8002ef4:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8002ef8:	2000      	movs	r0, #0
 8002efa:	f008 fbcd 	bl	800b698 <aci_gap_set_discoverable>
 8002efe:	4603      	mov	r3, r0
 8002f00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                (ADV_INTERVAL_MIN_MS*1000)/625,(ADV_INTERVAL_MAX_MS*1000)/625,
                                 STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 8002f04:	1d3b      	adds	r3, r7, #4
 8002f06:	4619      	mov	r1, r3
 8002f08:	201a      	movs	r0, #26
 8002f0a:	f008 fd06 	bl	800b91a <aci_gap_update_adv_data>
  {
    PRINTF("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
}
 8002f0e:	bf00      	nop
 8002f10:	3728      	adds	r7, #40	@ 0x28
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	08012e78 	.word	0x08012e78
 8002f1c:	20000210 	.word	0x20000210

08002f20 <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b08c      	sub	sp, #48	@ 0x30
 8002f24:	af02      	add	r7, sp, #8
 8002f26:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2e:	3301      	adds	r3, #1
 8002f30:	623b      	str	r3, [r7, #32]

  if(hci_pckt->type != HCI_EVENT_PKT)
 8002f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d160      	bne.n	8002ffc <user_notify+0xdc>
    return;

  switch(event_pckt->evt){
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2bff      	cmp	r3, #255	@ 0xff
 8002f40:	d01f      	beq.n	8002f82 <user_notify+0x62>
 8002f42:	2bff      	cmp	r3, #255	@ 0xff
 8002f44:	dc5f      	bgt.n	8003006 <user_notify+0xe6>
 8002f46:	2b05      	cmp	r3, #5
 8002f48:	d002      	beq.n	8002f50 <user_notify+0x30>
 8002f4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f4c:	d003      	beq.n	8002f56 <user_notify+0x36>
 8002f4e:	e05a      	b.n	8003006 <user_notify+0xe6>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8002f50:	f000 f85e 	bl	8003010 <GAP_DisconnectionComplete_CB>
    }
    break;
 8002f54:	e057      	b.n	8003006 <user_notify+0xe6>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	3302      	adds	r3, #2
 8002f5a:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d14d      	bne.n	8003000 <user_notify+0xe0>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3301      	adds	r3, #1
 8002f68:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	1d5a      	adds	r2, r3, #5
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	4619      	mov	r1, r3
 8002f78:	4610      	mov	r0, r2
 8002f7a:	f000 f85f 	bl	800303c <GAP_ConnectionComplete_CB>
        }
        break;
 8002f7e:	bf00      	nop
      }
    }
    break;
 8002f80:	e03e      	b.n	8003000 <user_notify+0xe0>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	3302      	adds	r3, #2
 8002f86:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode){
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	881b      	ldrh	r3, [r3, #0]
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	f640 4201 	movw	r2, #3073	@ 0xc01
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00d      	beq.n	8002fb2 <user_notify+0x92>
 8002f96:	f640 4214 	movw	r2, #3092	@ 0xc14
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d132      	bne.n	8003004 <user_notify+0xe4>
		  case EVT_BLUE_GATT_READ_PERMIT_REQ:
			{
			  evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	3302      	adds	r3, #2
 8002fa2:	61bb      	str	r3, [r7, #24]
			  Read_Request_CB(pr->attr_handle);
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	885b      	ldrh	r3, [r3, #2]
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff fe82 	bl	8002cb4 <Read_Request_CB>
			}
			break;
 8002fb0:	e023      	b.n	8002ffa <user_notify+0xda>
//			}
//			break;

		  case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
		  {
			evt_gatt_write_permit_req *evt = (void*)blue_evt->data;
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	3302      	adds	r3, #2
 8002fb6:	617b      	str	r3, [r7, #20]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
			                   evt->data_length,
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	791b      	ldrb	r3, [r3, #4]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fbc:	4619      	mov	r1, r3
			                   evt->data[0],
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	795b      	ldrb	r3, [r3, #5]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fc2:	461a      	mov	r2, r3
			                   evt->data[1],
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	799b      	ldrb	r3, [r3, #6]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fc8:	4618      	mov	r0, r3
			                   evt->data[2]);
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	79db      	ldrb	r3, [r3, #7]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	480e      	ldr	r0, [pc, #56]	@ (800300c <user_notify+0xec>)
 8002fd4:	f00d fe3c 	bl	8010c50 <iprintf>
			// ------------------------------
			uint8_t *real_data_ptr;
			//  0x01 D[0]  0  D[1]  1
			//  index 1
			real_data_ptr = (uint8_t*)&evt->data[2];
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	3307      	adds	r3, #7
 8002fdc:	613b      	str	r3, [r7, #16]
			//  gatt_db.c 
			//  Log  D[2]  01 [1]  [2] ( offset  1byte  2bytes)
			if (evt->data_length > 0) {
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	791b      	ldrb	r3, [r3, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d008      	beq.n	8002ff8 <user_notify+0xd8>
				Write_Request_CB(evt->attr_handle, evt->data_length, real_data_ptr);
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	885b      	ldrh	r3, [r3, #2]
 8002fea:	b298      	uxth	r0, r3
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	791b      	ldrb	r3, [r3, #4]
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	f7ff fe94 	bl	8002d20 <Write_Request_CB>
			}
		  }
		  break;
 8002ff8:	bf00      	nop
      }

    }
    break;
 8002ffa:	e003      	b.n	8003004 <user_notify+0xe4>
    return;
 8002ffc:	bf00      	nop
 8002ffe:	e002      	b.n	8003006 <user_notify+0xe6>
    break;
 8003000:	bf00      	nop
 8003002:	e000      	b.n	8003006 <user_notify+0xe6>
    break;
 8003004:	bf00      	nop
  }
}
 8003006:	3728      	adds	r7, #40	@ 0x28
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	08012e80 	.word	0x08012e80

08003010 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  connected = FALSE;
 8003014:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <GAP_DisconnectionComplete_CB+0x20>)
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
  /* Make the device connectable again. */
  set_connectable = TRUE;
 800301a:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <GAP_DisconnectionComplete_CB+0x24>)
 800301c:	2201      	movs	r2, #1
 800301e:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8003020:	4b05      	ldr	r3, [pc, #20]	@ (8003038 <GAP_DisconnectionComplete_CB+0x28>)
 8003022:	2200      	movs	r2, #0
 8003024:	701a      	strb	r2, [r3, #0]
}
 8003026:	bf00      	nop
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	20000250 	.word	0x20000250
 8003034:	20000001 	.word	0x20000001
 8003038:	2000024e 	.word	0x2000024e

0800303c <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	460b      	mov	r3, r1
 8003046:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8003048:	4b0a      	ldr	r3, [pc, #40]	@ (8003074 <GAP_ConnectionComplete_CB+0x38>)
 800304a:	2201      	movs	r2, #1
 800304c:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 800304e:	4a0a      	ldr	r2, [pc, #40]	@ (8003078 <GAP_ConnectionComplete_CB+0x3c>)
 8003050:	887b      	ldrh	r3, [r7, #2]
 8003052:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
  for(uint32_t i = 5; i > 0; i--){
 8003054:	2305      	movs	r3, #5
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	e002      	b.n	8003060 <GAP_ConnectionComplete_CB+0x24>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	3b01      	subs	r3, #1
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f9      	bne.n	800305a <GAP_ConnectionComplete_CB+0x1e>
    PRINTF("%02X-", addr[i]);
  }
  PRINTF("%02X\n", addr[0]);
}
 8003066:	bf00      	nop
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	20000250 	.word	0x20000250
 8003078:	2000024c 	.word	0x2000024c

0800307c <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b088      	sub	sp, #32
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003084:	4b1f      	ldr	r3, [pc, #124]	@ (8003104 <HCI_TL_SPI_Init+0x88>)
 8003086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003088:	4a1e      	ldr	r2, [pc, #120]	@ (8003104 <HCI_TL_SPI_Init+0x88>)
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003090:	4b1c      	ldr	r3, [pc, #112]	@ (8003104 <HCI_TL_SPI_Init+0x88>)
 8003092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	60bb      	str	r3, [r7, #8]
 800309a:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 800309c:	2340      	movs	r3, #64	@ 0x40
 800309e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80030a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80030aa:	f107 030c 	add.w	r3, r7, #12
 80030ae:	4619      	mov	r1, r3
 80030b0:	4815      	ldr	r0, [pc, #84]	@ (8003108 <HCI_TL_SPI_Init+0x8c>)
 80030b2:	f002 fcc7 	bl	8005a44 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80030b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030bc:	2301      	movs	r3, #1
 80030be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c4:	2300      	movs	r3, #0
 80030c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80030c8:	f107 030c 	add.w	r3, r7, #12
 80030cc:	4619      	mov	r1, r3
 80030ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030d2:	f002 fcb7 	bl	8005a44 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80030d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030dc:	2301      	movs	r3, #1
 80030de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e4:	2300      	movs	r3, #0
 80030e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80030e8:	f107 030c 	add.w	r3, r7, #12
 80030ec:	4619      	mov	r1, r3
 80030ee:	4807      	ldr	r0, [pc, #28]	@ (800310c <HCI_TL_SPI_Init+0x90>)
 80030f0:	f002 fca8 	bl	8005a44 <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 80030f4:	f002 f882 	bl	80051fc <BSP_SPI3_Init>
 80030f8:	4603      	mov	r3, r0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3720      	adds	r7, #32
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40021000 	.word	0x40021000
 8003108:	48001000 	.word	0x48001000
 800310c:	48000c00 	.word	0x48000c00

08003110 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8003114:	2140      	movs	r1, #64	@ 0x40
 8003116:	4808      	ldr	r0, [pc, #32]	@ (8003138 <HCI_TL_SPI_DeInit+0x28>)
 8003118:	f002 fe3e 	bl	8005d98 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 800311c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003120:	4806      	ldr	r0, [pc, #24]	@ (800313c <HCI_TL_SPI_DeInit+0x2c>)
 8003122:	f002 fe39 	bl	8005d98 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8003126:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800312a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800312e:	f002 fe33 	bl	8005d98 <HAL_GPIO_DeInit>
  return 0;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	bd80      	pop	{r7, pc}
 8003138:	48001000 	.word	0x48001000
 800313c:	48000c00 	.word	0x48000c00

08003140 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8003144:	2201      	movs	r2, #1
 8003146:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800314a:	480d      	ldr	r0, [pc, #52]	@ (8003180 <HCI_TL_SPI_Reset+0x40>)
 800314c:	f002 ff30 	bl	8005fb0 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8003150:	2200      	movs	r2, #0
 8003152:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003156:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800315a:	f002 ff29 	bl	8005fb0 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800315e:	2005      	movs	r0, #5
 8003160:	f002 f97e 	bl	8005460 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8003164:	2201      	movs	r2, #1
 8003166:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800316a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800316e:	f002 ff1f 	bl	8005fb0 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8003172:	2005      	movs	r0, #5
 8003174:	f002 f974 	bl	8005460 <HAL_Delay>
  return 0;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	48000c00 	.word	0x48000c00

08003184 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	460b      	mov	r3, r1
 800318e:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8003190:	2300      	movs	r3, #0
 8003192:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8003194:	23ff      	movs	r3, #255	@ 0xff
 8003196:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8003198:	230b      	movs	r3, #11
 800319a:	617b      	str	r3, [r7, #20]
 800319c:	2300      	movs	r3, #0
 800319e:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80031a0:	2200      	movs	r2, #0
 80031a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80031a6:	4822      	ldr	r0, [pc, #136]	@ (8003230 <HCI_TL_SPI_Receive+0xac>)
 80031a8:	f002 ff02 	bl	8005fb0 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 80031ac:	f107 010c 	add.w	r1, r7, #12
 80031b0:	f107 0314 	add.w	r3, r7, #20
 80031b4:	2205      	movs	r2, #5
 80031b6:	4618      	mov	r0, r3
 80031b8:	f002 f850 	bl	800525c <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 80031bc:	7b3b      	ldrb	r3, [r7, #12]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d12a      	bne.n	8003218 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 80031c2:	7c3b      	ldrb	r3, [r7, #16]
 80031c4:	b21b      	sxth	r3, r3
 80031c6:	021b      	lsls	r3, r3, #8
 80031c8:	b21a      	sxth	r2, r3
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	b21b      	sxth	r3, r3
 80031ce:	4313      	orrs	r3, r2
 80031d0:	b21b      	sxth	r3, r3
 80031d2:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80031d4:	8bfb      	ldrh	r3, [r7, #30]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d01e      	beq.n	8003218 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 80031da:	8bfa      	ldrh	r2, [r7, #30]
 80031dc:	887b      	ldrh	r3, [r7, #2]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d901      	bls.n	80031e6 <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 80031e2:	887b      	ldrh	r3, [r7, #2]
 80031e4:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 80031e6:	2300      	movs	r3, #0
 80031e8:	777b      	strb	r3, [r7, #29]
 80031ea:	e010      	b.n	800320e <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 80031ec:	f107 011b 	add.w	r1, r7, #27
 80031f0:	f107 031c 	add.w	r3, r7, #28
 80031f4:	2201      	movs	r2, #1
 80031f6:	4618      	mov	r0, r3
 80031f8:	f002 f830 	bl	800525c <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 80031fc:	7f7b      	ldrb	r3, [r7, #29]
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	4413      	add	r3, r2
 8003202:	7efa      	ldrb	r2, [r7, #27]
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8003208:	7f7b      	ldrb	r3, [r7, #29]
 800320a:	3301      	adds	r3, #1
 800320c:	777b      	strb	r3, [r7, #29]
 800320e:	7f7b      	ldrb	r3, [r7, #29]
 8003210:	b29b      	uxth	r3, r3
 8003212:	8bfa      	ldrh	r2, [r7, #30]
 8003214:	429a      	cmp	r2, r3
 8003216:	d8e9      	bhi.n	80031ec <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8003218:	2201      	movs	r2, #1
 800321a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800321e:	4804      	ldr	r0, [pc, #16]	@ (8003230 <HCI_TL_SPI_Receive+0xac>)
 8003220:	f002 fec6 	bl	8005fb0 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8003224:	7f7b      	ldrb	r3, [r7, #29]
}
 8003226:	4618      	mov	r0, r3
 8003228:	3720      	adds	r7, #32
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	48000c00 	.word	0x48000c00

08003234 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b088      	sub	sp, #32
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8003240:	230a      	movs	r3, #10
 8003242:	613b      	str	r3, [r7, #16]
 8003244:	2300      	movs	r3, #0
 8003246:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8003248:	f002 f8fe 	bl	8005448 <HAL_GetTick>
 800324c:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 800324e:	2300      	movs	r3, #0
 8003250:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8003252:	2200      	movs	r2, #0
 8003254:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003258:	481c      	ldr	r0, [pc, #112]	@ (80032cc <HCI_TL_SPI_Send+0x98>)
 800325a:	f002 fea9 	bl	8005fb0 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 800325e:	f107 0108 	add.w	r1, r7, #8
 8003262:	f107 0310 	add.w	r3, r7, #16
 8003266:	2205      	movs	r2, #5
 8003268:	4618      	mov	r0, r3
 800326a:	f001 fff7 	bl	800525c <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 800326e:	7a3b      	ldrb	r3, [r7, #8]
 8003270:	2b02      	cmp	r3, #2
 8003272:	d10f      	bne.n	8003294 <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8003274:	7a7b      	ldrb	r3, [r7, #9]
 8003276:	461a      	mov	r2, r3
 8003278:	887b      	ldrh	r3, [r7, #2]
 800327a:	4293      	cmp	r3, r2
 800327c:	d806      	bhi.n	800328c <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 800327e:	887b      	ldrh	r3, [r7, #2]
 8003280:	461a      	mov	r2, r3
 8003282:	4913      	ldr	r1, [pc, #76]	@ (80032d0 <HCI_TL_SPI_Send+0x9c>)
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f001 ffe9 	bl	800525c <BSP_SPI3_SendRecv>
 800328a:	e006      	b.n	800329a <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 800328c:	f06f 0301 	mvn.w	r3, #1
 8003290:	61fb      	str	r3, [r7, #28]
 8003292:	e002      	b.n	800329a <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8003294:	f04f 33ff 	mov.w	r3, #4294967295
 8003298:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800329a:	2201      	movs	r2, #1
 800329c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80032a0:	480a      	ldr	r0, [pc, #40]	@ (80032cc <HCI_TL_SPI_Send+0x98>)
 80032a2:	f002 fe85 	bl	8005fb0 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80032a6:	f002 f8cf 	bl	8005448 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b0f      	cmp	r3, #15
 80032b2:	d903      	bls.n	80032bc <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 80032b4:	f06f 0302 	mvn.w	r3, #2
 80032b8:	61fb      	str	r3, [r7, #28]
      break;
 80032ba:	e002      	b.n	80032c2 <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	dbc5      	blt.n	800324e <HCI_TL_SPI_Send+0x1a>

  return result;
 80032c2:	69fb      	ldr	r3, [r7, #28]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3720      	adds	r7, #32
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	48000c00 	.word	0x48000c00
 80032d0:	2000028c 	.word	0x2000028c

080032d4 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80032d8:	2140      	movs	r1, #64	@ 0x40
 80032da:	4805      	ldr	r0, [pc, #20]	@ (80032f0 <IsDataAvailable+0x1c>)
 80032dc:	f002 fe50 	bl	8005f80 <HAL_GPIO_ReadPin>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	bf0c      	ite	eq
 80032e6:	2301      	moveq	r3, #1
 80032e8:	2300      	movne	r3, #0
 80032ea:	b2db      	uxtb	r3, r3
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	48001000 	.word	0x48001000

080032f4 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b088      	sub	sp, #32
 80032f8:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80032fa:	4b12      	ldr	r3, [pc, #72]	@ (8003344 <hci_tl_lowlevel_init+0x50>)
 80032fc:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80032fe:	4b12      	ldr	r3, [pc, #72]	@ (8003348 <hci_tl_lowlevel_init+0x54>)
 8003300:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8003302:	4b12      	ldr	r3, [pc, #72]	@ (800334c <hci_tl_lowlevel_init+0x58>)
 8003304:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8003306:	4b12      	ldr	r3, [pc, #72]	@ (8003350 <hci_tl_lowlevel_init+0x5c>)
 8003308:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800330a:	4b12      	ldr	r3, [pc, #72]	@ (8003354 <hci_tl_lowlevel_init+0x60>)
 800330c:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800330e:	4b12      	ldr	r3, [pc, #72]	@ (8003358 <hci_tl_lowlevel_init+0x64>)
 8003310:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8003312:	1d3b      	adds	r3, r7, #4
 8003314:	4618      	mov	r0, r3
 8003316:	f008 ffd9 	bl	800c2cc <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 800331a:	4910      	ldr	r1, [pc, #64]	@ (800335c <hci_tl_lowlevel_init+0x68>)
 800331c:	4810      	ldr	r0, [pc, #64]	@ (8003360 <hci_tl_lowlevel_init+0x6c>)
 800331e:	f002 fb4d 	bl	80059bc <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8003322:	4a10      	ldr	r2, [pc, #64]	@ (8003364 <hci_tl_lowlevel_init+0x70>)
 8003324:	2100      	movs	r1, #0
 8003326:	480e      	ldr	r0, [pc, #56]	@ (8003360 <hci_tl_lowlevel_init+0x6c>)
 8003328:	f002 fb2e 	bl	8005988 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800332c:	2200      	movs	r2, #0
 800332e:	2100      	movs	r1, #0
 8003330:	2017      	movs	r0, #23
 8003332:	f002 f971 	bl	8005618 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003336:	2017      	movs	r0, #23
 8003338:	f002 f98a 	bl	8005650 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 800333c:	bf00      	nop
 800333e:	3720      	adds	r7, #32
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	0800307d 	.word	0x0800307d
 8003348:	08003111 	.word	0x08003111
 800334c:	08003235 	.word	0x08003235
 8003350:	08003185 	.word	0x08003185
 8003354:	08003141 	.word	0x08003141
 8003358:	0800529d 	.word	0x0800529d
 800335c:	16000006 	.word	0x16000006
 8003360:	20000284 	.word	0x20000284
 8003364:	08003369 	.word	0x08003369

08003368 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 800336c:	e005      	b.n	800337a <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800336e:	2000      	movs	r0, #0
 8003370:	f009 f910 	bl	800c594 <hci_notify_asynch_evt>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d105      	bne.n	8003386 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800337a:	f7ff ffab 	bl	80032d4 <IsDataAvailable>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f4      	bne.n	800336e <hci_tl_lowlevel_isr+0x6>
 8003384:	e000      	b.n	8003388 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8003386:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch) // other Def in b-l475e-iot01a1.c
#else
int fputc(int ch, FILE *f)
#endif
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8003394:	1d39      	adds	r1, r7, #4
 8003396:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800339a:	2201      	movs	r2, #1
 800339c:	4803      	ldr	r0, [pc, #12]	@ (80033ac <__io_putchar+0x20>)
 800339e:	f006 fd5f 	bl	8009e60 <HAL_UART_Transmit>
    return ch;
 80033a2:	687b      	ldr	r3, [r7, #4]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	200035d0 	.word	0x200035d0

080033b0 <delay_us_short>:

void delay_us_short(uint16_t us) {
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80033ba:	4b09      	ldr	r3, [pc, #36]	@ (80033e0 <delay_us_short+0x30>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2200      	movs	r2, #0
 80033c0:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 80033c2:	bf00      	nop
 80033c4:	4b06      	ldr	r3, [pc, #24]	@ (80033e0 <delay_us_short+0x30>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d3f9      	bcc.n	80033c4 <delay_us_short+0x14>
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	2000045c 	.word	0x2000045c

080033e4 <US_Trigger>:


void US_Trigger(GPIO_TypeDef* port, uint16_t pin) {
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 80033f0:	887b      	ldrh	r3, [r7, #2]
 80033f2:	2201      	movs	r2, #1
 80033f4:	4619      	mov	r1, r3
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f002 fdda 	bl	8005fb0 <HAL_GPIO_WritePin>
    delay_us_short(10); //  10us High
 80033fc:	200a      	movs	r0, #10
 80033fe:	f7ff ffd7 	bl	80033b0 <delay_us_short>
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8003402:	887b      	ldrh	r3, [r7, #2]
 8003404:	2200      	movs	r2, #0
 8003406:	4619      	mov	r1, r3
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f002 fdd1 	bl	8005fb0 <HAL_GPIO_WritePin>
}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	80fb      	strh	r3, [r7, #6]
    uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 8003422:	4b31      	ldr	r3, [pc, #196]	@ (80034e8 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	60fb      	str	r3, [r7, #12]
    Ultrasonic_t *target = NULL;
 800342a:	2300      	movs	r3, #0
 800342c:	617b      	str	r3, [r7, #20]
    GPIO_TypeDef *target_port = NULL;
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]

    //  main.h  L_ECHO_Pin 
    if (GPIO_Pin == L_ECHO_Pin) { target = &us_L; target_port = L_ECHO_GPIO_Port; }
 8003432:	88fb      	ldrh	r3, [r7, #6]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d104      	bne.n	8003442 <HAL_GPIO_EXTI_Callback+0x2a>
 8003438:	4b2c      	ldr	r3, [pc, #176]	@ (80034ec <HAL_GPIO_EXTI_Callback+0xd4>)
 800343a:	617b      	str	r3, [r7, #20]
 800343c:	4b2c      	ldr	r3, [pc, #176]	@ (80034f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800343e:	613b      	str	r3, [r7, #16]
 8003440:	e00e      	b.n	8003460 <HAL_GPIO_EXTI_Callback+0x48>
    else if (GPIO_Pin == C_ECHO_Pin) { target = &us_C; target_port = C_ECHO_GPIO_Port; }
 8003442:	88fb      	ldrh	r3, [r7, #6]
 8003444:	2b10      	cmp	r3, #16
 8003446:	d104      	bne.n	8003452 <HAL_GPIO_EXTI_Callback+0x3a>
 8003448:	4b2a      	ldr	r3, [pc, #168]	@ (80034f4 <HAL_GPIO_EXTI_Callback+0xdc>)
 800344a:	617b      	str	r3, [r7, #20]
 800344c:	4b28      	ldr	r3, [pc, #160]	@ (80034f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800344e:	613b      	str	r3, [r7, #16]
 8003450:	e006      	b.n	8003460 <HAL_GPIO_EXTI_Callback+0x48>
    else if (GPIO_Pin == R_ECHO_Pin) { target = &us_R; target_port = R_ECHO_GPIO_Port; }
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	2b04      	cmp	r3, #4
 8003456:	d103      	bne.n	8003460 <HAL_GPIO_EXTI_Callback+0x48>
 8003458:	4b27      	ldr	r3, [pc, #156]	@ (80034f8 <HAL_GPIO_EXTI_Callback+0xe0>)
 800345a:	617b      	str	r3, [r7, #20]
 800345c:	4b24      	ldr	r3, [pc, #144]	@ (80034f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800345e:	613b      	str	r3, [r7, #16]

    if (target != NULL) {
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d03b      	beq.n	80034de <HAL_GPIO_EXTI_Callback+0xc6>
        if (HAL_GPIO_ReadPin(target_port, GPIO_Pin) == GPIO_PIN_SET) {
 8003466:	88fb      	ldrh	r3, [r7, #6]
 8003468:	4619      	mov	r1, r3
 800346a:	6938      	ldr	r0, [r7, #16]
 800346c:	f002 fd88 	bl	8005f80 <HAL_GPIO_ReadPin>
 8003470:	4603      	mov	r3, r0
 8003472:	2b01      	cmp	r3, #1
 8003474:	d106      	bne.n	8003484 <HAL_GPIO_EXTI_Callback+0x6c>
            target->start_tick = now;
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	601a      	str	r2, [r3, #0]
            target->is_measuring = true;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2201      	movs	r2, #1
 8003480:	721a      	strb	r2, [r3, #8]
                target->distance = (float)duration * 0.017f;
                target->valid = 1;
            }
        }
    }
}
 8003482:	e02c      	b.n	80034de <HAL_GPIO_EXTI_Callback+0xc6>
            if (target->is_measuring) {
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	7a1b      	ldrb	r3, [r3, #8]
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d027      	beq.n	80034de <HAL_GPIO_EXTI_Callback+0xc6>
                target->end_tick = now;
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	605a      	str	r2, [r3, #4]
                target->is_measuring = false;
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2200      	movs	r2, #0
 8003498:	721a      	strb	r2, [r3, #8]
                uint32_t duration = (target->end_tick >= target->start_tick) ?
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	681b      	ldr	r3, [r3, #0]
                                    (target->end_tick - target->start_tick) :
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d305      	bcc.n	80034b2 <HAL_GPIO_EXTI_Callback+0x9a>
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	e005      	b.n	80034be <HAL_GPIO_EXTI_Callback+0xa6>
                                    ((0xFFFFFFFF - target->start_tick) + target->end_tick);
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	1ad3      	subs	r3, r2, r3
                                    (target->end_tick - target->start_tick) :
 80034bc:	3b01      	subs	r3, #1
                uint32_t duration = (target->end_tick >= target->start_tick) ?
 80034be:	60bb      	str	r3, [r7, #8]
                target->distance = (float)duration * 0.017f;
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	ee07 3a90 	vmov	s15, r3
 80034c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ca:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80034fc <HAL_GPIO_EXTI_Callback+0xe4>
 80034ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	edc3 7a03 	vstr	s15, [r3, #12]
                target->valid = 1;
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	2201      	movs	r2, #1
 80034dc:	741a      	strb	r2, [r3, #16]
}
 80034de:	bf00      	nop
 80034e0:	3718      	adds	r7, #24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	2000045c 	.word	0x2000045c
 80034ec:	2000351c 	.word	0x2000351c
 80034f0:	48000400 	.word	0x48000400
 80034f4:	20003534 	.word	0x20003534
 80034f8:	2000354c 	.word	0x2000354c
 80034fc:	3c8b4396 	.word	0x3c8b4396

08003500 <Servo_SetAngle>:
void Servo_SetAngle(uint8_t angle)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	4603      	mov	r3, r0
 8003508:	71fb      	strb	r3, [r7, #7]
    uint16_t pulse;
    // 0  500us, 180  2500us
    pulse = 500 + (angle * 2000) / 180;
 800350a:	79fb      	ldrb	r3, [r7, #7]
 800350c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003510:	fb02 f303 	mul.w	r3, r2, r3
 8003514:	4a0a      	ldr	r2, [pc, #40]	@ (8003540 <Servo_SetAngle+0x40>)
 8003516:	fb82 1203 	smull	r1, r2, r2, r3
 800351a:	441a      	add	r2, r3
 800351c:	11d2      	asrs	r2, r2, #7
 800351e:	17db      	asrs	r3, r3, #31
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	b29b      	uxth	r3, r3
 8003524:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003528:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pulse);
 800352a:	4b06      	ldr	r3, [pc, #24]	@ (8003544 <Servo_SetAngle+0x44>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	89fa      	ldrh	r2, [r7, #14]
 8003530:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003532:	bf00      	nop
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	b60b60b7 	.word	0xb60b60b7
 8003544:	200004a8 	.word	0x200004a8

08003548 <MAX7219_Write>:


void MAX7219_Write(uint8_t addr, uint8_t data) {
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	4603      	mov	r3, r0
 8003550:	460a      	mov	r2, r1
 8003552:	71fb      	strb	r3, [r7, #7]
 8003554:	4613      	mov	r3, r2
 8003556:	71bb      	strb	r3, [r7, #6]
    // 1. CS Low (Start)
    HAL_GPIO_WritePin(LED_CS_GPIO_Port, LED_CS_Pin, GPIO_PIN_RESET);
 8003558:	2200      	movs	r2, #0
 800355a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800355e:	4827      	ldr	r0, [pc, #156]	@ (80035fc <MAX7219_Write+0xb4>)
 8003560:	f002 fd26 	bl	8005fb0 <HAL_GPIO_WritePin>

    // 2. Send Address
    for(int i=0; i<8; i++) {
 8003564:	2300      	movs	r3, #0
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	e01a      	b.n	80035a0 <MAX7219_Write+0x58>
        HAL_GPIO_WritePin(LED_CLK_GPIO_Port, LED_CLK_Pin, GPIO_PIN_RESET);
 800356a:	2200      	movs	r2, #0
 800356c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003570:	4822      	ldr	r0, [pc, #136]	@ (80035fc <MAX7219_Write+0xb4>)
 8003572:	f002 fd1d 	bl	8005fb0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_DIN_GPIO_Port, LED_DIN_Pin, (addr & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003576:	79fb      	ldrb	r3, [r7, #7]
 8003578:	09db      	lsrs	r3, r3, #7
 800357a:	b2db      	uxtb	r3, r3
 800357c:	461a      	mov	r2, r3
 800357e:	2120      	movs	r1, #32
 8003580:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003584:	f002 fd14 	bl	8005fb0 <HAL_GPIO_WritePin>
        addr <<= 1;
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	71fb      	strb	r3, [r7, #7]
        HAL_GPIO_WritePin(LED_CLK_GPIO_Port, LED_CLK_Pin, GPIO_PIN_SET);
 800358e:	2201      	movs	r2, #1
 8003590:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003594:	4819      	ldr	r0, [pc, #100]	@ (80035fc <MAX7219_Write+0xb4>)
 8003596:	f002 fd0b 	bl	8005fb0 <HAL_GPIO_WritePin>
    for(int i=0; i<8; i++) {
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	3301      	adds	r3, #1
 800359e:	60fb      	str	r3, [r7, #12]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2b07      	cmp	r3, #7
 80035a4:	dde1      	ble.n	800356a <MAX7219_Write+0x22>
    }

    // 3. Send Data
    for(int i=0; i<8; i++) {
 80035a6:	2300      	movs	r3, #0
 80035a8:	60bb      	str	r3, [r7, #8]
 80035aa:	e01a      	b.n	80035e2 <MAX7219_Write+0x9a>
        HAL_GPIO_WritePin(LED_CLK_GPIO_Port, LED_CLK_Pin, GPIO_PIN_RESET);
 80035ac:	2200      	movs	r2, #0
 80035ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80035b2:	4812      	ldr	r0, [pc, #72]	@ (80035fc <MAX7219_Write+0xb4>)
 80035b4:	f002 fcfc 	bl	8005fb0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_DIN_GPIO_Port, LED_DIN_Pin, (data & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80035b8:	79bb      	ldrb	r3, [r7, #6]
 80035ba:	09db      	lsrs	r3, r3, #7
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	461a      	mov	r2, r3
 80035c0:	2120      	movs	r1, #32
 80035c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035c6:	f002 fcf3 	bl	8005fb0 <HAL_GPIO_WritePin>
        data <<= 1;
 80035ca:	79bb      	ldrb	r3, [r7, #6]
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	71bb      	strb	r3, [r7, #6]
        HAL_GPIO_WritePin(LED_CLK_GPIO_Port, LED_CLK_Pin, GPIO_PIN_SET);
 80035d0:	2201      	movs	r2, #1
 80035d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80035d6:	4809      	ldr	r0, [pc, #36]	@ (80035fc <MAX7219_Write+0xb4>)
 80035d8:	f002 fcea 	bl	8005fb0 <HAL_GPIO_WritePin>
    for(int i=0; i<8; i++) {
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	3301      	adds	r3, #1
 80035e0:	60bb      	str	r3, [r7, #8]
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2b07      	cmp	r3, #7
 80035e6:	dde1      	ble.n	80035ac <MAX7219_Write+0x64>
    }

    // 4. CS High (End)
    HAL_GPIO_WritePin(LED_CS_GPIO_Port, LED_CS_Pin, GPIO_PIN_SET);
 80035e8:	2201      	movs	r2, #1
 80035ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80035ee:	4803      	ldr	r0, [pc, #12]	@ (80035fc <MAX7219_Write+0xb4>)
 80035f0:	f002 fcde 	bl	8005fb0 <HAL_GPIO_WritePin>
}
 80035f4:	bf00      	nop
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	48000400 	.word	0x48000400

08003600 <MAX7219_Init>:

void MAX7219_Init(void) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
    MAX7219_Write(MAX7219_REG_SHUTDOWN, 0x01);    // Wake up
 8003606:	2101      	movs	r1, #1
 8003608:	200c      	movs	r0, #12
 800360a:	f7ff ff9d 	bl	8003548 <MAX7219_Write>
    MAX7219_Write(MAX7219_REG_DECODEMODE, 0x00);  // Matrix mode
 800360e:	2100      	movs	r1, #0
 8003610:	2009      	movs	r0, #9
 8003612:	f7ff ff99 	bl	8003548 <MAX7219_Write>
    MAX7219_Write(MAX7219_REG_SCANLIMIT, 0x07);   // Scan all digits
 8003616:	2107      	movs	r1, #7
 8003618:	200b      	movs	r0, #11
 800361a:	f7ff ff95 	bl	8003548 <MAX7219_Write>
    MAX7219_Write(MAX7219_REG_INTENSITY, 0x03);   // Brightness
 800361e:	2103      	movs	r1, #3
 8003620:	200a      	movs	r0, #10
 8003622:	f7ff ff91 	bl	8003548 <MAX7219_Write>
    MAX7219_Write(MAX7219_REG_DISPLAYTEST, 0x00); // Normal
 8003626:	2100      	movs	r1, #0
 8003628:	200f      	movs	r0, #15
 800362a:	f7ff ff8d 	bl	8003548 <MAX7219_Write>
    for(int i=1; i<=8; i++) MAX7219_Write(i, 0x00); // Clear
 800362e:	2301      	movs	r3, #1
 8003630:	607b      	str	r3, [r7, #4]
 8003632:	e008      	b.n	8003646 <MAX7219_Init+0x46>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2100      	movs	r1, #0
 800363a:	4618      	mov	r0, r3
 800363c:	f7ff ff84 	bl	8003548 <MAX7219_Write>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	3301      	adds	r3, #1
 8003644:	607b      	str	r3, [r7, #4]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b08      	cmp	r3, #8
 800364a:	ddf3      	ble.n	8003634 <MAX7219_Init+0x34>
}
 800364c:	bf00      	nop
 800364e:	bf00      	nop
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <min>:

float min(float a,float b){
 8003656:	b480      	push	{r7}
 8003658:	b083      	sub	sp, #12
 800365a:	af00      	add	r7, sp, #0
 800365c:	ed87 0a01 	vstr	s0, [r7, #4]
 8003660:	edc7 0a00 	vstr	s1, [r7]
	if (a>b || a==b) return b;
 8003664:	ed97 7a01 	vldr	s14, [r7, #4]
 8003668:	edd7 7a00 	vldr	s15, [r7]
 800366c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003674:	dc08      	bgt.n	8003688 <min+0x32>
 8003676:	ed97 7a01 	vldr	s14, [r7, #4]
 800367a:	edd7 7a00 	vldr	s15, [r7]
 800367e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003686:	d101      	bne.n	800368c <min+0x36>
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	e000      	b.n	800368e <min+0x38>
	else return a;
 800368c:	687b      	ldr	r3, [r7, #4]

}
 800368e:	ee07 3a90 	vmov	s15, r3
 8003692:	eeb0 0a67 	vmov.f32	s0, s15
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036a6:	f001 fea3 	bl	80053f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036aa:	f000 f8cb 	bl	8003844 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036ae:	f000 faed 	bl	8003c8c <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80036b2:	f000 f929 	bl	8003908 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80036b6:	f000 f95f 	bl	8003978 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80036ba:	f000 f99d 	bl	80039f8 <MX_QUADSPI_Init>
  MX_USART3_UART_Init();
 80036be:	f000 fa87 	bl	8003bd0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80036c2:	f000 fab5 	bl	8003c30 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 80036c6:	f000 f9bd 	bl	8003a44 <MX_TIM2_Init>
  MX_TIM5_Init();
 80036ca:	f000 fa09 	bl	8003ae0 <MX_TIM5_Init>
  MX_BlueNRG_MS_Init();
 80036ce:	f7fd fc51 	bl	8000f74 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80036d2:	4843      	ldr	r0, [pc, #268]	@ (80037e0 <main+0x140>)
 80036d4:	f005 f910 	bl	80088f8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_1);
 80036d8:	2100      	movs	r1, #0
 80036da:	4842      	ldr	r0, [pc, #264]	@ (80037e4 <main+0x144>)
 80036dc:	f005 fa46 	bl	8008b6c <HAL_TIM_PWM_Start>
  printf("\r\n=== STM32 3-Way Ultrasonic System (Non-Blocking) ===\r\n");
 80036e0:	4841      	ldr	r0, [pc, #260]	@ (80037e8 <main+0x148>)
 80036e2:	f00d fb1d 	bl	8010d20 <puts>
  printf("System Started.\r\n");
 80036e6:	4841      	ldr	r0, [pc, #260]	@ (80037ec <main+0x14c>)
 80036e8:	f00d fb1a 	bl	8010d20 <puts>
  MAX7219_Init();
 80036ec:	f7ff ff88 	bl	8003600 <MAX7219_Init>
  memcpy(display_buffer, ICON_ALL, 8);
 80036f0:	4b3f      	ldr	r3, [pc, #252]	@ (80037f0 <main+0x150>)
 80036f2:	4a40      	ldr	r2, [pc, #256]	@ (80037f4 <main+0x154>)
 80036f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80036f8:	e883 0003 	stmia.w	r3, {r0, r1}
  for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
 80036fc:	2300      	movs	r3, #0
 80036fe:	607b      	str	r3, [r7, #4]
 8003700:	e00e      	b.n	8003720 <main+0x80>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	3301      	adds	r3, #1
 8003708:	b2da      	uxtb	r2, r3
 800370a:	4939      	ldr	r1, [pc, #228]	@ (80037f0 <main+0x150>)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	440b      	add	r3, r1
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	4619      	mov	r1, r3
 8003714:	4610      	mov	r0, r2
 8003716:	f7ff ff17 	bl	8003548 <MAX7219_Write>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	3301      	adds	r3, #1
 800371e:	607b      	str	r3, [r7, #4]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b07      	cmp	r3, #7
 8003724:	dded      	ble.n	8003702 <main+0x62>
  HAL_Delay(1000);
 8003726:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800372a:	f001 fe99 	bl	8005460 <HAL_Delay>
  memcpy(display_buffer, ICON_NONE, 8);
 800372e:	4b30      	ldr	r3, [pc, #192]	@ (80037f0 <main+0x150>)
 8003730:	4a31      	ldr	r2, [pc, #196]	@ (80037f8 <main+0x158>)
 8003732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003736:	e883 0003 	stmia.w	r3, {r0, r1}
  for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
 800373a:	2300      	movs	r3, #0
 800373c:	603b      	str	r3, [r7, #0]
 800373e:	e00e      	b.n	800375e <main+0xbe>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	b2db      	uxtb	r3, r3
 8003744:	3301      	adds	r3, #1
 8003746:	b2da      	uxtb	r2, r3
 8003748:	4929      	ldr	r1, [pc, #164]	@ (80037f0 <main+0x150>)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	440b      	add	r3, r1
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	4619      	mov	r1, r3
 8003752:	4610      	mov	r0, r2
 8003754:	f7ff fef8 	bl	8003548 <MAX7219_Write>
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	3301      	adds	r3, #1
 800375c:	603b      	str	r3, [r7, #0]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b07      	cmp	r3, #7
 8003762:	dded      	ble.n	8003740 <main+0xa0>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003764:	f009 f8be 	bl	800c8e4 <osKernelInitialize>
//  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of DataReadySem */
  DataReadySemHandle = osSemaphoreNew(1, 1, &DataReadySem_attributes);
 8003768:	4a24      	ldr	r2, [pc, #144]	@ (80037fc <main+0x15c>)
 800376a:	2101      	movs	r1, #1
 800376c:	2001      	movs	r0, #1
 800376e:	f009 f9b0 	bl	800cad2 <osSemaphoreNew>
 8003772:	4603      	mov	r3, r0
 8003774:	4a22      	ldr	r2, [pc, #136]	@ (8003800 <main+0x160>)
 8003776:	6013      	str	r3, [r2, #0]
//  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of SensorQueue */
  SensorQueueHandle = osMessageQueueNew (16, sizeof(uint64_t), &SensorQueue_attributes);
 8003778:	4a22      	ldr	r2, [pc, #136]	@ (8003804 <main+0x164>)
 800377a:	2108      	movs	r1, #8
 800377c:	2010      	movs	r0, #16
 800377e:	f009 fac7 	bl	800cd10 <osMessageQueueNew>
 8003782:	4603      	mov	r3, r0
 8003784:	4a20      	ldr	r2, [pc, #128]	@ (8003808 <main+0x168>)
 8003786:	6013      	str	r3, [r2, #0]

  /* creation of MotorQueue */
  MotorQueueHandle = osMessageQueueNew (4, sizeof(uint8_t), &MotorQueue_attributes);
 8003788:	4a20      	ldr	r2, [pc, #128]	@ (800380c <main+0x16c>)
 800378a:	2101      	movs	r1, #1
 800378c:	2004      	movs	r0, #4
 800378e:	f009 fabf 	bl	800cd10 <osMessageQueueNew>
 8003792:	4603      	mov	r3, r0
 8003794:	4a1e      	ldr	r2, [pc, #120]	@ (8003810 <main+0x170>)
 8003796:	6013      	str	r3, [r2, #0]
  /* Create the thread(s) */
  /* creation of defaultTask */
//  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

  /* creation of BLETask */
  BLETaskHandle = osThreadNew(StartBLETask, NULL, &BLETask_attributes);
 8003798:	4a1e      	ldr	r2, [pc, #120]	@ (8003814 <main+0x174>)
 800379a:	2100      	movs	r1, #0
 800379c:	481e      	ldr	r0, [pc, #120]	@ (8003818 <main+0x178>)
 800379e:	f009 f8eb 	bl	800c978 <osThreadNew>
 80037a2:	4603      	mov	r3, r0
 80037a4:	4a1d      	ldr	r2, [pc, #116]	@ (800381c <main+0x17c>)
 80037a6:	6013      	str	r3, [r2, #0]

  /* creation of SensorTask */
  SensorTaskHandle = osThreadNew(StartSensorTask, NULL, &SensorTask_attributes);
 80037a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003820 <main+0x180>)
 80037aa:	2100      	movs	r1, #0
 80037ac:	481d      	ldr	r0, [pc, #116]	@ (8003824 <main+0x184>)
 80037ae:	f009 f8e3 	bl	800c978 <osThreadNew>
 80037b2:	4603      	mov	r3, r0
 80037b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003828 <main+0x188>)
 80037b6:	6013      	str	r3, [r2, #0]

  /* creation of LogicTask */
  LogicTaskHandle = osThreadNew(StartLogicTask, NULL, &LogicTask_attributes);
 80037b8:	4a1c      	ldr	r2, [pc, #112]	@ (800382c <main+0x18c>)
 80037ba:	2100      	movs	r1, #0
 80037bc:	481c      	ldr	r0, [pc, #112]	@ (8003830 <main+0x190>)
 80037be:	f009 f8db 	bl	800c978 <osThreadNew>
 80037c2:	4603      	mov	r3, r0
 80037c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003834 <main+0x194>)
 80037c6:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(StartMotorTask, NULL, &MotorTask_attributes);
 80037c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003838 <main+0x198>)
 80037ca:	2100      	movs	r1, #0
 80037cc:	481b      	ldr	r0, [pc, #108]	@ (800383c <main+0x19c>)
 80037ce:	f009 f8d3 	bl	800c978 <osThreadNew>
 80037d2:	4603      	mov	r3, r0
 80037d4:	4a1a      	ldr	r2, [pc, #104]	@ (8003840 <main+0x1a0>)
 80037d6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
//  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80037d8:	f009 f8a8 	bl	800c92c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80037dc:	bf00      	nop
 80037de:	e7fd      	b.n	80037dc <main+0x13c>
 80037e0:	2000045c 	.word	0x2000045c
 80037e4:	200004a8 	.word	0x200004a8
 80037e8:	08012f1c 	.word	0x08012f1c
 80037ec:	08012f54 	.word	0x08012f54
 80037f0:	20003568 	.word	0x20003568
 80037f4:	080130bc 	.word	0x080130bc
 80037f8:	080130c4 	.word	0x080130c4
 80037fc:	080130ac 	.word	0x080130ac
 8003800:	20003518 	.word	0x20003518
 8003804:	0801307c 	.word	0x0801307c
 8003808:	20003510 	.word	0x20003510
 800380c:	08013094 	.word	0x08013094
 8003810:	20003514 	.word	0x20003514
 8003814:	08012fec 	.word	0x08012fec
 8003818:	08003ffd 	.word	0x08003ffd
 800381c:	20000a60 	.word	0x20000a60
 8003820:	08013010 	.word	0x08013010
 8003824:	08004015 	.word	0x08004015
 8003828:	20001b0c 	.word	0x20001b0c
 800382c:	08013034 	.word	0x08013034
 8003830:	080040fd 	.word	0x080040fd
 8003834:	200023b8 	.word	0x200023b8
 8003838:	08013058 	.word	0x08013058
 800383c:	08004481 	.word	0x08004481
 8003840:	20002c64 	.word	0x20002c64

08003844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b096      	sub	sp, #88	@ 0x58
 8003848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800384a:	f107 0314 	add.w	r3, r7, #20
 800384e:	2244      	movs	r2, #68	@ 0x44
 8003850:	2100      	movs	r1, #0
 8003852:	4618      	mov	r0, r3
 8003854:	f00d fb44 	bl	8010ee0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003858:	463b      	mov	r3, r7
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]
 8003860:	609a      	str	r2, [r3, #8]
 8003862:	60da      	str	r2, [r3, #12]
 8003864:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003866:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800386a:	f002 fe6f 	bl	800654c <HAL_PWREx_ControlVoltageScaling>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003874:	f000 fe36 	bl	80044e4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003878:	f002 fe4a 	bl	8006510 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800387c:	4b21      	ldr	r3, [pc, #132]	@ (8003904 <SystemClock_Config+0xc0>)
 800387e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003882:	4a20      	ldr	r2, [pc, #128]	@ (8003904 <SystemClock_Config+0xc0>)
 8003884:	f023 0318 	bic.w	r3, r3, #24
 8003888:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800388c:	2314      	movs	r3, #20
 800388e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003890:	2301      	movs	r3, #1
 8003892:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003894:	2301      	movs	r3, #1
 8003896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003898:	2300      	movs	r3, #0
 800389a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800389c:	2360      	movs	r3, #96	@ 0x60
 800389e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038a0:	2302      	movs	r3, #2
 80038a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80038a4:	2301      	movs	r3, #1
 80038a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80038a8:	2301      	movs	r3, #1
 80038aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80038ac:	2328      	movs	r3, #40	@ 0x28
 80038ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80038b0:	2307      	movs	r3, #7
 80038b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80038b4:	2302      	movs	r3, #2
 80038b6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80038b8:	2302      	movs	r3, #2
 80038ba:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038bc:	f107 0314 	add.w	r3, r7, #20
 80038c0:	4618      	mov	r0, r3
 80038c2:	f002 ff65 	bl	8006790 <HAL_RCC_OscConfig>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80038cc:	f000 fe0a 	bl	80044e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038d0:	230f      	movs	r3, #15
 80038d2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038d4:	2303      	movs	r3, #3
 80038d6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038d8:	2300      	movs	r3, #0
 80038da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80038dc:	2300      	movs	r3, #0
 80038de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80038e0:	2300      	movs	r3, #0
 80038e2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80038e4:	463b      	mov	r3, r7
 80038e6:	2104      	movs	r1, #4
 80038e8:	4618      	mov	r0, r3
 80038ea:	f003 fb2d 	bl	8006f48 <HAL_RCC_ClockConfig>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d001      	beq.n	80038f8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80038f4:	f000 fdf6 	bl	80044e4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80038f8:	f004 f866 	bl	80079c8 <HAL_RCCEx_EnableMSIPLLMode>
}
 80038fc:	bf00      	nop
 80038fe:	3758      	adds	r7, #88	@ 0x58
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	40021000 	.word	0x40021000

08003908 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 800390c:	4b18      	ldr	r3, [pc, #96]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800390e:	4a19      	ldr	r2, [pc, #100]	@ (8003974 <MX_DFSDM1_Init+0x6c>)
 8003910:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8003912:	4b17      	ldr	r3, [pc, #92]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003914:	2201      	movs	r2, #1
 8003916:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003918:	4b15      	ldr	r3, [pc, #84]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800391a:	2200      	movs	r2, #0
 800391c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800391e:	4b14      	ldr	r3, [pc, #80]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003920:	2202      	movs	r2, #2
 8003922:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003924:	4b12      	ldr	r3, [pc, #72]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003926:	2200      	movs	r2, #0
 8003928:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800392a:	4b11      	ldr	r3, [pc, #68]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800392c:	2200      	movs	r2, #0
 800392e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003930:	4b0f      	ldr	r3, [pc, #60]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003932:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003936:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8003938:	4b0d      	ldr	r3, [pc, #52]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800393a:	2200      	movs	r2, #0
 800393c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800393e:	4b0c      	ldr	r3, [pc, #48]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003940:	2204      	movs	r2, #4
 8003942:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8003944:	4b0a      	ldr	r3, [pc, #40]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003946:	2200      	movs	r2, #0
 8003948:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800394a:	4b09      	ldr	r3, [pc, #36]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800394c:	2201      	movs	r2, #1
 800394e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8003950:	4b07      	ldr	r3, [pc, #28]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003952:	2200      	movs	r2, #0
 8003954:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8003956:	4b06      	ldr	r3, [pc, #24]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 8003958:	2200      	movs	r2, #0
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 800395c:	4804      	ldr	r0, [pc, #16]	@ (8003970 <MX_DFSDM1_Init+0x68>)
 800395e:	f001 fe85 	bl	800566c <HAL_DFSDM_ChannelInit>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8003968:	f000 fdbc 	bl	80044e4 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800396c:	bf00      	nop
 800396e:	bd80      	pop	{r7, pc}
 8003970:	2000038c 	.word	0x2000038c
 8003974:	40016020 	.word	0x40016020

08003978 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800397c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ec <MX_I2C2_Init+0x74>)
 800397e:	4a1c      	ldr	r2, [pc, #112]	@ (80039f0 <MX_I2C2_Init+0x78>)
 8003980:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8003982:	4b1a      	ldr	r3, [pc, #104]	@ (80039ec <MX_I2C2_Init+0x74>)
 8003984:	4a1b      	ldr	r2, [pc, #108]	@ (80039f4 <MX_I2C2_Init+0x7c>)
 8003986:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003988:	4b18      	ldr	r3, [pc, #96]	@ (80039ec <MX_I2C2_Init+0x74>)
 800398a:	2200      	movs	r2, #0
 800398c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800398e:	4b17      	ldr	r3, [pc, #92]	@ (80039ec <MX_I2C2_Init+0x74>)
 8003990:	2201      	movs	r2, #1
 8003992:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003994:	4b15      	ldr	r3, [pc, #84]	@ (80039ec <MX_I2C2_Init+0x74>)
 8003996:	2200      	movs	r2, #0
 8003998:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800399a:	4b14      	ldr	r3, [pc, #80]	@ (80039ec <MX_I2C2_Init+0x74>)
 800399c:	2200      	movs	r2, #0
 800399e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80039a0:	4b12      	ldr	r3, [pc, #72]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80039a6:	4b11      	ldr	r3, [pc, #68]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80039ac:	4b0f      	ldr	r3, [pc, #60]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80039b2:	480e      	ldr	r0, [pc, #56]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039b4:	f002 fb46 	bl	8006044 <HAL_I2C_Init>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80039be:	f000 fd91 	bl	80044e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80039c2:	2100      	movs	r1, #0
 80039c4:	4809      	ldr	r0, [pc, #36]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039c6:	f002 fbd8 	bl	800617a <HAL_I2CEx_ConfigAnalogFilter>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80039d0:	f000 fd88 	bl	80044e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80039d4:	2100      	movs	r1, #0
 80039d6:	4805      	ldr	r0, [pc, #20]	@ (80039ec <MX_I2C2_Init+0x74>)
 80039d8:	f002 fc1a 	bl	8006210 <HAL_I2CEx_ConfigDigitalFilter>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80039e2:	f000 fd7f 	bl	80044e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80039e6:	bf00      	nop
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	200003c4 	.word	0x200003c4
 80039f0:	40005800 	.word	0x40005800
 80039f4:	10d19ce4 	.word	0x10d19ce4

080039f8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80039fc:	4b0f      	ldr	r3, [pc, #60]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 80039fe:	4a10      	ldr	r2, [pc, #64]	@ (8003a40 <MX_QUADSPI_Init+0x48>)
 8003a00:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8003a02:	4b0e      	ldr	r3, [pc, #56]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a04:	2202      	movs	r2, #2
 8003a06:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8003a08:	4b0c      	ldr	r3, [pc, #48]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8003a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a10:	2210      	movs	r2, #16
 8003a12:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8003a14:	4b09      	ldr	r3, [pc, #36]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a16:	2217      	movs	r2, #23
 8003a18:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8003a1a:	4b08      	ldr	r3, [pc, #32]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003a20:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003a26:	4805      	ldr	r0, [pc, #20]	@ (8003a3c <MX_QUADSPI_Init+0x44>)
 8003a28:	f002 fdf6 	bl	8006618 <HAL_QSPI_Init>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8003a32:	f000 fd57 	bl	80044e4 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8003a36:	bf00      	nop
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	20000418 	.word	0x20000418
 8003a40:	a0001000 	.word	0xa0001000

08003a44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a4a:	f107 0310 	add.w	r3, r7, #16
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]
 8003a52:	605a      	str	r2, [r3, #4]
 8003a54:	609a      	str	r2, [r3, #8]
 8003a56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a58:	1d3b      	adds	r3, r7, #4
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	605a      	str	r2, [r3, #4]
 8003a60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003a62:	4b1e      	ldr	r3, [pc, #120]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a64:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003a68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8003a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a6c:	224f      	movs	r2, #79	@ 0x4f
 8003a6e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a70:	4b1a      	ldr	r3, [pc, #104]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003a76:	4b19      	ldr	r3, [pc, #100]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a78:	f04f 32ff 	mov.w	r2, #4294967295
 8003a7c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a7e:	4b17      	ldr	r3, [pc, #92]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a84:	4b15      	ldr	r3, [pc, #84]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a86:	2280      	movs	r2, #128	@ 0x80
 8003a88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a8a:	4814      	ldr	r0, [pc, #80]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003a8c:	f004 fedc 	bl	8008848 <HAL_TIM_Base_Init>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003a96:	f000 fd25 	bl	80044e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a9e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003aa0:	f107 0310 	add.w	r3, r7, #16
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	480d      	ldr	r0, [pc, #52]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003aa8:	f005 fb82 	bl	80091b0 <HAL_TIM_ConfigClockSource>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003ab2:	f000 fd17 	bl	80044e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003abe:	1d3b      	adds	r3, r7, #4
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4806      	ldr	r0, [pc, #24]	@ (8003adc <MX_TIM2_Init+0x98>)
 8003ac4:	f006 f8d8 	bl	8009c78 <HAL_TIMEx_MasterConfigSynchronization>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003ace:	f000 fd09 	bl	80044e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003ad2:	bf00      	nop
 8003ad4:	3720      	adds	r7, #32
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	2000045c 	.word	0x2000045c

08003ae0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b08e      	sub	sp, #56	@ 0x38
 8003ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ae6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	605a      	str	r2, [r3, #4]
 8003af0:	609a      	str	r2, [r3, #8]
 8003af2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003af4:	f107 031c 	add.w	r3, r7, #28
 8003af8:	2200      	movs	r2, #0
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	605a      	str	r2, [r3, #4]
 8003afe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b00:	463b      	mov	r3, r7
 8003b02:	2200      	movs	r2, #0
 8003b04:	601a      	str	r2, [r3, #0]
 8003b06:	605a      	str	r2, [r3, #4]
 8003b08:	609a      	str	r2, [r3, #8]
 8003b0a:	60da      	str	r2, [r3, #12]
 8003b0c:	611a      	str	r2, [r3, #16]
 8003b0e:	615a      	str	r2, [r3, #20]
 8003b10:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003b12:	4b2d      	ldr	r3, [pc, #180]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b14:	4a2d      	ldr	r2, [pc, #180]	@ (8003bcc <MX_TIM5_Init+0xec>)
 8003b16:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8003b18:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b1a:	224f      	movs	r2, #79	@ 0x4f
 8003b1c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b1e:	4b2a      	ldr	r3, [pc, #168]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 8003b24:	4b28      	ldr	r3, [pc, #160]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b26:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8003b2a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b2c:	4b26      	ldr	r3, [pc, #152]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003b32:	4b25      	ldr	r3, [pc, #148]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b34:	2280      	movs	r2, #128	@ 0x80
 8003b36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003b38:	4823      	ldr	r0, [pc, #140]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b3a:	f004 fe85 	bl	8008848 <HAL_TIM_Base_Init>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8003b44:	f000 fcce 	bl	80044e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003b4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b52:	4619      	mov	r1, r3
 8003b54:	481c      	ldr	r0, [pc, #112]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b56:	f005 fb2b 	bl	80091b0 <HAL_TIM_ConfigClockSource>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8003b60:	f000 fcc0 	bl	80044e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003b64:	4818      	ldr	r0, [pc, #96]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b66:	f004 ff9f 	bl	8008aa8 <HAL_TIM_PWM_Init>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d001      	beq.n	8003b74 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8003b70:	f000 fcb8 	bl	80044e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b74:	2300      	movs	r3, #0
 8003b76:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003b7c:	f107 031c 	add.w	r3, r7, #28
 8003b80:	4619      	mov	r1, r3
 8003b82:	4811      	ldr	r0, [pc, #68]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003b84:	f006 f878 	bl	8009c78 <HAL_TIMEx_MasterConfigSynchronization>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8003b8e:	f000 fca9 	bl	80044e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b92:	2360      	movs	r3, #96	@ 0x60
 8003b94:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003b96:	2300      	movs	r3, #0
 8003b98:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ba2:	463b      	mov	r3, r7
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	4807      	ldr	r0, [pc, #28]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003baa:	f005 f9ed 	bl	8008f88 <HAL_TIM_PWM_ConfigChannel>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8003bb4:	f000 fc96 	bl	80044e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003bb8:	4803      	ldr	r0, [pc, #12]	@ (8003bc8 <MX_TIM5_Init+0xe8>)
 8003bba:	f000 fdff 	bl	80047bc <HAL_TIM_MspPostInit>

}
 8003bbe:	bf00      	nop
 8003bc0:	3738      	adds	r7, #56	@ 0x38
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	200004a8 	.word	0x200004a8
 8003bcc:	40000c00 	.word	0x40000c00

08003bd0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003bd4:	4b14      	ldr	r3, [pc, #80]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bd6:	4a15      	ldr	r2, [pc, #84]	@ (8003c2c <MX_USART3_UART_Init+0x5c>)
 8003bd8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003bda:	4b13      	ldr	r3, [pc, #76]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bdc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003be0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003be2:	4b11      	ldr	r3, [pc, #68]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003be8:	4b0f      	ldr	r3, [pc, #60]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003bee:	4b0e      	ldr	r3, [pc, #56]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bf6:	220c      	movs	r2, #12
 8003bf8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c00:	4b09      	ldr	r3, [pc, #36]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c06:	4b08      	ldr	r3, [pc, #32]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c0c:	4b06      	ldr	r3, [pc, #24]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003c12:	4805      	ldr	r0, [pc, #20]	@ (8003c28 <MX_USART3_UART_Init+0x58>)
 8003c14:	f006 f8d6 	bl	8009dc4 <HAL_UART_Init>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003c1e:	f000 fc61 	bl	80044e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003c22:	bf00      	nop
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	200004f4 	.word	0x200004f4
 8003c2c:	40004800 	.word	0x40004800

08003c30 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003c34:	4b14      	ldr	r3, [pc, #80]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c36:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003c3a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003c3c:	4b12      	ldr	r3, [pc, #72]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c3e:	2206      	movs	r2, #6
 8003c40:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003c42:	4b11      	ldr	r3, [pc, #68]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c44:	2202      	movs	r2, #2
 8003c46:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003c48:	4b0f      	ldr	r3, [pc, #60]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003c54:	4b0c      	ldr	r3, [pc, #48]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003c60:	4b09      	ldr	r3, [pc, #36]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003c66:	4b08      	ldr	r3, [pc, #32]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003c6c:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003c72:	4805      	ldr	r0, [pc, #20]	@ (8003c88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003c74:	f002 fb18 	bl	80062a8 <HAL_PCD_Init>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003c7e:	f000 fc31 	bl	80044e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003c82:	bf00      	nop
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	2000057c 	.word	0x2000057c

08003c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08a      	sub	sp, #40	@ 0x28
 8003c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c92:	f107 0314 	add.w	r3, r7, #20
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
 8003c9a:	605a      	str	r2, [r3, #4]
 8003c9c:	609a      	str	r2, [r3, #8]
 8003c9e:	60da      	str	r2, [r3, #12]
 8003ca0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ca2:	4bbd      	ldr	r3, [pc, #756]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca6:	4abc      	ldr	r2, [pc, #752]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003ca8:	f043 0310 	orr.w	r3, r3, #16
 8003cac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cae:	4bba      	ldr	r3, [pc, #744]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cb2:	f003 0310 	and.w	r3, r3, #16
 8003cb6:	613b      	str	r3, [r7, #16]
 8003cb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cba:	4bb7      	ldr	r3, [pc, #732]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cbe:	4ab6      	ldr	r2, [pc, #728]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cc0:	f043 0304 	orr.w	r3, r3, #4
 8003cc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cc6:	4bb4      	ldr	r3, [pc, #720]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cca:	f003 0304 	and.w	r3, r3, #4
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cd2:	4bb1      	ldr	r3, [pc, #708]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd6:	4ab0      	ldr	r2, [pc, #704]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cd8:	f043 0301 	orr.w	r3, r3, #1
 8003cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cde:	4bae      	ldr	r3, [pc, #696]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	60bb      	str	r3, [r7, #8]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cea:	4bab      	ldr	r3, [pc, #684]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cee:	4aaa      	ldr	r2, [pc, #680]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cf0:	f043 0302 	orr.w	r3, r3, #2
 8003cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cf6:	4ba8      	ldr	r3, [pc, #672]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	607b      	str	r3, [r7, #4]
 8003d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d02:	4ba5      	ldr	r3, [pc, #660]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d06:	4aa4      	ldr	r2, [pc, #656]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003d08:	f043 0308 	orr.w	r3, r3, #8
 8003d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d0e:	4ba2      	ldr	r3, [pc, #648]	@ (8003f98 <MX_GPIO_Init+0x30c>)
 8003d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8003d20:	489e      	ldr	r0, [pc, #632]	@ (8003f9c <MX_GPIO_Init+0x310>)
 8003d22:	f002 f945 	bl	8005fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|C_TRIG_Pin|LED_DIN_Pin|BUZZER_Pin
 8003d26:	2200      	movs	r2, #0
 8003d28:	f248 11ac 	movw	r1, #33196	@ 0x81ac
 8003d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d30:	f002 f93e 	bl	8005fb0 <HAL_GPIO_WritePin>
                          |BLE_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R_TRIG_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8003d34:	2200      	movs	r2, #0
 8003d36:	f24b 3102 	movw	r1, #45826	@ 0xb302
 8003d3a:	4899      	ldr	r0, [pc, #612]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003d3c:	f002 f938 	bl	8005fb0 <HAL_GPIO_WritePin>
                          |LED_CLK_Pin|LED_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|L_TRIG_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8003d40:	2200      	movs	r2, #0
 8003d42:	f245 0181 	movw	r1, #20609	@ 0x5081
 8003d46:	4897      	ldr	r0, [pc, #604]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003d48:	f002 f932 	bl	8005fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003d52:	4894      	ldr	r0, [pc, #592]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003d54:	f002 f92c 	bl	8005fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8003d5e:	4892      	ldr	r0, [pc, #584]	@ (8003fa8 <MX_GPIO_Init+0x31c>)
 8003d60:	f002 f926 	bl	8005fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003d64:	2201      	movs	r2, #1
 8003d66:	2120      	movs	r1, #32
 8003d68:	488d      	ldr	r0, [pc, #564]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003d6a:	f002 f921 	bl	8005fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003d6e:	2201      	movs	r2, #1
 8003d70:	2101      	movs	r1, #1
 8003d72:	488a      	ldr	r0, [pc, #552]	@ (8003f9c <MX_GPIO_Init+0x310>)
 8003d74:	f002 f91c 	bl	8005fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8003d78:	f240 1315 	movw	r3, #277	@ 0x115
 8003d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d86:	2300      	movs	r3, #0
 8003d88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d8a:	f107 0314 	add.w	r3, r7, #20
 8003d8e:	4619      	mov	r1, r3
 8003d90:	4882      	ldr	r0, [pc, #520]	@ (8003f9c <MX_GPIO_Init+0x310>)
 8003d92:	f001 fe57 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin BLE_INT_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|BLE_INT_Pin|ISM43362_DRDY_EXTI1_Pin;
 8003d96:	236a      	movs	r3, #106	@ 0x6a
 8003d98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003d9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003d9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da0:	2300      	movs	r3, #0
 8003da2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003da4:	f107 0314 	add.w	r3, r7, #20
 8003da8:	4619      	mov	r1, r3
 8003daa:	487c      	ldr	r0, [pc, #496]	@ (8003f9c <MX_GPIO_Init+0x310>)
 8003dac:	f001 fe4a 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8003db0:	233f      	movs	r3, #63	@ 0x3f
 8003db2:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003db4:	230b      	movs	r3, #11
 8003db6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db8:	2300      	movs	r3, #0
 8003dba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dbc:	f107 0314 	add.w	r3, r7, #20
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	4879      	ldr	r0, [pc, #484]	@ (8003fa8 <MX_GPIO_Init+0x31c>)
 8003dc4:	f001 fe3e 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dcc:	2302      	movs	r3, #2
 8003dce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003dd8:	2308      	movs	r3, #8
 8003dda:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D0_GPIO_Port, &GPIO_InitStruct);
 8003ddc:	f107 0314 	add.w	r3, r7, #20
 8003de0:	4619      	mov	r1, r3
 8003de2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003de6:	f001 fe2d 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin C_TRIG_Pin BUZZER_Pin BLE_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|C_TRIG_Pin|BUZZER_Pin|BLE_RST_Pin
 8003dea:	f248 138c 	movw	r3, #33164	@ 0x818c
 8003dee:	617b      	str	r3, [r7, #20]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003df0:	2301      	movs	r3, #1
 8003df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dfc:	f107 0314 	add.w	r3, r7, #20
 8003e00:	4619      	mov	r1, r3
 8003e02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e06:	f001 fe1d 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8003e0a:	2310      	movs	r3, #16
 8003e0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003e0e:	230b      	movs	r3, #11
 8003e10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e12:	2300      	movs	r3, #0
 8003e14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8003e16:	f107 0314 	add.w	r3, r7, #20
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e20:	f001 fe10 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_DIN_Pin */
  GPIO_InitStruct.Pin = LED_DIN_Pin;
 8003e24:	2320      	movs	r3, #32
 8003e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e30:	2302      	movs	r3, #2
 8003e32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_DIN_GPIO_Port, &GPIO_InitStruct);
 8003e34:	f107 0314 	add.w	r3, r7, #20
 8003e38:	4619      	mov	r1, r3
 8003e3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e3e:	f001 fe01 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D12_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin;
 8003e42:	2340      	movs	r3, #64	@ 0x40
 8003e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e46:	2302      	movs	r3, #2
 8003e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003e52:	2305      	movs	r3, #5
 8003e54:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D12_GPIO_Port, &GPIO_InitStruct);
 8003e56:	f107 0314 	add.w	r3, r7, #20
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e60:	f001 fdf0 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_ECHO_Pin R_ECHO_Pin C_ECHO_Pin */
  GPIO_InitStruct.Pin = L_ECHO_Pin|R_ECHO_Pin|C_ECHO_Pin;
 8003e64:	2315      	movs	r3, #21
 8003e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003e68:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003e6e:	2302      	movs	r3, #2
 8003e70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e72:	f107 0314 	add.w	r3, r7, #20
 8003e76:	4619      	mov	r1, r3
 8003e78:	4849      	ldr	r0, [pc, #292]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003e7a:	f001 fde3 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_TRIG_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = R_TRIG_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8003e7e:	f24b 0322 	movw	r3, #45090	@ 0xb022
 8003e82:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e84:	2301      	movs	r3, #1
 8003e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e90:	f107 0314 	add.w	r3, r7, #20
 8003e94:	4619      	mov	r1, r3
 8003e96:	4842      	ldr	r0, [pc, #264]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003e98:	f001 fdd4 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin HTS221_DRDY_EXTI15_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|HTS221_DRDY_EXTI15_Pin;
 8003e9c:	f44f 430c 	mov.w	r3, #35840	@ 0x8c00
 8003ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ea2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eac:	f107 0314 	add.w	r3, r7, #20
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	483c      	ldr	r0, [pc, #240]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003eb4:	f001 fdc6 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin L_TRIG_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|L_TRIG_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8003eb8:	f245 0381 	movw	r3, #20609	@ 0x5081
 8003ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eca:	f107 0314 	add.w	r3, r7, #20
 8003ece:	4619      	mov	r1, r3
 8003ed0:	4834      	ldr	r0, [pc, #208]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003ed2:	f001 fdb7 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8003ed6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003edc:	2301      	movs	r3, #1
 8003ede:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8003ee8:	f107 0314 	add.w	r3, r7, #20
 8003eec:	4619      	mov	r1, r3
 8003eee:	482d      	ldr	r0, [pc, #180]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003ef0:	f001 fda8 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8003ef4:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8003ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003efa:	2301      	movs	r3, #1
 8003efc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003efe:	2300      	movs	r3, #0
 8003f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f02:	2300      	movs	r3, #0
 8003f04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f06:	f107 0314 	add.w	r3, r7, #20
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	4826      	ldr	r0, [pc, #152]	@ (8003fa8 <MX_GPIO_Init+0x31c>)
 8003f0e:	f001 fd99 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8003f12:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003f16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f18:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f22:	f107 0314 	add.w	r3, r7, #20
 8003f26:	4619      	mov	r1, r3
 8003f28:	481f      	ldr	r0, [pc, #124]	@ (8003fa8 <MX_GPIO_Init+0x31c>)
 8003f2a:	f001 fd8b 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8003f2e:	2302      	movs	r3, #2
 8003f30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f32:	2302      	movs	r3, #2
 8003f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f36:	2300      	movs	r3, #0
 8003f38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f3e:	2305      	movs	r3, #5
 8003f40:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8003f42:	f107 0314 	add.w	r3, r7, #20
 8003f46:	4619      	mov	r1, r3
 8003f48:	4816      	ldr	r0, [pc, #88]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003f4a:	f001 fd7b 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8003f4e:	2378      	movs	r3, #120	@ 0x78
 8003f50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f52:	2302      	movs	r3, #2
 8003f54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f56:	2300      	movs	r3, #0
 8003f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f5e:	2307      	movs	r3, #7
 8003f60:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f62:	f107 0314 	add.w	r3, r7, #20
 8003f66:	4619      	mov	r1, r3
 8003f68:	480e      	ldr	r0, [pc, #56]	@ (8003fa4 <MX_GPIO_Init+0x318>)
 8003f6a:	f001 fd6b 	bl	8005a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CLK_Pin LED_CS_Pin */
  GPIO_InitStruct.Pin = LED_CLK_Pin|LED_CS_Pin;
 8003f6e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f74:	2301      	movs	r3, #1
 8003f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f80:	f107 0314 	add.w	r3, r7, #20
 8003f84:	4619      	mov	r1, r3
 8003f86:	4806      	ldr	r0, [pc, #24]	@ (8003fa0 <MX_GPIO_Init+0x314>)
 8003f88:	f001 fd5c 	bl	8005a44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	2105      	movs	r1, #5
 8003f90:	2006      	movs	r0, #6
 8003f92:	f001 fb41 	bl	8005618 <HAL_NVIC_SetPriority>
 8003f96:	e009      	b.n	8003fac <MX_GPIO_Init+0x320>
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	48001000 	.word	0x48001000
 8003fa0:	48000400 	.word	0x48000400
 8003fa4:	48000c00 	.word	0x48000c00
 8003fa8:	48000800 	.word	0x48000800
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003fac:	2006      	movs	r0, #6
 8003fae:	f001 fb4f 	bl	8005650 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	2105      	movs	r1, #5
 8003fb6:	2008      	movs	r0, #8
 8003fb8:	f001 fb2e 	bl	8005618 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003fbc:	2008      	movs	r0, #8
 8003fbe:	f001 fb47 	bl	8005650 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	2105      	movs	r1, #5
 8003fc6:	200a      	movs	r0, #10
 8003fc8:	f001 fb26 	bl	8005618 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003fcc:	200a      	movs	r0, #10
 8003fce:	f001 fb3f 	bl	8005650 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	2105      	movs	r1, #5
 8003fd6:	2017      	movs	r0, #23
 8003fd8:	f001 fb1e 	bl	8005618 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003fdc:	2017      	movs	r0, #23
 8003fde:	f001 fb37 	bl	8005650 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	2105      	movs	r1, #5
 8003fe6:	2028      	movs	r0, #40	@ 0x28
 8003fe8:	f001 fb16 	bl	8005618 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003fec:	2028      	movs	r0, #40	@ 0x28
 8003fee:	f001 fb2f 	bl	8005650 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003ff2:	bf00      	nop
 8003ff4:	3728      	adds	r7, #40	@ 0x28
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop

08003ffc <StartBLETask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBLETask */
void StartBLETask(void *argument)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBLETask */
  /* Infinite loop */
  for(;;)
  {
	MX_BlueNRG_MS_Process();
 8004004:	f7fd f88e 	bl	8001124 <MX_BlueNRG_MS_Process>
	osDelay(50);
 8004008:	2032      	movs	r0, #50	@ 0x32
 800400a:	f008 fd47 	bl	800ca9c <osDelay>
	MX_BlueNRG_MS_Process();
 800400e:	bf00      	nop
 8004010:	e7f8      	b.n	8004004 <StartBLETask+0x8>
	...

08004014 <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void *argument)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorTask */
	us_L.distance = 999.0f;
 800401c:	4b30      	ldr	r3, [pc, #192]	@ (80040e0 <StartSensorTask+0xcc>)
 800401e:	4a31      	ldr	r2, [pc, #196]	@ (80040e4 <StartSensorTask+0xd0>)
 8004020:	60da      	str	r2, [r3, #12]
	us_L.last_distance = 999.0f;
 8004022:	4b2f      	ldr	r3, [pc, #188]	@ (80040e0 <StartSensorTask+0xcc>)
 8004024:	4a2f      	ldr	r2, [pc, #188]	@ (80040e4 <StartSensorTask+0xd0>)
 8004026:	615a      	str	r2, [r3, #20]
	us_C.distance = 999.0f;
 8004028:	4b2f      	ldr	r3, [pc, #188]	@ (80040e8 <StartSensorTask+0xd4>)
 800402a:	4a2e      	ldr	r2, [pc, #184]	@ (80040e4 <StartSensorTask+0xd0>)
 800402c:	60da      	str	r2, [r3, #12]
	us_C.last_distance = 999.0f;
 800402e:	4b2e      	ldr	r3, [pc, #184]	@ (80040e8 <StartSensorTask+0xd4>)
 8004030:	4a2c      	ldr	r2, [pc, #176]	@ (80040e4 <StartSensorTask+0xd0>)
 8004032:	615a      	str	r2, [r3, #20]
	us_R.distance = 999.0f;
 8004034:	4b2d      	ldr	r3, [pc, #180]	@ (80040ec <StartSensorTask+0xd8>)
 8004036:	4a2b      	ldr	r2, [pc, #172]	@ (80040e4 <StartSensorTask+0xd0>)
 8004038:	60da      	str	r2, [r3, #12]
	us_R.last_distance = 999.0f;
 800403a:	4b2c      	ldr	r3, [pc, #176]	@ (80040ec <StartSensorTask+0xd8>)
 800403c:	4a29      	ldr	r2, [pc, #164]	@ (80040e4 <StartSensorTask+0xd0>)
 800403e:	615a      	str	r2, [r3, #20]
	for(;;)
	{
		// --- L ---
		us_L.valid = 0; // "" distance
 8004040:	4b27      	ldr	r3, [pc, #156]	@ (80040e0 <StartSensorTask+0xcc>)
 8004042:	2200      	movs	r2, #0
 8004044:	741a      	strb	r2, [r3, #16]
		US_Trigger(L_TRIG_GPIO_Port, L_TRIG_Pin);
 8004046:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800404a:	4829      	ldr	r0, [pc, #164]	@ (80040f0 <StartSensorTask+0xdc>)
 800404c:	f7ff f9ca 	bl	80033e4 <US_Trigger>
		osDelay(12);
 8004050:	200c      	movs	r0, #12
 8004052:	f008 fd23 	bl	800ca9c <osDelay>
		if(us_L.valid == 0) us_L.distance = us_L.last_distance;
 8004056:	4b22      	ldr	r3, [pc, #136]	@ (80040e0 <StartSensorTask+0xcc>)
 8004058:	7c1b      	ldrb	r3, [r3, #16]
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b00      	cmp	r3, #0
 800405e:	d103      	bne.n	8004068 <StartSensorTask+0x54>
 8004060:	4b1f      	ldr	r3, [pc, #124]	@ (80040e0 <StartSensorTask+0xcc>)
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	4a1e      	ldr	r2, [pc, #120]	@ (80040e0 <StartSensorTask+0xcc>)
 8004066:	60d3      	str	r3, [r2, #12]
		us_L.last_distance = us_L.distance;
 8004068:	4b1d      	ldr	r3, [pc, #116]	@ (80040e0 <StartSensorTask+0xcc>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	4a1c      	ldr	r2, [pc, #112]	@ (80040e0 <StartSensorTask+0xcc>)
 800406e:	6153      	str	r3, [r2, #20]
		// --- C () ---
		us_C.valid = 0;
 8004070:	4b1d      	ldr	r3, [pc, #116]	@ (80040e8 <StartSensorTask+0xd4>)
 8004072:	2200      	movs	r2, #0
 8004074:	741a      	strb	r2, [r3, #16]
		US_Trigger(C_TRIG_GPIO_Port, C_TRIG_Pin);
 8004076:	2108      	movs	r1, #8
 8004078:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800407c:	f7ff f9b2 	bl	80033e4 <US_Trigger>
		osDelay(12);
 8004080:	200c      	movs	r0, #12
 8004082:	f008 fd0b 	bl	800ca9c <osDelay>
		if(us_C.valid == 0) us_C.distance = us_C.last_distance;
 8004086:	4b18      	ldr	r3, [pc, #96]	@ (80040e8 <StartSensorTask+0xd4>)
 8004088:	7c1b      	ldrb	r3, [r3, #16]
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b00      	cmp	r3, #0
 800408e:	d103      	bne.n	8004098 <StartSensorTask+0x84>
 8004090:	4b15      	ldr	r3, [pc, #84]	@ (80040e8 <StartSensorTask+0xd4>)
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	4a14      	ldr	r2, [pc, #80]	@ (80040e8 <StartSensorTask+0xd4>)
 8004096:	60d3      	str	r3, [r2, #12]
		us_C.last_distance = us_C.distance;
 8004098:	4b13      	ldr	r3, [pc, #76]	@ (80040e8 <StartSensorTask+0xd4>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	4a12      	ldr	r2, [pc, #72]	@ (80040e8 <StartSensorTask+0xd4>)
 800409e:	6153      	str	r3, [r2, #20]

		// --- R () ---
		us_R.valid = 0;
 80040a0:	4b12      	ldr	r3, [pc, #72]	@ (80040ec <StartSensorTask+0xd8>)
 80040a2:	2200      	movs	r2, #0
 80040a4:	741a      	strb	r2, [r3, #16]
		US_Trigger(R_TRIG_GPIO_Port, R_TRIG_Pin);
 80040a6:	2102      	movs	r1, #2
 80040a8:	4812      	ldr	r0, [pc, #72]	@ (80040f4 <StartSensorTask+0xe0>)
 80040aa:	f7ff f99b 	bl	80033e4 <US_Trigger>
		osDelay(12);
 80040ae:	200c      	movs	r0, #12
 80040b0:	f008 fcf4 	bl	800ca9c <osDelay>
		if(us_R.valid == 0) us_R.distance = us_R.last_distance;
 80040b4:	4b0d      	ldr	r3, [pc, #52]	@ (80040ec <StartSensorTask+0xd8>)
 80040b6:	7c1b      	ldrb	r3, [r3, #16]
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d103      	bne.n	80040c6 <StartSensorTask+0xb2>
 80040be:	4b0b      	ldr	r3, [pc, #44]	@ (80040ec <StartSensorTask+0xd8>)
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	4a0a      	ldr	r2, [pc, #40]	@ (80040ec <StartSensorTask+0xd8>)
 80040c4:	60d3      	str	r3, [r2, #12]
		us_R.last_distance = us_R.distance;
 80040c6:	4b09      	ldr	r3, [pc, #36]	@ (80040ec <StartSensorTask+0xd8>)
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	4a08      	ldr	r2, [pc, #32]	@ (80040ec <StartSensorTask+0xd8>)
 80040cc:	6153      	str	r3, [r2, #20]
		osSemaphoreRelease(DataReadySemHandle);
 80040ce:	4b0a      	ldr	r3, [pc, #40]	@ (80040f8 <StartSensorTask+0xe4>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f008 fdd8 	bl	800cc88 <osSemaphoreRelease>
		osDelay(14);
 80040d8:	200e      	movs	r0, #14
 80040da:	f008 fcdf 	bl	800ca9c <osDelay>
		us_L.valid = 0; // "" distance
 80040de:	e7af      	b.n	8004040 <StartSensorTask+0x2c>
 80040e0:	2000351c 	.word	0x2000351c
 80040e4:	4479c000 	.word	0x4479c000
 80040e8:	20003534 	.word	0x20003534
 80040ec:	2000354c 	.word	0x2000354c
 80040f0:	48000c00 	.word	0x48000c00
 80040f4:	48000400 	.word	0x48000400
 80040f8:	20003518 	.word	0x20003518

080040fc <StartLogicTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLogicTask */
void StartLogicTask(void *argument)
{
 80040fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004100:	b092      	sub	sp, #72	@ 0x48
 8004102:	af04      	add	r7, sp, #16
 8004104:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLogicTask */
  static uint8_t beep_toggle = 0;
//  static uint8_t last_wifi_status = 255;

  uint8_t target_angle = 90;
 8004106:	235a      	movs	r3, #90	@ 0x5a
 8004108:	72fb      	strb	r3, [r7, #11]
  uint8_t last_target_angle = 90;
 800410a:	235a      	movs	r3, #90	@ 0x5a
 800410c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint8_t loop_counter = 0;
 8004110:	2300      	movs	r3, #0
 8004112:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  uint8_t current_state = 0;
 8004116:	2300      	movs	r3, #0
 8004118:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t last_state = 0;
 800411c:	2300      	movs	r3, #0
 800411e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

	// 
	const float DIST_ENTER_ALERT = 50.0f; //  50 
 8004122:	4bae      	ldr	r3, [pc, #696]	@ (80043dc <StartLogicTask+0x2e0>)
 8004124:	61bb      	str	r3, [r7, #24]
	const float DIST_EXIT_ALERT  = 65.0f; //  65  ()
 8004126:	4bae      	ldr	r3, [pc, #696]	@ (80043e0 <StartLogicTask+0x2e4>)
 8004128:	617b      	str	r3, [r7, #20]

  for(;;)
  {
    osStatus_t status = osSemaphoreAcquire(DataReadySemHandle, osWaitForever);
 800412a:	4bae      	ldr	r3, [pc, #696]	@ (80043e4 <StartLogicTask+0x2e8>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f04f 31ff 	mov.w	r1, #4294967295
 8004132:	4618      	mov	r0, r3
 8004134:	f008 fd56 	bl	800cbe4 <osSemaphoreAcquire>
 8004138:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1f4      	bne.n	800412a <StartLogicTask+0x2e>
    {
		float dL=999, dC=999, dR=999;
 8004140:	4ba9      	ldr	r3, [pc, #676]	@ (80043e8 <StartLogicTask+0x2ec>)
 8004142:	633b      	str	r3, [r7, #48]	@ 0x30
 8004144:	4ba8      	ldr	r3, [pc, #672]	@ (80043e8 <StartLogicTask+0x2ec>)
 8004146:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004148:	4ba7      	ldr	r3, [pc, #668]	@ (80043e8 <StartLogicTask+0x2ec>)
 800414a:	62bb      	str	r3, [r7, #40]	@ 0x28

		if(us_L.valid) dL = us_L.distance;
 800414c:	4ba7      	ldr	r3, [pc, #668]	@ (80043ec <StartLogicTask+0x2f0>)
 800414e:	7c1b      	ldrb	r3, [r3, #16]
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <StartLogicTask+0x62>
 8004156:	4ba5      	ldr	r3, [pc, #660]	@ (80043ec <StartLogicTask+0x2f0>)
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	633b      	str	r3, [r7, #48]	@ 0x30
 800415c:	e002      	b.n	8004164 <StartLogicTask+0x68>
		else   		   dL = us_L.last_distance;
 800415e:	4ba3      	ldr	r3, [pc, #652]	@ (80043ec <StartLogicTask+0x2f0>)
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	633b      	str	r3, [r7, #48]	@ 0x30
		if(us_C.valid) dC = us_C.distance;
 8004164:	4ba2      	ldr	r3, [pc, #648]	@ (80043f0 <StartLogicTask+0x2f4>)
 8004166:	7c1b      	ldrb	r3, [r3, #16]
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b00      	cmp	r3, #0
 800416c:	d003      	beq.n	8004176 <StartLogicTask+0x7a>
 800416e:	4ba0      	ldr	r3, [pc, #640]	@ (80043f0 <StartLogicTask+0x2f4>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004174:	e002      	b.n	800417c <StartLogicTask+0x80>
		else		   dC = us_C.last_distance;
 8004176:	4b9e      	ldr	r3, [pc, #632]	@ (80043f0 <StartLogicTask+0x2f4>)
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if(us_R.valid) dR = us_R.distance;
 800417c:	4b9d      	ldr	r3, [pc, #628]	@ (80043f4 <StartLogicTask+0x2f8>)
 800417e:	7c1b      	ldrb	r3, [r3, #16]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <StartLogicTask+0x92>
 8004186:	4b9b      	ldr	r3, [pc, #620]	@ (80043f4 <StartLogicTask+0x2f8>)
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800418c:	e002      	b.n	8004194 <StartLogicTask+0x98>
		else		   dR = us_R.last_distance;
 800418e:	4b99      	ldr	r3, [pc, #612]	@ (80043f4 <StartLogicTask+0x2f8>)
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	62bb      	str	r3, [r7, #40]	@ 0x28
		float min_dist = 999.0f;
 8004194:	4b94      	ldr	r3, [pc, #592]	@ (80043e8 <StartLogicTask+0x2ec>)
 8004196:	60fb      	str	r3, [r7, #12]
		min_dist = min(dL,dC);
 8004198:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 800419c:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 80041a0:	f7ff fa59 	bl	8003656 <min>
 80041a4:	ed87 0a03 	vstr	s0, [r7, #12]
		min_dist = min(min_dist,dR);
 80041a8:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 80041ac:	ed97 0a03 	vldr	s0, [r7, #12]
 80041b0:	f7ff fa51 	bl	8003656 <min>
 80041b4:	ed87 0a03 	vstr	s0, [r7, #12]
		Zone_t zone = ZONE_NONE;
 80041b8:	2300      	movs	r3, #0
 80041ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (dL == min_dist) {
 80041be:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80041c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80041c6:	eeb4 7a67 	vcmp.f32	s14, s15
 80041ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ce:	d103      	bne.n	80041d8 <StartLogicTask+0xdc>
			zone = ZONE_LEFT;
 80041d0:	2301      	movs	r3, #1
 80041d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80041d6:	e018      	b.n	800420a <StartLogicTask+0x10e>
		}
		else if (dC == min_dist) {
 80041d8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80041dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80041e0:	eeb4 7a67 	vcmp.f32	s14, s15
 80041e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e8:	d103      	bne.n	80041f2 <StartLogicTask+0xf6>
			zone = ZONE_CENTER;
 80041ea:	2302      	movs	r3, #2
 80041ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80041f0:	e00b      	b.n	800420a <StartLogicTask+0x10e>
		}
		else if (dR == min_dist) {
 80041f2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80041f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80041fa:	eeb4 7a67 	vcmp.f32	s14, s15
 80041fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004202:	d102      	bne.n	800420a <StartLogicTask+0x10e>
			zone = ZONE_RIGHT;
 8004204:	2303      	movs	r3, #3
 8004206:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
		if (min_dist < DIST_ENTER_ALERT) {
 800420a:	ed97 7a03 	vldr	s14, [r7, #12]
 800420e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004212:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800421a:	d503      	bpl.n	8004224 <StartLogicTask+0x128>
			current_state = 1; // Alert
 800421c:	2301      	movs	r3, #1
 800421e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8004222:	e00b      	b.n	800423c <StartLogicTask+0x140>
		}
		else if (min_dist > DIST_EXIT_ALERT) {
 8004224:	ed97 7a03 	vldr	s14, [r7, #12]
 8004228:	edd7 7a05 	vldr	s15, [r7, #20]
 800422c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004234:	dd02      	ble.n	800423c <StartLogicTask+0x140>
			current_state = 2; // Safe
 8004236:	2302      	movs	r3, #2
 8004238:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		}
		if (sentry_mode_enabled)
 800423c:	4b6e      	ldr	r3, [pc, #440]	@ (80043f8 <StartLogicTask+0x2fc>)
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d05c      	beq.n	8004300 <StartLogicTask+0x204>
		{
			if (min_dist < (DETECT_THRESHOLD ))
 8004246:	edd7 7a03 	vldr	s15, [r7, #12]
 800424a:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 80043fc <StartLogicTask+0x300>
 800424e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004256:	d53a      	bpl.n	80042ce <StartLogicTask+0x1d2>
			{
				MAX7219_Init();
 8004258:	f7ff f9d2 	bl	8003600 <MAX7219_Init>
				switch(zone) {
 800425c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004260:	2b03      	cmp	r3, #3
 8004262:	d00b      	beq.n	800427c <StartLogicTask+0x180>
 8004264:	2b03      	cmp	r3, #3
 8004266:	dc0c      	bgt.n	8004282 <StartLogicTask+0x186>
 8004268:	2b01      	cmp	r3, #1
 800426a:	d004      	beq.n	8004276 <StartLogicTask+0x17a>
 800426c:	2b02      	cmp	r3, #2
 800426e:	d108      	bne.n	8004282 <StartLogicTask+0x186>
					case ZONE_CENTER:
						target_angle = 90;
 8004270:	235a      	movs	r3, #90	@ 0x5a
 8004272:	72fb      	strb	r3, [r7, #11]
						break;
 8004274:	e007      	b.n	8004286 <StartLogicTask+0x18a>
					case ZONE_LEFT:
						target_angle = 45;
 8004276:	232d      	movs	r3, #45	@ 0x2d
 8004278:	72fb      	strb	r3, [r7, #11]
						break;
 800427a:	e004      	b.n	8004286 <StartLogicTask+0x18a>
					case ZONE_RIGHT:
						target_angle = 135;
 800427c:	2387      	movs	r3, #135	@ 0x87
 800427e:	72fb      	strb	r3, [r7, #11]
						break;
 8004280:	e001      	b.n	8004286 <StartLogicTask+0x18a>

					default:
						target_angle = 90;
 8004282:	235a      	movs	r3, #90	@ 0x5a
 8004284:	72fb      	strb	r3, [r7, #11]
				 }
				// Alert
				memcpy(display_buffer, ICON_ALL, 8);
 8004286:	4b5e      	ldr	r3, [pc, #376]	@ (8004400 <StartLogicTask+0x304>)
 8004288:	4a5e      	ldr	r2, [pc, #376]	@ (8004404 <StartLogicTask+0x308>)
 800428a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800428e:	e883 0003 	stmia.w	r3, {r0, r1}
//				for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
				// Buzzer
				beep_toggle = !beep_toggle;
 8004292:	4b5d      	ldr	r3, [pc, #372]	@ (8004408 <StartLogicTask+0x30c>)
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	2b00      	cmp	r3, #0
 8004298:	bf0c      	ite	eq
 800429a:	2301      	moveq	r3, #1
 800429c:	2300      	movne	r3, #0
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	461a      	mov	r2, r3
 80042a2:	4b59      	ldr	r3, [pc, #356]	@ (8004408 <StartLogicTask+0x30c>)
 80042a4:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, beep_toggle ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80042a6:	4b58      	ldr	r3, [pc, #352]	@ (8004408 <StartLogicTask+0x30c>)
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	bf14      	ite	ne
 80042ae:	2301      	movne	r3, #1
 80042b0:	2300      	moveq	r3, #0
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	461a      	mov	r2, r3
 80042b6:	2180      	movs	r1, #128	@ 0x80
 80042b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80042bc:	f001 fe78 	bl	8005fb0 <HAL_GPIO_WritePin>
				// BLE Notify
				BLE_Send_Alert_Status(1);
 80042c0:	2001      	movs	r0, #1
 80042c2:	f7fe fccb 	bl	8002c5c <BLE_Send_Alert_Status>
				last_alert_status = 1;
 80042c6:	4b51      	ldr	r3, [pc, #324]	@ (800440c <StartLogicTask+0x310>)
 80042c8:	2201      	movs	r2, #1
 80042ca:	701a      	strb	r2, [r3, #0]
 80042cc:	e040      	b.n	8004350 <StartLogicTask+0x254>
			}
			else
			{
				if (last_state != 2) {
 80042ce:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d03c      	beq.n	8004350 <StartLogicTask+0x254>
					memcpy(display_buffer, ICON_NONE, 8);
 80042d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004400 <StartLogicTask+0x304>)
 80042d8:	4a4d      	ldr	r2, [pc, #308]	@ (8004410 <StartLogicTask+0x314>)
 80042da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80042de:	e883 0003 	stmia.w	r3, {r0, r1}
//					for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
					HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80042e2:	2200      	movs	r2, #0
 80042e4:	2180      	movs	r1, #128	@ 0x80
 80042e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80042ea:	f001 fe61 	bl	8005fb0 <HAL_GPIO_WritePin>
					BLE_Send_Alert_Status(0);
 80042ee:	2000      	movs	r0, #0
 80042f0:	f7fe fcb4 	bl	8002c5c <BLE_Send_Alert_Status>
					last_alert_status = 0;
 80042f4:	4b45      	ldr	r3, [pc, #276]	@ (800440c <StartLogicTask+0x310>)
 80042f6:	2200      	movs	r2, #0
 80042f8:	701a      	strb	r2, [r3, #0]
					target_angle = 90;
 80042fa:	235a      	movs	r3, #90	@ 0x5a
 80042fc:	72fb      	strb	r3, [r7, #11]
 80042fe:	e027      	b.n	8004350 <StartLogicTask+0x254>
			}
		}
		else
		{
			// Inactive
			current_state = 0; // Reset state
 8004300:	2300      	movs	r3, #0
 8004302:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
			if (last_state != 0) {
 8004306:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800430a:	2b00      	cmp	r3, #0
 800430c:	d020      	beq.n	8004350 <StartLogicTask+0x254>
				 memcpy(display_buffer, ICON_NONE, 8);
 800430e:	4b3c      	ldr	r3, [pc, #240]	@ (8004400 <StartLogicTask+0x304>)
 8004310:	4a3f      	ldr	r2, [pc, #252]	@ (8004410 <StartLogicTask+0x314>)
 8004312:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004316:	e883 0003 	stmia.w	r3, {r0, r1}
					for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
 800431a:	2300      	movs	r3, #0
 800431c:	623b      	str	r3, [r7, #32]
 800431e:	e00e      	b.n	800433e <StartLogicTask+0x242>
 8004320:	6a3b      	ldr	r3, [r7, #32]
 8004322:	b2db      	uxtb	r3, r3
 8004324:	3301      	adds	r3, #1
 8004326:	b2da      	uxtb	r2, r3
 8004328:	4935      	ldr	r1, [pc, #212]	@ (8004400 <StartLogicTask+0x304>)
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	440b      	add	r3, r1
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	4619      	mov	r1, r3
 8004332:	4610      	mov	r0, r2
 8004334:	f7ff f908 	bl	8003548 <MAX7219_Write>
 8004338:	6a3b      	ldr	r3, [r7, #32]
 800433a:	3301      	adds	r3, #1
 800433c:	623b      	str	r3, [r7, #32]
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	2b07      	cmp	r3, #7
 8004342:	dded      	ble.n	8004320 <StartLogicTask+0x224>
				 HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8004344:	2200      	movs	r2, #0
 8004346:	2180      	movs	r1, #128	@ 0x80
 8004348:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800434c:	f001 fe30 	bl	8005fb0 <HAL_GPIO_WritePin>
			}
		}
		last_state = current_state;
 8004350:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004354:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
		if (target_angle != last_target_angle) {
 8004358:	7afb      	ldrb	r3, [r7, #11]
 800435a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800435e:	429a      	cmp	r2, r3
 8004360:	d00a      	beq.n	8004378 <StartLogicTask+0x27c>
			osMessageQueuePut(MotorQueueHandle, &target_angle, 0, 0);
 8004362:	4b2c      	ldr	r3, [pc, #176]	@ (8004414 <StartLogicTask+0x318>)
 8004364:	6818      	ldr	r0, [r3, #0]
 8004366:	f107 010b 	add.w	r1, r7, #11
 800436a:	2300      	movs	r3, #0
 800436c:	2200      	movs	r2, #0
 800436e:	f008 fd43 	bl	800cdf8 <osMessageQueuePut>
			last_target_angle = target_angle;
 8004372:	7afb      	ldrb	r3, [r7, #11]
 8004374:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		}
		loop_counter++;
 8004378:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800437c:	3301      	adds	r3, #1
 800437e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
		if (loop_counter >= 5)
 8004382:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004386:	2b04      	cmp	r3, #4
 8004388:	d953      	bls.n	8004432 <StartLogicTask+0x336>
		{
			loop_counter = 0;
 800438a:	2300      	movs	r3, #0
 800438c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
			// ---  Printf () ---
			printf("[L:%3.0f C:%3.0f R:%3.0f] \r\n", dL, dC, dR);
 8004390:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004392:	f7fc f8d9 	bl	8000548 <__aeabi_f2d>
 8004396:	4680      	mov	r8, r0
 8004398:	4689      	mov	r9, r1
 800439a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800439c:	f7fc f8d4 	bl	8000548 <__aeabi_f2d>
 80043a0:	4604      	mov	r4, r0
 80043a2:	460d      	mov	r5, r1
 80043a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80043a6:	f7fc f8cf 	bl	8000548 <__aeabi_f2d>
 80043aa:	4602      	mov	r2, r0
 80043ac:	460b      	mov	r3, r1
 80043ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80043b2:	e9cd 4500 	strd	r4, r5, [sp]
 80043b6:	4642      	mov	r2, r8
 80043b8:	464b      	mov	r3, r9
 80043ba:	4817      	ldr	r0, [pc, #92]	@ (8004418 <StartLogicTask+0x31c>)
 80043bc:	f00c fc48 	bl	8010c50 <iprintf>
			printf("Target: %d | Dist: %3.0f | %s\r\n",
 80043c0:	7afb      	ldrb	r3, [r7, #11]
 80043c2:	461c      	mov	r4, r3
 80043c4:	68f8      	ldr	r0, [r7, #12]
 80043c6:	f7fc f8bf 	bl	8000548 <__aeabi_f2d>
 80043ca:	4602      	mov	r2, r0
 80043cc:	460b      	mov	r3, r1
				   target_angle, min_dist, sentry_mode_enabled ? "Active" : "Inactive");
 80043ce:	490a      	ldr	r1, [pc, #40]	@ (80043f8 <StartLogicTask+0x2fc>)
 80043d0:	7809      	ldrb	r1, [r1, #0]
 80043d2:	b2c9      	uxtb	r1, r1
			printf("Target: %d | Dist: %3.0f | %s\r\n",
 80043d4:	2900      	cmp	r1, #0
 80043d6:	d023      	beq.n	8004420 <StartLogicTask+0x324>
 80043d8:	4910      	ldr	r1, [pc, #64]	@ (800441c <StartLogicTask+0x320>)
 80043da:	e022      	b.n	8004422 <StartLogicTask+0x326>
 80043dc:	42480000 	.word	0x42480000
 80043e0:	42820000 	.word	0x42820000
 80043e4:	20003518 	.word	0x20003518
 80043e8:	4479c000 	.word	0x4479c000
 80043ec:	2000351c 	.word	0x2000351c
 80043f0:	20003534 	.word	0x20003534
 80043f4:	2000354c 	.word	0x2000354c
 80043f8:	20003564 	.word	0x20003564
 80043fc:	42480000 	.word	0x42480000
 8004400:	20003568 	.word	0x20003568
 8004404:	080130bc 	.word	0x080130bc
 8004408:	20003578 	.word	0x20003578
 800440c:	20003565 	.word	0x20003565
 8004410:	080130c4 	.word	0x080130c4
 8004414:	20003514 	.word	0x20003514
 8004418:	08012f68 	.word	0x08012f68
 800441c:	08012f88 	.word	0x08012f88
 8004420:	4912      	ldr	r1, [pc, #72]	@ (800446c <StartLogicTask+0x370>)
 8004422:	9100      	str	r1, [sp, #0]
 8004424:	4621      	mov	r1, r4
 8004426:	4812      	ldr	r0, [pc, #72]	@ (8004470 <StartLogicTask+0x374>)
 8004428:	f00c fc12 	bl	8010c50 <iprintf>
			printf("================== \r\n");
 800442c:	4811      	ldr	r0, [pc, #68]	@ (8004474 <StartLogicTask+0x378>)
 800442e:	f00c fc77 	bl	8010d20 <puts>
		}
		memcpy(last_buffer, display_buffer, 8);
 8004432:	4b11      	ldr	r3, [pc, #68]	@ (8004478 <StartLogicTask+0x37c>)
 8004434:	4a11      	ldr	r2, [pc, #68]	@ (800447c <StartLogicTask+0x380>)
 8004436:	e892 0003 	ldmia.w	r2, {r0, r1}
 800443a:	e883 0003 	stmia.w	r3, {r0, r1}
//		MAX7219_Write(MAX7219_REG_SHUTDOWN, 0x01);    // Wake up
//		if (last_buffer[0] != display_buffer[0])
			for(int i=0; i<8; i++) MAX7219_Write(i+1, display_buffer[i]);
 800443e:	2300      	movs	r3, #0
 8004440:	61fb      	str	r3, [r7, #28]
 8004442:	e00e      	b.n	8004462 <StartLogicTask+0x366>
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	b2db      	uxtb	r3, r3
 8004448:	3301      	adds	r3, #1
 800444a:	b2da      	uxtb	r2, r3
 800444c:	490b      	ldr	r1, [pc, #44]	@ (800447c <StartLogicTask+0x380>)
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	440b      	add	r3, r1
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	4619      	mov	r1, r3
 8004456:	4610      	mov	r0, r2
 8004458:	f7ff f876 	bl	8003548 <MAX7219_Write>
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	3301      	adds	r3, #1
 8004460:	61fb      	str	r3, [r7, #28]
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	2b07      	cmp	r3, #7
 8004466:	dded      	ble.n	8004444 <StartLogicTask+0x348>
  {
 8004468:	e65f      	b.n	800412a <StartLogicTask+0x2e>
 800446a:	bf00      	nop
 800446c:	08012f90 	.word	0x08012f90
 8004470:	08012f9c 	.word	0x08012f9c
 8004474:	08012fbc 	.word	0x08012fbc
 8004478:	20003570 	.word	0x20003570
 800447c:	20003568 	.word	0x20003568

08004480 <StartMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void *argument)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */

  uint8_t target = 90;
 8004488:	235a      	movs	r3, #90	@ 0x5a
 800448a:	72fb      	strb	r3, [r7, #11]
  Servo_SetAngle(90);
 800448c:	205a      	movs	r0, #90	@ 0x5a
 800448e:	f7ff f837 	bl	8003500 <Servo_SetAngle>
  osDelay(20);
 8004492:	2014      	movs	r0, #20
 8004494:	f008 fb02 	bl	800ca9c <osDelay>
  /* Infinite loop */
  for(;;)
  {
    osStatus_t status = osMessageQueueGet(MotorQueueHandle, &target, NULL, osWaitForever);
 8004498:	4b08      	ldr	r3, [pc, #32]	@ (80044bc <StartMotorTask+0x3c>)
 800449a:	6818      	ldr	r0, [r3, #0]
 800449c:	f107 010b 	add.w	r1, r7, #11
 80044a0:	f04f 33ff 	mov.w	r3, #4294967295
 80044a4:	2200      	movs	r2, #0
 80044a6:	f008 fd07 	bl	800ceb8 <osMessageQueueGet>
 80044aa:	60f8      	str	r0, [r7, #12]
    if (status == osOK) {
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f2      	bne.n	8004498 <StartMotorTask+0x18>
		  Servo_SetAngle(target);
 80044b2:	7afb      	ldrb	r3, [r7, #11]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f7ff f823 	bl	8003500 <Servo_SetAngle>
  {
 80044ba:	e7ed      	b.n	8004498 <StartMotorTask+0x18>
 80044bc:	20003514 	.word	0x20003514

080044c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a04      	ldr	r2, [pc, #16]	@ (80044e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d101      	bne.n	80044d6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80044d2:	f000 ffa5 	bl	8005420 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80044d6:	bf00      	nop
 80044d8:	3708      	adds	r7, #8
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	40001000 	.word	0x40001000

080044e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80044e8:	b672      	cpsid	i
}
 80044ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80044ec:	bf00      	nop
 80044ee:	e7fd      	b.n	80044ec <Error_Handler+0x8>

080044f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044f6:	4b11      	ldr	r3, [pc, #68]	@ (800453c <HAL_MspInit+0x4c>)
 80044f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044fa:	4a10      	ldr	r2, [pc, #64]	@ (800453c <HAL_MspInit+0x4c>)
 80044fc:	f043 0301 	orr.w	r3, r3, #1
 8004500:	6613      	str	r3, [r2, #96]	@ 0x60
 8004502:	4b0e      	ldr	r3, [pc, #56]	@ (800453c <HAL_MspInit+0x4c>)
 8004504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	607b      	str	r3, [r7, #4]
 800450c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800450e:	4b0b      	ldr	r3, [pc, #44]	@ (800453c <HAL_MspInit+0x4c>)
 8004510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004512:	4a0a      	ldr	r2, [pc, #40]	@ (800453c <HAL_MspInit+0x4c>)
 8004514:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004518:	6593      	str	r3, [r2, #88]	@ 0x58
 800451a:	4b08      	ldr	r3, [pc, #32]	@ (800453c <HAL_MspInit+0x4c>)
 800451c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800451e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004522:	603b      	str	r3, [r7, #0]
 8004524:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004526:	2200      	movs	r2, #0
 8004528:	210f      	movs	r1, #15
 800452a:	f06f 0001 	mvn.w	r0, #1
 800452e:	f001 f873 	bl	8005618 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004532:	bf00      	nop
 8004534:	3708      	adds	r7, #8
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	40021000 	.word	0x40021000

08004540 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b0ac      	sub	sp, #176	@ 0xb0
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004548:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]
 8004550:	605a      	str	r2, [r3, #4]
 8004552:	609a      	str	r2, [r3, #8]
 8004554:	60da      	str	r2, [r3, #12]
 8004556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004558:	f107 0314 	add.w	r3, r7, #20
 800455c:	2288      	movs	r2, #136	@ 0x88
 800455e:	2100      	movs	r1, #0
 8004560:	4618      	mov	r0, r3
 8004562:	f00c fcbd 	bl	8010ee0 <memset>
  if(DFSDM1_Init == 0)
 8004566:	4b25      	ldr	r3, [pc, #148]	@ (80045fc <HAL_DFSDM_ChannelMspInit+0xbc>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d142      	bne.n	80045f4 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800456e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004572:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8004574:	2300      	movs	r3, #0
 8004576:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800457a:	f107 0314 	add.w	r3, r7, #20
 800457e:	4618      	mov	r0, r3
 8004580:	f002 ff38 	bl	80073f4 <HAL_RCCEx_PeriphCLKConfig>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d001      	beq.n	800458e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800458a:	f7ff ffab 	bl	80044e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800458e:	4b1c      	ldr	r3, [pc, #112]	@ (8004600 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004592:	4a1b      	ldr	r2, [pc, #108]	@ (8004600 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004594:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004598:	6613      	str	r3, [r2, #96]	@ 0x60
 800459a:	4b19      	ldr	r3, [pc, #100]	@ (8004600 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800459c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800459e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045a2:	613b      	str	r3, [r7, #16]
 80045a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80045a6:	4b16      	ldr	r3, [pc, #88]	@ (8004600 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80045a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045aa:	4a15      	ldr	r2, [pc, #84]	@ (8004600 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80045ac:	f043 0310 	orr.w	r3, r3, #16
 80045b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045b2:	4b13      	ldr	r3, [pc, #76]	@ (8004600 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80045b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045b6:	f003 0310 	and.w	r3, r3, #16
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80045be:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80045c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045c6:	2302      	movs	r3, #2
 80045c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045cc:	2300      	movs	r3, #0
 80045ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d2:	2300      	movs	r3, #0
 80045d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80045d8:	2306      	movs	r3, #6
 80045da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045de:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80045e2:	4619      	mov	r1, r3
 80045e4:	4807      	ldr	r0, [pc, #28]	@ (8004604 <HAL_DFSDM_ChannelMspInit+0xc4>)
 80045e6:	f001 fa2d 	bl	8005a44 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80045ea:	4b04      	ldr	r3, [pc, #16]	@ (80045fc <HAL_DFSDM_ChannelMspInit+0xbc>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3301      	adds	r3, #1
 80045f0:	4a02      	ldr	r2, [pc, #8]	@ (80045fc <HAL_DFSDM_ChannelMspInit+0xbc>)
 80045f2:	6013      	str	r3, [r2, #0]
  }

}
 80045f4:	bf00      	nop
 80045f6:	37b0      	adds	r7, #176	@ 0xb0
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	2000357c 	.word	0x2000357c
 8004600:	40021000 	.word	0x40021000
 8004604:	48001000 	.word	0x48001000

08004608 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b0ac      	sub	sp, #176	@ 0xb0
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004610:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004614:	2200      	movs	r2, #0
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	605a      	str	r2, [r3, #4]
 800461a:	609a      	str	r2, [r3, #8]
 800461c:	60da      	str	r2, [r3, #12]
 800461e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004620:	f107 0314 	add.w	r3, r7, #20
 8004624:	2288      	movs	r2, #136	@ 0x88
 8004626:	2100      	movs	r1, #0
 8004628:	4618      	mov	r0, r3
 800462a:	f00c fc59 	bl	8010ee0 <memset>
  if(hi2c->Instance==I2C2)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a21      	ldr	r2, [pc, #132]	@ (80046b8 <HAL_I2C_MspInit+0xb0>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d13b      	bne.n	80046b0 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004638:	2380      	movs	r3, #128	@ 0x80
 800463a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800463c:	2300      	movs	r3, #0
 800463e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004640:	f107 0314 	add.w	r3, r7, #20
 8004644:	4618      	mov	r0, r3
 8004646:	f002 fed5 	bl	80073f4 <HAL_RCCEx_PeriphCLKConfig>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d001      	beq.n	8004654 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004650:	f7ff ff48 	bl	80044e4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004654:	4b19      	ldr	r3, [pc, #100]	@ (80046bc <HAL_I2C_MspInit+0xb4>)
 8004656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004658:	4a18      	ldr	r2, [pc, #96]	@ (80046bc <HAL_I2C_MspInit+0xb4>)
 800465a:	f043 0302 	orr.w	r3, r3, #2
 800465e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004660:	4b16      	ldr	r3, [pc, #88]	@ (80046bc <HAL_I2C_MspInit+0xb4>)
 8004662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004664:	f003 0302 	and.w	r3, r3, #2
 8004668:	613b      	str	r3, [r7, #16]
 800466a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800466c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004670:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004674:	2312      	movs	r3, #18
 8004676:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800467a:	2301      	movs	r3, #1
 800467c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004680:	2303      	movs	r3, #3
 8004682:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004686:	2304      	movs	r3, #4
 8004688:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800468c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004690:	4619      	mov	r1, r3
 8004692:	480b      	ldr	r0, [pc, #44]	@ (80046c0 <HAL_I2C_MspInit+0xb8>)
 8004694:	f001 f9d6 	bl	8005a44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004698:	4b08      	ldr	r3, [pc, #32]	@ (80046bc <HAL_I2C_MspInit+0xb4>)
 800469a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469c:	4a07      	ldr	r2, [pc, #28]	@ (80046bc <HAL_I2C_MspInit+0xb4>)
 800469e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80046a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80046a4:	4b05      	ldr	r3, [pc, #20]	@ (80046bc <HAL_I2C_MspInit+0xb4>)
 80046a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046ac:	60fb      	str	r3, [r7, #12]
 80046ae:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80046b0:	bf00      	nop
 80046b2:	37b0      	adds	r7, #176	@ 0xb0
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	40005800 	.word	0x40005800
 80046bc:	40021000 	.word	0x40021000
 80046c0:	48000400 	.word	0x48000400

080046c4 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b08a      	sub	sp, #40	@ 0x28
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046cc:	f107 0314 	add.w	r3, r7, #20
 80046d0:	2200      	movs	r2, #0
 80046d2:	601a      	str	r2, [r3, #0]
 80046d4:	605a      	str	r2, [r3, #4]
 80046d6:	609a      	str	r2, [r3, #8]
 80046d8:	60da      	str	r2, [r3, #12]
 80046da:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a17      	ldr	r2, [pc, #92]	@ (8004740 <HAL_QSPI_MspInit+0x7c>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d128      	bne.n	8004738 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80046e6:	4b17      	ldr	r3, [pc, #92]	@ (8004744 <HAL_QSPI_MspInit+0x80>)
 80046e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046ea:	4a16      	ldr	r2, [pc, #88]	@ (8004744 <HAL_QSPI_MspInit+0x80>)
 80046ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046f0:	6513      	str	r3, [r2, #80]	@ 0x50
 80046f2:	4b14      	ldr	r3, [pc, #80]	@ (8004744 <HAL_QSPI_MspInit+0x80>)
 80046f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fa:	613b      	str	r3, [r7, #16]
 80046fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80046fe:	4b11      	ldr	r3, [pc, #68]	@ (8004744 <HAL_QSPI_MspInit+0x80>)
 8004700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004702:	4a10      	ldr	r2, [pc, #64]	@ (8004744 <HAL_QSPI_MspInit+0x80>)
 8004704:	f043 0310 	orr.w	r3, r3, #16
 8004708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800470a:	4b0e      	ldr	r3, [pc, #56]	@ (8004744 <HAL_QSPI_MspInit+0x80>)
 800470c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800470e:	f003 0310 	and.w	r3, r3, #16
 8004712:	60fb      	str	r3, [r7, #12]
 8004714:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8004716:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800471a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471c:	2302      	movs	r3, #2
 800471e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004720:	2300      	movs	r3, #0
 8004722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004724:	2303      	movs	r3, #3
 8004726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004728:	230a      	movs	r3, #10
 800472a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800472c:	f107 0314 	add.w	r3, r7, #20
 8004730:	4619      	mov	r1, r3
 8004732:	4805      	ldr	r0, [pc, #20]	@ (8004748 <HAL_QSPI_MspInit+0x84>)
 8004734:	f001 f986 	bl	8005a44 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8004738:	bf00      	nop
 800473a:	3728      	adds	r7, #40	@ 0x28
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	a0001000 	.word	0xa0001000
 8004744:	40021000 	.word	0x40021000
 8004748:	48001000 	.word	0x48001000

0800474c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800475c:	d114      	bne.n	8004788 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800475e:	4b15      	ldr	r3, [pc, #84]	@ (80047b4 <HAL_TIM_Base_MspInit+0x68>)
 8004760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004762:	4a14      	ldr	r2, [pc, #80]	@ (80047b4 <HAL_TIM_Base_MspInit+0x68>)
 8004764:	f043 0301 	orr.w	r3, r3, #1
 8004768:	6593      	str	r3, [r2, #88]	@ 0x58
 800476a:	4b12      	ldr	r3, [pc, #72]	@ (80047b4 <HAL_TIM_Base_MspInit+0x68>)
 800476c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8004776:	2200      	movs	r2, #0
 8004778:	2105      	movs	r1, #5
 800477a:	201c      	movs	r0, #28
 800477c:	f000 ff4c 	bl	8005618 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004780:	201c      	movs	r0, #28
 8004782:	f000 ff65 	bl	8005650 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8004786:	e010      	b.n	80047aa <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM5)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a0a      	ldr	r2, [pc, #40]	@ (80047b8 <HAL_TIM_Base_MspInit+0x6c>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d10b      	bne.n	80047aa <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004792:	4b08      	ldr	r3, [pc, #32]	@ (80047b4 <HAL_TIM_Base_MspInit+0x68>)
 8004794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004796:	4a07      	ldr	r2, [pc, #28]	@ (80047b4 <HAL_TIM_Base_MspInit+0x68>)
 8004798:	f043 0308 	orr.w	r3, r3, #8
 800479c:	6593      	str	r3, [r2, #88]	@ 0x58
 800479e:	4b05      	ldr	r3, [pc, #20]	@ (80047b4 <HAL_TIM_Base_MspInit+0x68>)
 80047a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a2:	f003 0308 	and.w	r3, r3, #8
 80047a6:	60bb      	str	r3, [r7, #8]
 80047a8:	68bb      	ldr	r3, [r7, #8]
}
 80047aa:	bf00      	nop
 80047ac:	3710      	adds	r7, #16
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	40021000 	.word	0x40021000
 80047b8:	40000c00 	.word	0x40000c00

080047bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b088      	sub	sp, #32
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047c4:	f107 030c 	add.w	r3, r7, #12
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	605a      	str	r2, [r3, #4]
 80047ce:	609a      	str	r2, [r3, #8]
 80047d0:	60da      	str	r2, [r3, #12]
 80047d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a11      	ldr	r2, [pc, #68]	@ (8004820 <HAL_TIM_MspPostInit+0x64>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d11c      	bne.n	8004818 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047de:	4b11      	ldr	r3, [pc, #68]	@ (8004824 <HAL_TIM_MspPostInit+0x68>)
 80047e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047e2:	4a10      	ldr	r2, [pc, #64]	@ (8004824 <HAL_TIM_MspPostInit+0x68>)
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004824 <HAL_TIM_MspPostInit+0x68>)
 80047ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	60bb      	str	r3, [r7, #8]
 80047f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA0     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80047f6:	2301      	movs	r3, #1
 80047f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047fa:	2302      	movs	r3, #2
 80047fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004802:	2300      	movs	r3, #0
 8004804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004806:	2302      	movs	r3, #2
 8004808:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800480a:	f107 030c 	add.w	r3, r7, #12
 800480e:	4619      	mov	r1, r3
 8004810:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004814:	f001 f916 	bl	8005a44 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8004818:	bf00      	nop
 800481a:	3720      	adds	r7, #32
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40000c00 	.word	0x40000c00
 8004824:	40021000 	.word	0x40021000

08004828 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b0ac      	sub	sp, #176	@ 0xb0
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004830:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004834:	2200      	movs	r2, #0
 8004836:	601a      	str	r2, [r3, #0]
 8004838:	605a      	str	r2, [r3, #4]
 800483a:	609a      	str	r2, [r3, #8]
 800483c:	60da      	str	r2, [r3, #12]
 800483e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004840:	f107 0314 	add.w	r3, r7, #20
 8004844:	2288      	movs	r2, #136	@ 0x88
 8004846:	2100      	movs	r1, #0
 8004848:	4618      	mov	r0, r3
 800484a:	f00c fb49 	bl	8010ee0 <memset>
  if(huart->Instance==USART3)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a21      	ldr	r2, [pc, #132]	@ (80048d8 <HAL_UART_MspInit+0xb0>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d13b      	bne.n	80048d0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004858:	2304      	movs	r3, #4
 800485a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800485c:	2300      	movs	r3, #0
 800485e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004860:	f107 0314 	add.w	r3, r7, #20
 8004864:	4618      	mov	r0, r3
 8004866:	f002 fdc5 	bl	80073f4 <HAL_RCCEx_PeriphCLKConfig>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004870:	f7ff fe38 	bl	80044e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004874:	4b19      	ldr	r3, [pc, #100]	@ (80048dc <HAL_UART_MspInit+0xb4>)
 8004876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004878:	4a18      	ldr	r2, [pc, #96]	@ (80048dc <HAL_UART_MspInit+0xb4>)
 800487a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800487e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004880:	4b16      	ldr	r3, [pc, #88]	@ (80048dc <HAL_UART_MspInit+0xb4>)
 8004882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004884:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004888:	613b      	str	r3, [r7, #16]
 800488a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800488c:	4b13      	ldr	r3, [pc, #76]	@ (80048dc <HAL_UART_MspInit+0xb4>)
 800488e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004890:	4a12      	ldr	r2, [pc, #72]	@ (80048dc <HAL_UART_MspInit+0xb4>)
 8004892:	f043 0308 	orr.w	r3, r3, #8
 8004896:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004898:	4b10      	ldr	r3, [pc, #64]	@ (80048dc <HAL_UART_MspInit+0xb4>)
 800489a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800489c:	f003 0308 	and.w	r3, r3, #8
 80048a0:	60fb      	str	r3, [r7, #12]
 80048a2:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80048a4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80048a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048ac:	2302      	movs	r3, #2
 80048ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048b2:	2300      	movs	r3, #0
 80048b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048b8:	2303      	movs	r3, #3
 80048ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80048be:	2307      	movs	r3, #7
 80048c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80048c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80048c8:	4619      	mov	r1, r3
 80048ca:	4805      	ldr	r0, [pc, #20]	@ (80048e0 <HAL_UART_MspInit+0xb8>)
 80048cc:	f001 f8ba 	bl	8005a44 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80048d0:	bf00      	nop
 80048d2:	37b0      	adds	r7, #176	@ 0xb0
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	40004800 	.word	0x40004800
 80048dc:	40021000 	.word	0x40021000
 80048e0:	48000c00 	.word	0x48000c00

080048e4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b0ac      	sub	sp, #176	@ 0xb0
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048ec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80048f0:	2200      	movs	r2, #0
 80048f2:	601a      	str	r2, [r3, #0]
 80048f4:	605a      	str	r2, [r3, #4]
 80048f6:	609a      	str	r2, [r3, #8]
 80048f8:	60da      	str	r2, [r3, #12]
 80048fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048fc:	f107 0314 	add.w	r3, r7, #20
 8004900:	2288      	movs	r2, #136	@ 0x88
 8004902:	2100      	movs	r1, #0
 8004904:	4618      	mov	r0, r3
 8004906:	f00c faeb 	bl	8010ee0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004912:	d17c      	bne.n	8004a0e <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004914:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004918:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800491a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800491e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8004922:	2301      	movs	r3, #1
 8004924:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004926:	2301      	movs	r3, #1
 8004928:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800492a:	2318      	movs	r3, #24
 800492c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800492e:	2307      	movs	r3, #7
 8004930:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004932:	2302      	movs	r3, #2
 8004934:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004936:	2302      	movs	r3, #2
 8004938:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800493a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800493e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004940:	f107 0314 	add.w	r3, r7, #20
 8004944:	4618      	mov	r0, r3
 8004946:	f002 fd55 	bl	80073f4 <HAL_RCCEx_PeriphCLKConfig>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d001      	beq.n	8004954 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8004950:	f7ff fdc8 	bl	80044e4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004954:	4b30      	ldr	r3, [pc, #192]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 8004956:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004958:	4a2f      	ldr	r2, [pc, #188]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 800495a:	f043 0301 	orr.w	r3, r3, #1
 800495e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004960:	4b2d      	ldr	r3, [pc, #180]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 8004962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004964:	f003 0301 	and.w	r3, r3, #1
 8004968:	613b      	str	r3, [r7, #16]
 800496a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 800496c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004970:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004974:	2300      	movs	r3, #0
 8004976:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800497a:	2300      	movs	r3, #0
 800497c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004980:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004984:	4619      	mov	r1, r3
 8004986:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800498a:	f001 f85b 	bl	8005a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800498e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004992:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004996:	2302      	movs	r3, #2
 8004998:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800499c:	2300      	movs	r3, #0
 800499e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049a2:	2303      	movs	r3, #3
 80049a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80049a8:	230a      	movs	r3, #10
 80049aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ae:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80049b2:	4619      	mov	r1, r3
 80049b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80049b8:	f001 f844 	bl	8005a44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80049bc:	4b16      	ldr	r3, [pc, #88]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 80049be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c0:	4a15      	ldr	r2, [pc, #84]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 80049c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80049c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049c8:	4b13      	ldr	r3, [pc, #76]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 80049ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049d0:	60fb      	str	r3, [r7, #12]
 80049d2:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049d4:	4b10      	ldr	r3, [pc, #64]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 80049d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d114      	bne.n	8004a0a <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049e0:	4b0d      	ldr	r3, [pc, #52]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 80049e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e4:	4a0c      	ldr	r2, [pc, #48]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 80049e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80049ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 80049ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049f4:	60bb      	str	r3, [r7, #8]
 80049f6:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80049f8:	f001 fdfe 	bl	80065f8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80049fc:	4b06      	ldr	r3, [pc, #24]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 80049fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a00:	4a05      	ldr	r2, [pc, #20]	@ (8004a18 <HAL_PCD_MspInit+0x134>)
 8004a02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a06:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8004a08:	e001      	b.n	8004a0e <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8004a0a:	f001 fdf5 	bl	80065f8 <HAL_PWREx_EnableVddUSB>
}
 8004a0e:	bf00      	nop
 8004a10:	37b0      	adds	r7, #176	@ 0xb0
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40021000 	.word	0x40021000

08004a1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08e      	sub	sp, #56	@ 0x38
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004a2a:	4b34      	ldr	r3, [pc, #208]	@ (8004afc <HAL_InitTick+0xe0>)
 8004a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a2e:	4a33      	ldr	r2, [pc, #204]	@ (8004afc <HAL_InitTick+0xe0>)
 8004a30:	f043 0310 	orr.w	r3, r3, #16
 8004a34:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a36:	4b31      	ldr	r3, [pc, #196]	@ (8004afc <HAL_InitTick+0xe0>)
 8004a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a3a:	f003 0310 	and.w	r3, r3, #16
 8004a3e:	60fb      	str	r3, [r7, #12]
 8004a40:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004a42:	f107 0210 	add.w	r2, r7, #16
 8004a46:	f107 0314 	add.w	r3, r7, #20
 8004a4a:	4611      	mov	r1, r2
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f002 fc3f 	bl	80072d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d103      	bne.n	8004a64 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004a5c:	f002 fc0c 	bl	8007278 <HAL_RCC_GetPCLK1Freq>
 8004a60:	6378      	str	r0, [r7, #52]	@ 0x34
 8004a62:	e004      	b.n	8004a6e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004a64:	f002 fc08 	bl	8007278 <HAL_RCC_GetPCLK1Freq>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	005b      	lsls	r3, r3, #1
 8004a6c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a70:	4a23      	ldr	r2, [pc, #140]	@ (8004b00 <HAL_InitTick+0xe4>)
 8004a72:	fba2 2303 	umull	r2, r3, r2, r3
 8004a76:	0c9b      	lsrs	r3, r3, #18
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004a7c:	4b21      	ldr	r3, [pc, #132]	@ (8004b04 <HAL_InitTick+0xe8>)
 8004a7e:	4a22      	ldr	r2, [pc, #136]	@ (8004b08 <HAL_InitTick+0xec>)
 8004a80:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004a82:	4b20      	ldr	r3, [pc, #128]	@ (8004b04 <HAL_InitTick+0xe8>)
 8004a84:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004a88:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8004b04 <HAL_InitTick+0xe8>)
 8004a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a8e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004a90:	4b1c      	ldr	r3, [pc, #112]	@ (8004b04 <HAL_InitTick+0xe8>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a96:	4b1b      	ldr	r3, [pc, #108]	@ (8004b04 <HAL_InitTick+0xe8>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a9c:	4b19      	ldr	r3, [pc, #100]	@ (8004b04 <HAL_InitTick+0xe8>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004aa2:	4818      	ldr	r0, [pc, #96]	@ (8004b04 <HAL_InitTick+0xe8>)
 8004aa4:	f003 fed0 	bl	8008848 <HAL_TIM_Base_Init>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8004aae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d11b      	bne.n	8004aee <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004ab6:	4813      	ldr	r0, [pc, #76]	@ (8004b04 <HAL_InitTick+0xe8>)
 8004ab8:	f003 ff86 	bl	80089c8 <HAL_TIM_Base_Start_IT>
 8004abc:	4603      	mov	r3, r0
 8004abe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8004ac2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d111      	bne.n	8004aee <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004aca:	2036      	movs	r0, #54	@ 0x36
 8004acc:	f000 fdc0 	bl	8005650 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b0f      	cmp	r3, #15
 8004ad4:	d808      	bhi.n	8004ae8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	6879      	ldr	r1, [r7, #4]
 8004ada:	2036      	movs	r0, #54	@ 0x36
 8004adc:	f000 fd9c 	bl	8005618 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8004b0c <HAL_InitTick+0xf0>)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	e002      	b.n	8004aee <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004aee:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3738      	adds	r7, #56	@ 0x38
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	40021000 	.word	0x40021000
 8004b00:	431bde83 	.word	0x431bde83
 8004b04:	20003580 	.word	0x20003580
 8004b08:	40001000 	.word	0x40001000
 8004b0c:	2000001c 	.word	0x2000001c

08004b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004b14:	bf00      	nop
 8004b16:	e7fd      	b.n	8004b14 <NMI_Handler+0x4>

08004b18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b1c:	bf00      	nop
 8004b1e:	e7fd      	b.n	8004b1c <HardFault_Handler+0x4>

08004b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b24:	bf00      	nop
 8004b26:	e7fd      	b.n	8004b24 <MemManage_Handler+0x4>

08004b28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b2c:	bf00      	nop
 8004b2e:	e7fd      	b.n	8004b2c <BusFault_Handler+0x4>

08004b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b34:	bf00      	nop
 8004b36:	e7fd      	b.n	8004b34 <UsageFault_Handler+0x4>

08004b38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b3c:	bf00      	nop
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004b46:	b580      	push	{r7, lr}
 8004b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(L_ECHO_Pin);
 8004b4a:	2001      	movs	r0, #1
 8004b4c:	f001 fa62 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004b50:	bf00      	nop
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R_ECHO_Pin);
 8004b58:	2004      	movs	r0, #4
 8004b5a:	f001 fa5b 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004b5e:	bf00      	nop
 8004b60:	bd80      	pop	{r7, pc}

08004b62 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004b62:	b580      	push	{r7, lr}
 8004b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C_ECHO_Pin);
 8004b66:	2010      	movs	r0, #16
 8004b68:	f001 fa54 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004b6c:	bf00      	nop
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8004b74:	2020      	movs	r0, #32
 8004b76:	f001 fa4d 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 8004b7a:	4806      	ldr	r0, [pc, #24]	@ (8004b94 <EXTI9_5_IRQHandler+0x24>)
 8004b7c:	f000 ff32 	bl	80059e4 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8004b80:	2080      	movs	r0, #128	@ 0x80
 8004b82:	f001 fa47 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8004b86:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004b8a:	f001 fa43 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004b8e:	bf00      	nop
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	20000284 	.word	0x20000284

08004b98 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004b9c:	4802      	ldr	r0, [pc, #8]	@ (8004ba8 <TIM2_IRQHandler+0x10>)
 8004b9e:	f004 f8eb 	bl	8008d78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004ba2:	bf00      	nop
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	2000045c 	.word	0x2000045c

08004bac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004bb0:	4802      	ldr	r0, [pc, #8]	@ (8004bbc <USART1_IRQHandler+0x10>)
 8004bb2:	f005 f9e9 	bl	8009f88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004bb6:	bf00      	nop
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	200035d0 	.word	0x200035d0

08004bc0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8004bc4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004bc8:	f001 fa24 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8004bcc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004bd0:	f001 fa20 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8004bd4:	4804      	ldr	r0, [pc, #16]	@ (8004be8 <EXTI15_10_IRQHandler+0x28>)
 8004bd6:	f000 ff05 	bl	80059e4 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8004bda:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004bde:	f001 fa19 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004be2:	bf00      	nop
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	20000010 	.word	0x20000010

08004bec <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8004bf0:	4802      	ldr	r0, [pc, #8]	@ (8004bfc <SPI3_IRQHandler+0x10>)
 8004bf2:	f003 fb97 	bl	8008324 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8004bf6:	bf00      	nop
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	20003658 	.word	0x20003658

08004c00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004c04:	4802      	ldr	r0, [pc, #8]	@ (8004c10 <TIM6_DAC_IRQHandler+0x10>)
 8004c06:	f004 f8b7 	bl	8008d78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c0a:	bf00      	nop
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	20003580 	.word	0x20003580

08004c14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c14:	b480      	push	{r7}
 8004c16:	af00      	add	r7, sp, #0
  return 1;
 8004c18:	2301      	movs	r3, #1
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <_kill>:

int _kill(int pid, int sig)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004c2e:	f00c fa07 	bl	8011040 <__errno>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2216      	movs	r2, #22
 8004c36:	601a      	str	r2, [r3, #0]
  return -1;
 8004c38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <_exit>:

void _exit (int status)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f7ff ffe7 	bl	8004c24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004c56:	bf00      	nop
 8004c58:	e7fd      	b.n	8004c56 <_exit+0x12>

08004c5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b086      	sub	sp, #24
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	60f8      	str	r0, [r7, #12]
 8004c62:	60b9      	str	r1, [r7, #8]
 8004c64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c66:	2300      	movs	r3, #0
 8004c68:	617b      	str	r3, [r7, #20]
 8004c6a:	e00a      	b.n	8004c82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004c6c:	f3af 8000 	nop.w
 8004c70:	4601      	mov	r1, r0
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	1c5a      	adds	r2, r3, #1
 8004c76:	60ba      	str	r2, [r7, #8]
 8004c78:	b2ca      	uxtb	r2, r1
 8004c7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	3301      	adds	r3, #1
 8004c80:	617b      	str	r3, [r7, #20]
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	dbf0      	blt.n	8004c6c <_read+0x12>
  }

  return len;
 8004c8a:	687b      	ldr	r3, [r7, #4]
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3718      	adds	r7, #24
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}

08004c94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b086      	sub	sp, #24
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	617b      	str	r3, [r7, #20]
 8004ca4:	e009      	b.n	8004cba <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	1c5a      	adds	r2, r3, #1
 8004caa:	60ba      	str	r2, [r7, #8]
 8004cac:	781b      	ldrb	r3, [r3, #0]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7fe fb6c 	bl	800338c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	617b      	str	r3, [r7, #20]
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	dbf1      	blt.n	8004ca6 <_write+0x12>
  }
  return len;
 8004cc2:	687b      	ldr	r3, [r7, #4]
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3718      	adds	r7, #24
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <_close>:

int _close(int file)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004cd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004cf4:	605a      	str	r2, [r3, #4]
  return 0;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <_isatty>:

int _isatty(int file)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004d0c:	2301      	movs	r3, #1
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	370c      	adds	r7, #12
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr

08004d1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b085      	sub	sp, #20
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	60f8      	str	r0, [r7, #12]
 8004d22:	60b9      	str	r1, [r7, #8]
 8004d24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004d26:	2300      	movs	r3, #0
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b086      	sub	sp, #24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d3c:	4a14      	ldr	r2, [pc, #80]	@ (8004d90 <_sbrk+0x5c>)
 8004d3e:	4b15      	ldr	r3, [pc, #84]	@ (8004d94 <_sbrk+0x60>)
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d48:	4b13      	ldr	r3, [pc, #76]	@ (8004d98 <_sbrk+0x64>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d102      	bne.n	8004d56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d50:	4b11      	ldr	r3, [pc, #68]	@ (8004d98 <_sbrk+0x64>)
 8004d52:	4a12      	ldr	r2, [pc, #72]	@ (8004d9c <_sbrk+0x68>)
 8004d54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d56:	4b10      	ldr	r3, [pc, #64]	@ (8004d98 <_sbrk+0x64>)
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d207      	bcs.n	8004d74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d64:	f00c f96c 	bl	8011040 <__errno>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	220c      	movs	r2, #12
 8004d6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d72:	e009      	b.n	8004d88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d74:	4b08      	ldr	r3, [pc, #32]	@ (8004d98 <_sbrk+0x64>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d7a:	4b07      	ldr	r3, [pc, #28]	@ (8004d98 <_sbrk+0x64>)
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4413      	add	r3, r2
 8004d82:	4a05      	ldr	r2, [pc, #20]	@ (8004d98 <_sbrk+0x64>)
 8004d84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d86:	68fb      	ldr	r3, [r7, #12]
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3718      	adds	r7, #24
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	20018000 	.word	0x20018000
 8004d94:	00000400 	.word	0x00000400
 8004d98:	200035cc 	.word	0x200035cc
 8004d9c:	20008508 	.word	0x20008508

08004da0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004da0:	b480      	push	{r7}
 8004da2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004da4:	4b06      	ldr	r3, [pc, #24]	@ (8004dc0 <SystemInit+0x20>)
 8004da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004daa:	4a05      	ldr	r2, [pc, #20]	@ (8004dc0 <SystemInit+0x20>)
 8004dac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004db0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004db4:	bf00      	nop
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	e000ed00 	.word	0xe000ed00

08004dc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004dc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004dfc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004dc8:	f7ff ffea 	bl	8004da0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004dcc:	480c      	ldr	r0, [pc, #48]	@ (8004e00 <LoopForever+0x6>)
  ldr r1, =_edata
 8004dce:	490d      	ldr	r1, [pc, #52]	@ (8004e04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004dd0:	4a0d      	ldr	r2, [pc, #52]	@ (8004e08 <LoopForever+0xe>)
  movs r3, #0
 8004dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004dd4:	e002      	b.n	8004ddc <LoopCopyDataInit>

08004dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004dda:	3304      	adds	r3, #4

08004ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004de0:	d3f9      	bcc.n	8004dd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004de2:	4a0a      	ldr	r2, [pc, #40]	@ (8004e0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004de4:	4c0a      	ldr	r4, [pc, #40]	@ (8004e10 <LoopForever+0x16>)
  movs r3, #0
 8004de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004de8:	e001      	b.n	8004dee <LoopFillZerobss>

08004dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004dec:	3204      	adds	r2, #4

08004dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004df0:	d3fb      	bcc.n	8004dea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004df2:	f00c f92b 	bl	801104c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004df6:	f7fe fc53 	bl	80036a0 <main>

08004dfa <LoopForever>:

LoopForever:
    b LoopForever
 8004dfa:	e7fe      	b.n	8004dfa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004dfc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8004e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e04:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004e08:	08013504 	.word	0x08013504
  ldr r2, =_sbss
 8004e0c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004e10:	20008508 	.word	0x20008508

08004e14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e14:	e7fe      	b.n	8004e14 <ADC1_2_IRQHandler>
	...

08004e18 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	4603      	mov	r3, r0
 8004e20:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8004e22:	79fb      	ldrb	r3, [r7, #7]
 8004e24:	4a04      	ldr	r2, [pc, #16]	@ (8004e38 <BSP_LED_Init+0x20>)
 8004e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e2a:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	08013114 	.word	0x08013114

08004e3c <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b082      	sub	sp, #8
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	4603      	mov	r3, r0
 8004e44:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8004e46:	79fb      	ldrb	r3, [r7, #7]
 8004e48:	4a06      	ldr	r2, [pc, #24]	@ (8004e64 <BSP_LED_Toggle+0x28>)
 8004e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e4e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004e52:	4611      	mov	r1, r2
 8004e54:	4618      	mov	r0, r3
 8004e56:	f001 f8c3 	bl	8005fe0 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3708      	adds	r7, #8
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	20000008 	.word	0x20000008

08004e68 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b088      	sub	sp, #32
 8004e6c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ee0 <LED_USER_GPIO_Init+0x78>)
 8004e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e72:	4a1b      	ldr	r2, [pc, #108]	@ (8004ee0 <LED_USER_GPIO_Init+0x78>)
 8004e74:	f043 0302 	orr.w	r3, r3, #2
 8004e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e7a:	4b19      	ldr	r3, [pc, #100]	@ (8004ee0 <LED_USER_GPIO_Init+0x78>)
 8004e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	60bb      	str	r3, [r7, #8]
 8004e84:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e86:	f107 030c 	add.w	r3, r7, #12
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	605a      	str	r2, [r3, #4]
 8004e90:	609a      	str	r2, [r3, #8]
 8004e92:	60da      	str	r2, [r3, #12]
 8004e94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e96:	4b12      	ldr	r3, [pc, #72]	@ (8004ee0 <LED_USER_GPIO_Init+0x78>)
 8004e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e9a:	4a11      	ldr	r2, [pc, #68]	@ (8004ee0 <LED_USER_GPIO_Init+0x78>)
 8004e9c:	f043 0302 	orr.w	r3, r3, #2
 8004ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8004ee0 <LED_USER_GPIO_Init+0x78>)
 8004ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	607b      	str	r3, [r7, #4]
 8004eac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004eb4:	480b      	ldr	r0, [pc, #44]	@ (8004ee4 <LED_USER_GPIO_Init+0x7c>)
 8004eb6:	f001 f87b 	bl	8005fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8004eba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004ebe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8004ecc:	f107 030c 	add.w	r3, r7, #12
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4804      	ldr	r0, [pc, #16]	@ (8004ee4 <LED_USER_GPIO_Init+0x7c>)
 8004ed4:	f000 fdb6 	bl	8005a44 <HAL_GPIO_Init>

}
 8004ed8:	bf00      	nop
 8004eda:	3720      	adds	r7, #32
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	48000400 	.word	0x48000400

08004ee8 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	4603      	mov	r3, r0
 8004ef0:	460a      	mov	r2, r1
 8004ef2:	71fb      	strb	r3, [r7, #7]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8004efc:	79fb      	ldrb	r3, [r7, #7]
 8004efe:	4a1f      	ldr	r2, [pc, #124]	@ (8004f7c <BSP_PB_Init+0x94>)
 8004f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f04:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8004f06:	79bb      	ldrb	r3, [r7, #6]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d132      	bne.n	8004f72 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8004f0c:	79fb      	ldrb	r3, [r7, #7]
 8004f0e:	00db      	lsls	r3, r3, #3
 8004f10:	4a1b      	ldr	r2, [pc, #108]	@ (8004f80 <BSP_PB_Init+0x98>)
 8004f12:	441a      	add	r2, r3
 8004f14:	79fb      	ldrb	r3, [r7, #7]
 8004f16:	491b      	ldr	r1, [pc, #108]	@ (8004f84 <BSP_PB_Init+0x9c>)
 8004f18:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	4610      	mov	r0, r2
 8004f20:	f000 fd4c 	bl	80059bc <HAL_EXTI_GetHandle>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004f2a:	f06f 0303 	mvn.w	r3, #3
 8004f2e:	60fb      	str	r3, [r7, #12]
 8004f30:	e01f      	b.n	8004f72 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8004f32:	79fb      	ldrb	r3, [r7, #7]
 8004f34:	00db      	lsls	r3, r3, #3
 8004f36:	4a12      	ldr	r2, [pc, #72]	@ (8004f80 <BSP_PB_Init+0x98>)
 8004f38:	1898      	adds	r0, r3, r2
 8004f3a:	79fb      	ldrb	r3, [r7, #7]
 8004f3c:	4a12      	ldr	r2, [pc, #72]	@ (8004f88 <BSP_PB_Init+0xa0>)
 8004f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f42:	461a      	mov	r2, r3
 8004f44:	2100      	movs	r1, #0
 8004f46:	f000 fd1f 	bl	8005988 <HAL_EXTI_RegisterCallback>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d003      	beq.n	8004f58 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004f50:	f06f 0303 	mvn.w	r3, #3
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	e00c      	b.n	8004f72 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8004f58:	2028      	movs	r0, #40	@ 0x28
 8004f5a:	79fb      	ldrb	r3, [r7, #7]
 8004f5c:	4a0b      	ldr	r2, [pc, #44]	@ (8004f8c <BSP_PB_Init+0xa4>)
 8004f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f62:	2200      	movs	r2, #0
 8004f64:	4619      	mov	r1, r3
 8004f66:	f000 fb57 	bl	8005618 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8004f6a:	2328      	movs	r3, #40	@ 0x28
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f000 fb6f 	bl	8005650 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8004f72:	68fb      	ldr	r3, [r7, #12]
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	08013118 	.word	0x08013118
 8004f80:	20000010 	.word	0x20000010
 8004f84:	0801311c 	.word	0x0801311c
 8004f88:	08013120 	.word	0x08013120
 8004f8c:	08013124 	.word	0x08013124

08004f90 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	4603      	mov	r3, r0
 8004f98:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8004f9a:	79fb      	ldrb	r3, [r7, #7]
 8004f9c:	4a09      	ldr	r2, [pc, #36]	@ (8004fc4 <BSP_PB_GetState+0x34>)
 8004f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fa2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f000 ffe9 	bl	8005f80 <HAL_GPIO_ReadPin>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	bf0c      	ite	eq
 8004fb4:	2301      	moveq	r3, #1
 8004fb6:	2300      	movne	r3, #0
 8004fb8:	b2db      	uxtb	r3, r3
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3708      	adds	r7, #8
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	2000000c 	.word	0x2000000c

08004fc8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8004fcc:	2000      	movs	r0, #0
 8004fce:	f7fd fb03 	bl	80025d8 <BSP_PB_Callback>
}
 8004fd2:	bf00      	nop
 8004fd4:	bd80      	pop	{r7, pc}
	...

08004fd8 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b088      	sub	sp, #32
 8004fdc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fde:	4b19      	ldr	r3, [pc, #100]	@ (8005044 <BUTTON_USER_GPIO_Init+0x6c>)
 8004fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fe2:	4a18      	ldr	r2, [pc, #96]	@ (8005044 <BUTTON_USER_GPIO_Init+0x6c>)
 8004fe4:	f043 0304 	orr.w	r3, r3, #4
 8004fe8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fea:	4b16      	ldr	r3, [pc, #88]	@ (8005044 <BUTTON_USER_GPIO_Init+0x6c>)
 8004fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fee:	f003 0304 	and.w	r3, r3, #4
 8004ff2:	60bb      	str	r3, [r7, #8]
 8004ff4:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ff6:	f107 030c 	add.w	r3, r7, #12
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	601a      	str	r2, [r3, #0]
 8004ffe:	605a      	str	r2, [r3, #4]
 8005000:	609a      	str	r2, [r3, #8]
 8005002:	60da      	str	r2, [r3, #12]
 8005004:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005006:	4b0f      	ldr	r3, [pc, #60]	@ (8005044 <BUTTON_USER_GPIO_Init+0x6c>)
 8005008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800500a:	4a0e      	ldr	r2, [pc, #56]	@ (8005044 <BUTTON_USER_GPIO_Init+0x6c>)
 800500c:	f043 0304 	orr.w	r3, r3, #4
 8005010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005012:	4b0c      	ldr	r3, [pc, #48]	@ (8005044 <BUTTON_USER_GPIO_Init+0x6c>)
 8005014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005016:	f003 0304 	and.w	r3, r3, #4
 800501a:	607b      	str	r3, [r7, #4]
 800501c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 800501e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005022:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005024:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8005028:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800502a:	2300      	movs	r3, #0
 800502c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 800502e:	f107 030c 	add.w	r3, r7, #12
 8005032:	4619      	mov	r1, r3
 8005034:	4804      	ldr	r0, [pc, #16]	@ (8005048 <BUTTON_USER_GPIO_Init+0x70>)
 8005036:	f000 fd05 	bl	8005a44 <HAL_GPIO_Init>

}
 800503a:	bf00      	nop
 800503c:	3720      	adds	r7, #32
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	40021000 	.word	0x40021000
 8005048:	48000800 	.word	0x48000800

0800504c <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
 8005052:	4603      	mov	r3, r0
 8005054:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8005056:	2300      	movs	r3, #0
 8005058:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 800505a:	79fb      	ldrb	r3, [r7, #7]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d903      	bls.n	8005068 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005060:	f06f 0301 	mvn.w	r3, #1
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	e025      	b.n	80050b4 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8005068:	79fb      	ldrb	r3, [r7, #7]
 800506a:	79fa      	ldrb	r2, [r7, #7]
 800506c:	4914      	ldr	r1, [pc, #80]	@ (80050c0 <BSP_COM_Init+0x74>)
 800506e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005072:	4814      	ldr	r0, [pc, #80]	@ (80050c4 <BSP_COM_Init+0x78>)
 8005074:	4613      	mov	r3, r2
 8005076:	011b      	lsls	r3, r3, #4
 8005078:	4413      	add	r3, r2
 800507a:	00db      	lsls	r3, r3, #3
 800507c:	4403      	add	r3, r0
 800507e:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 8005080:	79fa      	ldrb	r2, [r7, #7]
 8005082:	4613      	mov	r3, r2
 8005084:	011b      	lsls	r3, r3, #4
 8005086:	4413      	add	r3, r2
 8005088:	00db      	lsls	r3, r3, #3
 800508a:	4a0e      	ldr	r2, [pc, #56]	@ (80050c4 <BSP_COM_Init+0x78>)
 800508c:	4413      	add	r3, r2
 800508e:	4618      	mov	r0, r3
 8005090:	f000 f84e 	bl	8005130 <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 8005094:	79fa      	ldrb	r2, [r7, #7]
 8005096:	4613      	mov	r3, r2
 8005098:	011b      	lsls	r3, r3, #4
 800509a:	4413      	add	r3, r2
 800509c:	00db      	lsls	r3, r3, #3
 800509e:	4a09      	ldr	r2, [pc, #36]	@ (80050c4 <BSP_COM_Init+0x78>)
 80050a0:	4413      	add	r3, r2
 80050a2:	4618      	mov	r0, r3
 80050a4:	f000 f810 	bl	80050c8 <MX_USART1_UART_Init>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d002      	beq.n	80050b4 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80050ae:	f06f 0303 	mvn.w	r3, #3
 80050b2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80050b4:	68fb      	ldr	r3, [r7, #12]
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3710      	adds	r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	20000018 	.word	0x20000018
 80050c4:	200035d0 	.word	0x200035d0

080050c8 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80050d0:	2300      	movs	r3, #0
 80050d2:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a15      	ldr	r2, [pc, #84]	@ (800512c <MX_USART1_UART_Init+0x64>)
 80050d8:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80050e0:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	220c      	movs	r2, #12
 80050f8:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f004 fe56 	bl	8009dc4 <HAL_UART_Init>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <MX_USART1_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005122:	7bfb      	ldrb	r3, [r7, #15]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	40013800 	.word	0x40013800

08005130 <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b0ac      	sub	sp, #176	@ 0xb0
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005138:	f107 0314 	add.w	r3, r7, #20
 800513c:	2288      	movs	r2, #136	@ 0x88
 800513e:	2100      	movs	r1, #0
 8005140:	4618      	mov	r0, r3
 8005142:	f00b fecd 	bl	8010ee0 <memset>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005146:	2301      	movs	r3, #1
 8005148:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800514a:	2300      	movs	r3, #0
 800514c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800514e:	f107 0314 	add.w	r3, r7, #20
 8005152:	4618      	mov	r0, r3
 8005154:	f002 f94e 	bl	80073f4 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005158:	4b26      	ldr	r3, [pc, #152]	@ (80051f4 <USART1_MspInit+0xc4>)
 800515a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800515c:	4a25      	ldr	r2, [pc, #148]	@ (80051f4 <USART1_MspInit+0xc4>)
 800515e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005162:	6613      	str	r3, [r2, #96]	@ 0x60
 8005164:	4b23      	ldr	r3, [pc, #140]	@ (80051f4 <USART1_MspInit+0xc4>)
 8005166:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005168:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800516c:	613b      	str	r3, [r7, #16]
 800516e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005170:	4b20      	ldr	r3, [pc, #128]	@ (80051f4 <USART1_MspInit+0xc4>)
 8005172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005174:	4a1f      	ldr	r2, [pc, #124]	@ (80051f4 <USART1_MspInit+0xc4>)
 8005176:	f043 0302 	orr.w	r3, r3, #2
 800517a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800517c:	4b1d      	ldr	r3, [pc, #116]	@ (80051f4 <USART1_MspInit+0xc4>)
 800517e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	60fb      	str	r3, [r7, #12]
 8005186:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8005188:	2340      	movs	r3, #64	@ 0x40
 800518a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800518e:	2302      	movs	r3, #2
 8005190:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005194:	2300      	movs	r3, #0
 8005196:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800519a:	2303      	movs	r3, #3
 800519c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 80051a0:	2307      	movs	r3, #7
 80051a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 80051a6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80051aa:	4619      	mov	r1, r3
 80051ac:	4812      	ldr	r0, [pc, #72]	@ (80051f8 <USART1_MspInit+0xc8>)
 80051ae:	f000 fc49 	bl	8005a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 80051b2:	2380      	movs	r3, #128	@ 0x80
 80051b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051b8:	2302      	movs	r3, #2
 80051ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051be:	2300      	movs	r3, #0
 80051c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051c4:	2303      	movs	r3, #3
 80051c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 80051ca:	2307      	movs	r3, #7
 80051cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 80051d0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80051d4:	4619      	mov	r1, r3
 80051d6:	4808      	ldr	r0, [pc, #32]	@ (80051f8 <USART1_MspInit+0xc8>)
 80051d8:	f000 fc34 	bl	8005a44 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80051dc:	2200      	movs	r2, #0
 80051de:	2105      	movs	r1, #5
 80051e0:	2025      	movs	r0, #37	@ 0x25
 80051e2:	f000 fa19 	bl	8005618 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80051e6:	2025      	movs	r0, #37	@ 0x25
 80051e8:	f000 fa32 	bl	8005650 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 80051ec:	bf00      	nop
 80051ee:	37b0      	adds	r7, #176	@ 0xb0
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	40021000 	.word	0x40021000
 80051f8:	48000400 	.word	0x48000400

080051fc <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8005202:	2300      	movs	r3, #0
 8005204:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8005206:	4b12      	ldr	r3, [pc, #72]	@ (8005250 <BSP_SPI3_Init+0x54>)
 8005208:	4a12      	ldr	r2, [pc, #72]	@ (8005254 <BSP_SPI3_Init+0x58>)
 800520a:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 800520c:	4b12      	ldr	r3, [pc, #72]	@ (8005258 <BSP_SPI3_Init+0x5c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	1c5a      	adds	r2, r3, #1
 8005212:	4911      	ldr	r1, [pc, #68]	@ (8005258 <BSP_SPI3_Init+0x5c>)
 8005214:	600a      	str	r2, [r1, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d114      	bne.n	8005244 <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 800521a:	480d      	ldr	r0, [pc, #52]	@ (8005250 <BSP_SPI3_Init+0x54>)
 800521c:	f003 f98c 	bl	8008538 <HAL_SPI_GetState>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10e      	bne.n	8005244 <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 8005226:	480a      	ldr	r0, [pc, #40]	@ (8005250 <BSP_SPI3_Init+0x54>)
 8005228:	f000 f882 	bl	8005330 <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d108      	bne.n	8005244 <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 8005232:	4807      	ldr	r0, [pc, #28]	@ (8005250 <BSP_SPI3_Init+0x54>)
 8005234:	f000 f83a 	bl	80052ac <MX_SPI3_Init>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 800523e:	f06f 0307 	mvn.w	r3, #7
 8005242:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8005244:	687b      	ldr	r3, [r7, #4]
}
 8005246:	4618      	mov	r0, r3
 8005248:	3708      	adds	r7, #8
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	20003658 	.word	0x20003658
 8005254:	40003c00 	.word	0x40003c00
 8005258:	200036bc 	.word	0x200036bc

0800525c <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b088      	sub	sp, #32
 8005260:	af02      	add	r7, sp, #8
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	4613      	mov	r3, r2
 8005268:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800526a:	2300      	movs	r3, #0
 800526c:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 800526e:	88fb      	ldrh	r3, [r7, #6]
 8005270:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005274:	9200      	str	r2, [sp, #0]
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	68f9      	ldr	r1, [r7, #12]
 800527a:	4807      	ldr	r0, [pc, #28]	@ (8005298 <BSP_SPI3_SendRecv+0x3c>)
 800527c:	f002 fe33 	bl	8007ee6 <HAL_SPI_TransmitReceive>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d002      	beq.n	800528c <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8005286:	f06f 0305 	mvn.w	r3, #5
 800528a:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800528c:	697b      	ldr	r3, [r7, #20]
}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	20003658 	.word	0x20003658

0800529c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80052a0:	f000 f8d2 	bl	8005448 <HAL_GetTick>
 80052a4:	4603      	mov	r3, r0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80052b4:	2300      	movs	r3, #0
 80052b6:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a1c      	ldr	r2, [pc, #112]	@ (800532c <MX_SPI3_Init+0x80>)
 80052bc:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80052c4:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80052d2:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052e6:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2218      	movs	r2, #24
 80052ec:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2207      	movs	r2, #7
 8005304:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2208      	movs	r2, #8
 8005310:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f002 fd3a 	bl	8007d8c <HAL_SPI_Init>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d001      	beq.n	8005322 <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005322:	7bfb      	ldrb	r3, [r7, #15]
}
 8005324:	4618      	mov	r0, r3
 8005326:	3710      	adds	r7, #16
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	40003c00 	.word	0x40003c00

08005330 <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b08a      	sub	sp, #40	@ 0x28
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005338:	4b2b      	ldr	r3, [pc, #172]	@ (80053e8 <SPI3_MspInit+0xb8>)
 800533a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800533c:	4a2a      	ldr	r2, [pc, #168]	@ (80053e8 <SPI3_MspInit+0xb8>)
 800533e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005342:	6593      	str	r3, [r2, #88]	@ 0x58
 8005344:	4b28      	ldr	r3, [pc, #160]	@ (80053e8 <SPI3_MspInit+0xb8>)
 8005346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005348:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800534c:	613b      	str	r3, [r7, #16]
 800534e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005350:	4b25      	ldr	r3, [pc, #148]	@ (80053e8 <SPI3_MspInit+0xb8>)
 8005352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005354:	4a24      	ldr	r2, [pc, #144]	@ (80053e8 <SPI3_MspInit+0xb8>)
 8005356:	f043 0304 	orr.w	r3, r3, #4
 800535a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800535c:	4b22      	ldr	r3, [pc, #136]	@ (80053e8 <SPI3_MspInit+0xb8>)
 800535e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005360:	f003 0304 	and.w	r3, r3, #4
 8005364:	60fb      	str	r3, [r7, #12]
 8005366:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8005368:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800536c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800536e:	2302      	movs	r3, #2
 8005370:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005372:	2300      	movs	r3, #0
 8005374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005376:	2303      	movs	r3, #3
 8005378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 800537a:	2306      	movs	r3, #6
 800537c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 800537e:	f107 0314 	add.w	r3, r7, #20
 8005382:	4619      	mov	r1, r3
 8005384:	4819      	ldr	r0, [pc, #100]	@ (80053ec <SPI3_MspInit+0xbc>)
 8005386:	f000 fb5d 	bl	8005a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 800538a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800538e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005390:	2302      	movs	r3, #2
 8005392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005394:	2300      	movs	r3, #0
 8005396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005398:	2303      	movs	r3, #3
 800539a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 800539c:	2306      	movs	r3, #6
 800539e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 80053a0:	f107 0314 	add.w	r3, r7, #20
 80053a4:	4619      	mov	r1, r3
 80053a6:	4811      	ldr	r0, [pc, #68]	@ (80053ec <SPI3_MspInit+0xbc>)
 80053a8:	f000 fb4c 	bl	8005a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 80053ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80053b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053b2:	2302      	movs	r3, #2
 80053b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053b6:	2300      	movs	r3, #0
 80053b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053ba:	2303      	movs	r3, #3
 80053bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 80053be:	2306      	movs	r3, #6
 80053c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80053c2:	f107 0314 	add.w	r3, r7, #20
 80053c6:	4619      	mov	r1, r3
 80053c8:	4808      	ldr	r0, [pc, #32]	@ (80053ec <SPI3_MspInit+0xbc>)
 80053ca:	f000 fb3b 	bl	8005a44 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80053ce:	2200      	movs	r2, #0
 80053d0:	2105      	movs	r1, #5
 80053d2:	2033      	movs	r0, #51	@ 0x33
 80053d4:	f000 f920 	bl	8005618 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80053d8:	2033      	movs	r0, #51	@ 0x33
 80053da:	f000 f939 	bl	8005650 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 80053de:	bf00      	nop
 80053e0:	3728      	adds	r7, #40	@ 0x28
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	40021000 	.word	0x40021000
 80053ec:	48000800 	.word	0x48000800

080053f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b082      	sub	sp, #8
 80053f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80053f6:	2300      	movs	r3, #0
 80053f8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053fa:	2003      	movs	r0, #3
 80053fc:	f000 f901 	bl	8005602 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005400:	2000      	movs	r0, #0
 8005402:	f7ff fb0b 	bl	8004a1c <HAL_InitTick>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d002      	beq.n	8005412 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	71fb      	strb	r3, [r7, #7]
 8005410:	e001      	b.n	8005416 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005412:	f7ff f86d 	bl	80044f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005416:	79fb      	ldrb	r3, [r7, #7]
}
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005420:	b480      	push	{r7}
 8005422:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005424:	4b06      	ldr	r3, [pc, #24]	@ (8005440 <HAL_IncTick+0x20>)
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	461a      	mov	r2, r3
 800542a:	4b06      	ldr	r3, [pc, #24]	@ (8005444 <HAL_IncTick+0x24>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4413      	add	r3, r2
 8005430:	4a04      	ldr	r2, [pc, #16]	@ (8005444 <HAL_IncTick+0x24>)
 8005432:	6013      	str	r3, [r2, #0]
}
 8005434:	bf00      	nop
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	20000020 	.word	0x20000020
 8005444:	200036c0 	.word	0x200036c0

08005448 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005448:	b480      	push	{r7}
 800544a:	af00      	add	r7, sp, #0
  return uwTick;
 800544c:	4b03      	ldr	r3, [pc, #12]	@ (800545c <HAL_GetTick+0x14>)
 800544e:	681b      	ldr	r3, [r3, #0]
}
 8005450:	4618      	mov	r0, r3
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	200036c0 	.word	0x200036c0

08005460 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005468:	f7ff ffee 	bl	8005448 <HAL_GetTick>
 800546c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005478:	d005      	beq.n	8005486 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800547a:	4b0a      	ldr	r3, [pc, #40]	@ (80054a4 <HAL_Delay+0x44>)
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	461a      	mov	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	4413      	add	r3, r2
 8005484:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005486:	bf00      	nop
 8005488:	f7ff ffde 	bl	8005448 <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	429a      	cmp	r2, r3
 8005496:	d8f7      	bhi.n	8005488 <HAL_Delay+0x28>
  {
  }
}
 8005498:	bf00      	nop
 800549a:	bf00      	nop
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20000020 	.word	0x20000020

080054a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b085      	sub	sp, #20
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f003 0307 	and.w	r3, r3, #7
 80054b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054b8:	4b0c      	ldr	r3, [pc, #48]	@ (80054ec <__NVIC_SetPriorityGrouping+0x44>)
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80054c4:	4013      	ands	r3, r2
 80054c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80054d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054da:	4a04      	ldr	r2, [pc, #16]	@ (80054ec <__NVIC_SetPriorityGrouping+0x44>)
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	60d3      	str	r3, [r2, #12]
}
 80054e0:	bf00      	nop
 80054e2:	3714      	adds	r7, #20
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr
 80054ec:	e000ed00 	.word	0xe000ed00

080054f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054f4:	4b04      	ldr	r3, [pc, #16]	@ (8005508 <__NVIC_GetPriorityGrouping+0x18>)
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	0a1b      	lsrs	r3, r3, #8
 80054fa:	f003 0307 	and.w	r3, r3, #7
}
 80054fe:	4618      	mov	r0, r3
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr
 8005508:	e000ed00 	.word	0xe000ed00

0800550c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	4603      	mov	r3, r0
 8005514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800551a:	2b00      	cmp	r3, #0
 800551c:	db0b      	blt.n	8005536 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800551e:	79fb      	ldrb	r3, [r7, #7]
 8005520:	f003 021f 	and.w	r2, r3, #31
 8005524:	4907      	ldr	r1, [pc, #28]	@ (8005544 <__NVIC_EnableIRQ+0x38>)
 8005526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800552a:	095b      	lsrs	r3, r3, #5
 800552c:	2001      	movs	r0, #1
 800552e:	fa00 f202 	lsl.w	r2, r0, r2
 8005532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	e000e100 	.word	0xe000e100

08005548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	4603      	mov	r3, r0
 8005550:	6039      	str	r1, [r7, #0]
 8005552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005558:	2b00      	cmp	r3, #0
 800555a:	db0a      	blt.n	8005572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	b2da      	uxtb	r2, r3
 8005560:	490c      	ldr	r1, [pc, #48]	@ (8005594 <__NVIC_SetPriority+0x4c>)
 8005562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005566:	0112      	lsls	r2, r2, #4
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	440b      	add	r3, r1
 800556c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005570:	e00a      	b.n	8005588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	b2da      	uxtb	r2, r3
 8005576:	4908      	ldr	r1, [pc, #32]	@ (8005598 <__NVIC_SetPriority+0x50>)
 8005578:	79fb      	ldrb	r3, [r7, #7]
 800557a:	f003 030f 	and.w	r3, r3, #15
 800557e:	3b04      	subs	r3, #4
 8005580:	0112      	lsls	r2, r2, #4
 8005582:	b2d2      	uxtb	r2, r2
 8005584:	440b      	add	r3, r1
 8005586:	761a      	strb	r2, [r3, #24]
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr
 8005594:	e000e100 	.word	0xe000e100
 8005598:	e000ed00 	.word	0xe000ed00

0800559c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800559c:	b480      	push	{r7}
 800559e:	b089      	sub	sp, #36	@ 0x24
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f003 0307 	and.w	r3, r3, #7
 80055ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055b0:	69fb      	ldr	r3, [r7, #28]
 80055b2:	f1c3 0307 	rsb	r3, r3, #7
 80055b6:	2b04      	cmp	r3, #4
 80055b8:	bf28      	it	cs
 80055ba:	2304      	movcs	r3, #4
 80055bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	3304      	adds	r3, #4
 80055c2:	2b06      	cmp	r3, #6
 80055c4:	d902      	bls.n	80055cc <NVIC_EncodePriority+0x30>
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	3b03      	subs	r3, #3
 80055ca:	e000      	b.n	80055ce <NVIC_EncodePriority+0x32>
 80055cc:	2300      	movs	r3, #0
 80055ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055d0:	f04f 32ff 	mov.w	r2, #4294967295
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	fa02 f303 	lsl.w	r3, r2, r3
 80055da:	43da      	mvns	r2, r3
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	401a      	ands	r2, r3
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055e4:	f04f 31ff 	mov.w	r1, #4294967295
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	fa01 f303 	lsl.w	r3, r1, r3
 80055ee:	43d9      	mvns	r1, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055f4:	4313      	orrs	r3, r2
         );
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3724      	adds	r7, #36	@ 0x24
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr

08005602 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005602:	b580      	push	{r7, lr}
 8005604:	b082      	sub	sp, #8
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7ff ff4c 	bl	80054a8 <__NVIC_SetPriorityGrouping>
}
 8005610:	bf00      	nop
 8005612:	3708      	adds	r7, #8
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	4603      	mov	r3, r0
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
 8005624:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005626:	2300      	movs	r3, #0
 8005628:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800562a:	f7ff ff61 	bl	80054f0 <__NVIC_GetPriorityGrouping>
 800562e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	68b9      	ldr	r1, [r7, #8]
 8005634:	6978      	ldr	r0, [r7, #20]
 8005636:	f7ff ffb1 	bl	800559c <NVIC_EncodePriority>
 800563a:	4602      	mov	r2, r0
 800563c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005640:	4611      	mov	r1, r2
 8005642:	4618      	mov	r0, r3
 8005644:	f7ff ff80 	bl	8005548 <__NVIC_SetPriority>
}
 8005648:	bf00      	nop
 800564a:	3718      	adds	r7, #24
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	4603      	mov	r3, r0
 8005658:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800565a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff ff54 	bl	800550c <__NVIC_EnableIRQ>
}
 8005664:	bf00      	nop
 8005666:	3708      	adds	r7, #8
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d101      	bne.n	800567e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e0ac      	b.n	80057d8 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4618      	mov	r0, r3
 8005684:	f000 f8b2 	bl	80057ec <DFSDM_GetChannelFromInstance>
 8005688:	4603      	mov	r3, r0
 800568a:	4a55      	ldr	r2, [pc, #340]	@ (80057e0 <HAL_DFSDM_ChannelInit+0x174>)
 800568c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e09f      	b.n	80057d8 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f7fe ff51 	bl	8004540 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800569e:	4b51      	ldr	r3, [pc, #324]	@ (80057e4 <HAL_DFSDM_ChannelInit+0x178>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	3301      	adds	r3, #1
 80056a4:	4a4f      	ldr	r2, [pc, #316]	@ (80057e4 <HAL_DFSDM_ChannelInit+0x178>)
 80056a6:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80056a8:	4b4e      	ldr	r3, [pc, #312]	@ (80057e4 <HAL_DFSDM_ChannelInit+0x178>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d125      	bne.n	80056fc <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80056b0:	4b4d      	ldr	r3, [pc, #308]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a4c      	ldr	r2, [pc, #304]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80056ba:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80056bc:	4b4a      	ldr	r3, [pc, #296]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	4948      	ldr	r1, [pc, #288]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80056ca:	4b47      	ldr	r3, [pc, #284]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a46      	ldr	r2, [pc, #280]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056d0:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80056d4:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	791b      	ldrb	r3, [r3, #4]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d108      	bne.n	80056f0 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80056de:	4b42      	ldr	r3, [pc, #264]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	3b01      	subs	r3, #1
 80056e8:	041b      	lsls	r3, r3, #16
 80056ea:	493f      	ldr	r1, [pc, #252]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80056f0:	4b3d      	ldr	r3, [pc, #244]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a3c      	ldr	r2, [pc, #240]	@ (80057e8 <HAL_DFSDM_ChannelInit+0x17c>)
 80056f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80056fa:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 800570a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	6819      	ldr	r1, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800571a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8005720:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	430a      	orrs	r2, r1
 8005728:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f022 020f 	bic.w	r2, r2, #15
 8005738:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	6819      	ldr	r1, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8005748:	431a      	orrs	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	430a      	orrs	r2, r1
 8005750:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689a      	ldr	r2, [r3, #8]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8005760:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6899      	ldr	r1, [r3, #8]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005770:	3b01      	subs	r3, #1
 8005772:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8005774:	431a      	orrs	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	430a      	orrs	r2, r1
 800577c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	685a      	ldr	r2, [r3, #4]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f002 0207 	and.w	r2, r2, #7
 800578c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6859      	ldr	r1, [r3, #4]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005798:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80057a0:	431a      	orrs	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	430a      	orrs	r2, r1
 80057a8:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80057b8:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2201      	movs	r2, #1
 80057be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 f810 	bl	80057ec <DFSDM_GetChannelFromInstance>
 80057cc:	4602      	mov	r2, r0
 80057ce:	4904      	ldr	r1, [pc, #16]	@ (80057e0 <HAL_DFSDM_ChannelInit+0x174>)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3708      	adds	r7, #8
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	200036c8 	.word	0x200036c8
 80057e4:	200036c4 	.word	0x200036c4
 80057e8:	40016000 	.word	0x40016000

080057ec <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005868 <DFSDM_GetChannelFromInstance+0x7c>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d102      	bne.n	8005802 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80057fc:	2300      	movs	r3, #0
 80057fe:	60fb      	str	r3, [r7, #12]
 8005800:	e02b      	b.n	800585a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a19      	ldr	r2, [pc, #100]	@ (800586c <DFSDM_GetChannelFromInstance+0x80>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d102      	bne.n	8005810 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800580a:	2301      	movs	r3, #1
 800580c:	60fb      	str	r3, [r7, #12]
 800580e:	e024      	b.n	800585a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a17      	ldr	r2, [pc, #92]	@ (8005870 <DFSDM_GetChannelFromInstance+0x84>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d102      	bne.n	800581e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8005818:	2302      	movs	r3, #2
 800581a:	60fb      	str	r3, [r7, #12]
 800581c:	e01d      	b.n	800585a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a14      	ldr	r2, [pc, #80]	@ (8005874 <DFSDM_GetChannelFromInstance+0x88>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d102      	bne.n	800582c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8005826:	2304      	movs	r3, #4
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	e016      	b.n	800585a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a12      	ldr	r2, [pc, #72]	@ (8005878 <DFSDM_GetChannelFromInstance+0x8c>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d102      	bne.n	800583a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8005834:	2305      	movs	r3, #5
 8005836:	60fb      	str	r3, [r7, #12]
 8005838:	e00f      	b.n	800585a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a0f      	ldr	r2, [pc, #60]	@ (800587c <DFSDM_GetChannelFromInstance+0x90>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d102      	bne.n	8005848 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8005842:	2306      	movs	r3, #6
 8005844:	60fb      	str	r3, [r7, #12]
 8005846:	e008      	b.n	800585a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a0d      	ldr	r2, [pc, #52]	@ (8005880 <DFSDM_GetChannelFromInstance+0x94>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d102      	bne.n	8005856 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8005850:	2307      	movs	r3, #7
 8005852:	60fb      	str	r3, [r7, #12]
 8005854:	e001      	b.n	800585a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8005856:	2303      	movs	r3, #3
 8005858:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800585a:	68fb      	ldr	r3, [r7, #12]
}
 800585c:	4618      	mov	r0, r3
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	40016000 	.word	0x40016000
 800586c:	40016020 	.word	0x40016020
 8005870:	40016040 	.word	0x40016040
 8005874:	40016080 	.word	0x40016080
 8005878:	400160a0 	.word	0x400160a0
 800587c:	400160c0 	.word	0x400160c0
 8005880:	400160e0 	.word	0x400160e0

08005884 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e031      	b.n	80058fa <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d008      	beq.n	80058b4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2204      	movs	r2, #4
 80058a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e022      	b.n	80058fa <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0201 	bic.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f022 020e 	bic.w	r2, r2, #14
 80058d2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d8:	f003 021c 	and.w	r2, r3, #28
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e0:	2101      	movs	r1, #1
 80058e2:	fa01 f202 	lsl.w	r2, r1, r2
 80058e6:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr

08005906 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b084      	sub	sp, #16
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800590e:	2300      	movs	r3, #0
 8005910:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b02      	cmp	r3, #2
 800591c:	d005      	beq.n	800592a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2204      	movs	r2, #4
 8005922:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	73fb      	strb	r3, [r7, #15]
 8005928:	e029      	b.n	800597e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 0201 	bic.w	r2, r2, #1
 8005938:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f022 020e 	bic.w	r2, r2, #14
 8005948:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800594e:	f003 021c 	and.w	r2, r3, #28
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005956:	2101      	movs	r1, #1
 8005958:	fa01 f202 	lsl.w	r2, r1, r2
 800595c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	4798      	blx	r3
    }
  }
  return status;
 800597e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005980:	4618      	mov	r0, r3
 8005982:	3710      	adds	r7, #16
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005988:	b480      	push	{r7}
 800598a:	b087      	sub	sp, #28
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	460b      	mov	r3, r1
 8005992:	607a      	str	r2, [r7, #4]
 8005994:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005996:	2300      	movs	r3, #0
 8005998:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800599a:	7afb      	ldrb	r3, [r7, #11]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d103      	bne.n	80059a8 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	605a      	str	r2, [r3, #4]
      break;
 80059a6:	e002      	b.n	80059ae <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	75fb      	strb	r3, [r7, #23]
      break;
 80059ac:	bf00      	nop
  }

  return status;
 80059ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	371c      	adds	r7, #28
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e003      	b.n	80059d8 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	683a      	ldr	r2, [r7, #0]
 80059d4:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80059d6:	2300      	movs	r3, #0
  }
}
 80059d8:	4618      	mov	r0, r3
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	0c1b      	lsrs	r3, r3, #16
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 031f 	and.w	r3, r3, #31
 8005a00:	2201      	movs	r2, #1
 8005a02:	fa02 f303 	lsl.w	r3, r2, r3
 8005a06:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	015a      	lsls	r2, r3, #5
 8005a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005a40 <HAL_EXTI_IRQHandler+0x5c>)
 8005a0e:	4413      	add	r3, r2
 8005a10:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	4013      	ands	r3, r2
 8005a1a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d009      	beq.n	8005a36 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	4798      	blx	r3
    }
  }
}
 8005a36:	bf00      	nop
 8005a38:	3718      	adds	r7, #24
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	40010414 	.word	0x40010414

08005a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b087      	sub	sp, #28
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a52:	e17f      	b.n	8005d54 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	2101      	movs	r1, #1
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a60:	4013      	ands	r3, r2
 8005a62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f000 8171 	beq.w	8005d4e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f003 0303 	and.w	r3, r3, #3
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d005      	beq.n	8005a84 <HAL_GPIO_Init+0x40>
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f003 0303 	and.w	r3, r3, #3
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d130      	bne.n	8005ae6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	005b      	lsls	r3, r3, #1
 8005a8e:	2203      	movs	r2, #3
 8005a90:	fa02 f303 	lsl.w	r3, r2, r3
 8005a94:	43db      	mvns	r3, r3
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	4013      	ands	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	68da      	ldr	r2, [r3, #12]
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	005b      	lsls	r3, r3, #1
 8005aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa8:	693a      	ldr	r2, [r7, #16]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005aba:	2201      	movs	r2, #1
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac2:	43db      	mvns	r3, r3
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	091b      	lsrs	r3, r3, #4
 8005ad0:	f003 0201 	and.w	r2, r3, #1
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8005ada:	693a      	ldr	r2, [r7, #16]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f003 0303 	and.w	r3, r3, #3
 8005aee:	2b03      	cmp	r3, #3
 8005af0:	d118      	bne.n	8005b24 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005af8:	2201      	movs	r2, #1
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	43db      	mvns	r3, r3
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	4013      	ands	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	08db      	lsrs	r3, r3, #3
 8005b0e:	f003 0201 	and.w	r2, r3, #1
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	fa02 f303 	lsl.w	r3, r2, r3
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	693a      	ldr	r2, [r7, #16]
 8005b22:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	f003 0303 	and.w	r3, r3, #3
 8005b2c:	2b03      	cmp	r3, #3
 8005b2e:	d017      	beq.n	8005b60 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	2203      	movs	r2, #3
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	43db      	mvns	r3, r3
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	4013      	ands	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	689a      	ldr	r2, [r3, #8]
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	005b      	lsls	r3, r3, #1
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	f003 0303 	and.w	r3, r3, #3
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d123      	bne.n	8005bb4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	08da      	lsrs	r2, r3, #3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	3208      	adds	r2, #8
 8005b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b78:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f003 0307 	and.w	r3, r3, #7
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	220f      	movs	r2, #15
 8005b84:	fa02 f303 	lsl.w	r3, r2, r3
 8005b88:	43db      	mvns	r3, r3
 8005b8a:	693a      	ldr	r2, [r7, #16]
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	691a      	ldr	r2, [r3, #16]
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	f003 0307 	and.w	r3, r3, #7
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	08da      	lsrs	r2, r3, #3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	3208      	adds	r2, #8
 8005bae:	6939      	ldr	r1, [r7, #16]
 8005bb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	005b      	lsls	r3, r3, #1
 8005bbe:	2203      	movs	r2, #3
 8005bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc4:	43db      	mvns	r3, r3
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	4013      	ands	r3, r2
 8005bca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	f003 0203 	and.w	r2, r3, #3
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	005b      	lsls	r3, r3, #1
 8005bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	693a      	ldr	r2, [r7, #16]
 8005be6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f000 80ac 	beq.w	8005d4e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bf6:	4b5f      	ldr	r3, [pc, #380]	@ (8005d74 <HAL_GPIO_Init+0x330>)
 8005bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bfa:	4a5e      	ldr	r2, [pc, #376]	@ (8005d74 <HAL_GPIO_Init+0x330>)
 8005bfc:	f043 0301 	orr.w	r3, r3, #1
 8005c00:	6613      	str	r3, [r2, #96]	@ 0x60
 8005c02:	4b5c      	ldr	r3, [pc, #368]	@ (8005d74 <HAL_GPIO_Init+0x330>)
 8005c04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	60bb      	str	r3, [r7, #8]
 8005c0c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005c0e:	4a5a      	ldr	r2, [pc, #360]	@ (8005d78 <HAL_GPIO_Init+0x334>)
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	089b      	lsrs	r3, r3, #2
 8005c14:	3302      	adds	r3, #2
 8005c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f003 0303 	and.w	r3, r3, #3
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	220f      	movs	r2, #15
 8005c26:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2a:	43db      	mvns	r3, r3
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	4013      	ands	r3, r2
 8005c30:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005c38:	d025      	beq.n	8005c86 <HAL_GPIO_Init+0x242>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a4f      	ldr	r2, [pc, #316]	@ (8005d7c <HAL_GPIO_Init+0x338>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d01f      	beq.n	8005c82 <HAL_GPIO_Init+0x23e>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a4e      	ldr	r2, [pc, #312]	@ (8005d80 <HAL_GPIO_Init+0x33c>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d019      	beq.n	8005c7e <HAL_GPIO_Init+0x23a>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a4d      	ldr	r2, [pc, #308]	@ (8005d84 <HAL_GPIO_Init+0x340>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d013      	beq.n	8005c7a <HAL_GPIO_Init+0x236>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a4c      	ldr	r2, [pc, #304]	@ (8005d88 <HAL_GPIO_Init+0x344>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d00d      	beq.n	8005c76 <HAL_GPIO_Init+0x232>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a4b      	ldr	r2, [pc, #300]	@ (8005d8c <HAL_GPIO_Init+0x348>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d007      	beq.n	8005c72 <HAL_GPIO_Init+0x22e>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a4a      	ldr	r2, [pc, #296]	@ (8005d90 <HAL_GPIO_Init+0x34c>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d101      	bne.n	8005c6e <HAL_GPIO_Init+0x22a>
 8005c6a:	2306      	movs	r3, #6
 8005c6c:	e00c      	b.n	8005c88 <HAL_GPIO_Init+0x244>
 8005c6e:	2307      	movs	r3, #7
 8005c70:	e00a      	b.n	8005c88 <HAL_GPIO_Init+0x244>
 8005c72:	2305      	movs	r3, #5
 8005c74:	e008      	b.n	8005c88 <HAL_GPIO_Init+0x244>
 8005c76:	2304      	movs	r3, #4
 8005c78:	e006      	b.n	8005c88 <HAL_GPIO_Init+0x244>
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e004      	b.n	8005c88 <HAL_GPIO_Init+0x244>
 8005c7e:	2302      	movs	r3, #2
 8005c80:	e002      	b.n	8005c88 <HAL_GPIO_Init+0x244>
 8005c82:	2301      	movs	r3, #1
 8005c84:	e000      	b.n	8005c88 <HAL_GPIO_Init+0x244>
 8005c86:	2300      	movs	r3, #0
 8005c88:	697a      	ldr	r2, [r7, #20]
 8005c8a:	f002 0203 	and.w	r2, r2, #3
 8005c8e:	0092      	lsls	r2, r2, #2
 8005c90:	4093      	lsls	r3, r2
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005c98:	4937      	ldr	r1, [pc, #220]	@ (8005d78 <HAL_GPIO_Init+0x334>)
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	089b      	lsrs	r3, r3, #2
 8005c9e:	3302      	adds	r3, #2
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ca6:	4b3b      	ldr	r3, [pc, #236]	@ (8005d94 <HAL_GPIO_Init+0x350>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	43db      	mvns	r3, r3
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005cc2:	693a      	ldr	r2, [r7, #16]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005cca:	4a32      	ldr	r2, [pc, #200]	@ (8005d94 <HAL_GPIO_Init+0x350>)
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005cd0:	4b30      	ldr	r3, [pc, #192]	@ (8005d94 <HAL_GPIO_Init+0x350>)
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	43db      	mvns	r3, r3
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	4013      	ands	r3, r2
 8005cde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d003      	beq.n	8005cf4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005cf4:	4a27      	ldr	r2, [pc, #156]	@ (8005d94 <HAL_GPIO_Init+0x350>)
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005cfa:	4b26      	ldr	r3, [pc, #152]	@ (8005d94 <HAL_GPIO_Init+0x350>)
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	43db      	mvns	r3, r3
 8005d04:	693a      	ldr	r2, [r7, #16]
 8005d06:	4013      	ands	r3, r2
 8005d08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d003      	beq.n	8005d1e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005d1e:	4a1d      	ldr	r2, [pc, #116]	@ (8005d94 <HAL_GPIO_Init+0x350>)
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005d24:	4b1b      	ldr	r3, [pc, #108]	@ (8005d94 <HAL_GPIO_Init+0x350>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	43db      	mvns	r3, r3
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	4013      	ands	r3, r2
 8005d32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d003      	beq.n	8005d48 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005d48:	4a12      	ldr	r2, [pc, #72]	@ (8005d94 <HAL_GPIO_Init+0x350>)
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	3301      	adds	r3, #1
 8005d52:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f47f ae78 	bne.w	8005a54 <HAL_GPIO_Init+0x10>
  }
}
 8005d64:	bf00      	nop
 8005d66:	bf00      	nop
 8005d68:	371c      	adds	r7, #28
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	40021000 	.word	0x40021000
 8005d78:	40010000 	.word	0x40010000
 8005d7c:	48000400 	.word	0x48000400
 8005d80:	48000800 	.word	0x48000800
 8005d84:	48000c00 	.word	0x48000c00
 8005d88:	48001000 	.word	0x48001000
 8005d8c:	48001400 	.word	0x48001400
 8005d90:	48001800 	.word	0x48001800
 8005d94:	40010400 	.word	0x40010400

08005d98 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b087      	sub	sp, #28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005da2:	2300      	movs	r3, #0
 8005da4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005da6:	e0cd      	b.n	8005f44 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005da8:	2201      	movs	r2, #1
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	fa02 f303 	lsl.w	r3, r2, r3
 8005db0:	683a      	ldr	r2, [r7, #0]
 8005db2:	4013      	ands	r3, r2
 8005db4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	f000 80c0 	beq.w	8005f3e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005dbe:	4a68      	ldr	r2, [pc, #416]	@ (8005f60 <HAL_GPIO_DeInit+0x1c8>)
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	089b      	lsrs	r3, r3, #2
 8005dc4:	3302      	adds	r3, #2
 8005dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dca:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	f003 0303 	and.w	r3, r3, #3
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	220f      	movs	r2, #15
 8005dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	4013      	ands	r3, r2
 8005dde:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005de6:	d025      	beq.n	8005e34 <HAL_GPIO_DeInit+0x9c>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a5e      	ldr	r2, [pc, #376]	@ (8005f64 <HAL_GPIO_DeInit+0x1cc>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d01f      	beq.n	8005e30 <HAL_GPIO_DeInit+0x98>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a5d      	ldr	r2, [pc, #372]	@ (8005f68 <HAL_GPIO_DeInit+0x1d0>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d019      	beq.n	8005e2c <HAL_GPIO_DeInit+0x94>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a5c      	ldr	r2, [pc, #368]	@ (8005f6c <HAL_GPIO_DeInit+0x1d4>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d013      	beq.n	8005e28 <HAL_GPIO_DeInit+0x90>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a5b      	ldr	r2, [pc, #364]	@ (8005f70 <HAL_GPIO_DeInit+0x1d8>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d00d      	beq.n	8005e24 <HAL_GPIO_DeInit+0x8c>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	4a5a      	ldr	r2, [pc, #360]	@ (8005f74 <HAL_GPIO_DeInit+0x1dc>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d007      	beq.n	8005e20 <HAL_GPIO_DeInit+0x88>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a59      	ldr	r2, [pc, #356]	@ (8005f78 <HAL_GPIO_DeInit+0x1e0>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d101      	bne.n	8005e1c <HAL_GPIO_DeInit+0x84>
 8005e18:	2306      	movs	r3, #6
 8005e1a:	e00c      	b.n	8005e36 <HAL_GPIO_DeInit+0x9e>
 8005e1c:	2307      	movs	r3, #7
 8005e1e:	e00a      	b.n	8005e36 <HAL_GPIO_DeInit+0x9e>
 8005e20:	2305      	movs	r3, #5
 8005e22:	e008      	b.n	8005e36 <HAL_GPIO_DeInit+0x9e>
 8005e24:	2304      	movs	r3, #4
 8005e26:	e006      	b.n	8005e36 <HAL_GPIO_DeInit+0x9e>
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e004      	b.n	8005e36 <HAL_GPIO_DeInit+0x9e>
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	e002      	b.n	8005e36 <HAL_GPIO_DeInit+0x9e>
 8005e30:	2301      	movs	r3, #1
 8005e32:	e000      	b.n	8005e36 <HAL_GPIO_DeInit+0x9e>
 8005e34:	2300      	movs	r3, #0
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	f002 0203 	and.w	r2, r2, #3
 8005e3c:	0092      	lsls	r2, r2, #2
 8005e3e:	4093      	lsls	r3, r2
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d132      	bne.n	8005eac <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005e46:	4b4d      	ldr	r3, [pc, #308]	@ (8005f7c <HAL_GPIO_DeInit+0x1e4>)
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	43db      	mvns	r3, r3
 8005e4e:	494b      	ldr	r1, [pc, #300]	@ (8005f7c <HAL_GPIO_DeInit+0x1e4>)
 8005e50:	4013      	ands	r3, r2
 8005e52:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005e54:	4b49      	ldr	r3, [pc, #292]	@ (8005f7c <HAL_GPIO_DeInit+0x1e4>)
 8005e56:	685a      	ldr	r2, [r3, #4]
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	43db      	mvns	r3, r3
 8005e5c:	4947      	ldr	r1, [pc, #284]	@ (8005f7c <HAL_GPIO_DeInit+0x1e4>)
 8005e5e:	4013      	ands	r3, r2
 8005e60:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8005e62:	4b46      	ldr	r3, [pc, #280]	@ (8005f7c <HAL_GPIO_DeInit+0x1e4>)
 8005e64:	68da      	ldr	r2, [r3, #12]
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	43db      	mvns	r3, r3
 8005e6a:	4944      	ldr	r1, [pc, #272]	@ (8005f7c <HAL_GPIO_DeInit+0x1e4>)
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8005e70:	4b42      	ldr	r3, [pc, #264]	@ (8005f7c <HAL_GPIO_DeInit+0x1e4>)
 8005e72:	689a      	ldr	r2, [r3, #8]
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	43db      	mvns	r3, r3
 8005e78:	4940      	ldr	r1, [pc, #256]	@ (8005f7c <HAL_GPIO_DeInit+0x1e4>)
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	f003 0303 	and.w	r3, r3, #3
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	220f      	movs	r2, #15
 8005e88:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005e8e:	4a34      	ldr	r2, [pc, #208]	@ (8005f60 <HAL_GPIO_DeInit+0x1c8>)
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	089b      	lsrs	r3, r3, #2
 8005e94:	3302      	adds	r3, #2
 8005e96:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	43da      	mvns	r2, r3
 8005e9e:	4830      	ldr	r0, [pc, #192]	@ (8005f60 <HAL_GPIO_DeInit+0x1c8>)
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	089b      	lsrs	r3, r3, #2
 8005ea4:	400a      	ands	r2, r1
 8005ea6:	3302      	adds	r3, #2
 8005ea8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	2103      	movs	r1, #3
 8005eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	08da      	lsrs	r2, r3, #3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	3208      	adds	r2, #8
 8005ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	f003 0307 	and.w	r3, r3, #7
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	220f      	movs	r2, #15
 8005ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eda:	43db      	mvns	r3, r3
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	08d2      	lsrs	r2, r2, #3
 8005ee0:	4019      	ands	r1, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	3208      	adds	r2, #8
 8005ee6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	689a      	ldr	r2, [r3, #8]
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	005b      	lsls	r3, r3, #1
 8005ef2:	2103      	movs	r1, #3
 8005ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef8:	43db      	mvns	r3, r3
 8005efa:	401a      	ands	r2, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	685a      	ldr	r2, [r3, #4]
 8005f04:	2101      	movs	r1, #1
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	fa01 f303 	lsl.w	r3, r1, r3
 8005f0c:	43db      	mvns	r3, r3
 8005f0e:	401a      	ands	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	68da      	ldr	r2, [r3, #12]
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	005b      	lsls	r3, r3, #1
 8005f1c:	2103      	movs	r1, #3
 8005f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f22:	43db      	mvns	r3, r3
 8005f24:	401a      	ands	r2, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f2e:	2101      	movs	r1, #1
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	fa01 f303 	lsl.w	r3, r1, r3
 8005f36:	43db      	mvns	r3, r3
 8005f38:	401a      	ands	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	3301      	adds	r3, #1
 8005f42:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005f44:	683a      	ldr	r2, [r7, #0]
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	fa22 f303 	lsr.w	r3, r2, r3
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f47f af2b 	bne.w	8005da8 <HAL_GPIO_DeInit+0x10>
  }
}
 8005f52:	bf00      	nop
 8005f54:	bf00      	nop
 8005f56:	371c      	adds	r7, #28
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr
 8005f60:	40010000 	.word	0x40010000
 8005f64:	48000400 	.word	0x48000400
 8005f68:	48000800 	.word	0x48000800
 8005f6c:	48000c00 	.word	0x48000c00
 8005f70:	48001000 	.word	0x48001000
 8005f74:	48001400 	.word	0x48001400
 8005f78:	48001800 	.word	0x48001800
 8005f7c:	40010400 	.word	0x40010400

08005f80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	691a      	ldr	r2, [r3, #16]
 8005f90:	887b      	ldrh	r3, [r7, #2]
 8005f92:	4013      	ands	r3, r2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d002      	beq.n	8005f9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	73fb      	strb	r3, [r7, #15]
 8005f9c:	e001      	b.n	8005fa2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	460b      	mov	r3, r1
 8005fba:	807b      	strh	r3, [r7, #2]
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005fc0:	787b      	ldrb	r3, [r7, #1]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005fc6:	887a      	ldrh	r2, [r7, #2]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005fcc:	e002      	b.n	8005fd4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005fce:	887a      	ldrh	r2, [r7, #2]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	460b      	mov	r3, r1
 8005fea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ff2:	887a      	ldrh	r2, [r7, #2]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	041a      	lsls	r2, r3, #16
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	43d9      	mvns	r1, r3
 8005ffe:	887b      	ldrh	r3, [r7, #2]
 8006000:	400b      	ands	r3, r1
 8006002:	431a      	orrs	r2, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	619a      	str	r2, [r3, #24]
}
 8006008:	bf00      	nop
 800600a:	3714      	adds	r7, #20
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	4603      	mov	r3, r0
 800601c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800601e:	4b08      	ldr	r3, [pc, #32]	@ (8006040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006020:	695a      	ldr	r2, [r3, #20]
 8006022:	88fb      	ldrh	r3, [r7, #6]
 8006024:	4013      	ands	r3, r2
 8006026:	2b00      	cmp	r3, #0
 8006028:	d006      	beq.n	8006038 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800602a:	4a05      	ldr	r2, [pc, #20]	@ (8006040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800602c:	88fb      	ldrh	r3, [r7, #6]
 800602e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006030:	88fb      	ldrh	r3, [r7, #6]
 8006032:	4618      	mov	r0, r3
 8006034:	f7fd f9f0 	bl	8003418 <HAL_GPIO_EXTI_Callback>
  }
}
 8006038:	bf00      	nop
 800603a:	3708      	adds	r7, #8
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	40010400 	.word	0x40010400

08006044 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e08d      	b.n	8006172 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d106      	bne.n	8006070 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f7fe facc 	bl	8004608 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2224      	movs	r2, #36	@ 0x24
 8006074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f022 0201 	bic.w	r2, r2, #1
 8006086:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006094:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	689a      	ldr	r2, [r3, #8]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80060a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d107      	bne.n	80060be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	689a      	ldr	r2, [r3, #8]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060ba:	609a      	str	r2, [r3, #8]
 80060bc:	e006      	b.n	80060cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	689a      	ldr	r2, [r3, #8]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80060ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d108      	bne.n	80060e6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685a      	ldr	r2, [r3, #4]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060e2:	605a      	str	r2, [r3, #4]
 80060e4:	e007      	b.n	80060f6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	685a      	ldr	r2, [r3, #4]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	6812      	ldr	r2, [r2, #0]
 8006100:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006104:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006108:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68da      	ldr	r2, [r3, #12]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006118:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	691a      	ldr	r2, [r3, #16]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	699b      	ldr	r3, [r3, #24]
 800612a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	430a      	orrs	r2, r1
 8006132:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	69d9      	ldr	r1, [r3, #28]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a1a      	ldr	r2, [r3, #32]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	430a      	orrs	r2, r1
 8006142:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f042 0201 	orr.w	r2, r2, #1
 8006152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2220      	movs	r2, #32
 800615e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3708      	adds	r7, #8
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}

0800617a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800617a:	b480      	push	{r7}
 800617c:	b083      	sub	sp, #12
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
 8006182:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800618a:	b2db      	uxtb	r3, r3
 800618c:	2b20      	cmp	r3, #32
 800618e:	d138      	bne.n	8006202 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006196:	2b01      	cmp	r3, #1
 8006198:	d101      	bne.n	800619e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800619a:	2302      	movs	r3, #2
 800619c:	e032      	b.n	8006204 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2224      	movs	r2, #36	@ 0x24
 80061aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f022 0201 	bic.w	r2, r2, #1
 80061bc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80061cc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6819      	ldr	r1, [r3, #0]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	683a      	ldr	r2, [r7, #0]
 80061da:	430a      	orrs	r2, r1
 80061dc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f042 0201 	orr.w	r2, r2, #1
 80061ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2220      	movs	r2, #32
 80061f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80061fe:	2300      	movs	r3, #0
 8006200:	e000      	b.n	8006204 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006202:	2302      	movs	r3, #2
  }
}
 8006204:	4618      	mov	r0, r3
 8006206:	370c      	adds	r7, #12
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr

08006210 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006210:	b480      	push	{r7}
 8006212:	b085      	sub	sp, #20
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b20      	cmp	r3, #32
 8006224:	d139      	bne.n	800629a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800622c:	2b01      	cmp	r3, #1
 800622e:	d101      	bne.n	8006234 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006230:	2302      	movs	r3, #2
 8006232:	e033      	b.n	800629c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2224      	movs	r2, #36	@ 0x24
 8006240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f022 0201 	bic.w	r2, r2, #1
 8006252:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006262:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	021b      	lsls	r3, r3, #8
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	4313      	orrs	r3, r2
 800626c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f042 0201 	orr.w	r2, r2, #1
 8006284:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2220      	movs	r2, #32
 800628a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006296:	2300      	movs	r3, #0
 8006298:	e000      	b.n	800629c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800629a:	2302      	movs	r3, #2
  }
}
 800629c:	4618      	mov	r0, r3
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b086      	sub	sp, #24
 80062ac:	af02      	add	r7, sp, #8
 80062ae:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d101      	bne.n	80062ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e101      	b.n	80064be <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d106      	bne.n	80062d4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f7fe fb08 	bl	80048e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2203      	movs	r2, #3
 80062d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4618      	mov	r0, r3
 80062e8:	f004 feb6 	bl	800b058 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6818      	ldr	r0, [r3, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	7c1a      	ldrb	r2, [r3, #16]
 80062f4:	f88d 2000 	strb.w	r2, [sp]
 80062f8:	3304      	adds	r3, #4
 80062fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80062fc:	f004 fe7f 	bl	800affe <USB_CoreInit>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d005      	beq.n	8006312 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2202      	movs	r2, #2
 800630a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e0d5      	b.n	80064be <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2100      	movs	r1, #0
 8006318:	4618      	mov	r0, r3
 800631a:	f004 feae 	bl	800b07a <USB_SetCurrentMode>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d005      	beq.n	8006330 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2202      	movs	r2, #2
 8006328:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e0c6      	b.n	80064be <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006330:	2300      	movs	r3, #0
 8006332:	73fb      	strb	r3, [r7, #15]
 8006334:	e04a      	b.n	80063cc <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006336:	7bfa      	ldrb	r2, [r7, #15]
 8006338:	6879      	ldr	r1, [r7, #4]
 800633a:	4613      	mov	r3, r2
 800633c:	00db      	lsls	r3, r3, #3
 800633e:	4413      	add	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	440b      	add	r3, r1
 8006344:	3315      	adds	r3, #21
 8006346:	2201      	movs	r2, #1
 8006348:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800634a:	7bfa      	ldrb	r2, [r7, #15]
 800634c:	6879      	ldr	r1, [r7, #4]
 800634e:	4613      	mov	r3, r2
 8006350:	00db      	lsls	r3, r3, #3
 8006352:	4413      	add	r3, r2
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	440b      	add	r3, r1
 8006358:	3314      	adds	r3, #20
 800635a:	7bfa      	ldrb	r2, [r7, #15]
 800635c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800635e:	7bfa      	ldrb	r2, [r7, #15]
 8006360:	7bfb      	ldrb	r3, [r7, #15]
 8006362:	b298      	uxth	r0, r3
 8006364:	6879      	ldr	r1, [r7, #4]
 8006366:	4613      	mov	r3, r2
 8006368:	00db      	lsls	r3, r3, #3
 800636a:	4413      	add	r3, r2
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	440b      	add	r3, r1
 8006370:	332e      	adds	r3, #46	@ 0x2e
 8006372:	4602      	mov	r2, r0
 8006374:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006376:	7bfa      	ldrb	r2, [r7, #15]
 8006378:	6879      	ldr	r1, [r7, #4]
 800637a:	4613      	mov	r3, r2
 800637c:	00db      	lsls	r3, r3, #3
 800637e:	4413      	add	r3, r2
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	440b      	add	r3, r1
 8006384:	3318      	adds	r3, #24
 8006386:	2200      	movs	r2, #0
 8006388:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800638a:	7bfa      	ldrb	r2, [r7, #15]
 800638c:	6879      	ldr	r1, [r7, #4]
 800638e:	4613      	mov	r3, r2
 8006390:	00db      	lsls	r3, r3, #3
 8006392:	4413      	add	r3, r2
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	440b      	add	r3, r1
 8006398:	331c      	adds	r3, #28
 800639a:	2200      	movs	r2, #0
 800639c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800639e:	7bfa      	ldrb	r2, [r7, #15]
 80063a0:	6879      	ldr	r1, [r7, #4]
 80063a2:	4613      	mov	r3, r2
 80063a4:	00db      	lsls	r3, r3, #3
 80063a6:	4413      	add	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	440b      	add	r3, r1
 80063ac:	3320      	adds	r3, #32
 80063ae:	2200      	movs	r2, #0
 80063b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80063b2:	7bfa      	ldrb	r2, [r7, #15]
 80063b4:	6879      	ldr	r1, [r7, #4]
 80063b6:	4613      	mov	r3, r2
 80063b8:	00db      	lsls	r3, r3, #3
 80063ba:	4413      	add	r3, r2
 80063bc:	009b      	lsls	r3, r3, #2
 80063be:	440b      	add	r3, r1
 80063c0:	3324      	adds	r3, #36	@ 0x24
 80063c2:	2200      	movs	r2, #0
 80063c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80063c6:	7bfb      	ldrb	r3, [r7, #15]
 80063c8:	3301      	adds	r3, #1
 80063ca:	73fb      	strb	r3, [r7, #15]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	791b      	ldrb	r3, [r3, #4]
 80063d0:	7bfa      	ldrb	r2, [r7, #15]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d3af      	bcc.n	8006336 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80063d6:	2300      	movs	r3, #0
 80063d8:	73fb      	strb	r3, [r7, #15]
 80063da:	e044      	b.n	8006466 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80063dc:	7bfa      	ldrb	r2, [r7, #15]
 80063de:	6879      	ldr	r1, [r7, #4]
 80063e0:	4613      	mov	r3, r2
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	4413      	add	r3, r2
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	440b      	add	r3, r1
 80063ea:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80063ee:	2200      	movs	r2, #0
 80063f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80063f2:	7bfa      	ldrb	r2, [r7, #15]
 80063f4:	6879      	ldr	r1, [r7, #4]
 80063f6:	4613      	mov	r3, r2
 80063f8:	00db      	lsls	r3, r3, #3
 80063fa:	4413      	add	r3, r2
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	440b      	add	r3, r1
 8006400:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006404:	7bfa      	ldrb	r2, [r7, #15]
 8006406:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006408:	7bfa      	ldrb	r2, [r7, #15]
 800640a:	6879      	ldr	r1, [r7, #4]
 800640c:	4613      	mov	r3, r2
 800640e:	00db      	lsls	r3, r3, #3
 8006410:	4413      	add	r3, r2
 8006412:	009b      	lsls	r3, r3, #2
 8006414:	440b      	add	r3, r1
 8006416:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800641a:	2200      	movs	r2, #0
 800641c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800641e:	7bfa      	ldrb	r2, [r7, #15]
 8006420:	6879      	ldr	r1, [r7, #4]
 8006422:	4613      	mov	r3, r2
 8006424:	00db      	lsls	r3, r3, #3
 8006426:	4413      	add	r3, r2
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	440b      	add	r3, r1
 800642c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006430:	2200      	movs	r2, #0
 8006432:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006434:	7bfa      	ldrb	r2, [r7, #15]
 8006436:	6879      	ldr	r1, [r7, #4]
 8006438:	4613      	mov	r3, r2
 800643a:	00db      	lsls	r3, r3, #3
 800643c:	4413      	add	r3, r2
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	440b      	add	r3, r1
 8006442:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006446:	2200      	movs	r2, #0
 8006448:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800644a:	7bfa      	ldrb	r2, [r7, #15]
 800644c:	6879      	ldr	r1, [r7, #4]
 800644e:	4613      	mov	r3, r2
 8006450:	00db      	lsls	r3, r3, #3
 8006452:	4413      	add	r3, r2
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	440b      	add	r3, r1
 8006458:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800645c:	2200      	movs	r2, #0
 800645e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006460:	7bfb      	ldrb	r3, [r7, #15]
 8006462:	3301      	adds	r3, #1
 8006464:	73fb      	strb	r3, [r7, #15]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	791b      	ldrb	r3, [r3, #4]
 800646a:	7bfa      	ldrb	r2, [r7, #15]
 800646c:	429a      	cmp	r2, r3
 800646e:	d3b5      	bcc.n	80063dc <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6818      	ldr	r0, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	7c1a      	ldrb	r2, [r3, #16]
 8006478:	f88d 2000 	strb.w	r2, [sp]
 800647c:	3304      	adds	r3, #4
 800647e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006480:	f004 fe48 	bl	800b114 <USB_DevInit>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d005      	beq.n	8006496 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2202      	movs	r2, #2
 800648e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e013      	b.n	80064be <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	7b1b      	ldrb	r3, [r3, #12]
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d102      	bne.n	80064b2 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f000 f80a 	bl	80064c6 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f004 ffed 	bl	800b496 <USB_DevDisconnect>

  return HAL_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3710      	adds	r7, #16
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80064c6:	b480      	push	{r7}
 80064c8:	b085      	sub	sp, #20
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2200      	movs	r2, #0
 80064e0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	699b      	ldr	r3, [r3, #24]
 80064e8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064f8:	f043 0303 	orr.w	r3, r3, #3
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3714      	adds	r7, #20
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
	...

08006510 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006510:	b480      	push	{r7}
 8006512:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006514:	4b05      	ldr	r3, [pc, #20]	@ (800652c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a04      	ldr	r2, [pc, #16]	@ (800652c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800651a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800651e:	6013      	str	r3, [r2, #0]
}
 8006520:	bf00      	nop
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	40007000 	.word	0x40007000

08006530 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006530:	b480      	push	{r7}
 8006532:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006534:	4b04      	ldr	r3, [pc, #16]	@ (8006548 <HAL_PWREx_GetVoltageRange+0x18>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800653c:	4618      	mov	r0, r3
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	40007000 	.word	0x40007000

0800654c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800654c:	b480      	push	{r7}
 800654e:	b085      	sub	sp, #20
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800655a:	d130      	bne.n	80065be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800655c:	4b23      	ldr	r3, [pc, #140]	@ (80065ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006568:	d038      	beq.n	80065dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800656a:	4b20      	ldr	r3, [pc, #128]	@ (80065ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006572:	4a1e      	ldr	r2, [pc, #120]	@ (80065ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006574:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006578:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800657a:	4b1d      	ldr	r3, [pc, #116]	@ (80065f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2232      	movs	r2, #50	@ 0x32
 8006580:	fb02 f303 	mul.w	r3, r2, r3
 8006584:	4a1b      	ldr	r2, [pc, #108]	@ (80065f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006586:	fba2 2303 	umull	r2, r3, r2, r3
 800658a:	0c9b      	lsrs	r3, r3, #18
 800658c:	3301      	adds	r3, #1
 800658e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006590:	e002      	b.n	8006598 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	3b01      	subs	r3, #1
 8006596:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006598:	4b14      	ldr	r3, [pc, #80]	@ (80065ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800659a:	695b      	ldr	r3, [r3, #20]
 800659c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065a4:	d102      	bne.n	80065ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1f2      	bne.n	8006592 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80065ac:	4b0f      	ldr	r3, [pc, #60]	@ (80065ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065ae:	695b      	ldr	r3, [r3, #20]
 80065b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065b8:	d110      	bne.n	80065dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e00f      	b.n	80065de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80065be:	4b0b      	ldr	r3, [pc, #44]	@ (80065ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80065c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065ca:	d007      	beq.n	80065dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80065cc:	4b07      	ldr	r3, [pc, #28]	@ (80065ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80065d4:	4a05      	ldr	r2, [pc, #20]	@ (80065ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80065da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3714      	adds	r7, #20
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	40007000 	.word	0x40007000
 80065f0:	20000004 	.word	0x20000004
 80065f4:	431bde83 	.word	0x431bde83

080065f8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80065f8:	b480      	push	{r7}
 80065fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80065fc:	4b05      	ldr	r3, [pc, #20]	@ (8006614 <HAL_PWREx_EnableVddUSB+0x1c>)
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	4a04      	ldr	r2, [pc, #16]	@ (8006614 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006602:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006606:	6053      	str	r3, [r2, #4]
}
 8006608:	bf00      	nop
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	40007000 	.word	0x40007000

08006618 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af02      	add	r7, sp, #8
 800661e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006620:	f7fe ff12 	bl	8005448 <HAL_GetTick>
 8006624:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d101      	bne.n	8006630 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e063      	b.n	80066f8 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006636:	b2db      	uxtb	r3, r3
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10b      	bne.n	8006654 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f7fe f83d 	bl	80046c4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800664a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f858 	bl	8006704 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	3b01      	subs	r3, #1
 8006664:	021a      	lsls	r2, r3, #8
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006672:	9300      	str	r3, [sp, #0]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	2120      	movs	r1, #32
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f850 	bl	8006720 <QSPI_WaitFlagStateUntilTimeout>
 8006680:	4603      	mov	r3, r0
 8006682:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006684:	7afb      	ldrb	r3, [r7, #11]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d131      	bne.n	80066ee <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006694:	f023 0310 	bic.w	r3, r3, #16
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	6852      	ldr	r2, [r2, #4]
 800669c:	0611      	lsls	r1, r2, #24
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	68d2      	ldr	r2, [r2, #12]
 80066a2:	4311      	orrs	r1, r2
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	6812      	ldr	r2, [r2, #0]
 80066a8:	430b      	orrs	r3, r1
 80066aa:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	685a      	ldr	r2, [r3, #4]
 80066b2:	4b13      	ldr	r3, [pc, #76]	@ (8006700 <HAL_QSPI_Init+0xe8>)
 80066b4:	4013      	ands	r3, r2
 80066b6:	687a      	ldr	r2, [r7, #4]
 80066b8:	6912      	ldr	r2, [r2, #16]
 80066ba:	0411      	lsls	r1, r2, #16
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	6952      	ldr	r2, [r2, #20]
 80066c0:	4311      	orrs	r1, r2
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	6992      	ldr	r2, [r2, #24]
 80066c6:	4311      	orrs	r1, r2
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	6812      	ldr	r2, [r2, #0]
 80066cc:	430b      	orrs	r3, r1
 80066ce:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f042 0201 	orr.w	r2, r2, #1
 80066de:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 80066f6:	7afb      	ldrb	r3, [r7, #11]
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3710      	adds	r7, #16
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	ffe0f8fe 	.word	0xffe0f8fe

08006704 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	603b      	str	r3, [r7, #0]
 800672c:	4613      	mov	r3, r2
 800672e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006730:	e01a      	b.n	8006768 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006738:	d016      	beq.n	8006768 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800673a:	f7fe fe85 	bl	8005448 <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	69ba      	ldr	r2, [r7, #24]
 8006746:	429a      	cmp	r2, r3
 8006748:	d302      	bcc.n	8006750 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800674a:	69bb      	ldr	r3, [r7, #24]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d10b      	bne.n	8006768 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2204      	movs	r2, #4
 8006754:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800675c:	f043 0201 	orr.w	r2, r3, #1
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e00e      	b.n	8006786 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	689a      	ldr	r2, [r3, #8]
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	4013      	ands	r3, r2
 8006772:	2b00      	cmp	r3, #0
 8006774:	bf14      	ite	ne
 8006776:	2301      	movne	r3, #1
 8006778:	2300      	moveq	r3, #0
 800677a:	b2db      	uxtb	r3, r3
 800677c:	461a      	mov	r2, r3
 800677e:	79fb      	ldrb	r3, [r7, #7]
 8006780:	429a      	cmp	r2, r3
 8006782:	d1d6      	bne.n	8006732 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3710      	adds	r7, #16
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
	...

08006790 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b088      	sub	sp, #32
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d101      	bne.n	80067a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e3ca      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067a2:	4b97      	ldr	r3, [pc, #604]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	f003 030c 	and.w	r3, r3, #12
 80067aa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067ac:	4b94      	ldr	r3, [pc, #592]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f003 0303 	and.w	r3, r3, #3
 80067b4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0310 	and.w	r3, r3, #16
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f000 80e4 	beq.w	800698c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d007      	beq.n	80067da <HAL_RCC_OscConfig+0x4a>
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	2b0c      	cmp	r3, #12
 80067ce:	f040 808b 	bne.w	80068e8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	f040 8087 	bne.w	80068e8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80067da:	4b89      	ldr	r3, [pc, #548]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0302 	and.w	r3, r3, #2
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d005      	beq.n	80067f2 <HAL_RCC_OscConfig+0x62>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e3a2      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a1a      	ldr	r2, [r3, #32]
 80067f6:	4b82      	ldr	r3, [pc, #520]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 0308 	and.w	r3, r3, #8
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d004      	beq.n	800680c <HAL_RCC_OscConfig+0x7c>
 8006802:	4b7f      	ldr	r3, [pc, #508]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800680a:	e005      	b.n	8006818 <HAL_RCC_OscConfig+0x88>
 800680c:	4b7c      	ldr	r3, [pc, #496]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 800680e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006812:	091b      	lsrs	r3, r3, #4
 8006814:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006818:	4293      	cmp	r3, r2
 800681a:	d223      	bcs.n	8006864 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	4618      	mov	r0, r3
 8006822:	f000 fd87 	bl	8007334 <RCC_SetFlashLatencyFromMSIRange>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d001      	beq.n	8006830 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800682c:	2301      	movs	r3, #1
 800682e:	e383      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006830:	4b73      	ldr	r3, [pc, #460]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a72      	ldr	r2, [pc, #456]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006836:	f043 0308 	orr.w	r3, r3, #8
 800683a:	6013      	str	r3, [r2, #0]
 800683c:	4b70      	ldr	r3, [pc, #448]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6a1b      	ldr	r3, [r3, #32]
 8006848:	496d      	ldr	r1, [pc, #436]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 800684a:	4313      	orrs	r3, r2
 800684c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800684e:	4b6c      	ldr	r3, [pc, #432]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	69db      	ldr	r3, [r3, #28]
 800685a:	021b      	lsls	r3, r3, #8
 800685c:	4968      	ldr	r1, [pc, #416]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 800685e:	4313      	orrs	r3, r2
 8006860:	604b      	str	r3, [r1, #4]
 8006862:	e025      	b.n	80068b0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006864:	4b66      	ldr	r3, [pc, #408]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a65      	ldr	r2, [pc, #404]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 800686a:	f043 0308 	orr.w	r3, r3, #8
 800686e:	6013      	str	r3, [r2, #0]
 8006870:	4b63      	ldr	r3, [pc, #396]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	4960      	ldr	r1, [pc, #384]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 800687e:	4313      	orrs	r3, r2
 8006880:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006882:	4b5f      	ldr	r3, [pc, #380]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	69db      	ldr	r3, [r3, #28]
 800688e:	021b      	lsls	r3, r3, #8
 8006890:	495b      	ldr	r1, [pc, #364]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006892:	4313      	orrs	r3, r2
 8006894:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d109      	bne.n	80068b0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6a1b      	ldr	r3, [r3, #32]
 80068a0:	4618      	mov	r0, r3
 80068a2:	f000 fd47 	bl	8007334 <RCC_SetFlashLatencyFromMSIRange>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d001      	beq.n	80068b0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e343      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80068b0:	f000 fc4a 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 80068b4:	4602      	mov	r2, r0
 80068b6:	4b52      	ldr	r3, [pc, #328]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	091b      	lsrs	r3, r3, #4
 80068bc:	f003 030f 	and.w	r3, r3, #15
 80068c0:	4950      	ldr	r1, [pc, #320]	@ (8006a04 <HAL_RCC_OscConfig+0x274>)
 80068c2:	5ccb      	ldrb	r3, [r1, r3]
 80068c4:	f003 031f 	and.w	r3, r3, #31
 80068c8:	fa22 f303 	lsr.w	r3, r2, r3
 80068cc:	4a4e      	ldr	r2, [pc, #312]	@ (8006a08 <HAL_RCC_OscConfig+0x278>)
 80068ce:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80068d0:	4b4e      	ldr	r3, [pc, #312]	@ (8006a0c <HAL_RCC_OscConfig+0x27c>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7fe f8a1 	bl	8004a1c <HAL_InitTick>
 80068da:	4603      	mov	r3, r0
 80068dc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80068de:	7bfb      	ldrb	r3, [r7, #15]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d052      	beq.n	800698a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80068e4:	7bfb      	ldrb	r3, [r7, #15]
 80068e6:	e327      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	699b      	ldr	r3, [r3, #24]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d032      	beq.n	8006956 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80068f0:	4b43      	ldr	r3, [pc, #268]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a42      	ldr	r2, [pc, #264]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80068f6:	f043 0301 	orr.w	r3, r3, #1
 80068fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80068fc:	f7fe fda4 	bl	8005448 <HAL_GetTick>
 8006900:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006902:	e008      	b.n	8006916 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006904:	f7fe fda0 	bl	8005448 <HAL_GetTick>
 8006908:	4602      	mov	r2, r0
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	1ad3      	subs	r3, r2, r3
 800690e:	2b02      	cmp	r3, #2
 8006910:	d901      	bls.n	8006916 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e310      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006916:	4b3a      	ldr	r3, [pc, #232]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d0f0      	beq.n	8006904 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006922:	4b37      	ldr	r3, [pc, #220]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a36      	ldr	r2, [pc, #216]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006928:	f043 0308 	orr.w	r3, r3, #8
 800692c:	6013      	str	r3, [r2, #0]
 800692e:	4b34      	ldr	r3, [pc, #208]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	4931      	ldr	r1, [pc, #196]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 800693c:	4313      	orrs	r3, r2
 800693e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006940:	4b2f      	ldr	r3, [pc, #188]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	69db      	ldr	r3, [r3, #28]
 800694c:	021b      	lsls	r3, r3, #8
 800694e:	492c      	ldr	r1, [pc, #176]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006950:	4313      	orrs	r3, r2
 8006952:	604b      	str	r3, [r1, #4]
 8006954:	e01a      	b.n	800698c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006956:	4b2a      	ldr	r3, [pc, #168]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a29      	ldr	r2, [pc, #164]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 800695c:	f023 0301 	bic.w	r3, r3, #1
 8006960:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006962:	f7fe fd71 	bl	8005448 <HAL_GetTick>
 8006966:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006968:	e008      	b.n	800697c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800696a:	f7fe fd6d 	bl	8005448 <HAL_GetTick>
 800696e:	4602      	mov	r2, r0
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	1ad3      	subs	r3, r2, r3
 8006974:	2b02      	cmp	r3, #2
 8006976:	d901      	bls.n	800697c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006978:	2303      	movs	r3, #3
 800697a:	e2dd      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800697c:	4b20      	ldr	r3, [pc, #128]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0302 	and.w	r3, r3, #2
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1f0      	bne.n	800696a <HAL_RCC_OscConfig+0x1da>
 8006988:	e000      	b.n	800698c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800698a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	2b00      	cmp	r3, #0
 8006996:	d074      	beq.n	8006a82 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	2b08      	cmp	r3, #8
 800699c:	d005      	beq.n	80069aa <HAL_RCC_OscConfig+0x21a>
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	2b0c      	cmp	r3, #12
 80069a2:	d10e      	bne.n	80069c2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	2b03      	cmp	r3, #3
 80069a8:	d10b      	bne.n	80069c2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069aa:	4b15      	ldr	r3, [pc, #84]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d064      	beq.n	8006a80 <HAL_RCC_OscConfig+0x2f0>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d160      	bne.n	8006a80 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e2ba      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069ca:	d106      	bne.n	80069da <HAL_RCC_OscConfig+0x24a>
 80069cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a0b      	ldr	r2, [pc, #44]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80069d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069d6:	6013      	str	r3, [r2, #0]
 80069d8:	e026      	b.n	8006a28 <HAL_RCC_OscConfig+0x298>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069e2:	d115      	bne.n	8006a10 <HAL_RCC_OscConfig+0x280>
 80069e4:	4b06      	ldr	r3, [pc, #24]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a05      	ldr	r2, [pc, #20]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80069ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80069ee:	6013      	str	r3, [r2, #0]
 80069f0:	4b03      	ldr	r3, [pc, #12]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a02      	ldr	r2, [pc, #8]	@ (8006a00 <HAL_RCC_OscConfig+0x270>)
 80069f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069fa:	6013      	str	r3, [r2, #0]
 80069fc:	e014      	b.n	8006a28 <HAL_RCC_OscConfig+0x298>
 80069fe:	bf00      	nop
 8006a00:	40021000 	.word	0x40021000
 8006a04:	080130cc 	.word	0x080130cc
 8006a08:	20000004 	.word	0x20000004
 8006a0c:	2000001c 	.word	0x2000001c
 8006a10:	4ba0      	ldr	r3, [pc, #640]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a9f      	ldr	r2, [pc, #636]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006a16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a1a:	6013      	str	r3, [r2, #0]
 8006a1c:	4b9d      	ldr	r3, [pc, #628]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a9c      	ldr	r2, [pc, #624]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006a22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d013      	beq.n	8006a58 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a30:	f7fe fd0a 	bl	8005448 <HAL_GetTick>
 8006a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a36:	e008      	b.n	8006a4a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a38:	f7fe fd06 	bl	8005448 <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	2b64      	cmp	r3, #100	@ 0x64
 8006a44:	d901      	bls.n	8006a4a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e276      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a4a:	4b92      	ldr	r3, [pc, #584]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d0f0      	beq.n	8006a38 <HAL_RCC_OscConfig+0x2a8>
 8006a56:	e014      	b.n	8006a82 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a58:	f7fe fcf6 	bl	8005448 <HAL_GetTick>
 8006a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a5e:	e008      	b.n	8006a72 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a60:	f7fe fcf2 	bl	8005448 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b64      	cmp	r3, #100	@ 0x64
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e262      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a72:	4b88      	ldr	r3, [pc, #544]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1f0      	bne.n	8006a60 <HAL_RCC_OscConfig+0x2d0>
 8006a7e:	e000      	b.n	8006a82 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 0302 	and.w	r3, r3, #2
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d060      	beq.n	8006b50 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	2b04      	cmp	r3, #4
 8006a92:	d005      	beq.n	8006aa0 <HAL_RCC_OscConfig+0x310>
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	2b0c      	cmp	r3, #12
 8006a98:	d119      	bne.n	8006ace <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d116      	bne.n	8006ace <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006aa0:	4b7c      	ldr	r3, [pc, #496]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d005      	beq.n	8006ab8 <HAL_RCC_OscConfig+0x328>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e23f      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ab8:	4b76      	ldr	r3, [pc, #472]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	061b      	lsls	r3, r3, #24
 8006ac6:	4973      	ldr	r1, [pc, #460]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006acc:	e040      	b.n	8006b50 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d023      	beq.n	8006b1e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ad6:	4b6f      	ldr	r3, [pc, #444]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a6e      	ldr	r2, [pc, #440]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006adc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ae0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae2:	f7fe fcb1 	bl	8005448 <HAL_GetTick>
 8006ae6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ae8:	e008      	b.n	8006afc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006aea:	f7fe fcad 	bl	8005448 <HAL_GetTick>
 8006aee:	4602      	mov	r2, r0
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d901      	bls.n	8006afc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e21d      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006afc:	4b65      	ldr	r3, [pc, #404]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d0f0      	beq.n	8006aea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b08:	4b62      	ldr	r3, [pc, #392]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	691b      	ldr	r3, [r3, #16]
 8006b14:	061b      	lsls	r3, r3, #24
 8006b16:	495f      	ldr	r1, [pc, #380]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	604b      	str	r3, [r1, #4]
 8006b1c:	e018      	b.n	8006b50 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b1e:	4b5d      	ldr	r3, [pc, #372]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a5c      	ldr	r2, [pc, #368]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006b24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b2a:	f7fe fc8d 	bl	8005448 <HAL_GetTick>
 8006b2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b30:	e008      	b.n	8006b44 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b32:	f7fe fc89 	bl	8005448 <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d901      	bls.n	8006b44 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e1f9      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b44:	4b53      	ldr	r3, [pc, #332]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1f0      	bne.n	8006b32 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0308 	and.w	r3, r3, #8
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d03c      	beq.n	8006bd6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	695b      	ldr	r3, [r3, #20]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d01c      	beq.n	8006b9e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b64:	4b4b      	ldr	r3, [pc, #300]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b6a:	4a4a      	ldr	r2, [pc, #296]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006b6c:	f043 0301 	orr.w	r3, r3, #1
 8006b70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b74:	f7fe fc68 	bl	8005448 <HAL_GetTick>
 8006b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b7a:	e008      	b.n	8006b8e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b7c:	f7fe fc64 	bl	8005448 <HAL_GetTick>
 8006b80:	4602      	mov	r2, r0
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d901      	bls.n	8006b8e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e1d4      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b8e:	4b41      	ldr	r3, [pc, #260]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006b90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b94:	f003 0302 	and.w	r3, r3, #2
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d0ef      	beq.n	8006b7c <HAL_RCC_OscConfig+0x3ec>
 8006b9c:	e01b      	b.n	8006bd6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b9e:	4b3d      	ldr	r3, [pc, #244]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006ba0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ba4:	4a3b      	ldr	r2, [pc, #236]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006ba6:	f023 0301 	bic.w	r3, r3, #1
 8006baa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bae:	f7fe fc4b 	bl	8005448 <HAL_GetTick>
 8006bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bb4:	e008      	b.n	8006bc8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bb6:	f7fe fc47 	bl	8005448 <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	2b02      	cmp	r3, #2
 8006bc2:	d901      	bls.n	8006bc8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	e1b7      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bc8:	4b32      	ldr	r3, [pc, #200]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006bca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bce:	f003 0302 	and.w	r3, r3, #2
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1ef      	bne.n	8006bb6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0304 	and.w	r3, r3, #4
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f000 80a6 	beq.w	8006d30 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006be4:	2300      	movs	r3, #0
 8006be6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006be8:	4b2a      	ldr	r3, [pc, #168]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d10d      	bne.n	8006c10 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bf4:	4b27      	ldr	r3, [pc, #156]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bf8:	4a26      	ldr	r2, [pc, #152]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006bfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c00:	4b24      	ldr	r3, [pc, #144]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c08:	60bb      	str	r3, [r7, #8]
 8006c0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c10:	4b21      	ldr	r3, [pc, #132]	@ (8006c98 <HAL_RCC_OscConfig+0x508>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d118      	bne.n	8006c4e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c1c:	4b1e      	ldr	r3, [pc, #120]	@ (8006c98 <HAL_RCC_OscConfig+0x508>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a1d      	ldr	r2, [pc, #116]	@ (8006c98 <HAL_RCC_OscConfig+0x508>)
 8006c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c28:	f7fe fc0e 	bl	8005448 <HAL_GetTick>
 8006c2c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c2e:	e008      	b.n	8006c42 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c30:	f7fe fc0a 	bl	8005448 <HAL_GetTick>
 8006c34:	4602      	mov	r2, r0
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	2b02      	cmp	r3, #2
 8006c3c:	d901      	bls.n	8006c42 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e17a      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c42:	4b15      	ldr	r3, [pc, #84]	@ (8006c98 <HAL_RCC_OscConfig+0x508>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d0f0      	beq.n	8006c30 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d108      	bne.n	8006c68 <HAL_RCC_OscConfig+0x4d8>
 8006c56:	4b0f      	ldr	r3, [pc, #60]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006c5e:	f043 0301 	orr.w	r3, r3, #1
 8006c62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c66:	e029      	b.n	8006cbc <HAL_RCC_OscConfig+0x52c>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	2b05      	cmp	r3, #5
 8006c6e:	d115      	bne.n	8006c9c <HAL_RCC_OscConfig+0x50c>
 8006c70:	4b08      	ldr	r3, [pc, #32]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c76:	4a07      	ldr	r2, [pc, #28]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006c78:	f043 0304 	orr.w	r3, r3, #4
 8006c7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c80:	4b04      	ldr	r3, [pc, #16]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c86:	4a03      	ldr	r2, [pc, #12]	@ (8006c94 <HAL_RCC_OscConfig+0x504>)
 8006c88:	f043 0301 	orr.w	r3, r3, #1
 8006c8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c90:	e014      	b.n	8006cbc <HAL_RCC_OscConfig+0x52c>
 8006c92:	bf00      	nop
 8006c94:	40021000 	.word	0x40021000
 8006c98:	40007000 	.word	0x40007000
 8006c9c:	4b9c      	ldr	r3, [pc, #624]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ca2:	4a9b      	ldr	r2, [pc, #620]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006ca4:	f023 0301 	bic.w	r3, r3, #1
 8006ca8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006cac:	4b98      	ldr	r3, [pc, #608]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cb2:	4a97      	ldr	r2, [pc, #604]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006cb4:	f023 0304 	bic.w	r3, r3, #4
 8006cb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d016      	beq.n	8006cf2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cc4:	f7fe fbc0 	bl	8005448 <HAL_GetTick>
 8006cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cca:	e00a      	b.n	8006ce2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ccc:	f7fe fbbc 	bl	8005448 <HAL_GetTick>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	1ad3      	subs	r3, r2, r3
 8006cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d901      	bls.n	8006ce2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006cde:	2303      	movs	r3, #3
 8006ce0:	e12a      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ce2:	4b8b      	ldr	r3, [pc, #556]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ce8:	f003 0302 	and.w	r3, r3, #2
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d0ed      	beq.n	8006ccc <HAL_RCC_OscConfig+0x53c>
 8006cf0:	e015      	b.n	8006d1e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cf2:	f7fe fba9 	bl	8005448 <HAL_GetTick>
 8006cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cf8:	e00a      	b.n	8006d10 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cfa:	f7fe fba5 	bl	8005448 <HAL_GetTick>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	1ad3      	subs	r3, r2, r3
 8006d04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d901      	bls.n	8006d10 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	e113      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d10:	4b7f      	ldr	r3, [pc, #508]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d16:	f003 0302 	and.w	r3, r3, #2
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1ed      	bne.n	8006cfa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d1e:	7ffb      	ldrb	r3, [r7, #31]
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d105      	bne.n	8006d30 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d24:	4b7a      	ldr	r3, [pc, #488]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d28:	4a79      	ldr	r2, [pc, #484]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006d2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d2e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f000 80fe 	beq.w	8006f36 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	f040 80d0 	bne.w	8006ee4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006d44:	4b72      	ldr	r3, [pc, #456]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	f003 0203 	and.w	r2, r3, #3
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d130      	bne.n	8006dba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d62:	3b01      	subs	r3, #1
 8006d64:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d127      	bne.n	8006dba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d74:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d11f      	bne.n	8006dba <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006d84:	2a07      	cmp	r2, #7
 8006d86:	bf14      	ite	ne
 8006d88:	2201      	movne	r2, #1
 8006d8a:	2200      	moveq	r2, #0
 8006d8c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d113      	bne.n	8006dba <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d9c:	085b      	lsrs	r3, r3, #1
 8006d9e:	3b01      	subs	r3, #1
 8006da0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d109      	bne.n	8006dba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006db0:	085b      	lsrs	r3, r3, #1
 8006db2:	3b01      	subs	r3, #1
 8006db4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d06e      	beq.n	8006e98 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	2b0c      	cmp	r3, #12
 8006dbe:	d069      	beq.n	8006e94 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006dc0:	4b53      	ldr	r3, [pc, #332]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d105      	bne.n	8006dd8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006dcc:	4b50      	ldr	r3, [pc, #320]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d001      	beq.n	8006ddc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e0ad      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006ddc:	4b4c      	ldr	r3, [pc, #304]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a4b      	ldr	r2, [pc, #300]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006de2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006de6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006de8:	f7fe fb2e 	bl	8005448 <HAL_GetTick>
 8006dec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dee:	e008      	b.n	8006e02 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006df0:	f7fe fb2a 	bl	8005448 <HAL_GetTick>
 8006df4:	4602      	mov	r2, r0
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d901      	bls.n	8006e02 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e09a      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e02:	4b43      	ldr	r3, [pc, #268]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d1f0      	bne.n	8006df0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e0e:	4b40      	ldr	r3, [pc, #256]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006e10:	68da      	ldr	r2, [r3, #12]
 8006e12:	4b40      	ldr	r3, [pc, #256]	@ (8006f14 <HAL_RCC_OscConfig+0x784>)
 8006e14:	4013      	ands	r3, r2
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006e1e:	3a01      	subs	r2, #1
 8006e20:	0112      	lsls	r2, r2, #4
 8006e22:	4311      	orrs	r1, r2
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006e28:	0212      	lsls	r2, r2, #8
 8006e2a:	4311      	orrs	r1, r2
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006e30:	0852      	lsrs	r2, r2, #1
 8006e32:	3a01      	subs	r2, #1
 8006e34:	0552      	lsls	r2, r2, #21
 8006e36:	4311      	orrs	r1, r2
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006e3c:	0852      	lsrs	r2, r2, #1
 8006e3e:	3a01      	subs	r2, #1
 8006e40:	0652      	lsls	r2, r2, #25
 8006e42:	4311      	orrs	r1, r2
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006e48:	0912      	lsrs	r2, r2, #4
 8006e4a:	0452      	lsls	r2, r2, #17
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	4930      	ldr	r1, [pc, #192]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006e50:	4313      	orrs	r3, r2
 8006e52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006e54:	4b2e      	ldr	r3, [pc, #184]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a2d      	ldr	r2, [pc, #180]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006e5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006e60:	4b2b      	ldr	r3, [pc, #172]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	4a2a      	ldr	r2, [pc, #168]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006e66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006e6c:	f7fe faec 	bl	8005448 <HAL_GetTick>
 8006e70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e72:	e008      	b.n	8006e86 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e74:	f7fe fae8 	bl	8005448 <HAL_GetTick>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	1ad3      	subs	r3, r2, r3
 8006e7e:	2b02      	cmp	r3, #2
 8006e80:	d901      	bls.n	8006e86 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006e82:	2303      	movs	r3, #3
 8006e84:	e058      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e86:	4b22      	ldr	r3, [pc, #136]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d0f0      	beq.n	8006e74 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006e92:	e050      	b.n	8006f36 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e04f      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e98:	4b1d      	ldr	r3, [pc, #116]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d148      	bne.n	8006f36 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a19      	ldr	r2, [pc, #100]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006eaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006eae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006eb0:	4b17      	ldr	r3, [pc, #92]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	4a16      	ldr	r2, [pc, #88]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006eb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006eba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006ebc:	f7fe fac4 	bl	8005448 <HAL_GetTick>
 8006ec0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ec2:	e008      	b.n	8006ed6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ec4:	f7fe fac0 	bl	8005448 <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d901      	bls.n	8006ed6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e030      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d0f0      	beq.n	8006ec4 <HAL_RCC_OscConfig+0x734>
 8006ee2:	e028      	b.n	8006f36 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	2b0c      	cmp	r3, #12
 8006ee8:	d023      	beq.n	8006f32 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eea:	4b09      	ldr	r3, [pc, #36]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a08      	ldr	r2, [pc, #32]	@ (8006f10 <HAL_RCC_OscConfig+0x780>)
 8006ef0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ef4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ef6:	f7fe faa7 	bl	8005448 <HAL_GetTick>
 8006efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006efc:	e00c      	b.n	8006f18 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006efe:	f7fe faa3 	bl	8005448 <HAL_GetTick>
 8006f02:	4602      	mov	r2, r0
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d905      	bls.n	8006f18 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e013      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
 8006f10:	40021000 	.word	0x40021000
 8006f14:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f18:	4b09      	ldr	r3, [pc, #36]	@ (8006f40 <HAL_RCC_OscConfig+0x7b0>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1ec      	bne.n	8006efe <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006f24:	4b06      	ldr	r3, [pc, #24]	@ (8006f40 <HAL_RCC_OscConfig+0x7b0>)
 8006f26:	68da      	ldr	r2, [r3, #12]
 8006f28:	4905      	ldr	r1, [pc, #20]	@ (8006f40 <HAL_RCC_OscConfig+0x7b0>)
 8006f2a:	4b06      	ldr	r3, [pc, #24]	@ (8006f44 <HAL_RCC_OscConfig+0x7b4>)
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	60cb      	str	r3, [r1, #12]
 8006f30:	e001      	b.n	8006f36 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e000      	b.n	8006f38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3720      	adds	r7, #32
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	40021000 	.word	0x40021000
 8006f44:	feeefffc 	.word	0xfeeefffc

08006f48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d101      	bne.n	8006f5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e0e7      	b.n	800712c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006f5c:	4b75      	ldr	r3, [pc, #468]	@ (8007134 <HAL_RCC_ClockConfig+0x1ec>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0307 	and.w	r3, r3, #7
 8006f64:	683a      	ldr	r2, [r7, #0]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d910      	bls.n	8006f8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f6a:	4b72      	ldr	r3, [pc, #456]	@ (8007134 <HAL_RCC_ClockConfig+0x1ec>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f023 0207 	bic.w	r2, r3, #7
 8006f72:	4970      	ldr	r1, [pc, #448]	@ (8007134 <HAL_RCC_ClockConfig+0x1ec>)
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f7a:	4b6e      	ldr	r3, [pc, #440]	@ (8007134 <HAL_RCC_ClockConfig+0x1ec>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0307 	and.w	r3, r3, #7
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d001      	beq.n	8006f8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e0cf      	b.n	800712c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 0302 	and.w	r3, r3, #2
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d010      	beq.n	8006fba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	689a      	ldr	r2, [r3, #8]
 8006f9c:	4b66      	ldr	r3, [pc, #408]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d908      	bls.n	8006fba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fa8:	4b63      	ldr	r3, [pc, #396]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	4960      	ldr	r1, [pc, #384]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0301 	and.w	r3, r3, #1
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d04c      	beq.n	8007060 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	2b03      	cmp	r3, #3
 8006fcc:	d107      	bne.n	8006fde <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fce:	4b5a      	ldr	r3, [pc, #360]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d121      	bne.n	800701e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e0a6      	b.n	800712c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d107      	bne.n	8006ff6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006fe6:	4b54      	ldr	r3, [pc, #336]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d115      	bne.n	800701e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e09a      	b.n	800712c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d107      	bne.n	800700e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006ffe:	4b4e      	ldr	r3, [pc, #312]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0302 	and.w	r3, r3, #2
 8007006:	2b00      	cmp	r3, #0
 8007008:	d109      	bne.n	800701e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e08e      	b.n	800712c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800700e:	4b4a      	ldr	r3, [pc, #296]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007016:	2b00      	cmp	r3, #0
 8007018:	d101      	bne.n	800701e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e086      	b.n	800712c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800701e:	4b46      	ldr	r3, [pc, #280]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	f023 0203 	bic.w	r2, r3, #3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	4943      	ldr	r1, [pc, #268]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 800702c:	4313      	orrs	r3, r2
 800702e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007030:	f7fe fa0a 	bl	8005448 <HAL_GetTick>
 8007034:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007036:	e00a      	b.n	800704e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007038:	f7fe fa06 	bl	8005448 <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007046:	4293      	cmp	r3, r2
 8007048:	d901      	bls.n	800704e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e06e      	b.n	800712c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800704e:	4b3a      	ldr	r3, [pc, #232]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f003 020c 	and.w	r2, r3, #12
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	429a      	cmp	r2, r3
 800705e:	d1eb      	bne.n	8007038 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 0302 	and.w	r3, r3, #2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d010      	beq.n	800708e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689a      	ldr	r2, [r3, #8]
 8007070:	4b31      	ldr	r3, [pc, #196]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007078:	429a      	cmp	r2, r3
 800707a:	d208      	bcs.n	800708e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800707c:	4b2e      	ldr	r3, [pc, #184]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	492b      	ldr	r1, [pc, #172]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 800708a:	4313      	orrs	r3, r2
 800708c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800708e:	4b29      	ldr	r3, [pc, #164]	@ (8007134 <HAL_RCC_ClockConfig+0x1ec>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 0307 	and.w	r3, r3, #7
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	429a      	cmp	r2, r3
 800709a:	d210      	bcs.n	80070be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800709c:	4b25      	ldr	r3, [pc, #148]	@ (8007134 <HAL_RCC_ClockConfig+0x1ec>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f023 0207 	bic.w	r2, r3, #7
 80070a4:	4923      	ldr	r1, [pc, #140]	@ (8007134 <HAL_RCC_ClockConfig+0x1ec>)
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80070ac:	4b21      	ldr	r3, [pc, #132]	@ (8007134 <HAL_RCC_ClockConfig+0x1ec>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 0307 	and.w	r3, r3, #7
 80070b4:	683a      	ldr	r2, [r7, #0]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d001      	beq.n	80070be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e036      	b.n	800712c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 0304 	and.w	r3, r3, #4
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d008      	beq.n	80070dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070ca:	4b1b      	ldr	r3, [pc, #108]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	4918      	ldr	r1, [pc, #96]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 80070d8:	4313      	orrs	r3, r2
 80070da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f003 0308 	and.w	r3, r3, #8
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d009      	beq.n	80070fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070e8:	4b13      	ldr	r3, [pc, #76]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	691b      	ldr	r3, [r3, #16]
 80070f4:	00db      	lsls	r3, r3, #3
 80070f6:	4910      	ldr	r1, [pc, #64]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 80070f8:	4313      	orrs	r3, r2
 80070fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80070fc:	f000 f824 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 8007100:	4602      	mov	r2, r0
 8007102:	4b0d      	ldr	r3, [pc, #52]	@ (8007138 <HAL_RCC_ClockConfig+0x1f0>)
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	091b      	lsrs	r3, r3, #4
 8007108:	f003 030f 	and.w	r3, r3, #15
 800710c:	490b      	ldr	r1, [pc, #44]	@ (800713c <HAL_RCC_ClockConfig+0x1f4>)
 800710e:	5ccb      	ldrb	r3, [r1, r3]
 8007110:	f003 031f 	and.w	r3, r3, #31
 8007114:	fa22 f303 	lsr.w	r3, r2, r3
 8007118:	4a09      	ldr	r2, [pc, #36]	@ (8007140 <HAL_RCC_ClockConfig+0x1f8>)
 800711a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800711c:	4b09      	ldr	r3, [pc, #36]	@ (8007144 <HAL_RCC_ClockConfig+0x1fc>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4618      	mov	r0, r3
 8007122:	f7fd fc7b 	bl	8004a1c <HAL_InitTick>
 8007126:	4603      	mov	r3, r0
 8007128:	72fb      	strb	r3, [r7, #11]

  return status;
 800712a:	7afb      	ldrb	r3, [r7, #11]
}
 800712c:	4618      	mov	r0, r3
 800712e:	3710      	adds	r7, #16
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	40022000 	.word	0x40022000
 8007138:	40021000 	.word	0x40021000
 800713c:	080130cc 	.word	0x080130cc
 8007140:	20000004 	.word	0x20000004
 8007144:	2000001c 	.word	0x2000001c

08007148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007148:	b480      	push	{r7}
 800714a:	b089      	sub	sp, #36	@ 0x24
 800714c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800714e:	2300      	movs	r3, #0
 8007150:	61fb      	str	r3, [r7, #28]
 8007152:	2300      	movs	r3, #0
 8007154:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007156:	4b3e      	ldr	r3, [pc, #248]	@ (8007250 <HAL_RCC_GetSysClockFreq+0x108>)
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	f003 030c 	and.w	r3, r3, #12
 800715e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007160:	4b3b      	ldr	r3, [pc, #236]	@ (8007250 <HAL_RCC_GetSysClockFreq+0x108>)
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	f003 0303 	and.w	r3, r3, #3
 8007168:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d005      	beq.n	800717c <HAL_RCC_GetSysClockFreq+0x34>
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	2b0c      	cmp	r3, #12
 8007174:	d121      	bne.n	80071ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2b01      	cmp	r3, #1
 800717a:	d11e      	bne.n	80071ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800717c:	4b34      	ldr	r3, [pc, #208]	@ (8007250 <HAL_RCC_GetSysClockFreq+0x108>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 0308 	and.w	r3, r3, #8
 8007184:	2b00      	cmp	r3, #0
 8007186:	d107      	bne.n	8007198 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007188:	4b31      	ldr	r3, [pc, #196]	@ (8007250 <HAL_RCC_GetSysClockFreq+0x108>)
 800718a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800718e:	0a1b      	lsrs	r3, r3, #8
 8007190:	f003 030f 	and.w	r3, r3, #15
 8007194:	61fb      	str	r3, [r7, #28]
 8007196:	e005      	b.n	80071a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007198:	4b2d      	ldr	r3, [pc, #180]	@ (8007250 <HAL_RCC_GetSysClockFreq+0x108>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	091b      	lsrs	r3, r3, #4
 800719e:	f003 030f 	and.w	r3, r3, #15
 80071a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80071a4:	4a2b      	ldr	r2, [pc, #172]	@ (8007254 <HAL_RCC_GetSysClockFreq+0x10c>)
 80071a6:	69fb      	ldr	r3, [r7, #28]
 80071a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10d      	bne.n	80071d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80071b8:	e00a      	b.n	80071d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	2b04      	cmp	r3, #4
 80071be:	d102      	bne.n	80071c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80071c0:	4b25      	ldr	r3, [pc, #148]	@ (8007258 <HAL_RCC_GetSysClockFreq+0x110>)
 80071c2:	61bb      	str	r3, [r7, #24]
 80071c4:	e004      	b.n	80071d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	2b08      	cmp	r3, #8
 80071ca:	d101      	bne.n	80071d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80071cc:	4b23      	ldr	r3, [pc, #140]	@ (800725c <HAL_RCC_GetSysClockFreq+0x114>)
 80071ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	2b0c      	cmp	r3, #12
 80071d4:	d134      	bne.n	8007240 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071d6:	4b1e      	ldr	r3, [pc, #120]	@ (8007250 <HAL_RCC_GetSysClockFreq+0x108>)
 80071d8:	68db      	ldr	r3, [r3, #12]
 80071da:	f003 0303 	and.w	r3, r3, #3
 80071de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d003      	beq.n	80071ee <HAL_RCC_GetSysClockFreq+0xa6>
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	2b03      	cmp	r3, #3
 80071ea:	d003      	beq.n	80071f4 <HAL_RCC_GetSysClockFreq+0xac>
 80071ec:	e005      	b.n	80071fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80071ee:	4b1a      	ldr	r3, [pc, #104]	@ (8007258 <HAL_RCC_GetSysClockFreq+0x110>)
 80071f0:	617b      	str	r3, [r7, #20]
      break;
 80071f2:	e005      	b.n	8007200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80071f4:	4b19      	ldr	r3, [pc, #100]	@ (800725c <HAL_RCC_GetSysClockFreq+0x114>)
 80071f6:	617b      	str	r3, [r7, #20]
      break;
 80071f8:	e002      	b.n	8007200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	617b      	str	r3, [r7, #20]
      break;
 80071fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007200:	4b13      	ldr	r3, [pc, #76]	@ (8007250 <HAL_RCC_GetSysClockFreq+0x108>)
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	091b      	lsrs	r3, r3, #4
 8007206:	f003 0307 	and.w	r3, r3, #7
 800720a:	3301      	adds	r3, #1
 800720c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800720e:	4b10      	ldr	r3, [pc, #64]	@ (8007250 <HAL_RCC_GetSysClockFreq+0x108>)
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	0a1b      	lsrs	r3, r3, #8
 8007214:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	fb03 f202 	mul.w	r2, r3, r2
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	fbb2 f3f3 	udiv	r3, r2, r3
 8007224:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007226:	4b0a      	ldr	r3, [pc, #40]	@ (8007250 <HAL_RCC_GetSysClockFreq+0x108>)
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	0e5b      	lsrs	r3, r3, #25
 800722c:	f003 0303 	and.w	r3, r3, #3
 8007230:	3301      	adds	r3, #1
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007236:	697a      	ldr	r2, [r7, #20]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	fbb2 f3f3 	udiv	r3, r2, r3
 800723e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007240:	69bb      	ldr	r3, [r7, #24]
}
 8007242:	4618      	mov	r0, r3
 8007244:	3724      	adds	r7, #36	@ 0x24
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	40021000 	.word	0x40021000
 8007254:	080130e4 	.word	0x080130e4
 8007258:	00f42400 	.word	0x00f42400
 800725c:	007a1200 	.word	0x007a1200

08007260 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007260:	b480      	push	{r7}
 8007262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007264:	4b03      	ldr	r3, [pc, #12]	@ (8007274 <HAL_RCC_GetHCLKFreq+0x14>)
 8007266:	681b      	ldr	r3, [r3, #0]
}
 8007268:	4618      	mov	r0, r3
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	20000004 	.word	0x20000004

08007278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800727c:	f7ff fff0 	bl	8007260 <HAL_RCC_GetHCLKFreq>
 8007280:	4602      	mov	r2, r0
 8007282:	4b06      	ldr	r3, [pc, #24]	@ (800729c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	0a1b      	lsrs	r3, r3, #8
 8007288:	f003 0307 	and.w	r3, r3, #7
 800728c:	4904      	ldr	r1, [pc, #16]	@ (80072a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800728e:	5ccb      	ldrb	r3, [r1, r3]
 8007290:	f003 031f 	and.w	r3, r3, #31
 8007294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007298:	4618      	mov	r0, r3
 800729a:	bd80      	pop	{r7, pc}
 800729c:	40021000 	.word	0x40021000
 80072a0:	080130dc 	.word	0x080130dc

080072a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072a8:	f7ff ffda 	bl	8007260 <HAL_RCC_GetHCLKFreq>
 80072ac:	4602      	mov	r2, r0
 80072ae:	4b06      	ldr	r3, [pc, #24]	@ (80072c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	0adb      	lsrs	r3, r3, #11
 80072b4:	f003 0307 	and.w	r3, r3, #7
 80072b8:	4904      	ldr	r1, [pc, #16]	@ (80072cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80072ba:	5ccb      	ldrb	r3, [r1, r3]
 80072bc:	f003 031f 	and.w	r3, r3, #31
 80072c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	40021000 	.word	0x40021000
 80072cc:	080130dc 	.word	0x080130dc

080072d0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	220f      	movs	r2, #15
 80072de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80072e0:	4b12      	ldr	r3, [pc, #72]	@ (800732c <HAL_RCC_GetClockConfig+0x5c>)
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	f003 0203 	and.w	r2, r3, #3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80072ec:	4b0f      	ldr	r3, [pc, #60]	@ (800732c <HAL_RCC_GetClockConfig+0x5c>)
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80072f8:	4b0c      	ldr	r3, [pc, #48]	@ (800732c <HAL_RCC_GetClockConfig+0x5c>)
 80072fa:	689b      	ldr	r3, [r3, #8]
 80072fc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007304:	4b09      	ldr	r3, [pc, #36]	@ (800732c <HAL_RCC_GetClockConfig+0x5c>)
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	08db      	lsrs	r3, r3, #3
 800730a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007312:	4b07      	ldr	r3, [pc, #28]	@ (8007330 <HAL_RCC_GetClockConfig+0x60>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 0207 	and.w	r2, r3, #7
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	601a      	str	r2, [r3, #0]
}
 800731e:	bf00      	nop
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop
 800732c:	40021000 	.word	0x40021000
 8007330:	40022000 	.word	0x40022000

08007334 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800733c:	2300      	movs	r3, #0
 800733e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007340:	4b2a      	ldr	r3, [pc, #168]	@ (80073ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d003      	beq.n	8007354 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800734c:	f7ff f8f0 	bl	8006530 <HAL_PWREx_GetVoltageRange>
 8007350:	6178      	str	r0, [r7, #20]
 8007352:	e014      	b.n	800737e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007354:	4b25      	ldr	r3, [pc, #148]	@ (80073ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007356:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007358:	4a24      	ldr	r2, [pc, #144]	@ (80073ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800735a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800735e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007360:	4b22      	ldr	r3, [pc, #136]	@ (80073ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007364:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007368:	60fb      	str	r3, [r7, #12]
 800736a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800736c:	f7ff f8e0 	bl	8006530 <HAL_PWREx_GetVoltageRange>
 8007370:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007372:	4b1e      	ldr	r3, [pc, #120]	@ (80073ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007376:	4a1d      	ldr	r2, [pc, #116]	@ (80073ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007378:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800737c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007384:	d10b      	bne.n	800739e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2b80      	cmp	r3, #128	@ 0x80
 800738a:	d919      	bls.n	80073c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2ba0      	cmp	r3, #160	@ 0xa0
 8007390:	d902      	bls.n	8007398 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007392:	2302      	movs	r3, #2
 8007394:	613b      	str	r3, [r7, #16]
 8007396:	e013      	b.n	80073c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007398:	2301      	movs	r3, #1
 800739a:	613b      	str	r3, [r7, #16]
 800739c:	e010      	b.n	80073c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2b80      	cmp	r3, #128	@ 0x80
 80073a2:	d902      	bls.n	80073aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80073a4:	2303      	movs	r3, #3
 80073a6:	613b      	str	r3, [r7, #16]
 80073a8:	e00a      	b.n	80073c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2b80      	cmp	r3, #128	@ 0x80
 80073ae:	d102      	bne.n	80073b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80073b0:	2302      	movs	r3, #2
 80073b2:	613b      	str	r3, [r7, #16]
 80073b4:	e004      	b.n	80073c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2b70      	cmp	r3, #112	@ 0x70
 80073ba:	d101      	bne.n	80073c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80073bc:	2301      	movs	r3, #1
 80073be:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80073c0:	4b0b      	ldr	r3, [pc, #44]	@ (80073f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f023 0207 	bic.w	r2, r3, #7
 80073c8:	4909      	ldr	r1, [pc, #36]	@ (80073f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80073d0:	4b07      	ldr	r3, [pc, #28]	@ (80073f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0307 	and.w	r3, r3, #7
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d001      	beq.n	80073e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e000      	b.n	80073e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3718      	adds	r7, #24
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	40021000 	.word	0x40021000
 80073f0:	40022000 	.word	0x40022000

080073f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b086      	sub	sp, #24
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80073fc:	2300      	movs	r3, #0
 80073fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007400:	2300      	movs	r3, #0
 8007402:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800740c:	2b00      	cmp	r3, #0
 800740e:	d041      	beq.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007414:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007418:	d02a      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800741a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800741e:	d824      	bhi.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007420:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007424:	d008      	beq.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007426:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800742a:	d81e      	bhi.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800742c:	2b00      	cmp	r3, #0
 800742e:	d00a      	beq.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007430:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007434:	d010      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007436:	e018      	b.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007438:	4b86      	ldr	r3, [pc, #536]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	4a85      	ldr	r2, [pc, #532]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800743e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007442:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007444:	e015      	b.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	3304      	adds	r3, #4
 800744a:	2100      	movs	r1, #0
 800744c:	4618      	mov	r0, r3
 800744e:	f000 facb 	bl	80079e8 <RCCEx_PLLSAI1_Config>
 8007452:	4603      	mov	r3, r0
 8007454:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007456:	e00c      	b.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	3320      	adds	r3, #32
 800745c:	2100      	movs	r1, #0
 800745e:	4618      	mov	r0, r3
 8007460:	f000 fbb6 	bl	8007bd0 <RCCEx_PLLSAI2_Config>
 8007464:	4603      	mov	r3, r0
 8007466:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007468:	e003      	b.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	74fb      	strb	r3, [r7, #19]
      break;
 800746e:	e000      	b.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007470:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007472:	7cfb      	ldrb	r3, [r7, #19]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d10b      	bne.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007478:	4b76      	ldr	r3, [pc, #472]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800747a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800747e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007486:	4973      	ldr	r1, [pc, #460]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007488:	4313      	orrs	r3, r2
 800748a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800748e:	e001      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007490:	7cfb      	ldrb	r3, [r7, #19]
 8007492:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800749c:	2b00      	cmp	r3, #0
 800749e:	d041      	beq.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80074a8:	d02a      	beq.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80074aa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80074ae:	d824      	bhi.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x106>
 80074b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074b4:	d008      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80074b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074ba:	d81e      	bhi.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x106>
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00a      	beq.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80074c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80074c4:	d010      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80074c6:	e018      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80074c8:	4b62      	ldr	r3, [pc, #392]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	4a61      	ldr	r2, [pc, #388]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074d2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80074d4:	e015      	b.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	3304      	adds	r3, #4
 80074da:	2100      	movs	r1, #0
 80074dc:	4618      	mov	r0, r3
 80074de:	f000 fa83 	bl	80079e8 <RCCEx_PLLSAI1_Config>
 80074e2:	4603      	mov	r3, r0
 80074e4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80074e6:	e00c      	b.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	3320      	adds	r3, #32
 80074ec:	2100      	movs	r1, #0
 80074ee:	4618      	mov	r0, r3
 80074f0:	f000 fb6e 	bl	8007bd0 <RCCEx_PLLSAI2_Config>
 80074f4:	4603      	mov	r3, r0
 80074f6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80074f8:	e003      	b.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	74fb      	strb	r3, [r7, #19]
      break;
 80074fe:	e000      	b.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007500:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007502:	7cfb      	ldrb	r3, [r7, #19]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10b      	bne.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007508:	4b52      	ldr	r3, [pc, #328]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800750a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800750e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007516:	494f      	ldr	r1, [pc, #316]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007518:	4313      	orrs	r3, r2
 800751a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800751e:	e001      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007520:	7cfb      	ldrb	r3, [r7, #19]
 8007522:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800752c:	2b00      	cmp	r3, #0
 800752e:	f000 80a0 	beq.w	8007672 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007532:	2300      	movs	r3, #0
 8007534:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007536:	4b47      	ldr	r3, [pc, #284]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800753a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8007542:	2301      	movs	r3, #1
 8007544:	e000      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8007546:	2300      	movs	r3, #0
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00d      	beq.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800754c:	4b41      	ldr	r3, [pc, #260]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800754e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007550:	4a40      	ldr	r2, [pc, #256]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007552:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007556:	6593      	str	r3, [r2, #88]	@ 0x58
 8007558:	4b3e      	ldr	r3, [pc, #248]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800755a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800755c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007560:	60bb      	str	r3, [r7, #8]
 8007562:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007564:	2301      	movs	r3, #1
 8007566:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007568:	4b3b      	ldr	r3, [pc, #236]	@ (8007658 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a3a      	ldr	r2, [pc, #232]	@ (8007658 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800756e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007572:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007574:	f7fd ff68 	bl	8005448 <HAL_GetTick>
 8007578:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800757a:	e009      	b.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800757c:	f7fd ff64 	bl	8005448 <HAL_GetTick>
 8007580:	4602      	mov	r2, r0
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	2b02      	cmp	r3, #2
 8007588:	d902      	bls.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	74fb      	strb	r3, [r7, #19]
        break;
 800758e:	e005      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007590:	4b31      	ldr	r3, [pc, #196]	@ (8007658 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007598:	2b00      	cmp	r3, #0
 800759a:	d0ef      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800759c:	7cfb      	ldrb	r3, [r7, #19]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d15c      	bne.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80075a2:	4b2c      	ldr	r3, [pc, #176]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075ac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d01f      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075ba:	697a      	ldr	r2, [r7, #20]
 80075bc:	429a      	cmp	r2, r3
 80075be:	d019      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80075c0:	4b24      	ldr	r3, [pc, #144]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80075cc:	4b21      	ldr	r3, [pc, #132]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075d2:	4a20      	ldr	r2, [pc, #128]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80075dc:	4b1d      	ldr	r3, [pc, #116]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80075ec:	4a19      	ldr	r2, [pc, #100]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f003 0301 	and.w	r3, r3, #1
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d016      	beq.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075fe:	f7fd ff23 	bl	8005448 <HAL_GetTick>
 8007602:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007604:	e00b      	b.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007606:	f7fd ff1f 	bl	8005448 <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007614:	4293      	cmp	r3, r2
 8007616:	d902      	bls.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	74fb      	strb	r3, [r7, #19]
            break;
 800761c:	e006      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800761e:	4b0d      	ldr	r3, [pc, #52]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007620:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007624:	f003 0302 	and.w	r3, r3, #2
 8007628:	2b00      	cmp	r3, #0
 800762a:	d0ec      	beq.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800762c:	7cfb      	ldrb	r3, [r7, #19]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d10c      	bne.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007632:	4b08      	ldr	r3, [pc, #32]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007638:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007642:	4904      	ldr	r1, [pc, #16]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007644:	4313      	orrs	r3, r2
 8007646:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800764a:	e009      	b.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800764c:	7cfb      	ldrb	r3, [r7, #19]
 800764e:	74bb      	strb	r3, [r7, #18]
 8007650:	e006      	b.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8007652:	bf00      	nop
 8007654:	40021000 	.word	0x40021000
 8007658:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800765c:	7cfb      	ldrb	r3, [r7, #19]
 800765e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007660:	7c7b      	ldrb	r3, [r7, #17]
 8007662:	2b01      	cmp	r3, #1
 8007664:	d105      	bne.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007666:	4b9e      	ldr	r3, [pc, #632]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800766a:	4a9d      	ldr	r2, [pc, #628]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800766c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007670:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0301 	and.w	r3, r3, #1
 800767a:	2b00      	cmp	r3, #0
 800767c:	d00a      	beq.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800767e:	4b98      	ldr	r3, [pc, #608]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007684:	f023 0203 	bic.w	r2, r3, #3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800768c:	4994      	ldr	r1, [pc, #592]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800768e:	4313      	orrs	r3, r2
 8007690:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0302 	and.w	r3, r3, #2
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00a      	beq.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80076a0:	4b8f      	ldr	r3, [pc, #572]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076a6:	f023 020c 	bic.w	r2, r3, #12
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ae:	498c      	ldr	r1, [pc, #560]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076b0:	4313      	orrs	r3, r2
 80076b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f003 0304 	and.w	r3, r3, #4
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00a      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80076c2:	4b87      	ldr	r3, [pc, #540]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076c8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076d0:	4983      	ldr	r1, [pc, #524]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 0308 	and.w	r3, r3, #8
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00a      	beq.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80076e4:	4b7e      	ldr	r3, [pc, #504]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076f2:	497b      	ldr	r1, [pc, #492]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076f4:	4313      	orrs	r3, r2
 80076f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0310 	and.w	r3, r3, #16
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00a      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007706:	4b76      	ldr	r3, [pc, #472]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800770c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007714:	4972      	ldr	r1, [pc, #456]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007716:	4313      	orrs	r3, r2
 8007718:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 0320 	and.w	r3, r3, #32
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00a      	beq.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007728:	4b6d      	ldr	r3, [pc, #436]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800772a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800772e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007736:	496a      	ldr	r1, [pc, #424]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007738:	4313      	orrs	r3, r2
 800773a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00a      	beq.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800774a:	4b65      	ldr	r3, [pc, #404]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800774c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007750:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007758:	4961      	ldr	r1, [pc, #388]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800775a:	4313      	orrs	r3, r2
 800775c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00a      	beq.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800776c:	4b5c      	ldr	r3, [pc, #368]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800776e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007772:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800777a:	4959      	ldr	r1, [pc, #356]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800777c:	4313      	orrs	r3, r2
 800777e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800778a:	2b00      	cmp	r3, #0
 800778c:	d00a      	beq.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800778e:	4b54      	ldr	r3, [pc, #336]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007794:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800779c:	4950      	ldr	r1, [pc, #320]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800779e:	4313      	orrs	r3, r2
 80077a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d00a      	beq.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80077b0:	4b4b      	ldr	r3, [pc, #300]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077b6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077be:	4948      	ldr	r1, [pc, #288]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077c0:	4313      	orrs	r3, r2
 80077c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d00a      	beq.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80077d2:	4b43      	ldr	r3, [pc, #268]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077e0:	493f      	ldr	r1, [pc, #252]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077e2:	4313      	orrs	r3, r2
 80077e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d028      	beq.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80077f4:	4b3a      	ldr	r3, [pc, #232]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007802:	4937      	ldr	r1, [pc, #220]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007804:	4313      	orrs	r3, r2
 8007806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800780e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007812:	d106      	bne.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007814:	4b32      	ldr	r3, [pc, #200]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	4a31      	ldr	r2, [pc, #196]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800781a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800781e:	60d3      	str	r3, [r2, #12]
 8007820:	e011      	b.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007826:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800782a:	d10c      	bne.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	3304      	adds	r3, #4
 8007830:	2101      	movs	r1, #1
 8007832:	4618      	mov	r0, r3
 8007834:	f000 f8d8 	bl	80079e8 <RCCEx_PLLSAI1_Config>
 8007838:	4603      	mov	r3, r0
 800783a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800783c:	7cfb      	ldrb	r3, [r7, #19]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d001      	beq.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007842:	7cfb      	ldrb	r3, [r7, #19]
 8007844:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800784e:	2b00      	cmp	r3, #0
 8007850:	d028      	beq.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007852:	4b23      	ldr	r3, [pc, #140]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007858:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007860:	491f      	ldr	r1, [pc, #124]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007862:	4313      	orrs	r3, r2
 8007864:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800786c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007870:	d106      	bne.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007872:	4b1b      	ldr	r3, [pc, #108]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	4a1a      	ldr	r2, [pc, #104]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007878:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800787c:	60d3      	str	r3, [r2, #12]
 800787e:	e011      	b.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007884:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007888:	d10c      	bne.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	3304      	adds	r3, #4
 800788e:	2101      	movs	r1, #1
 8007890:	4618      	mov	r0, r3
 8007892:	f000 f8a9 	bl	80079e8 <RCCEx_PLLSAI1_Config>
 8007896:	4603      	mov	r3, r0
 8007898:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800789a:	7cfb      	ldrb	r3, [r7, #19]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d001      	beq.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80078a0:	7cfb      	ldrb	r3, [r7, #19]
 80078a2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d02b      	beq.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80078b0:	4b0b      	ldr	r3, [pc, #44]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078be:	4908      	ldr	r1, [pc, #32]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078c0:	4313      	orrs	r3, r2
 80078c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078ce:	d109      	bne.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80078d0:	4b03      	ldr	r3, [pc, #12]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	4a02      	ldr	r2, [pc, #8]	@ (80078e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80078da:	60d3      	str	r3, [r2, #12]
 80078dc:	e014      	b.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80078de:	bf00      	nop
 80078e0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078ec:	d10c      	bne.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	3304      	adds	r3, #4
 80078f2:	2101      	movs	r1, #1
 80078f4:	4618      	mov	r0, r3
 80078f6:	f000 f877 	bl	80079e8 <RCCEx_PLLSAI1_Config>
 80078fa:	4603      	mov	r3, r0
 80078fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80078fe:	7cfb      	ldrb	r3, [r7, #19]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d001      	beq.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007904:	7cfb      	ldrb	r3, [r7, #19]
 8007906:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007910:	2b00      	cmp	r3, #0
 8007912:	d02f      	beq.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007914:	4b2b      	ldr	r3, [pc, #172]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800791a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007922:	4928      	ldr	r1, [pc, #160]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007924:	4313      	orrs	r3, r2
 8007926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800792e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007932:	d10d      	bne.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	3304      	adds	r3, #4
 8007938:	2102      	movs	r1, #2
 800793a:	4618      	mov	r0, r3
 800793c:	f000 f854 	bl	80079e8 <RCCEx_PLLSAI1_Config>
 8007940:	4603      	mov	r3, r0
 8007942:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007944:	7cfb      	ldrb	r3, [r7, #19]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d014      	beq.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800794a:	7cfb      	ldrb	r3, [r7, #19]
 800794c:	74bb      	strb	r3, [r7, #18]
 800794e:	e011      	b.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007954:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007958:	d10c      	bne.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	3320      	adds	r3, #32
 800795e:	2102      	movs	r1, #2
 8007960:	4618      	mov	r0, r3
 8007962:	f000 f935 	bl	8007bd0 <RCCEx_PLLSAI2_Config>
 8007966:	4603      	mov	r3, r0
 8007968:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800796a:	7cfb      	ldrb	r3, [r7, #19]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d001      	beq.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007970:	7cfb      	ldrb	r3, [r7, #19]
 8007972:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800797c:	2b00      	cmp	r3, #0
 800797e:	d00a      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007980:	4b10      	ldr	r3, [pc, #64]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007986:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800798e:	490d      	ldr	r1, [pc, #52]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007990:	4313      	orrs	r3, r2
 8007992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00b      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80079a2:	4b08      	ldr	r3, [pc, #32]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079b2:	4904      	ldr	r1, [pc, #16]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079b4:	4313      	orrs	r3, r2
 80079b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80079ba:	7cbb      	ldrb	r3, [r7, #18]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3718      	adds	r7, #24
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	40021000 	.word	0x40021000

080079c8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80079c8:	b480      	push	{r7}
 80079ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80079cc:	4b05      	ldr	r3, [pc, #20]	@ (80079e4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a04      	ldr	r2, [pc, #16]	@ (80079e4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80079d2:	f043 0304 	orr.w	r3, r3, #4
 80079d6:	6013      	str	r3, [r2, #0]
}
 80079d8:	bf00      	nop
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop
 80079e4:	40021000 	.word	0x40021000

080079e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80079f2:	2300      	movs	r3, #0
 80079f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80079f6:	4b75      	ldr	r3, [pc, #468]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	f003 0303 	and.w	r3, r3, #3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d018      	beq.n	8007a34 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007a02:	4b72      	ldr	r3, [pc, #456]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a04:	68db      	ldr	r3, [r3, #12]
 8007a06:	f003 0203 	and.w	r2, r3, #3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d10d      	bne.n	8007a2e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
       ||
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d009      	beq.n	8007a2e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007a1a:	4b6c      	ldr	r3, [pc, #432]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	091b      	lsrs	r3, r3, #4
 8007a20:	f003 0307 	and.w	r3, r3, #7
 8007a24:	1c5a      	adds	r2, r3, #1
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	685b      	ldr	r3, [r3, #4]
       ||
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d047      	beq.n	8007abe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	73fb      	strb	r3, [r7, #15]
 8007a32:	e044      	b.n	8007abe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b03      	cmp	r3, #3
 8007a3a:	d018      	beq.n	8007a6e <RCCEx_PLLSAI1_Config+0x86>
 8007a3c:	2b03      	cmp	r3, #3
 8007a3e:	d825      	bhi.n	8007a8c <RCCEx_PLLSAI1_Config+0xa4>
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d002      	beq.n	8007a4a <RCCEx_PLLSAI1_Config+0x62>
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d009      	beq.n	8007a5c <RCCEx_PLLSAI1_Config+0x74>
 8007a48:	e020      	b.n	8007a8c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007a4a:	4b60      	ldr	r3, [pc, #384]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f003 0302 	and.w	r3, r3, #2
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d11d      	bne.n	8007a92 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a5a:	e01a      	b.n	8007a92 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007a5c:	4b5b      	ldr	r3, [pc, #364]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d116      	bne.n	8007a96 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a6c:	e013      	b.n	8007a96 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007a6e:	4b57      	ldr	r3, [pc, #348]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d10f      	bne.n	8007a9a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007a7a:	4b54      	ldr	r3, [pc, #336]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d109      	bne.n	8007a9a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007a8a:	e006      	b.n	8007a9a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8007a90:	e004      	b.n	8007a9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007a92:	bf00      	nop
 8007a94:	e002      	b.n	8007a9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007a96:	bf00      	nop
 8007a98:	e000      	b.n	8007a9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007a9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8007a9c:	7bfb      	ldrb	r3, [r7, #15]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d10d      	bne.n	8007abe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007aa2:	4b4a      	ldr	r3, [pc, #296]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6819      	ldr	r1, [r3, #0]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	011b      	lsls	r3, r3, #4
 8007ab6:	430b      	orrs	r3, r1
 8007ab8:	4944      	ldr	r1, [pc, #272]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aba:	4313      	orrs	r3, r2
 8007abc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007abe:	7bfb      	ldrb	r3, [r7, #15]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d17d      	bne.n	8007bc0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007ac4:	4b41      	ldr	r3, [pc, #260]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a40      	ldr	r2, [pc, #256]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007ace:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ad0:	f7fd fcba 	bl	8005448 <HAL_GetTick>
 8007ad4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007ad6:	e009      	b.n	8007aec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007ad8:	f7fd fcb6 	bl	8005448 <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d902      	bls.n	8007aec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	73fb      	strb	r3, [r7, #15]
        break;
 8007aea:	e005      	b.n	8007af8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007aec:	4b37      	ldr	r3, [pc, #220]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1ef      	bne.n	8007ad8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007af8:	7bfb      	ldrb	r3, [r7, #15]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d160      	bne.n	8007bc0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d111      	bne.n	8007b28 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b04:	4b31      	ldr	r3, [pc, #196]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b06:	691b      	ldr	r3, [r3, #16]
 8007b08:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007b0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	6892      	ldr	r2, [r2, #8]
 8007b14:	0211      	lsls	r1, r2, #8
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	68d2      	ldr	r2, [r2, #12]
 8007b1a:	0912      	lsrs	r2, r2, #4
 8007b1c:	0452      	lsls	r2, r2, #17
 8007b1e:	430a      	orrs	r2, r1
 8007b20:	492a      	ldr	r1, [pc, #168]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b22:	4313      	orrs	r3, r2
 8007b24:	610b      	str	r3, [r1, #16]
 8007b26:	e027      	b.n	8007b78 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d112      	bne.n	8007b54 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b2e:	4b27      	ldr	r3, [pc, #156]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b30:	691b      	ldr	r3, [r3, #16]
 8007b32:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007b36:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	6892      	ldr	r2, [r2, #8]
 8007b3e:	0211      	lsls	r1, r2, #8
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	6912      	ldr	r2, [r2, #16]
 8007b44:	0852      	lsrs	r2, r2, #1
 8007b46:	3a01      	subs	r2, #1
 8007b48:	0552      	lsls	r2, r2, #21
 8007b4a:	430a      	orrs	r2, r1
 8007b4c:	491f      	ldr	r1, [pc, #124]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	610b      	str	r3, [r1, #16]
 8007b52:	e011      	b.n	8007b78 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b54:	4b1d      	ldr	r3, [pc, #116]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b56:	691b      	ldr	r3, [r3, #16]
 8007b58:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007b5c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	6892      	ldr	r2, [r2, #8]
 8007b64:	0211      	lsls	r1, r2, #8
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	6952      	ldr	r2, [r2, #20]
 8007b6a:	0852      	lsrs	r2, r2, #1
 8007b6c:	3a01      	subs	r2, #1
 8007b6e:	0652      	lsls	r2, r2, #25
 8007b70:	430a      	orrs	r2, r1
 8007b72:	4916      	ldr	r1, [pc, #88]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b74:	4313      	orrs	r3, r2
 8007b76:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007b78:	4b14      	ldr	r3, [pc, #80]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a13      	ldr	r2, [pc, #76]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b7e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007b82:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b84:	f7fd fc60 	bl	8005448 <HAL_GetTick>
 8007b88:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007b8a:	e009      	b.n	8007ba0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007b8c:	f7fd fc5c 	bl	8005448 <HAL_GetTick>
 8007b90:	4602      	mov	r2, r0
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	1ad3      	subs	r3, r2, r3
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	d902      	bls.n	8007ba0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8007b9a:	2303      	movs	r3, #3
 8007b9c:	73fb      	strb	r3, [r7, #15]
          break;
 8007b9e:	e005      	b.n	8007bac <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d0ef      	beq.n	8007b8c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007bac:	7bfb      	ldrb	r3, [r7, #15]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d106      	bne.n	8007bc0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007bb2:	4b06      	ldr	r3, [pc, #24]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bb4:	691a      	ldr	r2, [r3, #16]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	699b      	ldr	r3, [r3, #24]
 8007bba:	4904      	ldr	r1, [pc, #16]	@ (8007bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3710      	adds	r7, #16
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	40021000 	.word	0x40021000

08007bd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b084      	sub	sp, #16
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007bde:	4b6a      	ldr	r3, [pc, #424]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007be0:	68db      	ldr	r3, [r3, #12]
 8007be2:	f003 0303 	and.w	r3, r3, #3
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d018      	beq.n	8007c1c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007bea:	4b67      	ldr	r3, [pc, #412]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	f003 0203 	and.w	r2, r3, #3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d10d      	bne.n	8007c16 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
       ||
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d009      	beq.n	8007c16 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007c02:	4b61      	ldr	r3, [pc, #388]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	091b      	lsrs	r3, r3, #4
 8007c08:	f003 0307 	and.w	r3, r3, #7
 8007c0c:	1c5a      	adds	r2, r3, #1
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	685b      	ldr	r3, [r3, #4]
       ||
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d047      	beq.n	8007ca6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	73fb      	strb	r3, [r7, #15]
 8007c1a:	e044      	b.n	8007ca6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2b03      	cmp	r3, #3
 8007c22:	d018      	beq.n	8007c56 <RCCEx_PLLSAI2_Config+0x86>
 8007c24:	2b03      	cmp	r3, #3
 8007c26:	d825      	bhi.n	8007c74 <RCCEx_PLLSAI2_Config+0xa4>
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d002      	beq.n	8007c32 <RCCEx_PLLSAI2_Config+0x62>
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d009      	beq.n	8007c44 <RCCEx_PLLSAI2_Config+0x74>
 8007c30:	e020      	b.n	8007c74 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007c32:	4b55      	ldr	r3, [pc, #340]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d11d      	bne.n	8007c7a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c42:	e01a      	b.n	8007c7a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007c44:	4b50      	ldr	r3, [pc, #320]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d116      	bne.n	8007c7e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c54:	e013      	b.n	8007c7e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007c56:	4b4c      	ldr	r3, [pc, #304]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d10f      	bne.n	8007c82 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007c62:	4b49      	ldr	r3, [pc, #292]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d109      	bne.n	8007c82 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007c72:	e006      	b.n	8007c82 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	73fb      	strb	r3, [r7, #15]
      break;
 8007c78:	e004      	b.n	8007c84 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007c7a:	bf00      	nop
 8007c7c:	e002      	b.n	8007c84 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007c7e:	bf00      	nop
 8007c80:	e000      	b.n	8007c84 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007c82:	bf00      	nop
    }

    if(status == HAL_OK)
 8007c84:	7bfb      	ldrb	r3, [r7, #15]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10d      	bne.n	8007ca6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007c8a:	4b3f      	ldr	r3, [pc, #252]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6819      	ldr	r1, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	011b      	lsls	r3, r3, #4
 8007c9e:	430b      	orrs	r3, r1
 8007ca0:	4939      	ldr	r1, [pc, #228]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007ca6:	7bfb      	ldrb	r3, [r7, #15]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d167      	bne.n	8007d7c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007cac:	4b36      	ldr	r3, [pc, #216]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a35      	ldr	r2, [pc, #212]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007cb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cb8:	f7fd fbc6 	bl	8005448 <HAL_GetTick>
 8007cbc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007cbe:	e009      	b.n	8007cd4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007cc0:	f7fd fbc2 	bl	8005448 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	2b02      	cmp	r3, #2
 8007ccc:	d902      	bls.n	8007cd4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	73fb      	strb	r3, [r7, #15]
        break;
 8007cd2:	e005      	b.n	8007ce0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007cd4:	4b2c      	ldr	r3, [pc, #176]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d1ef      	bne.n	8007cc0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007ce0:	7bfb      	ldrb	r3, [r7, #15]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d14a      	bne.n	8007d7c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d111      	bne.n	8007d10 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007cec:	4b26      	ldr	r3, [pc, #152]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cee:	695b      	ldr	r3, [r3, #20]
 8007cf0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007cf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	6892      	ldr	r2, [r2, #8]
 8007cfc:	0211      	lsls	r1, r2, #8
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	68d2      	ldr	r2, [r2, #12]
 8007d02:	0912      	lsrs	r2, r2, #4
 8007d04:	0452      	lsls	r2, r2, #17
 8007d06:	430a      	orrs	r2, r1
 8007d08:	491f      	ldr	r1, [pc, #124]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	614b      	str	r3, [r1, #20]
 8007d0e:	e011      	b.n	8007d34 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d10:	4b1d      	ldr	r3, [pc, #116]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d12:	695b      	ldr	r3, [r3, #20]
 8007d14:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007d18:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007d1c:	687a      	ldr	r2, [r7, #4]
 8007d1e:	6892      	ldr	r2, [r2, #8]
 8007d20:	0211      	lsls	r1, r2, #8
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	6912      	ldr	r2, [r2, #16]
 8007d26:	0852      	lsrs	r2, r2, #1
 8007d28:	3a01      	subs	r2, #1
 8007d2a:	0652      	lsls	r2, r2, #25
 8007d2c:	430a      	orrs	r2, r1
 8007d2e:	4916      	ldr	r1, [pc, #88]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d30:	4313      	orrs	r3, r2
 8007d32:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007d34:	4b14      	ldr	r3, [pc, #80]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a13      	ldr	r2, [pc, #76]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d3e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d40:	f7fd fb82 	bl	8005448 <HAL_GetTick>
 8007d44:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007d46:	e009      	b.n	8007d5c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007d48:	f7fd fb7e 	bl	8005448 <HAL_GetTick>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	1ad3      	subs	r3, r2, r3
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	d902      	bls.n	8007d5c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007d56:	2303      	movs	r3, #3
 8007d58:	73fb      	strb	r3, [r7, #15]
          break;
 8007d5a:	e005      	b.n	8007d68 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d0ef      	beq.n	8007d48 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007d68:	7bfb      	ldrb	r3, [r7, #15]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d106      	bne.n	8007d7c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007d6e:	4b06      	ldr	r3, [pc, #24]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d70:	695a      	ldr	r2, [r3, #20]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	695b      	ldr	r3, [r3, #20]
 8007d76:	4904      	ldr	r1, [pc, #16]	@ (8007d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3710      	adds	r7, #16
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	bf00      	nop
 8007d88:	40021000 	.word	0x40021000

08007d8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d101      	bne.n	8007d9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e095      	b.n	8007eca <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d108      	bne.n	8007db8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dae:	d009      	beq.n	8007dc4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2200      	movs	r2, #0
 8007db4:	61da      	str	r2, [r3, #28]
 8007db6:	e005      	b.n	8007dc4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d106      	bne.n	8007de4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 f877 	bl	8007ed2 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2202      	movs	r2, #2
 8007de8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007dfa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e04:	d902      	bls.n	8007e0c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007e06:	2300      	movs	r3, #0
 8007e08:	60fb      	str	r3, [r7, #12]
 8007e0a:	e002      	b.n	8007e12 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007e0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e10:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	68db      	ldr	r3, [r3, #12]
 8007e16:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007e1a:	d007      	beq.n	8007e2c <HAL_SPI_Init+0xa0>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	68db      	ldr	r3, [r3, #12]
 8007e20:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e24:	d002      	beq.n	8007e2c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007e3c:	431a      	orrs	r2, r3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	691b      	ldr	r3, [r3, #16]
 8007e42:	f003 0302 	and.w	r3, r3, #2
 8007e46:	431a      	orrs	r2, r3
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	695b      	ldr	r3, [r3, #20]
 8007e4c:	f003 0301 	and.w	r3, r3, #1
 8007e50:	431a      	orrs	r2, r3
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	699b      	ldr	r3, [r3, #24]
 8007e56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e5a:	431a      	orrs	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	69db      	ldr	r3, [r3, #28]
 8007e60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e64:	431a      	orrs	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6a1b      	ldr	r3, [r3, #32]
 8007e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e6e:	ea42 0103 	orr.w	r1, r2, r3
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e76:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	430a      	orrs	r2, r1
 8007e80:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	699b      	ldr	r3, [r3, #24]
 8007e86:	0c1b      	lsrs	r3, r3, #16
 8007e88:	f003 0204 	and.w	r2, r3, #4
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e90:	f003 0310 	and.w	r3, r3, #16
 8007e94:	431a      	orrs	r2, r3
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e9a:	f003 0308 	and.w	r3, r3, #8
 8007e9e:	431a      	orrs	r2, r3
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007ea8:	ea42 0103 	orr.w	r1, r2, r3
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	430a      	orrs	r2, r1
 8007eb8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007ec8:	2300      	movs	r3, #0
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3710      	adds	r7, #16
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}

08007ed2 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007ed2:	b480      	push	{r7}
 8007ed4:	b083      	sub	sp, #12
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8007eda:	bf00      	nop
 8007edc:	370c      	adds	r7, #12
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr

08007ee6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b08a      	sub	sp, #40	@ 0x28
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	60f8      	str	r0, [r7, #12]
 8007eee:	60b9      	str	r1, [r7, #8]
 8007ef0:	607a      	str	r2, [r7, #4]
 8007ef2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ef8:	f7fd faa6 	bl	8005448 <HAL_GetTick>
 8007efc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f04:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007f0c:	887b      	ldrh	r3, [r7, #2]
 8007f0e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007f10:	887b      	ldrh	r3, [r7, #2]
 8007f12:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007f14:	7ffb      	ldrb	r3, [r7, #31]
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d00c      	beq.n	8007f34 <HAL_SPI_TransmitReceive+0x4e>
 8007f1a:	69bb      	ldr	r3, [r7, #24]
 8007f1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f20:	d106      	bne.n	8007f30 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d102      	bne.n	8007f30 <HAL_SPI_TransmitReceive+0x4a>
 8007f2a:	7ffb      	ldrb	r3, [r7, #31]
 8007f2c:	2b04      	cmp	r3, #4
 8007f2e:	d001      	beq.n	8007f34 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007f30:	2302      	movs	r3, #2
 8007f32:	e1f3      	b.n	800831c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d005      	beq.n	8007f46 <HAL_SPI_TransmitReceive+0x60>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d002      	beq.n	8007f46 <HAL_SPI_TransmitReceive+0x60>
 8007f40:	887b      	ldrh	r3, [r7, #2]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d101      	bne.n	8007f4a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	e1e8      	b.n	800831c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d101      	bne.n	8007f58 <HAL_SPI_TransmitReceive+0x72>
 8007f54:	2302      	movs	r3, #2
 8007f56:	e1e1      	b.n	800831c <HAL_SPI_TransmitReceive+0x436>
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	2b04      	cmp	r3, #4
 8007f6a:	d003      	beq.n	8007f74 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2205      	movs	r2, #5
 8007f70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2200      	movs	r2, #0
 8007f78:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	887a      	ldrh	r2, [r7, #2]
 8007f84:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	887a      	ldrh	r2, [r7, #2]
 8007f8c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	68ba      	ldr	r2, [r7, #8]
 8007f94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	887a      	ldrh	r2, [r7, #2]
 8007f9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	887a      	ldrh	r2, [r7, #2]
 8007fa0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2200      	movs	r2, #0
 8007fac:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fb6:	d802      	bhi.n	8007fbe <HAL_SPI_TransmitReceive+0xd8>
 8007fb8:	8abb      	ldrh	r3, [r7, #20]
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d908      	bls.n	8007fd0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	685a      	ldr	r2, [r3, #4]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007fcc:	605a      	str	r2, [r3, #4]
 8007fce:	e007      	b.n	8007fe0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	685a      	ldr	r2, [r3, #4]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007fde:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fea:	2b40      	cmp	r3, #64	@ 0x40
 8007fec:	d007      	beq.n	8007ffe <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ffc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	68db      	ldr	r3, [r3, #12]
 8008002:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008006:	f240 8083 	bls.w	8008110 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d002      	beq.n	8008018 <HAL_SPI_TransmitReceive+0x132>
 8008012:	8afb      	ldrh	r3, [r7, #22]
 8008014:	2b01      	cmp	r3, #1
 8008016:	d16f      	bne.n	80080f8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800801c:	881a      	ldrh	r2, [r3, #0]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008028:	1c9a      	adds	r2, r3, #2
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008032:	b29b      	uxth	r3, r3
 8008034:	3b01      	subs	r3, #1
 8008036:	b29a      	uxth	r2, r3
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800803c:	e05c      	b.n	80080f8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	f003 0302 	and.w	r3, r3, #2
 8008048:	2b02      	cmp	r3, #2
 800804a:	d11b      	bne.n	8008084 <HAL_SPI_TransmitReceive+0x19e>
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008050:	b29b      	uxth	r3, r3
 8008052:	2b00      	cmp	r3, #0
 8008054:	d016      	beq.n	8008084 <HAL_SPI_TransmitReceive+0x19e>
 8008056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008058:	2b01      	cmp	r3, #1
 800805a:	d113      	bne.n	8008084 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008060:	881a      	ldrh	r2, [r3, #0]
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800806c:	1c9a      	adds	r2, r3, #2
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008076:	b29b      	uxth	r3, r3
 8008078:	3b01      	subs	r3, #1
 800807a:	b29a      	uxth	r2, r3
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008080:	2300      	movs	r3, #0
 8008082:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	f003 0301 	and.w	r3, r3, #1
 800808e:	2b01      	cmp	r3, #1
 8008090:	d11c      	bne.n	80080cc <HAL_SPI_TransmitReceive+0x1e6>
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008098:	b29b      	uxth	r3, r3
 800809a:	2b00      	cmp	r3, #0
 800809c:	d016      	beq.n	80080cc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	68da      	ldr	r2, [r3, #12]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a8:	b292      	uxth	r2, r2
 80080aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b0:	1c9a      	adds	r2, r3, #2
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080bc:	b29b      	uxth	r3, r3
 80080be:	3b01      	subs	r3, #1
 80080c0:	b29a      	uxth	r2, r3
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080c8:	2301      	movs	r3, #1
 80080ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80080cc:	f7fd f9bc 	bl	8005448 <HAL_GetTick>
 80080d0:	4602      	mov	r2, r0
 80080d2:	6a3b      	ldr	r3, [r7, #32]
 80080d4:	1ad3      	subs	r3, r2, r3
 80080d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080d8:	429a      	cmp	r2, r3
 80080da:	d80d      	bhi.n	80080f8 <HAL_SPI_TransmitReceive+0x212>
 80080dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e2:	d009      	beq.n	80080f8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80080f4:	2303      	movs	r3, #3
 80080f6:	e111      	b.n	800831c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080fc:	b29b      	uxth	r3, r3
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d19d      	bne.n	800803e <HAL_SPI_TransmitReceive+0x158>
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008108:	b29b      	uxth	r3, r3
 800810a:	2b00      	cmp	r3, #0
 800810c:	d197      	bne.n	800803e <HAL_SPI_TransmitReceive+0x158>
 800810e:	e0e5      	b.n	80082dc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d003      	beq.n	8008120 <HAL_SPI_TransmitReceive+0x23a>
 8008118:	8afb      	ldrh	r3, [r7, #22]
 800811a:	2b01      	cmp	r3, #1
 800811c:	f040 80d1 	bne.w	80082c2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008124:	b29b      	uxth	r3, r3
 8008126:	2b01      	cmp	r3, #1
 8008128:	d912      	bls.n	8008150 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800812e:	881a      	ldrh	r2, [r3, #0]
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800813a:	1c9a      	adds	r2, r3, #2
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008144:	b29b      	uxth	r3, r3
 8008146:	3b02      	subs	r3, #2
 8008148:	b29a      	uxth	r2, r3
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800814e:	e0b8      	b.n	80082c2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	330c      	adds	r3, #12
 800815a:	7812      	ldrb	r2, [r2, #0]
 800815c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008162:	1c5a      	adds	r2, r3, #1
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800816c:	b29b      	uxth	r3, r3
 800816e:	3b01      	subs	r3, #1
 8008170:	b29a      	uxth	r2, r3
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008176:	e0a4      	b.n	80082c2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	689b      	ldr	r3, [r3, #8]
 800817e:	f003 0302 	and.w	r3, r3, #2
 8008182:	2b02      	cmp	r3, #2
 8008184:	d134      	bne.n	80081f0 <HAL_SPI_TransmitReceive+0x30a>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800818a:	b29b      	uxth	r3, r3
 800818c:	2b00      	cmp	r3, #0
 800818e:	d02f      	beq.n	80081f0 <HAL_SPI_TransmitReceive+0x30a>
 8008190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008192:	2b01      	cmp	r3, #1
 8008194:	d12c      	bne.n	80081f0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800819a:	b29b      	uxth	r3, r3
 800819c:	2b01      	cmp	r3, #1
 800819e:	d912      	bls.n	80081c6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081a4:	881a      	ldrh	r2, [r3, #0]
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b0:	1c9a      	adds	r2, r3, #2
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	3b02      	subs	r3, #2
 80081be:	b29a      	uxth	r2, r3
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80081c4:	e012      	b.n	80081ec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	330c      	adds	r3, #12
 80081d0:	7812      	ldrb	r2, [r2, #0]
 80081d2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d8:	1c5a      	adds	r2, r3, #1
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081e2:	b29b      	uxth	r3, r3
 80081e4:	3b01      	subs	r3, #1
 80081e6:	b29a      	uxth	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80081ec:	2300      	movs	r3, #0
 80081ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	f003 0301 	and.w	r3, r3, #1
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d148      	bne.n	8008290 <HAL_SPI_TransmitReceive+0x3aa>
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008204:	b29b      	uxth	r3, r3
 8008206:	2b00      	cmp	r3, #0
 8008208:	d042      	beq.n	8008290 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008210:	b29b      	uxth	r3, r3
 8008212:	2b01      	cmp	r3, #1
 8008214:	d923      	bls.n	800825e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	68da      	ldr	r2, [r3, #12]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008220:	b292      	uxth	r2, r2
 8008222:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008228:	1c9a      	adds	r2, r3, #2
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008234:	b29b      	uxth	r3, r3
 8008236:	3b02      	subs	r3, #2
 8008238:	b29a      	uxth	r2, r3
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008246:	b29b      	uxth	r3, r3
 8008248:	2b01      	cmp	r3, #1
 800824a:	d81f      	bhi.n	800828c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	685a      	ldr	r2, [r3, #4]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800825a:	605a      	str	r2, [r3, #4]
 800825c:	e016      	b.n	800828c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f103 020c 	add.w	r2, r3, #12
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800826a:	7812      	ldrb	r2, [r2, #0]
 800826c:	b2d2      	uxtb	r2, r2
 800826e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008274:	1c5a      	adds	r2, r3, #1
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008280:	b29b      	uxth	r3, r3
 8008282:	3b01      	subs	r3, #1
 8008284:	b29a      	uxth	r2, r3
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800828c:	2301      	movs	r3, #1
 800828e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008290:	f7fd f8da 	bl	8005448 <HAL_GetTick>
 8008294:	4602      	mov	r2, r0
 8008296:	6a3b      	ldr	r3, [r7, #32]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800829c:	429a      	cmp	r2, r3
 800829e:	d803      	bhi.n	80082a8 <HAL_SPI_TransmitReceive+0x3c2>
 80082a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a6:	d102      	bne.n	80082ae <HAL_SPI_TransmitReceive+0x3c8>
 80082a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d109      	bne.n	80082c2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2201      	movs	r2, #1
 80082b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2200      	movs	r2, #0
 80082ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80082be:	2303      	movs	r3, #3
 80082c0:	e02c      	b.n	800831c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f47f af55 	bne.w	8008178 <HAL_SPI_TransmitReceive+0x292>
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082d4:	b29b      	uxth	r3, r3
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	f47f af4e 	bne.w	8008178 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80082dc:	6a3a      	ldr	r2, [r7, #32]
 80082de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f000 fa6b 	bl	80087bc <SPI_EndRxTxTransaction>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d008      	beq.n	80082fe <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2220      	movs	r2, #32
 80082f0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e00e      	b.n	800831c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2201      	movs	r2, #1
 8008302:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2200      	movs	r2, #0
 800830a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008312:	2b00      	cmp	r3, #0
 8008314:	d001      	beq.n	800831a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8008316:	2301      	movs	r3, #1
 8008318:	e000      	b.n	800831c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800831a:	2300      	movs	r3, #0
  }
}
 800831c:	4618      	mov	r0, r3
 800831e:	3728      	adds	r7, #40	@ 0x28
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b088      	sub	sp, #32
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800833c:	69bb      	ldr	r3, [r7, #24]
 800833e:	099b      	lsrs	r3, r3, #6
 8008340:	f003 0301 	and.w	r3, r3, #1
 8008344:	2b00      	cmp	r3, #0
 8008346:	d10f      	bne.n	8008368 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00a      	beq.n	8008368 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	099b      	lsrs	r3, r3, #6
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b00      	cmp	r3, #0
 800835c:	d004      	beq.n	8008368 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	4798      	blx	r3
    return;
 8008366:	e0d7      	b.n	8008518 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008368:	69bb      	ldr	r3, [r7, #24]
 800836a:	085b      	lsrs	r3, r3, #1
 800836c:	f003 0301 	and.w	r3, r3, #1
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00a      	beq.n	800838a <HAL_SPI_IRQHandler+0x66>
 8008374:	69fb      	ldr	r3, [r7, #28]
 8008376:	09db      	lsrs	r3, r3, #7
 8008378:	f003 0301 	and.w	r3, r3, #1
 800837c:	2b00      	cmp	r3, #0
 800837e:	d004      	beq.n	800838a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	4798      	blx	r3
    return;
 8008388:	e0c6      	b.n	8008518 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	095b      	lsrs	r3, r3, #5
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	2b00      	cmp	r3, #0
 8008394:	d10c      	bne.n	80083b0 <HAL_SPI_IRQHandler+0x8c>
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	099b      	lsrs	r3, r3, #6
 800839a:	f003 0301 	and.w	r3, r3, #1
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d106      	bne.n	80083b0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	0a1b      	lsrs	r3, r3, #8
 80083a6:	f003 0301 	and.w	r3, r3, #1
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	f000 80b4 	beq.w	8008518 <HAL_SPI_IRQHandler+0x1f4>
 80083b0:	69fb      	ldr	r3, [r7, #28]
 80083b2:	095b      	lsrs	r3, r3, #5
 80083b4:	f003 0301 	and.w	r3, r3, #1
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f000 80ad 	beq.w	8008518 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	099b      	lsrs	r3, r3, #6
 80083c2:	f003 0301 	and.w	r3, r3, #1
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d023      	beq.n	8008412 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	2b03      	cmp	r3, #3
 80083d4:	d011      	beq.n	80083fa <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083da:	f043 0204 	orr.w	r2, r3, #4
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80083e2:	2300      	movs	r3, #0
 80083e4:	617b      	str	r3, [r7, #20]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	617b      	str	r3, [r7, #20]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	617b      	str	r3, [r7, #20]
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	e00b      	b.n	8008412 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80083fa:	2300      	movs	r3, #0
 80083fc:	613b      	str	r3, [r7, #16]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	68db      	ldr	r3, [r3, #12]
 8008404:	613b      	str	r3, [r7, #16]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	613b      	str	r3, [r7, #16]
 800840e:	693b      	ldr	r3, [r7, #16]
        return;
 8008410:	e082      	b.n	8008518 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008412:	69bb      	ldr	r3, [r7, #24]
 8008414:	095b      	lsrs	r3, r3, #5
 8008416:	f003 0301 	and.w	r3, r3, #1
 800841a:	2b00      	cmp	r3, #0
 800841c:	d014      	beq.n	8008448 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008422:	f043 0201 	orr.w	r2, r3, #1
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800842a:	2300      	movs	r3, #0
 800842c:	60fb      	str	r3, [r7, #12]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	60fb      	str	r3, [r7, #12]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008444:	601a      	str	r2, [r3, #0]
 8008446:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	0a1b      	lsrs	r3, r3, #8
 800844c:	f003 0301 	and.w	r3, r3, #1
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00c      	beq.n	800846e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008458:	f043 0208 	orr.w	r2, r3, #8
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008460:	2300      	movs	r3, #0
 8008462:	60bb      	str	r3, [r7, #8]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	60bb      	str	r3, [r7, #8]
 800846c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008472:	2b00      	cmp	r3, #0
 8008474:	d04f      	beq.n	8008516 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	685a      	ldr	r2, [r3, #4]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008484:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2201      	movs	r2, #1
 800848a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800848e:	69fb      	ldr	r3, [r7, #28]
 8008490:	f003 0302 	and.w	r3, r3, #2
 8008494:	2b00      	cmp	r3, #0
 8008496:	d104      	bne.n	80084a2 <HAL_SPI_IRQHandler+0x17e>
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	f003 0301 	and.w	r3, r3, #1
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d034      	beq.n	800850c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	685a      	ldr	r2, [r3, #4]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f022 0203 	bic.w	r2, r2, #3
 80084b0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d011      	beq.n	80084de <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084be:	4a18      	ldr	r2, [pc, #96]	@ (8008520 <HAL_SPI_IRQHandler+0x1fc>)
 80084c0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084c6:	4618      	mov	r0, r3
 80084c8:	f7fd fa1d 	bl	8005906 <HAL_DMA_Abort_IT>
 80084cc:	4603      	mov	r3, r0
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d005      	beq.n	80084de <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d016      	beq.n	8008514 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ea:	4a0d      	ldr	r2, [pc, #52]	@ (8008520 <HAL_SPI_IRQHandler+0x1fc>)
 80084ec:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084f2:	4618      	mov	r0, r3
 80084f4:	f7fd fa07 	bl	8005906 <HAL_DMA_Abort_IT>
 80084f8:	4603      	mov	r3, r0
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d00a      	beq.n	8008514 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008502:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800850a:	e003      	b.n	8008514 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f000 f809 	bl	8008524 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008512:	e000      	b.n	8008516 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008514:	bf00      	nop
    return;
 8008516:	bf00      	nop
  }
}
 8008518:	3720      	adds	r7, #32
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	08008555 	.word	0x08008555

08008524 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800852c:	bf00      	nop
 800852e:	370c      	adds	r7, #12
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008546:	b2db      	uxtb	r3, r3
}
 8008548:	4618      	mov	r0, r3
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008560:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008570:	68f8      	ldr	r0, [r7, #12]
 8008572:	f7ff ffd7 	bl	8008524 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008576:	bf00      	nop
 8008578:	3710      	adds	r7, #16
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
	...

08008580 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b088      	sub	sp, #32
 8008584:	af00      	add	r7, sp, #0
 8008586:	60f8      	str	r0, [r7, #12]
 8008588:	60b9      	str	r1, [r7, #8]
 800858a:	603b      	str	r3, [r7, #0]
 800858c:	4613      	mov	r3, r2
 800858e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008590:	f7fc ff5a 	bl	8005448 <HAL_GetTick>
 8008594:	4602      	mov	r2, r0
 8008596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008598:	1a9b      	subs	r3, r3, r2
 800859a:	683a      	ldr	r2, [r7, #0]
 800859c:	4413      	add	r3, r2
 800859e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80085a0:	f7fc ff52 	bl	8005448 <HAL_GetTick>
 80085a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80085a6:	4b39      	ldr	r3, [pc, #228]	@ (800868c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	015b      	lsls	r3, r3, #5
 80085ac:	0d1b      	lsrs	r3, r3, #20
 80085ae:	69fa      	ldr	r2, [r7, #28]
 80085b0:	fb02 f303 	mul.w	r3, r2, r3
 80085b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085b6:	e055      	b.n	8008664 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085be:	d051      	beq.n	8008664 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80085c0:	f7fc ff42 	bl	8005448 <HAL_GetTick>
 80085c4:	4602      	mov	r2, r0
 80085c6:	69bb      	ldr	r3, [r7, #24]
 80085c8:	1ad3      	subs	r3, r2, r3
 80085ca:	69fa      	ldr	r2, [r7, #28]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d902      	bls.n	80085d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80085d0:	69fb      	ldr	r3, [r7, #28]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d13d      	bne.n	8008652 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	685a      	ldr	r2, [r3, #4]
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80085e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80085ee:	d111      	bne.n	8008614 <SPI_WaitFlagStateUntilTimeout+0x94>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085f8:	d004      	beq.n	8008604 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008602:	d107      	bne.n	8008614 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008612:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008618:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800861c:	d10f      	bne.n	800863e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800862c:	601a      	str	r2, [r3, #0]
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800863c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2201      	movs	r2, #1
 8008642:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2200      	movs	r2, #0
 800864a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800864e:	2303      	movs	r3, #3
 8008650:	e018      	b.n	8008684 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d102      	bne.n	800865e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008658:	2300      	movs	r3, #0
 800865a:	61fb      	str	r3, [r7, #28]
 800865c:	e002      	b.n	8008664 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	3b01      	subs	r3, #1
 8008662:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	689a      	ldr	r2, [r3, #8]
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	4013      	ands	r3, r2
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	429a      	cmp	r2, r3
 8008672:	bf0c      	ite	eq
 8008674:	2301      	moveq	r3, #1
 8008676:	2300      	movne	r3, #0
 8008678:	b2db      	uxtb	r3, r3
 800867a:	461a      	mov	r2, r3
 800867c:	79fb      	ldrb	r3, [r7, #7]
 800867e:	429a      	cmp	r2, r3
 8008680:	d19a      	bne.n	80085b8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008682:	2300      	movs	r3, #0
}
 8008684:	4618      	mov	r0, r3
 8008686:	3720      	adds	r7, #32
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}
 800868c:	20000004 	.word	0x20000004

08008690 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b08a      	sub	sp, #40	@ 0x28
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	607a      	str	r2, [r7, #4]
 800869c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800869e:	2300      	movs	r3, #0
 80086a0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80086a2:	f7fc fed1 	bl	8005448 <HAL_GetTick>
 80086a6:	4602      	mov	r2, r0
 80086a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086aa:	1a9b      	subs	r3, r3, r2
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	4413      	add	r3, r2
 80086b0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80086b2:	f7fc fec9 	bl	8005448 <HAL_GetTick>
 80086b6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	330c      	adds	r3, #12
 80086be:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80086c0:	4b3d      	ldr	r3, [pc, #244]	@ (80087b8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	4613      	mov	r3, r2
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	4413      	add	r3, r2
 80086ca:	00da      	lsls	r2, r3, #3
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	0d1b      	lsrs	r3, r3, #20
 80086d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086d2:	fb02 f303 	mul.w	r3, r2, r3
 80086d6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80086d8:	e061      	b.n	800879e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80086e0:	d107      	bne.n	80086f2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d104      	bne.n	80086f2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80086f0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f8:	d051      	beq.n	800879e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80086fa:	f7fc fea5 	bl	8005448 <HAL_GetTick>
 80086fe:	4602      	mov	r2, r0
 8008700:	6a3b      	ldr	r3, [r7, #32]
 8008702:	1ad3      	subs	r3, r2, r3
 8008704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008706:	429a      	cmp	r2, r3
 8008708:	d902      	bls.n	8008710 <SPI_WaitFifoStateUntilTimeout+0x80>
 800870a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870c:	2b00      	cmp	r3, #0
 800870e:	d13d      	bne.n	800878c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	685a      	ldr	r2, [r3, #4]
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800871e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008728:	d111      	bne.n	800874e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	689b      	ldr	r3, [r3, #8]
 800872e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008732:	d004      	beq.n	800873e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800873c:	d107      	bne.n	800874e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	681a      	ldr	r2, [r3, #0]
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800874c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008756:	d10f      	bne.n	8008778 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	681a      	ldr	r2, [r3, #0]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008766:	601a      	str	r2, [r3, #0]
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008776:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2200      	movs	r2, #0
 8008784:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008788:	2303      	movs	r3, #3
 800878a:	e011      	b.n	80087b0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800878c:	69bb      	ldr	r3, [r7, #24]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d102      	bne.n	8008798 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8008792:	2300      	movs	r3, #0
 8008794:	627b      	str	r3, [r7, #36]	@ 0x24
 8008796:	e002      	b.n	800879e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8008798:	69bb      	ldr	r3, [r7, #24]
 800879a:	3b01      	subs	r3, #1
 800879c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	689a      	ldr	r2, [r3, #8]
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	4013      	ands	r3, r2
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d195      	bne.n	80086da <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80087ae:	2300      	movs	r3, #0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3728      	adds	r7, #40	@ 0x28
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	20000004 	.word	0x20000004

080087bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b086      	sub	sp, #24
 80087c0:	af02      	add	r7, sp, #8
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	9300      	str	r3, [sp, #0]
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	2200      	movs	r2, #0
 80087d0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80087d4:	68f8      	ldr	r0, [r7, #12]
 80087d6:	f7ff ff5b 	bl	8008690 <SPI_WaitFifoStateUntilTimeout>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d007      	beq.n	80087f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087e4:	f043 0220 	orr.w	r2, r3, #32
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80087ec:	2303      	movs	r3, #3
 80087ee:	e027      	b.n	8008840 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	9300      	str	r3, [sp, #0]
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	2200      	movs	r2, #0
 80087f8:	2180      	movs	r1, #128	@ 0x80
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f7ff fec0 	bl	8008580 <SPI_WaitFlagStateUntilTimeout>
 8008800:	4603      	mov	r3, r0
 8008802:	2b00      	cmp	r3, #0
 8008804:	d007      	beq.n	8008816 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800880a:	f043 0220 	orr.w	r2, r3, #32
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008812:	2303      	movs	r3, #3
 8008814:	e014      	b.n	8008840 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	9300      	str	r3, [sp, #0]
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	2200      	movs	r2, #0
 800881e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008822:	68f8      	ldr	r0, [r7, #12]
 8008824:	f7ff ff34 	bl	8008690 <SPI_WaitFifoStateUntilTimeout>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d007      	beq.n	800883e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008832:	f043 0220 	orr.w	r2, r3, #32
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e000      	b.n	8008840 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800883e:	2300      	movs	r3, #0
}
 8008840:	4618      	mov	r0, r3
 8008842:	3710      	adds	r7, #16
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}

08008848 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d101      	bne.n	800885a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	e049      	b.n	80088ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008860:	b2db      	uxtb	r3, r3
 8008862:	2b00      	cmp	r3, #0
 8008864:	d106      	bne.n	8008874 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f7fb ff6c 	bl	800474c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2202      	movs	r2, #2
 8008878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	3304      	adds	r3, #4
 8008884:	4619      	mov	r1, r3
 8008886:	4610      	mov	r0, r2
 8008888:	f000 fd84 	bl	8009394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3708      	adds	r7, #8
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
	...

080088f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008906:	b2db      	uxtb	r3, r3
 8008908:	2b01      	cmp	r3, #1
 800890a:	d001      	beq.n	8008910 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e047      	b.n	80089a0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2202      	movs	r2, #2
 8008914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a23      	ldr	r2, [pc, #140]	@ (80089ac <HAL_TIM_Base_Start+0xb4>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d01d      	beq.n	800895e <HAL_TIM_Base_Start+0x66>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800892a:	d018      	beq.n	800895e <HAL_TIM_Base_Start+0x66>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a1f      	ldr	r2, [pc, #124]	@ (80089b0 <HAL_TIM_Base_Start+0xb8>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d013      	beq.n	800895e <HAL_TIM_Base_Start+0x66>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a1e      	ldr	r2, [pc, #120]	@ (80089b4 <HAL_TIM_Base_Start+0xbc>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d00e      	beq.n	800895e <HAL_TIM_Base_Start+0x66>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a1c      	ldr	r2, [pc, #112]	@ (80089b8 <HAL_TIM_Base_Start+0xc0>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d009      	beq.n	800895e <HAL_TIM_Base_Start+0x66>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a1b      	ldr	r2, [pc, #108]	@ (80089bc <HAL_TIM_Base_Start+0xc4>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d004      	beq.n	800895e <HAL_TIM_Base_Start+0x66>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a19      	ldr	r2, [pc, #100]	@ (80089c0 <HAL_TIM_Base_Start+0xc8>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d115      	bne.n	800898a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	689a      	ldr	r2, [r3, #8]
 8008964:	4b17      	ldr	r3, [pc, #92]	@ (80089c4 <HAL_TIM_Base_Start+0xcc>)
 8008966:	4013      	ands	r3, r2
 8008968:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2b06      	cmp	r3, #6
 800896e:	d015      	beq.n	800899c <HAL_TIM_Base_Start+0xa4>
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008976:	d011      	beq.n	800899c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	681a      	ldr	r2, [r3, #0]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f042 0201 	orr.w	r2, r2, #1
 8008986:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008988:	e008      	b.n	800899c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f042 0201 	orr.w	r2, r2, #1
 8008998:	601a      	str	r2, [r3, #0]
 800899a:	e000      	b.n	800899e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800899c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3714      	adds	r7, #20
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr
 80089ac:	40012c00 	.word	0x40012c00
 80089b0:	40000400 	.word	0x40000400
 80089b4:	40000800 	.word	0x40000800
 80089b8:	40000c00 	.word	0x40000c00
 80089bc:	40013400 	.word	0x40013400
 80089c0:	40014000 	.word	0x40014000
 80089c4:	00010007 	.word	0x00010007

080089c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b085      	sub	sp, #20
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d001      	beq.n	80089e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	e04f      	b.n	8008a80 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2202      	movs	r2, #2
 80089e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	68da      	ldr	r2, [r3, #12]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f042 0201 	orr.w	r2, r2, #1
 80089f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a23      	ldr	r2, [pc, #140]	@ (8008a8c <HAL_TIM_Base_Start_IT+0xc4>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d01d      	beq.n	8008a3e <HAL_TIM_Base_Start_IT+0x76>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a0a:	d018      	beq.n	8008a3e <HAL_TIM_Base_Start_IT+0x76>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a1f      	ldr	r2, [pc, #124]	@ (8008a90 <HAL_TIM_Base_Start_IT+0xc8>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d013      	beq.n	8008a3e <HAL_TIM_Base_Start_IT+0x76>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8008a94 <HAL_TIM_Base_Start_IT+0xcc>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d00e      	beq.n	8008a3e <HAL_TIM_Base_Start_IT+0x76>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a1c      	ldr	r2, [pc, #112]	@ (8008a98 <HAL_TIM_Base_Start_IT+0xd0>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d009      	beq.n	8008a3e <HAL_TIM_Base_Start_IT+0x76>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8008a9c <HAL_TIM_Base_Start_IT+0xd4>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d004      	beq.n	8008a3e <HAL_TIM_Base_Start_IT+0x76>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a19      	ldr	r2, [pc, #100]	@ (8008aa0 <HAL_TIM_Base_Start_IT+0xd8>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d115      	bne.n	8008a6a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	689a      	ldr	r2, [r3, #8]
 8008a44:	4b17      	ldr	r3, [pc, #92]	@ (8008aa4 <HAL_TIM_Base_Start_IT+0xdc>)
 8008a46:	4013      	ands	r3, r2
 8008a48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2b06      	cmp	r3, #6
 8008a4e:	d015      	beq.n	8008a7c <HAL_TIM_Base_Start_IT+0xb4>
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a56:	d011      	beq.n	8008a7c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f042 0201 	orr.w	r2, r2, #1
 8008a66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a68:	e008      	b.n	8008a7c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f042 0201 	orr.w	r2, r2, #1
 8008a78:	601a      	str	r2, [r3, #0]
 8008a7a:	e000      	b.n	8008a7e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a7c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008a7e:	2300      	movs	r3, #0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3714      	adds	r7, #20
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr
 8008a8c:	40012c00 	.word	0x40012c00
 8008a90:	40000400 	.word	0x40000400
 8008a94:	40000800 	.word	0x40000800
 8008a98:	40000c00 	.word	0x40000c00
 8008a9c:	40013400 	.word	0x40013400
 8008aa0:	40014000 	.word	0x40014000
 8008aa4:	00010007 	.word	0x00010007

08008aa8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b082      	sub	sp, #8
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d101      	bne.n	8008aba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e049      	b.n	8008b4e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d106      	bne.n	8008ad4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 f841 	bl	8008b56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2202      	movs	r2, #2
 8008ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	3304      	adds	r3, #4
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	4610      	mov	r0, r2
 8008ae8:	f000 fc54 	bl	8009394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2201      	movs	r2, #1
 8008af0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2201      	movs	r2, #1
 8008b38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2201      	movs	r2, #1
 8008b40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2201      	movs	r2, #1
 8008b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3708      	adds	r7, #8
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008b56:	b480      	push	{r7}
 8008b58:	b083      	sub	sp, #12
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008b5e:	bf00      	nop
 8008b60:	370c      	adds	r7, #12
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr
	...

08008b6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b084      	sub	sp, #16
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d109      	bne.n	8008b90 <HAL_TIM_PWM_Start+0x24>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	bf14      	ite	ne
 8008b88:	2301      	movne	r3, #1
 8008b8a:	2300      	moveq	r3, #0
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	e03c      	b.n	8008c0a <HAL_TIM_PWM_Start+0x9e>
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	2b04      	cmp	r3, #4
 8008b94:	d109      	bne.n	8008baa <HAL_TIM_PWM_Start+0x3e>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008b9c:	b2db      	uxtb	r3, r3
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	bf14      	ite	ne
 8008ba2:	2301      	movne	r3, #1
 8008ba4:	2300      	moveq	r3, #0
 8008ba6:	b2db      	uxtb	r3, r3
 8008ba8:	e02f      	b.n	8008c0a <HAL_TIM_PWM_Start+0x9e>
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	2b08      	cmp	r3, #8
 8008bae:	d109      	bne.n	8008bc4 <HAL_TIM_PWM_Start+0x58>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	bf14      	ite	ne
 8008bbc:	2301      	movne	r3, #1
 8008bbe:	2300      	moveq	r3, #0
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	e022      	b.n	8008c0a <HAL_TIM_PWM_Start+0x9e>
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	2b0c      	cmp	r3, #12
 8008bc8:	d109      	bne.n	8008bde <HAL_TIM_PWM_Start+0x72>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	bf14      	ite	ne
 8008bd6:	2301      	movne	r3, #1
 8008bd8:	2300      	moveq	r3, #0
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	e015      	b.n	8008c0a <HAL_TIM_PWM_Start+0x9e>
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	2b10      	cmp	r3, #16
 8008be2:	d109      	bne.n	8008bf8 <HAL_TIM_PWM_Start+0x8c>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	bf14      	ite	ne
 8008bf0:	2301      	movne	r3, #1
 8008bf2:	2300      	moveq	r3, #0
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	e008      	b.n	8008c0a <HAL_TIM_PWM_Start+0x9e>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008bfe:	b2db      	uxtb	r3, r3
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	bf14      	ite	ne
 8008c04:	2301      	movne	r3, #1
 8008c06:	2300      	moveq	r3, #0
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d001      	beq.n	8008c12 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e09c      	b.n	8008d4c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d104      	bne.n	8008c22 <HAL_TIM_PWM_Start+0xb6>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2202      	movs	r2, #2
 8008c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c20:	e023      	b.n	8008c6a <HAL_TIM_PWM_Start+0xfe>
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	2b04      	cmp	r3, #4
 8008c26:	d104      	bne.n	8008c32 <HAL_TIM_PWM_Start+0xc6>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2202      	movs	r2, #2
 8008c2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c30:	e01b      	b.n	8008c6a <HAL_TIM_PWM_Start+0xfe>
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	2b08      	cmp	r3, #8
 8008c36:	d104      	bne.n	8008c42 <HAL_TIM_PWM_Start+0xd6>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2202      	movs	r2, #2
 8008c3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c40:	e013      	b.n	8008c6a <HAL_TIM_PWM_Start+0xfe>
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	2b0c      	cmp	r3, #12
 8008c46:	d104      	bne.n	8008c52 <HAL_TIM_PWM_Start+0xe6>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2202      	movs	r2, #2
 8008c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008c50:	e00b      	b.n	8008c6a <HAL_TIM_PWM_Start+0xfe>
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	2b10      	cmp	r3, #16
 8008c56:	d104      	bne.n	8008c62 <HAL_TIM_PWM_Start+0xf6>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2202      	movs	r2, #2
 8008c5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c60:	e003      	b.n	8008c6a <HAL_TIM_PWM_Start+0xfe>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2202      	movs	r2, #2
 8008c66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	6839      	ldr	r1, [r7, #0]
 8008c72:	4618      	mov	r0, r3
 8008c74:	f000 ffdb 	bl	8009c2e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a35      	ldr	r2, [pc, #212]	@ (8008d54 <HAL_TIM_PWM_Start+0x1e8>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d013      	beq.n	8008caa <HAL_TIM_PWM_Start+0x13e>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a34      	ldr	r2, [pc, #208]	@ (8008d58 <HAL_TIM_PWM_Start+0x1ec>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d00e      	beq.n	8008caa <HAL_TIM_PWM_Start+0x13e>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a32      	ldr	r2, [pc, #200]	@ (8008d5c <HAL_TIM_PWM_Start+0x1f0>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d009      	beq.n	8008caa <HAL_TIM_PWM_Start+0x13e>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a31      	ldr	r2, [pc, #196]	@ (8008d60 <HAL_TIM_PWM_Start+0x1f4>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d004      	beq.n	8008caa <HAL_TIM_PWM_Start+0x13e>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a2f      	ldr	r2, [pc, #188]	@ (8008d64 <HAL_TIM_PWM_Start+0x1f8>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d101      	bne.n	8008cae <HAL_TIM_PWM_Start+0x142>
 8008caa:	2301      	movs	r3, #1
 8008cac:	e000      	b.n	8008cb0 <HAL_TIM_PWM_Start+0x144>
 8008cae:	2300      	movs	r3, #0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d007      	beq.n	8008cc4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008cc2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a22      	ldr	r2, [pc, #136]	@ (8008d54 <HAL_TIM_PWM_Start+0x1e8>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d01d      	beq.n	8008d0a <HAL_TIM_PWM_Start+0x19e>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd6:	d018      	beq.n	8008d0a <HAL_TIM_PWM_Start+0x19e>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a22      	ldr	r2, [pc, #136]	@ (8008d68 <HAL_TIM_PWM_Start+0x1fc>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d013      	beq.n	8008d0a <HAL_TIM_PWM_Start+0x19e>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a21      	ldr	r2, [pc, #132]	@ (8008d6c <HAL_TIM_PWM_Start+0x200>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d00e      	beq.n	8008d0a <HAL_TIM_PWM_Start+0x19e>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a1f      	ldr	r2, [pc, #124]	@ (8008d70 <HAL_TIM_PWM_Start+0x204>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d009      	beq.n	8008d0a <HAL_TIM_PWM_Start+0x19e>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a17      	ldr	r2, [pc, #92]	@ (8008d58 <HAL_TIM_PWM_Start+0x1ec>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d004      	beq.n	8008d0a <HAL_TIM_PWM_Start+0x19e>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a15      	ldr	r2, [pc, #84]	@ (8008d5c <HAL_TIM_PWM_Start+0x1f0>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d115      	bne.n	8008d36 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	689a      	ldr	r2, [r3, #8]
 8008d10:	4b18      	ldr	r3, [pc, #96]	@ (8008d74 <HAL_TIM_PWM_Start+0x208>)
 8008d12:	4013      	ands	r3, r2
 8008d14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2b06      	cmp	r3, #6
 8008d1a:	d015      	beq.n	8008d48 <HAL_TIM_PWM_Start+0x1dc>
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d22:	d011      	beq.n	8008d48 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f042 0201 	orr.w	r2, r2, #1
 8008d32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d34:	e008      	b.n	8008d48 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f042 0201 	orr.w	r2, r2, #1
 8008d44:	601a      	str	r2, [r3, #0]
 8008d46:	e000      	b.n	8008d4a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d48:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}
 8008d54:	40012c00 	.word	0x40012c00
 8008d58:	40013400 	.word	0x40013400
 8008d5c:	40014000 	.word	0x40014000
 8008d60:	40014400 	.word	0x40014400
 8008d64:	40014800 	.word	0x40014800
 8008d68:	40000400 	.word	0x40000400
 8008d6c:	40000800 	.word	0x40000800
 8008d70:	40000c00 	.word	0x40000c00
 8008d74:	00010007 	.word	0x00010007

08008d78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	f003 0302 	and.w	r3, r3, #2
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d020      	beq.n	8008ddc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f003 0302 	and.w	r3, r3, #2
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d01b      	beq.n	8008ddc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f06f 0202 	mvn.w	r2, #2
 8008dac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2201      	movs	r2, #1
 8008db2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	699b      	ldr	r3, [r3, #24]
 8008dba:	f003 0303 	and.w	r3, r3, #3
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d003      	beq.n	8008dca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 fac7 	bl	8009356 <HAL_TIM_IC_CaptureCallback>
 8008dc8:	e005      	b.n	8008dd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 fab9 	bl	8009342 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f000 faca 	bl	800936a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	f003 0304 	and.w	r3, r3, #4
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d020      	beq.n	8008e28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f003 0304 	and.w	r3, r3, #4
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d01b      	beq.n	8008e28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f06f 0204 	mvn.w	r2, #4
 8008df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2202      	movs	r2, #2
 8008dfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	699b      	ldr	r3, [r3, #24]
 8008e06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d003      	beq.n	8008e16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f000 faa1 	bl	8009356 <HAL_TIM_IC_CaptureCallback>
 8008e14:	e005      	b.n	8008e22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 fa93 	bl	8009342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f000 faa4 	bl	800936a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2200      	movs	r2, #0
 8008e26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	f003 0308 	and.w	r3, r3, #8
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d020      	beq.n	8008e74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f003 0308 	and.w	r3, r3, #8
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d01b      	beq.n	8008e74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f06f 0208 	mvn.w	r2, #8
 8008e44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2204      	movs	r2, #4
 8008e4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	69db      	ldr	r3, [r3, #28]
 8008e52:	f003 0303 	and.w	r3, r3, #3
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d003      	beq.n	8008e62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fa7b 	bl	8009356 <HAL_TIM_IC_CaptureCallback>
 8008e60:	e005      	b.n	8008e6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f000 fa6d 	bl	8009342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	f000 fa7e 	bl	800936a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2200      	movs	r2, #0
 8008e72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	f003 0310 	and.w	r3, r3, #16
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d020      	beq.n	8008ec0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f003 0310 	and.w	r3, r3, #16
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d01b      	beq.n	8008ec0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f06f 0210 	mvn.w	r2, #16
 8008e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2208      	movs	r2, #8
 8008e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	69db      	ldr	r3, [r3, #28]
 8008e9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d003      	beq.n	8008eae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f000 fa55 	bl	8009356 <HAL_TIM_IC_CaptureCallback>
 8008eac:	e005      	b.n	8008eba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 fa47 	bl	8009342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 fa58 	bl	800936a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	f003 0301 	and.w	r3, r3, #1
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d00c      	beq.n	8008ee4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f003 0301 	and.w	r3, r3, #1
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d007      	beq.n	8008ee4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f06f 0201 	mvn.w	r2, #1
 8008edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f7fb faee 	bl	80044c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d104      	bne.n	8008ef8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d00c      	beq.n	8008f12 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d007      	beq.n	8008f12 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 ff45 	bl	8009d9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d00c      	beq.n	8008f36 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d007      	beq.n	8008f36 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008f2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 ff3d 	bl	8009db0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00c      	beq.n	8008f5a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d007      	beq.n	8008f5a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008f52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 fa12 	bl	800937e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	f003 0320 	and.w	r3, r3, #32
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00c      	beq.n	8008f7e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f003 0320 	and.w	r3, r3, #32
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d007      	beq.n	8008f7e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f06f 0220 	mvn.w	r2, #32
 8008f76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 ff05 	bl	8009d88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f7e:	bf00      	nop
 8008f80:	3710      	adds	r7, #16
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
	...

08008f88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b086      	sub	sp, #24
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f94:	2300      	movs	r3, #0
 8008f96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d101      	bne.n	8008fa6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008fa2:	2302      	movs	r3, #2
 8008fa4:	e0ff      	b.n	80091a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2201      	movs	r2, #1
 8008faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2b14      	cmp	r3, #20
 8008fb2:	f200 80f0 	bhi.w	8009196 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008fb6:	a201      	add	r2, pc, #4	@ (adr r2, 8008fbc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fbc:	08009011 	.word	0x08009011
 8008fc0:	08009197 	.word	0x08009197
 8008fc4:	08009197 	.word	0x08009197
 8008fc8:	08009197 	.word	0x08009197
 8008fcc:	08009051 	.word	0x08009051
 8008fd0:	08009197 	.word	0x08009197
 8008fd4:	08009197 	.word	0x08009197
 8008fd8:	08009197 	.word	0x08009197
 8008fdc:	08009093 	.word	0x08009093
 8008fe0:	08009197 	.word	0x08009197
 8008fe4:	08009197 	.word	0x08009197
 8008fe8:	08009197 	.word	0x08009197
 8008fec:	080090d3 	.word	0x080090d3
 8008ff0:	08009197 	.word	0x08009197
 8008ff4:	08009197 	.word	0x08009197
 8008ff8:	08009197 	.word	0x08009197
 8008ffc:	08009115 	.word	0x08009115
 8009000:	08009197 	.word	0x08009197
 8009004:	08009197 	.word	0x08009197
 8009008:	08009197 	.word	0x08009197
 800900c:	08009155 	.word	0x08009155
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	68b9      	ldr	r1, [r7, #8]
 8009016:	4618      	mov	r0, r3
 8009018:	f000 fa5c 	bl	80094d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	699a      	ldr	r2, [r3, #24]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f042 0208 	orr.w	r2, r2, #8
 800902a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	699a      	ldr	r2, [r3, #24]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f022 0204 	bic.w	r2, r2, #4
 800903a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	6999      	ldr	r1, [r3, #24]
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	691a      	ldr	r2, [r3, #16]
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	430a      	orrs	r2, r1
 800904c:	619a      	str	r2, [r3, #24]
      break;
 800904e:	e0a5      	b.n	800919c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	68b9      	ldr	r1, [r7, #8]
 8009056:	4618      	mov	r0, r3
 8009058:	f000 face 	bl	80095f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	699a      	ldr	r2, [r3, #24]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800906a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	699a      	ldr	r2, [r3, #24]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800907a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	6999      	ldr	r1, [r3, #24]
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	021a      	lsls	r2, r3, #8
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	430a      	orrs	r2, r1
 800908e:	619a      	str	r2, [r3, #24]
      break;
 8009090:	e084      	b.n	800919c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68b9      	ldr	r1, [r7, #8]
 8009098:	4618      	mov	r0, r3
 800909a:	f000 fb39 	bl	8009710 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	69da      	ldr	r2, [r3, #28]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f042 0208 	orr.w	r2, r2, #8
 80090ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	69da      	ldr	r2, [r3, #28]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f022 0204 	bic.w	r2, r2, #4
 80090bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	69d9      	ldr	r1, [r3, #28]
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	691a      	ldr	r2, [r3, #16]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	430a      	orrs	r2, r1
 80090ce:	61da      	str	r2, [r3, #28]
      break;
 80090d0:	e064      	b.n	800919c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	68b9      	ldr	r1, [r7, #8]
 80090d8:	4618      	mov	r0, r3
 80090da:	f000 fba3 	bl	8009824 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	69da      	ldr	r2, [r3, #28]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	69da      	ldr	r2, [r3, #28]
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	69d9      	ldr	r1, [r3, #28]
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	691b      	ldr	r3, [r3, #16]
 8009108:	021a      	lsls	r2, r3, #8
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	430a      	orrs	r2, r1
 8009110:	61da      	str	r2, [r3, #28]
      break;
 8009112:	e043      	b.n	800919c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68b9      	ldr	r1, [r7, #8]
 800911a:	4618      	mov	r0, r3
 800911c:	f000 fbec 	bl	80098f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f042 0208 	orr.w	r2, r2, #8
 800912e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f022 0204 	bic.w	r2, r2, #4
 800913e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	691a      	ldr	r2, [r3, #16]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	430a      	orrs	r2, r1
 8009150:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009152:	e023      	b.n	800919c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	68b9      	ldr	r1, [r7, #8]
 800915a:	4618      	mov	r0, r3
 800915c:	f000 fc30 	bl	80099c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800916e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800917e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	691b      	ldr	r3, [r3, #16]
 800918a:	021a      	lsls	r2, r3, #8
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	430a      	orrs	r2, r1
 8009192:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009194:	e002      	b.n	800919c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009196:	2301      	movs	r3, #1
 8009198:	75fb      	strb	r3, [r7, #23]
      break;
 800919a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2200      	movs	r2, #0
 80091a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80091a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3718      	adds	r7, #24
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop

080091b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d101      	bne.n	80091cc <HAL_TIM_ConfigClockSource+0x1c>
 80091c8:	2302      	movs	r3, #2
 80091ca:	e0b6      	b.n	800933a <HAL_TIM_ConfigClockSource+0x18a>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2202      	movs	r2, #2
 80091d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80091ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80091f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	68ba      	ldr	r2, [r7, #8]
 80091fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009208:	d03e      	beq.n	8009288 <HAL_TIM_ConfigClockSource+0xd8>
 800920a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800920e:	f200 8087 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x170>
 8009212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009216:	f000 8086 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x176>
 800921a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800921e:	d87f      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x170>
 8009220:	2b70      	cmp	r3, #112	@ 0x70
 8009222:	d01a      	beq.n	800925a <HAL_TIM_ConfigClockSource+0xaa>
 8009224:	2b70      	cmp	r3, #112	@ 0x70
 8009226:	d87b      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x170>
 8009228:	2b60      	cmp	r3, #96	@ 0x60
 800922a:	d050      	beq.n	80092ce <HAL_TIM_ConfigClockSource+0x11e>
 800922c:	2b60      	cmp	r3, #96	@ 0x60
 800922e:	d877      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x170>
 8009230:	2b50      	cmp	r3, #80	@ 0x50
 8009232:	d03c      	beq.n	80092ae <HAL_TIM_ConfigClockSource+0xfe>
 8009234:	2b50      	cmp	r3, #80	@ 0x50
 8009236:	d873      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x170>
 8009238:	2b40      	cmp	r3, #64	@ 0x40
 800923a:	d058      	beq.n	80092ee <HAL_TIM_ConfigClockSource+0x13e>
 800923c:	2b40      	cmp	r3, #64	@ 0x40
 800923e:	d86f      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x170>
 8009240:	2b30      	cmp	r3, #48	@ 0x30
 8009242:	d064      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x15e>
 8009244:	2b30      	cmp	r3, #48	@ 0x30
 8009246:	d86b      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x170>
 8009248:	2b20      	cmp	r3, #32
 800924a:	d060      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x15e>
 800924c:	2b20      	cmp	r3, #32
 800924e:	d867      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x170>
 8009250:	2b00      	cmp	r3, #0
 8009252:	d05c      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x15e>
 8009254:	2b10      	cmp	r3, #16
 8009256:	d05a      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x15e>
 8009258:	e062      	b.n	8009320 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800926a:	f000 fcc0 	bl	8009bee <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	689b      	ldr	r3, [r3, #8]
 8009274:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800927c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	68ba      	ldr	r2, [r7, #8]
 8009284:	609a      	str	r2, [r3, #8]
      break;
 8009286:	e04f      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009298:	f000 fca9 	bl	8009bee <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	689a      	ldr	r2, [r3, #8]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80092aa:	609a      	str	r2, [r3, #8]
      break;
 80092ac:	e03c      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80092ba:	461a      	mov	r2, r3
 80092bc:	f000 fbe6 	bl	8009a8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2150      	movs	r1, #80	@ 0x50
 80092c6:	4618      	mov	r0, r3
 80092c8:	f000 fc76 	bl	8009bb8 <TIM_ITRx_SetConfig>
      break;
 80092cc:	e02c      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80092da:	461a      	mov	r2, r3
 80092dc:	f000 fc2a 	bl	8009b34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	2160      	movs	r1, #96	@ 0x60
 80092e6:	4618      	mov	r0, r3
 80092e8:	f000 fc66 	bl	8009bb8 <TIM_ITRx_SetConfig>
      break;
 80092ec:	e01c      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80092fa:	461a      	mov	r2, r3
 80092fc:	f000 fbc6 	bl	8009a8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2140      	movs	r1, #64	@ 0x40
 8009306:	4618      	mov	r0, r3
 8009308:	f000 fc56 	bl	8009bb8 <TIM_ITRx_SetConfig>
      break;
 800930c:	e00c      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4619      	mov	r1, r3
 8009318:	4610      	mov	r0, r2
 800931a:	f000 fc4d 	bl	8009bb8 <TIM_ITRx_SetConfig>
      break;
 800931e:	e003      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	73fb      	strb	r3, [r7, #15]
      break;
 8009324:	e000      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009326:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009338:	7bfb      	ldrb	r3, [r7, #15]
}
 800933a:	4618      	mov	r0, r3
 800933c:	3710      	adds	r7, #16
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}

08009342 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009342:	b480      	push	{r7}
 8009344:	b083      	sub	sp, #12
 8009346:	af00      	add	r7, sp, #0
 8009348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800934a:	bf00      	nop
 800934c:	370c      	adds	r7, #12
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr

08009356 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009356:	b480      	push	{r7}
 8009358:	b083      	sub	sp, #12
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800935e:	bf00      	nop
 8009360:	370c      	adds	r7, #12
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr

0800936a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800936a:	b480      	push	{r7}
 800936c:	b083      	sub	sp, #12
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009372:	bf00      	nop
 8009374:	370c      	adds	r7, #12
 8009376:	46bd      	mov	sp, r7
 8009378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937c:	4770      	bx	lr

0800937e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800937e:	b480      	push	{r7}
 8009380:	b083      	sub	sp, #12
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009386:	bf00      	nop
 8009388:	370c      	adds	r7, #12
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr
	...

08009394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009394:	b480      	push	{r7}
 8009396:	b085      	sub	sp, #20
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	4a43      	ldr	r2, [pc, #268]	@ (80094b4 <TIM_Base_SetConfig+0x120>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d013      	beq.n	80093d4 <TIM_Base_SetConfig+0x40>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093b2:	d00f      	beq.n	80093d4 <TIM_Base_SetConfig+0x40>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a40      	ldr	r2, [pc, #256]	@ (80094b8 <TIM_Base_SetConfig+0x124>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d00b      	beq.n	80093d4 <TIM_Base_SetConfig+0x40>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	4a3f      	ldr	r2, [pc, #252]	@ (80094bc <TIM_Base_SetConfig+0x128>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d007      	beq.n	80093d4 <TIM_Base_SetConfig+0x40>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4a3e      	ldr	r2, [pc, #248]	@ (80094c0 <TIM_Base_SetConfig+0x12c>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d003      	beq.n	80093d4 <TIM_Base_SetConfig+0x40>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a3d      	ldr	r2, [pc, #244]	@ (80094c4 <TIM_Base_SetConfig+0x130>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d108      	bne.n	80093e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	68fa      	ldr	r2, [r7, #12]
 80093e2:	4313      	orrs	r3, r2
 80093e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a32      	ldr	r2, [pc, #200]	@ (80094b4 <TIM_Base_SetConfig+0x120>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d01f      	beq.n	800942e <TIM_Base_SetConfig+0x9a>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093f4:	d01b      	beq.n	800942e <TIM_Base_SetConfig+0x9a>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4a2f      	ldr	r2, [pc, #188]	@ (80094b8 <TIM_Base_SetConfig+0x124>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d017      	beq.n	800942e <TIM_Base_SetConfig+0x9a>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	4a2e      	ldr	r2, [pc, #184]	@ (80094bc <TIM_Base_SetConfig+0x128>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d013      	beq.n	800942e <TIM_Base_SetConfig+0x9a>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a2d      	ldr	r2, [pc, #180]	@ (80094c0 <TIM_Base_SetConfig+0x12c>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d00f      	beq.n	800942e <TIM_Base_SetConfig+0x9a>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4a2c      	ldr	r2, [pc, #176]	@ (80094c4 <TIM_Base_SetConfig+0x130>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d00b      	beq.n	800942e <TIM_Base_SetConfig+0x9a>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	4a2b      	ldr	r2, [pc, #172]	@ (80094c8 <TIM_Base_SetConfig+0x134>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d007      	beq.n	800942e <TIM_Base_SetConfig+0x9a>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a2a      	ldr	r2, [pc, #168]	@ (80094cc <TIM_Base_SetConfig+0x138>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d003      	beq.n	800942e <TIM_Base_SetConfig+0x9a>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a29      	ldr	r2, [pc, #164]	@ (80094d0 <TIM_Base_SetConfig+0x13c>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d108      	bne.n	8009440 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	68db      	ldr	r3, [r3, #12]
 800943a:	68fa      	ldr	r2, [r7, #12]
 800943c:	4313      	orrs	r3, r2
 800943e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	4313      	orrs	r3, r2
 800944c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	689a      	ldr	r2, [r3, #8]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	4a14      	ldr	r2, [pc, #80]	@ (80094b4 <TIM_Base_SetConfig+0x120>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d00f      	beq.n	8009486 <TIM_Base_SetConfig+0xf2>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	4a16      	ldr	r2, [pc, #88]	@ (80094c4 <TIM_Base_SetConfig+0x130>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d00b      	beq.n	8009486 <TIM_Base_SetConfig+0xf2>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	4a15      	ldr	r2, [pc, #84]	@ (80094c8 <TIM_Base_SetConfig+0x134>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d007      	beq.n	8009486 <TIM_Base_SetConfig+0xf2>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a14      	ldr	r2, [pc, #80]	@ (80094cc <TIM_Base_SetConfig+0x138>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d003      	beq.n	8009486 <TIM_Base_SetConfig+0xf2>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a13      	ldr	r2, [pc, #76]	@ (80094d0 <TIM_Base_SetConfig+0x13c>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d103      	bne.n	800948e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	691a      	ldr	r2, [r3, #16]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f043 0204 	orr.w	r2, r3, #4
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2201      	movs	r2, #1
 800949e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	68fa      	ldr	r2, [r7, #12]
 80094a4:	601a      	str	r2, [r3, #0]
}
 80094a6:	bf00      	nop
 80094a8:	3714      	adds	r7, #20
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	40012c00 	.word	0x40012c00
 80094b8:	40000400 	.word	0x40000400
 80094bc:	40000800 	.word	0x40000800
 80094c0:	40000c00 	.word	0x40000c00
 80094c4:	40013400 	.word	0x40013400
 80094c8:	40014000 	.word	0x40014000
 80094cc:	40014400 	.word	0x40014400
 80094d0:	40014800 	.word	0x40014800

080094d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b087      	sub	sp, #28
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6a1b      	ldr	r3, [r3, #32]
 80094e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a1b      	ldr	r3, [r3, #32]
 80094e8:	f023 0201 	bic.w	r2, r3, #1
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	699b      	ldr	r3, [r3, #24]
 80094fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f023 0303 	bic.w	r3, r3, #3
 800950e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	68fa      	ldr	r2, [r7, #12]
 8009516:	4313      	orrs	r3, r2
 8009518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	f023 0302 	bic.w	r3, r3, #2
 8009520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	689b      	ldr	r3, [r3, #8]
 8009526:	697a      	ldr	r2, [r7, #20]
 8009528:	4313      	orrs	r3, r2
 800952a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	4a2d      	ldr	r2, [pc, #180]	@ (80095e4 <TIM_OC1_SetConfig+0x110>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d00f      	beq.n	8009554 <TIM_OC1_SetConfig+0x80>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	4a2c      	ldr	r2, [pc, #176]	@ (80095e8 <TIM_OC1_SetConfig+0x114>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d00b      	beq.n	8009554 <TIM_OC1_SetConfig+0x80>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	4a2b      	ldr	r2, [pc, #172]	@ (80095ec <TIM_OC1_SetConfig+0x118>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d007      	beq.n	8009554 <TIM_OC1_SetConfig+0x80>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	4a2a      	ldr	r2, [pc, #168]	@ (80095f0 <TIM_OC1_SetConfig+0x11c>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d003      	beq.n	8009554 <TIM_OC1_SetConfig+0x80>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	4a29      	ldr	r2, [pc, #164]	@ (80095f4 <TIM_OC1_SetConfig+0x120>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d10e      	bne.n	8009572 <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6a1b      	ldr	r3, [r3, #32]
 8009558:	f023 0204 	bic.w	r2, r3, #4
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	f023 0308 	bic.w	r3, r3, #8
 8009566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	68db      	ldr	r3, [r3, #12]
 800956c:	697a      	ldr	r2, [r7, #20]
 800956e:	4313      	orrs	r3, r2
 8009570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	4a1b      	ldr	r2, [pc, #108]	@ (80095e4 <TIM_OC1_SetConfig+0x110>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d00f      	beq.n	800959a <TIM_OC1_SetConfig+0xc6>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	4a1a      	ldr	r2, [pc, #104]	@ (80095e8 <TIM_OC1_SetConfig+0x114>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d00b      	beq.n	800959a <TIM_OC1_SetConfig+0xc6>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	4a19      	ldr	r2, [pc, #100]	@ (80095ec <TIM_OC1_SetConfig+0x118>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d007      	beq.n	800959a <TIM_OC1_SetConfig+0xc6>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a18      	ldr	r2, [pc, #96]	@ (80095f0 <TIM_OC1_SetConfig+0x11c>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d003      	beq.n	800959a <TIM_OC1_SetConfig+0xc6>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	4a17      	ldr	r2, [pc, #92]	@ (80095f4 <TIM_OC1_SetConfig+0x120>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d111      	bne.n	80095be <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80095a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80095a2:	693b      	ldr	r3, [r7, #16]
 80095a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80095a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	695b      	ldr	r3, [r3, #20]
 80095ae:	693a      	ldr	r2, [r7, #16]
 80095b0:	4313      	orrs	r3, r2
 80095b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	699b      	ldr	r3, [r3, #24]
 80095b8:	693a      	ldr	r2, [r7, #16]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	693a      	ldr	r2, [r7, #16]
 80095c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	68fa      	ldr	r2, [r7, #12]
 80095c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	685a      	ldr	r2, [r3, #4]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	697a      	ldr	r2, [r7, #20]
 80095d6:	621a      	str	r2, [r3, #32]
}
 80095d8:	bf00      	nop
 80095da:	371c      	adds	r7, #28
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr
 80095e4:	40012c00 	.word	0x40012c00
 80095e8:	40013400 	.word	0x40013400
 80095ec:	40014000 	.word	0x40014000
 80095f0:	40014400 	.word	0x40014400
 80095f4:	40014800 	.word	0x40014800

080095f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80095f8:	b480      	push	{r7}
 80095fa:	b087      	sub	sp, #28
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6a1b      	ldr	r3, [r3, #32]
 8009606:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6a1b      	ldr	r3, [r3, #32]
 800960c:	f023 0210 	bic.w	r2, r3, #16
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	685b      	ldr	r3, [r3, #4]
 8009618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	699b      	ldr	r3, [r3, #24]
 800961e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800962a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	021b      	lsls	r3, r3, #8
 800963a:	68fa      	ldr	r2, [r7, #12]
 800963c:	4313      	orrs	r3, r2
 800963e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	f023 0320 	bic.w	r3, r3, #32
 8009646:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	011b      	lsls	r3, r3, #4
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	4313      	orrs	r3, r2
 8009652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	4a29      	ldr	r2, [pc, #164]	@ (80096fc <TIM_OC2_SetConfig+0x104>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d003      	beq.n	8009664 <TIM_OC2_SetConfig+0x6c>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	4a28      	ldr	r2, [pc, #160]	@ (8009700 <TIM_OC2_SetConfig+0x108>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d10f      	bne.n	8009684 <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6a1b      	ldr	r3, [r3, #32]
 8009668:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	68db      	ldr	r3, [r3, #12]
 800967c:	011b      	lsls	r3, r3, #4
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	4313      	orrs	r3, r2
 8009682:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a1d      	ldr	r2, [pc, #116]	@ (80096fc <TIM_OC2_SetConfig+0x104>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d00f      	beq.n	80096ac <TIM_OC2_SetConfig+0xb4>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a1c      	ldr	r2, [pc, #112]	@ (8009700 <TIM_OC2_SetConfig+0x108>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d00b      	beq.n	80096ac <TIM_OC2_SetConfig+0xb4>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a1b      	ldr	r2, [pc, #108]	@ (8009704 <TIM_OC2_SetConfig+0x10c>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d007      	beq.n	80096ac <TIM_OC2_SetConfig+0xb4>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a1a      	ldr	r2, [pc, #104]	@ (8009708 <TIM_OC2_SetConfig+0x110>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d003      	beq.n	80096ac <TIM_OC2_SetConfig+0xb4>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	4a19      	ldr	r2, [pc, #100]	@ (800970c <TIM_OC2_SetConfig+0x114>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d113      	bne.n	80096d4 <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80096b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80096ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	695b      	ldr	r3, [r3, #20]
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	693a      	ldr	r2, [r7, #16]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	699b      	ldr	r3, [r3, #24]
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	693a      	ldr	r2, [r7, #16]
 80096d0:	4313      	orrs	r3, r2
 80096d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	693a      	ldr	r2, [r7, #16]
 80096d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	68fa      	ldr	r2, [r7, #12]
 80096de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	685a      	ldr	r2, [r3, #4]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	697a      	ldr	r2, [r7, #20]
 80096ec:	621a      	str	r2, [r3, #32]
}
 80096ee:	bf00      	nop
 80096f0:	371c      	adds	r7, #28
 80096f2:	46bd      	mov	sp, r7
 80096f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f8:	4770      	bx	lr
 80096fa:	bf00      	nop
 80096fc:	40012c00 	.word	0x40012c00
 8009700:	40013400 	.word	0x40013400
 8009704:	40014000 	.word	0x40014000
 8009708:	40014400 	.word	0x40014400
 800970c:	40014800 	.word	0x40014800

08009710 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009710:	b480      	push	{r7}
 8009712:	b087      	sub	sp, #28
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6a1b      	ldr	r3, [r3, #32]
 800971e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6a1b      	ldr	r3, [r3, #32]
 8009724:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	69db      	ldr	r3, [r3, #28]
 8009736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800973e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	f023 0303 	bic.w	r3, r3, #3
 800974a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	68fa      	ldr	r2, [r7, #12]
 8009752:	4313      	orrs	r3, r2
 8009754:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800975c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	021b      	lsls	r3, r3, #8
 8009764:	697a      	ldr	r2, [r7, #20]
 8009766:	4313      	orrs	r3, r2
 8009768:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	4a28      	ldr	r2, [pc, #160]	@ (8009810 <TIM_OC3_SetConfig+0x100>)
 800976e:	4293      	cmp	r3, r2
 8009770:	d003      	beq.n	800977a <TIM_OC3_SetConfig+0x6a>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	4a27      	ldr	r2, [pc, #156]	@ (8009814 <TIM_OC3_SetConfig+0x104>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d10f      	bne.n	800979a <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6a1b      	ldr	r3, [r3, #32]
 800977e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800978c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	68db      	ldr	r3, [r3, #12]
 8009792:	021b      	lsls	r3, r3, #8
 8009794:	697a      	ldr	r2, [r7, #20]
 8009796:	4313      	orrs	r3, r2
 8009798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	4a1c      	ldr	r2, [pc, #112]	@ (8009810 <TIM_OC3_SetConfig+0x100>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d00f      	beq.n	80097c2 <TIM_OC3_SetConfig+0xb2>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	4a1b      	ldr	r2, [pc, #108]	@ (8009814 <TIM_OC3_SetConfig+0x104>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d00b      	beq.n	80097c2 <TIM_OC3_SetConfig+0xb2>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	4a1a      	ldr	r2, [pc, #104]	@ (8009818 <TIM_OC3_SetConfig+0x108>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d007      	beq.n	80097c2 <TIM_OC3_SetConfig+0xb2>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	4a19      	ldr	r2, [pc, #100]	@ (800981c <TIM_OC3_SetConfig+0x10c>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d003      	beq.n	80097c2 <TIM_OC3_SetConfig+0xb2>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a18      	ldr	r2, [pc, #96]	@ (8009820 <TIM_OC3_SetConfig+0x110>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d113      	bne.n	80097ea <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	695b      	ldr	r3, [r3, #20]
 80097d6:	011b      	lsls	r3, r3, #4
 80097d8:	693a      	ldr	r2, [r7, #16]
 80097da:	4313      	orrs	r3, r2
 80097dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	699b      	ldr	r3, [r3, #24]
 80097e2:	011b      	lsls	r3, r3, #4
 80097e4:	693a      	ldr	r2, [r7, #16]
 80097e6:	4313      	orrs	r3, r2
 80097e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	693a      	ldr	r2, [r7, #16]
 80097ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	68fa      	ldr	r2, [r7, #12]
 80097f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	685a      	ldr	r2, [r3, #4]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	697a      	ldr	r2, [r7, #20]
 8009802:	621a      	str	r2, [r3, #32]
}
 8009804:	bf00      	nop
 8009806:	371c      	adds	r7, #28
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr
 8009810:	40012c00 	.word	0x40012c00
 8009814:	40013400 	.word	0x40013400
 8009818:	40014000 	.word	0x40014000
 800981c:	40014400 	.word	0x40014400
 8009820:	40014800 	.word	0x40014800

08009824 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009824:	b480      	push	{r7}
 8009826:	b087      	sub	sp, #28
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
 800982c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6a1b      	ldr	r3, [r3, #32]
 8009832:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6a1b      	ldr	r3, [r3, #32]
 8009838:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	69db      	ldr	r3, [r3, #28]
 800984a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009852:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800985e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	021b      	lsls	r3, r3, #8
 8009866:	68fa      	ldr	r2, [r7, #12]
 8009868:	4313      	orrs	r3, r2
 800986a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009872:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	031b      	lsls	r3, r3, #12
 800987a:	693a      	ldr	r2, [r7, #16]
 800987c:	4313      	orrs	r3, r2
 800987e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	4a18      	ldr	r2, [pc, #96]	@ (80098e4 <TIM_OC4_SetConfig+0xc0>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d00f      	beq.n	80098a8 <TIM_OC4_SetConfig+0x84>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	4a17      	ldr	r2, [pc, #92]	@ (80098e8 <TIM_OC4_SetConfig+0xc4>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d00b      	beq.n	80098a8 <TIM_OC4_SetConfig+0x84>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	4a16      	ldr	r2, [pc, #88]	@ (80098ec <TIM_OC4_SetConfig+0xc8>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d007      	beq.n	80098a8 <TIM_OC4_SetConfig+0x84>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	4a15      	ldr	r2, [pc, #84]	@ (80098f0 <TIM_OC4_SetConfig+0xcc>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d003      	beq.n	80098a8 <TIM_OC4_SetConfig+0x84>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	4a14      	ldr	r2, [pc, #80]	@ (80098f4 <TIM_OC4_SetConfig+0xd0>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d109      	bne.n	80098bc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80098a8:	697b      	ldr	r3, [r7, #20]
 80098aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80098ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	695b      	ldr	r3, [r3, #20]
 80098b4:	019b      	lsls	r3, r3, #6
 80098b6:	697a      	ldr	r2, [r7, #20]
 80098b8:	4313      	orrs	r3, r2
 80098ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	697a      	ldr	r2, [r7, #20]
 80098c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	68fa      	ldr	r2, [r7, #12]
 80098c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	685a      	ldr	r2, [r3, #4]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	693a      	ldr	r2, [r7, #16]
 80098d4:	621a      	str	r2, [r3, #32]
}
 80098d6:	bf00      	nop
 80098d8:	371c      	adds	r7, #28
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr
 80098e2:	bf00      	nop
 80098e4:	40012c00 	.word	0x40012c00
 80098e8:	40013400 	.word	0x40013400
 80098ec:	40014000 	.word	0x40014000
 80098f0:	40014400 	.word	0x40014400
 80098f4:	40014800 	.word	0x40014800

080098f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b087      	sub	sp, #28
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a1b      	ldr	r3, [r3, #32]
 8009906:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6a1b      	ldr	r3, [r3, #32]
 800990c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800991e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800992a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	4313      	orrs	r3, r2
 8009934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800993c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	041b      	lsls	r3, r3, #16
 8009944:	693a      	ldr	r2, [r7, #16]
 8009946:	4313      	orrs	r3, r2
 8009948:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a17      	ldr	r2, [pc, #92]	@ (80099ac <TIM_OC5_SetConfig+0xb4>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d00f      	beq.n	8009972 <TIM_OC5_SetConfig+0x7a>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a16      	ldr	r2, [pc, #88]	@ (80099b0 <TIM_OC5_SetConfig+0xb8>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d00b      	beq.n	8009972 <TIM_OC5_SetConfig+0x7a>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a15      	ldr	r2, [pc, #84]	@ (80099b4 <TIM_OC5_SetConfig+0xbc>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d007      	beq.n	8009972 <TIM_OC5_SetConfig+0x7a>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a14      	ldr	r2, [pc, #80]	@ (80099b8 <TIM_OC5_SetConfig+0xc0>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d003      	beq.n	8009972 <TIM_OC5_SetConfig+0x7a>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4a13      	ldr	r2, [pc, #76]	@ (80099bc <TIM_OC5_SetConfig+0xc4>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d109      	bne.n	8009986 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009978:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	695b      	ldr	r3, [r3, #20]
 800997e:	021b      	lsls	r3, r3, #8
 8009980:	697a      	ldr	r2, [r7, #20]
 8009982:	4313      	orrs	r3, r2
 8009984:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	697a      	ldr	r2, [r7, #20]
 800998a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	68fa      	ldr	r2, [r7, #12]
 8009990:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	685a      	ldr	r2, [r3, #4]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	693a      	ldr	r2, [r7, #16]
 800999e:	621a      	str	r2, [r3, #32]
}
 80099a0:	bf00      	nop
 80099a2:	371c      	adds	r7, #28
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr
 80099ac:	40012c00 	.word	0x40012c00
 80099b0:	40013400 	.word	0x40013400
 80099b4:	40014000 	.word	0x40014000
 80099b8:	40014400 	.word	0x40014400
 80099bc:	40014800 	.word	0x40014800

080099c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b087      	sub	sp, #28
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6a1b      	ldr	r3, [r3, #32]
 80099ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6a1b      	ldr	r3, [r3, #32]
 80099d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80099ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	021b      	lsls	r3, r3, #8
 80099fa:	68fa      	ldr	r2, [r7, #12]
 80099fc:	4313      	orrs	r3, r2
 80099fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009a06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	051b      	lsls	r3, r3, #20
 8009a0e:	693a      	ldr	r2, [r7, #16]
 8009a10:	4313      	orrs	r3, r2
 8009a12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	4a18      	ldr	r2, [pc, #96]	@ (8009a78 <TIM_OC6_SetConfig+0xb8>)
 8009a18:	4293      	cmp	r3, r2
 8009a1a:	d00f      	beq.n	8009a3c <TIM_OC6_SetConfig+0x7c>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	4a17      	ldr	r2, [pc, #92]	@ (8009a7c <TIM_OC6_SetConfig+0xbc>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d00b      	beq.n	8009a3c <TIM_OC6_SetConfig+0x7c>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	4a16      	ldr	r2, [pc, #88]	@ (8009a80 <TIM_OC6_SetConfig+0xc0>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d007      	beq.n	8009a3c <TIM_OC6_SetConfig+0x7c>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	4a15      	ldr	r2, [pc, #84]	@ (8009a84 <TIM_OC6_SetConfig+0xc4>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d003      	beq.n	8009a3c <TIM_OC6_SetConfig+0x7c>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	4a14      	ldr	r2, [pc, #80]	@ (8009a88 <TIM_OC6_SetConfig+0xc8>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d109      	bne.n	8009a50 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009a42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	695b      	ldr	r3, [r3, #20]
 8009a48:	029b      	lsls	r3, r3, #10
 8009a4a:	697a      	ldr	r2, [r7, #20]
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	697a      	ldr	r2, [r7, #20]
 8009a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	68fa      	ldr	r2, [r7, #12]
 8009a5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	685a      	ldr	r2, [r3, #4]
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	693a      	ldr	r2, [r7, #16]
 8009a68:	621a      	str	r2, [r3, #32]
}
 8009a6a:	bf00      	nop
 8009a6c:	371c      	adds	r7, #28
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a74:	4770      	bx	lr
 8009a76:	bf00      	nop
 8009a78:	40012c00 	.word	0x40012c00
 8009a7c:	40013400 	.word	0x40013400
 8009a80:	40014000 	.word	0x40014000
 8009a84:	40014400 	.word	0x40014400
 8009a88:	40014800 	.word	0x40014800

08009a8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b087      	sub	sp, #28
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	60f8      	str	r0, [r7, #12]
 8009a94:	60b9      	str	r1, [r7, #8]
 8009a96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	6a1b      	ldr	r3, [r3, #32]
 8009a9c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6a1b      	ldr	r3, [r3, #32]
 8009aa2:	f023 0201 	bic.w	r2, r3, #1
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	4a1c      	ldr	r2, [pc, #112]	@ (8009b20 <TIM_TI1_ConfigInputStage+0x94>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d00f      	beq.n	8009ad2 <TIM_TI1_ConfigInputStage+0x46>
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	4a1b      	ldr	r2, [pc, #108]	@ (8009b24 <TIM_TI1_ConfigInputStage+0x98>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d00b      	beq.n	8009ad2 <TIM_TI1_ConfigInputStage+0x46>
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	4a1a      	ldr	r2, [pc, #104]	@ (8009b28 <TIM_TI1_ConfigInputStage+0x9c>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d007      	beq.n	8009ad2 <TIM_TI1_ConfigInputStage+0x46>
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	4a19      	ldr	r2, [pc, #100]	@ (8009b2c <TIM_TI1_ConfigInputStage+0xa0>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d003      	beq.n	8009ad2 <TIM_TI1_ConfigInputStage+0x46>
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	4a18      	ldr	r2, [pc, #96]	@ (8009b30 <TIM_TI1_ConfigInputStage+0xa4>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d105      	bne.n	8009ade <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	6a1b      	ldr	r3, [r3, #32]
 8009ad6:	f023 0204 	bic.w	r2, r3, #4
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	699b      	ldr	r3, [r3, #24]
 8009ae2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009aea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	011b      	lsls	r3, r3, #4
 8009af0:	693a      	ldr	r2, [r7, #16]
 8009af2:	4313      	orrs	r3, r2
 8009af4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	f023 030a 	bic.w	r3, r3, #10
 8009afc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009afe:	697a      	ldr	r2, [r7, #20]
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	4313      	orrs	r3, r2
 8009b04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	693a      	ldr	r2, [r7, #16]
 8009b0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	697a      	ldr	r2, [r7, #20]
 8009b10:	621a      	str	r2, [r3, #32]
}
 8009b12:	bf00      	nop
 8009b14:	371c      	adds	r7, #28
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	40012c00 	.word	0x40012c00
 8009b24:	40013400 	.word	0x40013400
 8009b28:	40014000 	.word	0x40014000
 8009b2c:	40014400 	.word	0x40014400
 8009b30:	40014800 	.word	0x40014800

08009b34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b087      	sub	sp, #28
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	60f8      	str	r0, [r7, #12]
 8009b3c:	60b9      	str	r1, [r7, #8]
 8009b3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6a1b      	ldr	r3, [r3, #32]
 8009b44:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	6a1b      	ldr	r3, [r3, #32]
 8009b4a:	f023 0210 	bic.w	r2, r3, #16
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	4a16      	ldr	r2, [pc, #88]	@ (8009bb0 <TIM_TI2_ConfigInputStage+0x7c>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d003      	beq.n	8009b62 <TIM_TI2_ConfigInputStage+0x2e>
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	4a15      	ldr	r2, [pc, #84]	@ (8009bb4 <TIM_TI2_ConfigInputStage+0x80>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d105      	bne.n	8009b6e <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	6a1b      	ldr	r3, [r3, #32]
 8009b66:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	699b      	ldr	r3, [r3, #24]
 8009b72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009b7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	031b      	lsls	r3, r3, #12
 8009b80:	693a      	ldr	r2, [r7, #16]
 8009b82:	4313      	orrs	r3, r2
 8009b84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009b8c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	011b      	lsls	r3, r3, #4
 8009b92:	697a      	ldr	r2, [r7, #20]
 8009b94:	4313      	orrs	r3, r2
 8009b96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	693a      	ldr	r2, [r7, #16]
 8009b9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	697a      	ldr	r2, [r7, #20]
 8009ba2:	621a      	str	r2, [r3, #32]
}
 8009ba4:	bf00      	nop
 8009ba6:	371c      	adds	r7, #28
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bae:	4770      	bx	lr
 8009bb0:	40012c00 	.word	0x40012c00
 8009bb4:	40013400 	.word	0x40013400

08009bb8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b085      	sub	sp, #20
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	689b      	ldr	r3, [r3, #8]
 8009bc6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bce:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009bd0:	683a      	ldr	r2, [r7, #0]
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	f043 0307 	orr.w	r3, r3, #7
 8009bda:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	68fa      	ldr	r2, [r7, #12]
 8009be0:	609a      	str	r2, [r3, #8]
}
 8009be2:	bf00      	nop
 8009be4:	3714      	adds	r7, #20
 8009be6:	46bd      	mov	sp, r7
 8009be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bec:	4770      	bx	lr

08009bee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009bee:	b480      	push	{r7}
 8009bf0:	b087      	sub	sp, #28
 8009bf2:	af00      	add	r7, sp, #0
 8009bf4:	60f8      	str	r0, [r7, #12]
 8009bf6:	60b9      	str	r1, [r7, #8]
 8009bf8:	607a      	str	r2, [r7, #4]
 8009bfa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	689b      	ldr	r3, [r3, #8]
 8009c00:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009c08:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	021a      	lsls	r2, r3, #8
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	431a      	orrs	r2, r3
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	4313      	orrs	r3, r2
 8009c16:	697a      	ldr	r2, [r7, #20]
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	697a      	ldr	r2, [r7, #20]
 8009c20:	609a      	str	r2, [r3, #8]
}
 8009c22:	bf00      	nop
 8009c24:	371c      	adds	r7, #28
 8009c26:	46bd      	mov	sp, r7
 8009c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2c:	4770      	bx	lr

08009c2e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009c2e:	b480      	push	{r7}
 8009c30:	b087      	sub	sp, #28
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	60f8      	str	r0, [r7, #12]
 8009c36:	60b9      	str	r1, [r7, #8]
 8009c38:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	f003 031f 	and.w	r3, r3, #31
 8009c40:	2201      	movs	r2, #1
 8009c42:	fa02 f303 	lsl.w	r3, r2, r3
 8009c46:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6a1a      	ldr	r2, [r3, #32]
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	43db      	mvns	r3, r3
 8009c50:	401a      	ands	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	6a1a      	ldr	r2, [r3, #32]
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	f003 031f 	and.w	r3, r3, #31
 8009c60:	6879      	ldr	r1, [r7, #4]
 8009c62:	fa01 f303 	lsl.w	r3, r1, r3
 8009c66:	431a      	orrs	r2, r3
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	621a      	str	r2, [r3, #32]
}
 8009c6c:	bf00      	nop
 8009c6e:	371c      	adds	r7, #28
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr

08009c78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b085      	sub	sp, #20
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c88:	2b01      	cmp	r3, #1
 8009c8a:	d101      	bne.n	8009c90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c8c:	2302      	movs	r3, #2
 8009c8e:	e068      	b.n	8009d62 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2201      	movs	r2, #1
 8009c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2202      	movs	r2, #2
 8009c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a2e      	ldr	r2, [pc, #184]	@ (8009d70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d004      	beq.n	8009cc4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a2d      	ldr	r2, [pc, #180]	@ (8009d74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d108      	bne.n	8009cd6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009cca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	68fa      	ldr	r2, [r7, #12]
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cdc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	68fa      	ldr	r2, [r7, #12]
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	68fa      	ldr	r2, [r7, #12]
 8009cee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8009d70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d01d      	beq.n	8009d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d02:	d018      	beq.n	8009d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a1b      	ldr	r2, [pc, #108]	@ (8009d78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d013      	beq.n	8009d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a1a      	ldr	r2, [pc, #104]	@ (8009d7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d00e      	beq.n	8009d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a18      	ldr	r2, [pc, #96]	@ (8009d80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d009      	beq.n	8009d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a13      	ldr	r2, [pc, #76]	@ (8009d74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d004      	beq.n	8009d36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a14      	ldr	r2, [pc, #80]	@ (8009d84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d10c      	bne.n	8009d50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	68ba      	ldr	r2, [r7, #8]
 8009d44:	4313      	orrs	r3, r2
 8009d46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	68ba      	ldr	r2, [r7, #8]
 8009d4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2201      	movs	r2, #1
 8009d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009d60:	2300      	movs	r3, #0
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3714      	adds	r7, #20
 8009d66:	46bd      	mov	sp, r7
 8009d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6c:	4770      	bx	lr
 8009d6e:	bf00      	nop
 8009d70:	40012c00 	.word	0x40012c00
 8009d74:	40013400 	.word	0x40013400
 8009d78:	40000400 	.word	0x40000400
 8009d7c:	40000800 	.word	0x40000800
 8009d80:	40000c00 	.word	0x40000c00
 8009d84:	40014000 	.word	0x40014000

08009d88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b083      	sub	sp, #12
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009d90:	bf00      	nop
 8009d92:	370c      	adds	r7, #12
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009db8:	bf00      	nop
 8009dba:	370c      	adds	r7, #12
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr

08009dc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d101      	bne.n	8009dd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	e040      	b.n	8009e58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d106      	bne.n	8009dec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f7fa fd1e 	bl	8004828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2224      	movs	r2, #36	@ 0x24
 8009df0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	681a      	ldr	r2, [r3, #0]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f022 0201 	bic.w	r2, r2, #1
 8009e00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d002      	beq.n	8009e10 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 fe9a 	bl	800ab44 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f000 fbdf 	bl	800a5d4 <UART_SetConfig>
 8009e16:	4603      	mov	r3, r0
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d101      	bne.n	8009e20 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	e01b      	b.n	8009e58 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	685a      	ldr	r2, [r3, #4]
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009e2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	689a      	ldr	r2, [r3, #8]
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009e3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	681a      	ldr	r2, [r3, #0]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f042 0201 	orr.w	r2, r2, #1
 8009e4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 ff19 	bl	800ac88 <UART_CheckIdleState>
 8009e56:	4603      	mov	r3, r0
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	3708      	adds	r7, #8
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}

08009e60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b08a      	sub	sp, #40	@ 0x28
 8009e64:	af02      	add	r7, sp, #8
 8009e66:	60f8      	str	r0, [r7, #12]
 8009e68:	60b9      	str	r1, [r7, #8]
 8009e6a:	603b      	str	r3, [r7, #0]
 8009e6c:	4613      	mov	r3, r2
 8009e6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e74:	2b20      	cmp	r3, #32
 8009e76:	f040 8081 	bne.w	8009f7c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d002      	beq.n	8009e86 <HAL_UART_Transmit+0x26>
 8009e80:	88fb      	ldrh	r3, [r7, #6]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d101      	bne.n	8009e8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009e86:	2301      	movs	r3, #1
 8009e88:	e079      	b.n	8009f7e <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2221      	movs	r2, #33	@ 0x21
 8009e96:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009e98:	f7fb fad6 	bl	8005448 <HAL_GetTick>
 8009e9c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	88fa      	ldrh	r2, [r7, #6]
 8009ea2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	88fa      	ldrh	r2, [r7, #6]
 8009eaa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009eb6:	d108      	bne.n	8009eca <HAL_UART_Transmit+0x6a>
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	691b      	ldr	r3, [r3, #16]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d104      	bne.n	8009eca <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	61bb      	str	r3, [r7, #24]
 8009ec8:	e003      	b.n	8009ed2 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009ed2:	e038      	b.n	8009f46 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	9300      	str	r3, [sp, #0]
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	2200      	movs	r2, #0
 8009edc:	2180      	movs	r1, #128	@ 0x80
 8009ede:	68f8      	ldr	r0, [r7, #12]
 8009ee0:	f000 ff7a 	bl	800add8 <UART_WaitOnFlagUntilTimeout>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d004      	beq.n	8009ef4 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2220      	movs	r2, #32
 8009eee:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009ef0:	2303      	movs	r3, #3
 8009ef2:	e044      	b.n	8009f7e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009ef4:	69fb      	ldr	r3, [r7, #28]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d10b      	bne.n	8009f12 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	881b      	ldrh	r3, [r3, #0]
 8009efe:	461a      	mov	r2, r3
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f08:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009f0a:	69bb      	ldr	r3, [r7, #24]
 8009f0c:	3302      	adds	r3, #2
 8009f0e:	61bb      	str	r3, [r7, #24]
 8009f10:	e007      	b.n	8009f22 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009f12:	69fb      	ldr	r3, [r7, #28]
 8009f14:	781a      	ldrb	r2, [r3, #0]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009f1c:	69fb      	ldr	r3, [r7, #28]
 8009f1e:	3301      	adds	r3, #1
 8009f20:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f26:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8009f2a:	2b21      	cmp	r3, #33	@ 0x21
 8009f2c:	d109      	bne.n	8009f42 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009f34:	b29b      	uxth	r3, r3
 8009f36:	3b01      	subs	r3, #1
 8009f38:	b29a      	uxth	r2, r3
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8009f40:	e001      	b.n	8009f46 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8009f42:	2301      	movs	r3, #1
 8009f44:	e01b      	b.n	8009f7e <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009f4c:	b29b      	uxth	r3, r3
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d1c0      	bne.n	8009ed4 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	9300      	str	r3, [sp, #0]
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	2140      	movs	r1, #64	@ 0x40
 8009f5c:	68f8      	ldr	r0, [r7, #12]
 8009f5e:	f000 ff3b 	bl	800add8 <UART_WaitOnFlagUntilTimeout>
 8009f62:	4603      	mov	r3, r0
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d004      	beq.n	8009f72 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2220      	movs	r2, #32
 8009f6c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009f6e:	2303      	movs	r3, #3
 8009f70:	e005      	b.n	8009f7e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2220      	movs	r2, #32
 8009f76:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	e000      	b.n	8009f7e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009f7c:	2302      	movs	r3, #2
  }
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3720      	adds	r7, #32
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}
	...

08009f88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b0ba      	sub	sp, #232	@ 0xe8
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	69db      	ldr	r3, [r3, #28]
 8009f96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009fae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009fb2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009fb6:	4013      	ands	r3, r2
 8009fb8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009fbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d115      	bne.n	8009ff0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009fc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fc8:	f003 0320 	and.w	r3, r3, #32
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d00f      	beq.n	8009ff0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009fd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fd4:	f003 0320 	and.w	r3, r3, #32
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d009      	beq.n	8009ff0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	f000 82ca 	beq.w	800a57a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	4798      	blx	r3
      }
      return;
 8009fee:	e2c4      	b.n	800a57a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8009ff0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 8117 	beq.w	800a228 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009ffa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ffe:	f003 0301 	and.w	r3, r3, #1
 800a002:	2b00      	cmp	r3, #0
 800a004:	d106      	bne.n	800a014 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a006:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a00a:	4b85      	ldr	r3, [pc, #532]	@ (800a220 <HAL_UART_IRQHandler+0x298>)
 800a00c:	4013      	ands	r3, r2
 800a00e:	2b00      	cmp	r3, #0
 800a010:	f000 810a 	beq.w	800a228 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a014:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a018:	f003 0301 	and.w	r3, r3, #1
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d011      	beq.n	800a044 <HAL_UART_IRQHandler+0xbc>
 800a020:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d00b      	beq.n	800a044 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2201      	movs	r2, #1
 800a032:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a03a:	f043 0201 	orr.w	r2, r3, #1
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a048:	f003 0302 	and.w	r3, r3, #2
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d011      	beq.n	800a074 <HAL_UART_IRQHandler+0xec>
 800a050:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a054:	f003 0301 	and.w	r3, r3, #1
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d00b      	beq.n	800a074 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2202      	movs	r2, #2
 800a062:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a06a:	f043 0204 	orr.w	r2, r3, #4
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a078:	f003 0304 	and.w	r3, r3, #4
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d011      	beq.n	800a0a4 <HAL_UART_IRQHandler+0x11c>
 800a080:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a084:	f003 0301 	and.w	r3, r3, #1
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d00b      	beq.n	800a0a4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	2204      	movs	r2, #4
 800a092:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a09a:	f043 0202 	orr.w	r2, r3, #2
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a0a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0a8:	f003 0308 	and.w	r3, r3, #8
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d017      	beq.n	800a0e0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a0b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0b4:	f003 0320 	and.w	r3, r3, #32
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d105      	bne.n	800a0c8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a0bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a0c0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d00b      	beq.n	800a0e0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	2208      	movs	r2, #8
 800a0ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0d6:	f043 0208 	orr.w	r2, r3, #8
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a0e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d012      	beq.n	800a112 <HAL_UART_IRQHandler+0x18a>
 800a0ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d00c      	beq.n	800a112 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a100:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a108:	f043 0220 	orr.w	r2, r3, #32
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f000 8230 	beq.w	800a57e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a11e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a122:	f003 0320 	and.w	r3, r3, #32
 800a126:	2b00      	cmp	r3, #0
 800a128:	d00d      	beq.n	800a146 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a12a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a12e:	f003 0320 	and.w	r3, r3, #32
 800a132:	2b00      	cmp	r3, #0
 800a134:	d007      	beq.n	800a146 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d003      	beq.n	800a146 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a14c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a15a:	2b40      	cmp	r3, #64	@ 0x40
 800a15c:	d005      	beq.n	800a16a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a15e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a162:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a166:	2b00      	cmp	r3, #0
 800a168:	d04f      	beq.n	800a20a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 fea1 	bl	800aeb2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	689b      	ldr	r3, [r3, #8]
 800a176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a17a:	2b40      	cmp	r3, #64	@ 0x40
 800a17c:	d141      	bne.n	800a202 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	3308      	adds	r3, #8
 800a184:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a188:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a18c:	e853 3f00 	ldrex	r3, [r3]
 800a190:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a194:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a198:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a19c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	3308      	adds	r3, #8
 800a1a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a1aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a1ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a1b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a1ba:	e841 2300 	strex	r3, r2, [r1]
 800a1be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a1c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d1d9      	bne.n	800a17e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d013      	beq.n	800a1fa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1d6:	4a13      	ldr	r2, [pc, #76]	@ (800a224 <HAL_UART_IRQHandler+0x29c>)
 800a1d8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1de:	4618      	mov	r0, r3
 800a1e0:	f7fb fb91 	bl	8005906 <HAL_DMA_Abort_IT>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d017      	beq.n	800a21a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1f0:	687a      	ldr	r2, [r7, #4]
 800a1f2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a1f4:	4610      	mov	r0, r2
 800a1f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1f8:	e00f      	b.n	800a21a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 f9d4 	bl	800a5a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a200:	e00b      	b.n	800a21a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 f9d0 	bl	800a5a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a208:	e007      	b.n	800a21a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 f9cc 	bl	800a5a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800a218:	e1b1      	b.n	800a57e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a21a:	bf00      	nop
    return;
 800a21c:	e1af      	b.n	800a57e <HAL_UART_IRQHandler+0x5f6>
 800a21e:	bf00      	nop
 800a220:	04000120 	.word	0x04000120
 800a224:	0800af7b 	.word	0x0800af7b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	f040 816a 	bne.w	800a506 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a236:	f003 0310 	and.w	r3, r3, #16
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	f000 8163 	beq.w	800a506 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a244:	f003 0310 	and.w	r3, r3, #16
 800a248:	2b00      	cmp	r3, #0
 800a24a:	f000 815c 	beq.w	800a506 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2210      	movs	r2, #16
 800a254:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a260:	2b40      	cmp	r3, #64	@ 0x40
 800a262:	f040 80d4 	bne.w	800a40e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a272:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a276:	2b00      	cmp	r3, #0
 800a278:	f000 80ad 	beq.w	800a3d6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a282:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a286:	429a      	cmp	r2, r3
 800a288:	f080 80a5 	bcs.w	800a3d6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a292:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f003 0320 	and.w	r3, r3, #32
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f040 8086 	bne.w	800a3b4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a2b4:	e853 3f00 	ldrex	r3, [r3]
 800a2b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a2bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a2c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a2c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	461a      	mov	r2, r3
 800a2ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a2d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2d6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a2de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a2e2:	e841 2300 	strex	r3, r2, [r1]
 800a2e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a2ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d1da      	bne.n	800a2a8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	3308      	adds	r3, #8
 800a2f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a2fc:	e853 3f00 	ldrex	r3, [r3]
 800a300:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a302:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a304:	f023 0301 	bic.w	r3, r3, #1
 800a308:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	3308      	adds	r3, #8
 800a312:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a316:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a31a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a31c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a31e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a322:	e841 2300 	strex	r3, r2, [r1]
 800a326:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a328:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d1e1      	bne.n	800a2f2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	3308      	adds	r3, #8
 800a334:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a336:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a338:	e853 3f00 	ldrex	r3, [r3]
 800a33c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a33e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a344:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	3308      	adds	r3, #8
 800a34e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a352:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a354:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a356:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a358:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a35a:	e841 2300 	strex	r3, r2, [r1]
 800a35e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a360:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a362:	2b00      	cmp	r3, #0
 800a364:	d1e3      	bne.n	800a32e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2220      	movs	r2, #32
 800a36a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a37a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a37c:	e853 3f00 	ldrex	r3, [r3]
 800a380:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a382:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a384:	f023 0310 	bic.w	r3, r3, #16
 800a388:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	461a      	mov	r2, r3
 800a392:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a396:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a398:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a39a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a39c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a39e:	e841 2300 	strex	r3, r2, [r1]
 800a3a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a3a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d1e4      	bne.n	800a374 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f7fb fa68 	bl	8005884 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2202      	movs	r2, #2
 800a3b8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	1ad3      	subs	r3, r2, r3
 800a3ca:	b29b      	uxth	r3, r3
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 f8f4 	bl	800a5bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a3d4:	e0d5      	b.n	800a582 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a3dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a3e0:	429a      	cmp	r2, r3
 800a3e2:	f040 80ce 	bne.w	800a582 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f003 0320 	and.w	r3, r3, #32
 800a3f2:	2b20      	cmp	r3, #32
 800a3f4:	f040 80c5 	bne.w	800a582 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2202      	movs	r2, #2
 800a3fc:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a404:	4619      	mov	r1, r3
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f000 f8d8 	bl	800a5bc <HAL_UARTEx_RxEventCallback>
      return;
 800a40c:	e0b9      	b.n	800a582 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a41a:	b29b      	uxth	r3, r3
 800a41c:	1ad3      	subs	r3, r2, r3
 800a41e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a428:	b29b      	uxth	r3, r3
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	f000 80ab 	beq.w	800a586 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800a430:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a434:	2b00      	cmp	r3, #0
 800a436:	f000 80a6 	beq.w	800a586 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a442:	e853 3f00 	ldrex	r3, [r3]
 800a446:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a44a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a44e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	461a      	mov	r2, r3
 800a458:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a45c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a45e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a460:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a462:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a464:	e841 2300 	strex	r3, r2, [r1]
 800a468:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a46a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d1e4      	bne.n	800a43a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	3308      	adds	r3, #8
 800a476:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a47a:	e853 3f00 	ldrex	r3, [r3]
 800a47e:	623b      	str	r3, [r7, #32]
   return(result);
 800a480:	6a3b      	ldr	r3, [r7, #32]
 800a482:	f023 0301 	bic.w	r3, r3, #1
 800a486:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	3308      	adds	r3, #8
 800a490:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a494:	633a      	str	r2, [r7, #48]	@ 0x30
 800a496:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a498:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a49a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a49c:	e841 2300 	strex	r3, r2, [r1]
 800a4a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d1e3      	bne.n	800a470 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2220      	movs	r2, #32
 800a4ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	e853 3f00 	ldrex	r3, [r3]
 800a4c8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f023 0310 	bic.w	r3, r3, #16
 800a4d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	461a      	mov	r2, r3
 800a4da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a4de:	61fb      	str	r3, [r7, #28]
 800a4e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4e2:	69b9      	ldr	r1, [r7, #24]
 800a4e4:	69fa      	ldr	r2, [r7, #28]
 800a4e6:	e841 2300 	strex	r3, r2, [r1]
 800a4ea:	617b      	str	r3, [r7, #20]
   return(result);
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d1e4      	bne.n	800a4bc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2202      	movs	r2, #2
 800a4f6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a4f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 f85c 	bl	800a5bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a504:	e03f      	b.n	800a586 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a50a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00e      	beq.n	800a530 <HAL_UART_IRQHandler+0x5a8>
 800a512:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a516:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d008      	beq.n	800a530 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a526:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a528:	6878      	ldr	r0, [r7, #4]
 800a52a:	f000 fd5e 	bl	800afea <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a52e:	e02d      	b.n	800a58c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d00e      	beq.n	800a55a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a53c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a540:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a544:	2b00      	cmp	r3, #0
 800a546:	d008      	beq.n	800a55a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d01c      	beq.n	800a58a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	4798      	blx	r3
    }
    return;
 800a558:	e017      	b.n	800a58a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a55a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a55e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a562:	2b00      	cmp	r3, #0
 800a564:	d012      	beq.n	800a58c <HAL_UART_IRQHandler+0x604>
 800a566:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a56a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d00c      	beq.n	800a58c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 fd0f 	bl	800af96 <UART_EndTransmit_IT>
    return;
 800a578:	e008      	b.n	800a58c <HAL_UART_IRQHandler+0x604>
      return;
 800a57a:	bf00      	nop
 800a57c:	e006      	b.n	800a58c <HAL_UART_IRQHandler+0x604>
    return;
 800a57e:	bf00      	nop
 800a580:	e004      	b.n	800a58c <HAL_UART_IRQHandler+0x604>
      return;
 800a582:	bf00      	nop
 800a584:	e002      	b.n	800a58c <HAL_UART_IRQHandler+0x604>
      return;
 800a586:	bf00      	nop
 800a588:	e000      	b.n	800a58c <HAL_UART_IRQHandler+0x604>
    return;
 800a58a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800a58c:	37e8      	adds	r7, #232	@ 0xe8
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}
 800a592:	bf00      	nop

0800a594 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a594:	b480      	push	{r7}
 800a596:	b083      	sub	sp, #12
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a59c:	bf00      	nop
 800a59e:	370c      	adds	r7, #12
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b083      	sub	sp, #12
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a5b0:	bf00      	nop
 800a5b2:	370c      	adds	r7, #12
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
 800a5c4:	460b      	mov	r3, r1
 800a5c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a5c8:	bf00      	nop
 800a5ca:	370c      	adds	r7, #12
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d2:	4770      	bx	lr

0800a5d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a5d8:	b08a      	sub	sp, #40	@ 0x28
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	689a      	ldr	r2, [r3, #8]
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	691b      	ldr	r3, [r3, #16]
 800a5ec:	431a      	orrs	r2, r3
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	695b      	ldr	r3, [r3, #20]
 800a5f2:	431a      	orrs	r2, r3
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	69db      	ldr	r3, [r3, #28]
 800a5f8:	4313      	orrs	r3, r2
 800a5fa:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	4ba4      	ldr	r3, [pc, #656]	@ (800a894 <UART_SetConfig+0x2c0>)
 800a604:	4013      	ands	r3, r2
 800a606:	68fa      	ldr	r2, [r7, #12]
 800a608:	6812      	ldr	r2, [r2, #0]
 800a60a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a60c:	430b      	orrs	r3, r1
 800a60e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	68da      	ldr	r2, [r3, #12]
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	430a      	orrs	r2, r1
 800a624:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	699b      	ldr	r3, [r3, #24]
 800a62a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a99      	ldr	r2, [pc, #612]	@ (800a898 <UART_SetConfig+0x2c4>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d004      	beq.n	800a640 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	6a1b      	ldr	r3, [r3, #32]
 800a63a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a63c:	4313      	orrs	r3, r2
 800a63e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	689b      	ldr	r3, [r3, #8]
 800a646:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a650:	430a      	orrs	r2, r1
 800a652:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	4a90      	ldr	r2, [pc, #576]	@ (800a89c <UART_SetConfig+0x2c8>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d126      	bne.n	800a6ac <UART_SetConfig+0xd8>
 800a65e:	4b90      	ldr	r3, [pc, #576]	@ (800a8a0 <UART_SetConfig+0x2cc>)
 800a660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a664:	f003 0303 	and.w	r3, r3, #3
 800a668:	2b03      	cmp	r3, #3
 800a66a:	d81b      	bhi.n	800a6a4 <UART_SetConfig+0xd0>
 800a66c:	a201      	add	r2, pc, #4	@ (adr r2, 800a674 <UART_SetConfig+0xa0>)
 800a66e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a672:	bf00      	nop
 800a674:	0800a685 	.word	0x0800a685
 800a678:	0800a695 	.word	0x0800a695
 800a67c:	0800a68d 	.word	0x0800a68d
 800a680:	0800a69d 	.word	0x0800a69d
 800a684:	2301      	movs	r3, #1
 800a686:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a68a:	e116      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a68c:	2302      	movs	r3, #2
 800a68e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a692:	e112      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a694:	2304      	movs	r3, #4
 800a696:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a69a:	e10e      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a69c:	2308      	movs	r3, #8
 800a69e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6a2:	e10a      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a6a4:	2310      	movs	r3, #16
 800a6a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6aa:	e106      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4a7c      	ldr	r2, [pc, #496]	@ (800a8a4 <UART_SetConfig+0x2d0>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d138      	bne.n	800a728 <UART_SetConfig+0x154>
 800a6b6:	4b7a      	ldr	r3, [pc, #488]	@ (800a8a0 <UART_SetConfig+0x2cc>)
 800a6b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6bc:	f003 030c 	and.w	r3, r3, #12
 800a6c0:	2b0c      	cmp	r3, #12
 800a6c2:	d82d      	bhi.n	800a720 <UART_SetConfig+0x14c>
 800a6c4:	a201      	add	r2, pc, #4	@ (adr r2, 800a6cc <UART_SetConfig+0xf8>)
 800a6c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6ca:	bf00      	nop
 800a6cc:	0800a701 	.word	0x0800a701
 800a6d0:	0800a721 	.word	0x0800a721
 800a6d4:	0800a721 	.word	0x0800a721
 800a6d8:	0800a721 	.word	0x0800a721
 800a6dc:	0800a711 	.word	0x0800a711
 800a6e0:	0800a721 	.word	0x0800a721
 800a6e4:	0800a721 	.word	0x0800a721
 800a6e8:	0800a721 	.word	0x0800a721
 800a6ec:	0800a709 	.word	0x0800a709
 800a6f0:	0800a721 	.word	0x0800a721
 800a6f4:	0800a721 	.word	0x0800a721
 800a6f8:	0800a721 	.word	0x0800a721
 800a6fc:	0800a719 	.word	0x0800a719
 800a700:	2300      	movs	r3, #0
 800a702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a706:	e0d8      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a708:	2302      	movs	r3, #2
 800a70a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a70e:	e0d4      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a710:	2304      	movs	r3, #4
 800a712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a716:	e0d0      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a718:	2308      	movs	r3, #8
 800a71a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a71e:	e0cc      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a720:	2310      	movs	r3, #16
 800a722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a726:	e0c8      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a5e      	ldr	r2, [pc, #376]	@ (800a8a8 <UART_SetConfig+0x2d4>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d125      	bne.n	800a77e <UART_SetConfig+0x1aa>
 800a732:	4b5b      	ldr	r3, [pc, #364]	@ (800a8a0 <UART_SetConfig+0x2cc>)
 800a734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a738:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a73c:	2b30      	cmp	r3, #48	@ 0x30
 800a73e:	d016      	beq.n	800a76e <UART_SetConfig+0x19a>
 800a740:	2b30      	cmp	r3, #48	@ 0x30
 800a742:	d818      	bhi.n	800a776 <UART_SetConfig+0x1a2>
 800a744:	2b20      	cmp	r3, #32
 800a746:	d00a      	beq.n	800a75e <UART_SetConfig+0x18a>
 800a748:	2b20      	cmp	r3, #32
 800a74a:	d814      	bhi.n	800a776 <UART_SetConfig+0x1a2>
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d002      	beq.n	800a756 <UART_SetConfig+0x182>
 800a750:	2b10      	cmp	r3, #16
 800a752:	d008      	beq.n	800a766 <UART_SetConfig+0x192>
 800a754:	e00f      	b.n	800a776 <UART_SetConfig+0x1a2>
 800a756:	2300      	movs	r3, #0
 800a758:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a75c:	e0ad      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a75e:	2302      	movs	r3, #2
 800a760:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a764:	e0a9      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a766:	2304      	movs	r3, #4
 800a768:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a76c:	e0a5      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a76e:	2308      	movs	r3, #8
 800a770:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a774:	e0a1      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a776:	2310      	movs	r3, #16
 800a778:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a77c:	e09d      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	4a4a      	ldr	r2, [pc, #296]	@ (800a8ac <UART_SetConfig+0x2d8>)
 800a784:	4293      	cmp	r3, r2
 800a786:	d125      	bne.n	800a7d4 <UART_SetConfig+0x200>
 800a788:	4b45      	ldr	r3, [pc, #276]	@ (800a8a0 <UART_SetConfig+0x2cc>)
 800a78a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a78e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a792:	2bc0      	cmp	r3, #192	@ 0xc0
 800a794:	d016      	beq.n	800a7c4 <UART_SetConfig+0x1f0>
 800a796:	2bc0      	cmp	r3, #192	@ 0xc0
 800a798:	d818      	bhi.n	800a7cc <UART_SetConfig+0x1f8>
 800a79a:	2b80      	cmp	r3, #128	@ 0x80
 800a79c:	d00a      	beq.n	800a7b4 <UART_SetConfig+0x1e0>
 800a79e:	2b80      	cmp	r3, #128	@ 0x80
 800a7a0:	d814      	bhi.n	800a7cc <UART_SetConfig+0x1f8>
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d002      	beq.n	800a7ac <UART_SetConfig+0x1d8>
 800a7a6:	2b40      	cmp	r3, #64	@ 0x40
 800a7a8:	d008      	beq.n	800a7bc <UART_SetConfig+0x1e8>
 800a7aa:	e00f      	b.n	800a7cc <UART_SetConfig+0x1f8>
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7b2:	e082      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a7b4:	2302      	movs	r3, #2
 800a7b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7ba:	e07e      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a7bc:	2304      	movs	r3, #4
 800a7be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7c2:	e07a      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a7c4:	2308      	movs	r3, #8
 800a7c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7ca:	e076      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a7cc:	2310      	movs	r3, #16
 800a7ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7d2:	e072      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	4a35      	ldr	r2, [pc, #212]	@ (800a8b0 <UART_SetConfig+0x2dc>)
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d12a      	bne.n	800a834 <UART_SetConfig+0x260>
 800a7de:	4b30      	ldr	r3, [pc, #192]	@ (800a8a0 <UART_SetConfig+0x2cc>)
 800a7e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a7ec:	d01a      	beq.n	800a824 <UART_SetConfig+0x250>
 800a7ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a7f2:	d81b      	bhi.n	800a82c <UART_SetConfig+0x258>
 800a7f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7f8:	d00c      	beq.n	800a814 <UART_SetConfig+0x240>
 800a7fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7fe:	d815      	bhi.n	800a82c <UART_SetConfig+0x258>
 800a800:	2b00      	cmp	r3, #0
 800a802:	d003      	beq.n	800a80c <UART_SetConfig+0x238>
 800a804:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a808:	d008      	beq.n	800a81c <UART_SetConfig+0x248>
 800a80a:	e00f      	b.n	800a82c <UART_SetConfig+0x258>
 800a80c:	2300      	movs	r3, #0
 800a80e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a812:	e052      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a814:	2302      	movs	r3, #2
 800a816:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a81a:	e04e      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a81c:	2304      	movs	r3, #4
 800a81e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a822:	e04a      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a824:	2308      	movs	r3, #8
 800a826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a82a:	e046      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a82c:	2310      	movs	r3, #16
 800a82e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a832:	e042      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4a17      	ldr	r2, [pc, #92]	@ (800a898 <UART_SetConfig+0x2c4>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d13a      	bne.n	800a8b4 <UART_SetConfig+0x2e0>
 800a83e:	4b18      	ldr	r3, [pc, #96]	@ (800a8a0 <UART_SetConfig+0x2cc>)
 800a840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a844:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a848:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a84c:	d01a      	beq.n	800a884 <UART_SetConfig+0x2b0>
 800a84e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a852:	d81b      	bhi.n	800a88c <UART_SetConfig+0x2b8>
 800a854:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a858:	d00c      	beq.n	800a874 <UART_SetConfig+0x2a0>
 800a85a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a85e:	d815      	bhi.n	800a88c <UART_SetConfig+0x2b8>
 800a860:	2b00      	cmp	r3, #0
 800a862:	d003      	beq.n	800a86c <UART_SetConfig+0x298>
 800a864:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a868:	d008      	beq.n	800a87c <UART_SetConfig+0x2a8>
 800a86a:	e00f      	b.n	800a88c <UART_SetConfig+0x2b8>
 800a86c:	2300      	movs	r3, #0
 800a86e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a872:	e022      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a874:	2302      	movs	r3, #2
 800a876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a87a:	e01e      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a87c:	2304      	movs	r3, #4
 800a87e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a882:	e01a      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a884:	2308      	movs	r3, #8
 800a886:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a88a:	e016      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a88c:	2310      	movs	r3, #16
 800a88e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a892:	e012      	b.n	800a8ba <UART_SetConfig+0x2e6>
 800a894:	efff69f3 	.word	0xefff69f3
 800a898:	40008000 	.word	0x40008000
 800a89c:	40013800 	.word	0x40013800
 800a8a0:	40021000 	.word	0x40021000
 800a8a4:	40004400 	.word	0x40004400
 800a8a8:	40004800 	.word	0x40004800
 800a8ac:	40004c00 	.word	0x40004c00
 800a8b0:	40005000 	.word	0x40005000
 800a8b4:	2310      	movs	r3, #16
 800a8b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4a9f      	ldr	r2, [pc, #636]	@ (800ab3c <UART_SetConfig+0x568>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d17a      	bne.n	800a9ba <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a8c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a8c8:	2b08      	cmp	r3, #8
 800a8ca:	d824      	bhi.n	800a916 <UART_SetConfig+0x342>
 800a8cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a8d4 <UART_SetConfig+0x300>)
 800a8ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8d2:	bf00      	nop
 800a8d4:	0800a8f9 	.word	0x0800a8f9
 800a8d8:	0800a917 	.word	0x0800a917
 800a8dc:	0800a901 	.word	0x0800a901
 800a8e0:	0800a917 	.word	0x0800a917
 800a8e4:	0800a907 	.word	0x0800a907
 800a8e8:	0800a917 	.word	0x0800a917
 800a8ec:	0800a917 	.word	0x0800a917
 800a8f0:	0800a917 	.word	0x0800a917
 800a8f4:	0800a90f 	.word	0x0800a90f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8f8:	f7fc fcbe 	bl	8007278 <HAL_RCC_GetPCLK1Freq>
 800a8fc:	61f8      	str	r0, [r7, #28]
        break;
 800a8fe:	e010      	b.n	800a922 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a900:	4b8f      	ldr	r3, [pc, #572]	@ (800ab40 <UART_SetConfig+0x56c>)
 800a902:	61fb      	str	r3, [r7, #28]
        break;
 800a904:	e00d      	b.n	800a922 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a906:	f7fc fc1f 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 800a90a:	61f8      	str	r0, [r7, #28]
        break;
 800a90c:	e009      	b.n	800a922 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a90e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a912:	61fb      	str	r3, [r7, #28]
        break;
 800a914:	e005      	b.n	800a922 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800a916:	2300      	movs	r3, #0
 800a918:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a91a:	2301      	movs	r3, #1
 800a91c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a920:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a922:	69fb      	ldr	r3, [r7, #28]
 800a924:	2b00      	cmp	r3, #0
 800a926:	f000 80fb 	beq.w	800ab20 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	685a      	ldr	r2, [r3, #4]
 800a92e:	4613      	mov	r3, r2
 800a930:	005b      	lsls	r3, r3, #1
 800a932:	4413      	add	r3, r2
 800a934:	69fa      	ldr	r2, [r7, #28]
 800a936:	429a      	cmp	r2, r3
 800a938:	d305      	bcc.n	800a946 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a940:	69fa      	ldr	r2, [r7, #28]
 800a942:	429a      	cmp	r2, r3
 800a944:	d903      	bls.n	800a94e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a946:	2301      	movs	r3, #1
 800a948:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a94c:	e0e8      	b.n	800ab20 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a94e:	69fb      	ldr	r3, [r7, #28]
 800a950:	2200      	movs	r2, #0
 800a952:	461c      	mov	r4, r3
 800a954:	4615      	mov	r5, r2
 800a956:	f04f 0200 	mov.w	r2, #0
 800a95a:	f04f 0300 	mov.w	r3, #0
 800a95e:	022b      	lsls	r3, r5, #8
 800a960:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a964:	0222      	lsls	r2, r4, #8
 800a966:	68f9      	ldr	r1, [r7, #12]
 800a968:	6849      	ldr	r1, [r1, #4]
 800a96a:	0849      	lsrs	r1, r1, #1
 800a96c:	2000      	movs	r0, #0
 800a96e:	4688      	mov	r8, r1
 800a970:	4681      	mov	r9, r0
 800a972:	eb12 0a08 	adds.w	sl, r2, r8
 800a976:	eb43 0b09 	adc.w	fp, r3, r9
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	685b      	ldr	r3, [r3, #4]
 800a97e:	2200      	movs	r2, #0
 800a980:	603b      	str	r3, [r7, #0]
 800a982:	607a      	str	r2, [r7, #4]
 800a984:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a988:	4650      	mov	r0, sl
 800a98a:	4659      	mov	r1, fp
 800a98c:	f7f6 f95c 	bl	8000c48 <__aeabi_uldivmod>
 800a990:	4602      	mov	r2, r0
 800a992:	460b      	mov	r3, r1
 800a994:	4613      	mov	r3, r2
 800a996:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a998:	69bb      	ldr	r3, [r7, #24]
 800a99a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a99e:	d308      	bcc.n	800a9b2 <UART_SetConfig+0x3de>
 800a9a0:	69bb      	ldr	r3, [r7, #24]
 800a9a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9a6:	d204      	bcs.n	800a9b2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	69ba      	ldr	r2, [r7, #24]
 800a9ae:	60da      	str	r2, [r3, #12]
 800a9b0:	e0b6      	b.n	800ab20 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a9b8:	e0b2      	b.n	800ab20 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	69db      	ldr	r3, [r3, #28]
 800a9be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9c2:	d15e      	bne.n	800aa82 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a9c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a9c8:	2b08      	cmp	r3, #8
 800a9ca:	d828      	bhi.n	800aa1e <UART_SetConfig+0x44a>
 800a9cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a9d4 <UART_SetConfig+0x400>)
 800a9ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9d2:	bf00      	nop
 800a9d4:	0800a9f9 	.word	0x0800a9f9
 800a9d8:	0800aa01 	.word	0x0800aa01
 800a9dc:	0800aa09 	.word	0x0800aa09
 800a9e0:	0800aa1f 	.word	0x0800aa1f
 800a9e4:	0800aa0f 	.word	0x0800aa0f
 800a9e8:	0800aa1f 	.word	0x0800aa1f
 800a9ec:	0800aa1f 	.word	0x0800aa1f
 800a9f0:	0800aa1f 	.word	0x0800aa1f
 800a9f4:	0800aa17 	.word	0x0800aa17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a9f8:	f7fc fc3e 	bl	8007278 <HAL_RCC_GetPCLK1Freq>
 800a9fc:	61f8      	str	r0, [r7, #28]
        break;
 800a9fe:	e014      	b.n	800aa2a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa00:	f7fc fc50 	bl	80072a4 <HAL_RCC_GetPCLK2Freq>
 800aa04:	61f8      	str	r0, [r7, #28]
        break;
 800aa06:	e010      	b.n	800aa2a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa08:	4b4d      	ldr	r3, [pc, #308]	@ (800ab40 <UART_SetConfig+0x56c>)
 800aa0a:	61fb      	str	r3, [r7, #28]
        break;
 800aa0c:	e00d      	b.n	800aa2a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa0e:	f7fc fb9b 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 800aa12:	61f8      	str	r0, [r7, #28]
        break;
 800aa14:	e009      	b.n	800aa2a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa1a:	61fb      	str	r3, [r7, #28]
        break;
 800aa1c:	e005      	b.n	800aa2a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800aa22:	2301      	movs	r3, #1
 800aa24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800aa28:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aa2a:	69fb      	ldr	r3, [r7, #28]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d077      	beq.n	800ab20 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800aa30:	69fb      	ldr	r3, [r7, #28]
 800aa32:	005a      	lsls	r2, r3, #1
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	685b      	ldr	r3, [r3, #4]
 800aa38:	085b      	lsrs	r3, r3, #1
 800aa3a:	441a      	add	r2, r3
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa44:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa46:	69bb      	ldr	r3, [r7, #24]
 800aa48:	2b0f      	cmp	r3, #15
 800aa4a:	d916      	bls.n	800aa7a <UART_SetConfig+0x4a6>
 800aa4c:	69bb      	ldr	r3, [r7, #24]
 800aa4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa52:	d212      	bcs.n	800aa7a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa54:	69bb      	ldr	r3, [r7, #24]
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	f023 030f 	bic.w	r3, r3, #15
 800aa5c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa5e:	69bb      	ldr	r3, [r7, #24]
 800aa60:	085b      	lsrs	r3, r3, #1
 800aa62:	b29b      	uxth	r3, r3
 800aa64:	f003 0307 	and.w	r3, r3, #7
 800aa68:	b29a      	uxth	r2, r3
 800aa6a:	8afb      	ldrh	r3, [r7, #22]
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	8afa      	ldrh	r2, [r7, #22]
 800aa76:	60da      	str	r2, [r3, #12]
 800aa78:	e052      	b.n	800ab20 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800aa80:	e04e      	b.n	800ab20 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aa82:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800aa86:	2b08      	cmp	r3, #8
 800aa88:	d827      	bhi.n	800aada <UART_SetConfig+0x506>
 800aa8a:	a201      	add	r2, pc, #4	@ (adr r2, 800aa90 <UART_SetConfig+0x4bc>)
 800aa8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa90:	0800aab5 	.word	0x0800aab5
 800aa94:	0800aabd 	.word	0x0800aabd
 800aa98:	0800aac5 	.word	0x0800aac5
 800aa9c:	0800aadb 	.word	0x0800aadb
 800aaa0:	0800aacb 	.word	0x0800aacb
 800aaa4:	0800aadb 	.word	0x0800aadb
 800aaa8:	0800aadb 	.word	0x0800aadb
 800aaac:	0800aadb 	.word	0x0800aadb
 800aab0:	0800aad3 	.word	0x0800aad3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aab4:	f7fc fbe0 	bl	8007278 <HAL_RCC_GetPCLK1Freq>
 800aab8:	61f8      	str	r0, [r7, #28]
        break;
 800aaba:	e014      	b.n	800aae6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aabc:	f7fc fbf2 	bl	80072a4 <HAL_RCC_GetPCLK2Freq>
 800aac0:	61f8      	str	r0, [r7, #28]
        break;
 800aac2:	e010      	b.n	800aae6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aac4:	4b1e      	ldr	r3, [pc, #120]	@ (800ab40 <UART_SetConfig+0x56c>)
 800aac6:	61fb      	str	r3, [r7, #28]
        break;
 800aac8:	e00d      	b.n	800aae6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aaca:	f7fc fb3d 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 800aace:	61f8      	str	r0, [r7, #28]
        break;
 800aad0:	e009      	b.n	800aae6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aad6:	61fb      	str	r3, [r7, #28]
        break;
 800aad8:	e005      	b.n	800aae6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800aada:	2300      	movs	r3, #0
 800aadc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800aade:	2301      	movs	r3, #1
 800aae0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800aae4:	bf00      	nop
    }

    if (pclk != 0U)
 800aae6:	69fb      	ldr	r3, [r7, #28]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d019      	beq.n	800ab20 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	085a      	lsrs	r2, r3, #1
 800aaf2:	69fb      	ldr	r3, [r7, #28]
 800aaf4:	441a      	add	r2, r3
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	685b      	ldr	r3, [r3, #4]
 800aafa:	fbb2 f3f3 	udiv	r3, r2, r3
 800aafe:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab00:	69bb      	ldr	r3, [r7, #24]
 800ab02:	2b0f      	cmp	r3, #15
 800ab04:	d909      	bls.n	800ab1a <UART_SetConfig+0x546>
 800ab06:	69bb      	ldr	r3, [r7, #24]
 800ab08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab0c:	d205      	bcs.n	800ab1a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ab0e:	69bb      	ldr	r3, [r7, #24]
 800ab10:	b29a      	uxth	r2, r3
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	60da      	str	r2, [r3, #12]
 800ab18:	e002      	b.n	800ab20 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ab1a:	2301      	movs	r3, #1
 800ab1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2200      	movs	r2, #0
 800ab24:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800ab2c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3728      	adds	r7, #40	@ 0x28
 800ab34:	46bd      	mov	sp, r7
 800ab36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab3a:	bf00      	nop
 800ab3c:	40008000 	.word	0x40008000
 800ab40:	00f42400 	.word	0x00f42400

0800ab44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b083      	sub	sp, #12
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab50:	f003 0308 	and.w	r3, r3, #8
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d00a      	beq.n	800ab6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	430a      	orrs	r2, r1
 800ab6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab72:	f003 0301 	and.w	r3, r3, #1
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d00a      	beq.n	800ab90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	685b      	ldr	r3, [r3, #4]
 800ab80:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	430a      	orrs	r2, r1
 800ab8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab94:	f003 0302 	and.w	r3, r3, #2
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d00a      	beq.n	800abb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	685b      	ldr	r3, [r3, #4]
 800aba2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	430a      	orrs	r2, r1
 800abb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abb6:	f003 0304 	and.w	r3, r3, #4
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d00a      	beq.n	800abd4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	430a      	orrs	r2, r1
 800abd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abd8:	f003 0310 	and.w	r3, r3, #16
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d00a      	beq.n	800abf6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	430a      	orrs	r2, r1
 800abf4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abfa:	f003 0320 	and.w	r3, r3, #32
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d00a      	beq.n	800ac18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	689b      	ldr	r3, [r3, #8]
 800ac08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	430a      	orrs	r2, r1
 800ac16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d01a      	beq.n	800ac5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	685b      	ldr	r3, [r3, #4]
 800ac2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	430a      	orrs	r2, r1
 800ac38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac42:	d10a      	bne.n	800ac5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	685b      	ldr	r3, [r3, #4]
 800ac4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	430a      	orrs	r2, r1
 800ac58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d00a      	beq.n	800ac7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	430a      	orrs	r2, r1
 800ac7a:	605a      	str	r2, [r3, #4]
  }
}
 800ac7c:	bf00      	nop
 800ac7e:	370c      	adds	r7, #12
 800ac80:	46bd      	mov	sp, r7
 800ac82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac86:	4770      	bx	lr

0800ac88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b098      	sub	sp, #96	@ 0x60
 800ac8c:	af02      	add	r7, sp, #8
 800ac8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2200      	movs	r2, #0
 800ac94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac98:	f7fa fbd6 	bl	8005448 <HAL_GetTick>
 800ac9c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f003 0308 	and.w	r3, r3, #8
 800aca8:	2b08      	cmp	r3, #8
 800acaa:	d12e      	bne.n	800ad0a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800acac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800acb0:	9300      	str	r3, [sp, #0]
 800acb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acb4:	2200      	movs	r2, #0
 800acb6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f000 f88c 	bl	800add8 <UART_WaitOnFlagUntilTimeout>
 800acc0:	4603      	mov	r3, r0
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d021      	beq.n	800ad0a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800accc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acce:	e853 3f00 	ldrex	r3, [r3]
 800acd2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800acd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800acda:	653b      	str	r3, [r7, #80]	@ 0x50
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	461a      	mov	r2, r3
 800ace2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ace4:	647b      	str	r3, [r7, #68]	@ 0x44
 800ace6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ace8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800acea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800acec:	e841 2300 	strex	r3, r2, [r1]
 800acf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800acf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d1e6      	bne.n	800acc6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2220      	movs	r2, #32
 800acfc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2200      	movs	r2, #0
 800ad02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad06:	2303      	movs	r3, #3
 800ad08:	e062      	b.n	800add0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f003 0304 	and.w	r3, r3, #4
 800ad14:	2b04      	cmp	r3, #4
 800ad16:	d149      	bne.n	800adac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ad1c:	9300      	str	r3, [sp, #0]
 800ad1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad20:	2200      	movs	r2, #0
 800ad22:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f000 f856 	bl	800add8 <UART_WaitOnFlagUntilTimeout>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d03c      	beq.n	800adac <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad3a:	e853 3f00 	ldrex	r3, [r3]
 800ad3e:	623b      	str	r3, [r7, #32]
   return(result);
 800ad40:	6a3b      	ldr	r3, [r7, #32]
 800ad42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad50:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad52:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad58:	e841 2300 	strex	r3, r2, [r1]
 800ad5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d1e6      	bne.n	800ad32 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	3308      	adds	r3, #8
 800ad6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad6c:	693b      	ldr	r3, [r7, #16]
 800ad6e:	e853 3f00 	ldrex	r3, [r3]
 800ad72:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	f023 0301 	bic.w	r3, r3, #1
 800ad7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	3308      	adds	r3, #8
 800ad82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad84:	61fa      	str	r2, [r7, #28]
 800ad86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad88:	69b9      	ldr	r1, [r7, #24]
 800ad8a:	69fa      	ldr	r2, [r7, #28]
 800ad8c:	e841 2300 	strex	r3, r2, [r1]
 800ad90:	617b      	str	r3, [r7, #20]
   return(result);
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d1e5      	bne.n	800ad64 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2220      	movs	r2, #32
 800ad9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2200      	movs	r2, #0
 800ada4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ada8:	2303      	movs	r3, #3
 800adaa:	e011      	b.n	800add0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2220      	movs	r2, #32
 800adb0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2220      	movs	r2, #32
 800adb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2200      	movs	r2, #0
 800adbe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2200      	movs	r2, #0
 800adc4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2200      	movs	r2, #0
 800adca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800adce:	2300      	movs	r3, #0
}
 800add0:	4618      	mov	r0, r3
 800add2:	3758      	adds	r7, #88	@ 0x58
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	60f8      	str	r0, [r7, #12]
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	603b      	str	r3, [r7, #0]
 800ade4:	4613      	mov	r3, r2
 800ade6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ade8:	e04f      	b.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800adea:	69bb      	ldr	r3, [r7, #24]
 800adec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf0:	d04b      	beq.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800adf2:	f7fa fb29 	bl	8005448 <HAL_GetTick>
 800adf6:	4602      	mov	r2, r0
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	1ad3      	subs	r3, r2, r3
 800adfc:	69ba      	ldr	r2, [r7, #24]
 800adfe:	429a      	cmp	r2, r3
 800ae00:	d302      	bcc.n	800ae08 <UART_WaitOnFlagUntilTimeout+0x30>
 800ae02:	69bb      	ldr	r3, [r7, #24]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d101      	bne.n	800ae0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ae08:	2303      	movs	r3, #3
 800ae0a:	e04e      	b.n	800aeaa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f003 0304 	and.w	r3, r3, #4
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d037      	beq.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	2b80      	cmp	r3, #128	@ 0x80
 800ae1e:	d034      	beq.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	2b40      	cmp	r3, #64	@ 0x40
 800ae24:	d031      	beq.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	69db      	ldr	r3, [r3, #28]
 800ae2c:	f003 0308 	and.w	r3, r3, #8
 800ae30:	2b08      	cmp	r3, #8
 800ae32:	d110      	bne.n	800ae56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2208      	movs	r2, #8
 800ae3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae3c:	68f8      	ldr	r0, [r7, #12]
 800ae3e:	f000 f838 	bl	800aeb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	2208      	movs	r2, #8
 800ae46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800ae52:	2301      	movs	r3, #1
 800ae54:	e029      	b.n	800aeaa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	69db      	ldr	r3, [r3, #28]
 800ae5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ae60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae64:	d111      	bne.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ae6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae70:	68f8      	ldr	r0, [r7, #12]
 800ae72:	f000 f81e 	bl	800aeb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2220      	movs	r2, #32
 800ae7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2200      	movs	r2, #0
 800ae82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800ae86:	2303      	movs	r3, #3
 800ae88:	e00f      	b.n	800aeaa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	69da      	ldr	r2, [r3, #28]
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	4013      	ands	r3, r2
 800ae94:	68ba      	ldr	r2, [r7, #8]
 800ae96:	429a      	cmp	r2, r3
 800ae98:	bf0c      	ite	eq
 800ae9a:	2301      	moveq	r3, #1
 800ae9c:	2300      	movne	r3, #0
 800ae9e:	b2db      	uxtb	r3, r3
 800aea0:	461a      	mov	r2, r3
 800aea2:	79fb      	ldrb	r3, [r7, #7]
 800aea4:	429a      	cmp	r2, r3
 800aea6:	d0a0      	beq.n	800adea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aea8:	2300      	movs	r3, #0
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3710      	adds	r7, #16
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}

0800aeb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aeb2:	b480      	push	{r7}
 800aeb4:	b095      	sub	sp, #84	@ 0x54
 800aeb6:	af00      	add	r7, sp, #0
 800aeb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aec2:	e853 3f00 	ldrex	r3, [r3]
 800aec6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aece:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	461a      	mov	r2, r3
 800aed6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aed8:	643b      	str	r3, [r7, #64]	@ 0x40
 800aeda:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aedc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aede:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aee0:	e841 2300 	strex	r3, r2, [r1]
 800aee4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1e6      	bne.n	800aeba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	3308      	adds	r3, #8
 800aef2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aef4:	6a3b      	ldr	r3, [r7, #32]
 800aef6:	e853 3f00 	ldrex	r3, [r3]
 800aefa:	61fb      	str	r3, [r7, #28]
   return(result);
 800aefc:	69fb      	ldr	r3, [r7, #28]
 800aefe:	f023 0301 	bic.w	r3, r3, #1
 800af02:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	3308      	adds	r3, #8
 800af0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800af0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af14:	e841 2300 	strex	r3, r2, [r1]
 800af18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d1e5      	bne.n	800aeec <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af24:	2b01      	cmp	r3, #1
 800af26:	d118      	bne.n	800af5a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	e853 3f00 	ldrex	r3, [r3]
 800af34:	60bb      	str	r3, [r7, #8]
   return(result);
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	f023 0310 	bic.w	r3, r3, #16
 800af3c:	647b      	str	r3, [r7, #68]	@ 0x44
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	461a      	mov	r2, r3
 800af44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af46:	61bb      	str	r3, [r7, #24]
 800af48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af4a:	6979      	ldr	r1, [r7, #20]
 800af4c:	69ba      	ldr	r2, [r7, #24]
 800af4e:	e841 2300 	strex	r3, r2, [r1]
 800af52:	613b      	str	r3, [r7, #16]
   return(result);
 800af54:	693b      	ldr	r3, [r7, #16]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1e6      	bne.n	800af28 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2220      	movs	r2, #32
 800af5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	2200      	movs	r2, #0
 800af66:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2200      	movs	r2, #0
 800af6c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800af6e:	bf00      	nop
 800af70:	3754      	adds	r7, #84	@ 0x54
 800af72:	46bd      	mov	sp, r7
 800af74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af78:	4770      	bx	lr

0800af7a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af7a:	b580      	push	{r7, lr}
 800af7c:	b084      	sub	sp, #16
 800af7e:	af00      	add	r7, sp, #0
 800af80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af86:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800af88:	68f8      	ldr	r0, [r7, #12]
 800af8a:	f7ff fb0d 	bl	800a5a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af8e:	bf00      	nop
 800af90:	3710      	adds	r7, #16
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}

0800af96 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b088      	sub	sp, #32
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	e853 3f00 	ldrex	r3, [r3]
 800afaa:	60bb      	str	r3, [r7, #8]
   return(result);
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afb2:	61fb      	str	r3, [r7, #28]
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	461a      	mov	r2, r3
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	61bb      	str	r3, [r7, #24]
 800afbe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc0:	6979      	ldr	r1, [r7, #20]
 800afc2:	69ba      	ldr	r2, [r7, #24]
 800afc4:	e841 2300 	strex	r3, r2, [r1]
 800afc8:	613b      	str	r3, [r7, #16]
   return(result);
 800afca:	693b      	ldr	r3, [r7, #16]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d1e6      	bne.n	800af9e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2220      	movs	r2, #32
 800afd4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2200      	movs	r2, #0
 800afda:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	f7ff fad9 	bl	800a594 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800afe2:	bf00      	nop
 800afe4:	3720      	adds	r7, #32
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}

0800afea <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800afea:	b480      	push	{r7}
 800afec:	b083      	sub	sp, #12
 800afee:	af00      	add	r7, sp, #0
 800aff0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800aff2:	bf00      	nop
 800aff4:	370c      	adds	r7, #12
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr

0800affe <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800affe:	b084      	sub	sp, #16
 800b000:	b580      	push	{r7, lr}
 800b002:	b084      	sub	sp, #16
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	f107 001c 	add.w	r0, r7, #28
 800b00c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	68db      	ldr	r3, [r3, #12]
 800b014:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f000 fa69 	bl	800b4f4 <USB_CoreReset>
 800b022:	4603      	mov	r3, r0
 800b024:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800b026:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d106      	bne.n	800b03c <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b032:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	639a      	str	r2, [r3, #56]	@ 0x38
 800b03a:	e005      	b.n	800b048 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b040:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800b048:	7bfb      	ldrb	r3, [r7, #15]
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3710      	adds	r7, #16
 800b04e:	46bd      	mov	sp, r7
 800b050:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b054:	b004      	add	sp, #16
 800b056:	4770      	bx	lr

0800b058 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b058:	b480      	push	{r7}
 800b05a:	b083      	sub	sp, #12
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	689b      	ldr	r3, [r3, #8]
 800b064:	f023 0201 	bic.w	r2, r3, #1
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b06c:	2300      	movs	r3, #0
}
 800b06e:	4618      	mov	r0, r3
 800b070:	370c      	adds	r7, #12
 800b072:	46bd      	mov	sp, r7
 800b074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b078:	4770      	bx	lr

0800b07a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800b07a:	b580      	push	{r7, lr}
 800b07c:	b084      	sub	sp, #16
 800b07e:	af00      	add	r7, sp, #0
 800b080:	6078      	str	r0, [r7, #4]
 800b082:	460b      	mov	r3, r1
 800b084:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b086:	2300      	movs	r3, #0
 800b088:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	68db      	ldr	r3, [r3, #12]
 800b08e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b096:	78fb      	ldrb	r3, [r7, #3]
 800b098:	2b01      	cmp	r3, #1
 800b09a:	d115      	bne.n	800b0c8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	68db      	ldr	r3, [r3, #12]
 800b0a0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b0a8:	200a      	movs	r0, #10
 800b0aa:	f7fa f9d9 	bl	8005460 <HAL_Delay>
      ms += 10U;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	330a      	adds	r3, #10
 800b0b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 fa0f 	bl	800b4d8 <USB_GetMode>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	d01e      	beq.n	800b0fe <USB_SetCurrentMode+0x84>
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	2bc7      	cmp	r3, #199	@ 0xc7
 800b0c4:	d9f0      	bls.n	800b0a8 <USB_SetCurrentMode+0x2e>
 800b0c6:	e01a      	b.n	800b0fe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b0c8:	78fb      	ldrb	r3, [r7, #3]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d115      	bne.n	800b0fa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	68db      	ldr	r3, [r3, #12]
 800b0d2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b0da:	200a      	movs	r0, #10
 800b0dc:	f7fa f9c0 	bl	8005460 <HAL_Delay>
      ms += 10U;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	330a      	adds	r3, #10
 800b0e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f000 f9f6 	bl	800b4d8 <USB_GetMode>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d005      	beq.n	800b0fe <USB_SetCurrentMode+0x84>
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	2bc7      	cmp	r3, #199	@ 0xc7
 800b0f6:	d9f0      	bls.n	800b0da <USB_SetCurrentMode+0x60>
 800b0f8:	e001      	b.n	800b0fe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	e005      	b.n	800b10a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2bc8      	cmp	r3, #200	@ 0xc8
 800b102:	d101      	bne.n	800b108 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b104:	2301      	movs	r3, #1
 800b106:	e000      	b.n	800b10a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b108:	2300      	movs	r3, #0
}
 800b10a:	4618      	mov	r0, r3
 800b10c:	3710      	adds	r7, #16
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
	...

0800b114 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b114:	b084      	sub	sp, #16
 800b116:	b580      	push	{r7, lr}
 800b118:	b086      	sub	sp, #24
 800b11a:	af00      	add	r7, sp, #0
 800b11c:	6078      	str	r0, [r7, #4]
 800b11e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b122:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b126:	2300      	movs	r3, #0
 800b128:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b12e:	2300      	movs	r3, #0
 800b130:	613b      	str	r3, [r7, #16]
 800b132:	e009      	b.n	800b148 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b134:	687a      	ldr	r2, [r7, #4]
 800b136:	693b      	ldr	r3, [r7, #16]
 800b138:	3340      	adds	r3, #64	@ 0x40
 800b13a:	009b      	lsls	r3, r3, #2
 800b13c:	4413      	add	r3, r2
 800b13e:	2200      	movs	r2, #0
 800b140:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	3301      	adds	r3, #1
 800b146:	613b      	str	r3, [r7, #16]
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	2b0e      	cmp	r3, #14
 800b14c:	d9f2      	bls.n	800b134 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b14e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b152:	2b00      	cmp	r3, #0
 800b154:	d11c      	bne.n	800b190 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b15c:	685b      	ldr	r3, [r3, #4]
 800b15e:	68fa      	ldr	r2, [r7, #12]
 800b160:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b164:	f043 0302 	orr.w	r3, r3, #2
 800b168:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b16e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	601a      	str	r2, [r3, #0]
 800b18e:	e005      	b.n	800b19c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b194:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b1a8:	2103      	movs	r1, #3
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f000 f95a 	bl	800b464 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b1b0:	2110      	movs	r1, #16
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f000 f8f6 	bl	800b3a4 <USB_FlushTxFifo>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d001      	beq.n	800b1c2 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800b1be:	2301      	movs	r3, #1
 800b1c0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 f920 	bl	800b408 <USB_FlushRxFifo>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d001      	beq.n	800b1d2 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1d8:	461a      	mov	r2, r3
 800b1da:	2300      	movs	r3, #0
 800b1dc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1e4:	461a      	mov	r2, r3
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	613b      	str	r3, [r7, #16]
 800b1fa:	e043      	b.n	800b284 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b1fc:	693b      	ldr	r3, [r7, #16]
 800b1fe:	015a      	lsls	r2, r3, #5
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	4413      	add	r3, r2
 800b204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b20e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b212:	d118      	bne.n	800b246 <USB_DevInit+0x132>
    {
      if (i == 0U)
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d10a      	bne.n	800b230 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	015a      	lsls	r2, r3, #5
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	4413      	add	r3, r2
 800b222:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b226:	461a      	mov	r2, r3
 800b228:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b22c:	6013      	str	r3, [r2, #0]
 800b22e:	e013      	b.n	800b258 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	015a      	lsls	r2, r3, #5
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	4413      	add	r3, r2
 800b238:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b23c:	461a      	mov	r2, r3
 800b23e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b242:	6013      	str	r3, [r2, #0]
 800b244:	e008      	b.n	800b258 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	015a      	lsls	r2, r3, #5
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	4413      	add	r3, r2
 800b24e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b252:	461a      	mov	r2, r3
 800b254:	2300      	movs	r3, #0
 800b256:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	015a      	lsls	r2, r3, #5
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	4413      	add	r3, r2
 800b260:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b264:	461a      	mov	r2, r3
 800b266:	2300      	movs	r3, #0
 800b268:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b26a:	693b      	ldr	r3, [r7, #16]
 800b26c:	015a      	lsls	r2, r3, #5
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	4413      	add	r3, r2
 800b272:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b276:	461a      	mov	r2, r3
 800b278:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b27c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	3301      	adds	r3, #1
 800b282:	613b      	str	r3, [r7, #16]
 800b284:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b288:	461a      	mov	r2, r3
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d3b5      	bcc.n	800b1fc <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b290:	2300      	movs	r3, #0
 800b292:	613b      	str	r3, [r7, #16]
 800b294:	e043      	b.n	800b31e <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	015a      	lsls	r2, r3, #5
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	4413      	add	r3, r2
 800b29e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b2a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b2ac:	d118      	bne.n	800b2e0 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800b2ae:	693b      	ldr	r3, [r7, #16]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d10a      	bne.n	800b2ca <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	015a      	lsls	r2, r3, #5
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	4413      	add	r3, r2
 800b2bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2c0:	461a      	mov	r2, r3
 800b2c2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b2c6:	6013      	str	r3, [r2, #0]
 800b2c8:	e013      	b.n	800b2f2 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	015a      	lsls	r2, r3, #5
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	4413      	add	r3, r2
 800b2d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2d6:	461a      	mov	r2, r3
 800b2d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b2dc:	6013      	str	r3, [r2, #0]
 800b2de:	e008      	b.n	800b2f2 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	015a      	lsls	r2, r3, #5
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	4413      	add	r3, r2
 800b2e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	015a      	lsls	r2, r3, #5
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	4413      	add	r3, r2
 800b2fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2fe:	461a      	mov	r2, r3
 800b300:	2300      	movs	r3, #0
 800b302:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	015a      	lsls	r2, r3, #5
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	4413      	add	r3, r2
 800b30c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b310:	461a      	mov	r2, r3
 800b312:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b316:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	3301      	adds	r3, #1
 800b31c:	613b      	str	r3, [r7, #16]
 800b31e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b322:	461a      	mov	r2, r3
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	4293      	cmp	r3, r2
 800b328:	d3b5      	bcc.n	800b296 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b330:	691b      	ldr	r3, [r3, #16]
 800b332:	68fa      	ldr	r2, [r7, #12]
 800b334:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b33c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2200      	movs	r2, #0
 800b342:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b34a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	699b      	ldr	r3, [r3, #24]
 800b350:	f043 0210 	orr.w	r2, r3, #16
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	699a      	ldr	r2, [r3, #24]
 800b35c:	4b10      	ldr	r3, [pc, #64]	@ (800b3a0 <USB_DevInit+0x28c>)
 800b35e:	4313      	orrs	r3, r2
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b364:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d005      	beq.n	800b378 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	699b      	ldr	r3, [r3, #24]
 800b370:	f043 0208 	orr.w	r2, r3, #8
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b378:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b37c:	2b01      	cmp	r3, #1
 800b37e:	d107      	bne.n	800b390 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	699b      	ldr	r3, [r3, #24]
 800b384:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b388:	f043 0304 	orr.w	r3, r3, #4
 800b38c:	687a      	ldr	r2, [r7, #4]
 800b38e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b390:	7dfb      	ldrb	r3, [r7, #23]
}
 800b392:	4618      	mov	r0, r3
 800b394:	3718      	adds	r7, #24
 800b396:	46bd      	mov	sp, r7
 800b398:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b39c:	b004      	add	sp, #16
 800b39e:	4770      	bx	lr
 800b3a0:	803c3800 	.word	0x803c3800

0800b3a4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	b085      	sub	sp, #20
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
 800b3ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	3301      	adds	r3, #1
 800b3b6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b3be:	d901      	bls.n	800b3c4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b3c0:	2303      	movs	r3, #3
 800b3c2:	e01b      	b.n	800b3fc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	691b      	ldr	r3, [r3, #16]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	daf2      	bge.n	800b3b2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	019b      	lsls	r3, r3, #6
 800b3d4:	f043 0220 	orr.w	r2, r3, #32
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	3301      	adds	r3, #1
 800b3e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b3e8:	d901      	bls.n	800b3ee <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b3ea:	2303      	movs	r3, #3
 800b3ec:	e006      	b.n	800b3fc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	691b      	ldr	r3, [r3, #16]
 800b3f2:	f003 0320 	and.w	r3, r3, #32
 800b3f6:	2b20      	cmp	r3, #32
 800b3f8:	d0f0      	beq.n	800b3dc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b3fa:	2300      	movs	r3, #0
}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	3714      	adds	r7, #20
 800b400:	46bd      	mov	sp, r7
 800b402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b406:	4770      	bx	lr

0800b408 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b408:	b480      	push	{r7}
 800b40a:	b085      	sub	sp, #20
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b410:	2300      	movs	r3, #0
 800b412:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	3301      	adds	r3, #1
 800b418:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b420:	d901      	bls.n	800b426 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b422:	2303      	movs	r3, #3
 800b424:	e018      	b.n	800b458 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	691b      	ldr	r3, [r3, #16]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	daf2      	bge.n	800b414 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b42e:	2300      	movs	r3, #0
 800b430:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2210      	movs	r2, #16
 800b436:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	3301      	adds	r3, #1
 800b43c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b444:	d901      	bls.n	800b44a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b446:	2303      	movs	r3, #3
 800b448:	e006      	b.n	800b458 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	691b      	ldr	r3, [r3, #16]
 800b44e:	f003 0310 	and.w	r3, r3, #16
 800b452:	2b10      	cmp	r3, #16
 800b454:	d0f0      	beq.n	800b438 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b456:	2300      	movs	r3, #0
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3714      	adds	r7, #20
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr

0800b464 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b464:	b480      	push	{r7}
 800b466:	b085      	sub	sp, #20
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	460b      	mov	r3, r1
 800b46e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b47a:	681a      	ldr	r2, [r3, #0]
 800b47c:	78fb      	ldrb	r3, [r7, #3]
 800b47e:	68f9      	ldr	r1, [r7, #12]
 800b480:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b484:	4313      	orrs	r3, r2
 800b486:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b488:	2300      	movs	r3, #0
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3714      	adds	r7, #20
 800b48e:	46bd      	mov	sp, r7
 800b490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b494:	4770      	bx	lr

0800b496 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b496:	b480      	push	{r7}
 800b498:	b085      	sub	sp, #20
 800b49a:	af00      	add	r7, sp, #0
 800b49c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	68fa      	ldr	r2, [r7, #12]
 800b4ac:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b4b0:	f023 0303 	bic.w	r3, r3, #3
 800b4b4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	68fa      	ldr	r2, [r7, #12]
 800b4c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b4c4:	f043 0302 	orr.w	r3, r3, #2
 800b4c8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b4ca:	2300      	movs	r3, #0
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3714      	adds	r7, #20
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d6:	4770      	bx	lr

0800b4d8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b083      	sub	sp, #12
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	695b      	ldr	r3, [r3, #20]
 800b4e4:	f003 0301 	and.w	r3, r3, #1
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	370c      	adds	r7, #12
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr

0800b4f4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b085      	sub	sp, #20
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	3301      	adds	r3, #1
 800b504:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b50c:	d901      	bls.n	800b512 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b50e:	2303      	movs	r3, #3
 800b510:	e022      	b.n	800b558 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	691b      	ldr	r3, [r3, #16]
 800b516:	2b00      	cmp	r3, #0
 800b518:	daf2      	bge.n	800b500 <USB_CoreReset+0xc>

  count = 10U;
 800b51a:	230a      	movs	r3, #10
 800b51c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b51e:	e002      	b.n	800b526 <USB_CoreReset+0x32>
  {
    count--;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	3b01      	subs	r3, #1
 800b524:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d1f9      	bne.n	800b520 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	691b      	ldr	r3, [r3, #16]
 800b530:	f043 0201 	orr.w	r2, r3, #1
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	3301      	adds	r3, #1
 800b53c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b544:	d901      	bls.n	800b54a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b546:	2303      	movs	r3, #3
 800b548:	e006      	b.n	800b558 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	691b      	ldr	r3, [r3, #16]
 800b54e:	f003 0301 	and.w	r3, r3, #1
 800b552:	2b01      	cmp	r3, #1
 800b554:	d0f0      	beq.n	800b538 <USB_CoreReset+0x44>

  return HAL_OK;
 800b556:	2300      	movs	r3, #0
}
 800b558:	4618      	mov	r0, r3
 800b55a:	3714      	adds	r7, #20
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr

0800b564 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b08c      	sub	sp, #48	@ 0x30
 800b568:	af00      	add	r7, sp, #0
 800b56a:	603b      	str	r3, [r7, #0]
 800b56c:	4603      	mov	r3, r0
 800b56e:	71fb      	strb	r3, [r7, #7]
 800b570:	460b      	mov	r3, r1
 800b572:	71bb      	strb	r3, [r7, #6]
 800b574:	4613      	mov	r3, r2
 800b576:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 800b578:	79fb      	ldrb	r3, [r7, #7]
 800b57a:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 800b57c:	79bb      	ldrb	r3, [r7, #6]
 800b57e:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 800b580:	797b      	ldrb	r3, [r7, #5]
 800b582:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800b584:	f107 030c 	add.w	r3, r7, #12
 800b588:	2207      	movs	r2, #7
 800b58a:	2100      	movs	r1, #0
 800b58c:	4618      	mov	r0, r3
 800b58e:	f005 fca7 	bl	8010ee0 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b592:	f107 0318 	add.w	r3, r7, #24
 800b596:	2218      	movs	r2, #24
 800b598:	2100      	movs	r1, #0
 800b59a:	4618      	mov	r0, r3
 800b59c:	f005 fca0 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b5a0:	233f      	movs	r3, #63	@ 0x3f
 800b5a2:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 800b5a4:	238a      	movs	r3, #138	@ 0x8a
 800b5a6:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 800b5a8:	f107 0314 	add.w	r3, r7, #20
 800b5ac:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 800b5ae:	2303      	movs	r3, #3
 800b5b0:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 800b5b2:	f107 030c 	add.w	r3, r7, #12
 800b5b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 800b5b8:	2307      	movs	r3, #7
 800b5ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 800b5bc:	f107 0318 	add.w	r3, r7, #24
 800b5c0:	2100      	movs	r1, #0
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f000 fea2 	bl	800c30c <hci_send_req>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	da01      	bge.n	800b5d2 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 800b5ce:	23ff      	movs	r3, #255	@ 0xff
 800b5d0:	e014      	b.n	800b5fc <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800b5d2:	7b3b      	ldrb	r3, [r7, #12]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d001      	beq.n	800b5dc <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 800b5d8:	7b3b      	ldrb	r3, [r7, #12]
 800b5da:	e00f      	b.n	800b5fc <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 800b5dc:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800b5e0:	b29a      	uxth	r2, r3
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800b5e6:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 800b5ea:	b29a      	uxth	r2, r3
 800b5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ee:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800b5f0:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800b5f4:	b29a      	uxth	r2, r3
 800b5f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5f8:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800b5fa:	2300      	movs	r3, #0
}
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	3730      	adds	r7, #48	@ 0x30
 800b600:	46bd      	mov	sp, r7
 800b602:	bd80      	pop	{r7, pc}

0800b604 <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b08e      	sub	sp, #56	@ 0x38
 800b608:	af00      	add	r7, sp, #0
 800b60a:	60b9      	str	r1, [r7, #8]
 800b60c:	607a      	str	r2, [r7, #4]
 800b60e:	603b      	str	r3, [r7, #0]
 800b610:	4603      	mov	r3, r0
 800b612:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 800b614:	7bfb      	ldrb	r3, [r7, #15]
 800b616:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800b618:	f107 0314 	add.w	r3, r7, #20
 800b61c:	2207      	movs	r2, #7
 800b61e:	2100      	movs	r1, #0
 800b620:	4618      	mov	r0, r3
 800b622:	f005 fc5d 	bl	8010ee0 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b626:	f107 0320 	add.w	r3, r7, #32
 800b62a:	2218      	movs	r2, #24
 800b62c:	2100      	movs	r1, #0
 800b62e:	4618      	mov	r0, r3
 800b630:	f005 fc56 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b634:	233f      	movs	r3, #63	@ 0x3f
 800b636:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 800b638:	238a      	movs	r3, #138	@ 0x8a
 800b63a:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 800b63c:	f107 031c 	add.w	r3, r7, #28
 800b640:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 800b642:	2301      	movs	r3, #1
 800b644:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800b646:	f107 0314 	add.w	r3, r7, #20
 800b64a:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 800b64c:	2307      	movs	r3, #7
 800b64e:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800b650:	f107 0320 	add.w	r3, r7, #32
 800b654:	2100      	movs	r1, #0
 800b656:	4618      	mov	r0, r3
 800b658:	f000 fe58 	bl	800c30c <hci_send_req>
 800b65c:	4603      	mov	r3, r0
 800b65e:	2b00      	cmp	r3, #0
 800b660:	da01      	bge.n	800b666 <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 800b662:	23ff      	movs	r3, #255	@ 0xff
 800b664:	e014      	b.n	800b690 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 800b666:	7d3b      	ldrb	r3, [r7, #20]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d001      	beq.n	800b670 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 800b66c:	7d3b      	ldrb	r3, [r7, #20]
 800b66e:	e00f      	b.n	800b690 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 800b670:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 800b674:	b29a      	uxth	r2, r3
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800b67a:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 800b67e:	b29a      	uxth	r2, r3
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800b684:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800b688:	b29a      	uxth	r2, r3
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800b68e:	2300      	movs	r3, #0
}
 800b690:	4618      	mov	r0, r3
 800b692:	3738      	adds	r7, #56	@ 0x38
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 800b698:	b590      	push	{r4, r7, lr}
 800b69a:	b095      	sub	sp, #84	@ 0x54
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	4604      	mov	r4, r0
 800b6a0:	4608      	mov	r0, r1
 800b6a2:	4611      	mov	r1, r2
 800b6a4:	461a      	mov	r2, r3
 800b6a6:	4623      	mov	r3, r4
 800b6a8:	71fb      	strb	r3, [r7, #7]
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	80bb      	strh	r3, [r7, #4]
 800b6ae:	460b      	mov	r3, r1
 800b6b0:	807b      	strh	r3, [r7, #2]
 800b6b2:	4613      	mov	r3, r2
 800b6b4:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14u) > sizeof(buffer))
 800b6bc:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800b6c0:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800b6c4:	4413      	add	r3, r2
 800b6c6:	330e      	adds	r3, #14
 800b6c8:	2b28      	cmp	r3, #40	@ 0x28
 800b6ca:	d901      	bls.n	800b6d0 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 800b6cc:	2342      	movs	r3, #66	@ 0x42
 800b6ce:	e0c9      	b.n	800b864 <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 800b6d0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b6d4:	3350      	adds	r3, #80	@ 0x50
 800b6d6:	443b      	add	r3, r7
 800b6d8:	79fa      	ldrb	r2, [r7, #7]
 800b6da:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b6de:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b6e2:	3301      	adds	r3, #1
 800b6e4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 800b6e8:	88bb      	ldrh	r3, [r7, #4]
 800b6ea:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 800b6ec:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b6f0:	f107 0208 	add.w	r2, r7, #8
 800b6f4:	4413      	add	r3, r2
 800b6f6:	88ba      	ldrh	r2, [r7, #4]
 800b6f8:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800b6fa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b6fe:	3302      	adds	r3, #2
 800b700:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 800b704:	887b      	ldrh	r3, [r7, #2]
 800b706:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 800b708:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b70c:	f107 0208 	add.w	r2, r7, #8
 800b710:	4413      	add	r3, r2
 800b712:	887a      	ldrh	r2, [r7, #2]
 800b714:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800b716:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b71a:	3302      	adds	r3, #2
 800b71c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 800b720:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b724:	3350      	adds	r3, #80	@ 0x50
 800b726:	443b      	add	r3, r7
 800b728:	79ba      	ldrb	r2, [r7, #6]
 800b72a:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b72e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b732:	3301      	adds	r3, #1
 800b734:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 800b738:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b73c:	3350      	adds	r3, #80	@ 0x50
 800b73e:	443b      	add	r3, r7
 800b740:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800b744:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b748:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b74c:	3301      	adds	r3, #1
 800b74e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 800b752:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b756:	3350      	adds	r3, #80	@ 0x50
 800b758:	443b      	add	r3, r7
 800b75a:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800b75e:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b762:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b766:	3301      	adds	r3, #1
 800b768:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 800b76c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b770:	f107 0208 	add.w	r2, r7, #8
 800b774:	4413      	add	r3, r2
 800b776:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800b77a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b77c:	4618      	mov	r0, r3
 800b77e:	f005 fc8c 	bl	801109a <memcpy>
  indx +=  LocalNameLen;
 800b782:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800b786:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800b78a:	4413      	add	r3, r2
 800b78c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 800b790:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b794:	3350      	adds	r3, #80	@ 0x50
 800b796:	443b      	add	r3, r7
 800b798:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800b79c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800b7a0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b7a4:	3301      	adds	r3, #1
 800b7a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 800b7aa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b7ae:	f107 0208 	add.w	r2, r7, #8
 800b7b2:	4413      	add	r3, r2
 800b7b4:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800b7b8:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f005 fc6d 	bl	801109a <memcpy>
  indx +=  ServiceUUIDLen;  
 800b7c0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800b7c4:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800b7c8:	4413      	add	r3, r2
 800b7ca:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800b7ce:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800b7d2:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 800b7d6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b7da:	f107 0208 	add.w	r2, r7, #8
 800b7de:	4413      	add	r3, r2
 800b7e0:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800b7e4:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800b7e6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b7ea:	3302      	adds	r3, #2
 800b7ec:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800b7f0:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800b7f4:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 800b7f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b7fc:	f107 0208 	add.w	r2, r7, #8
 800b800:	4413      	add	r3, r2
 800b802:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 800b806:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 800b808:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b80c:	3302      	adds	r3, #2
 800b80e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b812:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b816:	2218      	movs	r2, #24
 800b818:	2100      	movs	r1, #0
 800b81a:	4618      	mov	r0, r3
 800b81c:	f005 fb60 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b820:	233f      	movs	r3, #63	@ 0x3f
 800b822:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800b824:	2383      	movs	r3, #131	@ 0x83
 800b826:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 800b828:	f107 0308 	add.w	r3, r7, #8
 800b82c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 800b82e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b832:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 800b834:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800b838:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 800b83a:	2301      	movs	r3, #1
 800b83c:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 800b83e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b842:	2100      	movs	r1, #0
 800b844:	4618      	mov	r0, r3
 800b846:	f000 fd61 	bl	800c30c <hci_send_req>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	da01      	bge.n	800b854 <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 800b850:	23ff      	movs	r3, #255	@ 0xff
 800b852:	e007      	b.n	800b864 <aci_gap_set_discoverable+0x1cc>

  if (status) {
 800b854:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d002      	beq.n	800b862 <aci_gap_set_discoverable+0x1ca>
    return status;
 800b85c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b860:	e000      	b.n	800b864 <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 800b862:	2300      	movs	r3, #0
}
 800b864:	4618      	mov	r0, r3
 800b866:	3754      	adds	r7, #84	@ 0x54
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd90      	pop	{r4, r7, pc}

0800b86c <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 800b86c:	b590      	push	{r4, r7, lr}
 800b86e:	b091      	sub	sp, #68	@ 0x44
 800b870:	af00      	add	r7, sp, #0
 800b872:	603a      	str	r2, [r7, #0]
 800b874:	461a      	mov	r2, r3
 800b876:	4603      	mov	r3, r0
 800b878:	71fb      	strb	r3, [r7, #7]
 800b87a:	460b      	mov	r3, r1
 800b87c:	71bb      	strb	r3, [r7, #6]
 800b87e:	4613      	mov	r3, r2
 800b880:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 800b882:	79fb      	ldrb	r3, [r7, #7]
 800b884:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 800b886:	79bb      	ldrb	r3, [r7, #6]
 800b888:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 800b88a:	79bb      	ldrb	r3, [r7, #6]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d00a      	beq.n	800b8a6 <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 800b890:	683a      	ldr	r2, [r7, #0]
 800b892:	f107 030e 	add.w	r3, r7, #14
 800b896:	6814      	ldr	r4, [r2, #0]
 800b898:	6850      	ldr	r0, [r2, #4]
 800b89a:	6891      	ldr	r1, [r2, #8]
 800b89c:	68d2      	ldr	r2, [r2, #12]
 800b89e:	601c      	str	r4, [r3, #0]
 800b8a0:	6058      	str	r0, [r3, #4]
 800b8a2:	6099      	str	r1, [r3, #8]
 800b8a4:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 800b8a6:	797b      	ldrb	r3, [r7, #5]
 800b8a8:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 800b8aa:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800b8ae:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 800b8b0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800b8b4:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 800b8b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b8ba:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 800b8be:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800b8c2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b8c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b8ca:	2218      	movs	r2, #24
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f005 fb06 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b8d4:	233f      	movs	r3, #63	@ 0x3f
 800b8d6:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800b8d8:	2386      	movs	r3, #134	@ 0x86
 800b8da:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 800b8dc:	f107 030c 	add.w	r3, r7, #12
 800b8e0:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 800b8e2:	231a      	movs	r3, #26
 800b8e4:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 800b8e6:	f107 030b 	add.w	r3, r7, #11
 800b8ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 800b8f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b8f4:	2100      	movs	r1, #0
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	f000 fd08 	bl	800c30c <hci_send_req>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	da01      	bge.n	800b906 <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800b902:	23ff      	movs	r3, #255	@ 0xff
 800b904:	e005      	b.n	800b912 <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 800b906:	7afb      	ldrb	r3, [r7, #11]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d001      	beq.n	800b910 <aci_gap_set_auth_requirement+0xa4>
    return status;
 800b90c:	7afb      	ldrb	r3, [r7, #11]
 800b90e:	e000      	b.n	800b912 <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 800b910:	2300      	movs	r3, #0
}
 800b912:	4618      	mov	r0, r3
 800b914:	3744      	adds	r7, #68	@ 0x44
 800b916:	46bd      	mov	sp, r7
 800b918:	bd90      	pop	{r4, r7, pc}

0800b91a <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 800b91a:	b580      	push	{r7, lr}
 800b91c:	b092      	sub	sp, #72	@ 0x48
 800b91e:	af00      	add	r7, sp, #0
 800b920:	4603      	mov	r3, r0
 800b922:	6039      	str	r1, [r7, #0]
 800b924:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 800b926:	2300      	movs	r3, #0
 800b928:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 800b92c:	79fb      	ldrb	r3, [r7, #7]
 800b92e:	2b1f      	cmp	r3, #31
 800b930:	d901      	bls.n	800b936 <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 800b932:	2342      	movs	r3, #66	@ 0x42
 800b934:	e03e      	b.n	800b9b4 <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 800b936:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b93a:	3348      	adds	r3, #72	@ 0x48
 800b93c:	443b      	add	r3, r7
 800b93e:	79fa      	ldrb	r2, [r7, #7]
 800b940:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 800b944:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b948:	3301      	adds	r3, #1
 800b94a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 800b94e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b952:	f107 0208 	add.w	r2, r7, #8
 800b956:	4413      	add	r3, r2
 800b958:	79fa      	ldrb	r2, [r7, #7]
 800b95a:	6839      	ldr	r1, [r7, #0]
 800b95c:	4618      	mov	r0, r3
 800b95e:	f005 fb9c 	bl	801109a <memcpy>
  indx +=  AdvLen;
 800b962:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800b966:	79fb      	ldrb	r3, [r7, #7]
 800b968:	4413      	add	r3, r2
 800b96a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b96e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800b972:	2218      	movs	r2, #24
 800b974:	2100      	movs	r1, #0
 800b976:	4618      	mov	r0, r3
 800b978:	f005 fab2 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b97c:	233f      	movs	r3, #63	@ 0x3f
 800b97e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 800b980:	238e      	movs	r3, #142	@ 0x8e
 800b982:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800b984:	f107 0308 	add.w	r3, r7, #8
 800b988:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800b98a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b98e:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 800b990:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800b994:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 800b996:	2301      	movs	r3, #1
 800b998:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 800b99a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800b99e:	2100      	movs	r1, #0
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f000 fcb3 	bl	800c30c <hci_send_req>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	da01      	bge.n	800b9b0 <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 800b9ac:	23ff      	movs	r3, #255	@ 0xff
 800b9ae:	e001      	b.n	800b9b4 <aci_gap_update_adv_data+0x9a>
    
  return status;
 800b9b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	3748      	adds	r7, #72	@ 0x48
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	bd80      	pop	{r7, pc}

0800b9bc <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b088      	sub	sp, #32
 800b9c0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b9c2:	f107 0308 	add.w	r3, r7, #8
 800b9c6:	2218      	movs	r2, #24
 800b9c8:	2100      	movs	r1, #0
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f005 fa88 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b9d0:	233f      	movs	r3, #63	@ 0x3f
 800b9d2:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800b9d4:	f240 1301 	movw	r3, #257	@ 0x101
 800b9d8:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b9da:	1dfb      	adds	r3, r7, #7
 800b9dc:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b9de:	2301      	movs	r3, #1
 800b9e0:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800b9e2:	f107 0308 	add.w	r3, r7, #8
 800b9e6:	2100      	movs	r1, #0
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f000 fc8f 	bl	800c30c <hci_send_req>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	da01      	bge.n	800b9f8 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800b9f4:	23ff      	movs	r3, #255	@ 0xff
 800b9f6:	e000      	b.n	800b9fa <aci_gatt_init+0x3e>

  return status;
 800b9f8:	79fb      	ldrb	r3, [r7, #7]
}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	3720      	adds	r7, #32
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}

0800ba02 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800ba02:	b580      	push	{r7, lr}
 800ba04:	b090      	sub	sp, #64	@ 0x40
 800ba06:	af00      	add	r7, sp, #0
 800ba08:	6039      	str	r1, [r7, #0]
 800ba0a:	4611      	mov	r1, r2
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	4603      	mov	r3, r0
 800ba10:	71fb      	strb	r3, [r7, #7]
 800ba12:	460b      	mov	r3, r1
 800ba14:	71bb      	strb	r3, [r7, #6]
 800ba16:	4613      	mov	r3, r2
 800ba18:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 800ba20:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba24:	3340      	adds	r3, #64	@ 0x40
 800ba26:	443b      	add	r3, r7
 800ba28:	79fa      	ldrb	r2, [r7, #7]
 800ba2a:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800ba2e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba32:	3301      	adds	r3, #1
 800ba34:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 800ba38:	79fb      	ldrb	r3, [r7, #7]
 800ba3a:	2b01      	cmp	r3, #1
 800ba3c:	d103      	bne.n	800ba46 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 800ba3e:	2302      	movs	r3, #2
 800ba40:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ba44:	e002      	b.n	800ba4c <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 800ba46:	2310      	movs	r3, #16
 800ba48:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 800ba4c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba50:	f107 020c 	add.w	r2, r7, #12
 800ba54:	4413      	add	r3, r2
 800ba56:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ba5a:	6839      	ldr	r1, [r7, #0]
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f005 fb1c 	bl	801109a <memcpy>
  indx +=  uuid_len;
 800ba62:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800ba66:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ba6a:	4413      	add	r3, r2
 800ba6c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 800ba70:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba74:	3340      	adds	r3, #64	@ 0x40
 800ba76:	443b      	add	r3, r7
 800ba78:	79ba      	ldrb	r2, [r7, #6]
 800ba7a:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800ba7e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba82:	3301      	adds	r3, #1
 800ba84:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 800ba88:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba8c:	3340      	adds	r3, #64	@ 0x40
 800ba8e:	443b      	add	r3, r7
 800ba90:	797a      	ldrb	r2, [r7, #5]
 800ba92:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800ba96:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800baa0:	f107 0320 	add.w	r3, r7, #32
 800baa4:	2203      	movs	r2, #3
 800baa6:	2100      	movs	r1, #0
 800baa8:	4618      	mov	r0, r3
 800baaa:	f005 fa19 	bl	8010ee0 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800baae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bab2:	2218      	movs	r2, #24
 800bab4:	2100      	movs	r1, #0
 800bab6:	4618      	mov	r0, r3
 800bab8:	f005 fa12 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800babc:	233f      	movs	r3, #63	@ 0x3f
 800babe:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800bac0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800bac4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 800bac6:	f107 030c 	add.w	r3, r7, #12
 800baca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 800bacc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800bad0:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 800bad2:	f107 0320 	add.w	r3, r7, #32
 800bad6:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800bad8:	2303      	movs	r3, #3
 800bada:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 800badc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bae0:	2100      	movs	r1, #0
 800bae2:	4618      	mov	r0, r3
 800bae4:	f000 fc12 	bl	800c30c <hci_send_req>
 800bae8:	4603      	mov	r3, r0
 800baea:	2b00      	cmp	r3, #0
 800baec:	da01      	bge.n	800baf2 <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 800baee:	23ff      	movs	r3, #255	@ 0xff
 800baf0:	e00c      	b.n	800bb0c <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 800baf2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d002      	beq.n	800bb00 <aci_gatt_add_serv+0xfe>
    return resp.status;
 800bafa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bafe:	e005      	b.n	800bb0c <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 800bb00:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 800bb04:	b29a      	uxth	r2, r3
 800bb06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb08:	801a      	strh	r2, [r3, #0]

  return 0;
 800bb0a:	2300      	movs	r3, #0
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3740      	adds	r7, #64	@ 0x40
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}

0800bb14 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b092      	sub	sp, #72	@ 0x48
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	603a      	str	r2, [r7, #0]
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	4603      	mov	r3, r0
 800bb20:	80fb      	strh	r3, [r7, #6]
 800bb22:	460b      	mov	r3, r1
 800bb24:	717b      	strb	r3, [r7, #5]
 800bb26:	4613      	mov	r3, r2
 800bb28:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 800bb30:	88fb      	ldrh	r3, [r7, #6]
 800bb32:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 800bb34:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb38:	f107 020c 	add.w	r2, r7, #12
 800bb3c:	4413      	add	r3, r2
 800bb3e:	88fa      	ldrh	r2, [r7, #6]
 800bb40:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800bb42:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb46:	3302      	adds	r3, #2
 800bb48:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 800bb4c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb50:	3348      	adds	r3, #72	@ 0x48
 800bb52:	443b      	add	r3, r7
 800bb54:	797a      	ldrb	r2, [r7, #5]
 800bb56:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bb5a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb5e:	3301      	adds	r3, #1
 800bb60:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800bb64:	797b      	ldrb	r3, [r7, #5]
 800bb66:	2b01      	cmp	r3, #1
 800bb68:	d103      	bne.n	800bb72 <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 800bb6a:	2302      	movs	r3, #2
 800bb6c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800bb70:	e002      	b.n	800bb78 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 800bb72:	2310      	movs	r3, #16
 800bb74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 800bb78:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb7c:	f107 020c 	add.w	r2, r7, #12
 800bb80:	4413      	add	r3, r2
 800bb82:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800bb86:	6839      	ldr	r1, [r7, #0]
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f005 fa86 	bl	801109a <memcpy>
  indx +=  uuid_len;
 800bb8e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800bb92:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bb96:	4413      	add	r3, r2
 800bb98:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 800bb9c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bba0:	3348      	adds	r3, #72	@ 0x48
 800bba2:	443b      	add	r3, r7
 800bba4:	793a      	ldrb	r2, [r7, #4]
 800bba6:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bbaa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbae:	3301      	adds	r3, #1
 800bbb0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 800bbb4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbb8:	3348      	adds	r3, #72	@ 0x48
 800bbba:	443b      	add	r3, r7
 800bbbc:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800bbc0:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bbc4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbc8:	3301      	adds	r3, #1
 800bbca:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 800bbce:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbd2:	3348      	adds	r3, #72	@ 0x48
 800bbd4:	443b      	add	r3, r7
 800bbd6:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800bbda:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bbde:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbe2:	3301      	adds	r3, #1
 800bbe4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 800bbe8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbec:	3348      	adds	r3, #72	@ 0x48
 800bbee:	443b      	add	r3, r7
 800bbf0:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800bbf4:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bbf8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bbfc:	3301      	adds	r3, #1
 800bbfe:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 800bc02:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc06:	3348      	adds	r3, #72	@ 0x48
 800bc08:	443b      	add	r3, r7
 800bc0a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800bc0e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bc12:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc16:	3301      	adds	r3, #1
 800bc18:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 800bc1c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc20:	3348      	adds	r3, #72	@ 0x48
 800bc22:	443b      	add	r3, r7
 800bc24:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800bc28:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800bc2c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc30:	3301      	adds	r3, #1
 800bc32:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800bc36:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800bc3a:	2203      	movs	r2, #3
 800bc3c:	2100      	movs	r1, #0
 800bc3e:	4618      	mov	r0, r3
 800bc40:	f005 f94e 	bl	8010ee0 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800bc44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bc48:	2218      	movs	r2, #24
 800bc4a:	2100      	movs	r1, #0
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	f005 f947 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800bc52:	233f      	movs	r3, #63	@ 0x3f
 800bc54:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800bc56:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800bc5a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800bc5c:	f107 030c 	add.w	r3, r7, #12
 800bc60:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800bc62:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc66:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 800bc68:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800bc6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800bc6e:	2303      	movs	r3, #3
 800bc70:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 800bc72:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bc76:	2100      	movs	r1, #0
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f000 fb47 	bl	800c30c <hci_send_req>
 800bc7e:	4603      	mov	r3, r0
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	da01      	bge.n	800bc88 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 800bc84:	23ff      	movs	r3, #255	@ 0xff
 800bc86:	e00c      	b.n	800bca2 <aci_gatt_add_char+0x18e>

  if (resp.status) {
 800bc88:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d002      	beq.n	800bc96 <aci_gatt_add_char+0x182>
    return resp.status;
 800bc90:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bc94:	e005      	b.n	800bca2 <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 800bc96:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 800bc9a:	b29a      	uxth	r2, r3
 800bc9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc9e:	801a      	strh	r2, [r3, #0]

  return 0;
 800bca0:	2300      	movs	r3, #0
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3748      	adds	r7, #72	@ 0x48
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}

0800bcaa <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 800bcaa:	b590      	push	{r4, r7, lr}
 800bcac:	b0ab      	sub	sp, #172	@ 0xac
 800bcae:	af00      	add	r7, sp, #0
 800bcb0:	4604      	mov	r4, r0
 800bcb2:	4608      	mov	r0, r1
 800bcb4:	4611      	mov	r1, r2
 800bcb6:	461a      	mov	r2, r3
 800bcb8:	4623      	mov	r3, r4
 800bcba:	80fb      	strh	r3, [r7, #6]
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	80bb      	strh	r3, [r7, #4]
 800bcc0:	460b      	mov	r3, r1
 800bcc2:	70fb      	strb	r3, [r7, #3]
 800bcc4:	4613      	mov	r3, r2
 800bcc6:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800bcc8:	2300      	movs	r3, #0
 800bcca:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800bcce:	78bb      	ldrb	r3, [r7, #2]
 800bcd0:	2b7a      	cmp	r3, #122	@ 0x7a
 800bcd2:	d901      	bls.n	800bcd8 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800bcd4:	2342      	movs	r3, #66	@ 0x42
 800bcd6:	e074      	b.n	800bdc2 <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 800bcd8:	88fb      	ldrh	r3, [r7, #6]
 800bcda:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 800bcdc:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bce0:	f107 0208 	add.w	r2, r7, #8
 800bce4:	4413      	add	r3, r2
 800bce6:	88fa      	ldrh	r2, [r7, #6]
 800bce8:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800bcea:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bcee:	3302      	adds	r3, #2
 800bcf0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 800bcf4:	88bb      	ldrh	r3, [r7, #4]
 800bcf6:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 800bcf8:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bcfc:	f107 0208 	add.w	r2, r7, #8
 800bd00:	4413      	add	r3, r2
 800bd02:	88ba      	ldrh	r2, [r7, #4]
 800bd04:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800bd06:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd0a:	3302      	adds	r3, #2
 800bd0c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 800bd10:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd14:	33a8      	adds	r3, #168	@ 0xa8
 800bd16:	443b      	add	r3, r7
 800bd18:	78fa      	ldrb	r2, [r7, #3]
 800bd1a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800bd1e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd22:	3301      	adds	r3, #1
 800bd24:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 800bd28:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd2c:	33a8      	adds	r3, #168	@ 0xa8
 800bd2e:	443b      	add	r3, r7
 800bd30:	78ba      	ldrb	r2, [r7, #2]
 800bd32:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800bd36:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd3a:	3301      	adds	r3, #1
 800bd3c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800bd40:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd44:	f107 0208 	add.w	r2, r7, #8
 800bd48:	4413      	add	r3, r2
 800bd4a:	78ba      	ldrb	r2, [r7, #2]
 800bd4c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800bd50:	4618      	mov	r0, r3
 800bd52:	f005 f9a2 	bl	801109a <memcpy>
  indx +=  charValueLen;
 800bd56:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 800bd5a:	78bb      	ldrb	r3, [r7, #2]
 800bd5c:	4413      	add	r3, r2
 800bd5e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800bd62:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bd66:	2218      	movs	r2, #24
 800bd68:	2100      	movs	r1, #0
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f005 f8b8 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800bd70:	233f      	movs	r3, #63	@ 0x3f
 800bd72:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800bd76:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800bd7a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 800bd7e:	f107 0308 	add.w	r3, r7, #8
 800bd82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 800bd86:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800bd8a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 800bd8e:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 800bd92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 800bd96:	2301      	movs	r3, #1
 800bd98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 800bd9c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bda0:	2100      	movs	r1, #0
 800bda2:	4618      	mov	r0, r3
 800bda4:	f000 fab2 	bl	800c30c <hci_send_req>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	da01      	bge.n	800bdb2 <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 800bdae:	23ff      	movs	r3, #255	@ 0xff
 800bdb0:	e007      	b.n	800bdc2 <aci_gatt_update_char_value+0x118>

  if (status) {
 800bdb2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d002      	beq.n	800bdc0 <aci_gatt_update_char_value+0x116>
    return status;
 800bdba:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800bdbe:	e000      	b.n	800bdc2 <aci_gatt_update_char_value+0x118>
  }

  return 0;
 800bdc0:	2300      	movs	r3, #0
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	37ac      	adds	r7, #172	@ 0xac
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd90      	pop	{r4, r7, pc}

0800bdca <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 800bdca:	b580      	push	{r7, lr}
 800bdcc:	b08a      	sub	sp, #40	@ 0x28
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 800bdd4:	88fb      	ldrh	r3, [r7, #6]
 800bdd6:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 800bdd8:	f107 0310 	add.w	r3, r7, #16
 800bddc:	2218      	movs	r2, #24
 800bdde:	2100      	movs	r1, #0
 800bde0:	4618      	mov	r0, r3
 800bde2:	f005 f87d 	bl	8010ee0 <memset>
    rq.ogf = OGF_VENDOR_CMD;
 800bde6:	233f      	movs	r3, #63	@ 0x3f
 800bde8:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 800bdea:	f240 1327 	movw	r3, #295	@ 0x127
 800bdee:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 800bdf0:	f107 030c 	add.w	r3, r7, #12
 800bdf4:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 800bdf6:	2302      	movs	r3, #2
 800bdf8:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 800bdfa:	f107 030b 	add.w	r3, r7, #11
 800bdfe:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 800be00:	2301      	movs	r3, #1
 800be02:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 800be04:	f107 0310 	add.w	r3, r7, #16
 800be08:	2100      	movs	r1, #0
 800be0a:	4618      	mov	r0, r3
 800be0c:	f000 fa7e 	bl	800c30c <hci_send_req>
 800be10:	4603      	mov	r3, r0
 800be12:	2b00      	cmp	r3, #0
 800be14:	da01      	bge.n	800be1a <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 800be16:	23ff      	movs	r3, #255	@ 0xff
 800be18:	e000      	b.n	800be1c <aci_gatt_allow_read+0x52>

    return status;
 800be1a:	7afb      	ldrb	r3, [r7, #11]
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3728      	adds	r7, #40	@ 0x28
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}

0800be24 <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b0ac      	sub	sp, #176	@ 0xb0
 800be28:	af00      	add	r7, sp, #0
 800be2a:	60ba      	str	r2, [r7, #8]
 800be2c:	607b      	str	r3, [r7, #4]
 800be2e:	4603      	mov	r3, r0
 800be30:	73fb      	strb	r3, [r7, #15]
 800be32:	460b      	mov	r3, r1
 800be34:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 800be36:	7bfb      	ldrb	r3, [r7, #15]
 800be38:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800be3c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800be40:	2218      	movs	r2, #24
 800be42:	2100      	movs	r1, #0
 800be44:	4618      	mov	r0, r3
 800be46:	f005 f84b 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800be4a:	233f      	movs	r3, #63	@ 0x3f
 800be4c:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800be50:	230d      	movs	r3, #13
 800be52:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 800be56:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800be5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 800be5e:	2301      	movs	r3, #1
 800be60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 800be64:	f107 0314 	add.w	r3, r7, #20
 800be68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 800be6c:	2380      	movs	r3, #128	@ 0x80
 800be6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 800be72:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800be76:	2100      	movs	r1, #0
 800be78:	4618      	mov	r0, r3
 800be7a:	f000 fa47 	bl	800c30c <hci_send_req>
 800be7e:	4603      	mov	r3, r0
 800be80:	2b00      	cmp	r3, #0
 800be82:	da01      	bge.n	800be88 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 800be84:	23ff      	movs	r3, #255	@ 0xff
 800be86:	e01e      	b.n	800bec6 <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 800be88:	7d3b      	ldrb	r3, [r7, #20]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d001      	beq.n	800be92 <aci_hal_read_config_data+0x6e>
    return rp.status;
 800be8e:	7d3b      	ldrb	r3, [r7, #20]
 800be90:	e019      	b.n	800bec6 <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 800be92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be96:	b2db      	uxtb	r3, r3
 800be98:	3b01      	subs	r3, #1
 800be9a:	b2da      	uxtb	r2, r3
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	781b      	ldrb	r3, [r3, #0]
 800bea4:	461a      	mov	r2, r3
 800bea6:	89bb      	ldrh	r3, [r7, #12]
 800bea8:	4293      	cmp	r3, r2
 800beaa:	d201      	bcs.n	800beb0 <aci_hal_read_config_data+0x8c>
 800beac:	89ba      	ldrh	r2, [r7, #12]
 800beae:	e002      	b.n	800beb6 <aci_hal_read_config_data+0x92>
 800beb0:	68bb      	ldr	r3, [r7, #8]
 800beb2:	781b      	ldrb	r3, [r3, #0]
 800beb4:	461a      	mov	r2, r3
 800beb6:	f107 0314 	add.w	r3, r7, #20
 800beba:	3301      	adds	r3, #1
 800bebc:	4619      	mov	r1, r3
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f005 f8eb 	bl	801109a <memcpy>
  
  return 0;
 800bec4:	2300      	movs	r3, #0
}
 800bec6:	4618      	mov	r0, r3
 800bec8:	37b0      	adds	r7, #176	@ 0xb0
 800beca:	46bd      	mov	sp, r7
 800becc:	bd80      	pop	{r7, pc}

0800bece <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800bece:	b580      	push	{r7, lr}
 800bed0:	b08a      	sub	sp, #40	@ 0x28
 800bed2:	af00      	add	r7, sp, #0
 800bed4:	4603      	mov	r3, r0
 800bed6:	460a      	mov	r2, r1
 800bed8:	71fb      	strb	r3, [r7, #7]
 800beda:	4613      	mov	r3, r2
 800bedc:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 800bede:	79fb      	ldrb	r3, [r7, #7]
 800bee0:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 800bee2:	79bb      	ldrb	r3, [r7, #6]
 800bee4:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800bee6:	f107 0310 	add.w	r3, r7, #16
 800beea:	2218      	movs	r2, #24
 800beec:	2100      	movs	r1, #0
 800beee:	4618      	mov	r0, r3
 800bef0:	f004 fff6 	bl	8010ee0 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800bef4:	233f      	movs	r3, #63	@ 0x3f
 800bef6:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800bef8:	230f      	movs	r3, #15
 800befa:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800befc:	f107 030c 	add.w	r3, r7, #12
 800bf00:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800bf02:	2302      	movs	r3, #2
 800bf04:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800bf06:	f107 030b 	add.w	r3, r7, #11
 800bf0a:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 800bf10:	f107 0310 	add.w	r3, r7, #16
 800bf14:	2100      	movs	r1, #0
 800bf16:	4618      	mov	r0, r3
 800bf18:	f000 f9f8 	bl	800c30c <hci_send_req>
 800bf1c:	4603      	mov	r3, r0
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	da01      	bge.n	800bf26 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 800bf22:	23ff      	movs	r3, #255	@ 0xff
 800bf24:	e000      	b.n	800bf28 <aci_hal_set_tx_power_level+0x5a>

  return status;
 800bf26:	7afb      	ldrb	r3, [r7, #11]
}
 800bf28:	4618      	mov	r0, r3
 800bf2a:	3728      	adds	r7, #40	@ 0x28
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}

0800bf30 <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800bf30:	b590      	push	{r4, r7, lr}
 800bf32:	b089      	sub	sp, #36	@ 0x24
 800bf34:	af02      	add	r7, sp, #8
 800bf36:	6078      	str	r0, [r7, #4]
 800bf38:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800bf3a:	f107 0410 	add.w	r4, r7, #16
 800bf3e:	f107 0215 	add.w	r2, r7, #21
 800bf42:	f107 0112 	add.w	r1, r7, #18
 800bf46:	f107 0016 	add.w	r0, r7, #22
 800bf4a:	f107 030e 	add.w	r3, r7, #14
 800bf4e:	9300      	str	r3, [sp, #0]
 800bf50:	4623      	mov	r3, r4
 800bf52:	f000 f851 	bl	800bff8 <hci_le_read_local_version>
 800bf56:	4603      	mov	r3, r0
 800bf58:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 800bf5a:	7dfb      	ldrb	r3, [r7, #23]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d124      	bne.n	800bfaa <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 800bf60:	8a7b      	ldrh	r3, [r7, #18]
 800bf62:	0a1b      	lsrs	r3, r3, #8
 800bf64:	b29b      	uxth	r3, r3
 800bf66:	b2da      	uxtb	r2, r3
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800bf6c:	8a7b      	ldrh	r3, [r7, #18]
 800bf6e:	021b      	lsls	r3, r3, #8
 800bf70:	b29a      	uxth	r2, r3
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	881b      	ldrh	r3, [r3, #0]
 800bf7a:	b21a      	sxth	r2, r3
 800bf7c:	89fb      	ldrh	r3, [r7, #14]
 800bf7e:	b21b      	sxth	r3, r3
 800bf80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bf84:	b21b      	sxth	r3, r3
 800bf86:	4313      	orrs	r3, r2
 800bf88:	b21b      	sxth	r3, r3
 800bf8a:	b29a      	uxth	r2, r3
 800bf8c:	683b      	ldr	r3, [r7, #0]
 800bf8e:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	881b      	ldrh	r3, [r3, #0]
 800bf94:	b21a      	sxth	r2, r3
 800bf96:	89fb      	ldrh	r3, [r7, #14]
 800bf98:	b21b      	sxth	r3, r3
 800bf9a:	f003 030f 	and.w	r3, r3, #15
 800bf9e:	b21b      	sxth	r3, r3
 800bfa0:	4313      	orrs	r3, r2
 800bfa2:	b21b      	sxth	r3, r3
 800bfa4:	b29a      	uxth	r2, r3
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	801a      	strh	r2, [r3, #0]
  }
  return status;
 800bfaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	371c      	adds	r7, #28
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd90      	pop	{r4, r7, pc}

0800bfb4 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b088      	sub	sp, #32
 800bfb8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800bfba:	f107 0308 	add.w	r3, r7, #8
 800bfbe:	2218      	movs	r2, #24
 800bfc0:	2100      	movs	r1, #0
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	f004 ff8c 	bl	8010ee0 <memset>
  rq.ogf = OGF_HOST_CTL;
 800bfc8:	2303      	movs	r3, #3
 800bfca:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 800bfcc:	2303      	movs	r3, #3
 800bfce:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800bfd0:	1dfb      	adds	r3, r7, #7
 800bfd2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800bfd8:	f107 0308 	add.w	r3, r7, #8
 800bfdc:	2100      	movs	r1, #0
 800bfde:	4618      	mov	r0, r3
 800bfe0:	f000 f994 	bl	800c30c <hci_send_req>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	da01      	bge.n	800bfee <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 800bfea:	23ff      	movs	r3, #255	@ 0xff
 800bfec:	e000      	b.n	800bff0 <hci_reset+0x3c>
  
  return status;  
 800bfee:	79fb      	ldrb	r3, [r7, #7]
}
 800bff0:	4618      	mov	r0, r3
 800bff2:	3720      	adds	r7, #32
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd80      	pop	{r7, pc}

0800bff8 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b08e      	sub	sp, #56	@ 0x38
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	60f8      	str	r0, [r7, #12]
 800c000:	60b9      	str	r1, [r7, #8]
 800c002:	607a      	str	r2, [r7, #4]
 800c004:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800c006:	f107 0314 	add.w	r3, r7, #20
 800c00a:	2209      	movs	r2, #9
 800c00c:	2100      	movs	r1, #0
 800c00e:	4618      	mov	r0, r3
 800c010:	f004 ff66 	bl	8010ee0 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c014:	f107 0320 	add.w	r3, r7, #32
 800c018:	2218      	movs	r2, #24
 800c01a:	2100      	movs	r1, #0
 800c01c:	4618      	mov	r0, r3
 800c01e:	f004 ff5f 	bl	8010ee0 <memset>
  rq.ogf = OGF_INFO_PARAM;
 800c022:	2304      	movs	r3, #4
 800c024:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800c026:	2301      	movs	r3, #1
 800c028:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 800c02a:	2300      	movs	r3, #0
 800c02c:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 800c02e:	2300      	movs	r3, #0
 800c030:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800c032:	f107 0314 	add.w	r3, r7, #20
 800c036:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800c038:	2309      	movs	r3, #9
 800c03a:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800c03c:	f107 0320 	add.w	r3, r7, #32
 800c040:	2100      	movs	r1, #0
 800c042:	4618      	mov	r0, r3
 800c044:	f000 f962 	bl	800c30c <hci_send_req>
 800c048:	4603      	mov	r3, r0
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	da01      	bge.n	800c052 <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800c04e:	23ff      	movs	r3, #255	@ 0xff
 800c050:	e018      	b.n	800c084 <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800c052:	7d3b      	ldrb	r3, [r7, #20]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d001      	beq.n	800c05c <hci_le_read_local_version+0x64>
    return resp.status;
 800c058:	7d3b      	ldrb	r3, [r7, #20]
 800c05a:	e013      	b.n	800c084 <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800c05c:	7d7a      	ldrb	r2, [r7, #21]
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800c062:	8afa      	ldrh	r2, [r7, #22]
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800c068:	7e3a      	ldrb	r2, [r7, #24]
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800c06e:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800c072:	b29a      	uxth	r2, r3
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800c078:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800c07c:	b29a      	uxth	r2, r3
 800c07e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c080:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800c082:	2300      	movs	r3, #0
}
 800c084:	4618      	mov	r0, r3
 800c086:	3738      	adds	r7, #56	@ 0x38
 800c088:	46bd      	mov	sp, r7
 800c08a:	bd80      	pop	{r7, pc}

0800c08c <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b092      	sub	sp, #72	@ 0x48
 800c090:	af00      	add	r7, sp, #0
 800c092:	4603      	mov	r3, r0
 800c094:	6039      	str	r1, [r7, #0]
 800c096:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800c098:	f107 0310 	add.w	r3, r7, #16
 800c09c:	2220      	movs	r2, #32
 800c09e:	2100      	movs	r1, #0
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	f004 ff1d 	bl	8010ee0 <memset>
  scan_resp_cp.length = length;
 800c0a6:	79fb      	ldrb	r3, [r7, #7]
 800c0a8:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 800c0aa:	79fb      	ldrb	r3, [r7, #7]
 800c0ac:	2b1f      	cmp	r3, #31
 800c0ae:	bf28      	it	cs
 800c0b0:	231f      	movcs	r3, #31
 800c0b2:	b2db      	uxtb	r3, r3
 800c0b4:	461a      	mov	r2, r3
 800c0b6:	f107 0310 	add.w	r3, r7, #16
 800c0ba:	3301      	adds	r3, #1
 800c0bc:	6839      	ldr	r1, [r7, #0]
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f004 ffeb 	bl	801109a <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c0c4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c0c8:	2218      	movs	r2, #24
 800c0ca:	2100      	movs	r1, #0
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	f004 ff07 	bl	8010ee0 <memset>
  rq.ogf = OGF_LE_CTL;
 800c0d2:	2308      	movs	r3, #8
 800c0d4:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800c0d6:	2309      	movs	r3, #9
 800c0d8:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 800c0da:	f107 0310 	add.w	r3, r7, #16
 800c0de:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800c0e0:	2320      	movs	r3, #32
 800c0e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 800c0e4:	f107 030f 	add.w	r3, r7, #15
 800c0e8:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800c0ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c0f2:	2100      	movs	r1, #0
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f000 f909 	bl	800c30c <hci_send_req>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	da01      	bge.n	800c104 <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800c100:	23ff      	movs	r3, #255	@ 0xff
 800c102:	e000      	b.n	800c106 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800c104:	7bfb      	ldrb	r3, [r7, #15]
}
 800c106:	4618      	mov	r0, r3
 800c108:	3748      	adds	r7, #72	@ 0x48
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}

0800c10e <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800c10e:	b480      	push	{r7}
 800c110:	b085      	sub	sp, #20
 800c112:	af00      	add	r7, sp, #0
 800c114:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	3308      	adds	r3, #8
 800c11a:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	2b04      	cmp	r3, #4
 800c122:	d001      	beq.n	800c128 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800c124:	2301      	movs	r3, #1
 800c126:	e00c      	b.n	800c142 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	3302      	adds	r3, #2
 800c12c:	781b      	ldrb	r3, [r3, #0]
 800c12e:	461a      	mov	r2, r3
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800c136:	3b03      	subs	r3, #3
 800c138:	429a      	cmp	r2, r3
 800c13a:	d001      	beq.n	800c140 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800c13c:	2302      	movs	r3, #2
 800c13e:	e000      	b.n	800c142 <verify_packet+0x34>
  
  return 0;      
 800c140:	2300      	movs	r3, #0
}
 800c142:	4618      	mov	r0, r3
 800c144:	3714      	adds	r7, #20
 800c146:	46bd      	mov	sp, r7
 800c148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14c:	4770      	bx	lr
	...

0800c150 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b0a6      	sub	sp, #152	@ 0x98
 800c154:	af00      	add	r7, sp, #0
 800c156:	607b      	str	r3, [r7, #4]
 800c158:	4603      	mov	r3, r0
 800c15a:	81fb      	strh	r3, [r7, #14]
 800c15c:	460b      	mov	r3, r1
 800c15e:	81bb      	strh	r3, [r7, #12]
 800c160:	4613      	mov	r3, r2
 800c162:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800c164:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c168:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c16c:	b21a      	sxth	r2, r3
 800c16e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c172:	029b      	lsls	r3, r3, #10
 800c174:	b21b      	sxth	r3, r3
 800c176:	4313      	orrs	r3, r2
 800c178:	b21b      	sxth	r3, r3
 800c17a:	b29b      	uxth	r3, r3
 800c17c:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800c17e:	7afb      	ldrb	r3, [r7, #11]
 800c180:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800c182:	2301      	movs	r3, #1
 800c184:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800c186:	f107 0318 	add.w	r3, r7, #24
 800c18a:	3301      	adds	r3, #1
 800c18c:	461a      	mov	r2, r3
 800c18e:	f107 0314 	add.w	r3, r7, #20
 800c192:	8819      	ldrh	r1, [r3, #0]
 800c194:	789b      	ldrb	r3, [r3, #2]
 800c196:	8011      	strh	r1, [r2, #0]
 800c198:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800c19a:	f107 0318 	add.w	r3, r7, #24
 800c19e:	3304      	adds	r3, #4
 800c1a0:	7afa      	ldrb	r2, [r7, #11]
 800c1a2:	6879      	ldr	r1, [r7, #4]
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	f004 ff78 	bl	801109a <memcpy>
  
  if (hciContext.io.Send)
 800c1aa:	4b09      	ldr	r3, [pc, #36]	@ (800c1d0 <send_cmd+0x80>)
 800c1ac:	691b      	ldr	r3, [r3, #16]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d009      	beq.n	800c1c6 <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800c1b2:	4b07      	ldr	r3, [pc, #28]	@ (800c1d0 <send_cmd+0x80>)
 800c1b4:	691b      	ldr	r3, [r3, #16]
 800c1b6:	7afa      	ldrb	r2, [r7, #11]
 800c1b8:	b292      	uxth	r2, r2
 800c1ba:	3204      	adds	r2, #4
 800c1bc:	b291      	uxth	r1, r2
 800c1be:	f107 0218 	add.w	r2, r7, #24
 800c1c2:	4610      	mov	r0, r2
 800c1c4:	4798      	blx	r3
  }
}
 800c1c6:	bf00      	nop
 800c1c8:	3798      	adds	r7, #152	@ 0x98
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	bd80      	pop	{r7, pc}
 800c1ce:	bf00      	nop
 800c1d0:	200039b4 	.word	0x200039b4

0800c1d4 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b084      	sub	sp, #16
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
 800c1dc:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800c1de:	e00a      	b.n	800c1f6 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800c1e0:	f107 030c 	add.w	r3, r7, #12
 800c1e4:	4619      	mov	r1, r3
 800c1e6:	6838      	ldr	r0, [r7, #0]
 800c1e8:	f000 fae8 	bl	800c7bc <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	4619      	mov	r1, r3
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f000 fa4f 	bl	800c694 <list_insert_head>
  while (!list_is_empty(src_list))
 800c1f6:	6838      	ldr	r0, [r7, #0]
 800c1f8:	f000 fa2a 	bl	800c650 <list_is_empty>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d0ee      	beq.n	800c1e0 <move_list+0xc>
  }
}
 800c202:	bf00      	nop
 800c204:	bf00      	nop
 800c206:	3710      	adds	r7, #16
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b082      	sub	sp, #8
 800c210:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800c212:	e009      	b.n	800c228 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800c214:	1d3b      	adds	r3, r7, #4
 800c216:	4619      	mov	r1, r3
 800c218:	4809      	ldr	r0, [pc, #36]	@ (800c240 <free_event_list+0x34>)
 800c21a:	f000 faa8 	bl	800c76e <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	4619      	mov	r1, r3
 800c222:	4808      	ldr	r0, [pc, #32]	@ (800c244 <free_event_list+0x38>)
 800c224:	f000 fa5c 	bl	800c6e0 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800c228:	4806      	ldr	r0, [pc, #24]	@ (800c244 <free_event_list+0x38>)
 800c22a:	f000 faee 	bl	800c80a <list_get_size>
 800c22e:	4603      	mov	r3, r0
 800c230:	2b01      	cmp	r3, #1
 800c232:	ddef      	ble.n	800c214 <free_event_list+0x8>
  }
}
 800c234:	bf00      	nop
 800c236:	bf00      	nop
 800c238:	3708      	adds	r7, #8
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop
 800c240:	200036f0 	.word	0x200036f0
 800c244:	200036e8 	.word	0x200036e8

0800c248 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b084      	sub	sp, #16
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
 800c250:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d002      	beq.n	800c25e <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800c258:	4a18      	ldr	r2, [pc, #96]	@ (800c2bc <hci_init+0x74>)
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800c25e:	4818      	ldr	r0, [pc, #96]	@ (800c2c0 <hci_init+0x78>)
 800c260:	f000 f9e6 	bl	800c630 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800c264:	4817      	ldr	r0, [pc, #92]	@ (800c2c4 <hci_init+0x7c>)
 800c266:	f000 f9e3 	bl	800c630 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800c26a:	f7f7 f843 	bl	80032f4 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800c26e:	2300      	movs	r3, #0
 800c270:	73fb      	strb	r3, [r7, #15]
 800c272:	e00c      	b.n	800c28e <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800c274:	7bfb      	ldrb	r3, [r7, #15]
 800c276:	228c      	movs	r2, #140	@ 0x8c
 800c278:	fb02 f303 	mul.w	r3, r2, r3
 800c27c:	4a12      	ldr	r2, [pc, #72]	@ (800c2c8 <hci_init+0x80>)
 800c27e:	4413      	add	r3, r2
 800c280:	4619      	mov	r1, r3
 800c282:	480f      	ldr	r0, [pc, #60]	@ (800c2c0 <hci_init+0x78>)
 800c284:	f000 fa2c 	bl	800c6e0 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800c288:	7bfb      	ldrb	r3, [r7, #15]
 800c28a:	3301      	adds	r3, #1
 800c28c:	73fb      	strb	r3, [r7, #15]
 800c28e:	7bfb      	ldrb	r3, [r7, #15]
 800c290:	2b04      	cmp	r3, #4
 800c292:	d9ef      	bls.n	800c274 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800c294:	4b09      	ldr	r3, [pc, #36]	@ (800c2bc <hci_init+0x74>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d003      	beq.n	800c2a4 <hci_init+0x5c>
 800c29c:	4b07      	ldr	r3, [pc, #28]	@ (800c2bc <hci_init+0x74>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	2000      	movs	r0, #0
 800c2a2:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800c2a4:	4b05      	ldr	r3, [pc, #20]	@ (800c2bc <hci_init+0x74>)
 800c2a6:	689b      	ldr	r3, [r3, #8]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d002      	beq.n	800c2b2 <hci_init+0x6a>
 800c2ac:	4b03      	ldr	r3, [pc, #12]	@ (800c2bc <hci_init+0x74>)
 800c2ae:	689b      	ldr	r3, [r3, #8]
 800c2b0:	4798      	blx	r3
}
 800c2b2:	bf00      	nop
 800c2b4:	3710      	adds	r7, #16
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}
 800c2ba:	bf00      	nop
 800c2bc:	200039b4 	.word	0x200039b4
 800c2c0:	200036e8 	.word	0x200036e8
 800c2c4:	200036f0 	.word	0x200036f0
 800c2c8:	200036f8 	.word	0x200036f8

0800c2cc <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b083      	sub	sp, #12
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	4a0b      	ldr	r2, [pc, #44]	@ (800c308 <hci_register_io_bus+0x3c>)
 800c2da:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	68db      	ldr	r3, [r3, #12]
 800c2e0:	4a09      	ldr	r2, [pc, #36]	@ (800c308 <hci_register_io_bus+0x3c>)
 800c2e2:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	691b      	ldr	r3, [r3, #16]
 800c2e8:	4a07      	ldr	r2, [pc, #28]	@ (800c308 <hci_register_io_bus+0x3c>)
 800c2ea:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	699b      	ldr	r3, [r3, #24]
 800c2f0:	4a05      	ldr	r2, [pc, #20]	@ (800c308 <hci_register_io_bus+0x3c>)
 800c2f2:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	689b      	ldr	r3, [r3, #8]
 800c2f8:	4a03      	ldr	r2, [pc, #12]	@ (800c308 <hci_register_io_bus+0x3c>)
 800c2fa:	6093      	str	r3, [r2, #8]
}
 800c2fc:	bf00      	nop
 800c2fe:	370c      	adds	r7, #12
 800c300:	46bd      	mov	sp, r7
 800c302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c306:	4770      	bx	lr
 800c308:	200039b4 	.word	0x200039b4

0800c30c <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b08e      	sub	sp, #56	@ 0x38
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	460b      	mov	r3, r1
 800c316:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	885b      	ldrh	r3, [r3, #2]
 800c31c:	b21b      	sxth	r3, r3
 800c31e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c322:	b21a      	sxth	r2, r3
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	881b      	ldrh	r3, [r3, #0]
 800c328:	b21b      	sxth	r3, r3
 800c32a:	029b      	lsls	r3, r3, #10
 800c32c:	b21b      	sxth	r3, r3
 800c32e:	4313      	orrs	r3, r2
 800c330:	b21b      	sxth	r3, r3
 800c332:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800c334:	2300      	movs	r3, #0
 800c336:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800c338:	f107 0308 	add.w	r3, r7, #8
 800c33c:	4618      	mov	r0, r3
 800c33e:	f000 f977 	bl	800c630 <list_init_head>

  free_event_list();
 800c342:	f7ff ff63 	bl	800c20c <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	8818      	ldrh	r0, [r3, #0]
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	8859      	ldrh	r1, [r3, #2]
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	68db      	ldr	r3, [r3, #12]
 800c352:	b2da      	uxtb	r2, r3
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	689b      	ldr	r3, [r3, #8]
 800c358:	f7ff fefa 	bl	800c150 <send_cmd>
  
  if (async)
 800c35c:	78fb      	ldrb	r3, [r7, #3]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d001      	beq.n	800c366 <hci_send_req+0x5a>
  {
    return 0;
 800c362:	2300      	movs	r3, #0
 800c364:	e0e2      	b.n	800c52c <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800c366:	f7f9 f86f 	bl	8005448 <HAL_GetTick>
 800c36a:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800c36c:	f7f9 f86c 	bl	8005448 <HAL_GetTick>
 800c370:	4602      	mov	r2, r0
 800c372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c374:	1ad3      	subs	r3, r2, r3
 800c376:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c37a:	f200 80b3 	bhi.w	800c4e4 <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800c37e:	486d      	ldr	r0, [pc, #436]	@ (800c534 <hci_send_req+0x228>)
 800c380:	f000 f966 	bl	800c650 <list_is_empty>
 800c384:	4603      	mov	r3, r0
 800c386:	2b00      	cmp	r3, #0
 800c388:	d000      	beq.n	800c38c <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800c38a:	e7ef      	b.n	800c36c <hci_send_req+0x60>
      {
        break;
 800c38c:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800c38e:	f107 0310 	add.w	r3, r7, #16
 800c392:	4619      	mov	r1, r3
 800c394:	4867      	ldr	r0, [pc, #412]	@ (800c534 <hci_send_req+0x228>)
 800c396:	f000 f9ea 	bl	800c76e <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800c39a:	693b      	ldr	r3, [r7, #16]
 800c39c:	3308      	adds	r3, #8
 800c39e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800c3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	2b04      	cmp	r3, #4
 800c3a6:	d17f      	bne.n	800c4a8 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 800c3a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3aa:	3301      	adds	r3, #1
 800c3ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	3308      	adds	r3, #8
 800c3b2:	3303      	adds	r3, #3
 800c3b4:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800c3bc:	3b03      	subs	r3, #3
 800c3be:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800c3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3c2:	781b      	ldrb	r3, [r3, #0]
 800c3c4:	2b3e      	cmp	r3, #62	@ 0x3e
 800c3c6:	d04c      	beq.n	800c462 <hci_send_req+0x156>
 800c3c8:	2b3e      	cmp	r3, #62	@ 0x3e
 800c3ca:	dc68      	bgt.n	800c49e <hci_send_req+0x192>
 800c3cc:	2b10      	cmp	r3, #16
 800c3ce:	f000 808b 	beq.w	800c4e8 <hci_send_req+0x1dc>
 800c3d2:	2b10      	cmp	r3, #16
 800c3d4:	dc63      	bgt.n	800c49e <hci_send_req+0x192>
 800c3d6:	2b0e      	cmp	r3, #14
 800c3d8:	d023      	beq.n	800c422 <hci_send_req+0x116>
 800c3da:	2b0f      	cmp	r3, #15
 800c3dc:	d15f      	bne.n	800c49e <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800c3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e0:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800c3e2:	69bb      	ldr	r3, [r7, #24]
 800c3e4:	885b      	ldrh	r3, [r3, #2]
 800c3e6:	b29b      	uxth	r3, r3
 800c3e8:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c3ea:	429a      	cmp	r2, r3
 800c3ec:	d17e      	bne.n	800c4ec <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	2b0f      	cmp	r3, #15
 800c3f4:	d004      	beq.n	800c400 <hci_send_req+0xf4>
          if (cs->status) {
 800c3f6:	69bb      	ldr	r3, [r7, #24]
 800c3f8:	781b      	ldrb	r3, [r3, #0]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d051      	beq.n	800c4a2 <hci_send_req+0x196>
            goto failed;
 800c3fe:	e078      	b.n	800c4f2 <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	695a      	ldr	r2, [r3, #20]
 800c404:	6a3b      	ldr	r3, [r7, #32]
 800c406:	429a      	cmp	r2, r3
 800c408:	bf28      	it	cs
 800c40a:	461a      	movcs	r2, r3
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	6918      	ldr	r0, [r3, #16]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	695b      	ldr	r3, [r3, #20]
 800c418:	461a      	mov	r2, r3
 800c41a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c41c:	f004 fe3d 	bl	801109a <memcpy>
        goto done;
 800c420:	e078      	b.n	800c514 <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800c422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c424:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800c426:	697b      	ldr	r3, [r7, #20]
 800c428:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c42c:	b29b      	uxth	r3, r3
 800c42e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c430:	429a      	cmp	r2, r3
 800c432:	d15d      	bne.n	800c4f0 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800c434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c436:	3303      	adds	r3, #3
 800c438:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800c43a:	6a3b      	ldr	r3, [r7, #32]
 800c43c:	3b03      	subs	r3, #3
 800c43e:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	695a      	ldr	r2, [r3, #20]
 800c444:	6a3b      	ldr	r3, [r7, #32]
 800c446:	429a      	cmp	r2, r3
 800c448:	bf28      	it	cs
 800c44a:	461a      	movcs	r2, r3
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	6918      	ldr	r0, [r3, #16]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	695b      	ldr	r3, [r3, #20]
 800c458:	461a      	mov	r2, r3
 800c45a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c45c:	f004 fe1d 	bl	801109a <memcpy>
        goto done;
 800c460:	e058      	b.n	800c514 <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800c462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c464:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800c466:	69fb      	ldr	r3, [r7, #28]
 800c468:	781b      	ldrb	r3, [r3, #0]
 800c46a:	461a      	mov	r2, r3
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	685b      	ldr	r3, [r3, #4]
 800c470:	429a      	cmp	r2, r3
 800c472:	d118      	bne.n	800c4a6 <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800c474:	6a3b      	ldr	r3, [r7, #32]
 800c476:	3b01      	subs	r3, #1
 800c478:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	695a      	ldr	r2, [r3, #20]
 800c47e:	6a3b      	ldr	r3, [r7, #32]
 800c480:	429a      	cmp	r2, r3
 800c482:	bf28      	it	cs
 800c484:	461a      	movcs	r2, r3
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	6918      	ldr	r0, [r3, #16]
 800c48e:	69fb      	ldr	r3, [r7, #28]
 800c490:	1c59      	adds	r1, r3, #1
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	695b      	ldr	r3, [r3, #20]
 800c496:	461a      	mov	r2, r3
 800c498:	f004 fdff 	bl	801109a <memcpy>
        goto done;
 800c49c:	e03a      	b.n	800c514 <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800c49e:	bf00      	nop
 800c4a0:	e002      	b.n	800c4a8 <hci_send_req+0x19c>
          break;
 800c4a2:	bf00      	nop
 800c4a4:	e000      	b.n	800c4a8 <hci_send_req+0x19c>
          break;
 800c4a6:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800c4a8:	4823      	ldr	r0, [pc, #140]	@ (800c538 <hci_send_req+0x22c>)
 800c4aa:	f000 f8d1 	bl	800c650 <list_is_empty>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d00d      	beq.n	800c4d0 <hci_send_req+0x1c4>
 800c4b4:	481f      	ldr	r0, [pc, #124]	@ (800c534 <hci_send_req+0x228>)
 800c4b6:	f000 f8cb 	bl	800c650 <list_is_empty>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d007      	beq.n	800c4d0 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	481c      	ldr	r0, [pc, #112]	@ (800c538 <hci_send_req+0x22c>)
 800c4c6:	f000 f90b 	bl	800c6e0 <list_insert_tail>
      hciReadPacket=NULL;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	613b      	str	r3, [r7, #16]
 800c4ce:	e008      	b.n	800c4e2 <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800c4d0:	693a      	ldr	r2, [r7, #16]
 800c4d2:	f107 0308 	add.w	r3, r7, #8
 800c4d6:	4611      	mov	r1, r2
 800c4d8:	4618      	mov	r0, r3
 800c4da:	f000 f901 	bl	800c6e0 <list_insert_tail>
      hciReadPacket=NULL;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	613b      	str	r3, [r7, #16]
  {
 800c4e2:	e740      	b.n	800c366 <hci_send_req+0x5a>
        goto failed;
 800c4e4:	bf00      	nop
 800c4e6:	e004      	b.n	800c4f2 <hci_send_req+0x1e6>
        goto failed;
 800c4e8:	bf00      	nop
 800c4ea:	e002      	b.n	800c4f2 <hci_send_req+0x1e6>
          goto failed;
 800c4ec:	bf00      	nop
 800c4ee:	e000      	b.n	800c4f2 <hci_send_req+0x1e6>
          goto failed;
 800c4f0:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800c4f2:	693b      	ldr	r3, [r7, #16]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d004      	beq.n	800c502 <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	480e      	ldr	r0, [pc, #56]	@ (800c538 <hci_send_req+0x22c>)
 800c4fe:	f000 f8c9 	bl	800c694 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800c502:	f107 0308 	add.w	r3, r7, #8
 800c506:	4619      	mov	r1, r3
 800c508:	480a      	ldr	r0, [pc, #40]	@ (800c534 <hci_send_req+0x228>)
 800c50a:	f7ff fe63 	bl	800c1d4 <move_list>

  return -1;
 800c50e:	f04f 33ff 	mov.w	r3, #4294967295
 800c512:	e00b      	b.n	800c52c <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	4619      	mov	r1, r3
 800c518:	4807      	ldr	r0, [pc, #28]	@ (800c538 <hci_send_req+0x22c>)
 800c51a:	f000 f8bb 	bl	800c694 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800c51e:	f107 0308 	add.w	r3, r7, #8
 800c522:	4619      	mov	r1, r3
 800c524:	4803      	ldr	r0, [pc, #12]	@ (800c534 <hci_send_req+0x228>)
 800c526:	f7ff fe55 	bl	800c1d4 <move_list>

  return 0;
 800c52a:	2300      	movs	r3, #0
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3738      	adds	r7, #56	@ 0x38
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}
 800c534:	200036f0 	.word	0x200036f0
 800c538:	200036e8 	.word	0x200036e8

0800c53c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b082      	sub	sp, #8
 800c540:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800c542:	2300      	movs	r3, #0
 800c544:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800c546:	e013      	b.n	800c570 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800c548:	1d3b      	adds	r3, r7, #4
 800c54a:	4619      	mov	r1, r3
 800c54c:	480e      	ldr	r0, [pc, #56]	@ (800c588 <hci_user_evt_proc+0x4c>)
 800c54e:	f000 f90e 	bl	800c76e <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800c552:	4b0e      	ldr	r3, [pc, #56]	@ (800c58c <hci_user_evt_proc+0x50>)
 800c554:	69db      	ldr	r3, [r3, #28]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d005      	beq.n	800c566 <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800c55a:	4b0c      	ldr	r3, [pc, #48]	@ (800c58c <hci_user_evt_proc+0x50>)
 800c55c:	69db      	ldr	r3, [r3, #28]
 800c55e:	687a      	ldr	r2, [r7, #4]
 800c560:	3208      	adds	r2, #8
 800c562:	4610      	mov	r0, r2
 800c564:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	4619      	mov	r1, r3
 800c56a:	4809      	ldr	r0, [pc, #36]	@ (800c590 <hci_user_evt_proc+0x54>)
 800c56c:	f000 f8b8 	bl	800c6e0 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800c570:	4805      	ldr	r0, [pc, #20]	@ (800c588 <hci_user_evt_proc+0x4c>)
 800c572:	f000 f86d 	bl	800c650 <list_is_empty>
 800c576:	4603      	mov	r3, r0
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d0e5      	beq.n	800c548 <hci_user_evt_proc+0xc>
  }
}
 800c57c:	bf00      	nop
 800c57e:	bf00      	nop
 800c580:	3708      	adds	r7, #8
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}
 800c586:	bf00      	nop
 800c588:	200036f0 	.word	0x200036f0
 800c58c:	200039b4 	.word	0x200039b4
 800c590:	200036e8 	.word	0x200036e8

0800c594 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b086      	sub	sp, #24
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800c59c:	2300      	movs	r3, #0
 800c59e:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800c5a4:	481f      	ldr	r0, [pc, #124]	@ (800c624 <hci_notify_asynch_evt+0x90>)
 800c5a6:	f000 f853 	bl	800c650 <list_is_empty>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d132      	bne.n	800c616 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800c5b0:	f107 030c 	add.w	r3, r7, #12
 800c5b4:	4619      	mov	r1, r3
 800c5b6:	481b      	ldr	r0, [pc, #108]	@ (800c624 <hci_notify_asynch_evt+0x90>)
 800c5b8:	f000 f8d9 	bl	800c76e <list_remove_head>
    
    if (hciContext.io.Receive)
 800c5bc:	4b1a      	ldr	r3, [pc, #104]	@ (800c628 <hci_notify_asynch_evt+0x94>)
 800c5be:	68db      	ldr	r3, [r3, #12]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d02a      	beq.n	800c61a <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800c5c4:	4b18      	ldr	r3, [pc, #96]	@ (800c628 <hci_notify_asynch_evt+0x94>)
 800c5c6:	68db      	ldr	r3, [r3, #12]
 800c5c8:	68fa      	ldr	r2, [r7, #12]
 800c5ca:	3208      	adds	r2, #8
 800c5cc:	2180      	movs	r1, #128	@ 0x80
 800c5ce:	4610      	mov	r0, r2
 800c5d0:	4798      	blx	r3
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800c5d6:	7cfb      	ldrb	r3, [r7, #19]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d016      	beq.n	800c60a <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	7cfa      	ldrb	r2, [r7, #19]
 800c5e0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	f7ff fd91 	bl	800c10e <verify_packet>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d105      	bne.n	800c5fe <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	4619      	mov	r1, r3
 800c5f6:	480d      	ldr	r0, [pc, #52]	@ (800c62c <hci_notify_asynch_evt+0x98>)
 800c5f8:	f000 f872 	bl	800c6e0 <list_insert_tail>
 800c5fc:	e00d      	b.n	800c61a <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	4619      	mov	r1, r3
 800c602:	4808      	ldr	r0, [pc, #32]	@ (800c624 <hci_notify_asynch_evt+0x90>)
 800c604:	f000 f846 	bl	800c694 <list_insert_head>
 800c608:	e007      	b.n	800c61a <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	4619      	mov	r1, r3
 800c60e:	4805      	ldr	r0, [pc, #20]	@ (800c624 <hci_notify_asynch_evt+0x90>)
 800c610:	f000 f840 	bl	800c694 <list_insert_head>
 800c614:	e001      	b.n	800c61a <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800c616:	2301      	movs	r3, #1
 800c618:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800c61a:	697b      	ldr	r3, [r7, #20]

}
 800c61c:	4618      	mov	r0, r3
 800c61e:	3718      	adds	r7, #24
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}
 800c624:	200036e8 	.word	0x200036e8
 800c628:	200039b4 	.word	0x200039b4
 800c62c:	200036f0 	.word	0x200036f0

0800c630 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800c630:	b480      	push	{r7}
 800c632:	b083      	sub	sp, #12
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	687a      	ldr	r2, [r7, #4]
 800c63c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	687a      	ldr	r2, [r7, #4]
 800c642:	605a      	str	r2, [r3, #4]
}
 800c644:	bf00      	nop
 800c646:	370c      	adds	r7, #12
 800c648:	46bd      	mov	sp, r7
 800c64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64e:	4770      	bx	lr

0800c650 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800c650:	b480      	push	{r7}
 800c652:	b087      	sub	sp, #28
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c658:	f3ef 8310 	mrs	r3, PRIMASK
 800c65c:	60fb      	str	r3, [r7, #12]
  return(result);
 800c65e:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c660:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800c662:	b672      	cpsid	i
}
 800c664:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	687a      	ldr	r2, [r7, #4]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d102      	bne.n	800c676 <list_is_empty+0x26>
  {
    return_value = 1;
 800c670:	2301      	movs	r3, #1
 800c672:	75fb      	strb	r3, [r7, #23]
 800c674:	e001      	b.n	800c67a <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800c676:	2300      	movs	r3, #0
 800c678:	75fb      	strb	r3, [r7, #23]
 800c67a:	693b      	ldr	r3, [r7, #16]
 800c67c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	f383 8810 	msr	PRIMASK, r3
}
 800c684:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800c686:	7dfb      	ldrb	r3, [r7, #23]
}
 800c688:	4618      	mov	r0, r3
 800c68a:	371c      	adds	r7, #28
 800c68c:	46bd      	mov	sp, r7
 800c68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c692:	4770      	bx	lr

0800c694 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800c694:	b480      	push	{r7}
 800c696:	b087      	sub	sp, #28
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
 800c69c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c69e:	f3ef 8310 	mrs	r3, PRIMASK
 800c6a2:	60fb      	str	r3, [r7, #12]
  return(result);
 800c6a4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c6a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c6a8:	b672      	cpsid	i
}
 800c6aa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681a      	ldr	r2, [r3, #0]
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800c6b4:	683b      	ldr	r3, [r7, #0]
 800c6b6:	687a      	ldr	r2, [r7, #4]
 800c6b8:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	683a      	ldr	r2, [r7, #0]
 800c6be:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	683a      	ldr	r2, [r7, #0]
 800c6c6:	605a      	str	r2, [r3, #4]
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c6cc:	693b      	ldr	r3, [r7, #16]
 800c6ce:	f383 8810 	msr	PRIMASK, r3
}
 800c6d2:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c6d4:	bf00      	nop
 800c6d6:	371c      	adds	r7, #28
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6de:	4770      	bx	lr

0800c6e0 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800c6e0:	b480      	push	{r7}
 800c6e2:	b087      	sub	sp, #28
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
 800c6e8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c6ea:	f3ef 8310 	mrs	r3, PRIMASK
 800c6ee:	60fb      	str	r3, [r7, #12]
  return(result);
 800c6f0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c6f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c6f4:	b672      	cpsid	i
}
 800c6f6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	687a      	ldr	r2, [r7, #4]
 800c6fc:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	685a      	ldr	r2, [r3, #4]
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	683a      	ldr	r2, [r7, #0]
 800c70a:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	685b      	ldr	r3, [r3, #4]
 800c710:	683a      	ldr	r2, [r7, #0]
 800c712:	601a      	str	r2, [r3, #0]
 800c714:	697b      	ldr	r3, [r7, #20]
 800c716:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c718:	693b      	ldr	r3, [r7, #16]
 800c71a:	f383 8810 	msr	PRIMASK, r3
}
 800c71e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c720:	bf00      	nop
 800c722:	371c      	adds	r7, #28
 800c724:	46bd      	mov	sp, r7
 800c726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72a:	4770      	bx	lr

0800c72c <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800c72c:	b480      	push	{r7}
 800c72e:	b087      	sub	sp, #28
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c734:	f3ef 8310 	mrs	r3, PRIMASK
 800c738:	60fb      	str	r3, [r7, #12]
  return(result);
 800c73a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c73c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c73e:	b672      	cpsid	i
}
 800c740:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	685b      	ldr	r3, [r3, #4]
 800c746:	687a      	ldr	r2, [r7, #4]
 800c748:	6812      	ldr	r2, [r2, #0]
 800c74a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	687a      	ldr	r2, [r7, #4]
 800c752:	6852      	ldr	r2, [r2, #4]
 800c754:	605a      	str	r2, [r3, #4]
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c75a:	693b      	ldr	r3, [r7, #16]
 800c75c:	f383 8810 	msr	PRIMASK, r3
}
 800c760:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c762:	bf00      	nop
 800c764:	371c      	adds	r7, #28
 800c766:	46bd      	mov	sp, r7
 800c768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76c:	4770      	bx	lr

0800c76e <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800c76e:	b580      	push	{r7, lr}
 800c770:	b086      	sub	sp, #24
 800c772:	af00      	add	r7, sp, #0
 800c774:	6078      	str	r0, [r7, #4]
 800c776:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c778:	f3ef 8310 	mrs	r3, PRIMASK
 800c77c:	60fb      	str	r3, [r7, #12]
  return(result);
 800c77e:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c780:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c782:	b672      	cpsid	i
}
 800c784:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681a      	ldr	r2, [r3, #0]
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	4618      	mov	r0, r3
 800c794:	f7ff ffca 	bl	800c72c <list_remove_node>
  (*node)->next = NULL;
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	2200      	movs	r2, #0
 800c79e:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800c7a0:	683b      	ldr	r3, [r7, #0]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	2200      	movs	r2, #0
 800c7a6:	605a      	str	r2, [r3, #4]
 800c7a8:	697b      	ldr	r3, [r7, #20]
 800c7aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7ac:	693b      	ldr	r3, [r7, #16]
 800c7ae:	f383 8810 	msr	PRIMASK, r3
}
 800c7b2:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c7b4:	bf00      	nop
 800c7b6:	3718      	adds	r7, #24
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	bd80      	pop	{r7, pc}

0800c7bc <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b086      	sub	sp, #24
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
 800c7c4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c7c6:	f3ef 8310 	mrs	r3, PRIMASK
 800c7ca:	60fb      	str	r3, [r7, #12]
  return(result);
 800c7cc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c7ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c7d0:	b672      	cpsid	i
}
 800c7d2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	685a      	ldr	r2, [r3, #4]
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	685b      	ldr	r3, [r3, #4]
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	f7ff ffa3 	bl	800c72c <list_remove_node>
  (*node)->next = NULL;
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	605a      	str	r2, [r3, #4]
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7fa:	693b      	ldr	r3, [r7, #16]
 800c7fc:	f383 8810 	msr	PRIMASK, r3
}
 800c800:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800c802:	bf00      	nop
 800c804:	3718      	adds	r7, #24
 800c806:	46bd      	mov	sp, r7
 800c808:	bd80      	pop	{r7, pc}

0800c80a <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800c80a:	b480      	push	{r7}
 800c80c:	b089      	sub	sp, #36	@ 0x24
 800c80e:	af00      	add	r7, sp, #0
 800c810:	6078      	str	r0, [r7, #4]
  int size = 0;
 800c812:	2300      	movs	r3, #0
 800c814:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c816:	f3ef 8310 	mrs	r3, PRIMASK
 800c81a:	613b      	str	r3, [r7, #16]
  return(result);
 800c81c:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c81e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c820:	b672      	cpsid	i
}
 800c822:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800c82a:	e005      	b.n	800c838 <list_get_size+0x2e>
  {
    size++;
 800c82c:	69fb      	ldr	r3, [r7, #28]
 800c82e:	3301      	adds	r3, #1
 800c830:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800c832:	69bb      	ldr	r3, [r7, #24]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800c838:	69ba      	ldr	r2, [r7, #24]
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d1f5      	bne.n	800c82c <list_get_size+0x22>
 800c840:	697b      	ldr	r3, [r7, #20]
 800c842:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	f383 8810 	msr	PRIMASK, r3
}
 800c84a:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800c84c:	69fb      	ldr	r3, [r7, #28]
}
 800c84e:	4618      	mov	r0, r3
 800c850:	3724      	adds	r7, #36	@ 0x24
 800c852:	46bd      	mov	sp, r7
 800c854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c858:	4770      	bx	lr
	...

0800c85c <__NVIC_SetPriority>:
{
 800c85c:	b480      	push	{r7}
 800c85e:	b083      	sub	sp, #12
 800c860:	af00      	add	r7, sp, #0
 800c862:	4603      	mov	r3, r0
 800c864:	6039      	str	r1, [r7, #0]
 800c866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	db0a      	blt.n	800c886 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	b2da      	uxtb	r2, r3
 800c874:	490c      	ldr	r1, [pc, #48]	@ (800c8a8 <__NVIC_SetPriority+0x4c>)
 800c876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c87a:	0112      	lsls	r2, r2, #4
 800c87c:	b2d2      	uxtb	r2, r2
 800c87e:	440b      	add	r3, r1
 800c880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c884:	e00a      	b.n	800c89c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	b2da      	uxtb	r2, r3
 800c88a:	4908      	ldr	r1, [pc, #32]	@ (800c8ac <__NVIC_SetPriority+0x50>)
 800c88c:	79fb      	ldrb	r3, [r7, #7]
 800c88e:	f003 030f 	and.w	r3, r3, #15
 800c892:	3b04      	subs	r3, #4
 800c894:	0112      	lsls	r2, r2, #4
 800c896:	b2d2      	uxtb	r2, r2
 800c898:	440b      	add	r3, r1
 800c89a:	761a      	strb	r2, [r3, #24]
}
 800c89c:	bf00      	nop
 800c89e:	370c      	adds	r7, #12
 800c8a0:	46bd      	mov	sp, r7
 800c8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a6:	4770      	bx	lr
 800c8a8:	e000e100 	.word	0xe000e100
 800c8ac:	e000ed00 	.word	0xe000ed00

0800c8b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c8b4:	4b05      	ldr	r3, [pc, #20]	@ (800c8cc <SysTick_Handler+0x1c>)
 800c8b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c8b8:	f002 fac8 	bl	800ee4c <xTaskGetSchedulerState>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	2b01      	cmp	r3, #1
 800c8c0:	d001      	beq.n	800c8c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c8c2:	f003 f9c1 	bl	800fc48 <xPortSysTickHandler>
  }
}
 800c8c6:	bf00      	nop
 800c8c8:	bd80      	pop	{r7, pc}
 800c8ca:	bf00      	nop
 800c8cc:	e000e010 	.word	0xe000e010

0800c8d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c8d4:	2100      	movs	r1, #0
 800c8d6:	f06f 0004 	mvn.w	r0, #4
 800c8da:	f7ff ffbf 	bl	800c85c <__NVIC_SetPriority>
#endif
}
 800c8de:	bf00      	nop
 800c8e0:	bd80      	pop	{r7, pc}
	...

0800c8e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c8e4:	b480      	push	{r7}
 800c8e6:	b083      	sub	sp, #12
 800c8e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c8ea:	f3ef 8305 	mrs	r3, IPSR
 800c8ee:	603b      	str	r3, [r7, #0]
  return(result);
 800c8f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d003      	beq.n	800c8fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c8f6:	f06f 0305 	mvn.w	r3, #5
 800c8fa:	607b      	str	r3, [r7, #4]
 800c8fc:	e00c      	b.n	800c918 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c8fe:	4b0a      	ldr	r3, [pc, #40]	@ (800c928 <osKernelInitialize+0x44>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d105      	bne.n	800c912 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c906:	4b08      	ldr	r3, [pc, #32]	@ (800c928 <osKernelInitialize+0x44>)
 800c908:	2201      	movs	r2, #1
 800c90a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c90c:	2300      	movs	r3, #0
 800c90e:	607b      	str	r3, [r7, #4]
 800c910:	e002      	b.n	800c918 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c912:	f04f 33ff 	mov.w	r3, #4294967295
 800c916:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c918:	687b      	ldr	r3, [r7, #4]
}
 800c91a:	4618      	mov	r0, r3
 800c91c:	370c      	adds	r7, #12
 800c91e:	46bd      	mov	sp, r7
 800c920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c924:	4770      	bx	lr
 800c926:	bf00      	nop
 800c928:	200039d4 	.word	0x200039d4

0800c92c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b082      	sub	sp, #8
 800c930:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c932:	f3ef 8305 	mrs	r3, IPSR
 800c936:	603b      	str	r3, [r7, #0]
  return(result);
 800c938:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d003      	beq.n	800c946 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c93e:	f06f 0305 	mvn.w	r3, #5
 800c942:	607b      	str	r3, [r7, #4]
 800c944:	e010      	b.n	800c968 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c946:	4b0b      	ldr	r3, [pc, #44]	@ (800c974 <osKernelStart+0x48>)
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	2b01      	cmp	r3, #1
 800c94c:	d109      	bne.n	800c962 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c94e:	f7ff ffbf 	bl	800c8d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c952:	4b08      	ldr	r3, [pc, #32]	@ (800c974 <osKernelStart+0x48>)
 800c954:	2202      	movs	r2, #2
 800c956:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c958:	f001 fe14 	bl	800e584 <vTaskStartScheduler>
      stat = osOK;
 800c95c:	2300      	movs	r3, #0
 800c95e:	607b      	str	r3, [r7, #4]
 800c960:	e002      	b.n	800c968 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c962:	f04f 33ff 	mov.w	r3, #4294967295
 800c966:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c968:	687b      	ldr	r3, [r7, #4]
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3708      	adds	r7, #8
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}
 800c972:	bf00      	nop
 800c974:	200039d4 	.word	0x200039d4

0800c978 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c978:	b580      	push	{r7, lr}
 800c97a:	b08e      	sub	sp, #56	@ 0x38
 800c97c:	af04      	add	r7, sp, #16
 800c97e:	60f8      	str	r0, [r7, #12]
 800c980:	60b9      	str	r1, [r7, #8]
 800c982:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c984:	2300      	movs	r3, #0
 800c986:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c988:	f3ef 8305 	mrs	r3, IPSR
 800c98c:	617b      	str	r3, [r7, #20]
  return(result);
 800c98e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c990:	2b00      	cmp	r3, #0
 800c992:	d17e      	bne.n	800ca92 <osThreadNew+0x11a>
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d07b      	beq.n	800ca92 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c99a:	2380      	movs	r3, #128	@ 0x80
 800c99c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c99e:	2318      	movs	r3, #24
 800c9a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c9a6:	f04f 33ff 	mov.w	r3, #4294967295
 800c9aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d045      	beq.n	800ca3e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d002      	beq.n	800c9c0 <osThreadNew+0x48>
        name = attr->name;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	699b      	ldr	r3, [r3, #24]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d002      	beq.n	800c9ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	699b      	ldr	r3, [r3, #24]
 800c9cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c9ce:	69fb      	ldr	r3, [r7, #28]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d008      	beq.n	800c9e6 <osThreadNew+0x6e>
 800c9d4:	69fb      	ldr	r3, [r7, #28]
 800c9d6:	2b38      	cmp	r3, #56	@ 0x38
 800c9d8:	d805      	bhi.n	800c9e6 <osThreadNew+0x6e>
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	f003 0301 	and.w	r3, r3, #1
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d001      	beq.n	800c9ea <osThreadNew+0x72>
        return (NULL);
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	e054      	b.n	800ca94 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	695b      	ldr	r3, [r3, #20]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d003      	beq.n	800c9fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	695b      	ldr	r3, [r3, #20]
 800c9f6:	089b      	lsrs	r3, r3, #2
 800c9f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	689b      	ldr	r3, [r3, #8]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d00e      	beq.n	800ca20 <osThreadNew+0xa8>
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	68db      	ldr	r3, [r3, #12]
 800ca06:	2ba7      	cmp	r3, #167	@ 0xa7
 800ca08:	d90a      	bls.n	800ca20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d006      	beq.n	800ca20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	695b      	ldr	r3, [r3, #20]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d002      	beq.n	800ca20 <osThreadNew+0xa8>
        mem = 1;
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	61bb      	str	r3, [r7, #24]
 800ca1e:	e010      	b.n	800ca42 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d10c      	bne.n	800ca42 <osThreadNew+0xca>
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	68db      	ldr	r3, [r3, #12]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d108      	bne.n	800ca42 <osThreadNew+0xca>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	691b      	ldr	r3, [r3, #16]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d104      	bne.n	800ca42 <osThreadNew+0xca>
          mem = 0;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	61bb      	str	r3, [r7, #24]
 800ca3c:	e001      	b.n	800ca42 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ca42:	69bb      	ldr	r3, [r7, #24]
 800ca44:	2b01      	cmp	r3, #1
 800ca46:	d110      	bne.n	800ca6a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ca4c:	687a      	ldr	r2, [r7, #4]
 800ca4e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ca50:	9202      	str	r2, [sp, #8]
 800ca52:	9301      	str	r3, [sp, #4]
 800ca54:	69fb      	ldr	r3, [r7, #28]
 800ca56:	9300      	str	r3, [sp, #0]
 800ca58:	68bb      	ldr	r3, [r7, #8]
 800ca5a:	6a3a      	ldr	r2, [r7, #32]
 800ca5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ca5e:	68f8      	ldr	r0, [r7, #12]
 800ca60:	f001 fb9c 	bl	800e19c <xTaskCreateStatic>
 800ca64:	4603      	mov	r3, r0
 800ca66:	613b      	str	r3, [r7, #16]
 800ca68:	e013      	b.n	800ca92 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d110      	bne.n	800ca92 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ca70:	6a3b      	ldr	r3, [r7, #32]
 800ca72:	b29a      	uxth	r2, r3
 800ca74:	f107 0310 	add.w	r3, r7, #16
 800ca78:	9301      	str	r3, [sp, #4]
 800ca7a:	69fb      	ldr	r3, [r7, #28]
 800ca7c:	9300      	str	r3, [sp, #0]
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ca82:	68f8      	ldr	r0, [r7, #12]
 800ca84:	f001 fbea 	bl	800e25c <xTaskCreate>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	2b01      	cmp	r3, #1
 800ca8c:	d001      	beq.n	800ca92 <osThreadNew+0x11a>
            hTask = NULL;
 800ca8e:	2300      	movs	r3, #0
 800ca90:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ca92:	693b      	ldr	r3, [r7, #16]
}
 800ca94:	4618      	mov	r0, r3
 800ca96:	3728      	adds	r7, #40	@ 0x28
 800ca98:	46bd      	mov	sp, r7
 800ca9a:	bd80      	pop	{r7, pc}

0800ca9c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b084      	sub	sp, #16
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800caa4:	f3ef 8305 	mrs	r3, IPSR
 800caa8:	60bb      	str	r3, [r7, #8]
  return(result);
 800caaa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800caac:	2b00      	cmp	r3, #0
 800caae:	d003      	beq.n	800cab8 <osDelay+0x1c>
    stat = osErrorISR;
 800cab0:	f06f 0305 	mvn.w	r3, #5
 800cab4:	60fb      	str	r3, [r7, #12]
 800cab6:	e007      	b.n	800cac8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800cab8:	2300      	movs	r3, #0
 800caba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d002      	beq.n	800cac8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800cac2:	6878      	ldr	r0, [r7, #4]
 800cac4:	f001 fd28 	bl	800e518 <vTaskDelay>
    }
  }

  return (stat);
 800cac8:	68fb      	ldr	r3, [r7, #12]
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3710      	adds	r7, #16
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}

0800cad2 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800cad2:	b580      	push	{r7, lr}
 800cad4:	b08a      	sub	sp, #40	@ 0x28
 800cad6:	af02      	add	r7, sp, #8
 800cad8:	60f8      	str	r0, [r7, #12]
 800cada:	60b9      	str	r1, [r7, #8]
 800cadc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800cade:	2300      	movs	r3, #0
 800cae0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cae2:	f3ef 8305 	mrs	r3, IPSR
 800cae6:	613b      	str	r3, [r7, #16]
  return(result);
 800cae8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800caea:	2b00      	cmp	r3, #0
 800caec:	d175      	bne.n	800cbda <osSemaphoreNew+0x108>
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d072      	beq.n	800cbda <osSemaphoreNew+0x108>
 800caf4:	68ba      	ldr	r2, [r7, #8]
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	429a      	cmp	r2, r3
 800cafa:	d86e      	bhi.n	800cbda <osSemaphoreNew+0x108>
    mem = -1;
 800cafc:	f04f 33ff 	mov.w	r3, #4294967295
 800cb00:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d015      	beq.n	800cb34 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d006      	beq.n	800cb1e <osSemaphoreNew+0x4c>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	68db      	ldr	r3, [r3, #12]
 800cb14:	2b4f      	cmp	r3, #79	@ 0x4f
 800cb16:	d902      	bls.n	800cb1e <osSemaphoreNew+0x4c>
        mem = 1;
 800cb18:	2301      	movs	r3, #1
 800cb1a:	61bb      	str	r3, [r7, #24]
 800cb1c:	e00c      	b.n	800cb38 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	689b      	ldr	r3, [r3, #8]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d108      	bne.n	800cb38 <osSemaphoreNew+0x66>
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	68db      	ldr	r3, [r3, #12]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d104      	bne.n	800cb38 <osSemaphoreNew+0x66>
          mem = 0;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	61bb      	str	r3, [r7, #24]
 800cb32:	e001      	b.n	800cb38 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800cb34:	2300      	movs	r3, #0
 800cb36:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800cb38:	69bb      	ldr	r3, [r7, #24]
 800cb3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb3e:	d04c      	beq.n	800cbda <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	2b01      	cmp	r3, #1
 800cb44:	d128      	bne.n	800cb98 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800cb46:	69bb      	ldr	r3, [r7, #24]
 800cb48:	2b01      	cmp	r3, #1
 800cb4a:	d10a      	bne.n	800cb62 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	689b      	ldr	r3, [r3, #8]
 800cb50:	2203      	movs	r2, #3
 800cb52:	9200      	str	r2, [sp, #0]
 800cb54:	2200      	movs	r2, #0
 800cb56:	2100      	movs	r1, #0
 800cb58:	2001      	movs	r0, #1
 800cb5a:	f000 fb5d 	bl	800d218 <xQueueGenericCreateStatic>
 800cb5e:	61f8      	str	r0, [r7, #28]
 800cb60:	e005      	b.n	800cb6e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800cb62:	2203      	movs	r2, #3
 800cb64:	2100      	movs	r1, #0
 800cb66:	2001      	movs	r0, #1
 800cb68:	f000 fbd3 	bl	800d312 <xQueueGenericCreate>
 800cb6c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800cb6e:	69fb      	ldr	r3, [r7, #28]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d022      	beq.n	800cbba <osSemaphoreNew+0xe8>
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d01f      	beq.n	800cbba <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	2100      	movs	r1, #0
 800cb80:	69f8      	ldr	r0, [r7, #28]
 800cb82:	f000 fc93 	bl	800d4ac <xQueueGenericSend>
 800cb86:	4603      	mov	r3, r0
 800cb88:	2b01      	cmp	r3, #1
 800cb8a:	d016      	beq.n	800cbba <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800cb8c:	69f8      	ldr	r0, [r7, #28]
 800cb8e:	f001 f931 	bl	800ddf4 <vQueueDelete>
            hSemaphore = NULL;
 800cb92:	2300      	movs	r3, #0
 800cb94:	61fb      	str	r3, [r7, #28]
 800cb96:	e010      	b.n	800cbba <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800cb98:	69bb      	ldr	r3, [r7, #24]
 800cb9a:	2b01      	cmp	r3, #1
 800cb9c:	d108      	bne.n	800cbb0 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	689b      	ldr	r3, [r3, #8]
 800cba2:	461a      	mov	r2, r3
 800cba4:	68b9      	ldr	r1, [r7, #8]
 800cba6:	68f8      	ldr	r0, [r7, #12]
 800cba8:	f000 fc11 	bl	800d3ce <xQueueCreateCountingSemaphoreStatic>
 800cbac:	61f8      	str	r0, [r7, #28]
 800cbae:	e004      	b.n	800cbba <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800cbb0:	68b9      	ldr	r1, [r7, #8]
 800cbb2:	68f8      	ldr	r0, [r7, #12]
 800cbb4:	f000 fc44 	bl	800d440 <xQueueCreateCountingSemaphore>
 800cbb8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800cbba:	69fb      	ldr	r3, [r7, #28]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d00c      	beq.n	800cbda <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d003      	beq.n	800cbce <osSemaphoreNew+0xfc>
          name = attr->name;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	617b      	str	r3, [r7, #20]
 800cbcc:	e001      	b.n	800cbd2 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800cbce:	2300      	movs	r3, #0
 800cbd0:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800cbd2:	6979      	ldr	r1, [r7, #20]
 800cbd4:	69f8      	ldr	r0, [r7, #28]
 800cbd6:	f001 fa59 	bl	800e08c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800cbda:	69fb      	ldr	r3, [r7, #28]
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	3720      	adds	r7, #32
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}

0800cbe4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b086      	sub	sp, #24
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
 800cbec:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800cbf6:	693b      	ldr	r3, [r7, #16]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d103      	bne.n	800cc04 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800cbfc:	f06f 0303 	mvn.w	r3, #3
 800cc00:	617b      	str	r3, [r7, #20]
 800cc02:	e039      	b.n	800cc78 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cc04:	f3ef 8305 	mrs	r3, IPSR
 800cc08:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc0a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d022      	beq.n	800cc56 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d003      	beq.n	800cc1e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800cc16:	f06f 0303 	mvn.w	r3, #3
 800cc1a:	617b      	str	r3, [r7, #20]
 800cc1c:	e02c      	b.n	800cc78 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800cc22:	f107 0308 	add.w	r3, r7, #8
 800cc26:	461a      	mov	r2, r3
 800cc28:	2100      	movs	r1, #0
 800cc2a:	6938      	ldr	r0, [r7, #16]
 800cc2c:	f001 f860 	bl	800dcf0 <xQueueReceiveFromISR>
 800cc30:	4603      	mov	r3, r0
 800cc32:	2b01      	cmp	r3, #1
 800cc34:	d003      	beq.n	800cc3e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800cc36:	f06f 0302 	mvn.w	r3, #2
 800cc3a:	617b      	str	r3, [r7, #20]
 800cc3c:	e01c      	b.n	800cc78 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800cc3e:	68bb      	ldr	r3, [r7, #8]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d019      	beq.n	800cc78 <osSemaphoreAcquire+0x94>
 800cc44:	4b0f      	ldr	r3, [pc, #60]	@ (800cc84 <osSemaphoreAcquire+0xa0>)
 800cc46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc4a:	601a      	str	r2, [r3, #0]
 800cc4c:	f3bf 8f4f 	dsb	sy
 800cc50:	f3bf 8f6f 	isb	sy
 800cc54:	e010      	b.n	800cc78 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800cc56:	6839      	ldr	r1, [r7, #0]
 800cc58:	6938      	ldr	r0, [r7, #16]
 800cc5a:	f000 ff39 	bl	800dad0 <xQueueSemaphoreTake>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2b01      	cmp	r3, #1
 800cc62:	d009      	beq.n	800cc78 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d003      	beq.n	800cc72 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800cc6a:	f06f 0301 	mvn.w	r3, #1
 800cc6e:	617b      	str	r3, [r7, #20]
 800cc70:	e002      	b.n	800cc78 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800cc72:	f06f 0302 	mvn.w	r3, #2
 800cc76:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800cc78:	697b      	ldr	r3, [r7, #20]
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3718      	adds	r7, #24
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bd80      	pop	{r7, pc}
 800cc82:	bf00      	nop
 800cc84:	e000ed04 	.word	0xe000ed04

0800cc88 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b086      	sub	sp, #24
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cc94:	2300      	movs	r3, #0
 800cc96:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800cc98:	693b      	ldr	r3, [r7, #16]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d103      	bne.n	800cca6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800cc9e:	f06f 0303 	mvn.w	r3, #3
 800cca2:	617b      	str	r3, [r7, #20]
 800cca4:	e02c      	b.n	800cd00 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cca6:	f3ef 8305 	mrs	r3, IPSR
 800ccaa:	60fb      	str	r3, [r7, #12]
  return(result);
 800ccac:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d01a      	beq.n	800cce8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ccb6:	f107 0308 	add.w	r3, r7, #8
 800ccba:	4619      	mov	r1, r3
 800ccbc:	6938      	ldr	r0, [r7, #16]
 800ccbe:	f000 fd95 	bl	800d7ec <xQueueGiveFromISR>
 800ccc2:	4603      	mov	r3, r0
 800ccc4:	2b01      	cmp	r3, #1
 800ccc6:	d003      	beq.n	800ccd0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800ccc8:	f06f 0302 	mvn.w	r3, #2
 800cccc:	617b      	str	r3, [r7, #20]
 800ccce:	e017      	b.n	800cd00 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800ccd0:	68bb      	ldr	r3, [r7, #8]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d014      	beq.n	800cd00 <osSemaphoreRelease+0x78>
 800ccd6:	4b0d      	ldr	r3, [pc, #52]	@ (800cd0c <osSemaphoreRelease+0x84>)
 800ccd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccdc:	601a      	str	r2, [r3, #0]
 800ccde:	f3bf 8f4f 	dsb	sy
 800cce2:	f3bf 8f6f 	isb	sy
 800cce6:	e00b      	b.n	800cd00 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800cce8:	2300      	movs	r3, #0
 800ccea:	2200      	movs	r2, #0
 800ccec:	2100      	movs	r1, #0
 800ccee:	6938      	ldr	r0, [r7, #16]
 800ccf0:	f000 fbdc 	bl	800d4ac <xQueueGenericSend>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	2b01      	cmp	r3, #1
 800ccf8:	d002      	beq.n	800cd00 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800ccfa:	f06f 0302 	mvn.w	r3, #2
 800ccfe:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800cd00:	697b      	ldr	r3, [r7, #20]
}
 800cd02:	4618      	mov	r0, r3
 800cd04:	3718      	adds	r7, #24
 800cd06:	46bd      	mov	sp, r7
 800cd08:	bd80      	pop	{r7, pc}
 800cd0a:	bf00      	nop
 800cd0c:	e000ed04 	.word	0xe000ed04

0800cd10 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b08a      	sub	sp, #40	@ 0x28
 800cd14:	af02      	add	r7, sp, #8
 800cd16:	60f8      	str	r0, [r7, #12]
 800cd18:	60b9      	str	r1, [r7, #8]
 800cd1a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd20:	f3ef 8305 	mrs	r3, IPSR
 800cd24:	613b      	str	r3, [r7, #16]
  return(result);
 800cd26:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d15f      	bne.n	800cdec <osMessageQueueNew+0xdc>
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d05c      	beq.n	800cdec <osMessageQueueNew+0xdc>
 800cd32:	68bb      	ldr	r3, [r7, #8]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d059      	beq.n	800cdec <osMessageQueueNew+0xdc>
    mem = -1;
 800cd38:	f04f 33ff 	mov.w	r3, #4294967295
 800cd3c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d029      	beq.n	800cd98 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	689b      	ldr	r3, [r3, #8]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d012      	beq.n	800cd72 <osMessageQueueNew+0x62>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	68db      	ldr	r3, [r3, #12]
 800cd50:	2b4f      	cmp	r3, #79	@ 0x4f
 800cd52:	d90e      	bls.n	800cd72 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d00a      	beq.n	800cd72 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	695a      	ldr	r2, [r3, #20]
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	68b9      	ldr	r1, [r7, #8]
 800cd64:	fb01 f303 	mul.w	r3, r1, r3
 800cd68:	429a      	cmp	r2, r3
 800cd6a:	d302      	bcc.n	800cd72 <osMessageQueueNew+0x62>
        mem = 1;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	61bb      	str	r3, [r7, #24]
 800cd70:	e014      	b.n	800cd9c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	689b      	ldr	r3, [r3, #8]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d110      	bne.n	800cd9c <osMessageQueueNew+0x8c>
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	68db      	ldr	r3, [r3, #12]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d10c      	bne.n	800cd9c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d108      	bne.n	800cd9c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	695b      	ldr	r3, [r3, #20]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d104      	bne.n	800cd9c <osMessageQueueNew+0x8c>
          mem = 0;
 800cd92:	2300      	movs	r3, #0
 800cd94:	61bb      	str	r3, [r7, #24]
 800cd96:	e001      	b.n	800cd9c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800cd98:	2300      	movs	r3, #0
 800cd9a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cd9c:	69bb      	ldr	r3, [r7, #24]
 800cd9e:	2b01      	cmp	r3, #1
 800cda0:	d10b      	bne.n	800cdba <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	691a      	ldr	r2, [r3, #16]
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	689b      	ldr	r3, [r3, #8]
 800cdaa:	2100      	movs	r1, #0
 800cdac:	9100      	str	r1, [sp, #0]
 800cdae:	68b9      	ldr	r1, [r7, #8]
 800cdb0:	68f8      	ldr	r0, [r7, #12]
 800cdb2:	f000 fa31 	bl	800d218 <xQueueGenericCreateStatic>
 800cdb6:	61f8      	str	r0, [r7, #28]
 800cdb8:	e008      	b.n	800cdcc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800cdba:	69bb      	ldr	r3, [r7, #24]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d105      	bne.n	800cdcc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	68b9      	ldr	r1, [r7, #8]
 800cdc4:	68f8      	ldr	r0, [r7, #12]
 800cdc6:	f000 faa4 	bl	800d312 <xQueueGenericCreate>
 800cdca:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800cdcc:	69fb      	ldr	r3, [r7, #28]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d00c      	beq.n	800cdec <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d003      	beq.n	800cde0 <osMessageQueueNew+0xd0>
        name = attr->name;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	617b      	str	r3, [r7, #20]
 800cdde:	e001      	b.n	800cde4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800cde0:	2300      	movs	r3, #0
 800cde2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800cde4:	6979      	ldr	r1, [r7, #20]
 800cde6:	69f8      	ldr	r0, [r7, #28]
 800cde8:	f001 f950 	bl	800e08c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800cdec:	69fb      	ldr	r3, [r7, #28]
}
 800cdee:	4618      	mov	r0, r3
 800cdf0:	3720      	adds	r7, #32
 800cdf2:	46bd      	mov	sp, r7
 800cdf4:	bd80      	pop	{r7, pc}
	...

0800cdf8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b088      	sub	sp, #32
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	60f8      	str	r0, [r7, #12]
 800ce00:	60b9      	str	r1, [r7, #8]
 800ce02:	603b      	str	r3, [r7, #0]
 800ce04:	4613      	mov	r3, r2
 800ce06:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce10:	f3ef 8305 	mrs	r3, IPSR
 800ce14:	617b      	str	r3, [r7, #20]
  return(result);
 800ce16:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d028      	beq.n	800ce6e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ce1c:	69bb      	ldr	r3, [r7, #24]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d005      	beq.n	800ce2e <osMessageQueuePut+0x36>
 800ce22:	68bb      	ldr	r3, [r7, #8]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d002      	beq.n	800ce2e <osMessageQueuePut+0x36>
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d003      	beq.n	800ce36 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800ce2e:	f06f 0303 	mvn.w	r3, #3
 800ce32:	61fb      	str	r3, [r7, #28]
 800ce34:	e038      	b.n	800cea8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800ce36:	2300      	movs	r3, #0
 800ce38:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800ce3a:	f107 0210 	add.w	r2, r7, #16
 800ce3e:	2300      	movs	r3, #0
 800ce40:	68b9      	ldr	r1, [r7, #8]
 800ce42:	69b8      	ldr	r0, [r7, #24]
 800ce44:	f000 fc34 	bl	800d6b0 <xQueueGenericSendFromISR>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	2b01      	cmp	r3, #1
 800ce4c:	d003      	beq.n	800ce56 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800ce4e:	f06f 0302 	mvn.w	r3, #2
 800ce52:	61fb      	str	r3, [r7, #28]
 800ce54:	e028      	b.n	800cea8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d025      	beq.n	800cea8 <osMessageQueuePut+0xb0>
 800ce5c:	4b15      	ldr	r3, [pc, #84]	@ (800ceb4 <osMessageQueuePut+0xbc>)
 800ce5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ce62:	601a      	str	r2, [r3, #0]
 800ce64:	f3bf 8f4f 	dsb	sy
 800ce68:	f3bf 8f6f 	isb	sy
 800ce6c:	e01c      	b.n	800cea8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ce6e:	69bb      	ldr	r3, [r7, #24]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d002      	beq.n	800ce7a <osMessageQueuePut+0x82>
 800ce74:	68bb      	ldr	r3, [r7, #8]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d103      	bne.n	800ce82 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ce7a:	f06f 0303 	mvn.w	r3, #3
 800ce7e:	61fb      	str	r3, [r7, #28]
 800ce80:	e012      	b.n	800cea8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ce82:	2300      	movs	r3, #0
 800ce84:	683a      	ldr	r2, [r7, #0]
 800ce86:	68b9      	ldr	r1, [r7, #8]
 800ce88:	69b8      	ldr	r0, [r7, #24]
 800ce8a:	f000 fb0f 	bl	800d4ac <xQueueGenericSend>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	2b01      	cmp	r3, #1
 800ce92:	d009      	beq.n	800cea8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d003      	beq.n	800cea2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ce9a:	f06f 0301 	mvn.w	r3, #1
 800ce9e:	61fb      	str	r3, [r7, #28]
 800cea0:	e002      	b.n	800cea8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800cea2:	f06f 0302 	mvn.w	r3, #2
 800cea6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800cea8:	69fb      	ldr	r3, [r7, #28]
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3720      	adds	r7, #32
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}
 800ceb2:	bf00      	nop
 800ceb4:	e000ed04 	.word	0xe000ed04

0800ceb8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b088      	sub	sp, #32
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	60f8      	str	r0, [r7, #12]
 800cec0:	60b9      	str	r1, [r7, #8]
 800cec2:	607a      	str	r2, [r7, #4]
 800cec4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ceca:	2300      	movs	r3, #0
 800cecc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cece:	f3ef 8305 	mrs	r3, IPSR
 800ced2:	617b      	str	r3, [r7, #20]
  return(result);
 800ced4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d028      	beq.n	800cf2c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ceda:	69bb      	ldr	r3, [r7, #24]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d005      	beq.n	800ceec <osMessageQueueGet+0x34>
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d002      	beq.n	800ceec <osMessageQueueGet+0x34>
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d003      	beq.n	800cef4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800ceec:	f06f 0303 	mvn.w	r3, #3
 800cef0:	61fb      	str	r3, [r7, #28]
 800cef2:	e037      	b.n	800cf64 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800cef4:	2300      	movs	r3, #0
 800cef6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800cef8:	f107 0310 	add.w	r3, r7, #16
 800cefc:	461a      	mov	r2, r3
 800cefe:	68b9      	ldr	r1, [r7, #8]
 800cf00:	69b8      	ldr	r0, [r7, #24]
 800cf02:	f000 fef5 	bl	800dcf0 <xQueueReceiveFromISR>
 800cf06:	4603      	mov	r3, r0
 800cf08:	2b01      	cmp	r3, #1
 800cf0a:	d003      	beq.n	800cf14 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800cf0c:	f06f 0302 	mvn.w	r3, #2
 800cf10:	61fb      	str	r3, [r7, #28]
 800cf12:	e027      	b.n	800cf64 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d024      	beq.n	800cf64 <osMessageQueueGet+0xac>
 800cf1a:	4b15      	ldr	r3, [pc, #84]	@ (800cf70 <osMessageQueueGet+0xb8>)
 800cf1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf20:	601a      	str	r2, [r3, #0]
 800cf22:	f3bf 8f4f 	dsb	sy
 800cf26:	f3bf 8f6f 	isb	sy
 800cf2a:	e01b      	b.n	800cf64 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cf2c:	69bb      	ldr	r3, [r7, #24]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d002      	beq.n	800cf38 <osMessageQueueGet+0x80>
 800cf32:	68bb      	ldr	r3, [r7, #8]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d103      	bne.n	800cf40 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800cf38:	f06f 0303 	mvn.w	r3, #3
 800cf3c:	61fb      	str	r3, [r7, #28]
 800cf3e:	e011      	b.n	800cf64 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cf40:	683a      	ldr	r2, [r7, #0]
 800cf42:	68b9      	ldr	r1, [r7, #8]
 800cf44:	69b8      	ldr	r0, [r7, #24]
 800cf46:	f000 fce1 	bl	800d90c <xQueueReceive>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	2b01      	cmp	r3, #1
 800cf4e:	d009      	beq.n	800cf64 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800cf50:	683b      	ldr	r3, [r7, #0]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d003      	beq.n	800cf5e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800cf56:	f06f 0301 	mvn.w	r3, #1
 800cf5a:	61fb      	str	r3, [r7, #28]
 800cf5c:	e002      	b.n	800cf64 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800cf5e:	f06f 0302 	mvn.w	r3, #2
 800cf62:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800cf64:	69fb      	ldr	r3, [r7, #28]
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	3720      	adds	r7, #32
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bd80      	pop	{r7, pc}
 800cf6e:	bf00      	nop
 800cf70:	e000ed04 	.word	0xe000ed04

0800cf74 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800cf74:	b480      	push	{r7}
 800cf76:	b085      	sub	sp, #20
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	60f8      	str	r0, [r7, #12]
 800cf7c:	60b9      	str	r1, [r7, #8]
 800cf7e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	4a07      	ldr	r2, [pc, #28]	@ (800cfa0 <vApplicationGetIdleTaskMemory+0x2c>)
 800cf84:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800cf86:	68bb      	ldr	r3, [r7, #8]
 800cf88:	4a06      	ldr	r2, [pc, #24]	@ (800cfa4 <vApplicationGetIdleTaskMemory+0x30>)
 800cf8a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2280      	movs	r2, #128	@ 0x80
 800cf90:	601a      	str	r2, [r3, #0]
}
 800cf92:	bf00      	nop
 800cf94:	3714      	adds	r7, #20
 800cf96:	46bd      	mov	sp, r7
 800cf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9c:	4770      	bx	lr
 800cf9e:	bf00      	nop
 800cfa0:	200039d8 	.word	0x200039d8
 800cfa4:	20003a80 	.word	0x20003a80

0800cfa8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800cfa8:	b480      	push	{r7}
 800cfaa:	b085      	sub	sp, #20
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	60f8      	str	r0, [r7, #12]
 800cfb0:	60b9      	str	r1, [r7, #8]
 800cfb2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	4a07      	ldr	r2, [pc, #28]	@ (800cfd4 <vApplicationGetTimerTaskMemory+0x2c>)
 800cfb8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800cfba:	68bb      	ldr	r3, [r7, #8]
 800cfbc:	4a06      	ldr	r2, [pc, #24]	@ (800cfd8 <vApplicationGetTimerTaskMemory+0x30>)
 800cfbe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cfc6:	601a      	str	r2, [r3, #0]
}
 800cfc8:	bf00      	nop
 800cfca:	3714      	adds	r7, #20
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd2:	4770      	bx	lr
 800cfd4:	20003c80 	.word	0x20003c80
 800cfd8:	20003d28 	.word	0x20003d28

0800cfdc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b083      	sub	sp, #12
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	f103 0208 	add.w	r2, r3, #8
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f04f 32ff 	mov.w	r2, #4294967295
 800cff4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	f103 0208 	add.w	r2, r3, #8
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	f103 0208 	add.w	r2, r3, #8
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	2200      	movs	r2, #0
 800d00e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d010:	bf00      	nop
 800d012:	370c      	adds	r7, #12
 800d014:	46bd      	mov	sp, r7
 800d016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01a:	4770      	bx	lr

0800d01c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d01c:	b480      	push	{r7}
 800d01e:	b083      	sub	sp, #12
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	2200      	movs	r2, #0
 800d028:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d02a:	bf00      	nop
 800d02c:	370c      	adds	r7, #12
 800d02e:	46bd      	mov	sp, r7
 800d030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d034:	4770      	bx	lr

0800d036 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d036:	b480      	push	{r7}
 800d038:	b085      	sub	sp, #20
 800d03a:	af00      	add	r7, sp, #0
 800d03c:	6078      	str	r0, [r7, #4]
 800d03e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	685b      	ldr	r3, [r3, #4]
 800d044:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	68fa      	ldr	r2, [r7, #12]
 800d04a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	689a      	ldr	r2, [r3, #8]
 800d050:	683b      	ldr	r3, [r7, #0]
 800d052:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	689b      	ldr	r3, [r3, #8]
 800d058:	683a      	ldr	r2, [r7, #0]
 800d05a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	683a      	ldr	r2, [r7, #0]
 800d060:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	687a      	ldr	r2, [r7, #4]
 800d066:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	1c5a      	adds	r2, r3, #1
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	601a      	str	r2, [r3, #0]
}
 800d072:	bf00      	nop
 800d074:	3714      	adds	r7, #20
 800d076:	46bd      	mov	sp, r7
 800d078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07c:	4770      	bx	lr

0800d07e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d07e:	b480      	push	{r7}
 800d080:	b085      	sub	sp, #20
 800d082:	af00      	add	r7, sp, #0
 800d084:	6078      	str	r0, [r7, #4]
 800d086:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d08e:	68bb      	ldr	r3, [r7, #8]
 800d090:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d094:	d103      	bne.n	800d09e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	691b      	ldr	r3, [r3, #16]
 800d09a:	60fb      	str	r3, [r7, #12]
 800d09c:	e00c      	b.n	800d0b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	3308      	adds	r3, #8
 800d0a2:	60fb      	str	r3, [r7, #12]
 800d0a4:	e002      	b.n	800d0ac <vListInsert+0x2e>
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	685b      	ldr	r3, [r3, #4]
 800d0aa:	60fb      	str	r3, [r7, #12]
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	685b      	ldr	r3, [r3, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	68ba      	ldr	r2, [r7, #8]
 800d0b4:	429a      	cmp	r2, r3
 800d0b6:	d2f6      	bcs.n	800d0a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	685a      	ldr	r2, [r3, #4]
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d0c0:	683b      	ldr	r3, [r7, #0]
 800d0c2:	685b      	ldr	r3, [r3, #4]
 800d0c4:	683a      	ldr	r2, [r7, #0]
 800d0c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	68fa      	ldr	r2, [r7, #12]
 800d0cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	683a      	ldr	r2, [r7, #0]
 800d0d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d0d4:	683b      	ldr	r3, [r7, #0]
 800d0d6:	687a      	ldr	r2, [r7, #4]
 800d0d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	1c5a      	adds	r2, r3, #1
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	601a      	str	r2, [r3, #0]
}
 800d0e4:	bf00      	nop
 800d0e6:	3714      	adds	r7, #20
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ee:	4770      	bx	lr

0800d0f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b085      	sub	sp, #20
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	691b      	ldr	r3, [r3, #16]
 800d0fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	685b      	ldr	r3, [r3, #4]
 800d102:	687a      	ldr	r2, [r7, #4]
 800d104:	6892      	ldr	r2, [r2, #8]
 800d106:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	689b      	ldr	r3, [r3, #8]
 800d10c:	687a      	ldr	r2, [r7, #4]
 800d10e:	6852      	ldr	r2, [r2, #4]
 800d110:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	685b      	ldr	r3, [r3, #4]
 800d116:	687a      	ldr	r2, [r7, #4]
 800d118:	429a      	cmp	r2, r3
 800d11a:	d103      	bne.n	800d124 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	689a      	ldr	r2, [r3, #8]
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2200      	movs	r2, #0
 800d128:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	1e5a      	subs	r2, r3, #1
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	681b      	ldr	r3, [r3, #0]
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3714      	adds	r7, #20
 800d13c:	46bd      	mov	sp, r7
 800d13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d142:	4770      	bx	lr

0800d144 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b084      	sub	sp, #16
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
 800d14c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d10b      	bne.n	800d170 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d15c:	f383 8811 	msr	BASEPRI, r3
 800d160:	f3bf 8f6f 	isb	sy
 800d164:	f3bf 8f4f 	dsb	sy
 800d168:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d16a:	bf00      	nop
 800d16c:	bf00      	nop
 800d16e:	e7fd      	b.n	800d16c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d170:	f002 fcda 	bl	800fb28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	681a      	ldr	r2, [r3, #0]
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d17c:	68f9      	ldr	r1, [r7, #12]
 800d17e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d180:	fb01 f303 	mul.w	r3, r1, r3
 800d184:	441a      	add	r2, r3
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	2200      	movs	r2, #0
 800d18e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	681a      	ldr	r2, [r3, #0]
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681a      	ldr	r2, [r3, #0]
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1a0:	3b01      	subs	r3, #1
 800d1a2:	68f9      	ldr	r1, [r7, #12]
 800d1a4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d1a6:	fb01 f303 	mul.w	r3, r1, r3
 800d1aa:	441a      	add	r2, r3
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	22ff      	movs	r2, #255	@ 0xff
 800d1b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	22ff      	movs	r2, #255	@ 0xff
 800d1bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d114      	bne.n	800d1f0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	691b      	ldr	r3, [r3, #16]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d01a      	beq.n	800d204 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	3310      	adds	r3, #16
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f001 fc74 	bl	800eac0 <xTaskRemoveFromEventList>
 800d1d8:	4603      	mov	r3, r0
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d012      	beq.n	800d204 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d1de:	4b0d      	ldr	r3, [pc, #52]	@ (800d214 <xQueueGenericReset+0xd0>)
 800d1e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1e4:	601a      	str	r2, [r3, #0]
 800d1e6:	f3bf 8f4f 	dsb	sy
 800d1ea:	f3bf 8f6f 	isb	sy
 800d1ee:	e009      	b.n	800d204 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	3310      	adds	r3, #16
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f7ff fef1 	bl	800cfdc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	3324      	adds	r3, #36	@ 0x24
 800d1fe:	4618      	mov	r0, r3
 800d200:	f7ff feec 	bl	800cfdc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d204:	f002 fcc2 	bl	800fb8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d208:	2301      	movs	r3, #1
}
 800d20a:	4618      	mov	r0, r3
 800d20c:	3710      	adds	r7, #16
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}
 800d212:	bf00      	nop
 800d214:	e000ed04 	.word	0xe000ed04

0800d218 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b08e      	sub	sp, #56	@ 0x38
 800d21c:	af02      	add	r7, sp, #8
 800d21e:	60f8      	str	r0, [r7, #12]
 800d220:	60b9      	str	r1, [r7, #8]
 800d222:	607a      	str	r2, [r7, #4]
 800d224:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d10b      	bne.n	800d244 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d22c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d230:	f383 8811 	msr	BASEPRI, r3
 800d234:	f3bf 8f6f 	isb	sy
 800d238:	f3bf 8f4f 	dsb	sy
 800d23c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d23e:	bf00      	nop
 800d240:	bf00      	nop
 800d242:	e7fd      	b.n	800d240 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d10b      	bne.n	800d262 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d24e:	f383 8811 	msr	BASEPRI, r3
 800d252:	f3bf 8f6f 	isb	sy
 800d256:	f3bf 8f4f 	dsb	sy
 800d25a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d25c:	bf00      	nop
 800d25e:	bf00      	nop
 800d260:	e7fd      	b.n	800d25e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d002      	beq.n	800d26e <xQueueGenericCreateStatic+0x56>
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d001      	beq.n	800d272 <xQueueGenericCreateStatic+0x5a>
 800d26e:	2301      	movs	r3, #1
 800d270:	e000      	b.n	800d274 <xQueueGenericCreateStatic+0x5c>
 800d272:	2300      	movs	r3, #0
 800d274:	2b00      	cmp	r3, #0
 800d276:	d10b      	bne.n	800d290 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d27c:	f383 8811 	msr	BASEPRI, r3
 800d280:	f3bf 8f6f 	isb	sy
 800d284:	f3bf 8f4f 	dsb	sy
 800d288:	623b      	str	r3, [r7, #32]
}
 800d28a:	bf00      	nop
 800d28c:	bf00      	nop
 800d28e:	e7fd      	b.n	800d28c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d102      	bne.n	800d29c <xQueueGenericCreateStatic+0x84>
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d101      	bne.n	800d2a0 <xQueueGenericCreateStatic+0x88>
 800d29c:	2301      	movs	r3, #1
 800d29e:	e000      	b.n	800d2a2 <xQueueGenericCreateStatic+0x8a>
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d10b      	bne.n	800d2be <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d2a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2aa:	f383 8811 	msr	BASEPRI, r3
 800d2ae:	f3bf 8f6f 	isb	sy
 800d2b2:	f3bf 8f4f 	dsb	sy
 800d2b6:	61fb      	str	r3, [r7, #28]
}
 800d2b8:	bf00      	nop
 800d2ba:	bf00      	nop
 800d2bc:	e7fd      	b.n	800d2ba <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d2be:	2350      	movs	r3, #80	@ 0x50
 800d2c0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d2c2:	697b      	ldr	r3, [r7, #20]
 800d2c4:	2b50      	cmp	r3, #80	@ 0x50
 800d2c6:	d00b      	beq.n	800d2e0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d2c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2cc:	f383 8811 	msr	BASEPRI, r3
 800d2d0:	f3bf 8f6f 	isb	sy
 800d2d4:	f3bf 8f4f 	dsb	sy
 800d2d8:	61bb      	str	r3, [r7, #24]
}
 800d2da:	bf00      	nop
 800d2dc:	bf00      	nop
 800d2de:	e7fd      	b.n	800d2dc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d2e0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d2e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d00d      	beq.n	800d308 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d2ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2ee:	2201      	movs	r2, #1
 800d2f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d2f4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d2f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2fa:	9300      	str	r3, [sp, #0]
 800d2fc:	4613      	mov	r3, r2
 800d2fe:	687a      	ldr	r2, [r7, #4]
 800d300:	68b9      	ldr	r1, [r7, #8]
 800d302:	68f8      	ldr	r0, [r7, #12]
 800d304:	f000 f840 	bl	800d388 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d30a:	4618      	mov	r0, r3
 800d30c:	3730      	adds	r7, #48	@ 0x30
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}

0800d312 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d312:	b580      	push	{r7, lr}
 800d314:	b08a      	sub	sp, #40	@ 0x28
 800d316:	af02      	add	r7, sp, #8
 800d318:	60f8      	str	r0, [r7, #12]
 800d31a:	60b9      	str	r1, [r7, #8]
 800d31c:	4613      	mov	r3, r2
 800d31e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d10b      	bne.n	800d33e <xQueueGenericCreate+0x2c>
	__asm volatile
 800d326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d32a:	f383 8811 	msr	BASEPRI, r3
 800d32e:	f3bf 8f6f 	isb	sy
 800d332:	f3bf 8f4f 	dsb	sy
 800d336:	613b      	str	r3, [r7, #16]
}
 800d338:	bf00      	nop
 800d33a:	bf00      	nop
 800d33c:	e7fd      	b.n	800d33a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	68ba      	ldr	r2, [r7, #8]
 800d342:	fb02 f303 	mul.w	r3, r2, r3
 800d346:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d348:	69fb      	ldr	r3, [r7, #28]
 800d34a:	3350      	adds	r3, #80	@ 0x50
 800d34c:	4618      	mov	r0, r3
 800d34e:	f002 fd0d 	bl	800fd6c <pvPortMalloc>
 800d352:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d354:	69bb      	ldr	r3, [r7, #24]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d011      	beq.n	800d37e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d35a:	69bb      	ldr	r3, [r7, #24]
 800d35c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d35e:	697b      	ldr	r3, [r7, #20]
 800d360:	3350      	adds	r3, #80	@ 0x50
 800d362:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d364:	69bb      	ldr	r3, [r7, #24]
 800d366:	2200      	movs	r2, #0
 800d368:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d36c:	79fa      	ldrb	r2, [r7, #7]
 800d36e:	69bb      	ldr	r3, [r7, #24]
 800d370:	9300      	str	r3, [sp, #0]
 800d372:	4613      	mov	r3, r2
 800d374:	697a      	ldr	r2, [r7, #20]
 800d376:	68b9      	ldr	r1, [r7, #8]
 800d378:	68f8      	ldr	r0, [r7, #12]
 800d37a:	f000 f805 	bl	800d388 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d37e:	69bb      	ldr	r3, [r7, #24]
	}
 800d380:	4618      	mov	r0, r3
 800d382:	3720      	adds	r7, #32
 800d384:	46bd      	mov	sp, r7
 800d386:	bd80      	pop	{r7, pc}

0800d388 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b084      	sub	sp, #16
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	60f8      	str	r0, [r7, #12]
 800d390:	60b9      	str	r1, [r7, #8]
 800d392:	607a      	str	r2, [r7, #4]
 800d394:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d396:	68bb      	ldr	r3, [r7, #8]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d103      	bne.n	800d3a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d39c:	69bb      	ldr	r3, [r7, #24]
 800d39e:	69ba      	ldr	r2, [r7, #24]
 800d3a0:	601a      	str	r2, [r3, #0]
 800d3a2:	e002      	b.n	800d3aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d3a4:	69bb      	ldr	r3, [r7, #24]
 800d3a6:	687a      	ldr	r2, [r7, #4]
 800d3a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d3aa:	69bb      	ldr	r3, [r7, #24]
 800d3ac:	68fa      	ldr	r2, [r7, #12]
 800d3ae:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d3b0:	69bb      	ldr	r3, [r7, #24]
 800d3b2:	68ba      	ldr	r2, [r7, #8]
 800d3b4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d3b6:	2101      	movs	r1, #1
 800d3b8:	69b8      	ldr	r0, [r7, #24]
 800d3ba:	f7ff fec3 	bl	800d144 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d3be:	69bb      	ldr	r3, [r7, #24]
 800d3c0:	78fa      	ldrb	r2, [r7, #3]
 800d3c2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d3c6:	bf00      	nop
 800d3c8:	3710      	adds	r7, #16
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	bd80      	pop	{r7, pc}

0800d3ce <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800d3ce:	b580      	push	{r7, lr}
 800d3d0:	b08a      	sub	sp, #40	@ 0x28
 800d3d2:	af02      	add	r7, sp, #8
 800d3d4:	60f8      	str	r0, [r7, #12]
 800d3d6:	60b9      	str	r1, [r7, #8]
 800d3d8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d10b      	bne.n	800d3f8 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800d3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3e4:	f383 8811 	msr	BASEPRI, r3
 800d3e8:	f3bf 8f6f 	isb	sy
 800d3ec:	f3bf 8f4f 	dsb	sy
 800d3f0:	61bb      	str	r3, [r7, #24]
}
 800d3f2:	bf00      	nop
 800d3f4:	bf00      	nop
 800d3f6:	e7fd      	b.n	800d3f4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d3f8:	68ba      	ldr	r2, [r7, #8]
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	429a      	cmp	r2, r3
 800d3fe:	d90b      	bls.n	800d418 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800d400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d404:	f383 8811 	msr	BASEPRI, r3
 800d408:	f3bf 8f6f 	isb	sy
 800d40c:	f3bf 8f4f 	dsb	sy
 800d410:	617b      	str	r3, [r7, #20]
}
 800d412:	bf00      	nop
 800d414:	bf00      	nop
 800d416:	e7fd      	b.n	800d414 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d418:	2302      	movs	r3, #2
 800d41a:	9300      	str	r3, [sp, #0]
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2200      	movs	r2, #0
 800d420:	2100      	movs	r1, #0
 800d422:	68f8      	ldr	r0, [r7, #12]
 800d424:	f7ff fef8 	bl	800d218 <xQueueGenericCreateStatic>
 800d428:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800d42a:	69fb      	ldr	r3, [r7, #28]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d002      	beq.n	800d436 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d430:	69fb      	ldr	r3, [r7, #28]
 800d432:	68ba      	ldr	r2, [r7, #8]
 800d434:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d436:	69fb      	ldr	r3, [r7, #28]
	}
 800d438:	4618      	mov	r0, r3
 800d43a:	3720      	adds	r7, #32
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd80      	pop	{r7, pc}

0800d440 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800d440:	b580      	push	{r7, lr}
 800d442:	b086      	sub	sp, #24
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]
 800d448:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d10b      	bne.n	800d468 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800d450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d454:	f383 8811 	msr	BASEPRI, r3
 800d458:	f3bf 8f6f 	isb	sy
 800d45c:	f3bf 8f4f 	dsb	sy
 800d460:	613b      	str	r3, [r7, #16]
}
 800d462:	bf00      	nop
 800d464:	bf00      	nop
 800d466:	e7fd      	b.n	800d464 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d468:	683a      	ldr	r2, [r7, #0]
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d90b      	bls.n	800d488 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800d470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d474:	f383 8811 	msr	BASEPRI, r3
 800d478:	f3bf 8f6f 	isb	sy
 800d47c:	f3bf 8f4f 	dsb	sy
 800d480:	60fb      	str	r3, [r7, #12]
}
 800d482:	bf00      	nop
 800d484:	bf00      	nop
 800d486:	e7fd      	b.n	800d484 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d488:	2202      	movs	r2, #2
 800d48a:	2100      	movs	r1, #0
 800d48c:	6878      	ldr	r0, [r7, #4]
 800d48e:	f7ff ff40 	bl	800d312 <xQueueGenericCreate>
 800d492:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800d494:	697b      	ldr	r3, [r7, #20]
 800d496:	2b00      	cmp	r3, #0
 800d498:	d002      	beq.n	800d4a0 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d49a:	697b      	ldr	r3, [r7, #20]
 800d49c:	683a      	ldr	r2, [r7, #0]
 800d49e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d4a0:	697b      	ldr	r3, [r7, #20]
	}
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	3718      	adds	r7, #24
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	bd80      	pop	{r7, pc}
	...

0800d4ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d4ac:	b580      	push	{r7, lr}
 800d4ae:	b08e      	sub	sp, #56	@ 0x38
 800d4b0:	af00      	add	r7, sp, #0
 800d4b2:	60f8      	str	r0, [r7, #12]
 800d4b4:	60b9      	str	r1, [r7, #8]
 800d4b6:	607a      	str	r2, [r7, #4]
 800d4b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d10b      	bne.n	800d4e0 <xQueueGenericSend+0x34>
	__asm volatile
 800d4c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4cc:	f383 8811 	msr	BASEPRI, r3
 800d4d0:	f3bf 8f6f 	isb	sy
 800d4d4:	f3bf 8f4f 	dsb	sy
 800d4d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d4da:	bf00      	nop
 800d4dc:	bf00      	nop
 800d4de:	e7fd      	b.n	800d4dc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d4e0:	68bb      	ldr	r3, [r7, #8]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d103      	bne.n	800d4ee <xQueueGenericSend+0x42>
 800d4e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d101      	bne.n	800d4f2 <xQueueGenericSend+0x46>
 800d4ee:	2301      	movs	r3, #1
 800d4f0:	e000      	b.n	800d4f4 <xQueueGenericSend+0x48>
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d10b      	bne.n	800d510 <xQueueGenericSend+0x64>
	__asm volatile
 800d4f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4fc:	f383 8811 	msr	BASEPRI, r3
 800d500:	f3bf 8f6f 	isb	sy
 800d504:	f3bf 8f4f 	dsb	sy
 800d508:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d50a:	bf00      	nop
 800d50c:	bf00      	nop
 800d50e:	e7fd      	b.n	800d50c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	2b02      	cmp	r3, #2
 800d514:	d103      	bne.n	800d51e <xQueueGenericSend+0x72>
 800d516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d51a:	2b01      	cmp	r3, #1
 800d51c:	d101      	bne.n	800d522 <xQueueGenericSend+0x76>
 800d51e:	2301      	movs	r3, #1
 800d520:	e000      	b.n	800d524 <xQueueGenericSend+0x78>
 800d522:	2300      	movs	r3, #0
 800d524:	2b00      	cmp	r3, #0
 800d526:	d10b      	bne.n	800d540 <xQueueGenericSend+0x94>
	__asm volatile
 800d528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d52c:	f383 8811 	msr	BASEPRI, r3
 800d530:	f3bf 8f6f 	isb	sy
 800d534:	f3bf 8f4f 	dsb	sy
 800d538:	623b      	str	r3, [r7, #32]
}
 800d53a:	bf00      	nop
 800d53c:	bf00      	nop
 800d53e:	e7fd      	b.n	800d53c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d540:	f001 fc84 	bl	800ee4c <xTaskGetSchedulerState>
 800d544:	4603      	mov	r3, r0
 800d546:	2b00      	cmp	r3, #0
 800d548:	d102      	bne.n	800d550 <xQueueGenericSend+0xa4>
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d101      	bne.n	800d554 <xQueueGenericSend+0xa8>
 800d550:	2301      	movs	r3, #1
 800d552:	e000      	b.n	800d556 <xQueueGenericSend+0xaa>
 800d554:	2300      	movs	r3, #0
 800d556:	2b00      	cmp	r3, #0
 800d558:	d10b      	bne.n	800d572 <xQueueGenericSend+0xc6>
	__asm volatile
 800d55a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d55e:	f383 8811 	msr	BASEPRI, r3
 800d562:	f3bf 8f6f 	isb	sy
 800d566:	f3bf 8f4f 	dsb	sy
 800d56a:	61fb      	str	r3, [r7, #28]
}
 800d56c:	bf00      	nop
 800d56e:	bf00      	nop
 800d570:	e7fd      	b.n	800d56e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d572:	f002 fad9 	bl	800fb28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d578:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d57e:	429a      	cmp	r2, r3
 800d580:	d302      	bcc.n	800d588 <xQueueGenericSend+0xdc>
 800d582:	683b      	ldr	r3, [r7, #0]
 800d584:	2b02      	cmp	r3, #2
 800d586:	d129      	bne.n	800d5dc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d588:	683a      	ldr	r2, [r7, #0]
 800d58a:	68b9      	ldr	r1, [r7, #8]
 800d58c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d58e:	f000 fc6d 	bl	800de6c <prvCopyDataToQueue>
 800d592:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d010      	beq.n	800d5be <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d59e:	3324      	adds	r3, #36	@ 0x24
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f001 fa8d 	bl	800eac0 <xTaskRemoveFromEventList>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d013      	beq.n	800d5d4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d5ac:	4b3f      	ldr	r3, [pc, #252]	@ (800d6ac <xQueueGenericSend+0x200>)
 800d5ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d5b2:	601a      	str	r2, [r3, #0]
 800d5b4:	f3bf 8f4f 	dsb	sy
 800d5b8:	f3bf 8f6f 	isb	sy
 800d5bc:	e00a      	b.n	800d5d4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d5be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d007      	beq.n	800d5d4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d5c4:	4b39      	ldr	r3, [pc, #228]	@ (800d6ac <xQueueGenericSend+0x200>)
 800d5c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d5ca:	601a      	str	r2, [r3, #0]
 800d5cc:	f3bf 8f4f 	dsb	sy
 800d5d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d5d4:	f002 fada 	bl	800fb8c <vPortExitCritical>
				return pdPASS;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e063      	b.n	800d6a4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d103      	bne.n	800d5ea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d5e2:	f002 fad3 	bl	800fb8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	e05c      	b.n	800d6a4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d5ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d106      	bne.n	800d5fe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d5f0:	f107 0314 	add.w	r3, r7, #20
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	f001 fac7 	bl	800eb88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d5fe:	f002 fac5 	bl	800fb8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d602:	f001 f82f 	bl	800e664 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d606:	f002 fa8f 	bl	800fb28 <vPortEnterCritical>
 800d60a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d60c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d610:	b25b      	sxtb	r3, r3
 800d612:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d616:	d103      	bne.n	800d620 <xQueueGenericSend+0x174>
 800d618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d61a:	2200      	movs	r2, #0
 800d61c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d622:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d626:	b25b      	sxtb	r3, r3
 800d628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d62c:	d103      	bne.n	800d636 <xQueueGenericSend+0x18a>
 800d62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d630:	2200      	movs	r2, #0
 800d632:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d636:	f002 faa9 	bl	800fb8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d63a:	1d3a      	adds	r2, r7, #4
 800d63c:	f107 0314 	add.w	r3, r7, #20
 800d640:	4611      	mov	r1, r2
 800d642:	4618      	mov	r0, r3
 800d644:	f001 fab6 	bl	800ebb4 <xTaskCheckForTimeOut>
 800d648:	4603      	mov	r3, r0
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d124      	bne.n	800d698 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d64e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d650:	f000 fd04 	bl	800e05c <prvIsQueueFull>
 800d654:	4603      	mov	r3, r0
 800d656:	2b00      	cmp	r3, #0
 800d658:	d018      	beq.n	800d68c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d65c:	3310      	adds	r3, #16
 800d65e:	687a      	ldr	r2, [r7, #4]
 800d660:	4611      	mov	r1, r2
 800d662:	4618      	mov	r0, r3
 800d664:	f001 f9da 	bl	800ea1c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d668:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d66a:	f000 fc8f 	bl	800df8c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d66e:	f001 f807 	bl	800e680 <xTaskResumeAll>
 800d672:	4603      	mov	r3, r0
 800d674:	2b00      	cmp	r3, #0
 800d676:	f47f af7c 	bne.w	800d572 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d67a:	4b0c      	ldr	r3, [pc, #48]	@ (800d6ac <xQueueGenericSend+0x200>)
 800d67c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d680:	601a      	str	r2, [r3, #0]
 800d682:	f3bf 8f4f 	dsb	sy
 800d686:	f3bf 8f6f 	isb	sy
 800d68a:	e772      	b.n	800d572 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d68c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d68e:	f000 fc7d 	bl	800df8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d692:	f000 fff5 	bl	800e680 <xTaskResumeAll>
 800d696:	e76c      	b.n	800d572 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d698:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d69a:	f000 fc77 	bl	800df8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d69e:	f000 ffef 	bl	800e680 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d6a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	3738      	adds	r7, #56	@ 0x38
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}
 800d6ac:	e000ed04 	.word	0xe000ed04

0800d6b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b090      	sub	sp, #64	@ 0x40
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	60f8      	str	r0, [r7, #12]
 800d6b8:	60b9      	str	r1, [r7, #8]
 800d6ba:	607a      	str	r2, [r7, #4]
 800d6bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d6c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d10b      	bne.n	800d6e0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d6c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6cc:	f383 8811 	msr	BASEPRI, r3
 800d6d0:	f3bf 8f6f 	isb	sy
 800d6d4:	f3bf 8f4f 	dsb	sy
 800d6d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d6da:	bf00      	nop
 800d6dc:	bf00      	nop
 800d6de:	e7fd      	b.n	800d6dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d6e0:	68bb      	ldr	r3, [r7, #8]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d103      	bne.n	800d6ee <xQueueGenericSendFromISR+0x3e>
 800d6e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d101      	bne.n	800d6f2 <xQueueGenericSendFromISR+0x42>
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	e000      	b.n	800d6f4 <xQueueGenericSendFromISR+0x44>
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d10b      	bne.n	800d710 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d6f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6fc:	f383 8811 	msr	BASEPRI, r3
 800d700:	f3bf 8f6f 	isb	sy
 800d704:	f3bf 8f4f 	dsb	sy
 800d708:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d70a:	bf00      	nop
 800d70c:	bf00      	nop
 800d70e:	e7fd      	b.n	800d70c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	2b02      	cmp	r3, #2
 800d714:	d103      	bne.n	800d71e <xQueueGenericSendFromISR+0x6e>
 800d716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d71a:	2b01      	cmp	r3, #1
 800d71c:	d101      	bne.n	800d722 <xQueueGenericSendFromISR+0x72>
 800d71e:	2301      	movs	r3, #1
 800d720:	e000      	b.n	800d724 <xQueueGenericSendFromISR+0x74>
 800d722:	2300      	movs	r3, #0
 800d724:	2b00      	cmp	r3, #0
 800d726:	d10b      	bne.n	800d740 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d72c:	f383 8811 	msr	BASEPRI, r3
 800d730:	f3bf 8f6f 	isb	sy
 800d734:	f3bf 8f4f 	dsb	sy
 800d738:	623b      	str	r3, [r7, #32]
}
 800d73a:	bf00      	nop
 800d73c:	bf00      	nop
 800d73e:	e7fd      	b.n	800d73c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d740:	f002 fad2 	bl	800fce8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d744:	f3ef 8211 	mrs	r2, BASEPRI
 800d748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d74c:	f383 8811 	msr	BASEPRI, r3
 800d750:	f3bf 8f6f 	isb	sy
 800d754:	f3bf 8f4f 	dsb	sy
 800d758:	61fa      	str	r2, [r7, #28]
 800d75a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d75c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d75e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d762:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d768:	429a      	cmp	r2, r3
 800d76a:	d302      	bcc.n	800d772 <xQueueGenericSendFromISR+0xc2>
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	2b02      	cmp	r3, #2
 800d770:	d12f      	bne.n	800d7d2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d774:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d778:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d77e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d780:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d782:	683a      	ldr	r2, [r7, #0]
 800d784:	68b9      	ldr	r1, [r7, #8]
 800d786:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d788:	f000 fb70 	bl	800de6c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d78c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d790:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d794:	d112      	bne.n	800d7bc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d016      	beq.n	800d7cc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d79e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7a0:	3324      	adds	r3, #36	@ 0x24
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	f001 f98c 	bl	800eac0 <xTaskRemoveFromEventList>
 800d7a8:	4603      	mov	r3, r0
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d00e      	beq.n	800d7cc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d00b      	beq.n	800d7cc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	2201      	movs	r2, #1
 800d7b8:	601a      	str	r2, [r3, #0]
 800d7ba:	e007      	b.n	800d7cc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d7bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d7c0:	3301      	adds	r3, #1
 800d7c2:	b2db      	uxtb	r3, r3
 800d7c4:	b25a      	sxtb	r2, r3
 800d7c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d7d0:	e001      	b.n	800d7d6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d7d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7d8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d7da:	697b      	ldr	r3, [r7, #20]
 800d7dc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d7e0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d7e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	3740      	adds	r7, #64	@ 0x40
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}

0800d7ec <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b08e      	sub	sp, #56	@ 0x38
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
 800d7f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800d7fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d10b      	bne.n	800d818 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800d800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d804:	f383 8811 	msr	BASEPRI, r3
 800d808:	f3bf 8f6f 	isb	sy
 800d80c:	f3bf 8f4f 	dsb	sy
 800d810:	623b      	str	r3, [r7, #32]
}
 800d812:	bf00      	nop
 800d814:	bf00      	nop
 800d816:	e7fd      	b.n	800d814 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d81a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d00b      	beq.n	800d838 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800d820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d824:	f383 8811 	msr	BASEPRI, r3
 800d828:	f3bf 8f6f 	isb	sy
 800d82c:	f3bf 8f4f 	dsb	sy
 800d830:	61fb      	str	r3, [r7, #28]
}
 800d832:	bf00      	nop
 800d834:	bf00      	nop
 800d836:	e7fd      	b.n	800d834 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800d838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d103      	bne.n	800d848 <xQueueGiveFromISR+0x5c>
 800d840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d842:	689b      	ldr	r3, [r3, #8]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d101      	bne.n	800d84c <xQueueGiveFromISR+0x60>
 800d848:	2301      	movs	r3, #1
 800d84a:	e000      	b.n	800d84e <xQueueGiveFromISR+0x62>
 800d84c:	2300      	movs	r3, #0
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d10b      	bne.n	800d86a <xQueueGiveFromISR+0x7e>
	__asm volatile
 800d852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d856:	f383 8811 	msr	BASEPRI, r3
 800d85a:	f3bf 8f6f 	isb	sy
 800d85e:	f3bf 8f4f 	dsb	sy
 800d862:	61bb      	str	r3, [r7, #24]
}
 800d864:	bf00      	nop
 800d866:	bf00      	nop
 800d868:	e7fd      	b.n	800d866 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d86a:	f002 fa3d 	bl	800fce8 <vPortValidateInterruptPriority>
	__asm volatile
 800d86e:	f3ef 8211 	mrs	r2, BASEPRI
 800d872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d876:	f383 8811 	msr	BASEPRI, r3
 800d87a:	f3bf 8f6f 	isb	sy
 800d87e:	f3bf 8f4f 	dsb	sy
 800d882:	617a      	str	r2, [r7, #20]
 800d884:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800d886:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d888:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d88a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d88c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d88e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800d890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d894:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d896:	429a      	cmp	r2, r3
 800d898:	d22b      	bcs.n	800d8f2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d89a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d89c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d8a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8a6:	1c5a      	adds	r2, r3, #1
 800d8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8aa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d8ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d8b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8b4:	d112      	bne.n	800d8dc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d8b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d016      	beq.n	800d8ec <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d8be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8c0:	3324      	adds	r3, #36	@ 0x24
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f001 f8fc 	bl	800eac0 <xTaskRemoveFromEventList>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d00e      	beq.n	800d8ec <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d00b      	beq.n	800d8ec <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d8d4:	683b      	ldr	r3, [r7, #0]
 800d8d6:	2201      	movs	r2, #1
 800d8d8:	601a      	str	r2, [r3, #0]
 800d8da:	e007      	b.n	800d8ec <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d8dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8e0:	3301      	adds	r3, #1
 800d8e2:	b2db      	uxtb	r3, r3
 800d8e4:	b25a      	sxtb	r2, r3
 800d8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d8ec:	2301      	movs	r3, #1
 800d8ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8f0:	e001      	b.n	800d8f6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	f383 8811 	msr	BASEPRI, r3
}
 800d900:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d904:	4618      	mov	r0, r3
 800d906:	3738      	adds	r7, #56	@ 0x38
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}

0800d90c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b08c      	sub	sp, #48	@ 0x30
 800d910:	af00      	add	r7, sp, #0
 800d912:	60f8      	str	r0, [r7, #12]
 800d914:	60b9      	str	r1, [r7, #8]
 800d916:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d918:	2300      	movs	r3, #0
 800d91a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d922:	2b00      	cmp	r3, #0
 800d924:	d10b      	bne.n	800d93e <xQueueReceive+0x32>
	__asm volatile
 800d926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d92a:	f383 8811 	msr	BASEPRI, r3
 800d92e:	f3bf 8f6f 	isb	sy
 800d932:	f3bf 8f4f 	dsb	sy
 800d936:	623b      	str	r3, [r7, #32]
}
 800d938:	bf00      	nop
 800d93a:	bf00      	nop
 800d93c:	e7fd      	b.n	800d93a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	2b00      	cmp	r3, #0
 800d942:	d103      	bne.n	800d94c <xQueueReceive+0x40>
 800d944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d101      	bne.n	800d950 <xQueueReceive+0x44>
 800d94c:	2301      	movs	r3, #1
 800d94e:	e000      	b.n	800d952 <xQueueReceive+0x46>
 800d950:	2300      	movs	r3, #0
 800d952:	2b00      	cmp	r3, #0
 800d954:	d10b      	bne.n	800d96e <xQueueReceive+0x62>
	__asm volatile
 800d956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d95a:	f383 8811 	msr	BASEPRI, r3
 800d95e:	f3bf 8f6f 	isb	sy
 800d962:	f3bf 8f4f 	dsb	sy
 800d966:	61fb      	str	r3, [r7, #28]
}
 800d968:	bf00      	nop
 800d96a:	bf00      	nop
 800d96c:	e7fd      	b.n	800d96a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d96e:	f001 fa6d 	bl	800ee4c <xTaskGetSchedulerState>
 800d972:	4603      	mov	r3, r0
 800d974:	2b00      	cmp	r3, #0
 800d976:	d102      	bne.n	800d97e <xQueueReceive+0x72>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d101      	bne.n	800d982 <xQueueReceive+0x76>
 800d97e:	2301      	movs	r3, #1
 800d980:	e000      	b.n	800d984 <xQueueReceive+0x78>
 800d982:	2300      	movs	r3, #0
 800d984:	2b00      	cmp	r3, #0
 800d986:	d10b      	bne.n	800d9a0 <xQueueReceive+0x94>
	__asm volatile
 800d988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d98c:	f383 8811 	msr	BASEPRI, r3
 800d990:	f3bf 8f6f 	isb	sy
 800d994:	f3bf 8f4f 	dsb	sy
 800d998:	61bb      	str	r3, [r7, #24]
}
 800d99a:	bf00      	nop
 800d99c:	bf00      	nop
 800d99e:	e7fd      	b.n	800d99c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d9a0:	f002 f8c2 	bl	800fb28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d9a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9a8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d01f      	beq.n	800d9f0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d9b0:	68b9      	ldr	r1, [r7, #8]
 800d9b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d9b4:	f000 fac4 	bl	800df40 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d9b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9ba:	1e5a      	subs	r2, r3, #1
 800d9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9be:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d9c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9c2:	691b      	ldr	r3, [r3, #16]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d00f      	beq.n	800d9e8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d9c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ca:	3310      	adds	r3, #16
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	f001 f877 	bl	800eac0 <xTaskRemoveFromEventList>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d007      	beq.n	800d9e8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d9d8:	4b3c      	ldr	r3, [pc, #240]	@ (800dacc <xQueueReceive+0x1c0>)
 800d9da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d9de:	601a      	str	r2, [r3, #0]
 800d9e0:	f3bf 8f4f 	dsb	sy
 800d9e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d9e8:	f002 f8d0 	bl	800fb8c <vPortExitCritical>
				return pdPASS;
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	e069      	b.n	800dac4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d103      	bne.n	800d9fe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d9f6:	f002 f8c9 	bl	800fb8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	e062      	b.n	800dac4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d9fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da00:	2b00      	cmp	r3, #0
 800da02:	d106      	bne.n	800da12 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800da04:	f107 0310 	add.w	r3, r7, #16
 800da08:	4618      	mov	r0, r3
 800da0a:	f001 f8bd 	bl	800eb88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800da0e:	2301      	movs	r3, #1
 800da10:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800da12:	f002 f8bb 	bl	800fb8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800da16:	f000 fe25 	bl	800e664 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800da1a:	f002 f885 	bl	800fb28 <vPortEnterCritical>
 800da1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800da24:	b25b      	sxtb	r3, r3
 800da26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da2a:	d103      	bne.n	800da34 <xQueueReceive+0x128>
 800da2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da2e:	2200      	movs	r2, #0
 800da30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800da3a:	b25b      	sxtb	r3, r3
 800da3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da40:	d103      	bne.n	800da4a <xQueueReceive+0x13e>
 800da42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da44:	2200      	movs	r2, #0
 800da46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da4a:	f002 f89f 	bl	800fb8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800da4e:	1d3a      	adds	r2, r7, #4
 800da50:	f107 0310 	add.w	r3, r7, #16
 800da54:	4611      	mov	r1, r2
 800da56:	4618      	mov	r0, r3
 800da58:	f001 f8ac 	bl	800ebb4 <xTaskCheckForTimeOut>
 800da5c:	4603      	mov	r3, r0
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d123      	bne.n	800daaa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da64:	f000 fae4 	bl	800e030 <prvIsQueueEmpty>
 800da68:	4603      	mov	r3, r0
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d017      	beq.n	800da9e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800da6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da70:	3324      	adds	r3, #36	@ 0x24
 800da72:	687a      	ldr	r2, [r7, #4]
 800da74:	4611      	mov	r1, r2
 800da76:	4618      	mov	r0, r3
 800da78:	f000 ffd0 	bl	800ea1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800da7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da7e:	f000 fa85 	bl	800df8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800da82:	f000 fdfd 	bl	800e680 <xTaskResumeAll>
 800da86:	4603      	mov	r3, r0
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d189      	bne.n	800d9a0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800da8c:	4b0f      	ldr	r3, [pc, #60]	@ (800dacc <xQueueReceive+0x1c0>)
 800da8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da92:	601a      	str	r2, [r3, #0]
 800da94:	f3bf 8f4f 	dsb	sy
 800da98:	f3bf 8f6f 	isb	sy
 800da9c:	e780      	b.n	800d9a0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800da9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800daa0:	f000 fa74 	bl	800df8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800daa4:	f000 fdec 	bl	800e680 <xTaskResumeAll>
 800daa8:	e77a      	b.n	800d9a0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800daaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800daac:	f000 fa6e 	bl	800df8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dab0:	f000 fde6 	bl	800e680 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dab4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dab6:	f000 fabb 	bl	800e030 <prvIsQueueEmpty>
 800daba:	4603      	mov	r3, r0
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	f43f af6f 	beq.w	800d9a0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dac2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dac4:	4618      	mov	r0, r3
 800dac6:	3730      	adds	r7, #48	@ 0x30
 800dac8:	46bd      	mov	sp, r7
 800daca:	bd80      	pop	{r7, pc}
 800dacc:	e000ed04 	.word	0xe000ed04

0800dad0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800dad0:	b580      	push	{r7, lr}
 800dad2:	b08e      	sub	sp, #56	@ 0x38
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	6078      	str	r0, [r7, #4]
 800dad8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800dada:	2300      	movs	r3, #0
 800dadc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800dae2:	2300      	movs	r3, #0
 800dae4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d10b      	bne.n	800db04 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800daec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daf0:	f383 8811 	msr	BASEPRI, r3
 800daf4:	f3bf 8f6f 	isb	sy
 800daf8:	f3bf 8f4f 	dsb	sy
 800dafc:	623b      	str	r3, [r7, #32]
}
 800dafe:	bf00      	nop
 800db00:	bf00      	nop
 800db02:	e7fd      	b.n	800db00 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800db04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d00b      	beq.n	800db24 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800db0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db10:	f383 8811 	msr	BASEPRI, r3
 800db14:	f3bf 8f6f 	isb	sy
 800db18:	f3bf 8f4f 	dsb	sy
 800db1c:	61fb      	str	r3, [r7, #28]
}
 800db1e:	bf00      	nop
 800db20:	bf00      	nop
 800db22:	e7fd      	b.n	800db20 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800db24:	f001 f992 	bl	800ee4c <xTaskGetSchedulerState>
 800db28:	4603      	mov	r3, r0
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d102      	bne.n	800db34 <xQueueSemaphoreTake+0x64>
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d101      	bne.n	800db38 <xQueueSemaphoreTake+0x68>
 800db34:	2301      	movs	r3, #1
 800db36:	e000      	b.n	800db3a <xQueueSemaphoreTake+0x6a>
 800db38:	2300      	movs	r3, #0
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d10b      	bne.n	800db56 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800db3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db42:	f383 8811 	msr	BASEPRI, r3
 800db46:	f3bf 8f6f 	isb	sy
 800db4a:	f3bf 8f4f 	dsb	sy
 800db4e:	61bb      	str	r3, [r7, #24]
}
 800db50:	bf00      	nop
 800db52:	bf00      	nop
 800db54:	e7fd      	b.n	800db52 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800db56:	f001 ffe7 	bl	800fb28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800db5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db5e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800db60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db62:	2b00      	cmp	r3, #0
 800db64:	d024      	beq.n	800dbb0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800db66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db68:	1e5a      	subs	r2, r3, #1
 800db6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db6c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d104      	bne.n	800db80 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800db76:	f001 fae3 	bl	800f140 <pvTaskIncrementMutexHeldCount>
 800db7a:	4602      	mov	r2, r0
 800db7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db7e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800db80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db82:	691b      	ldr	r3, [r3, #16]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d00f      	beq.n	800dba8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800db88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db8a:	3310      	adds	r3, #16
 800db8c:	4618      	mov	r0, r3
 800db8e:	f000 ff97 	bl	800eac0 <xTaskRemoveFromEventList>
 800db92:	4603      	mov	r3, r0
 800db94:	2b00      	cmp	r3, #0
 800db96:	d007      	beq.n	800dba8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800db98:	4b54      	ldr	r3, [pc, #336]	@ (800dcec <xQueueSemaphoreTake+0x21c>)
 800db9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db9e:	601a      	str	r2, [r3, #0]
 800dba0:	f3bf 8f4f 	dsb	sy
 800dba4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dba8:	f001 fff0 	bl	800fb8c <vPortExitCritical>
				return pdPASS;
 800dbac:	2301      	movs	r3, #1
 800dbae:	e098      	b.n	800dce2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dbb0:	683b      	ldr	r3, [r7, #0]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d112      	bne.n	800dbdc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800dbb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d00b      	beq.n	800dbd4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800dbbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbc0:	f383 8811 	msr	BASEPRI, r3
 800dbc4:	f3bf 8f6f 	isb	sy
 800dbc8:	f3bf 8f4f 	dsb	sy
 800dbcc:	617b      	str	r3, [r7, #20]
}
 800dbce:	bf00      	nop
 800dbd0:	bf00      	nop
 800dbd2:	e7fd      	b.n	800dbd0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800dbd4:	f001 ffda 	bl	800fb8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	e082      	b.n	800dce2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dbdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d106      	bne.n	800dbf0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dbe2:	f107 030c 	add.w	r3, r7, #12
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	f000 ffce 	bl	800eb88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dbec:	2301      	movs	r3, #1
 800dbee:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dbf0:	f001 ffcc 	bl	800fb8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dbf4:	f000 fd36 	bl	800e664 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dbf8:	f001 ff96 	bl	800fb28 <vPortEnterCritical>
 800dbfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbfe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dc02:	b25b      	sxtb	r3, r3
 800dc04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc08:	d103      	bne.n	800dc12 <xQueueSemaphoreTake+0x142>
 800dc0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dc12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dc18:	b25b      	sxtb	r3, r3
 800dc1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc1e:	d103      	bne.n	800dc28 <xQueueSemaphoreTake+0x158>
 800dc20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc22:	2200      	movs	r2, #0
 800dc24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dc28:	f001 ffb0 	bl	800fb8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dc2c:	463a      	mov	r2, r7
 800dc2e:	f107 030c 	add.w	r3, r7, #12
 800dc32:	4611      	mov	r1, r2
 800dc34:	4618      	mov	r0, r3
 800dc36:	f000 ffbd 	bl	800ebb4 <xTaskCheckForTimeOut>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d132      	bne.n	800dca6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc42:	f000 f9f5 	bl	800e030 <prvIsQueueEmpty>
 800dc46:	4603      	mov	r3, r0
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d026      	beq.n	800dc9a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dc4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d109      	bne.n	800dc68 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800dc54:	f001 ff68 	bl	800fb28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dc58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc5a:	689b      	ldr	r3, [r3, #8]
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	f001 f913 	bl	800ee88 <xTaskPriorityInherit>
 800dc62:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800dc64:	f001 ff92 	bl	800fb8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dc68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc6a:	3324      	adds	r3, #36	@ 0x24
 800dc6c:	683a      	ldr	r2, [r7, #0]
 800dc6e:	4611      	mov	r1, r2
 800dc70:	4618      	mov	r0, r3
 800dc72:	f000 fed3 	bl	800ea1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dc76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc78:	f000 f988 	bl	800df8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dc7c:	f000 fd00 	bl	800e680 <xTaskResumeAll>
 800dc80:	4603      	mov	r3, r0
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	f47f af67 	bne.w	800db56 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800dc88:	4b18      	ldr	r3, [pc, #96]	@ (800dcec <xQueueSemaphoreTake+0x21c>)
 800dc8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc8e:	601a      	str	r2, [r3, #0]
 800dc90:	f3bf 8f4f 	dsb	sy
 800dc94:	f3bf 8f6f 	isb	sy
 800dc98:	e75d      	b.n	800db56 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800dc9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc9c:	f000 f976 	bl	800df8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dca0:	f000 fcee 	bl	800e680 <xTaskResumeAll>
 800dca4:	e757      	b.n	800db56 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800dca6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dca8:	f000 f970 	bl	800df8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dcac:	f000 fce8 	bl	800e680 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dcb0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dcb2:	f000 f9bd 	bl	800e030 <prvIsQueueEmpty>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	f43f af4c 	beq.w	800db56 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800dcbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d00d      	beq.n	800dce0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800dcc4:	f001 ff30 	bl	800fb28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800dcc8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dcca:	f000 f8b7 	bl	800de3c <prvGetDisinheritPriorityAfterTimeout>
 800dcce:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800dcd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcd2:	689b      	ldr	r3, [r3, #8]
 800dcd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	f001 f9ae 	bl	800f038 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800dcdc:	f001 ff56 	bl	800fb8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dce0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dce2:	4618      	mov	r0, r3
 800dce4:	3738      	adds	r7, #56	@ 0x38
 800dce6:	46bd      	mov	sp, r7
 800dce8:	bd80      	pop	{r7, pc}
 800dcea:	bf00      	nop
 800dcec:	e000ed04 	.word	0xe000ed04

0800dcf0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	b08e      	sub	sp, #56	@ 0x38
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	60f8      	str	r0, [r7, #12]
 800dcf8:	60b9      	str	r1, [r7, #8]
 800dcfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800dd00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d10b      	bne.n	800dd1e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800dd06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd0a:	f383 8811 	msr	BASEPRI, r3
 800dd0e:	f3bf 8f6f 	isb	sy
 800dd12:	f3bf 8f4f 	dsb	sy
 800dd16:	623b      	str	r3, [r7, #32]
}
 800dd18:	bf00      	nop
 800dd1a:	bf00      	nop
 800dd1c:	e7fd      	b.n	800dd1a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dd1e:	68bb      	ldr	r3, [r7, #8]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d103      	bne.n	800dd2c <xQueueReceiveFromISR+0x3c>
 800dd24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d101      	bne.n	800dd30 <xQueueReceiveFromISR+0x40>
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	e000      	b.n	800dd32 <xQueueReceiveFromISR+0x42>
 800dd30:	2300      	movs	r3, #0
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d10b      	bne.n	800dd4e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800dd36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd3a:	f383 8811 	msr	BASEPRI, r3
 800dd3e:	f3bf 8f6f 	isb	sy
 800dd42:	f3bf 8f4f 	dsb	sy
 800dd46:	61fb      	str	r3, [r7, #28]
}
 800dd48:	bf00      	nop
 800dd4a:	bf00      	nop
 800dd4c:	e7fd      	b.n	800dd4a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dd4e:	f001 ffcb 	bl	800fce8 <vPortValidateInterruptPriority>
	__asm volatile
 800dd52:	f3ef 8211 	mrs	r2, BASEPRI
 800dd56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd5a:	f383 8811 	msr	BASEPRI, r3
 800dd5e:	f3bf 8f6f 	isb	sy
 800dd62:	f3bf 8f4f 	dsb	sy
 800dd66:	61ba      	str	r2, [r7, #24]
 800dd68:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800dd6a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dd6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dd6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd72:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dd74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d02f      	beq.n	800ddda <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800dd7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dd80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800dd84:	68b9      	ldr	r1, [r7, #8]
 800dd86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dd88:	f000 f8da 	bl	800df40 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800dd8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd8e:	1e5a      	subs	r2, r3, #1
 800dd90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd92:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800dd94:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dd98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd9c:	d112      	bne.n	800ddc4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dd9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dda0:	691b      	ldr	r3, [r3, #16]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d016      	beq.n	800ddd4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dda6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dda8:	3310      	adds	r3, #16
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f000 fe88 	bl	800eac0 <xTaskRemoveFromEventList>
 800ddb0:	4603      	mov	r3, r0
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d00e      	beq.n	800ddd4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d00b      	beq.n	800ddd4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	2201      	movs	r2, #1
 800ddc0:	601a      	str	r2, [r3, #0]
 800ddc2:	e007      	b.n	800ddd4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ddc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ddc8:	3301      	adds	r3, #1
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	b25a      	sxtb	r2, r3
 800ddce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800ddd4:	2301      	movs	r3, #1
 800ddd6:	637b      	str	r3, [r7, #52]	@ 0x34
 800ddd8:	e001      	b.n	800ddde <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800ddda:	2300      	movs	r3, #0
 800dddc:	637b      	str	r3, [r7, #52]	@ 0x34
 800ddde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dde0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800dde2:	693b      	ldr	r3, [r7, #16]
 800dde4:	f383 8811 	msr	BASEPRI, r3
}
 800dde8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ddea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ddec:	4618      	mov	r0, r3
 800ddee:	3738      	adds	r7, #56	@ 0x38
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	bd80      	pop	{r7, pc}

0800ddf4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b084      	sub	sp, #16
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d10b      	bne.n	800de1e <vQueueDelete+0x2a>
	__asm volatile
 800de06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de0a:	f383 8811 	msr	BASEPRI, r3
 800de0e:	f3bf 8f6f 	isb	sy
 800de12:	f3bf 8f4f 	dsb	sy
 800de16:	60bb      	str	r3, [r7, #8]
}
 800de18:	bf00      	nop
 800de1a:	bf00      	nop
 800de1c:	e7fd      	b.n	800de1a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800de1e:	68f8      	ldr	r0, [r7, #12]
 800de20:	f000 f95e 	bl	800e0e0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d102      	bne.n	800de34 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800de2e:	68f8      	ldr	r0, [r7, #12]
 800de30:	f002 f86a 	bl	800ff08 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800de34:	bf00      	nop
 800de36:	3710      	adds	r7, #16
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}

0800de3c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800de3c:	b480      	push	{r7}
 800de3e:	b085      	sub	sp, #20
 800de40:	af00      	add	r7, sp, #0
 800de42:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d006      	beq.n	800de5a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800de56:	60fb      	str	r3, [r7, #12]
 800de58:	e001      	b.n	800de5e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800de5a:	2300      	movs	r3, #0
 800de5c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800de5e:	68fb      	ldr	r3, [r7, #12]
	}
 800de60:	4618      	mov	r0, r3
 800de62:	3714      	adds	r7, #20
 800de64:	46bd      	mov	sp, r7
 800de66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6a:	4770      	bx	lr

0800de6c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b086      	sub	sp, #24
 800de70:	af00      	add	r7, sp, #0
 800de72:	60f8      	str	r0, [r7, #12]
 800de74:	60b9      	str	r1, [r7, #8]
 800de76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800de78:	2300      	movs	r3, #0
 800de7a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de80:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de86:	2b00      	cmp	r3, #0
 800de88:	d10d      	bne.n	800dea6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d14d      	bne.n	800df2e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	689b      	ldr	r3, [r3, #8]
 800de96:	4618      	mov	r0, r3
 800de98:	f001 f85e 	bl	800ef58 <xTaskPriorityDisinherit>
 800de9c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	2200      	movs	r2, #0
 800dea2:	609a      	str	r2, [r3, #8]
 800dea4:	e043      	b.n	800df2e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d119      	bne.n	800dee0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	6858      	ldr	r0, [r3, #4]
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800deb4:	461a      	mov	r2, r3
 800deb6:	68b9      	ldr	r1, [r7, #8]
 800deb8:	f003 f8ef 	bl	801109a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	685a      	ldr	r2, [r3, #4]
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dec4:	441a      	add	r2, r3
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	685a      	ldr	r2, [r3, #4]
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	689b      	ldr	r3, [r3, #8]
 800ded2:	429a      	cmp	r2, r3
 800ded4:	d32b      	bcc.n	800df2e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	681a      	ldr	r2, [r3, #0]
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	605a      	str	r2, [r3, #4]
 800dede:	e026      	b.n	800df2e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	68d8      	ldr	r0, [r3, #12]
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dee8:	461a      	mov	r2, r3
 800deea:	68b9      	ldr	r1, [r7, #8]
 800deec:	f003 f8d5 	bl	801109a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	68da      	ldr	r2, [r3, #12]
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800def8:	425b      	negs	r3, r3
 800defa:	441a      	add	r2, r3
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	68da      	ldr	r2, [r3, #12]
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	429a      	cmp	r2, r3
 800df0a:	d207      	bcs.n	800df1c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	689a      	ldr	r2, [r3, #8]
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df14:	425b      	negs	r3, r3
 800df16:	441a      	add	r2, r3
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	2b02      	cmp	r3, #2
 800df20:	d105      	bne.n	800df2e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800df22:	693b      	ldr	r3, [r7, #16]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d002      	beq.n	800df2e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800df28:	693b      	ldr	r3, [r7, #16]
 800df2a:	3b01      	subs	r3, #1
 800df2c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800df2e:	693b      	ldr	r3, [r7, #16]
 800df30:	1c5a      	adds	r2, r3, #1
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800df36:	697b      	ldr	r3, [r7, #20]
}
 800df38:	4618      	mov	r0, r3
 800df3a:	3718      	adds	r7, #24
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}

0800df40 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b082      	sub	sp, #8
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
 800df48:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d018      	beq.n	800df84 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	68da      	ldr	r2, [r3, #12]
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df5a:	441a      	add	r2, r3
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	68da      	ldr	r2, [r3, #12]
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	689b      	ldr	r3, [r3, #8]
 800df68:	429a      	cmp	r2, r3
 800df6a:	d303      	bcc.n	800df74 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681a      	ldr	r2, [r3, #0]
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	68d9      	ldr	r1, [r3, #12]
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df7c:	461a      	mov	r2, r3
 800df7e:	6838      	ldr	r0, [r7, #0]
 800df80:	f003 f88b 	bl	801109a <memcpy>
	}
}
 800df84:	bf00      	nop
 800df86:	3708      	adds	r7, #8
 800df88:	46bd      	mov	sp, r7
 800df8a:	bd80      	pop	{r7, pc}

0800df8c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b084      	sub	sp, #16
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800df94:	f001 fdc8 	bl	800fb28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800df9e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dfa0:	e011      	b.n	800dfc6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d012      	beq.n	800dfd0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	3324      	adds	r3, #36	@ 0x24
 800dfae:	4618      	mov	r0, r3
 800dfb0:	f000 fd86 	bl	800eac0 <xTaskRemoveFromEventList>
 800dfb4:	4603      	mov	r3, r0
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d001      	beq.n	800dfbe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dfba:	f000 fe5f 	bl	800ec7c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dfbe:	7bfb      	ldrb	r3, [r7, #15]
 800dfc0:	3b01      	subs	r3, #1
 800dfc2:	b2db      	uxtb	r3, r3
 800dfc4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dfc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	dce9      	bgt.n	800dfa2 <prvUnlockQueue+0x16>
 800dfce:	e000      	b.n	800dfd2 <prvUnlockQueue+0x46>
					break;
 800dfd0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	22ff      	movs	r2, #255	@ 0xff
 800dfd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800dfda:	f001 fdd7 	bl	800fb8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dfde:	f001 fda3 	bl	800fb28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dfe8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dfea:	e011      	b.n	800e010 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	691b      	ldr	r3, [r3, #16]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d012      	beq.n	800e01a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	3310      	adds	r3, #16
 800dff8:	4618      	mov	r0, r3
 800dffa:	f000 fd61 	bl	800eac0 <xTaskRemoveFromEventList>
 800dffe:	4603      	mov	r3, r0
 800e000:	2b00      	cmp	r3, #0
 800e002:	d001      	beq.n	800e008 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e004:	f000 fe3a 	bl	800ec7c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e008:	7bbb      	ldrb	r3, [r7, #14]
 800e00a:	3b01      	subs	r3, #1
 800e00c:	b2db      	uxtb	r3, r3
 800e00e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e010:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e014:	2b00      	cmp	r3, #0
 800e016:	dce9      	bgt.n	800dfec <prvUnlockQueue+0x60>
 800e018:	e000      	b.n	800e01c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e01a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	22ff      	movs	r2, #255	@ 0xff
 800e020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800e024:	f001 fdb2 	bl	800fb8c <vPortExitCritical>
}
 800e028:	bf00      	nop
 800e02a:	3710      	adds	r7, #16
 800e02c:	46bd      	mov	sp, r7
 800e02e:	bd80      	pop	{r7, pc}

0800e030 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e030:	b580      	push	{r7, lr}
 800e032:	b084      	sub	sp, #16
 800e034:	af00      	add	r7, sp, #0
 800e036:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e038:	f001 fd76 	bl	800fb28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e040:	2b00      	cmp	r3, #0
 800e042:	d102      	bne.n	800e04a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e044:	2301      	movs	r3, #1
 800e046:	60fb      	str	r3, [r7, #12]
 800e048:	e001      	b.n	800e04e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e04a:	2300      	movs	r3, #0
 800e04c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e04e:	f001 fd9d 	bl	800fb8c <vPortExitCritical>

	return xReturn;
 800e052:	68fb      	ldr	r3, [r7, #12]
}
 800e054:	4618      	mov	r0, r3
 800e056:	3710      	adds	r7, #16
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}

0800e05c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b084      	sub	sp, #16
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e064:	f001 fd60 	bl	800fb28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e070:	429a      	cmp	r2, r3
 800e072:	d102      	bne.n	800e07a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e074:	2301      	movs	r3, #1
 800e076:	60fb      	str	r3, [r7, #12]
 800e078:	e001      	b.n	800e07e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e07a:	2300      	movs	r3, #0
 800e07c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e07e:	f001 fd85 	bl	800fb8c <vPortExitCritical>

	return xReturn;
 800e082:	68fb      	ldr	r3, [r7, #12]
}
 800e084:	4618      	mov	r0, r3
 800e086:	3710      	adds	r7, #16
 800e088:	46bd      	mov	sp, r7
 800e08a:	bd80      	pop	{r7, pc}

0800e08c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e08c:	b480      	push	{r7}
 800e08e:	b085      	sub	sp, #20
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
 800e094:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e096:	2300      	movs	r3, #0
 800e098:	60fb      	str	r3, [r7, #12]
 800e09a:	e014      	b.n	800e0c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e09c:	4a0f      	ldr	r2, [pc, #60]	@ (800e0dc <vQueueAddToRegistry+0x50>)
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d10b      	bne.n	800e0c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e0a8:	490c      	ldr	r1, [pc, #48]	@ (800e0dc <vQueueAddToRegistry+0x50>)
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	683a      	ldr	r2, [r7, #0]
 800e0ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e0b2:	4a0a      	ldr	r2, [pc, #40]	@ (800e0dc <vQueueAddToRegistry+0x50>)
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	00db      	lsls	r3, r3, #3
 800e0b8:	4413      	add	r3, r2
 800e0ba:	687a      	ldr	r2, [r7, #4]
 800e0bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e0be:	e006      	b.n	800e0ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	3301      	adds	r3, #1
 800e0c4:	60fb      	str	r3, [r7, #12]
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	2b07      	cmp	r3, #7
 800e0ca:	d9e7      	bls.n	800e09c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e0cc:	bf00      	nop
 800e0ce:	bf00      	nop
 800e0d0:	3714      	adds	r7, #20
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d8:	4770      	bx	lr
 800e0da:	bf00      	nop
 800e0dc:	20004128 	.word	0x20004128

0800e0e0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800e0e0:	b480      	push	{r7}
 800e0e2:	b085      	sub	sp, #20
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	60fb      	str	r3, [r7, #12]
 800e0ec:	e016      	b.n	800e11c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800e0ee:	4a10      	ldr	r2, [pc, #64]	@ (800e130 <vQueueUnregisterQueue+0x50>)
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	00db      	lsls	r3, r3, #3
 800e0f4:	4413      	add	r3, r2
 800e0f6:	685b      	ldr	r3, [r3, #4]
 800e0f8:	687a      	ldr	r2, [r7, #4]
 800e0fa:	429a      	cmp	r2, r3
 800e0fc:	d10b      	bne.n	800e116 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800e0fe:	4a0c      	ldr	r2, [pc, #48]	@ (800e130 <vQueueUnregisterQueue+0x50>)
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	2100      	movs	r1, #0
 800e104:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800e108:	4a09      	ldr	r2, [pc, #36]	@ (800e130 <vQueueUnregisterQueue+0x50>)
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	00db      	lsls	r3, r3, #3
 800e10e:	4413      	add	r3, r2
 800e110:	2200      	movs	r2, #0
 800e112:	605a      	str	r2, [r3, #4]
				break;
 800e114:	e006      	b.n	800e124 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	3301      	adds	r3, #1
 800e11a:	60fb      	str	r3, [r7, #12]
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	2b07      	cmp	r3, #7
 800e120:	d9e5      	bls.n	800e0ee <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800e122:	bf00      	nop
 800e124:	bf00      	nop
 800e126:	3714      	adds	r7, #20
 800e128:	46bd      	mov	sp, r7
 800e12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12e:	4770      	bx	lr
 800e130:	20004128 	.word	0x20004128

0800e134 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e134:	b580      	push	{r7, lr}
 800e136:	b086      	sub	sp, #24
 800e138:	af00      	add	r7, sp, #0
 800e13a:	60f8      	str	r0, [r7, #12]
 800e13c:	60b9      	str	r1, [r7, #8]
 800e13e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e144:	f001 fcf0 	bl	800fb28 <vPortEnterCritical>
 800e148:	697b      	ldr	r3, [r7, #20]
 800e14a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e14e:	b25b      	sxtb	r3, r3
 800e150:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e154:	d103      	bne.n	800e15e <vQueueWaitForMessageRestricted+0x2a>
 800e156:	697b      	ldr	r3, [r7, #20]
 800e158:	2200      	movs	r2, #0
 800e15a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e15e:	697b      	ldr	r3, [r7, #20]
 800e160:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e164:	b25b      	sxtb	r3, r3
 800e166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e16a:	d103      	bne.n	800e174 <vQueueWaitForMessageRestricted+0x40>
 800e16c:	697b      	ldr	r3, [r7, #20]
 800e16e:	2200      	movs	r2, #0
 800e170:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e174:	f001 fd0a 	bl	800fb8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e178:	697b      	ldr	r3, [r7, #20]
 800e17a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d106      	bne.n	800e18e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e180:	697b      	ldr	r3, [r7, #20]
 800e182:	3324      	adds	r3, #36	@ 0x24
 800e184:	687a      	ldr	r2, [r7, #4]
 800e186:	68b9      	ldr	r1, [r7, #8]
 800e188:	4618      	mov	r0, r3
 800e18a:	f000 fc6d 	bl	800ea68 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e18e:	6978      	ldr	r0, [r7, #20]
 800e190:	f7ff fefc 	bl	800df8c <prvUnlockQueue>
	}
 800e194:	bf00      	nop
 800e196:	3718      	adds	r7, #24
 800e198:	46bd      	mov	sp, r7
 800e19a:	bd80      	pop	{r7, pc}

0800e19c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b08e      	sub	sp, #56	@ 0x38
 800e1a0:	af04      	add	r7, sp, #16
 800e1a2:	60f8      	str	r0, [r7, #12]
 800e1a4:	60b9      	str	r1, [r7, #8]
 800e1a6:	607a      	str	r2, [r7, #4]
 800e1a8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e1aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d10b      	bne.n	800e1c8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800e1b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1b4:	f383 8811 	msr	BASEPRI, r3
 800e1b8:	f3bf 8f6f 	isb	sy
 800e1bc:	f3bf 8f4f 	dsb	sy
 800e1c0:	623b      	str	r3, [r7, #32]
}
 800e1c2:	bf00      	nop
 800e1c4:	bf00      	nop
 800e1c6:	e7fd      	b.n	800e1c4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d10b      	bne.n	800e1e6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800e1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1d2:	f383 8811 	msr	BASEPRI, r3
 800e1d6:	f3bf 8f6f 	isb	sy
 800e1da:	f3bf 8f4f 	dsb	sy
 800e1de:	61fb      	str	r3, [r7, #28]
}
 800e1e0:	bf00      	nop
 800e1e2:	bf00      	nop
 800e1e4:	e7fd      	b.n	800e1e2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e1e6:	23a8      	movs	r3, #168	@ 0xa8
 800e1e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e1ea:	693b      	ldr	r3, [r7, #16]
 800e1ec:	2ba8      	cmp	r3, #168	@ 0xa8
 800e1ee:	d00b      	beq.n	800e208 <xTaskCreateStatic+0x6c>
	__asm volatile
 800e1f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1f4:	f383 8811 	msr	BASEPRI, r3
 800e1f8:	f3bf 8f6f 	isb	sy
 800e1fc:	f3bf 8f4f 	dsb	sy
 800e200:	61bb      	str	r3, [r7, #24]
}
 800e202:	bf00      	nop
 800e204:	bf00      	nop
 800e206:	e7fd      	b.n	800e204 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e208:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e20a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d01e      	beq.n	800e24e <xTaskCreateStatic+0xb2>
 800e210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e212:	2b00      	cmp	r3, #0
 800e214:	d01b      	beq.n	800e24e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e218:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e21c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e21e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e222:	2202      	movs	r2, #2
 800e224:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e228:	2300      	movs	r3, #0
 800e22a:	9303      	str	r3, [sp, #12]
 800e22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e22e:	9302      	str	r3, [sp, #8]
 800e230:	f107 0314 	add.w	r3, r7, #20
 800e234:	9301      	str	r3, [sp, #4]
 800e236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e238:	9300      	str	r3, [sp, #0]
 800e23a:	683b      	ldr	r3, [r7, #0]
 800e23c:	687a      	ldr	r2, [r7, #4]
 800e23e:	68b9      	ldr	r1, [r7, #8]
 800e240:	68f8      	ldr	r0, [r7, #12]
 800e242:	f000 f851 	bl	800e2e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e246:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e248:	f000 f8f6 	bl	800e438 <prvAddNewTaskToReadyList>
 800e24c:	e001      	b.n	800e252 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e24e:	2300      	movs	r3, #0
 800e250:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e252:	697b      	ldr	r3, [r7, #20]
	}
 800e254:	4618      	mov	r0, r3
 800e256:	3728      	adds	r7, #40	@ 0x28
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}

0800e25c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b08c      	sub	sp, #48	@ 0x30
 800e260:	af04      	add	r7, sp, #16
 800e262:	60f8      	str	r0, [r7, #12]
 800e264:	60b9      	str	r1, [r7, #8]
 800e266:	603b      	str	r3, [r7, #0]
 800e268:	4613      	mov	r3, r2
 800e26a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e26c:	88fb      	ldrh	r3, [r7, #6]
 800e26e:	009b      	lsls	r3, r3, #2
 800e270:	4618      	mov	r0, r3
 800e272:	f001 fd7b 	bl	800fd6c <pvPortMalloc>
 800e276:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e278:	697b      	ldr	r3, [r7, #20]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d00e      	beq.n	800e29c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e27e:	20a8      	movs	r0, #168	@ 0xa8
 800e280:	f001 fd74 	bl	800fd6c <pvPortMalloc>
 800e284:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e286:	69fb      	ldr	r3, [r7, #28]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d003      	beq.n	800e294 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e28c:	69fb      	ldr	r3, [r7, #28]
 800e28e:	697a      	ldr	r2, [r7, #20]
 800e290:	631a      	str	r2, [r3, #48]	@ 0x30
 800e292:	e005      	b.n	800e2a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e294:	6978      	ldr	r0, [r7, #20]
 800e296:	f001 fe37 	bl	800ff08 <vPortFree>
 800e29a:	e001      	b.n	800e2a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e29c:	2300      	movs	r3, #0
 800e29e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e2a0:	69fb      	ldr	r3, [r7, #28]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d017      	beq.n	800e2d6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e2a6:	69fb      	ldr	r3, [r7, #28]
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e2ae:	88fa      	ldrh	r2, [r7, #6]
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	9303      	str	r3, [sp, #12]
 800e2b4:	69fb      	ldr	r3, [r7, #28]
 800e2b6:	9302      	str	r3, [sp, #8]
 800e2b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2ba:	9301      	str	r3, [sp, #4]
 800e2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2be:	9300      	str	r3, [sp, #0]
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	68b9      	ldr	r1, [r7, #8]
 800e2c4:	68f8      	ldr	r0, [r7, #12]
 800e2c6:	f000 f80f 	bl	800e2e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e2ca:	69f8      	ldr	r0, [r7, #28]
 800e2cc:	f000 f8b4 	bl	800e438 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	61bb      	str	r3, [r7, #24]
 800e2d4:	e002      	b.n	800e2dc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e2d6:	f04f 33ff 	mov.w	r3, #4294967295
 800e2da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e2dc:	69bb      	ldr	r3, [r7, #24]
	}
 800e2de:	4618      	mov	r0, r3
 800e2e0:	3720      	adds	r7, #32
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	bd80      	pop	{r7, pc}
	...

0800e2e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b088      	sub	sp, #32
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	60f8      	str	r0, [r7, #12]
 800e2f0:	60b9      	str	r1, [r7, #8]
 800e2f2:	607a      	str	r2, [r7, #4]
 800e2f4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e2f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2f8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	009b      	lsls	r3, r3, #2
 800e2fe:	461a      	mov	r2, r3
 800e300:	21a5      	movs	r1, #165	@ 0xa5
 800e302:	f002 fded 	bl	8010ee0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e308:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e310:	3b01      	subs	r3, #1
 800e312:	009b      	lsls	r3, r3, #2
 800e314:	4413      	add	r3, r2
 800e316:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e318:	69bb      	ldr	r3, [r7, #24]
 800e31a:	f023 0307 	bic.w	r3, r3, #7
 800e31e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e320:	69bb      	ldr	r3, [r7, #24]
 800e322:	f003 0307 	and.w	r3, r3, #7
 800e326:	2b00      	cmp	r3, #0
 800e328:	d00b      	beq.n	800e342 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e32a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e32e:	f383 8811 	msr	BASEPRI, r3
 800e332:	f3bf 8f6f 	isb	sy
 800e336:	f3bf 8f4f 	dsb	sy
 800e33a:	617b      	str	r3, [r7, #20]
}
 800e33c:	bf00      	nop
 800e33e:	bf00      	nop
 800e340:	e7fd      	b.n	800e33e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e342:	68bb      	ldr	r3, [r7, #8]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d01f      	beq.n	800e388 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e348:	2300      	movs	r3, #0
 800e34a:	61fb      	str	r3, [r7, #28]
 800e34c:	e012      	b.n	800e374 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e34e:	68ba      	ldr	r2, [r7, #8]
 800e350:	69fb      	ldr	r3, [r7, #28]
 800e352:	4413      	add	r3, r2
 800e354:	7819      	ldrb	r1, [r3, #0]
 800e356:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e358:	69fb      	ldr	r3, [r7, #28]
 800e35a:	4413      	add	r3, r2
 800e35c:	3334      	adds	r3, #52	@ 0x34
 800e35e:	460a      	mov	r2, r1
 800e360:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e362:	68ba      	ldr	r2, [r7, #8]
 800e364:	69fb      	ldr	r3, [r7, #28]
 800e366:	4413      	add	r3, r2
 800e368:	781b      	ldrb	r3, [r3, #0]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d006      	beq.n	800e37c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e36e:	69fb      	ldr	r3, [r7, #28]
 800e370:	3301      	adds	r3, #1
 800e372:	61fb      	str	r3, [r7, #28]
 800e374:	69fb      	ldr	r3, [r7, #28]
 800e376:	2b0f      	cmp	r3, #15
 800e378:	d9e9      	bls.n	800e34e <prvInitialiseNewTask+0x66>
 800e37a:	e000      	b.n	800e37e <prvInitialiseNewTask+0x96>
			{
				break;
 800e37c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e37e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e380:	2200      	movs	r2, #0
 800e382:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e386:	e003      	b.n	800e390 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e38a:	2200      	movs	r2, #0
 800e38c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e392:	2b37      	cmp	r3, #55	@ 0x37
 800e394:	d901      	bls.n	800e39a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e396:	2337      	movs	r3, #55	@ 0x37
 800e398:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e39c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e39e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e3a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e3a4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e3ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ae:	3304      	adds	r3, #4
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	f7fe fe33 	bl	800d01c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e3b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3b8:	3318      	adds	r3, #24
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f7fe fe2e 	bl	800d01c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e3c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e3cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e3d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3d4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3d8:	2200      	movs	r2, #0
 800e3da:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3e0:	2200      	movs	r2, #0
 800e3e2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3e8:	3354      	adds	r3, #84	@ 0x54
 800e3ea:	224c      	movs	r2, #76	@ 0x4c
 800e3ec:	2100      	movs	r1, #0
 800e3ee:	4618      	mov	r0, r3
 800e3f0:	f002 fd76 	bl	8010ee0 <memset>
 800e3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3f6:	4a0d      	ldr	r2, [pc, #52]	@ (800e42c <prvInitialiseNewTask+0x144>)
 800e3f8:	659a      	str	r2, [r3, #88]	@ 0x58
 800e3fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3fc:	4a0c      	ldr	r2, [pc, #48]	@ (800e430 <prvInitialiseNewTask+0x148>)
 800e3fe:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e402:	4a0c      	ldr	r2, [pc, #48]	@ (800e434 <prvInitialiseNewTask+0x14c>)
 800e404:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e406:	683a      	ldr	r2, [r7, #0]
 800e408:	68f9      	ldr	r1, [r7, #12]
 800e40a:	69b8      	ldr	r0, [r7, #24]
 800e40c:	f001 fa5a 	bl	800f8c4 <pxPortInitialiseStack>
 800e410:	4602      	mov	r2, r0
 800e412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e414:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d002      	beq.n	800e422 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e41e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e420:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e422:	bf00      	nop
 800e424:	3720      	adds	r7, #32
 800e426:	46bd      	mov	sp, r7
 800e428:	bd80      	pop	{r7, pc}
 800e42a:	bf00      	nop
 800e42c:	200083bc 	.word	0x200083bc
 800e430:	20008424 	.word	0x20008424
 800e434:	2000848c 	.word	0x2000848c

0800e438 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	b082      	sub	sp, #8
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e440:	f001 fb72 	bl	800fb28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e444:	4b2d      	ldr	r3, [pc, #180]	@ (800e4fc <prvAddNewTaskToReadyList+0xc4>)
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	3301      	adds	r3, #1
 800e44a:	4a2c      	ldr	r2, [pc, #176]	@ (800e4fc <prvAddNewTaskToReadyList+0xc4>)
 800e44c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e44e:	4b2c      	ldr	r3, [pc, #176]	@ (800e500 <prvAddNewTaskToReadyList+0xc8>)
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d109      	bne.n	800e46a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e456:	4a2a      	ldr	r2, [pc, #168]	@ (800e500 <prvAddNewTaskToReadyList+0xc8>)
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e45c:	4b27      	ldr	r3, [pc, #156]	@ (800e4fc <prvAddNewTaskToReadyList+0xc4>)
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	2b01      	cmp	r3, #1
 800e462:	d110      	bne.n	800e486 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e464:	f000 fc2e 	bl	800ecc4 <prvInitialiseTaskLists>
 800e468:	e00d      	b.n	800e486 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e46a:	4b26      	ldr	r3, [pc, #152]	@ (800e504 <prvAddNewTaskToReadyList+0xcc>)
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d109      	bne.n	800e486 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e472:	4b23      	ldr	r3, [pc, #140]	@ (800e500 <prvAddNewTaskToReadyList+0xc8>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e47c:	429a      	cmp	r2, r3
 800e47e:	d802      	bhi.n	800e486 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e480:	4a1f      	ldr	r2, [pc, #124]	@ (800e500 <prvAddNewTaskToReadyList+0xc8>)
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e486:	4b20      	ldr	r3, [pc, #128]	@ (800e508 <prvAddNewTaskToReadyList+0xd0>)
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	3301      	adds	r3, #1
 800e48c:	4a1e      	ldr	r2, [pc, #120]	@ (800e508 <prvAddNewTaskToReadyList+0xd0>)
 800e48e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e490:	4b1d      	ldr	r3, [pc, #116]	@ (800e508 <prvAddNewTaskToReadyList+0xd0>)
 800e492:	681a      	ldr	r2, [r3, #0]
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e49c:	4b1b      	ldr	r3, [pc, #108]	@ (800e50c <prvAddNewTaskToReadyList+0xd4>)
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	429a      	cmp	r2, r3
 800e4a2:	d903      	bls.n	800e4ac <prvAddNewTaskToReadyList+0x74>
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4a8:	4a18      	ldr	r2, [pc, #96]	@ (800e50c <prvAddNewTaskToReadyList+0xd4>)
 800e4aa:	6013      	str	r3, [r2, #0]
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4b0:	4613      	mov	r3, r2
 800e4b2:	009b      	lsls	r3, r3, #2
 800e4b4:	4413      	add	r3, r2
 800e4b6:	009b      	lsls	r3, r3, #2
 800e4b8:	4a15      	ldr	r2, [pc, #84]	@ (800e510 <prvAddNewTaskToReadyList+0xd8>)
 800e4ba:	441a      	add	r2, r3
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	3304      	adds	r3, #4
 800e4c0:	4619      	mov	r1, r3
 800e4c2:	4610      	mov	r0, r2
 800e4c4:	f7fe fdb7 	bl	800d036 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e4c8:	f001 fb60 	bl	800fb8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e4cc:	4b0d      	ldr	r3, [pc, #52]	@ (800e504 <prvAddNewTaskToReadyList+0xcc>)
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d00e      	beq.n	800e4f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e4d4:	4b0a      	ldr	r3, [pc, #40]	@ (800e500 <prvAddNewTaskToReadyList+0xc8>)
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4de:	429a      	cmp	r2, r3
 800e4e0:	d207      	bcs.n	800e4f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e4e2:	4b0c      	ldr	r3, [pc, #48]	@ (800e514 <prvAddNewTaskToReadyList+0xdc>)
 800e4e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e4e8:	601a      	str	r2, [r3, #0]
 800e4ea:	f3bf 8f4f 	dsb	sy
 800e4ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e4f2:	bf00      	nop
 800e4f4:	3708      	adds	r7, #8
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}
 800e4fa:	bf00      	nop
 800e4fc:	2000463c 	.word	0x2000463c
 800e500:	20004168 	.word	0x20004168
 800e504:	20004648 	.word	0x20004648
 800e508:	20004658 	.word	0x20004658
 800e50c:	20004644 	.word	0x20004644
 800e510:	2000416c 	.word	0x2000416c
 800e514:	e000ed04 	.word	0xe000ed04

0800e518 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b084      	sub	sp, #16
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e520:	2300      	movs	r3, #0
 800e522:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d018      	beq.n	800e55c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e52a:	4b14      	ldr	r3, [pc, #80]	@ (800e57c <vTaskDelay+0x64>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d00b      	beq.n	800e54a <vTaskDelay+0x32>
	__asm volatile
 800e532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e536:	f383 8811 	msr	BASEPRI, r3
 800e53a:	f3bf 8f6f 	isb	sy
 800e53e:	f3bf 8f4f 	dsb	sy
 800e542:	60bb      	str	r3, [r7, #8]
}
 800e544:	bf00      	nop
 800e546:	bf00      	nop
 800e548:	e7fd      	b.n	800e546 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e54a:	f000 f88b 	bl	800e664 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e54e:	2100      	movs	r1, #0
 800e550:	6878      	ldr	r0, [r7, #4]
 800e552:	f000 fe09 	bl	800f168 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e556:	f000 f893 	bl	800e680 <xTaskResumeAll>
 800e55a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d107      	bne.n	800e572 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e562:	4b07      	ldr	r3, [pc, #28]	@ (800e580 <vTaskDelay+0x68>)
 800e564:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e568:	601a      	str	r2, [r3, #0]
 800e56a:	f3bf 8f4f 	dsb	sy
 800e56e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e572:	bf00      	nop
 800e574:	3710      	adds	r7, #16
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}
 800e57a:	bf00      	nop
 800e57c:	20004664 	.word	0x20004664
 800e580:	e000ed04 	.word	0xe000ed04

0800e584 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e584:	b580      	push	{r7, lr}
 800e586:	b08a      	sub	sp, #40	@ 0x28
 800e588:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e58a:	2300      	movs	r3, #0
 800e58c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e58e:	2300      	movs	r3, #0
 800e590:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e592:	463a      	mov	r2, r7
 800e594:	1d39      	adds	r1, r7, #4
 800e596:	f107 0308 	add.w	r3, r7, #8
 800e59a:	4618      	mov	r0, r3
 800e59c:	f7fe fcea 	bl	800cf74 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e5a0:	6839      	ldr	r1, [r7, #0]
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	68ba      	ldr	r2, [r7, #8]
 800e5a6:	9202      	str	r2, [sp, #8]
 800e5a8:	9301      	str	r3, [sp, #4]
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	9300      	str	r3, [sp, #0]
 800e5ae:	2300      	movs	r3, #0
 800e5b0:	460a      	mov	r2, r1
 800e5b2:	4924      	ldr	r1, [pc, #144]	@ (800e644 <vTaskStartScheduler+0xc0>)
 800e5b4:	4824      	ldr	r0, [pc, #144]	@ (800e648 <vTaskStartScheduler+0xc4>)
 800e5b6:	f7ff fdf1 	bl	800e19c <xTaskCreateStatic>
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	4a23      	ldr	r2, [pc, #140]	@ (800e64c <vTaskStartScheduler+0xc8>)
 800e5be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e5c0:	4b22      	ldr	r3, [pc, #136]	@ (800e64c <vTaskStartScheduler+0xc8>)
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d002      	beq.n	800e5ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e5c8:	2301      	movs	r3, #1
 800e5ca:	617b      	str	r3, [r7, #20]
 800e5cc:	e001      	b.n	800e5d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e5d2:	697b      	ldr	r3, [r7, #20]
 800e5d4:	2b01      	cmp	r3, #1
 800e5d6:	d102      	bne.n	800e5de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e5d8:	f000 fe1a 	bl	800f210 <xTimerCreateTimerTask>
 800e5dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e5de:	697b      	ldr	r3, [r7, #20]
 800e5e0:	2b01      	cmp	r3, #1
 800e5e2:	d11b      	bne.n	800e61c <vTaskStartScheduler+0x98>
	__asm volatile
 800e5e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5e8:	f383 8811 	msr	BASEPRI, r3
 800e5ec:	f3bf 8f6f 	isb	sy
 800e5f0:	f3bf 8f4f 	dsb	sy
 800e5f4:	613b      	str	r3, [r7, #16]
}
 800e5f6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e5f8:	4b15      	ldr	r3, [pc, #84]	@ (800e650 <vTaskStartScheduler+0xcc>)
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	3354      	adds	r3, #84	@ 0x54
 800e5fe:	4a15      	ldr	r2, [pc, #84]	@ (800e654 <vTaskStartScheduler+0xd0>)
 800e600:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e602:	4b15      	ldr	r3, [pc, #84]	@ (800e658 <vTaskStartScheduler+0xd4>)
 800e604:	f04f 32ff 	mov.w	r2, #4294967295
 800e608:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e60a:	4b14      	ldr	r3, [pc, #80]	@ (800e65c <vTaskStartScheduler+0xd8>)
 800e60c:	2201      	movs	r2, #1
 800e60e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e610:	4b13      	ldr	r3, [pc, #76]	@ (800e660 <vTaskStartScheduler+0xdc>)
 800e612:	2200      	movs	r2, #0
 800e614:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e616:	f001 f9e3 	bl	800f9e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e61a:	e00f      	b.n	800e63c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e61c:	697b      	ldr	r3, [r7, #20]
 800e61e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e622:	d10b      	bne.n	800e63c <vTaskStartScheduler+0xb8>
	__asm volatile
 800e624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e628:	f383 8811 	msr	BASEPRI, r3
 800e62c:	f3bf 8f6f 	isb	sy
 800e630:	f3bf 8f4f 	dsb	sy
 800e634:	60fb      	str	r3, [r7, #12]
}
 800e636:	bf00      	nop
 800e638:	bf00      	nop
 800e63a:	e7fd      	b.n	800e638 <vTaskStartScheduler+0xb4>
}
 800e63c:	bf00      	nop
 800e63e:	3718      	adds	r7, #24
 800e640:	46bd      	mov	sp, r7
 800e642:	bd80      	pop	{r7, pc}
 800e644:	08012fd4 	.word	0x08012fd4
 800e648:	0800ec95 	.word	0x0800ec95
 800e64c:	20004660 	.word	0x20004660
 800e650:	20004168 	.word	0x20004168
 800e654:	20000034 	.word	0x20000034
 800e658:	2000465c 	.word	0x2000465c
 800e65c:	20004648 	.word	0x20004648
 800e660:	20004640 	.word	0x20004640

0800e664 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e664:	b480      	push	{r7}
 800e666:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e668:	4b04      	ldr	r3, [pc, #16]	@ (800e67c <vTaskSuspendAll+0x18>)
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	3301      	adds	r3, #1
 800e66e:	4a03      	ldr	r2, [pc, #12]	@ (800e67c <vTaskSuspendAll+0x18>)
 800e670:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e672:	bf00      	nop
 800e674:	46bd      	mov	sp, r7
 800e676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67a:	4770      	bx	lr
 800e67c:	20004664 	.word	0x20004664

0800e680 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e686:	2300      	movs	r3, #0
 800e688:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e68a:	2300      	movs	r3, #0
 800e68c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e68e:	4b42      	ldr	r3, [pc, #264]	@ (800e798 <xTaskResumeAll+0x118>)
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d10b      	bne.n	800e6ae <xTaskResumeAll+0x2e>
	__asm volatile
 800e696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e69a:	f383 8811 	msr	BASEPRI, r3
 800e69e:	f3bf 8f6f 	isb	sy
 800e6a2:	f3bf 8f4f 	dsb	sy
 800e6a6:	603b      	str	r3, [r7, #0]
}
 800e6a8:	bf00      	nop
 800e6aa:	bf00      	nop
 800e6ac:	e7fd      	b.n	800e6aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e6ae:	f001 fa3b 	bl	800fb28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e6b2:	4b39      	ldr	r3, [pc, #228]	@ (800e798 <xTaskResumeAll+0x118>)
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	3b01      	subs	r3, #1
 800e6b8:	4a37      	ldr	r2, [pc, #220]	@ (800e798 <xTaskResumeAll+0x118>)
 800e6ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e6bc:	4b36      	ldr	r3, [pc, #216]	@ (800e798 <xTaskResumeAll+0x118>)
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d162      	bne.n	800e78a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e6c4:	4b35      	ldr	r3, [pc, #212]	@ (800e79c <xTaskResumeAll+0x11c>)
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d05e      	beq.n	800e78a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e6cc:	e02f      	b.n	800e72e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e6ce:	4b34      	ldr	r3, [pc, #208]	@ (800e7a0 <xTaskResumeAll+0x120>)
 800e6d0:	68db      	ldr	r3, [r3, #12]
 800e6d2:	68db      	ldr	r3, [r3, #12]
 800e6d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	3318      	adds	r3, #24
 800e6da:	4618      	mov	r0, r3
 800e6dc:	f7fe fd08 	bl	800d0f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	3304      	adds	r3, #4
 800e6e4:	4618      	mov	r0, r3
 800e6e6:	f7fe fd03 	bl	800d0f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6ee:	4b2d      	ldr	r3, [pc, #180]	@ (800e7a4 <xTaskResumeAll+0x124>)
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	429a      	cmp	r2, r3
 800e6f4:	d903      	bls.n	800e6fe <xTaskResumeAll+0x7e>
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6fa:	4a2a      	ldr	r2, [pc, #168]	@ (800e7a4 <xTaskResumeAll+0x124>)
 800e6fc:	6013      	str	r3, [r2, #0]
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e702:	4613      	mov	r3, r2
 800e704:	009b      	lsls	r3, r3, #2
 800e706:	4413      	add	r3, r2
 800e708:	009b      	lsls	r3, r3, #2
 800e70a:	4a27      	ldr	r2, [pc, #156]	@ (800e7a8 <xTaskResumeAll+0x128>)
 800e70c:	441a      	add	r2, r3
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	3304      	adds	r3, #4
 800e712:	4619      	mov	r1, r3
 800e714:	4610      	mov	r0, r2
 800e716:	f7fe fc8e 	bl	800d036 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e71e:	4b23      	ldr	r3, [pc, #140]	@ (800e7ac <xTaskResumeAll+0x12c>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e724:	429a      	cmp	r2, r3
 800e726:	d302      	bcc.n	800e72e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e728:	4b21      	ldr	r3, [pc, #132]	@ (800e7b0 <xTaskResumeAll+0x130>)
 800e72a:	2201      	movs	r2, #1
 800e72c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e72e:	4b1c      	ldr	r3, [pc, #112]	@ (800e7a0 <xTaskResumeAll+0x120>)
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d1cb      	bne.n	800e6ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d001      	beq.n	800e740 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e73c:	f000 fb66 	bl	800ee0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e740:	4b1c      	ldr	r3, [pc, #112]	@ (800e7b4 <xTaskResumeAll+0x134>)
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d010      	beq.n	800e76e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e74c:	f000 f846 	bl	800e7dc <xTaskIncrementTick>
 800e750:	4603      	mov	r3, r0
 800e752:	2b00      	cmp	r3, #0
 800e754:	d002      	beq.n	800e75c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e756:	4b16      	ldr	r3, [pc, #88]	@ (800e7b0 <xTaskResumeAll+0x130>)
 800e758:	2201      	movs	r2, #1
 800e75a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	3b01      	subs	r3, #1
 800e760:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d1f1      	bne.n	800e74c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e768:	4b12      	ldr	r3, [pc, #72]	@ (800e7b4 <xTaskResumeAll+0x134>)
 800e76a:	2200      	movs	r2, #0
 800e76c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e76e:	4b10      	ldr	r3, [pc, #64]	@ (800e7b0 <xTaskResumeAll+0x130>)
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	2b00      	cmp	r3, #0
 800e774:	d009      	beq.n	800e78a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e776:	2301      	movs	r3, #1
 800e778:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e77a:	4b0f      	ldr	r3, [pc, #60]	@ (800e7b8 <xTaskResumeAll+0x138>)
 800e77c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e780:	601a      	str	r2, [r3, #0]
 800e782:	f3bf 8f4f 	dsb	sy
 800e786:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e78a:	f001 f9ff 	bl	800fb8c <vPortExitCritical>

	return xAlreadyYielded;
 800e78e:	68bb      	ldr	r3, [r7, #8]
}
 800e790:	4618      	mov	r0, r3
 800e792:	3710      	adds	r7, #16
 800e794:	46bd      	mov	sp, r7
 800e796:	bd80      	pop	{r7, pc}
 800e798:	20004664 	.word	0x20004664
 800e79c:	2000463c 	.word	0x2000463c
 800e7a0:	200045fc 	.word	0x200045fc
 800e7a4:	20004644 	.word	0x20004644
 800e7a8:	2000416c 	.word	0x2000416c
 800e7ac:	20004168 	.word	0x20004168
 800e7b0:	20004650 	.word	0x20004650
 800e7b4:	2000464c 	.word	0x2000464c
 800e7b8:	e000ed04 	.word	0xe000ed04

0800e7bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e7bc:	b480      	push	{r7}
 800e7be:	b083      	sub	sp, #12
 800e7c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e7c2:	4b05      	ldr	r3, [pc, #20]	@ (800e7d8 <xTaskGetTickCount+0x1c>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e7c8:	687b      	ldr	r3, [r7, #4]
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	370c      	adds	r7, #12
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d4:	4770      	bx	lr
 800e7d6:	bf00      	nop
 800e7d8:	20004640 	.word	0x20004640

0800e7dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b086      	sub	sp, #24
 800e7e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e7e6:	4b4f      	ldr	r3, [pc, #316]	@ (800e924 <xTaskIncrementTick+0x148>)
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	f040 8090 	bne.w	800e910 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e7f0:	4b4d      	ldr	r3, [pc, #308]	@ (800e928 <xTaskIncrementTick+0x14c>)
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	3301      	adds	r3, #1
 800e7f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e7f8:	4a4b      	ldr	r2, [pc, #300]	@ (800e928 <xTaskIncrementTick+0x14c>)
 800e7fa:	693b      	ldr	r3, [r7, #16]
 800e7fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e7fe:	693b      	ldr	r3, [r7, #16]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d121      	bne.n	800e848 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e804:	4b49      	ldr	r3, [pc, #292]	@ (800e92c <xTaskIncrementTick+0x150>)
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d00b      	beq.n	800e826 <xTaskIncrementTick+0x4a>
	__asm volatile
 800e80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e812:	f383 8811 	msr	BASEPRI, r3
 800e816:	f3bf 8f6f 	isb	sy
 800e81a:	f3bf 8f4f 	dsb	sy
 800e81e:	603b      	str	r3, [r7, #0]
}
 800e820:	bf00      	nop
 800e822:	bf00      	nop
 800e824:	e7fd      	b.n	800e822 <xTaskIncrementTick+0x46>
 800e826:	4b41      	ldr	r3, [pc, #260]	@ (800e92c <xTaskIncrementTick+0x150>)
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	60fb      	str	r3, [r7, #12]
 800e82c:	4b40      	ldr	r3, [pc, #256]	@ (800e930 <xTaskIncrementTick+0x154>)
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	4a3e      	ldr	r2, [pc, #248]	@ (800e92c <xTaskIncrementTick+0x150>)
 800e832:	6013      	str	r3, [r2, #0]
 800e834:	4a3e      	ldr	r2, [pc, #248]	@ (800e930 <xTaskIncrementTick+0x154>)
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	6013      	str	r3, [r2, #0]
 800e83a:	4b3e      	ldr	r3, [pc, #248]	@ (800e934 <xTaskIncrementTick+0x158>)
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	3301      	adds	r3, #1
 800e840:	4a3c      	ldr	r2, [pc, #240]	@ (800e934 <xTaskIncrementTick+0x158>)
 800e842:	6013      	str	r3, [r2, #0]
 800e844:	f000 fae2 	bl	800ee0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e848:	4b3b      	ldr	r3, [pc, #236]	@ (800e938 <xTaskIncrementTick+0x15c>)
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	693a      	ldr	r2, [r7, #16]
 800e84e:	429a      	cmp	r2, r3
 800e850:	d349      	bcc.n	800e8e6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e852:	4b36      	ldr	r3, [pc, #216]	@ (800e92c <xTaskIncrementTick+0x150>)
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d104      	bne.n	800e866 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e85c:	4b36      	ldr	r3, [pc, #216]	@ (800e938 <xTaskIncrementTick+0x15c>)
 800e85e:	f04f 32ff 	mov.w	r2, #4294967295
 800e862:	601a      	str	r2, [r3, #0]
					break;
 800e864:	e03f      	b.n	800e8e6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e866:	4b31      	ldr	r3, [pc, #196]	@ (800e92c <xTaskIncrementTick+0x150>)
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	68db      	ldr	r3, [r3, #12]
 800e86c:	68db      	ldr	r3, [r3, #12]
 800e86e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	685b      	ldr	r3, [r3, #4]
 800e874:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e876:	693a      	ldr	r2, [r7, #16]
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	429a      	cmp	r2, r3
 800e87c:	d203      	bcs.n	800e886 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e87e:	4a2e      	ldr	r2, [pc, #184]	@ (800e938 <xTaskIncrementTick+0x15c>)
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e884:	e02f      	b.n	800e8e6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	3304      	adds	r3, #4
 800e88a:	4618      	mov	r0, r3
 800e88c:	f7fe fc30 	bl	800d0f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e890:	68bb      	ldr	r3, [r7, #8]
 800e892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e894:	2b00      	cmp	r3, #0
 800e896:	d004      	beq.n	800e8a2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	3318      	adds	r3, #24
 800e89c:	4618      	mov	r0, r3
 800e89e:	f7fe fc27 	bl	800d0f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e8a2:	68bb      	ldr	r3, [r7, #8]
 800e8a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8a6:	4b25      	ldr	r3, [pc, #148]	@ (800e93c <xTaskIncrementTick+0x160>)
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	429a      	cmp	r2, r3
 800e8ac:	d903      	bls.n	800e8b6 <xTaskIncrementTick+0xda>
 800e8ae:	68bb      	ldr	r3, [r7, #8]
 800e8b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8b2:	4a22      	ldr	r2, [pc, #136]	@ (800e93c <xTaskIncrementTick+0x160>)
 800e8b4:	6013      	str	r3, [r2, #0]
 800e8b6:	68bb      	ldr	r3, [r7, #8]
 800e8b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8ba:	4613      	mov	r3, r2
 800e8bc:	009b      	lsls	r3, r3, #2
 800e8be:	4413      	add	r3, r2
 800e8c0:	009b      	lsls	r3, r3, #2
 800e8c2:	4a1f      	ldr	r2, [pc, #124]	@ (800e940 <xTaskIncrementTick+0x164>)
 800e8c4:	441a      	add	r2, r3
 800e8c6:	68bb      	ldr	r3, [r7, #8]
 800e8c8:	3304      	adds	r3, #4
 800e8ca:	4619      	mov	r1, r3
 800e8cc:	4610      	mov	r0, r2
 800e8ce:	f7fe fbb2 	bl	800d036 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e8d2:	68bb      	ldr	r3, [r7, #8]
 800e8d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8d6:	4b1b      	ldr	r3, [pc, #108]	@ (800e944 <xTaskIncrementTick+0x168>)
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8dc:	429a      	cmp	r2, r3
 800e8de:	d3b8      	bcc.n	800e852 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e8e0:	2301      	movs	r3, #1
 800e8e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e8e4:	e7b5      	b.n	800e852 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e8e6:	4b17      	ldr	r3, [pc, #92]	@ (800e944 <xTaskIncrementTick+0x168>)
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8ec:	4914      	ldr	r1, [pc, #80]	@ (800e940 <xTaskIncrementTick+0x164>)
 800e8ee:	4613      	mov	r3, r2
 800e8f0:	009b      	lsls	r3, r3, #2
 800e8f2:	4413      	add	r3, r2
 800e8f4:	009b      	lsls	r3, r3, #2
 800e8f6:	440b      	add	r3, r1
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	2b01      	cmp	r3, #1
 800e8fc:	d901      	bls.n	800e902 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e8fe:	2301      	movs	r3, #1
 800e900:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e902:	4b11      	ldr	r3, [pc, #68]	@ (800e948 <xTaskIncrementTick+0x16c>)
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d007      	beq.n	800e91a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e90a:	2301      	movs	r3, #1
 800e90c:	617b      	str	r3, [r7, #20]
 800e90e:	e004      	b.n	800e91a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e910:	4b0e      	ldr	r3, [pc, #56]	@ (800e94c <xTaskIncrementTick+0x170>)
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	3301      	adds	r3, #1
 800e916:	4a0d      	ldr	r2, [pc, #52]	@ (800e94c <xTaskIncrementTick+0x170>)
 800e918:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e91a:	697b      	ldr	r3, [r7, #20]
}
 800e91c:	4618      	mov	r0, r3
 800e91e:	3718      	adds	r7, #24
 800e920:	46bd      	mov	sp, r7
 800e922:	bd80      	pop	{r7, pc}
 800e924:	20004664 	.word	0x20004664
 800e928:	20004640 	.word	0x20004640
 800e92c:	200045f4 	.word	0x200045f4
 800e930:	200045f8 	.word	0x200045f8
 800e934:	20004654 	.word	0x20004654
 800e938:	2000465c 	.word	0x2000465c
 800e93c:	20004644 	.word	0x20004644
 800e940:	2000416c 	.word	0x2000416c
 800e944:	20004168 	.word	0x20004168
 800e948:	20004650 	.word	0x20004650
 800e94c:	2000464c 	.word	0x2000464c

0800e950 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e950:	b480      	push	{r7}
 800e952:	b085      	sub	sp, #20
 800e954:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e956:	4b2b      	ldr	r3, [pc, #172]	@ (800ea04 <vTaskSwitchContext+0xb4>)
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d003      	beq.n	800e966 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e95e:	4b2a      	ldr	r3, [pc, #168]	@ (800ea08 <vTaskSwitchContext+0xb8>)
 800e960:	2201      	movs	r2, #1
 800e962:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e964:	e047      	b.n	800e9f6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e966:	4b28      	ldr	r3, [pc, #160]	@ (800ea08 <vTaskSwitchContext+0xb8>)
 800e968:	2200      	movs	r2, #0
 800e96a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e96c:	4b27      	ldr	r3, [pc, #156]	@ (800ea0c <vTaskSwitchContext+0xbc>)
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	60fb      	str	r3, [r7, #12]
 800e972:	e011      	b.n	800e998 <vTaskSwitchContext+0x48>
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d10b      	bne.n	800e992 <vTaskSwitchContext+0x42>
	__asm volatile
 800e97a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e97e:	f383 8811 	msr	BASEPRI, r3
 800e982:	f3bf 8f6f 	isb	sy
 800e986:	f3bf 8f4f 	dsb	sy
 800e98a:	607b      	str	r3, [r7, #4]
}
 800e98c:	bf00      	nop
 800e98e:	bf00      	nop
 800e990:	e7fd      	b.n	800e98e <vTaskSwitchContext+0x3e>
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	3b01      	subs	r3, #1
 800e996:	60fb      	str	r3, [r7, #12]
 800e998:	491d      	ldr	r1, [pc, #116]	@ (800ea10 <vTaskSwitchContext+0xc0>)
 800e99a:	68fa      	ldr	r2, [r7, #12]
 800e99c:	4613      	mov	r3, r2
 800e99e:	009b      	lsls	r3, r3, #2
 800e9a0:	4413      	add	r3, r2
 800e9a2:	009b      	lsls	r3, r3, #2
 800e9a4:	440b      	add	r3, r1
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d0e3      	beq.n	800e974 <vTaskSwitchContext+0x24>
 800e9ac:	68fa      	ldr	r2, [r7, #12]
 800e9ae:	4613      	mov	r3, r2
 800e9b0:	009b      	lsls	r3, r3, #2
 800e9b2:	4413      	add	r3, r2
 800e9b4:	009b      	lsls	r3, r3, #2
 800e9b6:	4a16      	ldr	r2, [pc, #88]	@ (800ea10 <vTaskSwitchContext+0xc0>)
 800e9b8:	4413      	add	r3, r2
 800e9ba:	60bb      	str	r3, [r7, #8]
 800e9bc:	68bb      	ldr	r3, [r7, #8]
 800e9be:	685b      	ldr	r3, [r3, #4]
 800e9c0:	685a      	ldr	r2, [r3, #4]
 800e9c2:	68bb      	ldr	r3, [r7, #8]
 800e9c4:	605a      	str	r2, [r3, #4]
 800e9c6:	68bb      	ldr	r3, [r7, #8]
 800e9c8:	685a      	ldr	r2, [r3, #4]
 800e9ca:	68bb      	ldr	r3, [r7, #8]
 800e9cc:	3308      	adds	r3, #8
 800e9ce:	429a      	cmp	r2, r3
 800e9d0:	d104      	bne.n	800e9dc <vTaskSwitchContext+0x8c>
 800e9d2:	68bb      	ldr	r3, [r7, #8]
 800e9d4:	685b      	ldr	r3, [r3, #4]
 800e9d6:	685a      	ldr	r2, [r3, #4]
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	605a      	str	r2, [r3, #4]
 800e9dc:	68bb      	ldr	r3, [r7, #8]
 800e9de:	685b      	ldr	r3, [r3, #4]
 800e9e0:	68db      	ldr	r3, [r3, #12]
 800e9e2:	4a0c      	ldr	r2, [pc, #48]	@ (800ea14 <vTaskSwitchContext+0xc4>)
 800e9e4:	6013      	str	r3, [r2, #0]
 800e9e6:	4a09      	ldr	r2, [pc, #36]	@ (800ea0c <vTaskSwitchContext+0xbc>)
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e9ec:	4b09      	ldr	r3, [pc, #36]	@ (800ea14 <vTaskSwitchContext+0xc4>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	3354      	adds	r3, #84	@ 0x54
 800e9f2:	4a09      	ldr	r2, [pc, #36]	@ (800ea18 <vTaskSwitchContext+0xc8>)
 800e9f4:	6013      	str	r3, [r2, #0]
}
 800e9f6:	bf00      	nop
 800e9f8:	3714      	adds	r7, #20
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea00:	4770      	bx	lr
 800ea02:	bf00      	nop
 800ea04:	20004664 	.word	0x20004664
 800ea08:	20004650 	.word	0x20004650
 800ea0c:	20004644 	.word	0x20004644
 800ea10:	2000416c 	.word	0x2000416c
 800ea14:	20004168 	.word	0x20004168
 800ea18:	20000034 	.word	0x20000034

0800ea1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b084      	sub	sp, #16
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	6078      	str	r0, [r7, #4]
 800ea24:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d10b      	bne.n	800ea44 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ea2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea30:	f383 8811 	msr	BASEPRI, r3
 800ea34:	f3bf 8f6f 	isb	sy
 800ea38:	f3bf 8f4f 	dsb	sy
 800ea3c:	60fb      	str	r3, [r7, #12]
}
 800ea3e:	bf00      	nop
 800ea40:	bf00      	nop
 800ea42:	e7fd      	b.n	800ea40 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ea44:	4b07      	ldr	r3, [pc, #28]	@ (800ea64 <vTaskPlaceOnEventList+0x48>)
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	3318      	adds	r3, #24
 800ea4a:	4619      	mov	r1, r3
 800ea4c:	6878      	ldr	r0, [r7, #4]
 800ea4e:	f7fe fb16 	bl	800d07e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ea52:	2101      	movs	r1, #1
 800ea54:	6838      	ldr	r0, [r7, #0]
 800ea56:	f000 fb87 	bl	800f168 <prvAddCurrentTaskToDelayedList>
}
 800ea5a:	bf00      	nop
 800ea5c:	3710      	adds	r7, #16
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	bd80      	pop	{r7, pc}
 800ea62:	bf00      	nop
 800ea64:	20004168 	.word	0x20004168

0800ea68 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b086      	sub	sp, #24
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	60f8      	str	r0, [r7, #12]
 800ea70:	60b9      	str	r1, [r7, #8]
 800ea72:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d10b      	bne.n	800ea92 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ea7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea7e:	f383 8811 	msr	BASEPRI, r3
 800ea82:	f3bf 8f6f 	isb	sy
 800ea86:	f3bf 8f4f 	dsb	sy
 800ea8a:	617b      	str	r3, [r7, #20]
}
 800ea8c:	bf00      	nop
 800ea8e:	bf00      	nop
 800ea90:	e7fd      	b.n	800ea8e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ea92:	4b0a      	ldr	r3, [pc, #40]	@ (800eabc <vTaskPlaceOnEventListRestricted+0x54>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	3318      	adds	r3, #24
 800ea98:	4619      	mov	r1, r3
 800ea9a:	68f8      	ldr	r0, [r7, #12]
 800ea9c:	f7fe facb 	bl	800d036 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d002      	beq.n	800eaac <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800eaa6:	f04f 33ff 	mov.w	r3, #4294967295
 800eaaa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800eaac:	6879      	ldr	r1, [r7, #4]
 800eaae:	68b8      	ldr	r0, [r7, #8]
 800eab0:	f000 fb5a 	bl	800f168 <prvAddCurrentTaskToDelayedList>
	}
 800eab4:	bf00      	nop
 800eab6:	3718      	adds	r7, #24
 800eab8:	46bd      	mov	sp, r7
 800eaba:	bd80      	pop	{r7, pc}
 800eabc:	20004168 	.word	0x20004168

0800eac0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800eac0:	b580      	push	{r7, lr}
 800eac2:	b086      	sub	sp, #24
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	68db      	ldr	r3, [r3, #12]
 800eacc:	68db      	ldr	r3, [r3, #12]
 800eace:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ead0:	693b      	ldr	r3, [r7, #16]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d10b      	bne.n	800eaee <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ead6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eada:	f383 8811 	msr	BASEPRI, r3
 800eade:	f3bf 8f6f 	isb	sy
 800eae2:	f3bf 8f4f 	dsb	sy
 800eae6:	60fb      	str	r3, [r7, #12]
}
 800eae8:	bf00      	nop
 800eaea:	bf00      	nop
 800eaec:	e7fd      	b.n	800eaea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800eaee:	693b      	ldr	r3, [r7, #16]
 800eaf0:	3318      	adds	r3, #24
 800eaf2:	4618      	mov	r0, r3
 800eaf4:	f7fe fafc 	bl	800d0f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eaf8:	4b1d      	ldr	r3, [pc, #116]	@ (800eb70 <xTaskRemoveFromEventList+0xb0>)
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d11d      	bne.n	800eb3c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800eb00:	693b      	ldr	r3, [r7, #16]
 800eb02:	3304      	adds	r3, #4
 800eb04:	4618      	mov	r0, r3
 800eb06:	f7fe faf3 	bl	800d0f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800eb0a:	693b      	ldr	r3, [r7, #16]
 800eb0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb0e:	4b19      	ldr	r3, [pc, #100]	@ (800eb74 <xTaskRemoveFromEventList+0xb4>)
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	429a      	cmp	r2, r3
 800eb14:	d903      	bls.n	800eb1e <xTaskRemoveFromEventList+0x5e>
 800eb16:	693b      	ldr	r3, [r7, #16]
 800eb18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb1a:	4a16      	ldr	r2, [pc, #88]	@ (800eb74 <xTaskRemoveFromEventList+0xb4>)
 800eb1c:	6013      	str	r3, [r2, #0]
 800eb1e:	693b      	ldr	r3, [r7, #16]
 800eb20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb22:	4613      	mov	r3, r2
 800eb24:	009b      	lsls	r3, r3, #2
 800eb26:	4413      	add	r3, r2
 800eb28:	009b      	lsls	r3, r3, #2
 800eb2a:	4a13      	ldr	r2, [pc, #76]	@ (800eb78 <xTaskRemoveFromEventList+0xb8>)
 800eb2c:	441a      	add	r2, r3
 800eb2e:	693b      	ldr	r3, [r7, #16]
 800eb30:	3304      	adds	r3, #4
 800eb32:	4619      	mov	r1, r3
 800eb34:	4610      	mov	r0, r2
 800eb36:	f7fe fa7e 	bl	800d036 <vListInsertEnd>
 800eb3a:	e005      	b.n	800eb48 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	3318      	adds	r3, #24
 800eb40:	4619      	mov	r1, r3
 800eb42:	480e      	ldr	r0, [pc, #56]	@ (800eb7c <xTaskRemoveFromEventList+0xbc>)
 800eb44:	f7fe fa77 	bl	800d036 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eb48:	693b      	ldr	r3, [r7, #16]
 800eb4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb4c:	4b0c      	ldr	r3, [pc, #48]	@ (800eb80 <xTaskRemoveFromEventList+0xc0>)
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb52:	429a      	cmp	r2, r3
 800eb54:	d905      	bls.n	800eb62 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800eb56:	2301      	movs	r3, #1
 800eb58:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800eb5a:	4b0a      	ldr	r3, [pc, #40]	@ (800eb84 <xTaskRemoveFromEventList+0xc4>)
 800eb5c:	2201      	movs	r2, #1
 800eb5e:	601a      	str	r2, [r3, #0]
 800eb60:	e001      	b.n	800eb66 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800eb62:	2300      	movs	r3, #0
 800eb64:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800eb66:	697b      	ldr	r3, [r7, #20]
}
 800eb68:	4618      	mov	r0, r3
 800eb6a:	3718      	adds	r7, #24
 800eb6c:	46bd      	mov	sp, r7
 800eb6e:	bd80      	pop	{r7, pc}
 800eb70:	20004664 	.word	0x20004664
 800eb74:	20004644 	.word	0x20004644
 800eb78:	2000416c 	.word	0x2000416c
 800eb7c:	200045fc 	.word	0x200045fc
 800eb80:	20004168 	.word	0x20004168
 800eb84:	20004650 	.word	0x20004650

0800eb88 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800eb88:	b480      	push	{r7}
 800eb8a:	b083      	sub	sp, #12
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800eb90:	4b06      	ldr	r3, [pc, #24]	@ (800ebac <vTaskInternalSetTimeOutState+0x24>)
 800eb92:	681a      	ldr	r2, [r3, #0]
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800eb98:	4b05      	ldr	r3, [pc, #20]	@ (800ebb0 <vTaskInternalSetTimeOutState+0x28>)
 800eb9a:	681a      	ldr	r2, [r3, #0]
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	605a      	str	r2, [r3, #4]
}
 800eba0:	bf00      	nop
 800eba2:	370c      	adds	r7, #12
 800eba4:	46bd      	mov	sp, r7
 800eba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebaa:	4770      	bx	lr
 800ebac:	20004654 	.word	0x20004654
 800ebb0:	20004640 	.word	0x20004640

0800ebb4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ebb4:	b580      	push	{r7, lr}
 800ebb6:	b088      	sub	sp, #32
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
 800ebbc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d10b      	bne.n	800ebdc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ebc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebc8:	f383 8811 	msr	BASEPRI, r3
 800ebcc:	f3bf 8f6f 	isb	sy
 800ebd0:	f3bf 8f4f 	dsb	sy
 800ebd4:	613b      	str	r3, [r7, #16]
}
 800ebd6:	bf00      	nop
 800ebd8:	bf00      	nop
 800ebda:	e7fd      	b.n	800ebd8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d10b      	bne.n	800ebfa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ebe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebe6:	f383 8811 	msr	BASEPRI, r3
 800ebea:	f3bf 8f6f 	isb	sy
 800ebee:	f3bf 8f4f 	dsb	sy
 800ebf2:	60fb      	str	r3, [r7, #12]
}
 800ebf4:	bf00      	nop
 800ebf6:	bf00      	nop
 800ebf8:	e7fd      	b.n	800ebf6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ebfa:	f000 ff95 	bl	800fb28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ebfe:	4b1d      	ldr	r3, [pc, #116]	@ (800ec74 <xTaskCheckForTimeOut+0xc0>)
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	685b      	ldr	r3, [r3, #4]
 800ec08:	69ba      	ldr	r2, [r7, #24]
 800ec0a:	1ad3      	subs	r3, r2, r3
 800ec0c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec16:	d102      	bne.n	800ec1e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ec18:	2300      	movs	r3, #0
 800ec1a:	61fb      	str	r3, [r7, #28]
 800ec1c:	e023      	b.n	800ec66 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	681a      	ldr	r2, [r3, #0]
 800ec22:	4b15      	ldr	r3, [pc, #84]	@ (800ec78 <xTaskCheckForTimeOut+0xc4>)
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	429a      	cmp	r2, r3
 800ec28:	d007      	beq.n	800ec3a <xTaskCheckForTimeOut+0x86>
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	685b      	ldr	r3, [r3, #4]
 800ec2e:	69ba      	ldr	r2, [r7, #24]
 800ec30:	429a      	cmp	r2, r3
 800ec32:	d302      	bcc.n	800ec3a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ec34:	2301      	movs	r3, #1
 800ec36:	61fb      	str	r3, [r7, #28]
 800ec38:	e015      	b.n	800ec66 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	697a      	ldr	r2, [r7, #20]
 800ec40:	429a      	cmp	r2, r3
 800ec42:	d20b      	bcs.n	800ec5c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ec44:	683b      	ldr	r3, [r7, #0]
 800ec46:	681a      	ldr	r2, [r3, #0]
 800ec48:	697b      	ldr	r3, [r7, #20]
 800ec4a:	1ad2      	subs	r2, r2, r3
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ec50:	6878      	ldr	r0, [r7, #4]
 800ec52:	f7ff ff99 	bl	800eb88 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ec56:	2300      	movs	r3, #0
 800ec58:	61fb      	str	r3, [r7, #28]
 800ec5a:	e004      	b.n	800ec66 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ec5c:	683b      	ldr	r3, [r7, #0]
 800ec5e:	2200      	movs	r2, #0
 800ec60:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ec62:	2301      	movs	r3, #1
 800ec64:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ec66:	f000 ff91 	bl	800fb8c <vPortExitCritical>

	return xReturn;
 800ec6a:	69fb      	ldr	r3, [r7, #28]
}
 800ec6c:	4618      	mov	r0, r3
 800ec6e:	3720      	adds	r7, #32
 800ec70:	46bd      	mov	sp, r7
 800ec72:	bd80      	pop	{r7, pc}
 800ec74:	20004640 	.word	0x20004640
 800ec78:	20004654 	.word	0x20004654

0800ec7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ec7c:	b480      	push	{r7}
 800ec7e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ec80:	4b03      	ldr	r3, [pc, #12]	@ (800ec90 <vTaskMissedYield+0x14>)
 800ec82:	2201      	movs	r2, #1
 800ec84:	601a      	str	r2, [r3, #0]
}
 800ec86:	bf00      	nop
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8e:	4770      	bx	lr
 800ec90:	20004650 	.word	0x20004650

0800ec94 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b082      	sub	sp, #8
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ec9c:	f000 f852 	bl	800ed44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800eca0:	4b06      	ldr	r3, [pc, #24]	@ (800ecbc <prvIdleTask+0x28>)
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	2b01      	cmp	r3, #1
 800eca6:	d9f9      	bls.n	800ec9c <prvIdleTask+0x8>
			{
				taskYIELD();
 800eca8:	4b05      	ldr	r3, [pc, #20]	@ (800ecc0 <prvIdleTask+0x2c>)
 800ecaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ecae:	601a      	str	r2, [r3, #0]
 800ecb0:	f3bf 8f4f 	dsb	sy
 800ecb4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ecb8:	e7f0      	b.n	800ec9c <prvIdleTask+0x8>
 800ecba:	bf00      	nop
 800ecbc:	2000416c 	.word	0x2000416c
 800ecc0:	e000ed04 	.word	0xe000ed04

0800ecc4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	b082      	sub	sp, #8
 800ecc8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ecca:	2300      	movs	r3, #0
 800eccc:	607b      	str	r3, [r7, #4]
 800ecce:	e00c      	b.n	800ecea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ecd0:	687a      	ldr	r2, [r7, #4]
 800ecd2:	4613      	mov	r3, r2
 800ecd4:	009b      	lsls	r3, r3, #2
 800ecd6:	4413      	add	r3, r2
 800ecd8:	009b      	lsls	r3, r3, #2
 800ecda:	4a12      	ldr	r2, [pc, #72]	@ (800ed24 <prvInitialiseTaskLists+0x60>)
 800ecdc:	4413      	add	r3, r2
 800ecde:	4618      	mov	r0, r3
 800ece0:	f7fe f97c 	bl	800cfdc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	3301      	adds	r3, #1
 800ece8:	607b      	str	r3, [r7, #4]
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	2b37      	cmp	r3, #55	@ 0x37
 800ecee:	d9ef      	bls.n	800ecd0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ecf0:	480d      	ldr	r0, [pc, #52]	@ (800ed28 <prvInitialiseTaskLists+0x64>)
 800ecf2:	f7fe f973 	bl	800cfdc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ecf6:	480d      	ldr	r0, [pc, #52]	@ (800ed2c <prvInitialiseTaskLists+0x68>)
 800ecf8:	f7fe f970 	bl	800cfdc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ecfc:	480c      	ldr	r0, [pc, #48]	@ (800ed30 <prvInitialiseTaskLists+0x6c>)
 800ecfe:	f7fe f96d 	bl	800cfdc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ed02:	480c      	ldr	r0, [pc, #48]	@ (800ed34 <prvInitialiseTaskLists+0x70>)
 800ed04:	f7fe f96a 	bl	800cfdc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ed08:	480b      	ldr	r0, [pc, #44]	@ (800ed38 <prvInitialiseTaskLists+0x74>)
 800ed0a:	f7fe f967 	bl	800cfdc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ed0e:	4b0b      	ldr	r3, [pc, #44]	@ (800ed3c <prvInitialiseTaskLists+0x78>)
 800ed10:	4a05      	ldr	r2, [pc, #20]	@ (800ed28 <prvInitialiseTaskLists+0x64>)
 800ed12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ed14:	4b0a      	ldr	r3, [pc, #40]	@ (800ed40 <prvInitialiseTaskLists+0x7c>)
 800ed16:	4a05      	ldr	r2, [pc, #20]	@ (800ed2c <prvInitialiseTaskLists+0x68>)
 800ed18:	601a      	str	r2, [r3, #0]
}
 800ed1a:	bf00      	nop
 800ed1c:	3708      	adds	r7, #8
 800ed1e:	46bd      	mov	sp, r7
 800ed20:	bd80      	pop	{r7, pc}
 800ed22:	bf00      	nop
 800ed24:	2000416c 	.word	0x2000416c
 800ed28:	200045cc 	.word	0x200045cc
 800ed2c:	200045e0 	.word	0x200045e0
 800ed30:	200045fc 	.word	0x200045fc
 800ed34:	20004610 	.word	0x20004610
 800ed38:	20004628 	.word	0x20004628
 800ed3c:	200045f4 	.word	0x200045f4
 800ed40:	200045f8 	.word	0x200045f8

0800ed44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ed44:	b580      	push	{r7, lr}
 800ed46:	b082      	sub	sp, #8
 800ed48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ed4a:	e019      	b.n	800ed80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ed4c:	f000 feec 	bl	800fb28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed50:	4b10      	ldr	r3, [pc, #64]	@ (800ed94 <prvCheckTasksWaitingTermination+0x50>)
 800ed52:	68db      	ldr	r3, [r3, #12]
 800ed54:	68db      	ldr	r3, [r3, #12]
 800ed56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	3304      	adds	r3, #4
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	f7fe f9c7 	bl	800d0f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ed62:	4b0d      	ldr	r3, [pc, #52]	@ (800ed98 <prvCheckTasksWaitingTermination+0x54>)
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	3b01      	subs	r3, #1
 800ed68:	4a0b      	ldr	r2, [pc, #44]	@ (800ed98 <prvCheckTasksWaitingTermination+0x54>)
 800ed6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ed6c:	4b0b      	ldr	r3, [pc, #44]	@ (800ed9c <prvCheckTasksWaitingTermination+0x58>)
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	3b01      	subs	r3, #1
 800ed72:	4a0a      	ldr	r2, [pc, #40]	@ (800ed9c <prvCheckTasksWaitingTermination+0x58>)
 800ed74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ed76:	f000 ff09 	bl	800fb8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ed7a:	6878      	ldr	r0, [r7, #4]
 800ed7c:	f000 f810 	bl	800eda0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ed80:	4b06      	ldr	r3, [pc, #24]	@ (800ed9c <prvCheckTasksWaitingTermination+0x58>)
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d1e1      	bne.n	800ed4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ed88:	bf00      	nop
 800ed8a:	bf00      	nop
 800ed8c:	3708      	adds	r7, #8
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	bd80      	pop	{r7, pc}
 800ed92:	bf00      	nop
 800ed94:	20004610 	.word	0x20004610
 800ed98:	2000463c 	.word	0x2000463c
 800ed9c:	20004624 	.word	0x20004624

0800eda0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800eda0:	b580      	push	{r7, lr}
 800eda2:	b084      	sub	sp, #16
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	3354      	adds	r3, #84	@ 0x54
 800edac:	4618      	mov	r0, r3
 800edae:	f002 f8b3 	bl	8010f18 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d108      	bne.n	800edce <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800edc0:	4618      	mov	r0, r3
 800edc2:	f001 f8a1 	bl	800ff08 <vPortFree>
				vPortFree( pxTCB );
 800edc6:	6878      	ldr	r0, [r7, #4]
 800edc8:	f001 f89e 	bl	800ff08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800edcc:	e019      	b.n	800ee02 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800edd4:	2b01      	cmp	r3, #1
 800edd6:	d103      	bne.n	800ede0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800edd8:	6878      	ldr	r0, [r7, #4]
 800edda:	f001 f895 	bl	800ff08 <vPortFree>
	}
 800edde:	e010      	b.n	800ee02 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ede6:	2b02      	cmp	r3, #2
 800ede8:	d00b      	beq.n	800ee02 <prvDeleteTCB+0x62>
	__asm volatile
 800edea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edee:	f383 8811 	msr	BASEPRI, r3
 800edf2:	f3bf 8f6f 	isb	sy
 800edf6:	f3bf 8f4f 	dsb	sy
 800edfa:	60fb      	str	r3, [r7, #12]
}
 800edfc:	bf00      	nop
 800edfe:	bf00      	nop
 800ee00:	e7fd      	b.n	800edfe <prvDeleteTCB+0x5e>
	}
 800ee02:	bf00      	nop
 800ee04:	3710      	adds	r7, #16
 800ee06:	46bd      	mov	sp, r7
 800ee08:	bd80      	pop	{r7, pc}
	...

0800ee0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ee0c:	b480      	push	{r7}
 800ee0e:	b083      	sub	sp, #12
 800ee10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ee12:	4b0c      	ldr	r3, [pc, #48]	@ (800ee44 <prvResetNextTaskUnblockTime+0x38>)
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d104      	bne.n	800ee26 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ee1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ee48 <prvResetNextTaskUnblockTime+0x3c>)
 800ee1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ee22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ee24:	e008      	b.n	800ee38 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee26:	4b07      	ldr	r3, [pc, #28]	@ (800ee44 <prvResetNextTaskUnblockTime+0x38>)
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	68db      	ldr	r3, [r3, #12]
 800ee2c:	68db      	ldr	r3, [r3, #12]
 800ee2e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	685b      	ldr	r3, [r3, #4]
 800ee34:	4a04      	ldr	r2, [pc, #16]	@ (800ee48 <prvResetNextTaskUnblockTime+0x3c>)
 800ee36:	6013      	str	r3, [r2, #0]
}
 800ee38:	bf00      	nop
 800ee3a:	370c      	adds	r7, #12
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee42:	4770      	bx	lr
 800ee44:	200045f4 	.word	0x200045f4
 800ee48:	2000465c 	.word	0x2000465c

0800ee4c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ee4c:	b480      	push	{r7}
 800ee4e:	b083      	sub	sp, #12
 800ee50:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ee52:	4b0b      	ldr	r3, [pc, #44]	@ (800ee80 <xTaskGetSchedulerState+0x34>)
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d102      	bne.n	800ee60 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	607b      	str	r3, [r7, #4]
 800ee5e:	e008      	b.n	800ee72 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee60:	4b08      	ldr	r3, [pc, #32]	@ (800ee84 <xTaskGetSchedulerState+0x38>)
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d102      	bne.n	800ee6e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ee68:	2302      	movs	r3, #2
 800ee6a:	607b      	str	r3, [r7, #4]
 800ee6c:	e001      	b.n	800ee72 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ee6e:	2300      	movs	r3, #0
 800ee70:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ee72:	687b      	ldr	r3, [r7, #4]
	}
 800ee74:	4618      	mov	r0, r3
 800ee76:	370c      	adds	r7, #12
 800ee78:	46bd      	mov	sp, r7
 800ee7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7e:	4770      	bx	lr
 800ee80:	20004648 	.word	0x20004648
 800ee84:	20004664 	.word	0x20004664

0800ee88 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ee88:	b580      	push	{r7, lr}
 800ee8a:	b084      	sub	sp, #16
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ee94:	2300      	movs	r3, #0
 800ee96:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d051      	beq.n	800ef42 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ee9e:	68bb      	ldr	r3, [r7, #8]
 800eea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eea2:	4b2a      	ldr	r3, [pc, #168]	@ (800ef4c <xTaskPriorityInherit+0xc4>)
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eea8:	429a      	cmp	r2, r3
 800eeaa:	d241      	bcs.n	800ef30 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800eeac:	68bb      	ldr	r3, [r7, #8]
 800eeae:	699b      	ldr	r3, [r3, #24]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	db06      	blt.n	800eec2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eeb4:	4b25      	ldr	r3, [pc, #148]	@ (800ef4c <xTaskPriorityInherit+0xc4>)
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeba:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800eebe:	68bb      	ldr	r3, [r7, #8]
 800eec0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800eec2:	68bb      	ldr	r3, [r7, #8]
 800eec4:	6959      	ldr	r1, [r3, #20]
 800eec6:	68bb      	ldr	r3, [r7, #8]
 800eec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eeca:	4613      	mov	r3, r2
 800eecc:	009b      	lsls	r3, r3, #2
 800eece:	4413      	add	r3, r2
 800eed0:	009b      	lsls	r3, r3, #2
 800eed2:	4a1f      	ldr	r2, [pc, #124]	@ (800ef50 <xTaskPriorityInherit+0xc8>)
 800eed4:	4413      	add	r3, r2
 800eed6:	4299      	cmp	r1, r3
 800eed8:	d122      	bne.n	800ef20 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eeda:	68bb      	ldr	r3, [r7, #8]
 800eedc:	3304      	adds	r3, #4
 800eede:	4618      	mov	r0, r3
 800eee0:	f7fe f906 	bl	800d0f0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800eee4:	4b19      	ldr	r3, [pc, #100]	@ (800ef4c <xTaskPriorityInherit+0xc4>)
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eeea:	68bb      	ldr	r3, [r7, #8]
 800eeec:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800eeee:	68bb      	ldr	r3, [r7, #8]
 800eef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eef2:	4b18      	ldr	r3, [pc, #96]	@ (800ef54 <xTaskPriorityInherit+0xcc>)
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	429a      	cmp	r2, r3
 800eef8:	d903      	bls.n	800ef02 <xTaskPriorityInherit+0x7a>
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eefe:	4a15      	ldr	r2, [pc, #84]	@ (800ef54 <xTaskPriorityInherit+0xcc>)
 800ef00:	6013      	str	r3, [r2, #0]
 800ef02:	68bb      	ldr	r3, [r7, #8]
 800ef04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef06:	4613      	mov	r3, r2
 800ef08:	009b      	lsls	r3, r3, #2
 800ef0a:	4413      	add	r3, r2
 800ef0c:	009b      	lsls	r3, r3, #2
 800ef0e:	4a10      	ldr	r2, [pc, #64]	@ (800ef50 <xTaskPriorityInherit+0xc8>)
 800ef10:	441a      	add	r2, r3
 800ef12:	68bb      	ldr	r3, [r7, #8]
 800ef14:	3304      	adds	r3, #4
 800ef16:	4619      	mov	r1, r3
 800ef18:	4610      	mov	r0, r2
 800ef1a:	f7fe f88c 	bl	800d036 <vListInsertEnd>
 800ef1e:	e004      	b.n	800ef2a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ef20:	4b0a      	ldr	r3, [pc, #40]	@ (800ef4c <xTaskPriorityInherit+0xc4>)
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef26:	68bb      	ldr	r3, [r7, #8]
 800ef28:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ef2a:	2301      	movs	r3, #1
 800ef2c:	60fb      	str	r3, [r7, #12]
 800ef2e:	e008      	b.n	800ef42 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ef34:	4b05      	ldr	r3, [pc, #20]	@ (800ef4c <xTaskPriorityInherit+0xc4>)
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef3a:	429a      	cmp	r2, r3
 800ef3c:	d201      	bcs.n	800ef42 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ef3e:	2301      	movs	r3, #1
 800ef40:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ef42:	68fb      	ldr	r3, [r7, #12]
	}
 800ef44:	4618      	mov	r0, r3
 800ef46:	3710      	adds	r7, #16
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd80      	pop	{r7, pc}
 800ef4c:	20004168 	.word	0x20004168
 800ef50:	2000416c 	.word	0x2000416c
 800ef54:	20004644 	.word	0x20004644

0800ef58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	b086      	sub	sp, #24
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ef64:	2300      	movs	r3, #0
 800ef66:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d058      	beq.n	800f020 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ef6e:	4b2f      	ldr	r3, [pc, #188]	@ (800f02c <xTaskPriorityDisinherit+0xd4>)
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	693a      	ldr	r2, [r7, #16]
 800ef74:	429a      	cmp	r2, r3
 800ef76:	d00b      	beq.n	800ef90 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ef78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef7c:	f383 8811 	msr	BASEPRI, r3
 800ef80:	f3bf 8f6f 	isb	sy
 800ef84:	f3bf 8f4f 	dsb	sy
 800ef88:	60fb      	str	r3, [r7, #12]
}
 800ef8a:	bf00      	nop
 800ef8c:	bf00      	nop
 800ef8e:	e7fd      	b.n	800ef8c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ef90:	693b      	ldr	r3, [r7, #16]
 800ef92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d10b      	bne.n	800efb0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ef98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef9c:	f383 8811 	msr	BASEPRI, r3
 800efa0:	f3bf 8f6f 	isb	sy
 800efa4:	f3bf 8f4f 	dsb	sy
 800efa8:	60bb      	str	r3, [r7, #8]
}
 800efaa:	bf00      	nop
 800efac:	bf00      	nop
 800efae:	e7fd      	b.n	800efac <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800efb0:	693b      	ldr	r3, [r7, #16]
 800efb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efb4:	1e5a      	subs	r2, r3, #1
 800efb6:	693b      	ldr	r3, [r7, #16]
 800efb8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efbe:	693b      	ldr	r3, [r7, #16]
 800efc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efc2:	429a      	cmp	r2, r3
 800efc4:	d02c      	beq.n	800f020 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800efc6:	693b      	ldr	r3, [r7, #16]
 800efc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d128      	bne.n	800f020 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800efce:	693b      	ldr	r3, [r7, #16]
 800efd0:	3304      	adds	r3, #4
 800efd2:	4618      	mov	r0, r3
 800efd4:	f7fe f88c 	bl	800d0f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800efd8:	693b      	ldr	r3, [r7, #16]
 800efda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800efdc:	693b      	ldr	r3, [r7, #16]
 800efde:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800efe0:	693b      	ldr	r3, [r7, #16]
 800efe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efe4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800efe8:	693b      	ldr	r3, [r7, #16]
 800efea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800efec:	693b      	ldr	r3, [r7, #16]
 800efee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eff0:	4b0f      	ldr	r3, [pc, #60]	@ (800f030 <xTaskPriorityDisinherit+0xd8>)
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	429a      	cmp	r2, r3
 800eff6:	d903      	bls.n	800f000 <xTaskPriorityDisinherit+0xa8>
 800eff8:	693b      	ldr	r3, [r7, #16]
 800effa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800effc:	4a0c      	ldr	r2, [pc, #48]	@ (800f030 <xTaskPriorityDisinherit+0xd8>)
 800effe:	6013      	str	r3, [r2, #0]
 800f000:	693b      	ldr	r3, [r7, #16]
 800f002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f004:	4613      	mov	r3, r2
 800f006:	009b      	lsls	r3, r3, #2
 800f008:	4413      	add	r3, r2
 800f00a:	009b      	lsls	r3, r3, #2
 800f00c:	4a09      	ldr	r2, [pc, #36]	@ (800f034 <xTaskPriorityDisinherit+0xdc>)
 800f00e:	441a      	add	r2, r3
 800f010:	693b      	ldr	r3, [r7, #16]
 800f012:	3304      	adds	r3, #4
 800f014:	4619      	mov	r1, r3
 800f016:	4610      	mov	r0, r2
 800f018:	f7fe f80d 	bl	800d036 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f01c:	2301      	movs	r3, #1
 800f01e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f020:	697b      	ldr	r3, [r7, #20]
	}
 800f022:	4618      	mov	r0, r3
 800f024:	3718      	adds	r7, #24
 800f026:	46bd      	mov	sp, r7
 800f028:	bd80      	pop	{r7, pc}
 800f02a:	bf00      	nop
 800f02c:	20004168 	.word	0x20004168
 800f030:	20004644 	.word	0x20004644
 800f034:	2000416c 	.word	0x2000416c

0800f038 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b088      	sub	sp, #32
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
 800f040:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f046:	2301      	movs	r3, #1
 800f048:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d06c      	beq.n	800f12a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f050:	69bb      	ldr	r3, [r7, #24]
 800f052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f054:	2b00      	cmp	r3, #0
 800f056:	d10b      	bne.n	800f070 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800f058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f05c:	f383 8811 	msr	BASEPRI, r3
 800f060:	f3bf 8f6f 	isb	sy
 800f064:	f3bf 8f4f 	dsb	sy
 800f068:	60fb      	str	r3, [r7, #12]
}
 800f06a:	bf00      	nop
 800f06c:	bf00      	nop
 800f06e:	e7fd      	b.n	800f06c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f070:	69bb      	ldr	r3, [r7, #24]
 800f072:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f074:	683a      	ldr	r2, [r7, #0]
 800f076:	429a      	cmp	r2, r3
 800f078:	d902      	bls.n	800f080 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f07a:	683b      	ldr	r3, [r7, #0]
 800f07c:	61fb      	str	r3, [r7, #28]
 800f07e:	e002      	b.n	800f086 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f080:	69bb      	ldr	r3, [r7, #24]
 800f082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f084:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f086:	69bb      	ldr	r3, [r7, #24]
 800f088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f08a:	69fa      	ldr	r2, [r7, #28]
 800f08c:	429a      	cmp	r2, r3
 800f08e:	d04c      	beq.n	800f12a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f090:	69bb      	ldr	r3, [r7, #24]
 800f092:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f094:	697a      	ldr	r2, [r7, #20]
 800f096:	429a      	cmp	r2, r3
 800f098:	d147      	bne.n	800f12a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f09a:	4b26      	ldr	r3, [pc, #152]	@ (800f134 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	69ba      	ldr	r2, [r7, #24]
 800f0a0:	429a      	cmp	r2, r3
 800f0a2:	d10b      	bne.n	800f0bc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800f0a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0a8:	f383 8811 	msr	BASEPRI, r3
 800f0ac:	f3bf 8f6f 	isb	sy
 800f0b0:	f3bf 8f4f 	dsb	sy
 800f0b4:	60bb      	str	r3, [r7, #8]
}
 800f0b6:	bf00      	nop
 800f0b8:	bf00      	nop
 800f0ba:	e7fd      	b.n	800f0b8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f0bc:	69bb      	ldr	r3, [r7, #24]
 800f0be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0c0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f0c2:	69bb      	ldr	r3, [r7, #24]
 800f0c4:	69fa      	ldr	r2, [r7, #28]
 800f0c6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f0c8:	69bb      	ldr	r3, [r7, #24]
 800f0ca:	699b      	ldr	r3, [r3, #24]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	db04      	blt.n	800f0da <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f0d0:	69fb      	ldr	r3, [r7, #28]
 800f0d2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f0d6:	69bb      	ldr	r3, [r7, #24]
 800f0d8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f0da:	69bb      	ldr	r3, [r7, #24]
 800f0dc:	6959      	ldr	r1, [r3, #20]
 800f0de:	693a      	ldr	r2, [r7, #16]
 800f0e0:	4613      	mov	r3, r2
 800f0e2:	009b      	lsls	r3, r3, #2
 800f0e4:	4413      	add	r3, r2
 800f0e6:	009b      	lsls	r3, r3, #2
 800f0e8:	4a13      	ldr	r2, [pc, #76]	@ (800f138 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f0ea:	4413      	add	r3, r2
 800f0ec:	4299      	cmp	r1, r3
 800f0ee:	d11c      	bne.n	800f12a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f0f0:	69bb      	ldr	r3, [r7, #24]
 800f0f2:	3304      	adds	r3, #4
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	f7fd fffb 	bl	800d0f0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f0fa:	69bb      	ldr	r3, [r7, #24]
 800f0fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0fe:	4b0f      	ldr	r3, [pc, #60]	@ (800f13c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	429a      	cmp	r2, r3
 800f104:	d903      	bls.n	800f10e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800f106:	69bb      	ldr	r3, [r7, #24]
 800f108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f10a:	4a0c      	ldr	r2, [pc, #48]	@ (800f13c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f10c:	6013      	str	r3, [r2, #0]
 800f10e:	69bb      	ldr	r3, [r7, #24]
 800f110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f112:	4613      	mov	r3, r2
 800f114:	009b      	lsls	r3, r3, #2
 800f116:	4413      	add	r3, r2
 800f118:	009b      	lsls	r3, r3, #2
 800f11a:	4a07      	ldr	r2, [pc, #28]	@ (800f138 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f11c:	441a      	add	r2, r3
 800f11e:	69bb      	ldr	r3, [r7, #24]
 800f120:	3304      	adds	r3, #4
 800f122:	4619      	mov	r1, r3
 800f124:	4610      	mov	r0, r2
 800f126:	f7fd ff86 	bl	800d036 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f12a:	bf00      	nop
 800f12c:	3720      	adds	r7, #32
 800f12e:	46bd      	mov	sp, r7
 800f130:	bd80      	pop	{r7, pc}
 800f132:	bf00      	nop
 800f134:	20004168 	.word	0x20004168
 800f138:	2000416c 	.word	0x2000416c
 800f13c:	20004644 	.word	0x20004644

0800f140 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f140:	b480      	push	{r7}
 800f142:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f144:	4b07      	ldr	r3, [pc, #28]	@ (800f164 <pvTaskIncrementMutexHeldCount+0x24>)
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d004      	beq.n	800f156 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f14c:	4b05      	ldr	r3, [pc, #20]	@ (800f164 <pvTaskIncrementMutexHeldCount+0x24>)
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f152:	3201      	adds	r2, #1
 800f154:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800f156:	4b03      	ldr	r3, [pc, #12]	@ (800f164 <pvTaskIncrementMutexHeldCount+0x24>)
 800f158:	681b      	ldr	r3, [r3, #0]
	}
 800f15a:	4618      	mov	r0, r3
 800f15c:	46bd      	mov	sp, r7
 800f15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f162:	4770      	bx	lr
 800f164:	20004168 	.word	0x20004168

0800f168 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b084      	sub	sp, #16
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	6078      	str	r0, [r7, #4]
 800f170:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f172:	4b21      	ldr	r3, [pc, #132]	@ (800f1f8 <prvAddCurrentTaskToDelayedList+0x90>)
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f178:	4b20      	ldr	r3, [pc, #128]	@ (800f1fc <prvAddCurrentTaskToDelayedList+0x94>)
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	3304      	adds	r3, #4
 800f17e:	4618      	mov	r0, r3
 800f180:	f7fd ffb6 	bl	800d0f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f18a:	d10a      	bne.n	800f1a2 <prvAddCurrentTaskToDelayedList+0x3a>
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d007      	beq.n	800f1a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f192:	4b1a      	ldr	r3, [pc, #104]	@ (800f1fc <prvAddCurrentTaskToDelayedList+0x94>)
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	3304      	adds	r3, #4
 800f198:	4619      	mov	r1, r3
 800f19a:	4819      	ldr	r0, [pc, #100]	@ (800f200 <prvAddCurrentTaskToDelayedList+0x98>)
 800f19c:	f7fd ff4b 	bl	800d036 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f1a0:	e026      	b.n	800f1f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f1a2:	68fa      	ldr	r2, [r7, #12]
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	4413      	add	r3, r2
 800f1a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f1aa:	4b14      	ldr	r3, [pc, #80]	@ (800f1fc <prvAddCurrentTaskToDelayedList+0x94>)
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	68ba      	ldr	r2, [r7, #8]
 800f1b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f1b2:	68ba      	ldr	r2, [r7, #8]
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	429a      	cmp	r2, r3
 800f1b8:	d209      	bcs.n	800f1ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f1ba:	4b12      	ldr	r3, [pc, #72]	@ (800f204 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f1bc:	681a      	ldr	r2, [r3, #0]
 800f1be:	4b0f      	ldr	r3, [pc, #60]	@ (800f1fc <prvAddCurrentTaskToDelayedList+0x94>)
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	3304      	adds	r3, #4
 800f1c4:	4619      	mov	r1, r3
 800f1c6:	4610      	mov	r0, r2
 800f1c8:	f7fd ff59 	bl	800d07e <vListInsert>
}
 800f1cc:	e010      	b.n	800f1f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f1ce:	4b0e      	ldr	r3, [pc, #56]	@ (800f208 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f1d0:	681a      	ldr	r2, [r3, #0]
 800f1d2:	4b0a      	ldr	r3, [pc, #40]	@ (800f1fc <prvAddCurrentTaskToDelayedList+0x94>)
 800f1d4:	681b      	ldr	r3, [r3, #0]
 800f1d6:	3304      	adds	r3, #4
 800f1d8:	4619      	mov	r1, r3
 800f1da:	4610      	mov	r0, r2
 800f1dc:	f7fd ff4f 	bl	800d07e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f1e0:	4b0a      	ldr	r3, [pc, #40]	@ (800f20c <prvAddCurrentTaskToDelayedList+0xa4>)
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	68ba      	ldr	r2, [r7, #8]
 800f1e6:	429a      	cmp	r2, r3
 800f1e8:	d202      	bcs.n	800f1f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f1ea:	4a08      	ldr	r2, [pc, #32]	@ (800f20c <prvAddCurrentTaskToDelayedList+0xa4>)
 800f1ec:	68bb      	ldr	r3, [r7, #8]
 800f1ee:	6013      	str	r3, [r2, #0]
}
 800f1f0:	bf00      	nop
 800f1f2:	3710      	adds	r7, #16
 800f1f4:	46bd      	mov	sp, r7
 800f1f6:	bd80      	pop	{r7, pc}
 800f1f8:	20004640 	.word	0x20004640
 800f1fc:	20004168 	.word	0x20004168
 800f200:	20004628 	.word	0x20004628
 800f204:	200045f8 	.word	0x200045f8
 800f208:	200045f4 	.word	0x200045f4
 800f20c:	2000465c 	.word	0x2000465c

0800f210 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f210:	b580      	push	{r7, lr}
 800f212:	b08a      	sub	sp, #40	@ 0x28
 800f214:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f216:	2300      	movs	r3, #0
 800f218:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f21a:	f000 fb13 	bl	800f844 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f21e:	4b1d      	ldr	r3, [pc, #116]	@ (800f294 <xTimerCreateTimerTask+0x84>)
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	2b00      	cmp	r3, #0
 800f224:	d021      	beq.n	800f26a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f226:	2300      	movs	r3, #0
 800f228:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f22a:	2300      	movs	r3, #0
 800f22c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f22e:	1d3a      	adds	r2, r7, #4
 800f230:	f107 0108 	add.w	r1, r7, #8
 800f234:	f107 030c 	add.w	r3, r7, #12
 800f238:	4618      	mov	r0, r3
 800f23a:	f7fd feb5 	bl	800cfa8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f23e:	6879      	ldr	r1, [r7, #4]
 800f240:	68bb      	ldr	r3, [r7, #8]
 800f242:	68fa      	ldr	r2, [r7, #12]
 800f244:	9202      	str	r2, [sp, #8]
 800f246:	9301      	str	r3, [sp, #4]
 800f248:	2302      	movs	r3, #2
 800f24a:	9300      	str	r3, [sp, #0]
 800f24c:	2300      	movs	r3, #0
 800f24e:	460a      	mov	r2, r1
 800f250:	4911      	ldr	r1, [pc, #68]	@ (800f298 <xTimerCreateTimerTask+0x88>)
 800f252:	4812      	ldr	r0, [pc, #72]	@ (800f29c <xTimerCreateTimerTask+0x8c>)
 800f254:	f7fe ffa2 	bl	800e19c <xTaskCreateStatic>
 800f258:	4603      	mov	r3, r0
 800f25a:	4a11      	ldr	r2, [pc, #68]	@ (800f2a0 <xTimerCreateTimerTask+0x90>)
 800f25c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f25e:	4b10      	ldr	r3, [pc, #64]	@ (800f2a0 <xTimerCreateTimerTask+0x90>)
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	2b00      	cmp	r3, #0
 800f264:	d001      	beq.n	800f26a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f266:	2301      	movs	r3, #1
 800f268:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f26a:	697b      	ldr	r3, [r7, #20]
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d10b      	bne.n	800f288 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f274:	f383 8811 	msr	BASEPRI, r3
 800f278:	f3bf 8f6f 	isb	sy
 800f27c:	f3bf 8f4f 	dsb	sy
 800f280:	613b      	str	r3, [r7, #16]
}
 800f282:	bf00      	nop
 800f284:	bf00      	nop
 800f286:	e7fd      	b.n	800f284 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f288:	697b      	ldr	r3, [r7, #20]
}
 800f28a:	4618      	mov	r0, r3
 800f28c:	3718      	adds	r7, #24
 800f28e:	46bd      	mov	sp, r7
 800f290:	bd80      	pop	{r7, pc}
 800f292:	bf00      	nop
 800f294:	20004698 	.word	0x20004698
 800f298:	08012fdc 	.word	0x08012fdc
 800f29c:	0800f3dd 	.word	0x0800f3dd
 800f2a0:	2000469c 	.word	0x2000469c

0800f2a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f2a4:	b580      	push	{r7, lr}
 800f2a6:	b08a      	sub	sp, #40	@ 0x28
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	60f8      	str	r0, [r7, #12]
 800f2ac:	60b9      	str	r1, [r7, #8]
 800f2ae:	607a      	str	r2, [r7, #4]
 800f2b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d10b      	bne.n	800f2d4 <xTimerGenericCommand+0x30>
	__asm volatile
 800f2bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2c0:	f383 8811 	msr	BASEPRI, r3
 800f2c4:	f3bf 8f6f 	isb	sy
 800f2c8:	f3bf 8f4f 	dsb	sy
 800f2cc:	623b      	str	r3, [r7, #32]
}
 800f2ce:	bf00      	nop
 800f2d0:	bf00      	nop
 800f2d2:	e7fd      	b.n	800f2d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f2d4:	4b19      	ldr	r3, [pc, #100]	@ (800f33c <xTimerGenericCommand+0x98>)
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d02a      	beq.n	800f332 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f2dc:	68bb      	ldr	r3, [r7, #8]
 800f2de:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f2e8:	68bb      	ldr	r3, [r7, #8]
 800f2ea:	2b05      	cmp	r3, #5
 800f2ec:	dc18      	bgt.n	800f320 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f2ee:	f7ff fdad 	bl	800ee4c <xTaskGetSchedulerState>
 800f2f2:	4603      	mov	r3, r0
 800f2f4:	2b02      	cmp	r3, #2
 800f2f6:	d109      	bne.n	800f30c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f2f8:	4b10      	ldr	r3, [pc, #64]	@ (800f33c <xTimerGenericCommand+0x98>)
 800f2fa:	6818      	ldr	r0, [r3, #0]
 800f2fc:	f107 0110 	add.w	r1, r7, #16
 800f300:	2300      	movs	r3, #0
 800f302:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f304:	f7fe f8d2 	bl	800d4ac <xQueueGenericSend>
 800f308:	6278      	str	r0, [r7, #36]	@ 0x24
 800f30a:	e012      	b.n	800f332 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f30c:	4b0b      	ldr	r3, [pc, #44]	@ (800f33c <xTimerGenericCommand+0x98>)
 800f30e:	6818      	ldr	r0, [r3, #0]
 800f310:	f107 0110 	add.w	r1, r7, #16
 800f314:	2300      	movs	r3, #0
 800f316:	2200      	movs	r2, #0
 800f318:	f7fe f8c8 	bl	800d4ac <xQueueGenericSend>
 800f31c:	6278      	str	r0, [r7, #36]	@ 0x24
 800f31e:	e008      	b.n	800f332 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f320:	4b06      	ldr	r3, [pc, #24]	@ (800f33c <xTimerGenericCommand+0x98>)
 800f322:	6818      	ldr	r0, [r3, #0]
 800f324:	f107 0110 	add.w	r1, r7, #16
 800f328:	2300      	movs	r3, #0
 800f32a:	683a      	ldr	r2, [r7, #0]
 800f32c:	f7fe f9c0 	bl	800d6b0 <xQueueGenericSendFromISR>
 800f330:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f334:	4618      	mov	r0, r3
 800f336:	3728      	adds	r7, #40	@ 0x28
 800f338:	46bd      	mov	sp, r7
 800f33a:	bd80      	pop	{r7, pc}
 800f33c:	20004698 	.word	0x20004698

0800f340 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b088      	sub	sp, #32
 800f344:	af02      	add	r7, sp, #8
 800f346:	6078      	str	r0, [r7, #4]
 800f348:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f34a:	4b23      	ldr	r3, [pc, #140]	@ (800f3d8 <prvProcessExpiredTimer+0x98>)
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	68db      	ldr	r3, [r3, #12]
 800f350:	68db      	ldr	r3, [r3, #12]
 800f352:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f354:	697b      	ldr	r3, [r7, #20]
 800f356:	3304      	adds	r3, #4
 800f358:	4618      	mov	r0, r3
 800f35a:	f7fd fec9 	bl	800d0f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f35e:	697b      	ldr	r3, [r7, #20]
 800f360:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f364:	f003 0304 	and.w	r3, r3, #4
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d023      	beq.n	800f3b4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f36c:	697b      	ldr	r3, [r7, #20]
 800f36e:	699a      	ldr	r2, [r3, #24]
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	18d1      	adds	r1, r2, r3
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	683a      	ldr	r2, [r7, #0]
 800f378:	6978      	ldr	r0, [r7, #20]
 800f37a:	f000 f8d5 	bl	800f528 <prvInsertTimerInActiveList>
 800f37e:	4603      	mov	r3, r0
 800f380:	2b00      	cmp	r3, #0
 800f382:	d020      	beq.n	800f3c6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f384:	2300      	movs	r3, #0
 800f386:	9300      	str	r3, [sp, #0]
 800f388:	2300      	movs	r3, #0
 800f38a:	687a      	ldr	r2, [r7, #4]
 800f38c:	2100      	movs	r1, #0
 800f38e:	6978      	ldr	r0, [r7, #20]
 800f390:	f7ff ff88 	bl	800f2a4 <xTimerGenericCommand>
 800f394:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f396:	693b      	ldr	r3, [r7, #16]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d114      	bne.n	800f3c6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f39c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3a0:	f383 8811 	msr	BASEPRI, r3
 800f3a4:	f3bf 8f6f 	isb	sy
 800f3a8:	f3bf 8f4f 	dsb	sy
 800f3ac:	60fb      	str	r3, [r7, #12]
}
 800f3ae:	bf00      	nop
 800f3b0:	bf00      	nop
 800f3b2:	e7fd      	b.n	800f3b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f3b4:	697b      	ldr	r3, [r7, #20]
 800f3b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f3ba:	f023 0301 	bic.w	r3, r3, #1
 800f3be:	b2da      	uxtb	r2, r3
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f3c6:	697b      	ldr	r3, [r7, #20]
 800f3c8:	6a1b      	ldr	r3, [r3, #32]
 800f3ca:	6978      	ldr	r0, [r7, #20]
 800f3cc:	4798      	blx	r3
}
 800f3ce:	bf00      	nop
 800f3d0:	3718      	adds	r7, #24
 800f3d2:	46bd      	mov	sp, r7
 800f3d4:	bd80      	pop	{r7, pc}
 800f3d6:	bf00      	nop
 800f3d8:	20004690 	.word	0x20004690

0800f3dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f3dc:	b580      	push	{r7, lr}
 800f3de:	b084      	sub	sp, #16
 800f3e0:	af00      	add	r7, sp, #0
 800f3e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f3e4:	f107 0308 	add.w	r3, r7, #8
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	f000 f859 	bl	800f4a0 <prvGetNextExpireTime>
 800f3ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f3f0:	68bb      	ldr	r3, [r7, #8]
 800f3f2:	4619      	mov	r1, r3
 800f3f4:	68f8      	ldr	r0, [r7, #12]
 800f3f6:	f000 f805 	bl	800f404 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f3fa:	f000 f8d7 	bl	800f5ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f3fe:	bf00      	nop
 800f400:	e7f0      	b.n	800f3e4 <prvTimerTask+0x8>
	...

0800f404 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b084      	sub	sp, #16
 800f408:	af00      	add	r7, sp, #0
 800f40a:	6078      	str	r0, [r7, #4]
 800f40c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f40e:	f7ff f929 	bl	800e664 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f412:	f107 0308 	add.w	r3, r7, #8
 800f416:	4618      	mov	r0, r3
 800f418:	f000 f866 	bl	800f4e8 <prvSampleTimeNow>
 800f41c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d130      	bne.n	800f486 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d10a      	bne.n	800f440 <prvProcessTimerOrBlockTask+0x3c>
 800f42a:	687a      	ldr	r2, [r7, #4]
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	429a      	cmp	r2, r3
 800f430:	d806      	bhi.n	800f440 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f432:	f7ff f925 	bl	800e680 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f436:	68f9      	ldr	r1, [r7, #12]
 800f438:	6878      	ldr	r0, [r7, #4]
 800f43a:	f7ff ff81 	bl	800f340 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f43e:	e024      	b.n	800f48a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d008      	beq.n	800f458 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f446:	4b13      	ldr	r3, [pc, #76]	@ (800f494 <prvProcessTimerOrBlockTask+0x90>)
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d101      	bne.n	800f454 <prvProcessTimerOrBlockTask+0x50>
 800f450:	2301      	movs	r3, #1
 800f452:	e000      	b.n	800f456 <prvProcessTimerOrBlockTask+0x52>
 800f454:	2300      	movs	r3, #0
 800f456:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f458:	4b0f      	ldr	r3, [pc, #60]	@ (800f498 <prvProcessTimerOrBlockTask+0x94>)
 800f45a:	6818      	ldr	r0, [r3, #0]
 800f45c:	687a      	ldr	r2, [r7, #4]
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	1ad3      	subs	r3, r2, r3
 800f462:	683a      	ldr	r2, [r7, #0]
 800f464:	4619      	mov	r1, r3
 800f466:	f7fe fe65 	bl	800e134 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f46a:	f7ff f909 	bl	800e680 <xTaskResumeAll>
 800f46e:	4603      	mov	r3, r0
 800f470:	2b00      	cmp	r3, #0
 800f472:	d10a      	bne.n	800f48a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f474:	4b09      	ldr	r3, [pc, #36]	@ (800f49c <prvProcessTimerOrBlockTask+0x98>)
 800f476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f47a:	601a      	str	r2, [r3, #0]
 800f47c:	f3bf 8f4f 	dsb	sy
 800f480:	f3bf 8f6f 	isb	sy
}
 800f484:	e001      	b.n	800f48a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f486:	f7ff f8fb 	bl	800e680 <xTaskResumeAll>
}
 800f48a:	bf00      	nop
 800f48c:	3710      	adds	r7, #16
 800f48e:	46bd      	mov	sp, r7
 800f490:	bd80      	pop	{r7, pc}
 800f492:	bf00      	nop
 800f494:	20004694 	.word	0x20004694
 800f498:	20004698 	.word	0x20004698
 800f49c:	e000ed04 	.word	0xe000ed04

0800f4a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f4a0:	b480      	push	{r7}
 800f4a2:	b085      	sub	sp, #20
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f4a8:	4b0e      	ldr	r3, [pc, #56]	@ (800f4e4 <prvGetNextExpireTime+0x44>)
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d101      	bne.n	800f4b6 <prvGetNextExpireTime+0x16>
 800f4b2:	2201      	movs	r2, #1
 800f4b4:	e000      	b.n	800f4b8 <prvGetNextExpireTime+0x18>
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d105      	bne.n	800f4d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f4c4:	4b07      	ldr	r3, [pc, #28]	@ (800f4e4 <prvGetNextExpireTime+0x44>)
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	68db      	ldr	r3, [r3, #12]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	60fb      	str	r3, [r7, #12]
 800f4ce:	e001      	b.n	800f4d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f4d4:	68fb      	ldr	r3, [r7, #12]
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3714      	adds	r7, #20
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e0:	4770      	bx	lr
 800f4e2:	bf00      	nop
 800f4e4:	20004690 	.word	0x20004690

0800f4e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b084      	sub	sp, #16
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f4f0:	f7ff f964 	bl	800e7bc <xTaskGetTickCount>
 800f4f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f4f6:	4b0b      	ldr	r3, [pc, #44]	@ (800f524 <prvSampleTimeNow+0x3c>)
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	68fa      	ldr	r2, [r7, #12]
 800f4fc:	429a      	cmp	r2, r3
 800f4fe:	d205      	bcs.n	800f50c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f500:	f000 f93a 	bl	800f778 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	2201      	movs	r2, #1
 800f508:	601a      	str	r2, [r3, #0]
 800f50a:	e002      	b.n	800f512 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	2200      	movs	r2, #0
 800f510:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f512:	4a04      	ldr	r2, [pc, #16]	@ (800f524 <prvSampleTimeNow+0x3c>)
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f518:	68fb      	ldr	r3, [r7, #12]
}
 800f51a:	4618      	mov	r0, r3
 800f51c:	3710      	adds	r7, #16
 800f51e:	46bd      	mov	sp, r7
 800f520:	bd80      	pop	{r7, pc}
 800f522:	bf00      	nop
 800f524:	200046a0 	.word	0x200046a0

0800f528 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b086      	sub	sp, #24
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	60f8      	str	r0, [r7, #12]
 800f530:	60b9      	str	r1, [r7, #8]
 800f532:	607a      	str	r2, [r7, #4]
 800f534:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f536:	2300      	movs	r3, #0
 800f538:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	68ba      	ldr	r2, [r7, #8]
 800f53e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	68fa      	ldr	r2, [r7, #12]
 800f544:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f546:	68ba      	ldr	r2, [r7, #8]
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	429a      	cmp	r2, r3
 800f54c:	d812      	bhi.n	800f574 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f54e:	687a      	ldr	r2, [r7, #4]
 800f550:	683b      	ldr	r3, [r7, #0]
 800f552:	1ad2      	subs	r2, r2, r3
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	699b      	ldr	r3, [r3, #24]
 800f558:	429a      	cmp	r2, r3
 800f55a:	d302      	bcc.n	800f562 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f55c:	2301      	movs	r3, #1
 800f55e:	617b      	str	r3, [r7, #20]
 800f560:	e01b      	b.n	800f59a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f562:	4b10      	ldr	r3, [pc, #64]	@ (800f5a4 <prvInsertTimerInActiveList+0x7c>)
 800f564:	681a      	ldr	r2, [r3, #0]
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	3304      	adds	r3, #4
 800f56a:	4619      	mov	r1, r3
 800f56c:	4610      	mov	r0, r2
 800f56e:	f7fd fd86 	bl	800d07e <vListInsert>
 800f572:	e012      	b.n	800f59a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f574:	687a      	ldr	r2, [r7, #4]
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	429a      	cmp	r2, r3
 800f57a:	d206      	bcs.n	800f58a <prvInsertTimerInActiveList+0x62>
 800f57c:	68ba      	ldr	r2, [r7, #8]
 800f57e:	683b      	ldr	r3, [r7, #0]
 800f580:	429a      	cmp	r2, r3
 800f582:	d302      	bcc.n	800f58a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f584:	2301      	movs	r3, #1
 800f586:	617b      	str	r3, [r7, #20]
 800f588:	e007      	b.n	800f59a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f58a:	4b07      	ldr	r3, [pc, #28]	@ (800f5a8 <prvInsertTimerInActiveList+0x80>)
 800f58c:	681a      	ldr	r2, [r3, #0]
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	3304      	adds	r3, #4
 800f592:	4619      	mov	r1, r3
 800f594:	4610      	mov	r0, r2
 800f596:	f7fd fd72 	bl	800d07e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f59a:	697b      	ldr	r3, [r7, #20]
}
 800f59c:	4618      	mov	r0, r3
 800f59e:	3718      	adds	r7, #24
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	bd80      	pop	{r7, pc}
 800f5a4:	20004694 	.word	0x20004694
 800f5a8:	20004690 	.word	0x20004690

0800f5ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b08e      	sub	sp, #56	@ 0x38
 800f5b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f5b2:	e0ce      	b.n	800f752 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	da19      	bge.n	800f5ee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f5ba:	1d3b      	adds	r3, r7, #4
 800f5bc:	3304      	adds	r3, #4
 800f5be:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f5c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d10b      	bne.n	800f5de <prvProcessReceivedCommands+0x32>
	__asm volatile
 800f5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5ca:	f383 8811 	msr	BASEPRI, r3
 800f5ce:	f3bf 8f6f 	isb	sy
 800f5d2:	f3bf 8f4f 	dsb	sy
 800f5d6:	61fb      	str	r3, [r7, #28]
}
 800f5d8:	bf00      	nop
 800f5da:	bf00      	nop
 800f5dc:	e7fd      	b.n	800f5da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f5e4:	6850      	ldr	r0, [r2, #4]
 800f5e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f5e8:	6892      	ldr	r2, [r2, #8]
 800f5ea:	4611      	mov	r1, r2
 800f5ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	f2c0 80ae 	blt.w	800f752 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5fc:	695b      	ldr	r3, [r3, #20]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d004      	beq.n	800f60c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f604:	3304      	adds	r3, #4
 800f606:	4618      	mov	r0, r3
 800f608:	f7fd fd72 	bl	800d0f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f60c:	463b      	mov	r3, r7
 800f60e:	4618      	mov	r0, r3
 800f610:	f7ff ff6a 	bl	800f4e8 <prvSampleTimeNow>
 800f614:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	2b09      	cmp	r3, #9
 800f61a:	f200 8097 	bhi.w	800f74c <prvProcessReceivedCommands+0x1a0>
 800f61e:	a201      	add	r2, pc, #4	@ (adr r2, 800f624 <prvProcessReceivedCommands+0x78>)
 800f620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f624:	0800f64d 	.word	0x0800f64d
 800f628:	0800f64d 	.word	0x0800f64d
 800f62c:	0800f64d 	.word	0x0800f64d
 800f630:	0800f6c3 	.word	0x0800f6c3
 800f634:	0800f6d7 	.word	0x0800f6d7
 800f638:	0800f723 	.word	0x0800f723
 800f63c:	0800f64d 	.word	0x0800f64d
 800f640:	0800f64d 	.word	0x0800f64d
 800f644:	0800f6c3 	.word	0x0800f6c3
 800f648:	0800f6d7 	.word	0x0800f6d7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f64c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f64e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f652:	f043 0301 	orr.w	r3, r3, #1
 800f656:	b2da      	uxtb	r2, r3
 800f658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f65a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f65e:	68ba      	ldr	r2, [r7, #8]
 800f660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f662:	699b      	ldr	r3, [r3, #24]
 800f664:	18d1      	adds	r1, r2, r3
 800f666:	68bb      	ldr	r3, [r7, #8]
 800f668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f66a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f66c:	f7ff ff5c 	bl	800f528 <prvInsertTimerInActiveList>
 800f670:	4603      	mov	r3, r0
 800f672:	2b00      	cmp	r3, #0
 800f674:	d06c      	beq.n	800f750 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f678:	6a1b      	ldr	r3, [r3, #32]
 800f67a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f67c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f67e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f680:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f684:	f003 0304 	and.w	r3, r3, #4
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d061      	beq.n	800f750 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f68c:	68ba      	ldr	r2, [r7, #8]
 800f68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f690:	699b      	ldr	r3, [r3, #24]
 800f692:	441a      	add	r2, r3
 800f694:	2300      	movs	r3, #0
 800f696:	9300      	str	r3, [sp, #0]
 800f698:	2300      	movs	r3, #0
 800f69a:	2100      	movs	r1, #0
 800f69c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f69e:	f7ff fe01 	bl	800f2a4 <xTimerGenericCommand>
 800f6a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f6a4:	6a3b      	ldr	r3, [r7, #32]
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d152      	bne.n	800f750 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800f6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ae:	f383 8811 	msr	BASEPRI, r3
 800f6b2:	f3bf 8f6f 	isb	sy
 800f6b6:	f3bf 8f4f 	dsb	sy
 800f6ba:	61bb      	str	r3, [r7, #24]
}
 800f6bc:	bf00      	nop
 800f6be:	bf00      	nop
 800f6c0:	e7fd      	b.n	800f6be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f6c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f6c8:	f023 0301 	bic.w	r3, r3, #1
 800f6cc:	b2da      	uxtb	r2, r3
 800f6ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f6d4:	e03d      	b.n	800f752 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f6dc:	f043 0301 	orr.w	r3, r3, #1
 800f6e0:	b2da      	uxtb	r2, r3
 800f6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f6e8:	68ba      	ldr	r2, [r7, #8]
 800f6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6ec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f6ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6f0:	699b      	ldr	r3, [r3, #24]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d10b      	bne.n	800f70e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800f6f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6fa:	f383 8811 	msr	BASEPRI, r3
 800f6fe:	f3bf 8f6f 	isb	sy
 800f702:	f3bf 8f4f 	dsb	sy
 800f706:	617b      	str	r3, [r7, #20]
}
 800f708:	bf00      	nop
 800f70a:	bf00      	nop
 800f70c:	e7fd      	b.n	800f70a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f710:	699a      	ldr	r2, [r3, #24]
 800f712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f714:	18d1      	adds	r1, r2, r3
 800f716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f71a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f71c:	f7ff ff04 	bl	800f528 <prvInsertTimerInActiveList>
					break;
 800f720:	e017      	b.n	800f752 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f724:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f728:	f003 0302 	and.w	r3, r3, #2
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d103      	bne.n	800f738 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800f730:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f732:	f000 fbe9 	bl	800ff08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f736:	e00c      	b.n	800f752 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f73a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f73e:	f023 0301 	bic.w	r3, r3, #1
 800f742:	b2da      	uxtb	r2, r3
 800f744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f746:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f74a:	e002      	b.n	800f752 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800f74c:	bf00      	nop
 800f74e:	e000      	b.n	800f752 <prvProcessReceivedCommands+0x1a6>
					break;
 800f750:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f752:	4b08      	ldr	r3, [pc, #32]	@ (800f774 <prvProcessReceivedCommands+0x1c8>)
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	1d39      	adds	r1, r7, #4
 800f758:	2200      	movs	r2, #0
 800f75a:	4618      	mov	r0, r3
 800f75c:	f7fe f8d6 	bl	800d90c <xQueueReceive>
 800f760:	4603      	mov	r3, r0
 800f762:	2b00      	cmp	r3, #0
 800f764:	f47f af26 	bne.w	800f5b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f768:	bf00      	nop
 800f76a:	bf00      	nop
 800f76c:	3730      	adds	r7, #48	@ 0x30
 800f76e:	46bd      	mov	sp, r7
 800f770:	bd80      	pop	{r7, pc}
 800f772:	bf00      	nop
 800f774:	20004698 	.word	0x20004698

0800f778 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f778:	b580      	push	{r7, lr}
 800f77a:	b088      	sub	sp, #32
 800f77c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f77e:	e049      	b.n	800f814 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f780:	4b2e      	ldr	r3, [pc, #184]	@ (800f83c <prvSwitchTimerLists+0xc4>)
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	68db      	ldr	r3, [r3, #12]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f78a:	4b2c      	ldr	r3, [pc, #176]	@ (800f83c <prvSwitchTimerLists+0xc4>)
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	68db      	ldr	r3, [r3, #12]
 800f790:	68db      	ldr	r3, [r3, #12]
 800f792:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	3304      	adds	r3, #4
 800f798:	4618      	mov	r0, r3
 800f79a:	f7fd fca9 	bl	800d0f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	6a1b      	ldr	r3, [r3, #32]
 800f7a2:	68f8      	ldr	r0, [r7, #12]
 800f7a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f7ac:	f003 0304 	and.w	r3, r3, #4
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d02f      	beq.n	800f814 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	699b      	ldr	r3, [r3, #24]
 800f7b8:	693a      	ldr	r2, [r7, #16]
 800f7ba:	4413      	add	r3, r2
 800f7bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f7be:	68ba      	ldr	r2, [r7, #8]
 800f7c0:	693b      	ldr	r3, [r7, #16]
 800f7c2:	429a      	cmp	r2, r3
 800f7c4:	d90e      	bls.n	800f7e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	68ba      	ldr	r2, [r7, #8]
 800f7ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	68fa      	ldr	r2, [r7, #12]
 800f7d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f7d2:	4b1a      	ldr	r3, [pc, #104]	@ (800f83c <prvSwitchTimerLists+0xc4>)
 800f7d4:	681a      	ldr	r2, [r3, #0]
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	3304      	adds	r3, #4
 800f7da:	4619      	mov	r1, r3
 800f7dc:	4610      	mov	r0, r2
 800f7de:	f7fd fc4e 	bl	800d07e <vListInsert>
 800f7e2:	e017      	b.n	800f814 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	9300      	str	r3, [sp, #0]
 800f7e8:	2300      	movs	r3, #0
 800f7ea:	693a      	ldr	r2, [r7, #16]
 800f7ec:	2100      	movs	r1, #0
 800f7ee:	68f8      	ldr	r0, [r7, #12]
 800f7f0:	f7ff fd58 	bl	800f2a4 <xTimerGenericCommand>
 800f7f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d10b      	bne.n	800f814 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f7fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f800:	f383 8811 	msr	BASEPRI, r3
 800f804:	f3bf 8f6f 	isb	sy
 800f808:	f3bf 8f4f 	dsb	sy
 800f80c:	603b      	str	r3, [r7, #0]
}
 800f80e:	bf00      	nop
 800f810:	bf00      	nop
 800f812:	e7fd      	b.n	800f810 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f814:	4b09      	ldr	r3, [pc, #36]	@ (800f83c <prvSwitchTimerLists+0xc4>)
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d1b0      	bne.n	800f780 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f81e:	4b07      	ldr	r3, [pc, #28]	@ (800f83c <prvSwitchTimerLists+0xc4>)
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f824:	4b06      	ldr	r3, [pc, #24]	@ (800f840 <prvSwitchTimerLists+0xc8>)
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	4a04      	ldr	r2, [pc, #16]	@ (800f83c <prvSwitchTimerLists+0xc4>)
 800f82a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f82c:	4a04      	ldr	r2, [pc, #16]	@ (800f840 <prvSwitchTimerLists+0xc8>)
 800f82e:	697b      	ldr	r3, [r7, #20]
 800f830:	6013      	str	r3, [r2, #0]
}
 800f832:	bf00      	nop
 800f834:	3718      	adds	r7, #24
 800f836:	46bd      	mov	sp, r7
 800f838:	bd80      	pop	{r7, pc}
 800f83a:	bf00      	nop
 800f83c:	20004690 	.word	0x20004690
 800f840:	20004694 	.word	0x20004694

0800f844 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b082      	sub	sp, #8
 800f848:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f84a:	f000 f96d 	bl	800fb28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f84e:	4b15      	ldr	r3, [pc, #84]	@ (800f8a4 <prvCheckForValidListAndQueue+0x60>)
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d120      	bne.n	800f898 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f856:	4814      	ldr	r0, [pc, #80]	@ (800f8a8 <prvCheckForValidListAndQueue+0x64>)
 800f858:	f7fd fbc0 	bl	800cfdc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f85c:	4813      	ldr	r0, [pc, #76]	@ (800f8ac <prvCheckForValidListAndQueue+0x68>)
 800f85e:	f7fd fbbd 	bl	800cfdc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f862:	4b13      	ldr	r3, [pc, #76]	@ (800f8b0 <prvCheckForValidListAndQueue+0x6c>)
 800f864:	4a10      	ldr	r2, [pc, #64]	@ (800f8a8 <prvCheckForValidListAndQueue+0x64>)
 800f866:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f868:	4b12      	ldr	r3, [pc, #72]	@ (800f8b4 <prvCheckForValidListAndQueue+0x70>)
 800f86a:	4a10      	ldr	r2, [pc, #64]	@ (800f8ac <prvCheckForValidListAndQueue+0x68>)
 800f86c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f86e:	2300      	movs	r3, #0
 800f870:	9300      	str	r3, [sp, #0]
 800f872:	4b11      	ldr	r3, [pc, #68]	@ (800f8b8 <prvCheckForValidListAndQueue+0x74>)
 800f874:	4a11      	ldr	r2, [pc, #68]	@ (800f8bc <prvCheckForValidListAndQueue+0x78>)
 800f876:	2110      	movs	r1, #16
 800f878:	200a      	movs	r0, #10
 800f87a:	f7fd fccd 	bl	800d218 <xQueueGenericCreateStatic>
 800f87e:	4603      	mov	r3, r0
 800f880:	4a08      	ldr	r2, [pc, #32]	@ (800f8a4 <prvCheckForValidListAndQueue+0x60>)
 800f882:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f884:	4b07      	ldr	r3, [pc, #28]	@ (800f8a4 <prvCheckForValidListAndQueue+0x60>)
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d005      	beq.n	800f898 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f88c:	4b05      	ldr	r3, [pc, #20]	@ (800f8a4 <prvCheckForValidListAndQueue+0x60>)
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	490b      	ldr	r1, [pc, #44]	@ (800f8c0 <prvCheckForValidListAndQueue+0x7c>)
 800f892:	4618      	mov	r0, r3
 800f894:	f7fe fbfa 	bl	800e08c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f898:	f000 f978 	bl	800fb8c <vPortExitCritical>
}
 800f89c:	bf00      	nop
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd80      	pop	{r7, pc}
 800f8a2:	bf00      	nop
 800f8a4:	20004698 	.word	0x20004698
 800f8a8:	20004668 	.word	0x20004668
 800f8ac:	2000467c 	.word	0x2000467c
 800f8b0:	20004690 	.word	0x20004690
 800f8b4:	20004694 	.word	0x20004694
 800f8b8:	20004744 	.word	0x20004744
 800f8bc:	200046a4 	.word	0x200046a4
 800f8c0:	08012fe4 	.word	0x08012fe4

0800f8c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f8c4:	b480      	push	{r7}
 800f8c6:	b085      	sub	sp, #20
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	60f8      	str	r0, [r7, #12]
 800f8cc:	60b9      	str	r1, [r7, #8]
 800f8ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	3b04      	subs	r3, #4
 800f8d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f8dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f8de:	68fb      	ldr	r3, [r7, #12]
 800f8e0:	3b04      	subs	r3, #4
 800f8e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f8e4:	68bb      	ldr	r3, [r7, #8]
 800f8e6:	f023 0201 	bic.w	r2, r3, #1
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	3b04      	subs	r3, #4
 800f8f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f8f4:	4a0c      	ldr	r2, [pc, #48]	@ (800f928 <pxPortInitialiseStack+0x64>)
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	3b14      	subs	r3, #20
 800f8fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f900:	687a      	ldr	r2, [r7, #4]
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	3b04      	subs	r3, #4
 800f90a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	f06f 0202 	mvn.w	r2, #2
 800f912:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	3b20      	subs	r3, #32
 800f918:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f91a:	68fb      	ldr	r3, [r7, #12]
}
 800f91c:	4618      	mov	r0, r3
 800f91e:	3714      	adds	r7, #20
 800f920:	46bd      	mov	sp, r7
 800f922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f926:	4770      	bx	lr
 800f928:	0800f92d 	.word	0x0800f92d

0800f92c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f92c:	b480      	push	{r7}
 800f92e:	b085      	sub	sp, #20
 800f930:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f932:	2300      	movs	r3, #0
 800f934:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f936:	4b13      	ldr	r3, [pc, #76]	@ (800f984 <prvTaskExitError+0x58>)
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f93e:	d00b      	beq.n	800f958 <prvTaskExitError+0x2c>
	__asm volatile
 800f940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f944:	f383 8811 	msr	BASEPRI, r3
 800f948:	f3bf 8f6f 	isb	sy
 800f94c:	f3bf 8f4f 	dsb	sy
 800f950:	60fb      	str	r3, [r7, #12]
}
 800f952:	bf00      	nop
 800f954:	bf00      	nop
 800f956:	e7fd      	b.n	800f954 <prvTaskExitError+0x28>
	__asm volatile
 800f958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f95c:	f383 8811 	msr	BASEPRI, r3
 800f960:	f3bf 8f6f 	isb	sy
 800f964:	f3bf 8f4f 	dsb	sy
 800f968:	60bb      	str	r3, [r7, #8]
}
 800f96a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f96c:	bf00      	nop
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	2b00      	cmp	r3, #0
 800f972:	d0fc      	beq.n	800f96e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f974:	bf00      	nop
 800f976:	bf00      	nop
 800f978:	3714      	adds	r7, #20
 800f97a:	46bd      	mov	sp, r7
 800f97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f980:	4770      	bx	lr
 800f982:	bf00      	nop
 800f984:	20000024 	.word	0x20000024
	...

0800f990 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f990:	4b07      	ldr	r3, [pc, #28]	@ (800f9b0 <pxCurrentTCBConst2>)
 800f992:	6819      	ldr	r1, [r3, #0]
 800f994:	6808      	ldr	r0, [r1, #0]
 800f996:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f99a:	f380 8809 	msr	PSP, r0
 800f99e:	f3bf 8f6f 	isb	sy
 800f9a2:	f04f 0000 	mov.w	r0, #0
 800f9a6:	f380 8811 	msr	BASEPRI, r0
 800f9aa:	4770      	bx	lr
 800f9ac:	f3af 8000 	nop.w

0800f9b0 <pxCurrentTCBConst2>:
 800f9b0:	20004168 	.word	0x20004168
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f9b4:	bf00      	nop
 800f9b6:	bf00      	nop

0800f9b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f9b8:	4808      	ldr	r0, [pc, #32]	@ (800f9dc <prvPortStartFirstTask+0x24>)
 800f9ba:	6800      	ldr	r0, [r0, #0]
 800f9bc:	6800      	ldr	r0, [r0, #0]
 800f9be:	f380 8808 	msr	MSP, r0
 800f9c2:	f04f 0000 	mov.w	r0, #0
 800f9c6:	f380 8814 	msr	CONTROL, r0
 800f9ca:	b662      	cpsie	i
 800f9cc:	b661      	cpsie	f
 800f9ce:	f3bf 8f4f 	dsb	sy
 800f9d2:	f3bf 8f6f 	isb	sy
 800f9d6:	df00      	svc	0
 800f9d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f9da:	bf00      	nop
 800f9dc:	e000ed08 	.word	0xe000ed08

0800f9e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b086      	sub	sp, #24
 800f9e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f9e6:	4b47      	ldr	r3, [pc, #284]	@ (800fb04 <xPortStartScheduler+0x124>)
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	4a47      	ldr	r2, [pc, #284]	@ (800fb08 <xPortStartScheduler+0x128>)
 800f9ec:	4293      	cmp	r3, r2
 800f9ee:	d10b      	bne.n	800fa08 <xPortStartScheduler+0x28>
	__asm volatile
 800f9f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9f4:	f383 8811 	msr	BASEPRI, r3
 800f9f8:	f3bf 8f6f 	isb	sy
 800f9fc:	f3bf 8f4f 	dsb	sy
 800fa00:	60fb      	str	r3, [r7, #12]
}
 800fa02:	bf00      	nop
 800fa04:	bf00      	nop
 800fa06:	e7fd      	b.n	800fa04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800fa08:	4b3e      	ldr	r3, [pc, #248]	@ (800fb04 <xPortStartScheduler+0x124>)
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	4a3f      	ldr	r2, [pc, #252]	@ (800fb0c <xPortStartScheduler+0x12c>)
 800fa0e:	4293      	cmp	r3, r2
 800fa10:	d10b      	bne.n	800fa2a <xPortStartScheduler+0x4a>
	__asm volatile
 800fa12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa16:	f383 8811 	msr	BASEPRI, r3
 800fa1a:	f3bf 8f6f 	isb	sy
 800fa1e:	f3bf 8f4f 	dsb	sy
 800fa22:	613b      	str	r3, [r7, #16]
}
 800fa24:	bf00      	nop
 800fa26:	bf00      	nop
 800fa28:	e7fd      	b.n	800fa26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fa2a:	4b39      	ldr	r3, [pc, #228]	@ (800fb10 <xPortStartScheduler+0x130>)
 800fa2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fa2e:	697b      	ldr	r3, [r7, #20]
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	b2db      	uxtb	r3, r3
 800fa34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fa36:	697b      	ldr	r3, [r7, #20]
 800fa38:	22ff      	movs	r2, #255	@ 0xff
 800fa3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fa3c:	697b      	ldr	r3, [r7, #20]
 800fa3e:	781b      	ldrb	r3, [r3, #0]
 800fa40:	b2db      	uxtb	r3, r3
 800fa42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fa44:	78fb      	ldrb	r3, [r7, #3]
 800fa46:	b2db      	uxtb	r3, r3
 800fa48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800fa4c:	b2da      	uxtb	r2, r3
 800fa4e:	4b31      	ldr	r3, [pc, #196]	@ (800fb14 <xPortStartScheduler+0x134>)
 800fa50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fa52:	4b31      	ldr	r3, [pc, #196]	@ (800fb18 <xPortStartScheduler+0x138>)
 800fa54:	2207      	movs	r2, #7
 800fa56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa58:	e009      	b.n	800fa6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800fa5a:	4b2f      	ldr	r3, [pc, #188]	@ (800fb18 <xPortStartScheduler+0x138>)
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	3b01      	subs	r3, #1
 800fa60:	4a2d      	ldr	r2, [pc, #180]	@ (800fb18 <xPortStartScheduler+0x138>)
 800fa62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fa64:	78fb      	ldrb	r3, [r7, #3]
 800fa66:	b2db      	uxtb	r3, r3
 800fa68:	005b      	lsls	r3, r3, #1
 800fa6a:	b2db      	uxtb	r3, r3
 800fa6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa6e:	78fb      	ldrb	r3, [r7, #3]
 800fa70:	b2db      	uxtb	r3, r3
 800fa72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fa76:	2b80      	cmp	r3, #128	@ 0x80
 800fa78:	d0ef      	beq.n	800fa5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fa7a:	4b27      	ldr	r3, [pc, #156]	@ (800fb18 <xPortStartScheduler+0x138>)
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	f1c3 0307 	rsb	r3, r3, #7
 800fa82:	2b04      	cmp	r3, #4
 800fa84:	d00b      	beq.n	800fa9e <xPortStartScheduler+0xbe>
	__asm volatile
 800fa86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa8a:	f383 8811 	msr	BASEPRI, r3
 800fa8e:	f3bf 8f6f 	isb	sy
 800fa92:	f3bf 8f4f 	dsb	sy
 800fa96:	60bb      	str	r3, [r7, #8]
}
 800fa98:	bf00      	nop
 800fa9a:	bf00      	nop
 800fa9c:	e7fd      	b.n	800fa9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fa9e:	4b1e      	ldr	r3, [pc, #120]	@ (800fb18 <xPortStartScheduler+0x138>)
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	021b      	lsls	r3, r3, #8
 800faa4:	4a1c      	ldr	r2, [pc, #112]	@ (800fb18 <xPortStartScheduler+0x138>)
 800faa6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800faa8:	4b1b      	ldr	r3, [pc, #108]	@ (800fb18 <xPortStartScheduler+0x138>)
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800fab0:	4a19      	ldr	r2, [pc, #100]	@ (800fb18 <xPortStartScheduler+0x138>)
 800fab2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	b2da      	uxtb	r2, r3
 800fab8:	697b      	ldr	r3, [r7, #20]
 800faba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fabc:	4b17      	ldr	r3, [pc, #92]	@ (800fb1c <xPortStartScheduler+0x13c>)
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	4a16      	ldr	r2, [pc, #88]	@ (800fb1c <xPortStartScheduler+0x13c>)
 800fac2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800fac6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fac8:	4b14      	ldr	r3, [pc, #80]	@ (800fb1c <xPortStartScheduler+0x13c>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	4a13      	ldr	r2, [pc, #76]	@ (800fb1c <xPortStartScheduler+0x13c>)
 800face:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800fad2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fad4:	f000 f8da 	bl	800fc8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fad8:	4b11      	ldr	r3, [pc, #68]	@ (800fb20 <xPortStartScheduler+0x140>)
 800fada:	2200      	movs	r2, #0
 800fadc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fade:	f000 f8f9 	bl	800fcd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fae2:	4b10      	ldr	r3, [pc, #64]	@ (800fb24 <xPortStartScheduler+0x144>)
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	4a0f      	ldr	r2, [pc, #60]	@ (800fb24 <xPortStartScheduler+0x144>)
 800fae8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800faec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800faee:	f7ff ff63 	bl	800f9b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800faf2:	f7fe ff2d 	bl	800e950 <vTaskSwitchContext>
	prvTaskExitError();
 800faf6:	f7ff ff19 	bl	800f92c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fafa:	2300      	movs	r3, #0
}
 800fafc:	4618      	mov	r0, r3
 800fafe:	3718      	adds	r7, #24
 800fb00:	46bd      	mov	sp, r7
 800fb02:	bd80      	pop	{r7, pc}
 800fb04:	e000ed00 	.word	0xe000ed00
 800fb08:	410fc271 	.word	0x410fc271
 800fb0c:	410fc270 	.word	0x410fc270
 800fb10:	e000e400 	.word	0xe000e400
 800fb14:	20004794 	.word	0x20004794
 800fb18:	20004798 	.word	0x20004798
 800fb1c:	e000ed20 	.word	0xe000ed20
 800fb20:	20000024 	.word	0x20000024
 800fb24:	e000ef34 	.word	0xe000ef34

0800fb28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fb28:	b480      	push	{r7}
 800fb2a:	b083      	sub	sp, #12
 800fb2c:	af00      	add	r7, sp, #0
	__asm volatile
 800fb2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb32:	f383 8811 	msr	BASEPRI, r3
 800fb36:	f3bf 8f6f 	isb	sy
 800fb3a:	f3bf 8f4f 	dsb	sy
 800fb3e:	607b      	str	r3, [r7, #4]
}
 800fb40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fb42:	4b10      	ldr	r3, [pc, #64]	@ (800fb84 <vPortEnterCritical+0x5c>)
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	3301      	adds	r3, #1
 800fb48:	4a0e      	ldr	r2, [pc, #56]	@ (800fb84 <vPortEnterCritical+0x5c>)
 800fb4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fb4c:	4b0d      	ldr	r3, [pc, #52]	@ (800fb84 <vPortEnterCritical+0x5c>)
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	2b01      	cmp	r3, #1
 800fb52:	d110      	bne.n	800fb76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fb54:	4b0c      	ldr	r3, [pc, #48]	@ (800fb88 <vPortEnterCritical+0x60>)
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	b2db      	uxtb	r3, r3
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d00b      	beq.n	800fb76 <vPortEnterCritical+0x4e>
	__asm volatile
 800fb5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb62:	f383 8811 	msr	BASEPRI, r3
 800fb66:	f3bf 8f6f 	isb	sy
 800fb6a:	f3bf 8f4f 	dsb	sy
 800fb6e:	603b      	str	r3, [r7, #0]
}
 800fb70:	bf00      	nop
 800fb72:	bf00      	nop
 800fb74:	e7fd      	b.n	800fb72 <vPortEnterCritical+0x4a>
	}
}
 800fb76:	bf00      	nop
 800fb78:	370c      	adds	r7, #12
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb80:	4770      	bx	lr
 800fb82:	bf00      	nop
 800fb84:	20000024 	.word	0x20000024
 800fb88:	e000ed04 	.word	0xe000ed04

0800fb8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fb8c:	b480      	push	{r7}
 800fb8e:	b083      	sub	sp, #12
 800fb90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fb92:	4b12      	ldr	r3, [pc, #72]	@ (800fbdc <vPortExitCritical+0x50>)
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d10b      	bne.n	800fbb2 <vPortExitCritical+0x26>
	__asm volatile
 800fb9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb9e:	f383 8811 	msr	BASEPRI, r3
 800fba2:	f3bf 8f6f 	isb	sy
 800fba6:	f3bf 8f4f 	dsb	sy
 800fbaa:	607b      	str	r3, [r7, #4]
}
 800fbac:	bf00      	nop
 800fbae:	bf00      	nop
 800fbb0:	e7fd      	b.n	800fbae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fbb2:	4b0a      	ldr	r3, [pc, #40]	@ (800fbdc <vPortExitCritical+0x50>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	3b01      	subs	r3, #1
 800fbb8:	4a08      	ldr	r2, [pc, #32]	@ (800fbdc <vPortExitCritical+0x50>)
 800fbba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fbbc:	4b07      	ldr	r3, [pc, #28]	@ (800fbdc <vPortExitCritical+0x50>)
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d105      	bne.n	800fbd0 <vPortExitCritical+0x44>
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fbc8:	683b      	ldr	r3, [r7, #0]
 800fbca:	f383 8811 	msr	BASEPRI, r3
}
 800fbce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fbd0:	bf00      	nop
 800fbd2:	370c      	adds	r7, #12
 800fbd4:	46bd      	mov	sp, r7
 800fbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbda:	4770      	bx	lr
 800fbdc:	20000024 	.word	0x20000024

0800fbe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fbe0:	f3ef 8009 	mrs	r0, PSP
 800fbe4:	f3bf 8f6f 	isb	sy
 800fbe8:	4b15      	ldr	r3, [pc, #84]	@ (800fc40 <pxCurrentTCBConst>)
 800fbea:	681a      	ldr	r2, [r3, #0]
 800fbec:	f01e 0f10 	tst.w	lr, #16
 800fbf0:	bf08      	it	eq
 800fbf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fbf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbfa:	6010      	str	r0, [r2, #0]
 800fbfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fc00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800fc04:	f380 8811 	msr	BASEPRI, r0
 800fc08:	f3bf 8f4f 	dsb	sy
 800fc0c:	f3bf 8f6f 	isb	sy
 800fc10:	f7fe fe9e 	bl	800e950 <vTaskSwitchContext>
 800fc14:	f04f 0000 	mov.w	r0, #0
 800fc18:	f380 8811 	msr	BASEPRI, r0
 800fc1c:	bc09      	pop	{r0, r3}
 800fc1e:	6819      	ldr	r1, [r3, #0]
 800fc20:	6808      	ldr	r0, [r1, #0]
 800fc22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc26:	f01e 0f10 	tst.w	lr, #16
 800fc2a:	bf08      	it	eq
 800fc2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fc30:	f380 8809 	msr	PSP, r0
 800fc34:	f3bf 8f6f 	isb	sy
 800fc38:	4770      	bx	lr
 800fc3a:	bf00      	nop
 800fc3c:	f3af 8000 	nop.w

0800fc40 <pxCurrentTCBConst>:
 800fc40:	20004168 	.word	0x20004168
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fc44:	bf00      	nop
 800fc46:	bf00      	nop

0800fc48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fc48:	b580      	push	{r7, lr}
 800fc4a:	b082      	sub	sp, #8
 800fc4c:	af00      	add	r7, sp, #0
	__asm volatile
 800fc4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc52:	f383 8811 	msr	BASEPRI, r3
 800fc56:	f3bf 8f6f 	isb	sy
 800fc5a:	f3bf 8f4f 	dsb	sy
 800fc5e:	607b      	str	r3, [r7, #4]
}
 800fc60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fc62:	f7fe fdbb 	bl	800e7dc <xTaskIncrementTick>
 800fc66:	4603      	mov	r3, r0
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d003      	beq.n	800fc74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fc6c:	4b06      	ldr	r3, [pc, #24]	@ (800fc88 <xPortSysTickHandler+0x40>)
 800fc6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc72:	601a      	str	r2, [r3, #0]
 800fc74:	2300      	movs	r3, #0
 800fc76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fc78:	683b      	ldr	r3, [r7, #0]
 800fc7a:	f383 8811 	msr	BASEPRI, r3
}
 800fc7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fc80:	bf00      	nop
 800fc82:	3708      	adds	r7, #8
 800fc84:	46bd      	mov	sp, r7
 800fc86:	bd80      	pop	{r7, pc}
 800fc88:	e000ed04 	.word	0xe000ed04

0800fc8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fc8c:	b480      	push	{r7}
 800fc8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fc90:	4b0b      	ldr	r3, [pc, #44]	@ (800fcc0 <vPortSetupTimerInterrupt+0x34>)
 800fc92:	2200      	movs	r2, #0
 800fc94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fc96:	4b0b      	ldr	r3, [pc, #44]	@ (800fcc4 <vPortSetupTimerInterrupt+0x38>)
 800fc98:	2200      	movs	r2, #0
 800fc9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fc9c:	4b0a      	ldr	r3, [pc, #40]	@ (800fcc8 <vPortSetupTimerInterrupt+0x3c>)
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	4a0a      	ldr	r2, [pc, #40]	@ (800fccc <vPortSetupTimerInterrupt+0x40>)
 800fca2:	fba2 2303 	umull	r2, r3, r2, r3
 800fca6:	099b      	lsrs	r3, r3, #6
 800fca8:	4a09      	ldr	r2, [pc, #36]	@ (800fcd0 <vPortSetupTimerInterrupt+0x44>)
 800fcaa:	3b01      	subs	r3, #1
 800fcac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fcae:	4b04      	ldr	r3, [pc, #16]	@ (800fcc0 <vPortSetupTimerInterrupt+0x34>)
 800fcb0:	2207      	movs	r2, #7
 800fcb2:	601a      	str	r2, [r3, #0]
}
 800fcb4:	bf00      	nop
 800fcb6:	46bd      	mov	sp, r7
 800fcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcbc:	4770      	bx	lr
 800fcbe:	bf00      	nop
 800fcc0:	e000e010 	.word	0xe000e010
 800fcc4:	e000e018 	.word	0xe000e018
 800fcc8:	20000004 	.word	0x20000004
 800fccc:	10624dd3 	.word	0x10624dd3
 800fcd0:	e000e014 	.word	0xe000e014

0800fcd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fcd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800fce4 <vPortEnableVFP+0x10>
 800fcd8:	6801      	ldr	r1, [r0, #0]
 800fcda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800fcde:	6001      	str	r1, [r0, #0]
 800fce0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fce2:	bf00      	nop
 800fce4:	e000ed88 	.word	0xe000ed88

0800fce8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fce8:	b480      	push	{r7}
 800fcea:	b085      	sub	sp, #20
 800fcec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fcee:	f3ef 8305 	mrs	r3, IPSR
 800fcf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	2b0f      	cmp	r3, #15
 800fcf8:	d915      	bls.n	800fd26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fcfa:	4a18      	ldr	r2, [pc, #96]	@ (800fd5c <vPortValidateInterruptPriority+0x74>)
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	4413      	add	r3, r2
 800fd00:	781b      	ldrb	r3, [r3, #0]
 800fd02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fd04:	4b16      	ldr	r3, [pc, #88]	@ (800fd60 <vPortValidateInterruptPriority+0x78>)
 800fd06:	781b      	ldrb	r3, [r3, #0]
 800fd08:	7afa      	ldrb	r2, [r7, #11]
 800fd0a:	429a      	cmp	r2, r3
 800fd0c:	d20b      	bcs.n	800fd26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800fd0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd12:	f383 8811 	msr	BASEPRI, r3
 800fd16:	f3bf 8f6f 	isb	sy
 800fd1a:	f3bf 8f4f 	dsb	sy
 800fd1e:	607b      	str	r3, [r7, #4]
}
 800fd20:	bf00      	nop
 800fd22:	bf00      	nop
 800fd24:	e7fd      	b.n	800fd22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fd26:	4b0f      	ldr	r3, [pc, #60]	@ (800fd64 <vPortValidateInterruptPriority+0x7c>)
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800fd2e:	4b0e      	ldr	r3, [pc, #56]	@ (800fd68 <vPortValidateInterruptPriority+0x80>)
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	429a      	cmp	r2, r3
 800fd34:	d90b      	bls.n	800fd4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800fd36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd3a:	f383 8811 	msr	BASEPRI, r3
 800fd3e:	f3bf 8f6f 	isb	sy
 800fd42:	f3bf 8f4f 	dsb	sy
 800fd46:	603b      	str	r3, [r7, #0]
}
 800fd48:	bf00      	nop
 800fd4a:	bf00      	nop
 800fd4c:	e7fd      	b.n	800fd4a <vPortValidateInterruptPriority+0x62>
	}
 800fd4e:	bf00      	nop
 800fd50:	3714      	adds	r7, #20
 800fd52:	46bd      	mov	sp, r7
 800fd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd58:	4770      	bx	lr
 800fd5a:	bf00      	nop
 800fd5c:	e000e3f0 	.word	0xe000e3f0
 800fd60:	20004794 	.word	0x20004794
 800fd64:	e000ed0c 	.word	0xe000ed0c
 800fd68:	20004798 	.word	0x20004798

0800fd6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fd6c:	b580      	push	{r7, lr}
 800fd6e:	b08a      	sub	sp, #40	@ 0x28
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fd74:	2300      	movs	r3, #0
 800fd76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fd78:	f7fe fc74 	bl	800e664 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fd7c:	4b5c      	ldr	r3, [pc, #368]	@ (800fef0 <pvPortMalloc+0x184>)
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d101      	bne.n	800fd88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fd84:	f000 f924 	bl	800ffd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fd88:	4b5a      	ldr	r3, [pc, #360]	@ (800fef4 <pvPortMalloc+0x188>)
 800fd8a:	681a      	ldr	r2, [r3, #0]
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	4013      	ands	r3, r2
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	f040 8095 	bne.w	800fec0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d01e      	beq.n	800fdda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800fd9c:	2208      	movs	r2, #8
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	4413      	add	r3, r2
 800fda2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	f003 0307 	and.w	r3, r3, #7
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d015      	beq.n	800fdda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	f023 0307 	bic.w	r3, r3, #7
 800fdb4:	3308      	adds	r3, #8
 800fdb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	f003 0307 	and.w	r3, r3, #7
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d00b      	beq.n	800fdda <pvPortMalloc+0x6e>
	__asm volatile
 800fdc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdc6:	f383 8811 	msr	BASEPRI, r3
 800fdca:	f3bf 8f6f 	isb	sy
 800fdce:	f3bf 8f4f 	dsb	sy
 800fdd2:	617b      	str	r3, [r7, #20]
}
 800fdd4:	bf00      	nop
 800fdd6:	bf00      	nop
 800fdd8:	e7fd      	b.n	800fdd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d06f      	beq.n	800fec0 <pvPortMalloc+0x154>
 800fde0:	4b45      	ldr	r3, [pc, #276]	@ (800fef8 <pvPortMalloc+0x18c>)
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	687a      	ldr	r2, [r7, #4]
 800fde6:	429a      	cmp	r2, r3
 800fde8:	d86a      	bhi.n	800fec0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fdea:	4b44      	ldr	r3, [pc, #272]	@ (800fefc <pvPortMalloc+0x190>)
 800fdec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fdee:	4b43      	ldr	r3, [pc, #268]	@ (800fefc <pvPortMalloc+0x190>)
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fdf4:	e004      	b.n	800fe00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800fdf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fdfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fe00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe02:	685b      	ldr	r3, [r3, #4]
 800fe04:	687a      	ldr	r2, [r7, #4]
 800fe06:	429a      	cmp	r2, r3
 800fe08:	d903      	bls.n	800fe12 <pvPortMalloc+0xa6>
 800fe0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d1f1      	bne.n	800fdf6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fe12:	4b37      	ldr	r3, [pc, #220]	@ (800fef0 <pvPortMalloc+0x184>)
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe18:	429a      	cmp	r2, r3
 800fe1a:	d051      	beq.n	800fec0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fe1c:	6a3b      	ldr	r3, [r7, #32]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	2208      	movs	r2, #8
 800fe22:	4413      	add	r3, r2
 800fe24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fe26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe28:	681a      	ldr	r2, [r3, #0]
 800fe2a:	6a3b      	ldr	r3, [r7, #32]
 800fe2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fe2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe30:	685a      	ldr	r2, [r3, #4]
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	1ad2      	subs	r2, r2, r3
 800fe36:	2308      	movs	r3, #8
 800fe38:	005b      	lsls	r3, r3, #1
 800fe3a:	429a      	cmp	r2, r3
 800fe3c:	d920      	bls.n	800fe80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fe3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	4413      	add	r3, r2
 800fe44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fe46:	69bb      	ldr	r3, [r7, #24]
 800fe48:	f003 0307 	and.w	r3, r3, #7
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d00b      	beq.n	800fe68 <pvPortMalloc+0xfc>
	__asm volatile
 800fe50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe54:	f383 8811 	msr	BASEPRI, r3
 800fe58:	f3bf 8f6f 	isb	sy
 800fe5c:	f3bf 8f4f 	dsb	sy
 800fe60:	613b      	str	r3, [r7, #16]
}
 800fe62:	bf00      	nop
 800fe64:	bf00      	nop
 800fe66:	e7fd      	b.n	800fe64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fe68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe6a:	685a      	ldr	r2, [r3, #4]
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	1ad2      	subs	r2, r2, r3
 800fe70:	69bb      	ldr	r3, [r7, #24]
 800fe72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fe74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe76:	687a      	ldr	r2, [r7, #4]
 800fe78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fe7a:	69b8      	ldr	r0, [r7, #24]
 800fe7c:	f000 f90a 	bl	8010094 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fe80:	4b1d      	ldr	r3, [pc, #116]	@ (800fef8 <pvPortMalloc+0x18c>)
 800fe82:	681a      	ldr	r2, [r3, #0]
 800fe84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe86:	685b      	ldr	r3, [r3, #4]
 800fe88:	1ad3      	subs	r3, r2, r3
 800fe8a:	4a1b      	ldr	r2, [pc, #108]	@ (800fef8 <pvPortMalloc+0x18c>)
 800fe8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fe8e:	4b1a      	ldr	r3, [pc, #104]	@ (800fef8 <pvPortMalloc+0x18c>)
 800fe90:	681a      	ldr	r2, [r3, #0]
 800fe92:	4b1b      	ldr	r3, [pc, #108]	@ (800ff00 <pvPortMalloc+0x194>)
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	429a      	cmp	r2, r3
 800fe98:	d203      	bcs.n	800fea2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fe9a:	4b17      	ldr	r3, [pc, #92]	@ (800fef8 <pvPortMalloc+0x18c>)
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	4a18      	ldr	r2, [pc, #96]	@ (800ff00 <pvPortMalloc+0x194>)
 800fea0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fea4:	685a      	ldr	r2, [r3, #4]
 800fea6:	4b13      	ldr	r3, [pc, #76]	@ (800fef4 <pvPortMalloc+0x188>)
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	431a      	orrs	r2, r3
 800feac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800feae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800feb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800feb2:	2200      	movs	r2, #0
 800feb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800feb6:	4b13      	ldr	r3, [pc, #76]	@ (800ff04 <pvPortMalloc+0x198>)
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	3301      	adds	r3, #1
 800febc:	4a11      	ldr	r2, [pc, #68]	@ (800ff04 <pvPortMalloc+0x198>)
 800febe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fec0:	f7fe fbde 	bl	800e680 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fec4:	69fb      	ldr	r3, [r7, #28]
 800fec6:	f003 0307 	and.w	r3, r3, #7
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d00b      	beq.n	800fee6 <pvPortMalloc+0x17a>
	__asm volatile
 800fece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fed2:	f383 8811 	msr	BASEPRI, r3
 800fed6:	f3bf 8f6f 	isb	sy
 800feda:	f3bf 8f4f 	dsb	sy
 800fede:	60fb      	str	r3, [r7, #12]
}
 800fee0:	bf00      	nop
 800fee2:	bf00      	nop
 800fee4:	e7fd      	b.n	800fee2 <pvPortMalloc+0x176>
	return pvReturn;
 800fee6:	69fb      	ldr	r3, [r7, #28]
}
 800fee8:	4618      	mov	r0, r3
 800feea:	3728      	adds	r7, #40	@ 0x28
 800feec:	46bd      	mov	sp, r7
 800feee:	bd80      	pop	{r7, pc}
 800fef0:	200083a4 	.word	0x200083a4
 800fef4:	200083b8 	.word	0x200083b8
 800fef8:	200083a8 	.word	0x200083a8
 800fefc:	2000839c 	.word	0x2000839c
 800ff00:	200083ac 	.word	0x200083ac
 800ff04:	200083b0 	.word	0x200083b0

0800ff08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b086      	sub	sp, #24
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d04f      	beq.n	800ffba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ff1a:	2308      	movs	r3, #8
 800ff1c:	425b      	negs	r3, r3
 800ff1e:	697a      	ldr	r2, [r7, #20]
 800ff20:	4413      	add	r3, r2
 800ff22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ff24:	697b      	ldr	r3, [r7, #20]
 800ff26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ff28:	693b      	ldr	r3, [r7, #16]
 800ff2a:	685a      	ldr	r2, [r3, #4]
 800ff2c:	4b25      	ldr	r3, [pc, #148]	@ (800ffc4 <vPortFree+0xbc>)
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	4013      	ands	r3, r2
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d10b      	bne.n	800ff4e <vPortFree+0x46>
	__asm volatile
 800ff36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff3a:	f383 8811 	msr	BASEPRI, r3
 800ff3e:	f3bf 8f6f 	isb	sy
 800ff42:	f3bf 8f4f 	dsb	sy
 800ff46:	60fb      	str	r3, [r7, #12]
}
 800ff48:	bf00      	nop
 800ff4a:	bf00      	nop
 800ff4c:	e7fd      	b.n	800ff4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ff4e:	693b      	ldr	r3, [r7, #16]
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d00b      	beq.n	800ff6e <vPortFree+0x66>
	__asm volatile
 800ff56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff5a:	f383 8811 	msr	BASEPRI, r3
 800ff5e:	f3bf 8f6f 	isb	sy
 800ff62:	f3bf 8f4f 	dsb	sy
 800ff66:	60bb      	str	r3, [r7, #8]
}
 800ff68:	bf00      	nop
 800ff6a:	bf00      	nop
 800ff6c:	e7fd      	b.n	800ff6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ff6e:	693b      	ldr	r3, [r7, #16]
 800ff70:	685a      	ldr	r2, [r3, #4]
 800ff72:	4b14      	ldr	r3, [pc, #80]	@ (800ffc4 <vPortFree+0xbc>)
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	4013      	ands	r3, r2
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d01e      	beq.n	800ffba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ff7c:	693b      	ldr	r3, [r7, #16]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d11a      	bne.n	800ffba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ff84:	693b      	ldr	r3, [r7, #16]
 800ff86:	685a      	ldr	r2, [r3, #4]
 800ff88:	4b0e      	ldr	r3, [pc, #56]	@ (800ffc4 <vPortFree+0xbc>)
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	43db      	mvns	r3, r3
 800ff8e:	401a      	ands	r2, r3
 800ff90:	693b      	ldr	r3, [r7, #16]
 800ff92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ff94:	f7fe fb66 	bl	800e664 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ff98:	693b      	ldr	r3, [r7, #16]
 800ff9a:	685a      	ldr	r2, [r3, #4]
 800ff9c:	4b0a      	ldr	r3, [pc, #40]	@ (800ffc8 <vPortFree+0xc0>)
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	4413      	add	r3, r2
 800ffa2:	4a09      	ldr	r2, [pc, #36]	@ (800ffc8 <vPortFree+0xc0>)
 800ffa4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ffa6:	6938      	ldr	r0, [r7, #16]
 800ffa8:	f000 f874 	bl	8010094 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ffac:	4b07      	ldr	r3, [pc, #28]	@ (800ffcc <vPortFree+0xc4>)
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	3301      	adds	r3, #1
 800ffb2:	4a06      	ldr	r2, [pc, #24]	@ (800ffcc <vPortFree+0xc4>)
 800ffb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ffb6:	f7fe fb63 	bl	800e680 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ffba:	bf00      	nop
 800ffbc:	3718      	adds	r7, #24
 800ffbe:	46bd      	mov	sp, r7
 800ffc0:	bd80      	pop	{r7, pc}
 800ffc2:	bf00      	nop
 800ffc4:	200083b8 	.word	0x200083b8
 800ffc8:	200083a8 	.word	0x200083a8
 800ffcc:	200083b4 	.word	0x200083b4

0800ffd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ffd0:	b480      	push	{r7}
 800ffd2:	b085      	sub	sp, #20
 800ffd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ffd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ffda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ffdc:	4b27      	ldr	r3, [pc, #156]	@ (801007c <prvHeapInit+0xac>)
 800ffde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	f003 0307 	and.w	r3, r3, #7
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d00c      	beq.n	8010004 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	3307      	adds	r3, #7
 800ffee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	f023 0307 	bic.w	r3, r3, #7
 800fff6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fff8:	68ba      	ldr	r2, [r7, #8]
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	1ad3      	subs	r3, r2, r3
 800fffe:	4a1f      	ldr	r2, [pc, #124]	@ (801007c <prvHeapInit+0xac>)
 8010000:	4413      	add	r3, r2
 8010002:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010008:	4a1d      	ldr	r2, [pc, #116]	@ (8010080 <prvHeapInit+0xb0>)
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801000e:	4b1c      	ldr	r3, [pc, #112]	@ (8010080 <prvHeapInit+0xb0>)
 8010010:	2200      	movs	r2, #0
 8010012:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	68ba      	ldr	r2, [r7, #8]
 8010018:	4413      	add	r3, r2
 801001a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801001c:	2208      	movs	r2, #8
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	1a9b      	subs	r3, r3, r2
 8010022:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	f023 0307 	bic.w	r3, r3, #7
 801002a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	4a15      	ldr	r2, [pc, #84]	@ (8010084 <prvHeapInit+0xb4>)
 8010030:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010032:	4b14      	ldr	r3, [pc, #80]	@ (8010084 <prvHeapInit+0xb4>)
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	2200      	movs	r2, #0
 8010038:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801003a:	4b12      	ldr	r3, [pc, #72]	@ (8010084 <prvHeapInit+0xb4>)
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	2200      	movs	r2, #0
 8010040:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010046:	683b      	ldr	r3, [r7, #0]
 8010048:	68fa      	ldr	r2, [r7, #12]
 801004a:	1ad2      	subs	r2, r2, r3
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010050:	4b0c      	ldr	r3, [pc, #48]	@ (8010084 <prvHeapInit+0xb4>)
 8010052:	681a      	ldr	r2, [r3, #0]
 8010054:	683b      	ldr	r3, [r7, #0]
 8010056:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010058:	683b      	ldr	r3, [r7, #0]
 801005a:	685b      	ldr	r3, [r3, #4]
 801005c:	4a0a      	ldr	r2, [pc, #40]	@ (8010088 <prvHeapInit+0xb8>)
 801005e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	4a09      	ldr	r2, [pc, #36]	@ (801008c <prvHeapInit+0xbc>)
 8010066:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010068:	4b09      	ldr	r3, [pc, #36]	@ (8010090 <prvHeapInit+0xc0>)
 801006a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801006e:	601a      	str	r2, [r3, #0]
}
 8010070:	bf00      	nop
 8010072:	3714      	adds	r7, #20
 8010074:	46bd      	mov	sp, r7
 8010076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007a:	4770      	bx	lr
 801007c:	2000479c 	.word	0x2000479c
 8010080:	2000839c 	.word	0x2000839c
 8010084:	200083a4 	.word	0x200083a4
 8010088:	200083ac 	.word	0x200083ac
 801008c:	200083a8 	.word	0x200083a8
 8010090:	200083b8 	.word	0x200083b8

08010094 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010094:	b480      	push	{r7}
 8010096:	b085      	sub	sp, #20
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801009c:	4b28      	ldr	r3, [pc, #160]	@ (8010140 <prvInsertBlockIntoFreeList+0xac>)
 801009e:	60fb      	str	r3, [r7, #12]
 80100a0:	e002      	b.n	80100a8 <prvInsertBlockIntoFreeList+0x14>
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	60fb      	str	r3, [r7, #12]
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	687a      	ldr	r2, [r7, #4]
 80100ae:	429a      	cmp	r2, r3
 80100b0:	d8f7      	bhi.n	80100a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	685b      	ldr	r3, [r3, #4]
 80100ba:	68ba      	ldr	r2, [r7, #8]
 80100bc:	4413      	add	r3, r2
 80100be:	687a      	ldr	r2, [r7, #4]
 80100c0:	429a      	cmp	r2, r3
 80100c2:	d108      	bne.n	80100d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	685a      	ldr	r2, [r3, #4]
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	685b      	ldr	r3, [r3, #4]
 80100cc:	441a      	add	r2, r3
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	685b      	ldr	r3, [r3, #4]
 80100de:	68ba      	ldr	r2, [r7, #8]
 80100e0:	441a      	add	r2, r3
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	429a      	cmp	r2, r3
 80100e8:	d118      	bne.n	801011c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	681a      	ldr	r2, [r3, #0]
 80100ee:	4b15      	ldr	r3, [pc, #84]	@ (8010144 <prvInsertBlockIntoFreeList+0xb0>)
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	429a      	cmp	r2, r3
 80100f4:	d00d      	beq.n	8010112 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	685a      	ldr	r2, [r3, #4]
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	685b      	ldr	r3, [r3, #4]
 8010100:	441a      	add	r2, r3
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	681a      	ldr	r2, [r3, #0]
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	601a      	str	r2, [r3, #0]
 8010110:	e008      	b.n	8010124 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010112:	4b0c      	ldr	r3, [pc, #48]	@ (8010144 <prvInsertBlockIntoFreeList+0xb0>)
 8010114:	681a      	ldr	r2, [r3, #0]
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	601a      	str	r2, [r3, #0]
 801011a:	e003      	b.n	8010124 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	681a      	ldr	r2, [r3, #0]
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010124:	68fa      	ldr	r2, [r7, #12]
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	429a      	cmp	r2, r3
 801012a:	d002      	beq.n	8010132 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	687a      	ldr	r2, [r7, #4]
 8010130:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010132:	bf00      	nop
 8010134:	3714      	adds	r7, #20
 8010136:	46bd      	mov	sp, r7
 8010138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801013c:	4770      	bx	lr
 801013e:	bf00      	nop
 8010140:	2000839c 	.word	0x2000839c
 8010144:	200083a4 	.word	0x200083a4

08010148 <srand>:
 8010148:	b538      	push	{r3, r4, r5, lr}
 801014a:	4b10      	ldr	r3, [pc, #64]	@ (801018c <srand+0x44>)
 801014c:	681d      	ldr	r5, [r3, #0]
 801014e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010150:	4604      	mov	r4, r0
 8010152:	b9b3      	cbnz	r3, 8010182 <srand+0x3a>
 8010154:	2018      	movs	r0, #24
 8010156:	f001 fe71 	bl	8011e3c <malloc>
 801015a:	4602      	mov	r2, r0
 801015c:	6328      	str	r0, [r5, #48]	@ 0x30
 801015e:	b920      	cbnz	r0, 801016a <srand+0x22>
 8010160:	4b0b      	ldr	r3, [pc, #44]	@ (8010190 <srand+0x48>)
 8010162:	480c      	ldr	r0, [pc, #48]	@ (8010194 <srand+0x4c>)
 8010164:	2146      	movs	r1, #70	@ 0x46
 8010166:	f000 ffa7 	bl	80110b8 <__assert_func>
 801016a:	490b      	ldr	r1, [pc, #44]	@ (8010198 <srand+0x50>)
 801016c:	4b0b      	ldr	r3, [pc, #44]	@ (801019c <srand+0x54>)
 801016e:	e9c0 1300 	strd	r1, r3, [r0]
 8010172:	4b0b      	ldr	r3, [pc, #44]	@ (80101a0 <srand+0x58>)
 8010174:	6083      	str	r3, [r0, #8]
 8010176:	230b      	movs	r3, #11
 8010178:	8183      	strh	r3, [r0, #12]
 801017a:	2100      	movs	r1, #0
 801017c:	2001      	movs	r0, #1
 801017e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8010182:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010184:	2200      	movs	r2, #0
 8010186:	611c      	str	r4, [r3, #16]
 8010188:	615a      	str	r2, [r3, #20]
 801018a:	bd38      	pop	{r3, r4, r5, pc}
 801018c:	20000034 	.word	0x20000034
 8010190:	08013128 	.word	0x08013128
 8010194:	0801313f 	.word	0x0801313f
 8010198:	abcd330e 	.word	0xabcd330e
 801019c:	e66d1234 	.word	0xe66d1234
 80101a0:	0005deec 	.word	0x0005deec

080101a4 <rand>:
 80101a4:	4b16      	ldr	r3, [pc, #88]	@ (8010200 <rand+0x5c>)
 80101a6:	b510      	push	{r4, lr}
 80101a8:	681c      	ldr	r4, [r3, #0]
 80101aa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80101ac:	b9b3      	cbnz	r3, 80101dc <rand+0x38>
 80101ae:	2018      	movs	r0, #24
 80101b0:	f001 fe44 	bl	8011e3c <malloc>
 80101b4:	4602      	mov	r2, r0
 80101b6:	6320      	str	r0, [r4, #48]	@ 0x30
 80101b8:	b920      	cbnz	r0, 80101c4 <rand+0x20>
 80101ba:	4b12      	ldr	r3, [pc, #72]	@ (8010204 <rand+0x60>)
 80101bc:	4812      	ldr	r0, [pc, #72]	@ (8010208 <rand+0x64>)
 80101be:	2152      	movs	r1, #82	@ 0x52
 80101c0:	f000 ff7a 	bl	80110b8 <__assert_func>
 80101c4:	4911      	ldr	r1, [pc, #68]	@ (801020c <rand+0x68>)
 80101c6:	4b12      	ldr	r3, [pc, #72]	@ (8010210 <rand+0x6c>)
 80101c8:	e9c0 1300 	strd	r1, r3, [r0]
 80101cc:	4b11      	ldr	r3, [pc, #68]	@ (8010214 <rand+0x70>)
 80101ce:	6083      	str	r3, [r0, #8]
 80101d0:	230b      	movs	r3, #11
 80101d2:	8183      	strh	r3, [r0, #12]
 80101d4:	2100      	movs	r1, #0
 80101d6:	2001      	movs	r0, #1
 80101d8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80101dc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80101de:	480e      	ldr	r0, [pc, #56]	@ (8010218 <rand+0x74>)
 80101e0:	690b      	ldr	r3, [r1, #16]
 80101e2:	694c      	ldr	r4, [r1, #20]
 80101e4:	4a0d      	ldr	r2, [pc, #52]	@ (801021c <rand+0x78>)
 80101e6:	4358      	muls	r0, r3
 80101e8:	fb02 0004 	mla	r0, r2, r4, r0
 80101ec:	fba3 3202 	umull	r3, r2, r3, r2
 80101f0:	3301      	adds	r3, #1
 80101f2:	eb40 0002 	adc.w	r0, r0, r2
 80101f6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80101fa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80101fe:	bd10      	pop	{r4, pc}
 8010200:	20000034 	.word	0x20000034
 8010204:	08013128 	.word	0x08013128
 8010208:	0801313f 	.word	0x0801313f
 801020c:	abcd330e 	.word	0xabcd330e
 8010210:	e66d1234 	.word	0xe66d1234
 8010214:	0005deec 	.word	0x0005deec
 8010218:	5851f42d 	.word	0x5851f42d
 801021c:	4c957f2d 	.word	0x4c957f2d

08010220 <__cvt>:
 8010220:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010224:	ec57 6b10 	vmov	r6, r7, d0
 8010228:	2f00      	cmp	r7, #0
 801022a:	460c      	mov	r4, r1
 801022c:	4619      	mov	r1, r3
 801022e:	463b      	mov	r3, r7
 8010230:	bfbb      	ittet	lt
 8010232:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010236:	461f      	movlt	r7, r3
 8010238:	2300      	movge	r3, #0
 801023a:	232d      	movlt	r3, #45	@ 0x2d
 801023c:	700b      	strb	r3, [r1, #0]
 801023e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010240:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010244:	4691      	mov	r9, r2
 8010246:	f023 0820 	bic.w	r8, r3, #32
 801024a:	bfbc      	itt	lt
 801024c:	4632      	movlt	r2, r6
 801024e:	4616      	movlt	r6, r2
 8010250:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010254:	d005      	beq.n	8010262 <__cvt+0x42>
 8010256:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801025a:	d100      	bne.n	801025e <__cvt+0x3e>
 801025c:	3401      	adds	r4, #1
 801025e:	2102      	movs	r1, #2
 8010260:	e000      	b.n	8010264 <__cvt+0x44>
 8010262:	2103      	movs	r1, #3
 8010264:	ab03      	add	r3, sp, #12
 8010266:	9301      	str	r3, [sp, #4]
 8010268:	ab02      	add	r3, sp, #8
 801026a:	9300      	str	r3, [sp, #0]
 801026c:	ec47 6b10 	vmov	d0, r6, r7
 8010270:	4653      	mov	r3, sl
 8010272:	4622      	mov	r2, r4
 8010274:	f000 ffc8 	bl	8011208 <_dtoa_r>
 8010278:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801027c:	4605      	mov	r5, r0
 801027e:	d119      	bne.n	80102b4 <__cvt+0x94>
 8010280:	f019 0f01 	tst.w	r9, #1
 8010284:	d00e      	beq.n	80102a4 <__cvt+0x84>
 8010286:	eb00 0904 	add.w	r9, r0, r4
 801028a:	2200      	movs	r2, #0
 801028c:	2300      	movs	r3, #0
 801028e:	4630      	mov	r0, r6
 8010290:	4639      	mov	r1, r7
 8010292:	f7f0 fc19 	bl	8000ac8 <__aeabi_dcmpeq>
 8010296:	b108      	cbz	r0, 801029c <__cvt+0x7c>
 8010298:	f8cd 900c 	str.w	r9, [sp, #12]
 801029c:	2230      	movs	r2, #48	@ 0x30
 801029e:	9b03      	ldr	r3, [sp, #12]
 80102a0:	454b      	cmp	r3, r9
 80102a2:	d31e      	bcc.n	80102e2 <__cvt+0xc2>
 80102a4:	9b03      	ldr	r3, [sp, #12]
 80102a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102a8:	1b5b      	subs	r3, r3, r5
 80102aa:	4628      	mov	r0, r5
 80102ac:	6013      	str	r3, [r2, #0]
 80102ae:	b004      	add	sp, #16
 80102b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80102b8:	eb00 0904 	add.w	r9, r0, r4
 80102bc:	d1e5      	bne.n	801028a <__cvt+0x6a>
 80102be:	7803      	ldrb	r3, [r0, #0]
 80102c0:	2b30      	cmp	r3, #48	@ 0x30
 80102c2:	d10a      	bne.n	80102da <__cvt+0xba>
 80102c4:	2200      	movs	r2, #0
 80102c6:	2300      	movs	r3, #0
 80102c8:	4630      	mov	r0, r6
 80102ca:	4639      	mov	r1, r7
 80102cc:	f7f0 fbfc 	bl	8000ac8 <__aeabi_dcmpeq>
 80102d0:	b918      	cbnz	r0, 80102da <__cvt+0xba>
 80102d2:	f1c4 0401 	rsb	r4, r4, #1
 80102d6:	f8ca 4000 	str.w	r4, [sl]
 80102da:	f8da 3000 	ldr.w	r3, [sl]
 80102de:	4499      	add	r9, r3
 80102e0:	e7d3      	b.n	801028a <__cvt+0x6a>
 80102e2:	1c59      	adds	r1, r3, #1
 80102e4:	9103      	str	r1, [sp, #12]
 80102e6:	701a      	strb	r2, [r3, #0]
 80102e8:	e7d9      	b.n	801029e <__cvt+0x7e>

080102ea <__exponent>:
 80102ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80102ec:	2900      	cmp	r1, #0
 80102ee:	bfba      	itte	lt
 80102f0:	4249      	neglt	r1, r1
 80102f2:	232d      	movlt	r3, #45	@ 0x2d
 80102f4:	232b      	movge	r3, #43	@ 0x2b
 80102f6:	2909      	cmp	r1, #9
 80102f8:	7002      	strb	r2, [r0, #0]
 80102fa:	7043      	strb	r3, [r0, #1]
 80102fc:	dd29      	ble.n	8010352 <__exponent+0x68>
 80102fe:	f10d 0307 	add.w	r3, sp, #7
 8010302:	461d      	mov	r5, r3
 8010304:	270a      	movs	r7, #10
 8010306:	461a      	mov	r2, r3
 8010308:	fbb1 f6f7 	udiv	r6, r1, r7
 801030c:	fb07 1416 	mls	r4, r7, r6, r1
 8010310:	3430      	adds	r4, #48	@ 0x30
 8010312:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010316:	460c      	mov	r4, r1
 8010318:	2c63      	cmp	r4, #99	@ 0x63
 801031a:	f103 33ff 	add.w	r3, r3, #4294967295
 801031e:	4631      	mov	r1, r6
 8010320:	dcf1      	bgt.n	8010306 <__exponent+0x1c>
 8010322:	3130      	adds	r1, #48	@ 0x30
 8010324:	1e94      	subs	r4, r2, #2
 8010326:	f803 1c01 	strb.w	r1, [r3, #-1]
 801032a:	1c41      	adds	r1, r0, #1
 801032c:	4623      	mov	r3, r4
 801032e:	42ab      	cmp	r3, r5
 8010330:	d30a      	bcc.n	8010348 <__exponent+0x5e>
 8010332:	f10d 0309 	add.w	r3, sp, #9
 8010336:	1a9b      	subs	r3, r3, r2
 8010338:	42ac      	cmp	r4, r5
 801033a:	bf88      	it	hi
 801033c:	2300      	movhi	r3, #0
 801033e:	3302      	adds	r3, #2
 8010340:	4403      	add	r3, r0
 8010342:	1a18      	subs	r0, r3, r0
 8010344:	b003      	add	sp, #12
 8010346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010348:	f813 6b01 	ldrb.w	r6, [r3], #1
 801034c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010350:	e7ed      	b.n	801032e <__exponent+0x44>
 8010352:	2330      	movs	r3, #48	@ 0x30
 8010354:	3130      	adds	r1, #48	@ 0x30
 8010356:	7083      	strb	r3, [r0, #2]
 8010358:	70c1      	strb	r1, [r0, #3]
 801035a:	1d03      	adds	r3, r0, #4
 801035c:	e7f1      	b.n	8010342 <__exponent+0x58>
	...

08010360 <_printf_float>:
 8010360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010364:	b08d      	sub	sp, #52	@ 0x34
 8010366:	460c      	mov	r4, r1
 8010368:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801036c:	4616      	mov	r6, r2
 801036e:	461f      	mov	r7, r3
 8010370:	4605      	mov	r5, r0
 8010372:	f000 fdbd 	bl	8010ef0 <_localeconv_r>
 8010376:	6803      	ldr	r3, [r0, #0]
 8010378:	9304      	str	r3, [sp, #16]
 801037a:	4618      	mov	r0, r3
 801037c:	f7ef ff78 	bl	8000270 <strlen>
 8010380:	2300      	movs	r3, #0
 8010382:	930a      	str	r3, [sp, #40]	@ 0x28
 8010384:	f8d8 3000 	ldr.w	r3, [r8]
 8010388:	9005      	str	r0, [sp, #20]
 801038a:	3307      	adds	r3, #7
 801038c:	f023 0307 	bic.w	r3, r3, #7
 8010390:	f103 0208 	add.w	r2, r3, #8
 8010394:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010398:	f8d4 b000 	ldr.w	fp, [r4]
 801039c:	f8c8 2000 	str.w	r2, [r8]
 80103a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80103a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80103a8:	9307      	str	r3, [sp, #28]
 80103aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80103ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80103b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80103b6:	4b9c      	ldr	r3, [pc, #624]	@ (8010628 <_printf_float+0x2c8>)
 80103b8:	f04f 32ff 	mov.w	r2, #4294967295
 80103bc:	f7f0 fbb6 	bl	8000b2c <__aeabi_dcmpun>
 80103c0:	bb70      	cbnz	r0, 8010420 <_printf_float+0xc0>
 80103c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80103c6:	4b98      	ldr	r3, [pc, #608]	@ (8010628 <_printf_float+0x2c8>)
 80103c8:	f04f 32ff 	mov.w	r2, #4294967295
 80103cc:	f7f0 fb90 	bl	8000af0 <__aeabi_dcmple>
 80103d0:	bb30      	cbnz	r0, 8010420 <_printf_float+0xc0>
 80103d2:	2200      	movs	r2, #0
 80103d4:	2300      	movs	r3, #0
 80103d6:	4640      	mov	r0, r8
 80103d8:	4649      	mov	r1, r9
 80103da:	f7f0 fb7f 	bl	8000adc <__aeabi_dcmplt>
 80103de:	b110      	cbz	r0, 80103e6 <_printf_float+0x86>
 80103e0:	232d      	movs	r3, #45	@ 0x2d
 80103e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80103e6:	4a91      	ldr	r2, [pc, #580]	@ (801062c <_printf_float+0x2cc>)
 80103e8:	4b91      	ldr	r3, [pc, #580]	@ (8010630 <_printf_float+0x2d0>)
 80103ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80103ee:	bf8c      	ite	hi
 80103f0:	4690      	movhi	r8, r2
 80103f2:	4698      	movls	r8, r3
 80103f4:	2303      	movs	r3, #3
 80103f6:	6123      	str	r3, [r4, #16]
 80103f8:	f02b 0304 	bic.w	r3, fp, #4
 80103fc:	6023      	str	r3, [r4, #0]
 80103fe:	f04f 0900 	mov.w	r9, #0
 8010402:	9700      	str	r7, [sp, #0]
 8010404:	4633      	mov	r3, r6
 8010406:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010408:	4621      	mov	r1, r4
 801040a:	4628      	mov	r0, r5
 801040c:	f000 f9d2 	bl	80107b4 <_printf_common>
 8010410:	3001      	adds	r0, #1
 8010412:	f040 808d 	bne.w	8010530 <_printf_float+0x1d0>
 8010416:	f04f 30ff 	mov.w	r0, #4294967295
 801041a:	b00d      	add	sp, #52	@ 0x34
 801041c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010420:	4642      	mov	r2, r8
 8010422:	464b      	mov	r3, r9
 8010424:	4640      	mov	r0, r8
 8010426:	4649      	mov	r1, r9
 8010428:	f7f0 fb80 	bl	8000b2c <__aeabi_dcmpun>
 801042c:	b140      	cbz	r0, 8010440 <_printf_float+0xe0>
 801042e:	464b      	mov	r3, r9
 8010430:	2b00      	cmp	r3, #0
 8010432:	bfbc      	itt	lt
 8010434:	232d      	movlt	r3, #45	@ 0x2d
 8010436:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801043a:	4a7e      	ldr	r2, [pc, #504]	@ (8010634 <_printf_float+0x2d4>)
 801043c:	4b7e      	ldr	r3, [pc, #504]	@ (8010638 <_printf_float+0x2d8>)
 801043e:	e7d4      	b.n	80103ea <_printf_float+0x8a>
 8010440:	6863      	ldr	r3, [r4, #4]
 8010442:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010446:	9206      	str	r2, [sp, #24]
 8010448:	1c5a      	adds	r2, r3, #1
 801044a:	d13b      	bne.n	80104c4 <_printf_float+0x164>
 801044c:	2306      	movs	r3, #6
 801044e:	6063      	str	r3, [r4, #4]
 8010450:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010454:	2300      	movs	r3, #0
 8010456:	6022      	str	r2, [r4, #0]
 8010458:	9303      	str	r3, [sp, #12]
 801045a:	ab0a      	add	r3, sp, #40	@ 0x28
 801045c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010460:	ab09      	add	r3, sp, #36	@ 0x24
 8010462:	9300      	str	r3, [sp, #0]
 8010464:	6861      	ldr	r1, [r4, #4]
 8010466:	ec49 8b10 	vmov	d0, r8, r9
 801046a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801046e:	4628      	mov	r0, r5
 8010470:	f7ff fed6 	bl	8010220 <__cvt>
 8010474:	9b06      	ldr	r3, [sp, #24]
 8010476:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010478:	2b47      	cmp	r3, #71	@ 0x47
 801047a:	4680      	mov	r8, r0
 801047c:	d129      	bne.n	80104d2 <_printf_float+0x172>
 801047e:	1cc8      	adds	r0, r1, #3
 8010480:	db02      	blt.n	8010488 <_printf_float+0x128>
 8010482:	6863      	ldr	r3, [r4, #4]
 8010484:	4299      	cmp	r1, r3
 8010486:	dd41      	ble.n	801050c <_printf_float+0x1ac>
 8010488:	f1aa 0a02 	sub.w	sl, sl, #2
 801048c:	fa5f fa8a 	uxtb.w	sl, sl
 8010490:	3901      	subs	r1, #1
 8010492:	4652      	mov	r2, sl
 8010494:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010498:	9109      	str	r1, [sp, #36]	@ 0x24
 801049a:	f7ff ff26 	bl	80102ea <__exponent>
 801049e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80104a0:	1813      	adds	r3, r2, r0
 80104a2:	2a01      	cmp	r2, #1
 80104a4:	4681      	mov	r9, r0
 80104a6:	6123      	str	r3, [r4, #16]
 80104a8:	dc02      	bgt.n	80104b0 <_printf_float+0x150>
 80104aa:	6822      	ldr	r2, [r4, #0]
 80104ac:	07d2      	lsls	r2, r2, #31
 80104ae:	d501      	bpl.n	80104b4 <_printf_float+0x154>
 80104b0:	3301      	adds	r3, #1
 80104b2:	6123      	str	r3, [r4, #16]
 80104b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d0a2      	beq.n	8010402 <_printf_float+0xa2>
 80104bc:	232d      	movs	r3, #45	@ 0x2d
 80104be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80104c2:	e79e      	b.n	8010402 <_printf_float+0xa2>
 80104c4:	9a06      	ldr	r2, [sp, #24]
 80104c6:	2a47      	cmp	r2, #71	@ 0x47
 80104c8:	d1c2      	bne.n	8010450 <_printf_float+0xf0>
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d1c0      	bne.n	8010450 <_printf_float+0xf0>
 80104ce:	2301      	movs	r3, #1
 80104d0:	e7bd      	b.n	801044e <_printf_float+0xee>
 80104d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80104d6:	d9db      	bls.n	8010490 <_printf_float+0x130>
 80104d8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80104dc:	d118      	bne.n	8010510 <_printf_float+0x1b0>
 80104de:	2900      	cmp	r1, #0
 80104e0:	6863      	ldr	r3, [r4, #4]
 80104e2:	dd0b      	ble.n	80104fc <_printf_float+0x19c>
 80104e4:	6121      	str	r1, [r4, #16]
 80104e6:	b913      	cbnz	r3, 80104ee <_printf_float+0x18e>
 80104e8:	6822      	ldr	r2, [r4, #0]
 80104ea:	07d0      	lsls	r0, r2, #31
 80104ec:	d502      	bpl.n	80104f4 <_printf_float+0x194>
 80104ee:	3301      	adds	r3, #1
 80104f0:	440b      	add	r3, r1
 80104f2:	6123      	str	r3, [r4, #16]
 80104f4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80104f6:	f04f 0900 	mov.w	r9, #0
 80104fa:	e7db      	b.n	80104b4 <_printf_float+0x154>
 80104fc:	b913      	cbnz	r3, 8010504 <_printf_float+0x1a4>
 80104fe:	6822      	ldr	r2, [r4, #0]
 8010500:	07d2      	lsls	r2, r2, #31
 8010502:	d501      	bpl.n	8010508 <_printf_float+0x1a8>
 8010504:	3302      	adds	r3, #2
 8010506:	e7f4      	b.n	80104f2 <_printf_float+0x192>
 8010508:	2301      	movs	r3, #1
 801050a:	e7f2      	b.n	80104f2 <_printf_float+0x192>
 801050c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010512:	4299      	cmp	r1, r3
 8010514:	db05      	blt.n	8010522 <_printf_float+0x1c2>
 8010516:	6823      	ldr	r3, [r4, #0]
 8010518:	6121      	str	r1, [r4, #16]
 801051a:	07d8      	lsls	r0, r3, #31
 801051c:	d5ea      	bpl.n	80104f4 <_printf_float+0x194>
 801051e:	1c4b      	adds	r3, r1, #1
 8010520:	e7e7      	b.n	80104f2 <_printf_float+0x192>
 8010522:	2900      	cmp	r1, #0
 8010524:	bfd4      	ite	le
 8010526:	f1c1 0202 	rsble	r2, r1, #2
 801052a:	2201      	movgt	r2, #1
 801052c:	4413      	add	r3, r2
 801052e:	e7e0      	b.n	80104f2 <_printf_float+0x192>
 8010530:	6823      	ldr	r3, [r4, #0]
 8010532:	055a      	lsls	r2, r3, #21
 8010534:	d407      	bmi.n	8010546 <_printf_float+0x1e6>
 8010536:	6923      	ldr	r3, [r4, #16]
 8010538:	4642      	mov	r2, r8
 801053a:	4631      	mov	r1, r6
 801053c:	4628      	mov	r0, r5
 801053e:	47b8      	blx	r7
 8010540:	3001      	adds	r0, #1
 8010542:	d12b      	bne.n	801059c <_printf_float+0x23c>
 8010544:	e767      	b.n	8010416 <_printf_float+0xb6>
 8010546:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801054a:	f240 80dd 	bls.w	8010708 <_printf_float+0x3a8>
 801054e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010552:	2200      	movs	r2, #0
 8010554:	2300      	movs	r3, #0
 8010556:	f7f0 fab7 	bl	8000ac8 <__aeabi_dcmpeq>
 801055a:	2800      	cmp	r0, #0
 801055c:	d033      	beq.n	80105c6 <_printf_float+0x266>
 801055e:	4a37      	ldr	r2, [pc, #220]	@ (801063c <_printf_float+0x2dc>)
 8010560:	2301      	movs	r3, #1
 8010562:	4631      	mov	r1, r6
 8010564:	4628      	mov	r0, r5
 8010566:	47b8      	blx	r7
 8010568:	3001      	adds	r0, #1
 801056a:	f43f af54 	beq.w	8010416 <_printf_float+0xb6>
 801056e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010572:	4543      	cmp	r3, r8
 8010574:	db02      	blt.n	801057c <_printf_float+0x21c>
 8010576:	6823      	ldr	r3, [r4, #0]
 8010578:	07d8      	lsls	r0, r3, #31
 801057a:	d50f      	bpl.n	801059c <_printf_float+0x23c>
 801057c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010580:	4631      	mov	r1, r6
 8010582:	4628      	mov	r0, r5
 8010584:	47b8      	blx	r7
 8010586:	3001      	adds	r0, #1
 8010588:	f43f af45 	beq.w	8010416 <_printf_float+0xb6>
 801058c:	f04f 0900 	mov.w	r9, #0
 8010590:	f108 38ff 	add.w	r8, r8, #4294967295
 8010594:	f104 0a1a 	add.w	sl, r4, #26
 8010598:	45c8      	cmp	r8, r9
 801059a:	dc09      	bgt.n	80105b0 <_printf_float+0x250>
 801059c:	6823      	ldr	r3, [r4, #0]
 801059e:	079b      	lsls	r3, r3, #30
 80105a0:	f100 8103 	bmi.w	80107aa <_printf_float+0x44a>
 80105a4:	68e0      	ldr	r0, [r4, #12]
 80105a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80105a8:	4298      	cmp	r0, r3
 80105aa:	bfb8      	it	lt
 80105ac:	4618      	movlt	r0, r3
 80105ae:	e734      	b.n	801041a <_printf_float+0xba>
 80105b0:	2301      	movs	r3, #1
 80105b2:	4652      	mov	r2, sl
 80105b4:	4631      	mov	r1, r6
 80105b6:	4628      	mov	r0, r5
 80105b8:	47b8      	blx	r7
 80105ba:	3001      	adds	r0, #1
 80105bc:	f43f af2b 	beq.w	8010416 <_printf_float+0xb6>
 80105c0:	f109 0901 	add.w	r9, r9, #1
 80105c4:	e7e8      	b.n	8010598 <_printf_float+0x238>
 80105c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	dc39      	bgt.n	8010640 <_printf_float+0x2e0>
 80105cc:	4a1b      	ldr	r2, [pc, #108]	@ (801063c <_printf_float+0x2dc>)
 80105ce:	2301      	movs	r3, #1
 80105d0:	4631      	mov	r1, r6
 80105d2:	4628      	mov	r0, r5
 80105d4:	47b8      	blx	r7
 80105d6:	3001      	adds	r0, #1
 80105d8:	f43f af1d 	beq.w	8010416 <_printf_float+0xb6>
 80105dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80105e0:	ea59 0303 	orrs.w	r3, r9, r3
 80105e4:	d102      	bne.n	80105ec <_printf_float+0x28c>
 80105e6:	6823      	ldr	r3, [r4, #0]
 80105e8:	07d9      	lsls	r1, r3, #31
 80105ea:	d5d7      	bpl.n	801059c <_printf_float+0x23c>
 80105ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105f0:	4631      	mov	r1, r6
 80105f2:	4628      	mov	r0, r5
 80105f4:	47b8      	blx	r7
 80105f6:	3001      	adds	r0, #1
 80105f8:	f43f af0d 	beq.w	8010416 <_printf_float+0xb6>
 80105fc:	f04f 0a00 	mov.w	sl, #0
 8010600:	f104 0b1a 	add.w	fp, r4, #26
 8010604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010606:	425b      	negs	r3, r3
 8010608:	4553      	cmp	r3, sl
 801060a:	dc01      	bgt.n	8010610 <_printf_float+0x2b0>
 801060c:	464b      	mov	r3, r9
 801060e:	e793      	b.n	8010538 <_printf_float+0x1d8>
 8010610:	2301      	movs	r3, #1
 8010612:	465a      	mov	r2, fp
 8010614:	4631      	mov	r1, r6
 8010616:	4628      	mov	r0, r5
 8010618:	47b8      	blx	r7
 801061a:	3001      	adds	r0, #1
 801061c:	f43f aefb 	beq.w	8010416 <_printf_float+0xb6>
 8010620:	f10a 0a01 	add.w	sl, sl, #1
 8010624:	e7ee      	b.n	8010604 <_printf_float+0x2a4>
 8010626:	bf00      	nop
 8010628:	7fefffff 	.word	0x7fefffff
 801062c:	0801319b 	.word	0x0801319b
 8010630:	08013197 	.word	0x08013197
 8010634:	080131a3 	.word	0x080131a3
 8010638:	0801319f 	.word	0x0801319f
 801063c:	080131a7 	.word	0x080131a7
 8010640:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010642:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010646:	4553      	cmp	r3, sl
 8010648:	bfa8      	it	ge
 801064a:	4653      	movge	r3, sl
 801064c:	2b00      	cmp	r3, #0
 801064e:	4699      	mov	r9, r3
 8010650:	dc36      	bgt.n	80106c0 <_printf_float+0x360>
 8010652:	f04f 0b00 	mov.w	fp, #0
 8010656:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801065a:	f104 021a 	add.w	r2, r4, #26
 801065e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010660:	9306      	str	r3, [sp, #24]
 8010662:	eba3 0309 	sub.w	r3, r3, r9
 8010666:	455b      	cmp	r3, fp
 8010668:	dc31      	bgt.n	80106ce <_printf_float+0x36e>
 801066a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801066c:	459a      	cmp	sl, r3
 801066e:	dc3a      	bgt.n	80106e6 <_printf_float+0x386>
 8010670:	6823      	ldr	r3, [r4, #0]
 8010672:	07da      	lsls	r2, r3, #31
 8010674:	d437      	bmi.n	80106e6 <_printf_float+0x386>
 8010676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010678:	ebaa 0903 	sub.w	r9, sl, r3
 801067c:	9b06      	ldr	r3, [sp, #24]
 801067e:	ebaa 0303 	sub.w	r3, sl, r3
 8010682:	4599      	cmp	r9, r3
 8010684:	bfa8      	it	ge
 8010686:	4699      	movge	r9, r3
 8010688:	f1b9 0f00 	cmp.w	r9, #0
 801068c:	dc33      	bgt.n	80106f6 <_printf_float+0x396>
 801068e:	f04f 0800 	mov.w	r8, #0
 8010692:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010696:	f104 0b1a 	add.w	fp, r4, #26
 801069a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801069c:	ebaa 0303 	sub.w	r3, sl, r3
 80106a0:	eba3 0309 	sub.w	r3, r3, r9
 80106a4:	4543      	cmp	r3, r8
 80106a6:	f77f af79 	ble.w	801059c <_printf_float+0x23c>
 80106aa:	2301      	movs	r3, #1
 80106ac:	465a      	mov	r2, fp
 80106ae:	4631      	mov	r1, r6
 80106b0:	4628      	mov	r0, r5
 80106b2:	47b8      	blx	r7
 80106b4:	3001      	adds	r0, #1
 80106b6:	f43f aeae 	beq.w	8010416 <_printf_float+0xb6>
 80106ba:	f108 0801 	add.w	r8, r8, #1
 80106be:	e7ec      	b.n	801069a <_printf_float+0x33a>
 80106c0:	4642      	mov	r2, r8
 80106c2:	4631      	mov	r1, r6
 80106c4:	4628      	mov	r0, r5
 80106c6:	47b8      	blx	r7
 80106c8:	3001      	adds	r0, #1
 80106ca:	d1c2      	bne.n	8010652 <_printf_float+0x2f2>
 80106cc:	e6a3      	b.n	8010416 <_printf_float+0xb6>
 80106ce:	2301      	movs	r3, #1
 80106d0:	4631      	mov	r1, r6
 80106d2:	4628      	mov	r0, r5
 80106d4:	9206      	str	r2, [sp, #24]
 80106d6:	47b8      	blx	r7
 80106d8:	3001      	adds	r0, #1
 80106da:	f43f ae9c 	beq.w	8010416 <_printf_float+0xb6>
 80106de:	9a06      	ldr	r2, [sp, #24]
 80106e0:	f10b 0b01 	add.w	fp, fp, #1
 80106e4:	e7bb      	b.n	801065e <_printf_float+0x2fe>
 80106e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80106ea:	4631      	mov	r1, r6
 80106ec:	4628      	mov	r0, r5
 80106ee:	47b8      	blx	r7
 80106f0:	3001      	adds	r0, #1
 80106f2:	d1c0      	bne.n	8010676 <_printf_float+0x316>
 80106f4:	e68f      	b.n	8010416 <_printf_float+0xb6>
 80106f6:	9a06      	ldr	r2, [sp, #24]
 80106f8:	464b      	mov	r3, r9
 80106fa:	4442      	add	r2, r8
 80106fc:	4631      	mov	r1, r6
 80106fe:	4628      	mov	r0, r5
 8010700:	47b8      	blx	r7
 8010702:	3001      	adds	r0, #1
 8010704:	d1c3      	bne.n	801068e <_printf_float+0x32e>
 8010706:	e686      	b.n	8010416 <_printf_float+0xb6>
 8010708:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801070c:	f1ba 0f01 	cmp.w	sl, #1
 8010710:	dc01      	bgt.n	8010716 <_printf_float+0x3b6>
 8010712:	07db      	lsls	r3, r3, #31
 8010714:	d536      	bpl.n	8010784 <_printf_float+0x424>
 8010716:	2301      	movs	r3, #1
 8010718:	4642      	mov	r2, r8
 801071a:	4631      	mov	r1, r6
 801071c:	4628      	mov	r0, r5
 801071e:	47b8      	blx	r7
 8010720:	3001      	adds	r0, #1
 8010722:	f43f ae78 	beq.w	8010416 <_printf_float+0xb6>
 8010726:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801072a:	4631      	mov	r1, r6
 801072c:	4628      	mov	r0, r5
 801072e:	47b8      	blx	r7
 8010730:	3001      	adds	r0, #1
 8010732:	f43f ae70 	beq.w	8010416 <_printf_float+0xb6>
 8010736:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801073a:	2200      	movs	r2, #0
 801073c:	2300      	movs	r3, #0
 801073e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010742:	f7f0 f9c1 	bl	8000ac8 <__aeabi_dcmpeq>
 8010746:	b9c0      	cbnz	r0, 801077a <_printf_float+0x41a>
 8010748:	4653      	mov	r3, sl
 801074a:	f108 0201 	add.w	r2, r8, #1
 801074e:	4631      	mov	r1, r6
 8010750:	4628      	mov	r0, r5
 8010752:	47b8      	blx	r7
 8010754:	3001      	adds	r0, #1
 8010756:	d10c      	bne.n	8010772 <_printf_float+0x412>
 8010758:	e65d      	b.n	8010416 <_printf_float+0xb6>
 801075a:	2301      	movs	r3, #1
 801075c:	465a      	mov	r2, fp
 801075e:	4631      	mov	r1, r6
 8010760:	4628      	mov	r0, r5
 8010762:	47b8      	blx	r7
 8010764:	3001      	adds	r0, #1
 8010766:	f43f ae56 	beq.w	8010416 <_printf_float+0xb6>
 801076a:	f108 0801 	add.w	r8, r8, #1
 801076e:	45d0      	cmp	r8, sl
 8010770:	dbf3      	blt.n	801075a <_printf_float+0x3fa>
 8010772:	464b      	mov	r3, r9
 8010774:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010778:	e6df      	b.n	801053a <_printf_float+0x1da>
 801077a:	f04f 0800 	mov.w	r8, #0
 801077e:	f104 0b1a 	add.w	fp, r4, #26
 8010782:	e7f4      	b.n	801076e <_printf_float+0x40e>
 8010784:	2301      	movs	r3, #1
 8010786:	4642      	mov	r2, r8
 8010788:	e7e1      	b.n	801074e <_printf_float+0x3ee>
 801078a:	2301      	movs	r3, #1
 801078c:	464a      	mov	r2, r9
 801078e:	4631      	mov	r1, r6
 8010790:	4628      	mov	r0, r5
 8010792:	47b8      	blx	r7
 8010794:	3001      	adds	r0, #1
 8010796:	f43f ae3e 	beq.w	8010416 <_printf_float+0xb6>
 801079a:	f108 0801 	add.w	r8, r8, #1
 801079e:	68e3      	ldr	r3, [r4, #12]
 80107a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80107a2:	1a5b      	subs	r3, r3, r1
 80107a4:	4543      	cmp	r3, r8
 80107a6:	dcf0      	bgt.n	801078a <_printf_float+0x42a>
 80107a8:	e6fc      	b.n	80105a4 <_printf_float+0x244>
 80107aa:	f04f 0800 	mov.w	r8, #0
 80107ae:	f104 0919 	add.w	r9, r4, #25
 80107b2:	e7f4      	b.n	801079e <_printf_float+0x43e>

080107b4 <_printf_common>:
 80107b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80107b8:	4616      	mov	r6, r2
 80107ba:	4698      	mov	r8, r3
 80107bc:	688a      	ldr	r2, [r1, #8]
 80107be:	690b      	ldr	r3, [r1, #16]
 80107c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80107c4:	4293      	cmp	r3, r2
 80107c6:	bfb8      	it	lt
 80107c8:	4613      	movlt	r3, r2
 80107ca:	6033      	str	r3, [r6, #0]
 80107cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80107d0:	4607      	mov	r7, r0
 80107d2:	460c      	mov	r4, r1
 80107d4:	b10a      	cbz	r2, 80107da <_printf_common+0x26>
 80107d6:	3301      	adds	r3, #1
 80107d8:	6033      	str	r3, [r6, #0]
 80107da:	6823      	ldr	r3, [r4, #0]
 80107dc:	0699      	lsls	r1, r3, #26
 80107de:	bf42      	ittt	mi
 80107e0:	6833      	ldrmi	r3, [r6, #0]
 80107e2:	3302      	addmi	r3, #2
 80107e4:	6033      	strmi	r3, [r6, #0]
 80107e6:	6825      	ldr	r5, [r4, #0]
 80107e8:	f015 0506 	ands.w	r5, r5, #6
 80107ec:	d106      	bne.n	80107fc <_printf_common+0x48>
 80107ee:	f104 0a19 	add.w	sl, r4, #25
 80107f2:	68e3      	ldr	r3, [r4, #12]
 80107f4:	6832      	ldr	r2, [r6, #0]
 80107f6:	1a9b      	subs	r3, r3, r2
 80107f8:	42ab      	cmp	r3, r5
 80107fa:	dc26      	bgt.n	801084a <_printf_common+0x96>
 80107fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010800:	6822      	ldr	r2, [r4, #0]
 8010802:	3b00      	subs	r3, #0
 8010804:	bf18      	it	ne
 8010806:	2301      	movne	r3, #1
 8010808:	0692      	lsls	r2, r2, #26
 801080a:	d42b      	bmi.n	8010864 <_printf_common+0xb0>
 801080c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010810:	4641      	mov	r1, r8
 8010812:	4638      	mov	r0, r7
 8010814:	47c8      	blx	r9
 8010816:	3001      	adds	r0, #1
 8010818:	d01e      	beq.n	8010858 <_printf_common+0xa4>
 801081a:	6823      	ldr	r3, [r4, #0]
 801081c:	6922      	ldr	r2, [r4, #16]
 801081e:	f003 0306 	and.w	r3, r3, #6
 8010822:	2b04      	cmp	r3, #4
 8010824:	bf02      	ittt	eq
 8010826:	68e5      	ldreq	r5, [r4, #12]
 8010828:	6833      	ldreq	r3, [r6, #0]
 801082a:	1aed      	subeq	r5, r5, r3
 801082c:	68a3      	ldr	r3, [r4, #8]
 801082e:	bf0c      	ite	eq
 8010830:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010834:	2500      	movne	r5, #0
 8010836:	4293      	cmp	r3, r2
 8010838:	bfc4      	itt	gt
 801083a:	1a9b      	subgt	r3, r3, r2
 801083c:	18ed      	addgt	r5, r5, r3
 801083e:	2600      	movs	r6, #0
 8010840:	341a      	adds	r4, #26
 8010842:	42b5      	cmp	r5, r6
 8010844:	d11a      	bne.n	801087c <_printf_common+0xc8>
 8010846:	2000      	movs	r0, #0
 8010848:	e008      	b.n	801085c <_printf_common+0xa8>
 801084a:	2301      	movs	r3, #1
 801084c:	4652      	mov	r2, sl
 801084e:	4641      	mov	r1, r8
 8010850:	4638      	mov	r0, r7
 8010852:	47c8      	blx	r9
 8010854:	3001      	adds	r0, #1
 8010856:	d103      	bne.n	8010860 <_printf_common+0xac>
 8010858:	f04f 30ff 	mov.w	r0, #4294967295
 801085c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010860:	3501      	adds	r5, #1
 8010862:	e7c6      	b.n	80107f2 <_printf_common+0x3e>
 8010864:	18e1      	adds	r1, r4, r3
 8010866:	1c5a      	adds	r2, r3, #1
 8010868:	2030      	movs	r0, #48	@ 0x30
 801086a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801086e:	4422      	add	r2, r4
 8010870:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010874:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010878:	3302      	adds	r3, #2
 801087a:	e7c7      	b.n	801080c <_printf_common+0x58>
 801087c:	2301      	movs	r3, #1
 801087e:	4622      	mov	r2, r4
 8010880:	4641      	mov	r1, r8
 8010882:	4638      	mov	r0, r7
 8010884:	47c8      	blx	r9
 8010886:	3001      	adds	r0, #1
 8010888:	d0e6      	beq.n	8010858 <_printf_common+0xa4>
 801088a:	3601      	adds	r6, #1
 801088c:	e7d9      	b.n	8010842 <_printf_common+0x8e>
	...

08010890 <_printf_i>:
 8010890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010894:	7e0f      	ldrb	r7, [r1, #24]
 8010896:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010898:	2f78      	cmp	r7, #120	@ 0x78
 801089a:	4691      	mov	r9, r2
 801089c:	4680      	mov	r8, r0
 801089e:	460c      	mov	r4, r1
 80108a0:	469a      	mov	sl, r3
 80108a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80108a6:	d807      	bhi.n	80108b8 <_printf_i+0x28>
 80108a8:	2f62      	cmp	r7, #98	@ 0x62
 80108aa:	d80a      	bhi.n	80108c2 <_printf_i+0x32>
 80108ac:	2f00      	cmp	r7, #0
 80108ae:	f000 80d1 	beq.w	8010a54 <_printf_i+0x1c4>
 80108b2:	2f58      	cmp	r7, #88	@ 0x58
 80108b4:	f000 80b8 	beq.w	8010a28 <_printf_i+0x198>
 80108b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80108bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80108c0:	e03a      	b.n	8010938 <_printf_i+0xa8>
 80108c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80108c6:	2b15      	cmp	r3, #21
 80108c8:	d8f6      	bhi.n	80108b8 <_printf_i+0x28>
 80108ca:	a101      	add	r1, pc, #4	@ (adr r1, 80108d0 <_printf_i+0x40>)
 80108cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80108d0:	08010929 	.word	0x08010929
 80108d4:	0801093d 	.word	0x0801093d
 80108d8:	080108b9 	.word	0x080108b9
 80108dc:	080108b9 	.word	0x080108b9
 80108e0:	080108b9 	.word	0x080108b9
 80108e4:	080108b9 	.word	0x080108b9
 80108e8:	0801093d 	.word	0x0801093d
 80108ec:	080108b9 	.word	0x080108b9
 80108f0:	080108b9 	.word	0x080108b9
 80108f4:	080108b9 	.word	0x080108b9
 80108f8:	080108b9 	.word	0x080108b9
 80108fc:	08010a3b 	.word	0x08010a3b
 8010900:	08010967 	.word	0x08010967
 8010904:	080109f5 	.word	0x080109f5
 8010908:	080108b9 	.word	0x080108b9
 801090c:	080108b9 	.word	0x080108b9
 8010910:	08010a5d 	.word	0x08010a5d
 8010914:	080108b9 	.word	0x080108b9
 8010918:	08010967 	.word	0x08010967
 801091c:	080108b9 	.word	0x080108b9
 8010920:	080108b9 	.word	0x080108b9
 8010924:	080109fd 	.word	0x080109fd
 8010928:	6833      	ldr	r3, [r6, #0]
 801092a:	1d1a      	adds	r2, r3, #4
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	6032      	str	r2, [r6, #0]
 8010930:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010934:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010938:	2301      	movs	r3, #1
 801093a:	e09c      	b.n	8010a76 <_printf_i+0x1e6>
 801093c:	6833      	ldr	r3, [r6, #0]
 801093e:	6820      	ldr	r0, [r4, #0]
 8010940:	1d19      	adds	r1, r3, #4
 8010942:	6031      	str	r1, [r6, #0]
 8010944:	0606      	lsls	r6, r0, #24
 8010946:	d501      	bpl.n	801094c <_printf_i+0xbc>
 8010948:	681d      	ldr	r5, [r3, #0]
 801094a:	e003      	b.n	8010954 <_printf_i+0xc4>
 801094c:	0645      	lsls	r5, r0, #25
 801094e:	d5fb      	bpl.n	8010948 <_printf_i+0xb8>
 8010950:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010954:	2d00      	cmp	r5, #0
 8010956:	da03      	bge.n	8010960 <_printf_i+0xd0>
 8010958:	232d      	movs	r3, #45	@ 0x2d
 801095a:	426d      	negs	r5, r5
 801095c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010960:	4858      	ldr	r0, [pc, #352]	@ (8010ac4 <_printf_i+0x234>)
 8010962:	230a      	movs	r3, #10
 8010964:	e011      	b.n	801098a <_printf_i+0xfa>
 8010966:	6821      	ldr	r1, [r4, #0]
 8010968:	6833      	ldr	r3, [r6, #0]
 801096a:	0608      	lsls	r0, r1, #24
 801096c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010970:	d402      	bmi.n	8010978 <_printf_i+0xe8>
 8010972:	0649      	lsls	r1, r1, #25
 8010974:	bf48      	it	mi
 8010976:	b2ad      	uxthmi	r5, r5
 8010978:	2f6f      	cmp	r7, #111	@ 0x6f
 801097a:	4852      	ldr	r0, [pc, #328]	@ (8010ac4 <_printf_i+0x234>)
 801097c:	6033      	str	r3, [r6, #0]
 801097e:	bf14      	ite	ne
 8010980:	230a      	movne	r3, #10
 8010982:	2308      	moveq	r3, #8
 8010984:	2100      	movs	r1, #0
 8010986:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801098a:	6866      	ldr	r6, [r4, #4]
 801098c:	60a6      	str	r6, [r4, #8]
 801098e:	2e00      	cmp	r6, #0
 8010990:	db05      	blt.n	801099e <_printf_i+0x10e>
 8010992:	6821      	ldr	r1, [r4, #0]
 8010994:	432e      	orrs	r6, r5
 8010996:	f021 0104 	bic.w	r1, r1, #4
 801099a:	6021      	str	r1, [r4, #0]
 801099c:	d04b      	beq.n	8010a36 <_printf_i+0x1a6>
 801099e:	4616      	mov	r6, r2
 80109a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80109a4:	fb03 5711 	mls	r7, r3, r1, r5
 80109a8:	5dc7      	ldrb	r7, [r0, r7]
 80109aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80109ae:	462f      	mov	r7, r5
 80109b0:	42bb      	cmp	r3, r7
 80109b2:	460d      	mov	r5, r1
 80109b4:	d9f4      	bls.n	80109a0 <_printf_i+0x110>
 80109b6:	2b08      	cmp	r3, #8
 80109b8:	d10b      	bne.n	80109d2 <_printf_i+0x142>
 80109ba:	6823      	ldr	r3, [r4, #0]
 80109bc:	07df      	lsls	r7, r3, #31
 80109be:	d508      	bpl.n	80109d2 <_printf_i+0x142>
 80109c0:	6923      	ldr	r3, [r4, #16]
 80109c2:	6861      	ldr	r1, [r4, #4]
 80109c4:	4299      	cmp	r1, r3
 80109c6:	bfde      	ittt	le
 80109c8:	2330      	movle	r3, #48	@ 0x30
 80109ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80109ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80109d2:	1b92      	subs	r2, r2, r6
 80109d4:	6122      	str	r2, [r4, #16]
 80109d6:	f8cd a000 	str.w	sl, [sp]
 80109da:	464b      	mov	r3, r9
 80109dc:	aa03      	add	r2, sp, #12
 80109de:	4621      	mov	r1, r4
 80109e0:	4640      	mov	r0, r8
 80109e2:	f7ff fee7 	bl	80107b4 <_printf_common>
 80109e6:	3001      	adds	r0, #1
 80109e8:	d14a      	bne.n	8010a80 <_printf_i+0x1f0>
 80109ea:	f04f 30ff 	mov.w	r0, #4294967295
 80109ee:	b004      	add	sp, #16
 80109f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109f4:	6823      	ldr	r3, [r4, #0]
 80109f6:	f043 0320 	orr.w	r3, r3, #32
 80109fa:	6023      	str	r3, [r4, #0]
 80109fc:	4832      	ldr	r0, [pc, #200]	@ (8010ac8 <_printf_i+0x238>)
 80109fe:	2778      	movs	r7, #120	@ 0x78
 8010a00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010a04:	6823      	ldr	r3, [r4, #0]
 8010a06:	6831      	ldr	r1, [r6, #0]
 8010a08:	061f      	lsls	r7, r3, #24
 8010a0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8010a0e:	d402      	bmi.n	8010a16 <_printf_i+0x186>
 8010a10:	065f      	lsls	r7, r3, #25
 8010a12:	bf48      	it	mi
 8010a14:	b2ad      	uxthmi	r5, r5
 8010a16:	6031      	str	r1, [r6, #0]
 8010a18:	07d9      	lsls	r1, r3, #31
 8010a1a:	bf44      	itt	mi
 8010a1c:	f043 0320 	orrmi.w	r3, r3, #32
 8010a20:	6023      	strmi	r3, [r4, #0]
 8010a22:	b11d      	cbz	r5, 8010a2c <_printf_i+0x19c>
 8010a24:	2310      	movs	r3, #16
 8010a26:	e7ad      	b.n	8010984 <_printf_i+0xf4>
 8010a28:	4826      	ldr	r0, [pc, #152]	@ (8010ac4 <_printf_i+0x234>)
 8010a2a:	e7e9      	b.n	8010a00 <_printf_i+0x170>
 8010a2c:	6823      	ldr	r3, [r4, #0]
 8010a2e:	f023 0320 	bic.w	r3, r3, #32
 8010a32:	6023      	str	r3, [r4, #0]
 8010a34:	e7f6      	b.n	8010a24 <_printf_i+0x194>
 8010a36:	4616      	mov	r6, r2
 8010a38:	e7bd      	b.n	80109b6 <_printf_i+0x126>
 8010a3a:	6833      	ldr	r3, [r6, #0]
 8010a3c:	6825      	ldr	r5, [r4, #0]
 8010a3e:	6961      	ldr	r1, [r4, #20]
 8010a40:	1d18      	adds	r0, r3, #4
 8010a42:	6030      	str	r0, [r6, #0]
 8010a44:	062e      	lsls	r6, r5, #24
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	d501      	bpl.n	8010a4e <_printf_i+0x1be>
 8010a4a:	6019      	str	r1, [r3, #0]
 8010a4c:	e002      	b.n	8010a54 <_printf_i+0x1c4>
 8010a4e:	0668      	lsls	r0, r5, #25
 8010a50:	d5fb      	bpl.n	8010a4a <_printf_i+0x1ba>
 8010a52:	8019      	strh	r1, [r3, #0]
 8010a54:	2300      	movs	r3, #0
 8010a56:	6123      	str	r3, [r4, #16]
 8010a58:	4616      	mov	r6, r2
 8010a5a:	e7bc      	b.n	80109d6 <_printf_i+0x146>
 8010a5c:	6833      	ldr	r3, [r6, #0]
 8010a5e:	1d1a      	adds	r2, r3, #4
 8010a60:	6032      	str	r2, [r6, #0]
 8010a62:	681e      	ldr	r6, [r3, #0]
 8010a64:	6862      	ldr	r2, [r4, #4]
 8010a66:	2100      	movs	r1, #0
 8010a68:	4630      	mov	r0, r6
 8010a6a:	f7ef fbb1 	bl	80001d0 <memchr>
 8010a6e:	b108      	cbz	r0, 8010a74 <_printf_i+0x1e4>
 8010a70:	1b80      	subs	r0, r0, r6
 8010a72:	6060      	str	r0, [r4, #4]
 8010a74:	6863      	ldr	r3, [r4, #4]
 8010a76:	6123      	str	r3, [r4, #16]
 8010a78:	2300      	movs	r3, #0
 8010a7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010a7e:	e7aa      	b.n	80109d6 <_printf_i+0x146>
 8010a80:	6923      	ldr	r3, [r4, #16]
 8010a82:	4632      	mov	r2, r6
 8010a84:	4649      	mov	r1, r9
 8010a86:	4640      	mov	r0, r8
 8010a88:	47d0      	blx	sl
 8010a8a:	3001      	adds	r0, #1
 8010a8c:	d0ad      	beq.n	80109ea <_printf_i+0x15a>
 8010a8e:	6823      	ldr	r3, [r4, #0]
 8010a90:	079b      	lsls	r3, r3, #30
 8010a92:	d413      	bmi.n	8010abc <_printf_i+0x22c>
 8010a94:	68e0      	ldr	r0, [r4, #12]
 8010a96:	9b03      	ldr	r3, [sp, #12]
 8010a98:	4298      	cmp	r0, r3
 8010a9a:	bfb8      	it	lt
 8010a9c:	4618      	movlt	r0, r3
 8010a9e:	e7a6      	b.n	80109ee <_printf_i+0x15e>
 8010aa0:	2301      	movs	r3, #1
 8010aa2:	4632      	mov	r2, r6
 8010aa4:	4649      	mov	r1, r9
 8010aa6:	4640      	mov	r0, r8
 8010aa8:	47d0      	blx	sl
 8010aaa:	3001      	adds	r0, #1
 8010aac:	d09d      	beq.n	80109ea <_printf_i+0x15a>
 8010aae:	3501      	adds	r5, #1
 8010ab0:	68e3      	ldr	r3, [r4, #12]
 8010ab2:	9903      	ldr	r1, [sp, #12]
 8010ab4:	1a5b      	subs	r3, r3, r1
 8010ab6:	42ab      	cmp	r3, r5
 8010ab8:	dcf2      	bgt.n	8010aa0 <_printf_i+0x210>
 8010aba:	e7eb      	b.n	8010a94 <_printf_i+0x204>
 8010abc:	2500      	movs	r5, #0
 8010abe:	f104 0619 	add.w	r6, r4, #25
 8010ac2:	e7f5      	b.n	8010ab0 <_printf_i+0x220>
 8010ac4:	080131a9 	.word	0x080131a9
 8010ac8:	080131ba 	.word	0x080131ba

08010acc <std>:
 8010acc:	2300      	movs	r3, #0
 8010ace:	b510      	push	{r4, lr}
 8010ad0:	4604      	mov	r4, r0
 8010ad2:	e9c0 3300 	strd	r3, r3, [r0]
 8010ad6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010ada:	6083      	str	r3, [r0, #8]
 8010adc:	8181      	strh	r1, [r0, #12]
 8010ade:	6643      	str	r3, [r0, #100]	@ 0x64
 8010ae0:	81c2      	strh	r2, [r0, #14]
 8010ae2:	6183      	str	r3, [r0, #24]
 8010ae4:	4619      	mov	r1, r3
 8010ae6:	2208      	movs	r2, #8
 8010ae8:	305c      	adds	r0, #92	@ 0x5c
 8010aea:	f000 f9f9 	bl	8010ee0 <memset>
 8010aee:	4b0d      	ldr	r3, [pc, #52]	@ (8010b24 <std+0x58>)
 8010af0:	6263      	str	r3, [r4, #36]	@ 0x24
 8010af2:	4b0d      	ldr	r3, [pc, #52]	@ (8010b28 <std+0x5c>)
 8010af4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010af6:	4b0d      	ldr	r3, [pc, #52]	@ (8010b2c <std+0x60>)
 8010af8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010afa:	4b0d      	ldr	r3, [pc, #52]	@ (8010b30 <std+0x64>)
 8010afc:	6323      	str	r3, [r4, #48]	@ 0x30
 8010afe:	4b0d      	ldr	r3, [pc, #52]	@ (8010b34 <std+0x68>)
 8010b00:	6224      	str	r4, [r4, #32]
 8010b02:	429c      	cmp	r4, r3
 8010b04:	d006      	beq.n	8010b14 <std+0x48>
 8010b06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010b0a:	4294      	cmp	r4, r2
 8010b0c:	d002      	beq.n	8010b14 <std+0x48>
 8010b0e:	33d0      	adds	r3, #208	@ 0xd0
 8010b10:	429c      	cmp	r4, r3
 8010b12:	d105      	bne.n	8010b20 <std+0x54>
 8010b14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b1c:	f000 baba 	b.w	8011094 <__retarget_lock_init_recursive>
 8010b20:	bd10      	pop	{r4, pc}
 8010b22:	bf00      	nop
 8010b24:	08010d31 	.word	0x08010d31
 8010b28:	08010d53 	.word	0x08010d53
 8010b2c:	08010d8b 	.word	0x08010d8b
 8010b30:	08010daf 	.word	0x08010daf
 8010b34:	200083bc 	.word	0x200083bc

08010b38 <stdio_exit_handler>:
 8010b38:	4a02      	ldr	r2, [pc, #8]	@ (8010b44 <stdio_exit_handler+0xc>)
 8010b3a:	4903      	ldr	r1, [pc, #12]	@ (8010b48 <stdio_exit_handler+0x10>)
 8010b3c:	4803      	ldr	r0, [pc, #12]	@ (8010b4c <stdio_exit_handler+0x14>)
 8010b3e:	f000 b869 	b.w	8010c14 <_fwalk_sglue>
 8010b42:	bf00      	nop
 8010b44:	20000028 	.word	0x20000028
 8010b48:	08012a29 	.word	0x08012a29
 8010b4c:	20000038 	.word	0x20000038

08010b50 <cleanup_stdio>:
 8010b50:	6841      	ldr	r1, [r0, #4]
 8010b52:	4b0c      	ldr	r3, [pc, #48]	@ (8010b84 <cleanup_stdio+0x34>)
 8010b54:	4299      	cmp	r1, r3
 8010b56:	b510      	push	{r4, lr}
 8010b58:	4604      	mov	r4, r0
 8010b5a:	d001      	beq.n	8010b60 <cleanup_stdio+0x10>
 8010b5c:	f001 ff64 	bl	8012a28 <_fflush_r>
 8010b60:	68a1      	ldr	r1, [r4, #8]
 8010b62:	4b09      	ldr	r3, [pc, #36]	@ (8010b88 <cleanup_stdio+0x38>)
 8010b64:	4299      	cmp	r1, r3
 8010b66:	d002      	beq.n	8010b6e <cleanup_stdio+0x1e>
 8010b68:	4620      	mov	r0, r4
 8010b6a:	f001 ff5d 	bl	8012a28 <_fflush_r>
 8010b6e:	68e1      	ldr	r1, [r4, #12]
 8010b70:	4b06      	ldr	r3, [pc, #24]	@ (8010b8c <cleanup_stdio+0x3c>)
 8010b72:	4299      	cmp	r1, r3
 8010b74:	d004      	beq.n	8010b80 <cleanup_stdio+0x30>
 8010b76:	4620      	mov	r0, r4
 8010b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b7c:	f001 bf54 	b.w	8012a28 <_fflush_r>
 8010b80:	bd10      	pop	{r4, pc}
 8010b82:	bf00      	nop
 8010b84:	200083bc 	.word	0x200083bc
 8010b88:	20008424 	.word	0x20008424
 8010b8c:	2000848c 	.word	0x2000848c

08010b90 <global_stdio_init.part.0>:
 8010b90:	b510      	push	{r4, lr}
 8010b92:	4b0b      	ldr	r3, [pc, #44]	@ (8010bc0 <global_stdio_init.part.0+0x30>)
 8010b94:	4c0b      	ldr	r4, [pc, #44]	@ (8010bc4 <global_stdio_init.part.0+0x34>)
 8010b96:	4a0c      	ldr	r2, [pc, #48]	@ (8010bc8 <global_stdio_init.part.0+0x38>)
 8010b98:	601a      	str	r2, [r3, #0]
 8010b9a:	4620      	mov	r0, r4
 8010b9c:	2200      	movs	r2, #0
 8010b9e:	2104      	movs	r1, #4
 8010ba0:	f7ff ff94 	bl	8010acc <std>
 8010ba4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010ba8:	2201      	movs	r2, #1
 8010baa:	2109      	movs	r1, #9
 8010bac:	f7ff ff8e 	bl	8010acc <std>
 8010bb0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010bb4:	2202      	movs	r2, #2
 8010bb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010bba:	2112      	movs	r1, #18
 8010bbc:	f7ff bf86 	b.w	8010acc <std>
 8010bc0:	200084f4 	.word	0x200084f4
 8010bc4:	200083bc 	.word	0x200083bc
 8010bc8:	08010b39 	.word	0x08010b39

08010bcc <__sfp_lock_acquire>:
 8010bcc:	4801      	ldr	r0, [pc, #4]	@ (8010bd4 <__sfp_lock_acquire+0x8>)
 8010bce:	f000 ba62 	b.w	8011096 <__retarget_lock_acquire_recursive>
 8010bd2:	bf00      	nop
 8010bd4:	200084fd 	.word	0x200084fd

08010bd8 <__sfp_lock_release>:
 8010bd8:	4801      	ldr	r0, [pc, #4]	@ (8010be0 <__sfp_lock_release+0x8>)
 8010bda:	f000 ba5d 	b.w	8011098 <__retarget_lock_release_recursive>
 8010bde:	bf00      	nop
 8010be0:	200084fd 	.word	0x200084fd

08010be4 <__sinit>:
 8010be4:	b510      	push	{r4, lr}
 8010be6:	4604      	mov	r4, r0
 8010be8:	f7ff fff0 	bl	8010bcc <__sfp_lock_acquire>
 8010bec:	6a23      	ldr	r3, [r4, #32]
 8010bee:	b11b      	cbz	r3, 8010bf8 <__sinit+0x14>
 8010bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010bf4:	f7ff bff0 	b.w	8010bd8 <__sfp_lock_release>
 8010bf8:	4b04      	ldr	r3, [pc, #16]	@ (8010c0c <__sinit+0x28>)
 8010bfa:	6223      	str	r3, [r4, #32]
 8010bfc:	4b04      	ldr	r3, [pc, #16]	@ (8010c10 <__sinit+0x2c>)
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d1f5      	bne.n	8010bf0 <__sinit+0xc>
 8010c04:	f7ff ffc4 	bl	8010b90 <global_stdio_init.part.0>
 8010c08:	e7f2      	b.n	8010bf0 <__sinit+0xc>
 8010c0a:	bf00      	nop
 8010c0c:	08010b51 	.word	0x08010b51
 8010c10:	200084f4 	.word	0x200084f4

08010c14 <_fwalk_sglue>:
 8010c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c18:	4607      	mov	r7, r0
 8010c1a:	4688      	mov	r8, r1
 8010c1c:	4614      	mov	r4, r2
 8010c1e:	2600      	movs	r6, #0
 8010c20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010c24:	f1b9 0901 	subs.w	r9, r9, #1
 8010c28:	d505      	bpl.n	8010c36 <_fwalk_sglue+0x22>
 8010c2a:	6824      	ldr	r4, [r4, #0]
 8010c2c:	2c00      	cmp	r4, #0
 8010c2e:	d1f7      	bne.n	8010c20 <_fwalk_sglue+0xc>
 8010c30:	4630      	mov	r0, r6
 8010c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c36:	89ab      	ldrh	r3, [r5, #12]
 8010c38:	2b01      	cmp	r3, #1
 8010c3a:	d907      	bls.n	8010c4c <_fwalk_sglue+0x38>
 8010c3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010c40:	3301      	adds	r3, #1
 8010c42:	d003      	beq.n	8010c4c <_fwalk_sglue+0x38>
 8010c44:	4629      	mov	r1, r5
 8010c46:	4638      	mov	r0, r7
 8010c48:	47c0      	blx	r8
 8010c4a:	4306      	orrs	r6, r0
 8010c4c:	3568      	adds	r5, #104	@ 0x68
 8010c4e:	e7e9      	b.n	8010c24 <_fwalk_sglue+0x10>

08010c50 <iprintf>:
 8010c50:	b40f      	push	{r0, r1, r2, r3}
 8010c52:	b507      	push	{r0, r1, r2, lr}
 8010c54:	4906      	ldr	r1, [pc, #24]	@ (8010c70 <iprintf+0x20>)
 8010c56:	ab04      	add	r3, sp, #16
 8010c58:	6808      	ldr	r0, [r1, #0]
 8010c5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c5e:	6881      	ldr	r1, [r0, #8]
 8010c60:	9301      	str	r3, [sp, #4]
 8010c62:	f001 fd45 	bl	80126f0 <_vfiprintf_r>
 8010c66:	b003      	add	sp, #12
 8010c68:	f85d eb04 	ldr.w	lr, [sp], #4
 8010c6c:	b004      	add	sp, #16
 8010c6e:	4770      	bx	lr
 8010c70:	20000034 	.word	0x20000034

08010c74 <_puts_r>:
 8010c74:	6a03      	ldr	r3, [r0, #32]
 8010c76:	b570      	push	{r4, r5, r6, lr}
 8010c78:	6884      	ldr	r4, [r0, #8]
 8010c7a:	4605      	mov	r5, r0
 8010c7c:	460e      	mov	r6, r1
 8010c7e:	b90b      	cbnz	r3, 8010c84 <_puts_r+0x10>
 8010c80:	f7ff ffb0 	bl	8010be4 <__sinit>
 8010c84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c86:	07db      	lsls	r3, r3, #31
 8010c88:	d405      	bmi.n	8010c96 <_puts_r+0x22>
 8010c8a:	89a3      	ldrh	r3, [r4, #12]
 8010c8c:	0598      	lsls	r0, r3, #22
 8010c8e:	d402      	bmi.n	8010c96 <_puts_r+0x22>
 8010c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c92:	f000 fa00 	bl	8011096 <__retarget_lock_acquire_recursive>
 8010c96:	89a3      	ldrh	r3, [r4, #12]
 8010c98:	0719      	lsls	r1, r3, #28
 8010c9a:	d502      	bpl.n	8010ca2 <_puts_r+0x2e>
 8010c9c:	6923      	ldr	r3, [r4, #16]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d135      	bne.n	8010d0e <_puts_r+0x9a>
 8010ca2:	4621      	mov	r1, r4
 8010ca4:	4628      	mov	r0, r5
 8010ca6:	f000 f8c5 	bl	8010e34 <__swsetup_r>
 8010caa:	b380      	cbz	r0, 8010d0e <_puts_r+0x9a>
 8010cac:	f04f 35ff 	mov.w	r5, #4294967295
 8010cb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010cb2:	07da      	lsls	r2, r3, #31
 8010cb4:	d405      	bmi.n	8010cc2 <_puts_r+0x4e>
 8010cb6:	89a3      	ldrh	r3, [r4, #12]
 8010cb8:	059b      	lsls	r3, r3, #22
 8010cba:	d402      	bmi.n	8010cc2 <_puts_r+0x4e>
 8010cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010cbe:	f000 f9eb 	bl	8011098 <__retarget_lock_release_recursive>
 8010cc2:	4628      	mov	r0, r5
 8010cc4:	bd70      	pop	{r4, r5, r6, pc}
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	da04      	bge.n	8010cd4 <_puts_r+0x60>
 8010cca:	69a2      	ldr	r2, [r4, #24]
 8010ccc:	429a      	cmp	r2, r3
 8010cce:	dc17      	bgt.n	8010d00 <_puts_r+0x8c>
 8010cd0:	290a      	cmp	r1, #10
 8010cd2:	d015      	beq.n	8010d00 <_puts_r+0x8c>
 8010cd4:	6823      	ldr	r3, [r4, #0]
 8010cd6:	1c5a      	adds	r2, r3, #1
 8010cd8:	6022      	str	r2, [r4, #0]
 8010cda:	7019      	strb	r1, [r3, #0]
 8010cdc:	68a3      	ldr	r3, [r4, #8]
 8010cde:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010ce2:	3b01      	subs	r3, #1
 8010ce4:	60a3      	str	r3, [r4, #8]
 8010ce6:	2900      	cmp	r1, #0
 8010ce8:	d1ed      	bne.n	8010cc6 <_puts_r+0x52>
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	da11      	bge.n	8010d12 <_puts_r+0x9e>
 8010cee:	4622      	mov	r2, r4
 8010cf0:	210a      	movs	r1, #10
 8010cf2:	4628      	mov	r0, r5
 8010cf4:	f000 f85f 	bl	8010db6 <__swbuf_r>
 8010cf8:	3001      	adds	r0, #1
 8010cfa:	d0d7      	beq.n	8010cac <_puts_r+0x38>
 8010cfc:	250a      	movs	r5, #10
 8010cfe:	e7d7      	b.n	8010cb0 <_puts_r+0x3c>
 8010d00:	4622      	mov	r2, r4
 8010d02:	4628      	mov	r0, r5
 8010d04:	f000 f857 	bl	8010db6 <__swbuf_r>
 8010d08:	3001      	adds	r0, #1
 8010d0a:	d1e7      	bne.n	8010cdc <_puts_r+0x68>
 8010d0c:	e7ce      	b.n	8010cac <_puts_r+0x38>
 8010d0e:	3e01      	subs	r6, #1
 8010d10:	e7e4      	b.n	8010cdc <_puts_r+0x68>
 8010d12:	6823      	ldr	r3, [r4, #0]
 8010d14:	1c5a      	adds	r2, r3, #1
 8010d16:	6022      	str	r2, [r4, #0]
 8010d18:	220a      	movs	r2, #10
 8010d1a:	701a      	strb	r2, [r3, #0]
 8010d1c:	e7ee      	b.n	8010cfc <_puts_r+0x88>
	...

08010d20 <puts>:
 8010d20:	4b02      	ldr	r3, [pc, #8]	@ (8010d2c <puts+0xc>)
 8010d22:	4601      	mov	r1, r0
 8010d24:	6818      	ldr	r0, [r3, #0]
 8010d26:	f7ff bfa5 	b.w	8010c74 <_puts_r>
 8010d2a:	bf00      	nop
 8010d2c:	20000034 	.word	0x20000034

08010d30 <__sread>:
 8010d30:	b510      	push	{r4, lr}
 8010d32:	460c      	mov	r4, r1
 8010d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d38:	f000 f95e 	bl	8010ff8 <_read_r>
 8010d3c:	2800      	cmp	r0, #0
 8010d3e:	bfab      	itete	ge
 8010d40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010d42:	89a3      	ldrhlt	r3, [r4, #12]
 8010d44:	181b      	addge	r3, r3, r0
 8010d46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010d4a:	bfac      	ite	ge
 8010d4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010d4e:	81a3      	strhlt	r3, [r4, #12]
 8010d50:	bd10      	pop	{r4, pc}

08010d52 <__swrite>:
 8010d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d56:	461f      	mov	r7, r3
 8010d58:	898b      	ldrh	r3, [r1, #12]
 8010d5a:	05db      	lsls	r3, r3, #23
 8010d5c:	4605      	mov	r5, r0
 8010d5e:	460c      	mov	r4, r1
 8010d60:	4616      	mov	r6, r2
 8010d62:	d505      	bpl.n	8010d70 <__swrite+0x1e>
 8010d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d68:	2302      	movs	r3, #2
 8010d6a:	2200      	movs	r2, #0
 8010d6c:	f000 f932 	bl	8010fd4 <_lseek_r>
 8010d70:	89a3      	ldrh	r3, [r4, #12]
 8010d72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010d76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010d7a:	81a3      	strh	r3, [r4, #12]
 8010d7c:	4632      	mov	r2, r6
 8010d7e:	463b      	mov	r3, r7
 8010d80:	4628      	mov	r0, r5
 8010d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010d86:	f000 b949 	b.w	801101c <_write_r>

08010d8a <__sseek>:
 8010d8a:	b510      	push	{r4, lr}
 8010d8c:	460c      	mov	r4, r1
 8010d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d92:	f000 f91f 	bl	8010fd4 <_lseek_r>
 8010d96:	1c43      	adds	r3, r0, #1
 8010d98:	89a3      	ldrh	r3, [r4, #12]
 8010d9a:	bf15      	itete	ne
 8010d9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010d9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010da2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010da6:	81a3      	strheq	r3, [r4, #12]
 8010da8:	bf18      	it	ne
 8010daa:	81a3      	strhne	r3, [r4, #12]
 8010dac:	bd10      	pop	{r4, pc}

08010dae <__sclose>:
 8010dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010db2:	f000 b8a1 	b.w	8010ef8 <_close_r>

08010db6 <__swbuf_r>:
 8010db6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010db8:	460e      	mov	r6, r1
 8010dba:	4614      	mov	r4, r2
 8010dbc:	4605      	mov	r5, r0
 8010dbe:	b118      	cbz	r0, 8010dc8 <__swbuf_r+0x12>
 8010dc0:	6a03      	ldr	r3, [r0, #32]
 8010dc2:	b90b      	cbnz	r3, 8010dc8 <__swbuf_r+0x12>
 8010dc4:	f7ff ff0e 	bl	8010be4 <__sinit>
 8010dc8:	69a3      	ldr	r3, [r4, #24]
 8010dca:	60a3      	str	r3, [r4, #8]
 8010dcc:	89a3      	ldrh	r3, [r4, #12]
 8010dce:	071a      	lsls	r2, r3, #28
 8010dd0:	d501      	bpl.n	8010dd6 <__swbuf_r+0x20>
 8010dd2:	6923      	ldr	r3, [r4, #16]
 8010dd4:	b943      	cbnz	r3, 8010de8 <__swbuf_r+0x32>
 8010dd6:	4621      	mov	r1, r4
 8010dd8:	4628      	mov	r0, r5
 8010dda:	f000 f82b 	bl	8010e34 <__swsetup_r>
 8010dde:	b118      	cbz	r0, 8010de8 <__swbuf_r+0x32>
 8010de0:	f04f 37ff 	mov.w	r7, #4294967295
 8010de4:	4638      	mov	r0, r7
 8010de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010de8:	6823      	ldr	r3, [r4, #0]
 8010dea:	6922      	ldr	r2, [r4, #16]
 8010dec:	1a98      	subs	r0, r3, r2
 8010dee:	6963      	ldr	r3, [r4, #20]
 8010df0:	b2f6      	uxtb	r6, r6
 8010df2:	4283      	cmp	r3, r0
 8010df4:	4637      	mov	r7, r6
 8010df6:	dc05      	bgt.n	8010e04 <__swbuf_r+0x4e>
 8010df8:	4621      	mov	r1, r4
 8010dfa:	4628      	mov	r0, r5
 8010dfc:	f001 fe14 	bl	8012a28 <_fflush_r>
 8010e00:	2800      	cmp	r0, #0
 8010e02:	d1ed      	bne.n	8010de0 <__swbuf_r+0x2a>
 8010e04:	68a3      	ldr	r3, [r4, #8]
 8010e06:	3b01      	subs	r3, #1
 8010e08:	60a3      	str	r3, [r4, #8]
 8010e0a:	6823      	ldr	r3, [r4, #0]
 8010e0c:	1c5a      	adds	r2, r3, #1
 8010e0e:	6022      	str	r2, [r4, #0]
 8010e10:	701e      	strb	r6, [r3, #0]
 8010e12:	6962      	ldr	r2, [r4, #20]
 8010e14:	1c43      	adds	r3, r0, #1
 8010e16:	429a      	cmp	r2, r3
 8010e18:	d004      	beq.n	8010e24 <__swbuf_r+0x6e>
 8010e1a:	89a3      	ldrh	r3, [r4, #12]
 8010e1c:	07db      	lsls	r3, r3, #31
 8010e1e:	d5e1      	bpl.n	8010de4 <__swbuf_r+0x2e>
 8010e20:	2e0a      	cmp	r6, #10
 8010e22:	d1df      	bne.n	8010de4 <__swbuf_r+0x2e>
 8010e24:	4621      	mov	r1, r4
 8010e26:	4628      	mov	r0, r5
 8010e28:	f001 fdfe 	bl	8012a28 <_fflush_r>
 8010e2c:	2800      	cmp	r0, #0
 8010e2e:	d0d9      	beq.n	8010de4 <__swbuf_r+0x2e>
 8010e30:	e7d6      	b.n	8010de0 <__swbuf_r+0x2a>
	...

08010e34 <__swsetup_r>:
 8010e34:	b538      	push	{r3, r4, r5, lr}
 8010e36:	4b29      	ldr	r3, [pc, #164]	@ (8010edc <__swsetup_r+0xa8>)
 8010e38:	4605      	mov	r5, r0
 8010e3a:	6818      	ldr	r0, [r3, #0]
 8010e3c:	460c      	mov	r4, r1
 8010e3e:	b118      	cbz	r0, 8010e48 <__swsetup_r+0x14>
 8010e40:	6a03      	ldr	r3, [r0, #32]
 8010e42:	b90b      	cbnz	r3, 8010e48 <__swsetup_r+0x14>
 8010e44:	f7ff fece 	bl	8010be4 <__sinit>
 8010e48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e4c:	0719      	lsls	r1, r3, #28
 8010e4e:	d422      	bmi.n	8010e96 <__swsetup_r+0x62>
 8010e50:	06da      	lsls	r2, r3, #27
 8010e52:	d407      	bmi.n	8010e64 <__swsetup_r+0x30>
 8010e54:	2209      	movs	r2, #9
 8010e56:	602a      	str	r2, [r5, #0]
 8010e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e5c:	81a3      	strh	r3, [r4, #12]
 8010e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8010e62:	e033      	b.n	8010ecc <__swsetup_r+0x98>
 8010e64:	0758      	lsls	r0, r3, #29
 8010e66:	d512      	bpl.n	8010e8e <__swsetup_r+0x5a>
 8010e68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010e6a:	b141      	cbz	r1, 8010e7e <__swsetup_r+0x4a>
 8010e6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010e70:	4299      	cmp	r1, r3
 8010e72:	d002      	beq.n	8010e7a <__swsetup_r+0x46>
 8010e74:	4628      	mov	r0, r5
 8010e76:	f000 ff97 	bl	8011da8 <_free_r>
 8010e7a:	2300      	movs	r3, #0
 8010e7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8010e7e:	89a3      	ldrh	r3, [r4, #12]
 8010e80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010e84:	81a3      	strh	r3, [r4, #12]
 8010e86:	2300      	movs	r3, #0
 8010e88:	6063      	str	r3, [r4, #4]
 8010e8a:	6923      	ldr	r3, [r4, #16]
 8010e8c:	6023      	str	r3, [r4, #0]
 8010e8e:	89a3      	ldrh	r3, [r4, #12]
 8010e90:	f043 0308 	orr.w	r3, r3, #8
 8010e94:	81a3      	strh	r3, [r4, #12]
 8010e96:	6923      	ldr	r3, [r4, #16]
 8010e98:	b94b      	cbnz	r3, 8010eae <__swsetup_r+0x7a>
 8010e9a:	89a3      	ldrh	r3, [r4, #12]
 8010e9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010ea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010ea4:	d003      	beq.n	8010eae <__swsetup_r+0x7a>
 8010ea6:	4621      	mov	r1, r4
 8010ea8:	4628      	mov	r0, r5
 8010eaa:	f001 fe1d 	bl	8012ae8 <__smakebuf_r>
 8010eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010eb2:	f013 0201 	ands.w	r2, r3, #1
 8010eb6:	d00a      	beq.n	8010ece <__swsetup_r+0x9a>
 8010eb8:	2200      	movs	r2, #0
 8010eba:	60a2      	str	r2, [r4, #8]
 8010ebc:	6962      	ldr	r2, [r4, #20]
 8010ebe:	4252      	negs	r2, r2
 8010ec0:	61a2      	str	r2, [r4, #24]
 8010ec2:	6922      	ldr	r2, [r4, #16]
 8010ec4:	b942      	cbnz	r2, 8010ed8 <__swsetup_r+0xa4>
 8010ec6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010eca:	d1c5      	bne.n	8010e58 <__swsetup_r+0x24>
 8010ecc:	bd38      	pop	{r3, r4, r5, pc}
 8010ece:	0799      	lsls	r1, r3, #30
 8010ed0:	bf58      	it	pl
 8010ed2:	6962      	ldrpl	r2, [r4, #20]
 8010ed4:	60a2      	str	r2, [r4, #8]
 8010ed6:	e7f4      	b.n	8010ec2 <__swsetup_r+0x8e>
 8010ed8:	2000      	movs	r0, #0
 8010eda:	e7f7      	b.n	8010ecc <__swsetup_r+0x98>
 8010edc:	20000034 	.word	0x20000034

08010ee0 <memset>:
 8010ee0:	4402      	add	r2, r0
 8010ee2:	4603      	mov	r3, r0
 8010ee4:	4293      	cmp	r3, r2
 8010ee6:	d100      	bne.n	8010eea <memset+0xa>
 8010ee8:	4770      	bx	lr
 8010eea:	f803 1b01 	strb.w	r1, [r3], #1
 8010eee:	e7f9      	b.n	8010ee4 <memset+0x4>

08010ef0 <_localeconv_r>:
 8010ef0:	4800      	ldr	r0, [pc, #0]	@ (8010ef4 <_localeconv_r+0x4>)
 8010ef2:	4770      	bx	lr
 8010ef4:	20000174 	.word	0x20000174

08010ef8 <_close_r>:
 8010ef8:	b538      	push	{r3, r4, r5, lr}
 8010efa:	4d06      	ldr	r5, [pc, #24]	@ (8010f14 <_close_r+0x1c>)
 8010efc:	2300      	movs	r3, #0
 8010efe:	4604      	mov	r4, r0
 8010f00:	4608      	mov	r0, r1
 8010f02:	602b      	str	r3, [r5, #0]
 8010f04:	f7f3 fee2 	bl	8004ccc <_close>
 8010f08:	1c43      	adds	r3, r0, #1
 8010f0a:	d102      	bne.n	8010f12 <_close_r+0x1a>
 8010f0c:	682b      	ldr	r3, [r5, #0]
 8010f0e:	b103      	cbz	r3, 8010f12 <_close_r+0x1a>
 8010f10:	6023      	str	r3, [r4, #0]
 8010f12:	bd38      	pop	{r3, r4, r5, pc}
 8010f14:	200084f8 	.word	0x200084f8

08010f18 <_reclaim_reent>:
 8010f18:	4b2d      	ldr	r3, [pc, #180]	@ (8010fd0 <_reclaim_reent+0xb8>)
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	4283      	cmp	r3, r0
 8010f1e:	b570      	push	{r4, r5, r6, lr}
 8010f20:	4604      	mov	r4, r0
 8010f22:	d053      	beq.n	8010fcc <_reclaim_reent+0xb4>
 8010f24:	69c3      	ldr	r3, [r0, #28]
 8010f26:	b31b      	cbz	r3, 8010f70 <_reclaim_reent+0x58>
 8010f28:	68db      	ldr	r3, [r3, #12]
 8010f2a:	b163      	cbz	r3, 8010f46 <_reclaim_reent+0x2e>
 8010f2c:	2500      	movs	r5, #0
 8010f2e:	69e3      	ldr	r3, [r4, #28]
 8010f30:	68db      	ldr	r3, [r3, #12]
 8010f32:	5959      	ldr	r1, [r3, r5]
 8010f34:	b9b1      	cbnz	r1, 8010f64 <_reclaim_reent+0x4c>
 8010f36:	3504      	adds	r5, #4
 8010f38:	2d80      	cmp	r5, #128	@ 0x80
 8010f3a:	d1f8      	bne.n	8010f2e <_reclaim_reent+0x16>
 8010f3c:	69e3      	ldr	r3, [r4, #28]
 8010f3e:	4620      	mov	r0, r4
 8010f40:	68d9      	ldr	r1, [r3, #12]
 8010f42:	f000 ff31 	bl	8011da8 <_free_r>
 8010f46:	69e3      	ldr	r3, [r4, #28]
 8010f48:	6819      	ldr	r1, [r3, #0]
 8010f4a:	b111      	cbz	r1, 8010f52 <_reclaim_reent+0x3a>
 8010f4c:	4620      	mov	r0, r4
 8010f4e:	f000 ff2b 	bl	8011da8 <_free_r>
 8010f52:	69e3      	ldr	r3, [r4, #28]
 8010f54:	689d      	ldr	r5, [r3, #8]
 8010f56:	b15d      	cbz	r5, 8010f70 <_reclaim_reent+0x58>
 8010f58:	4629      	mov	r1, r5
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	682d      	ldr	r5, [r5, #0]
 8010f5e:	f000 ff23 	bl	8011da8 <_free_r>
 8010f62:	e7f8      	b.n	8010f56 <_reclaim_reent+0x3e>
 8010f64:	680e      	ldr	r6, [r1, #0]
 8010f66:	4620      	mov	r0, r4
 8010f68:	f000 ff1e 	bl	8011da8 <_free_r>
 8010f6c:	4631      	mov	r1, r6
 8010f6e:	e7e1      	b.n	8010f34 <_reclaim_reent+0x1c>
 8010f70:	6961      	ldr	r1, [r4, #20]
 8010f72:	b111      	cbz	r1, 8010f7a <_reclaim_reent+0x62>
 8010f74:	4620      	mov	r0, r4
 8010f76:	f000 ff17 	bl	8011da8 <_free_r>
 8010f7a:	69e1      	ldr	r1, [r4, #28]
 8010f7c:	b111      	cbz	r1, 8010f84 <_reclaim_reent+0x6c>
 8010f7e:	4620      	mov	r0, r4
 8010f80:	f000 ff12 	bl	8011da8 <_free_r>
 8010f84:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010f86:	b111      	cbz	r1, 8010f8e <_reclaim_reent+0x76>
 8010f88:	4620      	mov	r0, r4
 8010f8a:	f000 ff0d 	bl	8011da8 <_free_r>
 8010f8e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010f90:	b111      	cbz	r1, 8010f98 <_reclaim_reent+0x80>
 8010f92:	4620      	mov	r0, r4
 8010f94:	f000 ff08 	bl	8011da8 <_free_r>
 8010f98:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010f9a:	b111      	cbz	r1, 8010fa2 <_reclaim_reent+0x8a>
 8010f9c:	4620      	mov	r0, r4
 8010f9e:	f000 ff03 	bl	8011da8 <_free_r>
 8010fa2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010fa4:	b111      	cbz	r1, 8010fac <_reclaim_reent+0x94>
 8010fa6:	4620      	mov	r0, r4
 8010fa8:	f000 fefe 	bl	8011da8 <_free_r>
 8010fac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010fae:	b111      	cbz	r1, 8010fb6 <_reclaim_reent+0x9e>
 8010fb0:	4620      	mov	r0, r4
 8010fb2:	f000 fef9 	bl	8011da8 <_free_r>
 8010fb6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010fb8:	b111      	cbz	r1, 8010fc0 <_reclaim_reent+0xa8>
 8010fba:	4620      	mov	r0, r4
 8010fbc:	f000 fef4 	bl	8011da8 <_free_r>
 8010fc0:	6a23      	ldr	r3, [r4, #32]
 8010fc2:	b11b      	cbz	r3, 8010fcc <_reclaim_reent+0xb4>
 8010fc4:	4620      	mov	r0, r4
 8010fc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010fca:	4718      	bx	r3
 8010fcc:	bd70      	pop	{r4, r5, r6, pc}
 8010fce:	bf00      	nop
 8010fd0:	20000034 	.word	0x20000034

08010fd4 <_lseek_r>:
 8010fd4:	b538      	push	{r3, r4, r5, lr}
 8010fd6:	4d07      	ldr	r5, [pc, #28]	@ (8010ff4 <_lseek_r+0x20>)
 8010fd8:	4604      	mov	r4, r0
 8010fda:	4608      	mov	r0, r1
 8010fdc:	4611      	mov	r1, r2
 8010fde:	2200      	movs	r2, #0
 8010fe0:	602a      	str	r2, [r5, #0]
 8010fe2:	461a      	mov	r2, r3
 8010fe4:	f7f3 fe99 	bl	8004d1a <_lseek>
 8010fe8:	1c43      	adds	r3, r0, #1
 8010fea:	d102      	bne.n	8010ff2 <_lseek_r+0x1e>
 8010fec:	682b      	ldr	r3, [r5, #0]
 8010fee:	b103      	cbz	r3, 8010ff2 <_lseek_r+0x1e>
 8010ff0:	6023      	str	r3, [r4, #0]
 8010ff2:	bd38      	pop	{r3, r4, r5, pc}
 8010ff4:	200084f8 	.word	0x200084f8

08010ff8 <_read_r>:
 8010ff8:	b538      	push	{r3, r4, r5, lr}
 8010ffa:	4d07      	ldr	r5, [pc, #28]	@ (8011018 <_read_r+0x20>)
 8010ffc:	4604      	mov	r4, r0
 8010ffe:	4608      	mov	r0, r1
 8011000:	4611      	mov	r1, r2
 8011002:	2200      	movs	r2, #0
 8011004:	602a      	str	r2, [r5, #0]
 8011006:	461a      	mov	r2, r3
 8011008:	f7f3 fe27 	bl	8004c5a <_read>
 801100c:	1c43      	adds	r3, r0, #1
 801100e:	d102      	bne.n	8011016 <_read_r+0x1e>
 8011010:	682b      	ldr	r3, [r5, #0]
 8011012:	b103      	cbz	r3, 8011016 <_read_r+0x1e>
 8011014:	6023      	str	r3, [r4, #0]
 8011016:	bd38      	pop	{r3, r4, r5, pc}
 8011018:	200084f8 	.word	0x200084f8

0801101c <_write_r>:
 801101c:	b538      	push	{r3, r4, r5, lr}
 801101e:	4d07      	ldr	r5, [pc, #28]	@ (801103c <_write_r+0x20>)
 8011020:	4604      	mov	r4, r0
 8011022:	4608      	mov	r0, r1
 8011024:	4611      	mov	r1, r2
 8011026:	2200      	movs	r2, #0
 8011028:	602a      	str	r2, [r5, #0]
 801102a:	461a      	mov	r2, r3
 801102c:	f7f3 fe32 	bl	8004c94 <_write>
 8011030:	1c43      	adds	r3, r0, #1
 8011032:	d102      	bne.n	801103a <_write_r+0x1e>
 8011034:	682b      	ldr	r3, [r5, #0]
 8011036:	b103      	cbz	r3, 801103a <_write_r+0x1e>
 8011038:	6023      	str	r3, [r4, #0]
 801103a:	bd38      	pop	{r3, r4, r5, pc}
 801103c:	200084f8 	.word	0x200084f8

08011040 <__errno>:
 8011040:	4b01      	ldr	r3, [pc, #4]	@ (8011048 <__errno+0x8>)
 8011042:	6818      	ldr	r0, [r3, #0]
 8011044:	4770      	bx	lr
 8011046:	bf00      	nop
 8011048:	20000034 	.word	0x20000034

0801104c <__libc_init_array>:
 801104c:	b570      	push	{r4, r5, r6, lr}
 801104e:	4d0d      	ldr	r5, [pc, #52]	@ (8011084 <__libc_init_array+0x38>)
 8011050:	4c0d      	ldr	r4, [pc, #52]	@ (8011088 <__libc_init_array+0x3c>)
 8011052:	1b64      	subs	r4, r4, r5
 8011054:	10a4      	asrs	r4, r4, #2
 8011056:	2600      	movs	r6, #0
 8011058:	42a6      	cmp	r6, r4
 801105a:	d109      	bne.n	8011070 <__libc_init_array+0x24>
 801105c:	4d0b      	ldr	r5, [pc, #44]	@ (801108c <__libc_init_array+0x40>)
 801105e:	4c0c      	ldr	r4, [pc, #48]	@ (8011090 <__libc_init_array+0x44>)
 8011060:	f001 fe2e 	bl	8012cc0 <_init>
 8011064:	1b64      	subs	r4, r4, r5
 8011066:	10a4      	asrs	r4, r4, #2
 8011068:	2600      	movs	r6, #0
 801106a:	42a6      	cmp	r6, r4
 801106c:	d105      	bne.n	801107a <__libc_init_array+0x2e>
 801106e:	bd70      	pop	{r4, r5, r6, pc}
 8011070:	f855 3b04 	ldr.w	r3, [r5], #4
 8011074:	4798      	blx	r3
 8011076:	3601      	adds	r6, #1
 8011078:	e7ee      	b.n	8011058 <__libc_init_array+0xc>
 801107a:	f855 3b04 	ldr.w	r3, [r5], #4
 801107e:	4798      	blx	r3
 8011080:	3601      	adds	r6, #1
 8011082:	e7f2      	b.n	801106a <__libc_init_array+0x1e>
 8011084:	080134fc 	.word	0x080134fc
 8011088:	080134fc 	.word	0x080134fc
 801108c:	080134fc 	.word	0x080134fc
 8011090:	08013500 	.word	0x08013500

08011094 <__retarget_lock_init_recursive>:
 8011094:	4770      	bx	lr

08011096 <__retarget_lock_acquire_recursive>:
 8011096:	4770      	bx	lr

08011098 <__retarget_lock_release_recursive>:
 8011098:	4770      	bx	lr

0801109a <memcpy>:
 801109a:	440a      	add	r2, r1
 801109c:	4291      	cmp	r1, r2
 801109e:	f100 33ff 	add.w	r3, r0, #4294967295
 80110a2:	d100      	bne.n	80110a6 <memcpy+0xc>
 80110a4:	4770      	bx	lr
 80110a6:	b510      	push	{r4, lr}
 80110a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80110ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80110b0:	4291      	cmp	r1, r2
 80110b2:	d1f9      	bne.n	80110a8 <memcpy+0xe>
 80110b4:	bd10      	pop	{r4, pc}
	...

080110b8 <__assert_func>:
 80110b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80110ba:	4614      	mov	r4, r2
 80110bc:	461a      	mov	r2, r3
 80110be:	4b09      	ldr	r3, [pc, #36]	@ (80110e4 <__assert_func+0x2c>)
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	4605      	mov	r5, r0
 80110c4:	68d8      	ldr	r0, [r3, #12]
 80110c6:	b14c      	cbz	r4, 80110dc <__assert_func+0x24>
 80110c8:	4b07      	ldr	r3, [pc, #28]	@ (80110e8 <__assert_func+0x30>)
 80110ca:	9100      	str	r1, [sp, #0]
 80110cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80110d0:	4906      	ldr	r1, [pc, #24]	@ (80110ec <__assert_func+0x34>)
 80110d2:	462b      	mov	r3, r5
 80110d4:	f001 fcd0 	bl	8012a78 <fiprintf>
 80110d8:	f001 fd74 	bl	8012bc4 <abort>
 80110dc:	4b04      	ldr	r3, [pc, #16]	@ (80110f0 <__assert_func+0x38>)
 80110de:	461c      	mov	r4, r3
 80110e0:	e7f3      	b.n	80110ca <__assert_func+0x12>
 80110e2:	bf00      	nop
 80110e4:	20000034 	.word	0x20000034
 80110e8:	080131cb 	.word	0x080131cb
 80110ec:	080131d8 	.word	0x080131d8
 80110f0:	08013206 	.word	0x08013206

080110f4 <quorem>:
 80110f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110f8:	6903      	ldr	r3, [r0, #16]
 80110fa:	690c      	ldr	r4, [r1, #16]
 80110fc:	42a3      	cmp	r3, r4
 80110fe:	4607      	mov	r7, r0
 8011100:	db7e      	blt.n	8011200 <quorem+0x10c>
 8011102:	3c01      	subs	r4, #1
 8011104:	f101 0814 	add.w	r8, r1, #20
 8011108:	00a3      	lsls	r3, r4, #2
 801110a:	f100 0514 	add.w	r5, r0, #20
 801110e:	9300      	str	r3, [sp, #0]
 8011110:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011114:	9301      	str	r3, [sp, #4]
 8011116:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801111a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801111e:	3301      	adds	r3, #1
 8011120:	429a      	cmp	r2, r3
 8011122:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011126:	fbb2 f6f3 	udiv	r6, r2, r3
 801112a:	d32e      	bcc.n	801118a <quorem+0x96>
 801112c:	f04f 0a00 	mov.w	sl, #0
 8011130:	46c4      	mov	ip, r8
 8011132:	46ae      	mov	lr, r5
 8011134:	46d3      	mov	fp, sl
 8011136:	f85c 3b04 	ldr.w	r3, [ip], #4
 801113a:	b298      	uxth	r0, r3
 801113c:	fb06 a000 	mla	r0, r6, r0, sl
 8011140:	0c02      	lsrs	r2, r0, #16
 8011142:	0c1b      	lsrs	r3, r3, #16
 8011144:	fb06 2303 	mla	r3, r6, r3, r2
 8011148:	f8de 2000 	ldr.w	r2, [lr]
 801114c:	b280      	uxth	r0, r0
 801114e:	b292      	uxth	r2, r2
 8011150:	1a12      	subs	r2, r2, r0
 8011152:	445a      	add	r2, fp
 8011154:	f8de 0000 	ldr.w	r0, [lr]
 8011158:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801115c:	b29b      	uxth	r3, r3
 801115e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011162:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011166:	b292      	uxth	r2, r2
 8011168:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801116c:	45e1      	cmp	r9, ip
 801116e:	f84e 2b04 	str.w	r2, [lr], #4
 8011172:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011176:	d2de      	bcs.n	8011136 <quorem+0x42>
 8011178:	9b00      	ldr	r3, [sp, #0]
 801117a:	58eb      	ldr	r3, [r5, r3]
 801117c:	b92b      	cbnz	r3, 801118a <quorem+0x96>
 801117e:	9b01      	ldr	r3, [sp, #4]
 8011180:	3b04      	subs	r3, #4
 8011182:	429d      	cmp	r5, r3
 8011184:	461a      	mov	r2, r3
 8011186:	d32f      	bcc.n	80111e8 <quorem+0xf4>
 8011188:	613c      	str	r4, [r7, #16]
 801118a:	4638      	mov	r0, r7
 801118c:	f001 f97e 	bl	801248c <__mcmp>
 8011190:	2800      	cmp	r0, #0
 8011192:	db25      	blt.n	80111e0 <quorem+0xec>
 8011194:	4629      	mov	r1, r5
 8011196:	2000      	movs	r0, #0
 8011198:	f858 2b04 	ldr.w	r2, [r8], #4
 801119c:	f8d1 c000 	ldr.w	ip, [r1]
 80111a0:	fa1f fe82 	uxth.w	lr, r2
 80111a4:	fa1f f38c 	uxth.w	r3, ip
 80111a8:	eba3 030e 	sub.w	r3, r3, lr
 80111ac:	4403      	add	r3, r0
 80111ae:	0c12      	lsrs	r2, r2, #16
 80111b0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80111b4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80111b8:	b29b      	uxth	r3, r3
 80111ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80111be:	45c1      	cmp	r9, r8
 80111c0:	f841 3b04 	str.w	r3, [r1], #4
 80111c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80111c8:	d2e6      	bcs.n	8011198 <quorem+0xa4>
 80111ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80111ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80111d2:	b922      	cbnz	r2, 80111de <quorem+0xea>
 80111d4:	3b04      	subs	r3, #4
 80111d6:	429d      	cmp	r5, r3
 80111d8:	461a      	mov	r2, r3
 80111da:	d30b      	bcc.n	80111f4 <quorem+0x100>
 80111dc:	613c      	str	r4, [r7, #16]
 80111de:	3601      	adds	r6, #1
 80111e0:	4630      	mov	r0, r6
 80111e2:	b003      	add	sp, #12
 80111e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111e8:	6812      	ldr	r2, [r2, #0]
 80111ea:	3b04      	subs	r3, #4
 80111ec:	2a00      	cmp	r2, #0
 80111ee:	d1cb      	bne.n	8011188 <quorem+0x94>
 80111f0:	3c01      	subs	r4, #1
 80111f2:	e7c6      	b.n	8011182 <quorem+0x8e>
 80111f4:	6812      	ldr	r2, [r2, #0]
 80111f6:	3b04      	subs	r3, #4
 80111f8:	2a00      	cmp	r2, #0
 80111fa:	d1ef      	bne.n	80111dc <quorem+0xe8>
 80111fc:	3c01      	subs	r4, #1
 80111fe:	e7ea      	b.n	80111d6 <quorem+0xe2>
 8011200:	2000      	movs	r0, #0
 8011202:	e7ee      	b.n	80111e2 <quorem+0xee>
 8011204:	0000      	movs	r0, r0
	...

08011208 <_dtoa_r>:
 8011208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801120c:	69c7      	ldr	r7, [r0, #28]
 801120e:	b097      	sub	sp, #92	@ 0x5c
 8011210:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011214:	ec55 4b10 	vmov	r4, r5, d0
 8011218:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801121a:	9107      	str	r1, [sp, #28]
 801121c:	4681      	mov	r9, r0
 801121e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011220:	9311      	str	r3, [sp, #68]	@ 0x44
 8011222:	b97f      	cbnz	r7, 8011244 <_dtoa_r+0x3c>
 8011224:	2010      	movs	r0, #16
 8011226:	f000 fe09 	bl	8011e3c <malloc>
 801122a:	4602      	mov	r2, r0
 801122c:	f8c9 001c 	str.w	r0, [r9, #28]
 8011230:	b920      	cbnz	r0, 801123c <_dtoa_r+0x34>
 8011232:	4ba9      	ldr	r3, [pc, #676]	@ (80114d8 <_dtoa_r+0x2d0>)
 8011234:	21ef      	movs	r1, #239	@ 0xef
 8011236:	48a9      	ldr	r0, [pc, #676]	@ (80114dc <_dtoa_r+0x2d4>)
 8011238:	f7ff ff3e 	bl	80110b8 <__assert_func>
 801123c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011240:	6007      	str	r7, [r0, #0]
 8011242:	60c7      	str	r7, [r0, #12]
 8011244:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011248:	6819      	ldr	r1, [r3, #0]
 801124a:	b159      	cbz	r1, 8011264 <_dtoa_r+0x5c>
 801124c:	685a      	ldr	r2, [r3, #4]
 801124e:	604a      	str	r2, [r1, #4]
 8011250:	2301      	movs	r3, #1
 8011252:	4093      	lsls	r3, r2
 8011254:	608b      	str	r3, [r1, #8]
 8011256:	4648      	mov	r0, r9
 8011258:	f000 fee6 	bl	8012028 <_Bfree>
 801125c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011260:	2200      	movs	r2, #0
 8011262:	601a      	str	r2, [r3, #0]
 8011264:	1e2b      	subs	r3, r5, #0
 8011266:	bfb9      	ittee	lt
 8011268:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801126c:	9305      	strlt	r3, [sp, #20]
 801126e:	2300      	movge	r3, #0
 8011270:	6033      	strge	r3, [r6, #0]
 8011272:	9f05      	ldr	r7, [sp, #20]
 8011274:	4b9a      	ldr	r3, [pc, #616]	@ (80114e0 <_dtoa_r+0x2d8>)
 8011276:	bfbc      	itt	lt
 8011278:	2201      	movlt	r2, #1
 801127a:	6032      	strlt	r2, [r6, #0]
 801127c:	43bb      	bics	r3, r7
 801127e:	d112      	bne.n	80112a6 <_dtoa_r+0x9e>
 8011280:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011282:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011286:	6013      	str	r3, [r2, #0]
 8011288:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801128c:	4323      	orrs	r3, r4
 801128e:	f000 855a 	beq.w	8011d46 <_dtoa_r+0xb3e>
 8011292:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011294:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80114f4 <_dtoa_r+0x2ec>
 8011298:	2b00      	cmp	r3, #0
 801129a:	f000 855c 	beq.w	8011d56 <_dtoa_r+0xb4e>
 801129e:	f10a 0303 	add.w	r3, sl, #3
 80112a2:	f000 bd56 	b.w	8011d52 <_dtoa_r+0xb4a>
 80112a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80112aa:	2200      	movs	r2, #0
 80112ac:	ec51 0b17 	vmov	r0, r1, d7
 80112b0:	2300      	movs	r3, #0
 80112b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80112b6:	f7ef fc07 	bl	8000ac8 <__aeabi_dcmpeq>
 80112ba:	4680      	mov	r8, r0
 80112bc:	b158      	cbz	r0, 80112d6 <_dtoa_r+0xce>
 80112be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80112c0:	2301      	movs	r3, #1
 80112c2:	6013      	str	r3, [r2, #0]
 80112c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80112c6:	b113      	cbz	r3, 80112ce <_dtoa_r+0xc6>
 80112c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80112ca:	4b86      	ldr	r3, [pc, #536]	@ (80114e4 <_dtoa_r+0x2dc>)
 80112cc:	6013      	str	r3, [r2, #0]
 80112ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80114f8 <_dtoa_r+0x2f0>
 80112d2:	f000 bd40 	b.w	8011d56 <_dtoa_r+0xb4e>
 80112d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80112da:	aa14      	add	r2, sp, #80	@ 0x50
 80112dc:	a915      	add	r1, sp, #84	@ 0x54
 80112de:	4648      	mov	r0, r9
 80112e0:	f001 f984 	bl	80125ec <__d2b>
 80112e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80112e8:	9002      	str	r0, [sp, #8]
 80112ea:	2e00      	cmp	r6, #0
 80112ec:	d078      	beq.n	80113e0 <_dtoa_r+0x1d8>
 80112ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80112f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80112f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80112f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80112fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011300:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011304:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011308:	4619      	mov	r1, r3
 801130a:	2200      	movs	r2, #0
 801130c:	4b76      	ldr	r3, [pc, #472]	@ (80114e8 <_dtoa_r+0x2e0>)
 801130e:	f7ee ffbb 	bl	8000288 <__aeabi_dsub>
 8011312:	a36b      	add	r3, pc, #428	@ (adr r3, 80114c0 <_dtoa_r+0x2b8>)
 8011314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011318:	f7ef f96e 	bl	80005f8 <__aeabi_dmul>
 801131c:	a36a      	add	r3, pc, #424	@ (adr r3, 80114c8 <_dtoa_r+0x2c0>)
 801131e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011322:	f7ee ffb3 	bl	800028c <__adddf3>
 8011326:	4604      	mov	r4, r0
 8011328:	4630      	mov	r0, r6
 801132a:	460d      	mov	r5, r1
 801132c:	f7ef f8fa 	bl	8000524 <__aeabi_i2d>
 8011330:	a367      	add	r3, pc, #412	@ (adr r3, 80114d0 <_dtoa_r+0x2c8>)
 8011332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011336:	f7ef f95f 	bl	80005f8 <__aeabi_dmul>
 801133a:	4602      	mov	r2, r0
 801133c:	460b      	mov	r3, r1
 801133e:	4620      	mov	r0, r4
 8011340:	4629      	mov	r1, r5
 8011342:	f7ee ffa3 	bl	800028c <__adddf3>
 8011346:	4604      	mov	r4, r0
 8011348:	460d      	mov	r5, r1
 801134a:	f7ef fc05 	bl	8000b58 <__aeabi_d2iz>
 801134e:	2200      	movs	r2, #0
 8011350:	4607      	mov	r7, r0
 8011352:	2300      	movs	r3, #0
 8011354:	4620      	mov	r0, r4
 8011356:	4629      	mov	r1, r5
 8011358:	f7ef fbc0 	bl	8000adc <__aeabi_dcmplt>
 801135c:	b140      	cbz	r0, 8011370 <_dtoa_r+0x168>
 801135e:	4638      	mov	r0, r7
 8011360:	f7ef f8e0 	bl	8000524 <__aeabi_i2d>
 8011364:	4622      	mov	r2, r4
 8011366:	462b      	mov	r3, r5
 8011368:	f7ef fbae 	bl	8000ac8 <__aeabi_dcmpeq>
 801136c:	b900      	cbnz	r0, 8011370 <_dtoa_r+0x168>
 801136e:	3f01      	subs	r7, #1
 8011370:	2f16      	cmp	r7, #22
 8011372:	d852      	bhi.n	801141a <_dtoa_r+0x212>
 8011374:	4b5d      	ldr	r3, [pc, #372]	@ (80114ec <_dtoa_r+0x2e4>)
 8011376:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801137a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801137e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011382:	f7ef fbab 	bl	8000adc <__aeabi_dcmplt>
 8011386:	2800      	cmp	r0, #0
 8011388:	d049      	beq.n	801141e <_dtoa_r+0x216>
 801138a:	3f01      	subs	r7, #1
 801138c:	2300      	movs	r3, #0
 801138e:	9310      	str	r3, [sp, #64]	@ 0x40
 8011390:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011392:	1b9b      	subs	r3, r3, r6
 8011394:	1e5a      	subs	r2, r3, #1
 8011396:	bf45      	ittet	mi
 8011398:	f1c3 0301 	rsbmi	r3, r3, #1
 801139c:	9300      	strmi	r3, [sp, #0]
 801139e:	2300      	movpl	r3, #0
 80113a0:	2300      	movmi	r3, #0
 80113a2:	9206      	str	r2, [sp, #24]
 80113a4:	bf54      	ite	pl
 80113a6:	9300      	strpl	r3, [sp, #0]
 80113a8:	9306      	strmi	r3, [sp, #24]
 80113aa:	2f00      	cmp	r7, #0
 80113ac:	db39      	blt.n	8011422 <_dtoa_r+0x21a>
 80113ae:	9b06      	ldr	r3, [sp, #24]
 80113b0:	970d      	str	r7, [sp, #52]	@ 0x34
 80113b2:	443b      	add	r3, r7
 80113b4:	9306      	str	r3, [sp, #24]
 80113b6:	2300      	movs	r3, #0
 80113b8:	9308      	str	r3, [sp, #32]
 80113ba:	9b07      	ldr	r3, [sp, #28]
 80113bc:	2b09      	cmp	r3, #9
 80113be:	d863      	bhi.n	8011488 <_dtoa_r+0x280>
 80113c0:	2b05      	cmp	r3, #5
 80113c2:	bfc4      	itt	gt
 80113c4:	3b04      	subgt	r3, #4
 80113c6:	9307      	strgt	r3, [sp, #28]
 80113c8:	9b07      	ldr	r3, [sp, #28]
 80113ca:	f1a3 0302 	sub.w	r3, r3, #2
 80113ce:	bfcc      	ite	gt
 80113d0:	2400      	movgt	r4, #0
 80113d2:	2401      	movle	r4, #1
 80113d4:	2b03      	cmp	r3, #3
 80113d6:	d863      	bhi.n	80114a0 <_dtoa_r+0x298>
 80113d8:	e8df f003 	tbb	[pc, r3]
 80113dc:	2b375452 	.word	0x2b375452
 80113e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80113e4:	441e      	add	r6, r3
 80113e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80113ea:	2b20      	cmp	r3, #32
 80113ec:	bfc1      	itttt	gt
 80113ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80113f2:	409f      	lslgt	r7, r3
 80113f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80113f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80113fc:	bfd6      	itet	le
 80113fe:	f1c3 0320 	rsble	r3, r3, #32
 8011402:	ea47 0003 	orrgt.w	r0, r7, r3
 8011406:	fa04 f003 	lslle.w	r0, r4, r3
 801140a:	f7ef f87b 	bl	8000504 <__aeabi_ui2d>
 801140e:	2201      	movs	r2, #1
 8011410:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011414:	3e01      	subs	r6, #1
 8011416:	9212      	str	r2, [sp, #72]	@ 0x48
 8011418:	e776      	b.n	8011308 <_dtoa_r+0x100>
 801141a:	2301      	movs	r3, #1
 801141c:	e7b7      	b.n	801138e <_dtoa_r+0x186>
 801141e:	9010      	str	r0, [sp, #64]	@ 0x40
 8011420:	e7b6      	b.n	8011390 <_dtoa_r+0x188>
 8011422:	9b00      	ldr	r3, [sp, #0]
 8011424:	1bdb      	subs	r3, r3, r7
 8011426:	9300      	str	r3, [sp, #0]
 8011428:	427b      	negs	r3, r7
 801142a:	9308      	str	r3, [sp, #32]
 801142c:	2300      	movs	r3, #0
 801142e:	930d      	str	r3, [sp, #52]	@ 0x34
 8011430:	e7c3      	b.n	80113ba <_dtoa_r+0x1b2>
 8011432:	2301      	movs	r3, #1
 8011434:	9309      	str	r3, [sp, #36]	@ 0x24
 8011436:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011438:	eb07 0b03 	add.w	fp, r7, r3
 801143c:	f10b 0301 	add.w	r3, fp, #1
 8011440:	2b01      	cmp	r3, #1
 8011442:	9303      	str	r3, [sp, #12]
 8011444:	bfb8      	it	lt
 8011446:	2301      	movlt	r3, #1
 8011448:	e006      	b.n	8011458 <_dtoa_r+0x250>
 801144a:	2301      	movs	r3, #1
 801144c:	9309      	str	r3, [sp, #36]	@ 0x24
 801144e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011450:	2b00      	cmp	r3, #0
 8011452:	dd28      	ble.n	80114a6 <_dtoa_r+0x29e>
 8011454:	469b      	mov	fp, r3
 8011456:	9303      	str	r3, [sp, #12]
 8011458:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801145c:	2100      	movs	r1, #0
 801145e:	2204      	movs	r2, #4
 8011460:	f102 0514 	add.w	r5, r2, #20
 8011464:	429d      	cmp	r5, r3
 8011466:	d926      	bls.n	80114b6 <_dtoa_r+0x2ae>
 8011468:	6041      	str	r1, [r0, #4]
 801146a:	4648      	mov	r0, r9
 801146c:	f000 fd9c 	bl	8011fa8 <_Balloc>
 8011470:	4682      	mov	sl, r0
 8011472:	2800      	cmp	r0, #0
 8011474:	d142      	bne.n	80114fc <_dtoa_r+0x2f4>
 8011476:	4b1e      	ldr	r3, [pc, #120]	@ (80114f0 <_dtoa_r+0x2e8>)
 8011478:	4602      	mov	r2, r0
 801147a:	f240 11af 	movw	r1, #431	@ 0x1af
 801147e:	e6da      	b.n	8011236 <_dtoa_r+0x2e>
 8011480:	2300      	movs	r3, #0
 8011482:	e7e3      	b.n	801144c <_dtoa_r+0x244>
 8011484:	2300      	movs	r3, #0
 8011486:	e7d5      	b.n	8011434 <_dtoa_r+0x22c>
 8011488:	2401      	movs	r4, #1
 801148a:	2300      	movs	r3, #0
 801148c:	9307      	str	r3, [sp, #28]
 801148e:	9409      	str	r4, [sp, #36]	@ 0x24
 8011490:	f04f 3bff 	mov.w	fp, #4294967295
 8011494:	2200      	movs	r2, #0
 8011496:	f8cd b00c 	str.w	fp, [sp, #12]
 801149a:	2312      	movs	r3, #18
 801149c:	920c      	str	r2, [sp, #48]	@ 0x30
 801149e:	e7db      	b.n	8011458 <_dtoa_r+0x250>
 80114a0:	2301      	movs	r3, #1
 80114a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80114a4:	e7f4      	b.n	8011490 <_dtoa_r+0x288>
 80114a6:	f04f 0b01 	mov.w	fp, #1
 80114aa:	f8cd b00c 	str.w	fp, [sp, #12]
 80114ae:	465b      	mov	r3, fp
 80114b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80114b4:	e7d0      	b.n	8011458 <_dtoa_r+0x250>
 80114b6:	3101      	adds	r1, #1
 80114b8:	0052      	lsls	r2, r2, #1
 80114ba:	e7d1      	b.n	8011460 <_dtoa_r+0x258>
 80114bc:	f3af 8000 	nop.w
 80114c0:	636f4361 	.word	0x636f4361
 80114c4:	3fd287a7 	.word	0x3fd287a7
 80114c8:	8b60c8b3 	.word	0x8b60c8b3
 80114cc:	3fc68a28 	.word	0x3fc68a28
 80114d0:	509f79fb 	.word	0x509f79fb
 80114d4:	3fd34413 	.word	0x3fd34413
 80114d8:	08013128 	.word	0x08013128
 80114dc:	08013214 	.word	0x08013214
 80114e0:	7ff00000 	.word	0x7ff00000
 80114e4:	080131a8 	.word	0x080131a8
 80114e8:	3ff80000 	.word	0x3ff80000
 80114ec:	08013328 	.word	0x08013328
 80114f0:	0801326c 	.word	0x0801326c
 80114f4:	08013210 	.word	0x08013210
 80114f8:	080131a7 	.word	0x080131a7
 80114fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011500:	6018      	str	r0, [r3, #0]
 8011502:	9b03      	ldr	r3, [sp, #12]
 8011504:	2b0e      	cmp	r3, #14
 8011506:	f200 80a1 	bhi.w	801164c <_dtoa_r+0x444>
 801150a:	2c00      	cmp	r4, #0
 801150c:	f000 809e 	beq.w	801164c <_dtoa_r+0x444>
 8011510:	2f00      	cmp	r7, #0
 8011512:	dd33      	ble.n	801157c <_dtoa_r+0x374>
 8011514:	4b9c      	ldr	r3, [pc, #624]	@ (8011788 <_dtoa_r+0x580>)
 8011516:	f007 020f 	and.w	r2, r7, #15
 801151a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801151e:	ed93 7b00 	vldr	d7, [r3]
 8011522:	05f8      	lsls	r0, r7, #23
 8011524:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011528:	ea4f 1427 	mov.w	r4, r7, asr #4
 801152c:	d516      	bpl.n	801155c <_dtoa_r+0x354>
 801152e:	4b97      	ldr	r3, [pc, #604]	@ (801178c <_dtoa_r+0x584>)
 8011530:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011534:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011538:	f7ef f988 	bl	800084c <__aeabi_ddiv>
 801153c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011540:	f004 040f 	and.w	r4, r4, #15
 8011544:	2603      	movs	r6, #3
 8011546:	4d91      	ldr	r5, [pc, #580]	@ (801178c <_dtoa_r+0x584>)
 8011548:	b954      	cbnz	r4, 8011560 <_dtoa_r+0x358>
 801154a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801154e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011552:	f7ef f97b 	bl	800084c <__aeabi_ddiv>
 8011556:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801155a:	e028      	b.n	80115ae <_dtoa_r+0x3a6>
 801155c:	2602      	movs	r6, #2
 801155e:	e7f2      	b.n	8011546 <_dtoa_r+0x33e>
 8011560:	07e1      	lsls	r1, r4, #31
 8011562:	d508      	bpl.n	8011576 <_dtoa_r+0x36e>
 8011564:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011568:	e9d5 2300 	ldrd	r2, r3, [r5]
 801156c:	f7ef f844 	bl	80005f8 <__aeabi_dmul>
 8011570:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011574:	3601      	adds	r6, #1
 8011576:	1064      	asrs	r4, r4, #1
 8011578:	3508      	adds	r5, #8
 801157a:	e7e5      	b.n	8011548 <_dtoa_r+0x340>
 801157c:	f000 80af 	beq.w	80116de <_dtoa_r+0x4d6>
 8011580:	427c      	negs	r4, r7
 8011582:	4b81      	ldr	r3, [pc, #516]	@ (8011788 <_dtoa_r+0x580>)
 8011584:	4d81      	ldr	r5, [pc, #516]	@ (801178c <_dtoa_r+0x584>)
 8011586:	f004 020f 	and.w	r2, r4, #15
 801158a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801158e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011592:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011596:	f7ef f82f 	bl	80005f8 <__aeabi_dmul>
 801159a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801159e:	1124      	asrs	r4, r4, #4
 80115a0:	2300      	movs	r3, #0
 80115a2:	2602      	movs	r6, #2
 80115a4:	2c00      	cmp	r4, #0
 80115a6:	f040 808f 	bne.w	80116c8 <_dtoa_r+0x4c0>
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d1d3      	bne.n	8011556 <_dtoa_r+0x34e>
 80115ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80115b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	f000 8094 	beq.w	80116e2 <_dtoa_r+0x4da>
 80115ba:	4b75      	ldr	r3, [pc, #468]	@ (8011790 <_dtoa_r+0x588>)
 80115bc:	2200      	movs	r2, #0
 80115be:	4620      	mov	r0, r4
 80115c0:	4629      	mov	r1, r5
 80115c2:	f7ef fa8b 	bl	8000adc <__aeabi_dcmplt>
 80115c6:	2800      	cmp	r0, #0
 80115c8:	f000 808b 	beq.w	80116e2 <_dtoa_r+0x4da>
 80115cc:	9b03      	ldr	r3, [sp, #12]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	f000 8087 	beq.w	80116e2 <_dtoa_r+0x4da>
 80115d4:	f1bb 0f00 	cmp.w	fp, #0
 80115d8:	dd34      	ble.n	8011644 <_dtoa_r+0x43c>
 80115da:	4620      	mov	r0, r4
 80115dc:	4b6d      	ldr	r3, [pc, #436]	@ (8011794 <_dtoa_r+0x58c>)
 80115de:	2200      	movs	r2, #0
 80115e0:	4629      	mov	r1, r5
 80115e2:	f7ef f809 	bl	80005f8 <__aeabi_dmul>
 80115e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80115ea:	f107 38ff 	add.w	r8, r7, #4294967295
 80115ee:	3601      	adds	r6, #1
 80115f0:	465c      	mov	r4, fp
 80115f2:	4630      	mov	r0, r6
 80115f4:	f7ee ff96 	bl	8000524 <__aeabi_i2d>
 80115f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80115fc:	f7ee fffc 	bl	80005f8 <__aeabi_dmul>
 8011600:	4b65      	ldr	r3, [pc, #404]	@ (8011798 <_dtoa_r+0x590>)
 8011602:	2200      	movs	r2, #0
 8011604:	f7ee fe42 	bl	800028c <__adddf3>
 8011608:	4605      	mov	r5, r0
 801160a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801160e:	2c00      	cmp	r4, #0
 8011610:	d16a      	bne.n	80116e8 <_dtoa_r+0x4e0>
 8011612:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011616:	4b61      	ldr	r3, [pc, #388]	@ (801179c <_dtoa_r+0x594>)
 8011618:	2200      	movs	r2, #0
 801161a:	f7ee fe35 	bl	8000288 <__aeabi_dsub>
 801161e:	4602      	mov	r2, r0
 8011620:	460b      	mov	r3, r1
 8011622:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011626:	462a      	mov	r2, r5
 8011628:	4633      	mov	r3, r6
 801162a:	f7ef fa75 	bl	8000b18 <__aeabi_dcmpgt>
 801162e:	2800      	cmp	r0, #0
 8011630:	f040 8298 	bne.w	8011b64 <_dtoa_r+0x95c>
 8011634:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011638:	462a      	mov	r2, r5
 801163a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801163e:	f7ef fa4d 	bl	8000adc <__aeabi_dcmplt>
 8011642:	bb38      	cbnz	r0, 8011694 <_dtoa_r+0x48c>
 8011644:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011648:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801164c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801164e:	2b00      	cmp	r3, #0
 8011650:	f2c0 8157 	blt.w	8011902 <_dtoa_r+0x6fa>
 8011654:	2f0e      	cmp	r7, #14
 8011656:	f300 8154 	bgt.w	8011902 <_dtoa_r+0x6fa>
 801165a:	4b4b      	ldr	r3, [pc, #300]	@ (8011788 <_dtoa_r+0x580>)
 801165c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011660:	ed93 7b00 	vldr	d7, [r3]
 8011664:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011666:	2b00      	cmp	r3, #0
 8011668:	ed8d 7b00 	vstr	d7, [sp]
 801166c:	f280 80e5 	bge.w	801183a <_dtoa_r+0x632>
 8011670:	9b03      	ldr	r3, [sp, #12]
 8011672:	2b00      	cmp	r3, #0
 8011674:	f300 80e1 	bgt.w	801183a <_dtoa_r+0x632>
 8011678:	d10c      	bne.n	8011694 <_dtoa_r+0x48c>
 801167a:	4b48      	ldr	r3, [pc, #288]	@ (801179c <_dtoa_r+0x594>)
 801167c:	2200      	movs	r2, #0
 801167e:	ec51 0b17 	vmov	r0, r1, d7
 8011682:	f7ee ffb9 	bl	80005f8 <__aeabi_dmul>
 8011686:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801168a:	f7ef fa3b 	bl	8000b04 <__aeabi_dcmpge>
 801168e:	2800      	cmp	r0, #0
 8011690:	f000 8266 	beq.w	8011b60 <_dtoa_r+0x958>
 8011694:	2400      	movs	r4, #0
 8011696:	4625      	mov	r5, r4
 8011698:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801169a:	4656      	mov	r6, sl
 801169c:	ea6f 0803 	mvn.w	r8, r3
 80116a0:	2700      	movs	r7, #0
 80116a2:	4621      	mov	r1, r4
 80116a4:	4648      	mov	r0, r9
 80116a6:	f000 fcbf 	bl	8012028 <_Bfree>
 80116aa:	2d00      	cmp	r5, #0
 80116ac:	f000 80bd 	beq.w	801182a <_dtoa_r+0x622>
 80116b0:	b12f      	cbz	r7, 80116be <_dtoa_r+0x4b6>
 80116b2:	42af      	cmp	r7, r5
 80116b4:	d003      	beq.n	80116be <_dtoa_r+0x4b6>
 80116b6:	4639      	mov	r1, r7
 80116b8:	4648      	mov	r0, r9
 80116ba:	f000 fcb5 	bl	8012028 <_Bfree>
 80116be:	4629      	mov	r1, r5
 80116c0:	4648      	mov	r0, r9
 80116c2:	f000 fcb1 	bl	8012028 <_Bfree>
 80116c6:	e0b0      	b.n	801182a <_dtoa_r+0x622>
 80116c8:	07e2      	lsls	r2, r4, #31
 80116ca:	d505      	bpl.n	80116d8 <_dtoa_r+0x4d0>
 80116cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80116d0:	f7ee ff92 	bl	80005f8 <__aeabi_dmul>
 80116d4:	3601      	adds	r6, #1
 80116d6:	2301      	movs	r3, #1
 80116d8:	1064      	asrs	r4, r4, #1
 80116da:	3508      	adds	r5, #8
 80116dc:	e762      	b.n	80115a4 <_dtoa_r+0x39c>
 80116de:	2602      	movs	r6, #2
 80116e0:	e765      	b.n	80115ae <_dtoa_r+0x3a6>
 80116e2:	9c03      	ldr	r4, [sp, #12]
 80116e4:	46b8      	mov	r8, r7
 80116e6:	e784      	b.n	80115f2 <_dtoa_r+0x3ea>
 80116e8:	4b27      	ldr	r3, [pc, #156]	@ (8011788 <_dtoa_r+0x580>)
 80116ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80116ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80116f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80116f4:	4454      	add	r4, sl
 80116f6:	2900      	cmp	r1, #0
 80116f8:	d054      	beq.n	80117a4 <_dtoa_r+0x59c>
 80116fa:	4929      	ldr	r1, [pc, #164]	@ (80117a0 <_dtoa_r+0x598>)
 80116fc:	2000      	movs	r0, #0
 80116fe:	f7ef f8a5 	bl	800084c <__aeabi_ddiv>
 8011702:	4633      	mov	r3, r6
 8011704:	462a      	mov	r2, r5
 8011706:	f7ee fdbf 	bl	8000288 <__aeabi_dsub>
 801170a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801170e:	4656      	mov	r6, sl
 8011710:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011714:	f7ef fa20 	bl	8000b58 <__aeabi_d2iz>
 8011718:	4605      	mov	r5, r0
 801171a:	f7ee ff03 	bl	8000524 <__aeabi_i2d>
 801171e:	4602      	mov	r2, r0
 8011720:	460b      	mov	r3, r1
 8011722:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011726:	f7ee fdaf 	bl	8000288 <__aeabi_dsub>
 801172a:	3530      	adds	r5, #48	@ 0x30
 801172c:	4602      	mov	r2, r0
 801172e:	460b      	mov	r3, r1
 8011730:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011734:	f806 5b01 	strb.w	r5, [r6], #1
 8011738:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801173c:	f7ef f9ce 	bl	8000adc <__aeabi_dcmplt>
 8011740:	2800      	cmp	r0, #0
 8011742:	d172      	bne.n	801182a <_dtoa_r+0x622>
 8011744:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011748:	4911      	ldr	r1, [pc, #68]	@ (8011790 <_dtoa_r+0x588>)
 801174a:	2000      	movs	r0, #0
 801174c:	f7ee fd9c 	bl	8000288 <__aeabi_dsub>
 8011750:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011754:	f7ef f9c2 	bl	8000adc <__aeabi_dcmplt>
 8011758:	2800      	cmp	r0, #0
 801175a:	f040 80b4 	bne.w	80118c6 <_dtoa_r+0x6be>
 801175e:	42a6      	cmp	r6, r4
 8011760:	f43f af70 	beq.w	8011644 <_dtoa_r+0x43c>
 8011764:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011768:	4b0a      	ldr	r3, [pc, #40]	@ (8011794 <_dtoa_r+0x58c>)
 801176a:	2200      	movs	r2, #0
 801176c:	f7ee ff44 	bl	80005f8 <__aeabi_dmul>
 8011770:	4b08      	ldr	r3, [pc, #32]	@ (8011794 <_dtoa_r+0x58c>)
 8011772:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011776:	2200      	movs	r2, #0
 8011778:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801177c:	f7ee ff3c 	bl	80005f8 <__aeabi_dmul>
 8011780:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011784:	e7c4      	b.n	8011710 <_dtoa_r+0x508>
 8011786:	bf00      	nop
 8011788:	08013328 	.word	0x08013328
 801178c:	08013300 	.word	0x08013300
 8011790:	3ff00000 	.word	0x3ff00000
 8011794:	40240000 	.word	0x40240000
 8011798:	401c0000 	.word	0x401c0000
 801179c:	40140000 	.word	0x40140000
 80117a0:	3fe00000 	.word	0x3fe00000
 80117a4:	4631      	mov	r1, r6
 80117a6:	4628      	mov	r0, r5
 80117a8:	f7ee ff26 	bl	80005f8 <__aeabi_dmul>
 80117ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80117b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80117b2:	4656      	mov	r6, sl
 80117b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80117b8:	f7ef f9ce 	bl	8000b58 <__aeabi_d2iz>
 80117bc:	4605      	mov	r5, r0
 80117be:	f7ee feb1 	bl	8000524 <__aeabi_i2d>
 80117c2:	4602      	mov	r2, r0
 80117c4:	460b      	mov	r3, r1
 80117c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80117ca:	f7ee fd5d 	bl	8000288 <__aeabi_dsub>
 80117ce:	3530      	adds	r5, #48	@ 0x30
 80117d0:	f806 5b01 	strb.w	r5, [r6], #1
 80117d4:	4602      	mov	r2, r0
 80117d6:	460b      	mov	r3, r1
 80117d8:	42a6      	cmp	r6, r4
 80117da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80117de:	f04f 0200 	mov.w	r2, #0
 80117e2:	d124      	bne.n	801182e <_dtoa_r+0x626>
 80117e4:	4baf      	ldr	r3, [pc, #700]	@ (8011aa4 <_dtoa_r+0x89c>)
 80117e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80117ea:	f7ee fd4f 	bl	800028c <__adddf3>
 80117ee:	4602      	mov	r2, r0
 80117f0:	460b      	mov	r3, r1
 80117f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80117f6:	f7ef f98f 	bl	8000b18 <__aeabi_dcmpgt>
 80117fa:	2800      	cmp	r0, #0
 80117fc:	d163      	bne.n	80118c6 <_dtoa_r+0x6be>
 80117fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011802:	49a8      	ldr	r1, [pc, #672]	@ (8011aa4 <_dtoa_r+0x89c>)
 8011804:	2000      	movs	r0, #0
 8011806:	f7ee fd3f 	bl	8000288 <__aeabi_dsub>
 801180a:	4602      	mov	r2, r0
 801180c:	460b      	mov	r3, r1
 801180e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011812:	f7ef f963 	bl	8000adc <__aeabi_dcmplt>
 8011816:	2800      	cmp	r0, #0
 8011818:	f43f af14 	beq.w	8011644 <_dtoa_r+0x43c>
 801181c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801181e:	1e73      	subs	r3, r6, #1
 8011820:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011822:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011826:	2b30      	cmp	r3, #48	@ 0x30
 8011828:	d0f8      	beq.n	801181c <_dtoa_r+0x614>
 801182a:	4647      	mov	r7, r8
 801182c:	e03b      	b.n	80118a6 <_dtoa_r+0x69e>
 801182e:	4b9e      	ldr	r3, [pc, #632]	@ (8011aa8 <_dtoa_r+0x8a0>)
 8011830:	f7ee fee2 	bl	80005f8 <__aeabi_dmul>
 8011834:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011838:	e7bc      	b.n	80117b4 <_dtoa_r+0x5ac>
 801183a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801183e:	4656      	mov	r6, sl
 8011840:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011844:	4620      	mov	r0, r4
 8011846:	4629      	mov	r1, r5
 8011848:	f7ef f800 	bl	800084c <__aeabi_ddiv>
 801184c:	f7ef f984 	bl	8000b58 <__aeabi_d2iz>
 8011850:	4680      	mov	r8, r0
 8011852:	f7ee fe67 	bl	8000524 <__aeabi_i2d>
 8011856:	e9dd 2300 	ldrd	r2, r3, [sp]
 801185a:	f7ee fecd 	bl	80005f8 <__aeabi_dmul>
 801185e:	4602      	mov	r2, r0
 8011860:	460b      	mov	r3, r1
 8011862:	4620      	mov	r0, r4
 8011864:	4629      	mov	r1, r5
 8011866:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801186a:	f7ee fd0d 	bl	8000288 <__aeabi_dsub>
 801186e:	f806 4b01 	strb.w	r4, [r6], #1
 8011872:	9d03      	ldr	r5, [sp, #12]
 8011874:	eba6 040a 	sub.w	r4, r6, sl
 8011878:	42a5      	cmp	r5, r4
 801187a:	4602      	mov	r2, r0
 801187c:	460b      	mov	r3, r1
 801187e:	d133      	bne.n	80118e8 <_dtoa_r+0x6e0>
 8011880:	f7ee fd04 	bl	800028c <__adddf3>
 8011884:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011888:	4604      	mov	r4, r0
 801188a:	460d      	mov	r5, r1
 801188c:	f7ef f944 	bl	8000b18 <__aeabi_dcmpgt>
 8011890:	b9c0      	cbnz	r0, 80118c4 <_dtoa_r+0x6bc>
 8011892:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011896:	4620      	mov	r0, r4
 8011898:	4629      	mov	r1, r5
 801189a:	f7ef f915 	bl	8000ac8 <__aeabi_dcmpeq>
 801189e:	b110      	cbz	r0, 80118a6 <_dtoa_r+0x69e>
 80118a0:	f018 0f01 	tst.w	r8, #1
 80118a4:	d10e      	bne.n	80118c4 <_dtoa_r+0x6bc>
 80118a6:	9902      	ldr	r1, [sp, #8]
 80118a8:	4648      	mov	r0, r9
 80118aa:	f000 fbbd 	bl	8012028 <_Bfree>
 80118ae:	2300      	movs	r3, #0
 80118b0:	7033      	strb	r3, [r6, #0]
 80118b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80118b4:	3701      	adds	r7, #1
 80118b6:	601f      	str	r7, [r3, #0]
 80118b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	f000 824b 	beq.w	8011d56 <_dtoa_r+0xb4e>
 80118c0:	601e      	str	r6, [r3, #0]
 80118c2:	e248      	b.n	8011d56 <_dtoa_r+0xb4e>
 80118c4:	46b8      	mov	r8, r7
 80118c6:	4633      	mov	r3, r6
 80118c8:	461e      	mov	r6, r3
 80118ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80118ce:	2a39      	cmp	r2, #57	@ 0x39
 80118d0:	d106      	bne.n	80118e0 <_dtoa_r+0x6d8>
 80118d2:	459a      	cmp	sl, r3
 80118d4:	d1f8      	bne.n	80118c8 <_dtoa_r+0x6c0>
 80118d6:	2230      	movs	r2, #48	@ 0x30
 80118d8:	f108 0801 	add.w	r8, r8, #1
 80118dc:	f88a 2000 	strb.w	r2, [sl]
 80118e0:	781a      	ldrb	r2, [r3, #0]
 80118e2:	3201      	adds	r2, #1
 80118e4:	701a      	strb	r2, [r3, #0]
 80118e6:	e7a0      	b.n	801182a <_dtoa_r+0x622>
 80118e8:	4b6f      	ldr	r3, [pc, #444]	@ (8011aa8 <_dtoa_r+0x8a0>)
 80118ea:	2200      	movs	r2, #0
 80118ec:	f7ee fe84 	bl	80005f8 <__aeabi_dmul>
 80118f0:	2200      	movs	r2, #0
 80118f2:	2300      	movs	r3, #0
 80118f4:	4604      	mov	r4, r0
 80118f6:	460d      	mov	r5, r1
 80118f8:	f7ef f8e6 	bl	8000ac8 <__aeabi_dcmpeq>
 80118fc:	2800      	cmp	r0, #0
 80118fe:	d09f      	beq.n	8011840 <_dtoa_r+0x638>
 8011900:	e7d1      	b.n	80118a6 <_dtoa_r+0x69e>
 8011902:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011904:	2a00      	cmp	r2, #0
 8011906:	f000 80ea 	beq.w	8011ade <_dtoa_r+0x8d6>
 801190a:	9a07      	ldr	r2, [sp, #28]
 801190c:	2a01      	cmp	r2, #1
 801190e:	f300 80cd 	bgt.w	8011aac <_dtoa_r+0x8a4>
 8011912:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011914:	2a00      	cmp	r2, #0
 8011916:	f000 80c1 	beq.w	8011a9c <_dtoa_r+0x894>
 801191a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801191e:	9c08      	ldr	r4, [sp, #32]
 8011920:	9e00      	ldr	r6, [sp, #0]
 8011922:	9a00      	ldr	r2, [sp, #0]
 8011924:	441a      	add	r2, r3
 8011926:	9200      	str	r2, [sp, #0]
 8011928:	9a06      	ldr	r2, [sp, #24]
 801192a:	2101      	movs	r1, #1
 801192c:	441a      	add	r2, r3
 801192e:	4648      	mov	r0, r9
 8011930:	9206      	str	r2, [sp, #24]
 8011932:	f000 fc2d 	bl	8012190 <__i2b>
 8011936:	4605      	mov	r5, r0
 8011938:	b166      	cbz	r6, 8011954 <_dtoa_r+0x74c>
 801193a:	9b06      	ldr	r3, [sp, #24]
 801193c:	2b00      	cmp	r3, #0
 801193e:	dd09      	ble.n	8011954 <_dtoa_r+0x74c>
 8011940:	42b3      	cmp	r3, r6
 8011942:	9a00      	ldr	r2, [sp, #0]
 8011944:	bfa8      	it	ge
 8011946:	4633      	movge	r3, r6
 8011948:	1ad2      	subs	r2, r2, r3
 801194a:	9200      	str	r2, [sp, #0]
 801194c:	9a06      	ldr	r2, [sp, #24]
 801194e:	1af6      	subs	r6, r6, r3
 8011950:	1ad3      	subs	r3, r2, r3
 8011952:	9306      	str	r3, [sp, #24]
 8011954:	9b08      	ldr	r3, [sp, #32]
 8011956:	b30b      	cbz	r3, 801199c <_dtoa_r+0x794>
 8011958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801195a:	2b00      	cmp	r3, #0
 801195c:	f000 80c6 	beq.w	8011aec <_dtoa_r+0x8e4>
 8011960:	2c00      	cmp	r4, #0
 8011962:	f000 80c0 	beq.w	8011ae6 <_dtoa_r+0x8de>
 8011966:	4629      	mov	r1, r5
 8011968:	4622      	mov	r2, r4
 801196a:	4648      	mov	r0, r9
 801196c:	f000 fcc8 	bl	8012300 <__pow5mult>
 8011970:	9a02      	ldr	r2, [sp, #8]
 8011972:	4601      	mov	r1, r0
 8011974:	4605      	mov	r5, r0
 8011976:	4648      	mov	r0, r9
 8011978:	f000 fc20 	bl	80121bc <__multiply>
 801197c:	9902      	ldr	r1, [sp, #8]
 801197e:	4680      	mov	r8, r0
 8011980:	4648      	mov	r0, r9
 8011982:	f000 fb51 	bl	8012028 <_Bfree>
 8011986:	9b08      	ldr	r3, [sp, #32]
 8011988:	1b1b      	subs	r3, r3, r4
 801198a:	9308      	str	r3, [sp, #32]
 801198c:	f000 80b1 	beq.w	8011af2 <_dtoa_r+0x8ea>
 8011990:	9a08      	ldr	r2, [sp, #32]
 8011992:	4641      	mov	r1, r8
 8011994:	4648      	mov	r0, r9
 8011996:	f000 fcb3 	bl	8012300 <__pow5mult>
 801199a:	9002      	str	r0, [sp, #8]
 801199c:	2101      	movs	r1, #1
 801199e:	4648      	mov	r0, r9
 80119a0:	f000 fbf6 	bl	8012190 <__i2b>
 80119a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80119a6:	4604      	mov	r4, r0
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	f000 81d8 	beq.w	8011d5e <_dtoa_r+0xb56>
 80119ae:	461a      	mov	r2, r3
 80119b0:	4601      	mov	r1, r0
 80119b2:	4648      	mov	r0, r9
 80119b4:	f000 fca4 	bl	8012300 <__pow5mult>
 80119b8:	9b07      	ldr	r3, [sp, #28]
 80119ba:	2b01      	cmp	r3, #1
 80119bc:	4604      	mov	r4, r0
 80119be:	f300 809f 	bgt.w	8011b00 <_dtoa_r+0x8f8>
 80119c2:	9b04      	ldr	r3, [sp, #16]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	f040 8097 	bne.w	8011af8 <_dtoa_r+0x8f0>
 80119ca:	9b05      	ldr	r3, [sp, #20]
 80119cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	f040 8093 	bne.w	8011afc <_dtoa_r+0x8f4>
 80119d6:	9b05      	ldr	r3, [sp, #20]
 80119d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80119dc:	0d1b      	lsrs	r3, r3, #20
 80119de:	051b      	lsls	r3, r3, #20
 80119e0:	b133      	cbz	r3, 80119f0 <_dtoa_r+0x7e8>
 80119e2:	9b00      	ldr	r3, [sp, #0]
 80119e4:	3301      	adds	r3, #1
 80119e6:	9300      	str	r3, [sp, #0]
 80119e8:	9b06      	ldr	r3, [sp, #24]
 80119ea:	3301      	adds	r3, #1
 80119ec:	9306      	str	r3, [sp, #24]
 80119ee:	2301      	movs	r3, #1
 80119f0:	9308      	str	r3, [sp, #32]
 80119f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	f000 81b8 	beq.w	8011d6a <_dtoa_r+0xb62>
 80119fa:	6923      	ldr	r3, [r4, #16]
 80119fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011a00:	6918      	ldr	r0, [r3, #16]
 8011a02:	f000 fb79 	bl	80120f8 <__hi0bits>
 8011a06:	f1c0 0020 	rsb	r0, r0, #32
 8011a0a:	9b06      	ldr	r3, [sp, #24]
 8011a0c:	4418      	add	r0, r3
 8011a0e:	f010 001f 	ands.w	r0, r0, #31
 8011a12:	f000 8082 	beq.w	8011b1a <_dtoa_r+0x912>
 8011a16:	f1c0 0320 	rsb	r3, r0, #32
 8011a1a:	2b04      	cmp	r3, #4
 8011a1c:	dd73      	ble.n	8011b06 <_dtoa_r+0x8fe>
 8011a1e:	9b00      	ldr	r3, [sp, #0]
 8011a20:	f1c0 001c 	rsb	r0, r0, #28
 8011a24:	4403      	add	r3, r0
 8011a26:	9300      	str	r3, [sp, #0]
 8011a28:	9b06      	ldr	r3, [sp, #24]
 8011a2a:	4403      	add	r3, r0
 8011a2c:	4406      	add	r6, r0
 8011a2e:	9306      	str	r3, [sp, #24]
 8011a30:	9b00      	ldr	r3, [sp, #0]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	dd05      	ble.n	8011a42 <_dtoa_r+0x83a>
 8011a36:	9902      	ldr	r1, [sp, #8]
 8011a38:	461a      	mov	r2, r3
 8011a3a:	4648      	mov	r0, r9
 8011a3c:	f000 fcba 	bl	80123b4 <__lshift>
 8011a40:	9002      	str	r0, [sp, #8]
 8011a42:	9b06      	ldr	r3, [sp, #24]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	dd05      	ble.n	8011a54 <_dtoa_r+0x84c>
 8011a48:	4621      	mov	r1, r4
 8011a4a:	461a      	mov	r2, r3
 8011a4c:	4648      	mov	r0, r9
 8011a4e:	f000 fcb1 	bl	80123b4 <__lshift>
 8011a52:	4604      	mov	r4, r0
 8011a54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d061      	beq.n	8011b1e <_dtoa_r+0x916>
 8011a5a:	9802      	ldr	r0, [sp, #8]
 8011a5c:	4621      	mov	r1, r4
 8011a5e:	f000 fd15 	bl	801248c <__mcmp>
 8011a62:	2800      	cmp	r0, #0
 8011a64:	da5b      	bge.n	8011b1e <_dtoa_r+0x916>
 8011a66:	2300      	movs	r3, #0
 8011a68:	9902      	ldr	r1, [sp, #8]
 8011a6a:	220a      	movs	r2, #10
 8011a6c:	4648      	mov	r0, r9
 8011a6e:	f000 fafd 	bl	801206c <__multadd>
 8011a72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a74:	9002      	str	r0, [sp, #8]
 8011a76:	f107 38ff 	add.w	r8, r7, #4294967295
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	f000 8177 	beq.w	8011d6e <_dtoa_r+0xb66>
 8011a80:	4629      	mov	r1, r5
 8011a82:	2300      	movs	r3, #0
 8011a84:	220a      	movs	r2, #10
 8011a86:	4648      	mov	r0, r9
 8011a88:	f000 faf0 	bl	801206c <__multadd>
 8011a8c:	f1bb 0f00 	cmp.w	fp, #0
 8011a90:	4605      	mov	r5, r0
 8011a92:	dc6f      	bgt.n	8011b74 <_dtoa_r+0x96c>
 8011a94:	9b07      	ldr	r3, [sp, #28]
 8011a96:	2b02      	cmp	r3, #2
 8011a98:	dc49      	bgt.n	8011b2e <_dtoa_r+0x926>
 8011a9a:	e06b      	b.n	8011b74 <_dtoa_r+0x96c>
 8011a9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011a9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011aa2:	e73c      	b.n	801191e <_dtoa_r+0x716>
 8011aa4:	3fe00000 	.word	0x3fe00000
 8011aa8:	40240000 	.word	0x40240000
 8011aac:	9b03      	ldr	r3, [sp, #12]
 8011aae:	1e5c      	subs	r4, r3, #1
 8011ab0:	9b08      	ldr	r3, [sp, #32]
 8011ab2:	42a3      	cmp	r3, r4
 8011ab4:	db09      	blt.n	8011aca <_dtoa_r+0x8c2>
 8011ab6:	1b1c      	subs	r4, r3, r4
 8011ab8:	9b03      	ldr	r3, [sp, #12]
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	f6bf af30 	bge.w	8011920 <_dtoa_r+0x718>
 8011ac0:	9b00      	ldr	r3, [sp, #0]
 8011ac2:	9a03      	ldr	r2, [sp, #12]
 8011ac4:	1a9e      	subs	r6, r3, r2
 8011ac6:	2300      	movs	r3, #0
 8011ac8:	e72b      	b.n	8011922 <_dtoa_r+0x71a>
 8011aca:	9b08      	ldr	r3, [sp, #32]
 8011acc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011ace:	9408      	str	r4, [sp, #32]
 8011ad0:	1ae3      	subs	r3, r4, r3
 8011ad2:	441a      	add	r2, r3
 8011ad4:	9e00      	ldr	r6, [sp, #0]
 8011ad6:	9b03      	ldr	r3, [sp, #12]
 8011ad8:	920d      	str	r2, [sp, #52]	@ 0x34
 8011ada:	2400      	movs	r4, #0
 8011adc:	e721      	b.n	8011922 <_dtoa_r+0x71a>
 8011ade:	9c08      	ldr	r4, [sp, #32]
 8011ae0:	9e00      	ldr	r6, [sp, #0]
 8011ae2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011ae4:	e728      	b.n	8011938 <_dtoa_r+0x730>
 8011ae6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011aea:	e751      	b.n	8011990 <_dtoa_r+0x788>
 8011aec:	9a08      	ldr	r2, [sp, #32]
 8011aee:	9902      	ldr	r1, [sp, #8]
 8011af0:	e750      	b.n	8011994 <_dtoa_r+0x78c>
 8011af2:	f8cd 8008 	str.w	r8, [sp, #8]
 8011af6:	e751      	b.n	801199c <_dtoa_r+0x794>
 8011af8:	2300      	movs	r3, #0
 8011afa:	e779      	b.n	80119f0 <_dtoa_r+0x7e8>
 8011afc:	9b04      	ldr	r3, [sp, #16]
 8011afe:	e777      	b.n	80119f0 <_dtoa_r+0x7e8>
 8011b00:	2300      	movs	r3, #0
 8011b02:	9308      	str	r3, [sp, #32]
 8011b04:	e779      	b.n	80119fa <_dtoa_r+0x7f2>
 8011b06:	d093      	beq.n	8011a30 <_dtoa_r+0x828>
 8011b08:	9a00      	ldr	r2, [sp, #0]
 8011b0a:	331c      	adds	r3, #28
 8011b0c:	441a      	add	r2, r3
 8011b0e:	9200      	str	r2, [sp, #0]
 8011b10:	9a06      	ldr	r2, [sp, #24]
 8011b12:	441a      	add	r2, r3
 8011b14:	441e      	add	r6, r3
 8011b16:	9206      	str	r2, [sp, #24]
 8011b18:	e78a      	b.n	8011a30 <_dtoa_r+0x828>
 8011b1a:	4603      	mov	r3, r0
 8011b1c:	e7f4      	b.n	8011b08 <_dtoa_r+0x900>
 8011b1e:	9b03      	ldr	r3, [sp, #12]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	46b8      	mov	r8, r7
 8011b24:	dc20      	bgt.n	8011b68 <_dtoa_r+0x960>
 8011b26:	469b      	mov	fp, r3
 8011b28:	9b07      	ldr	r3, [sp, #28]
 8011b2a:	2b02      	cmp	r3, #2
 8011b2c:	dd1e      	ble.n	8011b6c <_dtoa_r+0x964>
 8011b2e:	f1bb 0f00 	cmp.w	fp, #0
 8011b32:	f47f adb1 	bne.w	8011698 <_dtoa_r+0x490>
 8011b36:	4621      	mov	r1, r4
 8011b38:	465b      	mov	r3, fp
 8011b3a:	2205      	movs	r2, #5
 8011b3c:	4648      	mov	r0, r9
 8011b3e:	f000 fa95 	bl	801206c <__multadd>
 8011b42:	4601      	mov	r1, r0
 8011b44:	4604      	mov	r4, r0
 8011b46:	9802      	ldr	r0, [sp, #8]
 8011b48:	f000 fca0 	bl	801248c <__mcmp>
 8011b4c:	2800      	cmp	r0, #0
 8011b4e:	f77f ada3 	ble.w	8011698 <_dtoa_r+0x490>
 8011b52:	4656      	mov	r6, sl
 8011b54:	2331      	movs	r3, #49	@ 0x31
 8011b56:	f806 3b01 	strb.w	r3, [r6], #1
 8011b5a:	f108 0801 	add.w	r8, r8, #1
 8011b5e:	e59f      	b.n	80116a0 <_dtoa_r+0x498>
 8011b60:	9c03      	ldr	r4, [sp, #12]
 8011b62:	46b8      	mov	r8, r7
 8011b64:	4625      	mov	r5, r4
 8011b66:	e7f4      	b.n	8011b52 <_dtoa_r+0x94a>
 8011b68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011b6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	f000 8101 	beq.w	8011d76 <_dtoa_r+0xb6e>
 8011b74:	2e00      	cmp	r6, #0
 8011b76:	dd05      	ble.n	8011b84 <_dtoa_r+0x97c>
 8011b78:	4629      	mov	r1, r5
 8011b7a:	4632      	mov	r2, r6
 8011b7c:	4648      	mov	r0, r9
 8011b7e:	f000 fc19 	bl	80123b4 <__lshift>
 8011b82:	4605      	mov	r5, r0
 8011b84:	9b08      	ldr	r3, [sp, #32]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d05c      	beq.n	8011c44 <_dtoa_r+0xa3c>
 8011b8a:	6869      	ldr	r1, [r5, #4]
 8011b8c:	4648      	mov	r0, r9
 8011b8e:	f000 fa0b 	bl	8011fa8 <_Balloc>
 8011b92:	4606      	mov	r6, r0
 8011b94:	b928      	cbnz	r0, 8011ba2 <_dtoa_r+0x99a>
 8011b96:	4b82      	ldr	r3, [pc, #520]	@ (8011da0 <_dtoa_r+0xb98>)
 8011b98:	4602      	mov	r2, r0
 8011b9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011b9e:	f7ff bb4a 	b.w	8011236 <_dtoa_r+0x2e>
 8011ba2:	692a      	ldr	r2, [r5, #16]
 8011ba4:	3202      	adds	r2, #2
 8011ba6:	0092      	lsls	r2, r2, #2
 8011ba8:	f105 010c 	add.w	r1, r5, #12
 8011bac:	300c      	adds	r0, #12
 8011bae:	f7ff fa74 	bl	801109a <memcpy>
 8011bb2:	2201      	movs	r2, #1
 8011bb4:	4631      	mov	r1, r6
 8011bb6:	4648      	mov	r0, r9
 8011bb8:	f000 fbfc 	bl	80123b4 <__lshift>
 8011bbc:	f10a 0301 	add.w	r3, sl, #1
 8011bc0:	9300      	str	r3, [sp, #0]
 8011bc2:	eb0a 030b 	add.w	r3, sl, fp
 8011bc6:	9308      	str	r3, [sp, #32]
 8011bc8:	9b04      	ldr	r3, [sp, #16]
 8011bca:	f003 0301 	and.w	r3, r3, #1
 8011bce:	462f      	mov	r7, r5
 8011bd0:	9306      	str	r3, [sp, #24]
 8011bd2:	4605      	mov	r5, r0
 8011bd4:	9b00      	ldr	r3, [sp, #0]
 8011bd6:	9802      	ldr	r0, [sp, #8]
 8011bd8:	4621      	mov	r1, r4
 8011bda:	f103 3bff 	add.w	fp, r3, #4294967295
 8011bde:	f7ff fa89 	bl	80110f4 <quorem>
 8011be2:	4603      	mov	r3, r0
 8011be4:	3330      	adds	r3, #48	@ 0x30
 8011be6:	9003      	str	r0, [sp, #12]
 8011be8:	4639      	mov	r1, r7
 8011bea:	9802      	ldr	r0, [sp, #8]
 8011bec:	9309      	str	r3, [sp, #36]	@ 0x24
 8011bee:	f000 fc4d 	bl	801248c <__mcmp>
 8011bf2:	462a      	mov	r2, r5
 8011bf4:	9004      	str	r0, [sp, #16]
 8011bf6:	4621      	mov	r1, r4
 8011bf8:	4648      	mov	r0, r9
 8011bfa:	f000 fc63 	bl	80124c4 <__mdiff>
 8011bfe:	68c2      	ldr	r2, [r0, #12]
 8011c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c02:	4606      	mov	r6, r0
 8011c04:	bb02      	cbnz	r2, 8011c48 <_dtoa_r+0xa40>
 8011c06:	4601      	mov	r1, r0
 8011c08:	9802      	ldr	r0, [sp, #8]
 8011c0a:	f000 fc3f 	bl	801248c <__mcmp>
 8011c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c10:	4602      	mov	r2, r0
 8011c12:	4631      	mov	r1, r6
 8011c14:	4648      	mov	r0, r9
 8011c16:	920c      	str	r2, [sp, #48]	@ 0x30
 8011c18:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c1a:	f000 fa05 	bl	8012028 <_Bfree>
 8011c1e:	9b07      	ldr	r3, [sp, #28]
 8011c20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011c22:	9e00      	ldr	r6, [sp, #0]
 8011c24:	ea42 0103 	orr.w	r1, r2, r3
 8011c28:	9b06      	ldr	r3, [sp, #24]
 8011c2a:	4319      	orrs	r1, r3
 8011c2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c2e:	d10d      	bne.n	8011c4c <_dtoa_r+0xa44>
 8011c30:	2b39      	cmp	r3, #57	@ 0x39
 8011c32:	d027      	beq.n	8011c84 <_dtoa_r+0xa7c>
 8011c34:	9a04      	ldr	r2, [sp, #16]
 8011c36:	2a00      	cmp	r2, #0
 8011c38:	dd01      	ble.n	8011c3e <_dtoa_r+0xa36>
 8011c3a:	9b03      	ldr	r3, [sp, #12]
 8011c3c:	3331      	adds	r3, #49	@ 0x31
 8011c3e:	f88b 3000 	strb.w	r3, [fp]
 8011c42:	e52e      	b.n	80116a2 <_dtoa_r+0x49a>
 8011c44:	4628      	mov	r0, r5
 8011c46:	e7b9      	b.n	8011bbc <_dtoa_r+0x9b4>
 8011c48:	2201      	movs	r2, #1
 8011c4a:	e7e2      	b.n	8011c12 <_dtoa_r+0xa0a>
 8011c4c:	9904      	ldr	r1, [sp, #16]
 8011c4e:	2900      	cmp	r1, #0
 8011c50:	db04      	blt.n	8011c5c <_dtoa_r+0xa54>
 8011c52:	9807      	ldr	r0, [sp, #28]
 8011c54:	4301      	orrs	r1, r0
 8011c56:	9806      	ldr	r0, [sp, #24]
 8011c58:	4301      	orrs	r1, r0
 8011c5a:	d120      	bne.n	8011c9e <_dtoa_r+0xa96>
 8011c5c:	2a00      	cmp	r2, #0
 8011c5e:	ddee      	ble.n	8011c3e <_dtoa_r+0xa36>
 8011c60:	9902      	ldr	r1, [sp, #8]
 8011c62:	9300      	str	r3, [sp, #0]
 8011c64:	2201      	movs	r2, #1
 8011c66:	4648      	mov	r0, r9
 8011c68:	f000 fba4 	bl	80123b4 <__lshift>
 8011c6c:	4621      	mov	r1, r4
 8011c6e:	9002      	str	r0, [sp, #8]
 8011c70:	f000 fc0c 	bl	801248c <__mcmp>
 8011c74:	2800      	cmp	r0, #0
 8011c76:	9b00      	ldr	r3, [sp, #0]
 8011c78:	dc02      	bgt.n	8011c80 <_dtoa_r+0xa78>
 8011c7a:	d1e0      	bne.n	8011c3e <_dtoa_r+0xa36>
 8011c7c:	07da      	lsls	r2, r3, #31
 8011c7e:	d5de      	bpl.n	8011c3e <_dtoa_r+0xa36>
 8011c80:	2b39      	cmp	r3, #57	@ 0x39
 8011c82:	d1da      	bne.n	8011c3a <_dtoa_r+0xa32>
 8011c84:	2339      	movs	r3, #57	@ 0x39
 8011c86:	f88b 3000 	strb.w	r3, [fp]
 8011c8a:	4633      	mov	r3, r6
 8011c8c:	461e      	mov	r6, r3
 8011c8e:	3b01      	subs	r3, #1
 8011c90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011c94:	2a39      	cmp	r2, #57	@ 0x39
 8011c96:	d04e      	beq.n	8011d36 <_dtoa_r+0xb2e>
 8011c98:	3201      	adds	r2, #1
 8011c9a:	701a      	strb	r2, [r3, #0]
 8011c9c:	e501      	b.n	80116a2 <_dtoa_r+0x49a>
 8011c9e:	2a00      	cmp	r2, #0
 8011ca0:	dd03      	ble.n	8011caa <_dtoa_r+0xaa2>
 8011ca2:	2b39      	cmp	r3, #57	@ 0x39
 8011ca4:	d0ee      	beq.n	8011c84 <_dtoa_r+0xa7c>
 8011ca6:	3301      	adds	r3, #1
 8011ca8:	e7c9      	b.n	8011c3e <_dtoa_r+0xa36>
 8011caa:	9a00      	ldr	r2, [sp, #0]
 8011cac:	9908      	ldr	r1, [sp, #32]
 8011cae:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011cb2:	428a      	cmp	r2, r1
 8011cb4:	d028      	beq.n	8011d08 <_dtoa_r+0xb00>
 8011cb6:	9902      	ldr	r1, [sp, #8]
 8011cb8:	2300      	movs	r3, #0
 8011cba:	220a      	movs	r2, #10
 8011cbc:	4648      	mov	r0, r9
 8011cbe:	f000 f9d5 	bl	801206c <__multadd>
 8011cc2:	42af      	cmp	r7, r5
 8011cc4:	9002      	str	r0, [sp, #8]
 8011cc6:	f04f 0300 	mov.w	r3, #0
 8011cca:	f04f 020a 	mov.w	r2, #10
 8011cce:	4639      	mov	r1, r7
 8011cd0:	4648      	mov	r0, r9
 8011cd2:	d107      	bne.n	8011ce4 <_dtoa_r+0xadc>
 8011cd4:	f000 f9ca 	bl	801206c <__multadd>
 8011cd8:	4607      	mov	r7, r0
 8011cda:	4605      	mov	r5, r0
 8011cdc:	9b00      	ldr	r3, [sp, #0]
 8011cde:	3301      	adds	r3, #1
 8011ce0:	9300      	str	r3, [sp, #0]
 8011ce2:	e777      	b.n	8011bd4 <_dtoa_r+0x9cc>
 8011ce4:	f000 f9c2 	bl	801206c <__multadd>
 8011ce8:	4629      	mov	r1, r5
 8011cea:	4607      	mov	r7, r0
 8011cec:	2300      	movs	r3, #0
 8011cee:	220a      	movs	r2, #10
 8011cf0:	4648      	mov	r0, r9
 8011cf2:	f000 f9bb 	bl	801206c <__multadd>
 8011cf6:	4605      	mov	r5, r0
 8011cf8:	e7f0      	b.n	8011cdc <_dtoa_r+0xad4>
 8011cfa:	f1bb 0f00 	cmp.w	fp, #0
 8011cfe:	bfcc      	ite	gt
 8011d00:	465e      	movgt	r6, fp
 8011d02:	2601      	movle	r6, #1
 8011d04:	4456      	add	r6, sl
 8011d06:	2700      	movs	r7, #0
 8011d08:	9902      	ldr	r1, [sp, #8]
 8011d0a:	9300      	str	r3, [sp, #0]
 8011d0c:	2201      	movs	r2, #1
 8011d0e:	4648      	mov	r0, r9
 8011d10:	f000 fb50 	bl	80123b4 <__lshift>
 8011d14:	4621      	mov	r1, r4
 8011d16:	9002      	str	r0, [sp, #8]
 8011d18:	f000 fbb8 	bl	801248c <__mcmp>
 8011d1c:	2800      	cmp	r0, #0
 8011d1e:	dcb4      	bgt.n	8011c8a <_dtoa_r+0xa82>
 8011d20:	d102      	bne.n	8011d28 <_dtoa_r+0xb20>
 8011d22:	9b00      	ldr	r3, [sp, #0]
 8011d24:	07db      	lsls	r3, r3, #31
 8011d26:	d4b0      	bmi.n	8011c8a <_dtoa_r+0xa82>
 8011d28:	4633      	mov	r3, r6
 8011d2a:	461e      	mov	r6, r3
 8011d2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011d30:	2a30      	cmp	r2, #48	@ 0x30
 8011d32:	d0fa      	beq.n	8011d2a <_dtoa_r+0xb22>
 8011d34:	e4b5      	b.n	80116a2 <_dtoa_r+0x49a>
 8011d36:	459a      	cmp	sl, r3
 8011d38:	d1a8      	bne.n	8011c8c <_dtoa_r+0xa84>
 8011d3a:	2331      	movs	r3, #49	@ 0x31
 8011d3c:	f108 0801 	add.w	r8, r8, #1
 8011d40:	f88a 3000 	strb.w	r3, [sl]
 8011d44:	e4ad      	b.n	80116a2 <_dtoa_r+0x49a>
 8011d46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011d48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011da4 <_dtoa_r+0xb9c>
 8011d4c:	b11b      	cbz	r3, 8011d56 <_dtoa_r+0xb4e>
 8011d4e:	f10a 0308 	add.w	r3, sl, #8
 8011d52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011d54:	6013      	str	r3, [r2, #0]
 8011d56:	4650      	mov	r0, sl
 8011d58:	b017      	add	sp, #92	@ 0x5c
 8011d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d5e:	9b07      	ldr	r3, [sp, #28]
 8011d60:	2b01      	cmp	r3, #1
 8011d62:	f77f ae2e 	ble.w	80119c2 <_dtoa_r+0x7ba>
 8011d66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011d68:	9308      	str	r3, [sp, #32]
 8011d6a:	2001      	movs	r0, #1
 8011d6c:	e64d      	b.n	8011a0a <_dtoa_r+0x802>
 8011d6e:	f1bb 0f00 	cmp.w	fp, #0
 8011d72:	f77f aed9 	ble.w	8011b28 <_dtoa_r+0x920>
 8011d76:	4656      	mov	r6, sl
 8011d78:	9802      	ldr	r0, [sp, #8]
 8011d7a:	4621      	mov	r1, r4
 8011d7c:	f7ff f9ba 	bl	80110f4 <quorem>
 8011d80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011d84:	f806 3b01 	strb.w	r3, [r6], #1
 8011d88:	eba6 020a 	sub.w	r2, r6, sl
 8011d8c:	4593      	cmp	fp, r2
 8011d8e:	ddb4      	ble.n	8011cfa <_dtoa_r+0xaf2>
 8011d90:	9902      	ldr	r1, [sp, #8]
 8011d92:	2300      	movs	r3, #0
 8011d94:	220a      	movs	r2, #10
 8011d96:	4648      	mov	r0, r9
 8011d98:	f000 f968 	bl	801206c <__multadd>
 8011d9c:	9002      	str	r0, [sp, #8]
 8011d9e:	e7eb      	b.n	8011d78 <_dtoa_r+0xb70>
 8011da0:	0801326c 	.word	0x0801326c
 8011da4:	08013207 	.word	0x08013207

08011da8 <_free_r>:
 8011da8:	b538      	push	{r3, r4, r5, lr}
 8011daa:	4605      	mov	r5, r0
 8011dac:	2900      	cmp	r1, #0
 8011dae:	d041      	beq.n	8011e34 <_free_r+0x8c>
 8011db0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011db4:	1f0c      	subs	r4, r1, #4
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	bfb8      	it	lt
 8011dba:	18e4      	addlt	r4, r4, r3
 8011dbc:	f000 f8e8 	bl	8011f90 <__malloc_lock>
 8011dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8011e38 <_free_r+0x90>)
 8011dc2:	6813      	ldr	r3, [r2, #0]
 8011dc4:	b933      	cbnz	r3, 8011dd4 <_free_r+0x2c>
 8011dc6:	6063      	str	r3, [r4, #4]
 8011dc8:	6014      	str	r4, [r2, #0]
 8011dca:	4628      	mov	r0, r5
 8011dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011dd0:	f000 b8e4 	b.w	8011f9c <__malloc_unlock>
 8011dd4:	42a3      	cmp	r3, r4
 8011dd6:	d908      	bls.n	8011dea <_free_r+0x42>
 8011dd8:	6820      	ldr	r0, [r4, #0]
 8011dda:	1821      	adds	r1, r4, r0
 8011ddc:	428b      	cmp	r3, r1
 8011dde:	bf01      	itttt	eq
 8011de0:	6819      	ldreq	r1, [r3, #0]
 8011de2:	685b      	ldreq	r3, [r3, #4]
 8011de4:	1809      	addeq	r1, r1, r0
 8011de6:	6021      	streq	r1, [r4, #0]
 8011de8:	e7ed      	b.n	8011dc6 <_free_r+0x1e>
 8011dea:	461a      	mov	r2, r3
 8011dec:	685b      	ldr	r3, [r3, #4]
 8011dee:	b10b      	cbz	r3, 8011df4 <_free_r+0x4c>
 8011df0:	42a3      	cmp	r3, r4
 8011df2:	d9fa      	bls.n	8011dea <_free_r+0x42>
 8011df4:	6811      	ldr	r1, [r2, #0]
 8011df6:	1850      	adds	r0, r2, r1
 8011df8:	42a0      	cmp	r0, r4
 8011dfa:	d10b      	bne.n	8011e14 <_free_r+0x6c>
 8011dfc:	6820      	ldr	r0, [r4, #0]
 8011dfe:	4401      	add	r1, r0
 8011e00:	1850      	adds	r0, r2, r1
 8011e02:	4283      	cmp	r3, r0
 8011e04:	6011      	str	r1, [r2, #0]
 8011e06:	d1e0      	bne.n	8011dca <_free_r+0x22>
 8011e08:	6818      	ldr	r0, [r3, #0]
 8011e0a:	685b      	ldr	r3, [r3, #4]
 8011e0c:	6053      	str	r3, [r2, #4]
 8011e0e:	4408      	add	r0, r1
 8011e10:	6010      	str	r0, [r2, #0]
 8011e12:	e7da      	b.n	8011dca <_free_r+0x22>
 8011e14:	d902      	bls.n	8011e1c <_free_r+0x74>
 8011e16:	230c      	movs	r3, #12
 8011e18:	602b      	str	r3, [r5, #0]
 8011e1a:	e7d6      	b.n	8011dca <_free_r+0x22>
 8011e1c:	6820      	ldr	r0, [r4, #0]
 8011e1e:	1821      	adds	r1, r4, r0
 8011e20:	428b      	cmp	r3, r1
 8011e22:	bf04      	itt	eq
 8011e24:	6819      	ldreq	r1, [r3, #0]
 8011e26:	685b      	ldreq	r3, [r3, #4]
 8011e28:	6063      	str	r3, [r4, #4]
 8011e2a:	bf04      	itt	eq
 8011e2c:	1809      	addeq	r1, r1, r0
 8011e2e:	6021      	streq	r1, [r4, #0]
 8011e30:	6054      	str	r4, [r2, #4]
 8011e32:	e7ca      	b.n	8011dca <_free_r+0x22>
 8011e34:	bd38      	pop	{r3, r4, r5, pc}
 8011e36:	bf00      	nop
 8011e38:	20008504 	.word	0x20008504

08011e3c <malloc>:
 8011e3c:	4b02      	ldr	r3, [pc, #8]	@ (8011e48 <malloc+0xc>)
 8011e3e:	4601      	mov	r1, r0
 8011e40:	6818      	ldr	r0, [r3, #0]
 8011e42:	f000 b825 	b.w	8011e90 <_malloc_r>
 8011e46:	bf00      	nop
 8011e48:	20000034 	.word	0x20000034

08011e4c <sbrk_aligned>:
 8011e4c:	b570      	push	{r4, r5, r6, lr}
 8011e4e:	4e0f      	ldr	r6, [pc, #60]	@ (8011e8c <sbrk_aligned+0x40>)
 8011e50:	460c      	mov	r4, r1
 8011e52:	6831      	ldr	r1, [r6, #0]
 8011e54:	4605      	mov	r5, r0
 8011e56:	b911      	cbnz	r1, 8011e5e <sbrk_aligned+0x12>
 8011e58:	f000 fea4 	bl	8012ba4 <_sbrk_r>
 8011e5c:	6030      	str	r0, [r6, #0]
 8011e5e:	4621      	mov	r1, r4
 8011e60:	4628      	mov	r0, r5
 8011e62:	f000 fe9f 	bl	8012ba4 <_sbrk_r>
 8011e66:	1c43      	adds	r3, r0, #1
 8011e68:	d103      	bne.n	8011e72 <sbrk_aligned+0x26>
 8011e6a:	f04f 34ff 	mov.w	r4, #4294967295
 8011e6e:	4620      	mov	r0, r4
 8011e70:	bd70      	pop	{r4, r5, r6, pc}
 8011e72:	1cc4      	adds	r4, r0, #3
 8011e74:	f024 0403 	bic.w	r4, r4, #3
 8011e78:	42a0      	cmp	r0, r4
 8011e7a:	d0f8      	beq.n	8011e6e <sbrk_aligned+0x22>
 8011e7c:	1a21      	subs	r1, r4, r0
 8011e7e:	4628      	mov	r0, r5
 8011e80:	f000 fe90 	bl	8012ba4 <_sbrk_r>
 8011e84:	3001      	adds	r0, #1
 8011e86:	d1f2      	bne.n	8011e6e <sbrk_aligned+0x22>
 8011e88:	e7ef      	b.n	8011e6a <sbrk_aligned+0x1e>
 8011e8a:	bf00      	nop
 8011e8c:	20008500 	.word	0x20008500

08011e90 <_malloc_r>:
 8011e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e94:	1ccd      	adds	r5, r1, #3
 8011e96:	f025 0503 	bic.w	r5, r5, #3
 8011e9a:	3508      	adds	r5, #8
 8011e9c:	2d0c      	cmp	r5, #12
 8011e9e:	bf38      	it	cc
 8011ea0:	250c      	movcc	r5, #12
 8011ea2:	2d00      	cmp	r5, #0
 8011ea4:	4606      	mov	r6, r0
 8011ea6:	db01      	blt.n	8011eac <_malloc_r+0x1c>
 8011ea8:	42a9      	cmp	r1, r5
 8011eaa:	d904      	bls.n	8011eb6 <_malloc_r+0x26>
 8011eac:	230c      	movs	r3, #12
 8011eae:	6033      	str	r3, [r6, #0]
 8011eb0:	2000      	movs	r0, #0
 8011eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011eb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011f8c <_malloc_r+0xfc>
 8011eba:	f000 f869 	bl	8011f90 <__malloc_lock>
 8011ebe:	f8d8 3000 	ldr.w	r3, [r8]
 8011ec2:	461c      	mov	r4, r3
 8011ec4:	bb44      	cbnz	r4, 8011f18 <_malloc_r+0x88>
 8011ec6:	4629      	mov	r1, r5
 8011ec8:	4630      	mov	r0, r6
 8011eca:	f7ff ffbf 	bl	8011e4c <sbrk_aligned>
 8011ece:	1c43      	adds	r3, r0, #1
 8011ed0:	4604      	mov	r4, r0
 8011ed2:	d158      	bne.n	8011f86 <_malloc_r+0xf6>
 8011ed4:	f8d8 4000 	ldr.w	r4, [r8]
 8011ed8:	4627      	mov	r7, r4
 8011eda:	2f00      	cmp	r7, #0
 8011edc:	d143      	bne.n	8011f66 <_malloc_r+0xd6>
 8011ede:	2c00      	cmp	r4, #0
 8011ee0:	d04b      	beq.n	8011f7a <_malloc_r+0xea>
 8011ee2:	6823      	ldr	r3, [r4, #0]
 8011ee4:	4639      	mov	r1, r7
 8011ee6:	4630      	mov	r0, r6
 8011ee8:	eb04 0903 	add.w	r9, r4, r3
 8011eec:	f000 fe5a 	bl	8012ba4 <_sbrk_r>
 8011ef0:	4581      	cmp	r9, r0
 8011ef2:	d142      	bne.n	8011f7a <_malloc_r+0xea>
 8011ef4:	6821      	ldr	r1, [r4, #0]
 8011ef6:	1a6d      	subs	r5, r5, r1
 8011ef8:	4629      	mov	r1, r5
 8011efa:	4630      	mov	r0, r6
 8011efc:	f7ff ffa6 	bl	8011e4c <sbrk_aligned>
 8011f00:	3001      	adds	r0, #1
 8011f02:	d03a      	beq.n	8011f7a <_malloc_r+0xea>
 8011f04:	6823      	ldr	r3, [r4, #0]
 8011f06:	442b      	add	r3, r5
 8011f08:	6023      	str	r3, [r4, #0]
 8011f0a:	f8d8 3000 	ldr.w	r3, [r8]
 8011f0e:	685a      	ldr	r2, [r3, #4]
 8011f10:	bb62      	cbnz	r2, 8011f6c <_malloc_r+0xdc>
 8011f12:	f8c8 7000 	str.w	r7, [r8]
 8011f16:	e00f      	b.n	8011f38 <_malloc_r+0xa8>
 8011f18:	6822      	ldr	r2, [r4, #0]
 8011f1a:	1b52      	subs	r2, r2, r5
 8011f1c:	d420      	bmi.n	8011f60 <_malloc_r+0xd0>
 8011f1e:	2a0b      	cmp	r2, #11
 8011f20:	d917      	bls.n	8011f52 <_malloc_r+0xc2>
 8011f22:	1961      	adds	r1, r4, r5
 8011f24:	42a3      	cmp	r3, r4
 8011f26:	6025      	str	r5, [r4, #0]
 8011f28:	bf18      	it	ne
 8011f2a:	6059      	strne	r1, [r3, #4]
 8011f2c:	6863      	ldr	r3, [r4, #4]
 8011f2e:	bf08      	it	eq
 8011f30:	f8c8 1000 	streq.w	r1, [r8]
 8011f34:	5162      	str	r2, [r4, r5]
 8011f36:	604b      	str	r3, [r1, #4]
 8011f38:	4630      	mov	r0, r6
 8011f3a:	f000 f82f 	bl	8011f9c <__malloc_unlock>
 8011f3e:	f104 000b 	add.w	r0, r4, #11
 8011f42:	1d23      	adds	r3, r4, #4
 8011f44:	f020 0007 	bic.w	r0, r0, #7
 8011f48:	1ac2      	subs	r2, r0, r3
 8011f4a:	bf1c      	itt	ne
 8011f4c:	1a1b      	subne	r3, r3, r0
 8011f4e:	50a3      	strne	r3, [r4, r2]
 8011f50:	e7af      	b.n	8011eb2 <_malloc_r+0x22>
 8011f52:	6862      	ldr	r2, [r4, #4]
 8011f54:	42a3      	cmp	r3, r4
 8011f56:	bf0c      	ite	eq
 8011f58:	f8c8 2000 	streq.w	r2, [r8]
 8011f5c:	605a      	strne	r2, [r3, #4]
 8011f5e:	e7eb      	b.n	8011f38 <_malloc_r+0xa8>
 8011f60:	4623      	mov	r3, r4
 8011f62:	6864      	ldr	r4, [r4, #4]
 8011f64:	e7ae      	b.n	8011ec4 <_malloc_r+0x34>
 8011f66:	463c      	mov	r4, r7
 8011f68:	687f      	ldr	r7, [r7, #4]
 8011f6a:	e7b6      	b.n	8011eda <_malloc_r+0x4a>
 8011f6c:	461a      	mov	r2, r3
 8011f6e:	685b      	ldr	r3, [r3, #4]
 8011f70:	42a3      	cmp	r3, r4
 8011f72:	d1fb      	bne.n	8011f6c <_malloc_r+0xdc>
 8011f74:	2300      	movs	r3, #0
 8011f76:	6053      	str	r3, [r2, #4]
 8011f78:	e7de      	b.n	8011f38 <_malloc_r+0xa8>
 8011f7a:	230c      	movs	r3, #12
 8011f7c:	6033      	str	r3, [r6, #0]
 8011f7e:	4630      	mov	r0, r6
 8011f80:	f000 f80c 	bl	8011f9c <__malloc_unlock>
 8011f84:	e794      	b.n	8011eb0 <_malloc_r+0x20>
 8011f86:	6005      	str	r5, [r0, #0]
 8011f88:	e7d6      	b.n	8011f38 <_malloc_r+0xa8>
 8011f8a:	bf00      	nop
 8011f8c:	20008504 	.word	0x20008504

08011f90 <__malloc_lock>:
 8011f90:	4801      	ldr	r0, [pc, #4]	@ (8011f98 <__malloc_lock+0x8>)
 8011f92:	f7ff b880 	b.w	8011096 <__retarget_lock_acquire_recursive>
 8011f96:	bf00      	nop
 8011f98:	200084fc 	.word	0x200084fc

08011f9c <__malloc_unlock>:
 8011f9c:	4801      	ldr	r0, [pc, #4]	@ (8011fa4 <__malloc_unlock+0x8>)
 8011f9e:	f7ff b87b 	b.w	8011098 <__retarget_lock_release_recursive>
 8011fa2:	bf00      	nop
 8011fa4:	200084fc 	.word	0x200084fc

08011fa8 <_Balloc>:
 8011fa8:	b570      	push	{r4, r5, r6, lr}
 8011faa:	69c6      	ldr	r6, [r0, #28]
 8011fac:	4604      	mov	r4, r0
 8011fae:	460d      	mov	r5, r1
 8011fb0:	b976      	cbnz	r6, 8011fd0 <_Balloc+0x28>
 8011fb2:	2010      	movs	r0, #16
 8011fb4:	f7ff ff42 	bl	8011e3c <malloc>
 8011fb8:	4602      	mov	r2, r0
 8011fba:	61e0      	str	r0, [r4, #28]
 8011fbc:	b920      	cbnz	r0, 8011fc8 <_Balloc+0x20>
 8011fbe:	4b18      	ldr	r3, [pc, #96]	@ (8012020 <_Balloc+0x78>)
 8011fc0:	4818      	ldr	r0, [pc, #96]	@ (8012024 <_Balloc+0x7c>)
 8011fc2:	216b      	movs	r1, #107	@ 0x6b
 8011fc4:	f7ff f878 	bl	80110b8 <__assert_func>
 8011fc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011fcc:	6006      	str	r6, [r0, #0]
 8011fce:	60c6      	str	r6, [r0, #12]
 8011fd0:	69e6      	ldr	r6, [r4, #28]
 8011fd2:	68f3      	ldr	r3, [r6, #12]
 8011fd4:	b183      	cbz	r3, 8011ff8 <_Balloc+0x50>
 8011fd6:	69e3      	ldr	r3, [r4, #28]
 8011fd8:	68db      	ldr	r3, [r3, #12]
 8011fda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011fde:	b9b8      	cbnz	r0, 8012010 <_Balloc+0x68>
 8011fe0:	2101      	movs	r1, #1
 8011fe2:	fa01 f605 	lsl.w	r6, r1, r5
 8011fe6:	1d72      	adds	r2, r6, #5
 8011fe8:	0092      	lsls	r2, r2, #2
 8011fea:	4620      	mov	r0, r4
 8011fec:	f000 fdf1 	bl	8012bd2 <_calloc_r>
 8011ff0:	b160      	cbz	r0, 801200c <_Balloc+0x64>
 8011ff2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011ff6:	e00e      	b.n	8012016 <_Balloc+0x6e>
 8011ff8:	2221      	movs	r2, #33	@ 0x21
 8011ffa:	2104      	movs	r1, #4
 8011ffc:	4620      	mov	r0, r4
 8011ffe:	f000 fde8 	bl	8012bd2 <_calloc_r>
 8012002:	69e3      	ldr	r3, [r4, #28]
 8012004:	60f0      	str	r0, [r6, #12]
 8012006:	68db      	ldr	r3, [r3, #12]
 8012008:	2b00      	cmp	r3, #0
 801200a:	d1e4      	bne.n	8011fd6 <_Balloc+0x2e>
 801200c:	2000      	movs	r0, #0
 801200e:	bd70      	pop	{r4, r5, r6, pc}
 8012010:	6802      	ldr	r2, [r0, #0]
 8012012:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012016:	2300      	movs	r3, #0
 8012018:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801201c:	e7f7      	b.n	801200e <_Balloc+0x66>
 801201e:	bf00      	nop
 8012020:	08013128 	.word	0x08013128
 8012024:	0801327d 	.word	0x0801327d

08012028 <_Bfree>:
 8012028:	b570      	push	{r4, r5, r6, lr}
 801202a:	69c6      	ldr	r6, [r0, #28]
 801202c:	4605      	mov	r5, r0
 801202e:	460c      	mov	r4, r1
 8012030:	b976      	cbnz	r6, 8012050 <_Bfree+0x28>
 8012032:	2010      	movs	r0, #16
 8012034:	f7ff ff02 	bl	8011e3c <malloc>
 8012038:	4602      	mov	r2, r0
 801203a:	61e8      	str	r0, [r5, #28]
 801203c:	b920      	cbnz	r0, 8012048 <_Bfree+0x20>
 801203e:	4b09      	ldr	r3, [pc, #36]	@ (8012064 <_Bfree+0x3c>)
 8012040:	4809      	ldr	r0, [pc, #36]	@ (8012068 <_Bfree+0x40>)
 8012042:	218f      	movs	r1, #143	@ 0x8f
 8012044:	f7ff f838 	bl	80110b8 <__assert_func>
 8012048:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801204c:	6006      	str	r6, [r0, #0]
 801204e:	60c6      	str	r6, [r0, #12]
 8012050:	b13c      	cbz	r4, 8012062 <_Bfree+0x3a>
 8012052:	69eb      	ldr	r3, [r5, #28]
 8012054:	6862      	ldr	r2, [r4, #4]
 8012056:	68db      	ldr	r3, [r3, #12]
 8012058:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801205c:	6021      	str	r1, [r4, #0]
 801205e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012062:	bd70      	pop	{r4, r5, r6, pc}
 8012064:	08013128 	.word	0x08013128
 8012068:	0801327d 	.word	0x0801327d

0801206c <__multadd>:
 801206c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012070:	690d      	ldr	r5, [r1, #16]
 8012072:	4607      	mov	r7, r0
 8012074:	460c      	mov	r4, r1
 8012076:	461e      	mov	r6, r3
 8012078:	f101 0c14 	add.w	ip, r1, #20
 801207c:	2000      	movs	r0, #0
 801207e:	f8dc 3000 	ldr.w	r3, [ip]
 8012082:	b299      	uxth	r1, r3
 8012084:	fb02 6101 	mla	r1, r2, r1, r6
 8012088:	0c1e      	lsrs	r6, r3, #16
 801208a:	0c0b      	lsrs	r3, r1, #16
 801208c:	fb02 3306 	mla	r3, r2, r6, r3
 8012090:	b289      	uxth	r1, r1
 8012092:	3001      	adds	r0, #1
 8012094:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012098:	4285      	cmp	r5, r0
 801209a:	f84c 1b04 	str.w	r1, [ip], #4
 801209e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80120a2:	dcec      	bgt.n	801207e <__multadd+0x12>
 80120a4:	b30e      	cbz	r6, 80120ea <__multadd+0x7e>
 80120a6:	68a3      	ldr	r3, [r4, #8]
 80120a8:	42ab      	cmp	r3, r5
 80120aa:	dc19      	bgt.n	80120e0 <__multadd+0x74>
 80120ac:	6861      	ldr	r1, [r4, #4]
 80120ae:	4638      	mov	r0, r7
 80120b0:	3101      	adds	r1, #1
 80120b2:	f7ff ff79 	bl	8011fa8 <_Balloc>
 80120b6:	4680      	mov	r8, r0
 80120b8:	b928      	cbnz	r0, 80120c6 <__multadd+0x5a>
 80120ba:	4602      	mov	r2, r0
 80120bc:	4b0c      	ldr	r3, [pc, #48]	@ (80120f0 <__multadd+0x84>)
 80120be:	480d      	ldr	r0, [pc, #52]	@ (80120f4 <__multadd+0x88>)
 80120c0:	21ba      	movs	r1, #186	@ 0xba
 80120c2:	f7fe fff9 	bl	80110b8 <__assert_func>
 80120c6:	6922      	ldr	r2, [r4, #16]
 80120c8:	3202      	adds	r2, #2
 80120ca:	f104 010c 	add.w	r1, r4, #12
 80120ce:	0092      	lsls	r2, r2, #2
 80120d0:	300c      	adds	r0, #12
 80120d2:	f7fe ffe2 	bl	801109a <memcpy>
 80120d6:	4621      	mov	r1, r4
 80120d8:	4638      	mov	r0, r7
 80120da:	f7ff ffa5 	bl	8012028 <_Bfree>
 80120de:	4644      	mov	r4, r8
 80120e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80120e4:	3501      	adds	r5, #1
 80120e6:	615e      	str	r6, [r3, #20]
 80120e8:	6125      	str	r5, [r4, #16]
 80120ea:	4620      	mov	r0, r4
 80120ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120f0:	0801326c 	.word	0x0801326c
 80120f4:	0801327d 	.word	0x0801327d

080120f8 <__hi0bits>:
 80120f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80120fc:	4603      	mov	r3, r0
 80120fe:	bf36      	itet	cc
 8012100:	0403      	lslcc	r3, r0, #16
 8012102:	2000      	movcs	r0, #0
 8012104:	2010      	movcc	r0, #16
 8012106:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801210a:	bf3c      	itt	cc
 801210c:	021b      	lslcc	r3, r3, #8
 801210e:	3008      	addcc	r0, #8
 8012110:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012114:	bf3c      	itt	cc
 8012116:	011b      	lslcc	r3, r3, #4
 8012118:	3004      	addcc	r0, #4
 801211a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801211e:	bf3c      	itt	cc
 8012120:	009b      	lslcc	r3, r3, #2
 8012122:	3002      	addcc	r0, #2
 8012124:	2b00      	cmp	r3, #0
 8012126:	db05      	blt.n	8012134 <__hi0bits+0x3c>
 8012128:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801212c:	f100 0001 	add.w	r0, r0, #1
 8012130:	bf08      	it	eq
 8012132:	2020      	moveq	r0, #32
 8012134:	4770      	bx	lr

08012136 <__lo0bits>:
 8012136:	6803      	ldr	r3, [r0, #0]
 8012138:	4602      	mov	r2, r0
 801213a:	f013 0007 	ands.w	r0, r3, #7
 801213e:	d00b      	beq.n	8012158 <__lo0bits+0x22>
 8012140:	07d9      	lsls	r1, r3, #31
 8012142:	d421      	bmi.n	8012188 <__lo0bits+0x52>
 8012144:	0798      	lsls	r0, r3, #30
 8012146:	bf49      	itett	mi
 8012148:	085b      	lsrmi	r3, r3, #1
 801214a:	089b      	lsrpl	r3, r3, #2
 801214c:	2001      	movmi	r0, #1
 801214e:	6013      	strmi	r3, [r2, #0]
 8012150:	bf5c      	itt	pl
 8012152:	6013      	strpl	r3, [r2, #0]
 8012154:	2002      	movpl	r0, #2
 8012156:	4770      	bx	lr
 8012158:	b299      	uxth	r1, r3
 801215a:	b909      	cbnz	r1, 8012160 <__lo0bits+0x2a>
 801215c:	0c1b      	lsrs	r3, r3, #16
 801215e:	2010      	movs	r0, #16
 8012160:	b2d9      	uxtb	r1, r3
 8012162:	b909      	cbnz	r1, 8012168 <__lo0bits+0x32>
 8012164:	3008      	adds	r0, #8
 8012166:	0a1b      	lsrs	r3, r3, #8
 8012168:	0719      	lsls	r1, r3, #28
 801216a:	bf04      	itt	eq
 801216c:	091b      	lsreq	r3, r3, #4
 801216e:	3004      	addeq	r0, #4
 8012170:	0799      	lsls	r1, r3, #30
 8012172:	bf04      	itt	eq
 8012174:	089b      	lsreq	r3, r3, #2
 8012176:	3002      	addeq	r0, #2
 8012178:	07d9      	lsls	r1, r3, #31
 801217a:	d403      	bmi.n	8012184 <__lo0bits+0x4e>
 801217c:	085b      	lsrs	r3, r3, #1
 801217e:	f100 0001 	add.w	r0, r0, #1
 8012182:	d003      	beq.n	801218c <__lo0bits+0x56>
 8012184:	6013      	str	r3, [r2, #0]
 8012186:	4770      	bx	lr
 8012188:	2000      	movs	r0, #0
 801218a:	4770      	bx	lr
 801218c:	2020      	movs	r0, #32
 801218e:	4770      	bx	lr

08012190 <__i2b>:
 8012190:	b510      	push	{r4, lr}
 8012192:	460c      	mov	r4, r1
 8012194:	2101      	movs	r1, #1
 8012196:	f7ff ff07 	bl	8011fa8 <_Balloc>
 801219a:	4602      	mov	r2, r0
 801219c:	b928      	cbnz	r0, 80121aa <__i2b+0x1a>
 801219e:	4b05      	ldr	r3, [pc, #20]	@ (80121b4 <__i2b+0x24>)
 80121a0:	4805      	ldr	r0, [pc, #20]	@ (80121b8 <__i2b+0x28>)
 80121a2:	f240 1145 	movw	r1, #325	@ 0x145
 80121a6:	f7fe ff87 	bl	80110b8 <__assert_func>
 80121aa:	2301      	movs	r3, #1
 80121ac:	6144      	str	r4, [r0, #20]
 80121ae:	6103      	str	r3, [r0, #16]
 80121b0:	bd10      	pop	{r4, pc}
 80121b2:	bf00      	nop
 80121b4:	0801326c 	.word	0x0801326c
 80121b8:	0801327d 	.word	0x0801327d

080121bc <__multiply>:
 80121bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121c0:	4617      	mov	r7, r2
 80121c2:	690a      	ldr	r2, [r1, #16]
 80121c4:	693b      	ldr	r3, [r7, #16]
 80121c6:	429a      	cmp	r2, r3
 80121c8:	bfa8      	it	ge
 80121ca:	463b      	movge	r3, r7
 80121cc:	4689      	mov	r9, r1
 80121ce:	bfa4      	itt	ge
 80121d0:	460f      	movge	r7, r1
 80121d2:	4699      	movge	r9, r3
 80121d4:	693d      	ldr	r5, [r7, #16]
 80121d6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80121da:	68bb      	ldr	r3, [r7, #8]
 80121dc:	6879      	ldr	r1, [r7, #4]
 80121de:	eb05 060a 	add.w	r6, r5, sl
 80121e2:	42b3      	cmp	r3, r6
 80121e4:	b085      	sub	sp, #20
 80121e6:	bfb8      	it	lt
 80121e8:	3101      	addlt	r1, #1
 80121ea:	f7ff fedd 	bl	8011fa8 <_Balloc>
 80121ee:	b930      	cbnz	r0, 80121fe <__multiply+0x42>
 80121f0:	4602      	mov	r2, r0
 80121f2:	4b41      	ldr	r3, [pc, #260]	@ (80122f8 <__multiply+0x13c>)
 80121f4:	4841      	ldr	r0, [pc, #260]	@ (80122fc <__multiply+0x140>)
 80121f6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80121fa:	f7fe ff5d 	bl	80110b8 <__assert_func>
 80121fe:	f100 0414 	add.w	r4, r0, #20
 8012202:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8012206:	4623      	mov	r3, r4
 8012208:	2200      	movs	r2, #0
 801220a:	4573      	cmp	r3, lr
 801220c:	d320      	bcc.n	8012250 <__multiply+0x94>
 801220e:	f107 0814 	add.w	r8, r7, #20
 8012212:	f109 0114 	add.w	r1, r9, #20
 8012216:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801221a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801221e:	9302      	str	r3, [sp, #8]
 8012220:	1beb      	subs	r3, r5, r7
 8012222:	3b15      	subs	r3, #21
 8012224:	f023 0303 	bic.w	r3, r3, #3
 8012228:	3304      	adds	r3, #4
 801222a:	3715      	adds	r7, #21
 801222c:	42bd      	cmp	r5, r7
 801222e:	bf38      	it	cc
 8012230:	2304      	movcc	r3, #4
 8012232:	9301      	str	r3, [sp, #4]
 8012234:	9b02      	ldr	r3, [sp, #8]
 8012236:	9103      	str	r1, [sp, #12]
 8012238:	428b      	cmp	r3, r1
 801223a:	d80c      	bhi.n	8012256 <__multiply+0x9a>
 801223c:	2e00      	cmp	r6, #0
 801223e:	dd03      	ble.n	8012248 <__multiply+0x8c>
 8012240:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012244:	2b00      	cmp	r3, #0
 8012246:	d055      	beq.n	80122f4 <__multiply+0x138>
 8012248:	6106      	str	r6, [r0, #16]
 801224a:	b005      	add	sp, #20
 801224c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012250:	f843 2b04 	str.w	r2, [r3], #4
 8012254:	e7d9      	b.n	801220a <__multiply+0x4e>
 8012256:	f8b1 a000 	ldrh.w	sl, [r1]
 801225a:	f1ba 0f00 	cmp.w	sl, #0
 801225e:	d01f      	beq.n	80122a0 <__multiply+0xe4>
 8012260:	46c4      	mov	ip, r8
 8012262:	46a1      	mov	r9, r4
 8012264:	2700      	movs	r7, #0
 8012266:	f85c 2b04 	ldr.w	r2, [ip], #4
 801226a:	f8d9 3000 	ldr.w	r3, [r9]
 801226e:	fa1f fb82 	uxth.w	fp, r2
 8012272:	b29b      	uxth	r3, r3
 8012274:	fb0a 330b 	mla	r3, sl, fp, r3
 8012278:	443b      	add	r3, r7
 801227a:	f8d9 7000 	ldr.w	r7, [r9]
 801227e:	0c12      	lsrs	r2, r2, #16
 8012280:	0c3f      	lsrs	r7, r7, #16
 8012282:	fb0a 7202 	mla	r2, sl, r2, r7
 8012286:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801228a:	b29b      	uxth	r3, r3
 801228c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012290:	4565      	cmp	r5, ip
 8012292:	f849 3b04 	str.w	r3, [r9], #4
 8012296:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801229a:	d8e4      	bhi.n	8012266 <__multiply+0xaa>
 801229c:	9b01      	ldr	r3, [sp, #4]
 801229e:	50e7      	str	r7, [r4, r3]
 80122a0:	9b03      	ldr	r3, [sp, #12]
 80122a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80122a6:	3104      	adds	r1, #4
 80122a8:	f1b9 0f00 	cmp.w	r9, #0
 80122ac:	d020      	beq.n	80122f0 <__multiply+0x134>
 80122ae:	6823      	ldr	r3, [r4, #0]
 80122b0:	4647      	mov	r7, r8
 80122b2:	46a4      	mov	ip, r4
 80122b4:	f04f 0a00 	mov.w	sl, #0
 80122b8:	f8b7 b000 	ldrh.w	fp, [r7]
 80122bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80122c0:	fb09 220b 	mla	r2, r9, fp, r2
 80122c4:	4452      	add	r2, sl
 80122c6:	b29b      	uxth	r3, r3
 80122c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80122cc:	f84c 3b04 	str.w	r3, [ip], #4
 80122d0:	f857 3b04 	ldr.w	r3, [r7], #4
 80122d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80122d8:	f8bc 3000 	ldrh.w	r3, [ip]
 80122dc:	fb09 330a 	mla	r3, r9, sl, r3
 80122e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80122e4:	42bd      	cmp	r5, r7
 80122e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80122ea:	d8e5      	bhi.n	80122b8 <__multiply+0xfc>
 80122ec:	9a01      	ldr	r2, [sp, #4]
 80122ee:	50a3      	str	r3, [r4, r2]
 80122f0:	3404      	adds	r4, #4
 80122f2:	e79f      	b.n	8012234 <__multiply+0x78>
 80122f4:	3e01      	subs	r6, #1
 80122f6:	e7a1      	b.n	801223c <__multiply+0x80>
 80122f8:	0801326c 	.word	0x0801326c
 80122fc:	0801327d 	.word	0x0801327d

08012300 <__pow5mult>:
 8012300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012304:	4615      	mov	r5, r2
 8012306:	f012 0203 	ands.w	r2, r2, #3
 801230a:	4607      	mov	r7, r0
 801230c:	460e      	mov	r6, r1
 801230e:	d007      	beq.n	8012320 <__pow5mult+0x20>
 8012310:	4c25      	ldr	r4, [pc, #148]	@ (80123a8 <__pow5mult+0xa8>)
 8012312:	3a01      	subs	r2, #1
 8012314:	2300      	movs	r3, #0
 8012316:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801231a:	f7ff fea7 	bl	801206c <__multadd>
 801231e:	4606      	mov	r6, r0
 8012320:	10ad      	asrs	r5, r5, #2
 8012322:	d03d      	beq.n	80123a0 <__pow5mult+0xa0>
 8012324:	69fc      	ldr	r4, [r7, #28]
 8012326:	b97c      	cbnz	r4, 8012348 <__pow5mult+0x48>
 8012328:	2010      	movs	r0, #16
 801232a:	f7ff fd87 	bl	8011e3c <malloc>
 801232e:	4602      	mov	r2, r0
 8012330:	61f8      	str	r0, [r7, #28]
 8012332:	b928      	cbnz	r0, 8012340 <__pow5mult+0x40>
 8012334:	4b1d      	ldr	r3, [pc, #116]	@ (80123ac <__pow5mult+0xac>)
 8012336:	481e      	ldr	r0, [pc, #120]	@ (80123b0 <__pow5mult+0xb0>)
 8012338:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801233c:	f7fe febc 	bl	80110b8 <__assert_func>
 8012340:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012344:	6004      	str	r4, [r0, #0]
 8012346:	60c4      	str	r4, [r0, #12]
 8012348:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801234c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012350:	b94c      	cbnz	r4, 8012366 <__pow5mult+0x66>
 8012352:	f240 2171 	movw	r1, #625	@ 0x271
 8012356:	4638      	mov	r0, r7
 8012358:	f7ff ff1a 	bl	8012190 <__i2b>
 801235c:	2300      	movs	r3, #0
 801235e:	f8c8 0008 	str.w	r0, [r8, #8]
 8012362:	4604      	mov	r4, r0
 8012364:	6003      	str	r3, [r0, #0]
 8012366:	f04f 0900 	mov.w	r9, #0
 801236a:	07eb      	lsls	r3, r5, #31
 801236c:	d50a      	bpl.n	8012384 <__pow5mult+0x84>
 801236e:	4631      	mov	r1, r6
 8012370:	4622      	mov	r2, r4
 8012372:	4638      	mov	r0, r7
 8012374:	f7ff ff22 	bl	80121bc <__multiply>
 8012378:	4631      	mov	r1, r6
 801237a:	4680      	mov	r8, r0
 801237c:	4638      	mov	r0, r7
 801237e:	f7ff fe53 	bl	8012028 <_Bfree>
 8012382:	4646      	mov	r6, r8
 8012384:	106d      	asrs	r5, r5, #1
 8012386:	d00b      	beq.n	80123a0 <__pow5mult+0xa0>
 8012388:	6820      	ldr	r0, [r4, #0]
 801238a:	b938      	cbnz	r0, 801239c <__pow5mult+0x9c>
 801238c:	4622      	mov	r2, r4
 801238e:	4621      	mov	r1, r4
 8012390:	4638      	mov	r0, r7
 8012392:	f7ff ff13 	bl	80121bc <__multiply>
 8012396:	6020      	str	r0, [r4, #0]
 8012398:	f8c0 9000 	str.w	r9, [r0]
 801239c:	4604      	mov	r4, r0
 801239e:	e7e4      	b.n	801236a <__pow5mult+0x6a>
 80123a0:	4630      	mov	r0, r6
 80123a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123a6:	bf00      	nop
 80123a8:	080132f4 	.word	0x080132f4
 80123ac:	08013128 	.word	0x08013128
 80123b0:	0801327d 	.word	0x0801327d

080123b4 <__lshift>:
 80123b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80123b8:	460c      	mov	r4, r1
 80123ba:	6849      	ldr	r1, [r1, #4]
 80123bc:	6923      	ldr	r3, [r4, #16]
 80123be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80123c2:	68a3      	ldr	r3, [r4, #8]
 80123c4:	4607      	mov	r7, r0
 80123c6:	4691      	mov	r9, r2
 80123c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80123cc:	f108 0601 	add.w	r6, r8, #1
 80123d0:	42b3      	cmp	r3, r6
 80123d2:	db0b      	blt.n	80123ec <__lshift+0x38>
 80123d4:	4638      	mov	r0, r7
 80123d6:	f7ff fde7 	bl	8011fa8 <_Balloc>
 80123da:	4605      	mov	r5, r0
 80123dc:	b948      	cbnz	r0, 80123f2 <__lshift+0x3e>
 80123de:	4602      	mov	r2, r0
 80123e0:	4b28      	ldr	r3, [pc, #160]	@ (8012484 <__lshift+0xd0>)
 80123e2:	4829      	ldr	r0, [pc, #164]	@ (8012488 <__lshift+0xd4>)
 80123e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80123e8:	f7fe fe66 	bl	80110b8 <__assert_func>
 80123ec:	3101      	adds	r1, #1
 80123ee:	005b      	lsls	r3, r3, #1
 80123f0:	e7ee      	b.n	80123d0 <__lshift+0x1c>
 80123f2:	2300      	movs	r3, #0
 80123f4:	f100 0114 	add.w	r1, r0, #20
 80123f8:	f100 0210 	add.w	r2, r0, #16
 80123fc:	4618      	mov	r0, r3
 80123fe:	4553      	cmp	r3, sl
 8012400:	db33      	blt.n	801246a <__lshift+0xb6>
 8012402:	6920      	ldr	r0, [r4, #16]
 8012404:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012408:	f104 0314 	add.w	r3, r4, #20
 801240c:	f019 091f 	ands.w	r9, r9, #31
 8012410:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012414:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012418:	d02b      	beq.n	8012472 <__lshift+0xbe>
 801241a:	f1c9 0e20 	rsb	lr, r9, #32
 801241e:	468a      	mov	sl, r1
 8012420:	2200      	movs	r2, #0
 8012422:	6818      	ldr	r0, [r3, #0]
 8012424:	fa00 f009 	lsl.w	r0, r0, r9
 8012428:	4310      	orrs	r0, r2
 801242a:	f84a 0b04 	str.w	r0, [sl], #4
 801242e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012432:	459c      	cmp	ip, r3
 8012434:	fa22 f20e 	lsr.w	r2, r2, lr
 8012438:	d8f3      	bhi.n	8012422 <__lshift+0x6e>
 801243a:	ebac 0304 	sub.w	r3, ip, r4
 801243e:	3b15      	subs	r3, #21
 8012440:	f023 0303 	bic.w	r3, r3, #3
 8012444:	3304      	adds	r3, #4
 8012446:	f104 0015 	add.w	r0, r4, #21
 801244a:	4560      	cmp	r0, ip
 801244c:	bf88      	it	hi
 801244e:	2304      	movhi	r3, #4
 8012450:	50ca      	str	r2, [r1, r3]
 8012452:	b10a      	cbz	r2, 8012458 <__lshift+0xa4>
 8012454:	f108 0602 	add.w	r6, r8, #2
 8012458:	3e01      	subs	r6, #1
 801245a:	4638      	mov	r0, r7
 801245c:	612e      	str	r6, [r5, #16]
 801245e:	4621      	mov	r1, r4
 8012460:	f7ff fde2 	bl	8012028 <_Bfree>
 8012464:	4628      	mov	r0, r5
 8012466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801246a:	f842 0f04 	str.w	r0, [r2, #4]!
 801246e:	3301      	adds	r3, #1
 8012470:	e7c5      	b.n	80123fe <__lshift+0x4a>
 8012472:	3904      	subs	r1, #4
 8012474:	f853 2b04 	ldr.w	r2, [r3], #4
 8012478:	f841 2f04 	str.w	r2, [r1, #4]!
 801247c:	459c      	cmp	ip, r3
 801247e:	d8f9      	bhi.n	8012474 <__lshift+0xc0>
 8012480:	e7ea      	b.n	8012458 <__lshift+0xa4>
 8012482:	bf00      	nop
 8012484:	0801326c 	.word	0x0801326c
 8012488:	0801327d 	.word	0x0801327d

0801248c <__mcmp>:
 801248c:	690a      	ldr	r2, [r1, #16]
 801248e:	4603      	mov	r3, r0
 8012490:	6900      	ldr	r0, [r0, #16]
 8012492:	1a80      	subs	r0, r0, r2
 8012494:	b530      	push	{r4, r5, lr}
 8012496:	d10e      	bne.n	80124b6 <__mcmp+0x2a>
 8012498:	3314      	adds	r3, #20
 801249a:	3114      	adds	r1, #20
 801249c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80124a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80124a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80124a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80124ac:	4295      	cmp	r5, r2
 80124ae:	d003      	beq.n	80124b8 <__mcmp+0x2c>
 80124b0:	d205      	bcs.n	80124be <__mcmp+0x32>
 80124b2:	f04f 30ff 	mov.w	r0, #4294967295
 80124b6:	bd30      	pop	{r4, r5, pc}
 80124b8:	42a3      	cmp	r3, r4
 80124ba:	d3f3      	bcc.n	80124a4 <__mcmp+0x18>
 80124bc:	e7fb      	b.n	80124b6 <__mcmp+0x2a>
 80124be:	2001      	movs	r0, #1
 80124c0:	e7f9      	b.n	80124b6 <__mcmp+0x2a>
	...

080124c4 <__mdiff>:
 80124c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124c8:	4689      	mov	r9, r1
 80124ca:	4606      	mov	r6, r0
 80124cc:	4611      	mov	r1, r2
 80124ce:	4648      	mov	r0, r9
 80124d0:	4614      	mov	r4, r2
 80124d2:	f7ff ffdb 	bl	801248c <__mcmp>
 80124d6:	1e05      	subs	r5, r0, #0
 80124d8:	d112      	bne.n	8012500 <__mdiff+0x3c>
 80124da:	4629      	mov	r1, r5
 80124dc:	4630      	mov	r0, r6
 80124de:	f7ff fd63 	bl	8011fa8 <_Balloc>
 80124e2:	4602      	mov	r2, r0
 80124e4:	b928      	cbnz	r0, 80124f2 <__mdiff+0x2e>
 80124e6:	4b3f      	ldr	r3, [pc, #252]	@ (80125e4 <__mdiff+0x120>)
 80124e8:	f240 2137 	movw	r1, #567	@ 0x237
 80124ec:	483e      	ldr	r0, [pc, #248]	@ (80125e8 <__mdiff+0x124>)
 80124ee:	f7fe fde3 	bl	80110b8 <__assert_func>
 80124f2:	2301      	movs	r3, #1
 80124f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80124f8:	4610      	mov	r0, r2
 80124fa:	b003      	add	sp, #12
 80124fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012500:	bfbc      	itt	lt
 8012502:	464b      	movlt	r3, r9
 8012504:	46a1      	movlt	r9, r4
 8012506:	4630      	mov	r0, r6
 8012508:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801250c:	bfba      	itte	lt
 801250e:	461c      	movlt	r4, r3
 8012510:	2501      	movlt	r5, #1
 8012512:	2500      	movge	r5, #0
 8012514:	f7ff fd48 	bl	8011fa8 <_Balloc>
 8012518:	4602      	mov	r2, r0
 801251a:	b918      	cbnz	r0, 8012524 <__mdiff+0x60>
 801251c:	4b31      	ldr	r3, [pc, #196]	@ (80125e4 <__mdiff+0x120>)
 801251e:	f240 2145 	movw	r1, #581	@ 0x245
 8012522:	e7e3      	b.n	80124ec <__mdiff+0x28>
 8012524:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012528:	6926      	ldr	r6, [r4, #16]
 801252a:	60c5      	str	r5, [r0, #12]
 801252c:	f109 0310 	add.w	r3, r9, #16
 8012530:	f109 0514 	add.w	r5, r9, #20
 8012534:	f104 0e14 	add.w	lr, r4, #20
 8012538:	f100 0b14 	add.w	fp, r0, #20
 801253c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012540:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012544:	9301      	str	r3, [sp, #4]
 8012546:	46d9      	mov	r9, fp
 8012548:	f04f 0c00 	mov.w	ip, #0
 801254c:	9b01      	ldr	r3, [sp, #4]
 801254e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012552:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012556:	9301      	str	r3, [sp, #4]
 8012558:	fa1f f38a 	uxth.w	r3, sl
 801255c:	4619      	mov	r1, r3
 801255e:	b283      	uxth	r3, r0
 8012560:	1acb      	subs	r3, r1, r3
 8012562:	0c00      	lsrs	r0, r0, #16
 8012564:	4463      	add	r3, ip
 8012566:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801256a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801256e:	b29b      	uxth	r3, r3
 8012570:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012574:	4576      	cmp	r6, lr
 8012576:	f849 3b04 	str.w	r3, [r9], #4
 801257a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801257e:	d8e5      	bhi.n	801254c <__mdiff+0x88>
 8012580:	1b33      	subs	r3, r6, r4
 8012582:	3b15      	subs	r3, #21
 8012584:	f023 0303 	bic.w	r3, r3, #3
 8012588:	3415      	adds	r4, #21
 801258a:	3304      	adds	r3, #4
 801258c:	42a6      	cmp	r6, r4
 801258e:	bf38      	it	cc
 8012590:	2304      	movcc	r3, #4
 8012592:	441d      	add	r5, r3
 8012594:	445b      	add	r3, fp
 8012596:	461e      	mov	r6, r3
 8012598:	462c      	mov	r4, r5
 801259a:	4544      	cmp	r4, r8
 801259c:	d30e      	bcc.n	80125bc <__mdiff+0xf8>
 801259e:	f108 0103 	add.w	r1, r8, #3
 80125a2:	1b49      	subs	r1, r1, r5
 80125a4:	f021 0103 	bic.w	r1, r1, #3
 80125a8:	3d03      	subs	r5, #3
 80125aa:	45a8      	cmp	r8, r5
 80125ac:	bf38      	it	cc
 80125ae:	2100      	movcc	r1, #0
 80125b0:	440b      	add	r3, r1
 80125b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80125b6:	b191      	cbz	r1, 80125de <__mdiff+0x11a>
 80125b8:	6117      	str	r7, [r2, #16]
 80125ba:	e79d      	b.n	80124f8 <__mdiff+0x34>
 80125bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80125c0:	46e6      	mov	lr, ip
 80125c2:	0c08      	lsrs	r0, r1, #16
 80125c4:	fa1c fc81 	uxtah	ip, ip, r1
 80125c8:	4471      	add	r1, lr
 80125ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80125ce:	b289      	uxth	r1, r1
 80125d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80125d4:	f846 1b04 	str.w	r1, [r6], #4
 80125d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80125dc:	e7dd      	b.n	801259a <__mdiff+0xd6>
 80125de:	3f01      	subs	r7, #1
 80125e0:	e7e7      	b.n	80125b2 <__mdiff+0xee>
 80125e2:	bf00      	nop
 80125e4:	0801326c 	.word	0x0801326c
 80125e8:	0801327d 	.word	0x0801327d

080125ec <__d2b>:
 80125ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80125f0:	460f      	mov	r7, r1
 80125f2:	2101      	movs	r1, #1
 80125f4:	ec59 8b10 	vmov	r8, r9, d0
 80125f8:	4616      	mov	r6, r2
 80125fa:	f7ff fcd5 	bl	8011fa8 <_Balloc>
 80125fe:	4604      	mov	r4, r0
 8012600:	b930      	cbnz	r0, 8012610 <__d2b+0x24>
 8012602:	4602      	mov	r2, r0
 8012604:	4b23      	ldr	r3, [pc, #140]	@ (8012694 <__d2b+0xa8>)
 8012606:	4824      	ldr	r0, [pc, #144]	@ (8012698 <__d2b+0xac>)
 8012608:	f240 310f 	movw	r1, #783	@ 0x30f
 801260c:	f7fe fd54 	bl	80110b8 <__assert_func>
 8012610:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012614:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012618:	b10d      	cbz	r5, 801261e <__d2b+0x32>
 801261a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801261e:	9301      	str	r3, [sp, #4]
 8012620:	f1b8 0300 	subs.w	r3, r8, #0
 8012624:	d023      	beq.n	801266e <__d2b+0x82>
 8012626:	4668      	mov	r0, sp
 8012628:	9300      	str	r3, [sp, #0]
 801262a:	f7ff fd84 	bl	8012136 <__lo0bits>
 801262e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012632:	b1d0      	cbz	r0, 801266a <__d2b+0x7e>
 8012634:	f1c0 0320 	rsb	r3, r0, #32
 8012638:	fa02 f303 	lsl.w	r3, r2, r3
 801263c:	430b      	orrs	r3, r1
 801263e:	40c2      	lsrs	r2, r0
 8012640:	6163      	str	r3, [r4, #20]
 8012642:	9201      	str	r2, [sp, #4]
 8012644:	9b01      	ldr	r3, [sp, #4]
 8012646:	61a3      	str	r3, [r4, #24]
 8012648:	2b00      	cmp	r3, #0
 801264a:	bf0c      	ite	eq
 801264c:	2201      	moveq	r2, #1
 801264e:	2202      	movne	r2, #2
 8012650:	6122      	str	r2, [r4, #16]
 8012652:	b1a5      	cbz	r5, 801267e <__d2b+0x92>
 8012654:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012658:	4405      	add	r5, r0
 801265a:	603d      	str	r5, [r7, #0]
 801265c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012660:	6030      	str	r0, [r6, #0]
 8012662:	4620      	mov	r0, r4
 8012664:	b003      	add	sp, #12
 8012666:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801266a:	6161      	str	r1, [r4, #20]
 801266c:	e7ea      	b.n	8012644 <__d2b+0x58>
 801266e:	a801      	add	r0, sp, #4
 8012670:	f7ff fd61 	bl	8012136 <__lo0bits>
 8012674:	9b01      	ldr	r3, [sp, #4]
 8012676:	6163      	str	r3, [r4, #20]
 8012678:	3020      	adds	r0, #32
 801267a:	2201      	movs	r2, #1
 801267c:	e7e8      	b.n	8012650 <__d2b+0x64>
 801267e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012682:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012686:	6038      	str	r0, [r7, #0]
 8012688:	6918      	ldr	r0, [r3, #16]
 801268a:	f7ff fd35 	bl	80120f8 <__hi0bits>
 801268e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012692:	e7e5      	b.n	8012660 <__d2b+0x74>
 8012694:	0801326c 	.word	0x0801326c
 8012698:	0801327d 	.word	0x0801327d

0801269c <__sfputc_r>:
 801269c:	6893      	ldr	r3, [r2, #8]
 801269e:	3b01      	subs	r3, #1
 80126a0:	2b00      	cmp	r3, #0
 80126a2:	b410      	push	{r4}
 80126a4:	6093      	str	r3, [r2, #8]
 80126a6:	da08      	bge.n	80126ba <__sfputc_r+0x1e>
 80126a8:	6994      	ldr	r4, [r2, #24]
 80126aa:	42a3      	cmp	r3, r4
 80126ac:	db01      	blt.n	80126b2 <__sfputc_r+0x16>
 80126ae:	290a      	cmp	r1, #10
 80126b0:	d103      	bne.n	80126ba <__sfputc_r+0x1e>
 80126b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80126b6:	f7fe bb7e 	b.w	8010db6 <__swbuf_r>
 80126ba:	6813      	ldr	r3, [r2, #0]
 80126bc:	1c58      	adds	r0, r3, #1
 80126be:	6010      	str	r0, [r2, #0]
 80126c0:	7019      	strb	r1, [r3, #0]
 80126c2:	4608      	mov	r0, r1
 80126c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80126c8:	4770      	bx	lr

080126ca <__sfputs_r>:
 80126ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126cc:	4606      	mov	r6, r0
 80126ce:	460f      	mov	r7, r1
 80126d0:	4614      	mov	r4, r2
 80126d2:	18d5      	adds	r5, r2, r3
 80126d4:	42ac      	cmp	r4, r5
 80126d6:	d101      	bne.n	80126dc <__sfputs_r+0x12>
 80126d8:	2000      	movs	r0, #0
 80126da:	e007      	b.n	80126ec <__sfputs_r+0x22>
 80126dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126e0:	463a      	mov	r2, r7
 80126e2:	4630      	mov	r0, r6
 80126e4:	f7ff ffda 	bl	801269c <__sfputc_r>
 80126e8:	1c43      	adds	r3, r0, #1
 80126ea:	d1f3      	bne.n	80126d4 <__sfputs_r+0xa>
 80126ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080126f0 <_vfiprintf_r>:
 80126f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126f4:	460d      	mov	r5, r1
 80126f6:	b09d      	sub	sp, #116	@ 0x74
 80126f8:	4614      	mov	r4, r2
 80126fa:	4698      	mov	r8, r3
 80126fc:	4606      	mov	r6, r0
 80126fe:	b118      	cbz	r0, 8012708 <_vfiprintf_r+0x18>
 8012700:	6a03      	ldr	r3, [r0, #32]
 8012702:	b90b      	cbnz	r3, 8012708 <_vfiprintf_r+0x18>
 8012704:	f7fe fa6e 	bl	8010be4 <__sinit>
 8012708:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801270a:	07d9      	lsls	r1, r3, #31
 801270c:	d405      	bmi.n	801271a <_vfiprintf_r+0x2a>
 801270e:	89ab      	ldrh	r3, [r5, #12]
 8012710:	059a      	lsls	r2, r3, #22
 8012712:	d402      	bmi.n	801271a <_vfiprintf_r+0x2a>
 8012714:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012716:	f7fe fcbe 	bl	8011096 <__retarget_lock_acquire_recursive>
 801271a:	89ab      	ldrh	r3, [r5, #12]
 801271c:	071b      	lsls	r3, r3, #28
 801271e:	d501      	bpl.n	8012724 <_vfiprintf_r+0x34>
 8012720:	692b      	ldr	r3, [r5, #16]
 8012722:	b99b      	cbnz	r3, 801274c <_vfiprintf_r+0x5c>
 8012724:	4629      	mov	r1, r5
 8012726:	4630      	mov	r0, r6
 8012728:	f7fe fb84 	bl	8010e34 <__swsetup_r>
 801272c:	b170      	cbz	r0, 801274c <_vfiprintf_r+0x5c>
 801272e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012730:	07dc      	lsls	r4, r3, #31
 8012732:	d504      	bpl.n	801273e <_vfiprintf_r+0x4e>
 8012734:	f04f 30ff 	mov.w	r0, #4294967295
 8012738:	b01d      	add	sp, #116	@ 0x74
 801273a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801273e:	89ab      	ldrh	r3, [r5, #12]
 8012740:	0598      	lsls	r0, r3, #22
 8012742:	d4f7      	bmi.n	8012734 <_vfiprintf_r+0x44>
 8012744:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012746:	f7fe fca7 	bl	8011098 <__retarget_lock_release_recursive>
 801274a:	e7f3      	b.n	8012734 <_vfiprintf_r+0x44>
 801274c:	2300      	movs	r3, #0
 801274e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012750:	2320      	movs	r3, #32
 8012752:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012756:	f8cd 800c 	str.w	r8, [sp, #12]
 801275a:	2330      	movs	r3, #48	@ 0x30
 801275c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801290c <_vfiprintf_r+0x21c>
 8012760:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012764:	f04f 0901 	mov.w	r9, #1
 8012768:	4623      	mov	r3, r4
 801276a:	469a      	mov	sl, r3
 801276c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012770:	b10a      	cbz	r2, 8012776 <_vfiprintf_r+0x86>
 8012772:	2a25      	cmp	r2, #37	@ 0x25
 8012774:	d1f9      	bne.n	801276a <_vfiprintf_r+0x7a>
 8012776:	ebba 0b04 	subs.w	fp, sl, r4
 801277a:	d00b      	beq.n	8012794 <_vfiprintf_r+0xa4>
 801277c:	465b      	mov	r3, fp
 801277e:	4622      	mov	r2, r4
 8012780:	4629      	mov	r1, r5
 8012782:	4630      	mov	r0, r6
 8012784:	f7ff ffa1 	bl	80126ca <__sfputs_r>
 8012788:	3001      	adds	r0, #1
 801278a:	f000 80a7 	beq.w	80128dc <_vfiprintf_r+0x1ec>
 801278e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012790:	445a      	add	r2, fp
 8012792:	9209      	str	r2, [sp, #36]	@ 0x24
 8012794:	f89a 3000 	ldrb.w	r3, [sl]
 8012798:	2b00      	cmp	r3, #0
 801279a:	f000 809f 	beq.w	80128dc <_vfiprintf_r+0x1ec>
 801279e:	2300      	movs	r3, #0
 80127a0:	f04f 32ff 	mov.w	r2, #4294967295
 80127a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80127a8:	f10a 0a01 	add.w	sl, sl, #1
 80127ac:	9304      	str	r3, [sp, #16]
 80127ae:	9307      	str	r3, [sp, #28]
 80127b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80127b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80127b6:	4654      	mov	r4, sl
 80127b8:	2205      	movs	r2, #5
 80127ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80127be:	4853      	ldr	r0, [pc, #332]	@ (801290c <_vfiprintf_r+0x21c>)
 80127c0:	f7ed fd06 	bl	80001d0 <memchr>
 80127c4:	9a04      	ldr	r2, [sp, #16]
 80127c6:	b9d8      	cbnz	r0, 8012800 <_vfiprintf_r+0x110>
 80127c8:	06d1      	lsls	r1, r2, #27
 80127ca:	bf44      	itt	mi
 80127cc:	2320      	movmi	r3, #32
 80127ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80127d2:	0713      	lsls	r3, r2, #28
 80127d4:	bf44      	itt	mi
 80127d6:	232b      	movmi	r3, #43	@ 0x2b
 80127d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80127dc:	f89a 3000 	ldrb.w	r3, [sl]
 80127e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80127e2:	d015      	beq.n	8012810 <_vfiprintf_r+0x120>
 80127e4:	9a07      	ldr	r2, [sp, #28]
 80127e6:	4654      	mov	r4, sl
 80127e8:	2000      	movs	r0, #0
 80127ea:	f04f 0c0a 	mov.w	ip, #10
 80127ee:	4621      	mov	r1, r4
 80127f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80127f4:	3b30      	subs	r3, #48	@ 0x30
 80127f6:	2b09      	cmp	r3, #9
 80127f8:	d94b      	bls.n	8012892 <_vfiprintf_r+0x1a2>
 80127fa:	b1b0      	cbz	r0, 801282a <_vfiprintf_r+0x13a>
 80127fc:	9207      	str	r2, [sp, #28]
 80127fe:	e014      	b.n	801282a <_vfiprintf_r+0x13a>
 8012800:	eba0 0308 	sub.w	r3, r0, r8
 8012804:	fa09 f303 	lsl.w	r3, r9, r3
 8012808:	4313      	orrs	r3, r2
 801280a:	9304      	str	r3, [sp, #16]
 801280c:	46a2      	mov	sl, r4
 801280e:	e7d2      	b.n	80127b6 <_vfiprintf_r+0xc6>
 8012810:	9b03      	ldr	r3, [sp, #12]
 8012812:	1d19      	adds	r1, r3, #4
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	9103      	str	r1, [sp, #12]
 8012818:	2b00      	cmp	r3, #0
 801281a:	bfbb      	ittet	lt
 801281c:	425b      	neglt	r3, r3
 801281e:	f042 0202 	orrlt.w	r2, r2, #2
 8012822:	9307      	strge	r3, [sp, #28]
 8012824:	9307      	strlt	r3, [sp, #28]
 8012826:	bfb8      	it	lt
 8012828:	9204      	strlt	r2, [sp, #16]
 801282a:	7823      	ldrb	r3, [r4, #0]
 801282c:	2b2e      	cmp	r3, #46	@ 0x2e
 801282e:	d10a      	bne.n	8012846 <_vfiprintf_r+0x156>
 8012830:	7863      	ldrb	r3, [r4, #1]
 8012832:	2b2a      	cmp	r3, #42	@ 0x2a
 8012834:	d132      	bne.n	801289c <_vfiprintf_r+0x1ac>
 8012836:	9b03      	ldr	r3, [sp, #12]
 8012838:	1d1a      	adds	r2, r3, #4
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	9203      	str	r2, [sp, #12]
 801283e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012842:	3402      	adds	r4, #2
 8012844:	9305      	str	r3, [sp, #20]
 8012846:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801291c <_vfiprintf_r+0x22c>
 801284a:	7821      	ldrb	r1, [r4, #0]
 801284c:	2203      	movs	r2, #3
 801284e:	4650      	mov	r0, sl
 8012850:	f7ed fcbe 	bl	80001d0 <memchr>
 8012854:	b138      	cbz	r0, 8012866 <_vfiprintf_r+0x176>
 8012856:	9b04      	ldr	r3, [sp, #16]
 8012858:	eba0 000a 	sub.w	r0, r0, sl
 801285c:	2240      	movs	r2, #64	@ 0x40
 801285e:	4082      	lsls	r2, r0
 8012860:	4313      	orrs	r3, r2
 8012862:	3401      	adds	r4, #1
 8012864:	9304      	str	r3, [sp, #16]
 8012866:	f814 1b01 	ldrb.w	r1, [r4], #1
 801286a:	4829      	ldr	r0, [pc, #164]	@ (8012910 <_vfiprintf_r+0x220>)
 801286c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012870:	2206      	movs	r2, #6
 8012872:	f7ed fcad 	bl	80001d0 <memchr>
 8012876:	2800      	cmp	r0, #0
 8012878:	d03f      	beq.n	80128fa <_vfiprintf_r+0x20a>
 801287a:	4b26      	ldr	r3, [pc, #152]	@ (8012914 <_vfiprintf_r+0x224>)
 801287c:	bb1b      	cbnz	r3, 80128c6 <_vfiprintf_r+0x1d6>
 801287e:	9b03      	ldr	r3, [sp, #12]
 8012880:	3307      	adds	r3, #7
 8012882:	f023 0307 	bic.w	r3, r3, #7
 8012886:	3308      	adds	r3, #8
 8012888:	9303      	str	r3, [sp, #12]
 801288a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801288c:	443b      	add	r3, r7
 801288e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012890:	e76a      	b.n	8012768 <_vfiprintf_r+0x78>
 8012892:	fb0c 3202 	mla	r2, ip, r2, r3
 8012896:	460c      	mov	r4, r1
 8012898:	2001      	movs	r0, #1
 801289a:	e7a8      	b.n	80127ee <_vfiprintf_r+0xfe>
 801289c:	2300      	movs	r3, #0
 801289e:	3401      	adds	r4, #1
 80128a0:	9305      	str	r3, [sp, #20]
 80128a2:	4619      	mov	r1, r3
 80128a4:	f04f 0c0a 	mov.w	ip, #10
 80128a8:	4620      	mov	r0, r4
 80128aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80128ae:	3a30      	subs	r2, #48	@ 0x30
 80128b0:	2a09      	cmp	r2, #9
 80128b2:	d903      	bls.n	80128bc <_vfiprintf_r+0x1cc>
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d0c6      	beq.n	8012846 <_vfiprintf_r+0x156>
 80128b8:	9105      	str	r1, [sp, #20]
 80128ba:	e7c4      	b.n	8012846 <_vfiprintf_r+0x156>
 80128bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80128c0:	4604      	mov	r4, r0
 80128c2:	2301      	movs	r3, #1
 80128c4:	e7f0      	b.n	80128a8 <_vfiprintf_r+0x1b8>
 80128c6:	ab03      	add	r3, sp, #12
 80128c8:	9300      	str	r3, [sp, #0]
 80128ca:	462a      	mov	r2, r5
 80128cc:	4b12      	ldr	r3, [pc, #72]	@ (8012918 <_vfiprintf_r+0x228>)
 80128ce:	a904      	add	r1, sp, #16
 80128d0:	4630      	mov	r0, r6
 80128d2:	f7fd fd45 	bl	8010360 <_printf_float>
 80128d6:	4607      	mov	r7, r0
 80128d8:	1c78      	adds	r0, r7, #1
 80128da:	d1d6      	bne.n	801288a <_vfiprintf_r+0x19a>
 80128dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80128de:	07d9      	lsls	r1, r3, #31
 80128e0:	d405      	bmi.n	80128ee <_vfiprintf_r+0x1fe>
 80128e2:	89ab      	ldrh	r3, [r5, #12]
 80128e4:	059a      	lsls	r2, r3, #22
 80128e6:	d402      	bmi.n	80128ee <_vfiprintf_r+0x1fe>
 80128e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80128ea:	f7fe fbd5 	bl	8011098 <__retarget_lock_release_recursive>
 80128ee:	89ab      	ldrh	r3, [r5, #12]
 80128f0:	065b      	lsls	r3, r3, #25
 80128f2:	f53f af1f 	bmi.w	8012734 <_vfiprintf_r+0x44>
 80128f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80128f8:	e71e      	b.n	8012738 <_vfiprintf_r+0x48>
 80128fa:	ab03      	add	r3, sp, #12
 80128fc:	9300      	str	r3, [sp, #0]
 80128fe:	462a      	mov	r2, r5
 8012900:	4b05      	ldr	r3, [pc, #20]	@ (8012918 <_vfiprintf_r+0x228>)
 8012902:	a904      	add	r1, sp, #16
 8012904:	4630      	mov	r0, r6
 8012906:	f7fd ffc3 	bl	8010890 <_printf_i>
 801290a:	e7e4      	b.n	80128d6 <_vfiprintf_r+0x1e6>
 801290c:	080132d6 	.word	0x080132d6
 8012910:	080132e0 	.word	0x080132e0
 8012914:	08010361 	.word	0x08010361
 8012918:	080126cb 	.word	0x080126cb
 801291c:	080132dc 	.word	0x080132dc

08012920 <__sflush_r>:
 8012920:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012928:	0716      	lsls	r6, r2, #28
 801292a:	4605      	mov	r5, r0
 801292c:	460c      	mov	r4, r1
 801292e:	d454      	bmi.n	80129da <__sflush_r+0xba>
 8012930:	684b      	ldr	r3, [r1, #4]
 8012932:	2b00      	cmp	r3, #0
 8012934:	dc02      	bgt.n	801293c <__sflush_r+0x1c>
 8012936:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012938:	2b00      	cmp	r3, #0
 801293a:	dd48      	ble.n	80129ce <__sflush_r+0xae>
 801293c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801293e:	2e00      	cmp	r6, #0
 8012940:	d045      	beq.n	80129ce <__sflush_r+0xae>
 8012942:	2300      	movs	r3, #0
 8012944:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012948:	682f      	ldr	r7, [r5, #0]
 801294a:	6a21      	ldr	r1, [r4, #32]
 801294c:	602b      	str	r3, [r5, #0]
 801294e:	d030      	beq.n	80129b2 <__sflush_r+0x92>
 8012950:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012952:	89a3      	ldrh	r3, [r4, #12]
 8012954:	0759      	lsls	r1, r3, #29
 8012956:	d505      	bpl.n	8012964 <__sflush_r+0x44>
 8012958:	6863      	ldr	r3, [r4, #4]
 801295a:	1ad2      	subs	r2, r2, r3
 801295c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801295e:	b10b      	cbz	r3, 8012964 <__sflush_r+0x44>
 8012960:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012962:	1ad2      	subs	r2, r2, r3
 8012964:	2300      	movs	r3, #0
 8012966:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012968:	6a21      	ldr	r1, [r4, #32]
 801296a:	4628      	mov	r0, r5
 801296c:	47b0      	blx	r6
 801296e:	1c43      	adds	r3, r0, #1
 8012970:	89a3      	ldrh	r3, [r4, #12]
 8012972:	d106      	bne.n	8012982 <__sflush_r+0x62>
 8012974:	6829      	ldr	r1, [r5, #0]
 8012976:	291d      	cmp	r1, #29
 8012978:	d82b      	bhi.n	80129d2 <__sflush_r+0xb2>
 801297a:	4a2a      	ldr	r2, [pc, #168]	@ (8012a24 <__sflush_r+0x104>)
 801297c:	40ca      	lsrs	r2, r1
 801297e:	07d6      	lsls	r6, r2, #31
 8012980:	d527      	bpl.n	80129d2 <__sflush_r+0xb2>
 8012982:	2200      	movs	r2, #0
 8012984:	6062      	str	r2, [r4, #4]
 8012986:	04d9      	lsls	r1, r3, #19
 8012988:	6922      	ldr	r2, [r4, #16]
 801298a:	6022      	str	r2, [r4, #0]
 801298c:	d504      	bpl.n	8012998 <__sflush_r+0x78>
 801298e:	1c42      	adds	r2, r0, #1
 8012990:	d101      	bne.n	8012996 <__sflush_r+0x76>
 8012992:	682b      	ldr	r3, [r5, #0]
 8012994:	b903      	cbnz	r3, 8012998 <__sflush_r+0x78>
 8012996:	6560      	str	r0, [r4, #84]	@ 0x54
 8012998:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801299a:	602f      	str	r7, [r5, #0]
 801299c:	b1b9      	cbz	r1, 80129ce <__sflush_r+0xae>
 801299e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80129a2:	4299      	cmp	r1, r3
 80129a4:	d002      	beq.n	80129ac <__sflush_r+0x8c>
 80129a6:	4628      	mov	r0, r5
 80129a8:	f7ff f9fe 	bl	8011da8 <_free_r>
 80129ac:	2300      	movs	r3, #0
 80129ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80129b0:	e00d      	b.n	80129ce <__sflush_r+0xae>
 80129b2:	2301      	movs	r3, #1
 80129b4:	4628      	mov	r0, r5
 80129b6:	47b0      	blx	r6
 80129b8:	4602      	mov	r2, r0
 80129ba:	1c50      	adds	r0, r2, #1
 80129bc:	d1c9      	bne.n	8012952 <__sflush_r+0x32>
 80129be:	682b      	ldr	r3, [r5, #0]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d0c6      	beq.n	8012952 <__sflush_r+0x32>
 80129c4:	2b1d      	cmp	r3, #29
 80129c6:	d001      	beq.n	80129cc <__sflush_r+0xac>
 80129c8:	2b16      	cmp	r3, #22
 80129ca:	d11e      	bne.n	8012a0a <__sflush_r+0xea>
 80129cc:	602f      	str	r7, [r5, #0]
 80129ce:	2000      	movs	r0, #0
 80129d0:	e022      	b.n	8012a18 <__sflush_r+0xf8>
 80129d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80129d6:	b21b      	sxth	r3, r3
 80129d8:	e01b      	b.n	8012a12 <__sflush_r+0xf2>
 80129da:	690f      	ldr	r7, [r1, #16]
 80129dc:	2f00      	cmp	r7, #0
 80129de:	d0f6      	beq.n	80129ce <__sflush_r+0xae>
 80129e0:	0793      	lsls	r3, r2, #30
 80129e2:	680e      	ldr	r6, [r1, #0]
 80129e4:	bf08      	it	eq
 80129e6:	694b      	ldreq	r3, [r1, #20]
 80129e8:	600f      	str	r7, [r1, #0]
 80129ea:	bf18      	it	ne
 80129ec:	2300      	movne	r3, #0
 80129ee:	eba6 0807 	sub.w	r8, r6, r7
 80129f2:	608b      	str	r3, [r1, #8]
 80129f4:	f1b8 0f00 	cmp.w	r8, #0
 80129f8:	dde9      	ble.n	80129ce <__sflush_r+0xae>
 80129fa:	6a21      	ldr	r1, [r4, #32]
 80129fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80129fe:	4643      	mov	r3, r8
 8012a00:	463a      	mov	r2, r7
 8012a02:	4628      	mov	r0, r5
 8012a04:	47b0      	blx	r6
 8012a06:	2800      	cmp	r0, #0
 8012a08:	dc08      	bgt.n	8012a1c <__sflush_r+0xfc>
 8012a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012a12:	81a3      	strh	r3, [r4, #12]
 8012a14:	f04f 30ff 	mov.w	r0, #4294967295
 8012a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a1c:	4407      	add	r7, r0
 8012a1e:	eba8 0800 	sub.w	r8, r8, r0
 8012a22:	e7e7      	b.n	80129f4 <__sflush_r+0xd4>
 8012a24:	20400001 	.word	0x20400001

08012a28 <_fflush_r>:
 8012a28:	b538      	push	{r3, r4, r5, lr}
 8012a2a:	690b      	ldr	r3, [r1, #16]
 8012a2c:	4605      	mov	r5, r0
 8012a2e:	460c      	mov	r4, r1
 8012a30:	b913      	cbnz	r3, 8012a38 <_fflush_r+0x10>
 8012a32:	2500      	movs	r5, #0
 8012a34:	4628      	mov	r0, r5
 8012a36:	bd38      	pop	{r3, r4, r5, pc}
 8012a38:	b118      	cbz	r0, 8012a42 <_fflush_r+0x1a>
 8012a3a:	6a03      	ldr	r3, [r0, #32]
 8012a3c:	b90b      	cbnz	r3, 8012a42 <_fflush_r+0x1a>
 8012a3e:	f7fe f8d1 	bl	8010be4 <__sinit>
 8012a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d0f3      	beq.n	8012a32 <_fflush_r+0xa>
 8012a4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012a4c:	07d0      	lsls	r0, r2, #31
 8012a4e:	d404      	bmi.n	8012a5a <_fflush_r+0x32>
 8012a50:	0599      	lsls	r1, r3, #22
 8012a52:	d402      	bmi.n	8012a5a <_fflush_r+0x32>
 8012a54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012a56:	f7fe fb1e 	bl	8011096 <__retarget_lock_acquire_recursive>
 8012a5a:	4628      	mov	r0, r5
 8012a5c:	4621      	mov	r1, r4
 8012a5e:	f7ff ff5f 	bl	8012920 <__sflush_r>
 8012a62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012a64:	07da      	lsls	r2, r3, #31
 8012a66:	4605      	mov	r5, r0
 8012a68:	d4e4      	bmi.n	8012a34 <_fflush_r+0xc>
 8012a6a:	89a3      	ldrh	r3, [r4, #12]
 8012a6c:	059b      	lsls	r3, r3, #22
 8012a6e:	d4e1      	bmi.n	8012a34 <_fflush_r+0xc>
 8012a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012a72:	f7fe fb11 	bl	8011098 <__retarget_lock_release_recursive>
 8012a76:	e7dd      	b.n	8012a34 <_fflush_r+0xc>

08012a78 <fiprintf>:
 8012a78:	b40e      	push	{r1, r2, r3}
 8012a7a:	b503      	push	{r0, r1, lr}
 8012a7c:	4601      	mov	r1, r0
 8012a7e:	ab03      	add	r3, sp, #12
 8012a80:	4805      	ldr	r0, [pc, #20]	@ (8012a98 <fiprintf+0x20>)
 8012a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a86:	6800      	ldr	r0, [r0, #0]
 8012a88:	9301      	str	r3, [sp, #4]
 8012a8a:	f7ff fe31 	bl	80126f0 <_vfiprintf_r>
 8012a8e:	b002      	add	sp, #8
 8012a90:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a94:	b003      	add	sp, #12
 8012a96:	4770      	bx	lr
 8012a98:	20000034 	.word	0x20000034

08012a9c <__swhatbuf_r>:
 8012a9c:	b570      	push	{r4, r5, r6, lr}
 8012a9e:	460c      	mov	r4, r1
 8012aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012aa4:	2900      	cmp	r1, #0
 8012aa6:	b096      	sub	sp, #88	@ 0x58
 8012aa8:	4615      	mov	r5, r2
 8012aaa:	461e      	mov	r6, r3
 8012aac:	da0d      	bge.n	8012aca <__swhatbuf_r+0x2e>
 8012aae:	89a3      	ldrh	r3, [r4, #12]
 8012ab0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012ab4:	f04f 0100 	mov.w	r1, #0
 8012ab8:	bf14      	ite	ne
 8012aba:	2340      	movne	r3, #64	@ 0x40
 8012abc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012ac0:	2000      	movs	r0, #0
 8012ac2:	6031      	str	r1, [r6, #0]
 8012ac4:	602b      	str	r3, [r5, #0]
 8012ac6:	b016      	add	sp, #88	@ 0x58
 8012ac8:	bd70      	pop	{r4, r5, r6, pc}
 8012aca:	466a      	mov	r2, sp
 8012acc:	f000 f848 	bl	8012b60 <_fstat_r>
 8012ad0:	2800      	cmp	r0, #0
 8012ad2:	dbec      	blt.n	8012aae <__swhatbuf_r+0x12>
 8012ad4:	9901      	ldr	r1, [sp, #4]
 8012ad6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012ada:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012ade:	4259      	negs	r1, r3
 8012ae0:	4159      	adcs	r1, r3
 8012ae2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012ae6:	e7eb      	b.n	8012ac0 <__swhatbuf_r+0x24>

08012ae8 <__smakebuf_r>:
 8012ae8:	898b      	ldrh	r3, [r1, #12]
 8012aea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012aec:	079d      	lsls	r5, r3, #30
 8012aee:	4606      	mov	r6, r0
 8012af0:	460c      	mov	r4, r1
 8012af2:	d507      	bpl.n	8012b04 <__smakebuf_r+0x1c>
 8012af4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012af8:	6023      	str	r3, [r4, #0]
 8012afa:	6123      	str	r3, [r4, #16]
 8012afc:	2301      	movs	r3, #1
 8012afe:	6163      	str	r3, [r4, #20]
 8012b00:	b003      	add	sp, #12
 8012b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b04:	ab01      	add	r3, sp, #4
 8012b06:	466a      	mov	r2, sp
 8012b08:	f7ff ffc8 	bl	8012a9c <__swhatbuf_r>
 8012b0c:	9f00      	ldr	r7, [sp, #0]
 8012b0e:	4605      	mov	r5, r0
 8012b10:	4639      	mov	r1, r7
 8012b12:	4630      	mov	r0, r6
 8012b14:	f7ff f9bc 	bl	8011e90 <_malloc_r>
 8012b18:	b948      	cbnz	r0, 8012b2e <__smakebuf_r+0x46>
 8012b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b1e:	059a      	lsls	r2, r3, #22
 8012b20:	d4ee      	bmi.n	8012b00 <__smakebuf_r+0x18>
 8012b22:	f023 0303 	bic.w	r3, r3, #3
 8012b26:	f043 0302 	orr.w	r3, r3, #2
 8012b2a:	81a3      	strh	r3, [r4, #12]
 8012b2c:	e7e2      	b.n	8012af4 <__smakebuf_r+0xc>
 8012b2e:	89a3      	ldrh	r3, [r4, #12]
 8012b30:	6020      	str	r0, [r4, #0]
 8012b32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b36:	81a3      	strh	r3, [r4, #12]
 8012b38:	9b01      	ldr	r3, [sp, #4]
 8012b3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012b3e:	b15b      	cbz	r3, 8012b58 <__smakebuf_r+0x70>
 8012b40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012b44:	4630      	mov	r0, r6
 8012b46:	f000 f81d 	bl	8012b84 <_isatty_r>
 8012b4a:	b128      	cbz	r0, 8012b58 <__smakebuf_r+0x70>
 8012b4c:	89a3      	ldrh	r3, [r4, #12]
 8012b4e:	f023 0303 	bic.w	r3, r3, #3
 8012b52:	f043 0301 	orr.w	r3, r3, #1
 8012b56:	81a3      	strh	r3, [r4, #12]
 8012b58:	89a3      	ldrh	r3, [r4, #12]
 8012b5a:	431d      	orrs	r5, r3
 8012b5c:	81a5      	strh	r5, [r4, #12]
 8012b5e:	e7cf      	b.n	8012b00 <__smakebuf_r+0x18>

08012b60 <_fstat_r>:
 8012b60:	b538      	push	{r3, r4, r5, lr}
 8012b62:	4d07      	ldr	r5, [pc, #28]	@ (8012b80 <_fstat_r+0x20>)
 8012b64:	2300      	movs	r3, #0
 8012b66:	4604      	mov	r4, r0
 8012b68:	4608      	mov	r0, r1
 8012b6a:	4611      	mov	r1, r2
 8012b6c:	602b      	str	r3, [r5, #0]
 8012b6e:	f7f2 f8b9 	bl	8004ce4 <_fstat>
 8012b72:	1c43      	adds	r3, r0, #1
 8012b74:	d102      	bne.n	8012b7c <_fstat_r+0x1c>
 8012b76:	682b      	ldr	r3, [r5, #0]
 8012b78:	b103      	cbz	r3, 8012b7c <_fstat_r+0x1c>
 8012b7a:	6023      	str	r3, [r4, #0]
 8012b7c:	bd38      	pop	{r3, r4, r5, pc}
 8012b7e:	bf00      	nop
 8012b80:	200084f8 	.word	0x200084f8

08012b84 <_isatty_r>:
 8012b84:	b538      	push	{r3, r4, r5, lr}
 8012b86:	4d06      	ldr	r5, [pc, #24]	@ (8012ba0 <_isatty_r+0x1c>)
 8012b88:	2300      	movs	r3, #0
 8012b8a:	4604      	mov	r4, r0
 8012b8c:	4608      	mov	r0, r1
 8012b8e:	602b      	str	r3, [r5, #0]
 8012b90:	f7f2 f8b8 	bl	8004d04 <_isatty>
 8012b94:	1c43      	adds	r3, r0, #1
 8012b96:	d102      	bne.n	8012b9e <_isatty_r+0x1a>
 8012b98:	682b      	ldr	r3, [r5, #0]
 8012b9a:	b103      	cbz	r3, 8012b9e <_isatty_r+0x1a>
 8012b9c:	6023      	str	r3, [r4, #0]
 8012b9e:	bd38      	pop	{r3, r4, r5, pc}
 8012ba0:	200084f8 	.word	0x200084f8

08012ba4 <_sbrk_r>:
 8012ba4:	b538      	push	{r3, r4, r5, lr}
 8012ba6:	4d06      	ldr	r5, [pc, #24]	@ (8012bc0 <_sbrk_r+0x1c>)
 8012ba8:	2300      	movs	r3, #0
 8012baa:	4604      	mov	r4, r0
 8012bac:	4608      	mov	r0, r1
 8012bae:	602b      	str	r3, [r5, #0]
 8012bb0:	f7f2 f8c0 	bl	8004d34 <_sbrk>
 8012bb4:	1c43      	adds	r3, r0, #1
 8012bb6:	d102      	bne.n	8012bbe <_sbrk_r+0x1a>
 8012bb8:	682b      	ldr	r3, [r5, #0]
 8012bba:	b103      	cbz	r3, 8012bbe <_sbrk_r+0x1a>
 8012bbc:	6023      	str	r3, [r4, #0]
 8012bbe:	bd38      	pop	{r3, r4, r5, pc}
 8012bc0:	200084f8 	.word	0x200084f8

08012bc4 <abort>:
 8012bc4:	b508      	push	{r3, lr}
 8012bc6:	2006      	movs	r0, #6
 8012bc8:	f000 f85e 	bl	8012c88 <raise>
 8012bcc:	2001      	movs	r0, #1
 8012bce:	f7f2 f839 	bl	8004c44 <_exit>

08012bd2 <_calloc_r>:
 8012bd2:	b570      	push	{r4, r5, r6, lr}
 8012bd4:	fba1 5402 	umull	r5, r4, r1, r2
 8012bd8:	b934      	cbnz	r4, 8012be8 <_calloc_r+0x16>
 8012bda:	4629      	mov	r1, r5
 8012bdc:	f7ff f958 	bl	8011e90 <_malloc_r>
 8012be0:	4606      	mov	r6, r0
 8012be2:	b928      	cbnz	r0, 8012bf0 <_calloc_r+0x1e>
 8012be4:	4630      	mov	r0, r6
 8012be6:	bd70      	pop	{r4, r5, r6, pc}
 8012be8:	220c      	movs	r2, #12
 8012bea:	6002      	str	r2, [r0, #0]
 8012bec:	2600      	movs	r6, #0
 8012bee:	e7f9      	b.n	8012be4 <_calloc_r+0x12>
 8012bf0:	462a      	mov	r2, r5
 8012bf2:	4621      	mov	r1, r4
 8012bf4:	f7fe f974 	bl	8010ee0 <memset>
 8012bf8:	e7f4      	b.n	8012be4 <_calloc_r+0x12>

08012bfa <__ascii_mbtowc>:
 8012bfa:	b082      	sub	sp, #8
 8012bfc:	b901      	cbnz	r1, 8012c00 <__ascii_mbtowc+0x6>
 8012bfe:	a901      	add	r1, sp, #4
 8012c00:	b142      	cbz	r2, 8012c14 <__ascii_mbtowc+0x1a>
 8012c02:	b14b      	cbz	r3, 8012c18 <__ascii_mbtowc+0x1e>
 8012c04:	7813      	ldrb	r3, [r2, #0]
 8012c06:	600b      	str	r3, [r1, #0]
 8012c08:	7812      	ldrb	r2, [r2, #0]
 8012c0a:	1e10      	subs	r0, r2, #0
 8012c0c:	bf18      	it	ne
 8012c0e:	2001      	movne	r0, #1
 8012c10:	b002      	add	sp, #8
 8012c12:	4770      	bx	lr
 8012c14:	4610      	mov	r0, r2
 8012c16:	e7fb      	b.n	8012c10 <__ascii_mbtowc+0x16>
 8012c18:	f06f 0001 	mvn.w	r0, #1
 8012c1c:	e7f8      	b.n	8012c10 <__ascii_mbtowc+0x16>

08012c1e <__ascii_wctomb>:
 8012c1e:	4603      	mov	r3, r0
 8012c20:	4608      	mov	r0, r1
 8012c22:	b141      	cbz	r1, 8012c36 <__ascii_wctomb+0x18>
 8012c24:	2aff      	cmp	r2, #255	@ 0xff
 8012c26:	d904      	bls.n	8012c32 <__ascii_wctomb+0x14>
 8012c28:	228a      	movs	r2, #138	@ 0x8a
 8012c2a:	601a      	str	r2, [r3, #0]
 8012c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8012c30:	4770      	bx	lr
 8012c32:	700a      	strb	r2, [r1, #0]
 8012c34:	2001      	movs	r0, #1
 8012c36:	4770      	bx	lr

08012c38 <_raise_r>:
 8012c38:	291f      	cmp	r1, #31
 8012c3a:	b538      	push	{r3, r4, r5, lr}
 8012c3c:	4605      	mov	r5, r0
 8012c3e:	460c      	mov	r4, r1
 8012c40:	d904      	bls.n	8012c4c <_raise_r+0x14>
 8012c42:	2316      	movs	r3, #22
 8012c44:	6003      	str	r3, [r0, #0]
 8012c46:	f04f 30ff 	mov.w	r0, #4294967295
 8012c4a:	bd38      	pop	{r3, r4, r5, pc}
 8012c4c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012c4e:	b112      	cbz	r2, 8012c56 <_raise_r+0x1e>
 8012c50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012c54:	b94b      	cbnz	r3, 8012c6a <_raise_r+0x32>
 8012c56:	4628      	mov	r0, r5
 8012c58:	f000 f830 	bl	8012cbc <_getpid_r>
 8012c5c:	4622      	mov	r2, r4
 8012c5e:	4601      	mov	r1, r0
 8012c60:	4628      	mov	r0, r5
 8012c62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012c66:	f000 b817 	b.w	8012c98 <_kill_r>
 8012c6a:	2b01      	cmp	r3, #1
 8012c6c:	d00a      	beq.n	8012c84 <_raise_r+0x4c>
 8012c6e:	1c59      	adds	r1, r3, #1
 8012c70:	d103      	bne.n	8012c7a <_raise_r+0x42>
 8012c72:	2316      	movs	r3, #22
 8012c74:	6003      	str	r3, [r0, #0]
 8012c76:	2001      	movs	r0, #1
 8012c78:	e7e7      	b.n	8012c4a <_raise_r+0x12>
 8012c7a:	2100      	movs	r1, #0
 8012c7c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012c80:	4620      	mov	r0, r4
 8012c82:	4798      	blx	r3
 8012c84:	2000      	movs	r0, #0
 8012c86:	e7e0      	b.n	8012c4a <_raise_r+0x12>

08012c88 <raise>:
 8012c88:	4b02      	ldr	r3, [pc, #8]	@ (8012c94 <raise+0xc>)
 8012c8a:	4601      	mov	r1, r0
 8012c8c:	6818      	ldr	r0, [r3, #0]
 8012c8e:	f7ff bfd3 	b.w	8012c38 <_raise_r>
 8012c92:	bf00      	nop
 8012c94:	20000034 	.word	0x20000034

08012c98 <_kill_r>:
 8012c98:	b538      	push	{r3, r4, r5, lr}
 8012c9a:	4d07      	ldr	r5, [pc, #28]	@ (8012cb8 <_kill_r+0x20>)
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	4604      	mov	r4, r0
 8012ca0:	4608      	mov	r0, r1
 8012ca2:	4611      	mov	r1, r2
 8012ca4:	602b      	str	r3, [r5, #0]
 8012ca6:	f7f1 ffbd 	bl	8004c24 <_kill>
 8012caa:	1c43      	adds	r3, r0, #1
 8012cac:	d102      	bne.n	8012cb4 <_kill_r+0x1c>
 8012cae:	682b      	ldr	r3, [r5, #0]
 8012cb0:	b103      	cbz	r3, 8012cb4 <_kill_r+0x1c>
 8012cb2:	6023      	str	r3, [r4, #0]
 8012cb4:	bd38      	pop	{r3, r4, r5, pc}
 8012cb6:	bf00      	nop
 8012cb8:	200084f8 	.word	0x200084f8

08012cbc <_getpid_r>:
 8012cbc:	f7f1 bfaa 	b.w	8004c14 <_getpid>

08012cc0 <_init>:
 8012cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cc2:	bf00      	nop
 8012cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cc6:	bc08      	pop	{r3}
 8012cc8:	469e      	mov	lr, r3
 8012cca:	4770      	bx	lr

08012ccc <_fini>:
 8012ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cce:	bf00      	nop
 8012cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cd2:	bc08      	pop	{r3}
 8012cd4:	469e      	mov	lr, r3
 8012cd6:	4770      	bx	lr
