#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 25 21:41:47 2025
# Process ID         : 25116
# Current directory  : C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent12440 C:\Users\rohin\OneDrive\Documents\Desktop\lipsi\Lipsi_with_seven_seg\project_1\project_1.xpr
# Log file           : C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/vivado.log
# Journal file       : C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1\vivado.jou
# Running On         : rohinishraj
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1240P
# CPU Frequency      : 2112 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 8242 MB
# Swap memory        : 12017 MB
# Total Virtual      : 20259 MB
# Available Virtual  : 4054 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/lipsi_with_seven_seg' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.891 ; gain = 173.242
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Fri Apr 25 21:42:59 2025] Launched synth_1...
Run output will be captured here: C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'toptb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'toptb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toptb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/Accum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/ctrl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lipsi_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/increm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3248] data object 'hundreds' is already declared [C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/top.v:65]
WARNING: [VRFC 10-9364] second declaration of 'hundreds' is ignored [C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/top.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/toptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptb_behav xil_defaultlib.toptb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptb_behav xil_defaultlib.toptb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_segment_display
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.pc_register
Compiling module xil_defaultlib.lipsi_fsm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.toptb
Compiling module xil_defaultlib.glbl
Built simulation snapshot toptb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1309.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toptb_behav -key {Behavioral:sim_1:Functional:toptb} -tclbatch {toptb.tcl} -view {C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/toptb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/toptb_behav.wcfg
source toptb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toptb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1335.660 ; gain = 25.797
launch_runs impl_1 -jobs 8
[Fri Apr 25 21:45:59 2025] Launched impl_1...
Run output will be captured here: C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\rohin\OneDrive\Documents\Desktop\lipsi\Lipsi_with_seven_seg\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\rohin\OneDrive\Documents\Desktop\lipsi\Lipsi_with_seven_seg\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\rohin\OneDrive\Documents\Desktop\lipsi\Lipsi_with_seven_seg\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\rohin\OneDrive\Documents\Desktop\lipsi\Lipsi_with_seven_seg\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'toptb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'toptb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toptb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/Accum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/ctrl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lipsi_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/increm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3248] data object 'hundreds' is already declared [C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/top.v:65]
WARNING: [VRFC 10-9364] second declaration of 'hundreds' is ignored [C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/top.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/toptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptb_behav xil_defaultlib.toptb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptb_behav xil_defaultlib.toptb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_segment_display
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.pc_register
Compiling module xil_defaultlib.lipsi_fsm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.toptb
Compiling module xil_defaultlib.glbl
Built simulation snapshot toptb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toptb_behav -key {Behavioral:sim_1:Functional:toptb} -tclbatch {toptb.tcl} -view {C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/toptb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/toptb_behav.wcfg
source toptb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toptb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.895 ; gain = 2.234
save_wave_config {C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/toptb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 21:50:55 2025...
